

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_ap_fixed_16_6_4_0_0_PARAMEST_NN_config3_s'
================================================================
* Date:           Sun Apr 13 13:10:24 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        ParamEst_NN_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.338 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.33>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_val_read = read i240 @_ssdm_op_Read.ap_auto.i240, i240 %data_val"   --->   Operation 6 'read' 'data_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%a = trunc i240 %data_val_read"   --->   Operation 7 'trunc' 'a' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%conv_i_i = sext i16 %a"   --->   Operation 8 'sext' 'conv_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i16 %a" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 9 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln70_1 = sext i16 %a" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 10 'sext' 'sext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.94ns)   --->   "%mul_ln73 = mul i32 %conv_i_i, i32 4294944009" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 11 'mul' 'mul_ln73' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 12 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 13 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_5766 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 14 'bitselect' 'tmp_5766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_5767 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 15 'bitselect' 'tmp_5767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i32 %mul_ln73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 16 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.76ns)   --->   "%icmp_ln42 = icmp_ne  i14 %trunc_ln42, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 17 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_5768 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 18 'bitselect' 'tmp_5768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%or_ln42 = or i1 %tmp_5766, i1 %icmp_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 19 'or' 'or_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%and_ln42 = and i1 %or_ln42, i1 %tmp_5767" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 20 'and' 'and_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%zext_ln42 = zext i1 %and_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 21 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42 = add i16 %trunc_ln, i16 %zext_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 22 'add' 'add_ln42' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_5769 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 23 'bitselect' 'tmp_5769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1564)   --->   "%xor_ln42 = xor i1 %tmp_5769, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 24 'xor' 'xor_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1564 = and i1 %tmp_5768, i1 %xor_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 25 'and' 'and_ln42_1564' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.12ns)   --->   "%xor_ln42_1 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 26 'xor' 'xor_ln42_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1565)   --->   "%select_ln42 = select i1 %and_ln42_1564, i1 %tmp, i1 %xor_ln42_1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 27 'select' 'select_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_4)   --->   "%select_ln42_1 = select i1 %and_ln42_1564, i1 %xor_ln42_1, i1 %tmp" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 28 'select' 'select_ln42_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_4)   --->   "%xor_ln42_2 = xor i1 %tmp_5768, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 29 'xor' 'xor_ln42_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_4)   --->   "%or_ln42_1564 = or i1 %tmp_5769, i1 %xor_ln42_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 30 'or' 'or_ln42_1564' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1565)   --->   "%xor_ln42_3 = xor i1 %select_ln42, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 31 'xor' 'xor_ln42_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1565)   --->   "%or_ln42_1565 = or i1 %tmp_5769, i1 %xor_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 32 'or' 'or_ln42_1565' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1565 = and i1 %or_ln42_1565, i1 %xor_ln42_1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 33 'and' 'and_ln42_1565' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_4)   --->   "%and_ln42_1566 = and i1 %tmp_5769, i1 %select_ln42_1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 34 'and' 'and_ln42_1566' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_4 = xor i1 %and_ln42_1566, i1 %or_ln42_1564" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 35 'xor' 'xor_ln42_4' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node mult)   --->   "%and_ln42_1567 = and i1 %xor_ln42_4, i1 %tmp" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 36 'and' 'and_ln42_1567' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node mult)   --->   "%select_ln42_2 = select i1 %and_ln42_1565, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 37 'select' 'select_ln42_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node mult)   --->   "%or_ln42_1566 = or i1 %and_ln42_1565, i1 %and_ln42_1567" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 38 'or' 'or_ln42_1566' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult = select i1 %or_ln42_1566, i16 %select_ln42_2, i16 %add_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 39 'select' 'mult' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.94ns)   --->   "%mul_ln73_1446 = mul i29 %sext_ln70_1, i29 536867026" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 40 'mul' 'mul_ln73_1446' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_5770 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1446, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 41 'bitselect' 'tmp_5770' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%trunc_ln42_s = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln73_1446, i32 15, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 42 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%sext_ln42 = sext i14 %trunc_ln42_s" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 43 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%tmp_5771 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1446, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 44 'bitselect' 'tmp_5771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%tmp_5772 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1446, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 45 'bitselect' 'tmp_5772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln42_2479 = trunc i29 %mul_ln73_1446" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 46 'trunc' 'trunc_ln42_2479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.76ns)   --->   "%icmp_ln42_1564 = icmp_ne  i14 %trunc_ln42_2479, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 47 'icmp' 'icmp_ln42_1564' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_5773 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1446, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 48 'bitselect' 'tmp_5773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%or_ln42_1567 = or i1 %tmp_5771, i1 %icmp_ln42_1564" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 49 'or' 'or_ln42_1567' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%and_ln42_1568 = and i1 %or_ln42_1567, i1 %tmp_5772" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 50 'and' 'and_ln42_1568' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%zext_ln42_1555 = zext i1 %and_ln42_1568" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 51 'zext' 'zext_ln42_1555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln42_1 = add i15 %sext_ln42, i15 %zext_ln42_1555" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 52 'add' 'add_ln42_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node mult_1438)   --->   "%sext_ln42_757 = sext i15 %add_ln42_1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 53 'sext' 'sext_ln42_757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_5774 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln42_1, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 54 'bitselect' 'tmp_5774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1569)   --->   "%xor_ln42_5 = xor i1 %tmp_5774, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 55 'xor' 'xor_ln42_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1569 = and i1 %tmp_5773, i1 %xor_ln42_5" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 56 'and' 'and_ln42_1569' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.12ns)   --->   "%xor_ln42_6 = xor i1 %tmp_5770, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 57 'xor' 'xor_ln42_6' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1570)   --->   "%select_ln42_4 = select i1 %and_ln42_1569, i1 %tmp_5770, i1 %xor_ln42_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 58 'select' 'select_ln42_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_9)   --->   "%select_ln42_5 = select i1 %and_ln42_1569, i1 %xor_ln42_6, i1 %tmp_5770" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 59 'select' 'select_ln42_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_9)   --->   "%xor_ln42_7 = xor i1 %tmp_5773, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 60 'xor' 'xor_ln42_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_9)   --->   "%or_ln42_1568 = or i1 %tmp_5774, i1 %xor_ln42_7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 61 'or' 'or_ln42_1568' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1570)   --->   "%xor_ln42_8 = xor i1 %select_ln42_4, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 62 'xor' 'xor_ln42_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1570)   --->   "%or_ln42_1569 = or i1 %tmp_5774, i1 %xor_ln42_8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 63 'or' 'or_ln42_1569' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1570 = and i1 %or_ln42_1569, i1 %xor_ln42_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 64 'and' 'and_ln42_1570' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_9)   --->   "%and_ln42_1571 = and i1 %tmp_5774, i1 %select_ln42_5" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 65 'and' 'and_ln42_1571' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_9 = xor i1 %and_ln42_1571, i1 %or_ln42_1568" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 66 'xor' 'xor_ln42_9' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node mult_1438)   --->   "%and_ln42_1572 = and i1 %xor_ln42_9, i1 %tmp_5770" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 67 'and' 'and_ln42_1572' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node mult_1438)   --->   "%select_ln42_6 = select i1 %and_ln42_1570, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 68 'select' 'select_ln42_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node mult_1438)   --->   "%or_ln42_1570 = or i1 %and_ln42_1570, i1 %and_ln42_1572" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 69 'or' 'or_ln42_1570' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1438 = select i1 %or_ln42_1570, i16 %select_ln42_6, i16 %sext_ln42_757" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 70 'select' 'mult_1438' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (1.94ns)   --->   "%mul_ln73_1447 = mul i32 %conv_i_i, i32 4294939464" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 71 'mul' 'mul_ln73_1447' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_5775 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1447, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 72 'bitselect' 'tmp_5775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_2)   --->   "%trunc_ln42_1565 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1447, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 73 'partselect' 'trunc_ln42_1565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_2)   --->   "%tmp_5776 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1447, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 74 'bitselect' 'tmp_5776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_2)   --->   "%tmp_5777 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1447, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 75 'bitselect' 'tmp_5777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln42_2480 = trunc i32 %mul_ln73_1447" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 76 'trunc' 'trunc_ln42_2480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.76ns)   --->   "%icmp_ln42_1565 = icmp_ne  i14 %trunc_ln42_2480, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 77 'icmp' 'icmp_ln42_1565' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_5778 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1447, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 78 'bitselect' 'tmp_5778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_2)   --->   "%or_ln42_1571 = or i1 %tmp_5776, i1 %icmp_ln42_1565" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 79 'or' 'or_ln42_1571' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_2)   --->   "%and_ln42_1573 = and i1 %or_ln42_1571, i1 %tmp_5777" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 80 'and' 'and_ln42_1573' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_2)   --->   "%zext_ln42_1556 = zext i1 %and_ln42_1573" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 81 'zext' 'zext_ln42_1556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_2 = add i16 %trunc_ln42_1565, i16 %zext_ln42_1556" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 82 'add' 'add_ln42_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_5779 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_2, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 83 'bitselect' 'tmp_5779' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1574)   --->   "%xor_ln42_10 = xor i1 %tmp_5779, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 84 'xor' 'xor_ln42_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1574 = and i1 %tmp_5778, i1 %xor_ln42_10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 85 'and' 'and_ln42_1574' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.12ns)   --->   "%xor_ln42_11 = xor i1 %tmp_5775, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 86 'xor' 'xor_ln42_11' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1575)   --->   "%select_ln42_8 = select i1 %and_ln42_1574, i1 %tmp_5775, i1 %xor_ln42_11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 87 'select' 'select_ln42_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_14)   --->   "%select_ln42_9 = select i1 %and_ln42_1574, i1 %xor_ln42_11, i1 %tmp_5775" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 88 'select' 'select_ln42_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_14)   --->   "%xor_ln42_12 = xor i1 %tmp_5778, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 89 'xor' 'xor_ln42_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_14)   --->   "%or_ln42_1572 = or i1 %tmp_5779, i1 %xor_ln42_12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 90 'or' 'or_ln42_1572' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1575)   --->   "%xor_ln42_13 = xor i1 %select_ln42_8, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 91 'xor' 'xor_ln42_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1575)   --->   "%or_ln42_1573 = or i1 %tmp_5779, i1 %xor_ln42_13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 92 'or' 'or_ln42_1573' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1575 = and i1 %or_ln42_1573, i1 %xor_ln42_11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 93 'and' 'and_ln42_1575' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_14)   --->   "%and_ln42_1576 = and i1 %tmp_5779, i1 %select_ln42_9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 94 'and' 'and_ln42_1576' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_14 = xor i1 %and_ln42_1576, i1 %or_ln42_1572" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 95 'xor' 'xor_ln42_14' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node mult_1439)   --->   "%and_ln42_1577 = and i1 %xor_ln42_14, i1 %tmp_5775" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 96 'and' 'and_ln42_1577' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node mult_1439)   --->   "%select_ln42_10 = select i1 %and_ln42_1575, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 97 'select' 'select_ln42_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node mult_1439)   --->   "%or_ln42_1574 = or i1 %and_ln42_1575, i1 %and_ln42_1577" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 98 'or' 'or_ln42_1574' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1439 = select i1 %or_ln42_1574, i16 %select_ln42_10, i16 %add_ln42_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 99 'select' 'mult_1439' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (1.94ns)   --->   "%mul_ln73_1448 = mul i30 %sext_ln70, i30 7305" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 100 'mul' 'mul_ln73_1448' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_5780 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1448, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 101 'bitselect' 'tmp_5780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_3)   --->   "%trunc_ln42_2474 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln73_1448, i32 15, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 102 'partselect' 'trunc_ln42_2474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_3)   --->   "%sext_ln42_756 = sext i15 %trunc_ln42_2474" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 103 'sext' 'sext_ln42_756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_3)   --->   "%tmp_5781 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1448, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 104 'bitselect' 'tmp_5781' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_3)   --->   "%tmp_5782 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1448, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 105 'bitselect' 'tmp_5782' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln42_2481 = trunc i30 %mul_ln73_1448" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 106 'trunc' 'trunc_ln42_2481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.76ns)   --->   "%icmp_ln42_1566 = icmp_ne  i14 %trunc_ln42_2481, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 107 'icmp' 'icmp_ln42_1566' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_5783 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1448, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 108 'bitselect' 'tmp_5783' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_3)   --->   "%or_ln42_1575 = or i1 %tmp_5781, i1 %icmp_ln42_1566" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 109 'or' 'or_ln42_1575' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_3)   --->   "%and_ln42_1578 = and i1 %or_ln42_1575, i1 %tmp_5782" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 110 'and' 'and_ln42_1578' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_3)   --->   "%zext_ln42_1557 = zext i1 %and_ln42_1578" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 111 'zext' 'zext_ln42_1557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln42_3 = add i16 %sext_ln42_756, i16 %zext_ln42_1557" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 112 'add' 'add_ln42_3' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_5784 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_3, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 113 'bitselect' 'tmp_5784' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1579)   --->   "%xor_ln42_15 = xor i1 %tmp_5784, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 114 'xor' 'xor_ln42_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1579 = and i1 %tmp_5783, i1 %xor_ln42_15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 115 'and' 'and_ln42_1579' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.12ns)   --->   "%xor_ln42_16 = xor i1 %tmp_5780, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 116 'xor' 'xor_ln42_16' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1580)   --->   "%select_ln42_12 = select i1 %and_ln42_1579, i1 %tmp_5780, i1 %xor_ln42_16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 117 'select' 'select_ln42_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_19)   --->   "%select_ln42_13 = select i1 %and_ln42_1579, i1 %xor_ln42_16, i1 %tmp_5780" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 118 'select' 'select_ln42_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_19)   --->   "%xor_ln42_17 = xor i1 %tmp_5783, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 119 'xor' 'xor_ln42_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_19)   --->   "%or_ln42_1576 = or i1 %tmp_5784, i1 %xor_ln42_17" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 120 'or' 'or_ln42_1576' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1580)   --->   "%xor_ln42_18 = xor i1 %select_ln42_12, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 121 'xor' 'xor_ln42_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1580)   --->   "%or_ln42_1577 = or i1 %tmp_5784, i1 %xor_ln42_18" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 122 'or' 'or_ln42_1577' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1580 = and i1 %or_ln42_1577, i1 %xor_ln42_16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 123 'and' 'and_ln42_1580' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_19)   --->   "%and_ln42_1581 = and i1 %tmp_5784, i1 %select_ln42_13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 124 'and' 'and_ln42_1581' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_19 = xor i1 %and_ln42_1581, i1 %or_ln42_1576" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 125 'xor' 'xor_ln42_19' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node mult_1440)   --->   "%and_ln42_1582 = and i1 %xor_ln42_19, i1 %tmp_5780" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 126 'and' 'and_ln42_1582' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node mult_1440)   --->   "%select_ln42_14 = select i1 %and_ln42_1580, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 127 'select' 'select_ln42_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node mult_1440)   --->   "%or_ln42_1578 = or i1 %and_ln42_1580, i1 %and_ln42_1582" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 128 'or' 'or_ln42_1578' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1440 = select i1 %or_ln42_1578, i16 %select_ln42_14, i16 %add_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 129 'select' 'mult_1440' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (1.94ns)   --->   "%mul_ln73_1449 = mul i32 %conv_i_i, i32 20907" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 130 'mul' 'mul_ln73_1449' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_5785 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1449, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 131 'bitselect' 'tmp_5785' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_4)   --->   "%trunc_ln42_1567 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1449, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 132 'partselect' 'trunc_ln42_1567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_4)   --->   "%tmp_5786 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1449, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 133 'bitselect' 'tmp_5786' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_4)   --->   "%tmp_5787 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1449, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 134 'bitselect' 'tmp_5787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln42_2482 = trunc i32 %mul_ln73_1449" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 135 'trunc' 'trunc_ln42_2482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.76ns)   --->   "%icmp_ln42_1567 = icmp_ne  i14 %trunc_ln42_2482, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 136 'icmp' 'icmp_ln42_1567' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_5788 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1449, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 137 'bitselect' 'tmp_5788' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_4)   --->   "%or_ln42_1579 = or i1 %tmp_5786, i1 %icmp_ln42_1567" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 138 'or' 'or_ln42_1579' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_4)   --->   "%and_ln42_1583 = and i1 %or_ln42_1579, i1 %tmp_5787" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 139 'and' 'and_ln42_1583' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_4)   --->   "%zext_ln42_1558 = zext i1 %and_ln42_1583" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 140 'zext' 'zext_ln42_1558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_4 = add i16 %trunc_ln42_1567, i16 %zext_ln42_1558" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 141 'add' 'add_ln42_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_5789 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_4, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 142 'bitselect' 'tmp_5789' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1584)   --->   "%xor_ln42_20 = xor i1 %tmp_5789, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 143 'xor' 'xor_ln42_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1584 = and i1 %tmp_5788, i1 %xor_ln42_20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 144 'and' 'and_ln42_1584' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.12ns)   --->   "%xor_ln42_21 = xor i1 %tmp_5785, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 145 'xor' 'xor_ln42_21' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1585)   --->   "%select_ln42_16 = select i1 %and_ln42_1584, i1 %tmp_5785, i1 %xor_ln42_21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 146 'select' 'select_ln42_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_24)   --->   "%select_ln42_17 = select i1 %and_ln42_1584, i1 %xor_ln42_21, i1 %tmp_5785" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 147 'select' 'select_ln42_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_24)   --->   "%xor_ln42_22 = xor i1 %tmp_5788, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 148 'xor' 'xor_ln42_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_24)   --->   "%or_ln42_1580 = or i1 %tmp_5789, i1 %xor_ln42_22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 149 'or' 'or_ln42_1580' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1585)   --->   "%xor_ln42_23 = xor i1 %select_ln42_16, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 150 'xor' 'xor_ln42_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1585)   --->   "%or_ln42_1581 = or i1 %tmp_5789, i1 %xor_ln42_23" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 151 'or' 'or_ln42_1581' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1585 = and i1 %or_ln42_1581, i1 %xor_ln42_21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 152 'and' 'and_ln42_1585' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_24)   --->   "%and_ln42_1586 = and i1 %tmp_5789, i1 %select_ln42_17" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 153 'and' 'and_ln42_1586' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_24 = xor i1 %and_ln42_1586, i1 %or_ln42_1580" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 154 'xor' 'xor_ln42_24' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node mult_1441)   --->   "%and_ln42_1587 = and i1 %xor_ln42_24, i1 %tmp_5785" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 155 'and' 'and_ln42_1587' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node mult_1441)   --->   "%select_ln42_18 = select i1 %and_ln42_1585, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 156 'select' 'select_ln42_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node mult_1441)   --->   "%or_ln42_1582 = or i1 %and_ln42_1585, i1 %and_ln42_1587" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 157 'or' 'or_ln42_1582' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1441 = select i1 %or_ln42_1582, i16 %select_ln42_18, i16 %add_ln42_4" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 158 'select' 'mult_1441' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i240 %data_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 159 'trunc' 'trunc_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %trunc_ln73, i15 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 160 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln73_1 = sext i31 %tmp_s" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 161 'sext' 'sext_ln73_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i16 %a" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 162 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.87ns)   --->   "%sub_ln73_88 = sub i32 %conv_i_i, i32 %sext_ln73_1" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 163 'sub' 'sub_ln73_88' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.87ns)   --->   "%sub_ln42 = sub i31 %sext_ln73, i31 %tmp_s" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 164 'sub' 'sub_ln42' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_5790 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_88, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 165 'bitselect' 'tmp_5790' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_5)   --->   "%trunc_ln42_1568 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %sub_ln42, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 166 'partselect' 'trunc_ln42_1568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_5)   --->   "%tmp_5791 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %sub_ln42, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 167 'bitselect' 'tmp_5791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_5)   --->   "%tmp_5792 = bitselect i1 @_ssdm_op_BitSelect.i1.i240.i32, i240 %data_val_read, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 168 'bitselect' 'tmp_5792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln42_2483 = trunc i32 %sub_ln73_88" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 169 'trunc' 'trunc_ln42_2483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.76ns)   --->   "%icmp_ln42_1568 = icmp_ne  i14 %trunc_ln42_2483, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 170 'icmp' 'icmp_ln42_1568' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_5793 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %sub_ln42, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 171 'bitselect' 'tmp_5793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_5)   --->   "%or_ln42_1583 = or i1 %tmp_5791, i1 %icmp_ln42_1568" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 172 'or' 'or_ln42_1583' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_5)   --->   "%and_ln42_1588 = and i1 %or_ln42_1583, i1 %tmp_5792" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 173 'and' 'and_ln42_1588' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_5)   --->   "%zext_ln42_1559 = zext i1 %and_ln42_1588" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 174 'zext' 'zext_ln42_1559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_5 = add i16 %trunc_ln42_1568, i16 %zext_ln42_1559" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 175 'add' 'add_ln42_5' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_5794 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_5, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 176 'bitselect' 'tmp_5794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.12ns)   --->   "%xor_ln42_25 = xor i1 %tmp_5794, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 177 'xor' 'xor_ln42_25' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.12ns)   --->   "%and_ln42_1589 = and i1 %tmp_5793, i1 %xor_ln42_25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 178 'and' 'and_ln42_1589' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.12ns)   --->   "%xor_ln42_26 = xor i1 %tmp_5790, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 179 'xor' 'xor_ln42_26' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1590)   --->   "%select_ln42_20 = select i1 %and_ln42_1589, i1 %tmp_5790, i1 %xor_ln42_26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 180 'select' 'select_ln42_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1591)   --->   "%select_ln42_21 = select i1 %and_ln42_1589, i1 %xor_ln42_26, i1 %tmp_5790" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 181 'select' 'select_ln42_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1591)   --->   "%xor_ln42_27 = xor i1 %tmp_5793, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 182 'xor' 'xor_ln42_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1591)   --->   "%or_ln42_1584 = or i1 %tmp_5794, i1 %xor_ln42_27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 183 'or' 'or_ln42_1584' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1590)   --->   "%xor_ln42_28 = xor i1 %select_ln42_20, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 184 'xor' 'xor_ln42_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1590)   --->   "%or_ln42_1585 = or i1 %tmp_5794, i1 %xor_ln42_28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 185 'or' 'or_ln42_1585' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1590 = and i1 %or_ln42_1585, i1 %xor_ln42_26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 186 'and' 'and_ln42_1590' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1591)   --->   "%xor_ln42_29 = xor i1 %select_ln42_21, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 187 'xor' 'xor_ln42_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1591)   --->   "%or_ln42_1586 = or i1 %xor_ln42_25, i1 %xor_ln42_29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 188 'or' 'or_ln42_1586' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1591 = and i1 %or_ln42_1584, i1 %or_ln42_1586" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 189 'and' 'and_ln42_1591' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node mult_1442)   --->   "%and_ln42_1592 = and i1 %and_ln42_1591, i1 %tmp_5790" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 190 'and' 'and_ln42_1592' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node mult_1442)   --->   "%select_ln42_22 = select i1 %and_ln42_1590, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 191 'select' 'select_ln42_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node mult_1442)   --->   "%or_ln42_1587 = or i1 %and_ln42_1590, i1 %and_ln42_1592" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 192 'or' 'or_ln42_1587' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1442 = select i1 %or_ln42_1587, i16 %select_ln42_22, i16 %add_ln42_5" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 193 'select' 'mult_1442' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (1.94ns)   --->   "%mul_ln73_1450 = mul i32 %conv_i_i, i32 4294948398" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 194 'mul' 'mul_ln73_1450' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_5795 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1450, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 195 'bitselect' 'tmp_5795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_6)   --->   "%trunc_ln42_1569 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1450, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 196 'partselect' 'trunc_ln42_1569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_6)   --->   "%tmp_5796 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1450, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 197 'bitselect' 'tmp_5796' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_6)   --->   "%tmp_5797 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1450, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 198 'bitselect' 'tmp_5797' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln42_2484 = trunc i32 %mul_ln73_1450" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 199 'trunc' 'trunc_ln42_2484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.76ns)   --->   "%icmp_ln42_1569 = icmp_ne  i14 %trunc_ln42_2484, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 200 'icmp' 'icmp_ln42_1569' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_5798 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1450, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 201 'bitselect' 'tmp_5798' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_6)   --->   "%or_ln42_1588 = or i1 %tmp_5796, i1 %icmp_ln42_1569" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 202 'or' 'or_ln42_1588' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_6)   --->   "%and_ln42_1593 = and i1 %or_ln42_1588, i1 %tmp_5797" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 203 'and' 'and_ln42_1593' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_6)   --->   "%zext_ln42_1560 = zext i1 %and_ln42_1593" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 204 'zext' 'zext_ln42_1560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_6 = add i16 %trunc_ln42_1569, i16 %zext_ln42_1560" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 205 'add' 'add_ln42_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_5799 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_6, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 206 'bitselect' 'tmp_5799' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1594)   --->   "%xor_ln42_30 = xor i1 %tmp_5799, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 207 'xor' 'xor_ln42_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 208 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1594 = and i1 %tmp_5798, i1 %xor_ln42_30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 208 'and' 'and_ln42_1594' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (0.12ns)   --->   "%xor_ln42_31 = xor i1 %tmp_5795, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 209 'xor' 'xor_ln42_31' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1595)   --->   "%select_ln42_24 = select i1 %and_ln42_1594, i1 %tmp_5795, i1 %xor_ln42_31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 210 'select' 'select_ln42_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_34)   --->   "%select_ln42_25 = select i1 %and_ln42_1594, i1 %xor_ln42_31, i1 %tmp_5795" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 211 'select' 'select_ln42_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_34)   --->   "%xor_ln42_32 = xor i1 %tmp_5798, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 212 'xor' 'xor_ln42_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_34)   --->   "%or_ln42_1589 = or i1 %tmp_5799, i1 %xor_ln42_32" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 213 'or' 'or_ln42_1589' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1595)   --->   "%xor_ln42_33 = xor i1 %select_ln42_24, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 214 'xor' 'xor_ln42_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1595)   --->   "%or_ln42_1590 = or i1 %tmp_5799, i1 %xor_ln42_33" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 215 'or' 'or_ln42_1590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1595 = and i1 %or_ln42_1590, i1 %xor_ln42_31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 216 'and' 'and_ln42_1595' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_34)   --->   "%and_ln42_1596 = and i1 %tmp_5799, i1 %select_ln42_25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 217 'and' 'and_ln42_1596' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_34 = xor i1 %and_ln42_1596, i1 %or_ln42_1589" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 218 'xor' 'xor_ln42_34' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node mult_1443)   --->   "%and_ln42_1597 = and i1 %xor_ln42_34, i1 %tmp_5795" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 219 'and' 'and_ln42_1597' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node mult_1443)   --->   "%select_ln42_26 = select i1 %and_ln42_1595, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 220 'select' 'select_ln42_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node mult_1443)   --->   "%or_ln42_1591 = or i1 %and_ln42_1595, i1 %and_ln42_1597" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 221 'or' 'or_ln42_1591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1443 = select i1 %or_ln42_1591, i16 %select_ln42_26, i16 %add_ln42_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 222 'select' 'mult_1443' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (1.94ns)   --->   "%mul_ln73_1451 = mul i32 %conv_i_i, i32 4294946791" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 223 'mul' 'mul_ln73_1451' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_5800 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1451, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 224 'bitselect' 'tmp_5800' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_7)   --->   "%trunc_ln42_1570 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1451, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 225 'partselect' 'trunc_ln42_1570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_7)   --->   "%tmp_5801 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1451, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 226 'bitselect' 'tmp_5801' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_7)   --->   "%tmp_5802 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1451, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 227 'bitselect' 'tmp_5802' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln42_2485 = trunc i32 %mul_ln73_1451" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 228 'trunc' 'trunc_ln42_2485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.76ns)   --->   "%icmp_ln42_1570 = icmp_ne  i14 %trunc_ln42_2485, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 229 'icmp' 'icmp_ln42_1570' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_5803 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1451, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 230 'bitselect' 'tmp_5803' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_7)   --->   "%or_ln42_1592 = or i1 %tmp_5801, i1 %icmp_ln42_1570" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 231 'or' 'or_ln42_1592' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_7)   --->   "%and_ln42_1598 = and i1 %or_ln42_1592, i1 %tmp_5802" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 232 'and' 'and_ln42_1598' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_7)   --->   "%zext_ln42_1561 = zext i1 %and_ln42_1598" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 233 'zext' 'zext_ln42_1561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_7 = add i16 %trunc_ln42_1570, i16 %zext_ln42_1561" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 234 'add' 'add_ln42_7' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_5804 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_7, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 235 'bitselect' 'tmp_5804' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1599)   --->   "%xor_ln42_35 = xor i1 %tmp_5804, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 236 'xor' 'xor_ln42_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1599 = and i1 %tmp_5803, i1 %xor_ln42_35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 237 'and' 'and_ln42_1599' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 238 [1/1] (0.12ns)   --->   "%xor_ln42_36 = xor i1 %tmp_5800, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 238 'xor' 'xor_ln42_36' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1600)   --->   "%select_ln42_28 = select i1 %and_ln42_1599, i1 %tmp_5800, i1 %xor_ln42_36" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 239 'select' 'select_ln42_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_39)   --->   "%select_ln42_29 = select i1 %and_ln42_1599, i1 %xor_ln42_36, i1 %tmp_5800" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 240 'select' 'select_ln42_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_39)   --->   "%xor_ln42_37 = xor i1 %tmp_5803, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 241 'xor' 'xor_ln42_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_39)   --->   "%or_ln42_1593 = or i1 %tmp_5804, i1 %xor_ln42_37" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 242 'or' 'or_ln42_1593' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1600)   --->   "%xor_ln42_38 = xor i1 %select_ln42_28, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 243 'xor' 'xor_ln42_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1600)   --->   "%or_ln42_1594 = or i1 %tmp_5804, i1 %xor_ln42_38" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 244 'or' 'or_ln42_1594' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1600 = and i1 %or_ln42_1594, i1 %xor_ln42_36" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 245 'and' 'and_ln42_1600' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_39)   --->   "%and_ln42_1601 = and i1 %tmp_5804, i1 %select_ln42_29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 246 'and' 'and_ln42_1601' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 247 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_39 = xor i1 %and_ln42_1601, i1 %or_ln42_1593" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 247 'xor' 'xor_ln42_39' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node mult_1444)   --->   "%and_ln42_1602 = and i1 %xor_ln42_39, i1 %tmp_5800" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 248 'and' 'and_ln42_1602' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node mult_1444)   --->   "%select_ln42_30 = select i1 %and_ln42_1600, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 249 'select' 'select_ln42_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node mult_1444)   --->   "%or_ln42_1595 = or i1 %and_ln42_1600, i1 %and_ln42_1602" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 250 'or' 'or_ln42_1595' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 251 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1444 = select i1 %or_ln42_1595, i16 %select_ln42_30, i16 %add_ln42_7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 251 'select' 'mult_1444' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 252 [1/1] (1.94ns)   --->   "%mul_ln73_1452 = mul i32 %conv_i_i, i32 30743" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 252 'mul' 'mul_ln73_1452' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_5805 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1452, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 253 'bitselect' 'tmp_5805' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_8)   --->   "%trunc_ln42_1571 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1452, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 254 'partselect' 'trunc_ln42_1571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_8)   --->   "%tmp_5806 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1452, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 255 'bitselect' 'tmp_5806' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_8)   --->   "%tmp_5807 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1452, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 256 'bitselect' 'tmp_5807' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln42_2486 = trunc i32 %mul_ln73_1452" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 257 'trunc' 'trunc_ln42_2486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.76ns)   --->   "%icmp_ln42_1571 = icmp_ne  i14 %trunc_ln42_2486, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 258 'icmp' 'icmp_ln42_1571' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_5808 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1452, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 259 'bitselect' 'tmp_5808' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_8)   --->   "%or_ln42_1596 = or i1 %tmp_5806, i1 %icmp_ln42_1571" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 260 'or' 'or_ln42_1596' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_8)   --->   "%and_ln42_1603 = and i1 %or_ln42_1596, i1 %tmp_5807" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 261 'and' 'and_ln42_1603' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_8)   --->   "%zext_ln42_1562 = zext i1 %and_ln42_1603" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 262 'zext' 'zext_ln42_1562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_8 = add i16 %trunc_ln42_1571, i16 %zext_ln42_1562" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 263 'add' 'add_ln42_8' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_5809 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_8, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 264 'bitselect' 'tmp_5809' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1604)   --->   "%xor_ln42_40 = xor i1 %tmp_5809, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 265 'xor' 'xor_ln42_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 266 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1604 = and i1 %tmp_5808, i1 %xor_ln42_40" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 266 'and' 'and_ln42_1604' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 267 [1/1] (0.12ns)   --->   "%xor_ln42_41 = xor i1 %tmp_5805, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 267 'xor' 'xor_ln42_41' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1605)   --->   "%select_ln42_32 = select i1 %and_ln42_1604, i1 %tmp_5805, i1 %xor_ln42_41" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 268 'select' 'select_ln42_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_44)   --->   "%select_ln42_33 = select i1 %and_ln42_1604, i1 %xor_ln42_41, i1 %tmp_5805" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 269 'select' 'select_ln42_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_44)   --->   "%xor_ln42_42 = xor i1 %tmp_5808, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 270 'xor' 'xor_ln42_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_44)   --->   "%or_ln42_1597 = or i1 %tmp_5809, i1 %xor_ln42_42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 271 'or' 'or_ln42_1597' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1605)   --->   "%xor_ln42_43 = xor i1 %select_ln42_32, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 272 'xor' 'xor_ln42_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1605)   --->   "%or_ln42_1598 = or i1 %tmp_5809, i1 %xor_ln42_43" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 273 'or' 'or_ln42_1598' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1605 = and i1 %or_ln42_1598, i1 %xor_ln42_41" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 274 'and' 'and_ln42_1605' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_44)   --->   "%and_ln42_1606 = and i1 %tmp_5809, i1 %select_ln42_33" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 275 'and' 'and_ln42_1606' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 276 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_44 = xor i1 %and_ln42_1606, i1 %or_ln42_1597" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 276 'xor' 'xor_ln42_44' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node mult_1445)   --->   "%and_ln42_1607 = and i1 %xor_ln42_44, i1 %tmp_5805" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 277 'and' 'and_ln42_1607' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node mult_1445)   --->   "%select_ln42_34 = select i1 %and_ln42_1605, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 278 'select' 'select_ln42_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node mult_1445)   --->   "%or_ln42_1599 = or i1 %and_ln42_1605, i1 %and_ln42_1607" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 279 'or' 'or_ln42_1599' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 280 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1445 = select i1 %or_ln42_1599, i16 %select_ln42_34, i16 %add_ln42_8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 280 'select' 'mult_1445' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 281 [1/1] (0.87ns)   --->   "%sub_ln73 = sub i32 %sext_ln73_1, i32 %conv_i_i" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 281 'sub' 'sub_ln73' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_5810 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 282 'bitselect' 'tmp_5810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_9)   --->   "%trunc_ln42_1572 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %sub_ln73, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 283 'partselect' 'trunc_ln42_1572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_9)   --->   "%tmp_5811 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 284 'bitselect' 'tmp_5811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_9)   --->   "%tmp_5812 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 285 'bitselect' 'tmp_5812' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%trunc_ln42_2487 = trunc i32 %sub_ln73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 286 'trunc' 'trunc_ln42_2487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.76ns)   --->   "%icmp_ln42_1572 = icmp_ne  i14 %trunc_ln42_2487, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 287 'icmp' 'icmp_ln42_1572' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_5813 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 288 'bitselect' 'tmp_5813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_9)   --->   "%or_ln42_1600 = or i1 %tmp_5811, i1 %icmp_ln42_1572" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 289 'or' 'or_ln42_1600' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_9)   --->   "%and_ln42_1608 = and i1 %or_ln42_1600, i1 %tmp_5812" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 290 'and' 'and_ln42_1608' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_9)   --->   "%zext_ln42_1563 = zext i1 %and_ln42_1608" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 291 'zext' 'zext_ln42_1563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_9 = add i16 %trunc_ln42_1572, i16 %zext_ln42_1563" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 292 'add' 'add_ln42_9' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_5814 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_9, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 293 'bitselect' 'tmp_5814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.12ns)   --->   "%xor_ln42_45 = xor i1 %tmp_5814, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 294 'xor' 'xor_ln42_45' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 295 [1/1] (0.12ns)   --->   "%and_ln42_1609 = and i1 %tmp_5813, i1 %xor_ln42_45" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 295 'and' 'and_ln42_1609' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 296 [1/1] (0.12ns)   --->   "%xor_ln42_46 = xor i1 %tmp_5810, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 296 'xor' 'xor_ln42_46' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1610)   --->   "%select_ln42_36 = select i1 %and_ln42_1609, i1 %tmp_5810, i1 %xor_ln42_46" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 297 'select' 'select_ln42_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1611)   --->   "%select_ln42_37 = select i1 %and_ln42_1609, i1 %xor_ln42_46, i1 %tmp_5810" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 298 'select' 'select_ln42_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1611)   --->   "%xor_ln42_47 = xor i1 %tmp_5813, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 299 'xor' 'xor_ln42_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1611)   --->   "%or_ln42_1601 = or i1 %tmp_5814, i1 %xor_ln42_47" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 300 'or' 'or_ln42_1601' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1610)   --->   "%xor_ln42_48 = xor i1 %select_ln42_36, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 301 'xor' 'xor_ln42_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1610)   --->   "%or_ln42_1602 = or i1 %tmp_5814, i1 %xor_ln42_48" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 302 'or' 'or_ln42_1602' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 303 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1610 = and i1 %or_ln42_1602, i1 %xor_ln42_46" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 303 'and' 'and_ln42_1610' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1611)   --->   "%xor_ln42_49 = xor i1 %select_ln42_37, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 304 'xor' 'xor_ln42_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1611)   --->   "%or_ln42_1603 = or i1 %xor_ln42_45, i1 %xor_ln42_49" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 305 'or' 'or_ln42_1603' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 306 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1611 = and i1 %or_ln42_1601, i1 %or_ln42_1603" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 306 'and' 'and_ln42_1611' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node mult_1446)   --->   "%and_ln42_1612 = and i1 %and_ln42_1611, i1 %tmp_5810" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 307 'and' 'and_ln42_1612' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node mult_1446)   --->   "%select_ln42_38 = select i1 %and_ln42_1610, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 308 'select' 'select_ln42_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node mult_1446)   --->   "%or_ln42_1604 = or i1 %and_ln42_1610, i1 %and_ln42_1612" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 309 'or' 'or_ln42_1604' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 310 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1446 = select i1 %or_ln42_1604, i16 %select_ln42_38, i16 %add_ln42_9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 310 'select' 'mult_1446' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 311 [1/1] (1.94ns)   --->   "%mul_ln73_1453 = mul i32 %conv_i_i, i32 25473" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 311 'mul' 'mul_ln73_1453' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_5815 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1453, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 312 'bitselect' 'tmp_5815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_10)   --->   "%trunc_ln42_1573 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1453, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 313 'partselect' 'trunc_ln42_1573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_10)   --->   "%tmp_5816 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1453, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 314 'bitselect' 'tmp_5816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_10)   --->   "%tmp_5817 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1453, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 315 'bitselect' 'tmp_5817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln42_2488 = trunc i32 %mul_ln73_1453" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 316 'trunc' 'trunc_ln42_2488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.76ns)   --->   "%icmp_ln42_1573 = icmp_ne  i14 %trunc_ln42_2488, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 317 'icmp' 'icmp_ln42_1573' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_5818 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1453, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 318 'bitselect' 'tmp_5818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_10)   --->   "%or_ln42_1605 = or i1 %tmp_5816, i1 %icmp_ln42_1573" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 319 'or' 'or_ln42_1605' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_10)   --->   "%and_ln42_1613 = and i1 %or_ln42_1605, i1 %tmp_5817" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 320 'and' 'and_ln42_1613' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_10)   --->   "%zext_ln42_1564 = zext i1 %and_ln42_1613" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 321 'zext' 'zext_ln42_1564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_10 = add i16 %trunc_ln42_1573, i16 %zext_ln42_1564" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 322 'add' 'add_ln42_10' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_5819 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_10, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 323 'bitselect' 'tmp_5819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1614)   --->   "%xor_ln42_50 = xor i1 %tmp_5819, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 324 'xor' 'xor_ln42_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 325 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1614 = and i1 %tmp_5818, i1 %xor_ln42_50" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 325 'and' 'and_ln42_1614' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 326 [1/1] (0.12ns)   --->   "%xor_ln42_51 = xor i1 %tmp_5815, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 326 'xor' 'xor_ln42_51' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1615)   --->   "%select_ln42_40 = select i1 %and_ln42_1614, i1 %tmp_5815, i1 %xor_ln42_51" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 327 'select' 'select_ln42_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_54)   --->   "%select_ln42_41 = select i1 %and_ln42_1614, i1 %xor_ln42_51, i1 %tmp_5815" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 328 'select' 'select_ln42_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_54)   --->   "%xor_ln42_52 = xor i1 %tmp_5818, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 329 'xor' 'xor_ln42_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_54)   --->   "%or_ln42_1606 = or i1 %tmp_5819, i1 %xor_ln42_52" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 330 'or' 'or_ln42_1606' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1615)   --->   "%xor_ln42_53 = xor i1 %select_ln42_40, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 331 'xor' 'xor_ln42_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1615)   --->   "%or_ln42_1607 = or i1 %tmp_5819, i1 %xor_ln42_53" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 332 'or' 'or_ln42_1607' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 333 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1615 = and i1 %or_ln42_1607, i1 %xor_ln42_51" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 333 'and' 'and_ln42_1615' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_54)   --->   "%and_ln42_1616 = and i1 %tmp_5819, i1 %select_ln42_41" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 334 'and' 'and_ln42_1616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 335 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_54 = xor i1 %and_ln42_1616, i1 %or_ln42_1606" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 335 'xor' 'xor_ln42_54' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node mult_1447)   --->   "%and_ln42_1617 = and i1 %xor_ln42_54, i1 %tmp_5815" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 336 'and' 'and_ln42_1617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node mult_1447)   --->   "%select_ln42_42 = select i1 %and_ln42_1615, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 337 'select' 'select_ln42_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node mult_1447)   --->   "%or_ln42_1608 = or i1 %and_ln42_1615, i1 %and_ln42_1617" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 338 'or' 'or_ln42_1608' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 339 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1447 = select i1 %or_ln42_1608, i16 %select_ln42_42, i16 %add_ln42_10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 339 'select' 'mult_1447' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 340 [1/1] (1.94ns)   --->   "%mul_ln73_1454 = mul i29 %sext_ln70_1, i29 536867121" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 340 'mul' 'mul_ln73_1454' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_5820 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1454, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 341 'bitselect' 'tmp_5820' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_11)   --->   "%trunc_ln42_2475 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln73_1454, i32 15, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 342 'partselect' 'trunc_ln42_2475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_11)   --->   "%sext_ln42_760 = sext i14 %trunc_ln42_2475" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 343 'sext' 'sext_ln42_760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_11)   --->   "%tmp_5821 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1454, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 344 'bitselect' 'tmp_5821' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_11)   --->   "%tmp_5822 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1454, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 345 'bitselect' 'tmp_5822' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln42_2489 = trunc i29 %mul_ln73_1454" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 346 'trunc' 'trunc_ln42_2489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.76ns)   --->   "%icmp_ln42_1574 = icmp_ne  i14 %trunc_ln42_2489, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 347 'icmp' 'icmp_ln42_1574' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_5823 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1454, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 348 'bitselect' 'tmp_5823' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_11)   --->   "%or_ln42_1609 = or i1 %tmp_5821, i1 %icmp_ln42_1574" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 349 'or' 'or_ln42_1609' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_11)   --->   "%and_ln42_1618 = and i1 %or_ln42_1609, i1 %tmp_5822" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 350 'and' 'and_ln42_1618' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_11)   --->   "%zext_ln42_1565 = zext i1 %and_ln42_1618" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 351 'zext' 'zext_ln42_1565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln42_11 = add i15 %sext_ln42_760, i15 %zext_ln42_1565" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 352 'add' 'add_ln42_11' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node mult_1448)   --->   "%sext_ln42_769 = sext i15 %add_ln42_11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 353 'sext' 'sext_ln42_769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_5824 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln42_11, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 354 'bitselect' 'tmp_5824' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1619)   --->   "%xor_ln42_55 = xor i1 %tmp_5824, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 355 'xor' 'xor_ln42_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 356 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1619 = and i1 %tmp_5823, i1 %xor_ln42_55" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 356 'and' 'and_ln42_1619' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 357 [1/1] (0.12ns)   --->   "%xor_ln42_56 = xor i1 %tmp_5820, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 357 'xor' 'xor_ln42_56' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1620)   --->   "%select_ln42_44 = select i1 %and_ln42_1619, i1 %tmp_5820, i1 %xor_ln42_56" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 358 'select' 'select_ln42_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_59)   --->   "%select_ln42_45 = select i1 %and_ln42_1619, i1 %xor_ln42_56, i1 %tmp_5820" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 359 'select' 'select_ln42_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_59)   --->   "%xor_ln42_57 = xor i1 %tmp_5823, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 360 'xor' 'xor_ln42_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_59)   --->   "%or_ln42_1610 = or i1 %tmp_5824, i1 %xor_ln42_57" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 361 'or' 'or_ln42_1610' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1620)   --->   "%xor_ln42_58 = xor i1 %select_ln42_44, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 362 'xor' 'xor_ln42_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1620)   --->   "%or_ln42_1611 = or i1 %tmp_5824, i1 %xor_ln42_58" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 363 'or' 'or_ln42_1611' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 364 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1620 = and i1 %or_ln42_1611, i1 %xor_ln42_56" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 364 'and' 'and_ln42_1620' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_59)   --->   "%and_ln42_1621 = and i1 %tmp_5824, i1 %select_ln42_45" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 365 'and' 'and_ln42_1621' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 366 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_59 = xor i1 %and_ln42_1621, i1 %or_ln42_1610" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 366 'xor' 'xor_ln42_59' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node mult_1448)   --->   "%and_ln42_1622 = and i1 %xor_ln42_59, i1 %tmp_5820" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 367 'and' 'and_ln42_1622' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node mult_1448)   --->   "%select_ln42_46 = select i1 %and_ln42_1620, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 368 'select' 'select_ln42_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node mult_1448)   --->   "%or_ln42_1612 = or i1 %and_ln42_1620, i1 %and_ln42_1622" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 369 'or' 'or_ln42_1612' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 370 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1448 = select i1 %or_ln42_1612, i16 %select_ln42_46, i16 %sext_ln42_769" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 370 'select' 'mult_1448' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 371 [1/1] (1.94ns)   --->   "%mul_ln73_1455 = mul i32 %conv_i_i, i32 30251" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 371 'mul' 'mul_ln73_1455' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_5825 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1455, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 372 'bitselect' 'tmp_5825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_12)   --->   "%trunc_ln42_1575 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1455, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 373 'partselect' 'trunc_ln42_1575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_12)   --->   "%tmp_5826 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1455, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 374 'bitselect' 'tmp_5826' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_12)   --->   "%tmp_5827 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1455, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 375 'bitselect' 'tmp_5827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%trunc_ln42_2490 = trunc i32 %mul_ln73_1455" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 376 'trunc' 'trunc_ln42_2490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.76ns)   --->   "%icmp_ln42_1575 = icmp_ne  i14 %trunc_ln42_2490, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 377 'icmp' 'icmp_ln42_1575' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_5828 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1455, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 378 'bitselect' 'tmp_5828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_12)   --->   "%or_ln42_1613 = or i1 %tmp_5826, i1 %icmp_ln42_1575" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 379 'or' 'or_ln42_1613' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_12)   --->   "%and_ln42_1623 = and i1 %or_ln42_1613, i1 %tmp_5827" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 380 'and' 'and_ln42_1623' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_12)   --->   "%zext_ln42_1566 = zext i1 %and_ln42_1623" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 381 'zext' 'zext_ln42_1566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_12 = add i16 %trunc_ln42_1575, i16 %zext_ln42_1566" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 382 'add' 'add_ln42_12' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_5829 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_12, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 383 'bitselect' 'tmp_5829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1624)   --->   "%xor_ln42_60 = xor i1 %tmp_5829, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 384 'xor' 'xor_ln42_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 385 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1624 = and i1 %tmp_5828, i1 %xor_ln42_60" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 385 'and' 'and_ln42_1624' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 386 [1/1] (0.12ns)   --->   "%xor_ln42_61 = xor i1 %tmp_5825, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 386 'xor' 'xor_ln42_61' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1625)   --->   "%select_ln42_48 = select i1 %and_ln42_1624, i1 %tmp_5825, i1 %xor_ln42_61" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 387 'select' 'select_ln42_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_64)   --->   "%select_ln42_49 = select i1 %and_ln42_1624, i1 %xor_ln42_61, i1 %tmp_5825" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 388 'select' 'select_ln42_49' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_64)   --->   "%xor_ln42_62 = xor i1 %tmp_5828, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 389 'xor' 'xor_ln42_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_64)   --->   "%or_ln42_1614 = or i1 %tmp_5829, i1 %xor_ln42_62" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 390 'or' 'or_ln42_1614' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1625)   --->   "%xor_ln42_63 = xor i1 %select_ln42_48, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 391 'xor' 'xor_ln42_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1625)   --->   "%or_ln42_1615 = or i1 %tmp_5829, i1 %xor_ln42_63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 392 'or' 'or_ln42_1615' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 393 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1625 = and i1 %or_ln42_1615, i1 %xor_ln42_61" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 393 'and' 'and_ln42_1625' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_64)   --->   "%and_ln42_1626 = and i1 %tmp_5829, i1 %select_ln42_49" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 394 'and' 'and_ln42_1626' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 395 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_64 = xor i1 %and_ln42_1626, i1 %or_ln42_1614" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 395 'xor' 'xor_ln42_64' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node mult_1449)   --->   "%and_ln42_1627 = and i1 %xor_ln42_64, i1 %tmp_5825" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 396 'and' 'and_ln42_1627' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node mult_1449)   --->   "%select_ln42_50 = select i1 %and_ln42_1625, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 397 'select' 'select_ln42_50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node mult_1449)   --->   "%or_ln42_1616 = or i1 %and_ln42_1625, i1 %and_ln42_1627" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 398 'or' 'or_ln42_1616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 399 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1449 = select i1 %or_ln42_1616, i16 %select_ln42_50, i16 %add_ln42_12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 399 'select' 'mult_1449' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%a_1 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 16, i32 31"   --->   Operation 400 'partselect' 'a_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%conv_i_i_1 = sext i16 %a_1"   --->   Operation 401 'sext' 'conv_i_i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_948 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 16, i32 31" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 402 'partselect' 'tmp_948' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_949 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_948, i15 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 403 'bitconcatenate' 'tmp_949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%sext_ln73_3 = sext i31 %tmp_949" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 404 'sext' 'sext_ln73_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln73_2 = sext i16 %a_1" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 405 'sext' 'sext_ln73_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.87ns)   --->   "%sub_ln73_89 = sub i32 %conv_i_i_1, i32 %sext_ln73_3" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 406 'sub' 'sub_ln73_89' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 407 [1/1] (0.87ns)   --->   "%sub_ln42_59 = sub i31 %sext_ln73_2, i31 %tmp_949" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 407 'sub' 'sub_ln42_59' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_5830 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_89, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 408 'bitselect' 'tmp_5830' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_13)   --->   "%trunc_ln42_1576 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %sub_ln42_59, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 409 'partselect' 'trunc_ln42_1576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_13)   --->   "%tmp_5831 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %sub_ln42_59, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 410 'bitselect' 'tmp_5831' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_13)   --->   "%tmp_5832 = bitselect i1 @_ssdm_op_BitSelect.i1.i240.i32, i240 %data_val_read, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 411 'bitselect' 'tmp_5832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%trunc_ln42_2491 = trunc i32 %sub_ln73_89" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 412 'trunc' 'trunc_ln42_2491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.76ns)   --->   "%icmp_ln42_1576 = icmp_ne  i14 %trunc_ln42_2491, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 413 'icmp' 'icmp_ln42_1576' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%tmp_5833 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %sub_ln42_59, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 414 'bitselect' 'tmp_5833' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_13)   --->   "%or_ln42_1617 = or i1 %tmp_5831, i1 %icmp_ln42_1576" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 415 'or' 'or_ln42_1617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_13)   --->   "%and_ln42_1628 = and i1 %or_ln42_1617, i1 %tmp_5832" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 416 'and' 'and_ln42_1628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_13)   --->   "%zext_ln42_1567 = zext i1 %and_ln42_1628" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 417 'zext' 'zext_ln42_1567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_13 = add i16 %trunc_ln42_1576, i16 %zext_ln42_1567" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 418 'add' 'add_ln42_13' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_5834 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_13, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 419 'bitselect' 'tmp_5834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.12ns)   --->   "%xor_ln42_65 = xor i1 %tmp_5834, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 420 'xor' 'xor_ln42_65' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 421 [1/1] (0.12ns)   --->   "%and_ln42_1629 = and i1 %tmp_5833, i1 %xor_ln42_65" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 421 'and' 'and_ln42_1629' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 422 [1/1] (0.12ns)   --->   "%xor_ln42_66 = xor i1 %tmp_5830, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 422 'xor' 'xor_ln42_66' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1630)   --->   "%select_ln42_52 = select i1 %and_ln42_1629, i1 %tmp_5830, i1 %xor_ln42_66" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 423 'select' 'select_ln42_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1631)   --->   "%select_ln42_53 = select i1 %and_ln42_1629, i1 %xor_ln42_66, i1 %tmp_5830" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 424 'select' 'select_ln42_53' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1630)   --->   "%xor_ln42_67 = xor i1 %select_ln42_52, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 425 'xor' 'xor_ln42_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1630)   --->   "%or_ln42_1618 = or i1 %tmp_5834, i1 %xor_ln42_67" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 426 'or' 'or_ln42_1618' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 427 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1630 = and i1 %or_ln42_1618, i1 %xor_ln42_66" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 427 'and' 'and_ln42_1630' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1631)   --->   "%xor_ln42_68 = xor i1 %select_ln42_53, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 428 'xor' 'xor_ln42_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1631)   --->   "%or_ln42_1619 = or i1 %xor_ln42_65, i1 %xor_ln42_68" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 429 'or' 'or_ln42_1619' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1631)   --->   "%xor_ln42_69 = xor i1 %tmp_5833, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 430 'xor' 'xor_ln42_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1631)   --->   "%or_ln42_1620 = or i1 %tmp_5834, i1 %xor_ln42_69" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 431 'or' 'or_ln42_1620' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 432 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1631 = and i1 %or_ln42_1620, i1 %or_ln42_1619" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 432 'and' 'and_ln42_1631' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node mult_1450)   --->   "%and_ln42_1632 = and i1 %and_ln42_1631, i1 %tmp_5830" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 433 'and' 'and_ln42_1632' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node mult_1450)   --->   "%select_ln42_54 = select i1 %and_ln42_1630, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 434 'select' 'select_ln42_54' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node mult_1450)   --->   "%or_ln42_1621 = or i1 %and_ln42_1630, i1 %and_ln42_1632" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 435 'or' 'or_ln42_1621' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 436 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1450 = select i1 %or_ln42_1621, i16 %select_ln42_54, i16 %add_ln42_13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 436 'select' 'mult_1450' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 437 [1/1] (0.87ns)   --->   "%sub_ln73_55 = sub i32 %sext_ln73_3, i32 %conv_i_i_1" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 437 'sub' 'sub_ln73_55' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_5835 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_55, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 438 'bitselect' 'tmp_5835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_14)   --->   "%trunc_ln42_1577 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %sub_ln73_55, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 439 'partselect' 'trunc_ln42_1577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_14)   --->   "%tmp_5836 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_55, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 440 'bitselect' 'tmp_5836' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_14)   --->   "%tmp_5837 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_55, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 441 'bitselect' 'tmp_5837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%trunc_ln42_2492 = trunc i32 %sub_ln73_55" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 442 'trunc' 'trunc_ln42_2492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.76ns)   --->   "%icmp_ln42_1577 = icmp_ne  i14 %trunc_ln42_2492, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 443 'icmp' 'icmp_ln42_1577' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_5838 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_55, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 444 'bitselect' 'tmp_5838' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_14)   --->   "%or_ln42_1622 = or i1 %tmp_5836, i1 %icmp_ln42_1577" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 445 'or' 'or_ln42_1622' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_14)   --->   "%and_ln42_1633 = and i1 %or_ln42_1622, i1 %tmp_5837" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 446 'and' 'and_ln42_1633' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_14)   --->   "%zext_ln42_1568 = zext i1 %and_ln42_1633" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 447 'zext' 'zext_ln42_1568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_14 = add i16 %trunc_ln42_1577, i16 %zext_ln42_1568" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 448 'add' 'add_ln42_14' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_5839 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_14, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 449 'bitselect' 'tmp_5839' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.12ns)   --->   "%xor_ln42_70 = xor i1 %tmp_5839, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 450 'xor' 'xor_ln42_70' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 451 [1/1] (0.12ns)   --->   "%and_ln42_1634 = and i1 %tmp_5838, i1 %xor_ln42_70" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 451 'and' 'and_ln42_1634' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 452 [1/1] (0.12ns)   --->   "%xor_ln42_71 = xor i1 %tmp_5835, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 452 'xor' 'xor_ln42_71' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1635)   --->   "%select_ln42_56 = select i1 %and_ln42_1634, i1 %tmp_5835, i1 %xor_ln42_71" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 453 'select' 'select_ln42_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1636)   --->   "%select_ln42_57 = select i1 %and_ln42_1634, i1 %xor_ln42_71, i1 %tmp_5835" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 454 'select' 'select_ln42_57' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1636)   --->   "%xor_ln42_72 = xor i1 %tmp_5838, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 455 'xor' 'xor_ln42_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1636)   --->   "%or_ln42_1623 = or i1 %tmp_5839, i1 %xor_ln42_72" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 456 'or' 'or_ln42_1623' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1635)   --->   "%xor_ln42_73 = xor i1 %select_ln42_56, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 457 'xor' 'xor_ln42_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1635)   --->   "%or_ln42_1624 = or i1 %tmp_5839, i1 %xor_ln42_73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 458 'or' 'or_ln42_1624' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 459 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1635 = and i1 %or_ln42_1624, i1 %xor_ln42_71" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 459 'and' 'and_ln42_1635' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1636)   --->   "%xor_ln42_74 = xor i1 %select_ln42_57, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 460 'xor' 'xor_ln42_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1636)   --->   "%or_ln42_1625 = or i1 %xor_ln42_70, i1 %xor_ln42_74" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 461 'or' 'or_ln42_1625' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 462 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1636 = and i1 %or_ln42_1623, i1 %or_ln42_1625" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 462 'and' 'and_ln42_1636' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node mult_1451)   --->   "%and_ln42_1637 = and i1 %and_ln42_1636, i1 %tmp_5835" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 463 'and' 'and_ln42_1637' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node mult_1451)   --->   "%select_ln42_58 = select i1 %and_ln42_1635, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 464 'select' 'select_ln42_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node mult_1451)   --->   "%or_ln42_1626 = or i1 %and_ln42_1635, i1 %and_ln42_1637" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 465 'or' 'or_ln42_1626' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 466 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1451 = select i1 %or_ln42_1626, i16 %select_ln42_58, i16 %add_ln42_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 466 'select' 'mult_1451' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 467 [1/1] (1.94ns)   --->   "%mul_ln73_1456 = mul i32 %conv_i_i_1, i32 4294943028" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 467 'mul' 'mul_ln73_1456' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%tmp_5840 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1456, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 468 'bitselect' 'tmp_5840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_15)   --->   "%trunc_ln42_1578 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1456, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 469 'partselect' 'trunc_ln42_1578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_15)   --->   "%tmp_5841 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1456, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 470 'bitselect' 'tmp_5841' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_15)   --->   "%tmp_5842 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1456, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 471 'bitselect' 'tmp_5842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%trunc_ln42_2493 = trunc i32 %mul_ln73_1456" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 472 'trunc' 'trunc_ln42_2493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.76ns)   --->   "%icmp_ln42_1578 = icmp_ne  i14 %trunc_ln42_2493, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 473 'icmp' 'icmp_ln42_1578' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 474 [1/1] (0.00ns)   --->   "%tmp_5843 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1456, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 474 'bitselect' 'tmp_5843' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_15)   --->   "%or_ln42_1627 = or i1 %tmp_5841, i1 %icmp_ln42_1578" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 475 'or' 'or_ln42_1627' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_15)   --->   "%and_ln42_1638 = and i1 %or_ln42_1627, i1 %tmp_5842" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 476 'and' 'and_ln42_1638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_15)   --->   "%zext_ln42_1569 = zext i1 %and_ln42_1638" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 477 'zext' 'zext_ln42_1569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_15 = add i16 %trunc_ln42_1578, i16 %zext_ln42_1569" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 478 'add' 'add_ln42_15' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_5844 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_15, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 479 'bitselect' 'tmp_5844' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1639)   --->   "%xor_ln42_75 = xor i1 %tmp_5844, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 480 'xor' 'xor_ln42_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 481 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1639 = and i1 %tmp_5843, i1 %xor_ln42_75" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 481 'and' 'and_ln42_1639' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 482 [1/1] (0.12ns)   --->   "%xor_ln42_76 = xor i1 %tmp_5840, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 482 'xor' 'xor_ln42_76' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1640)   --->   "%select_ln42_60 = select i1 %and_ln42_1639, i1 %tmp_5840, i1 %xor_ln42_76" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 483 'select' 'select_ln42_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_79)   --->   "%select_ln42_61 = select i1 %and_ln42_1639, i1 %xor_ln42_76, i1 %tmp_5840" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 484 'select' 'select_ln42_61' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_79)   --->   "%xor_ln42_77 = xor i1 %tmp_5843, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 485 'xor' 'xor_ln42_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_79)   --->   "%or_ln42_1628 = or i1 %tmp_5844, i1 %xor_ln42_77" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 486 'or' 'or_ln42_1628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1640)   --->   "%xor_ln42_78 = xor i1 %select_ln42_60, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 487 'xor' 'xor_ln42_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1640)   --->   "%or_ln42_1629 = or i1 %tmp_5844, i1 %xor_ln42_78" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 488 'or' 'or_ln42_1629' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 489 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1640 = and i1 %or_ln42_1629, i1 %xor_ln42_76" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 489 'and' 'and_ln42_1640' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_79)   --->   "%and_ln42_1641 = and i1 %tmp_5844, i1 %select_ln42_61" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 490 'and' 'and_ln42_1641' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 491 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_79 = xor i1 %and_ln42_1641, i1 %or_ln42_1628" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 491 'xor' 'xor_ln42_79' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node mult_1452)   --->   "%and_ln42_1642 = and i1 %xor_ln42_79, i1 %tmp_5840" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 492 'and' 'and_ln42_1642' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node mult_1452)   --->   "%select_ln42_62 = select i1 %and_ln42_1640, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 493 'select' 'select_ln42_62' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node mult_1452)   --->   "%or_ln42_1630 = or i1 %and_ln42_1640, i1 %and_ln42_1642" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 494 'or' 'or_ln42_1630' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 495 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1452 = select i1 %or_ln42_1630, i16 %select_ln42_62, i16 %add_ln42_15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 495 'select' 'mult_1452' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 496 [1/1] (1.94ns)   --->   "%mul_ln73_1457 = mul i32 %conv_i_i_1, i32 19257" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 496 'mul' 'mul_ln73_1457' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_5845 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1457, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 497 'bitselect' 'tmp_5845' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_16)   --->   "%trunc_ln42_1579 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1457, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 498 'partselect' 'trunc_ln42_1579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_16)   --->   "%tmp_5846 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1457, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 499 'bitselect' 'tmp_5846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_16)   --->   "%tmp_5847 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1457, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 500 'bitselect' 'tmp_5847' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%trunc_ln42_2494 = trunc i32 %mul_ln73_1457" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 501 'trunc' 'trunc_ln42_2494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.76ns)   --->   "%icmp_ln42_1579 = icmp_ne  i14 %trunc_ln42_2494, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 502 'icmp' 'icmp_ln42_1579' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_5848 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1457, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 503 'bitselect' 'tmp_5848' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_16)   --->   "%or_ln42_1631 = or i1 %tmp_5846, i1 %icmp_ln42_1579" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 504 'or' 'or_ln42_1631' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_16)   --->   "%and_ln42_1643 = and i1 %or_ln42_1631, i1 %tmp_5847" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 505 'and' 'and_ln42_1643' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_16)   --->   "%zext_ln42_1570 = zext i1 %and_ln42_1643" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 506 'zext' 'zext_ln42_1570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 507 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_16 = add i16 %trunc_ln42_1579, i16 %zext_ln42_1570" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 507 'add' 'add_ln42_16' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 508 [1/1] (0.00ns)   --->   "%tmp_5849 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_16, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 508 'bitselect' 'tmp_5849' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1644)   --->   "%xor_ln42_80 = xor i1 %tmp_5849, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 509 'xor' 'xor_ln42_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 510 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1644 = and i1 %tmp_5848, i1 %xor_ln42_80" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 510 'and' 'and_ln42_1644' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 511 [1/1] (0.12ns)   --->   "%xor_ln42_81 = xor i1 %tmp_5845, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 511 'xor' 'xor_ln42_81' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1645)   --->   "%select_ln42_64 = select i1 %and_ln42_1644, i1 %tmp_5845, i1 %xor_ln42_81" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 512 'select' 'select_ln42_64' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_84)   --->   "%select_ln42_65 = select i1 %and_ln42_1644, i1 %xor_ln42_81, i1 %tmp_5845" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 513 'select' 'select_ln42_65' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_84)   --->   "%xor_ln42_82 = xor i1 %tmp_5848, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 514 'xor' 'xor_ln42_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_84)   --->   "%or_ln42_1632 = or i1 %tmp_5849, i1 %xor_ln42_82" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 515 'or' 'or_ln42_1632' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1645)   --->   "%xor_ln42_83 = xor i1 %select_ln42_64, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 516 'xor' 'xor_ln42_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1645)   --->   "%or_ln42_1633 = or i1 %tmp_5849, i1 %xor_ln42_83" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 517 'or' 'or_ln42_1633' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 518 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1645 = and i1 %or_ln42_1633, i1 %xor_ln42_81" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 518 'and' 'and_ln42_1645' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_84)   --->   "%and_ln42_1646 = and i1 %tmp_5849, i1 %select_ln42_65" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 519 'and' 'and_ln42_1646' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 520 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_84 = xor i1 %and_ln42_1646, i1 %or_ln42_1632" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 520 'xor' 'xor_ln42_84' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node mult_1453)   --->   "%and_ln42_1647 = and i1 %xor_ln42_84, i1 %tmp_5845" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 521 'and' 'and_ln42_1647' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node mult_1453)   --->   "%select_ln42_66 = select i1 %and_ln42_1645, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 522 'select' 'select_ln42_66' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node mult_1453)   --->   "%or_ln42_1634 = or i1 %and_ln42_1645, i1 %and_ln42_1647" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 523 'or' 'or_ln42_1634' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 524 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1453 = select i1 %or_ln42_1634, i16 %select_ln42_66, i16 %add_ln42_16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 524 'select' 'mult_1453' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 525 [1/1] (1.94ns)   --->   "%mul_ln73_1458 = mul i32 %conv_i_i_1, i32 4294942334" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 525 'mul' 'mul_ln73_1458' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_5850 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1458, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 526 'bitselect' 'tmp_5850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_17)   --->   "%trunc_ln42_1580 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1458, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 527 'partselect' 'trunc_ln42_1580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_17)   --->   "%tmp_5851 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1458, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 528 'bitselect' 'tmp_5851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_17)   --->   "%tmp_5852 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1458, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 529 'bitselect' 'tmp_5852' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (0.00ns)   --->   "%trunc_ln42_2495 = trunc i32 %mul_ln73_1458" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 530 'trunc' 'trunc_ln42_2495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 531 [1/1] (0.76ns)   --->   "%icmp_ln42_1580 = icmp_ne  i14 %trunc_ln42_2495, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 531 'icmp' 'icmp_ln42_1580' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%tmp_5853 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1458, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 532 'bitselect' 'tmp_5853' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_17)   --->   "%or_ln42_1635 = or i1 %tmp_5851, i1 %icmp_ln42_1580" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 533 'or' 'or_ln42_1635' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_17)   --->   "%and_ln42_1648 = and i1 %or_ln42_1635, i1 %tmp_5852" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 534 'and' 'and_ln42_1648' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_17)   --->   "%zext_ln42_1571 = zext i1 %and_ln42_1648" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 535 'zext' 'zext_ln42_1571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 536 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_17 = add i16 %trunc_ln42_1580, i16 %zext_ln42_1571" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 536 'add' 'add_ln42_17' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 537 [1/1] (0.00ns)   --->   "%tmp_5854 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_17, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 537 'bitselect' 'tmp_5854' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1649)   --->   "%xor_ln42_85 = xor i1 %tmp_5854, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 538 'xor' 'xor_ln42_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 539 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1649 = and i1 %tmp_5853, i1 %xor_ln42_85" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 539 'and' 'and_ln42_1649' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 540 [1/1] (0.12ns)   --->   "%xor_ln42_86 = xor i1 %tmp_5850, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 540 'xor' 'xor_ln42_86' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1650)   --->   "%select_ln42_68 = select i1 %and_ln42_1649, i1 %tmp_5850, i1 %xor_ln42_86" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 541 'select' 'select_ln42_68' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_89)   --->   "%select_ln42_69 = select i1 %and_ln42_1649, i1 %xor_ln42_86, i1 %tmp_5850" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 542 'select' 'select_ln42_69' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_89)   --->   "%xor_ln42_87 = xor i1 %tmp_5853, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 543 'xor' 'xor_ln42_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_89)   --->   "%or_ln42_1636 = or i1 %tmp_5854, i1 %xor_ln42_87" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 544 'or' 'or_ln42_1636' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1650)   --->   "%xor_ln42_88 = xor i1 %select_ln42_68, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 545 'xor' 'xor_ln42_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1650)   --->   "%or_ln42_1637 = or i1 %tmp_5854, i1 %xor_ln42_88" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 546 'or' 'or_ln42_1637' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 547 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1650 = and i1 %or_ln42_1637, i1 %xor_ln42_86" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 547 'and' 'and_ln42_1650' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_89)   --->   "%and_ln42_1651 = and i1 %tmp_5854, i1 %select_ln42_69" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 548 'and' 'and_ln42_1651' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 549 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_89 = xor i1 %and_ln42_1651, i1 %or_ln42_1636" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 549 'xor' 'xor_ln42_89' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node mult_1454)   --->   "%and_ln42_1652 = and i1 %xor_ln42_89, i1 %tmp_5850" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 550 'and' 'and_ln42_1652' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node mult_1454)   --->   "%select_ln42_70 = select i1 %and_ln42_1650, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 551 'select' 'select_ln42_70' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node mult_1454)   --->   "%or_ln42_1638 = or i1 %and_ln42_1650, i1 %and_ln42_1652" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 552 'or' 'or_ln42_1638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 553 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1454 = select i1 %or_ln42_1638, i16 %select_ln42_70, i16 %add_ln42_17" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 553 'select' 'mult_1454' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 554 [1/1] (0.00ns)   --->   "%a_2 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 32, i32 47"   --->   Operation 554 'partselect' 'a_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 555 [1/1] (0.00ns)   --->   "%conv_i_i_2 = sext i16 %a_2"   --->   Operation 555 'sext' 'conv_i_i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 556 [1/1] (0.00ns)   --->   "%sext_ln70_2 = sext i16 %a_2" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 556 'sext' 'sext_ln70_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 557 [1/1] (0.00ns)   --->   "%sext_ln70_3 = sext i16 %a_2" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 557 'sext' 'sext_ln70_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 558 [1/1] (0.00ns)   --->   "%sext_ln70_4 = sext i16 %a_2" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 558 'sext' 'sext_ln70_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 559 [1/1] (1.94ns)   --->   "%mul_ln73_1459 = mul i31 %sext_ln70_4, i31 11813" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 559 'mul' 'mul_ln73_1459' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 560 [1/1] (0.00ns)   --->   "%tmp_5855 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1459, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 560 'bitselect' 'tmp_5855' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_18)   --->   "%trunc_ln42_1581 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1459, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 561 'partselect' 'trunc_ln42_1581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_18)   --->   "%tmp_5856 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1459, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 562 'bitselect' 'tmp_5856' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_18)   --->   "%tmp_5857 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1459, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 563 'bitselect' 'tmp_5857' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 564 [1/1] (0.00ns)   --->   "%trunc_ln42_2496 = trunc i31 %mul_ln73_1459" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 564 'trunc' 'trunc_ln42_2496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 565 [1/1] (0.76ns)   --->   "%icmp_ln42_1581 = icmp_ne  i14 %trunc_ln42_2496, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 565 'icmp' 'icmp_ln42_1581' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 566 [1/1] (0.00ns)   --->   "%tmp_5858 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1459, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 566 'bitselect' 'tmp_5858' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_18)   --->   "%or_ln42_1639 = or i1 %tmp_5856, i1 %icmp_ln42_1581" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 567 'or' 'or_ln42_1639' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_18)   --->   "%and_ln42_1653 = and i1 %or_ln42_1639, i1 %tmp_5857" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 568 'and' 'and_ln42_1653' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_18)   --->   "%zext_ln42_1572 = zext i1 %and_ln42_1653" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 569 'zext' 'zext_ln42_1572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 570 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_18 = add i16 %trunc_ln42_1581, i16 %zext_ln42_1572" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 570 'add' 'add_ln42_18' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 571 [1/1] (0.00ns)   --->   "%tmp_5859 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_18, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 571 'bitselect' 'tmp_5859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1654)   --->   "%xor_ln42_90 = xor i1 %tmp_5859, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 572 'xor' 'xor_ln42_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 573 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1654 = and i1 %tmp_5858, i1 %xor_ln42_90" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 573 'and' 'and_ln42_1654' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 574 [1/1] (0.12ns)   --->   "%xor_ln42_91 = xor i1 %tmp_5855, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 574 'xor' 'xor_ln42_91' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1655)   --->   "%select_ln42_72 = select i1 %and_ln42_1654, i1 %tmp_5855, i1 %xor_ln42_91" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 575 'select' 'select_ln42_72' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_94)   --->   "%select_ln42_73 = select i1 %and_ln42_1654, i1 %xor_ln42_91, i1 %tmp_5855" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 576 'select' 'select_ln42_73' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_94)   --->   "%xor_ln42_92 = xor i1 %tmp_5858, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 577 'xor' 'xor_ln42_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_94)   --->   "%or_ln42_1640 = or i1 %tmp_5859, i1 %xor_ln42_92" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 578 'or' 'or_ln42_1640' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1655)   --->   "%xor_ln42_93 = xor i1 %select_ln42_72, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 579 'xor' 'xor_ln42_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1655)   --->   "%or_ln42_1641 = or i1 %tmp_5859, i1 %xor_ln42_93" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 580 'or' 'or_ln42_1641' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 581 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1655 = and i1 %or_ln42_1641, i1 %xor_ln42_91" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 581 'and' 'and_ln42_1655' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_94)   --->   "%and_ln42_1656 = and i1 %tmp_5859, i1 %select_ln42_73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 582 'and' 'and_ln42_1656' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 583 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_94 = xor i1 %and_ln42_1656, i1 %or_ln42_1640" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 583 'xor' 'xor_ln42_94' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node mult_1455)   --->   "%and_ln42_1657 = and i1 %xor_ln42_94, i1 %tmp_5855" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 584 'and' 'and_ln42_1657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node mult_1455)   --->   "%select_ln42_74 = select i1 %and_ln42_1655, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 585 'select' 'select_ln42_74' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node mult_1455)   --->   "%or_ln42_1642 = or i1 %and_ln42_1655, i1 %and_ln42_1657" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 586 'or' 'or_ln42_1642' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 587 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1455 = select i1 %or_ln42_1642, i16 %select_ln42_74, i16 %add_ln42_18" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 587 'select' 'mult_1455' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 588 [1/1] (1.94ns)   --->   "%mul_ln73_1460 = mul i32 %conv_i_i_2, i32 18112" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 588 'mul' 'mul_ln73_1460' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 589 [1/1] (0.00ns)   --->   "%tmp_5860 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1460, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 589 'bitselect' 'tmp_5860' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_19)   --->   "%trunc_ln42_1582 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1460, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 590 'partselect' 'trunc_ln42_1582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_19)   --->   "%tmp_5861 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1460, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 591 'bitselect' 'tmp_5861' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_19)   --->   "%tmp_5862 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1460, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 592 'bitselect' 'tmp_5862' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 593 [1/1] (0.00ns)   --->   "%trunc_ln42_2497 = trunc i32 %mul_ln73_1460" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 593 'trunc' 'trunc_ln42_2497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 594 [1/1] (0.76ns)   --->   "%icmp_ln42_1582 = icmp_ne  i14 %trunc_ln42_2497, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 594 'icmp' 'icmp_ln42_1582' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 595 [1/1] (0.00ns)   --->   "%tmp_5863 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1460, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 595 'bitselect' 'tmp_5863' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_19)   --->   "%or_ln42_1643 = or i1 %tmp_5861, i1 %icmp_ln42_1582" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 596 'or' 'or_ln42_1643' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_19)   --->   "%and_ln42_1658 = and i1 %or_ln42_1643, i1 %tmp_5862" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 597 'and' 'and_ln42_1658' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_19)   --->   "%zext_ln42_1573 = zext i1 %and_ln42_1658" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 598 'zext' 'zext_ln42_1573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 599 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_19 = add i16 %trunc_ln42_1582, i16 %zext_ln42_1573" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 599 'add' 'add_ln42_19' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 600 [1/1] (0.00ns)   --->   "%tmp_5864 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_19, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 600 'bitselect' 'tmp_5864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1659)   --->   "%xor_ln42_95 = xor i1 %tmp_5864, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 601 'xor' 'xor_ln42_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 602 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1659 = and i1 %tmp_5863, i1 %xor_ln42_95" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 602 'and' 'and_ln42_1659' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 603 [1/1] (0.12ns)   --->   "%xor_ln42_96 = xor i1 %tmp_5860, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 603 'xor' 'xor_ln42_96' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1660)   --->   "%select_ln42_76 = select i1 %and_ln42_1659, i1 %tmp_5860, i1 %xor_ln42_96" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 604 'select' 'select_ln42_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_99)   --->   "%select_ln42_77 = select i1 %and_ln42_1659, i1 %xor_ln42_96, i1 %tmp_5860" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 605 'select' 'select_ln42_77' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_99)   --->   "%xor_ln42_97 = xor i1 %tmp_5863, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 606 'xor' 'xor_ln42_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_99)   --->   "%or_ln42_1644 = or i1 %tmp_5864, i1 %xor_ln42_97" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 607 'or' 'or_ln42_1644' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1660)   --->   "%xor_ln42_98 = xor i1 %select_ln42_76, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 608 'xor' 'xor_ln42_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1660)   --->   "%or_ln42_1645 = or i1 %tmp_5864, i1 %xor_ln42_98" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 609 'or' 'or_ln42_1645' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 610 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1660 = and i1 %or_ln42_1645, i1 %xor_ln42_96" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 610 'and' 'and_ln42_1660' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_99)   --->   "%and_ln42_1661 = and i1 %tmp_5864, i1 %select_ln42_77" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 611 'and' 'and_ln42_1661' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 612 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_99 = xor i1 %and_ln42_1661, i1 %or_ln42_1644" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 612 'xor' 'xor_ln42_99' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node mult_1456)   --->   "%and_ln42_1662 = and i1 %xor_ln42_99, i1 %tmp_5860" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 613 'and' 'and_ln42_1662' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node mult_1456)   --->   "%select_ln42_78 = select i1 %and_ln42_1660, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 614 'select' 'select_ln42_78' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node mult_1456)   --->   "%or_ln42_1646 = or i1 %and_ln42_1660, i1 %and_ln42_1662" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 615 'or' 'or_ln42_1646' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 616 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1456 = select i1 %or_ln42_1646, i16 %select_ln42_78, i16 %add_ln42_19" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 616 'select' 'mult_1456' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 617 [1/1] (1.94ns)   --->   "%mul_ln73_1461 = mul i32 %conv_i_i_2, i32 4294950402" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 617 'mul' 'mul_ln73_1461' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 618 [1/1] (0.00ns)   --->   "%tmp_5865 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1461, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 618 'bitselect' 'tmp_5865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_20)   --->   "%trunc_ln42_1583 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1461, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 619 'partselect' 'trunc_ln42_1583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_20)   --->   "%tmp_5866 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1461, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 620 'bitselect' 'tmp_5866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_20)   --->   "%tmp_5867 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1461, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 621 'bitselect' 'tmp_5867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 622 [1/1] (0.00ns)   --->   "%trunc_ln42_2498 = trunc i32 %mul_ln73_1461" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 622 'trunc' 'trunc_ln42_2498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 623 [1/1] (0.76ns)   --->   "%icmp_ln42_1583 = icmp_ne  i14 %trunc_ln42_2498, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 623 'icmp' 'icmp_ln42_1583' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 624 [1/1] (0.00ns)   --->   "%tmp_5868 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1461, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 624 'bitselect' 'tmp_5868' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_20)   --->   "%or_ln42_1647 = or i1 %tmp_5866, i1 %icmp_ln42_1583" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 625 'or' 'or_ln42_1647' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_20)   --->   "%and_ln42_1663 = and i1 %or_ln42_1647, i1 %tmp_5867" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 626 'and' 'and_ln42_1663' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_20)   --->   "%zext_ln42_1574 = zext i1 %and_ln42_1663" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 627 'zext' 'zext_ln42_1574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 628 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_20 = add i16 %trunc_ln42_1583, i16 %zext_ln42_1574" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 628 'add' 'add_ln42_20' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 629 [1/1] (0.00ns)   --->   "%tmp_5869 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_20, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 629 'bitselect' 'tmp_5869' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1664)   --->   "%xor_ln42_100 = xor i1 %tmp_5869, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 630 'xor' 'xor_ln42_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 631 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1664 = and i1 %tmp_5868, i1 %xor_ln42_100" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 631 'and' 'and_ln42_1664' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 632 [1/1] (0.12ns)   --->   "%xor_ln42_101 = xor i1 %tmp_5865, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 632 'xor' 'xor_ln42_101' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1665)   --->   "%select_ln42_80 = select i1 %and_ln42_1664, i1 %tmp_5865, i1 %xor_ln42_101" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 633 'select' 'select_ln42_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_104)   --->   "%select_ln42_81 = select i1 %and_ln42_1664, i1 %xor_ln42_101, i1 %tmp_5865" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 634 'select' 'select_ln42_81' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_104)   --->   "%xor_ln42_102 = xor i1 %tmp_5868, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 635 'xor' 'xor_ln42_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_104)   --->   "%or_ln42_1648 = or i1 %tmp_5869, i1 %xor_ln42_102" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 636 'or' 'or_ln42_1648' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1665)   --->   "%xor_ln42_103 = xor i1 %select_ln42_80, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 637 'xor' 'xor_ln42_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1665)   --->   "%or_ln42_1649 = or i1 %tmp_5869, i1 %xor_ln42_103" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 638 'or' 'or_ln42_1649' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 639 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1665 = and i1 %or_ln42_1649, i1 %xor_ln42_101" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 639 'and' 'and_ln42_1665' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_104)   --->   "%and_ln42_1666 = and i1 %tmp_5869, i1 %select_ln42_81" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 640 'and' 'and_ln42_1666' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 641 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_104 = xor i1 %and_ln42_1666, i1 %or_ln42_1648" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 641 'xor' 'xor_ln42_104' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node mult_1457)   --->   "%and_ln42_1667 = and i1 %xor_ln42_104, i1 %tmp_5865" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 642 'and' 'and_ln42_1667' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node mult_1457)   --->   "%select_ln42_82 = select i1 %and_ln42_1665, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 643 'select' 'select_ln42_82' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node mult_1457)   --->   "%or_ln42_1650 = or i1 %and_ln42_1665, i1 %and_ln42_1667" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 644 'or' 'or_ln42_1650' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 645 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1457 = select i1 %or_ln42_1650, i16 %select_ln42_82, i16 %add_ln42_20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 645 'select' 'mult_1457' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 646 [1/1] (1.94ns)   --->   "%mul_ln73_1462 = mul i31 %sext_ln70_4, i31 11427" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 646 'mul' 'mul_ln73_1462' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 647 [1/1] (0.00ns)   --->   "%tmp_5870 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1462, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 647 'bitselect' 'tmp_5870' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_21)   --->   "%trunc_ln42_1584 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1462, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 648 'partselect' 'trunc_ln42_1584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_21)   --->   "%tmp_5871 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1462, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 649 'bitselect' 'tmp_5871' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_21)   --->   "%tmp_5872 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1462, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 650 'bitselect' 'tmp_5872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 651 [1/1] (0.00ns)   --->   "%trunc_ln42_2499 = trunc i31 %mul_ln73_1462" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 651 'trunc' 'trunc_ln42_2499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 652 [1/1] (0.76ns)   --->   "%icmp_ln42_1584 = icmp_ne  i14 %trunc_ln42_2499, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 652 'icmp' 'icmp_ln42_1584' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 653 [1/1] (0.00ns)   --->   "%tmp_5873 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1462, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 653 'bitselect' 'tmp_5873' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_21)   --->   "%or_ln42_1651 = or i1 %tmp_5871, i1 %icmp_ln42_1584" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 654 'or' 'or_ln42_1651' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_21)   --->   "%and_ln42_1668 = and i1 %or_ln42_1651, i1 %tmp_5872" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 655 'and' 'and_ln42_1668' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_21)   --->   "%zext_ln42_1575 = zext i1 %and_ln42_1668" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 656 'zext' 'zext_ln42_1575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 657 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_21 = add i16 %trunc_ln42_1584, i16 %zext_ln42_1575" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 657 'add' 'add_ln42_21' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 658 [1/1] (0.00ns)   --->   "%tmp_5874 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_21, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 658 'bitselect' 'tmp_5874' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1669)   --->   "%xor_ln42_105 = xor i1 %tmp_5874, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 659 'xor' 'xor_ln42_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 660 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1669 = and i1 %tmp_5873, i1 %xor_ln42_105" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 660 'and' 'and_ln42_1669' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 661 [1/1] (0.12ns)   --->   "%xor_ln42_106 = xor i1 %tmp_5870, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 661 'xor' 'xor_ln42_106' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1670)   --->   "%select_ln42_84 = select i1 %and_ln42_1669, i1 %tmp_5870, i1 %xor_ln42_106" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 662 'select' 'select_ln42_84' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_109)   --->   "%select_ln42_85 = select i1 %and_ln42_1669, i1 %xor_ln42_106, i1 %tmp_5870" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 663 'select' 'select_ln42_85' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_109)   --->   "%xor_ln42_107 = xor i1 %tmp_5873, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 664 'xor' 'xor_ln42_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_109)   --->   "%or_ln42_1652 = or i1 %tmp_5874, i1 %xor_ln42_107" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 665 'or' 'or_ln42_1652' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1670)   --->   "%xor_ln42_108 = xor i1 %select_ln42_84, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 666 'xor' 'xor_ln42_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1670)   --->   "%or_ln42_1653 = or i1 %tmp_5874, i1 %xor_ln42_108" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 667 'or' 'or_ln42_1653' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 668 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1670 = and i1 %or_ln42_1653, i1 %xor_ln42_106" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 668 'and' 'and_ln42_1670' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_109)   --->   "%and_ln42_1671 = and i1 %tmp_5874, i1 %select_ln42_85" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 669 'and' 'and_ln42_1671' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 670 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_109 = xor i1 %and_ln42_1671, i1 %or_ln42_1652" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 670 'xor' 'xor_ln42_109' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node mult_1458)   --->   "%and_ln42_1672 = and i1 %xor_ln42_109, i1 %tmp_5870" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 671 'and' 'and_ln42_1672' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node mult_1458)   --->   "%select_ln42_86 = select i1 %and_ln42_1670, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 672 'select' 'select_ln42_86' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node mult_1458)   --->   "%or_ln42_1654 = or i1 %and_ln42_1670, i1 %and_ln42_1672" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 673 'or' 'or_ln42_1654' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 674 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1458 = select i1 %or_ln42_1654, i16 %select_ln42_86, i16 %add_ln42_21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 674 'select' 'mult_1458' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 675 [1/1] (1.94ns)   --->   "%mul_ln73_1463 = mul i32 %conv_i_i_2, i32 20525" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 675 'mul' 'mul_ln73_1463' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 676 [1/1] (0.00ns)   --->   "%tmp_5875 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1463, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 676 'bitselect' 'tmp_5875' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_22)   --->   "%trunc_ln42_1585 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1463, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 677 'partselect' 'trunc_ln42_1585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_22)   --->   "%tmp_5876 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1463, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 678 'bitselect' 'tmp_5876' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_22)   --->   "%tmp_5877 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1463, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 679 'bitselect' 'tmp_5877' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 680 [1/1] (0.00ns)   --->   "%trunc_ln42_2500 = trunc i32 %mul_ln73_1463" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 680 'trunc' 'trunc_ln42_2500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 681 [1/1] (0.76ns)   --->   "%icmp_ln42_1585 = icmp_ne  i14 %trunc_ln42_2500, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 681 'icmp' 'icmp_ln42_1585' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 682 [1/1] (0.00ns)   --->   "%tmp_5878 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1463, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 682 'bitselect' 'tmp_5878' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_22)   --->   "%or_ln42_1655 = or i1 %tmp_5876, i1 %icmp_ln42_1585" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 683 'or' 'or_ln42_1655' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_22)   --->   "%and_ln42_1673 = and i1 %or_ln42_1655, i1 %tmp_5877" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 684 'and' 'and_ln42_1673' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_22)   --->   "%zext_ln42_1576 = zext i1 %and_ln42_1673" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 685 'zext' 'zext_ln42_1576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 686 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_22 = add i16 %trunc_ln42_1585, i16 %zext_ln42_1576" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 686 'add' 'add_ln42_22' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 687 [1/1] (0.00ns)   --->   "%tmp_5879 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_22, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 687 'bitselect' 'tmp_5879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1674)   --->   "%xor_ln42_110 = xor i1 %tmp_5879, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 688 'xor' 'xor_ln42_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 689 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1674 = and i1 %tmp_5878, i1 %xor_ln42_110" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 689 'and' 'and_ln42_1674' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 690 [1/1] (0.12ns)   --->   "%xor_ln42_111 = xor i1 %tmp_5875, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 690 'xor' 'xor_ln42_111' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1675)   --->   "%select_ln42_88 = select i1 %and_ln42_1674, i1 %tmp_5875, i1 %xor_ln42_111" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 691 'select' 'select_ln42_88' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_114)   --->   "%select_ln42_89 = select i1 %and_ln42_1674, i1 %xor_ln42_111, i1 %tmp_5875" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 692 'select' 'select_ln42_89' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_114)   --->   "%xor_ln42_112 = xor i1 %tmp_5878, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 693 'xor' 'xor_ln42_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_114)   --->   "%or_ln42_1656 = or i1 %tmp_5879, i1 %xor_ln42_112" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 694 'or' 'or_ln42_1656' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1675)   --->   "%xor_ln42_113 = xor i1 %select_ln42_88, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 695 'xor' 'xor_ln42_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1675)   --->   "%or_ln42_1657 = or i1 %tmp_5879, i1 %xor_ln42_113" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 696 'or' 'or_ln42_1657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 697 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1675 = and i1 %or_ln42_1657, i1 %xor_ln42_111" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 697 'and' 'and_ln42_1675' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_114)   --->   "%and_ln42_1676 = and i1 %tmp_5879, i1 %select_ln42_89" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 698 'and' 'and_ln42_1676' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 699 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_114 = xor i1 %and_ln42_1676, i1 %or_ln42_1656" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 699 'xor' 'xor_ln42_114' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node mult_1459)   --->   "%and_ln42_1677 = and i1 %xor_ln42_114, i1 %tmp_5875" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 700 'and' 'and_ln42_1677' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node mult_1459)   --->   "%select_ln42_90 = select i1 %and_ln42_1675, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 701 'select' 'select_ln42_90' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node mult_1459)   --->   "%or_ln42_1658 = or i1 %and_ln42_1675, i1 %and_ln42_1677" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 702 'or' 'or_ln42_1658' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 703 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1459 = select i1 %or_ln42_1658, i16 %select_ln42_90, i16 %add_ln42_22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 703 'select' 'mult_1459' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 704 [1/1] (1.94ns)   --->   "%mul_ln73_1464 = mul i32 %conv_i_i_2, i32 4294949796" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 704 'mul' 'mul_ln73_1464' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 705 [1/1] (0.00ns)   --->   "%tmp_5880 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1464, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 705 'bitselect' 'tmp_5880' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_23)   --->   "%trunc_ln42_1586 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1464, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 706 'partselect' 'trunc_ln42_1586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_23)   --->   "%tmp_5881 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1464, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 707 'bitselect' 'tmp_5881' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_23)   --->   "%tmp_5882 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1464, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 708 'bitselect' 'tmp_5882' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 709 [1/1] (0.00ns)   --->   "%trunc_ln42_2501 = trunc i32 %mul_ln73_1464" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 709 'trunc' 'trunc_ln42_2501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 710 [1/1] (0.76ns)   --->   "%icmp_ln42_1586 = icmp_ne  i14 %trunc_ln42_2501, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 710 'icmp' 'icmp_ln42_1586' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 711 [1/1] (0.00ns)   --->   "%tmp_5883 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1464, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 711 'bitselect' 'tmp_5883' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_23)   --->   "%or_ln42_1659 = or i1 %tmp_5881, i1 %icmp_ln42_1586" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 712 'or' 'or_ln42_1659' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_23)   --->   "%and_ln42_1678 = and i1 %or_ln42_1659, i1 %tmp_5882" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 713 'and' 'and_ln42_1678' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_23)   --->   "%zext_ln42_1577 = zext i1 %and_ln42_1678" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 714 'zext' 'zext_ln42_1577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 715 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_23 = add i16 %trunc_ln42_1586, i16 %zext_ln42_1577" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 715 'add' 'add_ln42_23' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 716 [1/1] (0.00ns)   --->   "%tmp_5884 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_23, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 716 'bitselect' 'tmp_5884' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1679)   --->   "%xor_ln42_115 = xor i1 %tmp_5884, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 717 'xor' 'xor_ln42_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 718 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1679 = and i1 %tmp_5883, i1 %xor_ln42_115" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 718 'and' 'and_ln42_1679' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 719 [1/1] (0.12ns)   --->   "%xor_ln42_116 = xor i1 %tmp_5880, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 719 'xor' 'xor_ln42_116' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1680)   --->   "%select_ln42_92 = select i1 %and_ln42_1679, i1 %tmp_5880, i1 %xor_ln42_116" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 720 'select' 'select_ln42_92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_119)   --->   "%select_ln42_93 = select i1 %and_ln42_1679, i1 %xor_ln42_116, i1 %tmp_5880" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 721 'select' 'select_ln42_93' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_119)   --->   "%xor_ln42_117 = xor i1 %tmp_5883, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 722 'xor' 'xor_ln42_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_119)   --->   "%or_ln42_1660 = or i1 %tmp_5884, i1 %xor_ln42_117" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 723 'or' 'or_ln42_1660' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1680)   --->   "%xor_ln42_118 = xor i1 %select_ln42_92, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 724 'xor' 'xor_ln42_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1680)   --->   "%or_ln42_1661 = or i1 %tmp_5884, i1 %xor_ln42_118" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 725 'or' 'or_ln42_1661' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 726 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1680 = and i1 %or_ln42_1661, i1 %xor_ln42_116" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 726 'and' 'and_ln42_1680' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 727 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_119)   --->   "%and_ln42_1681 = and i1 %tmp_5884, i1 %select_ln42_93" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 727 'and' 'and_ln42_1681' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 728 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_119 = xor i1 %and_ln42_1681, i1 %or_ln42_1660" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 728 'xor' 'xor_ln42_119' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node mult_1460)   --->   "%and_ln42_1682 = and i1 %xor_ln42_119, i1 %tmp_5880" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 729 'and' 'and_ln42_1682' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node mult_1460)   --->   "%select_ln42_94 = select i1 %and_ln42_1680, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 730 'select' 'select_ln42_94' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node mult_1460)   --->   "%or_ln42_1662 = or i1 %and_ln42_1680, i1 %and_ln42_1682" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 731 'or' 'or_ln42_1662' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 732 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1460 = select i1 %or_ln42_1662, i16 %select_ln42_94, i16 %add_ln42_23" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 732 'select' 'mult_1460' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 733 [1/1] (0.00ns)   --->   "%tmp_950 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 32, i32 47" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 733 'partselect' 'tmp_950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 734 [1/1] (0.00ns)   --->   "%tmp_951 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_950, i15 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 734 'bitconcatenate' 'tmp_951' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 735 [1/1] (0.00ns)   --->   "%sext_ln73_4 = sext i31 %tmp_951" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 735 'sext' 'sext_ln73_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 736 [1/1] (0.87ns)   --->   "%sub_ln73_90 = sub i32 %conv_i_i_2, i32 %sext_ln73_4" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 736 'sub' 'sub_ln73_90' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 737 [1/1] (0.87ns)   --->   "%sub_ln42_60 = sub i31 %sext_ln70_4, i31 %tmp_951" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 737 'sub' 'sub_ln42_60' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 738 [1/1] (0.00ns)   --->   "%tmp_5885 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_90, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 738 'bitselect' 'tmp_5885' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_24)   --->   "%trunc_ln42_1587 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %sub_ln42_60, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 739 'partselect' 'trunc_ln42_1587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_24)   --->   "%tmp_5886 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %sub_ln42_60, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 740 'bitselect' 'tmp_5886' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_24)   --->   "%tmp_5887 = bitselect i1 @_ssdm_op_BitSelect.i1.i240.i32, i240 %data_val_read, i32 46" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 741 'bitselect' 'tmp_5887' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 742 [1/1] (0.00ns)   --->   "%trunc_ln42_2502 = trunc i32 %sub_ln73_90" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 742 'trunc' 'trunc_ln42_2502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 743 [1/1] (0.76ns)   --->   "%icmp_ln42_1587 = icmp_ne  i14 %trunc_ln42_2502, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 743 'icmp' 'icmp_ln42_1587' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 744 [1/1] (0.00ns)   --->   "%tmp_5888 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %sub_ln42_60, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 744 'bitselect' 'tmp_5888' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_24)   --->   "%or_ln42_1663 = or i1 %tmp_5886, i1 %icmp_ln42_1587" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 745 'or' 'or_ln42_1663' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_24)   --->   "%and_ln42_1683 = and i1 %or_ln42_1663, i1 %tmp_5887" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 746 'and' 'and_ln42_1683' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_24)   --->   "%zext_ln42_1578 = zext i1 %and_ln42_1683" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 747 'zext' 'zext_ln42_1578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 748 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_24 = add i16 %trunc_ln42_1587, i16 %zext_ln42_1578" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 748 'add' 'add_ln42_24' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 749 [1/1] (0.00ns)   --->   "%tmp_5889 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_24, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 749 'bitselect' 'tmp_5889' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1684)   --->   "%xor_ln42_120 = xor i1 %tmp_5889, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 750 'xor' 'xor_ln42_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 751 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1684 = and i1 %tmp_5888, i1 %xor_ln42_120" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 751 'and' 'and_ln42_1684' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 752 [1/1] (0.12ns)   --->   "%xor_ln42_121 = xor i1 %tmp_5885, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 752 'xor' 'xor_ln42_121' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 753 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1685)   --->   "%select_ln42_96 = select i1 %and_ln42_1684, i1 %tmp_5885, i1 %xor_ln42_121" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 753 'select' 'select_ln42_96' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_124)   --->   "%select_ln42_97 = select i1 %and_ln42_1684, i1 %xor_ln42_121, i1 %tmp_5885" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 754 'select' 'select_ln42_97' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 755 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_124)   --->   "%xor_ln42_122 = xor i1 %tmp_5888, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 755 'xor' 'xor_ln42_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_124)   --->   "%or_ln42_1664 = or i1 %tmp_5889, i1 %xor_ln42_122" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 756 'or' 'or_ln42_1664' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1685)   --->   "%xor_ln42_123 = xor i1 %select_ln42_96, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 757 'xor' 'xor_ln42_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1685)   --->   "%or_ln42_1665 = or i1 %tmp_5889, i1 %xor_ln42_123" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 758 'or' 'or_ln42_1665' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 759 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1685 = and i1 %or_ln42_1665, i1 %xor_ln42_121" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 759 'and' 'and_ln42_1685' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_124)   --->   "%and_ln42_1686 = and i1 %tmp_5889, i1 %select_ln42_97" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 760 'and' 'and_ln42_1686' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 761 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_124 = xor i1 %and_ln42_1686, i1 %or_ln42_1664" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 761 'xor' 'xor_ln42_124' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node mult_1461)   --->   "%and_ln42_1687 = and i1 %xor_ln42_124, i1 %tmp_5885" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 762 'and' 'and_ln42_1687' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node mult_1461)   --->   "%select_ln42_98 = select i1 %and_ln42_1685, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 763 'select' 'select_ln42_98' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node mult_1461)   --->   "%or_ln42_1666 = or i1 %and_ln42_1685, i1 %and_ln42_1687" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 764 'or' 'or_ln42_1666' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 765 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1461 = select i1 %or_ln42_1666, i16 %select_ln42_98, i16 %add_ln42_24" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 765 'select' 'mult_1461' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 766 [1/1] (1.94ns)   --->   "%mul_ln73_1465 = mul i30 %sext_ln70_3, i30 6727" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 766 'mul' 'mul_ln73_1465' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 767 [1/1] (0.00ns)   --->   "%tmp_5890 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1465, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 767 'bitselect' 'tmp_5890' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_25)   --->   "%trunc_ln42_2476 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln73_1465, i32 15, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 768 'partselect' 'trunc_ln42_2476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_25)   --->   "%sext_ln42_758 = sext i15 %trunc_ln42_2476" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 769 'sext' 'sext_ln42_758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_25)   --->   "%tmp_5891 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1465, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 770 'bitselect' 'tmp_5891' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_25)   --->   "%tmp_5892 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1465, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 771 'bitselect' 'tmp_5892' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 772 [1/1] (0.00ns)   --->   "%trunc_ln42_2503 = trunc i30 %mul_ln73_1465" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 772 'trunc' 'trunc_ln42_2503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 773 [1/1] (0.76ns)   --->   "%icmp_ln42_1588 = icmp_ne  i14 %trunc_ln42_2503, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 773 'icmp' 'icmp_ln42_1588' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 774 [1/1] (0.00ns)   --->   "%tmp_5893 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1465, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 774 'bitselect' 'tmp_5893' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_25)   --->   "%or_ln42_1667 = or i1 %tmp_5891, i1 %icmp_ln42_1588" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 775 'or' 'or_ln42_1667' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_25)   --->   "%and_ln42_1688 = and i1 %or_ln42_1667, i1 %tmp_5892" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 776 'and' 'and_ln42_1688' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_25)   --->   "%zext_ln42_1579 = zext i1 %and_ln42_1688" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 777 'zext' 'zext_ln42_1579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 778 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln42_25 = add i16 %sext_ln42_758, i16 %zext_ln42_1579" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 778 'add' 'add_ln42_25' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 779 [1/1] (0.00ns)   --->   "%tmp_5894 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_25, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 779 'bitselect' 'tmp_5894' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1689)   --->   "%xor_ln42_125 = xor i1 %tmp_5894, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 780 'xor' 'xor_ln42_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 781 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1689 = and i1 %tmp_5893, i1 %xor_ln42_125" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 781 'and' 'and_ln42_1689' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 782 [1/1] (0.12ns)   --->   "%xor_ln42_126 = xor i1 %tmp_5890, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 782 'xor' 'xor_ln42_126' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1690)   --->   "%select_ln42_100 = select i1 %and_ln42_1689, i1 %tmp_5890, i1 %xor_ln42_126" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 783 'select' 'select_ln42_100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_129)   --->   "%select_ln42_101 = select i1 %and_ln42_1689, i1 %xor_ln42_126, i1 %tmp_5890" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 784 'select' 'select_ln42_101' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 785 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_129)   --->   "%xor_ln42_127 = xor i1 %tmp_5893, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 785 'xor' 'xor_ln42_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_129)   --->   "%or_ln42_1668 = or i1 %tmp_5894, i1 %xor_ln42_127" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 786 'or' 'or_ln42_1668' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1690)   --->   "%xor_ln42_128 = xor i1 %select_ln42_100, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 787 'xor' 'xor_ln42_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1690)   --->   "%or_ln42_1669 = or i1 %tmp_5894, i1 %xor_ln42_128" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 788 'or' 'or_ln42_1669' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 789 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1690 = and i1 %or_ln42_1669, i1 %xor_ln42_126" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 789 'and' 'and_ln42_1690' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_129)   --->   "%and_ln42_1691 = and i1 %tmp_5894, i1 %select_ln42_101" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 790 'and' 'and_ln42_1691' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 791 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_129 = xor i1 %and_ln42_1691, i1 %or_ln42_1668" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 791 'xor' 'xor_ln42_129' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node mult_1462)   --->   "%and_ln42_1692 = and i1 %xor_ln42_129, i1 %tmp_5890" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 792 'and' 'and_ln42_1692' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node mult_1462)   --->   "%select_ln42_102 = select i1 %and_ln42_1690, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 793 'select' 'select_ln42_102' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node mult_1462)   --->   "%or_ln42_1670 = or i1 %and_ln42_1690, i1 %and_ln42_1692" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 794 'or' 'or_ln42_1670' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 795 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1462 = select i1 %or_ln42_1670, i16 %select_ln42_102, i16 %add_ln42_25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 795 'select' 'mult_1462' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 796 [1/1] (1.94ns)   --->   "%mul_ln73_1466 = mul i31 %sext_ln70_4, i31 15635" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 796 'mul' 'mul_ln73_1466' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 797 [1/1] (0.00ns)   --->   "%tmp_5895 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1466, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 797 'bitselect' 'tmp_5895' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_26)   --->   "%trunc_ln42_1589 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1466, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 798 'partselect' 'trunc_ln42_1589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_26)   --->   "%tmp_5896 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1466, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 799 'bitselect' 'tmp_5896' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_26)   --->   "%tmp_5897 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1466, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 800 'bitselect' 'tmp_5897' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 801 [1/1] (0.00ns)   --->   "%trunc_ln42_2504 = trunc i31 %mul_ln73_1466" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 801 'trunc' 'trunc_ln42_2504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 802 [1/1] (0.76ns)   --->   "%icmp_ln42_1589 = icmp_ne  i14 %trunc_ln42_2504, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 802 'icmp' 'icmp_ln42_1589' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 803 [1/1] (0.00ns)   --->   "%tmp_5898 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1466, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 803 'bitselect' 'tmp_5898' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 804 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_26)   --->   "%or_ln42_1671 = or i1 %tmp_5896, i1 %icmp_ln42_1589" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 804 'or' 'or_ln42_1671' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_26)   --->   "%and_ln42_1693 = and i1 %or_ln42_1671, i1 %tmp_5897" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 805 'and' 'and_ln42_1693' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_26)   --->   "%zext_ln42_1580 = zext i1 %and_ln42_1693" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 806 'zext' 'zext_ln42_1580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 807 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_26 = add i16 %trunc_ln42_1589, i16 %zext_ln42_1580" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 807 'add' 'add_ln42_26' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 808 [1/1] (0.00ns)   --->   "%tmp_5899 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_26, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 808 'bitselect' 'tmp_5899' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1694)   --->   "%xor_ln42_130 = xor i1 %tmp_5899, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 809 'xor' 'xor_ln42_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 810 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1694 = and i1 %tmp_5898, i1 %xor_ln42_130" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 810 'and' 'and_ln42_1694' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 811 [1/1] (0.12ns)   --->   "%xor_ln42_131 = xor i1 %tmp_5895, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 811 'xor' 'xor_ln42_131' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1695)   --->   "%select_ln42_104 = select i1 %and_ln42_1694, i1 %tmp_5895, i1 %xor_ln42_131" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 812 'select' 'select_ln42_104' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_134)   --->   "%select_ln42_105 = select i1 %and_ln42_1694, i1 %xor_ln42_131, i1 %tmp_5895" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 813 'select' 'select_ln42_105' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_134)   --->   "%xor_ln42_132 = xor i1 %tmp_5898, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 814 'xor' 'xor_ln42_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_134)   --->   "%or_ln42_1672 = or i1 %tmp_5899, i1 %xor_ln42_132" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 815 'or' 'or_ln42_1672' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1695)   --->   "%xor_ln42_133 = xor i1 %select_ln42_104, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 816 'xor' 'xor_ln42_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1695)   --->   "%or_ln42_1673 = or i1 %tmp_5899, i1 %xor_ln42_133" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 817 'or' 'or_ln42_1673' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 818 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1695 = and i1 %or_ln42_1673, i1 %xor_ln42_131" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 818 'and' 'and_ln42_1695' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_134)   --->   "%and_ln42_1696 = and i1 %tmp_5899, i1 %select_ln42_105" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 819 'and' 'and_ln42_1696' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 820 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_134 = xor i1 %and_ln42_1696, i1 %or_ln42_1672" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 820 'xor' 'xor_ln42_134' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node mult_1463)   --->   "%and_ln42_1697 = and i1 %xor_ln42_134, i1 %tmp_5895" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 821 'and' 'and_ln42_1697' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node mult_1463)   --->   "%select_ln42_106 = select i1 %and_ln42_1695, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 822 'select' 'select_ln42_106' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node mult_1463)   --->   "%or_ln42_1674 = or i1 %and_ln42_1695, i1 %and_ln42_1697" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 823 'or' 'or_ln42_1674' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 824 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1463 = select i1 %or_ln42_1674, i16 %select_ln42_106, i16 %add_ln42_26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 824 'select' 'mult_1463' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 825 [1/1] (1.94ns)   --->   "%mul_ln73_1467 = mul i32 %conv_i_i_2, i32 18738" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 825 'mul' 'mul_ln73_1467' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 826 [1/1] (0.00ns)   --->   "%tmp_5900 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1467, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 826 'bitselect' 'tmp_5900' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_27)   --->   "%trunc_ln42_1590 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1467, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 827 'partselect' 'trunc_ln42_1590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_27)   --->   "%tmp_5901 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1467, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 828 'bitselect' 'tmp_5901' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_27)   --->   "%tmp_5902 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1467, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 829 'bitselect' 'tmp_5902' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 830 [1/1] (0.00ns)   --->   "%trunc_ln42_2505 = trunc i32 %mul_ln73_1467" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 830 'trunc' 'trunc_ln42_2505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 831 [1/1] (0.76ns)   --->   "%icmp_ln42_1590 = icmp_ne  i14 %trunc_ln42_2505, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 831 'icmp' 'icmp_ln42_1590' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 832 [1/1] (0.00ns)   --->   "%tmp_5903 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1467, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 832 'bitselect' 'tmp_5903' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_27)   --->   "%or_ln42_1675 = or i1 %tmp_5901, i1 %icmp_ln42_1590" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 833 'or' 'or_ln42_1675' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_27)   --->   "%and_ln42_1698 = and i1 %or_ln42_1675, i1 %tmp_5902" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 834 'and' 'and_ln42_1698' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_27)   --->   "%zext_ln42_1581 = zext i1 %and_ln42_1698" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 835 'zext' 'zext_ln42_1581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 836 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_27 = add i16 %trunc_ln42_1590, i16 %zext_ln42_1581" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 836 'add' 'add_ln42_27' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 837 [1/1] (0.00ns)   --->   "%tmp_5904 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_27, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 837 'bitselect' 'tmp_5904' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1699)   --->   "%xor_ln42_135 = xor i1 %tmp_5904, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 838 'xor' 'xor_ln42_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 839 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1699 = and i1 %tmp_5903, i1 %xor_ln42_135" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 839 'and' 'and_ln42_1699' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 840 [1/1] (0.12ns)   --->   "%xor_ln42_136 = xor i1 %tmp_5900, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 840 'xor' 'xor_ln42_136' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1700)   --->   "%select_ln42_108 = select i1 %and_ln42_1699, i1 %tmp_5900, i1 %xor_ln42_136" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 841 'select' 'select_ln42_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_139)   --->   "%select_ln42_109 = select i1 %and_ln42_1699, i1 %xor_ln42_136, i1 %tmp_5900" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 842 'select' 'select_ln42_109' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_139)   --->   "%xor_ln42_137 = xor i1 %tmp_5903, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 843 'xor' 'xor_ln42_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_139)   --->   "%or_ln42_1676 = or i1 %tmp_5904, i1 %xor_ln42_137" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 844 'or' 'or_ln42_1676' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 845 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1700)   --->   "%xor_ln42_138 = xor i1 %select_ln42_108, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 845 'xor' 'xor_ln42_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1700)   --->   "%or_ln42_1677 = or i1 %tmp_5904, i1 %xor_ln42_138" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 846 'or' 'or_ln42_1677' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 847 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1700 = and i1 %or_ln42_1677, i1 %xor_ln42_136" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 847 'and' 'and_ln42_1700' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 848 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_139)   --->   "%and_ln42_1701 = and i1 %tmp_5904, i1 %select_ln42_109" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 848 'and' 'and_ln42_1701' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 849 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_139 = xor i1 %and_ln42_1701, i1 %or_ln42_1676" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 849 'xor' 'xor_ln42_139' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node mult_1464)   --->   "%and_ln42_1702 = and i1 %xor_ln42_139, i1 %tmp_5900" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 850 'and' 'and_ln42_1702' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node mult_1464)   --->   "%select_ln42_110 = select i1 %and_ln42_1700, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 851 'select' 'select_ln42_110' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node mult_1464)   --->   "%or_ln42_1678 = or i1 %and_ln42_1700, i1 %and_ln42_1702" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 852 'or' 'or_ln42_1678' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 853 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1464 = select i1 %or_ln42_1678, i16 %select_ln42_110, i16 %add_ln42_27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 853 'select' 'mult_1464' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 854 [1/1] (1.94ns)   --->   "%mul_ln73_1468 = mul i31 %sext_ln70_4, i31 14712" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 854 'mul' 'mul_ln73_1468' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 855 [1/1] (0.00ns)   --->   "%tmp_5905 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1468, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 855 'bitselect' 'tmp_5905' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_28)   --->   "%trunc_ln42_1591 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1468, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 856 'partselect' 'trunc_ln42_1591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_28)   --->   "%tmp_5906 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1468, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 857 'bitselect' 'tmp_5906' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_28)   --->   "%tmp_5907 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1468, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 858 'bitselect' 'tmp_5907' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 859 [1/1] (0.00ns)   --->   "%trunc_ln42_2506 = trunc i31 %mul_ln73_1468" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 859 'trunc' 'trunc_ln42_2506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 860 [1/1] (0.76ns)   --->   "%icmp_ln42_1591 = icmp_ne  i14 %trunc_ln42_2506, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 860 'icmp' 'icmp_ln42_1591' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 861 [1/1] (0.00ns)   --->   "%tmp_5908 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1468, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 861 'bitselect' 'tmp_5908' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_28)   --->   "%or_ln42_1679 = or i1 %tmp_5906, i1 %icmp_ln42_1591" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 862 'or' 'or_ln42_1679' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_28)   --->   "%and_ln42_1703 = and i1 %or_ln42_1679, i1 %tmp_5907" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 863 'and' 'and_ln42_1703' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_28)   --->   "%zext_ln42_1582 = zext i1 %and_ln42_1703" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 864 'zext' 'zext_ln42_1582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 865 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_28 = add i16 %trunc_ln42_1591, i16 %zext_ln42_1582" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 865 'add' 'add_ln42_28' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 866 [1/1] (0.00ns)   --->   "%tmp_5909 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_28, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 866 'bitselect' 'tmp_5909' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 867 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1704)   --->   "%xor_ln42_140 = xor i1 %tmp_5909, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 867 'xor' 'xor_ln42_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 868 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1704 = and i1 %tmp_5908, i1 %xor_ln42_140" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 868 'and' 'and_ln42_1704' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 869 [1/1] (0.12ns)   --->   "%xor_ln42_141 = xor i1 %tmp_5905, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 869 'xor' 'xor_ln42_141' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1705)   --->   "%select_ln42_112 = select i1 %and_ln42_1704, i1 %tmp_5905, i1 %xor_ln42_141" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 870 'select' 'select_ln42_112' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_144)   --->   "%select_ln42_113 = select i1 %and_ln42_1704, i1 %xor_ln42_141, i1 %tmp_5905" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 871 'select' 'select_ln42_113' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 872 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_144)   --->   "%xor_ln42_142 = xor i1 %tmp_5908, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 872 'xor' 'xor_ln42_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_144)   --->   "%or_ln42_1680 = or i1 %tmp_5909, i1 %xor_ln42_142" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 873 'or' 'or_ln42_1680' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1705)   --->   "%xor_ln42_143 = xor i1 %select_ln42_112, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 874 'xor' 'xor_ln42_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1705)   --->   "%or_ln42_1681 = or i1 %tmp_5909, i1 %xor_ln42_143" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 875 'or' 'or_ln42_1681' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 876 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1705 = and i1 %or_ln42_1681, i1 %xor_ln42_141" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 876 'and' 'and_ln42_1705' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 877 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_144)   --->   "%and_ln42_1706 = and i1 %tmp_5909, i1 %select_ln42_113" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 877 'and' 'and_ln42_1706' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 878 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_144 = xor i1 %and_ln42_1706, i1 %or_ln42_1680" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 878 'xor' 'xor_ln42_144' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node mult_1465)   --->   "%and_ln42_1707 = and i1 %xor_ln42_144, i1 %tmp_5905" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 879 'and' 'and_ln42_1707' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node mult_1465)   --->   "%select_ln42_114 = select i1 %and_ln42_1705, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 880 'select' 'select_ln42_114' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node mult_1465)   --->   "%or_ln42_1682 = or i1 %and_ln42_1705, i1 %and_ln42_1707" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 881 'or' 'or_ln42_1682' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 882 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1465 = select i1 %or_ln42_1682, i16 %select_ln42_114, i16 %add_ln42_28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 882 'select' 'mult_1465' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 883 [1/1] (1.94ns)   --->   "%mul_ln73_1469 = mul i31 %sext_ln70_4, i31 8599" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 883 'mul' 'mul_ln73_1469' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 884 [1/1] (0.00ns)   --->   "%tmp_5910 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1469, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 884 'bitselect' 'tmp_5910' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 885 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_29)   --->   "%trunc_ln42_1592 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1469, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 885 'partselect' 'trunc_ln42_1592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_29)   --->   "%tmp_5911 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1469, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 886 'bitselect' 'tmp_5911' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_29)   --->   "%tmp_5912 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1469, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 887 'bitselect' 'tmp_5912' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 888 [1/1] (0.00ns)   --->   "%trunc_ln42_2507 = trunc i31 %mul_ln73_1469" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 888 'trunc' 'trunc_ln42_2507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 889 [1/1] (0.76ns)   --->   "%icmp_ln42_1592 = icmp_ne  i14 %trunc_ln42_2507, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 889 'icmp' 'icmp_ln42_1592' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 890 [1/1] (0.00ns)   --->   "%tmp_5913 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1469, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 890 'bitselect' 'tmp_5913' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_29)   --->   "%or_ln42_1683 = or i1 %tmp_5911, i1 %icmp_ln42_1592" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 891 'or' 'or_ln42_1683' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_29)   --->   "%and_ln42_1708 = and i1 %or_ln42_1683, i1 %tmp_5912" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 892 'and' 'and_ln42_1708' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 893 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_29)   --->   "%zext_ln42_1583 = zext i1 %and_ln42_1708" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 893 'zext' 'zext_ln42_1583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 894 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_29 = add i16 %trunc_ln42_1592, i16 %zext_ln42_1583" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 894 'add' 'add_ln42_29' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 895 [1/1] (0.00ns)   --->   "%tmp_5914 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_29, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 895 'bitselect' 'tmp_5914' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1709)   --->   "%xor_ln42_145 = xor i1 %tmp_5914, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 896 'xor' 'xor_ln42_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 897 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1709 = and i1 %tmp_5913, i1 %xor_ln42_145" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 897 'and' 'and_ln42_1709' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 898 [1/1] (0.12ns)   --->   "%xor_ln42_146 = xor i1 %tmp_5910, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 898 'xor' 'xor_ln42_146' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 899 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1710)   --->   "%select_ln42_116 = select i1 %and_ln42_1709, i1 %tmp_5910, i1 %xor_ln42_146" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 899 'select' 'select_ln42_116' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 900 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_149)   --->   "%select_ln42_117 = select i1 %and_ln42_1709, i1 %xor_ln42_146, i1 %tmp_5910" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 900 'select' 'select_ln42_117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_149)   --->   "%xor_ln42_147 = xor i1 %tmp_5913, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 901 'xor' 'xor_ln42_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_149)   --->   "%or_ln42_1684 = or i1 %tmp_5914, i1 %xor_ln42_147" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 902 'or' 'or_ln42_1684' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 903 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1710)   --->   "%xor_ln42_148 = xor i1 %select_ln42_116, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 903 'xor' 'xor_ln42_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 904 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1710)   --->   "%or_ln42_1685 = or i1 %tmp_5914, i1 %xor_ln42_148" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 904 'or' 'or_ln42_1685' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 905 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1710 = and i1 %or_ln42_1685, i1 %xor_ln42_146" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 905 'and' 'and_ln42_1710' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_149)   --->   "%and_ln42_1711 = and i1 %tmp_5914, i1 %select_ln42_117" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 906 'and' 'and_ln42_1711' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 907 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_149 = xor i1 %and_ln42_1711, i1 %or_ln42_1684" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 907 'xor' 'xor_ln42_149' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 908 [1/1] (0.00ns) (grouped into LUT with out node mult_1466)   --->   "%and_ln42_1712 = and i1 %xor_ln42_149, i1 %tmp_5910" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 908 'and' 'and_ln42_1712' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 909 [1/1] (0.00ns) (grouped into LUT with out node mult_1466)   --->   "%select_ln42_118 = select i1 %and_ln42_1710, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 909 'select' 'select_ln42_118' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node mult_1466)   --->   "%or_ln42_1686 = or i1 %and_ln42_1710, i1 %and_ln42_1712" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 910 'or' 'or_ln42_1686' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 911 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1466 = select i1 %or_ln42_1686, i16 %select_ln42_118, i16 %add_ln42_29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 911 'select' 'mult_1466' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 912 [1/1] (1.94ns)   --->   "%mul_ln73_1470 = mul i31 %sext_ln70_4, i31 2147474998" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 912 'mul' 'mul_ln73_1470' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 913 [1/1] (0.00ns)   --->   "%tmp_5915 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1470, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 913 'bitselect' 'tmp_5915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 914 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_30)   --->   "%trunc_ln42_1593 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1470, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 914 'partselect' 'trunc_ln42_1593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 915 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_30)   --->   "%tmp_5916 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1470, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 915 'bitselect' 'tmp_5916' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_30)   --->   "%tmp_5917 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1470, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 916 'bitselect' 'tmp_5917' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 917 [1/1] (0.00ns)   --->   "%trunc_ln42_2508 = trunc i31 %mul_ln73_1470" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 917 'trunc' 'trunc_ln42_2508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 918 [1/1] (0.76ns)   --->   "%icmp_ln42_1593 = icmp_ne  i14 %trunc_ln42_2508, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 918 'icmp' 'icmp_ln42_1593' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 919 [1/1] (0.00ns)   --->   "%tmp_5918 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1470, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 919 'bitselect' 'tmp_5918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 920 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_30)   --->   "%or_ln42_1687 = or i1 %tmp_5916, i1 %icmp_ln42_1593" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 920 'or' 'or_ln42_1687' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 921 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_30)   --->   "%and_ln42_1713 = and i1 %or_ln42_1687, i1 %tmp_5917" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 921 'and' 'and_ln42_1713' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_30)   --->   "%zext_ln42_1584 = zext i1 %and_ln42_1713" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 922 'zext' 'zext_ln42_1584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 923 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_30 = add i16 %trunc_ln42_1593, i16 %zext_ln42_1584" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 923 'add' 'add_ln42_30' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 924 [1/1] (0.00ns)   --->   "%tmp_5919 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_30, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 924 'bitselect' 'tmp_5919' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1714)   --->   "%xor_ln42_150 = xor i1 %tmp_5919, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 925 'xor' 'xor_ln42_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 926 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1714 = and i1 %tmp_5918, i1 %xor_ln42_150" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 926 'and' 'and_ln42_1714' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 927 [1/1] (0.12ns)   --->   "%xor_ln42_151 = xor i1 %tmp_5915, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 927 'xor' 'xor_ln42_151' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1715)   --->   "%select_ln42_120 = select i1 %and_ln42_1714, i1 %tmp_5915, i1 %xor_ln42_151" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 928 'select' 'select_ln42_120' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_154)   --->   "%select_ln42_121 = select i1 %and_ln42_1714, i1 %xor_ln42_151, i1 %tmp_5915" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 929 'select' 'select_ln42_121' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_154)   --->   "%xor_ln42_152 = xor i1 %tmp_5918, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 930 'xor' 'xor_ln42_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_154)   --->   "%or_ln42_1688 = or i1 %tmp_5919, i1 %xor_ln42_152" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 931 'or' 'or_ln42_1688' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1715)   --->   "%xor_ln42_153 = xor i1 %select_ln42_120, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 932 'xor' 'xor_ln42_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1715)   --->   "%or_ln42_1689 = or i1 %tmp_5919, i1 %xor_ln42_153" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 933 'or' 'or_ln42_1689' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 934 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1715 = and i1 %or_ln42_1689, i1 %xor_ln42_151" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 934 'and' 'and_ln42_1715' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_154)   --->   "%and_ln42_1716 = and i1 %tmp_5919, i1 %select_ln42_121" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 935 'and' 'and_ln42_1716' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 936 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_154 = xor i1 %and_ln42_1716, i1 %or_ln42_1688" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 936 'xor' 'xor_ln42_154' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node mult_1467)   --->   "%and_ln42_1717 = and i1 %xor_ln42_154, i1 %tmp_5915" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 937 'and' 'and_ln42_1717' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 938 [1/1] (0.00ns) (grouped into LUT with out node mult_1467)   --->   "%select_ln42_122 = select i1 %and_ln42_1715, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 938 'select' 'select_ln42_122' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 939 [1/1] (0.00ns) (grouped into LUT with out node mult_1467)   --->   "%or_ln42_1690 = or i1 %and_ln42_1715, i1 %and_ln42_1717" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 939 'or' 'or_ln42_1690' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 940 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1467 = select i1 %or_ln42_1690, i16 %select_ln42_122, i16 %add_ln42_30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 940 'select' 'mult_1467' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 941 [1/1] (1.94ns)   --->   "%mul_ln73_1471 = mul i32 %conv_i_i_2, i32 4294945235" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 941 'mul' 'mul_ln73_1471' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 942 [1/1] (0.00ns)   --->   "%tmp_5920 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1471, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 942 'bitselect' 'tmp_5920' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 943 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_31)   --->   "%trunc_ln42_1594 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1471, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 943 'partselect' 'trunc_ln42_1594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_31)   --->   "%tmp_5921 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1471, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 944 'bitselect' 'tmp_5921' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_31)   --->   "%tmp_5922 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1471, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 945 'bitselect' 'tmp_5922' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 946 [1/1] (0.00ns)   --->   "%trunc_ln42_2509 = trunc i32 %mul_ln73_1471" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 946 'trunc' 'trunc_ln42_2509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 947 [1/1] (0.76ns)   --->   "%icmp_ln42_1594 = icmp_ne  i14 %trunc_ln42_2509, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 947 'icmp' 'icmp_ln42_1594' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 948 [1/1] (0.00ns)   --->   "%tmp_5923 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1471, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 948 'bitselect' 'tmp_5923' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 949 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_31)   --->   "%or_ln42_1691 = or i1 %tmp_5921, i1 %icmp_ln42_1594" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 949 'or' 'or_ln42_1691' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 950 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_31)   --->   "%and_ln42_1718 = and i1 %or_ln42_1691, i1 %tmp_5922" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 950 'and' 'and_ln42_1718' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_31)   --->   "%zext_ln42_1585 = zext i1 %and_ln42_1718" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 951 'zext' 'zext_ln42_1585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 952 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_31 = add i16 %trunc_ln42_1594, i16 %zext_ln42_1585" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 952 'add' 'add_ln42_31' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 953 [1/1] (0.00ns)   --->   "%tmp_5924 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_31, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 953 'bitselect' 'tmp_5924' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1719)   --->   "%xor_ln42_155 = xor i1 %tmp_5924, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 954 'xor' 'xor_ln42_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 955 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1719 = and i1 %tmp_5923, i1 %xor_ln42_155" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 955 'and' 'and_ln42_1719' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 956 [1/1] (0.12ns)   --->   "%xor_ln42_156 = xor i1 %tmp_5920, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 956 'xor' 'xor_ln42_156' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 957 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1720)   --->   "%select_ln42_124 = select i1 %and_ln42_1719, i1 %tmp_5920, i1 %xor_ln42_156" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 957 'select' 'select_ln42_124' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 958 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_159)   --->   "%select_ln42_125 = select i1 %and_ln42_1719, i1 %xor_ln42_156, i1 %tmp_5920" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 958 'select' 'select_ln42_125' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_159)   --->   "%xor_ln42_157 = xor i1 %tmp_5923, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 959 'xor' 'xor_ln42_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 960 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_159)   --->   "%or_ln42_1692 = or i1 %tmp_5924, i1 %xor_ln42_157" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 960 'or' 'or_ln42_1692' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1720)   --->   "%xor_ln42_158 = xor i1 %select_ln42_124, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 961 'xor' 'xor_ln42_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1720)   --->   "%or_ln42_1693 = or i1 %tmp_5924, i1 %xor_ln42_158" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 962 'or' 'or_ln42_1693' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 963 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1720 = and i1 %or_ln42_1693, i1 %xor_ln42_156" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 963 'and' 'and_ln42_1720' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_159)   --->   "%and_ln42_1721 = and i1 %tmp_5924, i1 %select_ln42_125" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 964 'and' 'and_ln42_1721' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 965 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_159 = xor i1 %and_ln42_1721, i1 %or_ln42_1692" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 965 'xor' 'xor_ln42_159' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 966 [1/1] (0.00ns) (grouped into LUT with out node mult_1468)   --->   "%and_ln42_1722 = and i1 %xor_ln42_159, i1 %tmp_5920" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 966 'and' 'and_ln42_1722' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 967 [1/1] (0.00ns) (grouped into LUT with out node mult_1468)   --->   "%select_ln42_126 = select i1 %and_ln42_1720, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 967 'select' 'select_ln42_126' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 968 [1/1] (0.00ns) (grouped into LUT with out node mult_1468)   --->   "%or_ln42_1694 = or i1 %and_ln42_1720, i1 %and_ln42_1722" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 968 'or' 'or_ln42_1694' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 969 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1468 = select i1 %or_ln42_1694, i16 %select_ln42_126, i16 %add_ln42_31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 969 'select' 'mult_1468' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 970 [1/1] (1.94ns)   --->   "%mul_ln73_1472 = mul i32 %conv_i_i_2, i32 4294940746" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 970 'mul' 'mul_ln73_1472' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 971 [1/1] (0.00ns)   --->   "%tmp_5925 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1472, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 971 'bitselect' 'tmp_5925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 972 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_32)   --->   "%trunc_ln42_1595 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1472, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 972 'partselect' 'trunc_ln42_1595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 973 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_32)   --->   "%tmp_5926 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1472, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 973 'bitselect' 'tmp_5926' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 974 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_32)   --->   "%tmp_5927 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1472, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 974 'bitselect' 'tmp_5927' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 975 [1/1] (0.00ns)   --->   "%trunc_ln42_2510 = trunc i32 %mul_ln73_1472" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 975 'trunc' 'trunc_ln42_2510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 976 [1/1] (0.76ns)   --->   "%icmp_ln42_1595 = icmp_ne  i14 %trunc_ln42_2510, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 976 'icmp' 'icmp_ln42_1595' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 977 [1/1] (0.00ns)   --->   "%tmp_5928 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1472, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 977 'bitselect' 'tmp_5928' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 978 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_32)   --->   "%or_ln42_1695 = or i1 %tmp_5926, i1 %icmp_ln42_1595" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 978 'or' 'or_ln42_1695' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 979 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_32)   --->   "%and_ln42_1723 = and i1 %or_ln42_1695, i1 %tmp_5927" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 979 'and' 'and_ln42_1723' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_32)   --->   "%zext_ln42_1586 = zext i1 %and_ln42_1723" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 980 'zext' 'zext_ln42_1586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 981 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_32 = add i16 %trunc_ln42_1595, i16 %zext_ln42_1586" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 981 'add' 'add_ln42_32' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 982 [1/1] (0.00ns)   --->   "%tmp_5929 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_32, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 982 'bitselect' 'tmp_5929' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 983 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1724)   --->   "%xor_ln42_160 = xor i1 %tmp_5929, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 983 'xor' 'xor_ln42_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 984 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1724 = and i1 %tmp_5928, i1 %xor_ln42_160" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 984 'and' 'and_ln42_1724' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 985 [1/1] (0.12ns)   --->   "%xor_ln42_161 = xor i1 %tmp_5925, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 985 'xor' 'xor_ln42_161' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 986 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1725)   --->   "%select_ln42_128 = select i1 %and_ln42_1724, i1 %tmp_5925, i1 %xor_ln42_161" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 986 'select' 'select_ln42_128' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 987 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_164)   --->   "%select_ln42_129 = select i1 %and_ln42_1724, i1 %xor_ln42_161, i1 %tmp_5925" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 987 'select' 'select_ln42_129' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_164)   --->   "%xor_ln42_162 = xor i1 %tmp_5928, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 988 'xor' 'xor_ln42_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_164)   --->   "%or_ln42_1696 = or i1 %tmp_5929, i1 %xor_ln42_162" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 989 'or' 'or_ln42_1696' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1725)   --->   "%xor_ln42_163 = xor i1 %select_ln42_128, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 990 'xor' 'xor_ln42_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 991 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1725)   --->   "%or_ln42_1697 = or i1 %tmp_5929, i1 %xor_ln42_163" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 991 'or' 'or_ln42_1697' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 992 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1725 = and i1 %or_ln42_1697, i1 %xor_ln42_161" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 992 'and' 'and_ln42_1725' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 993 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_164)   --->   "%and_ln42_1726 = and i1 %tmp_5929, i1 %select_ln42_129" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 993 'and' 'and_ln42_1726' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 994 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_164 = xor i1 %and_ln42_1726, i1 %or_ln42_1696" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 994 'xor' 'xor_ln42_164' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 995 [1/1] (0.00ns) (grouped into LUT with out node mult_1469)   --->   "%and_ln42_1727 = and i1 %xor_ln42_164, i1 %tmp_5925" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 995 'and' 'and_ln42_1727' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node mult_1469)   --->   "%select_ln42_130 = select i1 %and_ln42_1725, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 996 'select' 'select_ln42_130' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 997 [1/1] (0.00ns) (grouped into LUT with out node mult_1469)   --->   "%or_ln42_1698 = or i1 %and_ln42_1725, i1 %and_ln42_1727" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 997 'or' 'or_ln42_1698' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 998 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1469 = select i1 %or_ln42_1698, i16 %select_ln42_130, i16 %add_ln42_32" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 998 'select' 'mult_1469' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 999 [1/1] (1.94ns)   --->   "%mul_ln73_1473 = mul i30 %sext_ln70_3, i30 6388" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 999 'mul' 'mul_ln73_1473' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1000 [1/1] (0.00ns)   --->   "%tmp_5930 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1473, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1000 'bitselect' 'tmp_5930' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1001 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_33)   --->   "%trunc_ln42_2477 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln73_1473, i32 15, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1001 'partselect' 'trunc_ln42_2477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1002 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_33)   --->   "%sext_ln42_759 = sext i15 %trunc_ln42_2477" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1002 'sext' 'sext_ln42_759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1003 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_33)   --->   "%tmp_5931 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1473, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1003 'bitselect' 'tmp_5931' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_33)   --->   "%tmp_5932 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1473, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1004 'bitselect' 'tmp_5932' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1005 [1/1] (0.00ns)   --->   "%trunc_ln42_2511 = trunc i30 %mul_ln73_1473" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1005 'trunc' 'trunc_ln42_2511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1006 [1/1] (0.76ns)   --->   "%icmp_ln42_1596 = icmp_ne  i14 %trunc_ln42_2511, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1006 'icmp' 'icmp_ln42_1596' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1007 [1/1] (0.00ns)   --->   "%tmp_5933 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1473, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1007 'bitselect' 'tmp_5933' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1008 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_33)   --->   "%or_ln42_1699 = or i1 %tmp_5931, i1 %icmp_ln42_1596" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1008 'or' 'or_ln42_1699' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_33)   --->   "%and_ln42_1728 = and i1 %or_ln42_1699, i1 %tmp_5932" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1009 'and' 'and_ln42_1728' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_33)   --->   "%zext_ln42_1587 = zext i1 %and_ln42_1728" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1010 'zext' 'zext_ln42_1587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1011 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln42_33 = add i16 %sext_ln42_759, i16 %zext_ln42_1587" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1011 'add' 'add_ln42_33' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1012 [1/1] (0.00ns)   --->   "%tmp_5934 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_33, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1012 'bitselect' 'tmp_5934' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1729)   --->   "%xor_ln42_165 = xor i1 %tmp_5934, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1013 'xor' 'xor_ln42_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1014 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1729 = and i1 %tmp_5933, i1 %xor_ln42_165" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1014 'and' 'and_ln42_1729' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1015 [1/1] (0.12ns)   --->   "%xor_ln42_166 = xor i1 %tmp_5930, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1015 'xor' 'xor_ln42_166' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1730)   --->   "%select_ln42_132 = select i1 %and_ln42_1729, i1 %tmp_5930, i1 %xor_ln42_166" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1016 'select' 'select_ln42_132' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1017 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_169)   --->   "%select_ln42_133 = select i1 %and_ln42_1729, i1 %xor_ln42_166, i1 %tmp_5930" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1017 'select' 'select_ln42_133' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1018 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_169)   --->   "%xor_ln42_167 = xor i1 %tmp_5933, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1018 'xor' 'xor_ln42_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1019 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_169)   --->   "%or_ln42_1700 = or i1 %tmp_5934, i1 %xor_ln42_167" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1019 'or' 'or_ln42_1700' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1730)   --->   "%xor_ln42_168 = xor i1 %select_ln42_132, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1020 'xor' 'xor_ln42_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1021 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1730)   --->   "%or_ln42_1701 = or i1 %tmp_5934, i1 %xor_ln42_168" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1021 'or' 'or_ln42_1701' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1022 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1730 = and i1 %or_ln42_1701, i1 %xor_ln42_166" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1022 'and' 'and_ln42_1730' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1023 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_169)   --->   "%and_ln42_1731 = and i1 %tmp_5934, i1 %select_ln42_133" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1023 'and' 'and_ln42_1731' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1024 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_169 = xor i1 %and_ln42_1731, i1 %or_ln42_1700" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1024 'xor' 'xor_ln42_169' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node mult_1470)   --->   "%and_ln42_1732 = and i1 %xor_ln42_169, i1 %tmp_5930" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1025 'and' 'and_ln42_1732' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node mult_1470)   --->   "%select_ln42_134 = select i1 %and_ln42_1730, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1026 'select' 'select_ln42_134' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1027 [1/1] (0.00ns) (grouped into LUT with out node mult_1470)   --->   "%or_ln42_1702 = or i1 %and_ln42_1730, i1 %and_ln42_1732" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1027 'or' 'or_ln42_1702' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1028 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1470 = select i1 %or_ln42_1702, i16 %select_ln42_134, i16 %add_ln42_33" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1028 'select' 'mult_1470' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1029 [1/1] (1.94ns)   --->   "%mul_ln73_1474 = mul i29 %sext_ln70_2, i29 3783" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1029 'mul' 'mul_ln73_1474' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1030 [1/1] (0.00ns)   --->   "%tmp_5935 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1474, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1030 'bitselect' 'tmp_5935' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1031 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_34)   --->   "%trunc_ln42_2478 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln73_1474, i32 15, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1031 'partselect' 'trunc_ln42_2478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1032 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_34)   --->   "%sext_ln42_770 = sext i14 %trunc_ln42_2478" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1032 'sext' 'sext_ln42_770' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1033 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_34)   --->   "%tmp_5936 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1474, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1033 'bitselect' 'tmp_5936' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1034 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_34)   --->   "%tmp_5937 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1474, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1034 'bitselect' 'tmp_5937' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1035 [1/1] (0.00ns)   --->   "%trunc_ln42_2512 = trunc i29 %mul_ln73_1474" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1035 'trunc' 'trunc_ln42_2512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1036 [1/1] (0.76ns)   --->   "%icmp_ln42_1597 = icmp_ne  i14 %trunc_ln42_2512, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1036 'icmp' 'icmp_ln42_1597' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1037 [1/1] (0.00ns)   --->   "%tmp_5938 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1474, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1037 'bitselect' 'tmp_5938' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_34)   --->   "%or_ln42_1703 = or i1 %tmp_5936, i1 %icmp_ln42_1597" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1038 'or' 'or_ln42_1703' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1039 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_34)   --->   "%and_ln42_1733 = and i1 %or_ln42_1703, i1 %tmp_5937" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1039 'and' 'and_ln42_1733' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1040 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_34)   --->   "%zext_ln42_1588 = zext i1 %and_ln42_1733" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1040 'zext' 'zext_ln42_1588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1041 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln42_34 = add i15 %sext_ln42_770, i15 %zext_ln42_1588" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1041 'add' 'add_ln42_34' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node mult_1471)   --->   "%sext_ln42_771 = sext i15 %add_ln42_34" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1042 'sext' 'sext_ln42_771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1043 [1/1] (0.00ns)   --->   "%tmp_5939 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln42_34, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1043 'bitselect' 'tmp_5939' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1044 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1734)   --->   "%xor_ln42_170 = xor i1 %tmp_5939, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1044 'xor' 'xor_ln42_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1045 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1734 = and i1 %tmp_5938, i1 %xor_ln42_170" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1045 'and' 'and_ln42_1734' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1046 [1/1] (0.12ns)   --->   "%xor_ln42_171 = xor i1 %tmp_5935, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1046 'xor' 'xor_ln42_171' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1047 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1735)   --->   "%select_ln42_136 = select i1 %and_ln42_1734, i1 %tmp_5935, i1 %xor_ln42_171" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1047 'select' 'select_ln42_136' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1048 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_174)   --->   "%select_ln42_137 = select i1 %and_ln42_1734, i1 %xor_ln42_171, i1 %tmp_5935" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1048 'select' 'select_ln42_137' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_174)   --->   "%xor_ln42_172 = xor i1 %tmp_5938, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1049 'xor' 'xor_ln42_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1050 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_174)   --->   "%or_ln42_1704 = or i1 %tmp_5939, i1 %xor_ln42_172" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1050 'or' 'or_ln42_1704' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1735)   --->   "%xor_ln42_173 = xor i1 %select_ln42_136, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1051 'xor' 'xor_ln42_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1052 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1735)   --->   "%or_ln42_1705 = or i1 %tmp_5939, i1 %xor_ln42_173" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1052 'or' 'or_ln42_1705' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1053 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1735 = and i1 %or_ln42_1705, i1 %xor_ln42_171" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1053 'and' 'and_ln42_1735' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_174)   --->   "%and_ln42_1736 = and i1 %tmp_5939, i1 %select_ln42_137" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1054 'and' 'and_ln42_1736' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1055 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_174 = xor i1 %and_ln42_1736, i1 %or_ln42_1704" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1055 'xor' 'xor_ln42_174' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1056 [1/1] (0.00ns) (grouped into LUT with out node mult_1471)   --->   "%and_ln42_1737 = and i1 %xor_ln42_174, i1 %tmp_5935" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1056 'and' 'and_ln42_1737' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node mult_1471)   --->   "%select_ln42_138 = select i1 %and_ln42_1735, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1057 'select' 'select_ln42_138' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node mult_1471)   --->   "%or_ln42_1706 = or i1 %and_ln42_1735, i1 %and_ln42_1737" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1058 'or' 'or_ln42_1706' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1059 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1471 = select i1 %or_ln42_1706, i16 %select_ln42_138, i16 %sext_ln42_771" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1059 'select' 'mult_1471' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1060 [1/1] (0.00ns)   --->   "%a_3 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 48, i32 63"   --->   Operation 1060 'partselect' 'a_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1061 [1/1] (0.00ns)   --->   "%conv_i_i_3 = sext i16 %a_3"   --->   Operation 1061 'sext' 'conv_i_i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1062 [1/1] (0.00ns)   --->   "%sext_ln70_5 = sext i16 %a_3" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1062 'sext' 'sext_ln70_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1063 [1/1] (0.00ns)   --->   "%sext_ln70_6 = sext i16 %a_3" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1063 'sext' 'sext_ln70_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1064 [1/1] (1.94ns)   --->   "%mul_ln73_1475 = mul i32 %conv_i_i_3, i32 4294945121" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1064 'mul' 'mul_ln73_1475' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1065 [1/1] (0.00ns)   --->   "%tmp_5940 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1475, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1065 'bitselect' 'tmp_5940' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1066 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_35)   --->   "%trunc_ln42_1598 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1475, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1066 'partselect' 'trunc_ln42_1598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1067 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_35)   --->   "%tmp_5941 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1475, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1067 'bitselect' 'tmp_5941' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1068 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_35)   --->   "%tmp_5942 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1475, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1068 'bitselect' 'tmp_5942' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1069 [1/1] (0.00ns)   --->   "%trunc_ln42_2513 = trunc i32 %mul_ln73_1475" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1069 'trunc' 'trunc_ln42_2513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1070 [1/1] (0.76ns)   --->   "%icmp_ln42_1598 = icmp_ne  i14 %trunc_ln42_2513, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1070 'icmp' 'icmp_ln42_1598' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1071 [1/1] (0.00ns)   --->   "%tmp_5943 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1475, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1071 'bitselect' 'tmp_5943' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1072 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_35)   --->   "%or_ln42_1707 = or i1 %tmp_5941, i1 %icmp_ln42_1598" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1072 'or' 'or_ln42_1707' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_35)   --->   "%and_ln42_1738 = and i1 %or_ln42_1707, i1 %tmp_5942" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1073 'and' 'and_ln42_1738' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_35)   --->   "%zext_ln42_1589 = zext i1 %and_ln42_1738" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1074 'zext' 'zext_ln42_1589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1075 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_35 = add i16 %trunc_ln42_1598, i16 %zext_ln42_1589" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1075 'add' 'add_ln42_35' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1076 [1/1] (0.00ns)   --->   "%tmp_5944 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_35, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1076 'bitselect' 'tmp_5944' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1739)   --->   "%xor_ln42_175 = xor i1 %tmp_5944, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1077 'xor' 'xor_ln42_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1078 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1739 = and i1 %tmp_5943, i1 %xor_ln42_175" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1078 'and' 'and_ln42_1739' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1079 [1/1] (0.12ns)   --->   "%xor_ln42_176 = xor i1 %tmp_5940, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1079 'xor' 'xor_ln42_176' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1740)   --->   "%select_ln42_140 = select i1 %and_ln42_1739, i1 %tmp_5940, i1 %xor_ln42_176" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1080 'select' 'select_ln42_140' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_179)   --->   "%select_ln42_141 = select i1 %and_ln42_1739, i1 %xor_ln42_176, i1 %tmp_5940" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1081 'select' 'select_ln42_141' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1082 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_179)   --->   "%xor_ln42_177 = xor i1 %tmp_5943, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1082 'xor' 'xor_ln42_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1083 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_179)   --->   "%or_ln42_1708 = or i1 %tmp_5944, i1 %xor_ln42_177" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1083 'or' 'or_ln42_1708' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1084 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1740)   --->   "%xor_ln42_178 = xor i1 %select_ln42_140, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1084 'xor' 'xor_ln42_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1740)   --->   "%or_ln42_1709 = or i1 %tmp_5944, i1 %xor_ln42_178" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1085 'or' 'or_ln42_1709' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1086 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1740 = and i1 %or_ln42_1709, i1 %xor_ln42_176" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1086 'and' 'and_ln42_1740' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1087 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_179)   --->   "%and_ln42_1741 = and i1 %tmp_5944, i1 %select_ln42_141" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1087 'and' 'and_ln42_1741' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1088 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_179 = xor i1 %and_ln42_1741, i1 %or_ln42_1708" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1088 'xor' 'xor_ln42_179' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node mult_1472)   --->   "%and_ln42_1742 = and i1 %xor_ln42_179, i1 %tmp_5940" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1089 'and' 'and_ln42_1742' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node mult_1472)   --->   "%select_ln42_142 = select i1 %and_ln42_1740, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1090 'select' 'select_ln42_142' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1091 [1/1] (0.00ns) (grouped into LUT with out node mult_1472)   --->   "%or_ln42_1710 = or i1 %and_ln42_1740, i1 %and_ln42_1742" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1091 'or' 'or_ln42_1710' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1092 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1472 = select i1 %or_ln42_1710, i16 %select_ln42_142, i16 %add_ln42_35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1092 'select' 'mult_1472' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1093 [1/1] (1.94ns)   --->   "%mul_ln73_1476 = mul i32 %conv_i_i_3, i32 24795" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1093 'mul' 'mul_ln73_1476' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1094 [1/1] (0.00ns)   --->   "%tmp_5945 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1476, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1094 'bitselect' 'tmp_5945' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1095 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_36)   --->   "%trunc_ln42_1599 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1476, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1095 'partselect' 'trunc_ln42_1599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_36)   --->   "%tmp_5946 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1476, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1096 'bitselect' 'tmp_5946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1097 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_36)   --->   "%tmp_5947 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1476, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1097 'bitselect' 'tmp_5947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1098 [1/1] (0.00ns)   --->   "%trunc_ln42_2514 = trunc i32 %mul_ln73_1476" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1098 'trunc' 'trunc_ln42_2514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1099 [1/1] (0.76ns)   --->   "%icmp_ln42_1599 = icmp_ne  i14 %trunc_ln42_2514, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1099 'icmp' 'icmp_ln42_1599' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1100 [1/1] (0.00ns)   --->   "%tmp_5948 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1476, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1100 'bitselect' 'tmp_5948' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1101 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_36)   --->   "%or_ln42_1711 = or i1 %tmp_5946, i1 %icmp_ln42_1599" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1101 'or' 'or_ln42_1711' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1102 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_36)   --->   "%and_ln42_1743 = and i1 %or_ln42_1711, i1 %tmp_5947" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1102 'and' 'and_ln42_1743' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1103 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_36)   --->   "%zext_ln42_1590 = zext i1 %and_ln42_1743" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1103 'zext' 'zext_ln42_1590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1104 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_36 = add i16 %trunc_ln42_1599, i16 %zext_ln42_1590" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1104 'add' 'add_ln42_36' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1105 [1/1] (0.00ns)   --->   "%tmp_5949 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_36, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1105 'bitselect' 'tmp_5949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1106 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1744)   --->   "%xor_ln42_180 = xor i1 %tmp_5949, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1106 'xor' 'xor_ln42_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1107 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1744 = and i1 %tmp_5948, i1 %xor_ln42_180" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1107 'and' 'and_ln42_1744' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1108 [1/1] (0.12ns)   --->   "%xor_ln42_181 = xor i1 %tmp_5945, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1108 'xor' 'xor_ln42_181' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1109 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1745)   --->   "%select_ln42_144 = select i1 %and_ln42_1744, i1 %tmp_5945, i1 %xor_ln42_181" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1109 'select' 'select_ln42_144' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1110 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_184)   --->   "%select_ln42_145 = select i1 %and_ln42_1744, i1 %xor_ln42_181, i1 %tmp_5945" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1110 'select' 'select_ln42_145' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1111 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_184)   --->   "%xor_ln42_182 = xor i1 %tmp_5948, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1111 'xor' 'xor_ln42_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1112 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_184)   --->   "%or_ln42_1712 = or i1 %tmp_5949, i1 %xor_ln42_182" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1112 'or' 'or_ln42_1712' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1113 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1745)   --->   "%xor_ln42_183 = xor i1 %select_ln42_144, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1113 'xor' 'xor_ln42_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1745)   --->   "%or_ln42_1713 = or i1 %tmp_5949, i1 %xor_ln42_183" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1114 'or' 'or_ln42_1713' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1115 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1745 = and i1 %or_ln42_1713, i1 %xor_ln42_181" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1115 'and' 'and_ln42_1745' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_184)   --->   "%and_ln42_1746 = and i1 %tmp_5949, i1 %select_ln42_145" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1116 'and' 'and_ln42_1746' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1117 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_184 = xor i1 %and_ln42_1746, i1 %or_ln42_1712" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1117 'xor' 'xor_ln42_184' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1118 [1/1] (0.00ns) (grouped into LUT with out node mult_1473)   --->   "%and_ln42_1747 = and i1 %xor_ln42_184, i1 %tmp_5945" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1118 'and' 'and_ln42_1747' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1119 [1/1] (0.00ns) (grouped into LUT with out node mult_1473)   --->   "%select_ln42_146 = select i1 %and_ln42_1745, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1119 'select' 'select_ln42_146' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node mult_1473)   --->   "%or_ln42_1714 = or i1 %and_ln42_1745, i1 %and_ln42_1747" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1120 'or' 'or_ln42_1714' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1121 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1473 = select i1 %or_ln42_1714, i16 %select_ln42_146, i16 %add_ln42_36" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1121 'select' 'mult_1473' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1122 [1/1] (1.94ns)   --->   "%mul_ln73_1477 = mul i31 %sext_ln70_6, i31 2147469819" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1122 'mul' 'mul_ln73_1477' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1123 [1/1] (0.00ns)   --->   "%tmp_5950 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1477, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1123 'bitselect' 'tmp_5950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_37)   --->   "%trunc_ln42_1600 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1477, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1124 'partselect' 'trunc_ln42_1600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1125 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_37)   --->   "%tmp_5951 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1477, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1125 'bitselect' 'tmp_5951' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1126 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_37)   --->   "%tmp_5952 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1477, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1126 'bitselect' 'tmp_5952' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1127 [1/1] (0.00ns)   --->   "%trunc_ln42_2515 = trunc i31 %mul_ln73_1477" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1127 'trunc' 'trunc_ln42_2515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1128 [1/1] (0.76ns)   --->   "%icmp_ln42_1600 = icmp_ne  i14 %trunc_ln42_2515, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1128 'icmp' 'icmp_ln42_1600' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1129 [1/1] (0.00ns)   --->   "%tmp_5953 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1477, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1129 'bitselect' 'tmp_5953' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1130 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_37)   --->   "%or_ln42_1715 = or i1 %tmp_5951, i1 %icmp_ln42_1600" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1130 'or' 'or_ln42_1715' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1131 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_37)   --->   "%and_ln42_1748 = and i1 %or_ln42_1715, i1 %tmp_5952" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1131 'and' 'and_ln42_1748' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1132 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_37)   --->   "%zext_ln42_1591 = zext i1 %and_ln42_1748" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1132 'zext' 'zext_ln42_1591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1133 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_37 = add i16 %trunc_ln42_1600, i16 %zext_ln42_1591" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1133 'add' 'add_ln42_37' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1134 [1/1] (0.00ns)   --->   "%tmp_5954 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_37, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1134 'bitselect' 'tmp_5954' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1135 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1749)   --->   "%xor_ln42_185 = xor i1 %tmp_5954, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1135 'xor' 'xor_ln42_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1136 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1749 = and i1 %tmp_5953, i1 %xor_ln42_185" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1136 'and' 'and_ln42_1749' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1137 [1/1] (0.12ns)   --->   "%xor_ln42_186 = xor i1 %tmp_5950, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1137 'xor' 'xor_ln42_186' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1138 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1750)   --->   "%select_ln42_148 = select i1 %and_ln42_1749, i1 %tmp_5950, i1 %xor_ln42_186" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1138 'select' 'select_ln42_148' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1139 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_189)   --->   "%select_ln42_149 = select i1 %and_ln42_1749, i1 %xor_ln42_186, i1 %tmp_5950" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1139 'select' 'select_ln42_149' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1140 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_189)   --->   "%xor_ln42_187 = xor i1 %tmp_5953, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1140 'xor' 'xor_ln42_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1141 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_189)   --->   "%or_ln42_1716 = or i1 %tmp_5954, i1 %xor_ln42_187" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1141 'or' 'or_ln42_1716' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1142 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1750)   --->   "%xor_ln42_188 = xor i1 %select_ln42_148, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1142 'xor' 'xor_ln42_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1143 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1750)   --->   "%or_ln42_1717 = or i1 %tmp_5954, i1 %xor_ln42_188" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1143 'or' 'or_ln42_1717' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1144 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1750 = and i1 %or_ln42_1717, i1 %xor_ln42_186" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1144 'and' 'and_ln42_1750' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1145 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_189)   --->   "%and_ln42_1751 = and i1 %tmp_5954, i1 %select_ln42_149" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1145 'and' 'and_ln42_1751' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1146 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_189 = xor i1 %and_ln42_1751, i1 %or_ln42_1716" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1146 'xor' 'xor_ln42_189' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node mult_1474)   --->   "%and_ln42_1752 = and i1 %xor_ln42_189, i1 %tmp_5950" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1147 'and' 'and_ln42_1752' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1148 [1/1] (0.00ns) (grouped into LUT with out node mult_1474)   --->   "%select_ln42_150 = select i1 %and_ln42_1750, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1148 'select' 'select_ln42_150' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1149 [1/1] (0.00ns) (grouped into LUT with out node mult_1474)   --->   "%or_ln42_1718 = or i1 %and_ln42_1750, i1 %and_ln42_1752" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1149 'or' 'or_ln42_1718' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1150 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1474 = select i1 %or_ln42_1718, i16 %select_ln42_150, i16 %add_ln42_37" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1150 'select' 'mult_1474' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1151 [1/1] (1.94ns)   --->   "%mul_ln73_1478 = mul i31 %sext_ln70_6, i31 2147474015" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1151 'mul' 'mul_ln73_1478' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1152 [1/1] (0.00ns)   --->   "%tmp_5955 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1478, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1152 'bitselect' 'tmp_5955' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1153 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_38)   --->   "%trunc_ln42_1601 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1478, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1153 'partselect' 'trunc_ln42_1601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1154 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_38)   --->   "%tmp_5956 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1478, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1154 'bitselect' 'tmp_5956' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1155 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_38)   --->   "%tmp_5957 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1478, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1155 'bitselect' 'tmp_5957' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1156 [1/1] (0.00ns)   --->   "%trunc_ln42_2516 = trunc i31 %mul_ln73_1478" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1156 'trunc' 'trunc_ln42_2516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1157 [1/1] (0.76ns)   --->   "%icmp_ln42_1601 = icmp_ne  i14 %trunc_ln42_2516, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1157 'icmp' 'icmp_ln42_1601' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1158 [1/1] (0.00ns)   --->   "%tmp_5958 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1478, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1158 'bitselect' 'tmp_5958' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_38)   --->   "%or_ln42_1719 = or i1 %tmp_5956, i1 %icmp_ln42_1601" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1159 'or' 'or_ln42_1719' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_38)   --->   "%and_ln42_1753 = and i1 %or_ln42_1719, i1 %tmp_5957" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1160 'and' 'and_ln42_1753' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1161 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_38)   --->   "%zext_ln42_1592 = zext i1 %and_ln42_1753" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1161 'zext' 'zext_ln42_1592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1162 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_38 = add i16 %trunc_ln42_1601, i16 %zext_ln42_1592" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1162 'add' 'add_ln42_38' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1163 [1/1] (0.00ns)   --->   "%tmp_5959 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_38, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1163 'bitselect' 'tmp_5959' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1164 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1754)   --->   "%xor_ln42_190 = xor i1 %tmp_5959, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1164 'xor' 'xor_ln42_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1165 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1754 = and i1 %tmp_5958, i1 %xor_ln42_190" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1165 'and' 'and_ln42_1754' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1166 [1/1] (0.12ns)   --->   "%xor_ln42_191 = xor i1 %tmp_5955, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1166 'xor' 'xor_ln42_191' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1167 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1755)   --->   "%select_ln42_152 = select i1 %and_ln42_1754, i1 %tmp_5955, i1 %xor_ln42_191" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1167 'select' 'select_ln42_152' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1168 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_194)   --->   "%select_ln42_153 = select i1 %and_ln42_1754, i1 %xor_ln42_191, i1 %tmp_5955" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1168 'select' 'select_ln42_153' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1169 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_194)   --->   "%xor_ln42_192 = xor i1 %tmp_5958, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1169 'xor' 'xor_ln42_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1170 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_194)   --->   "%or_ln42_1720 = or i1 %tmp_5959, i1 %xor_ln42_192" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1170 'or' 'or_ln42_1720' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1171 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1755)   --->   "%xor_ln42_193 = xor i1 %select_ln42_152, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1171 'xor' 'xor_ln42_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1172 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1755)   --->   "%or_ln42_1721 = or i1 %tmp_5959, i1 %xor_ln42_193" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1172 'or' 'or_ln42_1721' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1173 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1755 = and i1 %or_ln42_1721, i1 %xor_ln42_191" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1173 'and' 'and_ln42_1755' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1174 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_194)   --->   "%and_ln42_1756 = and i1 %tmp_5959, i1 %select_ln42_153" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1174 'and' 'and_ln42_1756' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1175 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_194 = xor i1 %and_ln42_1756, i1 %or_ln42_1720" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1175 'xor' 'xor_ln42_194' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1176 [1/1] (0.00ns) (grouped into LUT with out node mult_1475)   --->   "%and_ln42_1757 = and i1 %xor_ln42_194, i1 %tmp_5955" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1176 'and' 'and_ln42_1757' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1177 [1/1] (0.00ns) (grouped into LUT with out node mult_1475)   --->   "%select_ln42_154 = select i1 %and_ln42_1755, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1177 'select' 'select_ln42_154' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node mult_1475)   --->   "%or_ln42_1722 = or i1 %and_ln42_1755, i1 %and_ln42_1757" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1178 'or' 'or_ln42_1722' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1179 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1475 = select i1 %or_ln42_1722, i16 %select_ln42_154, i16 %add_ln42_38" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1179 'select' 'mult_1475' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1180 [1/1] (1.94ns)   --->   "%mul_ln73_1479 = mul i32 %conv_i_i_3, i32 28807" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1180 'mul' 'mul_ln73_1479' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1181 [1/1] (0.00ns)   --->   "%tmp_5960 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1479, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1181 'bitselect' 'tmp_5960' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1182 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_39)   --->   "%trunc_ln42_1602 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1479, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1182 'partselect' 'trunc_ln42_1602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1183 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_39)   --->   "%tmp_5961 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1479, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1183 'bitselect' 'tmp_5961' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1184 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_39)   --->   "%tmp_5962 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1479, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1184 'bitselect' 'tmp_5962' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1185 [1/1] (0.00ns)   --->   "%trunc_ln42_2517 = trunc i32 %mul_ln73_1479" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1185 'trunc' 'trunc_ln42_2517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1186 [1/1] (0.76ns)   --->   "%icmp_ln42_1602 = icmp_ne  i14 %trunc_ln42_2517, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1186 'icmp' 'icmp_ln42_1602' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1187 [1/1] (0.00ns)   --->   "%tmp_5963 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1479, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1187 'bitselect' 'tmp_5963' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1188 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_39)   --->   "%or_ln42_1723 = or i1 %tmp_5961, i1 %icmp_ln42_1602" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1188 'or' 'or_ln42_1723' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1189 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_39)   --->   "%and_ln42_1758 = and i1 %or_ln42_1723, i1 %tmp_5962" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1189 'and' 'and_ln42_1758' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_39)   --->   "%zext_ln42_1593 = zext i1 %and_ln42_1758" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1190 'zext' 'zext_ln42_1593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1191 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_39 = add i16 %trunc_ln42_1602, i16 %zext_ln42_1593" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1191 'add' 'add_ln42_39' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1192 [1/1] (0.00ns)   --->   "%tmp_5964 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_39, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1192 'bitselect' 'tmp_5964' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1193 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1759)   --->   "%xor_ln42_195 = xor i1 %tmp_5964, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1193 'xor' 'xor_ln42_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1194 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1759 = and i1 %tmp_5963, i1 %xor_ln42_195" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1194 'and' 'and_ln42_1759' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1195 [1/1] (0.12ns)   --->   "%xor_ln42_196 = xor i1 %tmp_5960, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1195 'xor' 'xor_ln42_196' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1760)   --->   "%select_ln42_156 = select i1 %and_ln42_1759, i1 %tmp_5960, i1 %xor_ln42_196" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1196 'select' 'select_ln42_156' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_199)   --->   "%select_ln42_157 = select i1 %and_ln42_1759, i1 %xor_ln42_196, i1 %tmp_5960" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1197 'select' 'select_ln42_157' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_199)   --->   "%xor_ln42_197 = xor i1 %tmp_5963, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1198 'xor' 'xor_ln42_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1199 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_199)   --->   "%or_ln42_1724 = or i1 %tmp_5964, i1 %xor_ln42_197" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1199 'or' 'or_ln42_1724' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1760)   --->   "%xor_ln42_198 = xor i1 %select_ln42_156, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1200 'xor' 'xor_ln42_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1201 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1760)   --->   "%or_ln42_1725 = or i1 %tmp_5964, i1 %xor_ln42_198" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1201 'or' 'or_ln42_1725' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1202 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1760 = and i1 %or_ln42_1725, i1 %xor_ln42_196" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1202 'and' 'and_ln42_1760' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1203 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_199)   --->   "%and_ln42_1761 = and i1 %tmp_5964, i1 %select_ln42_157" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1203 'and' 'and_ln42_1761' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1204 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_199 = xor i1 %and_ln42_1761, i1 %or_ln42_1724" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1204 'xor' 'xor_ln42_199' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1205 [1/1] (0.00ns) (grouped into LUT with out node mult_1476)   --->   "%and_ln42_1762 = and i1 %xor_ln42_199, i1 %tmp_5960" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1205 'and' 'and_ln42_1762' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1206 [1/1] (0.00ns) (grouped into LUT with out node mult_1476)   --->   "%select_ln42_158 = select i1 %and_ln42_1760, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1206 'select' 'select_ln42_158' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1207 [1/1] (0.00ns) (grouped into LUT with out node mult_1476)   --->   "%or_ln42_1726 = or i1 %and_ln42_1760, i1 %and_ln42_1762" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1207 'or' 'or_ln42_1726' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1208 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1476 = select i1 %or_ln42_1726, i16 %select_ln42_158, i16 %add_ln42_39" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1208 'select' 'mult_1476' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1209 [1/1] (1.94ns)   --->   "%mul_ln73_1480 = mul i30 %sext_ln70_5, i30 1073735067" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1209 'mul' 'mul_ln73_1480' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1210 [1/1] (0.00ns)   --->   "%tmp_5965 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1480, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1210 'bitselect' 'tmp_5965' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1211 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_40)   --->   "%trunc_ln42_2518 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln73_1480, i32 15, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1211 'partselect' 'trunc_ln42_2518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1212 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_40)   --->   "%sext_ln42_761 = sext i15 %trunc_ln42_2518" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1212 'sext' 'sext_ln42_761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1213 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_40)   --->   "%tmp_5966 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1480, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1213 'bitselect' 'tmp_5966' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1214 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_40)   --->   "%tmp_5967 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1480, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1214 'bitselect' 'tmp_5967' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1215 [1/1] (0.00ns)   --->   "%trunc_ln42_2519 = trunc i30 %mul_ln73_1480" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1215 'trunc' 'trunc_ln42_2519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1216 [1/1] (0.76ns)   --->   "%icmp_ln42_1603 = icmp_ne  i14 %trunc_ln42_2519, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1216 'icmp' 'icmp_ln42_1603' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1217 [1/1] (0.00ns)   --->   "%tmp_5968 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1480, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1217 'bitselect' 'tmp_5968' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1218 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_40)   --->   "%or_ln42_1727 = or i1 %tmp_5966, i1 %icmp_ln42_1603" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1218 'or' 'or_ln42_1727' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1219 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_40)   --->   "%and_ln42_1763 = and i1 %or_ln42_1727, i1 %tmp_5967" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1219 'and' 'and_ln42_1763' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1220 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_40)   --->   "%zext_ln42_1594 = zext i1 %and_ln42_1763" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1220 'zext' 'zext_ln42_1594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1221 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln42_40 = add i16 %sext_ln42_761, i16 %zext_ln42_1594" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1221 'add' 'add_ln42_40' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1222 [1/1] (0.00ns)   --->   "%tmp_5969 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_40, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1222 'bitselect' 'tmp_5969' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1223 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1764)   --->   "%xor_ln42_200 = xor i1 %tmp_5969, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1223 'xor' 'xor_ln42_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1224 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1764 = and i1 %tmp_5968, i1 %xor_ln42_200" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1224 'and' 'and_ln42_1764' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1225 [1/1] (0.12ns)   --->   "%xor_ln42_201 = xor i1 %tmp_5965, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1225 'xor' 'xor_ln42_201' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1226 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1765)   --->   "%select_ln42_160 = select i1 %and_ln42_1764, i1 %tmp_5965, i1 %xor_ln42_201" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1226 'select' 'select_ln42_160' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1227 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_204)   --->   "%select_ln42_161 = select i1 %and_ln42_1764, i1 %xor_ln42_201, i1 %tmp_5965" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1227 'select' 'select_ln42_161' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1228 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_204)   --->   "%xor_ln42_202 = xor i1 %tmp_5968, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1228 'xor' 'xor_ln42_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1229 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_204)   --->   "%or_ln42_1728 = or i1 %tmp_5969, i1 %xor_ln42_202" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1229 'or' 'or_ln42_1728' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1765)   --->   "%xor_ln42_203 = xor i1 %select_ln42_160, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1230 'xor' 'xor_ln42_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1231 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1765)   --->   "%or_ln42_1729 = or i1 %tmp_5969, i1 %xor_ln42_203" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1231 'or' 'or_ln42_1729' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1232 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1765 = and i1 %or_ln42_1729, i1 %xor_ln42_201" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1232 'and' 'and_ln42_1765' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1233 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_204)   --->   "%and_ln42_1766 = and i1 %tmp_5969, i1 %select_ln42_161" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1233 'and' 'and_ln42_1766' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1234 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_204 = xor i1 %and_ln42_1766, i1 %or_ln42_1728" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1234 'xor' 'xor_ln42_204' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1235 [1/1] (0.00ns) (grouped into LUT with out node mult_1477)   --->   "%and_ln42_1767 = and i1 %xor_ln42_204, i1 %tmp_5965" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1235 'and' 'and_ln42_1767' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1236 [1/1] (0.00ns) (grouped into LUT with out node mult_1477)   --->   "%select_ln42_162 = select i1 %and_ln42_1765, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1236 'select' 'select_ln42_162' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node mult_1477)   --->   "%or_ln42_1730 = or i1 %and_ln42_1765, i1 %and_ln42_1767" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1237 'or' 'or_ln42_1730' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1238 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1477 = select i1 %or_ln42_1730, i16 %select_ln42_162, i16 %add_ln42_40" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1238 'select' 'mult_1477' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1239 [1/1] (0.00ns)   --->   "%tmp_952 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 48, i32 63" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1239 'partselect' 'tmp_952' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1240 [1/1] (0.00ns)   --->   "%shl_ln73_s = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_952, i15 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1240 'bitconcatenate' 'shl_ln73_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1241 [1/1] (0.00ns)   --->   "%sext_ln73_5 = sext i31 %shl_ln73_s" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1241 'sext' 'sext_ln73_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1242 [1/1] (0.87ns)   --->   "%sub_ln73_56 = sub i32 %sext_ln73_5, i32 %conv_i_i_3" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1242 'sub' 'sub_ln73_56' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1243 [1/1] (0.00ns)   --->   "%tmp_5970 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_56, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1243 'bitselect' 'tmp_5970' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1244 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_41)   --->   "%trunc_ln42_1604 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %sub_ln73_56, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1244 'partselect' 'trunc_ln42_1604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1245 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_41)   --->   "%tmp_5971 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_56, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1245 'bitselect' 'tmp_5971' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1246 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_41)   --->   "%tmp_5972 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_56, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1246 'bitselect' 'tmp_5972' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1247 [1/1] (0.00ns)   --->   "%trunc_ln42_2520 = trunc i32 %sub_ln73_56" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1247 'trunc' 'trunc_ln42_2520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1248 [1/1] (0.76ns)   --->   "%icmp_ln42_1604 = icmp_ne  i14 %trunc_ln42_2520, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1248 'icmp' 'icmp_ln42_1604' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1249 [1/1] (0.00ns)   --->   "%tmp_5973 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_56, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1249 'bitselect' 'tmp_5973' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1250 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_41)   --->   "%or_ln42_1731 = or i1 %tmp_5971, i1 %icmp_ln42_1604" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1250 'or' 'or_ln42_1731' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1251 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_41)   --->   "%and_ln42_1768 = and i1 %or_ln42_1731, i1 %tmp_5972" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1251 'and' 'and_ln42_1768' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1252 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_41)   --->   "%zext_ln42_1595 = zext i1 %and_ln42_1768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1252 'zext' 'zext_ln42_1595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1253 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_41 = add i16 %trunc_ln42_1604, i16 %zext_ln42_1595" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1253 'add' 'add_ln42_41' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1254 [1/1] (0.00ns)   --->   "%tmp_5974 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_41, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1254 'bitselect' 'tmp_5974' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1255 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1769)   --->   "%xor_ln42_205 = xor i1 %tmp_5974, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1255 'xor' 'xor_ln42_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1256 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1769 = and i1 %tmp_5973, i1 %xor_ln42_205" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1256 'and' 'and_ln42_1769' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1257 [1/1] (0.12ns)   --->   "%xor_ln42_206 = xor i1 %tmp_5970, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1257 'xor' 'xor_ln42_206' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1258 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1770)   --->   "%select_ln42_164 = select i1 %and_ln42_1769, i1 %tmp_5970, i1 %xor_ln42_206" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1258 'select' 'select_ln42_164' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1259 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_209)   --->   "%select_ln42_165 = select i1 %and_ln42_1769, i1 %xor_ln42_206, i1 %tmp_5970" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1259 'select' 'select_ln42_165' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1260 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_209)   --->   "%xor_ln42_207 = xor i1 %tmp_5973, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1260 'xor' 'xor_ln42_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1261 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_209)   --->   "%or_ln42_1732 = or i1 %tmp_5974, i1 %xor_ln42_207" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1261 'or' 'or_ln42_1732' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1262 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1770)   --->   "%xor_ln42_208 = xor i1 %select_ln42_164, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1262 'xor' 'xor_ln42_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1263 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1770)   --->   "%or_ln42_1733 = or i1 %tmp_5974, i1 %xor_ln42_208" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1263 'or' 'or_ln42_1733' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1264 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1770 = and i1 %or_ln42_1733, i1 %xor_ln42_206" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1264 'and' 'and_ln42_1770' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1265 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_209)   --->   "%and_ln42_1771 = and i1 %tmp_5974, i1 %select_ln42_165" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1265 'and' 'and_ln42_1771' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1266 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_209 = xor i1 %and_ln42_1771, i1 %or_ln42_1732" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1266 'xor' 'xor_ln42_209' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1267 [1/1] (0.00ns) (grouped into LUT with out node mult_1478)   --->   "%and_ln42_1772 = and i1 %xor_ln42_209, i1 %tmp_5970" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1267 'and' 'and_ln42_1772' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1268 [1/1] (0.00ns) (grouped into LUT with out node mult_1478)   --->   "%select_ln42_166 = select i1 %and_ln42_1770, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1268 'select' 'select_ln42_166' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1269 [1/1] (0.00ns) (grouped into LUT with out node mult_1478)   --->   "%or_ln42_1734 = or i1 %and_ln42_1770, i1 %and_ln42_1772" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1269 'or' 'or_ln42_1734' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1270 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1478 = select i1 %or_ln42_1734, i16 %select_ln42_166, i16 %add_ln42_41" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1270 'select' 'mult_1478' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1271 [1/1] (1.94ns)   --->   "%mul_ln73_1481 = mul i32 %conv_i_i_3, i32 4294946341" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1271 'mul' 'mul_ln73_1481' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1272 [1/1] (0.00ns)   --->   "%tmp_5975 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1481, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1272 'bitselect' 'tmp_5975' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1273 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_42)   --->   "%trunc_ln42_1605 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1481, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1273 'partselect' 'trunc_ln42_1605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1274 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_42)   --->   "%tmp_5976 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1481, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1274 'bitselect' 'tmp_5976' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1275 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_42)   --->   "%tmp_5977 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1481, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1275 'bitselect' 'tmp_5977' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1276 [1/1] (0.00ns)   --->   "%trunc_ln42_2521 = trunc i32 %mul_ln73_1481" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1276 'trunc' 'trunc_ln42_2521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1277 [1/1] (0.76ns)   --->   "%icmp_ln42_1605 = icmp_ne  i14 %trunc_ln42_2521, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1277 'icmp' 'icmp_ln42_1605' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1278 [1/1] (0.00ns)   --->   "%tmp_5978 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1481, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1278 'bitselect' 'tmp_5978' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1279 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_42)   --->   "%or_ln42_1735 = or i1 %tmp_5976, i1 %icmp_ln42_1605" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1279 'or' 'or_ln42_1735' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1280 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_42)   --->   "%and_ln42_1773 = and i1 %or_ln42_1735, i1 %tmp_5977" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1280 'and' 'and_ln42_1773' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1281 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_42)   --->   "%zext_ln42_1596 = zext i1 %and_ln42_1773" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1281 'zext' 'zext_ln42_1596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1282 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_42 = add i16 %trunc_ln42_1605, i16 %zext_ln42_1596" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1282 'add' 'add_ln42_42' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1283 [1/1] (0.00ns)   --->   "%tmp_5979 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_42, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1283 'bitselect' 'tmp_5979' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1284 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1774)   --->   "%xor_ln42_210 = xor i1 %tmp_5979, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1284 'xor' 'xor_ln42_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1285 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1774 = and i1 %tmp_5978, i1 %xor_ln42_210" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1285 'and' 'and_ln42_1774' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1286 [1/1] (0.12ns)   --->   "%xor_ln42_211 = xor i1 %tmp_5975, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1286 'xor' 'xor_ln42_211' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1287 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1775)   --->   "%select_ln42_168 = select i1 %and_ln42_1774, i1 %tmp_5975, i1 %xor_ln42_211" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1287 'select' 'select_ln42_168' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1288 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_214)   --->   "%select_ln42_169 = select i1 %and_ln42_1774, i1 %xor_ln42_211, i1 %tmp_5975" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1288 'select' 'select_ln42_169' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1289 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_214)   --->   "%xor_ln42_212 = xor i1 %tmp_5978, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1289 'xor' 'xor_ln42_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1290 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_214)   --->   "%or_ln42_1736 = or i1 %tmp_5979, i1 %xor_ln42_212" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1290 'or' 'or_ln42_1736' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1291 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1775)   --->   "%xor_ln42_213 = xor i1 %select_ln42_168, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1291 'xor' 'xor_ln42_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1292 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1775)   --->   "%or_ln42_1737 = or i1 %tmp_5979, i1 %xor_ln42_213" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1292 'or' 'or_ln42_1737' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1293 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1775 = and i1 %or_ln42_1737, i1 %xor_ln42_211" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1293 'and' 'and_ln42_1775' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1294 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_214)   --->   "%and_ln42_1776 = and i1 %tmp_5979, i1 %select_ln42_169" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1294 'and' 'and_ln42_1776' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1295 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_214 = xor i1 %and_ln42_1776, i1 %or_ln42_1736" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1295 'xor' 'xor_ln42_214' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1296 [1/1] (0.00ns) (grouped into LUT with out node mult_1479)   --->   "%and_ln42_1777 = and i1 %xor_ln42_214, i1 %tmp_5975" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1296 'and' 'and_ln42_1777' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1297 [1/1] (0.00ns) (grouped into LUT with out node mult_1479)   --->   "%select_ln42_170 = select i1 %and_ln42_1775, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1297 'select' 'select_ln42_170' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1298 [1/1] (0.00ns) (grouped into LUT with out node mult_1479)   --->   "%or_ln42_1738 = or i1 %and_ln42_1775, i1 %and_ln42_1777" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1298 'or' 'or_ln42_1738' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1299 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1479 = select i1 %or_ln42_1738, i16 %select_ln42_170, i16 %add_ln42_42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1299 'select' 'mult_1479' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1300 [1/1] (1.94ns)   --->   "%mul_ln73_1482 = mul i30 %sext_ln70_5, i30 1073736073" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1300 'mul' 'mul_ln73_1482' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1301 [1/1] (0.00ns)   --->   "%tmp_5980 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1482, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1301 'bitselect' 'tmp_5980' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1302 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_43)   --->   "%trunc_ln42_2522 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln73_1482, i32 15, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1302 'partselect' 'trunc_ln42_2522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1303 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_43)   --->   "%sext_ln42_762 = sext i15 %trunc_ln42_2522" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1303 'sext' 'sext_ln42_762' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1304 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_43)   --->   "%tmp_5981 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1482, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1304 'bitselect' 'tmp_5981' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1305 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_43)   --->   "%tmp_5982 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1482, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1305 'bitselect' 'tmp_5982' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1306 [1/1] (0.00ns)   --->   "%trunc_ln42_2523 = trunc i30 %mul_ln73_1482" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1306 'trunc' 'trunc_ln42_2523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1307 [1/1] (0.76ns)   --->   "%icmp_ln42_1606 = icmp_ne  i14 %trunc_ln42_2523, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1307 'icmp' 'icmp_ln42_1606' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1308 [1/1] (0.00ns)   --->   "%tmp_5983 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1482, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1308 'bitselect' 'tmp_5983' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1309 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_43)   --->   "%or_ln42_1739 = or i1 %tmp_5981, i1 %icmp_ln42_1606" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1309 'or' 'or_ln42_1739' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1310 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_43)   --->   "%and_ln42_1778 = and i1 %or_ln42_1739, i1 %tmp_5982" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1310 'and' 'and_ln42_1778' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1311 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_43)   --->   "%zext_ln42_1597 = zext i1 %and_ln42_1778" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1311 'zext' 'zext_ln42_1597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1312 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln42_43 = add i16 %sext_ln42_762, i16 %zext_ln42_1597" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1312 'add' 'add_ln42_43' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1313 [1/1] (0.00ns)   --->   "%tmp_5984 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_43, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1313 'bitselect' 'tmp_5984' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1314 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1779)   --->   "%xor_ln42_215 = xor i1 %tmp_5984, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1314 'xor' 'xor_ln42_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1315 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1779 = and i1 %tmp_5983, i1 %xor_ln42_215" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1315 'and' 'and_ln42_1779' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1316 [1/1] (0.12ns)   --->   "%xor_ln42_216 = xor i1 %tmp_5980, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1316 'xor' 'xor_ln42_216' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1317 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1780)   --->   "%select_ln42_172 = select i1 %and_ln42_1779, i1 %tmp_5980, i1 %xor_ln42_216" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1317 'select' 'select_ln42_172' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1318 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_219)   --->   "%select_ln42_173 = select i1 %and_ln42_1779, i1 %xor_ln42_216, i1 %tmp_5980" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1318 'select' 'select_ln42_173' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1319 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_219)   --->   "%xor_ln42_217 = xor i1 %tmp_5983, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1319 'xor' 'xor_ln42_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1320 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_219)   --->   "%or_ln42_1740 = or i1 %tmp_5984, i1 %xor_ln42_217" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1320 'or' 'or_ln42_1740' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1321 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1780)   --->   "%xor_ln42_218 = xor i1 %select_ln42_172, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1321 'xor' 'xor_ln42_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1322 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1780)   --->   "%or_ln42_1741 = or i1 %tmp_5984, i1 %xor_ln42_218" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1322 'or' 'or_ln42_1741' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1323 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1780 = and i1 %or_ln42_1741, i1 %xor_ln42_216" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1323 'and' 'and_ln42_1780' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1324 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_219)   --->   "%and_ln42_1781 = and i1 %tmp_5984, i1 %select_ln42_173" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1324 'and' 'and_ln42_1781' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1325 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_219 = xor i1 %and_ln42_1781, i1 %or_ln42_1740" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1325 'xor' 'xor_ln42_219' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1326 [1/1] (0.00ns) (grouped into LUT with out node mult_1480)   --->   "%and_ln42_1782 = and i1 %xor_ln42_219, i1 %tmp_5980" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1326 'and' 'and_ln42_1782' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1327 [1/1] (0.00ns) (grouped into LUT with out node mult_1480)   --->   "%select_ln42_174 = select i1 %and_ln42_1780, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1327 'select' 'select_ln42_174' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1328 [1/1] (0.00ns) (grouped into LUT with out node mult_1480)   --->   "%or_ln42_1742 = or i1 %and_ln42_1780, i1 %and_ln42_1782" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1328 'or' 'or_ln42_1742' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1329 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1480 = select i1 %or_ln42_1742, i16 %select_ln42_174, i16 %add_ln42_43" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1329 'select' 'mult_1480' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1330 [1/1] (1.94ns)   --->   "%mul_ln73_1483 = mul i31 %sext_ln70_6, i31 8906" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1330 'mul' 'mul_ln73_1483' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1331 [1/1] (0.00ns)   --->   "%tmp_5985 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1483, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1331 'bitselect' 'tmp_5985' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1332 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_44)   --->   "%trunc_ln42_1607 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1483, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1332 'partselect' 'trunc_ln42_1607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1333 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_44)   --->   "%tmp_5986 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1483, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1333 'bitselect' 'tmp_5986' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1334 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_44)   --->   "%tmp_5987 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1483, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1334 'bitselect' 'tmp_5987' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1335 [1/1] (0.00ns)   --->   "%trunc_ln42_2524 = trunc i31 %mul_ln73_1483" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1335 'trunc' 'trunc_ln42_2524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1336 [1/1] (0.76ns)   --->   "%icmp_ln42_1607 = icmp_ne  i14 %trunc_ln42_2524, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1336 'icmp' 'icmp_ln42_1607' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1337 [1/1] (0.00ns)   --->   "%tmp_5988 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1483, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1337 'bitselect' 'tmp_5988' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1338 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_44)   --->   "%or_ln42_1743 = or i1 %tmp_5986, i1 %icmp_ln42_1607" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1338 'or' 'or_ln42_1743' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1339 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_44)   --->   "%and_ln42_1783 = and i1 %or_ln42_1743, i1 %tmp_5987" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1339 'and' 'and_ln42_1783' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1340 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_44)   --->   "%zext_ln42_1598 = zext i1 %and_ln42_1783" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1340 'zext' 'zext_ln42_1598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1341 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_44 = add i16 %trunc_ln42_1607, i16 %zext_ln42_1598" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1341 'add' 'add_ln42_44' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1342 [1/1] (0.00ns)   --->   "%tmp_5989 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_44, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1342 'bitselect' 'tmp_5989' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1343 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1784)   --->   "%xor_ln42_220 = xor i1 %tmp_5989, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1343 'xor' 'xor_ln42_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1344 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1784 = and i1 %tmp_5988, i1 %xor_ln42_220" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1344 'and' 'and_ln42_1784' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1345 [1/1] (0.12ns)   --->   "%xor_ln42_221 = xor i1 %tmp_5985, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1345 'xor' 'xor_ln42_221' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1346 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1785)   --->   "%select_ln42_176 = select i1 %and_ln42_1784, i1 %tmp_5985, i1 %xor_ln42_221" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1346 'select' 'select_ln42_176' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1347 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_224)   --->   "%select_ln42_177 = select i1 %and_ln42_1784, i1 %xor_ln42_221, i1 %tmp_5985" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1347 'select' 'select_ln42_177' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1348 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_224)   --->   "%xor_ln42_222 = xor i1 %tmp_5988, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1348 'xor' 'xor_ln42_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1349 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_224)   --->   "%or_ln42_1744 = or i1 %tmp_5989, i1 %xor_ln42_222" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1349 'or' 'or_ln42_1744' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1350 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1785)   --->   "%xor_ln42_223 = xor i1 %select_ln42_176, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1350 'xor' 'xor_ln42_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1351 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1785)   --->   "%or_ln42_1745 = or i1 %tmp_5989, i1 %xor_ln42_223" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1351 'or' 'or_ln42_1745' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1352 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1785 = and i1 %or_ln42_1745, i1 %xor_ln42_221" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1352 'and' 'and_ln42_1785' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1353 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_224)   --->   "%and_ln42_1786 = and i1 %tmp_5989, i1 %select_ln42_177" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1353 'and' 'and_ln42_1786' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1354 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_224 = xor i1 %and_ln42_1786, i1 %or_ln42_1744" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1354 'xor' 'xor_ln42_224' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1355 [1/1] (0.00ns) (grouped into LUT with out node mult_1481)   --->   "%and_ln42_1787 = and i1 %xor_ln42_224, i1 %tmp_5985" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1355 'and' 'and_ln42_1787' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1356 [1/1] (0.00ns) (grouped into LUT with out node mult_1481)   --->   "%select_ln42_178 = select i1 %and_ln42_1785, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1356 'select' 'select_ln42_178' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1357 [1/1] (0.00ns) (grouped into LUT with out node mult_1481)   --->   "%or_ln42_1746 = or i1 %and_ln42_1785, i1 %and_ln42_1787" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1357 'or' 'or_ln42_1746' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1358 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1481 = select i1 %or_ln42_1746, i16 %select_ln42_178, i16 %add_ln42_44" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1358 'select' 'mult_1481' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1359 [1/1] (1.94ns)   --->   "%mul_ln73_1484 = mul i32 %conv_i_i_3, i32 4294949814" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1359 'mul' 'mul_ln73_1484' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1360 [1/1] (0.00ns)   --->   "%tmp_5990 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1484, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1360 'bitselect' 'tmp_5990' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1361 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_45)   --->   "%trunc_ln42_1608 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1484, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1361 'partselect' 'trunc_ln42_1608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1362 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_45)   --->   "%tmp_5991 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1484, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1362 'bitselect' 'tmp_5991' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1363 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_45)   --->   "%tmp_5992 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1484, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1363 'bitselect' 'tmp_5992' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1364 [1/1] (0.00ns)   --->   "%trunc_ln42_2525 = trunc i32 %mul_ln73_1484" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1364 'trunc' 'trunc_ln42_2525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1365 [1/1] (0.76ns)   --->   "%icmp_ln42_1608 = icmp_ne  i14 %trunc_ln42_2525, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1365 'icmp' 'icmp_ln42_1608' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1366 [1/1] (0.00ns)   --->   "%tmp_5993 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1484, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1366 'bitselect' 'tmp_5993' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1367 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_45)   --->   "%or_ln42_1747 = or i1 %tmp_5991, i1 %icmp_ln42_1608" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1367 'or' 'or_ln42_1747' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1368 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_45)   --->   "%and_ln42_1788 = and i1 %or_ln42_1747, i1 %tmp_5992" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1368 'and' 'and_ln42_1788' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1369 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_45)   --->   "%zext_ln42_1599 = zext i1 %and_ln42_1788" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1369 'zext' 'zext_ln42_1599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1370 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_45 = add i16 %trunc_ln42_1608, i16 %zext_ln42_1599" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1370 'add' 'add_ln42_45' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1371 [1/1] (0.00ns)   --->   "%tmp_5994 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_45, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1371 'bitselect' 'tmp_5994' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1372 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1789)   --->   "%xor_ln42_225 = xor i1 %tmp_5994, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1372 'xor' 'xor_ln42_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1373 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1789 = and i1 %tmp_5993, i1 %xor_ln42_225" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1373 'and' 'and_ln42_1789' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1374 [1/1] (0.12ns)   --->   "%xor_ln42_226 = xor i1 %tmp_5990, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1374 'xor' 'xor_ln42_226' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1375 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1790)   --->   "%select_ln42_180 = select i1 %and_ln42_1789, i1 %tmp_5990, i1 %xor_ln42_226" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1375 'select' 'select_ln42_180' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1376 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_229)   --->   "%select_ln42_181 = select i1 %and_ln42_1789, i1 %xor_ln42_226, i1 %tmp_5990" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1376 'select' 'select_ln42_181' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1377 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_229)   --->   "%xor_ln42_227 = xor i1 %tmp_5993, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1377 'xor' 'xor_ln42_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1378 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_229)   --->   "%or_ln42_1748 = or i1 %tmp_5994, i1 %xor_ln42_227" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1378 'or' 'or_ln42_1748' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1379 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1790)   --->   "%xor_ln42_228 = xor i1 %select_ln42_180, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1379 'xor' 'xor_ln42_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1380 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1790)   --->   "%or_ln42_1749 = or i1 %tmp_5994, i1 %xor_ln42_228" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1380 'or' 'or_ln42_1749' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1381 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1790 = and i1 %or_ln42_1749, i1 %xor_ln42_226" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1381 'and' 'and_ln42_1790' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1382 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_229)   --->   "%and_ln42_1791 = and i1 %tmp_5994, i1 %select_ln42_181" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1382 'and' 'and_ln42_1791' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1383 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_229 = xor i1 %and_ln42_1791, i1 %or_ln42_1748" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1383 'xor' 'xor_ln42_229' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1384 [1/1] (0.00ns) (grouped into LUT with out node mult_1482)   --->   "%and_ln42_1792 = and i1 %xor_ln42_229, i1 %tmp_5990" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1384 'and' 'and_ln42_1792' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1385 [1/1] (0.00ns) (grouped into LUT with out node mult_1482)   --->   "%select_ln42_182 = select i1 %and_ln42_1790, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1385 'select' 'select_ln42_182' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1386 [1/1] (0.00ns) (grouped into LUT with out node mult_1482)   --->   "%or_ln42_1750 = or i1 %and_ln42_1790, i1 %and_ln42_1792" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1386 'or' 'or_ln42_1750' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1387 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1482 = select i1 %or_ln42_1750, i16 %select_ln42_182, i16 %add_ln42_45" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1387 'select' 'mult_1482' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1388 [1/1] (1.94ns)   --->   "%mul_ln73_1485 = mul i32 %conv_i_i_3, i32 18755" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1388 'mul' 'mul_ln73_1485' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1389 [1/1] (0.00ns)   --->   "%tmp_5995 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1485, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1389 'bitselect' 'tmp_5995' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1390 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_46)   --->   "%trunc_ln42_1609 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1485, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1390 'partselect' 'trunc_ln42_1609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1391 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_46)   --->   "%tmp_5996 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1485, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1391 'bitselect' 'tmp_5996' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1392 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_46)   --->   "%tmp_5997 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1485, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1392 'bitselect' 'tmp_5997' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1393 [1/1] (0.00ns)   --->   "%trunc_ln42_2526 = trunc i32 %mul_ln73_1485" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1393 'trunc' 'trunc_ln42_2526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1394 [1/1] (0.76ns)   --->   "%icmp_ln42_1609 = icmp_ne  i14 %trunc_ln42_2526, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1394 'icmp' 'icmp_ln42_1609' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1395 [1/1] (0.00ns)   --->   "%tmp_5998 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1485, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1395 'bitselect' 'tmp_5998' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1396 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_46)   --->   "%or_ln42_1751 = or i1 %tmp_5996, i1 %icmp_ln42_1609" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1396 'or' 'or_ln42_1751' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1397 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_46)   --->   "%and_ln42_1793 = and i1 %or_ln42_1751, i1 %tmp_5997" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1397 'and' 'and_ln42_1793' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1398 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_46)   --->   "%zext_ln42_1600 = zext i1 %and_ln42_1793" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1398 'zext' 'zext_ln42_1600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1399 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_46 = add i16 %trunc_ln42_1609, i16 %zext_ln42_1600" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1399 'add' 'add_ln42_46' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1400 [1/1] (0.00ns)   --->   "%tmp_5999 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_46, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1400 'bitselect' 'tmp_5999' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1401 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1794)   --->   "%xor_ln42_230 = xor i1 %tmp_5999, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1401 'xor' 'xor_ln42_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1402 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1794 = and i1 %tmp_5998, i1 %xor_ln42_230" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1402 'and' 'and_ln42_1794' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1403 [1/1] (0.12ns)   --->   "%xor_ln42_231 = xor i1 %tmp_5995, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1403 'xor' 'xor_ln42_231' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1404 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1795)   --->   "%select_ln42_184 = select i1 %and_ln42_1794, i1 %tmp_5995, i1 %xor_ln42_231" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1404 'select' 'select_ln42_184' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1405 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_234)   --->   "%select_ln42_185 = select i1 %and_ln42_1794, i1 %xor_ln42_231, i1 %tmp_5995" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1405 'select' 'select_ln42_185' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1406 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_234)   --->   "%xor_ln42_232 = xor i1 %tmp_5998, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1406 'xor' 'xor_ln42_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1407 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_234)   --->   "%or_ln42_1752 = or i1 %tmp_5999, i1 %xor_ln42_232" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1407 'or' 'or_ln42_1752' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1408 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1795)   --->   "%xor_ln42_233 = xor i1 %select_ln42_184, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1408 'xor' 'xor_ln42_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1409 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1795)   --->   "%or_ln42_1753 = or i1 %tmp_5999, i1 %xor_ln42_233" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1409 'or' 'or_ln42_1753' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1410 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1795 = and i1 %or_ln42_1753, i1 %xor_ln42_231" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1410 'and' 'and_ln42_1795' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1411 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_234)   --->   "%and_ln42_1796 = and i1 %tmp_5999, i1 %select_ln42_185" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1411 'and' 'and_ln42_1796' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1412 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_234 = xor i1 %and_ln42_1796, i1 %or_ln42_1752" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1412 'xor' 'xor_ln42_234' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1413 [1/1] (0.00ns) (grouped into LUT with out node mult_1483)   --->   "%and_ln42_1797 = and i1 %xor_ln42_234, i1 %tmp_5995" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1413 'and' 'and_ln42_1797' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1414 [1/1] (0.00ns) (grouped into LUT with out node mult_1483)   --->   "%select_ln42_186 = select i1 %and_ln42_1795, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1414 'select' 'select_ln42_186' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1415 [1/1] (0.00ns) (grouped into LUT with out node mult_1483)   --->   "%or_ln42_1754 = or i1 %and_ln42_1795, i1 %and_ln42_1797" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1415 'or' 'or_ln42_1754' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1416 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1483 = select i1 %or_ln42_1754, i16 %select_ln42_186, i16 %add_ln42_46" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1416 'select' 'mult_1483' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1417 [1/1] (1.94ns)   --->   "%mul_ln73_1486 = mul i31 %sext_ln70_6, i31 10026" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1417 'mul' 'mul_ln73_1486' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1418 [1/1] (0.00ns)   --->   "%tmp_6000 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1486, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1418 'bitselect' 'tmp_6000' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1419 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_47)   --->   "%trunc_ln42_1610 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1486, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1419 'partselect' 'trunc_ln42_1610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1420 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_47)   --->   "%tmp_6001 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1486, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1420 'bitselect' 'tmp_6001' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1421 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_47)   --->   "%tmp_6002 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1486, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1421 'bitselect' 'tmp_6002' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1422 [1/1] (0.00ns)   --->   "%trunc_ln42_2527 = trunc i31 %mul_ln73_1486" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1422 'trunc' 'trunc_ln42_2527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1423 [1/1] (0.76ns)   --->   "%icmp_ln42_1610 = icmp_ne  i14 %trunc_ln42_2527, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1423 'icmp' 'icmp_ln42_1610' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1424 [1/1] (0.00ns)   --->   "%tmp_6003 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1486, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1424 'bitselect' 'tmp_6003' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1425 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_47)   --->   "%or_ln42_1755 = or i1 %tmp_6001, i1 %icmp_ln42_1610" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1425 'or' 'or_ln42_1755' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1426 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_47)   --->   "%and_ln42_1798 = and i1 %or_ln42_1755, i1 %tmp_6002" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1426 'and' 'and_ln42_1798' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1427 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_47)   --->   "%zext_ln42_1601 = zext i1 %and_ln42_1798" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1427 'zext' 'zext_ln42_1601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1428 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_47 = add i16 %trunc_ln42_1610, i16 %zext_ln42_1601" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1428 'add' 'add_ln42_47' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1429 [1/1] (0.00ns)   --->   "%tmp_6004 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_47, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1429 'bitselect' 'tmp_6004' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1430 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1799)   --->   "%xor_ln42_235 = xor i1 %tmp_6004, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1430 'xor' 'xor_ln42_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1431 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1799 = and i1 %tmp_6003, i1 %xor_ln42_235" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1431 'and' 'and_ln42_1799' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1432 [1/1] (0.12ns)   --->   "%xor_ln42_236 = xor i1 %tmp_6000, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1432 'xor' 'xor_ln42_236' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1433 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1800)   --->   "%select_ln42_188 = select i1 %and_ln42_1799, i1 %tmp_6000, i1 %xor_ln42_236" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1433 'select' 'select_ln42_188' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1434 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_239)   --->   "%select_ln42_189 = select i1 %and_ln42_1799, i1 %xor_ln42_236, i1 %tmp_6000" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1434 'select' 'select_ln42_189' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1435 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_239)   --->   "%xor_ln42_237 = xor i1 %tmp_6003, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1435 'xor' 'xor_ln42_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1436 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_239)   --->   "%or_ln42_1756 = or i1 %tmp_6004, i1 %xor_ln42_237" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1436 'or' 'or_ln42_1756' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1437 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1800)   --->   "%xor_ln42_238 = xor i1 %select_ln42_188, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1437 'xor' 'xor_ln42_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1438 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1800)   --->   "%or_ln42_1757 = or i1 %tmp_6004, i1 %xor_ln42_238" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1438 'or' 'or_ln42_1757' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1439 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1800 = and i1 %or_ln42_1757, i1 %xor_ln42_236" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1439 'and' 'and_ln42_1800' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1440 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_239)   --->   "%and_ln42_1801 = and i1 %tmp_6004, i1 %select_ln42_189" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1440 'and' 'and_ln42_1801' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1441 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_239 = xor i1 %and_ln42_1801, i1 %or_ln42_1756" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1441 'xor' 'xor_ln42_239' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1442 [1/1] (0.00ns) (grouped into LUT with out node mult_1484)   --->   "%and_ln42_1802 = and i1 %xor_ln42_239, i1 %tmp_6000" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1442 'and' 'and_ln42_1802' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1443 [1/1] (0.00ns) (grouped into LUT with out node mult_1484)   --->   "%select_ln42_190 = select i1 %and_ln42_1800, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1443 'select' 'select_ln42_190' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1444 [1/1] (0.00ns) (grouped into LUT with out node mult_1484)   --->   "%or_ln42_1758 = or i1 %and_ln42_1800, i1 %and_ln42_1802" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1444 'or' 'or_ln42_1758' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1445 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1484 = select i1 %or_ln42_1758, i16 %select_ln42_190, i16 %add_ln42_47" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1445 'select' 'mult_1484' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1446 [1/1] (0.00ns)   --->   "%a_4 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 64, i32 79"   --->   Operation 1446 'partselect' 'a_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1447 [1/1] (0.00ns)   --->   "%conv_i_i_4 = sext i16 %a_4"   --->   Operation 1447 'sext' 'conv_i_i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1448 [1/1] (0.00ns)   --->   "%sext_ln70_7 = sext i16 %a_4" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1448 'sext' 'sext_ln70_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1449 [1/1] (0.00ns)   --->   "%sext_ln70_8 = sext i16 %a_4" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1449 'sext' 'sext_ln70_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1450 [1/1] (1.94ns)   --->   "%mul_ln73_1487 = mul i32 %conv_i_i_4, i32 27711" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1450 'mul' 'mul_ln73_1487' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1451 [1/1] (0.00ns)   --->   "%tmp_6005 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1487, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1451 'bitselect' 'tmp_6005' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1452 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_48)   --->   "%trunc_ln42_1611 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1487, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1452 'partselect' 'trunc_ln42_1611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1453 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_48)   --->   "%tmp_6006 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1487, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1453 'bitselect' 'tmp_6006' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1454 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_48)   --->   "%tmp_6007 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1487, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1454 'bitselect' 'tmp_6007' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1455 [1/1] (0.00ns)   --->   "%trunc_ln42_2528 = trunc i32 %mul_ln73_1487" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1455 'trunc' 'trunc_ln42_2528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1456 [1/1] (0.76ns)   --->   "%icmp_ln42_1611 = icmp_ne  i14 %trunc_ln42_2528, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1456 'icmp' 'icmp_ln42_1611' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1457 [1/1] (0.00ns)   --->   "%tmp_6008 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1487, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1457 'bitselect' 'tmp_6008' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1458 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_48)   --->   "%or_ln42_1759 = or i1 %tmp_6006, i1 %icmp_ln42_1611" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1458 'or' 'or_ln42_1759' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1459 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_48)   --->   "%and_ln42_1803 = and i1 %or_ln42_1759, i1 %tmp_6007" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1459 'and' 'and_ln42_1803' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1460 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_48)   --->   "%zext_ln42_1602 = zext i1 %and_ln42_1803" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1460 'zext' 'zext_ln42_1602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1461 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_48 = add i16 %trunc_ln42_1611, i16 %zext_ln42_1602" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1461 'add' 'add_ln42_48' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1462 [1/1] (0.00ns)   --->   "%tmp_6009 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_48, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1462 'bitselect' 'tmp_6009' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1463 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1804)   --->   "%xor_ln42_240 = xor i1 %tmp_6009, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1463 'xor' 'xor_ln42_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1464 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1804 = and i1 %tmp_6008, i1 %xor_ln42_240" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1464 'and' 'and_ln42_1804' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1465 [1/1] (0.12ns)   --->   "%xor_ln42_241 = xor i1 %tmp_6005, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1465 'xor' 'xor_ln42_241' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1466 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1805)   --->   "%select_ln42_192 = select i1 %and_ln42_1804, i1 %tmp_6005, i1 %xor_ln42_241" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1466 'select' 'select_ln42_192' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1467 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_244)   --->   "%select_ln42_193 = select i1 %and_ln42_1804, i1 %xor_ln42_241, i1 %tmp_6005" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1467 'select' 'select_ln42_193' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1468 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_244)   --->   "%xor_ln42_242 = xor i1 %tmp_6008, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1468 'xor' 'xor_ln42_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1469 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_244)   --->   "%or_ln42_1760 = or i1 %tmp_6009, i1 %xor_ln42_242" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1469 'or' 'or_ln42_1760' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1470 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1805)   --->   "%xor_ln42_243 = xor i1 %select_ln42_192, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1470 'xor' 'xor_ln42_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1471 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1805)   --->   "%or_ln42_1761 = or i1 %tmp_6009, i1 %xor_ln42_243" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1471 'or' 'or_ln42_1761' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1472 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1805 = and i1 %or_ln42_1761, i1 %xor_ln42_241" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1472 'and' 'and_ln42_1805' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1473 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_244)   --->   "%and_ln42_1806 = and i1 %tmp_6009, i1 %select_ln42_193" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1473 'and' 'and_ln42_1806' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1474 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_244 = xor i1 %and_ln42_1806, i1 %or_ln42_1760" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1474 'xor' 'xor_ln42_244' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1475 [1/1] (0.00ns) (grouped into LUT with out node mult_1485)   --->   "%and_ln42_1807 = and i1 %xor_ln42_244, i1 %tmp_6005" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1475 'and' 'and_ln42_1807' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1476 [1/1] (0.00ns) (grouped into LUT with out node mult_1485)   --->   "%select_ln42_194 = select i1 %and_ln42_1805, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1476 'select' 'select_ln42_194' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1477 [1/1] (0.00ns) (grouped into LUT with out node mult_1485)   --->   "%or_ln42_1762 = or i1 %and_ln42_1805, i1 %and_ln42_1807" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1477 'or' 'or_ln42_1762' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1478 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1485 = select i1 %or_ln42_1762, i16 %select_ln42_194, i16 %add_ln42_48" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1478 'select' 'mult_1485' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1479 [1/1] (1.94ns)   --->   "%mul_ln73_1488 = mul i32 %conv_i_i_4, i32 4294949239" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1479 'mul' 'mul_ln73_1488' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1480 [1/1] (0.00ns)   --->   "%tmp_6010 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1488, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1480 'bitselect' 'tmp_6010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1481 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_49)   --->   "%trunc_ln42_1612 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1488, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1481 'partselect' 'trunc_ln42_1612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1482 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_49)   --->   "%tmp_6011 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1488, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1482 'bitselect' 'tmp_6011' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1483 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_49)   --->   "%tmp_6012 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1488, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1483 'bitselect' 'tmp_6012' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1484 [1/1] (0.00ns)   --->   "%trunc_ln42_2529 = trunc i32 %mul_ln73_1488" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1484 'trunc' 'trunc_ln42_2529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1485 [1/1] (0.76ns)   --->   "%icmp_ln42_1612 = icmp_ne  i14 %trunc_ln42_2529, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1485 'icmp' 'icmp_ln42_1612' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1486 [1/1] (0.00ns)   --->   "%tmp_6013 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1488, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1486 'bitselect' 'tmp_6013' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1487 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_49)   --->   "%or_ln42_1763 = or i1 %tmp_6011, i1 %icmp_ln42_1612" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1487 'or' 'or_ln42_1763' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1488 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_49)   --->   "%and_ln42_1808 = and i1 %or_ln42_1763, i1 %tmp_6012" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1488 'and' 'and_ln42_1808' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1489 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_49)   --->   "%zext_ln42_1603 = zext i1 %and_ln42_1808" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1489 'zext' 'zext_ln42_1603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1490 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_49 = add i16 %trunc_ln42_1612, i16 %zext_ln42_1603" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1490 'add' 'add_ln42_49' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1491 [1/1] (0.00ns)   --->   "%tmp_6014 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_49, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1491 'bitselect' 'tmp_6014' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1492 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1809)   --->   "%xor_ln42_245 = xor i1 %tmp_6014, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1492 'xor' 'xor_ln42_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1493 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1809 = and i1 %tmp_6013, i1 %xor_ln42_245" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1493 'and' 'and_ln42_1809' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1494 [1/1] (0.12ns)   --->   "%xor_ln42_246 = xor i1 %tmp_6010, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1494 'xor' 'xor_ln42_246' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1495 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1810)   --->   "%select_ln42_196 = select i1 %and_ln42_1809, i1 %tmp_6010, i1 %xor_ln42_246" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1495 'select' 'select_ln42_196' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1496 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_249)   --->   "%select_ln42_197 = select i1 %and_ln42_1809, i1 %xor_ln42_246, i1 %tmp_6010" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1496 'select' 'select_ln42_197' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1497 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_249)   --->   "%xor_ln42_247 = xor i1 %tmp_6013, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1497 'xor' 'xor_ln42_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1498 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_249)   --->   "%or_ln42_1764 = or i1 %tmp_6014, i1 %xor_ln42_247" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1498 'or' 'or_ln42_1764' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1499 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1810)   --->   "%xor_ln42_248 = xor i1 %select_ln42_196, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1499 'xor' 'xor_ln42_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1500 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1810)   --->   "%or_ln42_1765 = or i1 %tmp_6014, i1 %xor_ln42_248" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1500 'or' 'or_ln42_1765' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1501 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1810 = and i1 %or_ln42_1765, i1 %xor_ln42_246" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1501 'and' 'and_ln42_1810' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1502 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_249)   --->   "%and_ln42_1811 = and i1 %tmp_6014, i1 %select_ln42_197" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1502 'and' 'and_ln42_1811' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1503 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_249 = xor i1 %and_ln42_1811, i1 %or_ln42_1764" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1503 'xor' 'xor_ln42_249' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1504 [1/1] (0.00ns) (grouped into LUT with out node mult_1486)   --->   "%and_ln42_1812 = and i1 %xor_ln42_249, i1 %tmp_6010" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1504 'and' 'and_ln42_1812' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1505 [1/1] (0.00ns) (grouped into LUT with out node mult_1486)   --->   "%select_ln42_198 = select i1 %and_ln42_1810, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1505 'select' 'select_ln42_198' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1506 [1/1] (0.00ns) (grouped into LUT with out node mult_1486)   --->   "%or_ln42_1766 = or i1 %and_ln42_1810, i1 %and_ln42_1812" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1506 'or' 'or_ln42_1766' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1507 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1486 = select i1 %or_ln42_1766, i16 %select_ln42_198, i16 %add_ln42_49" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1507 'select' 'mult_1486' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1508 [1/1] (1.94ns)   --->   "%mul_ln73_1489 = mul i32 %conv_i_i_4, i32 25996" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1508 'mul' 'mul_ln73_1489' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1509 [1/1] (0.00ns)   --->   "%tmp_6015 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1489, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1509 'bitselect' 'tmp_6015' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1510 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_50)   --->   "%trunc_ln42_1613 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1489, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1510 'partselect' 'trunc_ln42_1613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1511 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_50)   --->   "%tmp_6016 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1489, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1511 'bitselect' 'tmp_6016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1512 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_50)   --->   "%tmp_6017 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1489, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1512 'bitselect' 'tmp_6017' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1513 [1/1] (0.00ns)   --->   "%trunc_ln42_2530 = trunc i32 %mul_ln73_1489" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1513 'trunc' 'trunc_ln42_2530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1514 [1/1] (0.76ns)   --->   "%icmp_ln42_1613 = icmp_ne  i14 %trunc_ln42_2530, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1514 'icmp' 'icmp_ln42_1613' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1515 [1/1] (0.00ns)   --->   "%tmp_6018 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1489, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1515 'bitselect' 'tmp_6018' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1516 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_50)   --->   "%or_ln42_1767 = or i1 %tmp_6016, i1 %icmp_ln42_1613" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1516 'or' 'or_ln42_1767' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1517 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_50)   --->   "%and_ln42_1813 = and i1 %or_ln42_1767, i1 %tmp_6017" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1517 'and' 'and_ln42_1813' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1518 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_50)   --->   "%zext_ln42_1604 = zext i1 %and_ln42_1813" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1518 'zext' 'zext_ln42_1604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1519 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_50 = add i16 %trunc_ln42_1613, i16 %zext_ln42_1604" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1519 'add' 'add_ln42_50' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1520 [1/1] (0.00ns)   --->   "%tmp_6019 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_50, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1520 'bitselect' 'tmp_6019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1521 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1814)   --->   "%xor_ln42_250 = xor i1 %tmp_6019, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1521 'xor' 'xor_ln42_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1522 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1814 = and i1 %tmp_6018, i1 %xor_ln42_250" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1522 'and' 'and_ln42_1814' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1523 [1/1] (0.12ns)   --->   "%xor_ln42_251 = xor i1 %tmp_6015, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1523 'xor' 'xor_ln42_251' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1524 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1815)   --->   "%select_ln42_200 = select i1 %and_ln42_1814, i1 %tmp_6015, i1 %xor_ln42_251" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1524 'select' 'select_ln42_200' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1525 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_254)   --->   "%select_ln42_201 = select i1 %and_ln42_1814, i1 %xor_ln42_251, i1 %tmp_6015" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1525 'select' 'select_ln42_201' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1526 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_254)   --->   "%xor_ln42_252 = xor i1 %tmp_6018, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1526 'xor' 'xor_ln42_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1527 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_254)   --->   "%or_ln42_1768 = or i1 %tmp_6019, i1 %xor_ln42_252" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1527 'or' 'or_ln42_1768' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1528 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1815)   --->   "%xor_ln42_253 = xor i1 %select_ln42_200, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1528 'xor' 'xor_ln42_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1529 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1815)   --->   "%or_ln42_1769 = or i1 %tmp_6019, i1 %xor_ln42_253" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1529 'or' 'or_ln42_1769' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1530 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1815 = and i1 %or_ln42_1769, i1 %xor_ln42_251" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1530 'and' 'and_ln42_1815' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1531 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_254)   --->   "%and_ln42_1816 = and i1 %tmp_6019, i1 %select_ln42_201" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1531 'and' 'and_ln42_1816' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1532 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_254 = xor i1 %and_ln42_1816, i1 %or_ln42_1768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1532 'xor' 'xor_ln42_254' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1533 [1/1] (0.00ns) (grouped into LUT with out node mult_1487)   --->   "%and_ln42_1817 = and i1 %xor_ln42_254, i1 %tmp_6015" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1533 'and' 'and_ln42_1817' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1534 [1/1] (0.00ns) (grouped into LUT with out node mult_1487)   --->   "%select_ln42_202 = select i1 %and_ln42_1815, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1534 'select' 'select_ln42_202' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1535 [1/1] (0.00ns) (grouped into LUT with out node mult_1487)   --->   "%or_ln42_1770 = or i1 %and_ln42_1815, i1 %and_ln42_1817" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1535 'or' 'or_ln42_1770' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1536 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1487 = select i1 %or_ln42_1770, i16 %select_ln42_202, i16 %add_ln42_50" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1536 'select' 'mult_1487' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1537 [1/1] (1.94ns)   --->   "%mul_ln73_1490 = mul i32 %conv_i_i_4, i32 4294938265" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1537 'mul' 'mul_ln73_1490' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1538 [1/1] (0.00ns)   --->   "%tmp_6020 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1490, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1538 'bitselect' 'tmp_6020' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1539 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_51)   --->   "%trunc_ln42_1614 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1490, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1539 'partselect' 'trunc_ln42_1614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1540 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_51)   --->   "%tmp_6021 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1490, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1540 'bitselect' 'tmp_6021' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1541 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_51)   --->   "%tmp_6022 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1490, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1541 'bitselect' 'tmp_6022' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1542 [1/1] (0.00ns)   --->   "%trunc_ln42_2531 = trunc i32 %mul_ln73_1490" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1542 'trunc' 'trunc_ln42_2531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1543 [1/1] (0.76ns)   --->   "%icmp_ln42_1614 = icmp_ne  i14 %trunc_ln42_2531, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1543 'icmp' 'icmp_ln42_1614' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1544 [1/1] (0.00ns)   --->   "%tmp_6023 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1490, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1544 'bitselect' 'tmp_6023' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1545 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_51)   --->   "%or_ln42_1771 = or i1 %tmp_6021, i1 %icmp_ln42_1614" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1545 'or' 'or_ln42_1771' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1546 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_51)   --->   "%and_ln42_1818 = and i1 %or_ln42_1771, i1 %tmp_6022" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1546 'and' 'and_ln42_1818' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1547 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_51)   --->   "%zext_ln42_1605 = zext i1 %and_ln42_1818" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1547 'zext' 'zext_ln42_1605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1548 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_51 = add i16 %trunc_ln42_1614, i16 %zext_ln42_1605" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1548 'add' 'add_ln42_51' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1549 [1/1] (0.00ns)   --->   "%tmp_6024 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_51, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1549 'bitselect' 'tmp_6024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1550 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1819)   --->   "%xor_ln42_255 = xor i1 %tmp_6024, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1550 'xor' 'xor_ln42_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1551 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1819 = and i1 %tmp_6023, i1 %xor_ln42_255" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1551 'and' 'and_ln42_1819' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1552 [1/1] (0.12ns)   --->   "%xor_ln42_256 = xor i1 %tmp_6020, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1552 'xor' 'xor_ln42_256' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1553 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1820)   --->   "%select_ln42_204 = select i1 %and_ln42_1819, i1 %tmp_6020, i1 %xor_ln42_256" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1553 'select' 'select_ln42_204' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1554 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_259)   --->   "%select_ln42_205 = select i1 %and_ln42_1819, i1 %xor_ln42_256, i1 %tmp_6020" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1554 'select' 'select_ln42_205' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1555 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_259)   --->   "%xor_ln42_257 = xor i1 %tmp_6023, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1555 'xor' 'xor_ln42_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1556 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_259)   --->   "%or_ln42_1772 = or i1 %tmp_6024, i1 %xor_ln42_257" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1556 'or' 'or_ln42_1772' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1557 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1820)   --->   "%xor_ln42_258 = xor i1 %select_ln42_204, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1557 'xor' 'xor_ln42_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1558 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1820)   --->   "%or_ln42_1773 = or i1 %tmp_6024, i1 %xor_ln42_258" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1558 'or' 'or_ln42_1773' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1559 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1820 = and i1 %or_ln42_1773, i1 %xor_ln42_256" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1559 'and' 'and_ln42_1820' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1560 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_259)   --->   "%and_ln42_1821 = and i1 %tmp_6024, i1 %select_ln42_205" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1560 'and' 'and_ln42_1821' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1561 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_259 = xor i1 %and_ln42_1821, i1 %or_ln42_1772" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1561 'xor' 'xor_ln42_259' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1562 [1/1] (0.00ns) (grouped into LUT with out node mult_1488)   --->   "%and_ln42_1822 = and i1 %xor_ln42_259, i1 %tmp_6020" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1562 'and' 'and_ln42_1822' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1563 [1/1] (0.00ns) (grouped into LUT with out node mult_1488)   --->   "%select_ln42_206 = select i1 %and_ln42_1820, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1563 'select' 'select_ln42_206' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1564 [1/1] (0.00ns) (grouped into LUT with out node mult_1488)   --->   "%or_ln42_1774 = or i1 %and_ln42_1820, i1 %and_ln42_1822" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1564 'or' 'or_ln42_1774' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1565 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1488 = select i1 %or_ln42_1774, i16 %select_ln42_206, i16 %add_ln42_51" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1565 'select' 'mult_1488' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1566 [1/1] (1.94ns)   --->   "%mul_ln73_1491 = mul i32 %conv_i_i_4, i32 4294948954" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1566 'mul' 'mul_ln73_1491' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1567 [1/1] (0.00ns)   --->   "%tmp_6025 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1491, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1567 'bitselect' 'tmp_6025' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1568 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_52)   --->   "%trunc_ln42_1615 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1491, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1568 'partselect' 'trunc_ln42_1615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1569 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_52)   --->   "%tmp_6026 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1491, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1569 'bitselect' 'tmp_6026' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1570 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_52)   --->   "%tmp_6027 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1491, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1570 'bitselect' 'tmp_6027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1571 [1/1] (0.00ns)   --->   "%trunc_ln42_2532 = trunc i32 %mul_ln73_1491" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1571 'trunc' 'trunc_ln42_2532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1572 [1/1] (0.76ns)   --->   "%icmp_ln42_1615 = icmp_ne  i14 %trunc_ln42_2532, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1572 'icmp' 'icmp_ln42_1615' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1573 [1/1] (0.00ns)   --->   "%tmp_6028 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1491, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1573 'bitselect' 'tmp_6028' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1574 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_52)   --->   "%or_ln42_1775 = or i1 %tmp_6026, i1 %icmp_ln42_1615" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1574 'or' 'or_ln42_1775' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1575 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_52)   --->   "%and_ln42_1823 = and i1 %or_ln42_1775, i1 %tmp_6027" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1575 'and' 'and_ln42_1823' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1576 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_52)   --->   "%zext_ln42_1606 = zext i1 %and_ln42_1823" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1576 'zext' 'zext_ln42_1606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1577 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_52 = add i16 %trunc_ln42_1615, i16 %zext_ln42_1606" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1577 'add' 'add_ln42_52' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1578 [1/1] (0.00ns)   --->   "%tmp_6029 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_52, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1578 'bitselect' 'tmp_6029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1579 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1824)   --->   "%xor_ln42_260 = xor i1 %tmp_6029, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1579 'xor' 'xor_ln42_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1580 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1824 = and i1 %tmp_6028, i1 %xor_ln42_260" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1580 'and' 'and_ln42_1824' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1581 [1/1] (0.12ns)   --->   "%xor_ln42_261 = xor i1 %tmp_6025, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1581 'xor' 'xor_ln42_261' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1582 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1825)   --->   "%select_ln42_208 = select i1 %and_ln42_1824, i1 %tmp_6025, i1 %xor_ln42_261" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1582 'select' 'select_ln42_208' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1583 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_264)   --->   "%select_ln42_209 = select i1 %and_ln42_1824, i1 %xor_ln42_261, i1 %tmp_6025" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1583 'select' 'select_ln42_209' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1584 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_264)   --->   "%xor_ln42_262 = xor i1 %tmp_6028, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1584 'xor' 'xor_ln42_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1585 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_264)   --->   "%or_ln42_1776 = or i1 %tmp_6029, i1 %xor_ln42_262" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1585 'or' 'or_ln42_1776' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1586 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1825)   --->   "%xor_ln42_263 = xor i1 %select_ln42_208, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1586 'xor' 'xor_ln42_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1587 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1825)   --->   "%or_ln42_1777 = or i1 %tmp_6029, i1 %xor_ln42_263" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1587 'or' 'or_ln42_1777' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1588 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1825 = and i1 %or_ln42_1777, i1 %xor_ln42_261" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1588 'and' 'and_ln42_1825' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1589 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_264)   --->   "%and_ln42_1826 = and i1 %tmp_6029, i1 %select_ln42_209" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1589 'and' 'and_ln42_1826' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1590 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_264 = xor i1 %and_ln42_1826, i1 %or_ln42_1776" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1590 'xor' 'xor_ln42_264' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1591 [1/1] (0.00ns) (grouped into LUT with out node mult_1489)   --->   "%and_ln42_1827 = and i1 %xor_ln42_264, i1 %tmp_6025" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1591 'and' 'and_ln42_1827' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1592 [1/1] (0.00ns) (grouped into LUT with out node mult_1489)   --->   "%select_ln42_210 = select i1 %and_ln42_1825, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1592 'select' 'select_ln42_210' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1593 [1/1] (0.00ns) (grouped into LUT with out node mult_1489)   --->   "%or_ln42_1778 = or i1 %and_ln42_1825, i1 %and_ln42_1827" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1593 'or' 'or_ln42_1778' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1594 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1489 = select i1 %or_ln42_1778, i16 %select_ln42_210, i16 %add_ln42_52" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1594 'select' 'mult_1489' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1595 [1/1] (1.94ns)   --->   "%mul_ln73_1492 = mul i32 %conv_i_i_4, i32 4294947819" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1595 'mul' 'mul_ln73_1492' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1596 [1/1] (0.00ns)   --->   "%tmp_6030 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1492, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1596 'bitselect' 'tmp_6030' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1597 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_53)   --->   "%trunc_ln42_1616 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1492, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1597 'partselect' 'trunc_ln42_1616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1598 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_53)   --->   "%tmp_6031 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1492, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1598 'bitselect' 'tmp_6031' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1599 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_53)   --->   "%tmp_6032 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1492, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1599 'bitselect' 'tmp_6032' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1600 [1/1] (0.00ns)   --->   "%trunc_ln42_2533 = trunc i32 %mul_ln73_1492" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1600 'trunc' 'trunc_ln42_2533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1601 [1/1] (0.76ns)   --->   "%icmp_ln42_1616 = icmp_ne  i14 %trunc_ln42_2533, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1601 'icmp' 'icmp_ln42_1616' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1602 [1/1] (0.00ns)   --->   "%tmp_6033 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1492, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1602 'bitselect' 'tmp_6033' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1603 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_53)   --->   "%or_ln42_1779 = or i1 %tmp_6031, i1 %icmp_ln42_1616" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1603 'or' 'or_ln42_1779' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1604 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_53)   --->   "%and_ln42_1828 = and i1 %or_ln42_1779, i1 %tmp_6032" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1604 'and' 'and_ln42_1828' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1605 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_53)   --->   "%zext_ln42_1607 = zext i1 %and_ln42_1828" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1605 'zext' 'zext_ln42_1607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1606 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_53 = add i16 %trunc_ln42_1616, i16 %zext_ln42_1607" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1606 'add' 'add_ln42_53' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1607 [1/1] (0.00ns)   --->   "%tmp_6034 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_53, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1607 'bitselect' 'tmp_6034' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1608 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1829)   --->   "%xor_ln42_265 = xor i1 %tmp_6034, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1608 'xor' 'xor_ln42_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1609 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1829 = and i1 %tmp_6033, i1 %xor_ln42_265" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1609 'and' 'and_ln42_1829' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1610 [1/1] (0.12ns)   --->   "%xor_ln42_266 = xor i1 %tmp_6030, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1610 'xor' 'xor_ln42_266' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1611 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1830)   --->   "%select_ln42_212 = select i1 %and_ln42_1829, i1 %tmp_6030, i1 %xor_ln42_266" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1611 'select' 'select_ln42_212' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1612 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_269)   --->   "%select_ln42_213 = select i1 %and_ln42_1829, i1 %xor_ln42_266, i1 %tmp_6030" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1612 'select' 'select_ln42_213' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1613 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_269)   --->   "%xor_ln42_267 = xor i1 %tmp_6033, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1613 'xor' 'xor_ln42_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1614 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_269)   --->   "%or_ln42_1780 = or i1 %tmp_6034, i1 %xor_ln42_267" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1614 'or' 'or_ln42_1780' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1615 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1830)   --->   "%xor_ln42_268 = xor i1 %select_ln42_212, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1615 'xor' 'xor_ln42_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1616 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1830)   --->   "%or_ln42_1781 = or i1 %tmp_6034, i1 %xor_ln42_268" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1616 'or' 'or_ln42_1781' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1617 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1830 = and i1 %or_ln42_1781, i1 %xor_ln42_266" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1617 'and' 'and_ln42_1830' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1618 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_269)   --->   "%and_ln42_1831 = and i1 %tmp_6034, i1 %select_ln42_213" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1618 'and' 'and_ln42_1831' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1619 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_269 = xor i1 %and_ln42_1831, i1 %or_ln42_1780" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1619 'xor' 'xor_ln42_269' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1620 [1/1] (0.00ns) (grouped into LUT with out node mult_1490)   --->   "%and_ln42_1832 = and i1 %xor_ln42_269, i1 %tmp_6030" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1620 'and' 'and_ln42_1832' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1621 [1/1] (0.00ns) (grouped into LUT with out node mult_1490)   --->   "%select_ln42_214 = select i1 %and_ln42_1830, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1621 'select' 'select_ln42_214' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1622 [1/1] (0.00ns) (grouped into LUT with out node mult_1490)   --->   "%or_ln42_1782 = or i1 %and_ln42_1830, i1 %and_ln42_1832" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1622 'or' 'or_ln42_1782' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1623 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1490 = select i1 %or_ln42_1782, i16 %select_ln42_214, i16 %add_ln42_53" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1623 'select' 'mult_1490' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1624 [1/1] (1.94ns)   --->   "%mul_ln73_1493 = mul i32 %conv_i_i_4, i32 4294943229" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1624 'mul' 'mul_ln73_1493' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1625 [1/1] (0.00ns)   --->   "%tmp_6035 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1493, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1625 'bitselect' 'tmp_6035' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1626 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_54)   --->   "%trunc_ln42_1617 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1493, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1626 'partselect' 'trunc_ln42_1617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1627 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_54)   --->   "%tmp_6036 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1493, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1627 'bitselect' 'tmp_6036' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1628 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_54)   --->   "%tmp_6037 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1493, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1628 'bitselect' 'tmp_6037' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1629 [1/1] (0.00ns)   --->   "%trunc_ln42_2534 = trunc i32 %mul_ln73_1493" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1629 'trunc' 'trunc_ln42_2534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1630 [1/1] (0.76ns)   --->   "%icmp_ln42_1617 = icmp_ne  i14 %trunc_ln42_2534, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1630 'icmp' 'icmp_ln42_1617' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1631 [1/1] (0.00ns)   --->   "%tmp_6038 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1493, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1631 'bitselect' 'tmp_6038' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1632 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_54)   --->   "%or_ln42_1783 = or i1 %tmp_6036, i1 %icmp_ln42_1617" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1632 'or' 'or_ln42_1783' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1633 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_54)   --->   "%and_ln42_1833 = and i1 %or_ln42_1783, i1 %tmp_6037" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1633 'and' 'and_ln42_1833' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1634 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_54)   --->   "%zext_ln42_1608 = zext i1 %and_ln42_1833" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1634 'zext' 'zext_ln42_1608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1635 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_54 = add i16 %trunc_ln42_1617, i16 %zext_ln42_1608" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1635 'add' 'add_ln42_54' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1636 [1/1] (0.00ns)   --->   "%tmp_6039 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_54, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1636 'bitselect' 'tmp_6039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1637 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1834)   --->   "%xor_ln42_270 = xor i1 %tmp_6039, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1637 'xor' 'xor_ln42_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1638 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1834 = and i1 %tmp_6038, i1 %xor_ln42_270" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1638 'and' 'and_ln42_1834' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1639 [1/1] (0.12ns)   --->   "%xor_ln42_271 = xor i1 %tmp_6035, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1639 'xor' 'xor_ln42_271' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1640 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1835)   --->   "%select_ln42_216 = select i1 %and_ln42_1834, i1 %tmp_6035, i1 %xor_ln42_271" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1640 'select' 'select_ln42_216' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1641 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_274)   --->   "%select_ln42_217 = select i1 %and_ln42_1834, i1 %xor_ln42_271, i1 %tmp_6035" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1641 'select' 'select_ln42_217' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1642 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_274)   --->   "%xor_ln42_272 = xor i1 %tmp_6038, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1642 'xor' 'xor_ln42_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1643 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_274)   --->   "%or_ln42_1784 = or i1 %tmp_6039, i1 %xor_ln42_272" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1643 'or' 'or_ln42_1784' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1644 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1835)   --->   "%xor_ln42_273 = xor i1 %select_ln42_216, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1644 'xor' 'xor_ln42_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1645 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1835)   --->   "%or_ln42_1785 = or i1 %tmp_6039, i1 %xor_ln42_273" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1645 'or' 'or_ln42_1785' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1646 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1835 = and i1 %or_ln42_1785, i1 %xor_ln42_271" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1646 'and' 'and_ln42_1835' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1647 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_274)   --->   "%and_ln42_1836 = and i1 %tmp_6039, i1 %select_ln42_217" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1647 'and' 'and_ln42_1836' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1648 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_274 = xor i1 %and_ln42_1836, i1 %or_ln42_1784" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1648 'xor' 'xor_ln42_274' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1649 [1/1] (0.00ns) (grouped into LUT with out node mult_1491)   --->   "%and_ln42_1837 = and i1 %xor_ln42_274, i1 %tmp_6035" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1649 'and' 'and_ln42_1837' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1650 [1/1] (0.00ns) (grouped into LUT with out node mult_1491)   --->   "%select_ln42_218 = select i1 %and_ln42_1835, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1650 'select' 'select_ln42_218' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1651 [1/1] (0.00ns) (grouped into LUT with out node mult_1491)   --->   "%or_ln42_1786 = or i1 %and_ln42_1835, i1 %and_ln42_1837" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1651 'or' 'or_ln42_1786' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1652 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1491 = select i1 %or_ln42_1786, i16 %select_ln42_218, i16 %add_ln42_54" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1652 'select' 'mult_1491' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1653 [1/1] (1.94ns)   --->   "%mul_ln73_1494 = mul i32 %conv_i_i_4, i32 23065" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1653 'mul' 'mul_ln73_1494' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1654 [1/1] (0.00ns)   --->   "%tmp_6040 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1494, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1654 'bitselect' 'tmp_6040' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1655 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_55)   --->   "%trunc_ln42_1618 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1494, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1655 'partselect' 'trunc_ln42_1618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1656 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_55)   --->   "%tmp_6041 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1494, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1656 'bitselect' 'tmp_6041' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1657 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_55)   --->   "%tmp_6042 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1494, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1657 'bitselect' 'tmp_6042' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1658 [1/1] (0.00ns)   --->   "%trunc_ln42_2535 = trunc i32 %mul_ln73_1494" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1658 'trunc' 'trunc_ln42_2535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1659 [1/1] (0.76ns)   --->   "%icmp_ln42_1618 = icmp_ne  i14 %trunc_ln42_2535, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1659 'icmp' 'icmp_ln42_1618' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1660 [1/1] (0.00ns)   --->   "%tmp_6043 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1494, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1660 'bitselect' 'tmp_6043' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1661 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_55)   --->   "%or_ln42_1787 = or i1 %tmp_6041, i1 %icmp_ln42_1618" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1661 'or' 'or_ln42_1787' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1662 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_55)   --->   "%and_ln42_1838 = and i1 %or_ln42_1787, i1 %tmp_6042" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1662 'and' 'and_ln42_1838' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1663 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_55)   --->   "%zext_ln42_1609 = zext i1 %and_ln42_1838" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1663 'zext' 'zext_ln42_1609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1664 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_55 = add i16 %trunc_ln42_1618, i16 %zext_ln42_1609" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1664 'add' 'add_ln42_55' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1665 [1/1] (0.00ns)   --->   "%tmp_6044 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_55, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1665 'bitselect' 'tmp_6044' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1666 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1839)   --->   "%xor_ln42_275 = xor i1 %tmp_6044, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1666 'xor' 'xor_ln42_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1667 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1839 = and i1 %tmp_6043, i1 %xor_ln42_275" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1667 'and' 'and_ln42_1839' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1668 [1/1] (0.12ns)   --->   "%xor_ln42_276 = xor i1 %tmp_6040, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1668 'xor' 'xor_ln42_276' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1669 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1840)   --->   "%select_ln42_220 = select i1 %and_ln42_1839, i1 %tmp_6040, i1 %xor_ln42_276" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1669 'select' 'select_ln42_220' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1670 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_279)   --->   "%select_ln42_221 = select i1 %and_ln42_1839, i1 %xor_ln42_276, i1 %tmp_6040" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1670 'select' 'select_ln42_221' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1671 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_279)   --->   "%xor_ln42_277 = xor i1 %tmp_6043, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1671 'xor' 'xor_ln42_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1672 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_279)   --->   "%or_ln42_1788 = or i1 %tmp_6044, i1 %xor_ln42_277" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1672 'or' 'or_ln42_1788' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1673 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1840)   --->   "%xor_ln42_278 = xor i1 %select_ln42_220, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1673 'xor' 'xor_ln42_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1674 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1840)   --->   "%or_ln42_1789 = or i1 %tmp_6044, i1 %xor_ln42_278" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1674 'or' 'or_ln42_1789' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1675 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1840 = and i1 %or_ln42_1789, i1 %xor_ln42_276" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1675 'and' 'and_ln42_1840' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1676 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_279)   --->   "%and_ln42_1841 = and i1 %tmp_6044, i1 %select_ln42_221" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1676 'and' 'and_ln42_1841' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1677 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_279 = xor i1 %and_ln42_1841, i1 %or_ln42_1788" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1677 'xor' 'xor_ln42_279' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1678 [1/1] (0.00ns) (grouped into LUT with out node mult_1492)   --->   "%and_ln42_1842 = and i1 %xor_ln42_279, i1 %tmp_6040" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1678 'and' 'and_ln42_1842' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1679 [1/1] (0.00ns) (grouped into LUT with out node mult_1492)   --->   "%select_ln42_222 = select i1 %and_ln42_1840, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1679 'select' 'select_ln42_222' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1680 [1/1] (0.00ns) (grouped into LUT with out node mult_1492)   --->   "%or_ln42_1790 = or i1 %and_ln42_1840, i1 %and_ln42_1842" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1680 'or' 'or_ln42_1790' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1681 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1492 = select i1 %or_ln42_1790, i16 %select_ln42_222, i16 %add_ln42_55" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1681 'select' 'mult_1492' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1682 [1/1] (0.00ns)   --->   "%tmp_953 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 64, i32 79" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1682 'partselect' 'tmp_953' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1683 [1/1] (0.00ns)   --->   "%shl_ln73_40 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_953, i15 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1683 'bitconcatenate' 'shl_ln73_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1684 [1/1] (0.00ns)   --->   "%sext_ln73_6 = sext i31 %shl_ln73_40" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1684 'sext' 'sext_ln73_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1685 [1/1] (0.87ns)   --->   "%sub_ln73_57 = sub i32 %sext_ln73_6, i32 %conv_i_i_4" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1685 'sub' 'sub_ln73_57' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1686 [1/1] (0.00ns)   --->   "%tmp_6045 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_57, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1686 'bitselect' 'tmp_6045' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1687 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_56)   --->   "%trunc_ln42_1619 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %sub_ln73_57, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1687 'partselect' 'trunc_ln42_1619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1688 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_56)   --->   "%tmp_6046 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_57, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1688 'bitselect' 'tmp_6046' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1689 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_56)   --->   "%tmp_6047 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_57, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1689 'bitselect' 'tmp_6047' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1690 [1/1] (0.00ns)   --->   "%trunc_ln42_2536 = trunc i32 %sub_ln73_57" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1690 'trunc' 'trunc_ln42_2536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1691 [1/1] (0.76ns)   --->   "%icmp_ln42_1619 = icmp_ne  i14 %trunc_ln42_2536, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1691 'icmp' 'icmp_ln42_1619' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1692 [1/1] (0.00ns)   --->   "%tmp_6048 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_57, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1692 'bitselect' 'tmp_6048' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1693 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_56)   --->   "%or_ln42_1791 = or i1 %tmp_6046, i1 %icmp_ln42_1619" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1693 'or' 'or_ln42_1791' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1694 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_56)   --->   "%and_ln42_1843 = and i1 %or_ln42_1791, i1 %tmp_6047" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1694 'and' 'and_ln42_1843' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1695 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_56)   --->   "%zext_ln42_1610 = zext i1 %and_ln42_1843" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1695 'zext' 'zext_ln42_1610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1696 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_56 = add i16 %trunc_ln42_1619, i16 %zext_ln42_1610" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1696 'add' 'add_ln42_56' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1697 [1/1] (0.00ns)   --->   "%tmp_6049 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_56, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1697 'bitselect' 'tmp_6049' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1698 [1/1] (0.12ns)   --->   "%xor_ln42_280 = xor i1 %tmp_6049, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1698 'xor' 'xor_ln42_280' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1699 [1/1] (0.12ns)   --->   "%and_ln42_1844 = and i1 %tmp_6048, i1 %xor_ln42_280" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1699 'and' 'and_ln42_1844' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1700 [1/1] (0.12ns)   --->   "%xor_ln42_281 = xor i1 %tmp_6045, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1700 'xor' 'xor_ln42_281' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1701 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1845)   --->   "%select_ln42_224 = select i1 %and_ln42_1844, i1 %tmp_6045, i1 %xor_ln42_281" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1701 'select' 'select_ln42_224' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1702 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1846)   --->   "%select_ln42_225 = select i1 %and_ln42_1844, i1 %xor_ln42_281, i1 %tmp_6045" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1702 'select' 'select_ln42_225' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1703 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1846)   --->   "%xor_ln42_282 = xor i1 %tmp_6048, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1703 'xor' 'xor_ln42_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1704 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1846)   --->   "%or_ln42_1792 = or i1 %tmp_6049, i1 %xor_ln42_282" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1704 'or' 'or_ln42_1792' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1705 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1845)   --->   "%xor_ln42_283 = xor i1 %select_ln42_224, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1705 'xor' 'xor_ln42_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1706 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1845)   --->   "%or_ln42_1793 = or i1 %tmp_6049, i1 %xor_ln42_283" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1706 'or' 'or_ln42_1793' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1707 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1845 = and i1 %or_ln42_1793, i1 %xor_ln42_281" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1707 'and' 'and_ln42_1845' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1708 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1846)   --->   "%xor_ln42_284 = xor i1 %select_ln42_225, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1708 'xor' 'xor_ln42_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1709 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1846)   --->   "%or_ln42_1794 = or i1 %xor_ln42_280, i1 %xor_ln42_284" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1709 'or' 'or_ln42_1794' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1710 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1846 = and i1 %or_ln42_1792, i1 %or_ln42_1794" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1710 'and' 'and_ln42_1846' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1711 [1/1] (0.00ns) (grouped into LUT with out node mult_1493)   --->   "%and_ln42_1847 = and i1 %and_ln42_1846, i1 %tmp_6045" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1711 'and' 'and_ln42_1847' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1712 [1/1] (0.00ns) (grouped into LUT with out node mult_1493)   --->   "%select_ln42_226 = select i1 %and_ln42_1845, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1712 'select' 'select_ln42_226' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1713 [1/1] (0.00ns) (grouped into LUT with out node mult_1493)   --->   "%or_ln42_1795 = or i1 %and_ln42_1845, i1 %and_ln42_1847" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1713 'or' 'or_ln42_1795' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1714 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1493 = select i1 %or_ln42_1795, i16 %select_ln42_226, i16 %add_ln42_56" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1714 'select' 'mult_1493' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1715 [1/1] (1.94ns)   --->   "%mul_ln73_1495 = mul i31 %sext_ln70_8, i31 2147469276" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1715 'mul' 'mul_ln73_1495' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1716 [1/1] (0.00ns)   --->   "%tmp_6050 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1495, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1716 'bitselect' 'tmp_6050' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1717 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_57)   --->   "%trunc_ln42_1620 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1495, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1717 'partselect' 'trunc_ln42_1620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1718 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_57)   --->   "%tmp_6051 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1495, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1718 'bitselect' 'tmp_6051' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1719 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_57)   --->   "%tmp_6052 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1495, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1719 'bitselect' 'tmp_6052' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1720 [1/1] (0.00ns)   --->   "%trunc_ln42_2537 = trunc i31 %mul_ln73_1495" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1720 'trunc' 'trunc_ln42_2537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1721 [1/1] (0.76ns)   --->   "%icmp_ln42_1620 = icmp_ne  i14 %trunc_ln42_2537, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1721 'icmp' 'icmp_ln42_1620' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1722 [1/1] (0.00ns)   --->   "%tmp_6053 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1495, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1722 'bitselect' 'tmp_6053' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1723 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_57)   --->   "%or_ln42_1796 = or i1 %tmp_6051, i1 %icmp_ln42_1620" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1723 'or' 'or_ln42_1796' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1724 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_57)   --->   "%and_ln42_1848 = and i1 %or_ln42_1796, i1 %tmp_6052" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1724 'and' 'and_ln42_1848' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1725 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_57)   --->   "%zext_ln42_1611 = zext i1 %and_ln42_1848" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1725 'zext' 'zext_ln42_1611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1726 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_57 = add i16 %trunc_ln42_1620, i16 %zext_ln42_1611" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1726 'add' 'add_ln42_57' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1727 [1/1] (0.00ns)   --->   "%tmp_6054 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_57, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1727 'bitselect' 'tmp_6054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1728 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1849)   --->   "%xor_ln42_285 = xor i1 %tmp_6054, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1728 'xor' 'xor_ln42_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1729 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1849 = and i1 %tmp_6053, i1 %xor_ln42_285" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1729 'and' 'and_ln42_1849' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1730 [1/1] (0.12ns)   --->   "%xor_ln42_286 = xor i1 %tmp_6050, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1730 'xor' 'xor_ln42_286' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1731 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1850)   --->   "%select_ln42_228 = select i1 %and_ln42_1849, i1 %tmp_6050, i1 %xor_ln42_286" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1731 'select' 'select_ln42_228' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1732 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_289)   --->   "%select_ln42_229 = select i1 %and_ln42_1849, i1 %xor_ln42_286, i1 %tmp_6050" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1732 'select' 'select_ln42_229' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1733 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_289)   --->   "%xor_ln42_287 = xor i1 %tmp_6053, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1733 'xor' 'xor_ln42_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1734 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_289)   --->   "%or_ln42_1797 = or i1 %tmp_6054, i1 %xor_ln42_287" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1734 'or' 'or_ln42_1797' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1735 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1850)   --->   "%xor_ln42_288 = xor i1 %select_ln42_228, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1735 'xor' 'xor_ln42_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1736 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1850)   --->   "%or_ln42_1798 = or i1 %tmp_6054, i1 %xor_ln42_288" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1736 'or' 'or_ln42_1798' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1737 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1850 = and i1 %or_ln42_1798, i1 %xor_ln42_286" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1737 'and' 'and_ln42_1850' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1738 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_289)   --->   "%and_ln42_1851 = and i1 %tmp_6054, i1 %select_ln42_229" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1738 'and' 'and_ln42_1851' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1739 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_289 = xor i1 %and_ln42_1851, i1 %or_ln42_1797" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1739 'xor' 'xor_ln42_289' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1740 [1/1] (0.00ns) (grouped into LUT with out node mult_1494)   --->   "%and_ln42_1852 = and i1 %xor_ln42_289, i1 %tmp_6050" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1740 'and' 'and_ln42_1852' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1741 [1/1] (0.00ns) (grouped into LUT with out node mult_1494)   --->   "%select_ln42_230 = select i1 %and_ln42_1850, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1741 'select' 'select_ln42_230' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1742 [1/1] (0.00ns) (grouped into LUT with out node mult_1494)   --->   "%or_ln42_1799 = or i1 %and_ln42_1850, i1 %and_ln42_1852" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1742 'or' 'or_ln42_1799' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1743 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1494 = select i1 %or_ln42_1799, i16 %select_ln42_230, i16 %add_ln42_57" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1743 'select' 'mult_1494' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1744 [1/1] (1.94ns)   --->   "%mul_ln73_1496 = mul i30 %sext_ln70_7, i30 6558" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1744 'mul' 'mul_ln73_1496' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1745 [1/1] (0.00ns)   --->   "%tmp_6055 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1496, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1745 'bitselect' 'tmp_6055' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1746 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_58)   --->   "%trunc_ln42_2538 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln73_1496, i32 15, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1746 'partselect' 'trunc_ln42_2538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1747 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_58)   --->   "%sext_ln42_763 = sext i15 %trunc_ln42_2538" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1747 'sext' 'sext_ln42_763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1748 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_58)   --->   "%tmp_6056 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1496, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1748 'bitselect' 'tmp_6056' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1749 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_58)   --->   "%tmp_6057 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1496, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1749 'bitselect' 'tmp_6057' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1750 [1/1] (0.00ns)   --->   "%trunc_ln42_2539 = trunc i30 %mul_ln73_1496" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1750 'trunc' 'trunc_ln42_2539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1751 [1/1] (0.76ns)   --->   "%icmp_ln42_1621 = icmp_ne  i14 %trunc_ln42_2539, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1751 'icmp' 'icmp_ln42_1621' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1752 [1/1] (0.00ns)   --->   "%tmp_6058 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1496, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1752 'bitselect' 'tmp_6058' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1753 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_58)   --->   "%or_ln42_1800 = or i1 %tmp_6056, i1 %icmp_ln42_1621" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1753 'or' 'or_ln42_1800' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1754 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_58)   --->   "%and_ln42_1853 = and i1 %or_ln42_1800, i1 %tmp_6057" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1754 'and' 'and_ln42_1853' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1755 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_58)   --->   "%zext_ln42_1612 = zext i1 %and_ln42_1853" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1755 'zext' 'zext_ln42_1612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1756 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln42_58 = add i16 %sext_ln42_763, i16 %zext_ln42_1612" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1756 'add' 'add_ln42_58' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1757 [1/1] (0.00ns)   --->   "%tmp_6059 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_58, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1757 'bitselect' 'tmp_6059' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1758 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1854)   --->   "%xor_ln42_290 = xor i1 %tmp_6059, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1758 'xor' 'xor_ln42_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1759 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1854 = and i1 %tmp_6058, i1 %xor_ln42_290" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1759 'and' 'and_ln42_1854' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1760 [1/1] (0.12ns)   --->   "%xor_ln42_291 = xor i1 %tmp_6055, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1760 'xor' 'xor_ln42_291' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1761 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1855)   --->   "%select_ln42_232 = select i1 %and_ln42_1854, i1 %tmp_6055, i1 %xor_ln42_291" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1761 'select' 'select_ln42_232' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1762 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_294)   --->   "%select_ln42_233 = select i1 %and_ln42_1854, i1 %xor_ln42_291, i1 %tmp_6055" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1762 'select' 'select_ln42_233' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1763 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_294)   --->   "%xor_ln42_292 = xor i1 %tmp_6058, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1763 'xor' 'xor_ln42_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1764 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_294)   --->   "%or_ln42_1801 = or i1 %tmp_6059, i1 %xor_ln42_292" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1764 'or' 'or_ln42_1801' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1765 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1855)   --->   "%xor_ln42_293 = xor i1 %select_ln42_232, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1765 'xor' 'xor_ln42_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1766 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1855)   --->   "%or_ln42_1802 = or i1 %tmp_6059, i1 %xor_ln42_293" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1766 'or' 'or_ln42_1802' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1767 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1855 = and i1 %or_ln42_1802, i1 %xor_ln42_291" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1767 'and' 'and_ln42_1855' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1768 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_294)   --->   "%and_ln42_1856 = and i1 %tmp_6059, i1 %select_ln42_233" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1768 'and' 'and_ln42_1856' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1769 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_294 = xor i1 %and_ln42_1856, i1 %or_ln42_1801" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1769 'xor' 'xor_ln42_294' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1770 [1/1] (0.00ns) (grouped into LUT with out node mult_1495)   --->   "%and_ln42_1857 = and i1 %xor_ln42_294, i1 %tmp_6055" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1770 'and' 'and_ln42_1857' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1771 [1/1] (0.00ns) (grouped into LUT with out node mult_1495)   --->   "%select_ln42_234 = select i1 %and_ln42_1855, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1771 'select' 'select_ln42_234' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1772 [1/1] (0.00ns) (grouped into LUT with out node mult_1495)   --->   "%or_ln42_1803 = or i1 %and_ln42_1855, i1 %and_ln42_1857" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1772 'or' 'or_ln42_1803' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1773 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1495 = select i1 %or_ln42_1803, i16 %select_ln42_234, i16 %add_ln42_58" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1773 'select' 'mult_1495' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1774 [1/1] (1.94ns)   --->   "%mul_ln73_1497 = mul i30 %sext_ln70_7, i30 1073736381" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1774 'mul' 'mul_ln73_1497' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1775 [1/1] (0.00ns)   --->   "%tmp_6060 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1497, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1775 'bitselect' 'tmp_6060' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1776 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_59)   --->   "%trunc_ln42_2540 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln73_1497, i32 15, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1776 'partselect' 'trunc_ln42_2540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1777 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_59)   --->   "%sext_ln42_764 = sext i15 %trunc_ln42_2540" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1777 'sext' 'sext_ln42_764' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1778 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_59)   --->   "%tmp_6061 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1497, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1778 'bitselect' 'tmp_6061' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1779 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_59)   --->   "%tmp_6062 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1497, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1779 'bitselect' 'tmp_6062' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1780 [1/1] (0.00ns)   --->   "%trunc_ln42_2541 = trunc i30 %mul_ln73_1497" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1780 'trunc' 'trunc_ln42_2541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1781 [1/1] (0.76ns)   --->   "%icmp_ln42_1622 = icmp_ne  i14 %trunc_ln42_2541, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1781 'icmp' 'icmp_ln42_1622' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1782 [1/1] (0.00ns)   --->   "%tmp_6063 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1497, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1782 'bitselect' 'tmp_6063' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1783 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_59)   --->   "%or_ln42_1804 = or i1 %tmp_6061, i1 %icmp_ln42_1622" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1783 'or' 'or_ln42_1804' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1784 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_59)   --->   "%and_ln42_1858 = and i1 %or_ln42_1804, i1 %tmp_6062" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1784 'and' 'and_ln42_1858' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1785 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_59)   --->   "%zext_ln42_1613 = zext i1 %and_ln42_1858" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1785 'zext' 'zext_ln42_1613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1786 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln42_59 = add i16 %sext_ln42_764, i16 %zext_ln42_1613" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1786 'add' 'add_ln42_59' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1787 [1/1] (0.00ns)   --->   "%tmp_6064 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_59, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1787 'bitselect' 'tmp_6064' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1788 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1859)   --->   "%xor_ln42_295 = xor i1 %tmp_6064, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1788 'xor' 'xor_ln42_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1789 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1859 = and i1 %tmp_6063, i1 %xor_ln42_295" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1789 'and' 'and_ln42_1859' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1790 [1/1] (0.12ns)   --->   "%xor_ln42_296 = xor i1 %tmp_6060, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1790 'xor' 'xor_ln42_296' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1791 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1860)   --->   "%select_ln42_236 = select i1 %and_ln42_1859, i1 %tmp_6060, i1 %xor_ln42_296" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1791 'select' 'select_ln42_236' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1792 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_299)   --->   "%select_ln42_237 = select i1 %and_ln42_1859, i1 %xor_ln42_296, i1 %tmp_6060" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1792 'select' 'select_ln42_237' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1793 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_299)   --->   "%xor_ln42_297 = xor i1 %tmp_6063, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1793 'xor' 'xor_ln42_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1794 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_299)   --->   "%or_ln42_1805 = or i1 %tmp_6064, i1 %xor_ln42_297" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1794 'or' 'or_ln42_1805' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1795 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1860)   --->   "%xor_ln42_298 = xor i1 %select_ln42_236, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1795 'xor' 'xor_ln42_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1796 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1860)   --->   "%or_ln42_1806 = or i1 %tmp_6064, i1 %xor_ln42_298" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1796 'or' 'or_ln42_1806' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1797 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1860 = and i1 %or_ln42_1806, i1 %xor_ln42_296" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1797 'and' 'and_ln42_1860' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1798 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_299)   --->   "%and_ln42_1861 = and i1 %tmp_6064, i1 %select_ln42_237" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1798 'and' 'and_ln42_1861' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1799 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_299 = xor i1 %and_ln42_1861, i1 %or_ln42_1805" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1799 'xor' 'xor_ln42_299' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1800 [1/1] (0.00ns) (grouped into LUT with out node mult_1496)   --->   "%and_ln42_1862 = and i1 %xor_ln42_299, i1 %tmp_6060" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1800 'and' 'and_ln42_1862' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1801 [1/1] (0.00ns) (grouped into LUT with out node mult_1496)   --->   "%select_ln42_238 = select i1 %and_ln42_1860, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1801 'select' 'select_ln42_238' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1802 [1/1] (0.00ns) (grouped into LUT with out node mult_1496)   --->   "%or_ln42_1807 = or i1 %and_ln42_1860, i1 %and_ln42_1862" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1802 'or' 'or_ln42_1807' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1803 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1496 = select i1 %or_ln42_1807, i16 %select_ln42_238, i16 %add_ln42_59" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1803 'select' 'mult_1496' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1804 [1/1] (1.94ns)   --->   "%mul_ln73_1498 = mul i32 %conv_i_i_4, i32 30419" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1804 'mul' 'mul_ln73_1498' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1805 [1/1] (0.00ns)   --->   "%tmp_6065 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1498, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1805 'bitselect' 'tmp_6065' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1806 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_60)   --->   "%trunc_ln42_1623 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1498, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1806 'partselect' 'trunc_ln42_1623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1807 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_60)   --->   "%tmp_6066 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1498, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1807 'bitselect' 'tmp_6066' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1808 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_60)   --->   "%tmp_6067 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1498, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1808 'bitselect' 'tmp_6067' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1809 [1/1] (0.00ns)   --->   "%trunc_ln42_2542 = trunc i32 %mul_ln73_1498" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1809 'trunc' 'trunc_ln42_2542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1810 [1/1] (0.76ns)   --->   "%icmp_ln42_1623 = icmp_ne  i14 %trunc_ln42_2542, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1810 'icmp' 'icmp_ln42_1623' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1811 [1/1] (0.00ns)   --->   "%tmp_6068 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1498, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1811 'bitselect' 'tmp_6068' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1812 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_60)   --->   "%or_ln42_1808 = or i1 %tmp_6066, i1 %icmp_ln42_1623" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1812 'or' 'or_ln42_1808' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1813 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_60)   --->   "%and_ln42_1863 = and i1 %or_ln42_1808, i1 %tmp_6067" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1813 'and' 'and_ln42_1863' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1814 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_60)   --->   "%zext_ln42_1614 = zext i1 %and_ln42_1863" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1814 'zext' 'zext_ln42_1614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1815 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_60 = add i16 %trunc_ln42_1623, i16 %zext_ln42_1614" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1815 'add' 'add_ln42_60' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1816 [1/1] (0.00ns)   --->   "%tmp_6069 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_60, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1816 'bitselect' 'tmp_6069' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1817 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1864)   --->   "%xor_ln42_300 = xor i1 %tmp_6069, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1817 'xor' 'xor_ln42_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1818 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1864 = and i1 %tmp_6068, i1 %xor_ln42_300" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1818 'and' 'and_ln42_1864' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1819 [1/1] (0.12ns)   --->   "%xor_ln42_301 = xor i1 %tmp_6065, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1819 'xor' 'xor_ln42_301' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1820 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1865)   --->   "%select_ln42_240 = select i1 %and_ln42_1864, i1 %tmp_6065, i1 %xor_ln42_301" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1820 'select' 'select_ln42_240' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1821 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_304)   --->   "%select_ln42_241 = select i1 %and_ln42_1864, i1 %xor_ln42_301, i1 %tmp_6065" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1821 'select' 'select_ln42_241' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1822 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_304)   --->   "%xor_ln42_302 = xor i1 %tmp_6068, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1822 'xor' 'xor_ln42_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1823 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_304)   --->   "%or_ln42_1809 = or i1 %tmp_6069, i1 %xor_ln42_302" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1823 'or' 'or_ln42_1809' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1824 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1865)   --->   "%xor_ln42_303 = xor i1 %select_ln42_240, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1824 'xor' 'xor_ln42_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1825 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1865)   --->   "%or_ln42_1810 = or i1 %tmp_6069, i1 %xor_ln42_303" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1825 'or' 'or_ln42_1810' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1826 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1865 = and i1 %or_ln42_1810, i1 %xor_ln42_301" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1826 'and' 'and_ln42_1865' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1827 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_304)   --->   "%and_ln42_1866 = and i1 %tmp_6069, i1 %select_ln42_241" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1827 'and' 'and_ln42_1866' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1828 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_304 = xor i1 %and_ln42_1866, i1 %or_ln42_1809" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1828 'xor' 'xor_ln42_304' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1829 [1/1] (0.00ns) (grouped into LUT with out node mult_1497)   --->   "%and_ln42_1867 = and i1 %xor_ln42_304, i1 %tmp_6065" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1829 'and' 'and_ln42_1867' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1830 [1/1] (0.00ns) (grouped into LUT with out node mult_1497)   --->   "%select_ln42_242 = select i1 %and_ln42_1865, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1830 'select' 'select_ln42_242' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1831 [1/1] (0.00ns) (grouped into LUT with out node mult_1497)   --->   "%or_ln42_1811 = or i1 %and_ln42_1865, i1 %and_ln42_1867" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1831 'or' 'or_ln42_1811' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1832 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1497 = select i1 %or_ln42_1811, i16 %select_ln42_242, i16 %add_ln42_60" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1832 'select' 'mult_1497' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1833 [1/1] (1.94ns)   --->   "%mul_ln73_1499 = mul i30 %sext_ln70_7, i30 1073736644" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1833 'mul' 'mul_ln73_1499' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1834 [1/1] (0.00ns)   --->   "%tmp_6070 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1499, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1834 'bitselect' 'tmp_6070' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1835 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_61)   --->   "%trunc_ln42_2543 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln73_1499, i32 15, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1835 'partselect' 'trunc_ln42_2543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1836 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_61)   --->   "%sext_ln42_765 = sext i15 %trunc_ln42_2543" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1836 'sext' 'sext_ln42_765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1837 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_61)   --->   "%tmp_6071 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1499, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1837 'bitselect' 'tmp_6071' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1838 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_61)   --->   "%tmp_6072 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1499, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1838 'bitselect' 'tmp_6072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1839 [1/1] (0.00ns)   --->   "%trunc_ln42_2544 = trunc i30 %mul_ln73_1499" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1839 'trunc' 'trunc_ln42_2544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1840 [1/1] (0.76ns)   --->   "%icmp_ln42_1624 = icmp_ne  i14 %trunc_ln42_2544, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1840 'icmp' 'icmp_ln42_1624' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1841 [1/1] (0.00ns)   --->   "%tmp_6073 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1499, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1841 'bitselect' 'tmp_6073' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1842 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_61)   --->   "%or_ln42_1812 = or i1 %tmp_6071, i1 %icmp_ln42_1624" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1842 'or' 'or_ln42_1812' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1843 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_61)   --->   "%and_ln42_1868 = and i1 %or_ln42_1812, i1 %tmp_6072" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1843 'and' 'and_ln42_1868' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1844 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_61)   --->   "%zext_ln42_1615 = zext i1 %and_ln42_1868" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1844 'zext' 'zext_ln42_1615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1845 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln42_61 = add i16 %sext_ln42_765, i16 %zext_ln42_1615" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1845 'add' 'add_ln42_61' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1846 [1/1] (0.00ns)   --->   "%tmp_6074 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_61, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1846 'bitselect' 'tmp_6074' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1847 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1869)   --->   "%xor_ln42_305 = xor i1 %tmp_6074, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1847 'xor' 'xor_ln42_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1848 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1869 = and i1 %tmp_6073, i1 %xor_ln42_305" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1848 'and' 'and_ln42_1869' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1849 [1/1] (0.12ns)   --->   "%xor_ln42_306 = xor i1 %tmp_6070, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1849 'xor' 'xor_ln42_306' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1850 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1870)   --->   "%select_ln42_244 = select i1 %and_ln42_1869, i1 %tmp_6070, i1 %xor_ln42_306" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1850 'select' 'select_ln42_244' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1851 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_309)   --->   "%select_ln42_245 = select i1 %and_ln42_1869, i1 %xor_ln42_306, i1 %tmp_6070" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1851 'select' 'select_ln42_245' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1852 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_309)   --->   "%xor_ln42_307 = xor i1 %tmp_6073, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1852 'xor' 'xor_ln42_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1853 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_309)   --->   "%or_ln42_1813 = or i1 %tmp_6074, i1 %xor_ln42_307" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1853 'or' 'or_ln42_1813' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1854 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1870)   --->   "%xor_ln42_308 = xor i1 %select_ln42_244, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1854 'xor' 'xor_ln42_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1855 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1870)   --->   "%or_ln42_1814 = or i1 %tmp_6074, i1 %xor_ln42_308" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1855 'or' 'or_ln42_1814' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1856 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1870 = and i1 %or_ln42_1814, i1 %xor_ln42_306" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1856 'and' 'and_ln42_1870' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1857 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_309)   --->   "%and_ln42_1871 = and i1 %tmp_6074, i1 %select_ln42_245" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1857 'and' 'and_ln42_1871' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1858 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_309 = xor i1 %and_ln42_1871, i1 %or_ln42_1813" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1858 'xor' 'xor_ln42_309' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1859 [1/1] (0.00ns) (grouped into LUT with out node mult_1498)   --->   "%and_ln42_1872 = and i1 %xor_ln42_309, i1 %tmp_6070" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1859 'and' 'and_ln42_1872' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1860 [1/1] (0.00ns) (grouped into LUT with out node mult_1498)   --->   "%select_ln42_246 = select i1 %and_ln42_1870, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1860 'select' 'select_ln42_246' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1861 [1/1] (0.00ns) (grouped into LUT with out node mult_1498)   --->   "%or_ln42_1815 = or i1 %and_ln42_1870, i1 %and_ln42_1872" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1861 'or' 'or_ln42_1815' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1862 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1498 = select i1 %or_ln42_1815, i16 %select_ln42_246, i16 %add_ln42_61" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1862 'select' 'mult_1498' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1863 [1/1] (1.94ns)   --->   "%mul_ln73_1500 = mul i31 %sext_ln70_8, i31 2147471115" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1863 'mul' 'mul_ln73_1500' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1864 [1/1] (0.00ns)   --->   "%tmp_6075 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1500, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1864 'bitselect' 'tmp_6075' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1865 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_62)   --->   "%trunc_ln42_1625 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1500, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1865 'partselect' 'trunc_ln42_1625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1866 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_62)   --->   "%tmp_6076 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1500, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1866 'bitselect' 'tmp_6076' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1867 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_62)   --->   "%tmp_6077 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1500, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1867 'bitselect' 'tmp_6077' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1868 [1/1] (0.00ns)   --->   "%trunc_ln42_2545 = trunc i31 %mul_ln73_1500" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1868 'trunc' 'trunc_ln42_2545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1869 [1/1] (0.76ns)   --->   "%icmp_ln42_1625 = icmp_ne  i14 %trunc_ln42_2545, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1869 'icmp' 'icmp_ln42_1625' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1870 [1/1] (0.00ns)   --->   "%tmp_6078 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1500, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1870 'bitselect' 'tmp_6078' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1871 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_62)   --->   "%or_ln42_1816 = or i1 %tmp_6076, i1 %icmp_ln42_1625" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1871 'or' 'or_ln42_1816' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1872 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_62)   --->   "%and_ln42_1873 = and i1 %or_ln42_1816, i1 %tmp_6077" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1872 'and' 'and_ln42_1873' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1873 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_62)   --->   "%zext_ln42_1616 = zext i1 %and_ln42_1873" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1873 'zext' 'zext_ln42_1616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1874 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_62 = add i16 %trunc_ln42_1625, i16 %zext_ln42_1616" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1874 'add' 'add_ln42_62' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1875 [1/1] (0.00ns)   --->   "%tmp_6079 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_62, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1875 'bitselect' 'tmp_6079' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1876 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1874)   --->   "%xor_ln42_310 = xor i1 %tmp_6079, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1876 'xor' 'xor_ln42_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1877 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1874 = and i1 %tmp_6078, i1 %xor_ln42_310" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1877 'and' 'and_ln42_1874' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1878 [1/1] (0.12ns)   --->   "%xor_ln42_311 = xor i1 %tmp_6075, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1878 'xor' 'xor_ln42_311' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1879 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1875)   --->   "%select_ln42_248 = select i1 %and_ln42_1874, i1 %tmp_6075, i1 %xor_ln42_311" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1879 'select' 'select_ln42_248' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1880 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_314)   --->   "%select_ln42_249 = select i1 %and_ln42_1874, i1 %xor_ln42_311, i1 %tmp_6075" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1880 'select' 'select_ln42_249' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1881 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_314)   --->   "%xor_ln42_312 = xor i1 %tmp_6078, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1881 'xor' 'xor_ln42_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1882 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_314)   --->   "%or_ln42_1817 = or i1 %tmp_6079, i1 %xor_ln42_312" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1882 'or' 'or_ln42_1817' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1883 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1875)   --->   "%xor_ln42_313 = xor i1 %select_ln42_248, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1883 'xor' 'xor_ln42_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1884 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1875)   --->   "%or_ln42_1818 = or i1 %tmp_6079, i1 %xor_ln42_313" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1884 'or' 'or_ln42_1818' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1885 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1875 = and i1 %or_ln42_1818, i1 %xor_ln42_311" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1885 'and' 'and_ln42_1875' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1886 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_314)   --->   "%and_ln42_1876 = and i1 %tmp_6079, i1 %select_ln42_249" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1886 'and' 'and_ln42_1876' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1887 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_314 = xor i1 %and_ln42_1876, i1 %or_ln42_1817" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1887 'xor' 'xor_ln42_314' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1888 [1/1] (0.00ns) (grouped into LUT with out node mult_1499)   --->   "%and_ln42_1877 = and i1 %xor_ln42_314, i1 %tmp_6075" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1888 'and' 'and_ln42_1877' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1889 [1/1] (0.00ns) (grouped into LUT with out node mult_1499)   --->   "%select_ln42_250 = select i1 %and_ln42_1875, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1889 'select' 'select_ln42_250' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1890 [1/1] (0.00ns) (grouped into LUT with out node mult_1499)   --->   "%or_ln42_1819 = or i1 %and_ln42_1875, i1 %and_ln42_1877" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1890 'or' 'or_ln42_1819' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1891 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1499 = select i1 %or_ln42_1819, i16 %select_ln42_250, i16 %add_ln42_62" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1891 'select' 'mult_1499' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1892 [1/1] (1.94ns)   --->   "%mul_ln73_1501 = mul i32 %conv_i_i_4, i32 29650" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1892 'mul' 'mul_ln73_1501' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1893 [1/1] (0.00ns)   --->   "%tmp_6080 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1501, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1893 'bitselect' 'tmp_6080' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1894 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_63)   --->   "%trunc_ln42_1626 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1501, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1894 'partselect' 'trunc_ln42_1626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1895 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_63)   --->   "%tmp_6081 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1501, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1895 'bitselect' 'tmp_6081' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1896 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_63)   --->   "%tmp_6082 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1501, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1896 'bitselect' 'tmp_6082' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1897 [1/1] (0.00ns)   --->   "%trunc_ln42_2546 = trunc i32 %mul_ln73_1501" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1897 'trunc' 'trunc_ln42_2546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1898 [1/1] (0.76ns)   --->   "%icmp_ln42_1626 = icmp_ne  i14 %trunc_ln42_2546, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1898 'icmp' 'icmp_ln42_1626' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1899 [1/1] (0.00ns)   --->   "%tmp_6083 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1501, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1899 'bitselect' 'tmp_6083' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1900 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_63)   --->   "%or_ln42_1820 = or i1 %tmp_6081, i1 %icmp_ln42_1626" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1900 'or' 'or_ln42_1820' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1901 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_63)   --->   "%and_ln42_1878 = and i1 %or_ln42_1820, i1 %tmp_6082" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1901 'and' 'and_ln42_1878' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1902 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_63)   --->   "%zext_ln42_1617 = zext i1 %and_ln42_1878" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1902 'zext' 'zext_ln42_1617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1903 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_63 = add i16 %trunc_ln42_1626, i16 %zext_ln42_1617" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1903 'add' 'add_ln42_63' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1904 [1/1] (0.00ns)   --->   "%tmp_6084 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_63, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1904 'bitselect' 'tmp_6084' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1905 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1879)   --->   "%xor_ln42_315 = xor i1 %tmp_6084, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1905 'xor' 'xor_ln42_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1906 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1879 = and i1 %tmp_6083, i1 %xor_ln42_315" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1906 'and' 'and_ln42_1879' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1907 [1/1] (0.12ns)   --->   "%xor_ln42_316 = xor i1 %tmp_6080, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1907 'xor' 'xor_ln42_316' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1908 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1880)   --->   "%select_ln42_252 = select i1 %and_ln42_1879, i1 %tmp_6080, i1 %xor_ln42_316" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1908 'select' 'select_ln42_252' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1909 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_319)   --->   "%select_ln42_253 = select i1 %and_ln42_1879, i1 %xor_ln42_316, i1 %tmp_6080" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1909 'select' 'select_ln42_253' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1910 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_319)   --->   "%xor_ln42_317 = xor i1 %tmp_6083, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1910 'xor' 'xor_ln42_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1911 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_319)   --->   "%or_ln42_1821 = or i1 %tmp_6084, i1 %xor_ln42_317" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1911 'or' 'or_ln42_1821' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1912 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1880)   --->   "%xor_ln42_318 = xor i1 %select_ln42_252, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1912 'xor' 'xor_ln42_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1913 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1880)   --->   "%or_ln42_1822 = or i1 %tmp_6084, i1 %xor_ln42_318" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1913 'or' 'or_ln42_1822' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1914 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1880 = and i1 %or_ln42_1822, i1 %xor_ln42_316" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1914 'and' 'and_ln42_1880' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1915 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_319)   --->   "%and_ln42_1881 = and i1 %tmp_6084, i1 %select_ln42_253" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1915 'and' 'and_ln42_1881' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1916 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_319 = xor i1 %and_ln42_1881, i1 %or_ln42_1821" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1916 'xor' 'xor_ln42_319' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1917 [1/1] (0.00ns) (grouped into LUT with out node mult_1500)   --->   "%and_ln42_1882 = and i1 %xor_ln42_319, i1 %tmp_6080" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1917 'and' 'and_ln42_1882' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1918 [1/1] (0.00ns) (grouped into LUT with out node mult_1500)   --->   "%select_ln42_254 = select i1 %and_ln42_1880, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1918 'select' 'select_ln42_254' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1919 [1/1] (0.00ns) (grouped into LUT with out node mult_1500)   --->   "%or_ln42_1823 = or i1 %and_ln42_1880, i1 %and_ln42_1882" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1919 'or' 'or_ln42_1823' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1920 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1500 = select i1 %or_ln42_1823, i16 %select_ln42_254, i16 %add_ln42_63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1920 'select' 'mult_1500' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1921 [1/1] (1.94ns)   --->   "%mul_ln73_1502 = mul i31 %sext_ln70_8, i31 2147470099" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1921 'mul' 'mul_ln73_1502' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1922 [1/1] (0.00ns)   --->   "%tmp_6085 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1502, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1922 'bitselect' 'tmp_6085' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1923 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_64)   --->   "%trunc_ln42_1627 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1502, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1923 'partselect' 'trunc_ln42_1627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1924 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_64)   --->   "%tmp_6086 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1502, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1924 'bitselect' 'tmp_6086' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1925 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_64)   --->   "%tmp_6087 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1502, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1925 'bitselect' 'tmp_6087' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1926 [1/1] (0.00ns)   --->   "%trunc_ln42_2547 = trunc i31 %mul_ln73_1502" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1926 'trunc' 'trunc_ln42_2547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1927 [1/1] (0.76ns)   --->   "%icmp_ln42_1627 = icmp_ne  i14 %trunc_ln42_2547, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1927 'icmp' 'icmp_ln42_1627' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1928 [1/1] (0.00ns)   --->   "%tmp_6088 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1502, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1928 'bitselect' 'tmp_6088' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1929 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_64)   --->   "%or_ln42_1824 = or i1 %tmp_6086, i1 %icmp_ln42_1627" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1929 'or' 'or_ln42_1824' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1930 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_64)   --->   "%and_ln42_1883 = and i1 %or_ln42_1824, i1 %tmp_6087" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1930 'and' 'and_ln42_1883' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1931 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_64)   --->   "%zext_ln42_1618 = zext i1 %and_ln42_1883" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1931 'zext' 'zext_ln42_1618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1932 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_64 = add i16 %trunc_ln42_1627, i16 %zext_ln42_1618" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1932 'add' 'add_ln42_64' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1933 [1/1] (0.00ns)   --->   "%tmp_6089 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_64, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1933 'bitselect' 'tmp_6089' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1934 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1884)   --->   "%xor_ln42_320 = xor i1 %tmp_6089, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1934 'xor' 'xor_ln42_320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1935 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1884 = and i1 %tmp_6088, i1 %xor_ln42_320" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1935 'and' 'and_ln42_1884' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1936 [1/1] (0.12ns)   --->   "%xor_ln42_321 = xor i1 %tmp_6085, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1936 'xor' 'xor_ln42_321' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1937 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1885)   --->   "%select_ln42_256 = select i1 %and_ln42_1884, i1 %tmp_6085, i1 %xor_ln42_321" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1937 'select' 'select_ln42_256' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1938 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_324)   --->   "%select_ln42_257 = select i1 %and_ln42_1884, i1 %xor_ln42_321, i1 %tmp_6085" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1938 'select' 'select_ln42_257' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1939 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_324)   --->   "%xor_ln42_322 = xor i1 %tmp_6088, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1939 'xor' 'xor_ln42_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1940 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_324)   --->   "%or_ln42_1825 = or i1 %tmp_6089, i1 %xor_ln42_322" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1940 'or' 'or_ln42_1825' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1941 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1885)   --->   "%xor_ln42_323 = xor i1 %select_ln42_256, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1941 'xor' 'xor_ln42_323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1942 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1885)   --->   "%or_ln42_1826 = or i1 %tmp_6089, i1 %xor_ln42_323" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1942 'or' 'or_ln42_1826' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1943 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1885 = and i1 %or_ln42_1826, i1 %xor_ln42_321" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1943 'and' 'and_ln42_1885' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1944 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_324)   --->   "%and_ln42_1886 = and i1 %tmp_6089, i1 %select_ln42_257" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1944 'and' 'and_ln42_1886' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1945 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_324 = xor i1 %and_ln42_1886, i1 %or_ln42_1825" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1945 'xor' 'xor_ln42_324' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1946 [1/1] (0.00ns) (grouped into LUT with out node mult_1501)   --->   "%and_ln42_1887 = and i1 %xor_ln42_324, i1 %tmp_6085" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1946 'and' 'and_ln42_1887' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1947 [1/1] (0.00ns) (grouped into LUT with out node mult_1501)   --->   "%select_ln42_258 = select i1 %and_ln42_1885, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1947 'select' 'select_ln42_258' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1948 [1/1] (0.00ns) (grouped into LUT with out node mult_1501)   --->   "%or_ln42_1827 = or i1 %and_ln42_1885, i1 %and_ln42_1887" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1948 'or' 'or_ln42_1827' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1949 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1501 = select i1 %or_ln42_1827, i16 %select_ln42_258, i16 %add_ln42_64" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1949 'select' 'mult_1501' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1950 [1/1] (0.00ns)   --->   "%a_5 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 80, i32 95"   --->   Operation 1950 'partselect' 'a_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1951 [1/1] (0.00ns)   --->   "%conv_i_i_5 = sext i16 %a_5"   --->   Operation 1951 'sext' 'conv_i_i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1952 [1/1] (0.00ns)   --->   "%sext_ln70_9 = sext i16 %a_5" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1952 'sext' 'sext_ln70_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1953 [1/1] (0.00ns)   --->   "%sext_ln70_10 = sext i16 %a_5" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1953 'sext' 'sext_ln70_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1954 [1/1] (1.94ns)   --->   "%mul_ln73_1503 = mul i30 %sext_ln70_10, i30 6467" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1954 'mul' 'mul_ln73_1503' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1955 [1/1] (0.00ns)   --->   "%tmp_6090 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1503, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1955 'bitselect' 'tmp_6090' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1956 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_65)   --->   "%trunc_ln42_2548 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln73_1503, i32 15, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1956 'partselect' 'trunc_ln42_2548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1957 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_65)   --->   "%sext_ln42_766 = sext i15 %trunc_ln42_2548" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1957 'sext' 'sext_ln42_766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1958 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_65)   --->   "%tmp_6091 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1503, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1958 'bitselect' 'tmp_6091' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1959 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_65)   --->   "%tmp_6092 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1503, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1959 'bitselect' 'tmp_6092' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1960 [1/1] (0.00ns)   --->   "%trunc_ln42_2549 = trunc i30 %mul_ln73_1503" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1960 'trunc' 'trunc_ln42_2549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1961 [1/1] (0.76ns)   --->   "%icmp_ln42_1628 = icmp_ne  i14 %trunc_ln42_2549, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1961 'icmp' 'icmp_ln42_1628' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1962 [1/1] (0.00ns)   --->   "%tmp_6093 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1503, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1962 'bitselect' 'tmp_6093' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1963 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_65)   --->   "%or_ln42_1828 = or i1 %tmp_6091, i1 %icmp_ln42_1628" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1963 'or' 'or_ln42_1828' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1964 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_65)   --->   "%and_ln42_1888 = and i1 %or_ln42_1828, i1 %tmp_6092" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1964 'and' 'and_ln42_1888' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1965 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_65)   --->   "%zext_ln42_1619 = zext i1 %and_ln42_1888" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1965 'zext' 'zext_ln42_1619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1966 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln42_65 = add i16 %sext_ln42_766, i16 %zext_ln42_1619" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1966 'add' 'add_ln42_65' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1967 [1/1] (0.00ns)   --->   "%tmp_6094 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_65, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1967 'bitselect' 'tmp_6094' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1968 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1889)   --->   "%xor_ln42_325 = xor i1 %tmp_6094, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1968 'xor' 'xor_ln42_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1969 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1889 = and i1 %tmp_6093, i1 %xor_ln42_325" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1969 'and' 'and_ln42_1889' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1970 [1/1] (0.12ns)   --->   "%xor_ln42_326 = xor i1 %tmp_6090, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1970 'xor' 'xor_ln42_326' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1971 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1890)   --->   "%select_ln42_260 = select i1 %and_ln42_1889, i1 %tmp_6090, i1 %xor_ln42_326" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1971 'select' 'select_ln42_260' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1972 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_329)   --->   "%select_ln42_261 = select i1 %and_ln42_1889, i1 %xor_ln42_326, i1 %tmp_6090" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1972 'select' 'select_ln42_261' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1973 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_329)   --->   "%xor_ln42_327 = xor i1 %tmp_6093, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1973 'xor' 'xor_ln42_327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1974 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_329)   --->   "%or_ln42_1829 = or i1 %tmp_6094, i1 %xor_ln42_327" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1974 'or' 'or_ln42_1829' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1975 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1890)   --->   "%xor_ln42_328 = xor i1 %select_ln42_260, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1975 'xor' 'xor_ln42_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1976 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1890)   --->   "%or_ln42_1830 = or i1 %tmp_6094, i1 %xor_ln42_328" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1976 'or' 'or_ln42_1830' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1977 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1890 = and i1 %or_ln42_1830, i1 %xor_ln42_326" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1977 'and' 'and_ln42_1890' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1978 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_329)   --->   "%and_ln42_1891 = and i1 %tmp_6094, i1 %select_ln42_261" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1978 'and' 'and_ln42_1891' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1979 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_329 = xor i1 %and_ln42_1891, i1 %or_ln42_1829" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1979 'xor' 'xor_ln42_329' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1980 [1/1] (0.00ns) (grouped into LUT with out node mult_1502)   --->   "%and_ln42_1892 = and i1 %xor_ln42_329, i1 %tmp_6090" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1980 'and' 'and_ln42_1892' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1981 [1/1] (0.00ns) (grouped into LUT with out node mult_1502)   --->   "%select_ln42_262 = select i1 %and_ln42_1890, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1981 'select' 'select_ln42_262' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1982 [1/1] (0.00ns) (grouped into LUT with out node mult_1502)   --->   "%or_ln42_1831 = or i1 %and_ln42_1890, i1 %and_ln42_1892" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1982 'or' 'or_ln42_1831' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1983 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1502 = select i1 %or_ln42_1831, i16 %select_ln42_262, i16 %add_ln42_65" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1983 'select' 'mult_1502' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1984 [1/1] (1.94ns)   --->   "%mul_ln73_1504 = mul i31 %sext_ln70_9, i31 2147474655" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1984 'mul' 'mul_ln73_1504' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1985 [1/1] (0.00ns)   --->   "%tmp_6095 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1504, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1985 'bitselect' 'tmp_6095' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1986 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_66)   --->   "%trunc_ln42_1629 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1504, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1986 'partselect' 'trunc_ln42_1629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1987 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_66)   --->   "%tmp_6096 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1504, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1987 'bitselect' 'tmp_6096' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1988 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_66)   --->   "%tmp_6097 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1504, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1988 'bitselect' 'tmp_6097' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1989 [1/1] (0.00ns)   --->   "%trunc_ln42_2550 = trunc i31 %mul_ln73_1504" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1989 'trunc' 'trunc_ln42_2550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1990 [1/1] (0.76ns)   --->   "%icmp_ln42_1629 = icmp_ne  i14 %trunc_ln42_2550, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1990 'icmp' 'icmp_ln42_1629' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1991 [1/1] (0.00ns)   --->   "%tmp_6098 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1504, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1991 'bitselect' 'tmp_6098' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1992 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_66)   --->   "%or_ln42_1832 = or i1 %tmp_6096, i1 %icmp_ln42_1629" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1992 'or' 'or_ln42_1832' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1993 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_66)   --->   "%and_ln42_1893 = and i1 %or_ln42_1832, i1 %tmp_6097" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1993 'and' 'and_ln42_1893' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1994 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_66)   --->   "%zext_ln42_1620 = zext i1 %and_ln42_1893" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1994 'zext' 'zext_ln42_1620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1995 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_66 = add i16 %trunc_ln42_1629, i16 %zext_ln42_1620" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1995 'add' 'add_ln42_66' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1996 [1/1] (0.00ns)   --->   "%tmp_6099 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_66, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1996 'bitselect' 'tmp_6099' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1997 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1894)   --->   "%xor_ln42_330 = xor i1 %tmp_6099, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1997 'xor' 'xor_ln42_330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1998 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1894 = and i1 %tmp_6098, i1 %xor_ln42_330" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1998 'and' 'and_ln42_1894' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1999 [1/1] (0.12ns)   --->   "%xor_ln42_331 = xor i1 %tmp_6095, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1999 'xor' 'xor_ln42_331' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2000 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1895)   --->   "%select_ln42_264 = select i1 %and_ln42_1894, i1 %tmp_6095, i1 %xor_ln42_331" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2000 'select' 'select_ln42_264' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2001 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_334)   --->   "%select_ln42_265 = select i1 %and_ln42_1894, i1 %xor_ln42_331, i1 %tmp_6095" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2001 'select' 'select_ln42_265' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2002 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_334)   --->   "%xor_ln42_332 = xor i1 %tmp_6098, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2002 'xor' 'xor_ln42_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2003 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_334)   --->   "%or_ln42_1833 = or i1 %tmp_6099, i1 %xor_ln42_332" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2003 'or' 'or_ln42_1833' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2004 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1895)   --->   "%xor_ln42_333 = xor i1 %select_ln42_264, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2004 'xor' 'xor_ln42_333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2005 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1895)   --->   "%or_ln42_1834 = or i1 %tmp_6099, i1 %xor_ln42_333" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2005 'or' 'or_ln42_1834' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2006 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1895 = and i1 %or_ln42_1834, i1 %xor_ln42_331" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2006 'and' 'and_ln42_1895' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2007 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_334)   --->   "%and_ln42_1896 = and i1 %tmp_6099, i1 %select_ln42_265" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2007 'and' 'and_ln42_1896' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2008 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_334 = xor i1 %and_ln42_1896, i1 %or_ln42_1833" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2008 'xor' 'xor_ln42_334' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2009 [1/1] (0.00ns) (grouped into LUT with out node mult_1503)   --->   "%and_ln42_1897 = and i1 %xor_ln42_334, i1 %tmp_6095" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2009 'and' 'and_ln42_1897' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2010 [1/1] (0.00ns) (grouped into LUT with out node mult_1503)   --->   "%select_ln42_266 = select i1 %and_ln42_1895, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2010 'select' 'select_ln42_266' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2011 [1/1] (0.00ns) (grouped into LUT with out node mult_1503)   --->   "%or_ln42_1835 = or i1 %and_ln42_1895, i1 %and_ln42_1897" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2011 'or' 'or_ln42_1835' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2012 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1503 = select i1 %or_ln42_1835, i16 %select_ln42_266, i16 %add_ln42_66" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2012 'select' 'mult_1503' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2013 [1/1] (1.94ns)   --->   "%mul_ln73_1505 = mul i31 %sext_ln70_9, i31 14948" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2013 'mul' 'mul_ln73_1505' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2014 [1/1] (0.00ns)   --->   "%tmp_6100 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1505, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2014 'bitselect' 'tmp_6100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2015 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_67)   --->   "%trunc_ln42_1630 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1505, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2015 'partselect' 'trunc_ln42_1630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2016 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_67)   --->   "%tmp_6101 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1505, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2016 'bitselect' 'tmp_6101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2017 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_67)   --->   "%tmp_6102 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1505, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2017 'bitselect' 'tmp_6102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2018 [1/1] (0.00ns)   --->   "%trunc_ln42_2551 = trunc i31 %mul_ln73_1505" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2018 'trunc' 'trunc_ln42_2551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2019 [1/1] (0.76ns)   --->   "%icmp_ln42_1630 = icmp_ne  i14 %trunc_ln42_2551, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2019 'icmp' 'icmp_ln42_1630' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2020 [1/1] (0.00ns)   --->   "%tmp_6103 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1505, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2020 'bitselect' 'tmp_6103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2021 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_67)   --->   "%or_ln42_1836 = or i1 %tmp_6101, i1 %icmp_ln42_1630" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2021 'or' 'or_ln42_1836' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2022 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_67)   --->   "%and_ln42_1898 = and i1 %or_ln42_1836, i1 %tmp_6102" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2022 'and' 'and_ln42_1898' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2023 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_67)   --->   "%zext_ln42_1621 = zext i1 %and_ln42_1898" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2023 'zext' 'zext_ln42_1621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2024 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_67 = add i16 %trunc_ln42_1630, i16 %zext_ln42_1621" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2024 'add' 'add_ln42_67' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2025 [1/1] (0.00ns)   --->   "%tmp_6104 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_67, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2025 'bitselect' 'tmp_6104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2026 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1899)   --->   "%xor_ln42_335 = xor i1 %tmp_6104, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2026 'xor' 'xor_ln42_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2027 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1899 = and i1 %tmp_6103, i1 %xor_ln42_335" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2027 'and' 'and_ln42_1899' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2028 [1/1] (0.12ns)   --->   "%xor_ln42_336 = xor i1 %tmp_6100, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2028 'xor' 'xor_ln42_336' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2029 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1900)   --->   "%select_ln42_268 = select i1 %and_ln42_1899, i1 %tmp_6100, i1 %xor_ln42_336" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2029 'select' 'select_ln42_268' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2030 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_339)   --->   "%select_ln42_269 = select i1 %and_ln42_1899, i1 %xor_ln42_336, i1 %tmp_6100" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2030 'select' 'select_ln42_269' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2031 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_339)   --->   "%xor_ln42_337 = xor i1 %tmp_6103, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2031 'xor' 'xor_ln42_337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2032 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_339)   --->   "%or_ln42_1837 = or i1 %tmp_6104, i1 %xor_ln42_337" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2032 'or' 'or_ln42_1837' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2033 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1900)   --->   "%xor_ln42_338 = xor i1 %select_ln42_268, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2033 'xor' 'xor_ln42_338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2034 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1900)   --->   "%or_ln42_1838 = or i1 %tmp_6104, i1 %xor_ln42_338" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2034 'or' 'or_ln42_1838' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2035 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1900 = and i1 %or_ln42_1838, i1 %xor_ln42_336" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2035 'and' 'and_ln42_1900' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2036 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_339)   --->   "%and_ln42_1901 = and i1 %tmp_6104, i1 %select_ln42_269" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2036 'and' 'and_ln42_1901' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2037 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_339 = xor i1 %and_ln42_1901, i1 %or_ln42_1837" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2037 'xor' 'xor_ln42_339' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2038 [1/1] (0.00ns) (grouped into LUT with out node mult_1504)   --->   "%and_ln42_1902 = and i1 %xor_ln42_339, i1 %tmp_6100" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2038 'and' 'and_ln42_1902' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2039 [1/1] (0.00ns) (grouped into LUT with out node mult_1504)   --->   "%select_ln42_270 = select i1 %and_ln42_1900, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2039 'select' 'select_ln42_270' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2040 [1/1] (0.00ns) (grouped into LUT with out node mult_1504)   --->   "%or_ln42_1839 = or i1 %and_ln42_1900, i1 %and_ln42_1902" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2040 'or' 'or_ln42_1839' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2041 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1504 = select i1 %or_ln42_1839, i16 %select_ln42_270, i16 %add_ln42_67" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2041 'select' 'mult_1504' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2042 [1/1] (1.94ns)   --->   "%mul_ln73_1506 = mul i31 %sext_ln70_9, i31 2147474247" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2042 'mul' 'mul_ln73_1506' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2043 [1/1] (0.00ns)   --->   "%tmp_6105 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1506, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2043 'bitselect' 'tmp_6105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2044 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_68)   --->   "%trunc_ln42_1631 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1506, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2044 'partselect' 'trunc_ln42_1631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2045 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_68)   --->   "%tmp_6106 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1506, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2045 'bitselect' 'tmp_6106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2046 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_68)   --->   "%tmp_6107 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1506, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2046 'bitselect' 'tmp_6107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2047 [1/1] (0.00ns)   --->   "%trunc_ln42_2552 = trunc i31 %mul_ln73_1506" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2047 'trunc' 'trunc_ln42_2552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2048 [1/1] (0.76ns)   --->   "%icmp_ln42_1631 = icmp_ne  i14 %trunc_ln42_2552, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2048 'icmp' 'icmp_ln42_1631' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2049 [1/1] (0.00ns)   --->   "%tmp_6108 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1506, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2049 'bitselect' 'tmp_6108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2050 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_68)   --->   "%or_ln42_1840 = or i1 %tmp_6106, i1 %icmp_ln42_1631" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2050 'or' 'or_ln42_1840' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2051 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_68)   --->   "%and_ln42_1903 = and i1 %or_ln42_1840, i1 %tmp_6107" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2051 'and' 'and_ln42_1903' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2052 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_68)   --->   "%zext_ln42_1622 = zext i1 %and_ln42_1903" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2052 'zext' 'zext_ln42_1622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2053 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_68 = add i16 %trunc_ln42_1631, i16 %zext_ln42_1622" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2053 'add' 'add_ln42_68' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2054 [1/1] (0.00ns)   --->   "%tmp_6109 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_68, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2054 'bitselect' 'tmp_6109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2055 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1904)   --->   "%xor_ln42_340 = xor i1 %tmp_6109, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2055 'xor' 'xor_ln42_340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2056 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1904 = and i1 %tmp_6108, i1 %xor_ln42_340" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2056 'and' 'and_ln42_1904' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2057 [1/1] (0.12ns)   --->   "%xor_ln42_341 = xor i1 %tmp_6105, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2057 'xor' 'xor_ln42_341' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2058 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1905)   --->   "%select_ln42_272 = select i1 %and_ln42_1904, i1 %tmp_6105, i1 %xor_ln42_341" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2058 'select' 'select_ln42_272' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2059 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_344)   --->   "%select_ln42_273 = select i1 %and_ln42_1904, i1 %xor_ln42_341, i1 %tmp_6105" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2059 'select' 'select_ln42_273' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2060 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_344)   --->   "%xor_ln42_342 = xor i1 %tmp_6108, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2060 'xor' 'xor_ln42_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2061 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_344)   --->   "%or_ln42_1841 = or i1 %tmp_6109, i1 %xor_ln42_342" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2061 'or' 'or_ln42_1841' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2062 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1905)   --->   "%xor_ln42_343 = xor i1 %select_ln42_272, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2062 'xor' 'xor_ln42_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2063 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1905)   --->   "%or_ln42_1842 = or i1 %tmp_6109, i1 %xor_ln42_343" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2063 'or' 'or_ln42_1842' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2064 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1905 = and i1 %or_ln42_1842, i1 %xor_ln42_341" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2064 'and' 'and_ln42_1905' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2065 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_344)   --->   "%and_ln42_1906 = and i1 %tmp_6109, i1 %select_ln42_273" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2065 'and' 'and_ln42_1906' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2066 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_344 = xor i1 %and_ln42_1906, i1 %or_ln42_1841" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2066 'xor' 'xor_ln42_344' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2067 [1/1] (0.00ns) (grouped into LUT with out node mult_1505)   --->   "%and_ln42_1907 = and i1 %xor_ln42_344, i1 %tmp_6105" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2067 'and' 'and_ln42_1907' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2068 [1/1] (0.00ns) (grouped into LUT with out node mult_1505)   --->   "%select_ln42_274 = select i1 %and_ln42_1905, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2068 'select' 'select_ln42_274' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2069 [1/1] (0.00ns) (grouped into LUT with out node mult_1505)   --->   "%or_ln42_1843 = or i1 %and_ln42_1905, i1 %and_ln42_1907" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2069 'or' 'or_ln42_1843' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2070 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1505 = select i1 %or_ln42_1843, i16 %select_ln42_274, i16 %add_ln42_68" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2070 'select' 'mult_1505' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2071 [1/1] (1.94ns)   --->   "%mul_ln73_1507 = mul i30 %sext_ln70_10, i30 1073734955" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2071 'mul' 'mul_ln73_1507' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2072 [1/1] (0.00ns)   --->   "%tmp_6110 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1507, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2072 'bitselect' 'tmp_6110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2073 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_69)   --->   "%trunc_ln42_2553 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln73_1507, i32 15, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2073 'partselect' 'trunc_ln42_2553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2074 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_69)   --->   "%sext_ln42_767 = sext i15 %trunc_ln42_2553" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2074 'sext' 'sext_ln42_767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2075 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_69)   --->   "%tmp_6111 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1507, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2075 'bitselect' 'tmp_6111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2076 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_69)   --->   "%tmp_6112 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1507, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2076 'bitselect' 'tmp_6112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2077 [1/1] (0.00ns)   --->   "%trunc_ln42_2554 = trunc i30 %mul_ln73_1507" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2077 'trunc' 'trunc_ln42_2554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2078 [1/1] (0.76ns)   --->   "%icmp_ln42_1632 = icmp_ne  i14 %trunc_ln42_2554, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2078 'icmp' 'icmp_ln42_1632' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2079 [1/1] (0.00ns)   --->   "%tmp_6113 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1507, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2079 'bitselect' 'tmp_6113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2080 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_69)   --->   "%or_ln42_1844 = or i1 %tmp_6111, i1 %icmp_ln42_1632" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2080 'or' 'or_ln42_1844' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2081 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_69)   --->   "%and_ln42_1908 = and i1 %or_ln42_1844, i1 %tmp_6112" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2081 'and' 'and_ln42_1908' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2082 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_69)   --->   "%zext_ln42_1623 = zext i1 %and_ln42_1908" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2082 'zext' 'zext_ln42_1623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2083 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln42_69 = add i16 %sext_ln42_767, i16 %zext_ln42_1623" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2083 'add' 'add_ln42_69' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2084 [1/1] (0.00ns)   --->   "%tmp_6114 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_69, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2084 'bitselect' 'tmp_6114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2085 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1909)   --->   "%xor_ln42_345 = xor i1 %tmp_6114, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2085 'xor' 'xor_ln42_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2086 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1909 = and i1 %tmp_6113, i1 %xor_ln42_345" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2086 'and' 'and_ln42_1909' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2087 [1/1] (0.12ns)   --->   "%xor_ln42_346 = xor i1 %tmp_6110, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2087 'xor' 'xor_ln42_346' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2088 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1910)   --->   "%select_ln42_276 = select i1 %and_ln42_1909, i1 %tmp_6110, i1 %xor_ln42_346" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2088 'select' 'select_ln42_276' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2089 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_349)   --->   "%select_ln42_277 = select i1 %and_ln42_1909, i1 %xor_ln42_346, i1 %tmp_6110" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2089 'select' 'select_ln42_277' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2090 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_349)   --->   "%xor_ln42_347 = xor i1 %tmp_6113, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2090 'xor' 'xor_ln42_347' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2091 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_349)   --->   "%or_ln42_1845 = or i1 %tmp_6114, i1 %xor_ln42_347" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2091 'or' 'or_ln42_1845' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2092 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1910)   --->   "%xor_ln42_348 = xor i1 %select_ln42_276, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2092 'xor' 'xor_ln42_348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2093 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1910)   --->   "%or_ln42_1846 = or i1 %tmp_6114, i1 %xor_ln42_348" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2093 'or' 'or_ln42_1846' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2094 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1910 = and i1 %or_ln42_1846, i1 %xor_ln42_346" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2094 'and' 'and_ln42_1910' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2095 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_349)   --->   "%and_ln42_1911 = and i1 %tmp_6114, i1 %select_ln42_277" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2095 'and' 'and_ln42_1911' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2096 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_349 = xor i1 %and_ln42_1911, i1 %or_ln42_1845" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2096 'xor' 'xor_ln42_349' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2097 [1/1] (0.00ns) (grouped into LUT with out node mult_1506)   --->   "%and_ln42_1912 = and i1 %xor_ln42_349, i1 %tmp_6110" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2097 'and' 'and_ln42_1912' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2098 [1/1] (0.00ns) (grouped into LUT with out node mult_1506)   --->   "%select_ln42_278 = select i1 %and_ln42_1910, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2098 'select' 'select_ln42_278' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2099 [1/1] (0.00ns) (grouped into LUT with out node mult_1506)   --->   "%or_ln42_1847 = or i1 %and_ln42_1910, i1 %and_ln42_1912" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2099 'or' 'or_ln42_1847' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2100 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1506 = select i1 %or_ln42_1847, i16 %select_ln42_278, i16 %add_ln42_69" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2100 'select' 'mult_1506' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2101 [1/1] (1.94ns)   --->   "%mul_ln73_1508 = mul i32 %conv_i_i_5, i32 4294949270" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2101 'mul' 'mul_ln73_1508' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2102 [1/1] (0.00ns)   --->   "%tmp_6115 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1508, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2102 'bitselect' 'tmp_6115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2103 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_70)   --->   "%trunc_ln42_1633 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1508, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2103 'partselect' 'trunc_ln42_1633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2104 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_70)   --->   "%tmp_6116 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1508, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2104 'bitselect' 'tmp_6116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2105 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_70)   --->   "%tmp_6117 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1508, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2105 'bitselect' 'tmp_6117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2106 [1/1] (0.00ns)   --->   "%trunc_ln42_2555 = trunc i32 %mul_ln73_1508" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2106 'trunc' 'trunc_ln42_2555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2107 [1/1] (0.76ns)   --->   "%icmp_ln42_1633 = icmp_ne  i14 %trunc_ln42_2555, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2107 'icmp' 'icmp_ln42_1633' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2108 [1/1] (0.00ns)   --->   "%tmp_6118 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1508, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2108 'bitselect' 'tmp_6118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2109 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_70)   --->   "%or_ln42_1848 = or i1 %tmp_6116, i1 %icmp_ln42_1633" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2109 'or' 'or_ln42_1848' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2110 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_70)   --->   "%and_ln42_1913 = and i1 %or_ln42_1848, i1 %tmp_6117" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2110 'and' 'and_ln42_1913' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2111 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_70)   --->   "%zext_ln42_1624 = zext i1 %and_ln42_1913" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2111 'zext' 'zext_ln42_1624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2112 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_70 = add i16 %trunc_ln42_1633, i16 %zext_ln42_1624" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2112 'add' 'add_ln42_70' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2113 [1/1] (0.00ns)   --->   "%tmp_6119 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_70, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2113 'bitselect' 'tmp_6119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2114 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1914)   --->   "%xor_ln42_350 = xor i1 %tmp_6119, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2114 'xor' 'xor_ln42_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2115 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1914 = and i1 %tmp_6118, i1 %xor_ln42_350" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2115 'and' 'and_ln42_1914' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2116 [1/1] (0.12ns)   --->   "%xor_ln42_351 = xor i1 %tmp_6115, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2116 'xor' 'xor_ln42_351' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2117 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1915)   --->   "%select_ln42_280 = select i1 %and_ln42_1914, i1 %tmp_6115, i1 %xor_ln42_351" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2117 'select' 'select_ln42_280' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2118 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_354)   --->   "%select_ln42_281 = select i1 %and_ln42_1914, i1 %xor_ln42_351, i1 %tmp_6115" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2118 'select' 'select_ln42_281' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2119 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_354)   --->   "%xor_ln42_352 = xor i1 %tmp_6118, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2119 'xor' 'xor_ln42_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2120 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_354)   --->   "%or_ln42_1849 = or i1 %tmp_6119, i1 %xor_ln42_352" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2120 'or' 'or_ln42_1849' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2121 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1915)   --->   "%xor_ln42_353 = xor i1 %select_ln42_280, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2121 'xor' 'xor_ln42_353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2122 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1915)   --->   "%or_ln42_1850 = or i1 %tmp_6119, i1 %xor_ln42_353" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2122 'or' 'or_ln42_1850' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2123 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1915 = and i1 %or_ln42_1850, i1 %xor_ln42_351" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2123 'and' 'and_ln42_1915' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2124 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_354)   --->   "%and_ln42_1916 = and i1 %tmp_6119, i1 %select_ln42_281" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2124 'and' 'and_ln42_1916' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2125 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_354 = xor i1 %and_ln42_1916, i1 %or_ln42_1849" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2125 'xor' 'xor_ln42_354' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2126 [1/1] (0.00ns) (grouped into LUT with out node mult_1507)   --->   "%and_ln42_1917 = and i1 %xor_ln42_354, i1 %tmp_6115" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2126 'and' 'and_ln42_1917' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2127 [1/1] (0.00ns) (grouped into LUT with out node mult_1507)   --->   "%select_ln42_282 = select i1 %and_ln42_1915, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2127 'select' 'select_ln42_282' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2128 [1/1] (0.00ns) (grouped into LUT with out node mult_1507)   --->   "%or_ln42_1851 = or i1 %and_ln42_1915, i1 %and_ln42_1917" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2128 'or' 'or_ln42_1851' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2129 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1507 = select i1 %or_ln42_1851, i16 %select_ln42_282, i16 %add_ln42_70" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2129 'select' 'mult_1507' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2130 [1/1] (1.94ns)   --->   "%mul_ln73_1509 = mul i30 %sext_ln70_10, i30 1073736307" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2130 'mul' 'mul_ln73_1509' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2131 [1/1] (0.00ns)   --->   "%tmp_6120 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1509, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2131 'bitselect' 'tmp_6120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2132 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_71)   --->   "%trunc_ln42_2556 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln73_1509, i32 15, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2132 'partselect' 'trunc_ln42_2556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2133 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_71)   --->   "%sext_ln42_768 = sext i15 %trunc_ln42_2556" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2133 'sext' 'sext_ln42_768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2134 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_71)   --->   "%tmp_6121 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1509, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2134 'bitselect' 'tmp_6121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2135 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_71)   --->   "%tmp_6122 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1509, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2135 'bitselect' 'tmp_6122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2136 [1/1] (0.00ns)   --->   "%trunc_ln42_2557 = trunc i30 %mul_ln73_1509" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2136 'trunc' 'trunc_ln42_2557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2137 [1/1] (0.76ns)   --->   "%icmp_ln42_1634 = icmp_ne  i14 %trunc_ln42_2557, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2137 'icmp' 'icmp_ln42_1634' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2138 [1/1] (0.00ns)   --->   "%tmp_6123 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1509, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2138 'bitselect' 'tmp_6123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2139 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_71)   --->   "%or_ln42_1852 = or i1 %tmp_6121, i1 %icmp_ln42_1634" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2139 'or' 'or_ln42_1852' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2140 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_71)   --->   "%and_ln42_1918 = and i1 %or_ln42_1852, i1 %tmp_6122" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2140 'and' 'and_ln42_1918' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2141 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_71)   --->   "%zext_ln42_1625 = zext i1 %and_ln42_1918" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2141 'zext' 'zext_ln42_1625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2142 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln42_71 = add i16 %sext_ln42_768, i16 %zext_ln42_1625" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2142 'add' 'add_ln42_71' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2143 [1/1] (0.00ns)   --->   "%tmp_6124 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_71, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2143 'bitselect' 'tmp_6124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2144 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1919)   --->   "%xor_ln42_355 = xor i1 %tmp_6124, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2144 'xor' 'xor_ln42_355' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2145 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1919 = and i1 %tmp_6123, i1 %xor_ln42_355" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2145 'and' 'and_ln42_1919' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2146 [1/1] (0.12ns)   --->   "%xor_ln42_356 = xor i1 %tmp_6120, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2146 'xor' 'xor_ln42_356' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2147 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1920)   --->   "%select_ln42_284 = select i1 %and_ln42_1919, i1 %tmp_6120, i1 %xor_ln42_356" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2147 'select' 'select_ln42_284' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2148 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_359)   --->   "%select_ln42_285 = select i1 %and_ln42_1919, i1 %xor_ln42_356, i1 %tmp_6120" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2148 'select' 'select_ln42_285' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2149 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_359)   --->   "%xor_ln42_357 = xor i1 %tmp_6123, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2149 'xor' 'xor_ln42_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2150 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_359)   --->   "%or_ln42_1853 = or i1 %tmp_6124, i1 %xor_ln42_357" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2150 'or' 'or_ln42_1853' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2151 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1920)   --->   "%xor_ln42_358 = xor i1 %select_ln42_284, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2151 'xor' 'xor_ln42_358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2152 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1920)   --->   "%or_ln42_1854 = or i1 %tmp_6124, i1 %xor_ln42_358" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2152 'or' 'or_ln42_1854' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2153 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1920 = and i1 %or_ln42_1854, i1 %xor_ln42_356" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2153 'and' 'and_ln42_1920' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2154 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_359)   --->   "%and_ln42_1921 = and i1 %tmp_6124, i1 %select_ln42_285" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2154 'and' 'and_ln42_1921' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2155 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_359 = xor i1 %and_ln42_1921, i1 %or_ln42_1853" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2155 'xor' 'xor_ln42_359' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2156 [1/1] (0.00ns) (grouped into LUT with out node mult_1508)   --->   "%and_ln42_1922 = and i1 %xor_ln42_359, i1 %tmp_6120" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2156 'and' 'and_ln42_1922' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2157 [1/1] (0.00ns) (grouped into LUT with out node mult_1508)   --->   "%select_ln42_286 = select i1 %and_ln42_1920, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2157 'select' 'select_ln42_286' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2158 [1/1] (0.00ns) (grouped into LUT with out node mult_1508)   --->   "%or_ln42_1855 = or i1 %and_ln42_1920, i1 %and_ln42_1922" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2158 'or' 'or_ln42_1855' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2159 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1508 = select i1 %or_ln42_1855, i16 %select_ln42_286, i16 %add_ln42_71" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2159 'select' 'mult_1508' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2160 [1/1] (0.00ns)   --->   "%tmp_954 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 80, i32 95" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2160 'partselect' 'tmp_954' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2161 [1/1] (0.00ns)   --->   "%shl_ln73_41 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_954, i15 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2161 'bitconcatenate' 'shl_ln73_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2162 [1/1] (0.00ns)   --->   "%sext_ln73_7 = sext i31 %shl_ln73_41" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2162 'sext' 'sext_ln73_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2163 [1/1] (0.87ns)   --->   "%sub_ln73_58 = sub i32 %sext_ln73_7, i32 %conv_i_i_5" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2163 'sub' 'sub_ln73_58' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2164 [1/1] (0.00ns)   --->   "%tmp_6125 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_58, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2164 'bitselect' 'tmp_6125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2165 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_72)   --->   "%trunc_ln42_1635 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %sub_ln73_58, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2165 'partselect' 'trunc_ln42_1635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2166 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_72)   --->   "%tmp_6126 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_58, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2166 'bitselect' 'tmp_6126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2167 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_72)   --->   "%tmp_6127 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_58, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2167 'bitselect' 'tmp_6127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2168 [1/1] (0.00ns)   --->   "%trunc_ln42_2558 = trunc i32 %sub_ln73_58" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2168 'trunc' 'trunc_ln42_2558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2169 [1/1] (0.76ns)   --->   "%icmp_ln42_1635 = icmp_ne  i14 %trunc_ln42_2558, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2169 'icmp' 'icmp_ln42_1635' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2170 [1/1] (0.00ns)   --->   "%tmp_6128 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_58, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2170 'bitselect' 'tmp_6128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2171 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_72)   --->   "%or_ln42_1856 = or i1 %tmp_6126, i1 %icmp_ln42_1635" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2171 'or' 'or_ln42_1856' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2172 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_72)   --->   "%and_ln42_1923 = and i1 %or_ln42_1856, i1 %tmp_6127" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2172 'and' 'and_ln42_1923' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2173 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_72)   --->   "%zext_ln42_1626 = zext i1 %and_ln42_1923" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2173 'zext' 'zext_ln42_1626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2174 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_72 = add i16 %trunc_ln42_1635, i16 %zext_ln42_1626" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2174 'add' 'add_ln42_72' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2175 [1/1] (0.00ns)   --->   "%tmp_6129 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_72, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2175 'bitselect' 'tmp_6129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2176 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1924)   --->   "%xor_ln42_360 = xor i1 %tmp_6129, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2176 'xor' 'xor_ln42_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2177 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1924 = and i1 %tmp_6128, i1 %xor_ln42_360" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2177 'and' 'and_ln42_1924' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2178 [1/1] (0.12ns)   --->   "%xor_ln42_361 = xor i1 %tmp_6125, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2178 'xor' 'xor_ln42_361' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2179 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1925)   --->   "%select_ln42_288 = select i1 %and_ln42_1924, i1 %tmp_6125, i1 %xor_ln42_361" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2179 'select' 'select_ln42_288' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2180 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_364)   --->   "%select_ln42_289 = select i1 %and_ln42_1924, i1 %xor_ln42_361, i1 %tmp_6125" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2180 'select' 'select_ln42_289' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2181 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_364)   --->   "%xor_ln42_362 = xor i1 %tmp_6128, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2181 'xor' 'xor_ln42_362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2182 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_364)   --->   "%or_ln42_1857 = or i1 %tmp_6129, i1 %xor_ln42_362" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2182 'or' 'or_ln42_1857' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2183 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1925)   --->   "%xor_ln42_363 = xor i1 %select_ln42_288, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2183 'xor' 'xor_ln42_363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2184 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1925)   --->   "%or_ln42_1858 = or i1 %tmp_6129, i1 %xor_ln42_363" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2184 'or' 'or_ln42_1858' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2185 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1925 = and i1 %or_ln42_1858, i1 %xor_ln42_361" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2185 'and' 'and_ln42_1925' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2186 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_364)   --->   "%and_ln42_1926 = and i1 %tmp_6129, i1 %select_ln42_289" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2186 'and' 'and_ln42_1926' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2187 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_364 = xor i1 %and_ln42_1926, i1 %or_ln42_1857" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2187 'xor' 'xor_ln42_364' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2188 [1/1] (0.00ns) (grouped into LUT with out node mult_1509)   --->   "%and_ln42_1927 = and i1 %xor_ln42_364, i1 %tmp_6125" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2188 'and' 'and_ln42_1927' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2189 [1/1] (0.00ns) (grouped into LUT with out node mult_1509)   --->   "%select_ln42_290 = select i1 %and_ln42_1925, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2189 'select' 'select_ln42_290' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2190 [1/1] (0.00ns) (grouped into LUT with out node mult_1509)   --->   "%or_ln42_1859 = or i1 %and_ln42_1925, i1 %and_ln42_1927" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2190 'or' 'or_ln42_1859' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2191 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1509 = select i1 %or_ln42_1859, i16 %select_ln42_290, i16 %add_ln42_72" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2191 'select' 'mult_1509' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2192 [1/1] (0.00ns)   --->   "%a_6 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 96, i32 111"   --->   Operation 2192 'partselect' 'a_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2193 [1/1] (0.00ns)   --->   "%conv_i_i_6 = sext i16 %a_6"   --->   Operation 2193 'sext' 'conv_i_i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2194 [1/1] (0.00ns)   --->   "%sext_ln70_11 = sext i16 %a_6" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2194 'sext' 'sext_ln70_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2195 [1/1] (0.00ns)   --->   "%sext_ln70_12 = sext i16 %a_6" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2195 'sext' 'sext_ln70_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2196 [1/1] (1.94ns)   --->   "%mul_ln73_1510 = mul i32 %conv_i_i_6, i32 4294946488" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2196 'mul' 'mul_ln73_1510' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2197 [1/1] (0.00ns)   --->   "%tmp_6130 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1510, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2197 'bitselect' 'tmp_6130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2198 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_73)   --->   "%trunc_ln42_1636 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1510, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2198 'partselect' 'trunc_ln42_1636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2199 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_73)   --->   "%tmp_6131 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1510, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2199 'bitselect' 'tmp_6131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2200 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_73)   --->   "%tmp_6132 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1510, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2200 'bitselect' 'tmp_6132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2201 [1/1] (0.00ns)   --->   "%trunc_ln42_2559 = trunc i32 %mul_ln73_1510" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2201 'trunc' 'trunc_ln42_2559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2202 [1/1] (0.76ns)   --->   "%icmp_ln42_1636 = icmp_ne  i14 %trunc_ln42_2559, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2202 'icmp' 'icmp_ln42_1636' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2203 [1/1] (0.00ns)   --->   "%tmp_6133 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1510, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2203 'bitselect' 'tmp_6133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2204 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_73)   --->   "%or_ln42_1860 = or i1 %tmp_6131, i1 %icmp_ln42_1636" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2204 'or' 'or_ln42_1860' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2205 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_73)   --->   "%and_ln42_1928 = and i1 %or_ln42_1860, i1 %tmp_6132" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2205 'and' 'and_ln42_1928' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2206 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_73)   --->   "%zext_ln42_1627 = zext i1 %and_ln42_1928" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2206 'zext' 'zext_ln42_1627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2207 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_73 = add i16 %trunc_ln42_1636, i16 %zext_ln42_1627" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2207 'add' 'add_ln42_73' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2208 [1/1] (0.00ns)   --->   "%tmp_6134 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_73, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2208 'bitselect' 'tmp_6134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2209 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1929)   --->   "%xor_ln42_365 = xor i1 %tmp_6134, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2209 'xor' 'xor_ln42_365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2210 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1929 = and i1 %tmp_6133, i1 %xor_ln42_365" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2210 'and' 'and_ln42_1929' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2211 [1/1] (0.12ns)   --->   "%xor_ln42_366 = xor i1 %tmp_6130, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2211 'xor' 'xor_ln42_366' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2212 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1930)   --->   "%select_ln42_292 = select i1 %and_ln42_1929, i1 %tmp_6130, i1 %xor_ln42_366" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2212 'select' 'select_ln42_292' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2213 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_369)   --->   "%select_ln42_293 = select i1 %and_ln42_1929, i1 %xor_ln42_366, i1 %tmp_6130" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2213 'select' 'select_ln42_293' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2214 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_369)   --->   "%xor_ln42_367 = xor i1 %tmp_6133, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2214 'xor' 'xor_ln42_367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2215 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_369)   --->   "%or_ln42_1861 = or i1 %tmp_6134, i1 %xor_ln42_367" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2215 'or' 'or_ln42_1861' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2216 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1930)   --->   "%xor_ln42_368 = xor i1 %select_ln42_292, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2216 'xor' 'xor_ln42_368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2217 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1930)   --->   "%or_ln42_1862 = or i1 %tmp_6134, i1 %xor_ln42_368" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2217 'or' 'or_ln42_1862' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2218 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1930 = and i1 %or_ln42_1862, i1 %xor_ln42_366" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2218 'and' 'and_ln42_1930' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2219 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_369)   --->   "%and_ln42_1931 = and i1 %tmp_6134, i1 %select_ln42_293" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2219 'and' 'and_ln42_1931' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2220 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_369 = xor i1 %and_ln42_1931, i1 %or_ln42_1861" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2220 'xor' 'xor_ln42_369' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2221 [1/1] (0.00ns) (grouped into LUT with out node mult_1510)   --->   "%and_ln42_1932 = and i1 %xor_ln42_369, i1 %tmp_6130" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2221 'and' 'and_ln42_1932' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2222 [1/1] (0.00ns) (grouped into LUT with out node mult_1510)   --->   "%select_ln42_294 = select i1 %and_ln42_1930, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2222 'select' 'select_ln42_294' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2223 [1/1] (0.00ns) (grouped into LUT with out node mult_1510)   --->   "%or_ln42_1863 = or i1 %and_ln42_1930, i1 %and_ln42_1932" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2223 'or' 'or_ln42_1863' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2224 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1510 = select i1 %or_ln42_1863, i16 %select_ln42_294, i16 %add_ln42_73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2224 'select' 'mult_1510' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2225 [1/1] (0.00ns)   --->   "%tmp_955 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 96, i32 111" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2225 'partselect' 'tmp_955' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2226 [1/1] (0.00ns)   --->   "%tmp_956 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_955, i15 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2226 'bitconcatenate' 'tmp_956' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2227 [1/1] (0.00ns)   --->   "%sext_ln73_8 = sext i31 %tmp_956" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2227 'sext' 'sext_ln73_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2228 [1/1] (0.87ns)   --->   "%sub_ln73_91 = sub i32 %conv_i_i_6, i32 %sext_ln73_8" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2228 'sub' 'sub_ln73_91' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2229 [1/1] (0.87ns)   --->   "%sub_ln42_61 = sub i31 %sext_ln70_12, i31 %tmp_956" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2229 'sub' 'sub_ln42_61' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2230 [1/1] (0.00ns)   --->   "%tmp_6135 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_91, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2230 'bitselect' 'tmp_6135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2231 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_74)   --->   "%trunc_ln42_1637 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %sub_ln42_61, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2231 'partselect' 'trunc_ln42_1637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2232 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_74)   --->   "%tmp_6136 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %sub_ln42_61, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2232 'bitselect' 'tmp_6136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2233 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_74)   --->   "%tmp_6137 = bitselect i1 @_ssdm_op_BitSelect.i1.i240.i32, i240 %data_val_read, i32 110" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2233 'bitselect' 'tmp_6137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2234 [1/1] (0.00ns)   --->   "%trunc_ln42_2560 = trunc i32 %sub_ln73_91" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2234 'trunc' 'trunc_ln42_2560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2235 [1/1] (0.76ns)   --->   "%icmp_ln42_1637 = icmp_ne  i14 %trunc_ln42_2560, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2235 'icmp' 'icmp_ln42_1637' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2236 [1/1] (0.00ns)   --->   "%tmp_6138 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %sub_ln42_61, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2236 'bitselect' 'tmp_6138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2237 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_74)   --->   "%or_ln42_1864 = or i1 %tmp_6136, i1 %icmp_ln42_1637" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2237 'or' 'or_ln42_1864' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2238 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_74)   --->   "%and_ln42_1933 = and i1 %or_ln42_1864, i1 %tmp_6137" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2238 'and' 'and_ln42_1933' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2239 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_74)   --->   "%zext_ln42_1628 = zext i1 %and_ln42_1933" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2239 'zext' 'zext_ln42_1628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2240 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_74 = add i16 %trunc_ln42_1637, i16 %zext_ln42_1628" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2240 'add' 'add_ln42_74' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2241 [1/1] (0.00ns)   --->   "%tmp_6139 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_74, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2241 'bitselect' 'tmp_6139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2242 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1934)   --->   "%xor_ln42_370 = xor i1 %tmp_6139, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2242 'xor' 'xor_ln42_370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2243 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1934 = and i1 %tmp_6138, i1 %xor_ln42_370" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2243 'and' 'and_ln42_1934' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2244 [1/1] (0.12ns)   --->   "%xor_ln42_371 = xor i1 %tmp_6135, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2244 'xor' 'xor_ln42_371' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2245 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1935)   --->   "%select_ln42_296 = select i1 %and_ln42_1934, i1 %tmp_6135, i1 %xor_ln42_371" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2245 'select' 'select_ln42_296' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2246 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_374)   --->   "%select_ln42_297 = select i1 %and_ln42_1934, i1 %xor_ln42_371, i1 %tmp_6135" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2246 'select' 'select_ln42_297' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2247 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_374)   --->   "%xor_ln42_372 = xor i1 %tmp_6138, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2247 'xor' 'xor_ln42_372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2248 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_374)   --->   "%or_ln42_1865 = or i1 %tmp_6139, i1 %xor_ln42_372" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2248 'or' 'or_ln42_1865' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2249 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1935)   --->   "%xor_ln42_373 = xor i1 %select_ln42_296, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2249 'xor' 'xor_ln42_373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2250 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1935)   --->   "%or_ln42_1866 = or i1 %tmp_6139, i1 %xor_ln42_373" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2250 'or' 'or_ln42_1866' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2251 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1935 = and i1 %or_ln42_1866, i1 %xor_ln42_371" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2251 'and' 'and_ln42_1935' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2252 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_374)   --->   "%and_ln42_1936 = and i1 %tmp_6139, i1 %select_ln42_297" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2252 'and' 'and_ln42_1936' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2253 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_374 = xor i1 %and_ln42_1936, i1 %or_ln42_1865" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2253 'xor' 'xor_ln42_374' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2254 [1/1] (0.00ns) (grouped into LUT with out node mult_1511)   --->   "%and_ln42_1937 = and i1 %xor_ln42_374, i1 %tmp_6135" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2254 'and' 'and_ln42_1937' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2255 [1/1] (0.00ns) (grouped into LUT with out node mult_1511)   --->   "%select_ln42_298 = select i1 %and_ln42_1935, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2255 'select' 'select_ln42_298' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2256 [1/1] (0.00ns) (grouped into LUT with out node mult_1511)   --->   "%or_ln42_1867 = or i1 %and_ln42_1935, i1 %and_ln42_1937" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2256 'or' 'or_ln42_1867' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2257 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1511 = select i1 %or_ln42_1867, i16 %select_ln42_298, i16 %add_ln42_74" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2257 'select' 'mult_1511' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2258 [1/1] (1.94ns)   --->   "%mul_ln73_1511 = mul i31 %sext_ln70_12, i31 2147468037" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2258 'mul' 'mul_ln73_1511' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2259 [1/1] (0.00ns)   --->   "%tmp_6140 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1511, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2259 'bitselect' 'tmp_6140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2260 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_75)   --->   "%trunc_ln42_1638 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1511, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2260 'partselect' 'trunc_ln42_1638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2261 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_75)   --->   "%tmp_6141 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1511, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2261 'bitselect' 'tmp_6141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2262 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_75)   --->   "%tmp_6142 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1511, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2262 'bitselect' 'tmp_6142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2263 [1/1] (0.00ns)   --->   "%trunc_ln42_2561 = trunc i31 %mul_ln73_1511" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2263 'trunc' 'trunc_ln42_2561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2264 [1/1] (0.76ns)   --->   "%icmp_ln42_1638 = icmp_ne  i14 %trunc_ln42_2561, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2264 'icmp' 'icmp_ln42_1638' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2265 [1/1] (0.00ns)   --->   "%tmp_6143 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1511, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2265 'bitselect' 'tmp_6143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2266 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_75)   --->   "%or_ln42_1868 = or i1 %tmp_6141, i1 %icmp_ln42_1638" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2266 'or' 'or_ln42_1868' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2267 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_75)   --->   "%and_ln42_1938 = and i1 %or_ln42_1868, i1 %tmp_6142" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2267 'and' 'and_ln42_1938' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2268 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_75)   --->   "%zext_ln42_1629 = zext i1 %and_ln42_1938" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2268 'zext' 'zext_ln42_1629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2269 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_75 = add i16 %trunc_ln42_1638, i16 %zext_ln42_1629" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2269 'add' 'add_ln42_75' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2270 [1/1] (0.00ns)   --->   "%tmp_6144 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_75, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2270 'bitselect' 'tmp_6144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2271 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1939)   --->   "%xor_ln42_375 = xor i1 %tmp_6144, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2271 'xor' 'xor_ln42_375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2272 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1939 = and i1 %tmp_6143, i1 %xor_ln42_375" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2272 'and' 'and_ln42_1939' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2273 [1/1] (0.12ns)   --->   "%xor_ln42_376 = xor i1 %tmp_6140, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2273 'xor' 'xor_ln42_376' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2274 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1940)   --->   "%select_ln42_300 = select i1 %and_ln42_1939, i1 %tmp_6140, i1 %xor_ln42_376" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2274 'select' 'select_ln42_300' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2275 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_379)   --->   "%select_ln42_301 = select i1 %and_ln42_1939, i1 %xor_ln42_376, i1 %tmp_6140" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2275 'select' 'select_ln42_301' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2276 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_379)   --->   "%xor_ln42_377 = xor i1 %tmp_6143, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2276 'xor' 'xor_ln42_377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2277 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_379)   --->   "%or_ln42_1869 = or i1 %tmp_6144, i1 %xor_ln42_377" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2277 'or' 'or_ln42_1869' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2278 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1940)   --->   "%xor_ln42_378 = xor i1 %select_ln42_300, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2278 'xor' 'xor_ln42_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2279 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1940)   --->   "%or_ln42_1870 = or i1 %tmp_6144, i1 %xor_ln42_378" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2279 'or' 'or_ln42_1870' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2280 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1940 = and i1 %or_ln42_1870, i1 %xor_ln42_376" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2280 'and' 'and_ln42_1940' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2281 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_379)   --->   "%and_ln42_1941 = and i1 %tmp_6144, i1 %select_ln42_301" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2281 'and' 'and_ln42_1941' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2282 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_379 = xor i1 %and_ln42_1941, i1 %or_ln42_1869" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2282 'xor' 'xor_ln42_379' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2283 [1/1] (0.00ns) (grouped into LUT with out node mult_1512)   --->   "%and_ln42_1942 = and i1 %xor_ln42_379, i1 %tmp_6140" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2283 'and' 'and_ln42_1942' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2284 [1/1] (0.00ns) (grouped into LUT with out node mult_1512)   --->   "%select_ln42_302 = select i1 %and_ln42_1940, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2284 'select' 'select_ln42_302' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2285 [1/1] (0.00ns) (grouped into LUT with out node mult_1512)   --->   "%or_ln42_1871 = or i1 %and_ln42_1940, i1 %and_ln42_1942" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2285 'or' 'or_ln42_1871' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2286 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1512 = select i1 %or_ln42_1871, i16 %select_ln42_302, i16 %add_ln42_75" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2286 'select' 'mult_1512' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2287 [1/1] (1.94ns)   --->   "%mul_ln73_1512 = mul i32 %conv_i_i_6, i32 27731" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2287 'mul' 'mul_ln73_1512' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2288 [1/1] (0.00ns)   --->   "%tmp_6145 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1512, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2288 'bitselect' 'tmp_6145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2289 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_76)   --->   "%trunc_ln42_1639 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1512, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2289 'partselect' 'trunc_ln42_1639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2290 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_76)   --->   "%tmp_6146 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1512, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2290 'bitselect' 'tmp_6146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2291 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_76)   --->   "%tmp_6147 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1512, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2291 'bitselect' 'tmp_6147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2292 [1/1] (0.00ns)   --->   "%trunc_ln42_2562 = trunc i32 %mul_ln73_1512" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2292 'trunc' 'trunc_ln42_2562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2293 [1/1] (0.76ns)   --->   "%icmp_ln42_1639 = icmp_ne  i14 %trunc_ln42_2562, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2293 'icmp' 'icmp_ln42_1639' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2294 [1/1] (0.00ns)   --->   "%tmp_6148 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1512, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2294 'bitselect' 'tmp_6148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2295 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_76)   --->   "%or_ln42_1872 = or i1 %tmp_6146, i1 %icmp_ln42_1639" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2295 'or' 'or_ln42_1872' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2296 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_76)   --->   "%and_ln42_1943 = and i1 %or_ln42_1872, i1 %tmp_6147" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2296 'and' 'and_ln42_1943' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2297 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_76)   --->   "%zext_ln42_1630 = zext i1 %and_ln42_1943" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2297 'zext' 'zext_ln42_1630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2298 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_76 = add i16 %trunc_ln42_1639, i16 %zext_ln42_1630" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2298 'add' 'add_ln42_76' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2299 [1/1] (0.00ns)   --->   "%tmp_6149 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_76, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2299 'bitselect' 'tmp_6149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2300 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1944)   --->   "%xor_ln42_380 = xor i1 %tmp_6149, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2300 'xor' 'xor_ln42_380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2301 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1944 = and i1 %tmp_6148, i1 %xor_ln42_380" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2301 'and' 'and_ln42_1944' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2302 [1/1] (0.12ns)   --->   "%xor_ln42_381 = xor i1 %tmp_6145, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2302 'xor' 'xor_ln42_381' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2303 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1945)   --->   "%select_ln42_304 = select i1 %and_ln42_1944, i1 %tmp_6145, i1 %xor_ln42_381" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2303 'select' 'select_ln42_304' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2304 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_384)   --->   "%select_ln42_305 = select i1 %and_ln42_1944, i1 %xor_ln42_381, i1 %tmp_6145" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2304 'select' 'select_ln42_305' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2305 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_384)   --->   "%xor_ln42_382 = xor i1 %tmp_6148, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2305 'xor' 'xor_ln42_382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2306 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_384)   --->   "%or_ln42_1873 = or i1 %tmp_6149, i1 %xor_ln42_382" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2306 'or' 'or_ln42_1873' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2307 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1945)   --->   "%xor_ln42_383 = xor i1 %select_ln42_304, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2307 'xor' 'xor_ln42_383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2308 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1945)   --->   "%or_ln42_1874 = or i1 %tmp_6149, i1 %xor_ln42_383" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2308 'or' 'or_ln42_1874' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2309 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1945 = and i1 %or_ln42_1874, i1 %xor_ln42_381" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2309 'and' 'and_ln42_1945' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2310 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_384)   --->   "%and_ln42_1946 = and i1 %tmp_6149, i1 %select_ln42_305" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2310 'and' 'and_ln42_1946' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2311 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_384 = xor i1 %and_ln42_1946, i1 %or_ln42_1873" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2311 'xor' 'xor_ln42_384' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2312 [1/1] (0.00ns) (grouped into LUT with out node mult_1513)   --->   "%and_ln42_1947 = and i1 %xor_ln42_384, i1 %tmp_6145" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2312 'and' 'and_ln42_1947' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2313 [1/1] (0.00ns) (grouped into LUT with out node mult_1513)   --->   "%select_ln42_306 = select i1 %and_ln42_1945, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2313 'select' 'select_ln42_306' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2314 [1/1] (0.00ns) (grouped into LUT with out node mult_1513)   --->   "%or_ln42_1875 = or i1 %and_ln42_1945, i1 %and_ln42_1947" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2314 'or' 'or_ln42_1875' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2315 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1513 = select i1 %or_ln42_1875, i16 %select_ln42_306, i16 %add_ln42_76" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2315 'select' 'mult_1513' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2316 [1/1] (1.94ns)   --->   "%mul_ln73_1513 = mul i32 %conv_i_i_6, i32 27075" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2316 'mul' 'mul_ln73_1513' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2317 [1/1] (0.00ns)   --->   "%tmp_6150 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1513, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2317 'bitselect' 'tmp_6150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2318 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_77)   --->   "%trunc_ln42_1640 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1513, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2318 'partselect' 'trunc_ln42_1640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2319 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_77)   --->   "%tmp_6151 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1513, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2319 'bitselect' 'tmp_6151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2320 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_77)   --->   "%tmp_6152 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1513, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2320 'bitselect' 'tmp_6152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2321 [1/1] (0.00ns)   --->   "%trunc_ln42_2563 = trunc i32 %mul_ln73_1513" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2321 'trunc' 'trunc_ln42_2563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2322 [1/1] (0.76ns)   --->   "%icmp_ln42_1640 = icmp_ne  i14 %trunc_ln42_2563, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2322 'icmp' 'icmp_ln42_1640' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2323 [1/1] (0.00ns)   --->   "%tmp_6153 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1513, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2323 'bitselect' 'tmp_6153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2324 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_77)   --->   "%or_ln42_1876 = or i1 %tmp_6151, i1 %icmp_ln42_1640" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2324 'or' 'or_ln42_1876' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2325 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_77)   --->   "%and_ln42_1948 = and i1 %or_ln42_1876, i1 %tmp_6152" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2325 'and' 'and_ln42_1948' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2326 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_77)   --->   "%zext_ln42_1631 = zext i1 %and_ln42_1948" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2326 'zext' 'zext_ln42_1631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2327 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_77 = add i16 %trunc_ln42_1640, i16 %zext_ln42_1631" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2327 'add' 'add_ln42_77' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2328 [1/1] (0.00ns)   --->   "%tmp_6154 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_77, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2328 'bitselect' 'tmp_6154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2329 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1949)   --->   "%xor_ln42_385 = xor i1 %tmp_6154, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2329 'xor' 'xor_ln42_385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2330 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1949 = and i1 %tmp_6153, i1 %xor_ln42_385" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2330 'and' 'and_ln42_1949' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2331 [1/1] (0.12ns)   --->   "%xor_ln42_386 = xor i1 %tmp_6150, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2331 'xor' 'xor_ln42_386' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2332 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1950)   --->   "%select_ln42_308 = select i1 %and_ln42_1949, i1 %tmp_6150, i1 %xor_ln42_386" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2332 'select' 'select_ln42_308' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2333 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_389)   --->   "%select_ln42_309 = select i1 %and_ln42_1949, i1 %xor_ln42_386, i1 %tmp_6150" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2333 'select' 'select_ln42_309' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2334 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_389)   --->   "%xor_ln42_387 = xor i1 %tmp_6153, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2334 'xor' 'xor_ln42_387' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2335 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_389)   --->   "%or_ln42_1877 = or i1 %tmp_6154, i1 %xor_ln42_387" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2335 'or' 'or_ln42_1877' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2336 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1950)   --->   "%xor_ln42_388 = xor i1 %select_ln42_308, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2336 'xor' 'xor_ln42_388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2337 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1950)   --->   "%or_ln42_1878 = or i1 %tmp_6154, i1 %xor_ln42_388" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2337 'or' 'or_ln42_1878' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2338 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1950 = and i1 %or_ln42_1878, i1 %xor_ln42_386" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2338 'and' 'and_ln42_1950' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2339 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_389)   --->   "%and_ln42_1951 = and i1 %tmp_6154, i1 %select_ln42_309" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2339 'and' 'and_ln42_1951' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2340 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_389 = xor i1 %and_ln42_1951, i1 %or_ln42_1877" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2340 'xor' 'xor_ln42_389' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2341 [1/1] (0.00ns) (grouped into LUT with out node mult_1514)   --->   "%and_ln42_1952 = and i1 %xor_ln42_389, i1 %tmp_6150" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2341 'and' 'and_ln42_1952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2342 [1/1] (0.00ns) (grouped into LUT with out node mult_1514)   --->   "%select_ln42_310 = select i1 %and_ln42_1950, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2342 'select' 'select_ln42_310' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2343 [1/1] (0.00ns) (grouped into LUT with out node mult_1514)   --->   "%or_ln42_1879 = or i1 %and_ln42_1950, i1 %and_ln42_1952" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2343 'or' 'or_ln42_1879' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2344 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1514 = select i1 %or_ln42_1879, i16 %select_ln42_310, i16 %add_ln42_77" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2344 'select' 'mult_1514' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2345 [1/1] (1.94ns)   --->   "%mul_ln73_1514 = mul i32 %conv_i_i_6, i32 4294949871" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2345 'mul' 'mul_ln73_1514' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2346 [1/1] (0.00ns)   --->   "%tmp_6155 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1514, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2346 'bitselect' 'tmp_6155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2347 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_78)   --->   "%trunc_ln42_1641 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1514, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2347 'partselect' 'trunc_ln42_1641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2348 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_78)   --->   "%tmp_6156 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1514, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2348 'bitselect' 'tmp_6156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2349 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_78)   --->   "%tmp_6157 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1514, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2349 'bitselect' 'tmp_6157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2350 [1/1] (0.00ns)   --->   "%trunc_ln42_2564 = trunc i32 %mul_ln73_1514" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2350 'trunc' 'trunc_ln42_2564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2351 [1/1] (0.76ns)   --->   "%icmp_ln42_1641 = icmp_ne  i14 %trunc_ln42_2564, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2351 'icmp' 'icmp_ln42_1641' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2352 [1/1] (0.00ns)   --->   "%tmp_6158 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1514, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2352 'bitselect' 'tmp_6158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2353 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_78)   --->   "%or_ln42_1880 = or i1 %tmp_6156, i1 %icmp_ln42_1641" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2353 'or' 'or_ln42_1880' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2354 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_78)   --->   "%and_ln42_1953 = and i1 %or_ln42_1880, i1 %tmp_6157" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2354 'and' 'and_ln42_1953' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2355 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_78)   --->   "%zext_ln42_1632 = zext i1 %and_ln42_1953" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2355 'zext' 'zext_ln42_1632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2356 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_78 = add i16 %trunc_ln42_1641, i16 %zext_ln42_1632" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2356 'add' 'add_ln42_78' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2357 [1/1] (0.00ns)   --->   "%tmp_6159 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_78, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2357 'bitselect' 'tmp_6159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2358 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1954)   --->   "%xor_ln42_390 = xor i1 %tmp_6159, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2358 'xor' 'xor_ln42_390' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2359 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1954 = and i1 %tmp_6158, i1 %xor_ln42_390" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2359 'and' 'and_ln42_1954' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2360 [1/1] (0.12ns)   --->   "%xor_ln42_391 = xor i1 %tmp_6155, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2360 'xor' 'xor_ln42_391' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2361 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1955)   --->   "%select_ln42_312 = select i1 %and_ln42_1954, i1 %tmp_6155, i1 %xor_ln42_391" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2361 'select' 'select_ln42_312' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2362 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_394)   --->   "%select_ln42_313 = select i1 %and_ln42_1954, i1 %xor_ln42_391, i1 %tmp_6155" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2362 'select' 'select_ln42_313' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2363 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_394)   --->   "%xor_ln42_392 = xor i1 %tmp_6158, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2363 'xor' 'xor_ln42_392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2364 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_394)   --->   "%or_ln42_1881 = or i1 %tmp_6159, i1 %xor_ln42_392" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2364 'or' 'or_ln42_1881' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2365 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1955)   --->   "%xor_ln42_393 = xor i1 %select_ln42_312, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2365 'xor' 'xor_ln42_393' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2366 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1955)   --->   "%or_ln42_1882 = or i1 %tmp_6159, i1 %xor_ln42_393" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2366 'or' 'or_ln42_1882' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2367 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1955 = and i1 %or_ln42_1882, i1 %xor_ln42_391" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2367 'and' 'and_ln42_1955' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2368 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_394)   --->   "%and_ln42_1956 = and i1 %tmp_6159, i1 %select_ln42_313" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2368 'and' 'and_ln42_1956' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2369 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_394 = xor i1 %and_ln42_1956, i1 %or_ln42_1881" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2369 'xor' 'xor_ln42_394' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2370 [1/1] (0.00ns) (grouped into LUT with out node mult_1515)   --->   "%and_ln42_1957 = and i1 %xor_ln42_394, i1 %tmp_6155" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2370 'and' 'and_ln42_1957' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2371 [1/1] (0.00ns) (grouped into LUT with out node mult_1515)   --->   "%select_ln42_314 = select i1 %and_ln42_1955, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2371 'select' 'select_ln42_314' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2372 [1/1] (0.00ns) (grouped into LUT with out node mult_1515)   --->   "%or_ln42_1883 = or i1 %and_ln42_1955, i1 %and_ln42_1957" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2372 'or' 'or_ln42_1883' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2373 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1515 = select i1 %or_ln42_1883, i16 %select_ln42_314, i16 %add_ln42_78" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2373 'select' 'mult_1515' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2374 [1/1] (1.94ns)   --->   "%mul_ln73_1515 = mul i32 %conv_i_i_6, i32 18476" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2374 'mul' 'mul_ln73_1515' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2375 [1/1] (0.00ns)   --->   "%tmp_6160 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1515, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2375 'bitselect' 'tmp_6160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2376 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_79)   --->   "%trunc_ln42_1642 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1515, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2376 'partselect' 'trunc_ln42_1642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2377 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_79)   --->   "%tmp_6161 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1515, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2377 'bitselect' 'tmp_6161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2378 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_79)   --->   "%tmp_6162 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1515, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2378 'bitselect' 'tmp_6162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2379 [1/1] (0.00ns)   --->   "%trunc_ln42_2565 = trunc i32 %mul_ln73_1515" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2379 'trunc' 'trunc_ln42_2565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2380 [1/1] (0.76ns)   --->   "%icmp_ln42_1642 = icmp_ne  i14 %trunc_ln42_2565, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2380 'icmp' 'icmp_ln42_1642' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2381 [1/1] (0.00ns)   --->   "%tmp_6163 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1515, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2381 'bitselect' 'tmp_6163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2382 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_79)   --->   "%or_ln42_1884 = or i1 %tmp_6161, i1 %icmp_ln42_1642" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2382 'or' 'or_ln42_1884' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2383 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_79)   --->   "%and_ln42_1958 = and i1 %or_ln42_1884, i1 %tmp_6162" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2383 'and' 'and_ln42_1958' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2384 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_79)   --->   "%zext_ln42_1633 = zext i1 %and_ln42_1958" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2384 'zext' 'zext_ln42_1633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2385 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_79 = add i16 %trunc_ln42_1642, i16 %zext_ln42_1633" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2385 'add' 'add_ln42_79' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2386 [1/1] (0.00ns)   --->   "%tmp_6164 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_79, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2386 'bitselect' 'tmp_6164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2387 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1959)   --->   "%xor_ln42_395 = xor i1 %tmp_6164, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2387 'xor' 'xor_ln42_395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2388 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1959 = and i1 %tmp_6163, i1 %xor_ln42_395" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2388 'and' 'and_ln42_1959' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2389 [1/1] (0.12ns)   --->   "%xor_ln42_396 = xor i1 %tmp_6160, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2389 'xor' 'xor_ln42_396' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2390 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1960)   --->   "%select_ln42_316 = select i1 %and_ln42_1959, i1 %tmp_6160, i1 %xor_ln42_396" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2390 'select' 'select_ln42_316' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2391 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_399)   --->   "%select_ln42_317 = select i1 %and_ln42_1959, i1 %xor_ln42_396, i1 %tmp_6160" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2391 'select' 'select_ln42_317' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2392 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_399)   --->   "%xor_ln42_397 = xor i1 %tmp_6163, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2392 'xor' 'xor_ln42_397' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2393 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_399)   --->   "%or_ln42_1885 = or i1 %tmp_6164, i1 %xor_ln42_397" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2393 'or' 'or_ln42_1885' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2394 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1960)   --->   "%xor_ln42_398 = xor i1 %select_ln42_316, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2394 'xor' 'xor_ln42_398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2395 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1960)   --->   "%or_ln42_1886 = or i1 %tmp_6164, i1 %xor_ln42_398" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2395 'or' 'or_ln42_1886' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2396 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1960 = and i1 %or_ln42_1886, i1 %xor_ln42_396" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2396 'and' 'and_ln42_1960' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2397 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_399)   --->   "%and_ln42_1961 = and i1 %tmp_6164, i1 %select_ln42_317" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2397 'and' 'and_ln42_1961' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2398 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_399 = xor i1 %and_ln42_1961, i1 %or_ln42_1885" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2398 'xor' 'xor_ln42_399' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2399 [1/1] (0.00ns) (grouped into LUT with out node mult_1516)   --->   "%and_ln42_1962 = and i1 %xor_ln42_399, i1 %tmp_6160" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2399 'and' 'and_ln42_1962' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2400 [1/1] (0.00ns) (grouped into LUT with out node mult_1516)   --->   "%select_ln42_318 = select i1 %and_ln42_1960, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2400 'select' 'select_ln42_318' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2401 [1/1] (0.00ns) (grouped into LUT with out node mult_1516)   --->   "%or_ln42_1887 = or i1 %and_ln42_1960, i1 %and_ln42_1962" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2401 'or' 'or_ln42_1887' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2402 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1516 = select i1 %or_ln42_1887, i16 %select_ln42_318, i16 %add_ln42_79" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2402 'select' 'mult_1516' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2403 [1/1] (0.87ns)   --->   "%sub_ln73_59 = sub i32 %sext_ln73_8, i32 %conv_i_i_6" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2403 'sub' 'sub_ln73_59' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2404 [1/1] (0.00ns)   --->   "%tmp_6165 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_59, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2404 'bitselect' 'tmp_6165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2405 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_80)   --->   "%trunc_ln42_1643 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %sub_ln73_59, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2405 'partselect' 'trunc_ln42_1643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2406 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_80)   --->   "%tmp_6166 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_59, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2406 'bitselect' 'tmp_6166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2407 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_80)   --->   "%tmp_6167 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_59, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2407 'bitselect' 'tmp_6167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2408 [1/1] (0.00ns)   --->   "%trunc_ln42_2566 = trunc i32 %sub_ln73_59" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2408 'trunc' 'trunc_ln42_2566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2409 [1/1] (0.76ns)   --->   "%icmp_ln42_1643 = icmp_ne  i14 %trunc_ln42_2566, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2409 'icmp' 'icmp_ln42_1643' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2410 [1/1] (0.00ns)   --->   "%tmp_6168 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_59, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2410 'bitselect' 'tmp_6168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2411 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_80)   --->   "%or_ln42_1888 = or i1 %tmp_6166, i1 %icmp_ln42_1643" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2411 'or' 'or_ln42_1888' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2412 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_80)   --->   "%and_ln42_1963 = and i1 %or_ln42_1888, i1 %tmp_6167" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2412 'and' 'and_ln42_1963' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2413 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_80)   --->   "%zext_ln42_1634 = zext i1 %and_ln42_1963" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2413 'zext' 'zext_ln42_1634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2414 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_80 = add i16 %trunc_ln42_1643, i16 %zext_ln42_1634" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2414 'add' 'add_ln42_80' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2415 [1/1] (0.00ns)   --->   "%tmp_6169 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_80, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2415 'bitselect' 'tmp_6169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2416 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1964)   --->   "%xor_ln42_400 = xor i1 %tmp_6169, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2416 'xor' 'xor_ln42_400' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2417 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1964 = and i1 %tmp_6168, i1 %xor_ln42_400" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2417 'and' 'and_ln42_1964' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2418 [1/1] (0.12ns)   --->   "%xor_ln42_401 = xor i1 %tmp_6165, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2418 'xor' 'xor_ln42_401' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2419 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1965)   --->   "%select_ln42_320 = select i1 %and_ln42_1964, i1 %tmp_6165, i1 %xor_ln42_401" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2419 'select' 'select_ln42_320' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2420 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_404)   --->   "%select_ln42_321 = select i1 %and_ln42_1964, i1 %xor_ln42_401, i1 %tmp_6165" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2420 'select' 'select_ln42_321' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2421 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_404)   --->   "%xor_ln42_402 = xor i1 %tmp_6168, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2421 'xor' 'xor_ln42_402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2422 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_404)   --->   "%or_ln42_1889 = or i1 %tmp_6169, i1 %xor_ln42_402" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2422 'or' 'or_ln42_1889' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2423 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1965)   --->   "%xor_ln42_403 = xor i1 %select_ln42_320, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2423 'xor' 'xor_ln42_403' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2424 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1965)   --->   "%or_ln42_1890 = or i1 %tmp_6169, i1 %xor_ln42_403" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2424 'or' 'or_ln42_1890' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2425 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1965 = and i1 %or_ln42_1890, i1 %xor_ln42_401" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2425 'and' 'and_ln42_1965' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2426 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_404)   --->   "%and_ln42_1966 = and i1 %tmp_6169, i1 %select_ln42_321" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2426 'and' 'and_ln42_1966' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2427 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_404 = xor i1 %and_ln42_1966, i1 %or_ln42_1889" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2427 'xor' 'xor_ln42_404' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2428 [1/1] (0.00ns) (grouped into LUT with out node mult_1517)   --->   "%and_ln42_1967 = and i1 %xor_ln42_404, i1 %tmp_6165" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2428 'and' 'and_ln42_1967' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2429 [1/1] (0.00ns) (grouped into LUT with out node mult_1517)   --->   "%select_ln42_322 = select i1 %and_ln42_1965, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2429 'select' 'select_ln42_322' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2430 [1/1] (0.00ns) (grouped into LUT with out node mult_1517)   --->   "%or_ln42_1891 = or i1 %and_ln42_1965, i1 %and_ln42_1967" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2430 'or' 'or_ln42_1891' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2431 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1517 = select i1 %or_ln42_1891, i16 %select_ln42_322, i16 %add_ln42_80" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2431 'select' 'mult_1517' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2432 [1/1] (1.94ns)   --->   "%mul_ln73_1516 = mul i29 %sext_ln70_11, i29 3634" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2432 'mul' 'mul_ln73_1516' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2433 [1/1] (0.00ns)   --->   "%tmp_6170 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1516, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2433 'bitselect' 'tmp_6170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2434 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_81)   --->   "%trunc_ln42_2567 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln73_1516, i32 15, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2434 'partselect' 'trunc_ln42_2567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2435 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_81)   --->   "%sext_ln42_775 = sext i14 %trunc_ln42_2567" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2435 'sext' 'sext_ln42_775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2436 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_81)   --->   "%tmp_6171 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1516, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2436 'bitselect' 'tmp_6171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2437 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_81)   --->   "%tmp_6172 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1516, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2437 'bitselect' 'tmp_6172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2438 [1/1] (0.00ns)   --->   "%trunc_ln42_2568 = trunc i29 %mul_ln73_1516" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2438 'trunc' 'trunc_ln42_2568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2439 [1/1] (0.76ns)   --->   "%icmp_ln42_1644 = icmp_ne  i14 %trunc_ln42_2568, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2439 'icmp' 'icmp_ln42_1644' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2440 [1/1] (0.00ns)   --->   "%tmp_6173 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1516, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2440 'bitselect' 'tmp_6173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2441 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_81)   --->   "%or_ln42_1892 = or i1 %tmp_6171, i1 %icmp_ln42_1644" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2441 'or' 'or_ln42_1892' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2442 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_81)   --->   "%and_ln42_1968 = and i1 %or_ln42_1892, i1 %tmp_6172" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2442 'and' 'and_ln42_1968' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2443 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_81)   --->   "%zext_ln42_1635 = zext i1 %and_ln42_1968" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2443 'zext' 'zext_ln42_1635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2444 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln42_81 = add i15 %sext_ln42_775, i15 %zext_ln42_1635" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2444 'add' 'add_ln42_81' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2445 [1/1] (0.00ns) (grouped into LUT with out node mult_1518)   --->   "%sext_ln42_776 = sext i15 %add_ln42_81" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2445 'sext' 'sext_ln42_776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2446 [1/1] (0.00ns)   --->   "%tmp_6174 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln42_81, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2446 'bitselect' 'tmp_6174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2447 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1969)   --->   "%xor_ln42_405 = xor i1 %tmp_6174, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2447 'xor' 'xor_ln42_405' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2448 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1969 = and i1 %tmp_6173, i1 %xor_ln42_405" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2448 'and' 'and_ln42_1969' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2449 [1/1] (0.12ns)   --->   "%xor_ln42_406 = xor i1 %tmp_6170, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2449 'xor' 'xor_ln42_406' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2450 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1970)   --->   "%select_ln42_324 = select i1 %and_ln42_1969, i1 %tmp_6170, i1 %xor_ln42_406" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2450 'select' 'select_ln42_324' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2451 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_409)   --->   "%select_ln42_325 = select i1 %and_ln42_1969, i1 %xor_ln42_406, i1 %tmp_6170" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2451 'select' 'select_ln42_325' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2452 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_409)   --->   "%xor_ln42_407 = xor i1 %tmp_6173, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2452 'xor' 'xor_ln42_407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2453 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_409)   --->   "%or_ln42_1893 = or i1 %tmp_6174, i1 %xor_ln42_407" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2453 'or' 'or_ln42_1893' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2454 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1970)   --->   "%xor_ln42_408 = xor i1 %select_ln42_324, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2454 'xor' 'xor_ln42_408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2455 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1970)   --->   "%or_ln42_1894 = or i1 %tmp_6174, i1 %xor_ln42_408" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2455 'or' 'or_ln42_1894' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2456 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1970 = and i1 %or_ln42_1894, i1 %xor_ln42_406" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2456 'and' 'and_ln42_1970' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2457 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_409)   --->   "%and_ln42_1971 = and i1 %tmp_6174, i1 %select_ln42_325" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2457 'and' 'and_ln42_1971' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2458 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_409 = xor i1 %and_ln42_1971, i1 %or_ln42_1893" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2458 'xor' 'xor_ln42_409' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2459 [1/1] (0.00ns) (grouped into LUT with out node mult_1518)   --->   "%and_ln42_1972 = and i1 %xor_ln42_409, i1 %tmp_6170" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2459 'and' 'and_ln42_1972' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2460 [1/1] (0.00ns) (grouped into LUT with out node mult_1518)   --->   "%select_ln42_326 = select i1 %and_ln42_1970, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2460 'select' 'select_ln42_326' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2461 [1/1] (0.00ns) (grouped into LUT with out node mult_1518)   --->   "%or_ln42_1895 = or i1 %and_ln42_1970, i1 %and_ln42_1972" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2461 'or' 'or_ln42_1895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2462 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1518 = select i1 %or_ln42_1895, i16 %select_ln42_326, i16 %sext_ln42_776" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2462 'select' 'mult_1518' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2463 [1/1] (1.94ns)   --->   "%mul_ln73_1517 = mul i32 %conv_i_i_6, i32 4294936998" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2463 'mul' 'mul_ln73_1517' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2464 [1/1] (0.00ns)   --->   "%tmp_6175 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1517, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2464 'bitselect' 'tmp_6175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2465 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_82)   --->   "%trunc_ln42_1645 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1517, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2465 'partselect' 'trunc_ln42_1645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2466 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_82)   --->   "%tmp_6176 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1517, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2466 'bitselect' 'tmp_6176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2467 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_82)   --->   "%tmp_6177 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1517, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2467 'bitselect' 'tmp_6177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2468 [1/1] (0.00ns)   --->   "%trunc_ln42_2569 = trunc i32 %mul_ln73_1517" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2468 'trunc' 'trunc_ln42_2569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2469 [1/1] (0.76ns)   --->   "%icmp_ln42_1645 = icmp_ne  i14 %trunc_ln42_2569, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2469 'icmp' 'icmp_ln42_1645' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2470 [1/1] (0.00ns)   --->   "%tmp_6178 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1517, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2470 'bitselect' 'tmp_6178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2471 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_82)   --->   "%or_ln42_1896 = or i1 %tmp_6176, i1 %icmp_ln42_1645" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2471 'or' 'or_ln42_1896' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2472 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_82)   --->   "%and_ln42_1973 = and i1 %or_ln42_1896, i1 %tmp_6177" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2472 'and' 'and_ln42_1973' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2473 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_82)   --->   "%zext_ln42_1636 = zext i1 %and_ln42_1973" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2473 'zext' 'zext_ln42_1636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2474 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_82 = add i16 %trunc_ln42_1645, i16 %zext_ln42_1636" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2474 'add' 'add_ln42_82' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2475 [1/1] (0.00ns)   --->   "%tmp_6179 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_82, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2475 'bitselect' 'tmp_6179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2476 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1974)   --->   "%xor_ln42_410 = xor i1 %tmp_6179, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2476 'xor' 'xor_ln42_410' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2477 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1974 = and i1 %tmp_6178, i1 %xor_ln42_410" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2477 'and' 'and_ln42_1974' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2478 [1/1] (0.12ns)   --->   "%xor_ln42_411 = xor i1 %tmp_6175, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2478 'xor' 'xor_ln42_411' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2479 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1975)   --->   "%select_ln42_328 = select i1 %and_ln42_1974, i1 %tmp_6175, i1 %xor_ln42_411" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2479 'select' 'select_ln42_328' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2480 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_414)   --->   "%select_ln42_329 = select i1 %and_ln42_1974, i1 %xor_ln42_411, i1 %tmp_6175" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2480 'select' 'select_ln42_329' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2481 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_414)   --->   "%xor_ln42_412 = xor i1 %tmp_6178, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2481 'xor' 'xor_ln42_412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2482 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_414)   --->   "%or_ln42_1897 = or i1 %tmp_6179, i1 %xor_ln42_412" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2482 'or' 'or_ln42_1897' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2483 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1975)   --->   "%xor_ln42_413 = xor i1 %select_ln42_328, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2483 'xor' 'xor_ln42_413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2484 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1975)   --->   "%or_ln42_1898 = or i1 %tmp_6179, i1 %xor_ln42_413" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2484 'or' 'or_ln42_1898' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2485 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1975 = and i1 %or_ln42_1898, i1 %xor_ln42_411" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2485 'and' 'and_ln42_1975' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2486 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_414)   --->   "%and_ln42_1976 = and i1 %tmp_6179, i1 %select_ln42_329" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2486 'and' 'and_ln42_1976' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2487 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_414 = xor i1 %and_ln42_1976, i1 %or_ln42_1897" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2487 'xor' 'xor_ln42_414' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2488 [1/1] (0.00ns) (grouped into LUT with out node mult_1519)   --->   "%and_ln42_1977 = and i1 %xor_ln42_414, i1 %tmp_6175" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2488 'and' 'and_ln42_1977' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2489 [1/1] (0.00ns) (grouped into LUT with out node mult_1519)   --->   "%select_ln42_330 = select i1 %and_ln42_1975, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2489 'select' 'select_ln42_330' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2490 [1/1] (0.00ns) (grouped into LUT with out node mult_1519)   --->   "%or_ln42_1899 = or i1 %and_ln42_1975, i1 %and_ln42_1977" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2490 'or' 'or_ln42_1899' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2491 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1519 = select i1 %or_ln42_1899, i16 %select_ln42_330, i16 %add_ln42_82" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2491 'select' 'mult_1519' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2492 [1/1] (1.94ns)   --->   "%mul_ln73_1518 = mul i32 %conv_i_i_6, i32 4294942880" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2492 'mul' 'mul_ln73_1518' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2493 [1/1] (0.00ns)   --->   "%tmp_6180 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1518, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2493 'bitselect' 'tmp_6180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2494 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_83)   --->   "%trunc_ln42_1646 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1518, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2494 'partselect' 'trunc_ln42_1646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2495 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_83)   --->   "%tmp_6181 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1518, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2495 'bitselect' 'tmp_6181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2496 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_83)   --->   "%tmp_6182 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1518, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2496 'bitselect' 'tmp_6182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2497 [1/1] (0.00ns)   --->   "%trunc_ln42_2570 = trunc i32 %mul_ln73_1518" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2497 'trunc' 'trunc_ln42_2570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2498 [1/1] (0.76ns)   --->   "%icmp_ln42_1646 = icmp_ne  i14 %trunc_ln42_2570, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2498 'icmp' 'icmp_ln42_1646' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2499 [1/1] (0.00ns)   --->   "%tmp_6183 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1518, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2499 'bitselect' 'tmp_6183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2500 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_83)   --->   "%or_ln42_1900 = or i1 %tmp_6181, i1 %icmp_ln42_1646" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2500 'or' 'or_ln42_1900' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2501 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_83)   --->   "%and_ln42_1978 = and i1 %or_ln42_1900, i1 %tmp_6182" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2501 'and' 'and_ln42_1978' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2502 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_83)   --->   "%zext_ln42_1637 = zext i1 %and_ln42_1978" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2502 'zext' 'zext_ln42_1637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2503 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_83 = add i16 %trunc_ln42_1646, i16 %zext_ln42_1637" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2503 'add' 'add_ln42_83' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2504 [1/1] (0.00ns)   --->   "%tmp_6184 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_83, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2504 'bitselect' 'tmp_6184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2505 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1979)   --->   "%xor_ln42_415 = xor i1 %tmp_6184, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2505 'xor' 'xor_ln42_415' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2506 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1979 = and i1 %tmp_6183, i1 %xor_ln42_415" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2506 'and' 'and_ln42_1979' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2507 [1/1] (0.12ns)   --->   "%xor_ln42_416 = xor i1 %tmp_6180, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2507 'xor' 'xor_ln42_416' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2508 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1980)   --->   "%select_ln42_332 = select i1 %and_ln42_1979, i1 %tmp_6180, i1 %xor_ln42_416" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2508 'select' 'select_ln42_332' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2509 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_419)   --->   "%select_ln42_333 = select i1 %and_ln42_1979, i1 %xor_ln42_416, i1 %tmp_6180" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2509 'select' 'select_ln42_333' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2510 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_419)   --->   "%xor_ln42_417 = xor i1 %tmp_6183, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2510 'xor' 'xor_ln42_417' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2511 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_419)   --->   "%or_ln42_1901 = or i1 %tmp_6184, i1 %xor_ln42_417" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2511 'or' 'or_ln42_1901' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2512 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1980)   --->   "%xor_ln42_418 = xor i1 %select_ln42_332, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2512 'xor' 'xor_ln42_418' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2513 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1980)   --->   "%or_ln42_1902 = or i1 %tmp_6184, i1 %xor_ln42_418" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2513 'or' 'or_ln42_1902' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2514 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1980 = and i1 %or_ln42_1902, i1 %xor_ln42_416" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2514 'and' 'and_ln42_1980' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2515 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_419)   --->   "%and_ln42_1981 = and i1 %tmp_6184, i1 %select_ln42_333" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2515 'and' 'and_ln42_1981' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2516 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_419 = xor i1 %and_ln42_1981, i1 %or_ln42_1901" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2516 'xor' 'xor_ln42_419' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2517 [1/1] (0.00ns) (grouped into LUT with out node mult_1520)   --->   "%and_ln42_1982 = and i1 %xor_ln42_419, i1 %tmp_6180" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2517 'and' 'and_ln42_1982' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2518 [1/1] (0.00ns) (grouped into LUT with out node mult_1520)   --->   "%select_ln42_334 = select i1 %and_ln42_1980, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2518 'select' 'select_ln42_334' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2519 [1/1] (0.00ns) (grouped into LUT with out node mult_1520)   --->   "%or_ln42_1903 = or i1 %and_ln42_1980, i1 %and_ln42_1982" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2519 'or' 'or_ln42_1903' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2520 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1520 = select i1 %or_ln42_1903, i16 %select_ln42_334, i16 %add_ln42_83" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2520 'select' 'mult_1520' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2521 [1/1] (1.94ns)   --->   "%mul_ln73_1519 = mul i31 %sext_ln70_12, i31 13261" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2521 'mul' 'mul_ln73_1519' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2522 [1/1] (0.00ns)   --->   "%tmp_6185 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1519, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2522 'bitselect' 'tmp_6185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2523 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_84)   --->   "%trunc_ln42_1647 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1519, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2523 'partselect' 'trunc_ln42_1647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2524 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_84)   --->   "%tmp_6186 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1519, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2524 'bitselect' 'tmp_6186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2525 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_84)   --->   "%tmp_6187 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1519, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2525 'bitselect' 'tmp_6187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2526 [1/1] (0.00ns)   --->   "%trunc_ln42_2571 = trunc i31 %mul_ln73_1519" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2526 'trunc' 'trunc_ln42_2571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2527 [1/1] (0.76ns)   --->   "%icmp_ln42_1647 = icmp_ne  i14 %trunc_ln42_2571, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2527 'icmp' 'icmp_ln42_1647' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2528 [1/1] (0.00ns)   --->   "%tmp_6188 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1519, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2528 'bitselect' 'tmp_6188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2529 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_84)   --->   "%or_ln42_1904 = or i1 %tmp_6186, i1 %icmp_ln42_1647" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2529 'or' 'or_ln42_1904' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2530 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_84)   --->   "%and_ln42_1983 = and i1 %or_ln42_1904, i1 %tmp_6187" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2530 'and' 'and_ln42_1983' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2531 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_84)   --->   "%zext_ln42_1638 = zext i1 %and_ln42_1983" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2531 'zext' 'zext_ln42_1638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2532 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_84 = add i16 %trunc_ln42_1647, i16 %zext_ln42_1638" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2532 'add' 'add_ln42_84' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2533 [1/1] (0.00ns)   --->   "%tmp_6189 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_84, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2533 'bitselect' 'tmp_6189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2534 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1984)   --->   "%xor_ln42_420 = xor i1 %tmp_6189, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2534 'xor' 'xor_ln42_420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2535 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1984 = and i1 %tmp_6188, i1 %xor_ln42_420" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2535 'and' 'and_ln42_1984' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2536 [1/1] (0.12ns)   --->   "%xor_ln42_421 = xor i1 %tmp_6185, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2536 'xor' 'xor_ln42_421' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2537 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1985)   --->   "%select_ln42_336 = select i1 %and_ln42_1984, i1 %tmp_6185, i1 %xor_ln42_421" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2537 'select' 'select_ln42_336' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2538 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_424)   --->   "%select_ln42_337 = select i1 %and_ln42_1984, i1 %xor_ln42_421, i1 %tmp_6185" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2538 'select' 'select_ln42_337' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2539 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_424)   --->   "%xor_ln42_422 = xor i1 %tmp_6188, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2539 'xor' 'xor_ln42_422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2540 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_424)   --->   "%or_ln42_1905 = or i1 %tmp_6189, i1 %xor_ln42_422" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2540 'or' 'or_ln42_1905' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2541 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1985)   --->   "%xor_ln42_423 = xor i1 %select_ln42_336, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2541 'xor' 'xor_ln42_423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2542 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1985)   --->   "%or_ln42_1906 = or i1 %tmp_6189, i1 %xor_ln42_423" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2542 'or' 'or_ln42_1906' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2543 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1985 = and i1 %or_ln42_1906, i1 %xor_ln42_421" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2543 'and' 'and_ln42_1985' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2544 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_424)   --->   "%and_ln42_1986 = and i1 %tmp_6189, i1 %select_ln42_337" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2544 'and' 'and_ln42_1986' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2545 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_424 = xor i1 %and_ln42_1986, i1 %or_ln42_1905" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2545 'xor' 'xor_ln42_424' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2546 [1/1] (0.00ns) (grouped into LUT with out node mult_1521)   --->   "%and_ln42_1987 = and i1 %xor_ln42_424, i1 %tmp_6185" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2546 'and' 'and_ln42_1987' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2547 [1/1] (0.00ns) (grouped into LUT with out node mult_1521)   --->   "%select_ln42_338 = select i1 %and_ln42_1985, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2547 'select' 'select_ln42_338' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2548 [1/1] (0.00ns) (grouped into LUT with out node mult_1521)   --->   "%or_ln42_1907 = or i1 %and_ln42_1985, i1 %and_ln42_1987" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2548 'or' 'or_ln42_1907' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2549 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1521 = select i1 %or_ln42_1907, i16 %select_ln42_338, i16 %add_ln42_84" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2549 'select' 'mult_1521' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2550 [1/1] (0.00ns)   --->   "%a_7 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 112, i32 127"   --->   Operation 2550 'partselect' 'a_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2551 [1/1] (0.00ns)   --->   "%conv_i_i_7 = sext i16 %a_7"   --->   Operation 2551 'sext' 'conv_i_i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2552 [1/1] (0.00ns)   --->   "%sext_ln70_13 = sext i16 %a_7" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2552 'sext' 'sext_ln70_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2553 [1/1] (0.00ns)   --->   "%sext_ln70_14 = sext i16 %a_7" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2553 'sext' 'sext_ln70_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2554 [1/1] (0.00ns)   --->   "%sext_ln70_15 = sext i16 %a_7" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2554 'sext' 'sext_ln70_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2555 [1/1] (1.94ns)   --->   "%mul_ln73_1520 = mul i31 %sext_ln70_15, i31 15975" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2555 'mul' 'mul_ln73_1520' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2556 [1/1] (0.00ns)   --->   "%tmp_6190 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1520, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2556 'bitselect' 'tmp_6190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2557 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_85)   --->   "%trunc_ln42_1648 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1520, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2557 'partselect' 'trunc_ln42_1648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2558 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_85)   --->   "%tmp_6191 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1520, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2558 'bitselect' 'tmp_6191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2559 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_85)   --->   "%tmp_6192 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1520, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2559 'bitselect' 'tmp_6192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2560 [1/1] (0.00ns)   --->   "%trunc_ln42_2572 = trunc i31 %mul_ln73_1520" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2560 'trunc' 'trunc_ln42_2572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2561 [1/1] (0.76ns)   --->   "%icmp_ln42_1648 = icmp_ne  i14 %trunc_ln42_2572, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2561 'icmp' 'icmp_ln42_1648' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2562 [1/1] (0.00ns)   --->   "%tmp_6193 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1520, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2562 'bitselect' 'tmp_6193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2563 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_85)   --->   "%or_ln42_1908 = or i1 %tmp_6191, i1 %icmp_ln42_1648" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2563 'or' 'or_ln42_1908' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2564 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_85)   --->   "%and_ln42_1988 = and i1 %or_ln42_1908, i1 %tmp_6192" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2564 'and' 'and_ln42_1988' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2565 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_85)   --->   "%zext_ln42_1639 = zext i1 %and_ln42_1988" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2565 'zext' 'zext_ln42_1639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2566 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_85 = add i16 %trunc_ln42_1648, i16 %zext_ln42_1639" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2566 'add' 'add_ln42_85' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2567 [1/1] (0.00ns)   --->   "%tmp_6194 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_85, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2567 'bitselect' 'tmp_6194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2568 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1989)   --->   "%xor_ln42_425 = xor i1 %tmp_6194, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2568 'xor' 'xor_ln42_425' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2569 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1989 = and i1 %tmp_6193, i1 %xor_ln42_425" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2569 'and' 'and_ln42_1989' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2570 [1/1] (0.12ns)   --->   "%xor_ln42_426 = xor i1 %tmp_6190, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2570 'xor' 'xor_ln42_426' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2571 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1990)   --->   "%select_ln42_340 = select i1 %and_ln42_1989, i1 %tmp_6190, i1 %xor_ln42_426" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2571 'select' 'select_ln42_340' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2572 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_429)   --->   "%select_ln42_341 = select i1 %and_ln42_1989, i1 %xor_ln42_426, i1 %tmp_6190" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2572 'select' 'select_ln42_341' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2573 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_429)   --->   "%xor_ln42_427 = xor i1 %tmp_6193, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2573 'xor' 'xor_ln42_427' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2574 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_429)   --->   "%or_ln42_1909 = or i1 %tmp_6194, i1 %xor_ln42_427" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2574 'or' 'or_ln42_1909' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2575 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1990)   --->   "%xor_ln42_428 = xor i1 %select_ln42_340, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2575 'xor' 'xor_ln42_428' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2576 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1990)   --->   "%or_ln42_1910 = or i1 %tmp_6194, i1 %xor_ln42_428" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2576 'or' 'or_ln42_1910' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2577 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1990 = and i1 %or_ln42_1910, i1 %xor_ln42_426" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2577 'and' 'and_ln42_1990' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2578 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_429)   --->   "%and_ln42_1991 = and i1 %tmp_6194, i1 %select_ln42_341" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2578 'and' 'and_ln42_1991' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2579 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_429 = xor i1 %and_ln42_1991, i1 %or_ln42_1909" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2579 'xor' 'xor_ln42_429' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2580 [1/1] (0.00ns) (grouped into LUT with out node mult_1522)   --->   "%and_ln42_1992 = and i1 %xor_ln42_429, i1 %tmp_6190" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2580 'and' 'and_ln42_1992' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2581 [1/1] (0.00ns) (grouped into LUT with out node mult_1522)   --->   "%select_ln42_342 = select i1 %and_ln42_1990, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2581 'select' 'select_ln42_342' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2582 [1/1] (0.00ns) (grouped into LUT with out node mult_1522)   --->   "%or_ln42_1911 = or i1 %and_ln42_1990, i1 %and_ln42_1992" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2582 'or' 'or_ln42_1911' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2583 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1522 = select i1 %or_ln42_1911, i16 %select_ln42_342, i16 %add_ln42_85" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2583 'select' 'mult_1522' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2584 [1/1] (1.94ns)   --->   "%mul_ln73_1521 = mul i32 %conv_i_i_7, i32 4294943846" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2584 'mul' 'mul_ln73_1521' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2585 [1/1] (0.00ns)   --->   "%tmp_6195 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1521, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2585 'bitselect' 'tmp_6195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2586 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_86)   --->   "%trunc_ln42_1649 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1521, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2586 'partselect' 'trunc_ln42_1649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2587 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_86)   --->   "%tmp_6196 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1521, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2587 'bitselect' 'tmp_6196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2588 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_86)   --->   "%tmp_6197 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1521, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2588 'bitselect' 'tmp_6197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2589 [1/1] (0.00ns)   --->   "%trunc_ln42_2573 = trunc i32 %mul_ln73_1521" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2589 'trunc' 'trunc_ln42_2573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2590 [1/1] (0.76ns)   --->   "%icmp_ln42_1649 = icmp_ne  i14 %trunc_ln42_2573, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2590 'icmp' 'icmp_ln42_1649' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2591 [1/1] (0.00ns)   --->   "%tmp_6198 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1521, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2591 'bitselect' 'tmp_6198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2592 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_86)   --->   "%or_ln42_1912 = or i1 %tmp_6196, i1 %icmp_ln42_1649" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2592 'or' 'or_ln42_1912' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2593 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_86)   --->   "%and_ln42_1993 = and i1 %or_ln42_1912, i1 %tmp_6197" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2593 'and' 'and_ln42_1993' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2594 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_86)   --->   "%zext_ln42_1640 = zext i1 %and_ln42_1993" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2594 'zext' 'zext_ln42_1640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2595 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_86 = add i16 %trunc_ln42_1649, i16 %zext_ln42_1640" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2595 'add' 'add_ln42_86' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2596 [1/1] (0.00ns)   --->   "%tmp_6199 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_86, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2596 'bitselect' 'tmp_6199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2597 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1994)   --->   "%xor_ln42_430 = xor i1 %tmp_6199, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2597 'xor' 'xor_ln42_430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2598 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1994 = and i1 %tmp_6198, i1 %xor_ln42_430" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2598 'and' 'and_ln42_1994' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2599 [1/1] (0.12ns)   --->   "%xor_ln42_431 = xor i1 %tmp_6195, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2599 'xor' 'xor_ln42_431' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2600 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1995)   --->   "%select_ln42_344 = select i1 %and_ln42_1994, i1 %tmp_6195, i1 %xor_ln42_431" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2600 'select' 'select_ln42_344' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2601 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_434)   --->   "%select_ln42_345 = select i1 %and_ln42_1994, i1 %xor_ln42_431, i1 %tmp_6195" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2601 'select' 'select_ln42_345' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2602 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_434)   --->   "%xor_ln42_432 = xor i1 %tmp_6198, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2602 'xor' 'xor_ln42_432' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2603 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_434)   --->   "%or_ln42_1913 = or i1 %tmp_6199, i1 %xor_ln42_432" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2603 'or' 'or_ln42_1913' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2604 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1995)   --->   "%xor_ln42_433 = xor i1 %select_ln42_344, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2604 'xor' 'xor_ln42_433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2605 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1995)   --->   "%or_ln42_1914 = or i1 %tmp_6199, i1 %xor_ln42_433" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2605 'or' 'or_ln42_1914' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2606 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_1995 = and i1 %or_ln42_1914, i1 %xor_ln42_431" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2606 'and' 'and_ln42_1995' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2607 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_434)   --->   "%and_ln42_1996 = and i1 %tmp_6199, i1 %select_ln42_345" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2607 'and' 'and_ln42_1996' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2608 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_434 = xor i1 %and_ln42_1996, i1 %or_ln42_1913" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2608 'xor' 'xor_ln42_434' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2609 [1/1] (0.00ns) (grouped into LUT with out node mult_1523)   --->   "%and_ln42_1997 = and i1 %xor_ln42_434, i1 %tmp_6195" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2609 'and' 'and_ln42_1997' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2610 [1/1] (0.00ns) (grouped into LUT with out node mult_1523)   --->   "%select_ln42_346 = select i1 %and_ln42_1995, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2610 'select' 'select_ln42_346' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2611 [1/1] (0.00ns) (grouped into LUT with out node mult_1523)   --->   "%or_ln42_1915 = or i1 %and_ln42_1995, i1 %and_ln42_1997" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2611 'or' 'or_ln42_1915' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2612 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1523 = select i1 %or_ln42_1915, i16 %select_ln42_346, i16 %add_ln42_86" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2612 'select' 'mult_1523' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2613 [1/1] (1.94ns)   --->   "%mul_ln73_1522 = mul i32 %conv_i_i_7, i32 4294940315" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2613 'mul' 'mul_ln73_1522' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2614 [1/1] (0.00ns)   --->   "%tmp_6200 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1522, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2614 'bitselect' 'tmp_6200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2615 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_87)   --->   "%trunc_ln42_1650 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1522, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2615 'partselect' 'trunc_ln42_1650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2616 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_87)   --->   "%tmp_6201 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1522, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2616 'bitselect' 'tmp_6201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2617 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_87)   --->   "%tmp_6202 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1522, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2617 'bitselect' 'tmp_6202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2618 [1/1] (0.00ns)   --->   "%trunc_ln42_2574 = trunc i32 %mul_ln73_1522" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2618 'trunc' 'trunc_ln42_2574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2619 [1/1] (0.76ns)   --->   "%icmp_ln42_1650 = icmp_ne  i14 %trunc_ln42_2574, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2619 'icmp' 'icmp_ln42_1650' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2620 [1/1] (0.00ns)   --->   "%tmp_6203 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1522, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2620 'bitselect' 'tmp_6203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2621 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_87)   --->   "%or_ln42_1916 = or i1 %tmp_6201, i1 %icmp_ln42_1650" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2621 'or' 'or_ln42_1916' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2622 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_87)   --->   "%and_ln42_1998 = and i1 %or_ln42_1916, i1 %tmp_6202" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2622 'and' 'and_ln42_1998' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2623 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_87)   --->   "%zext_ln42_1641 = zext i1 %and_ln42_1998" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2623 'zext' 'zext_ln42_1641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2624 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_87 = add i16 %trunc_ln42_1650, i16 %zext_ln42_1641" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2624 'add' 'add_ln42_87' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2625 [1/1] (0.00ns)   --->   "%tmp_6204 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_87, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2625 'bitselect' 'tmp_6204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2626 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1999)   --->   "%xor_ln42_435 = xor i1 %tmp_6204, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2626 'xor' 'xor_ln42_435' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2627 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_1999 = and i1 %tmp_6203, i1 %xor_ln42_435" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2627 'and' 'and_ln42_1999' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2628 [1/1] (0.12ns)   --->   "%xor_ln42_436 = xor i1 %tmp_6200, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2628 'xor' 'xor_ln42_436' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2629 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2000)   --->   "%select_ln42_348 = select i1 %and_ln42_1999, i1 %tmp_6200, i1 %xor_ln42_436" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2629 'select' 'select_ln42_348' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2630 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_439)   --->   "%select_ln42_349 = select i1 %and_ln42_1999, i1 %xor_ln42_436, i1 %tmp_6200" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2630 'select' 'select_ln42_349' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2631 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_439)   --->   "%xor_ln42_437 = xor i1 %tmp_6203, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2631 'xor' 'xor_ln42_437' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2632 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_439)   --->   "%or_ln42_1917 = or i1 %tmp_6204, i1 %xor_ln42_437" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2632 'or' 'or_ln42_1917' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2633 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2000)   --->   "%xor_ln42_438 = xor i1 %select_ln42_348, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2633 'xor' 'xor_ln42_438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2634 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2000)   --->   "%or_ln42_1918 = or i1 %tmp_6204, i1 %xor_ln42_438" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2634 'or' 'or_ln42_1918' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2635 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2000 = and i1 %or_ln42_1918, i1 %xor_ln42_436" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2635 'and' 'and_ln42_2000' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2636 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_439)   --->   "%and_ln42_2001 = and i1 %tmp_6204, i1 %select_ln42_349" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2636 'and' 'and_ln42_2001' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2637 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_439 = xor i1 %and_ln42_2001, i1 %or_ln42_1917" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2637 'xor' 'xor_ln42_439' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2638 [1/1] (0.00ns) (grouped into LUT with out node mult_1524)   --->   "%and_ln42_2002 = and i1 %xor_ln42_439, i1 %tmp_6200" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2638 'and' 'and_ln42_2002' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2639 [1/1] (0.00ns) (grouped into LUT with out node mult_1524)   --->   "%select_ln42_350 = select i1 %and_ln42_2000, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2639 'select' 'select_ln42_350' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2640 [1/1] (0.00ns) (grouped into LUT with out node mult_1524)   --->   "%or_ln42_1919 = or i1 %and_ln42_2000, i1 %and_ln42_2002" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2640 'or' 'or_ln42_1919' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2641 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1524 = select i1 %or_ln42_1919, i16 %select_ln42_350, i16 %add_ln42_87" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2641 'select' 'mult_1524' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2642 [1/1] (1.94ns)   --->   "%mul_ln73_1523 = mul i32 %conv_i_i_7, i32 4294945400" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2642 'mul' 'mul_ln73_1523' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2643 [1/1] (0.00ns)   --->   "%tmp_6205 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1523, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2643 'bitselect' 'tmp_6205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2644 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_88)   --->   "%trunc_ln42_1651 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1523, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2644 'partselect' 'trunc_ln42_1651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2645 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_88)   --->   "%tmp_6206 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1523, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2645 'bitselect' 'tmp_6206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2646 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_88)   --->   "%tmp_6207 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1523, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2646 'bitselect' 'tmp_6207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2647 [1/1] (0.00ns)   --->   "%trunc_ln42_2575 = trunc i32 %mul_ln73_1523" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2647 'trunc' 'trunc_ln42_2575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2648 [1/1] (0.76ns)   --->   "%icmp_ln42_1651 = icmp_ne  i14 %trunc_ln42_2575, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2648 'icmp' 'icmp_ln42_1651' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2649 [1/1] (0.00ns)   --->   "%tmp_6208 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1523, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2649 'bitselect' 'tmp_6208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2650 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_88)   --->   "%or_ln42_1920 = or i1 %tmp_6206, i1 %icmp_ln42_1651" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2650 'or' 'or_ln42_1920' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2651 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_88)   --->   "%and_ln42_2003 = and i1 %or_ln42_1920, i1 %tmp_6207" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2651 'and' 'and_ln42_2003' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2652 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_88)   --->   "%zext_ln42_1642 = zext i1 %and_ln42_2003" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2652 'zext' 'zext_ln42_1642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2653 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_88 = add i16 %trunc_ln42_1651, i16 %zext_ln42_1642" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2653 'add' 'add_ln42_88' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2654 [1/1] (0.00ns)   --->   "%tmp_6209 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_88, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2654 'bitselect' 'tmp_6209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2655 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2004)   --->   "%xor_ln42_440 = xor i1 %tmp_6209, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2655 'xor' 'xor_ln42_440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2656 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2004 = and i1 %tmp_6208, i1 %xor_ln42_440" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2656 'and' 'and_ln42_2004' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2657 [1/1] (0.12ns)   --->   "%xor_ln42_441 = xor i1 %tmp_6205, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2657 'xor' 'xor_ln42_441' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2658 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2005)   --->   "%select_ln42_352 = select i1 %and_ln42_2004, i1 %tmp_6205, i1 %xor_ln42_441" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2658 'select' 'select_ln42_352' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2659 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_444)   --->   "%select_ln42_353 = select i1 %and_ln42_2004, i1 %xor_ln42_441, i1 %tmp_6205" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2659 'select' 'select_ln42_353' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2660 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_444)   --->   "%xor_ln42_442 = xor i1 %tmp_6208, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2660 'xor' 'xor_ln42_442' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2661 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_444)   --->   "%or_ln42_1921 = or i1 %tmp_6209, i1 %xor_ln42_442" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2661 'or' 'or_ln42_1921' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2662 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2005)   --->   "%xor_ln42_443 = xor i1 %select_ln42_352, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2662 'xor' 'xor_ln42_443' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2663 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2005)   --->   "%or_ln42_1922 = or i1 %tmp_6209, i1 %xor_ln42_443" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2663 'or' 'or_ln42_1922' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2664 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2005 = and i1 %or_ln42_1922, i1 %xor_ln42_441" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2664 'and' 'and_ln42_2005' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2665 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_444)   --->   "%and_ln42_2006 = and i1 %tmp_6209, i1 %select_ln42_353" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2665 'and' 'and_ln42_2006' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2666 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_444 = xor i1 %and_ln42_2006, i1 %or_ln42_1921" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2666 'xor' 'xor_ln42_444' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2667 [1/1] (0.00ns) (grouped into LUT with out node mult_1525)   --->   "%and_ln42_2007 = and i1 %xor_ln42_444, i1 %tmp_6205" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2667 'and' 'and_ln42_2007' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2668 [1/1] (0.00ns) (grouped into LUT with out node mult_1525)   --->   "%select_ln42_354 = select i1 %and_ln42_2005, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2668 'select' 'select_ln42_354' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2669 [1/1] (0.00ns) (grouped into LUT with out node mult_1525)   --->   "%or_ln42_1923 = or i1 %and_ln42_2005, i1 %and_ln42_2007" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2669 'or' 'or_ln42_1923' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2670 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1525 = select i1 %or_ln42_1923, i16 %select_ln42_354, i16 %add_ln42_88" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2670 'select' 'mult_1525' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2671 [1/1] (1.94ns)   --->   "%mul_ln73_1524 = mul i31 %sext_ln70_15, i31 2147475247" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2671 'mul' 'mul_ln73_1524' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2672 [1/1] (0.00ns)   --->   "%tmp_6210 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1524, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2672 'bitselect' 'tmp_6210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2673 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_89)   --->   "%trunc_ln42_1652 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1524, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2673 'partselect' 'trunc_ln42_1652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2674 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_89)   --->   "%tmp_6211 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1524, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2674 'bitselect' 'tmp_6211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2675 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_89)   --->   "%tmp_6212 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1524, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2675 'bitselect' 'tmp_6212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2676 [1/1] (0.00ns)   --->   "%trunc_ln42_2576 = trunc i31 %mul_ln73_1524" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2676 'trunc' 'trunc_ln42_2576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2677 [1/1] (0.76ns)   --->   "%icmp_ln42_1652 = icmp_ne  i14 %trunc_ln42_2576, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2677 'icmp' 'icmp_ln42_1652' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2678 [1/1] (0.00ns)   --->   "%tmp_6213 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1524, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2678 'bitselect' 'tmp_6213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2679 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_89)   --->   "%or_ln42_1924 = or i1 %tmp_6211, i1 %icmp_ln42_1652" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2679 'or' 'or_ln42_1924' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2680 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_89)   --->   "%and_ln42_2008 = and i1 %or_ln42_1924, i1 %tmp_6212" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2680 'and' 'and_ln42_2008' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2681 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_89)   --->   "%zext_ln42_1643 = zext i1 %and_ln42_2008" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2681 'zext' 'zext_ln42_1643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2682 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_89 = add i16 %trunc_ln42_1652, i16 %zext_ln42_1643" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2682 'add' 'add_ln42_89' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2683 [1/1] (0.00ns)   --->   "%tmp_6214 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_89, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2683 'bitselect' 'tmp_6214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2684 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2009)   --->   "%xor_ln42_445 = xor i1 %tmp_6214, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2684 'xor' 'xor_ln42_445' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2685 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2009 = and i1 %tmp_6213, i1 %xor_ln42_445" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2685 'and' 'and_ln42_2009' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2686 [1/1] (0.12ns)   --->   "%xor_ln42_446 = xor i1 %tmp_6210, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2686 'xor' 'xor_ln42_446' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2687 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2010)   --->   "%select_ln42_356 = select i1 %and_ln42_2009, i1 %tmp_6210, i1 %xor_ln42_446" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2687 'select' 'select_ln42_356' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2688 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_449)   --->   "%select_ln42_357 = select i1 %and_ln42_2009, i1 %xor_ln42_446, i1 %tmp_6210" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2688 'select' 'select_ln42_357' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2689 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_449)   --->   "%xor_ln42_447 = xor i1 %tmp_6213, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2689 'xor' 'xor_ln42_447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2690 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_449)   --->   "%or_ln42_1925 = or i1 %tmp_6214, i1 %xor_ln42_447" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2690 'or' 'or_ln42_1925' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2691 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2010)   --->   "%xor_ln42_448 = xor i1 %select_ln42_356, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2691 'xor' 'xor_ln42_448' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2692 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2010)   --->   "%or_ln42_1926 = or i1 %tmp_6214, i1 %xor_ln42_448" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2692 'or' 'or_ln42_1926' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2693 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2010 = and i1 %or_ln42_1926, i1 %xor_ln42_446" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2693 'and' 'and_ln42_2010' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2694 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_449)   --->   "%and_ln42_2011 = and i1 %tmp_6214, i1 %select_ln42_357" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2694 'and' 'and_ln42_2011' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2695 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_449 = xor i1 %and_ln42_2011, i1 %or_ln42_1925" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2695 'xor' 'xor_ln42_449' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2696 [1/1] (0.00ns) (grouped into LUT with out node mult_1526)   --->   "%and_ln42_2012 = and i1 %xor_ln42_449, i1 %tmp_6210" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2696 'and' 'and_ln42_2012' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2697 [1/1] (0.00ns) (grouped into LUT with out node mult_1526)   --->   "%select_ln42_358 = select i1 %and_ln42_2010, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2697 'select' 'select_ln42_358' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2698 [1/1] (0.00ns) (grouped into LUT with out node mult_1526)   --->   "%or_ln42_1927 = or i1 %and_ln42_2010, i1 %and_ln42_2012" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2698 'or' 'or_ln42_1927' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2699 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1526 = select i1 %or_ln42_1927, i16 %select_ln42_358, i16 %add_ln42_89" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2699 'select' 'mult_1526' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2700 [1/1] (1.94ns)   --->   "%mul_ln73_1525 = mul i31 %sext_ln70_15, i31 2147469186" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2700 'mul' 'mul_ln73_1525' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2701 [1/1] (0.00ns)   --->   "%tmp_6215 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1525, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2701 'bitselect' 'tmp_6215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2702 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_90)   --->   "%trunc_ln42_1653 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1525, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2702 'partselect' 'trunc_ln42_1653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2703 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_90)   --->   "%tmp_6216 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1525, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2703 'bitselect' 'tmp_6216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2704 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_90)   --->   "%tmp_6217 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1525, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2704 'bitselect' 'tmp_6217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2705 [1/1] (0.00ns)   --->   "%trunc_ln42_2577 = trunc i31 %mul_ln73_1525" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2705 'trunc' 'trunc_ln42_2577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2706 [1/1] (0.76ns)   --->   "%icmp_ln42_1653 = icmp_ne  i14 %trunc_ln42_2577, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2706 'icmp' 'icmp_ln42_1653' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2707 [1/1] (0.00ns)   --->   "%tmp_6218 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1525, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2707 'bitselect' 'tmp_6218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2708 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_90)   --->   "%or_ln42_1928 = or i1 %tmp_6216, i1 %icmp_ln42_1653" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2708 'or' 'or_ln42_1928' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2709 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_90)   --->   "%and_ln42_2013 = and i1 %or_ln42_1928, i1 %tmp_6217" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2709 'and' 'and_ln42_2013' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2710 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_90)   --->   "%zext_ln42_1644 = zext i1 %and_ln42_2013" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2710 'zext' 'zext_ln42_1644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2711 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_90 = add i16 %trunc_ln42_1653, i16 %zext_ln42_1644" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2711 'add' 'add_ln42_90' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2712 [1/1] (0.00ns)   --->   "%tmp_6219 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_90, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2712 'bitselect' 'tmp_6219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2713 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2014)   --->   "%xor_ln42_450 = xor i1 %tmp_6219, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2713 'xor' 'xor_ln42_450' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2714 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2014 = and i1 %tmp_6218, i1 %xor_ln42_450" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2714 'and' 'and_ln42_2014' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2715 [1/1] (0.12ns)   --->   "%xor_ln42_451 = xor i1 %tmp_6215, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2715 'xor' 'xor_ln42_451' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2716 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2015)   --->   "%select_ln42_360 = select i1 %and_ln42_2014, i1 %tmp_6215, i1 %xor_ln42_451" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2716 'select' 'select_ln42_360' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2717 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_454)   --->   "%select_ln42_361 = select i1 %and_ln42_2014, i1 %xor_ln42_451, i1 %tmp_6215" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2717 'select' 'select_ln42_361' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2718 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_454)   --->   "%xor_ln42_452 = xor i1 %tmp_6218, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2718 'xor' 'xor_ln42_452' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2719 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_454)   --->   "%or_ln42_1929 = or i1 %tmp_6219, i1 %xor_ln42_452" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2719 'or' 'or_ln42_1929' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2720 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2015)   --->   "%xor_ln42_453 = xor i1 %select_ln42_360, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2720 'xor' 'xor_ln42_453' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2721 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2015)   --->   "%or_ln42_1930 = or i1 %tmp_6219, i1 %xor_ln42_453" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2721 'or' 'or_ln42_1930' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2722 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2015 = and i1 %or_ln42_1930, i1 %xor_ln42_451" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2722 'and' 'and_ln42_2015' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2723 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_454)   --->   "%and_ln42_2016 = and i1 %tmp_6219, i1 %select_ln42_361" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2723 'and' 'and_ln42_2016' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2724 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_454 = xor i1 %and_ln42_2016, i1 %or_ln42_1929" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2724 'xor' 'xor_ln42_454' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2725 [1/1] (0.00ns) (grouped into LUT with out node mult_1527)   --->   "%and_ln42_2017 = and i1 %xor_ln42_454, i1 %tmp_6215" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2725 'and' 'and_ln42_2017' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2726 [1/1] (0.00ns) (grouped into LUT with out node mult_1527)   --->   "%select_ln42_362 = select i1 %and_ln42_2015, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2726 'select' 'select_ln42_362' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2727 [1/1] (0.00ns) (grouped into LUT with out node mult_1527)   --->   "%or_ln42_1931 = or i1 %and_ln42_2015, i1 %and_ln42_2017" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2727 'or' 'or_ln42_1931' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2728 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1527 = select i1 %or_ln42_1931, i16 %select_ln42_362, i16 %add_ln42_90" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2728 'select' 'mult_1527' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2729 [1/1] (1.94ns)   --->   "%mul_ln73_1526 = mul i32 %conv_i_i_7, i32 4294939429" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2729 'mul' 'mul_ln73_1526' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2730 [1/1] (0.00ns)   --->   "%tmp_6220 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1526, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2730 'bitselect' 'tmp_6220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2731 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_91)   --->   "%trunc_ln42_1654 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1526, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2731 'partselect' 'trunc_ln42_1654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2732 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_91)   --->   "%tmp_6221 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1526, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2732 'bitselect' 'tmp_6221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2733 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_91)   --->   "%tmp_6222 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1526, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2733 'bitselect' 'tmp_6222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2734 [1/1] (0.00ns)   --->   "%trunc_ln42_2578 = trunc i32 %mul_ln73_1526" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2734 'trunc' 'trunc_ln42_2578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2735 [1/1] (0.76ns)   --->   "%icmp_ln42_1654 = icmp_ne  i14 %trunc_ln42_2578, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2735 'icmp' 'icmp_ln42_1654' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2736 [1/1] (0.00ns)   --->   "%tmp_6223 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1526, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2736 'bitselect' 'tmp_6223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2737 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_91)   --->   "%or_ln42_1932 = or i1 %tmp_6221, i1 %icmp_ln42_1654" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2737 'or' 'or_ln42_1932' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2738 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_91)   --->   "%and_ln42_2018 = and i1 %or_ln42_1932, i1 %tmp_6222" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2738 'and' 'and_ln42_2018' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2739 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_91)   --->   "%zext_ln42_1645 = zext i1 %and_ln42_2018" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2739 'zext' 'zext_ln42_1645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2740 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_91 = add i16 %trunc_ln42_1654, i16 %zext_ln42_1645" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2740 'add' 'add_ln42_91' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2741 [1/1] (0.00ns)   --->   "%tmp_6224 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_91, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2741 'bitselect' 'tmp_6224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2742 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2019)   --->   "%xor_ln42_455 = xor i1 %tmp_6224, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2742 'xor' 'xor_ln42_455' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2743 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2019 = and i1 %tmp_6223, i1 %xor_ln42_455" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2743 'and' 'and_ln42_2019' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2744 [1/1] (0.12ns)   --->   "%xor_ln42_456 = xor i1 %tmp_6220, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2744 'xor' 'xor_ln42_456' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2745 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2020)   --->   "%select_ln42_364 = select i1 %and_ln42_2019, i1 %tmp_6220, i1 %xor_ln42_456" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2745 'select' 'select_ln42_364' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2746 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_459)   --->   "%select_ln42_365 = select i1 %and_ln42_2019, i1 %xor_ln42_456, i1 %tmp_6220" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2746 'select' 'select_ln42_365' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2747 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_459)   --->   "%xor_ln42_457 = xor i1 %tmp_6223, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2747 'xor' 'xor_ln42_457' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2748 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_459)   --->   "%or_ln42_1933 = or i1 %tmp_6224, i1 %xor_ln42_457" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2748 'or' 'or_ln42_1933' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2749 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2020)   --->   "%xor_ln42_458 = xor i1 %select_ln42_364, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2749 'xor' 'xor_ln42_458' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2750 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2020)   --->   "%or_ln42_1934 = or i1 %tmp_6224, i1 %xor_ln42_458" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2750 'or' 'or_ln42_1934' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2751 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2020 = and i1 %or_ln42_1934, i1 %xor_ln42_456" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2751 'and' 'and_ln42_2020' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2752 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_459)   --->   "%and_ln42_2021 = and i1 %tmp_6224, i1 %select_ln42_365" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2752 'and' 'and_ln42_2021' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2753 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_459 = xor i1 %and_ln42_2021, i1 %or_ln42_1933" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2753 'xor' 'xor_ln42_459' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2754 [1/1] (0.00ns) (grouped into LUT with out node mult_1528)   --->   "%and_ln42_2022 = and i1 %xor_ln42_459, i1 %tmp_6220" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2754 'and' 'and_ln42_2022' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2755 [1/1] (0.00ns) (grouped into LUT with out node mult_1528)   --->   "%select_ln42_366 = select i1 %and_ln42_2020, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2755 'select' 'select_ln42_366' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2756 [1/1] (0.00ns) (grouped into LUT with out node mult_1528)   --->   "%or_ln42_1935 = or i1 %and_ln42_2020, i1 %and_ln42_2022" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2756 'or' 'or_ln42_1935' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2757 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1528 = select i1 %or_ln42_1935, i16 %select_ln42_366, i16 %add_ln42_91" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2757 'select' 'mult_1528' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2758 [1/1] (1.94ns)   --->   "%mul_ln73_1527 = mul i32 %conv_i_i_7, i32 4294944753" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2758 'mul' 'mul_ln73_1527' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2759 [1/1] (0.00ns)   --->   "%tmp_6225 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1527, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2759 'bitselect' 'tmp_6225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2760 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_92)   --->   "%trunc_ln42_1655 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1527, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2760 'partselect' 'trunc_ln42_1655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2761 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_92)   --->   "%tmp_6226 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1527, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2761 'bitselect' 'tmp_6226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2762 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_92)   --->   "%tmp_6227 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1527, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2762 'bitselect' 'tmp_6227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2763 [1/1] (0.00ns)   --->   "%trunc_ln42_2579 = trunc i32 %mul_ln73_1527" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2763 'trunc' 'trunc_ln42_2579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2764 [1/1] (0.76ns)   --->   "%icmp_ln42_1655 = icmp_ne  i14 %trunc_ln42_2579, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2764 'icmp' 'icmp_ln42_1655' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2765 [1/1] (0.00ns)   --->   "%tmp_6228 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1527, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2765 'bitselect' 'tmp_6228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2766 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_92)   --->   "%or_ln42_1936 = or i1 %tmp_6226, i1 %icmp_ln42_1655" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2766 'or' 'or_ln42_1936' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2767 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_92)   --->   "%and_ln42_2023 = and i1 %or_ln42_1936, i1 %tmp_6227" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2767 'and' 'and_ln42_2023' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2768 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_92)   --->   "%zext_ln42_1646 = zext i1 %and_ln42_2023" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2768 'zext' 'zext_ln42_1646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2769 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_92 = add i16 %trunc_ln42_1655, i16 %zext_ln42_1646" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2769 'add' 'add_ln42_92' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2770 [1/1] (0.00ns)   --->   "%tmp_6229 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_92, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2770 'bitselect' 'tmp_6229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2771 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2024)   --->   "%xor_ln42_460 = xor i1 %tmp_6229, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2771 'xor' 'xor_ln42_460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2772 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2024 = and i1 %tmp_6228, i1 %xor_ln42_460" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2772 'and' 'and_ln42_2024' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2773 [1/1] (0.12ns)   --->   "%xor_ln42_461 = xor i1 %tmp_6225, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2773 'xor' 'xor_ln42_461' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2774 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2025)   --->   "%select_ln42_368 = select i1 %and_ln42_2024, i1 %tmp_6225, i1 %xor_ln42_461" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2774 'select' 'select_ln42_368' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2775 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_464)   --->   "%select_ln42_369 = select i1 %and_ln42_2024, i1 %xor_ln42_461, i1 %tmp_6225" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2775 'select' 'select_ln42_369' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2776 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_464)   --->   "%xor_ln42_462 = xor i1 %tmp_6228, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2776 'xor' 'xor_ln42_462' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2777 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_464)   --->   "%or_ln42_1937 = or i1 %tmp_6229, i1 %xor_ln42_462" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2777 'or' 'or_ln42_1937' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2778 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2025)   --->   "%xor_ln42_463 = xor i1 %select_ln42_368, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2778 'xor' 'xor_ln42_463' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2779 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2025)   --->   "%or_ln42_1938 = or i1 %tmp_6229, i1 %xor_ln42_463" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2779 'or' 'or_ln42_1938' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2780 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2025 = and i1 %or_ln42_1938, i1 %xor_ln42_461" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2780 'and' 'and_ln42_2025' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2781 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_464)   --->   "%and_ln42_2026 = and i1 %tmp_6229, i1 %select_ln42_369" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2781 'and' 'and_ln42_2026' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2782 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_464 = xor i1 %and_ln42_2026, i1 %or_ln42_1937" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2782 'xor' 'xor_ln42_464' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2783 [1/1] (0.00ns) (grouped into LUT with out node mult_1529)   --->   "%and_ln42_2027 = and i1 %xor_ln42_464, i1 %tmp_6225" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2783 'and' 'and_ln42_2027' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2784 [1/1] (0.00ns) (grouped into LUT with out node mult_1529)   --->   "%select_ln42_370 = select i1 %and_ln42_2025, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2784 'select' 'select_ln42_370' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2785 [1/1] (0.00ns) (grouped into LUT with out node mult_1529)   --->   "%or_ln42_1939 = or i1 %and_ln42_2025, i1 %and_ln42_2027" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2785 'or' 'or_ln42_1939' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2786 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1529 = select i1 %or_ln42_1939, i16 %select_ln42_370, i16 %add_ln42_92" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2786 'select' 'mult_1529' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2787 [1/1] (1.94ns)   --->   "%mul_ln73_1528 = mul i29 %sext_ln70_14, i29 2267" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2787 'mul' 'mul_ln73_1528' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2788 [1/1] (0.00ns)   --->   "%tmp_6230 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1528, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2788 'bitselect' 'tmp_6230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2789 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_93)   --->   "%trunc_ln42_2580 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln73_1528, i32 15, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2789 'partselect' 'trunc_ln42_2580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2790 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_93)   --->   "%sext_ln42_778 = sext i14 %trunc_ln42_2580" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2790 'sext' 'sext_ln42_778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2791 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_93)   --->   "%tmp_6231 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1528, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2791 'bitselect' 'tmp_6231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2792 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_93)   --->   "%tmp_6232 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1528, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2792 'bitselect' 'tmp_6232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2793 [1/1] (0.00ns)   --->   "%trunc_ln42_2581 = trunc i29 %mul_ln73_1528" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2793 'trunc' 'trunc_ln42_2581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2794 [1/1] (0.76ns)   --->   "%icmp_ln42_1656 = icmp_ne  i14 %trunc_ln42_2581, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2794 'icmp' 'icmp_ln42_1656' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2795 [1/1] (0.00ns)   --->   "%tmp_6233 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1528, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2795 'bitselect' 'tmp_6233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2796 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_93)   --->   "%or_ln42_1940 = or i1 %tmp_6231, i1 %icmp_ln42_1656" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2796 'or' 'or_ln42_1940' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2797 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_93)   --->   "%and_ln42_2028 = and i1 %or_ln42_1940, i1 %tmp_6232" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2797 'and' 'and_ln42_2028' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2798 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_93)   --->   "%zext_ln42_1647 = zext i1 %and_ln42_2028" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2798 'zext' 'zext_ln42_1647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2799 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln42_93 = add i15 %sext_ln42_778, i15 %zext_ln42_1647" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2799 'add' 'add_ln42_93' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2800 [1/1] (0.00ns) (grouped into LUT with out node mult_1530)   --->   "%sext_ln42_779 = sext i15 %add_ln42_93" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2800 'sext' 'sext_ln42_779' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2801 [1/1] (0.00ns)   --->   "%tmp_6234 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln42_93, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2801 'bitselect' 'tmp_6234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2802 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2029)   --->   "%xor_ln42_465 = xor i1 %tmp_6234, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2802 'xor' 'xor_ln42_465' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2803 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2029 = and i1 %tmp_6233, i1 %xor_ln42_465" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2803 'and' 'and_ln42_2029' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2804 [1/1] (0.12ns)   --->   "%xor_ln42_466 = xor i1 %tmp_6230, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2804 'xor' 'xor_ln42_466' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2805 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2030)   --->   "%select_ln42_372 = select i1 %and_ln42_2029, i1 %tmp_6230, i1 %xor_ln42_466" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2805 'select' 'select_ln42_372' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2806 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_469)   --->   "%select_ln42_373 = select i1 %and_ln42_2029, i1 %xor_ln42_466, i1 %tmp_6230" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2806 'select' 'select_ln42_373' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2807 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_469)   --->   "%xor_ln42_467 = xor i1 %tmp_6233, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2807 'xor' 'xor_ln42_467' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2808 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_469)   --->   "%or_ln42_1941 = or i1 %tmp_6234, i1 %xor_ln42_467" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2808 'or' 'or_ln42_1941' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2809 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2030)   --->   "%xor_ln42_468 = xor i1 %select_ln42_372, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2809 'xor' 'xor_ln42_468' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2810 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2030)   --->   "%or_ln42_1942 = or i1 %tmp_6234, i1 %xor_ln42_468" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2810 'or' 'or_ln42_1942' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2811 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2030 = and i1 %or_ln42_1942, i1 %xor_ln42_466" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2811 'and' 'and_ln42_2030' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2812 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_469)   --->   "%and_ln42_2031 = and i1 %tmp_6234, i1 %select_ln42_373" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2812 'and' 'and_ln42_2031' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2813 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_469 = xor i1 %and_ln42_2031, i1 %or_ln42_1941" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2813 'xor' 'xor_ln42_469' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2814 [1/1] (0.00ns) (grouped into LUT with out node mult_1530)   --->   "%and_ln42_2032 = and i1 %xor_ln42_469, i1 %tmp_6230" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2814 'and' 'and_ln42_2032' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2815 [1/1] (0.00ns) (grouped into LUT with out node mult_1530)   --->   "%select_ln42_374 = select i1 %and_ln42_2030, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2815 'select' 'select_ln42_374' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2816 [1/1] (0.00ns) (grouped into LUT with out node mult_1530)   --->   "%or_ln42_1943 = or i1 %and_ln42_2030, i1 %and_ln42_2032" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2816 'or' 'or_ln42_1943' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2817 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1530 = select i1 %or_ln42_1943, i16 %select_ln42_374, i16 %sext_ln42_779" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2817 'select' 'mult_1530' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2818 [1/1] (1.94ns)   --->   "%mul_ln73_1529 = mul i32 %conv_i_i_7, i32 18598" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2818 'mul' 'mul_ln73_1529' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2819 [1/1] (0.00ns)   --->   "%tmp_6235 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1529, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2819 'bitselect' 'tmp_6235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2820 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_94)   --->   "%trunc_ln42_1657 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1529, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2820 'partselect' 'trunc_ln42_1657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2821 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_94)   --->   "%tmp_6236 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1529, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2821 'bitselect' 'tmp_6236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2822 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_94)   --->   "%tmp_6237 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1529, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2822 'bitselect' 'tmp_6237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2823 [1/1] (0.00ns)   --->   "%trunc_ln42_2582 = trunc i32 %mul_ln73_1529" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2823 'trunc' 'trunc_ln42_2582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2824 [1/1] (0.76ns)   --->   "%icmp_ln42_1657 = icmp_ne  i14 %trunc_ln42_2582, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2824 'icmp' 'icmp_ln42_1657' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2825 [1/1] (0.00ns)   --->   "%tmp_6238 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1529, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2825 'bitselect' 'tmp_6238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2826 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_94)   --->   "%or_ln42_1944 = or i1 %tmp_6236, i1 %icmp_ln42_1657" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2826 'or' 'or_ln42_1944' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2827 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_94)   --->   "%and_ln42_2033 = and i1 %or_ln42_1944, i1 %tmp_6237" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2827 'and' 'and_ln42_2033' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2828 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_94)   --->   "%zext_ln42_1648 = zext i1 %and_ln42_2033" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2828 'zext' 'zext_ln42_1648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2829 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_94 = add i16 %trunc_ln42_1657, i16 %zext_ln42_1648" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2829 'add' 'add_ln42_94' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2830 [1/1] (0.00ns)   --->   "%tmp_6239 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_94, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2830 'bitselect' 'tmp_6239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2831 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2034)   --->   "%xor_ln42_470 = xor i1 %tmp_6239, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2831 'xor' 'xor_ln42_470' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2832 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2034 = and i1 %tmp_6238, i1 %xor_ln42_470" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2832 'and' 'and_ln42_2034' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2833 [1/1] (0.12ns)   --->   "%xor_ln42_471 = xor i1 %tmp_6235, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2833 'xor' 'xor_ln42_471' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2834 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2035)   --->   "%select_ln42_376 = select i1 %and_ln42_2034, i1 %tmp_6235, i1 %xor_ln42_471" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2834 'select' 'select_ln42_376' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2835 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_474)   --->   "%select_ln42_377 = select i1 %and_ln42_2034, i1 %xor_ln42_471, i1 %tmp_6235" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2835 'select' 'select_ln42_377' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2836 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_474)   --->   "%xor_ln42_472 = xor i1 %tmp_6238, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2836 'xor' 'xor_ln42_472' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2837 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_474)   --->   "%or_ln42_1945 = or i1 %tmp_6239, i1 %xor_ln42_472" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2837 'or' 'or_ln42_1945' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2838 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2035)   --->   "%xor_ln42_473 = xor i1 %select_ln42_376, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2838 'xor' 'xor_ln42_473' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2839 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2035)   --->   "%or_ln42_1946 = or i1 %tmp_6239, i1 %xor_ln42_473" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2839 'or' 'or_ln42_1946' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2840 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2035 = and i1 %or_ln42_1946, i1 %xor_ln42_471" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2840 'and' 'and_ln42_2035' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2841 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_474)   --->   "%and_ln42_2036 = and i1 %tmp_6239, i1 %select_ln42_377" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2841 'and' 'and_ln42_2036' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2842 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_474 = xor i1 %and_ln42_2036, i1 %or_ln42_1945" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2842 'xor' 'xor_ln42_474' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2843 [1/1] (0.00ns) (grouped into LUT with out node mult_1531)   --->   "%and_ln42_2037 = and i1 %xor_ln42_474, i1 %tmp_6235" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2843 'and' 'and_ln42_2037' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2844 [1/1] (0.00ns) (grouped into LUT with out node mult_1531)   --->   "%select_ln42_378 = select i1 %and_ln42_2035, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2844 'select' 'select_ln42_378' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2845 [1/1] (0.00ns) (grouped into LUT with out node mult_1531)   --->   "%or_ln42_1947 = or i1 %and_ln42_2035, i1 %and_ln42_2037" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2845 'or' 'or_ln42_1947' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2846 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1531 = select i1 %or_ln42_1947, i16 %select_ln42_378, i16 %add_ln42_94" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2846 'select' 'mult_1531' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2847 [1/1] (1.94ns)   --->   "%mul_ln73_1530 = mul i29 %sext_ln70_14, i29 536868717" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2847 'mul' 'mul_ln73_1530' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2848 [1/1] (0.00ns)   --->   "%tmp_6240 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1530, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2848 'bitselect' 'tmp_6240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2849 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_95)   --->   "%trunc_ln42_2583 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln73_1530, i32 15, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2849 'partselect' 'trunc_ln42_2583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2850 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_95)   --->   "%sext_ln42_780 = sext i14 %trunc_ln42_2583" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2850 'sext' 'sext_ln42_780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2851 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_95)   --->   "%tmp_6241 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1530, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2851 'bitselect' 'tmp_6241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2852 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_95)   --->   "%tmp_6242 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1530, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2852 'bitselect' 'tmp_6242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2853 [1/1] (0.00ns)   --->   "%trunc_ln42_2584 = trunc i29 %mul_ln73_1530" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2853 'trunc' 'trunc_ln42_2584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2854 [1/1] (0.76ns)   --->   "%icmp_ln42_1658 = icmp_ne  i14 %trunc_ln42_2584, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2854 'icmp' 'icmp_ln42_1658' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2855 [1/1] (0.00ns)   --->   "%tmp_6243 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1530, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2855 'bitselect' 'tmp_6243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2856 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_95)   --->   "%or_ln42_1948 = or i1 %tmp_6241, i1 %icmp_ln42_1658" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2856 'or' 'or_ln42_1948' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2857 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_95)   --->   "%and_ln42_2038 = and i1 %or_ln42_1948, i1 %tmp_6242" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2857 'and' 'and_ln42_2038' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2858 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_95)   --->   "%zext_ln42_1649 = zext i1 %and_ln42_2038" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2858 'zext' 'zext_ln42_1649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2859 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln42_95 = add i15 %sext_ln42_780, i15 %zext_ln42_1649" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2859 'add' 'add_ln42_95' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2860 [1/1] (0.00ns) (grouped into LUT with out node mult_1532)   --->   "%sext_ln42_781 = sext i15 %add_ln42_95" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2860 'sext' 'sext_ln42_781' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2861 [1/1] (0.00ns)   --->   "%tmp_6244 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln42_95, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2861 'bitselect' 'tmp_6244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2862 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2039)   --->   "%xor_ln42_475 = xor i1 %tmp_6244, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2862 'xor' 'xor_ln42_475' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2863 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2039 = and i1 %tmp_6243, i1 %xor_ln42_475" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2863 'and' 'and_ln42_2039' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2864 [1/1] (0.12ns)   --->   "%xor_ln42_476 = xor i1 %tmp_6240, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2864 'xor' 'xor_ln42_476' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2865 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2040)   --->   "%select_ln42_380 = select i1 %and_ln42_2039, i1 %tmp_6240, i1 %xor_ln42_476" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2865 'select' 'select_ln42_380' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2866 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_479)   --->   "%select_ln42_381 = select i1 %and_ln42_2039, i1 %xor_ln42_476, i1 %tmp_6240" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2866 'select' 'select_ln42_381' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2867 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_479)   --->   "%xor_ln42_477 = xor i1 %tmp_6243, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2867 'xor' 'xor_ln42_477' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2868 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_479)   --->   "%or_ln42_1949 = or i1 %tmp_6244, i1 %xor_ln42_477" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2868 'or' 'or_ln42_1949' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2869 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2040)   --->   "%xor_ln42_478 = xor i1 %select_ln42_380, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2869 'xor' 'xor_ln42_478' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2870 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2040)   --->   "%or_ln42_1950 = or i1 %tmp_6244, i1 %xor_ln42_478" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2870 'or' 'or_ln42_1950' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2871 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2040 = and i1 %or_ln42_1950, i1 %xor_ln42_476" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2871 'and' 'and_ln42_2040' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2872 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_479)   --->   "%and_ln42_2041 = and i1 %tmp_6244, i1 %select_ln42_381" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2872 'and' 'and_ln42_2041' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2873 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_479 = xor i1 %and_ln42_2041, i1 %or_ln42_1949" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2873 'xor' 'xor_ln42_479' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2874 [1/1] (0.00ns) (grouped into LUT with out node mult_1532)   --->   "%and_ln42_2042 = and i1 %xor_ln42_479, i1 %tmp_6240" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2874 'and' 'and_ln42_2042' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2875 [1/1] (0.00ns) (grouped into LUT with out node mult_1532)   --->   "%select_ln42_382 = select i1 %and_ln42_2040, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2875 'select' 'select_ln42_382' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2876 [1/1] (0.00ns) (grouped into LUT with out node mult_1532)   --->   "%or_ln42_1951 = or i1 %and_ln42_2040, i1 %and_ln42_2042" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2876 'or' 'or_ln42_1951' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2877 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1532 = select i1 %or_ln42_1951, i16 %select_ln42_382, i16 %sext_ln42_781" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2877 'select' 'mult_1532' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2878 [1/1] (0.00ns)   --->   "%tmp_957 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 112, i32 127" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2878 'partselect' 'tmp_957' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2879 [1/1] (0.00ns)   --->   "%tmp_958 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_957, i15 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2879 'bitconcatenate' 'tmp_958' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2880 [1/1] (0.00ns)   --->   "%sext_ln73_9 = sext i31 %tmp_958" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2880 'sext' 'sext_ln73_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2881 [1/1] (0.87ns)   --->   "%sub_ln73_92 = sub i32 %conv_i_i_7, i32 %sext_ln73_9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2881 'sub' 'sub_ln73_92' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2882 [1/1] (0.87ns)   --->   "%sub_ln42_62 = sub i31 %sext_ln70_15, i31 %tmp_958" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2882 'sub' 'sub_ln42_62' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2883 [1/1] (0.00ns)   --->   "%tmp_6245 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_92, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2883 'bitselect' 'tmp_6245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2884 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_96)   --->   "%trunc_ln42_1659 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %sub_ln42_62, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2884 'partselect' 'trunc_ln42_1659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2885 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_96)   --->   "%tmp_6246 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %sub_ln42_62, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2885 'bitselect' 'tmp_6246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2886 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_96)   --->   "%tmp_6247 = bitselect i1 @_ssdm_op_BitSelect.i1.i240.i32, i240 %data_val_read, i32 126" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2886 'bitselect' 'tmp_6247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2887 [1/1] (0.00ns)   --->   "%trunc_ln42_2585 = trunc i32 %sub_ln73_92" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2887 'trunc' 'trunc_ln42_2585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2888 [1/1] (0.76ns)   --->   "%icmp_ln42_1659 = icmp_ne  i14 %trunc_ln42_2585, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2888 'icmp' 'icmp_ln42_1659' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2889 [1/1] (0.00ns)   --->   "%tmp_6248 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %sub_ln42_62, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2889 'bitselect' 'tmp_6248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2890 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_96)   --->   "%or_ln42_1952 = or i1 %tmp_6246, i1 %icmp_ln42_1659" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2890 'or' 'or_ln42_1952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2891 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_96)   --->   "%and_ln42_2043 = and i1 %or_ln42_1952, i1 %tmp_6247" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2891 'and' 'and_ln42_2043' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2892 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_96)   --->   "%zext_ln42_1650 = zext i1 %and_ln42_2043" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2892 'zext' 'zext_ln42_1650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2893 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_96 = add i16 %trunc_ln42_1659, i16 %zext_ln42_1650" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2893 'add' 'add_ln42_96' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2894 [1/1] (0.00ns)   --->   "%tmp_6249 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_96, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2894 'bitselect' 'tmp_6249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2895 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2044)   --->   "%xor_ln42_480 = xor i1 %tmp_6249, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2895 'xor' 'xor_ln42_480' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2896 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2044 = and i1 %tmp_6248, i1 %xor_ln42_480" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2896 'and' 'and_ln42_2044' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2897 [1/1] (0.12ns)   --->   "%xor_ln42_481 = xor i1 %tmp_6245, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2897 'xor' 'xor_ln42_481' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2898 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2045)   --->   "%select_ln42_384 = select i1 %and_ln42_2044, i1 %tmp_6245, i1 %xor_ln42_481" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2898 'select' 'select_ln42_384' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2899 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_484)   --->   "%select_ln42_385 = select i1 %and_ln42_2044, i1 %xor_ln42_481, i1 %tmp_6245" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2899 'select' 'select_ln42_385' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2900 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_484)   --->   "%xor_ln42_482 = xor i1 %tmp_6248, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2900 'xor' 'xor_ln42_482' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2901 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_484)   --->   "%or_ln42_1953 = or i1 %tmp_6249, i1 %xor_ln42_482" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2901 'or' 'or_ln42_1953' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2902 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2045)   --->   "%xor_ln42_483 = xor i1 %select_ln42_384, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2902 'xor' 'xor_ln42_483' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2903 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2045)   --->   "%or_ln42_1954 = or i1 %tmp_6249, i1 %xor_ln42_483" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2903 'or' 'or_ln42_1954' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2904 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2045 = and i1 %or_ln42_1954, i1 %xor_ln42_481" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2904 'and' 'and_ln42_2045' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2905 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_484)   --->   "%and_ln42_2046 = and i1 %tmp_6249, i1 %select_ln42_385" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2905 'and' 'and_ln42_2046' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2906 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_484 = xor i1 %and_ln42_2046, i1 %or_ln42_1953" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2906 'xor' 'xor_ln42_484' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2907 [1/1] (0.00ns) (grouped into LUT with out node mult_1533)   --->   "%and_ln42_2047 = and i1 %xor_ln42_484, i1 %tmp_6245" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2907 'and' 'and_ln42_2047' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2908 [1/1] (0.00ns) (grouped into LUT with out node mult_1533)   --->   "%select_ln42_386 = select i1 %and_ln42_2045, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2908 'select' 'select_ln42_386' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2909 [1/1] (0.00ns) (grouped into LUT with out node mult_1533)   --->   "%or_ln42_1955 = or i1 %and_ln42_2045, i1 %and_ln42_2047" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2909 'or' 'or_ln42_1955' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2910 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1533 = select i1 %or_ln42_1955, i16 %select_ln42_386, i16 %add_ln42_96" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2910 'select' 'mult_1533' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2911 [1/1] (1.94ns)   --->   "%mul_ln73_1531 = mul i30 %sext_ln70_13, i30 1073735678" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2911 'mul' 'mul_ln73_1531' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2912 [1/1] (0.00ns)   --->   "%tmp_6250 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1531, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2912 'bitselect' 'tmp_6250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2913 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_97)   --->   "%trunc_ln42_2586 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln73_1531, i32 15, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2913 'partselect' 'trunc_ln42_2586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2914 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_97)   --->   "%sext_ln42_772 = sext i15 %trunc_ln42_2586" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2914 'sext' 'sext_ln42_772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2915 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_97)   --->   "%tmp_6251 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1531, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2915 'bitselect' 'tmp_6251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2916 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_97)   --->   "%tmp_6252 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1531, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2916 'bitselect' 'tmp_6252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2917 [1/1] (0.00ns)   --->   "%trunc_ln42_2587 = trunc i30 %mul_ln73_1531" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2917 'trunc' 'trunc_ln42_2587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2918 [1/1] (0.76ns)   --->   "%icmp_ln42_1660 = icmp_ne  i14 %trunc_ln42_2587, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2918 'icmp' 'icmp_ln42_1660' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2919 [1/1] (0.00ns)   --->   "%tmp_6253 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1531, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2919 'bitselect' 'tmp_6253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2920 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_97)   --->   "%or_ln42_1956 = or i1 %tmp_6251, i1 %icmp_ln42_1660" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2920 'or' 'or_ln42_1956' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2921 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_97)   --->   "%and_ln42_2048 = and i1 %or_ln42_1956, i1 %tmp_6252" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2921 'and' 'and_ln42_2048' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2922 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_97)   --->   "%zext_ln42_1651 = zext i1 %and_ln42_2048" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2922 'zext' 'zext_ln42_1651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2923 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln42_97 = add i16 %sext_ln42_772, i16 %zext_ln42_1651" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2923 'add' 'add_ln42_97' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2924 [1/1] (0.00ns)   --->   "%tmp_6254 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_97, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2924 'bitselect' 'tmp_6254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2925 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2049)   --->   "%xor_ln42_485 = xor i1 %tmp_6254, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2925 'xor' 'xor_ln42_485' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2926 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2049 = and i1 %tmp_6253, i1 %xor_ln42_485" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2926 'and' 'and_ln42_2049' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2927 [1/1] (0.12ns)   --->   "%xor_ln42_486 = xor i1 %tmp_6250, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2927 'xor' 'xor_ln42_486' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2928 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2050)   --->   "%select_ln42_388 = select i1 %and_ln42_2049, i1 %tmp_6250, i1 %xor_ln42_486" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2928 'select' 'select_ln42_388' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2929 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_489)   --->   "%select_ln42_389 = select i1 %and_ln42_2049, i1 %xor_ln42_486, i1 %tmp_6250" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2929 'select' 'select_ln42_389' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2930 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_489)   --->   "%xor_ln42_487 = xor i1 %tmp_6253, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2930 'xor' 'xor_ln42_487' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2931 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_489)   --->   "%or_ln42_1957 = or i1 %tmp_6254, i1 %xor_ln42_487" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2931 'or' 'or_ln42_1957' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2932 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2050)   --->   "%xor_ln42_488 = xor i1 %select_ln42_388, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2932 'xor' 'xor_ln42_488' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2933 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2050)   --->   "%or_ln42_1958 = or i1 %tmp_6254, i1 %xor_ln42_488" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2933 'or' 'or_ln42_1958' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2934 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2050 = and i1 %or_ln42_1958, i1 %xor_ln42_486" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2934 'and' 'and_ln42_2050' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2935 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_489)   --->   "%and_ln42_2051 = and i1 %tmp_6254, i1 %select_ln42_389" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2935 'and' 'and_ln42_2051' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2936 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_489 = xor i1 %and_ln42_2051, i1 %or_ln42_1957" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2936 'xor' 'xor_ln42_489' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2937 [1/1] (0.00ns) (grouped into LUT with out node mult_1534)   --->   "%and_ln42_2052 = and i1 %xor_ln42_489, i1 %tmp_6250" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2937 'and' 'and_ln42_2052' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2938 [1/1] (0.00ns) (grouped into LUT with out node mult_1534)   --->   "%select_ln42_390 = select i1 %and_ln42_2050, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2938 'select' 'select_ln42_390' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2939 [1/1] (0.00ns) (grouped into LUT with out node mult_1534)   --->   "%or_ln42_1959 = or i1 %and_ln42_2050, i1 %and_ln42_2052" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2939 'or' 'or_ln42_1959' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2940 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1534 = select i1 %or_ln42_1959, i16 %select_ln42_390, i16 %add_ln42_97" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2940 'select' 'mult_1534' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2941 [1/1] (1.94ns)   --->   "%mul_ln73_1532 = mul i32 %conv_i_i_7, i32 30144" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2941 'mul' 'mul_ln73_1532' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2942 [1/1] (0.00ns)   --->   "%tmp_6255 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1532, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2942 'bitselect' 'tmp_6255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2943 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_98)   --->   "%trunc_ln42_1661 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1532, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2943 'partselect' 'trunc_ln42_1661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2944 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_98)   --->   "%tmp_6256 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1532, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2944 'bitselect' 'tmp_6256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2945 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_98)   --->   "%tmp_6257 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1532, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2945 'bitselect' 'tmp_6257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2946 [1/1] (0.00ns)   --->   "%trunc_ln42_2588 = trunc i32 %mul_ln73_1532" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2946 'trunc' 'trunc_ln42_2588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2947 [1/1] (0.76ns)   --->   "%icmp_ln42_1661 = icmp_ne  i14 %trunc_ln42_2588, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2947 'icmp' 'icmp_ln42_1661' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2948 [1/1] (0.00ns)   --->   "%tmp_6258 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1532, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2948 'bitselect' 'tmp_6258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2949 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_98)   --->   "%or_ln42_1960 = or i1 %tmp_6256, i1 %icmp_ln42_1661" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2949 'or' 'or_ln42_1960' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2950 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_98)   --->   "%and_ln42_2053 = and i1 %or_ln42_1960, i1 %tmp_6257" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2950 'and' 'and_ln42_2053' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2951 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_98)   --->   "%zext_ln42_1652 = zext i1 %and_ln42_2053" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2951 'zext' 'zext_ln42_1652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2952 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_98 = add i16 %trunc_ln42_1661, i16 %zext_ln42_1652" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2952 'add' 'add_ln42_98' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2953 [1/1] (0.00ns)   --->   "%tmp_6259 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_98, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2953 'bitselect' 'tmp_6259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2954 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2054)   --->   "%xor_ln42_490 = xor i1 %tmp_6259, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2954 'xor' 'xor_ln42_490' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2955 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2054 = and i1 %tmp_6258, i1 %xor_ln42_490" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2955 'and' 'and_ln42_2054' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2956 [1/1] (0.12ns)   --->   "%xor_ln42_491 = xor i1 %tmp_6255, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2956 'xor' 'xor_ln42_491' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2957 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2055)   --->   "%select_ln42_392 = select i1 %and_ln42_2054, i1 %tmp_6255, i1 %xor_ln42_491" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2957 'select' 'select_ln42_392' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2958 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_494)   --->   "%select_ln42_393 = select i1 %and_ln42_2054, i1 %xor_ln42_491, i1 %tmp_6255" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2958 'select' 'select_ln42_393' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2959 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_494)   --->   "%xor_ln42_492 = xor i1 %tmp_6258, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2959 'xor' 'xor_ln42_492' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2960 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_494)   --->   "%or_ln42_1961 = or i1 %tmp_6259, i1 %xor_ln42_492" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2960 'or' 'or_ln42_1961' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2961 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2055)   --->   "%xor_ln42_493 = xor i1 %select_ln42_392, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2961 'xor' 'xor_ln42_493' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2962 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2055)   --->   "%or_ln42_1962 = or i1 %tmp_6259, i1 %xor_ln42_493" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2962 'or' 'or_ln42_1962' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2963 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2055 = and i1 %or_ln42_1962, i1 %xor_ln42_491" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2963 'and' 'and_ln42_2055' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2964 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_494)   --->   "%and_ln42_2056 = and i1 %tmp_6259, i1 %select_ln42_393" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2964 'and' 'and_ln42_2056' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2965 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_494 = xor i1 %and_ln42_2056, i1 %or_ln42_1961" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2965 'xor' 'xor_ln42_494' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2966 [1/1] (0.00ns) (grouped into LUT with out node mult_1535)   --->   "%and_ln42_2057 = and i1 %xor_ln42_494, i1 %tmp_6255" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2966 'and' 'and_ln42_2057' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2967 [1/1] (0.00ns) (grouped into LUT with out node mult_1535)   --->   "%select_ln42_394 = select i1 %and_ln42_2055, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2967 'select' 'select_ln42_394' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2968 [1/1] (0.00ns) (grouped into LUT with out node mult_1535)   --->   "%or_ln42_1963 = or i1 %and_ln42_2055, i1 %and_ln42_2057" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2968 'or' 'or_ln42_1963' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2969 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1535 = select i1 %or_ln42_1963, i16 %select_ln42_394, i16 %add_ln42_98" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2969 'select' 'mult_1535' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2970 [1/1] (1.94ns)   --->   "%mul_ln73_1533 = mul i31 %sext_ln70_15, i31 9957" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2970 'mul' 'mul_ln73_1533' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2971 [1/1] (0.00ns)   --->   "%tmp_6260 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1533, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2971 'bitselect' 'tmp_6260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2972 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_99)   --->   "%trunc_ln42_1662 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1533, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2972 'partselect' 'trunc_ln42_1662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2973 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_99)   --->   "%tmp_6261 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1533, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2973 'bitselect' 'tmp_6261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2974 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_99)   --->   "%tmp_6262 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1533, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2974 'bitselect' 'tmp_6262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2975 [1/1] (0.00ns)   --->   "%trunc_ln42_2589 = trunc i31 %mul_ln73_1533" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2975 'trunc' 'trunc_ln42_2589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2976 [1/1] (0.76ns)   --->   "%icmp_ln42_1662 = icmp_ne  i14 %trunc_ln42_2589, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2976 'icmp' 'icmp_ln42_1662' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2977 [1/1] (0.00ns)   --->   "%tmp_6263 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1533, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2977 'bitselect' 'tmp_6263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2978 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_99)   --->   "%or_ln42_1964 = or i1 %tmp_6261, i1 %icmp_ln42_1662" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2978 'or' 'or_ln42_1964' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2979 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_99)   --->   "%and_ln42_2058 = and i1 %or_ln42_1964, i1 %tmp_6262" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2979 'and' 'and_ln42_2058' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2980 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_99)   --->   "%zext_ln42_1653 = zext i1 %and_ln42_2058" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2980 'zext' 'zext_ln42_1653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2981 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_99 = add i16 %trunc_ln42_1662, i16 %zext_ln42_1653" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2981 'add' 'add_ln42_99' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2982 [1/1] (0.00ns)   --->   "%tmp_6264 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_99, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2982 'bitselect' 'tmp_6264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2983 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2059)   --->   "%xor_ln42_495 = xor i1 %tmp_6264, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2983 'xor' 'xor_ln42_495' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2984 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2059 = and i1 %tmp_6263, i1 %xor_ln42_495" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2984 'and' 'and_ln42_2059' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2985 [1/1] (0.12ns)   --->   "%xor_ln42_496 = xor i1 %tmp_6260, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2985 'xor' 'xor_ln42_496' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2986 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2060)   --->   "%select_ln42_396 = select i1 %and_ln42_2059, i1 %tmp_6260, i1 %xor_ln42_496" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2986 'select' 'select_ln42_396' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2987 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_499)   --->   "%select_ln42_397 = select i1 %and_ln42_2059, i1 %xor_ln42_496, i1 %tmp_6260" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2987 'select' 'select_ln42_397' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2988 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_499)   --->   "%xor_ln42_497 = xor i1 %tmp_6263, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2988 'xor' 'xor_ln42_497' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2989 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_499)   --->   "%or_ln42_1965 = or i1 %tmp_6264, i1 %xor_ln42_497" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2989 'or' 'or_ln42_1965' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2990 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2060)   --->   "%xor_ln42_498 = xor i1 %select_ln42_396, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2990 'xor' 'xor_ln42_498' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2991 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2060)   --->   "%or_ln42_1966 = or i1 %tmp_6264, i1 %xor_ln42_498" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2991 'or' 'or_ln42_1966' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2992 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2060 = and i1 %or_ln42_1966, i1 %xor_ln42_496" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2992 'and' 'and_ln42_2060' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2993 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_499)   --->   "%and_ln42_2061 = and i1 %tmp_6264, i1 %select_ln42_397" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2993 'and' 'and_ln42_2061' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2994 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_499 = xor i1 %and_ln42_2061, i1 %or_ln42_1965" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2994 'xor' 'xor_ln42_499' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2995 [1/1] (0.00ns) (grouped into LUT with out node mult_1536)   --->   "%and_ln42_2062 = and i1 %xor_ln42_499, i1 %tmp_6260" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2995 'and' 'and_ln42_2062' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2996 [1/1] (0.00ns) (grouped into LUT with out node mult_1536)   --->   "%select_ln42_398 = select i1 %and_ln42_2060, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2996 'select' 'select_ln42_398' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2997 [1/1] (0.00ns) (grouped into LUT with out node mult_1536)   --->   "%or_ln42_1967 = or i1 %and_ln42_2060, i1 %and_ln42_2062" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2997 'or' 'or_ln42_1967' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2998 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1536 = select i1 %or_ln42_1967, i16 %select_ln42_398, i16 %add_ln42_99" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2998 'select' 'mult_1536' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2999 [1/1] (1.94ns)   --->   "%mul_ln73_1534 = mul i31 %sext_ln70_15, i31 2147472176" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2999 'mul' 'mul_ln73_1534' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3000 [1/1] (0.00ns)   --->   "%tmp_6265 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1534, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3000 'bitselect' 'tmp_6265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3001 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_100)   --->   "%trunc_ln42_1663 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1534, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3001 'partselect' 'trunc_ln42_1663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3002 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_100)   --->   "%tmp_6266 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1534, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3002 'bitselect' 'tmp_6266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3003 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_100)   --->   "%tmp_6267 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1534, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3003 'bitselect' 'tmp_6267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3004 [1/1] (0.00ns)   --->   "%trunc_ln42_2590 = trunc i31 %mul_ln73_1534" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3004 'trunc' 'trunc_ln42_2590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3005 [1/1] (0.76ns)   --->   "%icmp_ln42_1663 = icmp_ne  i14 %trunc_ln42_2590, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3005 'icmp' 'icmp_ln42_1663' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3006 [1/1] (0.00ns)   --->   "%tmp_6268 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1534, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3006 'bitselect' 'tmp_6268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3007 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_100)   --->   "%or_ln42_1968 = or i1 %tmp_6266, i1 %icmp_ln42_1663" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3007 'or' 'or_ln42_1968' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3008 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_100)   --->   "%and_ln42_2063 = and i1 %or_ln42_1968, i1 %tmp_6267" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3008 'and' 'and_ln42_2063' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3009 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_100)   --->   "%zext_ln42_1654 = zext i1 %and_ln42_2063" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3009 'zext' 'zext_ln42_1654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3010 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_100 = add i16 %trunc_ln42_1663, i16 %zext_ln42_1654" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3010 'add' 'add_ln42_100' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3011 [1/1] (0.00ns)   --->   "%tmp_6269 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_100, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3011 'bitselect' 'tmp_6269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3012 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2064)   --->   "%xor_ln42_500 = xor i1 %tmp_6269, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3012 'xor' 'xor_ln42_500' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3013 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2064 = and i1 %tmp_6268, i1 %xor_ln42_500" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3013 'and' 'and_ln42_2064' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3014 [1/1] (0.12ns)   --->   "%xor_ln42_501 = xor i1 %tmp_6265, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3014 'xor' 'xor_ln42_501' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3015 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2065)   --->   "%select_ln42_400 = select i1 %and_ln42_2064, i1 %tmp_6265, i1 %xor_ln42_501" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3015 'select' 'select_ln42_400' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3016 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_504)   --->   "%select_ln42_401 = select i1 %and_ln42_2064, i1 %xor_ln42_501, i1 %tmp_6265" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3016 'select' 'select_ln42_401' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3017 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_504)   --->   "%xor_ln42_502 = xor i1 %tmp_6268, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3017 'xor' 'xor_ln42_502' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3018 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_504)   --->   "%or_ln42_1969 = or i1 %tmp_6269, i1 %xor_ln42_502" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3018 'or' 'or_ln42_1969' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3019 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2065)   --->   "%xor_ln42_503 = xor i1 %select_ln42_400, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3019 'xor' 'xor_ln42_503' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3020 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2065)   --->   "%or_ln42_1970 = or i1 %tmp_6269, i1 %xor_ln42_503" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3020 'or' 'or_ln42_1970' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3021 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2065 = and i1 %or_ln42_1970, i1 %xor_ln42_501" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3021 'and' 'and_ln42_2065' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3022 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_504)   --->   "%and_ln42_2066 = and i1 %tmp_6269, i1 %select_ln42_401" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3022 'and' 'and_ln42_2066' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3023 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_504 = xor i1 %and_ln42_2066, i1 %or_ln42_1969" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3023 'xor' 'xor_ln42_504' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3024 [1/1] (0.00ns) (grouped into LUT with out node mult_1537)   --->   "%and_ln42_2067 = and i1 %xor_ln42_504, i1 %tmp_6265" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3024 'and' 'and_ln42_2067' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3025 [1/1] (0.00ns) (grouped into LUT with out node mult_1537)   --->   "%select_ln42_402 = select i1 %and_ln42_2065, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3025 'select' 'select_ln42_402' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3026 [1/1] (0.00ns) (grouped into LUT with out node mult_1537)   --->   "%or_ln42_1971 = or i1 %and_ln42_2065, i1 %and_ln42_2067" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3026 'or' 'or_ln42_1971' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3027 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1537 = select i1 %or_ln42_1971, i16 %select_ln42_402, i16 %add_ln42_100" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3027 'select' 'mult_1537' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3028 [1/1] (0.00ns)   --->   "%a_8 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 128, i32 143"   --->   Operation 3028 'partselect' 'a_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3029 [1/1] (0.00ns)   --->   "%a_9 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 144, i32 159"   --->   Operation 3029 'partselect' 'a_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3030 [1/1] (0.00ns)   --->   "%a_10 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 160, i32 175"   --->   Operation 3030 'partselect' 'a_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3031 [1/1] (0.00ns)   --->   "%tmp_959 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 160, i32 175" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3031 'partselect' 'tmp_959' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3032 [1/1] (0.00ns)   --->   "%a_11 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 176, i32 191"   --->   Operation 3032 'partselect' 'a_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3033 [1/1] (0.00ns)   --->   "%conv_i_i_11 = sext i16 %a_11"   --->   Operation 3033 'sext' 'conv_i_i_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3034 [1/1] (0.00ns)   --->   "%tmp_960 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 176, i32 191" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3034 'partselect' 'tmp_960' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3035 [1/1] (0.00ns)   --->   "%tmp_961 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_960, i15 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3035 'bitconcatenate' 'tmp_961' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3036 [1/1] (0.00ns)   --->   "%sext_ln73_11 = sext i31 %tmp_961" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3036 'sext' 'sext_ln73_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3037 [1/1] (0.00ns)   --->   "%sext_ln73_12 = sext i16 %a_11" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3037 'sext' 'sext_ln73_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3038 [1/1] (0.87ns)   --->   "%sub_ln73_93 = sub i32 %conv_i_i_11, i32 %sext_ln73_11" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3038 'sub' 'sub_ln73_93' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3039 [1/1] (0.87ns)   --->   "%sub_ln42_63 = sub i31 %sext_ln73_12, i31 %tmp_961" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3039 'sub' 'sub_ln42_63' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3040 [1/1] (0.00ns)   --->   "%tmp_6450 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_93, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3040 'bitselect' 'tmp_6450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3041 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_137)   --->   "%trunc_ln42_1700 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %sub_ln42_63, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3041 'partselect' 'trunc_ln42_1700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3042 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_137)   --->   "%tmp_6451 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %sub_ln42_63, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3042 'bitselect' 'tmp_6451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3043 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_137)   --->   "%tmp_6452 = bitselect i1 @_ssdm_op_BitSelect.i1.i240.i32, i240 %data_val_read, i32 190" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3043 'bitselect' 'tmp_6452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3044 [1/1] (0.00ns)   --->   "%trunc_ln42_2631 = trunc i32 %sub_ln73_93" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3044 'trunc' 'trunc_ln42_2631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3045 [1/1] (0.76ns)   --->   "%icmp_ln42_1700 = icmp_ne  i14 %trunc_ln42_2631, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3045 'icmp' 'icmp_ln42_1700' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3046 [1/1] (0.00ns)   --->   "%tmp_6453 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %sub_ln42_63, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3046 'bitselect' 'tmp_6453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3047 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_137)   --->   "%or_ln42_2116 = or i1 %tmp_6451, i1 %icmp_ln42_1700" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3047 'or' 'or_ln42_2116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3048 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_137)   --->   "%and_ln42_2248 = and i1 %or_ln42_2116, i1 %tmp_6452" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3048 'and' 'and_ln42_2248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3049 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_137)   --->   "%zext_ln42_1691 = zext i1 %and_ln42_2248" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3049 'zext' 'zext_ln42_1691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3050 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_137 = add i16 %trunc_ln42_1700, i16 %zext_ln42_1691" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3050 'add' 'add_ln42_137' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3051 [1/1] (0.00ns)   --->   "%tmp_6454 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_137, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3051 'bitselect' 'tmp_6454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3052 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2249)   --->   "%xor_ln42_685 = xor i1 %tmp_6454, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3052 'xor' 'xor_ln42_685' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3053 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2249 = and i1 %tmp_6453, i1 %xor_ln42_685" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3053 'and' 'and_ln42_2249' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3054 [1/1] (0.12ns)   --->   "%xor_ln42_686 = xor i1 %tmp_6450, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3054 'xor' 'xor_ln42_686' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3055 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2250)   --->   "%select_ln42_548 = select i1 %and_ln42_2249, i1 %tmp_6450, i1 %xor_ln42_686" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3055 'select' 'select_ln42_548' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3056 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_689)   --->   "%select_ln42_549 = select i1 %and_ln42_2249, i1 %xor_ln42_686, i1 %tmp_6450" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3056 'select' 'select_ln42_549' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3057 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_689)   --->   "%xor_ln42_687 = xor i1 %tmp_6453, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3057 'xor' 'xor_ln42_687' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3058 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_689)   --->   "%or_ln42_2117 = or i1 %tmp_6454, i1 %xor_ln42_687" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3058 'or' 'or_ln42_2117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3059 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2250)   --->   "%xor_ln42_688 = xor i1 %select_ln42_548, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3059 'xor' 'xor_ln42_688' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3060 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2250)   --->   "%or_ln42_2118 = or i1 %tmp_6454, i1 %xor_ln42_688" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3060 'or' 'or_ln42_2118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3061 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2250 = and i1 %or_ln42_2118, i1 %xor_ln42_686" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3061 'and' 'and_ln42_2250' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3062 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_689)   --->   "%and_ln42_2251 = and i1 %tmp_6454, i1 %select_ln42_549" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3062 'and' 'and_ln42_2251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3063 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_689 = xor i1 %and_ln42_2251, i1 %or_ln42_2117" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3063 'xor' 'xor_ln42_689' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3064 [1/1] (0.00ns) (grouped into LUT with out node mult_1574)   --->   "%and_ln42_2252 = and i1 %xor_ln42_689, i1 %tmp_6450" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3064 'and' 'and_ln42_2252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3065 [1/1] (0.00ns) (grouped into LUT with out node mult_1574)   --->   "%select_ln42_550 = select i1 %and_ln42_2250, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3065 'select' 'select_ln42_550' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3066 [1/1] (0.00ns) (grouped into LUT with out node mult_1574)   --->   "%or_ln42_2119 = or i1 %and_ln42_2250, i1 %and_ln42_2252" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3066 'or' 'or_ln42_2119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3067 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1574 = select i1 %or_ln42_2119, i16 %select_ln42_550, i16 %add_ln42_137" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3067 'select' 'mult_1574' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3068 [1/1] (0.00ns)   --->   "%a_12 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 192, i32 207"   --->   Operation 3068 'partselect' 'a_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3069 [1/1] (0.00ns)   --->   "%conv_i_i_12 = sext i16 %a_12"   --->   Operation 3069 'sext' 'conv_i_i_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3070 [1/1] (0.00ns)   --->   "%sext_ln70_22 = sext i16 %a_12" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3070 'sext' 'sext_ln70_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3071 [1/1] (1.94ns)   --->   "%mul_ln73_1570 = mul i32 %conv_i_i_12, i32 4294941235" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3071 'mul' 'mul_ln73_1570' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3072 [1/1] (0.00ns)   --->   "%tmp_6455 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1570, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3072 'bitselect' 'tmp_6455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3073 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_138)   --->   "%trunc_ln42_1701 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1570, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3073 'partselect' 'trunc_ln42_1701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3074 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_138)   --->   "%tmp_6456 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1570, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3074 'bitselect' 'tmp_6456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3075 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_138)   --->   "%tmp_6457 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1570, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3075 'bitselect' 'tmp_6457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3076 [1/1] (0.00ns)   --->   "%trunc_ln42_2632 = trunc i32 %mul_ln73_1570" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3076 'trunc' 'trunc_ln42_2632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3077 [1/1] (0.76ns)   --->   "%icmp_ln42_1701 = icmp_ne  i14 %trunc_ln42_2632, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3077 'icmp' 'icmp_ln42_1701' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3078 [1/1] (0.00ns)   --->   "%tmp_6458 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1570, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3078 'bitselect' 'tmp_6458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3079 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_138)   --->   "%or_ln42_2120 = or i1 %tmp_6456, i1 %icmp_ln42_1701" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3079 'or' 'or_ln42_2120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3080 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_138)   --->   "%and_ln42_2253 = and i1 %or_ln42_2120, i1 %tmp_6457" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3080 'and' 'and_ln42_2253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3081 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_138)   --->   "%zext_ln42_1692 = zext i1 %and_ln42_2253" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3081 'zext' 'zext_ln42_1692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3082 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_138 = add i16 %trunc_ln42_1701, i16 %zext_ln42_1692" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3082 'add' 'add_ln42_138' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3083 [1/1] (0.00ns)   --->   "%tmp_6459 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_138, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3083 'bitselect' 'tmp_6459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3084 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2254)   --->   "%xor_ln42_690 = xor i1 %tmp_6459, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3084 'xor' 'xor_ln42_690' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3085 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2254 = and i1 %tmp_6458, i1 %xor_ln42_690" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3085 'and' 'and_ln42_2254' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3086 [1/1] (0.12ns)   --->   "%xor_ln42_691 = xor i1 %tmp_6455, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3086 'xor' 'xor_ln42_691' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3087 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2255)   --->   "%select_ln42_552 = select i1 %and_ln42_2254, i1 %tmp_6455, i1 %xor_ln42_691" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3087 'select' 'select_ln42_552' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3088 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_694)   --->   "%select_ln42_553 = select i1 %and_ln42_2254, i1 %xor_ln42_691, i1 %tmp_6455" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3088 'select' 'select_ln42_553' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3089 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_694)   --->   "%xor_ln42_692 = xor i1 %tmp_6458, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3089 'xor' 'xor_ln42_692' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3090 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_694)   --->   "%or_ln42_2121 = or i1 %tmp_6459, i1 %xor_ln42_692" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3090 'or' 'or_ln42_2121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3091 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2255)   --->   "%xor_ln42_693 = xor i1 %select_ln42_552, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3091 'xor' 'xor_ln42_693' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3092 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2255)   --->   "%or_ln42_2122 = or i1 %tmp_6459, i1 %xor_ln42_693" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3092 'or' 'or_ln42_2122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3093 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2255 = and i1 %or_ln42_2122, i1 %xor_ln42_691" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3093 'and' 'and_ln42_2255' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3094 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_694)   --->   "%and_ln42_2256 = and i1 %tmp_6459, i1 %select_ln42_553" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3094 'and' 'and_ln42_2256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3095 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_694 = xor i1 %and_ln42_2256, i1 %or_ln42_2121" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3095 'xor' 'xor_ln42_694' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3096 [1/1] (0.00ns) (grouped into LUT with out node mult_1575)   --->   "%and_ln42_2257 = and i1 %xor_ln42_694, i1 %tmp_6455" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3096 'and' 'and_ln42_2257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3097 [1/1] (0.00ns) (grouped into LUT with out node mult_1575)   --->   "%select_ln42_554 = select i1 %and_ln42_2255, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3097 'select' 'select_ln42_554' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3098 [1/1] (0.00ns) (grouped into LUT with out node mult_1575)   --->   "%or_ln42_2123 = or i1 %and_ln42_2255, i1 %and_ln42_2257" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3098 'or' 'or_ln42_2123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3099 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1575 = select i1 %or_ln42_2123, i16 %select_ln42_554, i16 %add_ln42_138" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3099 'select' 'mult_1575' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3100 [1/1] (1.94ns)   --->   "%mul_ln73_1574 = mul i32 %conv_i_i_12, i32 16811" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3100 'mul' 'mul_ln73_1574' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3101 [1/1] (0.00ns)   --->   "%tmp_6475 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1574, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3101 'bitselect' 'tmp_6475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3102 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_142)   --->   "%trunc_ln42_1705 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1574, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3102 'partselect' 'trunc_ln42_1705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3103 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_142)   --->   "%tmp_6476 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1574, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3103 'bitselect' 'tmp_6476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3104 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_142)   --->   "%tmp_6477 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1574, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3104 'bitselect' 'tmp_6477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3105 [1/1] (0.00ns)   --->   "%trunc_ln42_2636 = trunc i32 %mul_ln73_1574" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3105 'trunc' 'trunc_ln42_2636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3106 [1/1] (0.76ns)   --->   "%icmp_ln42_1705 = icmp_ne  i14 %trunc_ln42_2636, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3106 'icmp' 'icmp_ln42_1705' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3107 [1/1] (0.00ns)   --->   "%tmp_6478 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1574, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3107 'bitselect' 'tmp_6478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3108 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_142)   --->   "%or_ln42_2136 = or i1 %tmp_6476, i1 %icmp_ln42_1705" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3108 'or' 'or_ln42_2136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3109 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_142)   --->   "%and_ln42_2273 = and i1 %or_ln42_2136, i1 %tmp_6477" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3109 'and' 'and_ln42_2273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3110 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_142)   --->   "%zext_ln42_1696 = zext i1 %and_ln42_2273" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3110 'zext' 'zext_ln42_1696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3111 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_142 = add i16 %trunc_ln42_1705, i16 %zext_ln42_1696" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3111 'add' 'add_ln42_142' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3112 [1/1] (0.00ns)   --->   "%tmp_6479 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_142, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3112 'bitselect' 'tmp_6479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3113 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2274)   --->   "%xor_ln42_710 = xor i1 %tmp_6479, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3113 'xor' 'xor_ln42_710' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3114 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2274 = and i1 %tmp_6478, i1 %xor_ln42_710" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3114 'and' 'and_ln42_2274' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3115 [1/1] (0.12ns)   --->   "%xor_ln42_711 = xor i1 %tmp_6475, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3115 'xor' 'xor_ln42_711' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3116 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2275)   --->   "%select_ln42_568 = select i1 %and_ln42_2274, i1 %tmp_6475, i1 %xor_ln42_711" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3116 'select' 'select_ln42_568' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3117 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_714)   --->   "%select_ln42_569 = select i1 %and_ln42_2274, i1 %xor_ln42_711, i1 %tmp_6475" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3117 'select' 'select_ln42_569' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3118 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_714)   --->   "%xor_ln42_712 = xor i1 %tmp_6478, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3118 'xor' 'xor_ln42_712' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3119 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_714)   --->   "%or_ln42_2137 = or i1 %tmp_6479, i1 %xor_ln42_712" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3119 'or' 'or_ln42_2137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3120 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2275)   --->   "%xor_ln42_713 = xor i1 %select_ln42_568, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3120 'xor' 'xor_ln42_713' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3121 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2275)   --->   "%or_ln42_2138 = or i1 %tmp_6479, i1 %xor_ln42_713" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3121 'or' 'or_ln42_2138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3122 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2275 = and i1 %or_ln42_2138, i1 %xor_ln42_711" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3122 'and' 'and_ln42_2275' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3123 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_714)   --->   "%and_ln42_2276 = and i1 %tmp_6479, i1 %select_ln42_569" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3123 'and' 'and_ln42_2276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3124 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_714 = xor i1 %and_ln42_2276, i1 %or_ln42_2137" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3124 'xor' 'xor_ln42_714' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3125 [1/1] (0.00ns) (grouped into LUT with out node mult_1579)   --->   "%and_ln42_2277 = and i1 %xor_ln42_714, i1 %tmp_6475" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3125 'and' 'and_ln42_2277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3126 [1/1] (0.00ns) (grouped into LUT with out node mult_1579)   --->   "%select_ln42_570 = select i1 %and_ln42_2275, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3126 'select' 'select_ln42_570' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3127 [1/1] (0.00ns) (grouped into LUT with out node mult_1579)   --->   "%or_ln42_2139 = or i1 %and_ln42_2275, i1 %and_ln42_2277" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3127 'or' 'or_ln42_2139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3128 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1579 = select i1 %or_ln42_2139, i16 %select_ln42_570, i16 %add_ln42_142" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3128 'select' 'mult_1579' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3129 [1/1] (0.00ns)   --->   "%tmp_962 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 192, i32 207" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3129 'partselect' 'tmp_962' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3130 [1/1] (0.00ns)   --->   "%tmp_963 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_962, i15 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3130 'bitconcatenate' 'tmp_963' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3131 [1/1] (0.00ns)   --->   "%sext_ln73_13 = sext i31 %tmp_963" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3131 'sext' 'sext_ln73_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3132 [1/1] (0.87ns)   --->   "%sub_ln73_94 = sub i32 %conv_i_i_12, i32 %sext_ln73_13" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3132 'sub' 'sub_ln73_94' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3133 [1/1] (0.87ns)   --->   "%sub_ln42_64 = sub i31 %sext_ln70_22, i31 %tmp_963" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3133 'sub' 'sub_ln42_64' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3134 [1/1] (0.00ns)   --->   "%tmp_6480 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_94, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3134 'bitselect' 'tmp_6480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3135 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_143)   --->   "%trunc_ln42_1706 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %sub_ln42_64, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3135 'partselect' 'trunc_ln42_1706' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3136 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_143)   --->   "%tmp_6481 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %sub_ln42_64, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3136 'bitselect' 'tmp_6481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3137 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_143)   --->   "%tmp_6482 = bitselect i1 @_ssdm_op_BitSelect.i1.i240.i32, i240 %data_val_read, i32 206" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3137 'bitselect' 'tmp_6482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3138 [1/1] (0.00ns)   --->   "%trunc_ln42_2637 = trunc i32 %sub_ln73_94" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3138 'trunc' 'trunc_ln42_2637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3139 [1/1] (0.76ns)   --->   "%icmp_ln42_1706 = icmp_ne  i14 %trunc_ln42_2637, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3139 'icmp' 'icmp_ln42_1706' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3140 [1/1] (0.00ns)   --->   "%tmp_6483 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %sub_ln42_64, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3140 'bitselect' 'tmp_6483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3141 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_143)   --->   "%or_ln42_2140 = or i1 %tmp_6481, i1 %icmp_ln42_1706" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3141 'or' 'or_ln42_2140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3142 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_143)   --->   "%and_ln42_2278 = and i1 %or_ln42_2140, i1 %tmp_6482" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3142 'and' 'and_ln42_2278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3143 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_143)   --->   "%zext_ln42_1697 = zext i1 %and_ln42_2278" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3143 'zext' 'zext_ln42_1697' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3144 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_143 = add i16 %trunc_ln42_1706, i16 %zext_ln42_1697" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3144 'add' 'add_ln42_143' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3145 [1/1] (0.00ns)   --->   "%tmp_6484 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_143, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3145 'bitselect' 'tmp_6484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3146 [1/1] (0.12ns)   --->   "%xor_ln42_715 = xor i1 %tmp_6484, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3146 'xor' 'xor_ln42_715' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3147 [1/1] (0.12ns)   --->   "%and_ln42_2279 = and i1 %tmp_6483, i1 %xor_ln42_715" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3147 'and' 'and_ln42_2279' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3148 [1/1] (0.12ns)   --->   "%xor_ln42_716 = xor i1 %tmp_6480, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3148 'xor' 'xor_ln42_716' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3149 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2280)   --->   "%select_ln42_572 = select i1 %and_ln42_2279, i1 %tmp_6480, i1 %xor_ln42_716" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3149 'select' 'select_ln42_572' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3150 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2281)   --->   "%select_ln42_573 = select i1 %and_ln42_2279, i1 %xor_ln42_716, i1 %tmp_6480" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3150 'select' 'select_ln42_573' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3151 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2281)   --->   "%xor_ln42_717 = xor i1 %tmp_6483, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3151 'xor' 'xor_ln42_717' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3152 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2281)   --->   "%or_ln42_2141 = or i1 %tmp_6484, i1 %xor_ln42_717" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3152 'or' 'or_ln42_2141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3153 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2280)   --->   "%xor_ln42_718 = xor i1 %select_ln42_572, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3153 'xor' 'xor_ln42_718' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3154 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2280)   --->   "%or_ln42_2142 = or i1 %tmp_6484, i1 %xor_ln42_718" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3154 'or' 'or_ln42_2142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3155 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2280 = and i1 %or_ln42_2142, i1 %xor_ln42_716" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3155 'and' 'and_ln42_2280' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3156 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2281)   --->   "%xor_ln42_719 = xor i1 %select_ln42_573, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3156 'xor' 'xor_ln42_719' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3157 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2281)   --->   "%or_ln42_2143 = or i1 %xor_ln42_715, i1 %xor_ln42_719" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3157 'or' 'or_ln42_2143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3158 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2281 = and i1 %or_ln42_2141, i1 %or_ln42_2143" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3158 'and' 'and_ln42_2281' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3159 [1/1] (0.00ns) (grouped into LUT with out node mult_1580)   --->   "%and_ln42_2282 = and i1 %and_ln42_2281, i1 %tmp_6480" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3159 'and' 'and_ln42_2282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3160 [1/1] (0.00ns) (grouped into LUT with out node mult_1580)   --->   "%select_ln42_574 = select i1 %and_ln42_2280, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3160 'select' 'select_ln42_574' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3161 [1/1] (0.00ns) (grouped into LUT with out node mult_1580)   --->   "%or_ln42_2144 = or i1 %and_ln42_2280, i1 %and_ln42_2282" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3161 'or' 'or_ln42_2144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3162 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1580 = select i1 %or_ln42_2144, i16 %select_ln42_574, i16 %add_ln42_143" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3162 'select' 'mult_1580' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3163 [1/1] (0.00ns)   --->   "%a_13 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 208, i32 223"   --->   Operation 3163 'partselect' 'a_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3164 [1/1] (0.00ns)   --->   "%tmp_964 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 208, i32 223" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3164 'partselect' 'tmp_964' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3165 [1/1] (0.00ns)   --->   "%a_14 = partselect i16 @_ssdm_op_PartSelect.i16.i240.i32.i32, i240 %data_val_read, i32 224, i32 239"   --->   Operation 3165 'partselect' 'a_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3166 [1/1] (0.00ns)   --->   "%sext_ln58_2179 = sext i16 %mult_1478" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 3166 'sext' 'sext_ln58_2179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3167 [1/1] (0.00ns)   --->   "%sext_ln58_2180 = sext i16 %mult_1517" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 3167 'sext' 'sext_ln58_2180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3168 [1/1] (0.78ns)   --->   "%add_ln58_1665 = add i17 %sext_ln58_2180, i17 %sext_ln58_2179" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 3168 'add' 'add_ln58_1665' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3169 [1/1] (0.00ns)   --->   "%tmp_6757 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1665, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 3169 'bitselect' 'tmp_6757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3170 [1/1] (0.78ns)   --->   "%add_ln58_2372 = add i16 %mult_1517, i16 %mult_1478" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 3170 'add' 'add_ln58_2372' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3171 [1/1] (0.00ns)   --->   "%tmp_6758 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2372, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 3171 'bitselect' 'tmp_6758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3172 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4073)   --->   "%xor_ln58_5429 = xor i1 %tmp_6757, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 3172 'xor' 'xor_ln58_5429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3173 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4073)   --->   "%and_ln58_2713 = and i1 %tmp_6758, i1 %xor_ln58_5429" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 3173 'and' 'and_ln58_2713' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3174 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4072)   --->   "%xor_ln58_5430 = xor i1 %tmp_6758, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 3174 'xor' 'xor_ln58_5430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3175 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4072)   --->   "%and_ln58_2714 = and i1 %tmp_6757, i1 %xor_ln58_5430" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 3175 'and' 'and_ln58_2714' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3176 [1/1] (0.12ns)   --->   "%xor_ln58_5431 = xor i1 %tmp_6757, i1 %tmp_6758" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 3176 'xor' 'xor_ln58_5431' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3177 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4073)   --->   "%xor_ln58_5432 = xor i1 %xor_ln58_5431, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 3177 'xor' 'xor_ln58_5432' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3178 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4073)   --->   "%or_ln58_1355 = or i1 %and_ln58_2713, i1 %xor_ln58_5432" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 3178 'or' 'or_ln58_1355' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3179 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4073)   --->   "%select_ln58_4071 = select i1 %xor_ln58_5431, i16 32767, i16 %add_ln58_2372" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 3179 'select' 'select_ln58_4071' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3180 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4072 = select i1 %and_ln58_2714, i16 32768, i16 %add_ln58_2372" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 3180 'select' 'select_ln58_4072' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3181 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4073 = select i1 %or_ln58_1355, i16 %select_ln58_4071, i16 %select_ln58_4072" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 3181 'select' 'select_ln58_4073' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.13>
ST_2 : Operation 3182 [1/1] (0.00ns)   --->   "%conv_i_i_8 = sext i16 %a_8"   --->   Operation 3182 'sext' 'conv_i_i_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3183 [1/1] (0.00ns)   --->   "%sext_ln70_16 = sext i16 %a_8" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3183 'sext' 'sext_ln70_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3184 [1/1] (0.00ns)   --->   "%sext_ln70_17 = sext i16 %a_8" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3184 'sext' 'sext_ln70_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3185 [1/1] (1.94ns)   --->   "%mul_ln73_1535 = mul i30 %sext_ln70_17, i30 1073736168" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3185 'mul' 'mul_ln73_1535' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3186 [1/1] (0.00ns)   --->   "%tmp_6270 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1535, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3186 'bitselect' 'tmp_6270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3187 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_101)   --->   "%trunc_ln42_2591 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln73_1535, i32 15, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3187 'partselect' 'trunc_ln42_2591' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3188 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_101)   --->   "%sext_ln42_773 = sext i15 %trunc_ln42_2591" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3188 'sext' 'sext_ln42_773' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3189 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_101)   --->   "%tmp_6271 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1535, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3189 'bitselect' 'tmp_6271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3190 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_101)   --->   "%tmp_6272 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1535, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3190 'bitselect' 'tmp_6272' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3191 [1/1] (0.00ns)   --->   "%trunc_ln42_2592 = trunc i30 %mul_ln73_1535" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3191 'trunc' 'trunc_ln42_2592' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3192 [1/1] (0.76ns)   --->   "%icmp_ln42_1664 = icmp_ne  i14 %trunc_ln42_2592, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3192 'icmp' 'icmp_ln42_1664' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3193 [1/1] (0.00ns)   --->   "%tmp_6273 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1535, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3193 'bitselect' 'tmp_6273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3194 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_101)   --->   "%or_ln42_1972 = or i1 %tmp_6271, i1 %icmp_ln42_1664" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3194 'or' 'or_ln42_1972' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3195 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_101)   --->   "%and_ln42_2068 = and i1 %or_ln42_1972, i1 %tmp_6272" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3195 'and' 'and_ln42_2068' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3196 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_101)   --->   "%zext_ln42_1655 = zext i1 %and_ln42_2068" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3196 'zext' 'zext_ln42_1655' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3197 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln42_101 = add i16 %sext_ln42_773, i16 %zext_ln42_1655" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3197 'add' 'add_ln42_101' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3198 [1/1] (0.00ns)   --->   "%tmp_6274 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_101, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3198 'bitselect' 'tmp_6274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3199 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2069)   --->   "%xor_ln42_505 = xor i1 %tmp_6274, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3199 'xor' 'xor_ln42_505' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3200 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2069 = and i1 %tmp_6273, i1 %xor_ln42_505" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3200 'and' 'and_ln42_2069' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3201 [1/1] (0.12ns)   --->   "%xor_ln42_506 = xor i1 %tmp_6270, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3201 'xor' 'xor_ln42_506' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3202 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2070)   --->   "%select_ln42_404 = select i1 %and_ln42_2069, i1 %tmp_6270, i1 %xor_ln42_506" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3202 'select' 'select_ln42_404' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3203 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_509)   --->   "%select_ln42_405 = select i1 %and_ln42_2069, i1 %xor_ln42_506, i1 %tmp_6270" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3203 'select' 'select_ln42_405' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3204 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_509)   --->   "%xor_ln42_507 = xor i1 %tmp_6273, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3204 'xor' 'xor_ln42_507' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3205 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_509)   --->   "%or_ln42_1973 = or i1 %tmp_6274, i1 %xor_ln42_507" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3205 'or' 'or_ln42_1973' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3206 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2070)   --->   "%xor_ln42_508 = xor i1 %select_ln42_404, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3206 'xor' 'xor_ln42_508' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3207 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2070)   --->   "%or_ln42_1974 = or i1 %tmp_6274, i1 %xor_ln42_508" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3207 'or' 'or_ln42_1974' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3208 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2070 = and i1 %or_ln42_1974, i1 %xor_ln42_506" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3208 'and' 'and_ln42_2070' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3209 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_509)   --->   "%and_ln42_2071 = and i1 %tmp_6274, i1 %select_ln42_405" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3209 'and' 'and_ln42_2071' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3210 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_509 = xor i1 %and_ln42_2071, i1 %or_ln42_1973" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3210 'xor' 'xor_ln42_509' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3211 [1/1] (0.00ns) (grouped into LUT with out node mult_1538)   --->   "%and_ln42_2072 = and i1 %xor_ln42_509, i1 %tmp_6270" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3211 'and' 'and_ln42_2072' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3212 [1/1] (0.00ns) (grouped into LUT with out node mult_1538)   --->   "%select_ln42_406 = select i1 %and_ln42_2070, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3212 'select' 'select_ln42_406' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3213 [1/1] (0.00ns) (grouped into LUT with out node mult_1538)   --->   "%or_ln42_1975 = or i1 %and_ln42_2070, i1 %and_ln42_2072" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3213 'or' 'or_ln42_1975' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3214 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1538 = select i1 %or_ln42_1975, i16 %select_ln42_406, i16 %add_ln42_101" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3214 'select' 'mult_1538' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3215 [1/1] (1.94ns)   --->   "%mul_ln73_1536 = mul i32 %conv_i_i_8, i32 4294949640" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3215 'mul' 'mul_ln73_1536' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3216 [1/1] (0.00ns)   --->   "%tmp_6275 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1536, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3216 'bitselect' 'tmp_6275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3217 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_102)   --->   "%trunc_ln42_1665 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1536, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3217 'partselect' 'trunc_ln42_1665' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3218 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_102)   --->   "%tmp_6276 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1536, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3218 'bitselect' 'tmp_6276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3219 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_102)   --->   "%tmp_6277 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1536, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3219 'bitselect' 'tmp_6277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3220 [1/1] (0.00ns)   --->   "%trunc_ln42_2593 = trunc i32 %mul_ln73_1536" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3220 'trunc' 'trunc_ln42_2593' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3221 [1/1] (0.76ns)   --->   "%icmp_ln42_1665 = icmp_ne  i14 %trunc_ln42_2593, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3221 'icmp' 'icmp_ln42_1665' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3222 [1/1] (0.00ns)   --->   "%tmp_6278 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1536, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3222 'bitselect' 'tmp_6278' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3223 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_102)   --->   "%or_ln42_1976 = or i1 %tmp_6276, i1 %icmp_ln42_1665" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3223 'or' 'or_ln42_1976' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3224 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_102)   --->   "%and_ln42_2073 = and i1 %or_ln42_1976, i1 %tmp_6277" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3224 'and' 'and_ln42_2073' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3225 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_102)   --->   "%zext_ln42_1656 = zext i1 %and_ln42_2073" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3225 'zext' 'zext_ln42_1656' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3226 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_102 = add i16 %trunc_ln42_1665, i16 %zext_ln42_1656" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3226 'add' 'add_ln42_102' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3227 [1/1] (0.00ns)   --->   "%tmp_6279 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_102, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3227 'bitselect' 'tmp_6279' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3228 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2074)   --->   "%xor_ln42_510 = xor i1 %tmp_6279, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3228 'xor' 'xor_ln42_510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3229 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2074 = and i1 %tmp_6278, i1 %xor_ln42_510" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3229 'and' 'and_ln42_2074' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3230 [1/1] (0.12ns)   --->   "%xor_ln42_511 = xor i1 %tmp_6275, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3230 'xor' 'xor_ln42_511' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3231 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2075)   --->   "%select_ln42_408 = select i1 %and_ln42_2074, i1 %tmp_6275, i1 %xor_ln42_511" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3231 'select' 'select_ln42_408' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3232 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_514)   --->   "%select_ln42_409 = select i1 %and_ln42_2074, i1 %xor_ln42_511, i1 %tmp_6275" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3232 'select' 'select_ln42_409' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3233 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_514)   --->   "%xor_ln42_512 = xor i1 %tmp_6278, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3233 'xor' 'xor_ln42_512' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3234 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_514)   --->   "%or_ln42_1977 = or i1 %tmp_6279, i1 %xor_ln42_512" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3234 'or' 'or_ln42_1977' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3235 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2075)   --->   "%xor_ln42_513 = xor i1 %select_ln42_408, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3235 'xor' 'xor_ln42_513' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3236 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2075)   --->   "%or_ln42_1978 = or i1 %tmp_6279, i1 %xor_ln42_513" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3236 'or' 'or_ln42_1978' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3237 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2075 = and i1 %or_ln42_1978, i1 %xor_ln42_511" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3237 'and' 'and_ln42_2075' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3238 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_514)   --->   "%and_ln42_2076 = and i1 %tmp_6279, i1 %select_ln42_409" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3238 'and' 'and_ln42_2076' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3239 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_514 = xor i1 %and_ln42_2076, i1 %or_ln42_1977" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3239 'xor' 'xor_ln42_514' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3240 [1/1] (0.00ns) (grouped into LUT with out node mult_1539)   --->   "%and_ln42_2077 = and i1 %xor_ln42_514, i1 %tmp_6275" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3240 'and' 'and_ln42_2077' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3241 [1/1] (0.00ns) (grouped into LUT with out node mult_1539)   --->   "%select_ln42_410 = select i1 %and_ln42_2075, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3241 'select' 'select_ln42_410' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3242 [1/1] (0.00ns) (grouped into LUT with out node mult_1539)   --->   "%or_ln42_1979 = or i1 %and_ln42_2075, i1 %and_ln42_2077" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3242 'or' 'or_ln42_1979' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3243 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1539 = select i1 %or_ln42_1979, i16 %select_ln42_410, i16 %add_ln42_102" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3243 'select' 'mult_1539' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3244 [1/1] (1.94ns)   --->   "%mul_ln73_1537 = mul i31 %sext_ln70_16, i31 2147470900" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3244 'mul' 'mul_ln73_1537' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3245 [1/1] (0.00ns)   --->   "%tmp_6280 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1537, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3245 'bitselect' 'tmp_6280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3246 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_103)   --->   "%trunc_ln42_1666 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1537, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3246 'partselect' 'trunc_ln42_1666' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3247 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_103)   --->   "%tmp_6281 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1537, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3247 'bitselect' 'tmp_6281' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3248 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_103)   --->   "%tmp_6282 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1537, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3248 'bitselect' 'tmp_6282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3249 [1/1] (0.00ns)   --->   "%trunc_ln42_2594 = trunc i31 %mul_ln73_1537" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3249 'trunc' 'trunc_ln42_2594' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3250 [1/1] (0.76ns)   --->   "%icmp_ln42_1666 = icmp_ne  i14 %trunc_ln42_2594, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3250 'icmp' 'icmp_ln42_1666' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3251 [1/1] (0.00ns)   --->   "%tmp_6283 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1537, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3251 'bitselect' 'tmp_6283' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3252 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_103)   --->   "%or_ln42_1980 = or i1 %tmp_6281, i1 %icmp_ln42_1666" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3252 'or' 'or_ln42_1980' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3253 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_103)   --->   "%and_ln42_2078 = and i1 %or_ln42_1980, i1 %tmp_6282" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3253 'and' 'and_ln42_2078' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3254 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_103)   --->   "%zext_ln42_1657 = zext i1 %and_ln42_2078" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3254 'zext' 'zext_ln42_1657' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3255 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_103 = add i16 %trunc_ln42_1666, i16 %zext_ln42_1657" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3255 'add' 'add_ln42_103' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3256 [1/1] (0.00ns)   --->   "%tmp_6284 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_103, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3256 'bitselect' 'tmp_6284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3257 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2079)   --->   "%xor_ln42_515 = xor i1 %tmp_6284, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3257 'xor' 'xor_ln42_515' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3258 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2079 = and i1 %tmp_6283, i1 %xor_ln42_515" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3258 'and' 'and_ln42_2079' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3259 [1/1] (0.12ns)   --->   "%xor_ln42_516 = xor i1 %tmp_6280, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3259 'xor' 'xor_ln42_516' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3260 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2080)   --->   "%select_ln42_412 = select i1 %and_ln42_2079, i1 %tmp_6280, i1 %xor_ln42_516" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3260 'select' 'select_ln42_412' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3261 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_519)   --->   "%select_ln42_413 = select i1 %and_ln42_2079, i1 %xor_ln42_516, i1 %tmp_6280" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3261 'select' 'select_ln42_413' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3262 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_519)   --->   "%xor_ln42_517 = xor i1 %tmp_6283, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3262 'xor' 'xor_ln42_517' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3263 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_519)   --->   "%or_ln42_1981 = or i1 %tmp_6284, i1 %xor_ln42_517" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3263 'or' 'or_ln42_1981' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3264 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2080)   --->   "%xor_ln42_518 = xor i1 %select_ln42_412, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3264 'xor' 'xor_ln42_518' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3265 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2080)   --->   "%or_ln42_1982 = or i1 %tmp_6284, i1 %xor_ln42_518" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3265 'or' 'or_ln42_1982' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3266 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2080 = and i1 %or_ln42_1982, i1 %xor_ln42_516" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3266 'and' 'and_ln42_2080' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3267 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_519)   --->   "%and_ln42_2081 = and i1 %tmp_6284, i1 %select_ln42_413" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3267 'and' 'and_ln42_2081' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3268 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_519 = xor i1 %and_ln42_2081, i1 %or_ln42_1981" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3268 'xor' 'xor_ln42_519' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3269 [1/1] (0.00ns) (grouped into LUT with out node mult_1540)   --->   "%and_ln42_2082 = and i1 %xor_ln42_519, i1 %tmp_6280" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3269 'and' 'and_ln42_2082' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3270 [1/1] (0.00ns) (grouped into LUT with out node mult_1540)   --->   "%select_ln42_414 = select i1 %and_ln42_2080, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3270 'select' 'select_ln42_414' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3271 [1/1] (0.00ns) (grouped into LUT with out node mult_1540)   --->   "%or_ln42_1983 = or i1 %and_ln42_2080, i1 %and_ln42_2082" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3271 'or' 'or_ln42_1983' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3272 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1540 = select i1 %or_ln42_1983, i16 %select_ln42_414, i16 %add_ln42_103" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3272 'select' 'mult_1540' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3273 [1/1] (1.94ns)   --->   "%mul_ln73_1538 = mul i32 %conv_i_i_8, i32 17564" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3273 'mul' 'mul_ln73_1538' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3274 [1/1] (0.00ns)   --->   "%tmp_6285 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1538, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3274 'bitselect' 'tmp_6285' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3275 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_104)   --->   "%trunc_ln42_1667 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1538, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3275 'partselect' 'trunc_ln42_1667' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3276 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_104)   --->   "%tmp_6286 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1538, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3276 'bitselect' 'tmp_6286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3277 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_104)   --->   "%tmp_6287 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1538, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3277 'bitselect' 'tmp_6287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3278 [1/1] (0.00ns)   --->   "%trunc_ln42_2595 = trunc i32 %mul_ln73_1538" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3278 'trunc' 'trunc_ln42_2595' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3279 [1/1] (0.76ns)   --->   "%icmp_ln42_1667 = icmp_ne  i14 %trunc_ln42_2595, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3279 'icmp' 'icmp_ln42_1667' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3280 [1/1] (0.00ns)   --->   "%tmp_6288 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1538, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3280 'bitselect' 'tmp_6288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3281 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_104)   --->   "%or_ln42_1984 = or i1 %tmp_6286, i1 %icmp_ln42_1667" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3281 'or' 'or_ln42_1984' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3282 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_104)   --->   "%and_ln42_2083 = and i1 %or_ln42_1984, i1 %tmp_6287" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3282 'and' 'and_ln42_2083' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3283 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_104)   --->   "%zext_ln42_1658 = zext i1 %and_ln42_2083" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3283 'zext' 'zext_ln42_1658' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3284 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_104 = add i16 %trunc_ln42_1667, i16 %zext_ln42_1658" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3284 'add' 'add_ln42_104' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3285 [1/1] (0.00ns)   --->   "%tmp_6289 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_104, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3285 'bitselect' 'tmp_6289' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3286 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2084)   --->   "%xor_ln42_520 = xor i1 %tmp_6289, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3286 'xor' 'xor_ln42_520' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3287 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2084 = and i1 %tmp_6288, i1 %xor_ln42_520" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3287 'and' 'and_ln42_2084' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3288 [1/1] (0.12ns)   --->   "%xor_ln42_521 = xor i1 %tmp_6285, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3288 'xor' 'xor_ln42_521' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3289 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2085)   --->   "%select_ln42_416 = select i1 %and_ln42_2084, i1 %tmp_6285, i1 %xor_ln42_521" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3289 'select' 'select_ln42_416' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3290 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_524)   --->   "%select_ln42_417 = select i1 %and_ln42_2084, i1 %xor_ln42_521, i1 %tmp_6285" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3290 'select' 'select_ln42_417' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3291 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_524)   --->   "%xor_ln42_522 = xor i1 %tmp_6288, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3291 'xor' 'xor_ln42_522' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3292 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_524)   --->   "%or_ln42_1985 = or i1 %tmp_6289, i1 %xor_ln42_522" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3292 'or' 'or_ln42_1985' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3293 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2085)   --->   "%xor_ln42_523 = xor i1 %select_ln42_416, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3293 'xor' 'xor_ln42_523' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3294 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2085)   --->   "%or_ln42_1986 = or i1 %tmp_6289, i1 %xor_ln42_523" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3294 'or' 'or_ln42_1986' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3295 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2085 = and i1 %or_ln42_1986, i1 %xor_ln42_521" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3295 'and' 'and_ln42_2085' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3296 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_524)   --->   "%and_ln42_2086 = and i1 %tmp_6289, i1 %select_ln42_417" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3296 'and' 'and_ln42_2086' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3297 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_524 = xor i1 %and_ln42_2086, i1 %or_ln42_1985" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3297 'xor' 'xor_ln42_524' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3298 [1/1] (0.00ns) (grouped into LUT with out node mult_1541)   --->   "%and_ln42_2087 = and i1 %xor_ln42_524, i1 %tmp_6285" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3298 'and' 'and_ln42_2087' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3299 [1/1] (0.00ns) (grouped into LUT with out node mult_1541)   --->   "%select_ln42_418 = select i1 %and_ln42_2085, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3299 'select' 'select_ln42_418' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3300 [1/1] (0.00ns) (grouped into LUT with out node mult_1541)   --->   "%or_ln42_1987 = or i1 %and_ln42_2085, i1 %and_ln42_2087" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3300 'or' 'or_ln42_1987' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3301 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1541 = select i1 %or_ln42_1987, i16 %select_ln42_418, i16 %add_ln42_104" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3301 'select' 'mult_1541' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3302 [1/1] (1.94ns)   --->   "%mul_ln73_1539 = mul i32 %conv_i_i_8, i32 23809" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3302 'mul' 'mul_ln73_1539' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3303 [1/1] (0.00ns)   --->   "%tmp_6290 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1539, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3303 'bitselect' 'tmp_6290' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3304 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_105)   --->   "%trunc_ln42_1668 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1539, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3304 'partselect' 'trunc_ln42_1668' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3305 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_105)   --->   "%tmp_6291 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1539, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3305 'bitselect' 'tmp_6291' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3306 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_105)   --->   "%tmp_6292 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1539, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3306 'bitselect' 'tmp_6292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3307 [1/1] (0.00ns)   --->   "%trunc_ln42_2596 = trunc i32 %mul_ln73_1539" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3307 'trunc' 'trunc_ln42_2596' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3308 [1/1] (0.76ns)   --->   "%icmp_ln42_1668 = icmp_ne  i14 %trunc_ln42_2596, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3308 'icmp' 'icmp_ln42_1668' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3309 [1/1] (0.00ns)   --->   "%tmp_6293 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1539, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3309 'bitselect' 'tmp_6293' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3310 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_105)   --->   "%or_ln42_1988 = or i1 %tmp_6291, i1 %icmp_ln42_1668" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3310 'or' 'or_ln42_1988' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3311 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_105)   --->   "%and_ln42_2088 = and i1 %or_ln42_1988, i1 %tmp_6292" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3311 'and' 'and_ln42_2088' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3312 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_105)   --->   "%zext_ln42_1659 = zext i1 %and_ln42_2088" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3312 'zext' 'zext_ln42_1659' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3313 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_105 = add i16 %trunc_ln42_1668, i16 %zext_ln42_1659" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3313 'add' 'add_ln42_105' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3314 [1/1] (0.00ns)   --->   "%tmp_6294 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_105, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3314 'bitselect' 'tmp_6294' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3315 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2089)   --->   "%xor_ln42_525 = xor i1 %tmp_6294, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3315 'xor' 'xor_ln42_525' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3316 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2089 = and i1 %tmp_6293, i1 %xor_ln42_525" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3316 'and' 'and_ln42_2089' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3317 [1/1] (0.12ns)   --->   "%xor_ln42_526 = xor i1 %tmp_6290, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3317 'xor' 'xor_ln42_526' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3318 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2090)   --->   "%select_ln42_420 = select i1 %and_ln42_2089, i1 %tmp_6290, i1 %xor_ln42_526" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3318 'select' 'select_ln42_420' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3319 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_529)   --->   "%select_ln42_421 = select i1 %and_ln42_2089, i1 %xor_ln42_526, i1 %tmp_6290" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3319 'select' 'select_ln42_421' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3320 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_529)   --->   "%xor_ln42_527 = xor i1 %tmp_6293, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3320 'xor' 'xor_ln42_527' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3321 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_529)   --->   "%or_ln42_1989 = or i1 %tmp_6294, i1 %xor_ln42_527" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3321 'or' 'or_ln42_1989' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3322 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2090)   --->   "%xor_ln42_528 = xor i1 %select_ln42_420, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3322 'xor' 'xor_ln42_528' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3323 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2090)   --->   "%or_ln42_1990 = or i1 %tmp_6294, i1 %xor_ln42_528" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3323 'or' 'or_ln42_1990' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3324 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2090 = and i1 %or_ln42_1990, i1 %xor_ln42_526" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3324 'and' 'and_ln42_2090' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3325 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_529)   --->   "%and_ln42_2091 = and i1 %tmp_6294, i1 %select_ln42_421" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3325 'and' 'and_ln42_2091' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3326 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_529 = xor i1 %and_ln42_2091, i1 %or_ln42_1989" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3326 'xor' 'xor_ln42_529' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3327 [1/1] (0.00ns) (grouped into LUT with out node mult_1542)   --->   "%and_ln42_2092 = and i1 %xor_ln42_529, i1 %tmp_6290" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3327 'and' 'and_ln42_2092' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3328 [1/1] (0.00ns) (grouped into LUT with out node mult_1542)   --->   "%select_ln42_422 = select i1 %and_ln42_2090, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3328 'select' 'select_ln42_422' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3329 [1/1] (0.00ns) (grouped into LUT with out node mult_1542)   --->   "%or_ln42_1991 = or i1 %and_ln42_2090, i1 %and_ln42_2092" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3329 'or' 'or_ln42_1991' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3330 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1542 = select i1 %or_ln42_1991, i16 %select_ln42_422, i16 %add_ln42_105" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3330 'select' 'mult_1542' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3331 [1/1] (1.94ns)   --->   "%mul_ln73_1540 = mul i32 %conv_i_i_8, i32 4294941213" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3331 'mul' 'mul_ln73_1540' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3332 [1/1] (0.00ns)   --->   "%tmp_6295 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1540, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3332 'bitselect' 'tmp_6295' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3333 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_106)   --->   "%trunc_ln42_1669 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1540, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3333 'partselect' 'trunc_ln42_1669' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3334 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_106)   --->   "%tmp_6296 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1540, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3334 'bitselect' 'tmp_6296' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3335 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_106)   --->   "%tmp_6297 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1540, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3335 'bitselect' 'tmp_6297' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3336 [1/1] (0.00ns)   --->   "%trunc_ln42_2597 = trunc i32 %mul_ln73_1540" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3336 'trunc' 'trunc_ln42_2597' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3337 [1/1] (0.76ns)   --->   "%icmp_ln42_1669 = icmp_ne  i14 %trunc_ln42_2597, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3337 'icmp' 'icmp_ln42_1669' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3338 [1/1] (0.00ns)   --->   "%tmp_6298 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1540, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3338 'bitselect' 'tmp_6298' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3339 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_106)   --->   "%or_ln42_1992 = or i1 %tmp_6296, i1 %icmp_ln42_1669" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3339 'or' 'or_ln42_1992' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3340 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_106)   --->   "%and_ln42_2093 = and i1 %or_ln42_1992, i1 %tmp_6297" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3340 'and' 'and_ln42_2093' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3341 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_106)   --->   "%zext_ln42_1660 = zext i1 %and_ln42_2093" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3341 'zext' 'zext_ln42_1660' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3342 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_106 = add i16 %trunc_ln42_1669, i16 %zext_ln42_1660" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3342 'add' 'add_ln42_106' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3343 [1/1] (0.00ns)   --->   "%tmp_6299 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_106, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3343 'bitselect' 'tmp_6299' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3344 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2094)   --->   "%xor_ln42_530 = xor i1 %tmp_6299, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3344 'xor' 'xor_ln42_530' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3345 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2094 = and i1 %tmp_6298, i1 %xor_ln42_530" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3345 'and' 'and_ln42_2094' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3346 [1/1] (0.12ns)   --->   "%xor_ln42_531 = xor i1 %tmp_6295, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3346 'xor' 'xor_ln42_531' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3347 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2095)   --->   "%select_ln42_424 = select i1 %and_ln42_2094, i1 %tmp_6295, i1 %xor_ln42_531" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3347 'select' 'select_ln42_424' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3348 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_534)   --->   "%select_ln42_425 = select i1 %and_ln42_2094, i1 %xor_ln42_531, i1 %tmp_6295" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3348 'select' 'select_ln42_425' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3349 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_534)   --->   "%xor_ln42_532 = xor i1 %tmp_6298, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3349 'xor' 'xor_ln42_532' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3350 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_534)   --->   "%or_ln42_1993 = or i1 %tmp_6299, i1 %xor_ln42_532" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3350 'or' 'or_ln42_1993' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3351 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2095)   --->   "%xor_ln42_533 = xor i1 %select_ln42_424, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3351 'xor' 'xor_ln42_533' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3352 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2095)   --->   "%or_ln42_1994 = or i1 %tmp_6299, i1 %xor_ln42_533" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3352 'or' 'or_ln42_1994' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3353 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2095 = and i1 %or_ln42_1994, i1 %xor_ln42_531" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3353 'and' 'and_ln42_2095' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3354 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_534)   --->   "%and_ln42_2096 = and i1 %tmp_6299, i1 %select_ln42_425" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3354 'and' 'and_ln42_2096' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3355 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_534 = xor i1 %and_ln42_2096, i1 %or_ln42_1993" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3355 'xor' 'xor_ln42_534' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3356 [1/1] (0.00ns) (grouped into LUT with out node mult_1543)   --->   "%and_ln42_2097 = and i1 %xor_ln42_534, i1 %tmp_6295" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3356 'and' 'and_ln42_2097' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3357 [1/1] (0.00ns) (grouped into LUT with out node mult_1543)   --->   "%select_ln42_426 = select i1 %and_ln42_2095, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3357 'select' 'select_ln42_426' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3358 [1/1] (0.00ns) (grouped into LUT with out node mult_1543)   --->   "%or_ln42_1995 = or i1 %and_ln42_2095, i1 %and_ln42_2097" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3358 'or' 'or_ln42_1995' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3359 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1543 = select i1 %or_ln42_1995, i16 %select_ln42_426, i16 %add_ln42_106" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3359 'select' 'mult_1543' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3360 [1/1] (1.94ns)   --->   "%mul_ln73_1541 = mul i32 %conv_i_i_8, i32 32296" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3360 'mul' 'mul_ln73_1541' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3361 [1/1] (0.00ns)   --->   "%tmp_6300 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1541, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3361 'bitselect' 'tmp_6300' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3362 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_107)   --->   "%trunc_ln42_1670 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1541, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3362 'partselect' 'trunc_ln42_1670' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3363 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_107)   --->   "%tmp_6301 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1541, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3363 'bitselect' 'tmp_6301' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3364 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_107)   --->   "%tmp_6302 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1541, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3364 'bitselect' 'tmp_6302' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3365 [1/1] (0.00ns)   --->   "%trunc_ln42_2598 = trunc i32 %mul_ln73_1541" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3365 'trunc' 'trunc_ln42_2598' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3366 [1/1] (0.76ns)   --->   "%icmp_ln42_1670 = icmp_ne  i14 %trunc_ln42_2598, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3366 'icmp' 'icmp_ln42_1670' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3367 [1/1] (0.00ns)   --->   "%tmp_6303 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1541, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3367 'bitselect' 'tmp_6303' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3368 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_107)   --->   "%or_ln42_1996 = or i1 %tmp_6301, i1 %icmp_ln42_1670" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3368 'or' 'or_ln42_1996' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3369 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_107)   --->   "%and_ln42_2098 = and i1 %or_ln42_1996, i1 %tmp_6302" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3369 'and' 'and_ln42_2098' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3370 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_107)   --->   "%zext_ln42_1661 = zext i1 %and_ln42_2098" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3370 'zext' 'zext_ln42_1661' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3371 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_107 = add i16 %trunc_ln42_1670, i16 %zext_ln42_1661" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3371 'add' 'add_ln42_107' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3372 [1/1] (0.00ns)   --->   "%tmp_6304 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_107, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3372 'bitselect' 'tmp_6304' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3373 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2099)   --->   "%xor_ln42_535 = xor i1 %tmp_6304, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3373 'xor' 'xor_ln42_535' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3374 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2099 = and i1 %tmp_6303, i1 %xor_ln42_535" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3374 'and' 'and_ln42_2099' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3375 [1/1] (0.12ns)   --->   "%xor_ln42_536 = xor i1 %tmp_6300, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3375 'xor' 'xor_ln42_536' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3376 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2100)   --->   "%select_ln42_428 = select i1 %and_ln42_2099, i1 %tmp_6300, i1 %xor_ln42_536" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3376 'select' 'select_ln42_428' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3377 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_539)   --->   "%select_ln42_429 = select i1 %and_ln42_2099, i1 %xor_ln42_536, i1 %tmp_6300" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3377 'select' 'select_ln42_429' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3378 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_539)   --->   "%xor_ln42_537 = xor i1 %tmp_6303, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3378 'xor' 'xor_ln42_537' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3379 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_539)   --->   "%or_ln42_1997 = or i1 %tmp_6304, i1 %xor_ln42_537" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3379 'or' 'or_ln42_1997' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3380 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2100)   --->   "%xor_ln42_538 = xor i1 %select_ln42_428, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3380 'xor' 'xor_ln42_538' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3381 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2100)   --->   "%or_ln42_1998 = or i1 %tmp_6304, i1 %xor_ln42_538" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3381 'or' 'or_ln42_1998' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3382 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2100 = and i1 %or_ln42_1998, i1 %xor_ln42_536" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3382 'and' 'and_ln42_2100' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3383 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_539)   --->   "%and_ln42_2101 = and i1 %tmp_6304, i1 %select_ln42_429" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3383 'and' 'and_ln42_2101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3384 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_539 = xor i1 %and_ln42_2101, i1 %or_ln42_1997" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3384 'xor' 'xor_ln42_539' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3385 [1/1] (0.00ns) (grouped into LUT with out node mult_1544)   --->   "%and_ln42_2102 = and i1 %xor_ln42_539, i1 %tmp_6300" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3385 'and' 'and_ln42_2102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3386 [1/1] (0.00ns) (grouped into LUT with out node mult_1544)   --->   "%select_ln42_430 = select i1 %and_ln42_2100, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3386 'select' 'select_ln42_430' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3387 [1/1] (0.00ns) (grouped into LUT with out node mult_1544)   --->   "%or_ln42_1999 = or i1 %and_ln42_2100, i1 %and_ln42_2102" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3387 'or' 'or_ln42_1999' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3388 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1544 = select i1 %or_ln42_1999, i16 %select_ln42_430, i16 %add_ln42_107" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3388 'select' 'mult_1544' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3389 [1/1] (1.94ns)   --->   "%mul_ln73_1542 = mul i32 %conv_i_i_8, i32 32436" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3389 'mul' 'mul_ln73_1542' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3390 [1/1] (0.00ns)   --->   "%tmp_6305 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1542, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3390 'bitselect' 'tmp_6305' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3391 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_108)   --->   "%trunc_ln42_1671 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1542, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3391 'partselect' 'trunc_ln42_1671' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3392 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_108)   --->   "%tmp_6306 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1542, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3392 'bitselect' 'tmp_6306' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3393 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_108)   --->   "%tmp_6307 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1542, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3393 'bitselect' 'tmp_6307' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3394 [1/1] (0.00ns)   --->   "%trunc_ln42_2599 = trunc i32 %mul_ln73_1542" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3394 'trunc' 'trunc_ln42_2599' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3395 [1/1] (0.76ns)   --->   "%icmp_ln42_1671 = icmp_ne  i14 %trunc_ln42_2599, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3395 'icmp' 'icmp_ln42_1671' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3396 [1/1] (0.00ns)   --->   "%tmp_6308 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1542, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3396 'bitselect' 'tmp_6308' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3397 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_108)   --->   "%or_ln42_2000 = or i1 %tmp_6306, i1 %icmp_ln42_1671" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3397 'or' 'or_ln42_2000' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3398 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_108)   --->   "%and_ln42_2103 = and i1 %or_ln42_2000, i1 %tmp_6307" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3398 'and' 'and_ln42_2103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3399 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_108)   --->   "%zext_ln42_1662 = zext i1 %and_ln42_2103" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3399 'zext' 'zext_ln42_1662' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3400 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_108 = add i16 %trunc_ln42_1671, i16 %zext_ln42_1662" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3400 'add' 'add_ln42_108' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3401 [1/1] (0.00ns)   --->   "%tmp_6309 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_108, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3401 'bitselect' 'tmp_6309' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3402 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2104)   --->   "%xor_ln42_540 = xor i1 %tmp_6309, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3402 'xor' 'xor_ln42_540' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3403 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2104 = and i1 %tmp_6308, i1 %xor_ln42_540" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3403 'and' 'and_ln42_2104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3404 [1/1] (0.12ns)   --->   "%xor_ln42_541 = xor i1 %tmp_6305, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3404 'xor' 'xor_ln42_541' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3405 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2105)   --->   "%select_ln42_432 = select i1 %and_ln42_2104, i1 %tmp_6305, i1 %xor_ln42_541" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3405 'select' 'select_ln42_432' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3406 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_544)   --->   "%select_ln42_433 = select i1 %and_ln42_2104, i1 %xor_ln42_541, i1 %tmp_6305" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3406 'select' 'select_ln42_433' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3407 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_544)   --->   "%xor_ln42_542 = xor i1 %tmp_6308, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3407 'xor' 'xor_ln42_542' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3408 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_544)   --->   "%or_ln42_2001 = or i1 %tmp_6309, i1 %xor_ln42_542" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3408 'or' 'or_ln42_2001' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3409 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2105)   --->   "%xor_ln42_543 = xor i1 %select_ln42_432, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3409 'xor' 'xor_ln42_543' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3410 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2105)   --->   "%or_ln42_2002 = or i1 %tmp_6309, i1 %xor_ln42_543" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3410 'or' 'or_ln42_2002' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3411 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2105 = and i1 %or_ln42_2002, i1 %xor_ln42_541" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3411 'and' 'and_ln42_2105' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3412 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_544)   --->   "%and_ln42_2106 = and i1 %tmp_6309, i1 %select_ln42_433" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3412 'and' 'and_ln42_2106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3413 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_544 = xor i1 %and_ln42_2106, i1 %or_ln42_2001" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3413 'xor' 'xor_ln42_544' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3414 [1/1] (0.00ns) (grouped into LUT with out node mult_1545)   --->   "%and_ln42_2107 = and i1 %xor_ln42_544, i1 %tmp_6305" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3414 'and' 'and_ln42_2107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3415 [1/1] (0.00ns) (grouped into LUT with out node mult_1545)   --->   "%select_ln42_434 = select i1 %and_ln42_2105, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3415 'select' 'select_ln42_434' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3416 [1/1] (0.00ns) (grouped into LUT with out node mult_1545)   --->   "%or_ln42_2003 = or i1 %and_ln42_2105, i1 %and_ln42_2107" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3416 'or' 'or_ln42_2003' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3417 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1545 = select i1 %or_ln42_2003, i16 %select_ln42_434, i16 %add_ln42_108" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3417 'select' 'mult_1545' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3418 [1/1] (1.94ns)   --->   "%mul_ln73_1543 = mul i31 %sext_ln70_16, i31 2147473109" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3418 'mul' 'mul_ln73_1543' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3419 [1/1] (0.00ns)   --->   "%tmp_6310 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1543, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3419 'bitselect' 'tmp_6310' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3420 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_109)   --->   "%trunc_ln42_1672 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1543, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3420 'partselect' 'trunc_ln42_1672' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3421 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_109)   --->   "%tmp_6311 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1543, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3421 'bitselect' 'tmp_6311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3422 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_109)   --->   "%tmp_6312 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1543, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3422 'bitselect' 'tmp_6312' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3423 [1/1] (0.00ns)   --->   "%trunc_ln42_2600 = trunc i31 %mul_ln73_1543" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3423 'trunc' 'trunc_ln42_2600' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3424 [1/1] (0.76ns)   --->   "%icmp_ln42_1672 = icmp_ne  i14 %trunc_ln42_2600, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3424 'icmp' 'icmp_ln42_1672' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3425 [1/1] (0.00ns)   --->   "%tmp_6313 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1543, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3425 'bitselect' 'tmp_6313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3426 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_109)   --->   "%or_ln42_2004 = or i1 %tmp_6311, i1 %icmp_ln42_1672" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3426 'or' 'or_ln42_2004' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3427 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_109)   --->   "%and_ln42_2108 = and i1 %or_ln42_2004, i1 %tmp_6312" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3427 'and' 'and_ln42_2108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3428 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_109)   --->   "%zext_ln42_1663 = zext i1 %and_ln42_2108" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3428 'zext' 'zext_ln42_1663' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3429 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_109 = add i16 %trunc_ln42_1672, i16 %zext_ln42_1663" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3429 'add' 'add_ln42_109' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3430 [1/1] (0.00ns)   --->   "%tmp_6314 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_109, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3430 'bitselect' 'tmp_6314' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3431 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2109)   --->   "%xor_ln42_545 = xor i1 %tmp_6314, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3431 'xor' 'xor_ln42_545' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3432 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2109 = and i1 %tmp_6313, i1 %xor_ln42_545" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3432 'and' 'and_ln42_2109' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3433 [1/1] (0.12ns)   --->   "%xor_ln42_546 = xor i1 %tmp_6310, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3433 'xor' 'xor_ln42_546' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3434 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2110)   --->   "%select_ln42_436 = select i1 %and_ln42_2109, i1 %tmp_6310, i1 %xor_ln42_546" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3434 'select' 'select_ln42_436' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3435 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_549)   --->   "%select_ln42_437 = select i1 %and_ln42_2109, i1 %xor_ln42_546, i1 %tmp_6310" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3435 'select' 'select_ln42_437' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3436 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_549)   --->   "%xor_ln42_547 = xor i1 %tmp_6313, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3436 'xor' 'xor_ln42_547' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3437 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_549)   --->   "%or_ln42_2005 = or i1 %tmp_6314, i1 %xor_ln42_547" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3437 'or' 'or_ln42_2005' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3438 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2110)   --->   "%xor_ln42_548 = xor i1 %select_ln42_436, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3438 'xor' 'xor_ln42_548' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3439 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2110)   --->   "%or_ln42_2006 = or i1 %tmp_6314, i1 %xor_ln42_548" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3439 'or' 'or_ln42_2006' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3440 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2110 = and i1 %or_ln42_2006, i1 %xor_ln42_546" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3440 'and' 'and_ln42_2110' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3441 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_549)   --->   "%and_ln42_2111 = and i1 %tmp_6314, i1 %select_ln42_437" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3441 'and' 'and_ln42_2111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3442 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_549 = xor i1 %and_ln42_2111, i1 %or_ln42_2005" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3442 'xor' 'xor_ln42_549' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3443 [1/1] (0.00ns) (grouped into LUT with out node mult_1546)   --->   "%and_ln42_2112 = and i1 %xor_ln42_549, i1 %tmp_6310" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3443 'and' 'and_ln42_2112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3444 [1/1] (0.00ns) (grouped into LUT with out node mult_1546)   --->   "%select_ln42_438 = select i1 %and_ln42_2110, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3444 'select' 'select_ln42_438' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3445 [1/1] (0.00ns) (grouped into LUT with out node mult_1546)   --->   "%or_ln42_2007 = or i1 %and_ln42_2110, i1 %and_ln42_2112" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3445 'or' 'or_ln42_2007' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3446 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1546 = select i1 %or_ln42_2007, i16 %select_ln42_438, i16 %add_ln42_109" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3446 'select' 'mult_1546' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3447 [1/1] (1.94ns)   --->   "%mul_ln73_1544 = mul i32 %conv_i_i_8, i32 4294944924" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3447 'mul' 'mul_ln73_1544' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3448 [1/1] (0.00ns)   --->   "%tmp_6315 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1544, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3448 'bitselect' 'tmp_6315' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3449 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_110)   --->   "%trunc_ln42_1673 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1544, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3449 'partselect' 'trunc_ln42_1673' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3450 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_110)   --->   "%tmp_6316 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1544, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3450 'bitselect' 'tmp_6316' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3451 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_110)   --->   "%tmp_6317 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1544, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3451 'bitselect' 'tmp_6317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3452 [1/1] (0.00ns)   --->   "%trunc_ln42_2601 = trunc i32 %mul_ln73_1544" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3452 'trunc' 'trunc_ln42_2601' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3453 [1/1] (0.76ns)   --->   "%icmp_ln42_1673 = icmp_ne  i14 %trunc_ln42_2601, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3453 'icmp' 'icmp_ln42_1673' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3454 [1/1] (0.00ns)   --->   "%tmp_6318 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1544, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3454 'bitselect' 'tmp_6318' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3455 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_110)   --->   "%or_ln42_2008 = or i1 %tmp_6316, i1 %icmp_ln42_1673" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3455 'or' 'or_ln42_2008' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3456 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_110)   --->   "%and_ln42_2113 = and i1 %or_ln42_2008, i1 %tmp_6317" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3456 'and' 'and_ln42_2113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3457 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_110)   --->   "%zext_ln42_1664 = zext i1 %and_ln42_2113" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3457 'zext' 'zext_ln42_1664' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3458 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_110 = add i16 %trunc_ln42_1673, i16 %zext_ln42_1664" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3458 'add' 'add_ln42_110' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3459 [1/1] (0.00ns)   --->   "%tmp_6319 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_110, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3459 'bitselect' 'tmp_6319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3460 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2114)   --->   "%xor_ln42_550 = xor i1 %tmp_6319, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3460 'xor' 'xor_ln42_550' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3461 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2114 = and i1 %tmp_6318, i1 %xor_ln42_550" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3461 'and' 'and_ln42_2114' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3462 [1/1] (0.12ns)   --->   "%xor_ln42_551 = xor i1 %tmp_6315, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3462 'xor' 'xor_ln42_551' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3463 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2115)   --->   "%select_ln42_440 = select i1 %and_ln42_2114, i1 %tmp_6315, i1 %xor_ln42_551" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3463 'select' 'select_ln42_440' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3464 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_554)   --->   "%select_ln42_441 = select i1 %and_ln42_2114, i1 %xor_ln42_551, i1 %tmp_6315" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3464 'select' 'select_ln42_441' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3465 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_554)   --->   "%xor_ln42_552 = xor i1 %tmp_6318, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3465 'xor' 'xor_ln42_552' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3466 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_554)   --->   "%or_ln42_2009 = or i1 %tmp_6319, i1 %xor_ln42_552" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3466 'or' 'or_ln42_2009' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3467 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2115)   --->   "%xor_ln42_553 = xor i1 %select_ln42_440, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3467 'xor' 'xor_ln42_553' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3468 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2115)   --->   "%or_ln42_2010 = or i1 %tmp_6319, i1 %xor_ln42_553" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3468 'or' 'or_ln42_2010' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3469 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2115 = and i1 %or_ln42_2010, i1 %xor_ln42_551" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3469 'and' 'and_ln42_2115' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3470 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_554)   --->   "%and_ln42_2116 = and i1 %tmp_6319, i1 %select_ln42_441" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3470 'and' 'and_ln42_2116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3471 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_554 = xor i1 %and_ln42_2116, i1 %or_ln42_2009" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3471 'xor' 'xor_ln42_554' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3472 [1/1] (0.00ns) (grouped into LUT with out node mult_1547)   --->   "%and_ln42_2117 = and i1 %xor_ln42_554, i1 %tmp_6315" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3472 'and' 'and_ln42_2117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3473 [1/1] (0.00ns) (grouped into LUT with out node mult_1547)   --->   "%select_ln42_442 = select i1 %and_ln42_2115, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3473 'select' 'select_ln42_442' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3474 [1/1] (0.00ns) (grouped into LUT with out node mult_1547)   --->   "%or_ln42_2011 = or i1 %and_ln42_2115, i1 %and_ln42_2117" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3474 'or' 'or_ln42_2011' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3475 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1547 = select i1 %or_ln42_2011, i16 %select_ln42_442, i16 %add_ln42_110" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3475 'select' 'mult_1547' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3476 [1/1] (1.94ns)   --->   "%mul_ln73_1545 = mul i31 %sext_ln70_16, i31 11836" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3476 'mul' 'mul_ln73_1545' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3477 [1/1] (0.00ns)   --->   "%tmp_6320 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1545, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3477 'bitselect' 'tmp_6320' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3478 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_111)   --->   "%trunc_ln42_1674 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1545, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3478 'partselect' 'trunc_ln42_1674' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3479 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_111)   --->   "%tmp_6321 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1545, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3479 'bitselect' 'tmp_6321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3480 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_111)   --->   "%tmp_6322 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1545, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3480 'bitselect' 'tmp_6322' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3481 [1/1] (0.00ns)   --->   "%trunc_ln42_2602 = trunc i31 %mul_ln73_1545" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3481 'trunc' 'trunc_ln42_2602' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3482 [1/1] (0.76ns)   --->   "%icmp_ln42_1674 = icmp_ne  i14 %trunc_ln42_2602, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3482 'icmp' 'icmp_ln42_1674' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3483 [1/1] (0.00ns)   --->   "%tmp_6323 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1545, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3483 'bitselect' 'tmp_6323' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3484 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_111)   --->   "%or_ln42_2012 = or i1 %tmp_6321, i1 %icmp_ln42_1674" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3484 'or' 'or_ln42_2012' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3485 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_111)   --->   "%and_ln42_2118 = and i1 %or_ln42_2012, i1 %tmp_6322" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3485 'and' 'and_ln42_2118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3486 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_111)   --->   "%zext_ln42_1665 = zext i1 %and_ln42_2118" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3486 'zext' 'zext_ln42_1665' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3487 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_111 = add i16 %trunc_ln42_1674, i16 %zext_ln42_1665" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3487 'add' 'add_ln42_111' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3488 [1/1] (0.00ns)   --->   "%tmp_6324 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_111, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3488 'bitselect' 'tmp_6324' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3489 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2119)   --->   "%xor_ln42_555 = xor i1 %tmp_6324, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3489 'xor' 'xor_ln42_555' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3490 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2119 = and i1 %tmp_6323, i1 %xor_ln42_555" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3490 'and' 'and_ln42_2119' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3491 [1/1] (0.12ns)   --->   "%xor_ln42_556 = xor i1 %tmp_6320, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3491 'xor' 'xor_ln42_556' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3492 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2120)   --->   "%select_ln42_444 = select i1 %and_ln42_2119, i1 %tmp_6320, i1 %xor_ln42_556" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3492 'select' 'select_ln42_444' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3493 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_559)   --->   "%select_ln42_445 = select i1 %and_ln42_2119, i1 %xor_ln42_556, i1 %tmp_6320" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3493 'select' 'select_ln42_445' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3494 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_559)   --->   "%xor_ln42_557 = xor i1 %tmp_6323, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3494 'xor' 'xor_ln42_557' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3495 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_559)   --->   "%or_ln42_2013 = or i1 %tmp_6324, i1 %xor_ln42_557" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3495 'or' 'or_ln42_2013' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3496 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2120)   --->   "%xor_ln42_558 = xor i1 %select_ln42_444, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3496 'xor' 'xor_ln42_558' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3497 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2120)   --->   "%or_ln42_2014 = or i1 %tmp_6324, i1 %xor_ln42_558" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3497 'or' 'or_ln42_2014' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3498 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2120 = and i1 %or_ln42_2014, i1 %xor_ln42_556" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3498 'and' 'and_ln42_2120' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3499 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_559)   --->   "%and_ln42_2121 = and i1 %tmp_6324, i1 %select_ln42_445" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3499 'and' 'and_ln42_2121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3500 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_559 = xor i1 %and_ln42_2121, i1 %or_ln42_2013" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3500 'xor' 'xor_ln42_559' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3501 [1/1] (0.00ns) (grouped into LUT with out node mult_1548)   --->   "%and_ln42_2122 = and i1 %xor_ln42_559, i1 %tmp_6320" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3501 'and' 'and_ln42_2122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3502 [1/1] (0.00ns) (grouped into LUT with out node mult_1548)   --->   "%select_ln42_446 = select i1 %and_ln42_2120, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3502 'select' 'select_ln42_446' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3503 [1/1] (0.00ns) (grouped into LUT with out node mult_1548)   --->   "%or_ln42_2015 = or i1 %and_ln42_2120, i1 %and_ln42_2122" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3503 'or' 'or_ln42_2015' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3504 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1548 = select i1 %or_ln42_2015, i16 %select_ln42_446, i16 %add_ln42_111" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3504 'select' 'mult_1548' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3505 [1/1] (1.94ns)   --->   "%mul_ln73_1546 = mul i32 %conv_i_i_8, i32 25344" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3505 'mul' 'mul_ln73_1546' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3506 [1/1] (0.00ns)   --->   "%tmp_6325 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1546, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3506 'bitselect' 'tmp_6325' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3507 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_112)   --->   "%trunc_ln42_1675 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1546, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3507 'partselect' 'trunc_ln42_1675' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3508 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_112)   --->   "%tmp_6326 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1546, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3508 'bitselect' 'tmp_6326' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3509 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_112)   --->   "%tmp_6327 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1546, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3509 'bitselect' 'tmp_6327' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3510 [1/1] (0.00ns)   --->   "%trunc_ln42_2603 = trunc i32 %mul_ln73_1546" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3510 'trunc' 'trunc_ln42_2603' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3511 [1/1] (0.76ns)   --->   "%icmp_ln42_1675 = icmp_ne  i14 %trunc_ln42_2603, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3511 'icmp' 'icmp_ln42_1675' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3512 [1/1] (0.00ns)   --->   "%tmp_6328 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1546, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3512 'bitselect' 'tmp_6328' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3513 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_112)   --->   "%or_ln42_2016 = or i1 %tmp_6326, i1 %icmp_ln42_1675" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3513 'or' 'or_ln42_2016' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3514 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_112)   --->   "%and_ln42_2123 = and i1 %or_ln42_2016, i1 %tmp_6327" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3514 'and' 'and_ln42_2123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3515 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_112)   --->   "%zext_ln42_1666 = zext i1 %and_ln42_2123" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3515 'zext' 'zext_ln42_1666' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3516 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_112 = add i16 %trunc_ln42_1675, i16 %zext_ln42_1666" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3516 'add' 'add_ln42_112' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3517 [1/1] (0.00ns)   --->   "%tmp_6329 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_112, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3517 'bitselect' 'tmp_6329' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3518 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2124)   --->   "%xor_ln42_560 = xor i1 %tmp_6329, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3518 'xor' 'xor_ln42_560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3519 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2124 = and i1 %tmp_6328, i1 %xor_ln42_560" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3519 'and' 'and_ln42_2124' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3520 [1/1] (0.12ns)   --->   "%xor_ln42_561 = xor i1 %tmp_6325, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3520 'xor' 'xor_ln42_561' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3521 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2125)   --->   "%select_ln42_448 = select i1 %and_ln42_2124, i1 %tmp_6325, i1 %xor_ln42_561" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3521 'select' 'select_ln42_448' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3522 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_564)   --->   "%select_ln42_449 = select i1 %and_ln42_2124, i1 %xor_ln42_561, i1 %tmp_6325" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3522 'select' 'select_ln42_449' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3523 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_564)   --->   "%xor_ln42_562 = xor i1 %tmp_6328, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3523 'xor' 'xor_ln42_562' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3524 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_564)   --->   "%or_ln42_2017 = or i1 %tmp_6329, i1 %xor_ln42_562" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3524 'or' 'or_ln42_2017' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3525 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2125)   --->   "%xor_ln42_563 = xor i1 %select_ln42_448, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3525 'xor' 'xor_ln42_563' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3526 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2125)   --->   "%or_ln42_2018 = or i1 %tmp_6329, i1 %xor_ln42_563" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3526 'or' 'or_ln42_2018' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3527 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2125 = and i1 %or_ln42_2018, i1 %xor_ln42_561" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3527 'and' 'and_ln42_2125' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3528 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_564)   --->   "%and_ln42_2126 = and i1 %tmp_6329, i1 %select_ln42_449" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3528 'and' 'and_ln42_2126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3529 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_564 = xor i1 %and_ln42_2126, i1 %or_ln42_2017" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3529 'xor' 'xor_ln42_564' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3530 [1/1] (0.00ns) (grouped into LUT with out node mult_1549)   --->   "%and_ln42_2127 = and i1 %xor_ln42_564, i1 %tmp_6325" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3530 'and' 'and_ln42_2127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3531 [1/1] (0.00ns) (grouped into LUT with out node mult_1549)   --->   "%select_ln42_450 = select i1 %and_ln42_2125, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3531 'select' 'select_ln42_450' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3532 [1/1] (0.00ns) (grouped into LUT with out node mult_1549)   --->   "%or_ln42_2019 = or i1 %and_ln42_2125, i1 %and_ln42_2127" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3532 'or' 'or_ln42_2019' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3533 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1549 = select i1 %or_ln42_2019, i16 %select_ln42_450, i16 %add_ln42_112" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3533 'select' 'mult_1549' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3534 [1/1] (1.94ns)   --->   "%mul_ln73_1547 = mul i30 %sext_ln70_17, i30 6608" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3534 'mul' 'mul_ln73_1547' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3535 [1/1] (0.00ns)   --->   "%tmp_6330 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1547, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3535 'bitselect' 'tmp_6330' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3536 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_113)   --->   "%trunc_ln42_2604 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln73_1547, i32 15, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3536 'partselect' 'trunc_ln42_2604' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3537 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_113)   --->   "%sext_ln42_774 = sext i15 %trunc_ln42_2604" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3537 'sext' 'sext_ln42_774' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3538 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_113)   --->   "%tmp_6331 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1547, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3538 'bitselect' 'tmp_6331' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3539 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_113)   --->   "%tmp_6332 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1547, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3539 'bitselect' 'tmp_6332' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3540 [1/1] (0.00ns)   --->   "%trunc_ln42_2605 = trunc i30 %mul_ln73_1547" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3540 'trunc' 'trunc_ln42_2605' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3541 [1/1] (0.76ns)   --->   "%icmp_ln42_1676 = icmp_ne  i14 %trunc_ln42_2605, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3541 'icmp' 'icmp_ln42_1676' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3542 [1/1] (0.00ns)   --->   "%tmp_6333 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1547, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3542 'bitselect' 'tmp_6333' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3543 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_113)   --->   "%or_ln42_2020 = or i1 %tmp_6331, i1 %icmp_ln42_1676" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3543 'or' 'or_ln42_2020' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3544 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_113)   --->   "%and_ln42_2128 = and i1 %or_ln42_2020, i1 %tmp_6332" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3544 'and' 'and_ln42_2128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3545 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_113)   --->   "%zext_ln42_1667 = zext i1 %and_ln42_2128" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3545 'zext' 'zext_ln42_1667' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3546 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln42_113 = add i16 %sext_ln42_774, i16 %zext_ln42_1667" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3546 'add' 'add_ln42_113' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3547 [1/1] (0.00ns)   --->   "%tmp_6334 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_113, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3547 'bitselect' 'tmp_6334' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3548 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2129)   --->   "%xor_ln42_565 = xor i1 %tmp_6334, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3548 'xor' 'xor_ln42_565' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3549 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2129 = and i1 %tmp_6333, i1 %xor_ln42_565" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3549 'and' 'and_ln42_2129' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3550 [1/1] (0.12ns)   --->   "%xor_ln42_566 = xor i1 %tmp_6330, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3550 'xor' 'xor_ln42_566' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3551 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2130)   --->   "%select_ln42_452 = select i1 %and_ln42_2129, i1 %tmp_6330, i1 %xor_ln42_566" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3551 'select' 'select_ln42_452' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3552 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_569)   --->   "%select_ln42_453 = select i1 %and_ln42_2129, i1 %xor_ln42_566, i1 %tmp_6330" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3552 'select' 'select_ln42_453' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3553 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_569)   --->   "%xor_ln42_567 = xor i1 %tmp_6333, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3553 'xor' 'xor_ln42_567' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3554 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_569)   --->   "%or_ln42_2021 = or i1 %tmp_6334, i1 %xor_ln42_567" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3554 'or' 'or_ln42_2021' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3555 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2130)   --->   "%xor_ln42_568 = xor i1 %select_ln42_452, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3555 'xor' 'xor_ln42_568' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3556 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2130)   --->   "%or_ln42_2022 = or i1 %tmp_6334, i1 %xor_ln42_568" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3556 'or' 'or_ln42_2022' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3557 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2130 = and i1 %or_ln42_2022, i1 %xor_ln42_566" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3557 'and' 'and_ln42_2130' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3558 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_569)   --->   "%and_ln42_2131 = and i1 %tmp_6334, i1 %select_ln42_453" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3558 'and' 'and_ln42_2131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3559 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_569 = xor i1 %and_ln42_2131, i1 %or_ln42_2021" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3559 'xor' 'xor_ln42_569' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3560 [1/1] (0.00ns) (grouped into LUT with out node mult_1550)   --->   "%and_ln42_2132 = and i1 %xor_ln42_569, i1 %tmp_6330" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3560 'and' 'and_ln42_2132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3561 [1/1] (0.00ns) (grouped into LUT with out node mult_1550)   --->   "%select_ln42_454 = select i1 %and_ln42_2130, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3561 'select' 'select_ln42_454' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3562 [1/1] (0.00ns) (grouped into LUT with out node mult_1550)   --->   "%or_ln42_2023 = or i1 %and_ln42_2130, i1 %and_ln42_2132" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3562 'or' 'or_ln42_2023' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3563 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1550 = select i1 %or_ln42_2023, i16 %select_ln42_454, i16 %add_ln42_113" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3563 'select' 'mult_1550' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3564 [1/1] (0.00ns)   --->   "%conv_i_i_9 = sext i16 %a_9"   --->   Operation 3564 'sext' 'conv_i_i_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3565 [1/1] (0.00ns)   --->   "%sext_ln70_18 = sext i16 %a_9" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3565 'sext' 'sext_ln70_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3566 [1/1] (1.94ns)   --->   "%mul_ln73_1548 = mul i31 %sext_ln70_18, i31 14802" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3566 'mul' 'mul_ln73_1548' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3567 [1/1] (0.00ns)   --->   "%tmp_6335 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1548, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3567 'bitselect' 'tmp_6335' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3568 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_114)   --->   "%trunc_ln42_1677 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1548, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3568 'partselect' 'trunc_ln42_1677' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3569 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_114)   --->   "%tmp_6336 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1548, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3569 'bitselect' 'tmp_6336' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3570 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_114)   --->   "%tmp_6337 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1548, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3570 'bitselect' 'tmp_6337' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3571 [1/1] (0.00ns)   --->   "%trunc_ln42_2606 = trunc i31 %mul_ln73_1548" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3571 'trunc' 'trunc_ln42_2606' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3572 [1/1] (0.76ns)   --->   "%icmp_ln42_1677 = icmp_ne  i14 %trunc_ln42_2606, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3572 'icmp' 'icmp_ln42_1677' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3573 [1/1] (0.00ns)   --->   "%tmp_6338 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1548, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3573 'bitselect' 'tmp_6338' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3574 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_114)   --->   "%or_ln42_2024 = or i1 %tmp_6336, i1 %icmp_ln42_1677" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3574 'or' 'or_ln42_2024' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3575 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_114)   --->   "%and_ln42_2133 = and i1 %or_ln42_2024, i1 %tmp_6337" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3575 'and' 'and_ln42_2133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3576 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_114)   --->   "%zext_ln42_1668 = zext i1 %and_ln42_2133" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3576 'zext' 'zext_ln42_1668' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3577 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_114 = add i16 %trunc_ln42_1677, i16 %zext_ln42_1668" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3577 'add' 'add_ln42_114' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3578 [1/1] (0.00ns)   --->   "%tmp_6339 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_114, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3578 'bitselect' 'tmp_6339' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3579 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2134)   --->   "%xor_ln42_570 = xor i1 %tmp_6339, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3579 'xor' 'xor_ln42_570' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3580 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2134 = and i1 %tmp_6338, i1 %xor_ln42_570" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3580 'and' 'and_ln42_2134' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3581 [1/1] (0.12ns)   --->   "%xor_ln42_571 = xor i1 %tmp_6335, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3581 'xor' 'xor_ln42_571' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3582 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2135)   --->   "%select_ln42_456 = select i1 %and_ln42_2134, i1 %tmp_6335, i1 %xor_ln42_571" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3582 'select' 'select_ln42_456' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3583 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_574)   --->   "%select_ln42_457 = select i1 %and_ln42_2134, i1 %xor_ln42_571, i1 %tmp_6335" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3583 'select' 'select_ln42_457' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3584 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_574)   --->   "%xor_ln42_572 = xor i1 %tmp_6338, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3584 'xor' 'xor_ln42_572' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3585 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_574)   --->   "%or_ln42_2025 = or i1 %tmp_6339, i1 %xor_ln42_572" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3585 'or' 'or_ln42_2025' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3586 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2135)   --->   "%xor_ln42_573 = xor i1 %select_ln42_456, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3586 'xor' 'xor_ln42_573' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3587 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2135)   --->   "%or_ln42_2026 = or i1 %tmp_6339, i1 %xor_ln42_573" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3587 'or' 'or_ln42_2026' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3588 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2135 = and i1 %or_ln42_2026, i1 %xor_ln42_571" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3588 'and' 'and_ln42_2135' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3589 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_574)   --->   "%and_ln42_2136 = and i1 %tmp_6339, i1 %select_ln42_457" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3589 'and' 'and_ln42_2136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3590 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_574 = xor i1 %and_ln42_2136, i1 %or_ln42_2025" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3590 'xor' 'xor_ln42_574' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3591 [1/1] (0.00ns) (grouped into LUT with out node mult_1551)   --->   "%and_ln42_2137 = and i1 %xor_ln42_574, i1 %tmp_6335" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3591 'and' 'and_ln42_2137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3592 [1/1] (0.00ns) (grouped into LUT with out node mult_1551)   --->   "%select_ln42_458 = select i1 %and_ln42_2135, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3592 'select' 'select_ln42_458' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3593 [1/1] (0.00ns) (grouped into LUT with out node mult_1551)   --->   "%or_ln42_2027 = or i1 %and_ln42_2135, i1 %and_ln42_2137" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3593 'or' 'or_ln42_2027' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3594 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1551 = select i1 %or_ln42_2027, i16 %select_ln42_458, i16 %add_ln42_114" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3594 'select' 'mult_1551' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3595 [1/1] (1.94ns)   --->   "%mul_ln73_1549 = mul i32 %conv_i_i_9, i32 4294948915" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3595 'mul' 'mul_ln73_1549' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3596 [1/1] (0.00ns)   --->   "%tmp_6340 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1549, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3596 'bitselect' 'tmp_6340' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3597 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_115)   --->   "%trunc_ln42_1678 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1549, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3597 'partselect' 'trunc_ln42_1678' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3598 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_115)   --->   "%tmp_6341 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1549, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3598 'bitselect' 'tmp_6341' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3599 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_115)   --->   "%tmp_6342 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1549, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3599 'bitselect' 'tmp_6342' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3600 [1/1] (0.00ns)   --->   "%trunc_ln42_2607 = trunc i32 %mul_ln73_1549" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3600 'trunc' 'trunc_ln42_2607' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3601 [1/1] (0.76ns)   --->   "%icmp_ln42_1678 = icmp_ne  i14 %trunc_ln42_2607, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3601 'icmp' 'icmp_ln42_1678' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3602 [1/1] (0.00ns)   --->   "%tmp_6343 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1549, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3602 'bitselect' 'tmp_6343' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3603 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_115)   --->   "%or_ln42_2028 = or i1 %tmp_6341, i1 %icmp_ln42_1678" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3603 'or' 'or_ln42_2028' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3604 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_115)   --->   "%and_ln42_2138 = and i1 %or_ln42_2028, i1 %tmp_6342" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3604 'and' 'and_ln42_2138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3605 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_115)   --->   "%zext_ln42_1669 = zext i1 %and_ln42_2138" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3605 'zext' 'zext_ln42_1669' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3606 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_115 = add i16 %trunc_ln42_1678, i16 %zext_ln42_1669" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3606 'add' 'add_ln42_115' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3607 [1/1] (0.00ns)   --->   "%tmp_6344 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_115, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3607 'bitselect' 'tmp_6344' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3608 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2139)   --->   "%xor_ln42_575 = xor i1 %tmp_6344, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3608 'xor' 'xor_ln42_575' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3609 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2139 = and i1 %tmp_6343, i1 %xor_ln42_575" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3609 'and' 'and_ln42_2139' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3610 [1/1] (0.12ns)   --->   "%xor_ln42_576 = xor i1 %tmp_6340, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3610 'xor' 'xor_ln42_576' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3611 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2140)   --->   "%select_ln42_460 = select i1 %and_ln42_2139, i1 %tmp_6340, i1 %xor_ln42_576" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3611 'select' 'select_ln42_460' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3612 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_579)   --->   "%select_ln42_461 = select i1 %and_ln42_2139, i1 %xor_ln42_576, i1 %tmp_6340" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3612 'select' 'select_ln42_461' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3613 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_579)   --->   "%xor_ln42_577 = xor i1 %tmp_6343, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3613 'xor' 'xor_ln42_577' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3614 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_579)   --->   "%or_ln42_2029 = or i1 %tmp_6344, i1 %xor_ln42_577" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3614 'or' 'or_ln42_2029' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3615 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2140)   --->   "%xor_ln42_578 = xor i1 %select_ln42_460, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3615 'xor' 'xor_ln42_578' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3616 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2140)   --->   "%or_ln42_2030 = or i1 %tmp_6344, i1 %xor_ln42_578" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3616 'or' 'or_ln42_2030' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3617 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2140 = and i1 %or_ln42_2030, i1 %xor_ln42_576" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3617 'and' 'and_ln42_2140' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3618 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_579)   --->   "%and_ln42_2141 = and i1 %tmp_6344, i1 %select_ln42_461" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3618 'and' 'and_ln42_2141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3619 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_579 = xor i1 %and_ln42_2141, i1 %or_ln42_2029" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3619 'xor' 'xor_ln42_579' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3620 [1/1] (0.00ns) (grouped into LUT with out node mult_1552)   --->   "%and_ln42_2142 = and i1 %xor_ln42_579, i1 %tmp_6340" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3620 'and' 'and_ln42_2142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3621 [1/1] (0.00ns) (grouped into LUT with out node mult_1552)   --->   "%select_ln42_462 = select i1 %and_ln42_2140, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3621 'select' 'select_ln42_462' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3622 [1/1] (0.00ns) (grouped into LUT with out node mult_1552)   --->   "%or_ln42_2031 = or i1 %and_ln42_2140, i1 %and_ln42_2142" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3622 'or' 'or_ln42_2031' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3623 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1552 = select i1 %or_ln42_2031, i16 %select_ln42_462, i16 %add_ln42_115" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3623 'select' 'mult_1552' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3624 [1/1] (1.94ns)   --->   "%mul_ln73_1550 = mul i32 %conv_i_i_9, i32 22325" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3624 'mul' 'mul_ln73_1550' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3625 [1/1] (0.00ns)   --->   "%tmp_6345 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1550, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3625 'bitselect' 'tmp_6345' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3626 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_116)   --->   "%trunc_ln42_1679 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1550, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3626 'partselect' 'trunc_ln42_1679' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3627 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_116)   --->   "%tmp_6346 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1550, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3627 'bitselect' 'tmp_6346' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3628 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_116)   --->   "%tmp_6347 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1550, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3628 'bitselect' 'tmp_6347' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3629 [1/1] (0.00ns)   --->   "%trunc_ln42_2608 = trunc i32 %mul_ln73_1550" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3629 'trunc' 'trunc_ln42_2608' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3630 [1/1] (0.76ns)   --->   "%icmp_ln42_1679 = icmp_ne  i14 %trunc_ln42_2608, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3630 'icmp' 'icmp_ln42_1679' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3631 [1/1] (0.00ns)   --->   "%tmp_6348 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1550, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3631 'bitselect' 'tmp_6348' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3632 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_116)   --->   "%or_ln42_2032 = or i1 %tmp_6346, i1 %icmp_ln42_1679" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3632 'or' 'or_ln42_2032' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3633 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_116)   --->   "%and_ln42_2143 = and i1 %or_ln42_2032, i1 %tmp_6347" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3633 'and' 'and_ln42_2143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3634 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_116)   --->   "%zext_ln42_1670 = zext i1 %and_ln42_2143" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3634 'zext' 'zext_ln42_1670' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3635 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_116 = add i16 %trunc_ln42_1679, i16 %zext_ln42_1670" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3635 'add' 'add_ln42_116' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3636 [1/1] (0.00ns)   --->   "%tmp_6349 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_116, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3636 'bitselect' 'tmp_6349' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3637 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2144)   --->   "%xor_ln42_580 = xor i1 %tmp_6349, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3637 'xor' 'xor_ln42_580' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3638 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2144 = and i1 %tmp_6348, i1 %xor_ln42_580" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3638 'and' 'and_ln42_2144' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3639 [1/1] (0.12ns)   --->   "%xor_ln42_581 = xor i1 %tmp_6345, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3639 'xor' 'xor_ln42_581' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3640 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2145)   --->   "%select_ln42_464 = select i1 %and_ln42_2144, i1 %tmp_6345, i1 %xor_ln42_581" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3640 'select' 'select_ln42_464' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3641 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_584)   --->   "%select_ln42_465 = select i1 %and_ln42_2144, i1 %xor_ln42_581, i1 %tmp_6345" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3641 'select' 'select_ln42_465' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3642 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_584)   --->   "%xor_ln42_582 = xor i1 %tmp_6348, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3642 'xor' 'xor_ln42_582' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3643 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_584)   --->   "%or_ln42_2033 = or i1 %tmp_6349, i1 %xor_ln42_582" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3643 'or' 'or_ln42_2033' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3644 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2145)   --->   "%xor_ln42_583 = xor i1 %select_ln42_464, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3644 'xor' 'xor_ln42_583' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3645 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2145)   --->   "%or_ln42_2034 = or i1 %tmp_6349, i1 %xor_ln42_583" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3645 'or' 'or_ln42_2034' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3646 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2145 = and i1 %or_ln42_2034, i1 %xor_ln42_581" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3646 'and' 'and_ln42_2145' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3647 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_584)   --->   "%and_ln42_2146 = and i1 %tmp_6349, i1 %select_ln42_465" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3647 'and' 'and_ln42_2146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3648 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_584 = xor i1 %and_ln42_2146, i1 %or_ln42_2033" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3648 'xor' 'xor_ln42_584' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3649 [1/1] (0.00ns) (grouped into LUT with out node mult_1553)   --->   "%and_ln42_2147 = and i1 %xor_ln42_584, i1 %tmp_6345" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3649 'and' 'and_ln42_2147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3650 [1/1] (0.00ns) (grouped into LUT with out node mult_1553)   --->   "%select_ln42_466 = select i1 %and_ln42_2145, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3650 'select' 'select_ln42_466' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3651 [1/1] (0.00ns) (grouped into LUT with out node mult_1553)   --->   "%or_ln42_2035 = or i1 %and_ln42_2145, i1 %and_ln42_2147" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3651 'or' 'or_ln42_2035' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3652 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1553 = select i1 %or_ln42_2035, i16 %select_ln42_466, i16 %add_ln42_116" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3652 'select' 'mult_1553' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3653 [1/1] (1.94ns)   --->   "%mul_ln73_1551 = mul i31 %sext_ln70_18, i31 12803" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3653 'mul' 'mul_ln73_1551' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3654 [1/1] (0.00ns)   --->   "%tmp_6350 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1551, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3654 'bitselect' 'tmp_6350' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3655 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_117)   --->   "%trunc_ln42_1680 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1551, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3655 'partselect' 'trunc_ln42_1680' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3656 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_117)   --->   "%tmp_6351 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1551, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3656 'bitselect' 'tmp_6351' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3657 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_117)   --->   "%tmp_6352 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1551, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3657 'bitselect' 'tmp_6352' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3658 [1/1] (0.00ns)   --->   "%trunc_ln42_2609 = trunc i31 %mul_ln73_1551" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3658 'trunc' 'trunc_ln42_2609' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3659 [1/1] (0.76ns)   --->   "%icmp_ln42_1680 = icmp_ne  i14 %trunc_ln42_2609, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3659 'icmp' 'icmp_ln42_1680' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3660 [1/1] (0.00ns)   --->   "%tmp_6353 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1551, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3660 'bitselect' 'tmp_6353' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3661 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_117)   --->   "%or_ln42_2036 = or i1 %tmp_6351, i1 %icmp_ln42_1680" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3661 'or' 'or_ln42_2036' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3662 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_117)   --->   "%and_ln42_2148 = and i1 %or_ln42_2036, i1 %tmp_6352" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3662 'and' 'and_ln42_2148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3663 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_117)   --->   "%zext_ln42_1671 = zext i1 %and_ln42_2148" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3663 'zext' 'zext_ln42_1671' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3664 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_117 = add i16 %trunc_ln42_1680, i16 %zext_ln42_1671" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3664 'add' 'add_ln42_117' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3665 [1/1] (0.00ns)   --->   "%tmp_6354 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_117, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3665 'bitselect' 'tmp_6354' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3666 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2149)   --->   "%xor_ln42_585 = xor i1 %tmp_6354, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3666 'xor' 'xor_ln42_585' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3667 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2149 = and i1 %tmp_6353, i1 %xor_ln42_585" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3667 'and' 'and_ln42_2149' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3668 [1/1] (0.12ns)   --->   "%xor_ln42_586 = xor i1 %tmp_6350, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3668 'xor' 'xor_ln42_586' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3669 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2150)   --->   "%select_ln42_468 = select i1 %and_ln42_2149, i1 %tmp_6350, i1 %xor_ln42_586" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3669 'select' 'select_ln42_468' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3670 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_589)   --->   "%select_ln42_469 = select i1 %and_ln42_2149, i1 %xor_ln42_586, i1 %tmp_6350" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3670 'select' 'select_ln42_469' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3671 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_589)   --->   "%xor_ln42_587 = xor i1 %tmp_6353, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3671 'xor' 'xor_ln42_587' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3672 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_589)   --->   "%or_ln42_2037 = or i1 %tmp_6354, i1 %xor_ln42_587" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3672 'or' 'or_ln42_2037' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3673 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2150)   --->   "%xor_ln42_588 = xor i1 %select_ln42_468, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3673 'xor' 'xor_ln42_588' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3674 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2150)   --->   "%or_ln42_2038 = or i1 %tmp_6354, i1 %xor_ln42_588" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3674 'or' 'or_ln42_2038' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3675 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2150 = and i1 %or_ln42_2038, i1 %xor_ln42_586" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3675 'and' 'and_ln42_2150' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3676 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_589)   --->   "%and_ln42_2151 = and i1 %tmp_6354, i1 %select_ln42_469" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3676 'and' 'and_ln42_2151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3677 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_589 = xor i1 %and_ln42_2151, i1 %or_ln42_2037" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3677 'xor' 'xor_ln42_589' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3678 [1/1] (0.00ns) (grouped into LUT with out node mult_1554)   --->   "%and_ln42_2152 = and i1 %xor_ln42_589, i1 %tmp_6350" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3678 'and' 'and_ln42_2152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3679 [1/1] (0.00ns) (grouped into LUT with out node mult_1554)   --->   "%select_ln42_470 = select i1 %and_ln42_2150, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3679 'select' 'select_ln42_470' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3680 [1/1] (0.00ns) (grouped into LUT with out node mult_1554)   --->   "%or_ln42_2039 = or i1 %and_ln42_2150, i1 %and_ln42_2152" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3680 'or' 'or_ln42_2039' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3681 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1554 = select i1 %or_ln42_2039, i16 %select_ln42_470, i16 %add_ln42_117" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3681 'select' 'mult_1554' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3682 [1/1] (1.94ns)   --->   "%mul_ln73_1552 = mul i32 %conv_i_i_9, i32 4294944629" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3682 'mul' 'mul_ln73_1552' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3683 [1/1] (0.00ns)   --->   "%tmp_6355 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1552, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3683 'bitselect' 'tmp_6355' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3684 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_118)   --->   "%trunc_ln42_1681 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1552, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3684 'partselect' 'trunc_ln42_1681' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3685 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_118)   --->   "%tmp_6356 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1552, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3685 'bitselect' 'tmp_6356' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3686 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_118)   --->   "%tmp_6357 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1552, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3686 'bitselect' 'tmp_6357' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3687 [1/1] (0.00ns)   --->   "%trunc_ln42_2610 = trunc i32 %mul_ln73_1552" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3687 'trunc' 'trunc_ln42_2610' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3688 [1/1] (0.76ns)   --->   "%icmp_ln42_1681 = icmp_ne  i14 %trunc_ln42_2610, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3688 'icmp' 'icmp_ln42_1681' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3689 [1/1] (0.00ns)   --->   "%tmp_6358 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1552, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3689 'bitselect' 'tmp_6358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3690 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_118)   --->   "%or_ln42_2040 = or i1 %tmp_6356, i1 %icmp_ln42_1681" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3690 'or' 'or_ln42_2040' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3691 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_118)   --->   "%and_ln42_2153 = and i1 %or_ln42_2040, i1 %tmp_6357" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3691 'and' 'and_ln42_2153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3692 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_118)   --->   "%zext_ln42_1672 = zext i1 %and_ln42_2153" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3692 'zext' 'zext_ln42_1672' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3693 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_118 = add i16 %trunc_ln42_1681, i16 %zext_ln42_1672" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3693 'add' 'add_ln42_118' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3694 [1/1] (0.00ns)   --->   "%tmp_6359 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_118, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3694 'bitselect' 'tmp_6359' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3695 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2154)   --->   "%xor_ln42_590 = xor i1 %tmp_6359, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3695 'xor' 'xor_ln42_590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3696 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2154 = and i1 %tmp_6358, i1 %xor_ln42_590" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3696 'and' 'and_ln42_2154' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3697 [1/1] (0.12ns)   --->   "%xor_ln42_591 = xor i1 %tmp_6355, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3697 'xor' 'xor_ln42_591' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3698 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2155)   --->   "%select_ln42_472 = select i1 %and_ln42_2154, i1 %tmp_6355, i1 %xor_ln42_591" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3698 'select' 'select_ln42_472' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3699 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_594)   --->   "%select_ln42_473 = select i1 %and_ln42_2154, i1 %xor_ln42_591, i1 %tmp_6355" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3699 'select' 'select_ln42_473' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3700 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_594)   --->   "%xor_ln42_592 = xor i1 %tmp_6358, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3700 'xor' 'xor_ln42_592' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3701 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_594)   --->   "%or_ln42_2041 = or i1 %tmp_6359, i1 %xor_ln42_592" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3701 'or' 'or_ln42_2041' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3702 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2155)   --->   "%xor_ln42_593 = xor i1 %select_ln42_472, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3702 'xor' 'xor_ln42_593' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3703 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2155)   --->   "%or_ln42_2042 = or i1 %tmp_6359, i1 %xor_ln42_593" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3703 'or' 'or_ln42_2042' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3704 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2155 = and i1 %or_ln42_2042, i1 %xor_ln42_591" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3704 'and' 'and_ln42_2155' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3705 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_594)   --->   "%and_ln42_2156 = and i1 %tmp_6359, i1 %select_ln42_473" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3705 'and' 'and_ln42_2156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3706 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_594 = xor i1 %and_ln42_2156, i1 %or_ln42_2041" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3706 'xor' 'xor_ln42_594' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3707 [1/1] (0.00ns) (grouped into LUT with out node mult_1555)   --->   "%and_ln42_2157 = and i1 %xor_ln42_594, i1 %tmp_6355" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3707 'and' 'and_ln42_2157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3708 [1/1] (0.00ns) (grouped into LUT with out node mult_1555)   --->   "%select_ln42_474 = select i1 %and_ln42_2155, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3708 'select' 'select_ln42_474' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3709 [1/1] (0.00ns) (grouped into LUT with out node mult_1555)   --->   "%or_ln42_2043 = or i1 %and_ln42_2155, i1 %and_ln42_2157" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3709 'or' 'or_ln42_2043' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3710 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1555 = select i1 %or_ln42_2043, i16 %select_ln42_474, i16 %add_ln42_118" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3710 'select' 'mult_1555' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3711 [1/1] (1.94ns)   --->   "%mul_ln73_1553 = mul i31 %sext_ln70_18, i31 11797" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3711 'mul' 'mul_ln73_1553' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3712 [1/1] (0.00ns)   --->   "%tmp_6360 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1553, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3712 'bitselect' 'tmp_6360' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3713 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_119)   --->   "%trunc_ln42_1682 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1553, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3713 'partselect' 'trunc_ln42_1682' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3714 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_119)   --->   "%tmp_6361 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1553, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3714 'bitselect' 'tmp_6361' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3715 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_119)   --->   "%tmp_6362 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1553, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3715 'bitselect' 'tmp_6362' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3716 [1/1] (0.00ns)   --->   "%trunc_ln42_2611 = trunc i31 %mul_ln73_1553" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3716 'trunc' 'trunc_ln42_2611' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3717 [1/1] (0.76ns)   --->   "%icmp_ln42_1682 = icmp_ne  i14 %trunc_ln42_2611, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3717 'icmp' 'icmp_ln42_1682' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3718 [1/1] (0.00ns)   --->   "%tmp_6363 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1553, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3718 'bitselect' 'tmp_6363' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3719 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_119)   --->   "%or_ln42_2044 = or i1 %tmp_6361, i1 %icmp_ln42_1682" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3719 'or' 'or_ln42_2044' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3720 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_119)   --->   "%and_ln42_2158 = and i1 %or_ln42_2044, i1 %tmp_6362" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3720 'and' 'and_ln42_2158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3721 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_119)   --->   "%zext_ln42_1673 = zext i1 %and_ln42_2158" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3721 'zext' 'zext_ln42_1673' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3722 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_119 = add i16 %trunc_ln42_1682, i16 %zext_ln42_1673" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3722 'add' 'add_ln42_119' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3723 [1/1] (0.00ns)   --->   "%tmp_6364 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_119, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3723 'bitselect' 'tmp_6364' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3724 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2159)   --->   "%xor_ln42_595 = xor i1 %tmp_6364, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3724 'xor' 'xor_ln42_595' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3725 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2159 = and i1 %tmp_6363, i1 %xor_ln42_595" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3725 'and' 'and_ln42_2159' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3726 [1/1] (0.12ns)   --->   "%xor_ln42_596 = xor i1 %tmp_6360, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3726 'xor' 'xor_ln42_596' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3727 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2160)   --->   "%select_ln42_476 = select i1 %and_ln42_2159, i1 %tmp_6360, i1 %xor_ln42_596" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3727 'select' 'select_ln42_476' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3728 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_599)   --->   "%select_ln42_477 = select i1 %and_ln42_2159, i1 %xor_ln42_596, i1 %tmp_6360" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3728 'select' 'select_ln42_477' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3729 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_599)   --->   "%xor_ln42_597 = xor i1 %tmp_6363, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3729 'xor' 'xor_ln42_597' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3730 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_599)   --->   "%or_ln42_2045 = or i1 %tmp_6364, i1 %xor_ln42_597" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3730 'or' 'or_ln42_2045' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3731 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2160)   --->   "%xor_ln42_598 = xor i1 %select_ln42_476, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3731 'xor' 'xor_ln42_598' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3732 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2160)   --->   "%or_ln42_2046 = or i1 %tmp_6364, i1 %xor_ln42_598" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3732 'or' 'or_ln42_2046' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3733 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2160 = and i1 %or_ln42_2046, i1 %xor_ln42_596" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3733 'and' 'and_ln42_2160' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3734 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_599)   --->   "%and_ln42_2161 = and i1 %tmp_6364, i1 %select_ln42_477" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3734 'and' 'and_ln42_2161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3735 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_599 = xor i1 %and_ln42_2161, i1 %or_ln42_2045" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3735 'xor' 'xor_ln42_599' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3736 [1/1] (0.00ns) (grouped into LUT with out node mult_1556)   --->   "%and_ln42_2162 = and i1 %xor_ln42_599, i1 %tmp_6360" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3736 'and' 'and_ln42_2162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3737 [1/1] (0.00ns) (grouped into LUT with out node mult_1556)   --->   "%select_ln42_478 = select i1 %and_ln42_2160, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3737 'select' 'select_ln42_478' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3738 [1/1] (0.00ns) (grouped into LUT with out node mult_1556)   --->   "%or_ln42_2047 = or i1 %and_ln42_2160, i1 %and_ln42_2162" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3738 'or' 'or_ln42_2047' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3739 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1556 = select i1 %or_ln42_2047, i16 %select_ln42_478, i16 %add_ln42_119" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3739 'select' 'mult_1556' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3740 [1/1] (1.94ns)   --->   "%mul_ln73_1554 = mul i31 %sext_ln70_18, i31 12861" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3740 'mul' 'mul_ln73_1554' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3741 [1/1] (0.00ns)   --->   "%tmp_6365 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1554, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3741 'bitselect' 'tmp_6365' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3742 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_120)   --->   "%trunc_ln42_1683 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1554, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3742 'partselect' 'trunc_ln42_1683' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3743 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_120)   --->   "%tmp_6366 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1554, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3743 'bitselect' 'tmp_6366' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3744 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_120)   --->   "%tmp_6367 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1554, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3744 'bitselect' 'tmp_6367' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3745 [1/1] (0.00ns)   --->   "%trunc_ln42_2612 = trunc i31 %mul_ln73_1554" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3745 'trunc' 'trunc_ln42_2612' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3746 [1/1] (0.76ns)   --->   "%icmp_ln42_1683 = icmp_ne  i14 %trunc_ln42_2612, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3746 'icmp' 'icmp_ln42_1683' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3747 [1/1] (0.00ns)   --->   "%tmp_6368 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1554, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3747 'bitselect' 'tmp_6368' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3748 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_120)   --->   "%or_ln42_2048 = or i1 %tmp_6366, i1 %icmp_ln42_1683" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3748 'or' 'or_ln42_2048' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3749 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_120)   --->   "%and_ln42_2163 = and i1 %or_ln42_2048, i1 %tmp_6367" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3749 'and' 'and_ln42_2163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3750 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_120)   --->   "%zext_ln42_1674 = zext i1 %and_ln42_2163" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3750 'zext' 'zext_ln42_1674' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3751 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_120 = add i16 %trunc_ln42_1683, i16 %zext_ln42_1674" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3751 'add' 'add_ln42_120' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3752 [1/1] (0.00ns)   --->   "%tmp_6369 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_120, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3752 'bitselect' 'tmp_6369' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3753 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2164)   --->   "%xor_ln42_600 = xor i1 %tmp_6369, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3753 'xor' 'xor_ln42_600' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3754 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2164 = and i1 %tmp_6368, i1 %xor_ln42_600" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3754 'and' 'and_ln42_2164' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3755 [1/1] (0.12ns)   --->   "%xor_ln42_601 = xor i1 %tmp_6365, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3755 'xor' 'xor_ln42_601' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3756 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2165)   --->   "%select_ln42_480 = select i1 %and_ln42_2164, i1 %tmp_6365, i1 %xor_ln42_601" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3756 'select' 'select_ln42_480' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3757 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_604)   --->   "%select_ln42_481 = select i1 %and_ln42_2164, i1 %xor_ln42_601, i1 %tmp_6365" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3757 'select' 'select_ln42_481' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3758 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_604)   --->   "%xor_ln42_602 = xor i1 %tmp_6368, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3758 'xor' 'xor_ln42_602' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3759 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_604)   --->   "%or_ln42_2049 = or i1 %tmp_6369, i1 %xor_ln42_602" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3759 'or' 'or_ln42_2049' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3760 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2165)   --->   "%xor_ln42_603 = xor i1 %select_ln42_480, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3760 'xor' 'xor_ln42_603' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3761 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2165)   --->   "%or_ln42_2050 = or i1 %tmp_6369, i1 %xor_ln42_603" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3761 'or' 'or_ln42_2050' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3762 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2165 = and i1 %or_ln42_2050, i1 %xor_ln42_601" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3762 'and' 'and_ln42_2165' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3763 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_604)   --->   "%and_ln42_2166 = and i1 %tmp_6369, i1 %select_ln42_481" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3763 'and' 'and_ln42_2166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3764 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_604 = xor i1 %and_ln42_2166, i1 %or_ln42_2049" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3764 'xor' 'xor_ln42_604' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3765 [1/1] (0.00ns) (grouped into LUT with out node mult_1557)   --->   "%and_ln42_2167 = and i1 %xor_ln42_604, i1 %tmp_6365" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3765 'and' 'and_ln42_2167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3766 [1/1] (0.00ns) (grouped into LUT with out node mult_1557)   --->   "%select_ln42_482 = select i1 %and_ln42_2165, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3766 'select' 'select_ln42_482' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3767 [1/1] (0.00ns) (grouped into LUT with out node mult_1557)   --->   "%or_ln42_2051 = or i1 %and_ln42_2165, i1 %and_ln42_2167" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3767 'or' 'or_ln42_2051' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3768 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1557 = select i1 %or_ln42_2051, i16 %select_ln42_482, i16 %add_ln42_120" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3768 'select' 'mult_1557' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3769 [1/1] (1.94ns)   --->   "%mul_ln73_1555 = mul i32 %conv_i_i_9, i32 4294946958" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3769 'mul' 'mul_ln73_1555' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3770 [1/1] (0.00ns)   --->   "%tmp_6370 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1555, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3770 'bitselect' 'tmp_6370' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3771 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_121)   --->   "%trunc_ln42_1684 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1555, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3771 'partselect' 'trunc_ln42_1684' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3772 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_121)   --->   "%tmp_6371 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1555, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3772 'bitselect' 'tmp_6371' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3773 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_121)   --->   "%tmp_6372 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1555, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3773 'bitselect' 'tmp_6372' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3774 [1/1] (0.00ns)   --->   "%trunc_ln42_2613 = trunc i32 %mul_ln73_1555" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3774 'trunc' 'trunc_ln42_2613' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3775 [1/1] (0.76ns)   --->   "%icmp_ln42_1684 = icmp_ne  i14 %trunc_ln42_2613, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3775 'icmp' 'icmp_ln42_1684' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3776 [1/1] (0.00ns)   --->   "%tmp_6373 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1555, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3776 'bitselect' 'tmp_6373' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3777 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_121)   --->   "%or_ln42_2052 = or i1 %tmp_6371, i1 %icmp_ln42_1684" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3777 'or' 'or_ln42_2052' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3778 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_121)   --->   "%and_ln42_2168 = and i1 %or_ln42_2052, i1 %tmp_6372" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3778 'and' 'and_ln42_2168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3779 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_121)   --->   "%zext_ln42_1675 = zext i1 %and_ln42_2168" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3779 'zext' 'zext_ln42_1675' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3780 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_121 = add i16 %trunc_ln42_1684, i16 %zext_ln42_1675" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3780 'add' 'add_ln42_121' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3781 [1/1] (0.00ns)   --->   "%tmp_6374 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_121, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3781 'bitselect' 'tmp_6374' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3782 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2169)   --->   "%xor_ln42_605 = xor i1 %tmp_6374, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3782 'xor' 'xor_ln42_605' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3783 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2169 = and i1 %tmp_6373, i1 %xor_ln42_605" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3783 'and' 'and_ln42_2169' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3784 [1/1] (0.12ns)   --->   "%xor_ln42_606 = xor i1 %tmp_6370, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3784 'xor' 'xor_ln42_606' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3785 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2170)   --->   "%select_ln42_484 = select i1 %and_ln42_2169, i1 %tmp_6370, i1 %xor_ln42_606" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3785 'select' 'select_ln42_484' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3786 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_609)   --->   "%select_ln42_485 = select i1 %and_ln42_2169, i1 %xor_ln42_606, i1 %tmp_6370" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3786 'select' 'select_ln42_485' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3787 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_609)   --->   "%xor_ln42_607 = xor i1 %tmp_6373, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3787 'xor' 'xor_ln42_607' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3788 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_609)   --->   "%or_ln42_2053 = or i1 %tmp_6374, i1 %xor_ln42_607" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3788 'or' 'or_ln42_2053' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3789 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2170)   --->   "%xor_ln42_608 = xor i1 %select_ln42_484, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3789 'xor' 'xor_ln42_608' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3790 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2170)   --->   "%or_ln42_2054 = or i1 %tmp_6374, i1 %xor_ln42_608" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3790 'or' 'or_ln42_2054' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3791 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2170 = and i1 %or_ln42_2054, i1 %xor_ln42_606" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3791 'and' 'and_ln42_2170' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3792 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_609)   --->   "%and_ln42_2171 = and i1 %tmp_6374, i1 %select_ln42_485" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3792 'and' 'and_ln42_2171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3793 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_609 = xor i1 %and_ln42_2171, i1 %or_ln42_2053" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3793 'xor' 'xor_ln42_609' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3794 [1/1] (0.00ns) (grouped into LUT with out node mult_1558)   --->   "%and_ln42_2172 = and i1 %xor_ln42_609, i1 %tmp_6370" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3794 'and' 'and_ln42_2172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3795 [1/1] (0.00ns) (grouped into LUT with out node mult_1558)   --->   "%select_ln42_486 = select i1 %and_ln42_2170, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3795 'select' 'select_ln42_486' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3796 [1/1] (0.00ns) (grouped into LUT with out node mult_1558)   --->   "%or_ln42_2055 = or i1 %and_ln42_2170, i1 %and_ln42_2172" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3796 'or' 'or_ln42_2055' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3797 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1558 = select i1 %or_ln42_2055, i16 %select_ln42_486, i16 %add_ln42_121" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3797 'select' 'mult_1558' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3798 [1/1] (1.94ns)   --->   "%mul_ln73_1556 = mul i32 %conv_i_i_9, i32 21963" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3798 'mul' 'mul_ln73_1556' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3799 [1/1] (0.00ns)   --->   "%tmp_6375 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1556, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3799 'bitselect' 'tmp_6375' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3800 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_122)   --->   "%trunc_ln42_1685 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1556, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3800 'partselect' 'trunc_ln42_1685' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3801 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_122)   --->   "%tmp_6376 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1556, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3801 'bitselect' 'tmp_6376' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3802 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_122)   --->   "%tmp_6377 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1556, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3802 'bitselect' 'tmp_6377' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3803 [1/1] (0.00ns)   --->   "%trunc_ln42_2614 = trunc i32 %mul_ln73_1556" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3803 'trunc' 'trunc_ln42_2614' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3804 [1/1] (0.76ns)   --->   "%icmp_ln42_1685 = icmp_ne  i14 %trunc_ln42_2614, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3804 'icmp' 'icmp_ln42_1685' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3805 [1/1] (0.00ns)   --->   "%tmp_6378 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1556, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3805 'bitselect' 'tmp_6378' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3806 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_122)   --->   "%or_ln42_2056 = or i1 %tmp_6376, i1 %icmp_ln42_1685" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3806 'or' 'or_ln42_2056' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3807 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_122)   --->   "%and_ln42_2173 = and i1 %or_ln42_2056, i1 %tmp_6377" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3807 'and' 'and_ln42_2173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3808 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_122)   --->   "%zext_ln42_1676 = zext i1 %and_ln42_2173" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3808 'zext' 'zext_ln42_1676' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3809 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_122 = add i16 %trunc_ln42_1685, i16 %zext_ln42_1676" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3809 'add' 'add_ln42_122' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3810 [1/1] (0.00ns)   --->   "%tmp_6379 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_122, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3810 'bitselect' 'tmp_6379' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3811 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2174)   --->   "%xor_ln42_610 = xor i1 %tmp_6379, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3811 'xor' 'xor_ln42_610' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3812 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2174 = and i1 %tmp_6378, i1 %xor_ln42_610" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3812 'and' 'and_ln42_2174' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3813 [1/1] (0.12ns)   --->   "%xor_ln42_611 = xor i1 %tmp_6375, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3813 'xor' 'xor_ln42_611' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3814 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2175)   --->   "%select_ln42_488 = select i1 %and_ln42_2174, i1 %tmp_6375, i1 %xor_ln42_611" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3814 'select' 'select_ln42_488' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3815 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_614)   --->   "%select_ln42_489 = select i1 %and_ln42_2174, i1 %xor_ln42_611, i1 %tmp_6375" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3815 'select' 'select_ln42_489' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3816 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_614)   --->   "%xor_ln42_612 = xor i1 %tmp_6378, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3816 'xor' 'xor_ln42_612' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3817 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_614)   --->   "%or_ln42_2057 = or i1 %tmp_6379, i1 %xor_ln42_612" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3817 'or' 'or_ln42_2057' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3818 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2175)   --->   "%xor_ln42_613 = xor i1 %select_ln42_488, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3818 'xor' 'xor_ln42_613' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3819 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2175)   --->   "%or_ln42_2058 = or i1 %tmp_6379, i1 %xor_ln42_613" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3819 'or' 'or_ln42_2058' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3820 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2175 = and i1 %or_ln42_2058, i1 %xor_ln42_611" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3820 'and' 'and_ln42_2175' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3821 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_614)   --->   "%and_ln42_2176 = and i1 %tmp_6379, i1 %select_ln42_489" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3821 'and' 'and_ln42_2176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3822 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_614 = xor i1 %and_ln42_2176, i1 %or_ln42_2057" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3822 'xor' 'xor_ln42_614' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3823 [1/1] (0.00ns) (grouped into LUT with out node mult_1559)   --->   "%and_ln42_2177 = and i1 %xor_ln42_614, i1 %tmp_6375" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3823 'and' 'and_ln42_2177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3824 [1/1] (0.00ns) (grouped into LUT with out node mult_1559)   --->   "%select_ln42_490 = select i1 %and_ln42_2175, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3824 'select' 'select_ln42_490' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3825 [1/1] (0.00ns) (grouped into LUT with out node mult_1559)   --->   "%or_ln42_2059 = or i1 %and_ln42_2175, i1 %and_ln42_2177" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3825 'or' 'or_ln42_2059' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3826 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1559 = select i1 %or_ln42_2059, i16 %select_ln42_490, i16 %add_ln42_122" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3826 'select' 'mult_1559' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3827 [1/1] (1.94ns)   --->   "%mul_ln73_1557 = mul i31 %sext_ln70_18, i31 13862" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3827 'mul' 'mul_ln73_1557' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3828 [1/1] (0.00ns)   --->   "%tmp_6380 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1557, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3828 'bitselect' 'tmp_6380' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3829 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_123)   --->   "%trunc_ln42_1686 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1557, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3829 'partselect' 'trunc_ln42_1686' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3830 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_123)   --->   "%tmp_6381 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1557, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3830 'bitselect' 'tmp_6381' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3831 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_123)   --->   "%tmp_6382 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1557, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3831 'bitselect' 'tmp_6382' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3832 [1/1] (0.00ns)   --->   "%trunc_ln42_2615 = trunc i31 %mul_ln73_1557" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3832 'trunc' 'trunc_ln42_2615' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3833 [1/1] (0.76ns)   --->   "%icmp_ln42_1686 = icmp_ne  i14 %trunc_ln42_2615, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3833 'icmp' 'icmp_ln42_1686' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3834 [1/1] (0.00ns)   --->   "%tmp_6383 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1557, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3834 'bitselect' 'tmp_6383' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3835 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_123)   --->   "%or_ln42_2060 = or i1 %tmp_6381, i1 %icmp_ln42_1686" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3835 'or' 'or_ln42_2060' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3836 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_123)   --->   "%and_ln42_2178 = and i1 %or_ln42_2060, i1 %tmp_6382" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3836 'and' 'and_ln42_2178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3837 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_123)   --->   "%zext_ln42_1677 = zext i1 %and_ln42_2178" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3837 'zext' 'zext_ln42_1677' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3838 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_123 = add i16 %trunc_ln42_1686, i16 %zext_ln42_1677" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3838 'add' 'add_ln42_123' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3839 [1/1] (0.00ns)   --->   "%tmp_6384 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_123, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3839 'bitselect' 'tmp_6384' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3840 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2179)   --->   "%xor_ln42_615 = xor i1 %tmp_6384, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3840 'xor' 'xor_ln42_615' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3841 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2179 = and i1 %tmp_6383, i1 %xor_ln42_615" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3841 'and' 'and_ln42_2179' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3842 [1/1] (0.12ns)   --->   "%xor_ln42_616 = xor i1 %tmp_6380, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3842 'xor' 'xor_ln42_616' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3843 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2180)   --->   "%select_ln42_492 = select i1 %and_ln42_2179, i1 %tmp_6380, i1 %xor_ln42_616" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3843 'select' 'select_ln42_492' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3844 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_619)   --->   "%select_ln42_493 = select i1 %and_ln42_2179, i1 %xor_ln42_616, i1 %tmp_6380" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3844 'select' 'select_ln42_493' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3845 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_619)   --->   "%xor_ln42_617 = xor i1 %tmp_6383, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3845 'xor' 'xor_ln42_617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3846 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_619)   --->   "%or_ln42_2061 = or i1 %tmp_6384, i1 %xor_ln42_617" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3846 'or' 'or_ln42_2061' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3847 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2180)   --->   "%xor_ln42_618 = xor i1 %select_ln42_492, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3847 'xor' 'xor_ln42_618' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3848 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2180)   --->   "%or_ln42_2062 = or i1 %tmp_6384, i1 %xor_ln42_618" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3848 'or' 'or_ln42_2062' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3849 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2180 = and i1 %or_ln42_2062, i1 %xor_ln42_616" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3849 'and' 'and_ln42_2180' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3850 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_619)   --->   "%and_ln42_2181 = and i1 %tmp_6384, i1 %select_ln42_493" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3850 'and' 'and_ln42_2181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3851 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_619 = xor i1 %and_ln42_2181, i1 %or_ln42_2061" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3851 'xor' 'xor_ln42_619' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3852 [1/1] (0.00ns) (grouped into LUT with out node mult_1560)   --->   "%and_ln42_2182 = and i1 %xor_ln42_619, i1 %tmp_6380" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3852 'and' 'and_ln42_2182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3853 [1/1] (0.00ns) (grouped into LUT with out node mult_1560)   --->   "%select_ln42_494 = select i1 %and_ln42_2180, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3853 'select' 'select_ln42_494' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3854 [1/1] (0.00ns) (grouped into LUT with out node mult_1560)   --->   "%or_ln42_2063 = or i1 %and_ln42_2180, i1 %and_ln42_2182" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3854 'or' 'or_ln42_2063' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3855 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1560 = select i1 %or_ln42_2063, i16 %select_ln42_494, i16 %add_ln42_123" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3855 'select' 'mult_1560' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3856 [1/1] (1.94ns)   --->   "%mul_ln73_1558 = mul i31 %sext_ln70_18, i31 2147469753" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3856 'mul' 'mul_ln73_1558' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3857 [1/1] (0.00ns)   --->   "%tmp_6385 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1558, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3857 'bitselect' 'tmp_6385' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3858 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_124)   --->   "%trunc_ln42_1687 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1558, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3858 'partselect' 'trunc_ln42_1687' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3859 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_124)   --->   "%tmp_6386 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1558, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3859 'bitselect' 'tmp_6386' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3860 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_124)   --->   "%tmp_6387 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1558, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3860 'bitselect' 'tmp_6387' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3861 [1/1] (0.00ns)   --->   "%trunc_ln42_2616 = trunc i31 %mul_ln73_1558" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3861 'trunc' 'trunc_ln42_2616' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3862 [1/1] (0.76ns)   --->   "%icmp_ln42_1687 = icmp_ne  i14 %trunc_ln42_2616, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3862 'icmp' 'icmp_ln42_1687' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3863 [1/1] (0.00ns)   --->   "%tmp_6388 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1558, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3863 'bitselect' 'tmp_6388' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3864 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_124)   --->   "%or_ln42_2064 = or i1 %tmp_6386, i1 %icmp_ln42_1687" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3864 'or' 'or_ln42_2064' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3865 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_124)   --->   "%and_ln42_2183 = and i1 %or_ln42_2064, i1 %tmp_6387" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3865 'and' 'and_ln42_2183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3866 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_124)   --->   "%zext_ln42_1678 = zext i1 %and_ln42_2183" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3866 'zext' 'zext_ln42_1678' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3867 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_124 = add i16 %trunc_ln42_1687, i16 %zext_ln42_1678" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3867 'add' 'add_ln42_124' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3868 [1/1] (0.00ns)   --->   "%tmp_6389 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_124, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3868 'bitselect' 'tmp_6389' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3869 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2184)   --->   "%xor_ln42_620 = xor i1 %tmp_6389, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3869 'xor' 'xor_ln42_620' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3870 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2184 = and i1 %tmp_6388, i1 %xor_ln42_620" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3870 'and' 'and_ln42_2184' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3871 [1/1] (0.12ns)   --->   "%xor_ln42_621 = xor i1 %tmp_6385, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3871 'xor' 'xor_ln42_621' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3872 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2185)   --->   "%select_ln42_496 = select i1 %and_ln42_2184, i1 %tmp_6385, i1 %xor_ln42_621" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3872 'select' 'select_ln42_496' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3873 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_624)   --->   "%select_ln42_497 = select i1 %and_ln42_2184, i1 %xor_ln42_621, i1 %tmp_6385" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3873 'select' 'select_ln42_497' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3874 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_624)   --->   "%xor_ln42_622 = xor i1 %tmp_6388, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3874 'xor' 'xor_ln42_622' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3875 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_624)   --->   "%or_ln42_2065 = or i1 %tmp_6389, i1 %xor_ln42_622" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3875 'or' 'or_ln42_2065' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3876 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2185)   --->   "%xor_ln42_623 = xor i1 %select_ln42_496, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3876 'xor' 'xor_ln42_623' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3877 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2185)   --->   "%or_ln42_2066 = or i1 %tmp_6389, i1 %xor_ln42_623" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3877 'or' 'or_ln42_2066' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3878 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2185 = and i1 %or_ln42_2066, i1 %xor_ln42_621" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3878 'and' 'and_ln42_2185' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3879 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_624)   --->   "%and_ln42_2186 = and i1 %tmp_6389, i1 %select_ln42_497" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3879 'and' 'and_ln42_2186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3880 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_624 = xor i1 %and_ln42_2186, i1 %or_ln42_2065" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3880 'xor' 'xor_ln42_624' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3881 [1/1] (0.00ns) (grouped into LUT with out node mult_1561)   --->   "%and_ln42_2187 = and i1 %xor_ln42_624, i1 %tmp_6385" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3881 'and' 'and_ln42_2187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3882 [1/1] (0.00ns) (grouped into LUT with out node mult_1561)   --->   "%select_ln42_498 = select i1 %and_ln42_2185, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3882 'select' 'select_ln42_498' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3883 [1/1] (0.00ns) (grouped into LUT with out node mult_1561)   --->   "%or_ln42_2067 = or i1 %and_ln42_2185, i1 %and_ln42_2187" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3883 'or' 'or_ln42_2067' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3884 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1561 = select i1 %or_ln42_2067, i16 %select_ln42_498, i16 %add_ln42_124" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3884 'select' 'mult_1561' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3885 [1/1] (0.00ns)   --->   "%conv_i_i_10 = sext i16 %a_10"   --->   Operation 3885 'sext' 'conv_i_i_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3886 [1/1] (0.00ns)   --->   "%sext_ln70_19 = sext i16 %a_10" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3886 'sext' 'sext_ln70_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3887 [1/1] (0.00ns)   --->   "%sext_ln70_20 = sext i16 %a_10" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3887 'sext' 'sext_ln70_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3888 [1/1] (0.00ns)   --->   "%sext_ln70_21 = sext i16 %a_10" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3888 'sext' 'sext_ln70_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3889 [1/1] (1.94ns)   --->   "%mul_ln73_1559 = mul i32 %conv_i_i_10, i32 17377" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3889 'mul' 'mul_ln73_1559' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3890 [1/1] (0.00ns)   --->   "%tmp_6390 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1559, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3890 'bitselect' 'tmp_6390' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3891 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_125)   --->   "%trunc_ln42_1688 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1559, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3891 'partselect' 'trunc_ln42_1688' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3892 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_125)   --->   "%tmp_6391 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1559, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3892 'bitselect' 'tmp_6391' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3893 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_125)   --->   "%tmp_6392 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1559, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3893 'bitselect' 'tmp_6392' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3894 [1/1] (0.00ns)   --->   "%trunc_ln42_2617 = trunc i32 %mul_ln73_1559" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3894 'trunc' 'trunc_ln42_2617' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3895 [1/1] (0.76ns)   --->   "%icmp_ln42_1688 = icmp_ne  i14 %trunc_ln42_2617, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3895 'icmp' 'icmp_ln42_1688' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3896 [1/1] (0.00ns)   --->   "%tmp_6393 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1559, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3896 'bitselect' 'tmp_6393' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3897 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_125)   --->   "%or_ln42_2068 = or i1 %tmp_6391, i1 %icmp_ln42_1688" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3897 'or' 'or_ln42_2068' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3898 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_125)   --->   "%and_ln42_2188 = and i1 %or_ln42_2068, i1 %tmp_6392" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3898 'and' 'and_ln42_2188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3899 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_125)   --->   "%zext_ln42_1679 = zext i1 %and_ln42_2188" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3899 'zext' 'zext_ln42_1679' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3900 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_125 = add i16 %trunc_ln42_1688, i16 %zext_ln42_1679" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3900 'add' 'add_ln42_125' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3901 [1/1] (0.00ns)   --->   "%tmp_6394 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_125, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3901 'bitselect' 'tmp_6394' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3902 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2189)   --->   "%xor_ln42_625 = xor i1 %tmp_6394, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3902 'xor' 'xor_ln42_625' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3903 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2189 = and i1 %tmp_6393, i1 %xor_ln42_625" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3903 'and' 'and_ln42_2189' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3904 [1/1] (0.12ns)   --->   "%xor_ln42_626 = xor i1 %tmp_6390, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3904 'xor' 'xor_ln42_626' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3905 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2190)   --->   "%select_ln42_500 = select i1 %and_ln42_2189, i1 %tmp_6390, i1 %xor_ln42_626" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3905 'select' 'select_ln42_500' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3906 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_629)   --->   "%select_ln42_501 = select i1 %and_ln42_2189, i1 %xor_ln42_626, i1 %tmp_6390" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3906 'select' 'select_ln42_501' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3907 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_629)   --->   "%xor_ln42_627 = xor i1 %tmp_6393, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3907 'xor' 'xor_ln42_627' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3908 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_629)   --->   "%or_ln42_2069 = or i1 %tmp_6394, i1 %xor_ln42_627" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3908 'or' 'or_ln42_2069' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3909 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2190)   --->   "%xor_ln42_628 = xor i1 %select_ln42_500, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3909 'xor' 'xor_ln42_628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3910 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2190)   --->   "%or_ln42_2070 = or i1 %tmp_6394, i1 %xor_ln42_628" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3910 'or' 'or_ln42_2070' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3911 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2190 = and i1 %or_ln42_2070, i1 %xor_ln42_626" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3911 'and' 'and_ln42_2190' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3912 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_629)   --->   "%and_ln42_2191 = and i1 %tmp_6394, i1 %select_ln42_501" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3912 'and' 'and_ln42_2191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3913 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_629 = xor i1 %and_ln42_2191, i1 %or_ln42_2069" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3913 'xor' 'xor_ln42_629' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3914 [1/1] (0.00ns) (grouped into LUT with out node mult_1562)   --->   "%and_ln42_2192 = and i1 %xor_ln42_629, i1 %tmp_6390" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3914 'and' 'and_ln42_2192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3915 [1/1] (0.00ns) (grouped into LUT with out node mult_1562)   --->   "%select_ln42_502 = select i1 %and_ln42_2190, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3915 'select' 'select_ln42_502' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3916 [1/1] (0.00ns) (grouped into LUT with out node mult_1562)   --->   "%or_ln42_2071 = or i1 %and_ln42_2190, i1 %and_ln42_2192" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3916 'or' 'or_ln42_2071' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3917 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1562 = select i1 %or_ln42_2071, i16 %select_ln42_502, i16 %add_ln42_125" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3917 'select' 'mult_1562' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3918 [1/1] (1.94ns)   --->   "%mul_ln73_1560 = mul i32 %conv_i_i_10, i32 19088" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3918 'mul' 'mul_ln73_1560' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3919 [1/1] (0.00ns)   --->   "%tmp_6395 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1560, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3919 'bitselect' 'tmp_6395' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3920 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_126)   --->   "%trunc_ln42_1689 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1560, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3920 'partselect' 'trunc_ln42_1689' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3921 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_126)   --->   "%tmp_6396 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1560, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3921 'bitselect' 'tmp_6396' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3922 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_126)   --->   "%tmp_6397 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1560, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3922 'bitselect' 'tmp_6397' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3923 [1/1] (0.00ns)   --->   "%trunc_ln42_2618 = trunc i32 %mul_ln73_1560" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3923 'trunc' 'trunc_ln42_2618' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3924 [1/1] (0.76ns)   --->   "%icmp_ln42_1689 = icmp_ne  i14 %trunc_ln42_2618, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3924 'icmp' 'icmp_ln42_1689' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3925 [1/1] (0.00ns)   --->   "%tmp_6398 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1560, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3925 'bitselect' 'tmp_6398' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3926 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_126)   --->   "%or_ln42_2072 = or i1 %tmp_6396, i1 %icmp_ln42_1689" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3926 'or' 'or_ln42_2072' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3927 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_126)   --->   "%and_ln42_2193 = and i1 %or_ln42_2072, i1 %tmp_6397" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3927 'and' 'and_ln42_2193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3928 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_126)   --->   "%zext_ln42_1680 = zext i1 %and_ln42_2193" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3928 'zext' 'zext_ln42_1680' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3929 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_126 = add i16 %trunc_ln42_1689, i16 %zext_ln42_1680" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3929 'add' 'add_ln42_126' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3930 [1/1] (0.00ns)   --->   "%tmp_6399 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_126, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3930 'bitselect' 'tmp_6399' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3931 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2194)   --->   "%xor_ln42_630 = xor i1 %tmp_6399, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3931 'xor' 'xor_ln42_630' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3932 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2194 = and i1 %tmp_6398, i1 %xor_ln42_630" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3932 'and' 'and_ln42_2194' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3933 [1/1] (0.12ns)   --->   "%xor_ln42_631 = xor i1 %tmp_6395, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3933 'xor' 'xor_ln42_631' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3934 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2195)   --->   "%select_ln42_504 = select i1 %and_ln42_2194, i1 %tmp_6395, i1 %xor_ln42_631" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3934 'select' 'select_ln42_504' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3935 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_634)   --->   "%select_ln42_505 = select i1 %and_ln42_2194, i1 %xor_ln42_631, i1 %tmp_6395" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3935 'select' 'select_ln42_505' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3936 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_634)   --->   "%xor_ln42_632 = xor i1 %tmp_6398, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3936 'xor' 'xor_ln42_632' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3937 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_634)   --->   "%or_ln42_2073 = or i1 %tmp_6399, i1 %xor_ln42_632" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3937 'or' 'or_ln42_2073' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3938 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2195)   --->   "%xor_ln42_633 = xor i1 %select_ln42_504, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3938 'xor' 'xor_ln42_633' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3939 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2195)   --->   "%or_ln42_2074 = or i1 %tmp_6399, i1 %xor_ln42_633" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3939 'or' 'or_ln42_2074' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3940 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2195 = and i1 %or_ln42_2074, i1 %xor_ln42_631" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3940 'and' 'and_ln42_2195' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3941 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_634)   --->   "%and_ln42_2196 = and i1 %tmp_6399, i1 %select_ln42_505" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3941 'and' 'and_ln42_2196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3942 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_634 = xor i1 %and_ln42_2196, i1 %or_ln42_2073" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3942 'xor' 'xor_ln42_634' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3943 [1/1] (0.00ns) (grouped into LUT with out node mult_1563)   --->   "%and_ln42_2197 = and i1 %xor_ln42_634, i1 %tmp_6395" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3943 'and' 'and_ln42_2197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3944 [1/1] (0.00ns) (grouped into LUT with out node mult_1563)   --->   "%select_ln42_506 = select i1 %and_ln42_2195, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3944 'select' 'select_ln42_506' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3945 [1/1] (0.00ns) (grouped into LUT with out node mult_1563)   --->   "%or_ln42_2075 = or i1 %and_ln42_2195, i1 %and_ln42_2197" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3945 'or' 'or_ln42_2075' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3946 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1563 = select i1 %or_ln42_2075, i16 %select_ln42_506, i16 %add_ln42_126" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3946 'select' 'mult_1563' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3947 [1/1] (1.94ns)   --->   "%mul_ln73_1561 = mul i29 %sext_ln70_21, i29 536866945" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3947 'mul' 'mul_ln73_1561' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3948 [1/1] (0.00ns)   --->   "%tmp_6400 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1561, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3948 'bitselect' 'tmp_6400' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3949 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_127)   --->   "%trunc_ln42_2619 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln73_1561, i32 15, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3949 'partselect' 'trunc_ln42_2619' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3950 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_127)   --->   "%sext_ln42_782 = sext i14 %trunc_ln42_2619" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3950 'sext' 'sext_ln42_782' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3951 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_127)   --->   "%tmp_6401 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1561, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3951 'bitselect' 'tmp_6401' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3952 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_127)   --->   "%tmp_6402 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1561, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3952 'bitselect' 'tmp_6402' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3953 [1/1] (0.00ns)   --->   "%trunc_ln42_2620 = trunc i29 %mul_ln73_1561" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3953 'trunc' 'trunc_ln42_2620' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3954 [1/1] (0.76ns)   --->   "%icmp_ln42_1690 = icmp_ne  i14 %trunc_ln42_2620, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3954 'icmp' 'icmp_ln42_1690' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3955 [1/1] (0.00ns)   --->   "%tmp_6403 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1561, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3955 'bitselect' 'tmp_6403' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3956 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_127)   --->   "%or_ln42_2076 = or i1 %tmp_6401, i1 %icmp_ln42_1690" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3956 'or' 'or_ln42_2076' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3957 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_127)   --->   "%and_ln42_2198 = and i1 %or_ln42_2076, i1 %tmp_6402" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3957 'and' 'and_ln42_2198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3958 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_127)   --->   "%zext_ln42_1681 = zext i1 %and_ln42_2198" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3958 'zext' 'zext_ln42_1681' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3959 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln42_127 = add i15 %sext_ln42_782, i15 %zext_ln42_1681" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3959 'add' 'add_ln42_127' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3960 [1/1] (0.00ns) (grouped into LUT with out node mult_1564)   --->   "%sext_ln42_783 = sext i15 %add_ln42_127" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3960 'sext' 'sext_ln42_783' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3961 [1/1] (0.00ns)   --->   "%tmp_6404 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln42_127, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3961 'bitselect' 'tmp_6404' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3962 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2199)   --->   "%xor_ln42_635 = xor i1 %tmp_6404, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3962 'xor' 'xor_ln42_635' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3963 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2199 = and i1 %tmp_6403, i1 %xor_ln42_635" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3963 'and' 'and_ln42_2199' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3964 [1/1] (0.12ns)   --->   "%xor_ln42_636 = xor i1 %tmp_6400, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3964 'xor' 'xor_ln42_636' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3965 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2200)   --->   "%select_ln42_508 = select i1 %and_ln42_2199, i1 %tmp_6400, i1 %xor_ln42_636" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3965 'select' 'select_ln42_508' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3966 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_639)   --->   "%select_ln42_509 = select i1 %and_ln42_2199, i1 %xor_ln42_636, i1 %tmp_6400" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3966 'select' 'select_ln42_509' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3967 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_639)   --->   "%xor_ln42_637 = xor i1 %tmp_6403, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3967 'xor' 'xor_ln42_637' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3968 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_639)   --->   "%or_ln42_2077 = or i1 %tmp_6404, i1 %xor_ln42_637" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3968 'or' 'or_ln42_2077' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3969 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2200)   --->   "%xor_ln42_638 = xor i1 %select_ln42_508, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3969 'xor' 'xor_ln42_638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3970 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2200)   --->   "%or_ln42_2078 = or i1 %tmp_6404, i1 %xor_ln42_638" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3970 'or' 'or_ln42_2078' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3971 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2200 = and i1 %or_ln42_2078, i1 %xor_ln42_636" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3971 'and' 'and_ln42_2200' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3972 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_639)   --->   "%and_ln42_2201 = and i1 %tmp_6404, i1 %select_ln42_509" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3972 'and' 'and_ln42_2201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3973 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_639 = xor i1 %and_ln42_2201, i1 %or_ln42_2077" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3973 'xor' 'xor_ln42_639' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3974 [1/1] (0.00ns) (grouped into LUT with out node mult_1564)   --->   "%and_ln42_2202 = and i1 %xor_ln42_639, i1 %tmp_6400" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3974 'and' 'and_ln42_2202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3975 [1/1] (0.00ns) (grouped into LUT with out node mult_1564)   --->   "%select_ln42_510 = select i1 %and_ln42_2200, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3975 'select' 'select_ln42_510' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3976 [1/1] (0.00ns) (grouped into LUT with out node mult_1564)   --->   "%or_ln42_2079 = or i1 %and_ln42_2200, i1 %and_ln42_2202" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3976 'or' 'or_ln42_2079' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3977 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1564 = select i1 %or_ln42_2079, i16 %select_ln42_510, i16 %sext_ln42_783" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3977 'select' 'mult_1564' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 3978 [1/1] (1.94ns)   --->   "%mul_ln73_1562 = mul i26 %sext_ln70_20, i26 407" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3978 'mul' 'mul_ln73_1562' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3979 [1/1] (0.00ns)   --->   "%tmp_6405 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_1562, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3979 'bitselect' 'tmp_6405' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3980 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_128)   --->   "%trunc_ln42_2621 = partselect i11 @_ssdm_op_PartSelect.i11.i26.i32.i32, i26 %mul_ln73_1562, i32 15, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3980 'partselect' 'trunc_ln42_2621' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3981 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_128)   --->   "%sext_ln42_784 = sext i11 %trunc_ln42_2621" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3981 'sext' 'sext_ln42_784' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3982 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_128)   --->   "%tmp_6406 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_1562, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3982 'bitselect' 'tmp_6406' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3983 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_128)   --->   "%tmp_6407 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_1562, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3983 'bitselect' 'tmp_6407' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3984 [1/1] (0.00ns)   --->   "%trunc_ln42_2622 = trunc i26 %mul_ln73_1562" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3984 'trunc' 'trunc_ln42_2622' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3985 [1/1] (0.76ns)   --->   "%icmp_ln42_1691 = icmp_ne  i14 %trunc_ln42_2622, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3985 'icmp' 'icmp_ln42_1691' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3986 [1/1] (0.00ns)   --->   "%tmp_6408 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_1562, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3986 'bitselect' 'tmp_6408' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3987 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_128)   --->   "%or_ln42_2080 = or i1 %tmp_6406, i1 %icmp_ln42_1691" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3987 'or' 'or_ln42_2080' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3988 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_128)   --->   "%and_ln42_2203 = and i1 %or_ln42_2080, i1 %tmp_6407" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3988 'and' 'and_ln42_2203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3989 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_128)   --->   "%zext_ln42_1682 = zext i1 %and_ln42_2203" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3989 'zext' 'zext_ln42_1682' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3990 [1/1] (0.73ns) (out node of the LUT)   --->   "%add_ln42_128 = add i12 %sext_ln42_784, i12 %zext_ln42_1682" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3990 'add' 'add_ln42_128' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3991 [1/1] (0.00ns)   --->   "%tmp_6409 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln42_128, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3991 'bitselect' 'tmp_6409' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3992 [1/1] (0.00ns)   --->   "%shl_ln73_42 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_959, i15 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3992 'bitconcatenate' 'shl_ln73_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3993 [1/1] (0.00ns)   --->   "%sext_ln73_10 = sext i31 %shl_ln73_42" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3993 'sext' 'sext_ln73_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3994 [1/1] (0.87ns)   --->   "%sub_ln73_60 = sub i32 %sext_ln73_10, i32 %conv_i_i_10" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3994 'sub' 'sub_ln73_60' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3995 [1/1] (0.00ns)   --->   "%tmp_6410 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_60, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3995 'bitselect' 'tmp_6410' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3996 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_129)   --->   "%trunc_ln42_1692 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %sub_ln73_60, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3996 'partselect' 'trunc_ln42_1692' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3997 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_129)   --->   "%tmp_6411 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_60, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3997 'bitselect' 'tmp_6411' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3998 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_129)   --->   "%tmp_6412 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_60, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3998 'bitselect' 'tmp_6412' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3999 [1/1] (0.00ns)   --->   "%trunc_ln42_2623 = trunc i32 %sub_ln73_60" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3999 'trunc' 'trunc_ln42_2623' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4000 [1/1] (0.76ns)   --->   "%icmp_ln42_1692 = icmp_ne  i14 %trunc_ln42_2623, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4000 'icmp' 'icmp_ln42_1692' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4001 [1/1] (0.00ns)   --->   "%tmp_6413 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_60, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4001 'bitselect' 'tmp_6413' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4002 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_129)   --->   "%or_ln42_2084 = or i1 %tmp_6411, i1 %icmp_ln42_1692" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4002 'or' 'or_ln42_2084' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4003 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_129)   --->   "%and_ln42_2208 = and i1 %or_ln42_2084, i1 %tmp_6412" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4003 'and' 'and_ln42_2208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4004 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_129)   --->   "%zext_ln42_1683 = zext i1 %and_ln42_2208" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4004 'zext' 'zext_ln42_1683' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4005 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_129 = add i16 %trunc_ln42_1692, i16 %zext_ln42_1683" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4005 'add' 'add_ln42_129' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4006 [1/1] (0.00ns)   --->   "%tmp_6414 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_129, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4006 'bitselect' 'tmp_6414' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4007 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2209)   --->   "%xor_ln42_645 = xor i1 %tmp_6414, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4007 'xor' 'xor_ln42_645' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4008 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2209 = and i1 %tmp_6413, i1 %xor_ln42_645" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4008 'and' 'and_ln42_2209' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4009 [1/1] (0.12ns)   --->   "%xor_ln42_646 = xor i1 %tmp_6410, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4009 'xor' 'xor_ln42_646' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4010 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2210)   --->   "%select_ln42_516 = select i1 %and_ln42_2209, i1 %tmp_6410, i1 %xor_ln42_646" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4010 'select' 'select_ln42_516' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4011 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_649)   --->   "%select_ln42_517 = select i1 %and_ln42_2209, i1 %xor_ln42_646, i1 %tmp_6410" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4011 'select' 'select_ln42_517' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4012 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_649)   --->   "%xor_ln42_647 = xor i1 %tmp_6413, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4012 'xor' 'xor_ln42_647' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4013 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_649)   --->   "%or_ln42_2085 = or i1 %tmp_6414, i1 %xor_ln42_647" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4013 'or' 'or_ln42_2085' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4014 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2210)   --->   "%xor_ln42_648 = xor i1 %select_ln42_516, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4014 'xor' 'xor_ln42_648' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4015 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2210)   --->   "%or_ln42_2086 = or i1 %tmp_6414, i1 %xor_ln42_648" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4015 'or' 'or_ln42_2086' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4016 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2210 = and i1 %or_ln42_2086, i1 %xor_ln42_646" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4016 'and' 'and_ln42_2210' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4017 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_649)   --->   "%and_ln42_2211 = and i1 %tmp_6414, i1 %select_ln42_517" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4017 'and' 'and_ln42_2211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4018 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_649 = xor i1 %and_ln42_2211, i1 %or_ln42_2085" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4018 'xor' 'xor_ln42_649' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4019 [1/1] (0.00ns) (grouped into LUT with out node mult_1566)   --->   "%and_ln42_2212 = and i1 %xor_ln42_649, i1 %tmp_6410" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4019 'and' 'and_ln42_2212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4020 [1/1] (0.00ns) (grouped into LUT with out node mult_1566)   --->   "%select_ln42_518 = select i1 %and_ln42_2210, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4020 'select' 'select_ln42_518' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4021 [1/1] (0.00ns) (grouped into LUT with out node mult_1566)   --->   "%or_ln42_2087 = or i1 %and_ln42_2210, i1 %and_ln42_2212" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4021 'or' 'or_ln42_2087' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4022 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1566 = select i1 %or_ln42_2087, i16 %select_ln42_518, i16 %add_ln42_129" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4022 'select' 'mult_1566' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4023 [1/1] (1.94ns)   --->   "%mul_ln73_1563 = mul i32 %conv_i_i_10, i32 27605" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4023 'mul' 'mul_ln73_1563' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4024 [1/1] (0.00ns)   --->   "%tmp_6415 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1563, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4024 'bitselect' 'tmp_6415' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4025 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_130)   --->   "%trunc_ln42_1693 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1563, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4025 'partselect' 'trunc_ln42_1693' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4026 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_130)   --->   "%tmp_6416 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1563, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4026 'bitselect' 'tmp_6416' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4027 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_130)   --->   "%tmp_6417 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1563, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4027 'bitselect' 'tmp_6417' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4028 [1/1] (0.00ns)   --->   "%trunc_ln42_2624 = trunc i32 %mul_ln73_1563" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4028 'trunc' 'trunc_ln42_2624' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4029 [1/1] (0.76ns)   --->   "%icmp_ln42_1693 = icmp_ne  i14 %trunc_ln42_2624, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4029 'icmp' 'icmp_ln42_1693' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4030 [1/1] (0.00ns)   --->   "%tmp_6418 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1563, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4030 'bitselect' 'tmp_6418' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4031 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_130)   --->   "%or_ln42_2088 = or i1 %tmp_6416, i1 %icmp_ln42_1693" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4031 'or' 'or_ln42_2088' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4032 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_130)   --->   "%and_ln42_2213 = and i1 %or_ln42_2088, i1 %tmp_6417" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4032 'and' 'and_ln42_2213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4033 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_130)   --->   "%zext_ln42_1684 = zext i1 %and_ln42_2213" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4033 'zext' 'zext_ln42_1684' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4034 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_130 = add i16 %trunc_ln42_1693, i16 %zext_ln42_1684" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4034 'add' 'add_ln42_130' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4035 [1/1] (0.00ns)   --->   "%tmp_6419 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_130, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4035 'bitselect' 'tmp_6419' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4036 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2214)   --->   "%xor_ln42_650 = xor i1 %tmp_6419, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4036 'xor' 'xor_ln42_650' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4037 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2214 = and i1 %tmp_6418, i1 %xor_ln42_650" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4037 'and' 'and_ln42_2214' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4038 [1/1] (0.12ns)   --->   "%xor_ln42_651 = xor i1 %tmp_6415, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4038 'xor' 'xor_ln42_651' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4039 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2215)   --->   "%select_ln42_520 = select i1 %and_ln42_2214, i1 %tmp_6415, i1 %xor_ln42_651" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4039 'select' 'select_ln42_520' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4040 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_654)   --->   "%select_ln42_521 = select i1 %and_ln42_2214, i1 %xor_ln42_651, i1 %tmp_6415" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4040 'select' 'select_ln42_521' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4041 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_654)   --->   "%xor_ln42_652 = xor i1 %tmp_6418, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4041 'xor' 'xor_ln42_652' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4042 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_654)   --->   "%or_ln42_2089 = or i1 %tmp_6419, i1 %xor_ln42_652" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4042 'or' 'or_ln42_2089' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4043 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2215)   --->   "%xor_ln42_653 = xor i1 %select_ln42_520, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4043 'xor' 'xor_ln42_653' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4044 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2215)   --->   "%or_ln42_2090 = or i1 %tmp_6419, i1 %xor_ln42_653" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4044 'or' 'or_ln42_2090' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4045 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2215 = and i1 %or_ln42_2090, i1 %xor_ln42_651" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4045 'and' 'and_ln42_2215' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4046 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_654)   --->   "%and_ln42_2216 = and i1 %tmp_6419, i1 %select_ln42_521" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4046 'and' 'and_ln42_2216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4047 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_654 = xor i1 %and_ln42_2216, i1 %or_ln42_2089" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4047 'xor' 'xor_ln42_654' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4048 [1/1] (0.00ns) (grouped into LUT with out node mult_1567)   --->   "%and_ln42_2217 = and i1 %xor_ln42_654, i1 %tmp_6415" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4048 'and' 'and_ln42_2217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4049 [1/1] (0.00ns) (grouped into LUT with out node mult_1567)   --->   "%select_ln42_522 = select i1 %and_ln42_2215, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4049 'select' 'select_ln42_522' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4050 [1/1] (0.00ns) (grouped into LUT with out node mult_1567)   --->   "%or_ln42_2091 = or i1 %and_ln42_2215, i1 %and_ln42_2217" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4050 'or' 'or_ln42_2091' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4051 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1567 = select i1 %or_ln42_2091, i16 %select_ln42_522, i16 %add_ln42_130" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4051 'select' 'mult_1567' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4052 [1/1] (1.94ns)   --->   "%mul_ln73_1564 = mul i32 %conv_i_i_10, i32 31119" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4052 'mul' 'mul_ln73_1564' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4053 [1/1] (0.00ns)   --->   "%tmp_6420 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1564, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4053 'bitselect' 'tmp_6420' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4054 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_131)   --->   "%trunc_ln42_1694 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1564, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4054 'partselect' 'trunc_ln42_1694' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4055 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_131)   --->   "%tmp_6421 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1564, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4055 'bitselect' 'tmp_6421' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4056 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_131)   --->   "%tmp_6422 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1564, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4056 'bitselect' 'tmp_6422' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4057 [1/1] (0.00ns)   --->   "%trunc_ln42_2625 = trunc i32 %mul_ln73_1564" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4057 'trunc' 'trunc_ln42_2625' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4058 [1/1] (0.76ns)   --->   "%icmp_ln42_1694 = icmp_ne  i14 %trunc_ln42_2625, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4058 'icmp' 'icmp_ln42_1694' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4059 [1/1] (0.00ns)   --->   "%tmp_6423 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1564, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4059 'bitselect' 'tmp_6423' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4060 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_131)   --->   "%or_ln42_2092 = or i1 %tmp_6421, i1 %icmp_ln42_1694" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4060 'or' 'or_ln42_2092' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4061 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_131)   --->   "%and_ln42_2218 = and i1 %or_ln42_2092, i1 %tmp_6422" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4061 'and' 'and_ln42_2218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4062 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_131)   --->   "%zext_ln42_1685 = zext i1 %and_ln42_2218" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4062 'zext' 'zext_ln42_1685' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4063 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_131 = add i16 %trunc_ln42_1694, i16 %zext_ln42_1685" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4063 'add' 'add_ln42_131' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4064 [1/1] (0.00ns)   --->   "%tmp_6424 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_131, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4064 'bitselect' 'tmp_6424' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4065 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2219)   --->   "%xor_ln42_655 = xor i1 %tmp_6424, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4065 'xor' 'xor_ln42_655' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4066 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2219 = and i1 %tmp_6423, i1 %xor_ln42_655" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4066 'and' 'and_ln42_2219' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4067 [1/1] (0.12ns)   --->   "%xor_ln42_656 = xor i1 %tmp_6420, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4067 'xor' 'xor_ln42_656' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4068 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2220)   --->   "%select_ln42_524 = select i1 %and_ln42_2219, i1 %tmp_6420, i1 %xor_ln42_656" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4068 'select' 'select_ln42_524' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4069 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_659)   --->   "%select_ln42_525 = select i1 %and_ln42_2219, i1 %xor_ln42_656, i1 %tmp_6420" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4069 'select' 'select_ln42_525' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4070 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_659)   --->   "%xor_ln42_657 = xor i1 %tmp_6423, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4070 'xor' 'xor_ln42_657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4071 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_659)   --->   "%or_ln42_2093 = or i1 %tmp_6424, i1 %xor_ln42_657" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4071 'or' 'or_ln42_2093' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4072 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2220)   --->   "%xor_ln42_658 = xor i1 %select_ln42_524, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4072 'xor' 'xor_ln42_658' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4073 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2220)   --->   "%or_ln42_2094 = or i1 %tmp_6424, i1 %xor_ln42_658" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4073 'or' 'or_ln42_2094' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4074 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2220 = and i1 %or_ln42_2094, i1 %xor_ln42_656" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4074 'and' 'and_ln42_2220' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4075 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_659)   --->   "%and_ln42_2221 = and i1 %tmp_6424, i1 %select_ln42_525" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4075 'and' 'and_ln42_2221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4076 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_659 = xor i1 %and_ln42_2221, i1 %or_ln42_2093" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4076 'xor' 'xor_ln42_659' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4077 [1/1] (0.00ns) (grouped into LUT with out node mult_1568)   --->   "%and_ln42_2222 = and i1 %xor_ln42_659, i1 %tmp_6420" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4077 'and' 'and_ln42_2222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4078 [1/1] (0.00ns) (grouped into LUT with out node mult_1568)   --->   "%select_ln42_526 = select i1 %and_ln42_2220, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4078 'select' 'select_ln42_526' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4079 [1/1] (0.00ns) (grouped into LUT with out node mult_1568)   --->   "%or_ln42_2095 = or i1 %and_ln42_2220, i1 %and_ln42_2222" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4079 'or' 'or_ln42_2095' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4080 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1568 = select i1 %or_ln42_2095, i16 %select_ln42_526, i16 %add_ln42_131" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4080 'select' 'mult_1568' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4081 [1/1] (1.94ns)   --->   "%mul_ln73_1565 = mul i31 %sext_ln70_19, i31 2147474499" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4081 'mul' 'mul_ln73_1565' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4082 [1/1] (0.00ns)   --->   "%tmp_6425 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1565, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4082 'bitselect' 'tmp_6425' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4083 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_132)   --->   "%trunc_ln42_1695 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1565, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4083 'partselect' 'trunc_ln42_1695' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4084 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_132)   --->   "%tmp_6426 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1565, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4084 'bitselect' 'tmp_6426' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4085 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_132)   --->   "%tmp_6427 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1565, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4085 'bitselect' 'tmp_6427' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4086 [1/1] (0.00ns)   --->   "%trunc_ln42_2626 = trunc i31 %mul_ln73_1565" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4086 'trunc' 'trunc_ln42_2626' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4087 [1/1] (0.76ns)   --->   "%icmp_ln42_1695 = icmp_ne  i14 %trunc_ln42_2626, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4087 'icmp' 'icmp_ln42_1695' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4088 [1/1] (0.00ns)   --->   "%tmp_6428 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1565, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4088 'bitselect' 'tmp_6428' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4089 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_132)   --->   "%or_ln42_2096 = or i1 %tmp_6426, i1 %icmp_ln42_1695" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4089 'or' 'or_ln42_2096' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4090 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_132)   --->   "%and_ln42_2223 = and i1 %or_ln42_2096, i1 %tmp_6427" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4090 'and' 'and_ln42_2223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4091 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_132)   --->   "%zext_ln42_1686 = zext i1 %and_ln42_2223" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4091 'zext' 'zext_ln42_1686' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4092 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_132 = add i16 %trunc_ln42_1695, i16 %zext_ln42_1686" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4092 'add' 'add_ln42_132' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4093 [1/1] (0.00ns)   --->   "%tmp_6429 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_132, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4093 'bitselect' 'tmp_6429' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4094 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2224)   --->   "%xor_ln42_660 = xor i1 %tmp_6429, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4094 'xor' 'xor_ln42_660' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4095 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2224 = and i1 %tmp_6428, i1 %xor_ln42_660" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4095 'and' 'and_ln42_2224' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4096 [1/1] (0.12ns)   --->   "%xor_ln42_661 = xor i1 %tmp_6425, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4096 'xor' 'xor_ln42_661' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4097 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2225)   --->   "%select_ln42_528 = select i1 %and_ln42_2224, i1 %tmp_6425, i1 %xor_ln42_661" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4097 'select' 'select_ln42_528' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4098 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_664)   --->   "%select_ln42_529 = select i1 %and_ln42_2224, i1 %xor_ln42_661, i1 %tmp_6425" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4098 'select' 'select_ln42_529' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4099 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_664)   --->   "%xor_ln42_662 = xor i1 %tmp_6428, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4099 'xor' 'xor_ln42_662' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4100 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_664)   --->   "%or_ln42_2097 = or i1 %tmp_6429, i1 %xor_ln42_662" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4100 'or' 'or_ln42_2097' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4101 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2225)   --->   "%xor_ln42_663 = xor i1 %select_ln42_528, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4101 'xor' 'xor_ln42_663' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4102 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2225)   --->   "%or_ln42_2098 = or i1 %tmp_6429, i1 %xor_ln42_663" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4102 'or' 'or_ln42_2098' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4103 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2225 = and i1 %or_ln42_2098, i1 %xor_ln42_661" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4103 'and' 'and_ln42_2225' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4104 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_664)   --->   "%and_ln42_2226 = and i1 %tmp_6429, i1 %select_ln42_529" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4104 'and' 'and_ln42_2226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4105 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_664 = xor i1 %and_ln42_2226, i1 %or_ln42_2097" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4105 'xor' 'xor_ln42_664' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4106 [1/1] (0.00ns) (grouped into LUT with out node mult_1569)   --->   "%and_ln42_2227 = and i1 %xor_ln42_664, i1 %tmp_6425" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4106 'and' 'and_ln42_2227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4107 [1/1] (0.00ns) (grouped into LUT with out node mult_1569)   --->   "%select_ln42_530 = select i1 %and_ln42_2225, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4107 'select' 'select_ln42_530' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4108 [1/1] (0.00ns) (grouped into LUT with out node mult_1569)   --->   "%or_ln42_2099 = or i1 %and_ln42_2225, i1 %and_ln42_2227" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4108 'or' 'or_ln42_2099' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4109 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1569 = select i1 %or_ln42_2099, i16 %select_ln42_530, i16 %add_ln42_132" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4109 'select' 'mult_1569' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4110 [1/1] (1.94ns)   --->   "%mul_ln73_1566 = mul i32 %conv_i_i_11, i32 4294935466" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4110 'mul' 'mul_ln73_1566' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4111 [1/1] (0.00ns)   --->   "%tmp_6430 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1566, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4111 'bitselect' 'tmp_6430' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4112 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_133)   --->   "%trunc_ln42_1696 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1566, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4112 'partselect' 'trunc_ln42_1696' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4113 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_133)   --->   "%tmp_6431 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1566, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4113 'bitselect' 'tmp_6431' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4114 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_133)   --->   "%tmp_6432 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1566, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4114 'bitselect' 'tmp_6432' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4115 [1/1] (0.00ns)   --->   "%trunc_ln42_2627 = trunc i32 %mul_ln73_1566" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4115 'trunc' 'trunc_ln42_2627' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4116 [1/1] (0.76ns)   --->   "%icmp_ln42_1696 = icmp_ne  i14 %trunc_ln42_2627, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4116 'icmp' 'icmp_ln42_1696' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4117 [1/1] (0.00ns)   --->   "%tmp_6433 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1566, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4117 'bitselect' 'tmp_6433' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4118 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_133)   --->   "%or_ln42_2100 = or i1 %tmp_6431, i1 %icmp_ln42_1696" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4118 'or' 'or_ln42_2100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4119 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_133)   --->   "%and_ln42_2228 = and i1 %or_ln42_2100, i1 %tmp_6432" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4119 'and' 'and_ln42_2228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4120 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_133)   --->   "%zext_ln42_1687 = zext i1 %and_ln42_2228" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4120 'zext' 'zext_ln42_1687' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4121 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_133 = add i16 %trunc_ln42_1696, i16 %zext_ln42_1687" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4121 'add' 'add_ln42_133' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4122 [1/1] (0.00ns)   --->   "%tmp_6434 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_133, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4122 'bitselect' 'tmp_6434' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4123 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2229)   --->   "%xor_ln42_665 = xor i1 %tmp_6434, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4123 'xor' 'xor_ln42_665' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4124 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2229 = and i1 %tmp_6433, i1 %xor_ln42_665" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4124 'and' 'and_ln42_2229' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4125 [1/1] (0.12ns)   --->   "%xor_ln42_666 = xor i1 %tmp_6430, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4125 'xor' 'xor_ln42_666' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4126 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2230)   --->   "%select_ln42_532 = select i1 %and_ln42_2229, i1 %tmp_6430, i1 %xor_ln42_666" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4126 'select' 'select_ln42_532' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4127 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_669)   --->   "%select_ln42_533 = select i1 %and_ln42_2229, i1 %xor_ln42_666, i1 %tmp_6430" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4127 'select' 'select_ln42_533' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4128 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_669)   --->   "%xor_ln42_667 = xor i1 %tmp_6433, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4128 'xor' 'xor_ln42_667' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4129 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_669)   --->   "%or_ln42_2101 = or i1 %tmp_6434, i1 %xor_ln42_667" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4129 'or' 'or_ln42_2101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4130 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2230)   --->   "%xor_ln42_668 = xor i1 %select_ln42_532, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4130 'xor' 'xor_ln42_668' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4131 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2230)   --->   "%or_ln42_2102 = or i1 %tmp_6434, i1 %xor_ln42_668" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4131 'or' 'or_ln42_2102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4132 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2230 = and i1 %or_ln42_2102, i1 %xor_ln42_666" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4132 'and' 'and_ln42_2230' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4133 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_669)   --->   "%and_ln42_2231 = and i1 %tmp_6434, i1 %select_ln42_533" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4133 'and' 'and_ln42_2231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4134 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_669 = xor i1 %and_ln42_2231, i1 %or_ln42_2101" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4134 'xor' 'xor_ln42_669' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4135 [1/1] (0.00ns) (grouped into LUT with out node mult_1570)   --->   "%and_ln42_2232 = and i1 %xor_ln42_669, i1 %tmp_6430" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4135 'and' 'and_ln42_2232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4136 [1/1] (0.00ns) (grouped into LUT with out node mult_1570)   --->   "%select_ln42_534 = select i1 %and_ln42_2230, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4136 'select' 'select_ln42_534' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4137 [1/1] (0.00ns) (grouped into LUT with out node mult_1570)   --->   "%or_ln42_2103 = or i1 %and_ln42_2230, i1 %and_ln42_2232" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4137 'or' 'or_ln42_2103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4138 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1570 = select i1 %or_ln42_2103, i16 %select_ln42_534, i16 %add_ln42_133" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4138 'select' 'mult_1570' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4139 [1/1] (1.94ns)   --->   "%mul_ln73_1567 = mul i32 %conv_i_i_11, i32 18247" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4139 'mul' 'mul_ln73_1567' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4140 [1/1] (0.00ns)   --->   "%tmp_6435 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1567, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4140 'bitselect' 'tmp_6435' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4141 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_134)   --->   "%trunc_ln42_1697 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1567, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4141 'partselect' 'trunc_ln42_1697' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4142 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_134)   --->   "%tmp_6436 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1567, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4142 'bitselect' 'tmp_6436' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4143 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_134)   --->   "%tmp_6437 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1567, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4143 'bitselect' 'tmp_6437' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4144 [1/1] (0.00ns)   --->   "%trunc_ln42_2628 = trunc i32 %mul_ln73_1567" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4144 'trunc' 'trunc_ln42_2628' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4145 [1/1] (0.76ns)   --->   "%icmp_ln42_1697 = icmp_ne  i14 %trunc_ln42_2628, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4145 'icmp' 'icmp_ln42_1697' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4146 [1/1] (0.00ns)   --->   "%tmp_6438 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1567, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4146 'bitselect' 'tmp_6438' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4147 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_134)   --->   "%or_ln42_2104 = or i1 %tmp_6436, i1 %icmp_ln42_1697" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4147 'or' 'or_ln42_2104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4148 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_134)   --->   "%and_ln42_2233 = and i1 %or_ln42_2104, i1 %tmp_6437" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4148 'and' 'and_ln42_2233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4149 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_134)   --->   "%zext_ln42_1688 = zext i1 %and_ln42_2233" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4149 'zext' 'zext_ln42_1688' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4150 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_134 = add i16 %trunc_ln42_1697, i16 %zext_ln42_1688" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4150 'add' 'add_ln42_134' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4151 [1/1] (0.00ns)   --->   "%tmp_6439 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_134, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4151 'bitselect' 'tmp_6439' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4152 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2234)   --->   "%xor_ln42_670 = xor i1 %tmp_6439, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4152 'xor' 'xor_ln42_670' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4153 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2234 = and i1 %tmp_6438, i1 %xor_ln42_670" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4153 'and' 'and_ln42_2234' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4154 [1/1] (0.12ns)   --->   "%xor_ln42_671 = xor i1 %tmp_6435, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4154 'xor' 'xor_ln42_671' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4155 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2235)   --->   "%select_ln42_536 = select i1 %and_ln42_2234, i1 %tmp_6435, i1 %xor_ln42_671" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4155 'select' 'select_ln42_536' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4156 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_674)   --->   "%select_ln42_537 = select i1 %and_ln42_2234, i1 %xor_ln42_671, i1 %tmp_6435" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4156 'select' 'select_ln42_537' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4157 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_674)   --->   "%xor_ln42_672 = xor i1 %tmp_6438, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4157 'xor' 'xor_ln42_672' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4158 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_674)   --->   "%or_ln42_2105 = or i1 %tmp_6439, i1 %xor_ln42_672" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4158 'or' 'or_ln42_2105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4159 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2235)   --->   "%xor_ln42_673 = xor i1 %select_ln42_536, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4159 'xor' 'xor_ln42_673' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4160 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2235)   --->   "%or_ln42_2106 = or i1 %tmp_6439, i1 %xor_ln42_673" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4160 'or' 'or_ln42_2106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4161 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2235 = and i1 %or_ln42_2106, i1 %xor_ln42_671" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4161 'and' 'and_ln42_2235' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4162 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_674)   --->   "%and_ln42_2236 = and i1 %tmp_6439, i1 %select_ln42_537" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4162 'and' 'and_ln42_2236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4163 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_674 = xor i1 %and_ln42_2236, i1 %or_ln42_2105" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4163 'xor' 'xor_ln42_674' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4164 [1/1] (0.00ns) (grouped into LUT with out node mult_1571)   --->   "%and_ln42_2237 = and i1 %xor_ln42_674, i1 %tmp_6435" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4164 'and' 'and_ln42_2237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4165 [1/1] (0.00ns) (grouped into LUT with out node mult_1571)   --->   "%select_ln42_538 = select i1 %and_ln42_2235, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4165 'select' 'select_ln42_538' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4166 [1/1] (0.00ns) (grouped into LUT with out node mult_1571)   --->   "%or_ln42_2107 = or i1 %and_ln42_2235, i1 %and_ln42_2237" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4166 'or' 'or_ln42_2107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4167 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1571 = select i1 %or_ln42_2107, i16 %select_ln42_538, i16 %add_ln42_134" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4167 'select' 'mult_1571' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4168 [1/1] (1.94ns)   --->   "%mul_ln73_1568 = mul i32 %conv_i_i_11, i32 22202" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4168 'mul' 'mul_ln73_1568' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4169 [1/1] (0.00ns)   --->   "%tmp_6440 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1568, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4169 'bitselect' 'tmp_6440' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4170 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_135)   --->   "%trunc_ln42_1698 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1568, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4170 'partselect' 'trunc_ln42_1698' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4171 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_135)   --->   "%tmp_6441 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1568, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4171 'bitselect' 'tmp_6441' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4172 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_135)   --->   "%tmp_6442 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1568, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4172 'bitselect' 'tmp_6442' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4173 [1/1] (0.00ns)   --->   "%trunc_ln42_2629 = trunc i32 %mul_ln73_1568" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4173 'trunc' 'trunc_ln42_2629' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4174 [1/1] (0.76ns)   --->   "%icmp_ln42_1698 = icmp_ne  i14 %trunc_ln42_2629, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4174 'icmp' 'icmp_ln42_1698' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4175 [1/1] (0.00ns)   --->   "%tmp_6443 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1568, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4175 'bitselect' 'tmp_6443' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4176 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_135)   --->   "%or_ln42_2108 = or i1 %tmp_6441, i1 %icmp_ln42_1698" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4176 'or' 'or_ln42_2108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4177 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_135)   --->   "%and_ln42_2238 = and i1 %or_ln42_2108, i1 %tmp_6442" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4177 'and' 'and_ln42_2238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4178 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_135)   --->   "%zext_ln42_1689 = zext i1 %and_ln42_2238" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4178 'zext' 'zext_ln42_1689' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4179 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_135 = add i16 %trunc_ln42_1698, i16 %zext_ln42_1689" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4179 'add' 'add_ln42_135' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4180 [1/1] (0.00ns)   --->   "%tmp_6444 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_135, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4180 'bitselect' 'tmp_6444' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4181 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2239)   --->   "%xor_ln42_675 = xor i1 %tmp_6444, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4181 'xor' 'xor_ln42_675' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4182 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2239 = and i1 %tmp_6443, i1 %xor_ln42_675" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4182 'and' 'and_ln42_2239' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4183 [1/1] (0.12ns)   --->   "%xor_ln42_676 = xor i1 %tmp_6440, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4183 'xor' 'xor_ln42_676' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4184 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2240)   --->   "%select_ln42_540 = select i1 %and_ln42_2239, i1 %tmp_6440, i1 %xor_ln42_676" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4184 'select' 'select_ln42_540' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4185 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_679)   --->   "%select_ln42_541 = select i1 %and_ln42_2239, i1 %xor_ln42_676, i1 %tmp_6440" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4185 'select' 'select_ln42_541' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4186 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_679)   --->   "%xor_ln42_677 = xor i1 %tmp_6443, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4186 'xor' 'xor_ln42_677' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4187 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_679)   --->   "%or_ln42_2109 = or i1 %tmp_6444, i1 %xor_ln42_677" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4187 'or' 'or_ln42_2109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4188 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2240)   --->   "%xor_ln42_678 = xor i1 %select_ln42_540, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4188 'xor' 'xor_ln42_678' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4189 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2240)   --->   "%or_ln42_2110 = or i1 %tmp_6444, i1 %xor_ln42_678" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4189 'or' 'or_ln42_2110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4190 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2240 = and i1 %or_ln42_2110, i1 %xor_ln42_676" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4190 'and' 'and_ln42_2240' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4191 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_679)   --->   "%and_ln42_2241 = and i1 %tmp_6444, i1 %select_ln42_541" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4191 'and' 'and_ln42_2241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4192 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_679 = xor i1 %and_ln42_2241, i1 %or_ln42_2109" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4192 'xor' 'xor_ln42_679' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4193 [1/1] (0.00ns) (grouped into LUT with out node mult_1572)   --->   "%and_ln42_2242 = and i1 %xor_ln42_679, i1 %tmp_6440" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4193 'and' 'and_ln42_2242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4194 [1/1] (0.00ns) (grouped into LUT with out node mult_1572)   --->   "%select_ln42_542 = select i1 %and_ln42_2240, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4194 'select' 'select_ln42_542' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4195 [1/1] (0.00ns) (grouped into LUT with out node mult_1572)   --->   "%or_ln42_2111 = or i1 %and_ln42_2240, i1 %and_ln42_2242" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4195 'or' 'or_ln42_2111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4196 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1572 = select i1 %or_ln42_2111, i16 %select_ln42_542, i16 %add_ln42_135" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4196 'select' 'mult_1572' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4197 [1/1] (1.94ns)   --->   "%mul_ln73_1569 = mul i32 %conv_i_i_11, i32 4294947026" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4197 'mul' 'mul_ln73_1569' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4198 [1/1] (0.00ns)   --->   "%tmp_6445 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1569, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4198 'bitselect' 'tmp_6445' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4199 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_136)   --->   "%trunc_ln42_1699 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1569, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4199 'partselect' 'trunc_ln42_1699' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4200 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_136)   --->   "%tmp_6446 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1569, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4200 'bitselect' 'tmp_6446' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4201 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_136)   --->   "%tmp_6447 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1569, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4201 'bitselect' 'tmp_6447' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4202 [1/1] (0.00ns)   --->   "%trunc_ln42_2630 = trunc i32 %mul_ln73_1569" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4202 'trunc' 'trunc_ln42_2630' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4203 [1/1] (0.76ns)   --->   "%icmp_ln42_1699 = icmp_ne  i14 %trunc_ln42_2630, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4203 'icmp' 'icmp_ln42_1699' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4204 [1/1] (0.00ns)   --->   "%tmp_6448 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1569, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4204 'bitselect' 'tmp_6448' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4205 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_136)   --->   "%or_ln42_2112 = or i1 %tmp_6446, i1 %icmp_ln42_1699" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4205 'or' 'or_ln42_2112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4206 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_136)   --->   "%and_ln42_2243 = and i1 %or_ln42_2112, i1 %tmp_6447" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4206 'and' 'and_ln42_2243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4207 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_136)   --->   "%zext_ln42_1690 = zext i1 %and_ln42_2243" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4207 'zext' 'zext_ln42_1690' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4208 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_136 = add i16 %trunc_ln42_1699, i16 %zext_ln42_1690" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4208 'add' 'add_ln42_136' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4209 [1/1] (0.00ns)   --->   "%tmp_6449 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_136, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4209 'bitselect' 'tmp_6449' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4210 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2244)   --->   "%xor_ln42_680 = xor i1 %tmp_6449, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4210 'xor' 'xor_ln42_680' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4211 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2244 = and i1 %tmp_6448, i1 %xor_ln42_680" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4211 'and' 'and_ln42_2244' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4212 [1/1] (0.12ns)   --->   "%xor_ln42_681 = xor i1 %tmp_6445, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4212 'xor' 'xor_ln42_681' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4213 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2245)   --->   "%select_ln42_544 = select i1 %and_ln42_2244, i1 %tmp_6445, i1 %xor_ln42_681" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4213 'select' 'select_ln42_544' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4214 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_684)   --->   "%select_ln42_545 = select i1 %and_ln42_2244, i1 %xor_ln42_681, i1 %tmp_6445" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4214 'select' 'select_ln42_545' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4215 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_684)   --->   "%xor_ln42_682 = xor i1 %tmp_6448, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4215 'xor' 'xor_ln42_682' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4216 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_684)   --->   "%or_ln42_2113 = or i1 %tmp_6449, i1 %xor_ln42_682" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4216 'or' 'or_ln42_2113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4217 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2245)   --->   "%xor_ln42_683 = xor i1 %select_ln42_544, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4217 'xor' 'xor_ln42_683' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4218 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2245)   --->   "%or_ln42_2114 = or i1 %tmp_6449, i1 %xor_ln42_683" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4218 'or' 'or_ln42_2114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4219 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2245 = and i1 %or_ln42_2114, i1 %xor_ln42_681" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4219 'and' 'and_ln42_2245' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4220 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_684)   --->   "%and_ln42_2246 = and i1 %tmp_6449, i1 %select_ln42_545" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4220 'and' 'and_ln42_2246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4221 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_684 = xor i1 %and_ln42_2246, i1 %or_ln42_2113" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4221 'xor' 'xor_ln42_684' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4222 [1/1] (0.00ns) (grouped into LUT with out node mult_1573)   --->   "%and_ln42_2247 = and i1 %xor_ln42_684, i1 %tmp_6445" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4222 'and' 'and_ln42_2247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4223 [1/1] (0.00ns) (grouped into LUT with out node mult_1573)   --->   "%select_ln42_546 = select i1 %and_ln42_2245, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4223 'select' 'select_ln42_546' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4224 [1/1] (0.00ns) (grouped into LUT with out node mult_1573)   --->   "%or_ln42_2115 = or i1 %and_ln42_2245, i1 %and_ln42_2247" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4224 'or' 'or_ln42_2115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4225 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1573 = select i1 %or_ln42_2115, i16 %select_ln42_546, i16 %add_ln42_136" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4225 'select' 'mult_1573' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4226 [1/1] (1.94ns)   --->   "%mul_ln73_1571 = mul i32 %conv_i_i_12, i32 24618" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4226 'mul' 'mul_ln73_1571' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4227 [1/1] (0.00ns)   --->   "%tmp_6460 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1571, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4227 'bitselect' 'tmp_6460' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4228 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_139)   --->   "%trunc_ln42_1702 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1571, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4228 'partselect' 'trunc_ln42_1702' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4229 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_139)   --->   "%tmp_6461 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1571, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4229 'bitselect' 'tmp_6461' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4230 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_139)   --->   "%tmp_6462 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1571, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4230 'bitselect' 'tmp_6462' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4231 [1/1] (0.00ns)   --->   "%trunc_ln42_2633 = trunc i32 %mul_ln73_1571" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4231 'trunc' 'trunc_ln42_2633' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4232 [1/1] (0.76ns)   --->   "%icmp_ln42_1702 = icmp_ne  i14 %trunc_ln42_2633, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4232 'icmp' 'icmp_ln42_1702' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4233 [1/1] (0.00ns)   --->   "%tmp_6463 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1571, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4233 'bitselect' 'tmp_6463' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4234 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_139)   --->   "%or_ln42_2124 = or i1 %tmp_6461, i1 %icmp_ln42_1702" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4234 'or' 'or_ln42_2124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4235 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_139)   --->   "%and_ln42_2258 = and i1 %or_ln42_2124, i1 %tmp_6462" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4235 'and' 'and_ln42_2258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4236 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_139)   --->   "%zext_ln42_1693 = zext i1 %and_ln42_2258" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4236 'zext' 'zext_ln42_1693' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4237 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_139 = add i16 %trunc_ln42_1702, i16 %zext_ln42_1693" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4237 'add' 'add_ln42_139' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4238 [1/1] (0.00ns)   --->   "%tmp_6464 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_139, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4238 'bitselect' 'tmp_6464' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4239 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2259)   --->   "%xor_ln42_695 = xor i1 %tmp_6464, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4239 'xor' 'xor_ln42_695' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4240 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2259 = and i1 %tmp_6463, i1 %xor_ln42_695" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4240 'and' 'and_ln42_2259' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4241 [1/1] (0.12ns)   --->   "%xor_ln42_696 = xor i1 %tmp_6460, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4241 'xor' 'xor_ln42_696' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4242 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2260)   --->   "%select_ln42_556 = select i1 %and_ln42_2259, i1 %tmp_6460, i1 %xor_ln42_696" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4242 'select' 'select_ln42_556' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4243 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_699)   --->   "%select_ln42_557 = select i1 %and_ln42_2259, i1 %xor_ln42_696, i1 %tmp_6460" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4243 'select' 'select_ln42_557' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4244 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_699)   --->   "%xor_ln42_697 = xor i1 %tmp_6463, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4244 'xor' 'xor_ln42_697' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4245 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_699)   --->   "%or_ln42_2125 = or i1 %tmp_6464, i1 %xor_ln42_697" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4245 'or' 'or_ln42_2125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4246 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2260)   --->   "%xor_ln42_698 = xor i1 %select_ln42_556, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4246 'xor' 'xor_ln42_698' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4247 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2260)   --->   "%or_ln42_2126 = or i1 %tmp_6464, i1 %xor_ln42_698" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4247 'or' 'or_ln42_2126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4248 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2260 = and i1 %or_ln42_2126, i1 %xor_ln42_696" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4248 'and' 'and_ln42_2260' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4249 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_699)   --->   "%and_ln42_2261 = and i1 %tmp_6464, i1 %select_ln42_557" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4249 'and' 'and_ln42_2261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4250 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_699 = xor i1 %and_ln42_2261, i1 %or_ln42_2125" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4250 'xor' 'xor_ln42_699' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4251 [1/1] (0.00ns) (grouped into LUT with out node mult_1576)   --->   "%and_ln42_2262 = and i1 %xor_ln42_699, i1 %tmp_6460" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4251 'and' 'and_ln42_2262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4252 [1/1] (0.00ns) (grouped into LUT with out node mult_1576)   --->   "%select_ln42_558 = select i1 %and_ln42_2260, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4252 'select' 'select_ln42_558' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4253 [1/1] (0.00ns) (grouped into LUT with out node mult_1576)   --->   "%or_ln42_2127 = or i1 %and_ln42_2260, i1 %and_ln42_2262" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4253 'or' 'or_ln42_2127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4254 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1576 = select i1 %or_ln42_2127, i16 %select_ln42_558, i16 %add_ln42_139" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4254 'select' 'mult_1576' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4255 [1/1] (1.94ns)   --->   "%mul_ln73_1572 = mul i32 %conv_i_i_12, i32 20222" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4255 'mul' 'mul_ln73_1572' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4256 [1/1] (0.00ns)   --->   "%tmp_6465 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1572, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4256 'bitselect' 'tmp_6465' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4257 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_140)   --->   "%trunc_ln42_1703 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1572, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4257 'partselect' 'trunc_ln42_1703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4258 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_140)   --->   "%tmp_6466 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1572, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4258 'bitselect' 'tmp_6466' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4259 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_140)   --->   "%tmp_6467 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1572, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4259 'bitselect' 'tmp_6467' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4260 [1/1] (0.00ns)   --->   "%trunc_ln42_2634 = trunc i32 %mul_ln73_1572" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4260 'trunc' 'trunc_ln42_2634' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4261 [1/1] (0.76ns)   --->   "%icmp_ln42_1703 = icmp_ne  i14 %trunc_ln42_2634, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4261 'icmp' 'icmp_ln42_1703' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4262 [1/1] (0.00ns)   --->   "%tmp_6468 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1572, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4262 'bitselect' 'tmp_6468' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4263 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_140)   --->   "%or_ln42_2128 = or i1 %tmp_6466, i1 %icmp_ln42_1703" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4263 'or' 'or_ln42_2128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4264 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_140)   --->   "%and_ln42_2263 = and i1 %or_ln42_2128, i1 %tmp_6467" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4264 'and' 'and_ln42_2263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4265 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_140)   --->   "%zext_ln42_1694 = zext i1 %and_ln42_2263" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4265 'zext' 'zext_ln42_1694' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4266 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_140 = add i16 %trunc_ln42_1703, i16 %zext_ln42_1694" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4266 'add' 'add_ln42_140' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4267 [1/1] (0.00ns)   --->   "%tmp_6469 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_140, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4267 'bitselect' 'tmp_6469' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4268 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2264)   --->   "%xor_ln42_700 = xor i1 %tmp_6469, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4268 'xor' 'xor_ln42_700' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4269 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2264 = and i1 %tmp_6468, i1 %xor_ln42_700" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4269 'and' 'and_ln42_2264' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4270 [1/1] (0.12ns)   --->   "%xor_ln42_701 = xor i1 %tmp_6465, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4270 'xor' 'xor_ln42_701' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4271 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2265)   --->   "%select_ln42_560 = select i1 %and_ln42_2264, i1 %tmp_6465, i1 %xor_ln42_701" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4271 'select' 'select_ln42_560' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4272 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_704)   --->   "%select_ln42_561 = select i1 %and_ln42_2264, i1 %xor_ln42_701, i1 %tmp_6465" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4272 'select' 'select_ln42_561' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4273 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_704)   --->   "%xor_ln42_702 = xor i1 %tmp_6468, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4273 'xor' 'xor_ln42_702' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4274 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_704)   --->   "%or_ln42_2129 = or i1 %tmp_6469, i1 %xor_ln42_702" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4274 'or' 'or_ln42_2129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4275 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2265)   --->   "%xor_ln42_703 = xor i1 %select_ln42_560, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4275 'xor' 'xor_ln42_703' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4276 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2265)   --->   "%or_ln42_2130 = or i1 %tmp_6469, i1 %xor_ln42_703" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4276 'or' 'or_ln42_2130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4277 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2265 = and i1 %or_ln42_2130, i1 %xor_ln42_701" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4277 'and' 'and_ln42_2265' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4278 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_704)   --->   "%and_ln42_2266 = and i1 %tmp_6469, i1 %select_ln42_561" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4278 'and' 'and_ln42_2266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4279 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_704 = xor i1 %and_ln42_2266, i1 %or_ln42_2129" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4279 'xor' 'xor_ln42_704' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4280 [1/1] (0.00ns) (grouped into LUT with out node mult_1577)   --->   "%and_ln42_2267 = and i1 %xor_ln42_704, i1 %tmp_6465" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4280 'and' 'and_ln42_2267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4281 [1/1] (0.00ns) (grouped into LUT with out node mult_1577)   --->   "%select_ln42_562 = select i1 %and_ln42_2265, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4281 'select' 'select_ln42_562' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4282 [1/1] (0.00ns) (grouped into LUT with out node mult_1577)   --->   "%or_ln42_2131 = or i1 %and_ln42_2265, i1 %and_ln42_2267" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4282 'or' 'or_ln42_2131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4283 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1577 = select i1 %or_ln42_2131, i16 %select_ln42_562, i16 %add_ln42_140" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4283 'select' 'mult_1577' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4284 [1/1] (1.94ns)   --->   "%mul_ln73_1573 = mul i31 %sext_ln70_22, i31 2147470589" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4284 'mul' 'mul_ln73_1573' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4285 [1/1] (0.00ns)   --->   "%tmp_6470 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1573, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4285 'bitselect' 'tmp_6470' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4286 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_141)   --->   "%trunc_ln42_1704 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1573, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4286 'partselect' 'trunc_ln42_1704' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4287 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_141)   --->   "%tmp_6471 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1573, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4287 'bitselect' 'tmp_6471' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4288 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_141)   --->   "%tmp_6472 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1573, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4288 'bitselect' 'tmp_6472' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4289 [1/1] (0.00ns)   --->   "%trunc_ln42_2635 = trunc i31 %mul_ln73_1573" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4289 'trunc' 'trunc_ln42_2635' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4290 [1/1] (0.76ns)   --->   "%icmp_ln42_1704 = icmp_ne  i14 %trunc_ln42_2635, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4290 'icmp' 'icmp_ln42_1704' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4291 [1/1] (0.00ns)   --->   "%tmp_6473 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1573, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4291 'bitselect' 'tmp_6473' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4292 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_141)   --->   "%or_ln42_2132 = or i1 %tmp_6471, i1 %icmp_ln42_1704" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4292 'or' 'or_ln42_2132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4293 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_141)   --->   "%and_ln42_2268 = and i1 %or_ln42_2132, i1 %tmp_6472" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4293 'and' 'and_ln42_2268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4294 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_141)   --->   "%zext_ln42_1695 = zext i1 %and_ln42_2268" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4294 'zext' 'zext_ln42_1695' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4295 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_141 = add i16 %trunc_ln42_1704, i16 %zext_ln42_1695" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4295 'add' 'add_ln42_141' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4296 [1/1] (0.00ns)   --->   "%tmp_6474 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_141, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4296 'bitselect' 'tmp_6474' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4297 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2269)   --->   "%xor_ln42_705 = xor i1 %tmp_6474, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4297 'xor' 'xor_ln42_705' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4298 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2269 = and i1 %tmp_6473, i1 %xor_ln42_705" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4298 'and' 'and_ln42_2269' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4299 [1/1] (0.12ns)   --->   "%xor_ln42_706 = xor i1 %tmp_6470, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4299 'xor' 'xor_ln42_706' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4300 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2270)   --->   "%select_ln42_564 = select i1 %and_ln42_2269, i1 %tmp_6470, i1 %xor_ln42_706" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4300 'select' 'select_ln42_564' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4301 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_709)   --->   "%select_ln42_565 = select i1 %and_ln42_2269, i1 %xor_ln42_706, i1 %tmp_6470" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4301 'select' 'select_ln42_565' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4302 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_709)   --->   "%xor_ln42_707 = xor i1 %tmp_6473, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4302 'xor' 'xor_ln42_707' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4303 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_709)   --->   "%or_ln42_2133 = or i1 %tmp_6474, i1 %xor_ln42_707" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4303 'or' 'or_ln42_2133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4304 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2270)   --->   "%xor_ln42_708 = xor i1 %select_ln42_564, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4304 'xor' 'xor_ln42_708' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4305 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2270)   --->   "%or_ln42_2134 = or i1 %tmp_6474, i1 %xor_ln42_708" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4305 'or' 'or_ln42_2134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4306 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2270 = and i1 %or_ln42_2134, i1 %xor_ln42_706" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4306 'and' 'and_ln42_2270' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4307 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_709)   --->   "%and_ln42_2271 = and i1 %tmp_6474, i1 %select_ln42_565" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4307 'and' 'and_ln42_2271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4308 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_709 = xor i1 %and_ln42_2271, i1 %or_ln42_2133" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4308 'xor' 'xor_ln42_709' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4309 [1/1] (0.00ns) (grouped into LUT with out node mult_1578)   --->   "%and_ln42_2272 = and i1 %xor_ln42_709, i1 %tmp_6470" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4309 'and' 'and_ln42_2272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4310 [1/1] (0.00ns) (grouped into LUT with out node mult_1578)   --->   "%select_ln42_566 = select i1 %and_ln42_2270, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4310 'select' 'select_ln42_566' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4311 [1/1] (0.00ns) (grouped into LUT with out node mult_1578)   --->   "%or_ln42_2135 = or i1 %and_ln42_2270, i1 %and_ln42_2272" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4311 'or' 'or_ln42_2135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4312 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1578 = select i1 %or_ln42_2135, i16 %select_ln42_566, i16 %add_ln42_141" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4312 'select' 'mult_1578' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4313 [1/1] (1.94ns)   --->   "%mul_ln73_1575 = mul i32 %conv_i_i_12, i32 4294945374" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4313 'mul' 'mul_ln73_1575' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4314 [1/1] (0.00ns)   --->   "%tmp_6485 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1575, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4314 'bitselect' 'tmp_6485' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4315 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_144)   --->   "%trunc_ln42_1707 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1575, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4315 'partselect' 'trunc_ln42_1707' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4316 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_144)   --->   "%tmp_6486 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1575, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4316 'bitselect' 'tmp_6486' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4317 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_144)   --->   "%tmp_6487 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1575, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4317 'bitselect' 'tmp_6487' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4318 [1/1] (0.00ns)   --->   "%trunc_ln42_2638 = trunc i32 %mul_ln73_1575" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4318 'trunc' 'trunc_ln42_2638' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4319 [1/1] (0.76ns)   --->   "%icmp_ln42_1707 = icmp_ne  i14 %trunc_ln42_2638, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4319 'icmp' 'icmp_ln42_1707' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4320 [1/1] (0.00ns)   --->   "%tmp_6488 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1575, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4320 'bitselect' 'tmp_6488' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4321 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_144)   --->   "%or_ln42_2145 = or i1 %tmp_6486, i1 %icmp_ln42_1707" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4321 'or' 'or_ln42_2145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4322 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_144)   --->   "%and_ln42_2283 = and i1 %or_ln42_2145, i1 %tmp_6487" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4322 'and' 'and_ln42_2283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4323 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_144)   --->   "%zext_ln42_1698 = zext i1 %and_ln42_2283" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4323 'zext' 'zext_ln42_1698' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4324 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_144 = add i16 %trunc_ln42_1707, i16 %zext_ln42_1698" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4324 'add' 'add_ln42_144' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4325 [1/1] (0.00ns)   --->   "%tmp_6489 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_144, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4325 'bitselect' 'tmp_6489' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4326 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2284)   --->   "%xor_ln42_720 = xor i1 %tmp_6489, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4326 'xor' 'xor_ln42_720' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4327 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2284 = and i1 %tmp_6488, i1 %xor_ln42_720" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4327 'and' 'and_ln42_2284' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4328 [1/1] (0.12ns)   --->   "%xor_ln42_721 = xor i1 %tmp_6485, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4328 'xor' 'xor_ln42_721' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4329 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2285)   --->   "%select_ln42_576 = select i1 %and_ln42_2284, i1 %tmp_6485, i1 %xor_ln42_721" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4329 'select' 'select_ln42_576' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4330 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_724)   --->   "%select_ln42_577 = select i1 %and_ln42_2284, i1 %xor_ln42_721, i1 %tmp_6485" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4330 'select' 'select_ln42_577' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4331 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_724)   --->   "%xor_ln42_722 = xor i1 %tmp_6488, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4331 'xor' 'xor_ln42_722' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4332 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_724)   --->   "%or_ln42_2146 = or i1 %tmp_6489, i1 %xor_ln42_722" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4332 'or' 'or_ln42_2146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4333 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2285)   --->   "%xor_ln42_723 = xor i1 %select_ln42_576, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4333 'xor' 'xor_ln42_723' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4334 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2285)   --->   "%or_ln42_2147 = or i1 %tmp_6489, i1 %xor_ln42_723" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4334 'or' 'or_ln42_2147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4335 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2285 = and i1 %or_ln42_2147, i1 %xor_ln42_721" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4335 'and' 'and_ln42_2285' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4336 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_724)   --->   "%and_ln42_2286 = and i1 %tmp_6489, i1 %select_ln42_577" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4336 'and' 'and_ln42_2286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4337 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_724 = xor i1 %and_ln42_2286, i1 %or_ln42_2146" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4337 'xor' 'xor_ln42_724' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4338 [1/1] (0.00ns) (grouped into LUT with out node mult_1581)   --->   "%and_ln42_2287 = and i1 %xor_ln42_724, i1 %tmp_6485" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4338 'and' 'and_ln42_2287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4339 [1/1] (0.00ns) (grouped into LUT with out node mult_1581)   --->   "%select_ln42_578 = select i1 %and_ln42_2285, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4339 'select' 'select_ln42_578' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4340 [1/1] (0.00ns) (grouped into LUT with out node mult_1581)   --->   "%or_ln42_2148 = or i1 %and_ln42_2285, i1 %and_ln42_2287" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4340 'or' 'or_ln42_2148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4341 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1581 = select i1 %or_ln42_2148, i16 %select_ln42_578, i16 %add_ln42_144" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4341 'select' 'mult_1581' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4342 [1/1] (1.94ns)   --->   "%mul_ln73_1576 = mul i31 %sext_ln70_22, i31 13667" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4342 'mul' 'mul_ln73_1576' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4343 [1/1] (0.00ns)   --->   "%tmp_6490 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1576, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4343 'bitselect' 'tmp_6490' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4344 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_145)   --->   "%trunc_ln42_1708 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1576, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4344 'partselect' 'trunc_ln42_1708' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4345 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_145)   --->   "%tmp_6491 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1576, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4345 'bitselect' 'tmp_6491' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4346 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_145)   --->   "%tmp_6492 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1576, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4346 'bitselect' 'tmp_6492' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4347 [1/1] (0.00ns)   --->   "%trunc_ln42_2639 = trunc i31 %mul_ln73_1576" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4347 'trunc' 'trunc_ln42_2639' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4348 [1/1] (0.76ns)   --->   "%icmp_ln42_1708 = icmp_ne  i14 %trunc_ln42_2639, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4348 'icmp' 'icmp_ln42_1708' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4349 [1/1] (0.00ns)   --->   "%tmp_6493 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1576, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4349 'bitselect' 'tmp_6493' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4350 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_145)   --->   "%or_ln42_2149 = or i1 %tmp_6491, i1 %icmp_ln42_1708" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4350 'or' 'or_ln42_2149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4351 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_145)   --->   "%and_ln42_2288 = and i1 %or_ln42_2149, i1 %tmp_6492" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4351 'and' 'and_ln42_2288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4352 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_145)   --->   "%zext_ln42_1699 = zext i1 %and_ln42_2288" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4352 'zext' 'zext_ln42_1699' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4353 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_145 = add i16 %trunc_ln42_1708, i16 %zext_ln42_1699" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4353 'add' 'add_ln42_145' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4354 [1/1] (0.00ns)   --->   "%tmp_6494 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_145, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4354 'bitselect' 'tmp_6494' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4355 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2289)   --->   "%xor_ln42_725 = xor i1 %tmp_6494, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4355 'xor' 'xor_ln42_725' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4356 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2289 = and i1 %tmp_6493, i1 %xor_ln42_725" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4356 'and' 'and_ln42_2289' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4357 [1/1] (0.12ns)   --->   "%xor_ln42_726 = xor i1 %tmp_6490, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4357 'xor' 'xor_ln42_726' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4358 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2290)   --->   "%select_ln42_580 = select i1 %and_ln42_2289, i1 %tmp_6490, i1 %xor_ln42_726" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4358 'select' 'select_ln42_580' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4359 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_729)   --->   "%select_ln42_581 = select i1 %and_ln42_2289, i1 %xor_ln42_726, i1 %tmp_6490" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4359 'select' 'select_ln42_581' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4360 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_729)   --->   "%xor_ln42_727 = xor i1 %tmp_6493, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4360 'xor' 'xor_ln42_727' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4361 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_729)   --->   "%or_ln42_2150 = or i1 %tmp_6494, i1 %xor_ln42_727" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4361 'or' 'or_ln42_2150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4362 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2290)   --->   "%xor_ln42_728 = xor i1 %select_ln42_580, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4362 'xor' 'xor_ln42_728' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4363 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2290)   --->   "%or_ln42_2151 = or i1 %tmp_6494, i1 %xor_ln42_728" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4363 'or' 'or_ln42_2151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4364 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2290 = and i1 %or_ln42_2151, i1 %xor_ln42_726" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4364 'and' 'and_ln42_2290' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4365 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_729)   --->   "%and_ln42_2291 = and i1 %tmp_6494, i1 %select_ln42_581" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4365 'and' 'and_ln42_2291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4366 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_729 = xor i1 %and_ln42_2291, i1 %or_ln42_2150" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4366 'xor' 'xor_ln42_729' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4367 [1/1] (0.00ns) (grouped into LUT with out node mult_1582)   --->   "%and_ln42_2292 = and i1 %xor_ln42_729, i1 %tmp_6490" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4367 'and' 'and_ln42_2292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4368 [1/1] (0.00ns) (grouped into LUT with out node mult_1582)   --->   "%select_ln42_582 = select i1 %and_ln42_2290, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4368 'select' 'select_ln42_582' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4369 [1/1] (0.00ns) (grouped into LUT with out node mult_1582)   --->   "%or_ln42_2152 = or i1 %and_ln42_2290, i1 %and_ln42_2292" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4369 'or' 'or_ln42_2152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4370 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1582 = select i1 %or_ln42_2152, i16 %select_ln42_582, i16 %add_ln42_145" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4370 'select' 'mult_1582' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4371 [1/1] (1.94ns)   --->   "%mul_ln73_1577 = mul i32 %conv_i_i_12, i32 19292" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4371 'mul' 'mul_ln73_1577' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4372 [1/1] (0.00ns)   --->   "%tmp_6495 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1577, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4372 'bitselect' 'tmp_6495' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4373 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_146)   --->   "%trunc_ln42_1709 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1577, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4373 'partselect' 'trunc_ln42_1709' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4374 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_146)   --->   "%tmp_6496 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1577, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4374 'bitselect' 'tmp_6496' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4375 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_146)   --->   "%tmp_6497 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1577, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4375 'bitselect' 'tmp_6497' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4376 [1/1] (0.00ns)   --->   "%trunc_ln42_2640 = trunc i32 %mul_ln73_1577" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4376 'trunc' 'trunc_ln42_2640' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4377 [1/1] (0.76ns)   --->   "%icmp_ln42_1709 = icmp_ne  i14 %trunc_ln42_2640, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4377 'icmp' 'icmp_ln42_1709' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4378 [1/1] (0.00ns)   --->   "%tmp_6498 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1577, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4378 'bitselect' 'tmp_6498' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4379 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_146)   --->   "%or_ln42_2153 = or i1 %tmp_6496, i1 %icmp_ln42_1709" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4379 'or' 'or_ln42_2153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4380 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_146)   --->   "%and_ln42_2293 = and i1 %or_ln42_2153, i1 %tmp_6497" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4380 'and' 'and_ln42_2293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4381 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_146)   --->   "%zext_ln42_1700 = zext i1 %and_ln42_2293" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4381 'zext' 'zext_ln42_1700' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4382 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_146 = add i16 %trunc_ln42_1709, i16 %zext_ln42_1700" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4382 'add' 'add_ln42_146' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4383 [1/1] (0.00ns)   --->   "%tmp_6499 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_146, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4383 'bitselect' 'tmp_6499' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4384 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2294)   --->   "%xor_ln42_730 = xor i1 %tmp_6499, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4384 'xor' 'xor_ln42_730' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4385 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2294 = and i1 %tmp_6498, i1 %xor_ln42_730" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4385 'and' 'and_ln42_2294' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4386 [1/1] (0.12ns)   --->   "%xor_ln42_731 = xor i1 %tmp_6495, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4386 'xor' 'xor_ln42_731' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4387 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2295)   --->   "%select_ln42_584 = select i1 %and_ln42_2294, i1 %tmp_6495, i1 %xor_ln42_731" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4387 'select' 'select_ln42_584' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4388 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_734)   --->   "%select_ln42_585 = select i1 %and_ln42_2294, i1 %xor_ln42_731, i1 %tmp_6495" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4388 'select' 'select_ln42_585' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4389 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_734)   --->   "%xor_ln42_732 = xor i1 %tmp_6498, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4389 'xor' 'xor_ln42_732' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4390 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_734)   --->   "%or_ln42_2154 = or i1 %tmp_6499, i1 %xor_ln42_732" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4390 'or' 'or_ln42_2154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4391 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2295)   --->   "%xor_ln42_733 = xor i1 %select_ln42_584, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4391 'xor' 'xor_ln42_733' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4392 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2295)   --->   "%or_ln42_2155 = or i1 %tmp_6499, i1 %xor_ln42_733" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4392 'or' 'or_ln42_2155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4393 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2295 = and i1 %or_ln42_2155, i1 %xor_ln42_731" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4393 'and' 'and_ln42_2295' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4394 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_734)   --->   "%and_ln42_2296 = and i1 %tmp_6499, i1 %select_ln42_585" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4394 'and' 'and_ln42_2296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4395 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_734 = xor i1 %and_ln42_2296, i1 %or_ln42_2154" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4395 'xor' 'xor_ln42_734' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4396 [1/1] (0.00ns) (grouped into LUT with out node mult_1583)   --->   "%and_ln42_2297 = and i1 %xor_ln42_734, i1 %tmp_6495" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4396 'and' 'and_ln42_2297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4397 [1/1] (0.00ns) (grouped into LUT with out node mult_1583)   --->   "%select_ln42_586 = select i1 %and_ln42_2295, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4397 'select' 'select_ln42_586' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4398 [1/1] (0.00ns) (grouped into LUT with out node mult_1583)   --->   "%or_ln42_2156 = or i1 %and_ln42_2295, i1 %and_ln42_2297" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4398 'or' 'or_ln42_2156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4399 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1583 = select i1 %or_ln42_2156, i16 %select_ln42_586, i16 %add_ln42_146" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4399 'select' 'mult_1583' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4400 [1/1] (1.94ns)   --->   "%mul_ln73_1578 = mul i32 %conv_i_i_12, i32 18199" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4400 'mul' 'mul_ln73_1578' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4401 [1/1] (0.00ns)   --->   "%tmp_6500 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1578, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4401 'bitselect' 'tmp_6500' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4402 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_147)   --->   "%trunc_ln42_1710 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1578, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4402 'partselect' 'trunc_ln42_1710' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4403 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_147)   --->   "%tmp_6501 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1578, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4403 'bitselect' 'tmp_6501' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4404 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_147)   --->   "%tmp_6502 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1578, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4404 'bitselect' 'tmp_6502' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4405 [1/1] (0.00ns)   --->   "%trunc_ln42_2641 = trunc i32 %mul_ln73_1578" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4405 'trunc' 'trunc_ln42_2641' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4406 [1/1] (0.76ns)   --->   "%icmp_ln42_1710 = icmp_ne  i14 %trunc_ln42_2641, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4406 'icmp' 'icmp_ln42_1710' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4407 [1/1] (0.00ns)   --->   "%tmp_6503 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1578, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4407 'bitselect' 'tmp_6503' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4408 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_147)   --->   "%or_ln42_2157 = or i1 %tmp_6501, i1 %icmp_ln42_1710" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4408 'or' 'or_ln42_2157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4409 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_147)   --->   "%and_ln42_2298 = and i1 %or_ln42_2157, i1 %tmp_6502" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4409 'and' 'and_ln42_2298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4410 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_147)   --->   "%zext_ln42_1701 = zext i1 %and_ln42_2298" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4410 'zext' 'zext_ln42_1701' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4411 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_147 = add i16 %trunc_ln42_1710, i16 %zext_ln42_1701" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4411 'add' 'add_ln42_147' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4412 [1/1] (0.00ns)   --->   "%tmp_6504 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_147, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4412 'bitselect' 'tmp_6504' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4413 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2299)   --->   "%xor_ln42_735 = xor i1 %tmp_6504, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4413 'xor' 'xor_ln42_735' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4414 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2299 = and i1 %tmp_6503, i1 %xor_ln42_735" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4414 'and' 'and_ln42_2299' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4415 [1/1] (0.12ns)   --->   "%xor_ln42_736 = xor i1 %tmp_6500, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4415 'xor' 'xor_ln42_736' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4416 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2300)   --->   "%select_ln42_588 = select i1 %and_ln42_2299, i1 %tmp_6500, i1 %xor_ln42_736" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4416 'select' 'select_ln42_588' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4417 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_739)   --->   "%select_ln42_589 = select i1 %and_ln42_2299, i1 %xor_ln42_736, i1 %tmp_6500" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4417 'select' 'select_ln42_589' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4418 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_739)   --->   "%xor_ln42_737 = xor i1 %tmp_6503, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4418 'xor' 'xor_ln42_737' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4419 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_739)   --->   "%or_ln42_2158 = or i1 %tmp_6504, i1 %xor_ln42_737" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4419 'or' 'or_ln42_2158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4420 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2300)   --->   "%xor_ln42_738 = xor i1 %select_ln42_588, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4420 'xor' 'xor_ln42_738' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4421 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2300)   --->   "%or_ln42_2159 = or i1 %tmp_6504, i1 %xor_ln42_738" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4421 'or' 'or_ln42_2159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4422 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2300 = and i1 %or_ln42_2159, i1 %xor_ln42_736" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4422 'and' 'and_ln42_2300' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4423 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_739)   --->   "%and_ln42_2301 = and i1 %tmp_6504, i1 %select_ln42_589" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4423 'and' 'and_ln42_2301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4424 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_739 = xor i1 %and_ln42_2301, i1 %or_ln42_2158" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4424 'xor' 'xor_ln42_739' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4425 [1/1] (0.00ns) (grouped into LUT with out node mult_1584)   --->   "%and_ln42_2302 = and i1 %xor_ln42_739, i1 %tmp_6500" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4425 'and' 'and_ln42_2302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4426 [1/1] (0.00ns) (grouped into LUT with out node mult_1584)   --->   "%select_ln42_590 = select i1 %and_ln42_2300, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4426 'select' 'select_ln42_590' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4427 [1/1] (0.00ns) (grouped into LUT with out node mult_1584)   --->   "%or_ln42_2160 = or i1 %and_ln42_2300, i1 %and_ln42_2302" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4427 'or' 'or_ln42_2160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4428 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1584 = select i1 %or_ln42_2160, i16 %select_ln42_590, i16 %add_ln42_147" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4428 'select' 'mult_1584' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4429 [1/1] (1.94ns)   --->   "%mul_ln73_1579 = mul i32 %conv_i_i_12, i32 17484" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4429 'mul' 'mul_ln73_1579' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4430 [1/1] (0.00ns)   --->   "%tmp_6505 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1579, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4430 'bitselect' 'tmp_6505' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4431 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_148)   --->   "%trunc_ln42_1711 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1579, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4431 'partselect' 'trunc_ln42_1711' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4432 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_148)   --->   "%tmp_6506 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1579, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4432 'bitselect' 'tmp_6506' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4433 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_148)   --->   "%tmp_6507 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1579, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4433 'bitselect' 'tmp_6507' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4434 [1/1] (0.00ns)   --->   "%trunc_ln42_2642 = trunc i32 %mul_ln73_1579" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4434 'trunc' 'trunc_ln42_2642' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4435 [1/1] (0.76ns)   --->   "%icmp_ln42_1711 = icmp_ne  i14 %trunc_ln42_2642, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4435 'icmp' 'icmp_ln42_1711' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4436 [1/1] (0.00ns)   --->   "%tmp_6508 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1579, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4436 'bitselect' 'tmp_6508' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4437 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_148)   --->   "%or_ln42_2161 = or i1 %tmp_6506, i1 %icmp_ln42_1711" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4437 'or' 'or_ln42_2161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4438 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_148)   --->   "%and_ln42_2303 = and i1 %or_ln42_2161, i1 %tmp_6507" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4438 'and' 'and_ln42_2303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4439 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_148)   --->   "%zext_ln42_1702 = zext i1 %and_ln42_2303" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4439 'zext' 'zext_ln42_1702' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4440 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_148 = add i16 %trunc_ln42_1711, i16 %zext_ln42_1702" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4440 'add' 'add_ln42_148' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4441 [1/1] (0.00ns)   --->   "%tmp_6509 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_148, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4441 'bitselect' 'tmp_6509' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4442 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2304)   --->   "%xor_ln42_740 = xor i1 %tmp_6509, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4442 'xor' 'xor_ln42_740' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4443 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2304 = and i1 %tmp_6508, i1 %xor_ln42_740" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4443 'and' 'and_ln42_2304' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4444 [1/1] (0.12ns)   --->   "%xor_ln42_741 = xor i1 %tmp_6505, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4444 'xor' 'xor_ln42_741' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4445 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2305)   --->   "%select_ln42_592 = select i1 %and_ln42_2304, i1 %tmp_6505, i1 %xor_ln42_741" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4445 'select' 'select_ln42_592' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4446 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_744)   --->   "%select_ln42_593 = select i1 %and_ln42_2304, i1 %xor_ln42_741, i1 %tmp_6505" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4446 'select' 'select_ln42_593' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4447 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_744)   --->   "%xor_ln42_742 = xor i1 %tmp_6508, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4447 'xor' 'xor_ln42_742' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4448 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_744)   --->   "%or_ln42_2162 = or i1 %tmp_6509, i1 %xor_ln42_742" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4448 'or' 'or_ln42_2162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4449 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2305)   --->   "%xor_ln42_743 = xor i1 %select_ln42_592, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4449 'xor' 'xor_ln42_743' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4450 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2305)   --->   "%or_ln42_2163 = or i1 %tmp_6509, i1 %xor_ln42_743" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4450 'or' 'or_ln42_2163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4451 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2305 = and i1 %or_ln42_2163, i1 %xor_ln42_741" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4451 'and' 'and_ln42_2305' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4452 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_744)   --->   "%and_ln42_2306 = and i1 %tmp_6509, i1 %select_ln42_593" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4452 'and' 'and_ln42_2306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4453 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_744 = xor i1 %and_ln42_2306, i1 %or_ln42_2162" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4453 'xor' 'xor_ln42_744' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4454 [1/1] (0.00ns) (grouped into LUT with out node mult_1585)   --->   "%and_ln42_2307 = and i1 %xor_ln42_744, i1 %tmp_6505" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4454 'and' 'and_ln42_2307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4455 [1/1] (0.00ns) (grouped into LUT with out node mult_1585)   --->   "%select_ln42_594 = select i1 %and_ln42_2305, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4455 'select' 'select_ln42_594' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4456 [1/1] (0.00ns) (grouped into LUT with out node mult_1585)   --->   "%or_ln42_2164 = or i1 %and_ln42_2305, i1 %and_ln42_2307" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4456 'or' 'or_ln42_2164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4457 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1585 = select i1 %or_ln42_2164, i16 %select_ln42_594, i16 %add_ln42_148" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4457 'select' 'mult_1585' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4458 [1/1] (1.94ns)   --->   "%mul_ln73_1580 = mul i32 %conv_i_i_12, i32 20237" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4458 'mul' 'mul_ln73_1580' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4459 [1/1] (0.00ns)   --->   "%tmp_6510 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1580, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4459 'bitselect' 'tmp_6510' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4460 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_149)   --->   "%trunc_ln42_1712 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1580, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4460 'partselect' 'trunc_ln42_1712' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4461 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_149)   --->   "%tmp_6511 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1580, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4461 'bitselect' 'tmp_6511' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4462 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_149)   --->   "%tmp_6512 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1580, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4462 'bitselect' 'tmp_6512' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4463 [1/1] (0.00ns)   --->   "%trunc_ln42_2643 = trunc i32 %mul_ln73_1580" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4463 'trunc' 'trunc_ln42_2643' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4464 [1/1] (0.76ns)   --->   "%icmp_ln42_1712 = icmp_ne  i14 %trunc_ln42_2643, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4464 'icmp' 'icmp_ln42_1712' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4465 [1/1] (0.00ns)   --->   "%tmp_6513 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1580, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4465 'bitselect' 'tmp_6513' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4466 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_149)   --->   "%or_ln42_2165 = or i1 %tmp_6511, i1 %icmp_ln42_1712" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4466 'or' 'or_ln42_2165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4467 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_149)   --->   "%and_ln42_2308 = and i1 %or_ln42_2165, i1 %tmp_6512" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4467 'and' 'and_ln42_2308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4468 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_149)   --->   "%zext_ln42_1703 = zext i1 %and_ln42_2308" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4468 'zext' 'zext_ln42_1703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4469 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_149 = add i16 %trunc_ln42_1712, i16 %zext_ln42_1703" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4469 'add' 'add_ln42_149' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4470 [1/1] (0.00ns)   --->   "%tmp_6514 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_149, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4470 'bitselect' 'tmp_6514' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4471 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2309)   --->   "%xor_ln42_745 = xor i1 %tmp_6514, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4471 'xor' 'xor_ln42_745' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4472 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2309 = and i1 %tmp_6513, i1 %xor_ln42_745" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4472 'and' 'and_ln42_2309' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4473 [1/1] (0.12ns)   --->   "%xor_ln42_746 = xor i1 %tmp_6510, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4473 'xor' 'xor_ln42_746' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4474 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2310)   --->   "%select_ln42_596 = select i1 %and_ln42_2309, i1 %tmp_6510, i1 %xor_ln42_746" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4474 'select' 'select_ln42_596' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4475 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_749)   --->   "%select_ln42_597 = select i1 %and_ln42_2309, i1 %xor_ln42_746, i1 %tmp_6510" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4475 'select' 'select_ln42_597' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4476 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_749)   --->   "%xor_ln42_747 = xor i1 %tmp_6513, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4476 'xor' 'xor_ln42_747' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4477 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_749)   --->   "%or_ln42_2166 = or i1 %tmp_6514, i1 %xor_ln42_747" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4477 'or' 'or_ln42_2166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4478 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2310)   --->   "%xor_ln42_748 = xor i1 %select_ln42_596, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4478 'xor' 'xor_ln42_748' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4479 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2310)   --->   "%or_ln42_2167 = or i1 %tmp_6514, i1 %xor_ln42_748" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4479 'or' 'or_ln42_2167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4480 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2310 = and i1 %or_ln42_2167, i1 %xor_ln42_746" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4480 'and' 'and_ln42_2310' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4481 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_749)   --->   "%and_ln42_2311 = and i1 %tmp_6514, i1 %select_ln42_597" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4481 'and' 'and_ln42_2311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4482 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_749 = xor i1 %and_ln42_2311, i1 %or_ln42_2166" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4482 'xor' 'xor_ln42_749' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4483 [1/1] (0.00ns) (grouped into LUT with out node mult_1586)   --->   "%and_ln42_2312 = and i1 %xor_ln42_749, i1 %tmp_6510" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4483 'and' 'and_ln42_2312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4484 [1/1] (0.00ns) (grouped into LUT with out node mult_1586)   --->   "%select_ln42_598 = select i1 %and_ln42_2310, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4484 'select' 'select_ln42_598' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4485 [1/1] (0.00ns) (grouped into LUT with out node mult_1586)   --->   "%or_ln42_2168 = or i1 %and_ln42_2310, i1 %and_ln42_2312" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4485 'or' 'or_ln42_2168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4486 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1586 = select i1 %or_ln42_2168, i16 %select_ln42_598, i16 %add_ln42_149" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4486 'select' 'mult_1586' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4487 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i16 %mult_1438" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4487 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4488 [1/1] (0.00ns)   --->   "%sext_ln58_2066 = sext i16 %mult_1450" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4488 'sext' 'sext_ln58_2066' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4489 [1/1] (0.78ns)   --->   "%add_ln58 = add i17 %sext_ln58_2066, i17 %sext_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4489 'add' 'add_ln58' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4490 [1/1] (0.00ns)   --->   "%tmp_6625 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4490 'bitselect' 'tmp_6625' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4491 [1/1] (0.78ns)   --->   "%add_ln58_2306 = add i16 %mult_1450, i16 %mult_1438" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4491 'add' 'add_ln58_2306' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4492 [1/1] (0.00ns)   --->   "%tmp_6626 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2306, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4492 'bitselect' 'tmp_6626' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4493 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3875)   --->   "%xor_ln58 = xor i1 %tmp_6625, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4493 'xor' 'xor_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4494 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3875)   --->   "%and_ln58 = and i1 %tmp_6626, i1 %xor_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4494 'and' 'and_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4495 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3874)   --->   "%xor_ln58_5166 = xor i1 %tmp_6626, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4495 'xor' 'xor_ln58_5166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4496 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3874)   --->   "%and_ln58_2582 = and i1 %tmp_6625, i1 %xor_ln58_5166" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4496 'and' 'and_ln58_2582' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4497 [1/1] (0.12ns)   --->   "%xor_ln58_5167 = xor i1 %tmp_6625, i1 %tmp_6626" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4497 'xor' 'xor_ln58_5167' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4498 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3875)   --->   "%xor_ln58_5168 = xor i1 %xor_ln58_5167, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4498 'xor' 'xor_ln58_5168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4499 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3875)   --->   "%or_ln58 = or i1 %and_ln58, i1 %xor_ln58_5168" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4499 'or' 'or_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4500 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3875)   --->   "%select_ln58 = select i1 %xor_ln58_5167, i16 32767, i16 %add_ln58_2306" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4500 'select' 'select_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4501 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3874 = select i1 %and_ln58_2582, i16 32768, i16 %add_ln58_2306" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4501 'select' 'select_ln58_3874' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4502 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3875 = select i1 %or_ln58, i16 %select_ln58, i16 %select_ln58_3874" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4502 'select' 'select_ln58_3875' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4503 [1/1] (0.00ns)   --->   "%sext_ln58_2067 = sext i16 %mult_1439" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4503 'sext' 'sext_ln58_2067' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4504 [1/1] (0.78ns)   --->   "%add_ln58_1599 = add i17 %sext_ln58_2066, i17 %sext_ln58_2067" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4504 'add' 'add_ln58_1599' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4505 [1/1] (0.00ns)   --->   "%tmp_6627 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1599, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4505 'bitselect' 'tmp_6627' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4506 [1/1] (0.78ns)   --->   "%add_ln58_2307 = add i16 %mult_1450, i16 %mult_1439" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4506 'add' 'add_ln58_2307' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4507 [1/1] (0.00ns)   --->   "%tmp_6628 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2307, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4507 'bitselect' 'tmp_6628' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4508 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3878)   --->   "%xor_ln58_5169 = xor i1 %tmp_6627, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4508 'xor' 'xor_ln58_5169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4509 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3878)   --->   "%and_ln58_2583 = and i1 %tmp_6628, i1 %xor_ln58_5169" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4509 'and' 'and_ln58_2583' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4510 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3877)   --->   "%xor_ln58_5170 = xor i1 %tmp_6628, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4510 'xor' 'xor_ln58_5170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4511 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3877)   --->   "%and_ln58_2584 = and i1 %tmp_6627, i1 %xor_ln58_5170" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4511 'and' 'and_ln58_2584' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4512 [1/1] (0.12ns)   --->   "%xor_ln58_5171 = xor i1 %tmp_6627, i1 %tmp_6628" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4512 'xor' 'xor_ln58_5171' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4513 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3878)   --->   "%xor_ln58_5172 = xor i1 %xor_ln58_5171, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4513 'xor' 'xor_ln58_5172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4514 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3878)   --->   "%or_ln58_1290 = or i1 %and_ln58_2583, i1 %xor_ln58_5172" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4514 'or' 'or_ln58_1290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4515 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3878)   --->   "%select_ln58_3876 = select i1 %xor_ln58_5171, i16 32767, i16 %add_ln58_2307" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4515 'select' 'select_ln58_3876' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4516 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3877 = select i1 %and_ln58_2584, i16 32768, i16 %add_ln58_2307" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4516 'select' 'select_ln58_3877' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4517 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3878 = select i1 %or_ln58_1290, i16 %select_ln58_3876, i16 %select_ln58_3877" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4517 'select' 'select_ln58_3878' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4518 [1/1] (0.00ns)   --->   "%sext_ln58_2068 = sext i16 %mult_1440" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4518 'sext' 'sext_ln58_2068' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4519 [1/1] (0.00ns)   --->   "%sext_ln58_2069 = sext i16 %mult_1451" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4519 'sext' 'sext_ln58_2069' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4520 [1/1] (0.78ns)   --->   "%add_ln58_1600 = add i17 %sext_ln58_2069, i17 %sext_ln58_2068" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4520 'add' 'add_ln58_1600' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4521 [1/1] (0.00ns)   --->   "%tmp_6629 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1600, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4521 'bitselect' 'tmp_6629' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4522 [1/1] (0.78ns)   --->   "%add_ln58_2308 = add i16 %mult_1451, i16 %mult_1440" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4522 'add' 'add_ln58_2308' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4523 [1/1] (0.00ns)   --->   "%tmp_6630 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2308, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4523 'bitselect' 'tmp_6630' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4524 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3881)   --->   "%xor_ln58_5173 = xor i1 %tmp_6629, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4524 'xor' 'xor_ln58_5173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4525 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3881)   --->   "%and_ln58_2585 = and i1 %tmp_6630, i1 %xor_ln58_5173" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4525 'and' 'and_ln58_2585' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4526 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3880)   --->   "%xor_ln58_5174 = xor i1 %tmp_6630, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4526 'xor' 'xor_ln58_5174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4527 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3880)   --->   "%and_ln58_2586 = and i1 %tmp_6629, i1 %xor_ln58_5174" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4527 'and' 'and_ln58_2586' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4528 [1/1] (0.12ns)   --->   "%xor_ln58_5175 = xor i1 %tmp_6629, i1 %tmp_6630" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4528 'xor' 'xor_ln58_5175' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4529 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3881)   --->   "%xor_ln58_5176 = xor i1 %xor_ln58_5175, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4529 'xor' 'xor_ln58_5176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4530 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3881)   --->   "%or_ln58_1291 = or i1 %and_ln58_2585, i1 %xor_ln58_5176" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4530 'or' 'or_ln58_1291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4531 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3881)   --->   "%select_ln58_3879 = select i1 %xor_ln58_5175, i16 32767, i16 %add_ln58_2308" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4531 'select' 'select_ln58_3879' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4532 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3880 = select i1 %and_ln58_2586, i16 32768, i16 %add_ln58_2308" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4532 'select' 'select_ln58_3880' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4533 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3881 = select i1 %or_ln58_1291, i16 %select_ln58_3879, i16 %select_ln58_3880" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4533 'select' 'select_ln58_3881' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4534 [1/1] (0.00ns)   --->   "%sext_ln58_2070 = sext i16 %mult_1441" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4534 'sext' 'sext_ln58_2070' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4535 [1/1] (0.78ns)   --->   "%add_ln58_1601 = add i17 %sext_ln58_2066, i17 %sext_ln58_2070" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4535 'add' 'add_ln58_1601' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4536 [1/1] (0.00ns)   --->   "%tmp_6631 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1601, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4536 'bitselect' 'tmp_6631' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4537 [1/1] (0.78ns)   --->   "%add_ln58_2309 = add i16 %mult_1450, i16 %mult_1441" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4537 'add' 'add_ln58_2309' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4538 [1/1] (0.00ns)   --->   "%tmp_6632 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2309, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4538 'bitselect' 'tmp_6632' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4539 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3884)   --->   "%xor_ln58_5177 = xor i1 %tmp_6631, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4539 'xor' 'xor_ln58_5177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4540 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3884)   --->   "%and_ln58_2587 = and i1 %tmp_6632, i1 %xor_ln58_5177" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4540 'and' 'and_ln58_2587' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4541 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3883)   --->   "%xor_ln58_5178 = xor i1 %tmp_6632, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4541 'xor' 'xor_ln58_5178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4542 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3883)   --->   "%and_ln58_2588 = and i1 %tmp_6631, i1 %xor_ln58_5178" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4542 'and' 'and_ln58_2588' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4543 [1/1] (0.12ns)   --->   "%xor_ln58_5179 = xor i1 %tmp_6631, i1 %tmp_6632" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4543 'xor' 'xor_ln58_5179' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4544 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3884)   --->   "%xor_ln58_5180 = xor i1 %xor_ln58_5179, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4544 'xor' 'xor_ln58_5180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4545 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3884)   --->   "%or_ln58_1292 = or i1 %and_ln58_2587, i1 %xor_ln58_5180" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4545 'or' 'or_ln58_1292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4546 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3884)   --->   "%select_ln58_3882 = select i1 %xor_ln58_5179, i16 32767, i16 %add_ln58_2309" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4546 'select' 'select_ln58_3882' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4547 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3883 = select i1 %and_ln58_2588, i16 32768, i16 %add_ln58_2309" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4547 'select' 'select_ln58_3883' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4548 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3884 = select i1 %or_ln58_1292, i16 %select_ln58_3882, i16 %select_ln58_3883" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4548 'select' 'select_ln58_3884' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4549 [1/1] (0.00ns)   --->   "%sext_ln58_2071 = sext i16 %mult_1442" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4549 'sext' 'sext_ln58_2071' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4550 [1/1] (0.78ns)   --->   "%add_ln58_1602 = add i17 %sext_ln58_2069, i17 %sext_ln58_2071" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4550 'add' 'add_ln58_1602' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4551 [1/1] (0.00ns)   --->   "%tmp_6633 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1602, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4551 'bitselect' 'tmp_6633' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4552 [1/1] (0.78ns)   --->   "%add_ln58_2310 = add i16 %mult_1451, i16 %mult_1442" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4552 'add' 'add_ln58_2310' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4553 [1/1] (0.00ns)   --->   "%tmp_6634 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2310, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4553 'bitselect' 'tmp_6634' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4554 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3887)   --->   "%xor_ln58_5181 = xor i1 %tmp_6633, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4554 'xor' 'xor_ln58_5181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4555 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3887)   --->   "%and_ln58_2589 = and i1 %tmp_6634, i1 %xor_ln58_5181" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4555 'and' 'and_ln58_2589' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4556 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3886)   --->   "%xor_ln58_5182 = xor i1 %tmp_6634, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4556 'xor' 'xor_ln58_5182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4557 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3886)   --->   "%and_ln58_2590 = and i1 %tmp_6633, i1 %xor_ln58_5182" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4557 'and' 'and_ln58_2590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4558 [1/1] (0.12ns)   --->   "%xor_ln58_5183 = xor i1 %tmp_6633, i1 %tmp_6634" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4558 'xor' 'xor_ln58_5183' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4559 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3887)   --->   "%xor_ln58_5184 = xor i1 %xor_ln58_5183, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4559 'xor' 'xor_ln58_5184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4560 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3887)   --->   "%or_ln58_1293 = or i1 %and_ln58_2589, i1 %xor_ln58_5184" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4560 'or' 'or_ln58_1293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4561 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3887)   --->   "%select_ln58_3885 = select i1 %xor_ln58_5183, i16 32767, i16 %add_ln58_2310" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4561 'select' 'select_ln58_3885' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4562 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3886 = select i1 %and_ln58_2590, i16 32768, i16 %add_ln58_2310" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4562 'select' 'select_ln58_3886' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4563 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3887 = select i1 %or_ln58_1293, i16 %select_ln58_3885, i16 %select_ln58_3886" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4563 'select' 'select_ln58_3887' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4564 [1/1] (0.00ns)   --->   "%sext_ln58_2072 = sext i16 %mult_1445" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4564 'sext' 'sext_ln58_2072' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4565 [1/1] (0.78ns)   --->   "%add_ln58_1603 = add i17 %sext_ln58_2066, i17 %sext_ln58_2072" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4565 'add' 'add_ln58_1603' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4566 [1/1] (0.00ns)   --->   "%tmp_6635 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1603, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4566 'bitselect' 'tmp_6635' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4567 [1/1] (0.78ns)   --->   "%add_ln58_2311 = add i16 %mult_1450, i16 %mult_1445" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4567 'add' 'add_ln58_2311' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4568 [1/1] (0.00ns)   --->   "%tmp_6636 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2311, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4568 'bitselect' 'tmp_6636' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4569 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3890)   --->   "%xor_ln58_5185 = xor i1 %tmp_6635, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4569 'xor' 'xor_ln58_5185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4570 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3890)   --->   "%and_ln58_2591 = and i1 %tmp_6636, i1 %xor_ln58_5185" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4570 'and' 'and_ln58_2591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4571 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3889)   --->   "%xor_ln58_5186 = xor i1 %tmp_6636, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4571 'xor' 'xor_ln58_5186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4572 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3889)   --->   "%and_ln58_2592 = and i1 %tmp_6635, i1 %xor_ln58_5186" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4572 'and' 'and_ln58_2592' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4573 [1/1] (0.12ns)   --->   "%xor_ln58_5187 = xor i1 %tmp_6635, i1 %tmp_6636" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4573 'xor' 'xor_ln58_5187' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4574 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3890)   --->   "%xor_ln58_5188 = xor i1 %xor_ln58_5187, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4574 'xor' 'xor_ln58_5188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4575 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3890)   --->   "%or_ln58_1294 = or i1 %and_ln58_2591, i1 %xor_ln58_5188" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4575 'or' 'or_ln58_1294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4576 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3890)   --->   "%select_ln58_3888 = select i1 %xor_ln58_5187, i16 32767, i16 %add_ln58_2311" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4576 'select' 'select_ln58_3888' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4577 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3889 = select i1 %and_ln58_2592, i16 32768, i16 %add_ln58_2311" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4577 'select' 'select_ln58_3889' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4578 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3890 = select i1 %or_ln58_1294, i16 %select_ln58_3888, i16 %select_ln58_3889" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4578 'select' 'select_ln58_3890' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4579 [1/1] (0.00ns)   --->   "%sext_ln58_2073 = sext i16 %mult_1448" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4579 'sext' 'sext_ln58_2073' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4580 [1/1] (0.78ns)   --->   "%add_ln58_1604 = add i17 %sext_ln58_2066, i17 %sext_ln58_2073" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4580 'add' 'add_ln58_1604' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4581 [1/1] (0.00ns)   --->   "%tmp_6637 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1604, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4581 'bitselect' 'tmp_6637' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4582 [1/1] (0.78ns)   --->   "%add_ln58_2312 = add i16 %mult_1450, i16 %mult_1448" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4582 'add' 'add_ln58_2312' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4583 [1/1] (0.00ns)   --->   "%tmp_6638 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2312, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4583 'bitselect' 'tmp_6638' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4584 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3893)   --->   "%xor_ln58_5189 = xor i1 %tmp_6637, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4584 'xor' 'xor_ln58_5189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4585 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3893)   --->   "%and_ln58_2593 = and i1 %tmp_6638, i1 %xor_ln58_5189" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4585 'and' 'and_ln58_2593' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4586 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3892)   --->   "%xor_ln58_5190 = xor i1 %tmp_6638, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4586 'xor' 'xor_ln58_5190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4587 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3892)   --->   "%and_ln58_2594 = and i1 %tmp_6637, i1 %xor_ln58_5190" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4587 'and' 'and_ln58_2594' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4588 [1/1] (0.12ns)   --->   "%xor_ln58_5191 = xor i1 %tmp_6637, i1 %tmp_6638" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4588 'xor' 'xor_ln58_5191' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4589 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3893)   --->   "%xor_ln58_5192 = xor i1 %xor_ln58_5191, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4589 'xor' 'xor_ln58_5192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4590 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3893)   --->   "%or_ln58_1295 = or i1 %and_ln58_2593, i1 %xor_ln58_5192" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4590 'or' 'or_ln58_1295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4591 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3893)   --->   "%select_ln58_3891 = select i1 %xor_ln58_5191, i16 32767, i16 %add_ln58_2312" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4591 'select' 'select_ln58_3891' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4592 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3892 = select i1 %and_ln58_2594, i16 32768, i16 %add_ln58_2312" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4592 'select' 'select_ln58_3892' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4593 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3893 = select i1 %or_ln58_1295, i16 %select_ln58_3891, i16 %select_ln58_3892" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4593 'select' 'select_ln58_3893' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4594 [1/1] (0.78ns)   --->   "%add_ln58_1606 = add i17 %sext_ln58_2066, i17 %sext_ln58_2071" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4594 'add' 'add_ln58_1606' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4595 [1/1] (0.00ns)   --->   "%tmp_6639 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1606, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4595 'bitselect' 'tmp_6639' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4596 [1/1] (0.78ns)   --->   "%add_ln58_2313 = add i16 %mult_1450, i16 %mult_1442" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4596 'add' 'add_ln58_2313' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4597 [1/1] (0.00ns)   --->   "%tmp_6640 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2313, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4597 'bitselect' 'tmp_6640' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4598 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3896)   --->   "%xor_ln58_5193 = xor i1 %tmp_6639, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4598 'xor' 'xor_ln58_5193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4599 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3896)   --->   "%and_ln58_2595 = and i1 %tmp_6640, i1 %xor_ln58_5193" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4599 'and' 'and_ln58_2595' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4600 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3895)   --->   "%xor_ln58_5194 = xor i1 %tmp_6640, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4600 'xor' 'xor_ln58_5194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4601 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3895)   --->   "%and_ln58_2596 = and i1 %tmp_6639, i1 %xor_ln58_5194" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4601 'and' 'and_ln58_2596' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4602 [1/1] (0.12ns)   --->   "%xor_ln58_5195 = xor i1 %tmp_6639, i1 %tmp_6640" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4602 'xor' 'xor_ln58_5195' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4603 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3896)   --->   "%xor_ln58_5196 = xor i1 %xor_ln58_5195, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4603 'xor' 'xor_ln58_5196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4604 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3896)   --->   "%or_ln58_1296 = or i1 %and_ln58_2595, i1 %xor_ln58_5196" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4604 'or' 'or_ln58_1296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4605 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3896)   --->   "%select_ln58_3894 = select i1 %xor_ln58_5195, i16 32767, i16 %add_ln58_2313" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4605 'select' 'select_ln58_3894' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4606 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3895 = select i1 %and_ln58_2596, i16 32768, i16 %add_ln58_2313" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4606 'select' 'select_ln58_3895' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4607 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3896 = select i1 %or_ln58_1296, i16 %select_ln58_3894, i16 %select_ln58_3895" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4607 'select' 'select_ln58_3896' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4608 [1/1] (0.00ns)   --->   "%sext_ln58_2074 = sext i16 %mult_1449" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4608 'sext' 'sext_ln58_2074' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4609 [1/1] (0.78ns)   --->   "%add_ln58_1607 = add i17 %sext_ln58_2066, i17 %sext_ln58_2074" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4609 'add' 'add_ln58_1607' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4610 [1/1] (0.00ns)   --->   "%tmp_6641 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1607, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4610 'bitselect' 'tmp_6641' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4611 [1/1] (0.78ns)   --->   "%add_ln58_2314 = add i16 %mult_1450, i16 %mult_1449" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4611 'add' 'add_ln58_2314' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4612 [1/1] (0.00ns)   --->   "%tmp_6642 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2314, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4612 'bitselect' 'tmp_6642' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4613 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3899)   --->   "%xor_ln58_5197 = xor i1 %tmp_6641, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4613 'xor' 'xor_ln58_5197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4614 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3899)   --->   "%and_ln58_2597 = and i1 %tmp_6642, i1 %xor_ln58_5197" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4614 'and' 'and_ln58_2597' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4615 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3898)   --->   "%xor_ln58_5198 = xor i1 %tmp_6642, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4615 'xor' 'xor_ln58_5198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4616 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3898)   --->   "%and_ln58_2598 = and i1 %tmp_6641, i1 %xor_ln58_5198" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4616 'and' 'and_ln58_2598' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4617 [1/1] (0.12ns)   --->   "%xor_ln58_5199 = xor i1 %tmp_6641, i1 %tmp_6642" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4617 'xor' 'xor_ln58_5199' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4618 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3899)   --->   "%xor_ln58_5200 = xor i1 %xor_ln58_5199, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4618 'xor' 'xor_ln58_5200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4619 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3899)   --->   "%or_ln58_1297 = or i1 %and_ln58_2597, i1 %xor_ln58_5200" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4619 'or' 'or_ln58_1297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4620 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3899)   --->   "%select_ln58_3897 = select i1 %xor_ln58_5199, i16 32767, i16 %add_ln58_2314" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4620 'select' 'select_ln58_3897' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4621 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3898 = select i1 %and_ln58_2598, i16 32768, i16 %add_ln58_2314" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4621 'select' 'select_ln58_3898' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4622 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3899 = select i1 %or_ln58_1297, i16 %select_ln58_3897, i16 %select_ln58_3898" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4622 'select' 'select_ln58_3899' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4623 [1/1] (0.00ns)   --->   "%sext_ln58_2075 = sext i16 %mult_1457" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4623 'sext' 'sext_ln58_2075' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4624 [1/1] (0.78ns)   --->   "%add_ln58_1608 = add i17 %sext_ln58_2075, i17 %sext_ln58_2066" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4624 'add' 'add_ln58_1608' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4625 [1/1] (0.00ns)   --->   "%tmp_6643 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1608, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4625 'bitselect' 'tmp_6643' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4626 [1/1] (0.78ns)   --->   "%add_ln58_2315 = add i16 %mult_1457, i16 %mult_1450" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4626 'add' 'add_ln58_2315' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4627 [1/1] (0.00ns)   --->   "%tmp_6644 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2315, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4627 'bitselect' 'tmp_6644' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4628 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3902)   --->   "%xor_ln58_5201 = xor i1 %tmp_6643, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4628 'xor' 'xor_ln58_5201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4629 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3902)   --->   "%and_ln58_2599 = and i1 %tmp_6644, i1 %xor_ln58_5201" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4629 'and' 'and_ln58_2599' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4630 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3901)   --->   "%xor_ln58_5202 = xor i1 %tmp_6644, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4630 'xor' 'xor_ln58_5202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4631 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3901)   --->   "%and_ln58_2600 = and i1 %tmp_6643, i1 %xor_ln58_5202" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4631 'and' 'and_ln58_2600' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4632 [1/1] (0.12ns)   --->   "%xor_ln58_5203 = xor i1 %tmp_6643, i1 %tmp_6644" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4632 'xor' 'xor_ln58_5203' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4633 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3902)   --->   "%xor_ln58_5204 = xor i1 %xor_ln58_5203, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4633 'xor' 'xor_ln58_5204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4634 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3902)   --->   "%or_ln58_1298 = or i1 %and_ln58_2599, i1 %xor_ln58_5204" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4634 'or' 'or_ln58_1298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4635 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3902)   --->   "%select_ln58_3900 = select i1 %xor_ln58_5203, i16 32767, i16 %add_ln58_2315" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4635 'select' 'select_ln58_3900' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4636 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3901 = select i1 %and_ln58_2600, i16 32768, i16 %add_ln58_2315" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4636 'select' 'select_ln58_3901' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4637 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3902 = select i1 %or_ln58_1298, i16 %select_ln58_3900, i16 %select_ln58_3901" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4637 'select' 'select_ln58_3902' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4638 [1/1] (0.00ns)   --->   "%sext_ln58_2076 = sext i16 %select_ln58_3884" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4638 'sext' 'sext_ln58_2076' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4639 [1/1] (0.00ns)   --->   "%sext_ln58_2077 = sext i16 %mult_1458" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4639 'sext' 'sext_ln58_2077' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4640 [1/1] (0.78ns)   --->   "%add_ln58_1609 = add i17 %sext_ln58_2077, i17 %sext_ln58_2076" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4640 'add' 'add_ln58_1609' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4641 [1/1] (0.00ns)   --->   "%tmp_6645 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1609, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4641 'bitselect' 'tmp_6645' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4642 [1/1] (0.78ns)   --->   "%add_ln58_2316 = add i16 %mult_1458, i16 %select_ln58_3884" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4642 'add' 'add_ln58_2316' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4643 [1/1] (0.00ns)   --->   "%tmp_6646 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2316, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4643 'bitselect' 'tmp_6646' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4644 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3905)   --->   "%xor_ln58_5205 = xor i1 %tmp_6645, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4644 'xor' 'xor_ln58_5205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4645 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3905)   --->   "%and_ln58_2601 = and i1 %tmp_6646, i1 %xor_ln58_5205" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4645 'and' 'and_ln58_2601' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4646 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3904)   --->   "%xor_ln58_5206 = xor i1 %tmp_6646, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4646 'xor' 'xor_ln58_5206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4647 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3904)   --->   "%and_ln58_2602 = and i1 %tmp_6645, i1 %xor_ln58_5206" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4647 'and' 'and_ln58_2602' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4648 [1/1] (0.12ns)   --->   "%xor_ln58_5207 = xor i1 %tmp_6645, i1 %tmp_6646" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4648 'xor' 'xor_ln58_5207' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4649 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3905)   --->   "%xor_ln58_5208 = xor i1 %xor_ln58_5207, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4649 'xor' 'xor_ln58_5208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4650 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3905)   --->   "%or_ln58_1299 = or i1 %and_ln58_2601, i1 %xor_ln58_5208" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4650 'or' 'or_ln58_1299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4651 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3905)   --->   "%select_ln58_3903 = select i1 %xor_ln58_5207, i16 32767, i16 %add_ln58_2316" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4651 'select' 'select_ln58_3903' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4652 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3904 = select i1 %and_ln58_2602, i16 32768, i16 %add_ln58_2316" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4652 'select' 'select_ln58_3904' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4653 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3905 = select i1 %or_ln58_1299, i16 %select_ln58_3903, i16 %select_ln58_3904" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4653 'select' 'select_ln58_3905' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4654 [1/1] (0.00ns)   --->   "%sext_ln58_2078 = sext i16 %select_ln58_3887" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4654 'sext' 'sext_ln58_2078' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4655 [1/1] (0.00ns)   --->   "%sext_ln58_2079 = sext i16 %mult_1459" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4655 'sext' 'sext_ln58_2079' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4656 [1/1] (0.78ns)   --->   "%add_ln58_1610 = add i17 %sext_ln58_2079, i17 %sext_ln58_2078" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4656 'add' 'add_ln58_1610' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4657 [1/1] (0.00ns)   --->   "%tmp_6647 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1610, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4657 'bitselect' 'tmp_6647' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4658 [1/1] (0.78ns)   --->   "%add_ln58_2317 = add i16 %mult_1459, i16 %select_ln58_3887" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4658 'add' 'add_ln58_2317' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4659 [1/1] (0.00ns)   --->   "%tmp_6648 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2317, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4659 'bitselect' 'tmp_6648' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4660 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3908)   --->   "%xor_ln58_5209 = xor i1 %tmp_6647, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4660 'xor' 'xor_ln58_5209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4661 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3908)   --->   "%and_ln58_2603 = and i1 %tmp_6648, i1 %xor_ln58_5209" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4661 'and' 'and_ln58_2603' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4662 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3907)   --->   "%xor_ln58_5210 = xor i1 %tmp_6648, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4662 'xor' 'xor_ln58_5210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4663 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3907)   --->   "%and_ln58_2604 = and i1 %tmp_6647, i1 %xor_ln58_5210" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4663 'and' 'and_ln58_2604' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4664 [1/1] (0.12ns)   --->   "%xor_ln58_5211 = xor i1 %tmp_6647, i1 %tmp_6648" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4664 'xor' 'xor_ln58_5211' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4665 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3908)   --->   "%xor_ln58_5212 = xor i1 %xor_ln58_5211, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4665 'xor' 'xor_ln58_5212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4666 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3908)   --->   "%or_ln58_1300 = or i1 %and_ln58_2603, i1 %xor_ln58_5212" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4666 'or' 'or_ln58_1300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4667 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3908)   --->   "%select_ln58_3906 = select i1 %xor_ln58_5211, i16 32767, i16 %add_ln58_2317" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4667 'select' 'select_ln58_3906' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4668 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3907 = select i1 %and_ln58_2604, i16 32768, i16 %add_ln58_2317" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4668 'select' 'select_ln58_3907' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4669 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3908 = select i1 %or_ln58_1300, i16 %select_ln58_3906, i16 %select_ln58_3907" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4669 'select' 'select_ln58_3908' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4670 [1/1] (0.00ns)   --->   "%sext_ln58_2080 = sext i16 %mult_1443" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4670 'sext' 'sext_ln58_2080' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4671 [1/1] (0.00ns)   --->   "%sext_ln58_2081 = sext i16 %mult_1460" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4671 'sext' 'sext_ln58_2081' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4672 [1/1] (0.78ns)   --->   "%add_ln58_1611 = add i17 %sext_ln58_2081, i17 %sext_ln58_2080" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4672 'add' 'add_ln58_1611' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4673 [1/1] (0.00ns)   --->   "%tmp_6649 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1611, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4673 'bitselect' 'tmp_6649' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4674 [1/1] (0.78ns)   --->   "%add_ln58_2318 = add i16 %mult_1460, i16 %mult_1443" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4674 'add' 'add_ln58_2318' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4675 [1/1] (0.00ns)   --->   "%tmp_6650 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2318, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4675 'bitselect' 'tmp_6650' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4676 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3911)   --->   "%xor_ln58_5213 = xor i1 %tmp_6649, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4676 'xor' 'xor_ln58_5213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4677 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3911)   --->   "%and_ln58_2605 = and i1 %tmp_6650, i1 %xor_ln58_5213" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4677 'and' 'and_ln58_2605' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4678 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3910)   --->   "%xor_ln58_5214 = xor i1 %tmp_6650, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4678 'xor' 'xor_ln58_5214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4679 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3910)   --->   "%and_ln58_2606 = and i1 %tmp_6649, i1 %xor_ln58_5214" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4679 'and' 'and_ln58_2606' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4680 [1/1] (0.12ns)   --->   "%xor_ln58_5215 = xor i1 %tmp_6649, i1 %tmp_6650" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4680 'xor' 'xor_ln58_5215' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4681 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3911)   --->   "%xor_ln58_5216 = xor i1 %xor_ln58_5215, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4681 'xor' 'xor_ln58_5216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4682 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3911)   --->   "%or_ln58_1301 = or i1 %and_ln58_2605, i1 %xor_ln58_5216" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4682 'or' 'or_ln58_1301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4683 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3911)   --->   "%select_ln58_3909 = select i1 %xor_ln58_5215, i16 32767, i16 %add_ln58_2318" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4683 'select' 'select_ln58_3909' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4684 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3910 = select i1 %and_ln58_2606, i16 32768, i16 %add_ln58_2318" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4684 'select' 'select_ln58_3910' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4685 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3911 = select i1 %or_ln58_1301, i16 %select_ln58_3909, i16 %select_ln58_3910" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4685 'select' 'select_ln58_3911' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4686 [1/1] (0.00ns)   --->   "%sext_ln58_2082 = sext i16 %mult_1452" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4686 'sext' 'sext_ln58_2082' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4687 [1/1] (0.00ns)   --->   "%sext_ln58_2083 = sext i16 %mult_1461" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4687 'sext' 'sext_ln58_2083' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4688 [1/1] (0.78ns)   --->   "%add_ln58_1612 = add i17 %sext_ln58_2083, i17 %sext_ln58_2082" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4688 'add' 'add_ln58_1612' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4689 [1/1] (0.00ns)   --->   "%tmp_6651 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1612, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4689 'bitselect' 'tmp_6651' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4690 [1/1] (0.78ns)   --->   "%add_ln58_2319 = add i16 %mult_1461, i16 %mult_1452" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4690 'add' 'add_ln58_2319' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4691 [1/1] (0.00ns)   --->   "%tmp_6652 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2319, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4691 'bitselect' 'tmp_6652' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4692 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3914)   --->   "%xor_ln58_5217 = xor i1 %tmp_6651, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4692 'xor' 'xor_ln58_5217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4693 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3914)   --->   "%and_ln58_2607 = and i1 %tmp_6652, i1 %xor_ln58_5217" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4693 'and' 'and_ln58_2607' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4694 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3913)   --->   "%xor_ln58_5218 = xor i1 %tmp_6652, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4694 'xor' 'xor_ln58_5218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4695 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3913)   --->   "%and_ln58_2608 = and i1 %tmp_6651, i1 %xor_ln58_5218" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4695 'and' 'and_ln58_2608' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4696 [1/1] (0.12ns)   --->   "%xor_ln58_5219 = xor i1 %tmp_6651, i1 %tmp_6652" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4696 'xor' 'xor_ln58_5219' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4697 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3914)   --->   "%xor_ln58_5220 = xor i1 %xor_ln58_5219, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4697 'xor' 'xor_ln58_5220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4698 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3914)   --->   "%or_ln58_1302 = or i1 %and_ln58_2607, i1 %xor_ln58_5220" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4698 'or' 'or_ln58_1302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4699 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3914)   --->   "%select_ln58_3912 = select i1 %xor_ln58_5219, i16 32767, i16 %add_ln58_2319" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4699 'select' 'select_ln58_3912' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4700 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3913 = select i1 %and_ln58_2608, i16 32768, i16 %add_ln58_2319" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4700 'select' 'select_ln58_3913' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4701 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3914 = select i1 %or_ln58_1302, i16 %select_ln58_3912, i16 %select_ln58_3913" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4701 'select' 'select_ln58_3914' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4702 [1/1] (0.00ns)   --->   "%sext_ln58_2084 = sext i16 %mult_1462" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4702 'sext' 'sext_ln58_2084' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4703 [1/1] (0.78ns)   --->   "%add_ln58_1613 = add i17 %sext_ln58_2084, i17 %sext_ln58_2069" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4703 'add' 'add_ln58_1613' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4704 [1/1] (0.00ns)   --->   "%tmp_6653 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1613, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4704 'bitselect' 'tmp_6653' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4705 [1/1] (0.78ns)   --->   "%add_ln58_2320 = add i16 %mult_1462, i16 %mult_1451" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4705 'add' 'add_ln58_2320' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4706 [1/1] (0.00ns)   --->   "%tmp_6654 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2320, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4706 'bitselect' 'tmp_6654' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4707 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3917)   --->   "%xor_ln58_5221 = xor i1 %tmp_6653, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4707 'xor' 'xor_ln58_5221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4708 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3917)   --->   "%and_ln58_2609 = and i1 %tmp_6654, i1 %xor_ln58_5221" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4708 'and' 'and_ln58_2609' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4709 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3916)   --->   "%xor_ln58_5222 = xor i1 %tmp_6654, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4709 'xor' 'xor_ln58_5222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4710 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3916)   --->   "%and_ln58_2610 = and i1 %tmp_6653, i1 %xor_ln58_5222" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4710 'and' 'and_ln58_2610' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4711 [1/1] (0.12ns)   --->   "%xor_ln58_5223 = xor i1 %tmp_6653, i1 %tmp_6654" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4711 'xor' 'xor_ln58_5223' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4712 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3917)   --->   "%xor_ln58_5224 = xor i1 %xor_ln58_5223, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4712 'xor' 'xor_ln58_5224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4713 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3917)   --->   "%or_ln58_1303 = or i1 %and_ln58_2609, i1 %xor_ln58_5224" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4713 'or' 'or_ln58_1303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4714 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3917)   --->   "%select_ln58_3915 = select i1 %xor_ln58_5223, i16 32767, i16 %add_ln58_2320" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4714 'select' 'select_ln58_3915' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4715 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3916 = select i1 %and_ln58_2610, i16 32768, i16 %add_ln58_2320" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4715 'select' 'select_ln58_3916' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4716 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3917 = select i1 %or_ln58_1303, i16 %select_ln58_3915, i16 %select_ln58_3916" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4716 'select' 'select_ln58_3917' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4717 [1/1] (0.00ns)   --->   "%sext_ln58_2085 = sext i16 %select_ln58_3890" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4717 'sext' 'sext_ln58_2085' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4718 [1/1] (0.00ns)   --->   "%sext_ln58_2086 = sext i16 %mult_1463" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4718 'sext' 'sext_ln58_2086' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4719 [1/1] (0.78ns)   --->   "%add_ln58_1614 = add i17 %sext_ln58_2086, i17 %sext_ln58_2085" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4719 'add' 'add_ln58_1614' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4720 [1/1] (0.00ns)   --->   "%tmp_6655 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1614, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4720 'bitselect' 'tmp_6655' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4721 [1/1] (0.78ns)   --->   "%add_ln58_2321 = add i16 %mult_1463, i16 %select_ln58_3890" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4721 'add' 'add_ln58_2321' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4722 [1/1] (0.00ns)   --->   "%tmp_6656 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2321, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4722 'bitselect' 'tmp_6656' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4723 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3920)   --->   "%xor_ln58_5225 = xor i1 %tmp_6655, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4723 'xor' 'xor_ln58_5225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4724 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3920)   --->   "%and_ln58_2611 = and i1 %tmp_6656, i1 %xor_ln58_5225" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4724 'and' 'and_ln58_2611' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4725 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3919)   --->   "%xor_ln58_5226 = xor i1 %tmp_6656, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4725 'xor' 'xor_ln58_5226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4726 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3919)   --->   "%and_ln58_2612 = and i1 %tmp_6655, i1 %xor_ln58_5226" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4726 'and' 'and_ln58_2612' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4727 [1/1] (0.12ns)   --->   "%xor_ln58_5227 = xor i1 %tmp_6655, i1 %tmp_6656" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4727 'xor' 'xor_ln58_5227' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4728 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3920)   --->   "%xor_ln58_5228 = xor i1 %xor_ln58_5227, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4728 'xor' 'xor_ln58_5228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4729 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3920)   --->   "%or_ln58_1304 = or i1 %and_ln58_2611, i1 %xor_ln58_5228" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4729 'or' 'or_ln58_1304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4730 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3920)   --->   "%select_ln58_3918 = select i1 %xor_ln58_5227, i16 32767, i16 %add_ln58_2321" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4730 'select' 'select_ln58_3918' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4731 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3919 = select i1 %and_ln58_2612, i16 32768, i16 %add_ln58_2321" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4731 'select' 'select_ln58_3919' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4732 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3920 = select i1 %or_ln58_1304, i16 %select_ln58_3918, i16 %select_ln58_3919" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4732 'select' 'select_ln58_3920' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4733 [1/1] (0.00ns)   --->   "%sext_ln58_2087 = sext i16 %mult_1446" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4733 'sext' 'sext_ln58_2087' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4734 [1/1] (0.00ns)   --->   "%sext_ln58_2088 = sext i16 %mult_1464" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4734 'sext' 'sext_ln58_2088' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4735 [1/1] (0.78ns)   --->   "%add_ln58_1615 = add i17 %sext_ln58_2088, i17 %sext_ln58_2087" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4735 'add' 'add_ln58_1615' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4736 [1/1] (0.00ns)   --->   "%tmp_6657 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1615, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4736 'bitselect' 'tmp_6657' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4737 [1/1] (0.78ns)   --->   "%add_ln58_2322 = add i16 %mult_1464, i16 %mult_1446" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4737 'add' 'add_ln58_2322' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4738 [1/1] (0.00ns)   --->   "%tmp_6658 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2322, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4738 'bitselect' 'tmp_6658' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4739 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3923)   --->   "%xor_ln58_5229 = xor i1 %tmp_6657, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4739 'xor' 'xor_ln58_5229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4740 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3923)   --->   "%and_ln58_2613 = and i1 %tmp_6658, i1 %xor_ln58_5229" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4740 'and' 'and_ln58_2613' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4741 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3922)   --->   "%xor_ln58_5230 = xor i1 %tmp_6658, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4741 'xor' 'xor_ln58_5230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4742 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3922)   --->   "%and_ln58_2614 = and i1 %tmp_6657, i1 %xor_ln58_5230" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4742 'and' 'and_ln58_2614' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4743 [1/1] (0.12ns)   --->   "%xor_ln58_5231 = xor i1 %tmp_6657, i1 %tmp_6658" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4743 'xor' 'xor_ln58_5231' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4744 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3923)   --->   "%xor_ln58_5232 = xor i1 %xor_ln58_5231, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4744 'xor' 'xor_ln58_5232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4745 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3923)   --->   "%or_ln58_1305 = or i1 %and_ln58_2613, i1 %xor_ln58_5232" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4745 'or' 'or_ln58_1305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4746 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3923)   --->   "%select_ln58_3921 = select i1 %xor_ln58_5231, i16 32767, i16 %add_ln58_2322" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4746 'select' 'select_ln58_3921' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4747 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3922 = select i1 %and_ln58_2614, i16 32768, i16 %add_ln58_2322" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4747 'select' 'select_ln58_3922' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4748 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3923 = select i1 %or_ln58_1305, i16 %select_ln58_3921, i16 %select_ln58_3922" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4748 'select' 'select_ln58_3923' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4749 [1/1] (0.00ns)   --->   "%sext_ln58_2089 = sext i16 %select_ln58_3893" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4749 'sext' 'sext_ln58_2089' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4750 [1/1] (0.00ns)   --->   "%sext_ln58_2090 = sext i16 %mult_1465" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4750 'sext' 'sext_ln58_2090' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4751 [1/1] (0.78ns)   --->   "%add_ln58_1616 = add i17 %sext_ln58_2090, i17 %sext_ln58_2089" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4751 'add' 'add_ln58_1616' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4752 [1/1] (0.00ns)   --->   "%tmp_6659 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1616, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4752 'bitselect' 'tmp_6659' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4753 [1/1] (0.78ns)   --->   "%add_ln58_2323 = add i16 %mult_1465, i16 %select_ln58_3893" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4753 'add' 'add_ln58_2323' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4754 [1/1] (0.00ns)   --->   "%tmp_6660 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2323, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4754 'bitselect' 'tmp_6660' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4755 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3926)   --->   "%xor_ln58_5233 = xor i1 %tmp_6659, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4755 'xor' 'xor_ln58_5233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4756 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3926)   --->   "%and_ln58_2615 = and i1 %tmp_6660, i1 %xor_ln58_5233" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4756 'and' 'and_ln58_2615' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4757 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3925)   --->   "%xor_ln58_5234 = xor i1 %tmp_6660, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4757 'xor' 'xor_ln58_5234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4758 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3925)   --->   "%and_ln58_2616 = and i1 %tmp_6659, i1 %xor_ln58_5234" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4758 'and' 'and_ln58_2616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4759 [1/1] (0.12ns)   --->   "%xor_ln58_5235 = xor i1 %tmp_6659, i1 %tmp_6660" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4759 'xor' 'xor_ln58_5235' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4760 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3926)   --->   "%xor_ln58_5236 = xor i1 %xor_ln58_5235, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4760 'xor' 'xor_ln58_5236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4761 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3926)   --->   "%or_ln58_1306 = or i1 %and_ln58_2615, i1 %xor_ln58_5236" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4761 'or' 'or_ln58_1306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4762 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3926)   --->   "%select_ln58_3924 = select i1 %xor_ln58_5235, i16 32767, i16 %add_ln58_2323" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4762 'select' 'select_ln58_3924' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4763 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3925 = select i1 %and_ln58_2616, i16 32768, i16 %add_ln58_2323" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4763 'select' 'select_ln58_3925' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4764 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3926 = select i1 %or_ln58_1306, i16 %select_ln58_3924, i16 %select_ln58_3925" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4764 'select' 'select_ln58_3926' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4765 [1/1] (0.00ns)   --->   "%sext_ln58_2091 = sext i16 %mult_1454" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4765 'sext' 'sext_ln58_2091' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4766 [1/1] (0.00ns)   --->   "%sext_ln58_2092 = sext i16 %mult_1467" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4766 'sext' 'sext_ln58_2092' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4767 [1/1] (0.78ns)   --->   "%add_ln58_1617 = add i17 %sext_ln58_2092, i17 %sext_ln58_2091" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4767 'add' 'add_ln58_1617' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4768 [1/1] (0.00ns)   --->   "%tmp_6661 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1617, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4768 'bitselect' 'tmp_6661' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4769 [1/1] (0.78ns)   --->   "%add_ln58_2324 = add i16 %mult_1467, i16 %mult_1454" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4769 'add' 'add_ln58_2324' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4770 [1/1] (0.00ns)   --->   "%tmp_6662 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2324, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4770 'bitselect' 'tmp_6662' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4771 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3929)   --->   "%xor_ln58_5237 = xor i1 %tmp_6661, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4771 'xor' 'xor_ln58_5237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4772 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3929)   --->   "%and_ln58_2617 = and i1 %tmp_6662, i1 %xor_ln58_5237" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4772 'and' 'and_ln58_2617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4773 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3928)   --->   "%xor_ln58_5238 = xor i1 %tmp_6662, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4773 'xor' 'xor_ln58_5238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4774 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3928)   --->   "%and_ln58_2618 = and i1 %tmp_6661, i1 %xor_ln58_5238" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4774 'and' 'and_ln58_2618' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4775 [1/1] (0.12ns)   --->   "%xor_ln58_5239 = xor i1 %tmp_6661, i1 %tmp_6662" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4775 'xor' 'xor_ln58_5239' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4776 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3929)   --->   "%xor_ln58_5240 = xor i1 %xor_ln58_5239, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4776 'xor' 'xor_ln58_5240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4777 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3929)   --->   "%or_ln58_1307 = or i1 %and_ln58_2617, i1 %xor_ln58_5240" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4777 'or' 'or_ln58_1307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4778 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3929)   --->   "%select_ln58_3927 = select i1 %xor_ln58_5239, i16 32767, i16 %add_ln58_2324" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4778 'select' 'select_ln58_3927' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4779 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3928 = select i1 %and_ln58_2618, i16 32768, i16 %add_ln58_2324" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4779 'select' 'select_ln58_3928' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4780 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3929 = select i1 %or_ln58_1307, i16 %select_ln58_3927, i16 %select_ln58_3928" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4780 'select' 'select_ln58_3929' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4781 [1/1] (0.00ns)   --->   "%sext_ln58_2093 = sext i16 %mult_1468" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4781 'sext' 'sext_ln58_2093' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4782 [1/1] (0.78ns)   --->   "%add_ln58_1618 = add i17 %sext_ln58_2093, i17 %sext_ln58_2087" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4782 'add' 'add_ln58_1618' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4783 [1/1] (0.00ns)   --->   "%tmp_6663 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1618, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4783 'bitselect' 'tmp_6663' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4784 [1/1] (0.78ns)   --->   "%add_ln58_2325 = add i16 %mult_1468, i16 %mult_1446" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4784 'add' 'add_ln58_2325' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4785 [1/1] (0.00ns)   --->   "%tmp_6664 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2325, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4785 'bitselect' 'tmp_6664' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4786 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3932)   --->   "%xor_ln58_5241 = xor i1 %tmp_6663, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4786 'xor' 'xor_ln58_5241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4787 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3932)   --->   "%and_ln58_2619 = and i1 %tmp_6664, i1 %xor_ln58_5241" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4787 'and' 'and_ln58_2619' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4788 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3931)   --->   "%xor_ln58_5242 = xor i1 %tmp_6664, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4788 'xor' 'xor_ln58_5242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4789 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3931)   --->   "%and_ln58_2620 = and i1 %tmp_6663, i1 %xor_ln58_5242" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4789 'and' 'and_ln58_2620' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4790 [1/1] (0.12ns)   --->   "%xor_ln58_5243 = xor i1 %tmp_6663, i1 %tmp_6664" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4790 'xor' 'xor_ln58_5243' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4791 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3932)   --->   "%xor_ln58_5244 = xor i1 %xor_ln58_5243, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4791 'xor' 'xor_ln58_5244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4792 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3932)   --->   "%or_ln58_1308 = or i1 %and_ln58_2619, i1 %xor_ln58_5244" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4792 'or' 'or_ln58_1308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4793 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3932)   --->   "%select_ln58_3930 = select i1 %xor_ln58_5243, i16 32767, i16 %add_ln58_2325" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4793 'select' 'select_ln58_3930' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4794 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3931 = select i1 %and_ln58_2620, i16 32768, i16 %add_ln58_2325" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4794 'select' 'select_ln58_3931' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4795 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3932 = select i1 %or_ln58_1308, i16 %select_ln58_3930, i16 %select_ln58_3931" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4795 'select' 'select_ln58_3932' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4796 [1/1] (0.00ns)   --->   "%sext_ln58_2094 = sext i16 %mult_1470" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4796 'sext' 'sext_ln58_2094' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4797 [1/1] (0.78ns)   --->   "%add_ln58_1619 = add i17 %sext_ln58_2094, i17 %sext_ln58_2087" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4797 'add' 'add_ln58_1619' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4798 [1/1] (0.00ns)   --->   "%tmp_6665 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1619, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4798 'bitselect' 'tmp_6665' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4799 [1/1] (0.78ns)   --->   "%add_ln58_2326 = add i16 %mult_1470, i16 %mult_1446" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4799 'add' 'add_ln58_2326' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4800 [1/1] (0.00ns)   --->   "%tmp_6666 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2326, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4800 'bitselect' 'tmp_6666' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4801 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3935)   --->   "%xor_ln58_5245 = xor i1 %tmp_6665, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4801 'xor' 'xor_ln58_5245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4802 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3935)   --->   "%and_ln58_2621 = and i1 %tmp_6666, i1 %xor_ln58_5245" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4802 'and' 'and_ln58_2621' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4803 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3934)   --->   "%xor_ln58_5246 = xor i1 %tmp_6666, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4803 'xor' 'xor_ln58_5246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4804 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3934)   --->   "%and_ln58_2622 = and i1 %tmp_6665, i1 %xor_ln58_5246" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4804 'and' 'and_ln58_2622' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4805 [1/1] (0.12ns)   --->   "%xor_ln58_5247 = xor i1 %tmp_6665, i1 %tmp_6666" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4805 'xor' 'xor_ln58_5247' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4806 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3935)   --->   "%xor_ln58_5248 = xor i1 %xor_ln58_5247, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4806 'xor' 'xor_ln58_5248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4807 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3935)   --->   "%or_ln58_1309 = or i1 %and_ln58_2621, i1 %xor_ln58_5248" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4807 'or' 'or_ln58_1309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4808 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3935)   --->   "%select_ln58_3933 = select i1 %xor_ln58_5247, i16 32767, i16 %add_ln58_2326" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4808 'select' 'select_ln58_3933' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4809 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3934 = select i1 %and_ln58_2622, i16 32768, i16 %add_ln58_2326" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4809 'select' 'select_ln58_3934' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4810 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3935 = select i1 %or_ln58_1309, i16 %select_ln58_3933, i16 %select_ln58_3934" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4810 'select' 'select_ln58_3935' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4811 [1/1] (0.00ns)   --->   "%sext_ln58_2095 = sext i16 %mult_1471" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4811 'sext' 'sext_ln58_2095' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4812 [1/1] (0.78ns)   --->   "%add_ln58_1620 = add i17 %sext_ln58_2095, i17 %sext_ln58_2066" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4812 'add' 'add_ln58_1620' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4813 [1/1] (0.00ns)   --->   "%tmp_6667 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1620, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4813 'bitselect' 'tmp_6667' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4814 [1/1] (0.78ns)   --->   "%add_ln58_2327 = add i16 %mult_1471, i16 %mult_1450" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4814 'add' 'add_ln58_2327' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4815 [1/1] (0.00ns)   --->   "%tmp_6668 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2327, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4815 'bitselect' 'tmp_6668' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4816 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3938)   --->   "%xor_ln58_5249 = xor i1 %tmp_6667, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4816 'xor' 'xor_ln58_5249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4817 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3938)   --->   "%and_ln58_2623 = and i1 %tmp_6668, i1 %xor_ln58_5249" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4817 'and' 'and_ln58_2623' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4818 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3937)   --->   "%xor_ln58_5250 = xor i1 %tmp_6668, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4818 'xor' 'xor_ln58_5250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4819 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3937)   --->   "%and_ln58_2624 = and i1 %tmp_6667, i1 %xor_ln58_5250" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4819 'and' 'and_ln58_2624' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4820 [1/1] (0.12ns)   --->   "%xor_ln58_5251 = xor i1 %tmp_6667, i1 %tmp_6668" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4820 'xor' 'xor_ln58_5251' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4821 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3938)   --->   "%xor_ln58_5252 = xor i1 %xor_ln58_5251, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4821 'xor' 'xor_ln58_5252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4822 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3938)   --->   "%or_ln58_1310 = or i1 %and_ln58_2623, i1 %xor_ln58_5252" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4822 'or' 'or_ln58_1310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4823 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3938)   --->   "%select_ln58_3936 = select i1 %xor_ln58_5251, i16 32767, i16 %add_ln58_2327" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4823 'select' 'select_ln58_3936' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4824 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3937 = select i1 %and_ln58_2624, i16 32768, i16 %add_ln58_2327" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4824 'select' 'select_ln58_3937' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4825 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3938 = select i1 %or_ln58_1310, i16 %select_ln58_3936, i16 %select_ln58_3937" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4825 'select' 'select_ln58_3938' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4826 [1/1] (0.00ns)   --->   "%sext_ln58_2096 = sext i16 %mult" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4826 'sext' 'sext_ln58_2096' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4827 [1/1] (0.00ns)   --->   "%sext_ln58_2097 = sext i16 %mult_1472" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4827 'sext' 'sext_ln58_2097' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4828 [1/1] (0.78ns)   --->   "%add_ln58_1621 = add i17 %sext_ln58_2097, i17 %sext_ln58_2096" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4828 'add' 'add_ln58_1621' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4829 [1/1] (0.00ns)   --->   "%tmp_6669 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1621, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4829 'bitselect' 'tmp_6669' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4830 [1/1] (0.78ns)   --->   "%add_ln58_2328 = add i16 %mult_1472, i16 %mult" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4830 'add' 'add_ln58_2328' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4831 [1/1] (0.00ns)   --->   "%tmp_6670 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2328, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4831 'bitselect' 'tmp_6670' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4832 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3941)   --->   "%xor_ln58_5253 = xor i1 %tmp_6669, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4832 'xor' 'xor_ln58_5253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4833 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3941)   --->   "%and_ln58_2625 = and i1 %tmp_6670, i1 %xor_ln58_5253" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4833 'and' 'and_ln58_2625' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4834 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3940)   --->   "%xor_ln58_5254 = xor i1 %tmp_6670, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4834 'xor' 'xor_ln58_5254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4835 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3940)   --->   "%and_ln58_2626 = and i1 %tmp_6669, i1 %xor_ln58_5254" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4835 'and' 'and_ln58_2626' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4836 [1/1] (0.12ns)   --->   "%xor_ln58_5255 = xor i1 %tmp_6669, i1 %tmp_6670" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4836 'xor' 'xor_ln58_5255' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4837 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3941)   --->   "%xor_ln58_5256 = xor i1 %xor_ln58_5255, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4837 'xor' 'xor_ln58_5256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4838 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3941)   --->   "%or_ln58_1311 = or i1 %and_ln58_2625, i1 %xor_ln58_5256" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4838 'or' 'or_ln58_1311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4839 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3941)   --->   "%select_ln58_3939 = select i1 %xor_ln58_5255, i16 32767, i16 %add_ln58_2328" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4839 'select' 'select_ln58_3939' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4840 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3940 = select i1 %and_ln58_2626, i16 32768, i16 %add_ln58_2328" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4840 'select' 'select_ln58_3940' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4841 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3941 = select i1 %or_ln58_1311, i16 %select_ln58_3939, i16 %select_ln58_3940" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4841 'select' 'select_ln58_3941' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4842 [1/1] (0.00ns)   --->   "%sext_ln58_2098 = sext i16 %mult_1456" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4842 'sext' 'sext_ln58_2098' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4843 [1/1] (0.00ns)   --->   "%sext_ln58_2099 = sext i16 %mult_1473" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4843 'sext' 'sext_ln58_2099' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4844 [1/1] (0.78ns)   --->   "%add_ln58_1622 = add i17 %sext_ln58_2099, i17 %sext_ln58_2098" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4844 'add' 'add_ln58_1622' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4845 [1/1] (0.00ns)   --->   "%tmp_6671 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1622, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4845 'bitselect' 'tmp_6671' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4846 [1/1] (0.78ns)   --->   "%add_ln58_2329 = add i16 %mult_1473, i16 %mult_1456" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4846 'add' 'add_ln58_2329' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4847 [1/1] (0.00ns)   --->   "%tmp_6672 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2329, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4847 'bitselect' 'tmp_6672' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4848 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3944)   --->   "%xor_ln58_5257 = xor i1 %tmp_6671, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4848 'xor' 'xor_ln58_5257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4849 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3944)   --->   "%and_ln58_2627 = and i1 %tmp_6672, i1 %xor_ln58_5257" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4849 'and' 'and_ln58_2627' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4850 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3943)   --->   "%xor_ln58_5258 = xor i1 %tmp_6672, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4850 'xor' 'xor_ln58_5258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4851 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3943)   --->   "%and_ln58_2628 = and i1 %tmp_6671, i1 %xor_ln58_5258" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4851 'and' 'and_ln58_2628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4852 [1/1] (0.12ns)   --->   "%xor_ln58_5259 = xor i1 %tmp_6671, i1 %tmp_6672" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4852 'xor' 'xor_ln58_5259' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4853 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3944)   --->   "%xor_ln58_5260 = xor i1 %xor_ln58_5259, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4853 'xor' 'xor_ln58_5260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4854 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3944)   --->   "%or_ln58_1312 = or i1 %and_ln58_2627, i1 %xor_ln58_5260" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4854 'or' 'or_ln58_1312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4855 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3944)   --->   "%select_ln58_3942 = select i1 %xor_ln58_5259, i16 32767, i16 %add_ln58_2329" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4855 'select' 'select_ln58_3942' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4856 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3943 = select i1 %and_ln58_2628, i16 32768, i16 %add_ln58_2329" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4856 'select' 'select_ln58_3943' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4857 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3944 = select i1 %or_ln58_1312, i16 %select_ln58_3942, i16 %select_ln58_3943" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4857 'select' 'select_ln58_3944' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4858 [1/1] (0.00ns)   --->   "%sext_ln58_2100 = sext i16 %select_ln58_3902" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4858 'sext' 'sext_ln58_2100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4859 [1/1] (0.00ns)   --->   "%sext_ln58_2101 = sext i16 %mult_1474" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4859 'sext' 'sext_ln58_2101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4860 [1/1] (0.78ns)   --->   "%add_ln58_1623 = add i17 %sext_ln58_2101, i17 %sext_ln58_2100" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4860 'add' 'add_ln58_1623' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4861 [1/1] (0.00ns)   --->   "%tmp_6673 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1623, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4861 'bitselect' 'tmp_6673' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4862 [1/1] (0.78ns)   --->   "%add_ln58_2330 = add i16 %mult_1474, i16 %select_ln58_3902" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4862 'add' 'add_ln58_2330' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4863 [1/1] (0.00ns)   --->   "%tmp_6674 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2330, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4863 'bitselect' 'tmp_6674' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4864 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3947)   --->   "%xor_ln58_5261 = xor i1 %tmp_6673, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4864 'xor' 'xor_ln58_5261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4865 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3947)   --->   "%and_ln58_2629 = and i1 %tmp_6674, i1 %xor_ln58_5261" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4865 'and' 'and_ln58_2629' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4866 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3946)   --->   "%xor_ln58_5262 = xor i1 %tmp_6674, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4866 'xor' 'xor_ln58_5262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4867 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3946)   --->   "%and_ln58_2630 = and i1 %tmp_6673, i1 %xor_ln58_5262" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4867 'and' 'and_ln58_2630' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4868 [1/1] (0.12ns)   --->   "%xor_ln58_5263 = xor i1 %tmp_6673, i1 %tmp_6674" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4868 'xor' 'xor_ln58_5263' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4869 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3947)   --->   "%xor_ln58_5264 = xor i1 %xor_ln58_5263, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4869 'xor' 'xor_ln58_5264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4870 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3947)   --->   "%or_ln58_1313 = or i1 %and_ln58_2629, i1 %xor_ln58_5264" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4870 'or' 'or_ln58_1313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4871 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3947)   --->   "%select_ln58_3945 = select i1 %xor_ln58_5263, i16 32767, i16 %add_ln58_2330" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4871 'select' 'select_ln58_3945' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4872 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3946 = select i1 %and_ln58_2630, i16 32768, i16 %add_ln58_2330" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4872 'select' 'select_ln58_3946' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4873 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3947 = select i1 %or_ln58_1313, i16 %select_ln58_3945, i16 %select_ln58_3946" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4873 'select' 'select_ln58_3947' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4874 [1/1] (0.00ns)   --->   "%sext_ln58_2102 = sext i16 %select_ln58_3908" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4874 'sext' 'sext_ln58_2102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4875 [1/1] (0.00ns)   --->   "%sext_ln58_2103 = sext i16 %mult_1475" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4875 'sext' 'sext_ln58_2103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4876 [1/1] (0.78ns)   --->   "%add_ln58_1624 = add i17 %sext_ln58_2103, i17 %sext_ln58_2102" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4876 'add' 'add_ln58_1624' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4877 [1/1] (0.00ns)   --->   "%tmp_6675 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1624, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4877 'bitselect' 'tmp_6675' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4878 [1/1] (0.78ns)   --->   "%add_ln58_2331 = add i16 %mult_1475, i16 %select_ln58_3908" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4878 'add' 'add_ln58_2331' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4879 [1/1] (0.00ns)   --->   "%tmp_6676 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2331, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4879 'bitselect' 'tmp_6676' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4880 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3950)   --->   "%xor_ln58_5265 = xor i1 %tmp_6675, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4880 'xor' 'xor_ln58_5265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4881 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3950)   --->   "%and_ln58_2631 = and i1 %tmp_6676, i1 %xor_ln58_5265" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4881 'and' 'and_ln58_2631' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4882 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3949)   --->   "%xor_ln58_5266 = xor i1 %tmp_6676, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4882 'xor' 'xor_ln58_5266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4883 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3949)   --->   "%and_ln58_2632 = and i1 %tmp_6675, i1 %xor_ln58_5266" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4883 'and' 'and_ln58_2632' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4884 [1/1] (0.12ns)   --->   "%xor_ln58_5267 = xor i1 %tmp_6675, i1 %tmp_6676" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4884 'xor' 'xor_ln58_5267' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4885 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3950)   --->   "%xor_ln58_5268 = xor i1 %xor_ln58_5267, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4885 'xor' 'xor_ln58_5268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4886 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3950)   --->   "%or_ln58_1314 = or i1 %and_ln58_2631, i1 %xor_ln58_5268" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4886 'or' 'or_ln58_1314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4887 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3950)   --->   "%select_ln58_3948 = select i1 %xor_ln58_5267, i16 32767, i16 %add_ln58_2331" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4887 'select' 'select_ln58_3948' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4888 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3949 = select i1 %and_ln58_2632, i16 32768, i16 %add_ln58_2331" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4888 'select' 'select_ln58_3949' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4889 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3950 = select i1 %or_ln58_1314, i16 %select_ln58_3948, i16 %select_ln58_3949" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4889 'select' 'select_ln58_3950' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4890 [1/1] (0.00ns)   --->   "%sext_ln58_2104 = sext i16 %mult_1453" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4890 'sext' 'sext_ln58_2104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4891 [1/1] (0.00ns)   --->   "%sext_ln58_2105 = sext i16 %mult_1476" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4891 'sext' 'sext_ln58_2105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4892 [1/1] (0.78ns)   --->   "%add_ln58_1625 = add i17 %sext_ln58_2105, i17 %sext_ln58_2104" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4892 'add' 'add_ln58_1625' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4893 [1/1] (0.00ns)   --->   "%tmp_6677 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1625, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4893 'bitselect' 'tmp_6677' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4894 [1/1] (0.78ns)   --->   "%add_ln58_2332 = add i16 %mult_1476, i16 %mult_1453" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4894 'add' 'add_ln58_2332' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4895 [1/1] (0.00ns)   --->   "%tmp_6678 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2332, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4895 'bitselect' 'tmp_6678' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4896 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3953)   --->   "%xor_ln58_5269 = xor i1 %tmp_6677, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4896 'xor' 'xor_ln58_5269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4897 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3953)   --->   "%and_ln58_2633 = and i1 %tmp_6678, i1 %xor_ln58_5269" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4897 'and' 'and_ln58_2633' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4898 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3952)   --->   "%xor_ln58_5270 = xor i1 %tmp_6678, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4898 'xor' 'xor_ln58_5270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4899 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3952)   --->   "%and_ln58_2634 = and i1 %tmp_6677, i1 %xor_ln58_5270" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4899 'and' 'and_ln58_2634' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4900 [1/1] (0.12ns)   --->   "%xor_ln58_5271 = xor i1 %tmp_6677, i1 %tmp_6678" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4900 'xor' 'xor_ln58_5271' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4901 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3953)   --->   "%xor_ln58_5272 = xor i1 %xor_ln58_5271, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4901 'xor' 'xor_ln58_5272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4902 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3953)   --->   "%or_ln58_1315 = or i1 %and_ln58_2633, i1 %xor_ln58_5272" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4902 'or' 'or_ln58_1315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4903 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3953)   --->   "%select_ln58_3951 = select i1 %xor_ln58_5271, i16 32767, i16 %add_ln58_2332" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4903 'select' 'select_ln58_3951' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4904 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3952 = select i1 %and_ln58_2634, i16 32768, i16 %add_ln58_2332" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4904 'select' 'select_ln58_3952' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4905 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3953 = select i1 %or_ln58_1315, i16 %select_ln58_3951, i16 %select_ln58_3952" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4905 'select' 'select_ln58_3953' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4906 [1/1] (0.00ns)   --->   "%sext_ln58_2106 = sext i16 %select_ln58_3917" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4906 'sext' 'sext_ln58_2106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4907 [1/1] (0.00ns)   --->   "%sext_ln58_2107 = sext i16 %mult_1477" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4907 'sext' 'sext_ln58_2107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4908 [1/1] (0.78ns)   --->   "%add_ln58_1626 = add i17 %sext_ln58_2107, i17 %sext_ln58_2106" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4908 'add' 'add_ln58_1626' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4909 [1/1] (0.00ns)   --->   "%tmp_6679 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1626, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4909 'bitselect' 'tmp_6679' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4910 [1/1] (0.78ns)   --->   "%add_ln58_2333 = add i16 %mult_1477, i16 %select_ln58_3917" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4910 'add' 'add_ln58_2333' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4911 [1/1] (0.00ns)   --->   "%tmp_6680 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2333, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4911 'bitselect' 'tmp_6680' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4912 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3956)   --->   "%xor_ln58_5273 = xor i1 %tmp_6679, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4912 'xor' 'xor_ln58_5273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4913 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3956)   --->   "%and_ln58_2635 = and i1 %tmp_6680, i1 %xor_ln58_5273" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4913 'and' 'and_ln58_2635' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4914 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3955)   --->   "%xor_ln58_5274 = xor i1 %tmp_6680, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4914 'xor' 'xor_ln58_5274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4915 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3955)   --->   "%and_ln58_2636 = and i1 %tmp_6679, i1 %xor_ln58_5274" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4915 'and' 'and_ln58_2636' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4916 [1/1] (0.12ns)   --->   "%xor_ln58_5275 = xor i1 %tmp_6679, i1 %tmp_6680" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4916 'xor' 'xor_ln58_5275' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4917 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3956)   --->   "%xor_ln58_5276 = xor i1 %xor_ln58_5275, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4917 'xor' 'xor_ln58_5276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4918 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3956)   --->   "%or_ln58_1316 = or i1 %and_ln58_2635, i1 %xor_ln58_5276" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4918 'or' 'or_ln58_1316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4919 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3956)   --->   "%select_ln58_3954 = select i1 %xor_ln58_5275, i16 32767, i16 %add_ln58_2333" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4919 'select' 'select_ln58_3954' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4920 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3955 = select i1 %and_ln58_2636, i16 32768, i16 %add_ln58_2333" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4920 'select' 'select_ln58_3955' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4921 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3956 = select i1 %or_ln58_1316, i16 %select_ln58_3954, i16 %select_ln58_3955" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4921 'select' 'select_ln58_3956' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4922 [1/1] (0.00ns)   --->   "%sext_ln58_2108 = sext i16 %mult_1447" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4922 'sext' 'sext_ln58_2108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4923 [1/1] (0.00ns)   --->   "%sext_ln58_2109 = sext i16 %mult_1479" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4923 'sext' 'sext_ln58_2109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4924 [1/1] (0.78ns)   --->   "%add_ln58_1627 = add i17 %sext_ln58_2109, i17 %sext_ln58_2108" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4924 'add' 'add_ln58_1627' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4925 [1/1] (0.00ns)   --->   "%tmp_6681 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1627, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4925 'bitselect' 'tmp_6681' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4926 [1/1] (0.78ns)   --->   "%add_ln58_2334 = add i16 %mult_1479, i16 %mult_1447" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4926 'add' 'add_ln58_2334' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4927 [1/1] (0.00ns)   --->   "%tmp_6682 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2334, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4927 'bitselect' 'tmp_6682' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4928 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3959)   --->   "%xor_ln58_5277 = xor i1 %tmp_6681, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4928 'xor' 'xor_ln58_5277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4929 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3959)   --->   "%and_ln58_2637 = and i1 %tmp_6682, i1 %xor_ln58_5277" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4929 'and' 'and_ln58_2637' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4930 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3958)   --->   "%xor_ln58_5278 = xor i1 %tmp_6682, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4930 'xor' 'xor_ln58_5278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4931 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3958)   --->   "%and_ln58_2638 = and i1 %tmp_6681, i1 %xor_ln58_5278" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4931 'and' 'and_ln58_2638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4932 [1/1] (0.12ns)   --->   "%xor_ln58_5279 = xor i1 %tmp_6681, i1 %tmp_6682" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4932 'xor' 'xor_ln58_5279' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4933 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3959)   --->   "%xor_ln58_5280 = xor i1 %xor_ln58_5279, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4933 'xor' 'xor_ln58_5280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4934 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3959)   --->   "%or_ln58_1317 = or i1 %and_ln58_2637, i1 %xor_ln58_5280" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4934 'or' 'or_ln58_1317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4935 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3959)   --->   "%select_ln58_3957 = select i1 %xor_ln58_5279, i16 32767, i16 %add_ln58_2334" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4935 'select' 'select_ln58_3957' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4936 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3958 = select i1 %and_ln58_2638, i16 32768, i16 %add_ln58_2334" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4936 'select' 'select_ln58_3958' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4937 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3959 = select i1 %or_ln58_1317, i16 %select_ln58_3957, i16 %select_ln58_3958" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4937 'select' 'select_ln58_3959' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4938 [1/1] (0.00ns)   --->   "%sext_ln58_2110 = sext i16 %select_ln58_3926" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4938 'sext' 'sext_ln58_2110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4939 [1/1] (0.00ns)   --->   "%sext_ln58_2111 = sext i16 %mult_1481" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4939 'sext' 'sext_ln58_2111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4940 [1/1] (0.78ns)   --->   "%add_ln58_1628 = add i17 %sext_ln58_2111, i17 %sext_ln58_2110" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4940 'add' 'add_ln58_1628' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4941 [1/1] (0.00ns)   --->   "%tmp_6683 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1628, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4941 'bitselect' 'tmp_6683' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4942 [1/1] (0.78ns)   --->   "%add_ln58_2335 = add i16 %mult_1481, i16 %select_ln58_3926" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4942 'add' 'add_ln58_2335' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4943 [1/1] (0.00ns)   --->   "%tmp_6684 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2335, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4943 'bitselect' 'tmp_6684' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4944 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3962)   --->   "%xor_ln58_5281 = xor i1 %tmp_6683, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4944 'xor' 'xor_ln58_5281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4945 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3962)   --->   "%and_ln58_2639 = and i1 %tmp_6684, i1 %xor_ln58_5281" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4945 'and' 'and_ln58_2639' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4946 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3961)   --->   "%xor_ln58_5282 = xor i1 %tmp_6684, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4946 'xor' 'xor_ln58_5282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4947 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3961)   --->   "%and_ln58_2640 = and i1 %tmp_6683, i1 %xor_ln58_5282" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4947 'and' 'and_ln58_2640' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4948 [1/1] (0.12ns)   --->   "%xor_ln58_5283 = xor i1 %tmp_6683, i1 %tmp_6684" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4948 'xor' 'xor_ln58_5283' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4949 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3962)   --->   "%xor_ln58_5284 = xor i1 %xor_ln58_5283, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4949 'xor' 'xor_ln58_5284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4950 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3962)   --->   "%or_ln58_1318 = or i1 %and_ln58_2639, i1 %xor_ln58_5284" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4950 'or' 'or_ln58_1318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4951 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3962)   --->   "%select_ln58_3960 = select i1 %xor_ln58_5283, i16 32767, i16 %add_ln58_2335" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4951 'select' 'select_ln58_3960' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4952 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3961 = select i1 %and_ln58_2640, i16 32768, i16 %add_ln58_2335" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4952 'select' 'select_ln58_3961' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4953 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3962 = select i1 %or_ln58_1318, i16 %select_ln58_3960, i16 %select_ln58_3961" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4953 'select' 'select_ln58_3962' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4954 [1/1] (0.00ns)   --->   "%sext_ln58_2112 = sext i16 %mult_1466" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4954 'sext' 'sext_ln58_2112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4955 [1/1] (0.00ns)   --->   "%sext_ln58_2113 = sext i16 %mult_1482" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4955 'sext' 'sext_ln58_2113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4956 [1/1] (0.78ns)   --->   "%add_ln58_1629 = add i17 %sext_ln58_2113, i17 %sext_ln58_2112" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4956 'add' 'add_ln58_1629' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4957 [1/1] (0.00ns)   --->   "%tmp_6685 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1629, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4957 'bitselect' 'tmp_6685' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4958 [1/1] (0.78ns)   --->   "%add_ln58_2336 = add i16 %mult_1482, i16 %mult_1466" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4958 'add' 'add_ln58_2336' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4959 [1/1] (0.00ns)   --->   "%tmp_6686 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2336, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4959 'bitselect' 'tmp_6686' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4960 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3965)   --->   "%xor_ln58_5285 = xor i1 %tmp_6685, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4960 'xor' 'xor_ln58_5285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4961 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3965)   --->   "%and_ln58_2641 = and i1 %tmp_6686, i1 %xor_ln58_5285" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4961 'and' 'and_ln58_2641' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4962 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3964)   --->   "%xor_ln58_5286 = xor i1 %tmp_6686, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4962 'xor' 'xor_ln58_5286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4963 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3964)   --->   "%and_ln58_2642 = and i1 %tmp_6685, i1 %xor_ln58_5286" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4963 'and' 'and_ln58_2642' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4964 [1/1] (0.12ns)   --->   "%xor_ln58_5287 = xor i1 %tmp_6685, i1 %tmp_6686" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4964 'xor' 'xor_ln58_5287' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4965 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3965)   --->   "%xor_ln58_5288 = xor i1 %xor_ln58_5287, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4965 'xor' 'xor_ln58_5288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4966 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3965)   --->   "%or_ln58_1319 = or i1 %and_ln58_2641, i1 %xor_ln58_5288" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4966 'or' 'or_ln58_1319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4967 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3965)   --->   "%select_ln58_3963 = select i1 %xor_ln58_5287, i16 32767, i16 %add_ln58_2336" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4967 'select' 'select_ln58_3963' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4968 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3964 = select i1 %and_ln58_2642, i16 32768, i16 %add_ln58_2336" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4968 'select' 'select_ln58_3964' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4969 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3965 = select i1 %or_ln58_1319, i16 %select_ln58_3963, i16 %select_ln58_3964" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4969 'select' 'select_ln58_3965' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4970 [1/1] (0.00ns)   --->   "%sext_ln58_2114 = sext i16 %select_ln58_3935" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4970 'sext' 'sext_ln58_2114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4971 [1/1] (0.00ns)   --->   "%sext_ln58_2115 = sext i16 %mult_1483" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4971 'sext' 'sext_ln58_2115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4972 [1/1] (0.78ns)   --->   "%add_ln58_1630 = add i17 %sext_ln58_2115, i17 %sext_ln58_2114" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4972 'add' 'add_ln58_1630' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4973 [1/1] (0.00ns)   --->   "%tmp_6687 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1630, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4973 'bitselect' 'tmp_6687' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4974 [1/1] (0.78ns)   --->   "%add_ln58_2337 = add i16 %mult_1483, i16 %select_ln58_3935" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4974 'add' 'add_ln58_2337' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4975 [1/1] (0.00ns)   --->   "%tmp_6688 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2337, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4975 'bitselect' 'tmp_6688' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4976 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3968)   --->   "%xor_ln58_5289 = xor i1 %tmp_6687, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4976 'xor' 'xor_ln58_5289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4977 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3968)   --->   "%and_ln58_2643 = and i1 %tmp_6688, i1 %xor_ln58_5289" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4977 'and' 'and_ln58_2643' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4978 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3967)   --->   "%xor_ln58_5290 = xor i1 %tmp_6688, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4978 'xor' 'xor_ln58_5290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4979 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3967)   --->   "%and_ln58_2644 = and i1 %tmp_6687, i1 %xor_ln58_5290" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4979 'and' 'and_ln58_2644' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4980 [1/1] (0.12ns)   --->   "%xor_ln58_5291 = xor i1 %tmp_6687, i1 %tmp_6688" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4980 'xor' 'xor_ln58_5291' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4981 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3968)   --->   "%xor_ln58_5292 = xor i1 %xor_ln58_5291, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4981 'xor' 'xor_ln58_5292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4982 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3968)   --->   "%or_ln58_1320 = or i1 %and_ln58_2643, i1 %xor_ln58_5292" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4982 'or' 'or_ln58_1320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4983 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3968)   --->   "%select_ln58_3966 = select i1 %xor_ln58_5291, i16 32767, i16 %add_ln58_2337" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4983 'select' 'select_ln58_3966' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4984 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3967 = select i1 %and_ln58_2644, i16 32768, i16 %add_ln58_2337" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4984 'select' 'select_ln58_3967' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4985 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3968 = select i1 %or_ln58_1320, i16 %select_ln58_3966, i16 %select_ln58_3967" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4985 'select' 'select_ln58_3968' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4986 [1/1] (0.00ns)   --->   "%sext_ln58_2116 = sext i16 %select_ln58_3938" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4986 'sext' 'sext_ln58_2116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4987 [1/1] (0.00ns)   --->   "%sext_ln58_2117 = sext i16 %mult_1484" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4987 'sext' 'sext_ln58_2117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4988 [1/1] (0.78ns)   --->   "%add_ln58_1631 = add i17 %sext_ln58_2117, i17 %sext_ln58_2116" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4988 'add' 'add_ln58_1631' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4989 [1/1] (0.00ns)   --->   "%tmp_6689 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1631, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4989 'bitselect' 'tmp_6689' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4990 [1/1] (0.78ns)   --->   "%add_ln58_2338 = add i16 %mult_1484, i16 %select_ln58_3938" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4990 'add' 'add_ln58_2338' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4991 [1/1] (0.00ns)   --->   "%tmp_6690 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2338, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4991 'bitselect' 'tmp_6690' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4992 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3971)   --->   "%xor_ln58_5293 = xor i1 %tmp_6689, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4992 'xor' 'xor_ln58_5293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4993 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3971)   --->   "%and_ln58_2645 = and i1 %tmp_6690, i1 %xor_ln58_5293" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4993 'and' 'and_ln58_2645' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4994 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3970)   --->   "%xor_ln58_5294 = xor i1 %tmp_6690, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4994 'xor' 'xor_ln58_5294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4995 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3970)   --->   "%and_ln58_2646 = and i1 %tmp_6689, i1 %xor_ln58_5294" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4995 'and' 'and_ln58_2646' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4996 [1/1] (0.12ns)   --->   "%xor_ln58_5295 = xor i1 %tmp_6689, i1 %tmp_6690" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4996 'xor' 'xor_ln58_5295' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4997 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3971)   --->   "%xor_ln58_5296 = xor i1 %xor_ln58_5295, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4997 'xor' 'xor_ln58_5296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4998 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3971)   --->   "%or_ln58_1321 = or i1 %and_ln58_2645, i1 %xor_ln58_5296" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4998 'or' 'or_ln58_1321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4999 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3971)   --->   "%select_ln58_3969 = select i1 %xor_ln58_5295, i16 32767, i16 %add_ln58_2338" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 4999 'select' 'select_ln58_3969' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5000 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3970 = select i1 %and_ln58_2646, i16 32768, i16 %add_ln58_2338" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5000 'select' 'select_ln58_3970' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5001 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3971 = select i1 %or_ln58_1321, i16 %select_ln58_3969, i16 %select_ln58_3970" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5001 'select' 'select_ln58_3971' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5002 [1/1] (0.00ns)   --->   "%sext_ln58_2118 = sext i16 %select_ln58_3875" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5002 'sext' 'sext_ln58_2118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5003 [1/1] (0.00ns)   --->   "%sext_ln58_2119 = sext i16 %mult_1485" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5003 'sext' 'sext_ln58_2119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5004 [1/1] (0.78ns)   --->   "%add_ln58_1632 = add i17 %sext_ln58_2119, i17 %sext_ln58_2118" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5004 'add' 'add_ln58_1632' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5005 [1/1] (0.00ns)   --->   "%tmp_6691 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1632, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5005 'bitselect' 'tmp_6691' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5006 [1/1] (0.78ns)   --->   "%add_ln58_2339 = add i16 %mult_1485, i16 %select_ln58_3875" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5006 'add' 'add_ln58_2339' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5007 [1/1] (0.00ns)   --->   "%tmp_6692 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2339, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5007 'bitselect' 'tmp_6692' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5008 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3974)   --->   "%xor_ln58_5297 = xor i1 %tmp_6691, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5008 'xor' 'xor_ln58_5297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5009 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3974)   --->   "%and_ln58_2647 = and i1 %tmp_6692, i1 %xor_ln58_5297" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5009 'and' 'and_ln58_2647' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5010 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3973)   --->   "%xor_ln58_5298 = xor i1 %tmp_6692, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5010 'xor' 'xor_ln58_5298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5011 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3973)   --->   "%and_ln58_2648 = and i1 %tmp_6691, i1 %xor_ln58_5298" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5011 'and' 'and_ln58_2648' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5012 [1/1] (0.12ns)   --->   "%xor_ln58_5299 = xor i1 %tmp_6691, i1 %tmp_6692" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5012 'xor' 'xor_ln58_5299' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5013 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3974)   --->   "%xor_ln58_5300 = xor i1 %xor_ln58_5299, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5013 'xor' 'xor_ln58_5300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5014 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3974)   --->   "%or_ln58_1322 = or i1 %and_ln58_2647, i1 %xor_ln58_5300" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5014 'or' 'or_ln58_1322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5015 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3974)   --->   "%select_ln58_3972 = select i1 %xor_ln58_5299, i16 32767, i16 %add_ln58_2339" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5015 'select' 'select_ln58_3972' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5016 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3973 = select i1 %and_ln58_2648, i16 32768, i16 %add_ln58_2339" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5016 'select' 'select_ln58_3973' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5017 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3974 = select i1 %or_ln58_1322, i16 %select_ln58_3972, i16 %select_ln58_3973" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5017 'select' 'select_ln58_3974' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5018 [1/1] (0.00ns)   --->   "%sext_ln58_2120 = sext i16 %mult_1455" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5018 'sext' 'sext_ln58_2120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5019 [1/1] (0.00ns)   --->   "%sext_ln58_2121 = sext i16 %mult_1486" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5019 'sext' 'sext_ln58_2121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5020 [1/1] (0.78ns)   --->   "%add_ln58_1633 = add i17 %sext_ln58_2121, i17 %sext_ln58_2120" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5020 'add' 'add_ln58_1633' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5021 [1/1] (0.00ns)   --->   "%tmp_6693 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1633, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5021 'bitselect' 'tmp_6693' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5022 [1/1] (0.78ns)   --->   "%add_ln58_2340 = add i16 %mult_1486, i16 %mult_1455" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5022 'add' 'add_ln58_2340' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5023 [1/1] (0.00ns)   --->   "%tmp_6694 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2340, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5023 'bitselect' 'tmp_6694' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5024 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3977)   --->   "%xor_ln58_5301 = xor i1 %tmp_6693, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5024 'xor' 'xor_ln58_5301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5025 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3977)   --->   "%and_ln58_2649 = and i1 %tmp_6694, i1 %xor_ln58_5301" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5025 'and' 'and_ln58_2649' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5026 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3976)   --->   "%xor_ln58_5302 = xor i1 %tmp_6694, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5026 'xor' 'xor_ln58_5302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5027 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3976)   --->   "%and_ln58_2650 = and i1 %tmp_6693, i1 %xor_ln58_5302" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5027 'and' 'and_ln58_2650' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5028 [1/1] (0.12ns)   --->   "%xor_ln58_5303 = xor i1 %tmp_6693, i1 %tmp_6694" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5028 'xor' 'xor_ln58_5303' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5029 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3977)   --->   "%xor_ln58_5304 = xor i1 %xor_ln58_5303, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5029 'xor' 'xor_ln58_5304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5030 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3977)   --->   "%or_ln58_1323 = or i1 %and_ln58_2649, i1 %xor_ln58_5304" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5030 'or' 'or_ln58_1323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5031 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3977)   --->   "%select_ln58_3975 = select i1 %xor_ln58_5303, i16 32767, i16 %add_ln58_2340" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5031 'select' 'select_ln58_3975' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5032 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3976 = select i1 %and_ln58_2650, i16 32768, i16 %add_ln58_2340" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5032 'select' 'select_ln58_3976' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5033 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3977 = select i1 %or_ln58_1323, i16 %select_ln58_3975, i16 %select_ln58_3976" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5033 'select' 'select_ln58_3977' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5034 [1/1] (0.00ns)   --->   "%sext_ln58_2122 = sext i16 %select_ln58_3947" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5034 'sext' 'sext_ln58_2122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5035 [1/1] (0.00ns)   --->   "%sext_ln58_2123 = sext i16 %mult_1488" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5035 'sext' 'sext_ln58_2123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5036 [1/1] (0.78ns)   --->   "%add_ln58_1634 = add i17 %sext_ln58_2123, i17 %sext_ln58_2122" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5036 'add' 'add_ln58_1634' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5037 [1/1] (0.00ns)   --->   "%tmp_6695 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1634, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5037 'bitselect' 'tmp_6695' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5038 [1/1] (0.78ns)   --->   "%add_ln58_2341 = add i16 %mult_1488, i16 %select_ln58_3947" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5038 'add' 'add_ln58_2341' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5039 [1/1] (0.00ns)   --->   "%tmp_6696 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2341, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5039 'bitselect' 'tmp_6696' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5040 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3980)   --->   "%xor_ln58_5305 = xor i1 %tmp_6695, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5040 'xor' 'xor_ln58_5305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5041 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3980)   --->   "%and_ln58_2651 = and i1 %tmp_6696, i1 %xor_ln58_5305" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5041 'and' 'and_ln58_2651' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5042 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3979)   --->   "%xor_ln58_5306 = xor i1 %tmp_6696, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5042 'xor' 'xor_ln58_5306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5043 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3979)   --->   "%and_ln58_2652 = and i1 %tmp_6695, i1 %xor_ln58_5306" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5043 'and' 'and_ln58_2652' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5044 [1/1] (0.12ns)   --->   "%xor_ln58_5307 = xor i1 %tmp_6695, i1 %tmp_6696" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5044 'xor' 'xor_ln58_5307' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5045 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3980)   --->   "%xor_ln58_5308 = xor i1 %xor_ln58_5307, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5045 'xor' 'xor_ln58_5308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5046 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3980)   --->   "%or_ln58_1324 = or i1 %and_ln58_2651, i1 %xor_ln58_5308" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5046 'or' 'or_ln58_1324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5047 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3980)   --->   "%select_ln58_3978 = select i1 %xor_ln58_5307, i16 32767, i16 %add_ln58_2341" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5047 'select' 'select_ln58_3978' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5048 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3979 = select i1 %and_ln58_2652, i16 32768, i16 %add_ln58_2341" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5048 'select' 'select_ln58_3979' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5049 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3980 = select i1 %or_ln58_1324, i16 %select_ln58_3978, i16 %select_ln58_3979" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5049 'select' 'select_ln58_3980' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5050 [1/1] (0.00ns)   --->   "%sext_ln58_2124 = sext i16 %mult_1489" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5050 'sext' 'sext_ln58_2124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5051 [1/1] (0.78ns)   --->   "%add_ln58_1635 = add i17 %sext_ln58_2124, i17 %sext_ln58_2066" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5051 'add' 'add_ln58_1635' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5052 [1/1] (0.00ns)   --->   "%tmp_6697 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1635, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5052 'bitselect' 'tmp_6697' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5053 [1/1] (0.78ns)   --->   "%add_ln58_2342 = add i16 %mult_1489, i16 %mult_1450" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5053 'add' 'add_ln58_2342' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5054 [1/1] (0.00ns)   --->   "%tmp_6698 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2342, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5054 'bitselect' 'tmp_6698' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5055 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3983)   --->   "%xor_ln58_5309 = xor i1 %tmp_6697, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5055 'xor' 'xor_ln58_5309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5056 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3983)   --->   "%and_ln58_2653 = and i1 %tmp_6698, i1 %xor_ln58_5309" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5056 'and' 'and_ln58_2653' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5057 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3982)   --->   "%xor_ln58_5310 = xor i1 %tmp_6698, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5057 'xor' 'xor_ln58_5310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5058 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3982)   --->   "%and_ln58_2654 = and i1 %tmp_6697, i1 %xor_ln58_5310" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5058 'and' 'and_ln58_2654' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5059 [1/1] (0.12ns)   --->   "%xor_ln58_5311 = xor i1 %tmp_6697, i1 %tmp_6698" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5059 'xor' 'xor_ln58_5311' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5060 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3983)   --->   "%xor_ln58_5312 = xor i1 %xor_ln58_5311, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5060 'xor' 'xor_ln58_5312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5061 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3983)   --->   "%or_ln58_1325 = or i1 %and_ln58_2653, i1 %xor_ln58_5312" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5061 'or' 'or_ln58_1325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5062 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3983)   --->   "%select_ln58_3981 = select i1 %xor_ln58_5311, i16 32767, i16 %add_ln58_2342" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5062 'select' 'select_ln58_3981' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5063 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3982 = select i1 %and_ln58_2654, i16 32768, i16 %add_ln58_2342" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5063 'select' 'select_ln58_3982' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5064 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3983 = select i1 %or_ln58_1325, i16 %select_ln58_3981, i16 %select_ln58_3982" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5064 'select' 'select_ln58_3983' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5065 [1/1] (0.00ns)   --->   "%sext_ln58_2125 = sext i16 %select_ln58_3905" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5065 'sext' 'sext_ln58_2125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5066 [1/1] (0.00ns)   --->   "%sext_ln58_2126 = sext i16 %mult_1490" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5066 'sext' 'sext_ln58_2126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5067 [1/1] (0.78ns)   --->   "%add_ln58_1636 = add i17 %sext_ln58_2126, i17 %sext_ln58_2125" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5067 'add' 'add_ln58_1636' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5068 [1/1] (0.00ns)   --->   "%tmp_6699 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1636, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5068 'bitselect' 'tmp_6699' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5069 [1/1] (0.78ns)   --->   "%add_ln58_2343 = add i16 %mult_1490, i16 %select_ln58_3905" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5069 'add' 'add_ln58_2343' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5070 [1/1] (0.00ns)   --->   "%tmp_6700 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2343, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5070 'bitselect' 'tmp_6700' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5071 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3986)   --->   "%xor_ln58_5313 = xor i1 %tmp_6699, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5071 'xor' 'xor_ln58_5313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5072 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3986)   --->   "%and_ln58_2655 = and i1 %tmp_6700, i1 %xor_ln58_5313" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5072 'and' 'and_ln58_2655' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5073 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3985)   --->   "%xor_ln58_5314 = xor i1 %tmp_6700, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5073 'xor' 'xor_ln58_5314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5074 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3985)   --->   "%and_ln58_2656 = and i1 %tmp_6699, i1 %xor_ln58_5314" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5074 'and' 'and_ln58_2656' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5075 [1/1] (0.12ns)   --->   "%xor_ln58_5315 = xor i1 %tmp_6699, i1 %tmp_6700" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5075 'xor' 'xor_ln58_5315' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5076 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3986)   --->   "%xor_ln58_5316 = xor i1 %xor_ln58_5315, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5076 'xor' 'xor_ln58_5316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5077 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3986)   --->   "%or_ln58_1326 = or i1 %and_ln58_2655, i1 %xor_ln58_5316" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5077 'or' 'or_ln58_1326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5078 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3986)   --->   "%select_ln58_3984 = select i1 %xor_ln58_5315, i16 32767, i16 %add_ln58_2343" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5078 'select' 'select_ln58_3984' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5079 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3985 = select i1 %and_ln58_2656, i16 32768, i16 %add_ln58_2343" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5079 'select' 'select_ln58_3985' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5080 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3986 = select i1 %or_ln58_1326, i16 %select_ln58_3984, i16 %select_ln58_3985" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5080 'select' 'select_ln58_3986' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5081 [1/1] (0.00ns)   --->   "%sext_ln58_2127 = sext i16 %select_ln58_3911" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5081 'sext' 'sext_ln58_2127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5082 [1/1] (0.00ns)   --->   "%sext_ln58_2128 = sext i16 %mult_1491" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5082 'sext' 'sext_ln58_2128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5083 [1/1] (0.78ns)   --->   "%add_ln58_1637 = add i17 %sext_ln58_2128, i17 %sext_ln58_2127" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5083 'add' 'add_ln58_1637' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5084 [1/1] (0.00ns)   --->   "%tmp_6701 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1637, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5084 'bitselect' 'tmp_6701' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5085 [1/1] (0.78ns)   --->   "%add_ln58_2344 = add i16 %mult_1491, i16 %select_ln58_3911" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5085 'add' 'add_ln58_2344' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5086 [1/1] (0.00ns)   --->   "%tmp_6702 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2344, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5086 'bitselect' 'tmp_6702' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5087 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3989)   --->   "%xor_ln58_5317 = xor i1 %tmp_6701, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5087 'xor' 'xor_ln58_5317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5088 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3989)   --->   "%and_ln58_2657 = and i1 %tmp_6702, i1 %xor_ln58_5317" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5088 'and' 'and_ln58_2657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5089 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3988)   --->   "%xor_ln58_5318 = xor i1 %tmp_6702, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5089 'xor' 'xor_ln58_5318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5090 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3988)   --->   "%and_ln58_2658 = and i1 %tmp_6701, i1 %xor_ln58_5318" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5090 'and' 'and_ln58_2658' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5091 [1/1] (0.12ns)   --->   "%xor_ln58_5319 = xor i1 %tmp_6701, i1 %tmp_6702" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5091 'xor' 'xor_ln58_5319' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5092 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3989)   --->   "%xor_ln58_5320 = xor i1 %xor_ln58_5319, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5092 'xor' 'xor_ln58_5320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5093 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3989)   --->   "%or_ln58_1327 = or i1 %and_ln58_2657, i1 %xor_ln58_5320" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5093 'or' 'or_ln58_1327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5094 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3989)   --->   "%select_ln58_3987 = select i1 %xor_ln58_5319, i16 32767, i16 %add_ln58_2344" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5094 'select' 'select_ln58_3987' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5095 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3988 = select i1 %and_ln58_2658, i16 32768, i16 %add_ln58_2344" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5095 'select' 'select_ln58_3988' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5096 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3989 = select i1 %or_ln58_1327, i16 %select_ln58_3987, i16 %select_ln58_3988" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5096 'select' 'select_ln58_3989' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5097 [1/1] (0.00ns)   --->   "%sext_ln58_2129 = sext i16 %mult_1444" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5097 'sext' 'sext_ln58_2129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5098 [1/1] (0.00ns)   --->   "%sext_ln58_2130 = sext i16 %mult_1492" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5098 'sext' 'sext_ln58_2130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5099 [1/1] (0.78ns)   --->   "%add_ln58_1638 = add i17 %sext_ln58_2130, i17 %sext_ln58_2129" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5099 'add' 'add_ln58_1638' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5100 [1/1] (0.00ns)   --->   "%tmp_6703 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1638, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5100 'bitselect' 'tmp_6703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5101 [1/1] (0.78ns)   --->   "%add_ln58_2345 = add i16 %mult_1492, i16 %mult_1444" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5101 'add' 'add_ln58_2345' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5102 [1/1] (0.00ns)   --->   "%tmp_6704 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2345, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5102 'bitselect' 'tmp_6704' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5103 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3992)   --->   "%xor_ln58_5321 = xor i1 %tmp_6703, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5103 'xor' 'xor_ln58_5321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5104 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3992)   --->   "%and_ln58_2659 = and i1 %tmp_6704, i1 %xor_ln58_5321" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5104 'and' 'and_ln58_2659' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5105 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3991)   --->   "%xor_ln58_5322 = xor i1 %tmp_6704, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5105 'xor' 'xor_ln58_5322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5106 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3991)   --->   "%and_ln58_2660 = and i1 %tmp_6703, i1 %xor_ln58_5322" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5106 'and' 'and_ln58_2660' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5107 [1/1] (0.12ns)   --->   "%xor_ln58_5323 = xor i1 %tmp_6703, i1 %tmp_6704" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5107 'xor' 'xor_ln58_5323' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5108 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3992)   --->   "%xor_ln58_5324 = xor i1 %xor_ln58_5323, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5108 'xor' 'xor_ln58_5324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5109 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3992)   --->   "%or_ln58_1328 = or i1 %and_ln58_2659, i1 %xor_ln58_5324" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5109 'or' 'or_ln58_1328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5110 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3992)   --->   "%select_ln58_3990 = select i1 %xor_ln58_5323, i16 32767, i16 %add_ln58_2345" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5110 'select' 'select_ln58_3990' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5111 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3991 = select i1 %and_ln58_2660, i16 32768, i16 %add_ln58_2345" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5111 'select' 'select_ln58_3991' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5112 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3992 = select i1 %or_ln58_1328, i16 %select_ln58_3990, i16 %select_ln58_3991" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5112 'select' 'select_ln58_3992' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5113 [1/1] (0.00ns)   --->   "%sext_ln58_2131 = sext i16 %select_ln58_3914" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5113 'sext' 'sext_ln58_2131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5114 [1/1] (0.00ns)   --->   "%sext_ln58_2132 = sext i16 %mult_1493" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5114 'sext' 'sext_ln58_2132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5115 [1/1] (0.78ns)   --->   "%add_ln58_1639 = add i17 %sext_ln58_2132, i17 %sext_ln58_2131" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5115 'add' 'add_ln58_1639' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5116 [1/1] (0.00ns)   --->   "%tmp_6705 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1639, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5116 'bitselect' 'tmp_6705' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5117 [1/1] (0.78ns)   --->   "%add_ln58_2346 = add i16 %mult_1493, i16 %select_ln58_3914" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5117 'add' 'add_ln58_2346' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5118 [1/1] (0.00ns)   --->   "%tmp_6706 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2346, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5118 'bitselect' 'tmp_6706' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5119 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3995)   --->   "%xor_ln58_5325 = xor i1 %tmp_6705, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5119 'xor' 'xor_ln58_5325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5120 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3995)   --->   "%and_ln58_2661 = and i1 %tmp_6706, i1 %xor_ln58_5325" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5120 'and' 'and_ln58_2661' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5121 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3994)   --->   "%xor_ln58_5326 = xor i1 %tmp_6706, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5121 'xor' 'xor_ln58_5326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5122 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3994)   --->   "%and_ln58_2662 = and i1 %tmp_6705, i1 %xor_ln58_5326" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5122 'and' 'and_ln58_2662' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5123 [1/1] (0.12ns)   --->   "%xor_ln58_5327 = xor i1 %tmp_6705, i1 %tmp_6706" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5123 'xor' 'xor_ln58_5327' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5124 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3995)   --->   "%xor_ln58_5328 = xor i1 %xor_ln58_5327, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5124 'xor' 'xor_ln58_5328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5125 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3995)   --->   "%or_ln58_1329 = or i1 %and_ln58_2661, i1 %xor_ln58_5328" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5125 'or' 'or_ln58_1329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5126 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3995)   --->   "%select_ln58_3993 = select i1 %xor_ln58_5327, i16 32767, i16 %add_ln58_2346" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5126 'select' 'select_ln58_3993' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5127 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3994 = select i1 %and_ln58_2662, i16 32768, i16 %add_ln58_2346" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5127 'select' 'select_ln58_3994' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5128 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3995 = select i1 %or_ln58_1329, i16 %select_ln58_3993, i16 %select_ln58_3994" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5128 'select' 'select_ln58_3995' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5129 [1/1] (0.00ns)   --->   "%sext_ln58_2133 = sext i16 %select_ln58_3956" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5129 'sext' 'sext_ln58_2133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5130 [1/1] (0.00ns)   --->   "%sext_ln58_2134 = sext i16 %mult_1494" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5130 'sext' 'sext_ln58_2134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5131 [1/1] (0.78ns)   --->   "%add_ln58_1640 = add i17 %sext_ln58_2134, i17 %sext_ln58_2133" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5131 'add' 'add_ln58_1640' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5132 [1/1] (0.00ns)   --->   "%tmp_6707 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1640, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5132 'bitselect' 'tmp_6707' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5133 [1/1] (0.78ns)   --->   "%add_ln58_2347 = add i16 %mult_1494, i16 %select_ln58_3956" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5133 'add' 'add_ln58_2347' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5134 [1/1] (0.00ns)   --->   "%tmp_6708 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2347, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5134 'bitselect' 'tmp_6708' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5135 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3998)   --->   "%xor_ln58_5329 = xor i1 %tmp_6707, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5135 'xor' 'xor_ln58_5329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5136 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3998)   --->   "%and_ln58_2663 = and i1 %tmp_6708, i1 %xor_ln58_5329" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5136 'and' 'and_ln58_2663' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5137 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3997)   --->   "%xor_ln58_5330 = xor i1 %tmp_6708, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5137 'xor' 'xor_ln58_5330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5138 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3997)   --->   "%and_ln58_2664 = and i1 %tmp_6707, i1 %xor_ln58_5330" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5138 'and' 'and_ln58_2664' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5139 [1/1] (0.12ns)   --->   "%xor_ln58_5331 = xor i1 %tmp_6707, i1 %tmp_6708" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5139 'xor' 'xor_ln58_5331' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5140 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3998)   --->   "%xor_ln58_5332 = xor i1 %xor_ln58_5331, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5140 'xor' 'xor_ln58_5332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5141 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3998)   --->   "%or_ln58_1330 = or i1 %and_ln58_2663, i1 %xor_ln58_5332" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5141 'or' 'or_ln58_1330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5142 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3998)   --->   "%select_ln58_3996 = select i1 %xor_ln58_5331, i16 32767, i16 %add_ln58_2347" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5142 'select' 'select_ln58_3996' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5143 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3997 = select i1 %and_ln58_2664, i16 32768, i16 %add_ln58_2347" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5143 'select' 'select_ln58_3997' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5144 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_3998 = select i1 %or_ln58_1330, i16 %select_ln58_3996, i16 %select_ln58_3997" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5144 'select' 'select_ln58_3998' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5145 [1/1] (0.00ns)   --->   "%sext_ln58_2135 = sext i16 %mult_1495" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5145 'sext' 'sext_ln58_2135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5146 [1/1] (0.78ns)   --->   "%add_ln58_1641 = add i17 %sext_ln58_2135, i17 %sext_ln58_2069" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5146 'add' 'add_ln58_1641' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5147 [1/1] (0.00ns)   --->   "%tmp_6709 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1641, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5147 'bitselect' 'tmp_6709' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5148 [1/1] (0.78ns)   --->   "%add_ln58_2348 = add i16 %mult_1495, i16 %mult_1451" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5148 'add' 'add_ln58_2348' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5149 [1/1] (0.00ns)   --->   "%tmp_6710 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2348, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5149 'bitselect' 'tmp_6710' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5150 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4001)   --->   "%xor_ln58_5333 = xor i1 %tmp_6709, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5150 'xor' 'xor_ln58_5333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5151 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4001)   --->   "%and_ln58_2665 = and i1 %tmp_6710, i1 %xor_ln58_5333" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5151 'and' 'and_ln58_2665' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5152 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4000)   --->   "%xor_ln58_5334 = xor i1 %tmp_6710, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5152 'xor' 'xor_ln58_5334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5153 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4000)   --->   "%and_ln58_2666 = and i1 %tmp_6709, i1 %xor_ln58_5334" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5153 'and' 'and_ln58_2666' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5154 [1/1] (0.12ns)   --->   "%xor_ln58_5335 = xor i1 %tmp_6709, i1 %tmp_6710" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5154 'xor' 'xor_ln58_5335' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5155 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4001)   --->   "%xor_ln58_5336 = xor i1 %xor_ln58_5335, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5155 'xor' 'xor_ln58_5336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5156 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4001)   --->   "%or_ln58_1331 = or i1 %and_ln58_2665, i1 %xor_ln58_5336" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5156 'or' 'or_ln58_1331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5157 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4001)   --->   "%select_ln58_3999 = select i1 %xor_ln58_5335, i16 32767, i16 %add_ln58_2348" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5157 'select' 'select_ln58_3999' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5158 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4000 = select i1 %and_ln58_2666, i16 32768, i16 %add_ln58_2348" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5158 'select' 'select_ln58_4000' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5159 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4001 = select i1 %or_ln58_1331, i16 %select_ln58_3999, i16 %select_ln58_4000" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5159 'select' 'select_ln58_4001' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5160 [1/1] (0.00ns)   --->   "%sext_ln58_2136 = sext i16 %select_ln58_3923" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5160 'sext' 'sext_ln58_2136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5161 [1/1] (0.00ns)   --->   "%sext_ln58_2137 = sext i16 %mult_1496" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5161 'sext' 'sext_ln58_2137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5162 [1/1] (0.78ns)   --->   "%add_ln58_1642 = add i17 %sext_ln58_2137, i17 %sext_ln58_2136" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5162 'add' 'add_ln58_1642' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5163 [1/1] (0.00ns)   --->   "%tmp_6711 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1642, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5163 'bitselect' 'tmp_6711' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5164 [1/1] (0.78ns)   --->   "%add_ln58_2349 = add i16 %mult_1496, i16 %select_ln58_3923" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5164 'add' 'add_ln58_2349' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5165 [1/1] (0.00ns)   --->   "%tmp_6712 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2349, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5165 'bitselect' 'tmp_6712' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5166 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4004)   --->   "%xor_ln58_5337 = xor i1 %tmp_6711, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5166 'xor' 'xor_ln58_5337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5167 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4004)   --->   "%and_ln58_2667 = and i1 %tmp_6712, i1 %xor_ln58_5337" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5167 'and' 'and_ln58_2667' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5168 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4003)   --->   "%xor_ln58_5338 = xor i1 %tmp_6712, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5168 'xor' 'xor_ln58_5338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5169 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4003)   --->   "%and_ln58_2668 = and i1 %tmp_6711, i1 %xor_ln58_5338" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5169 'and' 'and_ln58_2668' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5170 [1/1] (0.12ns)   --->   "%xor_ln58_5339 = xor i1 %tmp_6711, i1 %tmp_6712" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5170 'xor' 'xor_ln58_5339' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5171 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4004)   --->   "%xor_ln58_5340 = xor i1 %xor_ln58_5339, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5171 'xor' 'xor_ln58_5340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5172 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4004)   --->   "%or_ln58_1332 = or i1 %and_ln58_2667, i1 %xor_ln58_5340" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5172 'or' 'or_ln58_1332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5173 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4004)   --->   "%select_ln58_4002 = select i1 %xor_ln58_5339, i16 32767, i16 %add_ln58_2349" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5173 'select' 'select_ln58_4002' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5174 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4003 = select i1 %and_ln58_2668, i16 32768, i16 %add_ln58_2349" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5174 'select' 'select_ln58_4003' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5175 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4004 = select i1 %or_ln58_1332, i16 %select_ln58_4002, i16 %select_ln58_4003" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5175 'select' 'select_ln58_4004' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5176 [1/1] (0.00ns)   --->   "%sext_ln58_2140 = sext i16 %select_ln58_3965" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5176 'sext' 'sext_ln58_2140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5177 [1/1] (0.78ns)   --->   "%add_ln58_1644 = add i17 %sext_ln58_2132, i17 %sext_ln58_2140" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5177 'add' 'add_ln58_1644' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5178 [1/1] (0.00ns)   --->   "%tmp_6715 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1644, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5178 'bitselect' 'tmp_6715' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5179 [1/1] (0.78ns)   --->   "%add_ln58_2351 = add i16 %mult_1493, i16 %select_ln58_3965" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5179 'add' 'add_ln58_2351' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5180 [1/1] (0.00ns)   --->   "%tmp_6716 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2351, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5180 'bitselect' 'tmp_6716' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5181 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4010)   --->   "%xor_ln58_5345 = xor i1 %tmp_6715, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5181 'xor' 'xor_ln58_5345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5182 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4010)   --->   "%and_ln58_2671 = and i1 %tmp_6716, i1 %xor_ln58_5345" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5182 'and' 'and_ln58_2671' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5183 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4009)   --->   "%xor_ln58_5346 = xor i1 %tmp_6716, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5183 'xor' 'xor_ln58_5346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5184 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4009)   --->   "%and_ln58_2672 = and i1 %tmp_6715, i1 %xor_ln58_5346" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5184 'and' 'and_ln58_2672' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5185 [1/1] (0.12ns)   --->   "%xor_ln58_5347 = xor i1 %tmp_6715, i1 %tmp_6716" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5185 'xor' 'xor_ln58_5347' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5186 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4010)   --->   "%xor_ln58_5348 = xor i1 %xor_ln58_5347, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5186 'xor' 'xor_ln58_5348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5187 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4010)   --->   "%or_ln58_1334 = or i1 %and_ln58_2671, i1 %xor_ln58_5348" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5187 'or' 'or_ln58_1334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5188 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4010)   --->   "%select_ln58_4008 = select i1 %xor_ln58_5347, i16 32767, i16 %add_ln58_2351" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5188 'select' 'select_ln58_4008' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5189 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4009 = select i1 %and_ln58_2672, i16 32768, i16 %add_ln58_2351" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5189 'select' 'select_ln58_4009' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5190 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4010 = select i1 %or_ln58_1334, i16 %select_ln58_4008, i16 %select_ln58_4009" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5190 'select' 'select_ln58_4010' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5191 [1/1] (0.00ns)   --->   "%sext_ln58_2141 = sext i16 %select_ln58_3896" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5191 'sext' 'sext_ln58_2141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5192 [1/1] (0.78ns)   --->   "%add_ln58_1645 = add i17 %sext_ln58_2132, i17 %sext_ln58_2141" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5192 'add' 'add_ln58_1645' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5193 [1/1] (0.00ns)   --->   "%tmp_6717 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1645, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5193 'bitselect' 'tmp_6717' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5194 [1/1] (0.78ns)   --->   "%add_ln58_2352 = add i16 %mult_1493, i16 %select_ln58_3896" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5194 'add' 'add_ln58_2352' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5195 [1/1] (0.00ns)   --->   "%tmp_6718 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2352, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5195 'bitselect' 'tmp_6718' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5196 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4013)   --->   "%xor_ln58_5349 = xor i1 %tmp_6717, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5196 'xor' 'xor_ln58_5349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5197 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4013)   --->   "%and_ln58_2673 = and i1 %tmp_6718, i1 %xor_ln58_5349" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5197 'and' 'and_ln58_2673' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5198 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4012)   --->   "%xor_ln58_5350 = xor i1 %tmp_6718, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5198 'xor' 'xor_ln58_5350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5199 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4012)   --->   "%and_ln58_2674 = and i1 %tmp_6717, i1 %xor_ln58_5350" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5199 'and' 'and_ln58_2674' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5200 [1/1] (0.12ns)   --->   "%xor_ln58_5351 = xor i1 %tmp_6717, i1 %tmp_6718" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5200 'xor' 'xor_ln58_5351' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5201 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4013)   --->   "%xor_ln58_5352 = xor i1 %xor_ln58_5351, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5201 'xor' 'xor_ln58_5352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5202 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4013)   --->   "%or_ln58_1335 = or i1 %and_ln58_2673, i1 %xor_ln58_5352" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5202 'or' 'or_ln58_1335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5203 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4013)   --->   "%select_ln58_4011 = select i1 %xor_ln58_5351, i16 32767, i16 %add_ln58_2352" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5203 'select' 'select_ln58_4011' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5204 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4012 = select i1 %and_ln58_2674, i16 32768, i16 %add_ln58_2352" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5204 'select' 'select_ln58_4012' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5205 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4013 = select i1 %or_ln58_1335, i16 %select_ln58_4011, i16 %select_ln58_4012" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5205 'select' 'select_ln58_4013' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5206 [1/1] (0.00ns)   --->   "%sext_ln58_2142 = sext i16 %select_ln58_3932" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5206 'sext' 'sext_ln58_2142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5207 [1/1] (0.00ns)   --->   "%sext_ln58_2143 = sext i16 %mult_1498" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5207 'sext' 'sext_ln58_2143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5208 [1/1] (0.78ns)   --->   "%add_ln58_1646 = add i17 %sext_ln58_2143, i17 %sext_ln58_2142" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5208 'add' 'add_ln58_1646' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5209 [1/1] (0.00ns)   --->   "%tmp_6719 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1646, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5209 'bitselect' 'tmp_6719' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5210 [1/1] (0.78ns)   --->   "%add_ln58_2353 = add i16 %mult_1498, i16 %select_ln58_3932" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5210 'add' 'add_ln58_2353' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5211 [1/1] (0.00ns)   --->   "%tmp_6720 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2353, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5211 'bitselect' 'tmp_6720' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5212 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4016)   --->   "%xor_ln58_5353 = xor i1 %tmp_6719, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5212 'xor' 'xor_ln58_5353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5213 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4016)   --->   "%and_ln58_2675 = and i1 %tmp_6720, i1 %xor_ln58_5353" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5213 'and' 'and_ln58_2675' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5214 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4015)   --->   "%xor_ln58_5354 = xor i1 %tmp_6720, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5214 'xor' 'xor_ln58_5354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5215 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4015)   --->   "%and_ln58_2676 = and i1 %tmp_6719, i1 %xor_ln58_5354" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5215 'and' 'and_ln58_2676' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5216 [1/1] (0.12ns)   --->   "%xor_ln58_5355 = xor i1 %tmp_6719, i1 %tmp_6720" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5216 'xor' 'xor_ln58_5355' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5217 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4016)   --->   "%xor_ln58_5356 = xor i1 %xor_ln58_5355, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5217 'xor' 'xor_ln58_5356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5218 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4016)   --->   "%or_ln58_1336 = or i1 %and_ln58_2675, i1 %xor_ln58_5356" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5218 'or' 'or_ln58_1336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5219 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4016)   --->   "%select_ln58_4014 = select i1 %xor_ln58_5355, i16 32767, i16 %add_ln58_2353" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5219 'select' 'select_ln58_4014' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5220 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4015 = select i1 %and_ln58_2676, i16 32768, i16 %add_ln58_2353" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5220 'select' 'select_ln58_4015' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5221 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4016 = select i1 %or_ln58_1336, i16 %select_ln58_4014, i16 %select_ln58_4015" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5221 'select' 'select_ln58_4016' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5222 [1/1] (0.00ns)   --->   "%sext_ln58_2144 = sext i16 %select_ln58_3899" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5222 'sext' 'sext_ln58_2144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5223 [1/1] (0.00ns)   --->   "%sext_ln58_2145 = sext i16 %mult_1499" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5223 'sext' 'sext_ln58_2145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5224 [1/1] (0.78ns)   --->   "%add_ln58_1647 = add i17 %sext_ln58_2145, i17 %sext_ln58_2144" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5224 'add' 'add_ln58_1647' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5225 [1/1] (0.00ns)   --->   "%tmp_6721 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1647, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5225 'bitselect' 'tmp_6721' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5226 [1/1] (0.78ns)   --->   "%add_ln58_2354 = add i16 %mult_1499, i16 %select_ln58_3899" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5226 'add' 'add_ln58_2354' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5227 [1/1] (0.00ns)   --->   "%tmp_6722 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2354, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5227 'bitselect' 'tmp_6722' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5228 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4019)   --->   "%xor_ln58_5357 = xor i1 %tmp_6721, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5228 'xor' 'xor_ln58_5357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5229 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4019)   --->   "%and_ln58_2677 = and i1 %tmp_6722, i1 %xor_ln58_5357" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5229 'and' 'and_ln58_2677' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5230 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4018)   --->   "%xor_ln58_5358 = xor i1 %tmp_6722, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5230 'xor' 'xor_ln58_5358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5231 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4018)   --->   "%and_ln58_2678 = and i1 %tmp_6721, i1 %xor_ln58_5358" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5231 'and' 'and_ln58_2678' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5232 [1/1] (0.12ns)   --->   "%xor_ln58_5359 = xor i1 %tmp_6721, i1 %tmp_6722" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5232 'xor' 'xor_ln58_5359' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5233 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4019)   --->   "%xor_ln58_5360 = xor i1 %xor_ln58_5359, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5233 'xor' 'xor_ln58_5360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5234 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4019)   --->   "%or_ln58_1337 = or i1 %and_ln58_2677, i1 %xor_ln58_5360" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5234 'or' 'or_ln58_1337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5235 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4019)   --->   "%select_ln58_4017 = select i1 %xor_ln58_5359, i16 32767, i16 %add_ln58_2354" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5235 'select' 'select_ln58_4017' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5236 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4018 = select i1 %and_ln58_2678, i16 32768, i16 %add_ln58_2354" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5236 'select' 'select_ln58_4018' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5237 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4019 = select i1 %or_ln58_1337, i16 %select_ln58_4017, i16 %select_ln58_4018" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5237 'select' 'select_ln58_4019' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5238 [1/1] (0.00ns)   --->   "%sext_ln58_2146 = sext i16 %mult_1469" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5238 'sext' 'sext_ln58_2146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5239 [1/1] (0.00ns)   --->   "%sext_ln58_2147 = sext i16 %mult_1500" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5239 'sext' 'sext_ln58_2147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5240 [1/1] (0.78ns)   --->   "%add_ln58_1648 = add i17 %sext_ln58_2147, i17 %sext_ln58_2146" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5240 'add' 'add_ln58_1648' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5241 [1/1] (0.00ns)   --->   "%tmp_6723 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1648, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5241 'bitselect' 'tmp_6723' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5242 [1/1] (0.78ns)   --->   "%add_ln58_2355 = add i16 %mult_1500, i16 %mult_1469" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5242 'add' 'add_ln58_2355' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5243 [1/1] (0.00ns)   --->   "%tmp_6724 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2355, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5243 'bitselect' 'tmp_6724' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5244 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4022)   --->   "%xor_ln58_5361 = xor i1 %tmp_6723, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5244 'xor' 'xor_ln58_5361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5245 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4022)   --->   "%and_ln58_2679 = and i1 %tmp_6724, i1 %xor_ln58_5361" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5245 'and' 'and_ln58_2679' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5246 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4021)   --->   "%xor_ln58_5362 = xor i1 %tmp_6724, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5246 'xor' 'xor_ln58_5362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5247 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4021)   --->   "%and_ln58_2680 = and i1 %tmp_6723, i1 %xor_ln58_5362" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5247 'and' 'and_ln58_2680' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5248 [1/1] (0.12ns)   --->   "%xor_ln58_5363 = xor i1 %tmp_6723, i1 %tmp_6724" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5248 'xor' 'xor_ln58_5363' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5249 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4022)   --->   "%xor_ln58_5364 = xor i1 %xor_ln58_5363, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5249 'xor' 'xor_ln58_5364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5250 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4022)   --->   "%or_ln58_1338 = or i1 %and_ln58_2679, i1 %xor_ln58_5364" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5250 'or' 'or_ln58_1338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5251 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4022)   --->   "%select_ln58_4020 = select i1 %xor_ln58_5363, i16 32767, i16 %add_ln58_2355" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5251 'select' 'select_ln58_4020' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5252 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4021 = select i1 %and_ln58_2680, i16 32768, i16 %add_ln58_2355" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5252 'select' 'select_ln58_4021' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5253 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4022 = select i1 %or_ln58_1338, i16 %select_ln58_4020, i16 %select_ln58_4021" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5253 'select' 'select_ln58_4022' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5254 [1/1] (0.00ns)   --->   "%sext_ln58_2148 = sext i16 %select_ln58_3971" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5254 'sext' 'sext_ln58_2148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5255 [1/1] (0.00ns)   --->   "%sext_ln58_2149 = sext i16 %mult_1501" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5255 'sext' 'sext_ln58_2149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5256 [1/1] (0.78ns)   --->   "%add_ln58_1649 = add i17 %sext_ln58_2149, i17 %sext_ln58_2148" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5256 'add' 'add_ln58_1649' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5257 [1/1] (0.00ns)   --->   "%tmp_6725 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1649, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5257 'bitselect' 'tmp_6725' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5258 [1/1] (0.78ns)   --->   "%add_ln58_2356 = add i16 %mult_1501, i16 %select_ln58_3971" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5258 'add' 'add_ln58_2356' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5259 [1/1] (0.00ns)   --->   "%tmp_6726 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2356, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5259 'bitselect' 'tmp_6726' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5260 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4025)   --->   "%xor_ln58_5365 = xor i1 %tmp_6725, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5260 'xor' 'xor_ln58_5365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5261 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4025)   --->   "%and_ln58_2681 = and i1 %tmp_6726, i1 %xor_ln58_5365" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5261 'and' 'and_ln58_2681' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5262 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4024)   --->   "%xor_ln58_5366 = xor i1 %tmp_6726, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5262 'xor' 'xor_ln58_5366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5263 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4024)   --->   "%and_ln58_2682 = and i1 %tmp_6725, i1 %xor_ln58_5366" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5263 'and' 'and_ln58_2682' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5264 [1/1] (0.12ns)   --->   "%xor_ln58_5367 = xor i1 %tmp_6725, i1 %tmp_6726" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5264 'xor' 'xor_ln58_5367' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5265 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4025)   --->   "%xor_ln58_5368 = xor i1 %xor_ln58_5367, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5265 'xor' 'xor_ln58_5368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5266 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4025)   --->   "%or_ln58_1339 = or i1 %and_ln58_2681, i1 %xor_ln58_5368" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5266 'or' 'or_ln58_1339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5267 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4025)   --->   "%select_ln58_4023 = select i1 %xor_ln58_5367, i16 32767, i16 %add_ln58_2356" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5267 'select' 'select_ln58_4023' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5268 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4024 = select i1 %and_ln58_2682, i16 32768, i16 %add_ln58_2356" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5268 'select' 'select_ln58_4024' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5269 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4025 = select i1 %or_ln58_1339, i16 %select_ln58_4023, i16 %select_ln58_4024" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5269 'select' 'select_ln58_4025' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5270 [1/1] (0.00ns)   --->   "%sext_ln58_2152 = sext i16 %select_ln58_4001" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5270 'sext' 'sext_ln58_2152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5271 [1/1] (0.00ns)   --->   "%sext_ln58_2153 = sext i16 %mult_1503" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5271 'sext' 'sext_ln58_2153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5272 [1/1] (0.78ns)   --->   "%add_ln58_1651 = add i17 %sext_ln58_2153, i17 %sext_ln58_2152" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5272 'add' 'add_ln58_1651' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5273 [1/1] (0.00ns)   --->   "%tmp_6729 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1651, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5273 'bitselect' 'tmp_6729' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5274 [1/1] (0.78ns)   --->   "%add_ln58_2358 = add i16 %mult_1503, i16 %select_ln58_4001" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5274 'add' 'add_ln58_2358' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5275 [1/1] (0.00ns)   --->   "%tmp_6730 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2358, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5275 'bitselect' 'tmp_6730' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5276 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4031)   --->   "%xor_ln58_5373 = xor i1 %tmp_6729, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5276 'xor' 'xor_ln58_5373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5277 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4031)   --->   "%and_ln58_2685 = and i1 %tmp_6730, i1 %xor_ln58_5373" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5277 'and' 'and_ln58_2685' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5278 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4030)   --->   "%xor_ln58_5374 = xor i1 %tmp_6730, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5278 'xor' 'xor_ln58_5374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5279 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4030)   --->   "%and_ln58_2686 = and i1 %tmp_6729, i1 %xor_ln58_5374" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5279 'and' 'and_ln58_2686' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5280 [1/1] (0.12ns)   --->   "%xor_ln58_5375 = xor i1 %tmp_6729, i1 %tmp_6730" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5280 'xor' 'xor_ln58_5375' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5281 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4031)   --->   "%xor_ln58_5376 = xor i1 %xor_ln58_5375, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5281 'xor' 'xor_ln58_5376' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5282 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4031)   --->   "%or_ln58_1341 = or i1 %and_ln58_2685, i1 %xor_ln58_5376" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5282 'or' 'or_ln58_1341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5283 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4031)   --->   "%select_ln58_4029 = select i1 %xor_ln58_5375, i16 32767, i16 %add_ln58_2358" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5283 'select' 'select_ln58_4029' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5284 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4030 = select i1 %and_ln58_2686, i16 32768, i16 %add_ln58_2358" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5284 'select' 'select_ln58_4030' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5285 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4031 = select i1 %or_ln58_1341, i16 %select_ln58_4029, i16 %select_ln58_4030" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5285 'select' 'select_ln58_4031' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5286 [1/1] (0.00ns)   --->   "%sext_ln58_2154 = sext i16 %select_ln58_4004" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5286 'sext' 'sext_ln58_2154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5287 [1/1] (0.00ns)   --->   "%sext_ln58_2155 = sext i16 %mult_1504" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5287 'sext' 'sext_ln58_2155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5288 [1/1] (0.78ns)   --->   "%add_ln58_1652 = add i17 %sext_ln58_2155, i17 %sext_ln58_2154" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5288 'add' 'add_ln58_1652' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5289 [1/1] (0.00ns)   --->   "%tmp_6731 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1652, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5289 'bitselect' 'tmp_6731' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5290 [1/1] (0.78ns)   --->   "%add_ln58_2359 = add i16 %mult_1504, i16 %select_ln58_4004" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5290 'add' 'add_ln58_2359' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5291 [1/1] (0.00ns)   --->   "%tmp_6732 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2359, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5291 'bitselect' 'tmp_6732' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5292 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4034)   --->   "%xor_ln58_5377 = xor i1 %tmp_6731, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5292 'xor' 'xor_ln58_5377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5293 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4034)   --->   "%and_ln58_2687 = and i1 %tmp_6732, i1 %xor_ln58_5377" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5293 'and' 'and_ln58_2687' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5294 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4033)   --->   "%xor_ln58_5378 = xor i1 %tmp_6732, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5294 'xor' 'xor_ln58_5378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5295 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4033)   --->   "%and_ln58_2688 = and i1 %tmp_6731, i1 %xor_ln58_5378" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5295 'and' 'and_ln58_2688' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5296 [1/1] (0.12ns)   --->   "%xor_ln58_5379 = xor i1 %tmp_6731, i1 %tmp_6732" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5296 'xor' 'xor_ln58_5379' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5297 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4034)   --->   "%xor_ln58_5380 = xor i1 %xor_ln58_5379, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5297 'xor' 'xor_ln58_5380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5298 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4034)   --->   "%or_ln58_1342 = or i1 %and_ln58_2687, i1 %xor_ln58_5380" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5298 'or' 'or_ln58_1342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5299 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4034)   --->   "%select_ln58_4032 = select i1 %xor_ln58_5379, i16 32767, i16 %add_ln58_2359" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5299 'select' 'select_ln58_4032' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5300 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4033 = select i1 %and_ln58_2688, i16 32768, i16 %add_ln58_2359" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5300 'select' 'select_ln58_4033' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5301 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4034 = select i1 %or_ln58_1342, i16 %select_ln58_4032, i16 %select_ln58_4033" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5301 'select' 'select_ln58_4034' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5302 [1/1] (0.00ns)   --->   "%sext_ln58_2156 = sext i16 %select_ln58_3959" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5302 'sext' 'sext_ln58_2156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5303 [1/1] (0.00ns)   --->   "%sext_ln58_2157 = sext i16 %mult_1505" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5303 'sext' 'sext_ln58_2157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5304 [1/1] (0.78ns)   --->   "%add_ln58_1653 = add i17 %sext_ln58_2157, i17 %sext_ln58_2156" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5304 'add' 'add_ln58_1653' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5305 [1/1] (0.00ns)   --->   "%tmp_6733 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1653, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5305 'bitselect' 'tmp_6733' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5306 [1/1] (0.78ns)   --->   "%add_ln58_2360 = add i16 %mult_1505, i16 %select_ln58_3959" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5306 'add' 'add_ln58_2360' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5307 [1/1] (0.00ns)   --->   "%tmp_6734 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2360, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5307 'bitselect' 'tmp_6734' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5308 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4037)   --->   "%xor_ln58_5381 = xor i1 %tmp_6733, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5308 'xor' 'xor_ln58_5381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5309 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4037)   --->   "%and_ln58_2689 = and i1 %tmp_6734, i1 %xor_ln58_5381" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5309 'and' 'and_ln58_2689' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5310 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4036)   --->   "%xor_ln58_5382 = xor i1 %tmp_6734, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5310 'xor' 'xor_ln58_5382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5311 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4036)   --->   "%and_ln58_2690 = and i1 %tmp_6733, i1 %xor_ln58_5382" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5311 'and' 'and_ln58_2690' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5312 [1/1] (0.12ns)   --->   "%xor_ln58_5383 = xor i1 %tmp_6733, i1 %tmp_6734" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5312 'xor' 'xor_ln58_5383' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5313 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4037)   --->   "%xor_ln58_5384 = xor i1 %xor_ln58_5383, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5313 'xor' 'xor_ln58_5384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5314 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4037)   --->   "%or_ln58_1343 = or i1 %and_ln58_2689, i1 %xor_ln58_5384" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5314 'or' 'or_ln58_1343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5315 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4037)   --->   "%select_ln58_4035 = select i1 %xor_ln58_5383, i16 32767, i16 %add_ln58_2360" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5315 'select' 'select_ln58_4035' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5316 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4036 = select i1 %and_ln58_2690, i16 32768, i16 %add_ln58_2360" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5316 'select' 'select_ln58_4036' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5317 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4037 = select i1 %or_ln58_1343, i16 %select_ln58_4035, i16 %select_ln58_4036" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5317 'select' 'select_ln58_4037' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5318 [1/1] (0.00ns)   --->   "%sext_ln58_2158 = sext i16 %mult_1480" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5318 'sext' 'sext_ln58_2158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5319 [1/1] (0.00ns)   --->   "%sext_ln58_2159 = sext i16 %mult_1506" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5319 'sext' 'sext_ln58_2159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5320 [1/1] (0.78ns)   --->   "%add_ln58_1654 = add i17 %sext_ln58_2159, i17 %sext_ln58_2158" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5320 'add' 'add_ln58_1654' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5321 [1/1] (0.00ns)   --->   "%tmp_6735 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1654, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5321 'bitselect' 'tmp_6735' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5322 [1/1] (0.78ns)   --->   "%add_ln58_2361 = add i16 %mult_1506, i16 %mult_1480" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5322 'add' 'add_ln58_2361' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5323 [1/1] (0.00ns)   --->   "%tmp_6736 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2361, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5323 'bitselect' 'tmp_6736' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5324 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4040)   --->   "%xor_ln58_5385 = xor i1 %tmp_6735, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5324 'xor' 'xor_ln58_5385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5325 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4040)   --->   "%and_ln58_2691 = and i1 %tmp_6736, i1 %xor_ln58_5385" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5325 'and' 'and_ln58_2691' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5326 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4039)   --->   "%xor_ln58_5386 = xor i1 %tmp_6736, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5326 'xor' 'xor_ln58_5386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5327 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4039)   --->   "%and_ln58_2692 = and i1 %tmp_6735, i1 %xor_ln58_5386" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5327 'and' 'and_ln58_2692' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5328 [1/1] (0.12ns)   --->   "%xor_ln58_5387 = xor i1 %tmp_6735, i1 %tmp_6736" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5328 'xor' 'xor_ln58_5387' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5329 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4040)   --->   "%xor_ln58_5388 = xor i1 %xor_ln58_5387, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5329 'xor' 'xor_ln58_5388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5330 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4040)   --->   "%or_ln58_1344 = or i1 %and_ln58_2691, i1 %xor_ln58_5388" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5330 'or' 'or_ln58_1344' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5331 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4040)   --->   "%select_ln58_4038 = select i1 %xor_ln58_5387, i16 32767, i16 %add_ln58_2361" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5331 'select' 'select_ln58_4038' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5332 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4039 = select i1 %and_ln58_2692, i16 32768, i16 %add_ln58_2361" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5332 'select' 'select_ln58_4039' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5333 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4040 = select i1 %or_ln58_1344, i16 %select_ln58_4038, i16 %select_ln58_4039" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5333 'select' 'select_ln58_4040' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5334 [1/1] (0.00ns)   --->   "%sext_ln58_2160 = sext i16 %mult_1507" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5334 'sext' 'sext_ln58_2160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5335 [1/1] (0.78ns)   --->   "%add_ln58_1655 = add i17 %sext_ln58_2160, i17 %sext_ln58_2078" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5335 'add' 'add_ln58_1655' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5336 [1/1] (0.00ns)   --->   "%tmp_6737 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1655, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5336 'bitselect' 'tmp_6737' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5337 [1/1] (0.78ns)   --->   "%add_ln58_2362 = add i16 %mult_1507, i16 %select_ln58_3887" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5337 'add' 'add_ln58_2362' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5338 [1/1] (0.00ns)   --->   "%tmp_6738 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2362, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5338 'bitselect' 'tmp_6738' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5339 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4043)   --->   "%xor_ln58_5389 = xor i1 %tmp_6737, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5339 'xor' 'xor_ln58_5389' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5340 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4043)   --->   "%and_ln58_2693 = and i1 %tmp_6738, i1 %xor_ln58_5389" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5340 'and' 'and_ln58_2693' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5341 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4042)   --->   "%xor_ln58_5390 = xor i1 %tmp_6738, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5341 'xor' 'xor_ln58_5390' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5342 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4042)   --->   "%and_ln58_2694 = and i1 %tmp_6737, i1 %xor_ln58_5390" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5342 'and' 'and_ln58_2694' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5343 [1/1] (0.12ns)   --->   "%xor_ln58_5391 = xor i1 %tmp_6737, i1 %tmp_6738" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5343 'xor' 'xor_ln58_5391' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5344 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4043)   --->   "%xor_ln58_5392 = xor i1 %xor_ln58_5391, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5344 'xor' 'xor_ln58_5392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5345 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4043)   --->   "%or_ln58_1345 = or i1 %and_ln58_2693, i1 %xor_ln58_5392" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5345 'or' 'or_ln58_1345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5346 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4043)   --->   "%select_ln58_4041 = select i1 %xor_ln58_5391, i16 32767, i16 %add_ln58_2362" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5346 'select' 'select_ln58_4041' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5347 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4042 = select i1 %and_ln58_2694, i16 32768, i16 %add_ln58_2362" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5347 'select' 'select_ln58_4042' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5348 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4043 = select i1 %or_ln58_1345, i16 %select_ln58_4041, i16 %select_ln58_4042" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5348 'select' 'select_ln58_4043' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5349 [1/1] (0.00ns)   --->   "%sext_ln58_2161 = sext i16 %select_ln58_3929" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5349 'sext' 'sext_ln58_2161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5350 [1/1] (0.00ns)   --->   "%sext_ln58_2162 = sext i16 %mult_1508" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5350 'sext' 'sext_ln58_2162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5351 [1/1] (0.78ns)   --->   "%add_ln58_1656 = add i17 %sext_ln58_2162, i17 %sext_ln58_2161" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5351 'add' 'add_ln58_1656' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5352 [1/1] (0.00ns)   --->   "%tmp_6739 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1656, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5352 'bitselect' 'tmp_6739' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5353 [1/1] (0.78ns)   --->   "%add_ln58_2363 = add i16 %mult_1508, i16 %select_ln58_3929" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5353 'add' 'add_ln58_2363' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5354 [1/1] (0.00ns)   --->   "%tmp_6740 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2363, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5354 'bitselect' 'tmp_6740' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5355 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4046)   --->   "%xor_ln58_5393 = xor i1 %tmp_6739, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5355 'xor' 'xor_ln58_5393' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5356 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4046)   --->   "%and_ln58_2695 = and i1 %tmp_6740, i1 %xor_ln58_5393" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5356 'and' 'and_ln58_2695' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5357 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4045)   --->   "%xor_ln58_5394 = xor i1 %tmp_6740, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5357 'xor' 'xor_ln58_5394' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5358 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4045)   --->   "%and_ln58_2696 = and i1 %tmp_6739, i1 %xor_ln58_5394" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5358 'and' 'and_ln58_2696' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5359 [1/1] (0.12ns)   --->   "%xor_ln58_5395 = xor i1 %tmp_6739, i1 %tmp_6740" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5359 'xor' 'xor_ln58_5395' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5360 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4046)   --->   "%xor_ln58_5396 = xor i1 %xor_ln58_5395, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5360 'xor' 'xor_ln58_5396' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5361 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4046)   --->   "%or_ln58_1346 = or i1 %and_ln58_2695, i1 %xor_ln58_5396" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5361 'or' 'or_ln58_1346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5362 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4046)   --->   "%select_ln58_4044 = select i1 %xor_ln58_5395, i16 32767, i16 %add_ln58_2363" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5362 'select' 'select_ln58_4044' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5363 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4045 = select i1 %and_ln58_2696, i16 32768, i16 %add_ln58_2363" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5363 'select' 'select_ln58_4045' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5364 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4046 = select i1 %or_ln58_1346, i16 %select_ln58_4044, i16 %select_ln58_4045" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5364 'select' 'select_ln58_4046' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5365 [1/1] (0.00ns)   --->   "%sext_ln58_2163 = sext i16 %select_ln58_4013" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5365 'sext' 'sext_ln58_2163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5366 [1/1] (0.00ns)   --->   "%sext_ln58_2164 = sext i16 %mult_1509" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5366 'sext' 'sext_ln58_2164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5367 [1/1] (0.78ns)   --->   "%add_ln58_1657 = add i17 %sext_ln58_2164, i17 %sext_ln58_2163" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5367 'add' 'add_ln58_1657' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5368 [1/1] (0.00ns)   --->   "%tmp_6741 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1657, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5368 'bitselect' 'tmp_6741' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5369 [1/1] (0.78ns)   --->   "%add_ln58_2364 = add i16 %mult_1509, i16 %select_ln58_4013" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5369 'add' 'add_ln58_2364' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5370 [1/1] (0.00ns)   --->   "%tmp_6742 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2364, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5370 'bitselect' 'tmp_6742' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5371 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4049)   --->   "%xor_ln58_5397 = xor i1 %tmp_6741, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5371 'xor' 'xor_ln58_5397' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5372 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4049)   --->   "%and_ln58_2697 = and i1 %tmp_6742, i1 %xor_ln58_5397" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5372 'and' 'and_ln58_2697' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5373 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4048)   --->   "%xor_ln58_5398 = xor i1 %tmp_6742, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5373 'xor' 'xor_ln58_5398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5374 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4048)   --->   "%and_ln58_2698 = and i1 %tmp_6741, i1 %xor_ln58_5398" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5374 'and' 'and_ln58_2698' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5375 [1/1] (0.12ns)   --->   "%xor_ln58_5399 = xor i1 %tmp_6741, i1 %tmp_6742" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5375 'xor' 'xor_ln58_5399' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5376 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4049)   --->   "%xor_ln58_5400 = xor i1 %xor_ln58_5399, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5376 'xor' 'xor_ln58_5400' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5377 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4049)   --->   "%or_ln58_1347 = or i1 %and_ln58_2697, i1 %xor_ln58_5400" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5377 'or' 'or_ln58_1347' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5378 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4049)   --->   "%select_ln58_4047 = select i1 %xor_ln58_5399, i16 32767, i16 %add_ln58_2364" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5378 'select' 'select_ln58_4047' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5379 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4048 = select i1 %and_ln58_2698, i16 32768, i16 %add_ln58_2364" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5379 'select' 'select_ln58_4048' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5380 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4049 = select i1 %or_ln58_1347, i16 %select_ln58_4047, i16 %select_ln58_4048" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5380 'select' 'select_ln58_4049' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5381 [1/1] (0.00ns)   --->   "%sext_ln58_2165 = sext i16 %select_ln58_3977" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5381 'sext' 'sext_ln58_2165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5382 [1/1] (0.00ns)   --->   "%sext_ln58_2166 = sext i16 %mult_1510" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5382 'sext' 'sext_ln58_2166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5383 [1/1] (0.78ns)   --->   "%add_ln58_1658 = add i17 %sext_ln58_2166, i17 %sext_ln58_2165" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5383 'add' 'add_ln58_1658' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5384 [1/1] (0.00ns)   --->   "%tmp_6743 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1658, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5384 'bitselect' 'tmp_6743' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5385 [1/1] (0.78ns)   --->   "%add_ln58_2365 = add i16 %mult_1510, i16 %select_ln58_3977" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5385 'add' 'add_ln58_2365' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5386 [1/1] (0.00ns)   --->   "%tmp_6744 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2365, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5386 'bitselect' 'tmp_6744' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5387 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4052)   --->   "%xor_ln58_5401 = xor i1 %tmp_6743, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5387 'xor' 'xor_ln58_5401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5388 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4052)   --->   "%and_ln58_2699 = and i1 %tmp_6744, i1 %xor_ln58_5401" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5388 'and' 'and_ln58_2699' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5389 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4051)   --->   "%xor_ln58_5402 = xor i1 %tmp_6744, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5389 'xor' 'xor_ln58_5402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5390 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4051)   --->   "%and_ln58_2700 = and i1 %tmp_6743, i1 %xor_ln58_5402" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5390 'and' 'and_ln58_2700' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5391 [1/1] (0.12ns)   --->   "%xor_ln58_5403 = xor i1 %tmp_6743, i1 %tmp_6744" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5391 'xor' 'xor_ln58_5403' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5392 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4052)   --->   "%xor_ln58_5404 = xor i1 %xor_ln58_5403, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5392 'xor' 'xor_ln58_5404' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5393 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4052)   --->   "%or_ln58_1348 = or i1 %and_ln58_2699, i1 %xor_ln58_5404" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5393 'or' 'or_ln58_1348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5394 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4052)   --->   "%select_ln58_4050 = select i1 %xor_ln58_5403, i16 32767, i16 %add_ln58_2365" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5394 'select' 'select_ln58_4050' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5395 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4051 = select i1 %and_ln58_2700, i16 32768, i16 %add_ln58_2365" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5395 'select' 'select_ln58_4051' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5396 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4052 = select i1 %or_ln58_1348, i16 %select_ln58_4050, i16 %select_ln58_4051" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5396 'select' 'select_ln58_4052' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5397 [1/1] (0.00ns)   --->   "%sext_ln58_2167 = sext i16 %mult_1487" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5397 'sext' 'sext_ln58_2167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5398 [1/1] (0.00ns)   --->   "%sext_ln58_2168 = sext i16 %mult_1511" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5398 'sext' 'sext_ln58_2168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5399 [1/1] (0.78ns)   --->   "%add_ln58_1659 = add i17 %sext_ln58_2168, i17 %sext_ln58_2167" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5399 'add' 'add_ln58_1659' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5400 [1/1] (0.00ns)   --->   "%tmp_6745 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1659, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5400 'bitselect' 'tmp_6745' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5401 [1/1] (0.78ns)   --->   "%add_ln58_2366 = add i16 %mult_1511, i16 %mult_1487" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5401 'add' 'add_ln58_2366' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5402 [1/1] (0.00ns)   --->   "%tmp_6746 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2366, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5402 'bitselect' 'tmp_6746' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5403 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4055)   --->   "%xor_ln58_5405 = xor i1 %tmp_6745, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5403 'xor' 'xor_ln58_5405' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5404 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4055)   --->   "%and_ln58_2701 = and i1 %tmp_6746, i1 %xor_ln58_5405" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5404 'and' 'and_ln58_2701' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5405 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4054)   --->   "%xor_ln58_5406 = xor i1 %tmp_6746, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5405 'xor' 'xor_ln58_5406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5406 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4054)   --->   "%and_ln58_2702 = and i1 %tmp_6745, i1 %xor_ln58_5406" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5406 'and' 'and_ln58_2702' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5407 [1/1] (0.12ns)   --->   "%xor_ln58_5407 = xor i1 %tmp_6745, i1 %tmp_6746" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5407 'xor' 'xor_ln58_5407' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5408 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4055)   --->   "%xor_ln58_5408 = xor i1 %xor_ln58_5407, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5408 'xor' 'xor_ln58_5408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5409 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4055)   --->   "%or_ln58_1349 = or i1 %and_ln58_2701, i1 %xor_ln58_5408" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5409 'or' 'or_ln58_1349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5410 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4055)   --->   "%select_ln58_4053 = select i1 %xor_ln58_5407, i16 32767, i16 %add_ln58_2366" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5410 'select' 'select_ln58_4053' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5411 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4054 = select i1 %and_ln58_2702, i16 32768, i16 %add_ln58_2366" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5411 'select' 'select_ln58_4054' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5412 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4055 = select i1 %or_ln58_1349, i16 %select_ln58_4053, i16 %select_ln58_4054" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5412 'select' 'select_ln58_4055' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5413 [1/1] (0.00ns)   --->   "%sext_ln58_2169 = sext i16 %select_ln58_3944" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5413 'sext' 'sext_ln58_2169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5414 [1/1] (0.00ns)   --->   "%sext_ln58_2170 = sext i16 %mult_1512" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5414 'sext' 'sext_ln58_2170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5415 [1/1] (0.78ns)   --->   "%add_ln58_1660 = add i17 %sext_ln58_2170, i17 %sext_ln58_2169" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5415 'add' 'add_ln58_1660' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5416 [1/1] (0.00ns)   --->   "%tmp_6747 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1660, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5416 'bitselect' 'tmp_6747' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5417 [1/1] (0.78ns)   --->   "%add_ln58_2367 = add i16 %mult_1512, i16 %select_ln58_3944" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5417 'add' 'add_ln58_2367' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5418 [1/1] (0.00ns)   --->   "%tmp_6748 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2367, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5418 'bitselect' 'tmp_6748' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5419 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4058)   --->   "%xor_ln58_5409 = xor i1 %tmp_6747, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5419 'xor' 'xor_ln58_5409' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5420 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4058)   --->   "%and_ln58_2703 = and i1 %tmp_6748, i1 %xor_ln58_5409" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5420 'and' 'and_ln58_2703' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5421 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4057)   --->   "%xor_ln58_5410 = xor i1 %tmp_6748, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5421 'xor' 'xor_ln58_5410' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5422 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4057)   --->   "%and_ln58_2704 = and i1 %tmp_6747, i1 %xor_ln58_5410" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5422 'and' 'and_ln58_2704' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5423 [1/1] (0.12ns)   --->   "%xor_ln58_5411 = xor i1 %tmp_6747, i1 %tmp_6748" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5423 'xor' 'xor_ln58_5411' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5424 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4058)   --->   "%xor_ln58_5412 = xor i1 %xor_ln58_5411, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5424 'xor' 'xor_ln58_5412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5425 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4058)   --->   "%or_ln58_1350 = or i1 %and_ln58_2703, i1 %xor_ln58_5412" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5425 'or' 'or_ln58_1350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5426 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4058)   --->   "%select_ln58_4056 = select i1 %xor_ln58_5411, i16 32767, i16 %add_ln58_2367" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5426 'select' 'select_ln58_4056' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5427 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4057 = select i1 %and_ln58_2704, i16 32768, i16 %add_ln58_2367" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5427 'select' 'select_ln58_4057' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5428 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4058 = select i1 %or_ln58_1350, i16 %select_ln58_4056, i16 %select_ln58_4057" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5428 'select' 'select_ln58_4058' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5429 [1/1] (0.00ns)   --->   "%sext_ln58_2173 = sext i16 %select_ln58_3983" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5429 'sext' 'sext_ln58_2173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5430 [1/1] (0.00ns)   --->   "%sext_ln58_2174 = sext i16 %mult_1514" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5430 'sext' 'sext_ln58_2174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5431 [1/1] (0.78ns)   --->   "%add_ln58_1662 = add i17 %sext_ln58_2174, i17 %sext_ln58_2173" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5431 'add' 'add_ln58_1662' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5432 [1/1] (0.00ns)   --->   "%tmp_6751 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1662, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5432 'bitselect' 'tmp_6751' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5433 [1/1] (0.78ns)   --->   "%add_ln58_2369 = add i16 %mult_1514, i16 %select_ln58_3983" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5433 'add' 'add_ln58_2369' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5434 [1/1] (0.00ns)   --->   "%tmp_6752 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2369, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5434 'bitselect' 'tmp_6752' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5435 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4064)   --->   "%xor_ln58_5417 = xor i1 %tmp_6751, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5435 'xor' 'xor_ln58_5417' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5436 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4064)   --->   "%and_ln58_2707 = and i1 %tmp_6752, i1 %xor_ln58_5417" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5436 'and' 'and_ln58_2707' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5437 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4063)   --->   "%xor_ln58_5418 = xor i1 %tmp_6752, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5437 'xor' 'xor_ln58_5418' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5438 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4063)   --->   "%and_ln58_2708 = and i1 %tmp_6751, i1 %xor_ln58_5418" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5438 'and' 'and_ln58_2708' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5439 [1/1] (0.12ns)   --->   "%xor_ln58_5419 = xor i1 %tmp_6751, i1 %tmp_6752" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5439 'xor' 'xor_ln58_5419' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5440 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4064)   --->   "%xor_ln58_5420 = xor i1 %xor_ln58_5419, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5440 'xor' 'xor_ln58_5420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5441 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4064)   --->   "%or_ln58_1352 = or i1 %and_ln58_2707, i1 %xor_ln58_5420" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5441 'or' 'or_ln58_1352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5442 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4064)   --->   "%select_ln58_4062 = select i1 %xor_ln58_5419, i16 32767, i16 %add_ln58_2369" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5442 'select' 'select_ln58_4062' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5443 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4063 = select i1 %and_ln58_2708, i16 32768, i16 %add_ln58_2369" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5443 'select' 'select_ln58_4063' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5444 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4064 = select i1 %or_ln58_1352, i16 %select_ln58_4062, i16 %select_ln58_4063" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5444 'select' 'select_ln58_4064' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5445 [1/1] (0.00ns)   --->   "%sext_ln58_2175 = sext i16 %select_ln58_3992" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5445 'sext' 'sext_ln58_2175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5446 [1/1] (0.00ns)   --->   "%sext_ln58_2176 = sext i16 %mult_1515" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5446 'sext' 'sext_ln58_2176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5447 [1/1] (0.78ns)   --->   "%add_ln58_1663 = add i17 %sext_ln58_2176, i17 %sext_ln58_2175" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5447 'add' 'add_ln58_1663' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5448 [1/1] (0.00ns)   --->   "%tmp_6753 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1663, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5448 'bitselect' 'tmp_6753' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5449 [1/1] (0.78ns)   --->   "%add_ln58_2370 = add i16 %mult_1515, i16 %select_ln58_3992" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5449 'add' 'add_ln58_2370' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5450 [1/1] (0.00ns)   --->   "%tmp_6754 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2370, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5450 'bitselect' 'tmp_6754' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5451 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4067)   --->   "%xor_ln58_5421 = xor i1 %tmp_6753, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5451 'xor' 'xor_ln58_5421' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5452 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4067)   --->   "%and_ln58_2709 = and i1 %tmp_6754, i1 %xor_ln58_5421" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5452 'and' 'and_ln58_2709' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5453 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4066)   --->   "%xor_ln58_5422 = xor i1 %tmp_6754, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5453 'xor' 'xor_ln58_5422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5454 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4066)   --->   "%and_ln58_2710 = and i1 %tmp_6753, i1 %xor_ln58_5422" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5454 'and' 'and_ln58_2710' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5455 [1/1] (0.12ns)   --->   "%xor_ln58_5423 = xor i1 %tmp_6753, i1 %tmp_6754" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5455 'xor' 'xor_ln58_5423' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5456 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4067)   --->   "%xor_ln58_5424 = xor i1 %xor_ln58_5423, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5456 'xor' 'xor_ln58_5424' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5457 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4067)   --->   "%or_ln58_1353 = or i1 %and_ln58_2709, i1 %xor_ln58_5424" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5457 'or' 'or_ln58_1353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5458 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4067)   --->   "%select_ln58_4065 = select i1 %xor_ln58_5423, i16 32767, i16 %add_ln58_2370" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5458 'select' 'select_ln58_4065' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5459 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4066 = select i1 %and_ln58_2710, i16 32768, i16 %add_ln58_2370" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5459 'select' 'select_ln58_4066' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5460 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4067 = select i1 %or_ln58_1353, i16 %select_ln58_4065, i16 %select_ln58_4066" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5460 'select' 'select_ln58_4067' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5461 [1/1] (0.00ns)   --->   "%sext_ln58_2177 = sext i16 %select_ln58_3953" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5461 'sext' 'sext_ln58_2177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5462 [1/1] (0.00ns)   --->   "%sext_ln58_2178 = sext i16 %mult_1516" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5462 'sext' 'sext_ln58_2178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5463 [1/1] (0.78ns)   --->   "%add_ln58_1664 = add i17 %sext_ln58_2178, i17 %sext_ln58_2177" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5463 'add' 'add_ln58_1664' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5464 [1/1] (0.00ns)   --->   "%tmp_6755 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1664, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5464 'bitselect' 'tmp_6755' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5465 [1/1] (0.78ns)   --->   "%add_ln58_2371 = add i16 %mult_1516, i16 %select_ln58_3953" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5465 'add' 'add_ln58_2371' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5466 [1/1] (0.00ns)   --->   "%tmp_6756 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2371, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5466 'bitselect' 'tmp_6756' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5467 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4070)   --->   "%xor_ln58_5425 = xor i1 %tmp_6755, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5467 'xor' 'xor_ln58_5425' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5468 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4070)   --->   "%and_ln58_2711 = and i1 %tmp_6756, i1 %xor_ln58_5425" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5468 'and' 'and_ln58_2711' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5469 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4069)   --->   "%xor_ln58_5426 = xor i1 %tmp_6756, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5469 'xor' 'xor_ln58_5426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5470 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4069)   --->   "%and_ln58_2712 = and i1 %tmp_6755, i1 %xor_ln58_5426" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5470 'and' 'and_ln58_2712' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5471 [1/1] (0.12ns)   --->   "%xor_ln58_5427 = xor i1 %tmp_6755, i1 %tmp_6756" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5471 'xor' 'xor_ln58_5427' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5472 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4070)   --->   "%xor_ln58_5428 = xor i1 %xor_ln58_5427, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5472 'xor' 'xor_ln58_5428' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5473 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4070)   --->   "%or_ln58_1354 = or i1 %and_ln58_2711, i1 %xor_ln58_5428" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5473 'or' 'or_ln58_1354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5474 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4070)   --->   "%select_ln58_4068 = select i1 %xor_ln58_5427, i16 32767, i16 %add_ln58_2371" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5474 'select' 'select_ln58_4068' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5475 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4069 = select i1 %and_ln58_2712, i16 32768, i16 %add_ln58_2371" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5475 'select' 'select_ln58_4069' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5476 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4070 = select i1 %or_ln58_1354, i16 %select_ln58_4068, i16 %select_ln58_4069" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5476 'select' 'select_ln58_4070' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5477 [1/1] (0.00ns)   --->   "%sext_ln58_2181 = sext i16 %select_ln58_3920" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5477 'sext' 'sext_ln58_2181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5478 [1/1] (0.00ns)   --->   "%sext_ln58_2182 = sext i16 %mult_1518" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5478 'sext' 'sext_ln58_2182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5479 [1/1] (0.78ns)   --->   "%add_ln58_1666 = add i17 %sext_ln58_2182, i17 %sext_ln58_2181" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5479 'add' 'add_ln58_1666' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5480 [1/1] (0.00ns)   --->   "%tmp_6759 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1666, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5480 'bitselect' 'tmp_6759' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5481 [1/1] (0.78ns)   --->   "%add_ln58_2373 = add i16 %mult_1518, i16 %select_ln58_3920" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5481 'add' 'add_ln58_2373' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5482 [1/1] (0.00ns)   --->   "%tmp_6760 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2373, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5482 'bitselect' 'tmp_6760' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5483 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4076)   --->   "%xor_ln58_5433 = xor i1 %tmp_6759, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5483 'xor' 'xor_ln58_5433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5484 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4076)   --->   "%and_ln58_2715 = and i1 %tmp_6760, i1 %xor_ln58_5433" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5484 'and' 'and_ln58_2715' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5485 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4075)   --->   "%xor_ln58_5434 = xor i1 %tmp_6760, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5485 'xor' 'xor_ln58_5434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5486 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4075)   --->   "%and_ln58_2716 = and i1 %tmp_6759, i1 %xor_ln58_5434" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5486 'and' 'and_ln58_2716' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5487 [1/1] (0.12ns)   --->   "%xor_ln58_5435 = xor i1 %tmp_6759, i1 %tmp_6760" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5487 'xor' 'xor_ln58_5435' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5488 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4076)   --->   "%xor_ln58_5436 = xor i1 %xor_ln58_5435, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5488 'xor' 'xor_ln58_5436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5489 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4076)   --->   "%or_ln58_1356 = or i1 %and_ln58_2715, i1 %xor_ln58_5436" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5489 'or' 'or_ln58_1356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5490 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4076)   --->   "%select_ln58_4074 = select i1 %xor_ln58_5435, i16 32767, i16 %add_ln58_2373" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5490 'select' 'select_ln58_4074' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5491 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4075 = select i1 %and_ln58_2716, i16 32768, i16 %add_ln58_2373" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5491 'select' 'select_ln58_4075' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5492 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4076 = select i1 %or_ln58_1356, i16 %select_ln58_4074, i16 %select_ln58_4075" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5492 'select' 'select_ln58_4076' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5493 [1/1] (0.00ns)   --->   "%sext_ln58_2185 = sext i16 %select_ln58_4019" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5493 'sext' 'sext_ln58_2185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5494 [1/1] (0.00ns)   --->   "%sext_ln58_2186 = sext i16 %mult_1520" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5494 'sext' 'sext_ln58_2186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5495 [1/1] (0.78ns)   --->   "%add_ln58_1668 = add i17 %sext_ln58_2186, i17 %sext_ln58_2185" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5495 'add' 'add_ln58_1668' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5496 [1/1] (0.00ns)   --->   "%tmp_6763 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1668, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5496 'bitselect' 'tmp_6763' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5497 [1/1] (0.78ns)   --->   "%add_ln58_2375 = add i16 %mult_1520, i16 %select_ln58_4019" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5497 'add' 'add_ln58_2375' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5498 [1/1] (0.00ns)   --->   "%tmp_6764 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2375, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5498 'bitselect' 'tmp_6764' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5499 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4082)   --->   "%xor_ln58_5441 = xor i1 %tmp_6763, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5499 'xor' 'xor_ln58_5441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5500 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4082)   --->   "%and_ln58_2719 = and i1 %tmp_6764, i1 %xor_ln58_5441" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5500 'and' 'and_ln58_2719' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5501 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4081)   --->   "%xor_ln58_5442 = xor i1 %tmp_6764, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5501 'xor' 'xor_ln58_5442' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5502 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4081)   --->   "%and_ln58_2720 = and i1 %tmp_6763, i1 %xor_ln58_5442" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5502 'and' 'and_ln58_2720' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5503 [1/1] (0.12ns)   --->   "%xor_ln58_5443 = xor i1 %tmp_6763, i1 %tmp_6764" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5503 'xor' 'xor_ln58_5443' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5504 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4082)   --->   "%xor_ln58_5444 = xor i1 %xor_ln58_5443, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5504 'xor' 'xor_ln58_5444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5505 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4082)   --->   "%or_ln58_1358 = or i1 %and_ln58_2719, i1 %xor_ln58_5444" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5505 'or' 'or_ln58_1358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5506 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4082)   --->   "%select_ln58_4080 = select i1 %xor_ln58_5443, i16 32767, i16 %add_ln58_2375" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5506 'select' 'select_ln58_4080' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5507 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4081 = select i1 %and_ln58_2720, i16 32768, i16 %add_ln58_2375" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5507 'select' 'select_ln58_4081' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5508 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4082 = select i1 %or_ln58_1358, i16 %select_ln58_4080, i16 %select_ln58_4081" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5508 'select' 'select_ln58_4082' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5509 [1/1] (0.00ns)   --->   "%sext_ln58_2187 = sext i16 %select_ln58_3968" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5509 'sext' 'sext_ln58_2187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5510 [1/1] (0.00ns)   --->   "%sext_ln58_2188 = sext i16 %mult_1521" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5510 'sext' 'sext_ln58_2188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5511 [1/1] (0.78ns)   --->   "%add_ln58_1669 = add i17 %sext_ln58_2188, i17 %sext_ln58_2187" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5511 'add' 'add_ln58_1669' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5512 [1/1] (0.00ns)   --->   "%tmp_6765 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1669, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5512 'bitselect' 'tmp_6765' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5513 [1/1] (0.78ns)   --->   "%add_ln58_2376 = add i16 %mult_1521, i16 %select_ln58_3968" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5513 'add' 'add_ln58_2376' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5514 [1/1] (0.00ns)   --->   "%tmp_6766 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2376, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5514 'bitselect' 'tmp_6766' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5515 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4085)   --->   "%xor_ln58_5445 = xor i1 %tmp_6765, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5515 'xor' 'xor_ln58_5445' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5516 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4085)   --->   "%and_ln58_2721 = and i1 %tmp_6766, i1 %xor_ln58_5445" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5516 'and' 'and_ln58_2721' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5517 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4084)   --->   "%xor_ln58_5446 = xor i1 %tmp_6766, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5517 'xor' 'xor_ln58_5446' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5518 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4084)   --->   "%and_ln58_2722 = and i1 %tmp_6765, i1 %xor_ln58_5446" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5518 'and' 'and_ln58_2722' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5519 [1/1] (0.12ns)   --->   "%xor_ln58_5447 = xor i1 %tmp_6765, i1 %tmp_6766" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5519 'xor' 'xor_ln58_5447' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5520 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4085)   --->   "%xor_ln58_5448 = xor i1 %xor_ln58_5447, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5520 'xor' 'xor_ln58_5448' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5521 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4085)   --->   "%or_ln58_1359 = or i1 %and_ln58_2721, i1 %xor_ln58_5448" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5521 'or' 'or_ln58_1359' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5522 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4085)   --->   "%select_ln58_4083 = select i1 %xor_ln58_5447, i16 32767, i16 %add_ln58_2376" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5522 'select' 'select_ln58_4083' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5523 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4084 = select i1 %and_ln58_2722, i16 32768, i16 %add_ln58_2376" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5523 'select' 'select_ln58_4084' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5524 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4085 = select i1 %or_ln58_1359, i16 %select_ln58_4083, i16 %select_ln58_4084" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5524 'select' 'select_ln58_4085' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5525 [1/1] (0.00ns)   --->   "%sext_ln58_2189 = sext i16 %select_ln58_3974" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5525 'sext' 'sext_ln58_2189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5526 [1/1] (0.00ns)   --->   "%sext_ln58_2190 = sext i16 %mult_1522" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5526 'sext' 'sext_ln58_2190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5527 [1/1] (0.78ns)   --->   "%add_ln58_1670 = add i17 %sext_ln58_2190, i17 %sext_ln58_2189" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5527 'add' 'add_ln58_1670' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5528 [1/1] (0.00ns)   --->   "%tmp_6767 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1670, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5528 'bitselect' 'tmp_6767' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5529 [1/1] (0.78ns)   --->   "%add_ln58_2377 = add i16 %mult_1522, i16 %select_ln58_3974" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5529 'add' 'add_ln58_2377' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5530 [1/1] (0.00ns)   --->   "%tmp_6768 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2377, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5530 'bitselect' 'tmp_6768' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5531 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4088)   --->   "%xor_ln58_5449 = xor i1 %tmp_6767, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5531 'xor' 'xor_ln58_5449' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5532 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4088)   --->   "%and_ln58_2723 = and i1 %tmp_6768, i1 %xor_ln58_5449" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5532 'and' 'and_ln58_2723' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5533 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4087)   --->   "%xor_ln58_5450 = xor i1 %tmp_6768, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5533 'xor' 'xor_ln58_5450' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5534 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4087)   --->   "%and_ln58_2724 = and i1 %tmp_6767, i1 %xor_ln58_5450" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5534 'and' 'and_ln58_2724' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5535 [1/1] (0.12ns)   --->   "%xor_ln58_5451 = xor i1 %tmp_6767, i1 %tmp_6768" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5535 'xor' 'xor_ln58_5451' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5536 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4088)   --->   "%xor_ln58_5452 = xor i1 %xor_ln58_5451, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5536 'xor' 'xor_ln58_5452' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5537 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4088)   --->   "%or_ln58_1360 = or i1 %and_ln58_2723, i1 %xor_ln58_5452" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5537 'or' 'or_ln58_1360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5538 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4088)   --->   "%select_ln58_4086 = select i1 %xor_ln58_5451, i16 32767, i16 %add_ln58_2377" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5538 'select' 'select_ln58_4086' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5539 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4087 = select i1 %and_ln58_2724, i16 32768, i16 %add_ln58_2377" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5539 'select' 'select_ln58_4087' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5540 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4088 = select i1 %or_ln58_1360, i16 %select_ln58_4086, i16 %select_ln58_4087" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5540 'select' 'select_ln58_4088' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5541 [1/1] (0.00ns)   --->   "%sext_ln58_2191 = sext i16 %select_ln58_4052" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5541 'sext' 'sext_ln58_2191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5542 [1/1] (0.00ns)   --->   "%sext_ln58_2192 = sext i16 %mult_1523" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5542 'sext' 'sext_ln58_2192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5543 [1/1] (0.78ns)   --->   "%add_ln58_1671 = add i17 %sext_ln58_2192, i17 %sext_ln58_2191" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5543 'add' 'add_ln58_1671' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5544 [1/1] (0.00ns)   --->   "%tmp_6769 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1671, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5544 'bitselect' 'tmp_6769' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5545 [1/1] (0.78ns)   --->   "%add_ln58_2378 = add i16 %mult_1523, i16 %select_ln58_4052" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5545 'add' 'add_ln58_2378' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5546 [1/1] (0.00ns)   --->   "%tmp_6770 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2378, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5546 'bitselect' 'tmp_6770' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5547 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4091)   --->   "%xor_ln58_5453 = xor i1 %tmp_6769, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5547 'xor' 'xor_ln58_5453' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5548 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4091)   --->   "%and_ln58_2725 = and i1 %tmp_6770, i1 %xor_ln58_5453" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5548 'and' 'and_ln58_2725' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5549 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4090)   --->   "%xor_ln58_5454 = xor i1 %tmp_6770, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5549 'xor' 'xor_ln58_5454' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5550 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4090)   --->   "%and_ln58_2726 = and i1 %tmp_6769, i1 %xor_ln58_5454" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5550 'and' 'and_ln58_2726' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5551 [1/1] (0.12ns)   --->   "%xor_ln58_5455 = xor i1 %tmp_6769, i1 %tmp_6770" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5551 'xor' 'xor_ln58_5455' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5552 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4091)   --->   "%xor_ln58_5456 = xor i1 %xor_ln58_5455, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5552 'xor' 'xor_ln58_5456' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5553 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4091)   --->   "%or_ln58_1361 = or i1 %and_ln58_2725, i1 %xor_ln58_5456" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5553 'or' 'or_ln58_1361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5554 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4091)   --->   "%select_ln58_4089 = select i1 %xor_ln58_5455, i16 32767, i16 %add_ln58_2378" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5554 'select' 'select_ln58_4089' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5555 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4090 = select i1 %and_ln58_2726, i16 32768, i16 %add_ln58_2378" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5555 'select' 'select_ln58_4090' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5556 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4091 = select i1 %or_ln58_1361, i16 %select_ln58_4089, i16 %select_ln58_4090" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5556 'select' 'select_ln58_4091' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5557 [1/1] (0.00ns)   --->   "%sext_ln58_2193 = sext i16 %select_ln58_4055" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5557 'sext' 'sext_ln58_2193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5558 [1/1] (0.00ns)   --->   "%sext_ln58_2194 = sext i16 %mult_1524" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5558 'sext' 'sext_ln58_2194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5559 [1/1] (0.78ns)   --->   "%add_ln58_1672 = add i17 %sext_ln58_2194, i17 %sext_ln58_2193" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5559 'add' 'add_ln58_1672' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5560 [1/1] (0.00ns)   --->   "%tmp_6771 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1672, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5560 'bitselect' 'tmp_6771' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5561 [1/1] (0.78ns)   --->   "%add_ln58_2379 = add i16 %mult_1524, i16 %select_ln58_4055" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5561 'add' 'add_ln58_2379' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5562 [1/1] (0.00ns)   --->   "%tmp_6772 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2379, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5562 'bitselect' 'tmp_6772' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5563 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4094)   --->   "%xor_ln58_5457 = xor i1 %tmp_6771, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5563 'xor' 'xor_ln58_5457' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5564 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4094)   --->   "%and_ln58_2727 = and i1 %tmp_6772, i1 %xor_ln58_5457" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5564 'and' 'and_ln58_2727' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5565 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4093)   --->   "%xor_ln58_5458 = xor i1 %tmp_6772, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5565 'xor' 'xor_ln58_5458' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5566 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4093)   --->   "%and_ln58_2728 = and i1 %tmp_6771, i1 %xor_ln58_5458" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5566 'and' 'and_ln58_2728' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5567 [1/1] (0.12ns)   --->   "%xor_ln58_5459 = xor i1 %tmp_6771, i1 %tmp_6772" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5567 'xor' 'xor_ln58_5459' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5568 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4094)   --->   "%xor_ln58_5460 = xor i1 %xor_ln58_5459, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5568 'xor' 'xor_ln58_5460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5569 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4094)   --->   "%or_ln58_1362 = or i1 %and_ln58_2727, i1 %xor_ln58_5460" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5569 'or' 'or_ln58_1362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5570 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4094)   --->   "%select_ln58_4092 = select i1 %xor_ln58_5459, i16 32767, i16 %add_ln58_2379" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5570 'select' 'select_ln58_4092' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5571 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4093 = select i1 %and_ln58_2728, i16 32768, i16 %add_ln58_2379" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5571 'select' 'select_ln58_4093' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5572 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4094 = select i1 %or_ln58_1362, i16 %select_ln58_4092, i16 %select_ln58_4093" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5572 'select' 'select_ln58_4094' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5573 [1/1] (0.00ns)   --->   "%sext_ln58_2195 = sext i16 %select_ln58_4058" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5573 'sext' 'sext_ln58_2195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5574 [1/1] (0.00ns)   --->   "%sext_ln58_2196 = sext i16 %mult_1525" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5574 'sext' 'sext_ln58_2196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5575 [1/1] (0.78ns)   --->   "%add_ln58_1673 = add i17 %sext_ln58_2196, i17 %sext_ln58_2195" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5575 'add' 'add_ln58_1673' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5576 [1/1] (0.00ns)   --->   "%tmp_6773 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1673, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5576 'bitselect' 'tmp_6773' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5577 [1/1] (0.78ns)   --->   "%add_ln58_2380 = add i16 %mult_1525, i16 %select_ln58_4058" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5577 'add' 'add_ln58_2380' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5578 [1/1] (0.00ns)   --->   "%tmp_6774 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2380, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5578 'bitselect' 'tmp_6774' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5579 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4097)   --->   "%xor_ln58_5461 = xor i1 %tmp_6773, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5579 'xor' 'xor_ln58_5461' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5580 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4097)   --->   "%and_ln58_2729 = and i1 %tmp_6774, i1 %xor_ln58_5461" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5580 'and' 'and_ln58_2729' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5581 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4096)   --->   "%xor_ln58_5462 = xor i1 %tmp_6774, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5581 'xor' 'xor_ln58_5462' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5582 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4096)   --->   "%and_ln58_2730 = and i1 %tmp_6773, i1 %xor_ln58_5462" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5582 'and' 'and_ln58_2730' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5583 [1/1] (0.12ns)   --->   "%xor_ln58_5463 = xor i1 %tmp_6773, i1 %tmp_6774" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5583 'xor' 'xor_ln58_5463' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5584 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4097)   --->   "%xor_ln58_5464 = xor i1 %xor_ln58_5463, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5584 'xor' 'xor_ln58_5464' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5585 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4097)   --->   "%or_ln58_1363 = or i1 %and_ln58_2729, i1 %xor_ln58_5464" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5585 'or' 'or_ln58_1363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5586 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4097)   --->   "%select_ln58_4095 = select i1 %xor_ln58_5463, i16 32767, i16 %add_ln58_2380" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5586 'select' 'select_ln58_4095' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5587 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4096 = select i1 %and_ln58_2730, i16 32768, i16 %add_ln58_2380" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5587 'select' 'select_ln58_4096' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5588 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4097 = select i1 %or_ln58_1363, i16 %select_ln58_4095, i16 %select_ln58_4096" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5588 'select' 'select_ln58_4097' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5589 [1/1] (0.00ns)   --->   "%sext_ln58_2197 = sext i16 %select_ln58_4064" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5589 'sext' 'sext_ln58_2197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5590 [1/1] (0.00ns)   --->   "%sext_ln58_2198 = sext i16 %mult_1526" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5590 'sext' 'sext_ln58_2198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5591 [1/1] (0.78ns)   --->   "%add_ln58_1674 = add i17 %sext_ln58_2198, i17 %sext_ln58_2197" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5591 'add' 'add_ln58_1674' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5592 [1/1] (0.00ns)   --->   "%tmp_6775 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1674, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5592 'bitselect' 'tmp_6775' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5593 [1/1] (0.78ns)   --->   "%add_ln58_2381 = add i16 %mult_1526, i16 %select_ln58_4064" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5593 'add' 'add_ln58_2381' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5594 [1/1] (0.00ns)   --->   "%tmp_6776 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2381, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5594 'bitselect' 'tmp_6776' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5595 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4100)   --->   "%xor_ln58_5465 = xor i1 %tmp_6775, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5595 'xor' 'xor_ln58_5465' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5596 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4100)   --->   "%and_ln58_2731 = and i1 %tmp_6776, i1 %xor_ln58_5465" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5596 'and' 'and_ln58_2731' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5597 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4099)   --->   "%xor_ln58_5466 = xor i1 %tmp_6776, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5597 'xor' 'xor_ln58_5466' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5598 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4099)   --->   "%and_ln58_2732 = and i1 %tmp_6775, i1 %xor_ln58_5466" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5598 'and' 'and_ln58_2732' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5599 [1/1] (0.12ns)   --->   "%xor_ln58_5467 = xor i1 %tmp_6775, i1 %tmp_6776" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5599 'xor' 'xor_ln58_5467' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5600 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4100)   --->   "%xor_ln58_5468 = xor i1 %xor_ln58_5467, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5600 'xor' 'xor_ln58_5468' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5601 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4100)   --->   "%or_ln58_1364 = or i1 %and_ln58_2731, i1 %xor_ln58_5468" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5601 'or' 'or_ln58_1364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5602 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4100)   --->   "%select_ln58_4098 = select i1 %xor_ln58_5467, i16 32767, i16 %add_ln58_2381" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5602 'select' 'select_ln58_4098' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5603 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4099 = select i1 %and_ln58_2732, i16 32768, i16 %add_ln58_2381" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5603 'select' 'select_ln58_4099' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5604 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4100 = select i1 %or_ln58_1364, i16 %select_ln58_4098, i16 %select_ln58_4099" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5604 'select' 'select_ln58_4100' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5605 [1/1] (0.00ns)   --->   "%sext_ln58_2199 = sext i16 %select_ln58_3989" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5605 'sext' 'sext_ln58_2199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5606 [1/1] (0.00ns)   --->   "%sext_ln58_2200 = sext i16 %mult_1527" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5606 'sext' 'sext_ln58_2200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5607 [1/1] (0.78ns)   --->   "%add_ln58_1675 = add i17 %sext_ln58_2200, i17 %sext_ln58_2199" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5607 'add' 'add_ln58_1675' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5608 [1/1] (0.00ns)   --->   "%tmp_6777 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1675, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5608 'bitselect' 'tmp_6777' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5609 [1/1] (0.78ns)   --->   "%add_ln58_2382 = add i16 %mult_1527, i16 %select_ln58_3989" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5609 'add' 'add_ln58_2382' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5610 [1/1] (0.00ns)   --->   "%tmp_6778 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2382, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5610 'bitselect' 'tmp_6778' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5611 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4103)   --->   "%xor_ln58_5469 = xor i1 %tmp_6777, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5611 'xor' 'xor_ln58_5469' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5612 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4103)   --->   "%and_ln58_2733 = and i1 %tmp_6778, i1 %xor_ln58_5469" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5612 'and' 'and_ln58_2733' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5613 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4102)   --->   "%xor_ln58_5470 = xor i1 %tmp_6778, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5613 'xor' 'xor_ln58_5470' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5614 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4102)   --->   "%and_ln58_2734 = and i1 %tmp_6777, i1 %xor_ln58_5470" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5614 'and' 'and_ln58_2734' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5615 [1/1] (0.12ns)   --->   "%xor_ln58_5471 = xor i1 %tmp_6777, i1 %tmp_6778" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5615 'xor' 'xor_ln58_5471' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5616 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4103)   --->   "%xor_ln58_5472 = xor i1 %xor_ln58_5471, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5616 'xor' 'xor_ln58_5472' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5617 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4103)   --->   "%or_ln58_1365 = or i1 %and_ln58_2733, i1 %xor_ln58_5472" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5617 'or' 'or_ln58_1365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5618 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4103)   --->   "%select_ln58_4101 = select i1 %xor_ln58_5471, i16 32767, i16 %add_ln58_2382" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5618 'select' 'select_ln58_4101' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5619 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4102 = select i1 %and_ln58_2734, i16 32768, i16 %add_ln58_2382" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5619 'select' 'select_ln58_4102' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5620 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4103 = select i1 %or_ln58_1365, i16 %select_ln58_4101, i16 %select_ln58_4102" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5620 'select' 'select_ln58_4103' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5621 [1/1] (0.00ns)   --->   "%sext_ln58_2201 = sext i16 %select_ln58_3995" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5621 'sext' 'sext_ln58_2201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5622 [1/1] (0.00ns)   --->   "%sext_ln58_2202 = sext i16 %mult_1528" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5622 'sext' 'sext_ln58_2202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5623 [1/1] (0.78ns)   --->   "%add_ln58_1676 = add i17 %sext_ln58_2202, i17 %sext_ln58_2201" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5623 'add' 'add_ln58_1676' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5624 [1/1] (0.00ns)   --->   "%tmp_6779 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1676, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5624 'bitselect' 'tmp_6779' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5625 [1/1] (0.78ns)   --->   "%add_ln58_2383 = add i16 %mult_1528, i16 %select_ln58_3995" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5625 'add' 'add_ln58_2383' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5626 [1/1] (0.00ns)   --->   "%tmp_6780 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2383, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5626 'bitselect' 'tmp_6780' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5627 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4106)   --->   "%xor_ln58_5473 = xor i1 %tmp_6779, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5627 'xor' 'xor_ln58_5473' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5628 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4106)   --->   "%and_ln58_2735 = and i1 %tmp_6780, i1 %xor_ln58_5473" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5628 'and' 'and_ln58_2735' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5629 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4105)   --->   "%xor_ln58_5474 = xor i1 %tmp_6780, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5629 'xor' 'xor_ln58_5474' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5630 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4105)   --->   "%and_ln58_2736 = and i1 %tmp_6779, i1 %xor_ln58_5474" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5630 'and' 'and_ln58_2736' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5631 [1/1] (0.12ns)   --->   "%xor_ln58_5475 = xor i1 %tmp_6779, i1 %tmp_6780" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5631 'xor' 'xor_ln58_5475' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5632 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4106)   --->   "%xor_ln58_5476 = xor i1 %xor_ln58_5475, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5632 'xor' 'xor_ln58_5476' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5633 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4106)   --->   "%or_ln58_1366 = or i1 %and_ln58_2735, i1 %xor_ln58_5476" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5633 'or' 'or_ln58_1366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5634 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4106)   --->   "%select_ln58_4104 = select i1 %xor_ln58_5475, i16 32767, i16 %add_ln58_2383" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5634 'select' 'select_ln58_4104' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5635 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4105 = select i1 %and_ln58_2736, i16 32768, i16 %add_ln58_2383" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5635 'select' 'select_ln58_4105' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5636 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4106 = select i1 %or_ln58_1366, i16 %select_ln58_4104, i16 %select_ln58_4105" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5636 'select' 'select_ln58_4106' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5637 [1/1] (0.00ns)   --->   "%sext_ln58_2203 = sext i16 %select_ln58_4070" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5637 'sext' 'sext_ln58_2203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5638 [1/1] (0.00ns)   --->   "%sext_ln58_2204 = sext i16 %mult_1529" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5638 'sext' 'sext_ln58_2204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5639 [1/1] (0.78ns)   --->   "%add_ln58_1677 = add i17 %sext_ln58_2204, i17 %sext_ln58_2203" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5639 'add' 'add_ln58_1677' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5640 [1/1] (0.00ns)   --->   "%tmp_6781 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1677, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5640 'bitselect' 'tmp_6781' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5641 [1/1] (0.78ns)   --->   "%add_ln58_2384 = add i16 %mult_1529, i16 %select_ln58_4070" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5641 'add' 'add_ln58_2384' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5642 [1/1] (0.00ns)   --->   "%tmp_6782 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2384, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5642 'bitselect' 'tmp_6782' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5643 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4109)   --->   "%xor_ln58_5477 = xor i1 %tmp_6781, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5643 'xor' 'xor_ln58_5477' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5644 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4109)   --->   "%and_ln58_2737 = and i1 %tmp_6782, i1 %xor_ln58_5477" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5644 'and' 'and_ln58_2737' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5645 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4108)   --->   "%xor_ln58_5478 = xor i1 %tmp_6782, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5645 'xor' 'xor_ln58_5478' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5646 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4108)   --->   "%and_ln58_2738 = and i1 %tmp_6781, i1 %xor_ln58_5478" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5646 'and' 'and_ln58_2738' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5647 [1/1] (0.12ns)   --->   "%xor_ln58_5479 = xor i1 %tmp_6781, i1 %tmp_6782" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5647 'xor' 'xor_ln58_5479' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5648 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4109)   --->   "%xor_ln58_5480 = xor i1 %xor_ln58_5479, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5648 'xor' 'xor_ln58_5480' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5649 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4109)   --->   "%or_ln58_1367 = or i1 %and_ln58_2737, i1 %xor_ln58_5480" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5649 'or' 'or_ln58_1367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5650 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4109)   --->   "%select_ln58_4107 = select i1 %xor_ln58_5479, i16 32767, i16 %add_ln58_2384" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5650 'select' 'select_ln58_4107' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5651 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4108 = select i1 %and_ln58_2738, i16 32768, i16 %add_ln58_2384" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5651 'select' 'select_ln58_4108' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5652 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4109 = select i1 %or_ln58_1367, i16 %select_ln58_4107, i16 %select_ln58_4108" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5652 'select' 'select_ln58_4109' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5653 [1/1] (0.00ns)   --->   "%sext_ln58_2205 = sext i16 %select_ln58_4031" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5653 'sext' 'sext_ln58_2205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5654 [1/1] (0.00ns)   --->   "%sext_ln58_2206 = sext i16 %mult_1530" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5654 'sext' 'sext_ln58_2206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5655 [1/1] (0.78ns)   --->   "%add_ln58_1678 = add i17 %sext_ln58_2206, i17 %sext_ln58_2205" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5655 'add' 'add_ln58_1678' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5656 [1/1] (0.00ns)   --->   "%tmp_6783 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1678, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5656 'bitselect' 'tmp_6783' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5657 [1/1] (0.78ns)   --->   "%add_ln58_2385 = add i16 %mult_1530, i16 %select_ln58_4031" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5657 'add' 'add_ln58_2385' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5658 [1/1] (0.00ns)   --->   "%tmp_6784 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2385, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5658 'bitselect' 'tmp_6784' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5659 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4112)   --->   "%xor_ln58_5481 = xor i1 %tmp_6783, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5659 'xor' 'xor_ln58_5481' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5660 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4112)   --->   "%and_ln58_2739 = and i1 %tmp_6784, i1 %xor_ln58_5481" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5660 'and' 'and_ln58_2739' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5661 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4111)   --->   "%xor_ln58_5482 = xor i1 %tmp_6784, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5661 'xor' 'xor_ln58_5482' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5662 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4111)   --->   "%and_ln58_2740 = and i1 %tmp_6783, i1 %xor_ln58_5482" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5662 'and' 'and_ln58_2740' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5663 [1/1] (0.12ns)   --->   "%xor_ln58_5483 = xor i1 %tmp_6783, i1 %tmp_6784" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5663 'xor' 'xor_ln58_5483' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5664 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4112)   --->   "%xor_ln58_5484 = xor i1 %xor_ln58_5483, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5664 'xor' 'xor_ln58_5484' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5665 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4112)   --->   "%or_ln58_1368 = or i1 %and_ln58_2739, i1 %xor_ln58_5484" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5665 'or' 'or_ln58_1368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5666 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4112)   --->   "%select_ln58_4110 = select i1 %xor_ln58_5483, i16 32767, i16 %add_ln58_2385" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5666 'select' 'select_ln58_4110' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5667 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4111 = select i1 %and_ln58_2740, i16 32768, i16 %add_ln58_2385" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5667 'select' 'select_ln58_4111' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5668 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4112 = select i1 %or_ln58_1368, i16 %select_ln58_4110, i16 %select_ln58_4111" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5668 'select' 'select_ln58_4112' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5669 [1/1] (0.00ns)   --->   "%sext_ln58_2207 = sext i16 %select_ln58_4037" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5669 'sext' 'sext_ln58_2207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5670 [1/1] (0.00ns)   --->   "%sext_ln58_2208 = sext i16 %mult_1531" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5670 'sext' 'sext_ln58_2208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5671 [1/1] (0.78ns)   --->   "%add_ln58_1679 = add i17 %sext_ln58_2208, i17 %sext_ln58_2207" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5671 'add' 'add_ln58_1679' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5672 [1/1] (0.00ns)   --->   "%tmp_6785 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1679, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5672 'bitselect' 'tmp_6785' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5673 [1/1] (0.78ns)   --->   "%add_ln58_2386 = add i16 %mult_1531, i16 %select_ln58_4037" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5673 'add' 'add_ln58_2386' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5674 [1/1] (0.00ns)   --->   "%tmp_6786 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2386, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5674 'bitselect' 'tmp_6786' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5675 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4115)   --->   "%xor_ln58_5485 = xor i1 %tmp_6785, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5675 'xor' 'xor_ln58_5485' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5676 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4115)   --->   "%and_ln58_2741 = and i1 %tmp_6786, i1 %xor_ln58_5485" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5676 'and' 'and_ln58_2741' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5677 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4114)   --->   "%xor_ln58_5486 = xor i1 %tmp_6786, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5677 'xor' 'xor_ln58_5486' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5678 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4114)   --->   "%and_ln58_2742 = and i1 %tmp_6785, i1 %xor_ln58_5486" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5678 'and' 'and_ln58_2742' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5679 [1/1] (0.12ns)   --->   "%xor_ln58_5487 = xor i1 %tmp_6785, i1 %tmp_6786" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5679 'xor' 'xor_ln58_5487' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5680 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4115)   --->   "%xor_ln58_5488 = xor i1 %xor_ln58_5487, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5680 'xor' 'xor_ln58_5488' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5681 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4115)   --->   "%or_ln58_1369 = or i1 %and_ln58_2741, i1 %xor_ln58_5488" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5681 'or' 'or_ln58_1369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5682 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4115)   --->   "%select_ln58_4113 = select i1 %xor_ln58_5487, i16 32767, i16 %add_ln58_2386" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5682 'select' 'select_ln58_4113' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5683 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4114 = select i1 %and_ln58_2742, i16 32768, i16 %add_ln58_2386" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5683 'select' 'select_ln58_4114' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5684 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4115 = select i1 %or_ln58_1369, i16 %select_ln58_4113, i16 %select_ln58_4114" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5684 'select' 'select_ln58_4115' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5685 [1/1] (0.00ns)   --->   "%sext_ln58_2209 = sext i16 %select_ln58_4040" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5685 'sext' 'sext_ln58_2209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5686 [1/1] (0.00ns)   --->   "%sext_ln58_2210 = sext i16 %mult_1532" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5686 'sext' 'sext_ln58_2210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5687 [1/1] (0.78ns)   --->   "%add_ln58_1680 = add i17 %sext_ln58_2210, i17 %sext_ln58_2209" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5687 'add' 'add_ln58_1680' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5688 [1/1] (0.00ns)   --->   "%tmp_6787 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1680, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5688 'bitselect' 'tmp_6787' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5689 [1/1] (0.78ns)   --->   "%add_ln58_2387 = add i16 %mult_1532, i16 %select_ln58_4040" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5689 'add' 'add_ln58_2387' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5690 [1/1] (0.00ns)   --->   "%tmp_6788 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2387, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5690 'bitselect' 'tmp_6788' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5691 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4118)   --->   "%xor_ln58_5489 = xor i1 %tmp_6787, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5691 'xor' 'xor_ln58_5489' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5692 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4118)   --->   "%and_ln58_2743 = and i1 %tmp_6788, i1 %xor_ln58_5489" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5692 'and' 'and_ln58_2743' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5693 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4117)   --->   "%xor_ln58_5490 = xor i1 %tmp_6788, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5693 'xor' 'xor_ln58_5490' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5694 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4117)   --->   "%and_ln58_2744 = and i1 %tmp_6787, i1 %xor_ln58_5490" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5694 'and' 'and_ln58_2744' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5695 [1/1] (0.12ns)   --->   "%xor_ln58_5491 = xor i1 %tmp_6787, i1 %tmp_6788" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5695 'xor' 'xor_ln58_5491' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5696 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4118)   --->   "%xor_ln58_5492 = xor i1 %xor_ln58_5491, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5696 'xor' 'xor_ln58_5492' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5697 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4118)   --->   "%or_ln58_1370 = or i1 %and_ln58_2743, i1 %xor_ln58_5492" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5697 'or' 'or_ln58_1370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5698 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4118)   --->   "%select_ln58_4116 = select i1 %xor_ln58_5491, i16 32767, i16 %add_ln58_2387" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5698 'select' 'select_ln58_4116' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5699 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4117 = select i1 %and_ln58_2744, i16 32768, i16 %add_ln58_2387" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5699 'select' 'select_ln58_4117' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5700 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4118 = select i1 %or_ln58_1370, i16 %select_ln58_4116, i16 %select_ln58_4117" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5700 'select' 'select_ln58_4118' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5701 [1/1] (0.00ns)   --->   "%sext_ln58_2211 = sext i16 %select_ln58_4043" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5701 'sext' 'sext_ln58_2211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5702 [1/1] (0.00ns)   --->   "%sext_ln58_2212 = sext i16 %mult_1533" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5702 'sext' 'sext_ln58_2212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5703 [1/1] (0.78ns)   --->   "%add_ln58_1681 = add i17 %sext_ln58_2212, i17 %sext_ln58_2211" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5703 'add' 'add_ln58_1681' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5704 [1/1] (0.00ns)   --->   "%tmp_6789 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1681, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5704 'bitselect' 'tmp_6789' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5705 [1/1] (0.78ns)   --->   "%add_ln58_2388 = add i16 %mult_1533, i16 %select_ln58_4043" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5705 'add' 'add_ln58_2388' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5706 [1/1] (0.00ns)   --->   "%tmp_6790 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2388, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5706 'bitselect' 'tmp_6790' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5707 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4121)   --->   "%xor_ln58_5493 = xor i1 %tmp_6789, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5707 'xor' 'xor_ln58_5493' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5708 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4121)   --->   "%and_ln58_2745 = and i1 %tmp_6790, i1 %xor_ln58_5493" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5708 'and' 'and_ln58_2745' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5709 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4120)   --->   "%xor_ln58_5494 = xor i1 %tmp_6790, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5709 'xor' 'xor_ln58_5494' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5710 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4120)   --->   "%and_ln58_2746 = and i1 %tmp_6789, i1 %xor_ln58_5494" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5710 'and' 'and_ln58_2746' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5711 [1/1] (0.12ns)   --->   "%xor_ln58_5495 = xor i1 %tmp_6789, i1 %tmp_6790" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5711 'xor' 'xor_ln58_5495' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5712 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4121)   --->   "%xor_ln58_5496 = xor i1 %xor_ln58_5495, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5712 'xor' 'xor_ln58_5496' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5713 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4121)   --->   "%or_ln58_1371 = or i1 %and_ln58_2745, i1 %xor_ln58_5496" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5713 'or' 'or_ln58_1371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5714 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4121)   --->   "%select_ln58_4119 = select i1 %xor_ln58_5495, i16 32767, i16 %add_ln58_2388" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5714 'select' 'select_ln58_4119' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5715 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4120 = select i1 %and_ln58_2746, i16 32768, i16 %add_ln58_2388" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5715 'select' 'select_ln58_4120' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5716 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4121 = select i1 %or_ln58_1371, i16 %select_ln58_4119, i16 %select_ln58_4120" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5716 'select' 'select_ln58_4121' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5717 [1/1] (0.00ns)   --->   "%sext_ln58_2213 = sext i16 %select_ln58_4010" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5717 'sext' 'sext_ln58_2213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5718 [1/1] (0.00ns)   --->   "%sext_ln58_2214 = sext i16 %mult_1534" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5718 'sext' 'sext_ln58_2214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5719 [1/1] (0.78ns)   --->   "%add_ln58_1682 = add i17 %sext_ln58_2214, i17 %sext_ln58_2213" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5719 'add' 'add_ln58_1682' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5720 [1/1] (0.00ns)   --->   "%tmp_6791 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1682, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5720 'bitselect' 'tmp_6791' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5721 [1/1] (0.78ns)   --->   "%add_ln58_2389 = add i16 %mult_1534, i16 %select_ln58_4010" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5721 'add' 'add_ln58_2389' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5722 [1/1] (0.00ns)   --->   "%tmp_6792 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2389, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5722 'bitselect' 'tmp_6792' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5723 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4124)   --->   "%xor_ln58_5497 = xor i1 %tmp_6791, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5723 'xor' 'xor_ln58_5497' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5724 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4124)   --->   "%and_ln58_2747 = and i1 %tmp_6792, i1 %xor_ln58_5497" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5724 'and' 'and_ln58_2747' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5725 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4123)   --->   "%xor_ln58_5498 = xor i1 %tmp_6792, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5725 'xor' 'xor_ln58_5498' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5726 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4123)   --->   "%and_ln58_2748 = and i1 %tmp_6791, i1 %xor_ln58_5498" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5726 'and' 'and_ln58_2748' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5727 [1/1] (0.12ns)   --->   "%xor_ln58_5499 = xor i1 %tmp_6791, i1 %tmp_6792" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5727 'xor' 'xor_ln58_5499' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5728 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4124)   --->   "%xor_ln58_5500 = xor i1 %xor_ln58_5499, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5728 'xor' 'xor_ln58_5500' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5729 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4124)   --->   "%or_ln58_1372 = or i1 %and_ln58_2747, i1 %xor_ln58_5500" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5729 'or' 'or_ln58_1372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5730 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4124)   --->   "%select_ln58_4122 = select i1 %xor_ln58_5499, i16 32767, i16 %add_ln58_2389" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5730 'select' 'select_ln58_4122' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5731 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4123 = select i1 %and_ln58_2748, i16 32768, i16 %add_ln58_2389" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5731 'select' 'select_ln58_4123' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5732 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4124 = select i1 %or_ln58_1372, i16 %select_ln58_4122, i16 %select_ln58_4123" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5732 'select' 'select_ln58_4124' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5733 [1/1] (0.00ns)   --->   "%sext_ln58_2217 = sext i16 %select_ln58_4022" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5733 'sext' 'sext_ln58_2217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5734 [1/1] (0.00ns)   --->   "%sext_ln58_2218 = sext i16 %mult_1536" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5734 'sext' 'sext_ln58_2218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5735 [1/1] (0.78ns)   --->   "%add_ln58_1684 = add i17 %sext_ln58_2218, i17 %sext_ln58_2217" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5735 'add' 'add_ln58_1684' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5736 [1/1] (0.00ns)   --->   "%tmp_6795 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1684, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5736 'bitselect' 'tmp_6795' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5737 [1/1] (0.78ns)   --->   "%add_ln58_2391 = add i16 %mult_1536, i16 %select_ln58_4022" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5737 'add' 'add_ln58_2391' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5738 [1/1] (0.00ns)   --->   "%tmp_6796 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2391, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5738 'bitselect' 'tmp_6796' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5739 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4130)   --->   "%xor_ln58_5505 = xor i1 %tmp_6795, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5739 'xor' 'xor_ln58_5505' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5740 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4130)   --->   "%and_ln58_2751 = and i1 %tmp_6796, i1 %xor_ln58_5505" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5740 'and' 'and_ln58_2751' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5741 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4129)   --->   "%xor_ln58_5506 = xor i1 %tmp_6796, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5741 'xor' 'xor_ln58_5506' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5742 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4129)   --->   "%and_ln58_2752 = and i1 %tmp_6795, i1 %xor_ln58_5506" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5742 'and' 'and_ln58_2752' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5743 [1/1] (0.12ns)   --->   "%xor_ln58_5507 = xor i1 %tmp_6795, i1 %tmp_6796" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5743 'xor' 'xor_ln58_5507' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5744 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4130)   --->   "%xor_ln58_5508 = xor i1 %xor_ln58_5507, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5744 'xor' 'xor_ln58_5508' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5745 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4130)   --->   "%or_ln58_1374 = or i1 %and_ln58_2751, i1 %xor_ln58_5508" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5745 'or' 'or_ln58_1374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5746 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4130)   --->   "%select_ln58_4128 = select i1 %xor_ln58_5507, i16 32767, i16 %add_ln58_2391" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5746 'select' 'select_ln58_4128' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5747 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4129 = select i1 %and_ln58_2752, i16 32768, i16 %add_ln58_2391" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5747 'select' 'select_ln58_4129' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5748 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4130 = select i1 %or_ln58_1374, i16 %select_ln58_4128, i16 %select_ln58_4129" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5748 'select' 'select_ln58_4130' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5749 [1/1] (0.00ns)   --->   "%sext_ln58_2295 = sext i16 %select_ln58_4094" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5749 'sext' 'sext_ln58_2295' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5750 [1/1] (0.00ns)   --->   "%sext_ln58_2296 = sext i16 %mult_1575" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5750 'sext' 'sext_ln58_2296' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5751 [1/1] (0.78ns)   --->   "%add_ln58_1723 = add i17 %sext_ln58_2296, i17 %sext_ln58_2295" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5751 'add' 'add_ln58_1723' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5752 [1/1] (0.00ns)   --->   "%tmp_6873 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1723, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5752 'bitselect' 'tmp_6873' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5753 [1/1] (0.78ns)   --->   "%add_ln58_2430 = add i16 %mult_1575, i16 %select_ln58_4094" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5753 'add' 'add_ln58_2430' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5754 [1/1] (0.00ns)   --->   "%tmp_6874 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2430, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5754 'bitselect' 'tmp_6874' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5755 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4247)   --->   "%xor_ln58_5661 = xor i1 %tmp_6873, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5755 'xor' 'xor_ln58_5661' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5756 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4247)   --->   "%and_ln58_2829 = and i1 %tmp_6874, i1 %xor_ln58_5661" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5756 'and' 'and_ln58_2829' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5757 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4246)   --->   "%xor_ln58_5662 = xor i1 %tmp_6874, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5757 'xor' 'xor_ln58_5662' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5758 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4246)   --->   "%and_ln58_2830 = and i1 %tmp_6873, i1 %xor_ln58_5662" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5758 'and' 'and_ln58_2830' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5759 [1/1] (0.12ns)   --->   "%xor_ln58_5663 = xor i1 %tmp_6873, i1 %tmp_6874" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5759 'xor' 'xor_ln58_5663' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5760 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4247)   --->   "%xor_ln58_5664 = xor i1 %xor_ln58_5663, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5760 'xor' 'xor_ln58_5664' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5761 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4247)   --->   "%or_ln58_1413 = or i1 %and_ln58_2829, i1 %xor_ln58_5664" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5761 'or' 'or_ln58_1413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5762 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4247)   --->   "%select_ln58_4245 = select i1 %xor_ln58_5663, i16 32767, i16 %add_ln58_2430" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5762 'select' 'select_ln58_4245' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5763 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4246 = select i1 %and_ln58_2830, i16 32768, i16 %add_ln58_2430" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5763 'select' 'select_ln58_4246' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5764 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4247 = select i1 %or_ln58_1413, i16 %select_ln58_4245, i16 %select_ln58_4246" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5764 'select' 'select_ln58_4247' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5765 [1/1] (0.00ns)   --->   "%sext_ln58_2303 = sext i16 %select_ln58_4067" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5765 'sext' 'sext_ln58_2303' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5766 [1/1] (0.00ns)   --->   "%sext_ln58_2304 = sext i16 %mult_1579" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5766 'sext' 'sext_ln58_2304' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5767 [1/1] (0.78ns)   --->   "%add_ln58_1727 = add i17 %sext_ln58_2304, i17 %sext_ln58_2303" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5767 'add' 'add_ln58_1727' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5768 [1/1] (0.00ns)   --->   "%tmp_6881 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1727, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5768 'bitselect' 'tmp_6881' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5769 [1/1] (0.78ns)   --->   "%add_ln58_2434 = add i16 %mult_1579, i16 %select_ln58_4067" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5769 'add' 'add_ln58_2434' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5770 [1/1] (0.00ns)   --->   "%tmp_6882 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2434, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5770 'bitselect' 'tmp_6882' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5771 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4259)   --->   "%xor_ln58_5677 = xor i1 %tmp_6881, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5771 'xor' 'xor_ln58_5677' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5772 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4259)   --->   "%and_ln58_2837 = and i1 %tmp_6882, i1 %xor_ln58_5677" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5772 'and' 'and_ln58_2837' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5773 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4258)   --->   "%xor_ln58_5678 = xor i1 %tmp_6882, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5773 'xor' 'xor_ln58_5678' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5774 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4258)   --->   "%and_ln58_2838 = and i1 %tmp_6881, i1 %xor_ln58_5678" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5774 'and' 'and_ln58_2838' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5775 [1/1] (0.12ns)   --->   "%xor_ln58_5679 = xor i1 %tmp_6881, i1 %tmp_6882" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5775 'xor' 'xor_ln58_5679' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5776 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4259)   --->   "%xor_ln58_5680 = xor i1 %xor_ln58_5679, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5776 'xor' 'xor_ln58_5680' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5777 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4259)   --->   "%or_ln58_1417 = or i1 %and_ln58_2837, i1 %xor_ln58_5680" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5777 'or' 'or_ln58_1417' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5778 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4259)   --->   "%select_ln58_4257 = select i1 %xor_ln58_5679, i16 32767, i16 %add_ln58_2434" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5778 'select' 'select_ln58_4257' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5779 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4258 = select i1 %and_ln58_2838, i16 32768, i16 %add_ln58_2434" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5779 'select' 'select_ln58_4258' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 5780 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4259 = select i1 %or_ln58_1417, i16 %select_ln58_4257, i16 %select_ln58_4258" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 5780 'select' 'select_ln58_4259' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.13>
ST_3 : Operation 5781 [1/1] (0.00ns) (grouped into LUT with out node mult_1565)   --->   "%sext_ln42_785 = sext i12 %add_ln42_128" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5781 'sext' 'sext_ln42_785' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5782 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2204)   --->   "%xor_ln42_640 = xor i1 %tmp_6409, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5782 'xor' 'xor_ln42_640' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5783 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2204 = and i1 %tmp_6408, i1 %xor_ln42_640" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5783 'and' 'and_ln42_2204' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5784 [1/1] (0.12ns)   --->   "%xor_ln42_641 = xor i1 %tmp_6405, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5784 'xor' 'xor_ln42_641' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5785 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2205)   --->   "%select_ln42_512 = select i1 %and_ln42_2204, i1 %tmp_6405, i1 %xor_ln42_641" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5785 'select' 'select_ln42_512' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5786 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_644)   --->   "%select_ln42_513 = select i1 %and_ln42_2204, i1 %xor_ln42_641, i1 %tmp_6405" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5786 'select' 'select_ln42_513' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5787 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_644)   --->   "%xor_ln42_642 = xor i1 %tmp_6408, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5787 'xor' 'xor_ln42_642' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5788 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_644)   --->   "%or_ln42_2081 = or i1 %tmp_6409, i1 %xor_ln42_642" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5788 'or' 'or_ln42_2081' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5789 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2205)   --->   "%xor_ln42_643 = xor i1 %select_ln42_512, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5789 'xor' 'xor_ln42_643' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5790 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2205)   --->   "%or_ln42_2082 = or i1 %tmp_6409, i1 %xor_ln42_643" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5790 'or' 'or_ln42_2082' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5791 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2205 = and i1 %or_ln42_2082, i1 %xor_ln42_641" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5791 'and' 'and_ln42_2205' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5792 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_644)   --->   "%and_ln42_2206 = and i1 %tmp_6409, i1 %select_ln42_513" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5792 'and' 'and_ln42_2206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5793 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_644 = xor i1 %and_ln42_2206, i1 %or_ln42_2081" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5793 'xor' 'xor_ln42_644' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5794 [1/1] (0.00ns) (grouped into LUT with out node mult_1565)   --->   "%and_ln42_2207 = and i1 %xor_ln42_644, i1 %tmp_6405" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5794 'and' 'and_ln42_2207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5795 [1/1] (0.00ns) (grouped into LUT with out node mult_1565)   --->   "%select_ln42_514 = select i1 %and_ln42_2205, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5795 'select' 'select_ln42_514' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5796 [1/1] (0.00ns) (grouped into LUT with out node mult_1565)   --->   "%or_ln42_2083 = or i1 %and_ln42_2205, i1 %and_ln42_2207" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5796 'or' 'or_ln42_2083' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5797 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1565 = select i1 %or_ln42_2083, i16 %select_ln42_514, i16 %sext_ln42_785" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5797 'select' 'mult_1565' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5798 [1/1] (0.00ns)   --->   "%conv_i_i_13 = sext i16 %a_13"   --->   Operation 5798 'sext' 'conv_i_i_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5799 [1/1] (0.00ns)   --->   "%sext_ln70_23 = sext i16 %a_13" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5799 'sext' 'sext_ln70_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5800 [1/1] (1.94ns)   --->   "%mul_ln73_1581 = mul i32 %conv_i_i_13, i32 4294934926" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5800 'mul' 'mul_ln73_1581' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5801 [1/1] (0.00ns)   --->   "%tmp_6515 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1581, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5801 'bitselect' 'tmp_6515' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5802 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_150)   --->   "%trunc_ln42_1713 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1581, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5802 'partselect' 'trunc_ln42_1713' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5803 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_150)   --->   "%tmp_6516 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1581, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5803 'bitselect' 'tmp_6516' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5804 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_150)   --->   "%tmp_6517 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1581, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5804 'bitselect' 'tmp_6517' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5805 [1/1] (0.00ns)   --->   "%trunc_ln42_2644 = trunc i32 %mul_ln73_1581" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5805 'trunc' 'trunc_ln42_2644' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5806 [1/1] (0.76ns)   --->   "%icmp_ln42_1713 = icmp_ne  i14 %trunc_ln42_2644, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5806 'icmp' 'icmp_ln42_1713' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5807 [1/1] (0.00ns)   --->   "%tmp_6518 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1581, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5807 'bitselect' 'tmp_6518' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5808 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_150)   --->   "%or_ln42_2169 = or i1 %tmp_6516, i1 %icmp_ln42_1713" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5808 'or' 'or_ln42_2169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5809 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_150)   --->   "%and_ln42_2313 = and i1 %or_ln42_2169, i1 %tmp_6517" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5809 'and' 'and_ln42_2313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5810 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_150)   --->   "%zext_ln42_1704 = zext i1 %and_ln42_2313" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5810 'zext' 'zext_ln42_1704' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5811 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_150 = add i16 %trunc_ln42_1713, i16 %zext_ln42_1704" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5811 'add' 'add_ln42_150' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5812 [1/1] (0.00ns)   --->   "%tmp_6519 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_150, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5812 'bitselect' 'tmp_6519' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5813 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2314)   --->   "%xor_ln42_750 = xor i1 %tmp_6519, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5813 'xor' 'xor_ln42_750' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5814 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2314 = and i1 %tmp_6518, i1 %xor_ln42_750" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5814 'and' 'and_ln42_2314' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5815 [1/1] (0.12ns)   --->   "%xor_ln42_751 = xor i1 %tmp_6515, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5815 'xor' 'xor_ln42_751' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5816 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2315)   --->   "%select_ln42_600 = select i1 %and_ln42_2314, i1 %tmp_6515, i1 %xor_ln42_751" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5816 'select' 'select_ln42_600' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5817 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_754)   --->   "%select_ln42_601 = select i1 %and_ln42_2314, i1 %xor_ln42_751, i1 %tmp_6515" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5817 'select' 'select_ln42_601' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5818 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_754)   --->   "%xor_ln42_752 = xor i1 %tmp_6518, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5818 'xor' 'xor_ln42_752' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5819 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_754)   --->   "%or_ln42_2170 = or i1 %tmp_6519, i1 %xor_ln42_752" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5819 'or' 'or_ln42_2170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5820 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2315)   --->   "%xor_ln42_753 = xor i1 %select_ln42_600, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5820 'xor' 'xor_ln42_753' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5821 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2315)   --->   "%or_ln42_2171 = or i1 %tmp_6519, i1 %xor_ln42_753" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5821 'or' 'or_ln42_2171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5822 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2315 = and i1 %or_ln42_2171, i1 %xor_ln42_751" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5822 'and' 'and_ln42_2315' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5823 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_754)   --->   "%and_ln42_2316 = and i1 %tmp_6519, i1 %select_ln42_601" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5823 'and' 'and_ln42_2316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5824 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_754 = xor i1 %and_ln42_2316, i1 %or_ln42_2170" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5824 'xor' 'xor_ln42_754' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5825 [1/1] (0.00ns) (grouped into LUT with out node mult_1587)   --->   "%and_ln42_2317 = and i1 %xor_ln42_754, i1 %tmp_6515" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5825 'and' 'and_ln42_2317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5826 [1/1] (0.00ns) (grouped into LUT with out node mult_1587)   --->   "%select_ln42_602 = select i1 %and_ln42_2315, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5826 'select' 'select_ln42_602' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5827 [1/1] (0.00ns) (grouped into LUT with out node mult_1587)   --->   "%or_ln42_2172 = or i1 %and_ln42_2315, i1 %and_ln42_2317" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5827 'or' 'or_ln42_2172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5828 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1587 = select i1 %or_ln42_2172, i16 %select_ln42_602, i16 %add_ln42_150" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5828 'select' 'mult_1587' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5829 [1/1] (1.94ns)   --->   "%mul_ln73_1582 = mul i32 %conv_i_i_13, i32 4294941136" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5829 'mul' 'mul_ln73_1582' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5830 [1/1] (0.00ns)   --->   "%tmp_6520 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1582, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5830 'bitselect' 'tmp_6520' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5831 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_151)   --->   "%trunc_ln42_1714 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1582, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5831 'partselect' 'trunc_ln42_1714' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5832 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_151)   --->   "%tmp_6521 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1582, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5832 'bitselect' 'tmp_6521' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5833 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_151)   --->   "%tmp_6522 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1582, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5833 'bitselect' 'tmp_6522' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5834 [1/1] (0.00ns)   --->   "%trunc_ln42_2645 = trunc i32 %mul_ln73_1582" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5834 'trunc' 'trunc_ln42_2645' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5835 [1/1] (0.76ns)   --->   "%icmp_ln42_1714 = icmp_ne  i14 %trunc_ln42_2645, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5835 'icmp' 'icmp_ln42_1714' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5836 [1/1] (0.00ns)   --->   "%tmp_6523 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1582, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5836 'bitselect' 'tmp_6523' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5837 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_151)   --->   "%or_ln42_2173 = or i1 %tmp_6521, i1 %icmp_ln42_1714" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5837 'or' 'or_ln42_2173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5838 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_151)   --->   "%and_ln42_2318 = and i1 %or_ln42_2173, i1 %tmp_6522" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5838 'and' 'and_ln42_2318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5839 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_151)   --->   "%zext_ln42_1705 = zext i1 %and_ln42_2318" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5839 'zext' 'zext_ln42_1705' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5840 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_151 = add i16 %trunc_ln42_1714, i16 %zext_ln42_1705" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5840 'add' 'add_ln42_151' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5841 [1/1] (0.00ns)   --->   "%tmp_6524 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_151, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5841 'bitselect' 'tmp_6524' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5842 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2319)   --->   "%xor_ln42_755 = xor i1 %tmp_6524, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5842 'xor' 'xor_ln42_755' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5843 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2319 = and i1 %tmp_6523, i1 %xor_ln42_755" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5843 'and' 'and_ln42_2319' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5844 [1/1] (0.12ns)   --->   "%xor_ln42_756 = xor i1 %tmp_6520, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5844 'xor' 'xor_ln42_756' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5845 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2320)   --->   "%select_ln42_604 = select i1 %and_ln42_2319, i1 %tmp_6520, i1 %xor_ln42_756" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5845 'select' 'select_ln42_604' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5846 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_759)   --->   "%select_ln42_605 = select i1 %and_ln42_2319, i1 %xor_ln42_756, i1 %tmp_6520" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5846 'select' 'select_ln42_605' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5847 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_759)   --->   "%xor_ln42_757 = xor i1 %tmp_6523, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5847 'xor' 'xor_ln42_757' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5848 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_759)   --->   "%or_ln42_2174 = or i1 %tmp_6524, i1 %xor_ln42_757" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5848 'or' 'or_ln42_2174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5849 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2320)   --->   "%xor_ln42_758 = xor i1 %select_ln42_604, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5849 'xor' 'xor_ln42_758' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5850 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2320)   --->   "%or_ln42_2175 = or i1 %tmp_6524, i1 %xor_ln42_758" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5850 'or' 'or_ln42_2175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5851 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2320 = and i1 %or_ln42_2175, i1 %xor_ln42_756" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5851 'and' 'and_ln42_2320' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5852 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_759)   --->   "%and_ln42_2321 = and i1 %tmp_6524, i1 %select_ln42_605" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5852 'and' 'and_ln42_2321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5853 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_759 = xor i1 %and_ln42_2321, i1 %or_ln42_2174" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5853 'xor' 'xor_ln42_759' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5854 [1/1] (0.00ns) (grouped into LUT with out node mult_1588)   --->   "%and_ln42_2322 = and i1 %xor_ln42_759, i1 %tmp_6520" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5854 'and' 'and_ln42_2322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5855 [1/1] (0.00ns) (grouped into LUT with out node mult_1588)   --->   "%select_ln42_606 = select i1 %and_ln42_2320, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5855 'select' 'select_ln42_606' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5856 [1/1] (0.00ns) (grouped into LUT with out node mult_1588)   --->   "%or_ln42_2176 = or i1 %and_ln42_2320, i1 %and_ln42_2322" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5856 'or' 'or_ln42_2176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5857 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1588 = select i1 %or_ln42_2176, i16 %select_ln42_606, i16 %add_ln42_151" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5857 'select' 'mult_1588' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5858 [1/1] (1.94ns)   --->   "%mul_ln73_1583 = mul i32 %conv_i_i_13, i32 29009" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5858 'mul' 'mul_ln73_1583' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5859 [1/1] (0.00ns)   --->   "%tmp_6525 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1583, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5859 'bitselect' 'tmp_6525' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5860 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_152)   --->   "%trunc_ln42_1715 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1583, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5860 'partselect' 'trunc_ln42_1715' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5861 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_152)   --->   "%tmp_6526 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1583, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5861 'bitselect' 'tmp_6526' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5862 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_152)   --->   "%tmp_6527 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1583, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5862 'bitselect' 'tmp_6527' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5863 [1/1] (0.00ns)   --->   "%trunc_ln42_2646 = trunc i32 %mul_ln73_1583" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5863 'trunc' 'trunc_ln42_2646' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5864 [1/1] (0.76ns)   --->   "%icmp_ln42_1715 = icmp_ne  i14 %trunc_ln42_2646, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5864 'icmp' 'icmp_ln42_1715' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5865 [1/1] (0.00ns)   --->   "%tmp_6528 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1583, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5865 'bitselect' 'tmp_6528' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5866 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_152)   --->   "%or_ln42_2177 = or i1 %tmp_6526, i1 %icmp_ln42_1715" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5866 'or' 'or_ln42_2177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5867 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_152)   --->   "%and_ln42_2323 = and i1 %or_ln42_2177, i1 %tmp_6527" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5867 'and' 'and_ln42_2323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5868 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_152)   --->   "%zext_ln42_1706 = zext i1 %and_ln42_2323" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5868 'zext' 'zext_ln42_1706' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5869 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_152 = add i16 %trunc_ln42_1715, i16 %zext_ln42_1706" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5869 'add' 'add_ln42_152' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5870 [1/1] (0.00ns)   --->   "%tmp_6529 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_152, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5870 'bitselect' 'tmp_6529' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5871 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2324)   --->   "%xor_ln42_760 = xor i1 %tmp_6529, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5871 'xor' 'xor_ln42_760' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5872 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2324 = and i1 %tmp_6528, i1 %xor_ln42_760" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5872 'and' 'and_ln42_2324' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5873 [1/1] (0.12ns)   --->   "%xor_ln42_761 = xor i1 %tmp_6525, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5873 'xor' 'xor_ln42_761' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5874 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2325)   --->   "%select_ln42_608 = select i1 %and_ln42_2324, i1 %tmp_6525, i1 %xor_ln42_761" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5874 'select' 'select_ln42_608' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5875 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_764)   --->   "%select_ln42_609 = select i1 %and_ln42_2324, i1 %xor_ln42_761, i1 %tmp_6525" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5875 'select' 'select_ln42_609' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5876 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_764)   --->   "%xor_ln42_762 = xor i1 %tmp_6528, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5876 'xor' 'xor_ln42_762' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5877 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_764)   --->   "%or_ln42_2178 = or i1 %tmp_6529, i1 %xor_ln42_762" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5877 'or' 'or_ln42_2178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5878 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2325)   --->   "%xor_ln42_763 = xor i1 %select_ln42_608, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5878 'xor' 'xor_ln42_763' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5879 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2325)   --->   "%or_ln42_2179 = or i1 %tmp_6529, i1 %xor_ln42_763" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5879 'or' 'or_ln42_2179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5880 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2325 = and i1 %or_ln42_2179, i1 %xor_ln42_761" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5880 'and' 'and_ln42_2325' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5881 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_764)   --->   "%and_ln42_2326 = and i1 %tmp_6529, i1 %select_ln42_609" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5881 'and' 'and_ln42_2326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5882 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_764 = xor i1 %and_ln42_2326, i1 %or_ln42_2178" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5882 'xor' 'xor_ln42_764' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5883 [1/1] (0.00ns) (grouped into LUT with out node mult_1589)   --->   "%and_ln42_2327 = and i1 %xor_ln42_764, i1 %tmp_6525" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5883 'and' 'and_ln42_2327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5884 [1/1] (0.00ns) (grouped into LUT with out node mult_1589)   --->   "%select_ln42_610 = select i1 %and_ln42_2325, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5884 'select' 'select_ln42_610' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5885 [1/1] (0.00ns) (grouped into LUT with out node mult_1589)   --->   "%or_ln42_2180 = or i1 %and_ln42_2325, i1 %and_ln42_2327" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5885 'or' 'or_ln42_2180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5886 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1589 = select i1 %or_ln42_2180, i16 %select_ln42_610, i16 %add_ln42_152" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5886 'select' 'mult_1589' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5887 [1/1] (1.94ns)   --->   "%mul_ln73_1584 = mul i31 %sext_ln70_23, i31 8400" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5887 'mul' 'mul_ln73_1584' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5888 [1/1] (0.00ns)   --->   "%tmp_6530 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1584, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5888 'bitselect' 'tmp_6530' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5889 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_153)   --->   "%trunc_ln42_1716 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1584, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5889 'partselect' 'trunc_ln42_1716' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5890 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_153)   --->   "%tmp_6531 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1584, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5890 'bitselect' 'tmp_6531' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5891 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_153)   --->   "%tmp_6532 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1584, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5891 'bitselect' 'tmp_6532' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5892 [1/1] (0.00ns)   --->   "%trunc_ln42_2647 = trunc i31 %mul_ln73_1584" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5892 'trunc' 'trunc_ln42_2647' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5893 [1/1] (0.76ns)   --->   "%icmp_ln42_1716 = icmp_ne  i14 %trunc_ln42_2647, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5893 'icmp' 'icmp_ln42_1716' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5894 [1/1] (0.00ns)   --->   "%tmp_6533 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1584, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5894 'bitselect' 'tmp_6533' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5895 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_153)   --->   "%or_ln42_2181 = or i1 %tmp_6531, i1 %icmp_ln42_1716" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5895 'or' 'or_ln42_2181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5896 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_153)   --->   "%and_ln42_2328 = and i1 %or_ln42_2181, i1 %tmp_6532" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5896 'and' 'and_ln42_2328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5897 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_153)   --->   "%zext_ln42_1707 = zext i1 %and_ln42_2328" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5897 'zext' 'zext_ln42_1707' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5898 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_153 = add i16 %trunc_ln42_1716, i16 %zext_ln42_1707" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5898 'add' 'add_ln42_153' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5899 [1/1] (0.00ns)   --->   "%tmp_6534 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_153, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5899 'bitselect' 'tmp_6534' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5900 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2329)   --->   "%xor_ln42_765 = xor i1 %tmp_6534, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5900 'xor' 'xor_ln42_765' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5901 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2329 = and i1 %tmp_6533, i1 %xor_ln42_765" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5901 'and' 'and_ln42_2329' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5902 [1/1] (0.12ns)   --->   "%xor_ln42_766 = xor i1 %tmp_6530, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5902 'xor' 'xor_ln42_766' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5903 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2330)   --->   "%select_ln42_612 = select i1 %and_ln42_2329, i1 %tmp_6530, i1 %xor_ln42_766" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5903 'select' 'select_ln42_612' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5904 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_769)   --->   "%select_ln42_613 = select i1 %and_ln42_2329, i1 %xor_ln42_766, i1 %tmp_6530" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5904 'select' 'select_ln42_613' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5905 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_769)   --->   "%xor_ln42_767 = xor i1 %tmp_6533, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5905 'xor' 'xor_ln42_767' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5906 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_769)   --->   "%or_ln42_2182 = or i1 %tmp_6534, i1 %xor_ln42_767" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5906 'or' 'or_ln42_2182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5907 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2330)   --->   "%xor_ln42_768 = xor i1 %select_ln42_612, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5907 'xor' 'xor_ln42_768' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5908 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2330)   --->   "%or_ln42_2183 = or i1 %tmp_6534, i1 %xor_ln42_768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5908 'or' 'or_ln42_2183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5909 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2330 = and i1 %or_ln42_2183, i1 %xor_ln42_766" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5909 'and' 'and_ln42_2330' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5910 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_769)   --->   "%and_ln42_2331 = and i1 %tmp_6534, i1 %select_ln42_613" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5910 'and' 'and_ln42_2331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5911 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_769 = xor i1 %and_ln42_2331, i1 %or_ln42_2182" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5911 'xor' 'xor_ln42_769' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5912 [1/1] (0.00ns) (grouped into LUT with out node mult_1590)   --->   "%and_ln42_2332 = and i1 %xor_ln42_769, i1 %tmp_6530" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5912 'and' 'and_ln42_2332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5913 [1/1] (0.00ns) (grouped into LUT with out node mult_1590)   --->   "%select_ln42_614 = select i1 %and_ln42_2330, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5913 'select' 'select_ln42_614' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5914 [1/1] (0.00ns) (grouped into LUT with out node mult_1590)   --->   "%or_ln42_2184 = or i1 %and_ln42_2330, i1 %and_ln42_2332" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5914 'or' 'or_ln42_2184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5915 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1590 = select i1 %or_ln42_2184, i16 %select_ln42_614, i16 %add_ln42_153" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5915 'select' 'mult_1590' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5916 [1/1] (1.94ns)   --->   "%mul_ln73_1585 = mul i31 %sext_ln70_23, i31 10925" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5916 'mul' 'mul_ln73_1585' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5917 [1/1] (0.00ns)   --->   "%tmp_6535 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1585, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5917 'bitselect' 'tmp_6535' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5918 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_154)   --->   "%trunc_ln42_1717 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1585, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5918 'partselect' 'trunc_ln42_1717' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5919 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_154)   --->   "%tmp_6536 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1585, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5919 'bitselect' 'tmp_6536' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5920 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_154)   --->   "%tmp_6537 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1585, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5920 'bitselect' 'tmp_6537' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5921 [1/1] (0.00ns)   --->   "%trunc_ln42_2648 = trunc i31 %mul_ln73_1585" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5921 'trunc' 'trunc_ln42_2648' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5922 [1/1] (0.76ns)   --->   "%icmp_ln42_1717 = icmp_ne  i14 %trunc_ln42_2648, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5922 'icmp' 'icmp_ln42_1717' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5923 [1/1] (0.00ns)   --->   "%tmp_6538 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1585, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5923 'bitselect' 'tmp_6538' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5924 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_154)   --->   "%or_ln42_2185 = or i1 %tmp_6536, i1 %icmp_ln42_1717" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5924 'or' 'or_ln42_2185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5925 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_154)   --->   "%and_ln42_2333 = and i1 %or_ln42_2185, i1 %tmp_6537" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5925 'and' 'and_ln42_2333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5926 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_154)   --->   "%zext_ln42_1708 = zext i1 %and_ln42_2333" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5926 'zext' 'zext_ln42_1708' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5927 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_154 = add i16 %trunc_ln42_1717, i16 %zext_ln42_1708" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5927 'add' 'add_ln42_154' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5928 [1/1] (0.00ns)   --->   "%tmp_6539 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_154, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5928 'bitselect' 'tmp_6539' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5929 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2334)   --->   "%xor_ln42_770 = xor i1 %tmp_6539, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5929 'xor' 'xor_ln42_770' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5930 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2334 = and i1 %tmp_6538, i1 %xor_ln42_770" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5930 'and' 'and_ln42_2334' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5931 [1/1] (0.12ns)   --->   "%xor_ln42_771 = xor i1 %tmp_6535, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5931 'xor' 'xor_ln42_771' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5932 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2335)   --->   "%select_ln42_616 = select i1 %and_ln42_2334, i1 %tmp_6535, i1 %xor_ln42_771" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5932 'select' 'select_ln42_616' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5933 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_774)   --->   "%select_ln42_617 = select i1 %and_ln42_2334, i1 %xor_ln42_771, i1 %tmp_6535" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5933 'select' 'select_ln42_617' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5934 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_774)   --->   "%xor_ln42_772 = xor i1 %tmp_6538, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5934 'xor' 'xor_ln42_772' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5935 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_774)   --->   "%or_ln42_2186 = or i1 %tmp_6539, i1 %xor_ln42_772" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5935 'or' 'or_ln42_2186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5936 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2335)   --->   "%xor_ln42_773 = xor i1 %select_ln42_616, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5936 'xor' 'xor_ln42_773' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5937 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2335)   --->   "%or_ln42_2187 = or i1 %tmp_6539, i1 %xor_ln42_773" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5937 'or' 'or_ln42_2187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5938 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2335 = and i1 %or_ln42_2187, i1 %xor_ln42_771" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5938 'and' 'and_ln42_2335' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5939 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_774)   --->   "%and_ln42_2336 = and i1 %tmp_6539, i1 %select_ln42_617" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5939 'and' 'and_ln42_2336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5940 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_774 = xor i1 %and_ln42_2336, i1 %or_ln42_2186" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5940 'xor' 'xor_ln42_774' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5941 [1/1] (0.00ns) (grouped into LUT with out node mult_1591)   --->   "%and_ln42_2337 = and i1 %xor_ln42_774, i1 %tmp_6535" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5941 'and' 'and_ln42_2337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5942 [1/1] (0.00ns) (grouped into LUT with out node mult_1591)   --->   "%select_ln42_618 = select i1 %and_ln42_2335, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5942 'select' 'select_ln42_618' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5943 [1/1] (0.00ns) (grouped into LUT with out node mult_1591)   --->   "%or_ln42_2188 = or i1 %and_ln42_2335, i1 %and_ln42_2337" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5943 'or' 'or_ln42_2188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5944 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1591 = select i1 %or_ln42_2188, i16 %select_ln42_618, i16 %add_ln42_154" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5944 'select' 'mult_1591' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5945 [1/1] (1.94ns)   --->   "%mul_ln73_1586 = mul i32 %conv_i_i_13, i32 24175" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5945 'mul' 'mul_ln73_1586' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5946 [1/1] (0.00ns)   --->   "%tmp_6540 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1586, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5946 'bitselect' 'tmp_6540' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5947 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_155)   --->   "%trunc_ln42_1718 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1586, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5947 'partselect' 'trunc_ln42_1718' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5948 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_155)   --->   "%tmp_6541 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1586, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5948 'bitselect' 'tmp_6541' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5949 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_155)   --->   "%tmp_6542 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1586, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5949 'bitselect' 'tmp_6542' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5950 [1/1] (0.00ns)   --->   "%trunc_ln42_2649 = trunc i32 %mul_ln73_1586" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5950 'trunc' 'trunc_ln42_2649' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5951 [1/1] (0.76ns)   --->   "%icmp_ln42_1718 = icmp_ne  i14 %trunc_ln42_2649, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5951 'icmp' 'icmp_ln42_1718' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5952 [1/1] (0.00ns)   --->   "%tmp_6543 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1586, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5952 'bitselect' 'tmp_6543' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5953 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_155)   --->   "%or_ln42_2189 = or i1 %tmp_6541, i1 %icmp_ln42_1718" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5953 'or' 'or_ln42_2189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5954 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_155)   --->   "%and_ln42_2338 = and i1 %or_ln42_2189, i1 %tmp_6542" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5954 'and' 'and_ln42_2338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5955 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_155)   --->   "%zext_ln42_1709 = zext i1 %and_ln42_2338" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5955 'zext' 'zext_ln42_1709' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5956 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_155 = add i16 %trunc_ln42_1718, i16 %zext_ln42_1709" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5956 'add' 'add_ln42_155' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5957 [1/1] (0.00ns)   --->   "%tmp_6544 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_155, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5957 'bitselect' 'tmp_6544' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5958 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2339)   --->   "%xor_ln42_775 = xor i1 %tmp_6544, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5958 'xor' 'xor_ln42_775' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5959 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2339 = and i1 %tmp_6543, i1 %xor_ln42_775" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5959 'and' 'and_ln42_2339' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5960 [1/1] (0.12ns)   --->   "%xor_ln42_776 = xor i1 %tmp_6540, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5960 'xor' 'xor_ln42_776' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5961 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2340)   --->   "%select_ln42_620 = select i1 %and_ln42_2339, i1 %tmp_6540, i1 %xor_ln42_776" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5961 'select' 'select_ln42_620' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5962 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_779)   --->   "%select_ln42_621 = select i1 %and_ln42_2339, i1 %xor_ln42_776, i1 %tmp_6540" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5962 'select' 'select_ln42_621' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5963 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_779)   --->   "%xor_ln42_777 = xor i1 %tmp_6543, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5963 'xor' 'xor_ln42_777' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5964 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_779)   --->   "%or_ln42_2190 = or i1 %tmp_6544, i1 %xor_ln42_777" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5964 'or' 'or_ln42_2190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5965 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2340)   --->   "%xor_ln42_778 = xor i1 %select_ln42_620, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5965 'xor' 'xor_ln42_778' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5966 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2340)   --->   "%or_ln42_2191 = or i1 %tmp_6544, i1 %xor_ln42_778" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5966 'or' 'or_ln42_2191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5967 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2340 = and i1 %or_ln42_2191, i1 %xor_ln42_776" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5967 'and' 'and_ln42_2340' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5968 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_779)   --->   "%and_ln42_2341 = and i1 %tmp_6544, i1 %select_ln42_621" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5968 'and' 'and_ln42_2341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5969 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_779 = xor i1 %and_ln42_2341, i1 %or_ln42_2190" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5969 'xor' 'xor_ln42_779' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5970 [1/1] (0.00ns) (grouped into LUT with out node mult_1592)   --->   "%and_ln42_2342 = and i1 %xor_ln42_779, i1 %tmp_6540" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5970 'and' 'and_ln42_2342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5971 [1/1] (0.00ns) (grouped into LUT with out node mult_1592)   --->   "%select_ln42_622 = select i1 %and_ln42_2340, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5971 'select' 'select_ln42_622' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5972 [1/1] (0.00ns) (grouped into LUT with out node mult_1592)   --->   "%or_ln42_2192 = or i1 %and_ln42_2340, i1 %and_ln42_2342" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5972 'or' 'or_ln42_2192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5973 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1592 = select i1 %or_ln42_2192, i16 %select_ln42_622, i16 %add_ln42_155" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5973 'select' 'mult_1592' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5974 [1/1] (1.94ns)   --->   "%mul_ln73_1587 = mul i31 %sext_ln70_23, i31 2147472112" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5974 'mul' 'mul_ln73_1587' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5975 [1/1] (0.00ns)   --->   "%tmp_6545 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1587, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5975 'bitselect' 'tmp_6545' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5976 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_156)   --->   "%trunc_ln42_1719 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1587, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5976 'partselect' 'trunc_ln42_1719' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5977 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_156)   --->   "%tmp_6546 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1587, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5977 'bitselect' 'tmp_6546' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5978 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_156)   --->   "%tmp_6547 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1587, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5978 'bitselect' 'tmp_6547' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5979 [1/1] (0.00ns)   --->   "%trunc_ln42_2650 = trunc i31 %mul_ln73_1587" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5979 'trunc' 'trunc_ln42_2650' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5980 [1/1] (0.76ns)   --->   "%icmp_ln42_1719 = icmp_ne  i14 %trunc_ln42_2650, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5980 'icmp' 'icmp_ln42_1719' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5981 [1/1] (0.00ns)   --->   "%tmp_6548 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1587, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5981 'bitselect' 'tmp_6548' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5982 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_156)   --->   "%or_ln42_2193 = or i1 %tmp_6546, i1 %icmp_ln42_1719" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5982 'or' 'or_ln42_2193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5983 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_156)   --->   "%and_ln42_2343 = and i1 %or_ln42_2193, i1 %tmp_6547" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5983 'and' 'and_ln42_2343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5984 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_156)   --->   "%zext_ln42_1710 = zext i1 %and_ln42_2343" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5984 'zext' 'zext_ln42_1710' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5985 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_156 = add i16 %trunc_ln42_1719, i16 %zext_ln42_1710" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5985 'add' 'add_ln42_156' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5986 [1/1] (0.00ns)   --->   "%tmp_6549 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_156, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5986 'bitselect' 'tmp_6549' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5987 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2344)   --->   "%xor_ln42_780 = xor i1 %tmp_6549, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5987 'xor' 'xor_ln42_780' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5988 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2344 = and i1 %tmp_6548, i1 %xor_ln42_780" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5988 'and' 'and_ln42_2344' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5989 [1/1] (0.12ns)   --->   "%xor_ln42_781 = xor i1 %tmp_6545, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5989 'xor' 'xor_ln42_781' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5990 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2345)   --->   "%select_ln42_624 = select i1 %and_ln42_2344, i1 %tmp_6545, i1 %xor_ln42_781" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5990 'select' 'select_ln42_624' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5991 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_784)   --->   "%select_ln42_625 = select i1 %and_ln42_2344, i1 %xor_ln42_781, i1 %tmp_6545" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5991 'select' 'select_ln42_625' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 5992 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_784)   --->   "%xor_ln42_782 = xor i1 %tmp_6548, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5992 'xor' 'xor_ln42_782' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5993 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_784)   --->   "%or_ln42_2194 = or i1 %tmp_6549, i1 %xor_ln42_782" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5993 'or' 'or_ln42_2194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5994 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2345)   --->   "%xor_ln42_783 = xor i1 %select_ln42_624, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5994 'xor' 'xor_ln42_783' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5995 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2345)   --->   "%or_ln42_2195 = or i1 %tmp_6549, i1 %xor_ln42_783" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5995 'or' 'or_ln42_2195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5996 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2345 = and i1 %or_ln42_2195, i1 %xor_ln42_781" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5996 'and' 'and_ln42_2345' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5997 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_784)   --->   "%and_ln42_2346 = and i1 %tmp_6549, i1 %select_ln42_625" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5997 'and' 'and_ln42_2346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5998 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_784 = xor i1 %and_ln42_2346, i1 %or_ln42_2194" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5998 'xor' 'xor_ln42_784' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5999 [1/1] (0.00ns) (grouped into LUT with out node mult_1593)   --->   "%and_ln42_2347 = and i1 %xor_ln42_784, i1 %tmp_6545" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5999 'and' 'and_ln42_2347' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6000 [1/1] (0.00ns) (grouped into LUT with out node mult_1593)   --->   "%select_ln42_626 = select i1 %and_ln42_2345, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6000 'select' 'select_ln42_626' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6001 [1/1] (0.00ns) (grouped into LUT with out node mult_1593)   --->   "%or_ln42_2196 = or i1 %and_ln42_2345, i1 %and_ln42_2347" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6001 'or' 'or_ln42_2196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6002 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1593 = select i1 %or_ln42_2196, i16 %select_ln42_626, i16 %add_ln42_156" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6002 'select' 'mult_1593' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6003 [1/1] (0.00ns)   --->   "%shl_ln73_43 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_964, i15 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6003 'bitconcatenate' 'shl_ln73_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6004 [1/1] (0.00ns)   --->   "%sext_ln73_14 = sext i31 %shl_ln73_43" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6004 'sext' 'sext_ln73_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6005 [1/1] (0.87ns)   --->   "%sub_ln73_61 = sub i32 %sext_ln73_14, i32 %conv_i_i_13" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6005 'sub' 'sub_ln73_61' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6006 [1/1] (0.00ns)   --->   "%tmp_6550 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_61, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6006 'bitselect' 'tmp_6550' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6007 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_157)   --->   "%trunc_ln42_1720 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %sub_ln73_61, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6007 'partselect' 'trunc_ln42_1720' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6008 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_157)   --->   "%tmp_6551 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_61, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6008 'bitselect' 'tmp_6551' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6009 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_157)   --->   "%tmp_6552 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_61, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6009 'bitselect' 'tmp_6552' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6010 [1/1] (0.00ns)   --->   "%trunc_ln42_2651 = trunc i32 %sub_ln73_61" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6010 'trunc' 'trunc_ln42_2651' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6011 [1/1] (0.76ns)   --->   "%icmp_ln42_1720 = icmp_ne  i14 %trunc_ln42_2651, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6011 'icmp' 'icmp_ln42_1720' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6012 [1/1] (0.00ns)   --->   "%tmp_6553 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln73_61, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6012 'bitselect' 'tmp_6553' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6013 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_157)   --->   "%or_ln42_2197 = or i1 %tmp_6551, i1 %icmp_ln42_1720" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6013 'or' 'or_ln42_2197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6014 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_157)   --->   "%and_ln42_2348 = and i1 %or_ln42_2197, i1 %tmp_6552" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6014 'and' 'and_ln42_2348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6015 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_157)   --->   "%zext_ln42_1711 = zext i1 %and_ln42_2348" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6015 'zext' 'zext_ln42_1711' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6016 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_157 = add i16 %trunc_ln42_1720, i16 %zext_ln42_1711" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6016 'add' 'add_ln42_157' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6017 [1/1] (0.00ns)   --->   "%tmp_6554 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_157, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6017 'bitselect' 'tmp_6554' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6018 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2349)   --->   "%xor_ln42_785 = xor i1 %tmp_6554, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6018 'xor' 'xor_ln42_785' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6019 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2349 = and i1 %tmp_6553, i1 %xor_ln42_785" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6019 'and' 'and_ln42_2349' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6020 [1/1] (0.12ns)   --->   "%xor_ln42_786 = xor i1 %tmp_6550, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6020 'xor' 'xor_ln42_786' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6021 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2350)   --->   "%select_ln42_628 = select i1 %and_ln42_2349, i1 %tmp_6550, i1 %xor_ln42_786" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6021 'select' 'select_ln42_628' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6022 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_789)   --->   "%select_ln42_629 = select i1 %and_ln42_2349, i1 %xor_ln42_786, i1 %tmp_6550" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6022 'select' 'select_ln42_629' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6023 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_789)   --->   "%xor_ln42_787 = xor i1 %tmp_6553, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6023 'xor' 'xor_ln42_787' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6024 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_789)   --->   "%or_ln42_2198 = or i1 %tmp_6554, i1 %xor_ln42_787" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6024 'or' 'or_ln42_2198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6025 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2350)   --->   "%xor_ln42_788 = xor i1 %select_ln42_628, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6025 'xor' 'xor_ln42_788' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6026 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2350)   --->   "%or_ln42_2199 = or i1 %tmp_6554, i1 %xor_ln42_788" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6026 'or' 'or_ln42_2199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6027 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2350 = and i1 %or_ln42_2199, i1 %xor_ln42_786" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6027 'and' 'and_ln42_2350' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6028 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_789)   --->   "%and_ln42_2351 = and i1 %tmp_6554, i1 %select_ln42_629" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6028 'and' 'and_ln42_2351' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6029 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_789 = xor i1 %and_ln42_2351, i1 %or_ln42_2198" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6029 'xor' 'xor_ln42_789' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6030 [1/1] (0.00ns) (grouped into LUT with out node mult_1594)   --->   "%and_ln42_2352 = and i1 %xor_ln42_789, i1 %tmp_6550" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6030 'and' 'and_ln42_2352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6031 [1/1] (0.00ns) (grouped into LUT with out node mult_1594)   --->   "%select_ln42_630 = select i1 %and_ln42_2350, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6031 'select' 'select_ln42_630' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6032 [1/1] (0.00ns) (grouped into LUT with out node mult_1594)   --->   "%or_ln42_2200 = or i1 %and_ln42_2350, i1 %and_ln42_2352" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6032 'or' 'or_ln42_2200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6033 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1594 = select i1 %or_ln42_2200, i16 %select_ln42_630, i16 %add_ln42_157" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6033 'select' 'mult_1594' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6034 [1/1] (1.94ns)   --->   "%mul_ln73_1588 = mul i32 %conv_i_i_13, i32 24550" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6034 'mul' 'mul_ln73_1588' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6035 [1/1] (0.00ns)   --->   "%tmp_6555 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1588, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6035 'bitselect' 'tmp_6555' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6036 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_158)   --->   "%trunc_ln42_1721 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1588, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6036 'partselect' 'trunc_ln42_1721' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6037 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_158)   --->   "%tmp_6556 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1588, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6037 'bitselect' 'tmp_6556' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6038 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_158)   --->   "%tmp_6557 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1588, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6038 'bitselect' 'tmp_6557' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6039 [1/1] (0.00ns)   --->   "%trunc_ln42_2652 = trunc i32 %mul_ln73_1588" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6039 'trunc' 'trunc_ln42_2652' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6040 [1/1] (0.76ns)   --->   "%icmp_ln42_1721 = icmp_ne  i14 %trunc_ln42_2652, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6040 'icmp' 'icmp_ln42_1721' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6041 [1/1] (0.00ns)   --->   "%tmp_6558 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1588, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6041 'bitselect' 'tmp_6558' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6042 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_158)   --->   "%or_ln42_2201 = or i1 %tmp_6556, i1 %icmp_ln42_1721" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6042 'or' 'or_ln42_2201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6043 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_158)   --->   "%and_ln42_2353 = and i1 %or_ln42_2201, i1 %tmp_6557" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6043 'and' 'and_ln42_2353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6044 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_158)   --->   "%zext_ln42_1712 = zext i1 %and_ln42_2353" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6044 'zext' 'zext_ln42_1712' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6045 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_158 = add i16 %trunc_ln42_1721, i16 %zext_ln42_1712" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6045 'add' 'add_ln42_158' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6046 [1/1] (0.00ns)   --->   "%tmp_6559 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_158, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6046 'bitselect' 'tmp_6559' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6047 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2354)   --->   "%xor_ln42_790 = xor i1 %tmp_6559, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6047 'xor' 'xor_ln42_790' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6048 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2354 = and i1 %tmp_6558, i1 %xor_ln42_790" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6048 'and' 'and_ln42_2354' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6049 [1/1] (0.12ns)   --->   "%xor_ln42_791 = xor i1 %tmp_6555, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6049 'xor' 'xor_ln42_791' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6050 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2355)   --->   "%select_ln42_632 = select i1 %and_ln42_2354, i1 %tmp_6555, i1 %xor_ln42_791" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6050 'select' 'select_ln42_632' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6051 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_794)   --->   "%select_ln42_633 = select i1 %and_ln42_2354, i1 %xor_ln42_791, i1 %tmp_6555" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6051 'select' 'select_ln42_633' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6052 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_794)   --->   "%xor_ln42_792 = xor i1 %tmp_6558, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6052 'xor' 'xor_ln42_792' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6053 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_794)   --->   "%or_ln42_2202 = or i1 %tmp_6559, i1 %xor_ln42_792" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6053 'or' 'or_ln42_2202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6054 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2355)   --->   "%xor_ln42_793 = xor i1 %select_ln42_632, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6054 'xor' 'xor_ln42_793' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6055 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2355)   --->   "%or_ln42_2203 = or i1 %tmp_6559, i1 %xor_ln42_793" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6055 'or' 'or_ln42_2203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6056 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2355 = and i1 %or_ln42_2203, i1 %xor_ln42_791" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6056 'and' 'and_ln42_2355' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6057 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_794)   --->   "%and_ln42_2356 = and i1 %tmp_6559, i1 %select_ln42_633" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6057 'and' 'and_ln42_2356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6058 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_794 = xor i1 %and_ln42_2356, i1 %or_ln42_2202" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6058 'xor' 'xor_ln42_794' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6059 [1/1] (0.00ns) (grouped into LUT with out node mult_1595)   --->   "%and_ln42_2357 = and i1 %xor_ln42_794, i1 %tmp_6555" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6059 'and' 'and_ln42_2357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6060 [1/1] (0.00ns) (grouped into LUT with out node mult_1595)   --->   "%select_ln42_634 = select i1 %and_ln42_2355, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6060 'select' 'select_ln42_634' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6061 [1/1] (0.00ns) (grouped into LUT with out node mult_1595)   --->   "%or_ln42_2204 = or i1 %and_ln42_2355, i1 %and_ln42_2357" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6061 'or' 'or_ln42_2204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6062 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1595 = select i1 %or_ln42_2204, i16 %select_ln42_634, i16 %add_ln42_158" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6062 'select' 'mult_1595' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6063 [1/1] (1.94ns)   --->   "%mul_ln73_1589 = mul i32 %conv_i_i_13, i32 4294941405" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6063 'mul' 'mul_ln73_1589' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6064 [1/1] (0.00ns)   --->   "%tmp_6560 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1589, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6064 'bitselect' 'tmp_6560' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6065 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_159)   --->   "%trunc_ln42_1722 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1589, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6065 'partselect' 'trunc_ln42_1722' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6066 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_159)   --->   "%tmp_6561 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1589, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6066 'bitselect' 'tmp_6561' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6067 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_159)   --->   "%tmp_6562 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1589, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6067 'bitselect' 'tmp_6562' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6068 [1/1] (0.00ns)   --->   "%trunc_ln42_2653 = trunc i32 %mul_ln73_1589" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6068 'trunc' 'trunc_ln42_2653' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6069 [1/1] (0.76ns)   --->   "%icmp_ln42_1722 = icmp_ne  i14 %trunc_ln42_2653, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6069 'icmp' 'icmp_ln42_1722' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6070 [1/1] (0.00ns)   --->   "%tmp_6563 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1589, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6070 'bitselect' 'tmp_6563' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6071 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_159)   --->   "%or_ln42_2205 = or i1 %tmp_6561, i1 %icmp_ln42_1722" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6071 'or' 'or_ln42_2205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6072 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_159)   --->   "%and_ln42_2358 = and i1 %or_ln42_2205, i1 %tmp_6562" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6072 'and' 'and_ln42_2358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6073 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_159)   --->   "%zext_ln42_1713 = zext i1 %and_ln42_2358" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6073 'zext' 'zext_ln42_1713' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6074 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_159 = add i16 %trunc_ln42_1722, i16 %zext_ln42_1713" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6074 'add' 'add_ln42_159' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6075 [1/1] (0.00ns)   --->   "%tmp_6564 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_159, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6075 'bitselect' 'tmp_6564' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6076 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2359)   --->   "%xor_ln42_795 = xor i1 %tmp_6564, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6076 'xor' 'xor_ln42_795' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6077 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2359 = and i1 %tmp_6563, i1 %xor_ln42_795" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6077 'and' 'and_ln42_2359' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6078 [1/1] (0.12ns)   --->   "%xor_ln42_796 = xor i1 %tmp_6560, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6078 'xor' 'xor_ln42_796' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6079 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2360)   --->   "%select_ln42_636 = select i1 %and_ln42_2359, i1 %tmp_6560, i1 %xor_ln42_796" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6079 'select' 'select_ln42_636' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6080 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_799)   --->   "%select_ln42_637 = select i1 %and_ln42_2359, i1 %xor_ln42_796, i1 %tmp_6560" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6080 'select' 'select_ln42_637' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6081 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_799)   --->   "%xor_ln42_797 = xor i1 %tmp_6563, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6081 'xor' 'xor_ln42_797' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6082 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_799)   --->   "%or_ln42_2206 = or i1 %tmp_6564, i1 %xor_ln42_797" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6082 'or' 'or_ln42_2206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6083 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2360)   --->   "%xor_ln42_798 = xor i1 %select_ln42_636, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6083 'xor' 'xor_ln42_798' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6084 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2360)   --->   "%or_ln42_2207 = or i1 %tmp_6564, i1 %xor_ln42_798" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6084 'or' 'or_ln42_2207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6085 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2360 = and i1 %or_ln42_2207, i1 %xor_ln42_796" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6085 'and' 'and_ln42_2360' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6086 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_799)   --->   "%and_ln42_2361 = and i1 %tmp_6564, i1 %select_ln42_637" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6086 'and' 'and_ln42_2361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6087 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_799 = xor i1 %and_ln42_2361, i1 %or_ln42_2206" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6087 'xor' 'xor_ln42_799' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6088 [1/1] (0.00ns) (grouped into LUT with out node mult_1596)   --->   "%and_ln42_2362 = and i1 %xor_ln42_799, i1 %tmp_6560" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6088 'and' 'and_ln42_2362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6089 [1/1] (0.00ns) (grouped into LUT with out node mult_1596)   --->   "%select_ln42_638 = select i1 %and_ln42_2360, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6089 'select' 'select_ln42_638' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6090 [1/1] (0.00ns) (grouped into LUT with out node mult_1596)   --->   "%or_ln42_2208 = or i1 %and_ln42_2360, i1 %and_ln42_2362" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6090 'or' 'or_ln42_2208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6091 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1596 = select i1 %or_ln42_2208, i16 %select_ln42_638, i16 %add_ln42_159" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6091 'select' 'mult_1596' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6092 [1/1] (1.94ns)   --->   "%mul_ln73_1590 = mul i31 %sext_ln70_23, i31 15571" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6092 'mul' 'mul_ln73_1590' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6093 [1/1] (0.00ns)   --->   "%tmp_6565 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1590, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6093 'bitselect' 'tmp_6565' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6094 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_160)   --->   "%trunc_ln42_1723 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1590, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6094 'partselect' 'trunc_ln42_1723' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6095 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_160)   --->   "%tmp_6566 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1590, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6095 'bitselect' 'tmp_6566' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6096 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_160)   --->   "%tmp_6567 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1590, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6096 'bitselect' 'tmp_6567' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6097 [1/1] (0.00ns)   --->   "%trunc_ln42_2654 = trunc i31 %mul_ln73_1590" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6097 'trunc' 'trunc_ln42_2654' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6098 [1/1] (0.76ns)   --->   "%icmp_ln42_1723 = icmp_ne  i14 %trunc_ln42_2654, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6098 'icmp' 'icmp_ln42_1723' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6099 [1/1] (0.00ns)   --->   "%tmp_6568 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1590, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6099 'bitselect' 'tmp_6568' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6100 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_160)   --->   "%or_ln42_2209 = or i1 %tmp_6566, i1 %icmp_ln42_1723" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6100 'or' 'or_ln42_2209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6101 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_160)   --->   "%and_ln42_2363 = and i1 %or_ln42_2209, i1 %tmp_6567" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6101 'and' 'and_ln42_2363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6102 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_160)   --->   "%zext_ln42_1714 = zext i1 %and_ln42_2363" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6102 'zext' 'zext_ln42_1714' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6103 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_160 = add i16 %trunc_ln42_1723, i16 %zext_ln42_1714" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6103 'add' 'add_ln42_160' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6104 [1/1] (0.00ns)   --->   "%tmp_6569 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_160, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6104 'bitselect' 'tmp_6569' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6105 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2364)   --->   "%xor_ln42_800 = xor i1 %tmp_6569, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6105 'xor' 'xor_ln42_800' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6106 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2364 = and i1 %tmp_6568, i1 %xor_ln42_800" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6106 'and' 'and_ln42_2364' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6107 [1/1] (0.12ns)   --->   "%xor_ln42_801 = xor i1 %tmp_6565, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6107 'xor' 'xor_ln42_801' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6108 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2365)   --->   "%select_ln42_640 = select i1 %and_ln42_2364, i1 %tmp_6565, i1 %xor_ln42_801" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6108 'select' 'select_ln42_640' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6109 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_804)   --->   "%select_ln42_641 = select i1 %and_ln42_2364, i1 %xor_ln42_801, i1 %tmp_6565" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6109 'select' 'select_ln42_641' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6110 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_804)   --->   "%xor_ln42_802 = xor i1 %tmp_6568, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6110 'xor' 'xor_ln42_802' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6111 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_804)   --->   "%or_ln42_2210 = or i1 %tmp_6569, i1 %xor_ln42_802" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6111 'or' 'or_ln42_2210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6112 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2365)   --->   "%xor_ln42_803 = xor i1 %select_ln42_640, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6112 'xor' 'xor_ln42_803' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6113 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2365)   --->   "%or_ln42_2211 = or i1 %tmp_6569, i1 %xor_ln42_803" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6113 'or' 'or_ln42_2211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6114 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2365 = and i1 %or_ln42_2211, i1 %xor_ln42_801" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6114 'and' 'and_ln42_2365' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6115 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_804)   --->   "%and_ln42_2366 = and i1 %tmp_6569, i1 %select_ln42_641" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6115 'and' 'and_ln42_2366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6116 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_804 = xor i1 %and_ln42_2366, i1 %or_ln42_2210" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6116 'xor' 'xor_ln42_804' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6117 [1/1] (0.00ns) (grouped into LUT with out node mult_1597)   --->   "%and_ln42_2367 = and i1 %xor_ln42_804, i1 %tmp_6565" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6117 'and' 'and_ln42_2367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6118 [1/1] (0.00ns) (grouped into LUT with out node mult_1597)   --->   "%select_ln42_642 = select i1 %and_ln42_2365, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6118 'select' 'select_ln42_642' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6119 [1/1] (0.00ns) (grouped into LUT with out node mult_1597)   --->   "%or_ln42_2212 = or i1 %and_ln42_2365, i1 %and_ln42_2367" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6119 'or' 'or_ln42_2212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6120 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1597 = select i1 %or_ln42_2212, i16 %select_ln42_642, i16 %add_ln42_160" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6120 'select' 'mult_1597' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6121 [1/1] (1.94ns)   --->   "%mul_ln73_1591 = mul i32 %conv_i_i_13, i32 18005" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6121 'mul' 'mul_ln73_1591' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6122 [1/1] (0.00ns)   --->   "%tmp_6570 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1591, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6122 'bitselect' 'tmp_6570' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6123 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_161)   --->   "%trunc_ln42_1724 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1591, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6123 'partselect' 'trunc_ln42_1724' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6124 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_161)   --->   "%tmp_6571 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1591, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6124 'bitselect' 'tmp_6571' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6125 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_161)   --->   "%tmp_6572 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1591, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6125 'bitselect' 'tmp_6572' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6126 [1/1] (0.00ns)   --->   "%trunc_ln42_2655 = trunc i32 %mul_ln73_1591" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6126 'trunc' 'trunc_ln42_2655' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6127 [1/1] (0.76ns)   --->   "%icmp_ln42_1724 = icmp_ne  i14 %trunc_ln42_2655, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6127 'icmp' 'icmp_ln42_1724' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6128 [1/1] (0.00ns)   --->   "%tmp_6573 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1591, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6128 'bitselect' 'tmp_6573' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6129 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_161)   --->   "%or_ln42_2213 = or i1 %tmp_6571, i1 %icmp_ln42_1724" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6129 'or' 'or_ln42_2213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6130 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_161)   --->   "%and_ln42_2368 = and i1 %or_ln42_2213, i1 %tmp_6572" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6130 'and' 'and_ln42_2368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6131 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_161)   --->   "%zext_ln42_1715 = zext i1 %and_ln42_2368" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6131 'zext' 'zext_ln42_1715' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6132 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_161 = add i16 %trunc_ln42_1724, i16 %zext_ln42_1715" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6132 'add' 'add_ln42_161' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6133 [1/1] (0.00ns)   --->   "%tmp_6574 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_161, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6133 'bitselect' 'tmp_6574' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6134 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2369)   --->   "%xor_ln42_805 = xor i1 %tmp_6574, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6134 'xor' 'xor_ln42_805' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6135 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2369 = and i1 %tmp_6573, i1 %xor_ln42_805" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6135 'and' 'and_ln42_2369' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6136 [1/1] (0.12ns)   --->   "%xor_ln42_806 = xor i1 %tmp_6570, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6136 'xor' 'xor_ln42_806' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6137 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2370)   --->   "%select_ln42_644 = select i1 %and_ln42_2369, i1 %tmp_6570, i1 %xor_ln42_806" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6137 'select' 'select_ln42_644' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6138 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_809)   --->   "%select_ln42_645 = select i1 %and_ln42_2369, i1 %xor_ln42_806, i1 %tmp_6570" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6138 'select' 'select_ln42_645' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6139 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_809)   --->   "%xor_ln42_807 = xor i1 %tmp_6573, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6139 'xor' 'xor_ln42_807' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6140 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_809)   --->   "%or_ln42_2214 = or i1 %tmp_6574, i1 %xor_ln42_807" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6140 'or' 'or_ln42_2214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6141 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2370)   --->   "%xor_ln42_808 = xor i1 %select_ln42_644, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6141 'xor' 'xor_ln42_808' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6142 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2370)   --->   "%or_ln42_2215 = or i1 %tmp_6574, i1 %xor_ln42_808" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6142 'or' 'or_ln42_2215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6143 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2370 = and i1 %or_ln42_2215, i1 %xor_ln42_806" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6143 'and' 'and_ln42_2370' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6144 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_809)   --->   "%and_ln42_2371 = and i1 %tmp_6574, i1 %select_ln42_645" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6144 'and' 'and_ln42_2371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6145 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_809 = xor i1 %and_ln42_2371, i1 %or_ln42_2214" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6145 'xor' 'xor_ln42_809' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6146 [1/1] (0.00ns) (grouped into LUT with out node mult_1598)   --->   "%and_ln42_2372 = and i1 %xor_ln42_809, i1 %tmp_6570" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6146 'and' 'and_ln42_2372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6147 [1/1] (0.00ns) (grouped into LUT with out node mult_1598)   --->   "%select_ln42_646 = select i1 %and_ln42_2370, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6147 'select' 'select_ln42_646' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6148 [1/1] (0.00ns) (grouped into LUT with out node mult_1598)   --->   "%or_ln42_2216 = or i1 %and_ln42_2370, i1 %and_ln42_2372" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6148 'or' 'or_ln42_2216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6149 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1598 = select i1 %or_ln42_2216, i16 %select_ln42_646, i16 %add_ln42_161" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6149 'select' 'mult_1598' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6150 [1/1] (1.94ns)   --->   "%mul_ln73_1592 = mul i32 %conv_i_i_13, i32 24903" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6150 'mul' 'mul_ln73_1592' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6151 [1/1] (0.00ns)   --->   "%tmp_6575 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1592, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6151 'bitselect' 'tmp_6575' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6152 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_162)   --->   "%trunc_ln42_1725 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1592, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6152 'partselect' 'trunc_ln42_1725' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6153 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_162)   --->   "%tmp_6576 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1592, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6153 'bitselect' 'tmp_6576' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6154 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_162)   --->   "%tmp_6577 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1592, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6154 'bitselect' 'tmp_6577' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6155 [1/1] (0.00ns)   --->   "%trunc_ln42_2656 = trunc i32 %mul_ln73_1592" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6155 'trunc' 'trunc_ln42_2656' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6156 [1/1] (0.76ns)   --->   "%icmp_ln42_1725 = icmp_ne  i14 %trunc_ln42_2656, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6156 'icmp' 'icmp_ln42_1725' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6157 [1/1] (0.00ns)   --->   "%tmp_6578 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1592, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6157 'bitselect' 'tmp_6578' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6158 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_162)   --->   "%or_ln42_2217 = or i1 %tmp_6576, i1 %icmp_ln42_1725" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6158 'or' 'or_ln42_2217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6159 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_162)   --->   "%and_ln42_2373 = and i1 %or_ln42_2217, i1 %tmp_6577" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6159 'and' 'and_ln42_2373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6160 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_162)   --->   "%zext_ln42_1716 = zext i1 %and_ln42_2373" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6160 'zext' 'zext_ln42_1716' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6161 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_162 = add i16 %trunc_ln42_1725, i16 %zext_ln42_1716" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6161 'add' 'add_ln42_162' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6162 [1/1] (0.00ns)   --->   "%tmp_6579 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_162, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6162 'bitselect' 'tmp_6579' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6163 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2374)   --->   "%xor_ln42_810 = xor i1 %tmp_6579, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6163 'xor' 'xor_ln42_810' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6164 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2374 = and i1 %tmp_6578, i1 %xor_ln42_810" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6164 'and' 'and_ln42_2374' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6165 [1/1] (0.12ns)   --->   "%xor_ln42_811 = xor i1 %tmp_6575, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6165 'xor' 'xor_ln42_811' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6166 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2375)   --->   "%select_ln42_648 = select i1 %and_ln42_2374, i1 %tmp_6575, i1 %xor_ln42_811" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6166 'select' 'select_ln42_648' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6167 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_814)   --->   "%select_ln42_649 = select i1 %and_ln42_2374, i1 %xor_ln42_811, i1 %tmp_6575" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6167 'select' 'select_ln42_649' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6168 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_814)   --->   "%xor_ln42_812 = xor i1 %tmp_6578, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6168 'xor' 'xor_ln42_812' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6169 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_814)   --->   "%or_ln42_2218 = or i1 %tmp_6579, i1 %xor_ln42_812" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6169 'or' 'or_ln42_2218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6170 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2375)   --->   "%xor_ln42_813 = xor i1 %select_ln42_648, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6170 'xor' 'xor_ln42_813' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6171 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2375)   --->   "%or_ln42_2219 = or i1 %tmp_6579, i1 %xor_ln42_813" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6171 'or' 'or_ln42_2219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6172 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2375 = and i1 %or_ln42_2219, i1 %xor_ln42_811" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6172 'and' 'and_ln42_2375' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6173 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_814)   --->   "%and_ln42_2376 = and i1 %tmp_6579, i1 %select_ln42_649" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6173 'and' 'and_ln42_2376' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6174 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_814 = xor i1 %and_ln42_2376, i1 %or_ln42_2218" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6174 'xor' 'xor_ln42_814' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6175 [1/1] (0.00ns) (grouped into LUT with out node mult_1599)   --->   "%and_ln42_2377 = and i1 %xor_ln42_814, i1 %tmp_6575" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6175 'and' 'and_ln42_2377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6176 [1/1] (0.00ns) (grouped into LUT with out node mult_1599)   --->   "%select_ln42_650 = select i1 %and_ln42_2375, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6176 'select' 'select_ln42_650' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6177 [1/1] (0.00ns) (grouped into LUT with out node mult_1599)   --->   "%or_ln42_2220 = or i1 %and_ln42_2375, i1 %and_ln42_2377" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6177 'or' 'or_ln42_2220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6178 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1599 = select i1 %or_ln42_2220, i16 %select_ln42_650, i16 %add_ln42_162" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6178 'select' 'mult_1599' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6179 [1/1] (0.00ns)   --->   "%sext_ln70_24 = sext i16 %a_14" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6179 'sext' 'sext_ln70_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6180 [1/1] (1.94ns)   --->   "%mul_ln73_1601 = mul i29 %sext_ln70_24, i29 3090" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6180 'mul' 'mul_ln73_1601' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6181 [1/1] (0.00ns)   --->   "%tmp_6620 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1601, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6181 'bitselect' 'tmp_6620' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6182 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_171)   --->   "%trunc_ln42_2666 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln73_1601, i32 15, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6182 'partselect' 'trunc_ln42_2666' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6183 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_171)   --->   "%sext_ln42_786 = sext i14 %trunc_ln42_2666" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6183 'sext' 'sext_ln42_786' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6184 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_171)   --->   "%tmp_6621 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1601, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6184 'bitselect' 'tmp_6621' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6185 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_171)   --->   "%tmp_6622 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1601, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6185 'bitselect' 'tmp_6622' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6186 [1/1] (0.00ns)   --->   "%trunc_ln42_2667 = trunc i29 %mul_ln73_1601" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6186 'trunc' 'trunc_ln42_2667' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6187 [1/1] (0.76ns)   --->   "%icmp_ln42_1734 = icmp_ne  i14 %trunc_ln42_2667, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6187 'icmp' 'icmp_ln42_1734' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6188 [1/1] (0.00ns)   --->   "%tmp_6623 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln73_1601, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6188 'bitselect' 'tmp_6623' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6189 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_171)   --->   "%or_ln42_2253 = or i1 %tmp_6621, i1 %icmp_ln42_1734" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6189 'or' 'or_ln42_2253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6190 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_171)   --->   "%and_ln42_2418 = and i1 %or_ln42_2253, i1 %tmp_6622" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6190 'and' 'and_ln42_2418' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6191 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_171)   --->   "%zext_ln42_1725 = zext i1 %and_ln42_2418" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6191 'zext' 'zext_ln42_1725' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6192 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln42_171 = add i15 %sext_ln42_786, i15 %zext_ln42_1725" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6192 'add' 'add_ln42_171' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6193 [1/1] (0.00ns) (grouped into LUT with out node mult_1608)   --->   "%sext_ln42_787 = sext i15 %add_ln42_171" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6193 'sext' 'sext_ln42_787' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6194 [1/1] (0.00ns)   --->   "%tmp_6624 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln42_171, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6194 'bitselect' 'tmp_6624' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6195 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2419)   --->   "%xor_ln42_855 = xor i1 %tmp_6624, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6195 'xor' 'xor_ln42_855' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6196 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2419 = and i1 %tmp_6623, i1 %xor_ln42_855" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6196 'and' 'and_ln42_2419' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6197 [1/1] (0.12ns)   --->   "%xor_ln42_856 = xor i1 %tmp_6620, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6197 'xor' 'xor_ln42_856' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6198 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2420)   --->   "%select_ln42_684 = select i1 %and_ln42_2419, i1 %tmp_6620, i1 %xor_ln42_856" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6198 'select' 'select_ln42_684' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6199 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_859)   --->   "%select_ln42_685 = select i1 %and_ln42_2419, i1 %xor_ln42_856, i1 %tmp_6620" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6199 'select' 'select_ln42_685' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6200 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_859)   --->   "%xor_ln42_857 = xor i1 %tmp_6623, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6200 'xor' 'xor_ln42_857' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6201 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_859)   --->   "%or_ln42_2254 = or i1 %tmp_6624, i1 %xor_ln42_857" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6201 'or' 'or_ln42_2254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6202 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2420)   --->   "%xor_ln42_858 = xor i1 %select_ln42_684, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6202 'xor' 'xor_ln42_858' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6203 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2420)   --->   "%or_ln42_2255 = or i1 %tmp_6624, i1 %xor_ln42_858" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6203 'or' 'or_ln42_2255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6204 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2420 = and i1 %or_ln42_2255, i1 %xor_ln42_856" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6204 'and' 'and_ln42_2420' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6205 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_859)   --->   "%and_ln42_2421 = and i1 %tmp_6624, i1 %select_ln42_685" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6205 'and' 'and_ln42_2421' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6206 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_859 = xor i1 %and_ln42_2421, i1 %or_ln42_2254" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6206 'xor' 'xor_ln42_859' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6207 [1/1] (0.00ns) (grouped into LUT with out node mult_1608)   --->   "%and_ln42_2422 = and i1 %xor_ln42_859, i1 %tmp_6620" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6207 'and' 'and_ln42_2422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6208 [1/1] (0.00ns) (grouped into LUT with out node mult_1608)   --->   "%select_ln42_686 = select i1 %and_ln42_2420, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6208 'select' 'select_ln42_686' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6209 [1/1] (0.00ns) (grouped into LUT with out node mult_1608)   --->   "%or_ln42_2256 = or i1 %and_ln42_2420, i1 %and_ln42_2422" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6209 'or' 'or_ln42_2256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6210 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1608 = select i1 %or_ln42_2256, i16 %select_ln42_686, i16 %sext_ln42_787" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6210 'select' 'mult_1608' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6211 [1/1] (0.00ns)   --->   "%sext_ln58_2138 = sext i16 %select_ln58_3962" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6211 'sext' 'sext_ln58_2138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6212 [1/1] (0.00ns)   --->   "%sext_ln58_2139 = sext i16 %mult_1497" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6212 'sext' 'sext_ln58_2139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6213 [1/1] (0.78ns)   --->   "%add_ln58_1643 = add i17 %sext_ln58_2139, i17 %sext_ln58_2138" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6213 'add' 'add_ln58_1643' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6214 [1/1] (0.00ns)   --->   "%tmp_6713 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1643, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6214 'bitselect' 'tmp_6713' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6215 [1/1] (0.78ns)   --->   "%add_ln58_2350 = add i16 %mult_1497, i16 %select_ln58_3962" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6215 'add' 'add_ln58_2350' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6216 [1/1] (0.00ns)   --->   "%tmp_6714 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2350, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6216 'bitselect' 'tmp_6714' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6217 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4007)   --->   "%xor_ln58_5341 = xor i1 %tmp_6713, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6217 'xor' 'xor_ln58_5341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6218 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4007)   --->   "%and_ln58_2669 = and i1 %tmp_6714, i1 %xor_ln58_5341" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6218 'and' 'and_ln58_2669' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6219 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4006)   --->   "%xor_ln58_5342 = xor i1 %tmp_6714, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6219 'xor' 'xor_ln58_5342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6220 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4006)   --->   "%and_ln58_2670 = and i1 %tmp_6713, i1 %xor_ln58_5342" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6220 'and' 'and_ln58_2670' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6221 [1/1] (0.12ns)   --->   "%xor_ln58_5343 = xor i1 %tmp_6713, i1 %tmp_6714" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6221 'xor' 'xor_ln58_5343' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6222 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4007)   --->   "%xor_ln58_5344 = xor i1 %xor_ln58_5343, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6222 'xor' 'xor_ln58_5344' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6223 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4007)   --->   "%or_ln58_1333 = or i1 %and_ln58_2669, i1 %xor_ln58_5344" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6223 'or' 'or_ln58_1333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6224 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4007)   --->   "%select_ln58_4005 = select i1 %xor_ln58_5343, i16 32767, i16 %add_ln58_2350" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6224 'select' 'select_ln58_4005' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6225 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4006 = select i1 %and_ln58_2670, i16 32768, i16 %add_ln58_2350" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6225 'select' 'select_ln58_4006' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6226 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4007 = select i1 %or_ln58_1333, i16 %select_ln58_4005, i16 %select_ln58_4006" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6226 'select' 'select_ln58_4007' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6227 [1/1] (0.00ns)   --->   "%sext_ln58_2150 = sext i16 %select_ln58_3986" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6227 'sext' 'sext_ln58_2150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6228 [1/1] (0.00ns)   --->   "%sext_ln58_2151 = sext i16 %mult_1502" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6228 'sext' 'sext_ln58_2151' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6229 [1/1] (0.78ns)   --->   "%add_ln58_1650 = add i17 %sext_ln58_2151, i17 %sext_ln58_2150" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6229 'add' 'add_ln58_1650' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6230 [1/1] (0.00ns)   --->   "%tmp_6727 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1650, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6230 'bitselect' 'tmp_6727' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6231 [1/1] (0.78ns)   --->   "%add_ln58_2357 = add i16 %mult_1502, i16 %select_ln58_3986" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6231 'add' 'add_ln58_2357' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6232 [1/1] (0.00ns)   --->   "%tmp_6728 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2357, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6232 'bitselect' 'tmp_6728' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6233 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4028)   --->   "%xor_ln58_5369 = xor i1 %tmp_6727, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6233 'xor' 'xor_ln58_5369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6234 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4028)   --->   "%and_ln58_2683 = and i1 %tmp_6728, i1 %xor_ln58_5369" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6234 'and' 'and_ln58_2683' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6235 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4027)   --->   "%xor_ln58_5370 = xor i1 %tmp_6728, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6235 'xor' 'xor_ln58_5370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6236 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4027)   --->   "%and_ln58_2684 = and i1 %tmp_6727, i1 %xor_ln58_5370" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6236 'and' 'and_ln58_2684' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6237 [1/1] (0.12ns)   --->   "%xor_ln58_5371 = xor i1 %tmp_6727, i1 %tmp_6728" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6237 'xor' 'xor_ln58_5371' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6238 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4028)   --->   "%xor_ln58_5372 = xor i1 %xor_ln58_5371, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6238 'xor' 'xor_ln58_5372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6239 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4028)   --->   "%or_ln58_1340 = or i1 %and_ln58_2683, i1 %xor_ln58_5372" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6239 'or' 'or_ln58_1340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6240 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4028)   --->   "%select_ln58_4026 = select i1 %xor_ln58_5371, i16 32767, i16 %add_ln58_2357" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6240 'select' 'select_ln58_4026' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6241 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4027 = select i1 %and_ln58_2684, i16 32768, i16 %add_ln58_2357" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6241 'select' 'select_ln58_4027' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6242 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4028 = select i1 %or_ln58_1340, i16 %select_ln58_4026, i16 %select_ln58_4027" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6242 'select' 'select_ln58_4028' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6243 [1/1] (0.00ns)   --->   "%sext_ln58_2171 = sext i16 %select_ln58_3980" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6243 'sext' 'sext_ln58_2171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6244 [1/1] (0.00ns)   --->   "%sext_ln58_2172 = sext i16 %mult_1513" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6244 'sext' 'sext_ln58_2172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6245 [1/1] (0.78ns)   --->   "%add_ln58_1661 = add i17 %sext_ln58_2172, i17 %sext_ln58_2171" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6245 'add' 'add_ln58_1661' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6246 [1/1] (0.00ns)   --->   "%tmp_6749 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1661, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6246 'bitselect' 'tmp_6749' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6247 [1/1] (0.78ns)   --->   "%add_ln58_2368 = add i16 %mult_1513, i16 %select_ln58_3980" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6247 'add' 'add_ln58_2368' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6248 [1/1] (0.00ns)   --->   "%tmp_6750 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2368, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6248 'bitselect' 'tmp_6750' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6249 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4061)   --->   "%xor_ln58_5413 = xor i1 %tmp_6749, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6249 'xor' 'xor_ln58_5413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6250 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4061)   --->   "%and_ln58_2705 = and i1 %tmp_6750, i1 %xor_ln58_5413" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6250 'and' 'and_ln58_2705' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6251 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4060)   --->   "%xor_ln58_5414 = xor i1 %tmp_6750, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6251 'xor' 'xor_ln58_5414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6252 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4060)   --->   "%and_ln58_2706 = and i1 %tmp_6749, i1 %xor_ln58_5414" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6252 'and' 'and_ln58_2706' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6253 [1/1] (0.12ns)   --->   "%xor_ln58_5415 = xor i1 %tmp_6749, i1 %tmp_6750" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6253 'xor' 'xor_ln58_5415' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6254 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4061)   --->   "%xor_ln58_5416 = xor i1 %xor_ln58_5415, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6254 'xor' 'xor_ln58_5416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6255 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4061)   --->   "%or_ln58_1351 = or i1 %and_ln58_2705, i1 %xor_ln58_5416" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6255 'or' 'or_ln58_1351' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6256 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4061)   --->   "%select_ln58_4059 = select i1 %xor_ln58_5415, i16 32767, i16 %add_ln58_2368" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6256 'select' 'select_ln58_4059' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6257 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4060 = select i1 %and_ln58_2706, i16 32768, i16 %add_ln58_2368" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6257 'select' 'select_ln58_4060' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6258 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4061 = select i1 %or_ln58_1351, i16 %select_ln58_4059, i16 %select_ln58_4060" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6258 'select' 'select_ln58_4061' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6259 [1/1] (0.00ns)   --->   "%sext_ln58_2183 = sext i16 %select_ln58_4049" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6259 'sext' 'sext_ln58_2183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6260 [1/1] (0.00ns)   --->   "%sext_ln58_2184 = sext i16 %mult_1519" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6260 'sext' 'sext_ln58_2184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6261 [1/1] (0.78ns)   --->   "%add_ln58_1667 = add i17 %sext_ln58_2184, i17 %sext_ln58_2183" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6261 'add' 'add_ln58_1667' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6262 [1/1] (0.00ns)   --->   "%tmp_6761 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1667, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6262 'bitselect' 'tmp_6761' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6263 [1/1] (0.78ns)   --->   "%add_ln58_2374 = add i16 %mult_1519, i16 %select_ln58_4049" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6263 'add' 'add_ln58_2374' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6264 [1/1] (0.00ns)   --->   "%tmp_6762 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2374, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6264 'bitselect' 'tmp_6762' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6265 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4079)   --->   "%xor_ln58_5437 = xor i1 %tmp_6761, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6265 'xor' 'xor_ln58_5437' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6266 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4079)   --->   "%and_ln58_2717 = and i1 %tmp_6762, i1 %xor_ln58_5437" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6266 'and' 'and_ln58_2717' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6267 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4078)   --->   "%xor_ln58_5438 = xor i1 %tmp_6762, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6267 'xor' 'xor_ln58_5438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6268 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4078)   --->   "%and_ln58_2718 = and i1 %tmp_6761, i1 %xor_ln58_5438" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6268 'and' 'and_ln58_2718' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6269 [1/1] (0.12ns)   --->   "%xor_ln58_5439 = xor i1 %tmp_6761, i1 %tmp_6762" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6269 'xor' 'xor_ln58_5439' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6270 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4079)   --->   "%xor_ln58_5440 = xor i1 %xor_ln58_5439, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6270 'xor' 'xor_ln58_5440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6271 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4079)   --->   "%or_ln58_1357 = or i1 %and_ln58_2717, i1 %xor_ln58_5440" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6271 'or' 'or_ln58_1357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6272 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4079)   --->   "%select_ln58_4077 = select i1 %xor_ln58_5439, i16 32767, i16 %add_ln58_2374" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6272 'select' 'select_ln58_4077' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6273 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4078 = select i1 %and_ln58_2718, i16 32768, i16 %add_ln58_2374" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6273 'select' 'select_ln58_4078' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6274 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4079 = select i1 %or_ln58_1357, i16 %select_ln58_4077, i16 %select_ln58_4078" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6274 'select' 'select_ln58_4079' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6275 [1/1] (0.00ns)   --->   "%sext_ln58_2215 = sext i16 %select_ln58_4079" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6275 'sext' 'sext_ln58_2215' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6276 [1/1] (0.00ns)   --->   "%sext_ln58_2216 = sext i16 %mult_1535" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6276 'sext' 'sext_ln58_2216' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6277 [1/1] (0.78ns)   --->   "%add_ln58_1683 = add i17 %sext_ln58_2216, i17 %sext_ln58_2215" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6277 'add' 'add_ln58_1683' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6278 [1/1] (0.00ns)   --->   "%tmp_6793 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1683, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6278 'bitselect' 'tmp_6793' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6279 [1/1] (0.78ns)   --->   "%add_ln58_2390 = add i16 %mult_1535, i16 %select_ln58_4079" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6279 'add' 'add_ln58_2390' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6280 [1/1] (0.00ns)   --->   "%tmp_6794 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2390, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6280 'bitselect' 'tmp_6794' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6281 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4127)   --->   "%xor_ln58_5501 = xor i1 %tmp_6793, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6281 'xor' 'xor_ln58_5501' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6282 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4127)   --->   "%and_ln58_2749 = and i1 %tmp_6794, i1 %xor_ln58_5501" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6282 'and' 'and_ln58_2749' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6283 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4126)   --->   "%xor_ln58_5502 = xor i1 %tmp_6794, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6283 'xor' 'xor_ln58_5502' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6284 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4126)   --->   "%and_ln58_2750 = and i1 %tmp_6793, i1 %xor_ln58_5502" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6284 'and' 'and_ln58_2750' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6285 [1/1] (0.12ns)   --->   "%xor_ln58_5503 = xor i1 %tmp_6793, i1 %tmp_6794" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6285 'xor' 'xor_ln58_5503' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6286 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4127)   --->   "%xor_ln58_5504 = xor i1 %xor_ln58_5503, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6286 'xor' 'xor_ln58_5504' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6287 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4127)   --->   "%or_ln58_1373 = or i1 %and_ln58_2749, i1 %xor_ln58_5504" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6287 'or' 'or_ln58_1373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6288 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4127)   --->   "%select_ln58_4125 = select i1 %xor_ln58_5503, i16 32767, i16 %add_ln58_2390" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6288 'select' 'select_ln58_4125' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6289 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4126 = select i1 %and_ln58_2750, i16 32768, i16 %add_ln58_2390" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6289 'select' 'select_ln58_4126' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6290 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4127 = select i1 %or_ln58_1373, i16 %select_ln58_4125, i16 %select_ln58_4126" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6290 'select' 'select_ln58_4127' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6291 [1/1] (0.00ns)   --->   "%sext_ln58_2219 = sext i16 %select_ln58_4085" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6291 'sext' 'sext_ln58_2219' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6292 [1/1] (0.00ns)   --->   "%sext_ln58_2220 = sext i16 %mult_1537" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6292 'sext' 'sext_ln58_2220' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6293 [1/1] (0.78ns)   --->   "%add_ln58_1685 = add i17 %sext_ln58_2220, i17 %sext_ln58_2219" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6293 'add' 'add_ln58_1685' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6294 [1/1] (0.00ns)   --->   "%tmp_6797 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1685, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6294 'bitselect' 'tmp_6797' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6295 [1/1] (0.78ns)   --->   "%add_ln58_2392 = add i16 %mult_1537, i16 %select_ln58_4085" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6295 'add' 'add_ln58_2392' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6296 [1/1] (0.00ns)   --->   "%tmp_6798 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2392, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6296 'bitselect' 'tmp_6798' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6297 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4133)   --->   "%xor_ln58_5509 = xor i1 %tmp_6797, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6297 'xor' 'xor_ln58_5509' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6298 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4133)   --->   "%and_ln58_2753 = and i1 %tmp_6798, i1 %xor_ln58_5509" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6298 'and' 'and_ln58_2753' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6299 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4132)   --->   "%xor_ln58_5510 = xor i1 %tmp_6798, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6299 'xor' 'xor_ln58_5510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6300 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4132)   --->   "%and_ln58_2754 = and i1 %tmp_6797, i1 %xor_ln58_5510" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6300 'and' 'and_ln58_2754' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6301 [1/1] (0.12ns)   --->   "%xor_ln58_5511 = xor i1 %tmp_6797, i1 %tmp_6798" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6301 'xor' 'xor_ln58_5511' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6302 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4133)   --->   "%xor_ln58_5512 = xor i1 %xor_ln58_5511, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6302 'xor' 'xor_ln58_5512' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6303 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4133)   --->   "%or_ln58_1375 = or i1 %and_ln58_2753, i1 %xor_ln58_5512" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6303 'or' 'or_ln58_1375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6304 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4133)   --->   "%select_ln58_4131 = select i1 %xor_ln58_5511, i16 32767, i16 %add_ln58_2392" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6304 'select' 'select_ln58_4131' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6305 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4132 = select i1 %and_ln58_2754, i16 32768, i16 %add_ln58_2392" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6305 'select' 'select_ln58_4132' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6306 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4133 = select i1 %or_ln58_1375, i16 %select_ln58_4131, i16 %select_ln58_4132" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6306 'select' 'select_ln58_4133' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6307 [1/1] (0.00ns)   --->   "%sext_ln58_2221 = sext i16 %select_ln58_4097" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6307 'sext' 'sext_ln58_2221' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6308 [1/1] (0.00ns)   --->   "%sext_ln58_2222 = sext i16 %mult_1538" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6308 'sext' 'sext_ln58_2222' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6309 [1/1] (0.78ns)   --->   "%add_ln58_1686 = add i17 %sext_ln58_2222, i17 %sext_ln58_2221" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6309 'add' 'add_ln58_1686' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6310 [1/1] (0.00ns)   --->   "%tmp_6799 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1686, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6310 'bitselect' 'tmp_6799' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6311 [1/1] (0.78ns)   --->   "%add_ln58_2393 = add i16 %mult_1538, i16 %select_ln58_4097" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6311 'add' 'add_ln58_2393' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6312 [1/1] (0.00ns)   --->   "%tmp_6800 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2393, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6312 'bitselect' 'tmp_6800' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6313 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4136)   --->   "%xor_ln58_5513 = xor i1 %tmp_6799, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6313 'xor' 'xor_ln58_5513' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6314 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4136)   --->   "%and_ln58_2755 = and i1 %tmp_6800, i1 %xor_ln58_5513" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6314 'and' 'and_ln58_2755' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6315 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4135)   --->   "%xor_ln58_5514 = xor i1 %tmp_6800, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6315 'xor' 'xor_ln58_5514' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6316 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4135)   --->   "%and_ln58_2756 = and i1 %tmp_6799, i1 %xor_ln58_5514" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6316 'and' 'and_ln58_2756' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6317 [1/1] (0.12ns)   --->   "%xor_ln58_5515 = xor i1 %tmp_6799, i1 %tmp_6800" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6317 'xor' 'xor_ln58_5515' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6318 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4136)   --->   "%xor_ln58_5516 = xor i1 %xor_ln58_5515, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6318 'xor' 'xor_ln58_5516' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6319 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4136)   --->   "%or_ln58_1376 = or i1 %and_ln58_2755, i1 %xor_ln58_5516" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6319 'or' 'or_ln58_1376' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6320 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4136)   --->   "%select_ln58_4134 = select i1 %xor_ln58_5515, i16 32767, i16 %add_ln58_2393" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6320 'select' 'select_ln58_4134' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6321 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4135 = select i1 %and_ln58_2756, i16 32768, i16 %add_ln58_2393" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6321 'select' 'select_ln58_4135' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6322 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4136 = select i1 %or_ln58_1376, i16 %select_ln58_4134, i16 %select_ln58_4135" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6322 'select' 'select_ln58_4136' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6323 [1/1] (0.00ns)   --->   "%sext_ln58_2223 = sext i16 %select_ln58_4061" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6323 'sext' 'sext_ln58_2223' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6324 [1/1] (0.00ns)   --->   "%sext_ln58_2224 = sext i16 %mult_1539" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6324 'sext' 'sext_ln58_2224' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6325 [1/1] (0.78ns)   --->   "%add_ln58_1687 = add i17 %sext_ln58_2224, i17 %sext_ln58_2223" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6325 'add' 'add_ln58_1687' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6326 [1/1] (0.00ns)   --->   "%tmp_6801 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1687, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6326 'bitselect' 'tmp_6801' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6327 [1/1] (0.78ns)   --->   "%add_ln58_2394 = add i16 %mult_1539, i16 %select_ln58_4061" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6327 'add' 'add_ln58_2394' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6328 [1/1] (0.00ns)   --->   "%tmp_6802 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2394, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6328 'bitselect' 'tmp_6802' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6329 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4139)   --->   "%xor_ln58_5517 = xor i1 %tmp_6801, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6329 'xor' 'xor_ln58_5517' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6330 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4139)   --->   "%and_ln58_2757 = and i1 %tmp_6802, i1 %xor_ln58_5517" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6330 'and' 'and_ln58_2757' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6331 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4138)   --->   "%xor_ln58_5518 = xor i1 %tmp_6802, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6331 'xor' 'xor_ln58_5518' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6332 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4138)   --->   "%and_ln58_2758 = and i1 %tmp_6801, i1 %xor_ln58_5518" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6332 'and' 'and_ln58_2758' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6333 [1/1] (0.12ns)   --->   "%xor_ln58_5519 = xor i1 %tmp_6801, i1 %tmp_6802" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6333 'xor' 'xor_ln58_5519' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6334 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4139)   --->   "%xor_ln58_5520 = xor i1 %xor_ln58_5519, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6334 'xor' 'xor_ln58_5520' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6335 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4139)   --->   "%or_ln58_1377 = or i1 %and_ln58_2757, i1 %xor_ln58_5520" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6335 'or' 'or_ln58_1377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6336 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4139)   --->   "%select_ln58_4137 = select i1 %xor_ln58_5519, i16 32767, i16 %add_ln58_2394" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6336 'select' 'select_ln58_4137' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6337 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4138 = select i1 %and_ln58_2758, i16 32768, i16 %add_ln58_2394" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6337 'select' 'select_ln58_4138' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6338 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4139 = select i1 %or_ln58_1377, i16 %select_ln58_4137, i16 %select_ln58_4138" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6338 'select' 'select_ln58_4139' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6339 [1/1] (0.00ns)   --->   "%sext_ln58_2225 = sext i16 %select_ln58_4100" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6339 'sext' 'sext_ln58_2225' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6340 [1/1] (0.00ns)   --->   "%sext_ln58_2226 = sext i16 %mult_1540" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6340 'sext' 'sext_ln58_2226' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6341 [1/1] (0.78ns)   --->   "%add_ln58_1688 = add i17 %sext_ln58_2226, i17 %sext_ln58_2225" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6341 'add' 'add_ln58_1688' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6342 [1/1] (0.00ns)   --->   "%tmp_6803 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1688, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6342 'bitselect' 'tmp_6803' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6343 [1/1] (0.78ns)   --->   "%add_ln58_2395 = add i16 %mult_1540, i16 %select_ln58_4100" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6343 'add' 'add_ln58_2395' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6344 [1/1] (0.00ns)   --->   "%tmp_6804 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2395, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6344 'bitselect' 'tmp_6804' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6345 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4142)   --->   "%xor_ln58_5521 = xor i1 %tmp_6803, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6345 'xor' 'xor_ln58_5521' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6346 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4142)   --->   "%and_ln58_2759 = and i1 %tmp_6804, i1 %xor_ln58_5521" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6346 'and' 'and_ln58_2759' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6347 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4141)   --->   "%xor_ln58_5522 = xor i1 %tmp_6804, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6347 'xor' 'xor_ln58_5522' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6348 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4141)   --->   "%and_ln58_2760 = and i1 %tmp_6803, i1 %xor_ln58_5522" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6348 'and' 'and_ln58_2760' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6349 [1/1] (0.12ns)   --->   "%xor_ln58_5523 = xor i1 %tmp_6803, i1 %tmp_6804" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6349 'xor' 'xor_ln58_5523' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6350 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4142)   --->   "%xor_ln58_5524 = xor i1 %xor_ln58_5523, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6350 'xor' 'xor_ln58_5524' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6351 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4142)   --->   "%or_ln58_1378 = or i1 %and_ln58_2759, i1 %xor_ln58_5524" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6351 'or' 'or_ln58_1378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6352 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4142)   --->   "%select_ln58_4140 = select i1 %xor_ln58_5523, i16 32767, i16 %add_ln58_2395" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6352 'select' 'select_ln58_4140' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6353 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4141 = select i1 %and_ln58_2760, i16 32768, i16 %add_ln58_2395" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6353 'select' 'select_ln58_4141' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6354 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4142 = select i1 %or_ln58_1378, i16 %select_ln58_4140, i16 %select_ln58_4141" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6354 'select' 'select_ln58_4142' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6355 [1/1] (0.00ns)   --->   "%sext_ln58_2227 = sext i16 %select_ln58_4103" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6355 'sext' 'sext_ln58_2227' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6356 [1/1] (0.00ns)   --->   "%sext_ln58_2228 = sext i16 %mult_1541" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6356 'sext' 'sext_ln58_2228' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6357 [1/1] (0.78ns)   --->   "%add_ln58_1689 = add i17 %sext_ln58_2228, i17 %sext_ln58_2227" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6357 'add' 'add_ln58_1689' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6358 [1/1] (0.00ns)   --->   "%tmp_6805 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1689, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6358 'bitselect' 'tmp_6805' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6359 [1/1] (0.78ns)   --->   "%add_ln58_2396 = add i16 %mult_1541, i16 %select_ln58_4103" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6359 'add' 'add_ln58_2396' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6360 [1/1] (0.00ns)   --->   "%tmp_6806 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2396, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6360 'bitselect' 'tmp_6806' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6361 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4145)   --->   "%xor_ln58_5525 = xor i1 %tmp_6805, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6361 'xor' 'xor_ln58_5525' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6362 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4145)   --->   "%and_ln58_2761 = and i1 %tmp_6806, i1 %xor_ln58_5525" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6362 'and' 'and_ln58_2761' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6363 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4144)   --->   "%xor_ln58_5526 = xor i1 %tmp_6806, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6363 'xor' 'xor_ln58_5526' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6364 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4144)   --->   "%and_ln58_2762 = and i1 %tmp_6805, i1 %xor_ln58_5526" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6364 'and' 'and_ln58_2762' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6365 [1/1] (0.12ns)   --->   "%xor_ln58_5527 = xor i1 %tmp_6805, i1 %tmp_6806" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6365 'xor' 'xor_ln58_5527' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6366 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4145)   --->   "%xor_ln58_5528 = xor i1 %xor_ln58_5527, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6366 'xor' 'xor_ln58_5528' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6367 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4145)   --->   "%or_ln58_1379 = or i1 %and_ln58_2761, i1 %xor_ln58_5528" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6367 'or' 'or_ln58_1379' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6368 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4145)   --->   "%select_ln58_4143 = select i1 %xor_ln58_5527, i16 32767, i16 %add_ln58_2396" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6368 'select' 'select_ln58_4143' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6369 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4144 = select i1 %and_ln58_2762, i16 32768, i16 %add_ln58_2396" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6369 'select' 'select_ln58_4144' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6370 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4145 = select i1 %or_ln58_1379, i16 %select_ln58_4143, i16 %select_ln58_4144" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6370 'select' 'select_ln58_4145' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6371 [1/1] (0.00ns)   --->   "%sext_ln58_2229 = sext i16 %select_ln58_4106" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6371 'sext' 'sext_ln58_2229' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6372 [1/1] (0.00ns)   --->   "%sext_ln58_2230 = sext i16 %mult_1542" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6372 'sext' 'sext_ln58_2230' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6373 [1/1] (0.78ns)   --->   "%add_ln58_1690 = add i17 %sext_ln58_2230, i17 %sext_ln58_2229" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6373 'add' 'add_ln58_1690' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6374 [1/1] (0.00ns)   --->   "%tmp_6807 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1690, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6374 'bitselect' 'tmp_6807' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6375 [1/1] (0.78ns)   --->   "%add_ln58_2397 = add i16 %mult_1542, i16 %select_ln58_4106" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6375 'add' 'add_ln58_2397' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6376 [1/1] (0.00ns)   --->   "%tmp_6808 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2397, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6376 'bitselect' 'tmp_6808' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6377 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4148)   --->   "%xor_ln58_5529 = xor i1 %tmp_6807, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6377 'xor' 'xor_ln58_5529' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6378 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4148)   --->   "%and_ln58_2763 = and i1 %tmp_6808, i1 %xor_ln58_5529" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6378 'and' 'and_ln58_2763' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6379 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4147)   --->   "%xor_ln58_5530 = xor i1 %tmp_6808, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6379 'xor' 'xor_ln58_5530' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6380 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4147)   --->   "%and_ln58_2764 = and i1 %tmp_6807, i1 %xor_ln58_5530" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6380 'and' 'and_ln58_2764' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6381 [1/1] (0.12ns)   --->   "%xor_ln58_5531 = xor i1 %tmp_6807, i1 %tmp_6808" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6381 'xor' 'xor_ln58_5531' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6382 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4148)   --->   "%xor_ln58_5532 = xor i1 %xor_ln58_5531, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6382 'xor' 'xor_ln58_5532' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6383 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4148)   --->   "%or_ln58_1380 = or i1 %and_ln58_2763, i1 %xor_ln58_5532" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6383 'or' 'or_ln58_1380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6384 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4148)   --->   "%select_ln58_4146 = select i1 %xor_ln58_5531, i16 32767, i16 %add_ln58_2397" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6384 'select' 'select_ln58_4146' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6385 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4147 = select i1 %and_ln58_2764, i16 32768, i16 %add_ln58_2397" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6385 'select' 'select_ln58_4147' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6386 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4148 = select i1 %or_ln58_1380, i16 %select_ln58_4146, i16 %select_ln58_4147" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6386 'select' 'select_ln58_4148' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6387 [1/1] (0.00ns)   --->   "%sext_ln58_2231 = sext i16 %select_ln58_4076" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6387 'sext' 'sext_ln58_2231' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6388 [1/1] (0.00ns)   --->   "%sext_ln58_2232 = sext i16 %mult_1543" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6388 'sext' 'sext_ln58_2232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6389 [1/1] (0.78ns)   --->   "%add_ln58_1691 = add i17 %sext_ln58_2232, i17 %sext_ln58_2231" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6389 'add' 'add_ln58_1691' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6390 [1/1] (0.00ns)   --->   "%tmp_6809 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1691, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6390 'bitselect' 'tmp_6809' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6391 [1/1] (0.78ns)   --->   "%add_ln58_2398 = add i16 %mult_1543, i16 %select_ln58_4076" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6391 'add' 'add_ln58_2398' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6392 [1/1] (0.00ns)   --->   "%tmp_6810 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2398, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6392 'bitselect' 'tmp_6810' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6393 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4151)   --->   "%xor_ln58_5533 = xor i1 %tmp_6809, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6393 'xor' 'xor_ln58_5533' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6394 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4151)   --->   "%and_ln58_2765 = and i1 %tmp_6810, i1 %xor_ln58_5533" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6394 'and' 'and_ln58_2765' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6395 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4150)   --->   "%xor_ln58_5534 = xor i1 %tmp_6810, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6395 'xor' 'xor_ln58_5534' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6396 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4150)   --->   "%and_ln58_2766 = and i1 %tmp_6809, i1 %xor_ln58_5534" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6396 'and' 'and_ln58_2766' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6397 [1/1] (0.12ns)   --->   "%xor_ln58_5535 = xor i1 %tmp_6809, i1 %tmp_6810" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6397 'xor' 'xor_ln58_5535' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6398 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4151)   --->   "%xor_ln58_5536 = xor i1 %xor_ln58_5535, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6398 'xor' 'xor_ln58_5536' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6399 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4151)   --->   "%or_ln58_1381 = or i1 %and_ln58_2765, i1 %xor_ln58_5536" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6399 'or' 'or_ln58_1381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6400 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4151)   --->   "%select_ln58_4149 = select i1 %xor_ln58_5535, i16 32767, i16 %add_ln58_2398" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6400 'select' 'select_ln58_4149' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6401 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4150 = select i1 %and_ln58_2766, i16 32768, i16 %add_ln58_2398" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6401 'select' 'select_ln58_4150' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6402 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4151 = select i1 %or_ln58_1381, i16 %select_ln58_4149, i16 %select_ln58_4150" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6402 'select' 'select_ln58_4151' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6403 [1/1] (0.00ns)   --->   "%sext_ln58_2233 = sext i16 %select_ln58_4112" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6403 'sext' 'sext_ln58_2233' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6404 [1/1] (0.00ns)   --->   "%sext_ln58_2234 = sext i16 %mult_1544" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6404 'sext' 'sext_ln58_2234' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6405 [1/1] (0.78ns)   --->   "%add_ln58_1692 = add i17 %sext_ln58_2234, i17 %sext_ln58_2233" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6405 'add' 'add_ln58_1692' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6406 [1/1] (0.00ns)   --->   "%tmp_6811 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1692, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6406 'bitselect' 'tmp_6811' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6407 [1/1] (0.78ns)   --->   "%add_ln58_2399 = add i16 %mult_1544, i16 %select_ln58_4112" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6407 'add' 'add_ln58_2399' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6408 [1/1] (0.00ns)   --->   "%tmp_6812 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2399, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6408 'bitselect' 'tmp_6812' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6409 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4154)   --->   "%xor_ln58_5537 = xor i1 %tmp_6811, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6409 'xor' 'xor_ln58_5537' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6410 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4154)   --->   "%and_ln58_2767 = and i1 %tmp_6812, i1 %xor_ln58_5537" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6410 'and' 'and_ln58_2767' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6411 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4153)   --->   "%xor_ln58_5538 = xor i1 %tmp_6812, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6411 'xor' 'xor_ln58_5538' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6412 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4153)   --->   "%and_ln58_2768 = and i1 %tmp_6811, i1 %xor_ln58_5538" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6412 'and' 'and_ln58_2768' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6413 [1/1] (0.12ns)   --->   "%xor_ln58_5539 = xor i1 %tmp_6811, i1 %tmp_6812" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6413 'xor' 'xor_ln58_5539' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6414 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4154)   --->   "%xor_ln58_5540 = xor i1 %xor_ln58_5539, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6414 'xor' 'xor_ln58_5540' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6415 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4154)   --->   "%or_ln58_1382 = or i1 %and_ln58_2767, i1 %xor_ln58_5540" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6415 'or' 'or_ln58_1382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6416 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4154)   --->   "%select_ln58_4152 = select i1 %xor_ln58_5539, i16 32767, i16 %add_ln58_2399" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6416 'select' 'select_ln58_4152' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6417 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4153 = select i1 %and_ln58_2768, i16 32768, i16 %add_ln58_2399" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6417 'select' 'select_ln58_4153' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6418 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4154 = select i1 %or_ln58_1382, i16 %select_ln58_4152, i16 %select_ln58_4153" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6418 'select' 'select_ln58_4154' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6419 [1/1] (0.00ns)   --->   "%sext_ln58_2235 = sext i16 %select_ln58_4118" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6419 'sext' 'sext_ln58_2235' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6420 [1/1] (0.00ns)   --->   "%sext_ln58_2236 = sext i16 %mult_1545" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6420 'sext' 'sext_ln58_2236' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6421 [1/1] (0.78ns)   --->   "%add_ln58_1693 = add i17 %sext_ln58_2236, i17 %sext_ln58_2235" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6421 'add' 'add_ln58_1693' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6422 [1/1] (0.00ns)   --->   "%tmp_6813 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1693, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6422 'bitselect' 'tmp_6813' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6423 [1/1] (0.78ns)   --->   "%add_ln58_2400 = add i16 %mult_1545, i16 %select_ln58_4118" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6423 'add' 'add_ln58_2400' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6424 [1/1] (0.00ns)   --->   "%tmp_6814 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2400, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6424 'bitselect' 'tmp_6814' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6425 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4157)   --->   "%xor_ln58_5541 = xor i1 %tmp_6813, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6425 'xor' 'xor_ln58_5541' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6426 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4157)   --->   "%and_ln58_2769 = and i1 %tmp_6814, i1 %xor_ln58_5541" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6426 'and' 'and_ln58_2769' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6427 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4156)   --->   "%xor_ln58_5542 = xor i1 %tmp_6814, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6427 'xor' 'xor_ln58_5542' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6428 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4156)   --->   "%and_ln58_2770 = and i1 %tmp_6813, i1 %xor_ln58_5542" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6428 'and' 'and_ln58_2770' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6429 [1/1] (0.12ns)   --->   "%xor_ln58_5543 = xor i1 %tmp_6813, i1 %tmp_6814" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6429 'xor' 'xor_ln58_5543' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6430 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4157)   --->   "%xor_ln58_5544 = xor i1 %xor_ln58_5543, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6430 'xor' 'xor_ln58_5544' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6431 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4157)   --->   "%or_ln58_1383 = or i1 %and_ln58_2769, i1 %xor_ln58_5544" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6431 'or' 'or_ln58_1383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6432 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4157)   --->   "%select_ln58_4155 = select i1 %xor_ln58_5543, i16 32767, i16 %add_ln58_2400" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6432 'select' 'select_ln58_4155' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6433 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4156 = select i1 %and_ln58_2770, i16 32768, i16 %add_ln58_2400" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6433 'select' 'select_ln58_4156' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6434 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4157 = select i1 %or_ln58_1383, i16 %select_ln58_4155, i16 %select_ln58_4156" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6434 'select' 'select_ln58_4157' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6435 [1/1] (0.00ns)   --->   "%sext_ln58_2237 = sext i16 %select_ln58_4121" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6435 'sext' 'sext_ln58_2237' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6436 [1/1] (0.00ns)   --->   "%sext_ln58_2238 = sext i16 %mult_1546" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6436 'sext' 'sext_ln58_2238' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6437 [1/1] (0.78ns)   --->   "%add_ln58_1694 = add i17 %sext_ln58_2238, i17 %sext_ln58_2237" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6437 'add' 'add_ln58_1694' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6438 [1/1] (0.00ns)   --->   "%tmp_6815 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1694, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6438 'bitselect' 'tmp_6815' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6439 [1/1] (0.78ns)   --->   "%add_ln58_2401 = add i16 %mult_1546, i16 %select_ln58_4121" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6439 'add' 'add_ln58_2401' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6440 [1/1] (0.00ns)   --->   "%tmp_6816 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2401, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6440 'bitselect' 'tmp_6816' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6441 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4160)   --->   "%xor_ln58_5545 = xor i1 %tmp_6815, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6441 'xor' 'xor_ln58_5545' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6442 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4160)   --->   "%and_ln58_2771 = and i1 %tmp_6816, i1 %xor_ln58_5545" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6442 'and' 'and_ln58_2771' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6443 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4159)   --->   "%xor_ln58_5546 = xor i1 %tmp_6816, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6443 'xor' 'xor_ln58_5546' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6444 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4159)   --->   "%and_ln58_2772 = and i1 %tmp_6815, i1 %xor_ln58_5546" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6444 'and' 'and_ln58_2772' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6445 [1/1] (0.12ns)   --->   "%xor_ln58_5547 = xor i1 %tmp_6815, i1 %tmp_6816" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6445 'xor' 'xor_ln58_5547' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6446 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4160)   --->   "%xor_ln58_5548 = xor i1 %xor_ln58_5547, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6446 'xor' 'xor_ln58_5548' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6447 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4160)   --->   "%or_ln58_1384 = or i1 %and_ln58_2771, i1 %xor_ln58_5548" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6447 'or' 'or_ln58_1384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6448 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4160)   --->   "%select_ln58_4158 = select i1 %xor_ln58_5547, i16 32767, i16 %add_ln58_2401" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6448 'select' 'select_ln58_4158' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6449 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4159 = select i1 %and_ln58_2772, i16 32768, i16 %add_ln58_2401" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6449 'select' 'select_ln58_4159' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6450 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4160 = select i1 %or_ln58_1384, i16 %select_ln58_4158, i16 %select_ln58_4159" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6450 'select' 'select_ln58_4160' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6451 [1/1] (0.00ns)   --->   "%sext_ln58_2239 = sext i16 %select_ln58_4046" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6451 'sext' 'sext_ln58_2239' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6452 [1/1] (0.00ns)   --->   "%sext_ln58_2240 = sext i16 %mult_1547" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6452 'sext' 'sext_ln58_2240' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6453 [1/1] (0.78ns)   --->   "%add_ln58_1695 = add i17 %sext_ln58_2240, i17 %sext_ln58_2239" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6453 'add' 'add_ln58_1695' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6454 [1/1] (0.00ns)   --->   "%tmp_6817 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1695, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6454 'bitselect' 'tmp_6817' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6455 [1/1] (0.78ns)   --->   "%add_ln58_2402 = add i16 %mult_1547, i16 %select_ln58_4046" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6455 'add' 'add_ln58_2402' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6456 [1/1] (0.00ns)   --->   "%tmp_6818 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2402, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6456 'bitselect' 'tmp_6818' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6457 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4163)   --->   "%xor_ln58_5549 = xor i1 %tmp_6817, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6457 'xor' 'xor_ln58_5549' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6458 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4163)   --->   "%and_ln58_2773 = and i1 %tmp_6818, i1 %xor_ln58_5549" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6458 'and' 'and_ln58_2773' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6459 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4162)   --->   "%xor_ln58_5550 = xor i1 %tmp_6818, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6459 'xor' 'xor_ln58_5550' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6460 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4162)   --->   "%and_ln58_2774 = and i1 %tmp_6817, i1 %xor_ln58_5550" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6460 'and' 'and_ln58_2774' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6461 [1/1] (0.12ns)   --->   "%xor_ln58_5551 = xor i1 %tmp_6817, i1 %tmp_6818" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6461 'xor' 'xor_ln58_5551' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6462 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4163)   --->   "%xor_ln58_5552 = xor i1 %xor_ln58_5551, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6462 'xor' 'xor_ln58_5552' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6463 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4163)   --->   "%or_ln58_1385 = or i1 %and_ln58_2773, i1 %xor_ln58_5552" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6463 'or' 'or_ln58_1385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6464 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4163)   --->   "%select_ln58_4161 = select i1 %xor_ln58_5551, i16 32767, i16 %add_ln58_2402" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6464 'select' 'select_ln58_4161' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6465 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4162 = select i1 %and_ln58_2774, i16 32768, i16 %add_ln58_2402" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6465 'select' 'select_ln58_4162' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6466 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4163 = select i1 %or_ln58_1385, i16 %select_ln58_4161, i16 %select_ln58_4162" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6466 'select' 'select_ln58_4163' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6467 [1/1] (0.00ns)   --->   "%sext_ln58_2241 = sext i16 %select_ln58_4082" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6467 'sext' 'sext_ln58_2241' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6468 [1/1] (0.00ns)   --->   "%sext_ln58_2242 = sext i16 %mult_1548" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6468 'sext' 'sext_ln58_2242' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6469 [1/1] (0.78ns)   --->   "%add_ln58_1696 = add i17 %sext_ln58_2242, i17 %sext_ln58_2241" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6469 'add' 'add_ln58_1696' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6470 [1/1] (0.00ns)   --->   "%tmp_6819 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1696, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6470 'bitselect' 'tmp_6819' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6471 [1/1] (0.78ns)   --->   "%add_ln58_2403 = add i16 %mult_1548, i16 %select_ln58_4082" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6471 'add' 'add_ln58_2403' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6472 [1/1] (0.00ns)   --->   "%tmp_6820 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2403, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6472 'bitselect' 'tmp_6820' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6473 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4166)   --->   "%xor_ln58_5553 = xor i1 %tmp_6819, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6473 'xor' 'xor_ln58_5553' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6474 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4166)   --->   "%and_ln58_2775 = and i1 %tmp_6820, i1 %xor_ln58_5553" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6474 'and' 'and_ln58_2775' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6475 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4165)   --->   "%xor_ln58_5554 = xor i1 %tmp_6820, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6475 'xor' 'xor_ln58_5554' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6476 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4165)   --->   "%and_ln58_2776 = and i1 %tmp_6819, i1 %xor_ln58_5554" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6476 'and' 'and_ln58_2776' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6477 [1/1] (0.12ns)   --->   "%xor_ln58_5555 = xor i1 %tmp_6819, i1 %tmp_6820" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6477 'xor' 'xor_ln58_5555' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6478 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4166)   --->   "%xor_ln58_5556 = xor i1 %xor_ln58_5555, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6478 'xor' 'xor_ln58_5556' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6479 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4166)   --->   "%or_ln58_1386 = or i1 %and_ln58_2775, i1 %xor_ln58_5556" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6479 'or' 'or_ln58_1386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6480 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4166)   --->   "%select_ln58_4164 = select i1 %xor_ln58_5555, i16 32767, i16 %add_ln58_2403" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6480 'select' 'select_ln58_4164' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6481 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4165 = select i1 %and_ln58_2776, i16 32768, i16 %add_ln58_2403" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6481 'select' 'select_ln58_4165' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6482 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4166 = select i1 %or_ln58_1386, i16 %select_ln58_4164, i16 %select_ln58_4165" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6482 'select' 'select_ln58_4166' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6483 [1/1] (0.00ns)   --->   "%sext_ln58_2243 = sext i16 %select_ln58_4130" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6483 'sext' 'sext_ln58_2243' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6484 [1/1] (0.00ns)   --->   "%sext_ln58_2244 = sext i16 %mult_1549" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6484 'sext' 'sext_ln58_2244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6485 [1/1] (0.78ns)   --->   "%add_ln58_1697 = add i17 %sext_ln58_2244, i17 %sext_ln58_2243" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6485 'add' 'add_ln58_1697' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6486 [1/1] (0.00ns)   --->   "%tmp_6821 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1697, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6486 'bitselect' 'tmp_6821' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6487 [1/1] (0.78ns)   --->   "%add_ln58_2404 = add i16 %mult_1549, i16 %select_ln58_4130" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6487 'add' 'add_ln58_2404' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6488 [1/1] (0.00ns)   --->   "%tmp_6822 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2404, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6488 'bitselect' 'tmp_6822' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6489 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4169)   --->   "%xor_ln58_5557 = xor i1 %tmp_6821, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6489 'xor' 'xor_ln58_5557' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6490 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4169)   --->   "%and_ln58_2777 = and i1 %tmp_6822, i1 %xor_ln58_5557" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6490 'and' 'and_ln58_2777' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6491 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4168)   --->   "%xor_ln58_5558 = xor i1 %tmp_6822, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6491 'xor' 'xor_ln58_5558' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6492 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4168)   --->   "%and_ln58_2778 = and i1 %tmp_6821, i1 %xor_ln58_5558" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6492 'and' 'and_ln58_2778' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6493 [1/1] (0.12ns)   --->   "%xor_ln58_5559 = xor i1 %tmp_6821, i1 %tmp_6822" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6493 'xor' 'xor_ln58_5559' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6494 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4169)   --->   "%xor_ln58_5560 = xor i1 %xor_ln58_5559, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6494 'xor' 'xor_ln58_5560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6495 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4169)   --->   "%or_ln58_1387 = or i1 %and_ln58_2777, i1 %xor_ln58_5560" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6495 'or' 'or_ln58_1387' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6496 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4169)   --->   "%select_ln58_4167 = select i1 %xor_ln58_5559, i16 32767, i16 %add_ln58_2404" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6496 'select' 'select_ln58_4167' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6497 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4168 = select i1 %and_ln58_2778, i16 32768, i16 %add_ln58_2404" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6497 'select' 'select_ln58_4168' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6498 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4169 = select i1 %or_ln58_1387, i16 %select_ln58_4167, i16 %select_ln58_4168" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6498 'select' 'select_ln58_4169' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6499 [1/1] (0.00ns)   --->   "%sext_ln58_2245 = sext i16 %select_ln58_4133" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6499 'sext' 'sext_ln58_2245' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6500 [1/1] (0.00ns)   --->   "%sext_ln58_2246 = sext i16 %mult_1550" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6500 'sext' 'sext_ln58_2246' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6501 [1/1] (0.78ns)   --->   "%add_ln58_1698 = add i17 %sext_ln58_2246, i17 %sext_ln58_2245" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6501 'add' 'add_ln58_1698' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6502 [1/1] (0.00ns)   --->   "%tmp_6823 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1698, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6502 'bitselect' 'tmp_6823' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6503 [1/1] (0.78ns)   --->   "%add_ln58_2405 = add i16 %mult_1550, i16 %select_ln58_4133" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6503 'add' 'add_ln58_2405' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6504 [1/1] (0.00ns)   --->   "%tmp_6824 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2405, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6504 'bitselect' 'tmp_6824' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6505 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4172)   --->   "%xor_ln58_5561 = xor i1 %tmp_6823, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6505 'xor' 'xor_ln58_5561' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6506 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4172)   --->   "%and_ln58_2779 = and i1 %tmp_6824, i1 %xor_ln58_5561" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6506 'and' 'and_ln58_2779' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6507 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4171)   --->   "%xor_ln58_5562 = xor i1 %tmp_6824, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6507 'xor' 'xor_ln58_5562' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6508 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4171)   --->   "%and_ln58_2780 = and i1 %tmp_6823, i1 %xor_ln58_5562" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6508 'and' 'and_ln58_2780' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6509 [1/1] (0.12ns)   --->   "%xor_ln58_5563 = xor i1 %tmp_6823, i1 %tmp_6824" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6509 'xor' 'xor_ln58_5563' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6510 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4172)   --->   "%xor_ln58_5564 = xor i1 %xor_ln58_5563, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6510 'xor' 'xor_ln58_5564' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6511 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4172)   --->   "%or_ln58_1388 = or i1 %and_ln58_2779, i1 %xor_ln58_5564" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6511 'or' 'or_ln58_1388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6512 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4172)   --->   "%select_ln58_4170 = select i1 %xor_ln58_5563, i16 32767, i16 %add_ln58_2405" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6512 'select' 'select_ln58_4170' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6513 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4171 = select i1 %and_ln58_2780, i16 32768, i16 %add_ln58_2405" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6513 'select' 'select_ln58_4171' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6514 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4172 = select i1 %or_ln58_1388, i16 %select_ln58_4170, i16 %select_ln58_4171" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6514 'select' 'select_ln58_4172' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6515 [1/1] (0.00ns)   --->   "%sext_ln58_2247 = sext i16 %select_ln58_4091" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6515 'sext' 'sext_ln58_2247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6516 [1/1] (0.00ns)   --->   "%sext_ln58_2248 = sext i16 %mult_1551" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6516 'sext' 'sext_ln58_2248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6517 [1/1] (0.78ns)   --->   "%add_ln58_1699 = add i17 %sext_ln58_2248, i17 %sext_ln58_2247" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6517 'add' 'add_ln58_1699' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6518 [1/1] (0.00ns)   --->   "%tmp_6825 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1699, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6518 'bitselect' 'tmp_6825' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6519 [1/1] (0.78ns)   --->   "%add_ln58_2406 = add i16 %mult_1551, i16 %select_ln58_4091" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6519 'add' 'add_ln58_2406' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6520 [1/1] (0.00ns)   --->   "%tmp_6826 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2406, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6520 'bitselect' 'tmp_6826' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6521 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4175)   --->   "%xor_ln58_5565 = xor i1 %tmp_6825, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6521 'xor' 'xor_ln58_5565' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6522 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4175)   --->   "%and_ln58_2781 = and i1 %tmp_6826, i1 %xor_ln58_5565" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6522 'and' 'and_ln58_2781' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6523 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4174)   --->   "%xor_ln58_5566 = xor i1 %tmp_6826, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6523 'xor' 'xor_ln58_5566' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6524 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4174)   --->   "%and_ln58_2782 = and i1 %tmp_6825, i1 %xor_ln58_5566" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6524 'and' 'and_ln58_2782' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6525 [1/1] (0.12ns)   --->   "%xor_ln58_5567 = xor i1 %tmp_6825, i1 %tmp_6826" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6525 'xor' 'xor_ln58_5567' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6526 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4175)   --->   "%xor_ln58_5568 = xor i1 %xor_ln58_5567, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6526 'xor' 'xor_ln58_5568' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6527 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4175)   --->   "%or_ln58_1389 = or i1 %and_ln58_2781, i1 %xor_ln58_5568" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6527 'or' 'or_ln58_1389' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6528 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4175)   --->   "%select_ln58_4173 = select i1 %xor_ln58_5567, i16 32767, i16 %add_ln58_2406" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6528 'select' 'select_ln58_4173' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6529 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4174 = select i1 %and_ln58_2782, i16 32768, i16 %add_ln58_2406" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6529 'select' 'select_ln58_4174' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6530 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4175 = select i1 %or_ln58_1389, i16 %select_ln58_4173, i16 %select_ln58_4174" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6530 'select' 'select_ln58_4175' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6531 [1/1] (0.00ns)   --->   "%sext_ln58_2249 = sext i16 %select_ln58_4139" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6531 'sext' 'sext_ln58_2249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6532 [1/1] (0.00ns)   --->   "%sext_ln58_2250 = sext i16 %mult_1552" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6532 'sext' 'sext_ln58_2250' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6533 [1/1] (0.78ns)   --->   "%add_ln58_1700 = add i17 %sext_ln58_2250, i17 %sext_ln58_2249" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6533 'add' 'add_ln58_1700' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6534 [1/1] (0.00ns)   --->   "%tmp_6827 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1700, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6534 'bitselect' 'tmp_6827' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6535 [1/1] (0.78ns)   --->   "%add_ln58_2407 = add i16 %mult_1552, i16 %select_ln58_4139" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6535 'add' 'add_ln58_2407' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6536 [1/1] (0.00ns)   --->   "%tmp_6828 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2407, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6536 'bitselect' 'tmp_6828' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6537 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4178)   --->   "%xor_ln58_5569 = xor i1 %tmp_6827, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6537 'xor' 'xor_ln58_5569' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6538 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4178)   --->   "%and_ln58_2783 = and i1 %tmp_6828, i1 %xor_ln58_5569" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6538 'and' 'and_ln58_2783' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6539 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4177)   --->   "%xor_ln58_5570 = xor i1 %tmp_6828, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6539 'xor' 'xor_ln58_5570' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6540 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4177)   --->   "%and_ln58_2784 = and i1 %tmp_6827, i1 %xor_ln58_5570" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6540 'and' 'and_ln58_2784' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6541 [1/1] (0.12ns)   --->   "%xor_ln58_5571 = xor i1 %tmp_6827, i1 %tmp_6828" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6541 'xor' 'xor_ln58_5571' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6542 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4178)   --->   "%xor_ln58_5572 = xor i1 %xor_ln58_5571, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6542 'xor' 'xor_ln58_5572' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6543 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4178)   --->   "%or_ln58_1390 = or i1 %and_ln58_2783, i1 %xor_ln58_5572" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6543 'or' 'or_ln58_1390' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6544 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4178)   --->   "%select_ln58_4176 = select i1 %xor_ln58_5571, i16 32767, i16 %add_ln58_2407" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6544 'select' 'select_ln58_4176' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6545 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4177 = select i1 %and_ln58_2784, i16 32768, i16 %add_ln58_2407" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6545 'select' 'select_ln58_4177' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6546 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4178 = select i1 %or_ln58_1390, i16 %select_ln58_4176, i16 %select_ln58_4177" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6546 'select' 'select_ln58_4178' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6547 [1/1] (0.00ns)   --->   "%sext_ln58_2251 = sext i16 %select_ln58_4142" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6547 'sext' 'sext_ln58_2251' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6548 [1/1] (0.00ns)   --->   "%sext_ln58_2252 = sext i16 %mult_1553" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6548 'sext' 'sext_ln58_2252' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6549 [1/1] (0.78ns)   --->   "%add_ln58_1701 = add i17 %sext_ln58_2252, i17 %sext_ln58_2251" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6549 'add' 'add_ln58_1701' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6550 [1/1] (0.00ns)   --->   "%tmp_6829 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1701, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6550 'bitselect' 'tmp_6829' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6551 [1/1] (0.78ns)   --->   "%add_ln58_2408 = add i16 %mult_1553, i16 %select_ln58_4142" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6551 'add' 'add_ln58_2408' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6552 [1/1] (0.00ns)   --->   "%tmp_6830 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2408, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6552 'bitselect' 'tmp_6830' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6553 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4181)   --->   "%xor_ln58_5573 = xor i1 %tmp_6829, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6553 'xor' 'xor_ln58_5573' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6554 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4181)   --->   "%and_ln58_2785 = and i1 %tmp_6830, i1 %xor_ln58_5573" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6554 'and' 'and_ln58_2785' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6555 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4180)   --->   "%xor_ln58_5574 = xor i1 %tmp_6830, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6555 'xor' 'xor_ln58_5574' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6556 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4180)   --->   "%and_ln58_2786 = and i1 %tmp_6829, i1 %xor_ln58_5574" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6556 'and' 'and_ln58_2786' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6557 [1/1] (0.12ns)   --->   "%xor_ln58_5575 = xor i1 %tmp_6829, i1 %tmp_6830" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6557 'xor' 'xor_ln58_5575' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6558 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4181)   --->   "%xor_ln58_5576 = xor i1 %xor_ln58_5575, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6558 'xor' 'xor_ln58_5576' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6559 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4181)   --->   "%or_ln58_1391 = or i1 %and_ln58_2785, i1 %xor_ln58_5576" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6559 'or' 'or_ln58_1391' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6560 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4181)   --->   "%select_ln58_4179 = select i1 %xor_ln58_5575, i16 32767, i16 %add_ln58_2408" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6560 'select' 'select_ln58_4179' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6561 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4180 = select i1 %and_ln58_2786, i16 32768, i16 %add_ln58_2408" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6561 'select' 'select_ln58_4180' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6562 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4181 = select i1 %or_ln58_1391, i16 %select_ln58_4179, i16 %select_ln58_4180" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6562 'select' 'select_ln58_4181' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6563 [1/1] (0.00ns)   --->   "%sext_ln58_2253 = sext i16 %select_ln58_4028" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6563 'sext' 'sext_ln58_2253' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6564 [1/1] (0.00ns)   --->   "%sext_ln58_2254 = sext i16 %mult_1554" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6564 'sext' 'sext_ln58_2254' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6565 [1/1] (0.78ns)   --->   "%add_ln58_1702 = add i17 %sext_ln58_2254, i17 %sext_ln58_2253" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6565 'add' 'add_ln58_1702' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6566 [1/1] (0.00ns)   --->   "%tmp_6831 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1702, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6566 'bitselect' 'tmp_6831' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6567 [1/1] (0.78ns)   --->   "%add_ln58_2409 = add i16 %mult_1554, i16 %select_ln58_4028" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6567 'add' 'add_ln58_2409' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6568 [1/1] (0.00ns)   --->   "%tmp_6832 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2409, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6568 'bitselect' 'tmp_6832' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6569 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4184)   --->   "%xor_ln58_5577 = xor i1 %tmp_6831, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6569 'xor' 'xor_ln58_5577' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6570 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4184)   --->   "%and_ln58_2787 = and i1 %tmp_6832, i1 %xor_ln58_5577" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6570 'and' 'and_ln58_2787' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6571 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4183)   --->   "%xor_ln58_5578 = xor i1 %tmp_6832, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6571 'xor' 'xor_ln58_5578' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6572 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4183)   --->   "%and_ln58_2788 = and i1 %tmp_6831, i1 %xor_ln58_5578" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6572 'and' 'and_ln58_2788' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6573 [1/1] (0.12ns)   --->   "%xor_ln58_5579 = xor i1 %tmp_6831, i1 %tmp_6832" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6573 'xor' 'xor_ln58_5579' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6574 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4184)   --->   "%xor_ln58_5580 = xor i1 %xor_ln58_5579, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6574 'xor' 'xor_ln58_5580' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6575 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4184)   --->   "%or_ln58_1392 = or i1 %and_ln58_2787, i1 %xor_ln58_5580" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6575 'or' 'or_ln58_1392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6576 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4184)   --->   "%select_ln58_4182 = select i1 %xor_ln58_5579, i16 32767, i16 %add_ln58_2409" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6576 'select' 'select_ln58_4182' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6577 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4183 = select i1 %and_ln58_2788, i16 32768, i16 %add_ln58_2409" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6577 'select' 'select_ln58_4183' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6578 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4184 = select i1 %or_ln58_1392, i16 %select_ln58_4182, i16 %select_ln58_4183" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6578 'select' 'select_ln58_4184' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6579 [1/1] (0.00ns)   --->   "%sext_ln58_2255 = sext i16 %select_ln58_4145" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6579 'sext' 'sext_ln58_2255' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6580 [1/1] (0.00ns)   --->   "%sext_ln58_2256 = sext i16 %mult_1555" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6580 'sext' 'sext_ln58_2256' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6581 [1/1] (0.78ns)   --->   "%add_ln58_1703 = add i17 %sext_ln58_2256, i17 %sext_ln58_2255" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6581 'add' 'add_ln58_1703' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6582 [1/1] (0.00ns)   --->   "%tmp_6833 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1703, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6582 'bitselect' 'tmp_6833' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6583 [1/1] (0.78ns)   --->   "%add_ln58_2410 = add i16 %mult_1555, i16 %select_ln58_4145" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6583 'add' 'add_ln58_2410' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6584 [1/1] (0.00ns)   --->   "%tmp_6834 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2410, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6584 'bitselect' 'tmp_6834' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6585 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4187)   --->   "%xor_ln58_5581 = xor i1 %tmp_6833, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6585 'xor' 'xor_ln58_5581' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6586 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4187)   --->   "%and_ln58_2789 = and i1 %tmp_6834, i1 %xor_ln58_5581" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6586 'and' 'and_ln58_2789' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6587 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4186)   --->   "%xor_ln58_5582 = xor i1 %tmp_6834, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6587 'xor' 'xor_ln58_5582' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6588 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4186)   --->   "%and_ln58_2790 = and i1 %tmp_6833, i1 %xor_ln58_5582" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6588 'and' 'and_ln58_2790' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6589 [1/1] (0.12ns)   --->   "%xor_ln58_5583 = xor i1 %tmp_6833, i1 %tmp_6834" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6589 'xor' 'xor_ln58_5583' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6590 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4187)   --->   "%xor_ln58_5584 = xor i1 %xor_ln58_5583, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6590 'xor' 'xor_ln58_5584' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6591 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4187)   --->   "%or_ln58_1393 = or i1 %and_ln58_2789, i1 %xor_ln58_5584" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6591 'or' 'or_ln58_1393' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6592 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4187)   --->   "%select_ln58_4185 = select i1 %xor_ln58_5583, i16 32767, i16 %add_ln58_2410" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6592 'select' 'select_ln58_4185' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6593 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4186 = select i1 %and_ln58_2790, i16 32768, i16 %add_ln58_2410" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6593 'select' 'select_ln58_4186' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6594 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4187 = select i1 %or_ln58_1393, i16 %select_ln58_4185, i16 %select_ln58_4186" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6594 'select' 'select_ln58_4187' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6595 [1/1] (0.00ns)   --->   "%sext_ln58_2257 = sext i16 %select_ln58_3998" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6595 'sext' 'sext_ln58_2257' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6596 [1/1] (0.00ns)   --->   "%sext_ln58_2258 = sext i16 %mult_1556" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6596 'sext' 'sext_ln58_2258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6597 [1/1] (0.78ns)   --->   "%add_ln58_1704 = add i17 %sext_ln58_2258, i17 %sext_ln58_2257" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6597 'add' 'add_ln58_1704' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6598 [1/1] (0.00ns)   --->   "%tmp_6835 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1704, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6598 'bitselect' 'tmp_6835' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6599 [1/1] (0.78ns)   --->   "%add_ln58_2411 = add i16 %mult_1556, i16 %select_ln58_3998" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6599 'add' 'add_ln58_2411' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6600 [1/1] (0.00ns)   --->   "%tmp_6836 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2411, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6600 'bitselect' 'tmp_6836' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6601 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4190)   --->   "%xor_ln58_5585 = xor i1 %tmp_6835, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6601 'xor' 'xor_ln58_5585' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6602 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4190)   --->   "%and_ln58_2791 = and i1 %tmp_6836, i1 %xor_ln58_5585" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6602 'and' 'and_ln58_2791' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6603 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4189)   --->   "%xor_ln58_5586 = xor i1 %tmp_6836, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6603 'xor' 'xor_ln58_5586' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6604 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4189)   --->   "%and_ln58_2792 = and i1 %tmp_6835, i1 %xor_ln58_5586" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6604 'and' 'and_ln58_2792' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6605 [1/1] (0.12ns)   --->   "%xor_ln58_5587 = xor i1 %tmp_6835, i1 %tmp_6836" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6605 'xor' 'xor_ln58_5587' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6606 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4190)   --->   "%xor_ln58_5588 = xor i1 %xor_ln58_5587, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6606 'xor' 'xor_ln58_5588' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6607 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4190)   --->   "%or_ln58_1394 = or i1 %and_ln58_2791, i1 %xor_ln58_5588" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6607 'or' 'or_ln58_1394' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6608 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4190)   --->   "%select_ln58_4188 = select i1 %xor_ln58_5587, i16 32767, i16 %add_ln58_2411" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6608 'select' 'select_ln58_4188' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6609 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4189 = select i1 %and_ln58_2792, i16 32768, i16 %add_ln58_2411" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6609 'select' 'select_ln58_4189' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6610 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4190 = select i1 %or_ln58_1394, i16 %select_ln58_4188, i16 %select_ln58_4189" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6610 'select' 'select_ln58_4190' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6611 [1/1] (0.00ns)   --->   "%sext_ln58_2259 = sext i16 %select_ln58_4154" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6611 'sext' 'sext_ln58_2259' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6612 [1/1] (0.00ns)   --->   "%sext_ln58_2260 = sext i16 %mult_1557" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6612 'sext' 'sext_ln58_2260' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6613 [1/1] (0.78ns)   --->   "%add_ln58_1705 = add i17 %sext_ln58_2260, i17 %sext_ln58_2259" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6613 'add' 'add_ln58_1705' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6614 [1/1] (0.00ns)   --->   "%tmp_6837 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1705, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6614 'bitselect' 'tmp_6837' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6615 [1/1] (0.78ns)   --->   "%add_ln58_2412 = add i16 %mult_1557, i16 %select_ln58_4154" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6615 'add' 'add_ln58_2412' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6616 [1/1] (0.00ns)   --->   "%tmp_6838 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2412, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6616 'bitselect' 'tmp_6838' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6617 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4193)   --->   "%xor_ln58_5589 = xor i1 %tmp_6837, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6617 'xor' 'xor_ln58_5589' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6618 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4193)   --->   "%and_ln58_2793 = and i1 %tmp_6838, i1 %xor_ln58_5589" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6618 'and' 'and_ln58_2793' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6619 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4192)   --->   "%xor_ln58_5590 = xor i1 %tmp_6838, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6619 'xor' 'xor_ln58_5590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6620 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4192)   --->   "%and_ln58_2794 = and i1 %tmp_6837, i1 %xor_ln58_5590" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6620 'and' 'and_ln58_2794' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6621 [1/1] (0.12ns)   --->   "%xor_ln58_5591 = xor i1 %tmp_6837, i1 %tmp_6838" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6621 'xor' 'xor_ln58_5591' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6622 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4193)   --->   "%xor_ln58_5592 = xor i1 %xor_ln58_5591, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6622 'xor' 'xor_ln58_5592' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6623 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4193)   --->   "%or_ln58_1395 = or i1 %and_ln58_2793, i1 %xor_ln58_5592" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6623 'or' 'or_ln58_1395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6624 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4193)   --->   "%select_ln58_4191 = select i1 %xor_ln58_5591, i16 32767, i16 %add_ln58_2412" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6624 'select' 'select_ln58_4191' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6625 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4192 = select i1 %and_ln58_2794, i16 32768, i16 %add_ln58_2412" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6625 'select' 'select_ln58_4192' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6626 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4193 = select i1 %or_ln58_1395, i16 %select_ln58_4191, i16 %select_ln58_4192" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6626 'select' 'select_ln58_4193' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6627 [1/1] (0.00ns)   --->   "%sext_ln58_2261 = sext i16 %select_ln58_4115" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6627 'sext' 'sext_ln58_2261' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6628 [1/1] (0.00ns)   --->   "%sext_ln58_2262 = sext i16 %mult_1558" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6628 'sext' 'sext_ln58_2262' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6629 [1/1] (0.78ns)   --->   "%add_ln58_1706 = add i17 %sext_ln58_2262, i17 %sext_ln58_2261" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6629 'add' 'add_ln58_1706' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6630 [1/1] (0.00ns)   --->   "%tmp_6839 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1706, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6630 'bitselect' 'tmp_6839' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6631 [1/1] (0.78ns)   --->   "%add_ln58_2413 = add i16 %mult_1558, i16 %select_ln58_4115" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6631 'add' 'add_ln58_2413' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6632 [1/1] (0.00ns)   --->   "%tmp_6840 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2413, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6632 'bitselect' 'tmp_6840' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6633 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4196)   --->   "%xor_ln58_5593 = xor i1 %tmp_6839, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6633 'xor' 'xor_ln58_5593' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6634 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4196)   --->   "%and_ln58_2795 = and i1 %tmp_6840, i1 %xor_ln58_5593" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6634 'and' 'and_ln58_2795' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6635 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4195)   --->   "%xor_ln58_5594 = xor i1 %tmp_6840, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6635 'xor' 'xor_ln58_5594' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6636 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4195)   --->   "%and_ln58_2796 = and i1 %tmp_6839, i1 %xor_ln58_5594" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6636 'and' 'and_ln58_2796' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6637 [1/1] (0.12ns)   --->   "%xor_ln58_5595 = xor i1 %tmp_6839, i1 %tmp_6840" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6637 'xor' 'xor_ln58_5595' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6638 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4196)   --->   "%xor_ln58_5596 = xor i1 %xor_ln58_5595, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6638 'xor' 'xor_ln58_5596' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6639 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4196)   --->   "%or_ln58_1396 = or i1 %and_ln58_2795, i1 %xor_ln58_5596" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6639 'or' 'or_ln58_1396' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6640 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4196)   --->   "%select_ln58_4194 = select i1 %xor_ln58_5595, i16 32767, i16 %add_ln58_2413" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6640 'select' 'select_ln58_4194' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6641 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4195 = select i1 %and_ln58_2796, i16 32768, i16 %add_ln58_2413" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6641 'select' 'select_ln58_4195' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6642 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4196 = select i1 %or_ln58_1396, i16 %select_ln58_4194, i16 %select_ln58_4195" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6642 'select' 'select_ln58_4196' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6643 [1/1] (0.00ns)   --->   "%sext_ln58_2263 = sext i16 %select_ln58_4160" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6643 'sext' 'sext_ln58_2263' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6644 [1/1] (0.00ns)   --->   "%sext_ln58_2264 = sext i16 %mult_1559" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6644 'sext' 'sext_ln58_2264' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6645 [1/1] (0.78ns)   --->   "%add_ln58_1707 = add i17 %sext_ln58_2264, i17 %sext_ln58_2263" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6645 'add' 'add_ln58_1707' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6646 [1/1] (0.00ns)   --->   "%tmp_6841 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1707, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6646 'bitselect' 'tmp_6841' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6647 [1/1] (0.78ns)   --->   "%add_ln58_2414 = add i16 %mult_1559, i16 %select_ln58_4160" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6647 'add' 'add_ln58_2414' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6648 [1/1] (0.00ns)   --->   "%tmp_6842 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2414, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6648 'bitselect' 'tmp_6842' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6649 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4199)   --->   "%xor_ln58_5597 = xor i1 %tmp_6841, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6649 'xor' 'xor_ln58_5597' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6650 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4199)   --->   "%and_ln58_2797 = and i1 %tmp_6842, i1 %xor_ln58_5597" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6650 'and' 'and_ln58_2797' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6651 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4198)   --->   "%xor_ln58_5598 = xor i1 %tmp_6842, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6651 'xor' 'xor_ln58_5598' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6652 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4198)   --->   "%and_ln58_2798 = and i1 %tmp_6841, i1 %xor_ln58_5598" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6652 'and' 'and_ln58_2798' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6653 [1/1] (0.12ns)   --->   "%xor_ln58_5599 = xor i1 %tmp_6841, i1 %tmp_6842" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6653 'xor' 'xor_ln58_5599' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6654 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4199)   --->   "%xor_ln58_5600 = xor i1 %xor_ln58_5599, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6654 'xor' 'xor_ln58_5600' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6655 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4199)   --->   "%or_ln58_1397 = or i1 %and_ln58_2797, i1 %xor_ln58_5600" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6655 'or' 'or_ln58_1397' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6656 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4199)   --->   "%select_ln58_4197 = select i1 %xor_ln58_5599, i16 32767, i16 %add_ln58_2414" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6656 'select' 'select_ln58_4197' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6657 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4198 = select i1 %and_ln58_2798, i16 32768, i16 %add_ln58_2414" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6657 'select' 'select_ln58_4198' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6658 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4199 = select i1 %or_ln58_1397, i16 %select_ln58_4197, i16 %select_ln58_4198" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6658 'select' 'select_ln58_4199' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6659 [1/1] (0.00ns)   --->   "%sext_ln58_2265 = sext i16 %select_ln58_4166" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6659 'sext' 'sext_ln58_2265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6660 [1/1] (0.00ns)   --->   "%sext_ln58_2266 = sext i16 %mult_1560" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6660 'sext' 'sext_ln58_2266' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6661 [1/1] (0.78ns)   --->   "%add_ln58_1708 = add i17 %sext_ln58_2266, i17 %sext_ln58_2265" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6661 'add' 'add_ln58_1708' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6662 [1/1] (0.00ns)   --->   "%tmp_6843 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1708, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6662 'bitselect' 'tmp_6843' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6663 [1/1] (0.78ns)   --->   "%add_ln58_2415 = add i16 %mult_1560, i16 %select_ln58_4166" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6663 'add' 'add_ln58_2415' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6664 [1/1] (0.00ns)   --->   "%tmp_6844 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2415, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6664 'bitselect' 'tmp_6844' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6665 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4202)   --->   "%xor_ln58_5601 = xor i1 %tmp_6843, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6665 'xor' 'xor_ln58_5601' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6666 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4202)   --->   "%and_ln58_2799 = and i1 %tmp_6844, i1 %xor_ln58_5601" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6666 'and' 'and_ln58_2799' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6667 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4201)   --->   "%xor_ln58_5602 = xor i1 %tmp_6844, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6667 'xor' 'xor_ln58_5602' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6668 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4201)   --->   "%and_ln58_2800 = and i1 %tmp_6843, i1 %xor_ln58_5602" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6668 'and' 'and_ln58_2800' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6669 [1/1] (0.12ns)   --->   "%xor_ln58_5603 = xor i1 %tmp_6843, i1 %tmp_6844" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6669 'xor' 'xor_ln58_5603' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6670 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4202)   --->   "%xor_ln58_5604 = xor i1 %xor_ln58_5603, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6670 'xor' 'xor_ln58_5604' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6671 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4202)   --->   "%or_ln58_1398 = or i1 %and_ln58_2799, i1 %xor_ln58_5604" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6671 'or' 'or_ln58_1398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6672 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4202)   --->   "%select_ln58_4200 = select i1 %xor_ln58_5603, i16 32767, i16 %add_ln58_2415" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6672 'select' 'select_ln58_4200' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6673 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4201 = select i1 %and_ln58_2800, i16 32768, i16 %add_ln58_2415" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6673 'select' 'select_ln58_4201' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6674 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4202 = select i1 %or_ln58_1398, i16 %select_ln58_4200, i16 %select_ln58_4201" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6674 'select' 'select_ln58_4202' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6675 [1/1] (0.00ns)   --->   "%sext_ln58_2267 = sext i16 %select_ln58_4172" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6675 'sext' 'sext_ln58_2267' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6676 [1/1] (0.00ns)   --->   "%sext_ln58_2268 = sext i16 %mult_1561" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6676 'sext' 'sext_ln58_2268' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6677 [1/1] (0.78ns)   --->   "%add_ln58_1709 = add i17 %sext_ln58_2268, i17 %sext_ln58_2267" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6677 'add' 'add_ln58_1709' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6678 [1/1] (0.00ns)   --->   "%tmp_6845 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1709, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6678 'bitselect' 'tmp_6845' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6679 [1/1] (0.78ns)   --->   "%add_ln58_2416 = add i16 %mult_1561, i16 %select_ln58_4172" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6679 'add' 'add_ln58_2416' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6680 [1/1] (0.00ns)   --->   "%tmp_6846 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2416, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6680 'bitselect' 'tmp_6846' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6681 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4205)   --->   "%xor_ln58_5605 = xor i1 %tmp_6845, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6681 'xor' 'xor_ln58_5605' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6682 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4205)   --->   "%and_ln58_2801 = and i1 %tmp_6846, i1 %xor_ln58_5605" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6682 'and' 'and_ln58_2801' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6683 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4204)   --->   "%xor_ln58_5606 = xor i1 %tmp_6846, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6683 'xor' 'xor_ln58_5606' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6684 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4204)   --->   "%and_ln58_2802 = and i1 %tmp_6845, i1 %xor_ln58_5606" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6684 'and' 'and_ln58_2802' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6685 [1/1] (0.12ns)   --->   "%xor_ln58_5607 = xor i1 %tmp_6845, i1 %tmp_6846" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6685 'xor' 'xor_ln58_5607' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6686 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4205)   --->   "%xor_ln58_5608 = xor i1 %xor_ln58_5607, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6686 'xor' 'xor_ln58_5608' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6687 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4205)   --->   "%or_ln58_1399 = or i1 %and_ln58_2801, i1 %xor_ln58_5608" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6687 'or' 'or_ln58_1399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6688 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4205)   --->   "%select_ln58_4203 = select i1 %xor_ln58_5607, i16 32767, i16 %add_ln58_2416" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6688 'select' 'select_ln58_4203' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6689 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4204 = select i1 %and_ln58_2802, i16 32768, i16 %add_ln58_2416" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6689 'select' 'select_ln58_4204' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6690 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4205 = select i1 %or_ln58_1399, i16 %select_ln58_4203, i16 %select_ln58_4204" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6690 'select' 'select_ln58_4205' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6691 [1/1] (0.00ns)   --->   "%sext_ln58_2269 = sext i16 %select_ln58_4088" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6691 'sext' 'sext_ln58_2269' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6692 [1/1] (0.00ns)   --->   "%sext_ln58_2270 = sext i16 %mult_1562" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6692 'sext' 'sext_ln58_2270' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6693 [1/1] (0.78ns)   --->   "%add_ln58_1710 = add i17 %sext_ln58_2270, i17 %sext_ln58_2269" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6693 'add' 'add_ln58_1710' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6694 [1/1] (0.00ns)   --->   "%tmp_6847 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1710, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6694 'bitselect' 'tmp_6847' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6695 [1/1] (0.78ns)   --->   "%add_ln58_2417 = add i16 %mult_1562, i16 %select_ln58_4088" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6695 'add' 'add_ln58_2417' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6696 [1/1] (0.00ns)   --->   "%tmp_6848 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2417, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6696 'bitselect' 'tmp_6848' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6697 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4208)   --->   "%xor_ln58_5609 = xor i1 %tmp_6847, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6697 'xor' 'xor_ln58_5609' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6698 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4208)   --->   "%and_ln58_2803 = and i1 %tmp_6848, i1 %xor_ln58_5609" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6698 'and' 'and_ln58_2803' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6699 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4207)   --->   "%xor_ln58_5610 = xor i1 %tmp_6848, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6699 'xor' 'xor_ln58_5610' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6700 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4207)   --->   "%and_ln58_2804 = and i1 %tmp_6847, i1 %xor_ln58_5610" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6700 'and' 'and_ln58_2804' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6701 [1/1] (0.12ns)   --->   "%xor_ln58_5611 = xor i1 %tmp_6847, i1 %tmp_6848" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6701 'xor' 'xor_ln58_5611' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6702 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4208)   --->   "%xor_ln58_5612 = xor i1 %xor_ln58_5611, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6702 'xor' 'xor_ln58_5612' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6703 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4208)   --->   "%or_ln58_1400 = or i1 %and_ln58_2803, i1 %xor_ln58_5612" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6703 'or' 'or_ln58_1400' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6704 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4208)   --->   "%select_ln58_4206 = select i1 %xor_ln58_5611, i16 32767, i16 %add_ln58_2417" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6704 'select' 'select_ln58_4206' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6705 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4207 = select i1 %and_ln58_2804, i16 32768, i16 %add_ln58_2417" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6705 'select' 'select_ln58_4207' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6706 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4208 = select i1 %or_ln58_1400, i16 %select_ln58_4206, i16 %select_ln58_4207" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6706 'select' 'select_ln58_4208' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6707 [1/1] (0.00ns)   --->   "%sext_ln58_2271 = sext i16 %select_ln58_3881" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6707 'sext' 'sext_ln58_2271' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6708 [1/1] (0.00ns)   --->   "%sext_ln58_2272 = sext i16 %mult_1563" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6708 'sext' 'sext_ln58_2272' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6709 [1/1] (0.78ns)   --->   "%add_ln58_1711 = add i17 %sext_ln58_2272, i17 %sext_ln58_2271" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6709 'add' 'add_ln58_1711' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6710 [1/1] (0.00ns)   --->   "%tmp_6849 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1711, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6710 'bitselect' 'tmp_6849' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6711 [1/1] (0.78ns)   --->   "%add_ln58_2418 = add i16 %mult_1563, i16 %select_ln58_3881" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6711 'add' 'add_ln58_2418' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6712 [1/1] (0.00ns)   --->   "%tmp_6850 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2418, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6712 'bitselect' 'tmp_6850' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6713 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4211)   --->   "%xor_ln58_5613 = xor i1 %tmp_6849, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6713 'xor' 'xor_ln58_5613' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6714 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4211)   --->   "%and_ln58_2805 = and i1 %tmp_6850, i1 %xor_ln58_5613" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6714 'and' 'and_ln58_2805' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6715 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4210)   --->   "%xor_ln58_5614 = xor i1 %tmp_6850, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6715 'xor' 'xor_ln58_5614' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6716 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4210)   --->   "%and_ln58_2806 = and i1 %tmp_6849, i1 %xor_ln58_5614" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6716 'and' 'and_ln58_2806' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6717 [1/1] (0.12ns)   --->   "%xor_ln58_5615 = xor i1 %tmp_6849, i1 %tmp_6850" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6717 'xor' 'xor_ln58_5615' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6718 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4211)   --->   "%xor_ln58_5616 = xor i1 %xor_ln58_5615, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6718 'xor' 'xor_ln58_5616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6719 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4211)   --->   "%or_ln58_1401 = or i1 %and_ln58_2805, i1 %xor_ln58_5616" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6719 'or' 'or_ln58_1401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6720 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4211)   --->   "%select_ln58_4209 = select i1 %xor_ln58_5615, i16 32767, i16 %add_ln58_2418" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6720 'select' 'select_ln58_4209' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6721 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4210 = select i1 %and_ln58_2806, i16 32768, i16 %add_ln58_2418" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6721 'select' 'select_ln58_4210' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6722 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4211 = select i1 %or_ln58_1401, i16 %select_ln58_4209, i16 %select_ln58_4210" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6722 'select' 'select_ln58_4211' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6723 [1/1] (0.00ns)   --->   "%sext_ln58_2273 = sext i16 %select_ln58_4157" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6723 'sext' 'sext_ln58_2273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6724 [1/1] (0.00ns)   --->   "%sext_ln58_2274 = sext i16 %mult_1564" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6724 'sext' 'sext_ln58_2274' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6725 [1/1] (0.78ns)   --->   "%add_ln58_1712 = add i17 %sext_ln58_2274, i17 %sext_ln58_2273" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6725 'add' 'add_ln58_1712' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6726 [1/1] (0.00ns)   --->   "%tmp_6851 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1712, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6726 'bitselect' 'tmp_6851' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6727 [1/1] (0.78ns)   --->   "%add_ln58_2419 = add i16 %mult_1564, i16 %select_ln58_4157" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6727 'add' 'add_ln58_2419' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6728 [1/1] (0.00ns)   --->   "%tmp_6852 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2419, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6728 'bitselect' 'tmp_6852' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6729 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4214)   --->   "%xor_ln58_5617 = xor i1 %tmp_6851, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6729 'xor' 'xor_ln58_5617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6730 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4214)   --->   "%and_ln58_2807 = and i1 %tmp_6852, i1 %xor_ln58_5617" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6730 'and' 'and_ln58_2807' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6731 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4213)   --->   "%xor_ln58_5618 = xor i1 %tmp_6852, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6731 'xor' 'xor_ln58_5618' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6732 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4213)   --->   "%and_ln58_2808 = and i1 %tmp_6851, i1 %xor_ln58_5618" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6732 'and' 'and_ln58_2808' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6733 [1/1] (0.12ns)   --->   "%xor_ln58_5619 = xor i1 %tmp_6851, i1 %tmp_6852" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6733 'xor' 'xor_ln58_5619' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6734 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4214)   --->   "%xor_ln58_5620 = xor i1 %xor_ln58_5619, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6734 'xor' 'xor_ln58_5620' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6735 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4214)   --->   "%or_ln58_1402 = or i1 %and_ln58_2807, i1 %xor_ln58_5620" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6735 'or' 'or_ln58_1402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6736 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4214)   --->   "%select_ln58_4212 = select i1 %xor_ln58_5619, i16 32767, i16 %add_ln58_2419" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6736 'select' 'select_ln58_4212' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6737 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4213 = select i1 %and_ln58_2808, i16 32768, i16 %add_ln58_2419" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6737 'select' 'select_ln58_4213' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6738 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4214 = select i1 %or_ln58_1402, i16 %select_ln58_4212, i16 %select_ln58_4213" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6738 'select' 'select_ln58_4214' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6739 [1/1] (0.00ns)   --->   "%sext_ln58_2275 = sext i16 %select_ln58_4199" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6739 'sext' 'sext_ln58_2275' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6740 [1/1] (0.00ns)   --->   "%sext_ln58_2276 = sext i16 %mult_1565" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6740 'sext' 'sext_ln58_2276' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6741 [1/1] (0.78ns)   --->   "%add_ln58_1713 = add i17 %sext_ln58_2276, i17 %sext_ln58_2275" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6741 'add' 'add_ln58_1713' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6742 [1/1] (0.00ns)   --->   "%tmp_6853 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1713, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6742 'bitselect' 'tmp_6853' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6743 [1/1] (0.78ns)   --->   "%add_ln58_2420 = add i16 %mult_1565, i16 %select_ln58_4199" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6743 'add' 'add_ln58_2420' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6744 [1/1] (0.00ns)   --->   "%tmp_6854 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2420, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6744 'bitselect' 'tmp_6854' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6745 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4217)   --->   "%xor_ln58_5621 = xor i1 %tmp_6853, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6745 'xor' 'xor_ln58_5621' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6746 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4217)   --->   "%and_ln58_2809 = and i1 %tmp_6854, i1 %xor_ln58_5621" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6746 'and' 'and_ln58_2809' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6747 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4216)   --->   "%xor_ln58_5622 = xor i1 %tmp_6854, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6747 'xor' 'xor_ln58_5622' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6748 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4216)   --->   "%and_ln58_2810 = and i1 %tmp_6853, i1 %xor_ln58_5622" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6748 'and' 'and_ln58_2810' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6749 [1/1] (0.12ns)   --->   "%xor_ln58_5623 = xor i1 %tmp_6853, i1 %tmp_6854" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6749 'xor' 'xor_ln58_5623' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6750 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4217)   --->   "%xor_ln58_5624 = xor i1 %xor_ln58_5623, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6750 'xor' 'xor_ln58_5624' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6751 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4217)   --->   "%or_ln58_1403 = or i1 %and_ln58_2809, i1 %xor_ln58_5624" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6751 'or' 'or_ln58_1403' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6752 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4217)   --->   "%select_ln58_4215 = select i1 %xor_ln58_5623, i16 32767, i16 %add_ln58_2420" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6752 'select' 'select_ln58_4215' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6753 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4216 = select i1 %and_ln58_2810, i16 32768, i16 %add_ln58_2420" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6753 'select' 'select_ln58_4216' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6754 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4217 = select i1 %or_ln58_1403, i16 %select_ln58_4215, i16 %select_ln58_4216" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6754 'select' 'select_ln58_4217' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6755 [1/1] (0.00ns)   --->   "%sext_ln58_2277 = sext i16 %select_ln58_4124" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6755 'sext' 'sext_ln58_2277' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6756 [1/1] (0.00ns)   --->   "%sext_ln58_2278 = sext i16 %mult_1566" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6756 'sext' 'sext_ln58_2278' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6757 [1/1] (0.78ns)   --->   "%add_ln58_1714 = add i17 %sext_ln58_2278, i17 %sext_ln58_2277" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6757 'add' 'add_ln58_1714' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6758 [1/1] (0.00ns)   --->   "%tmp_6855 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1714, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6758 'bitselect' 'tmp_6855' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6759 [1/1] (0.78ns)   --->   "%add_ln58_2421 = add i16 %mult_1566, i16 %select_ln58_4124" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6759 'add' 'add_ln58_2421' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6760 [1/1] (0.00ns)   --->   "%tmp_6856 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2421, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6760 'bitselect' 'tmp_6856' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6761 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4220)   --->   "%xor_ln58_5625 = xor i1 %tmp_6855, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6761 'xor' 'xor_ln58_5625' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6762 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4220)   --->   "%and_ln58_2811 = and i1 %tmp_6856, i1 %xor_ln58_5625" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6762 'and' 'and_ln58_2811' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6763 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4219)   --->   "%xor_ln58_5626 = xor i1 %tmp_6856, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6763 'xor' 'xor_ln58_5626' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6764 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4219)   --->   "%and_ln58_2812 = and i1 %tmp_6855, i1 %xor_ln58_5626" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6764 'and' 'and_ln58_2812' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6765 [1/1] (0.12ns)   --->   "%xor_ln58_5627 = xor i1 %tmp_6855, i1 %tmp_6856" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6765 'xor' 'xor_ln58_5627' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6766 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4220)   --->   "%xor_ln58_5628 = xor i1 %xor_ln58_5627, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6766 'xor' 'xor_ln58_5628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6767 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4220)   --->   "%or_ln58_1404 = or i1 %and_ln58_2811, i1 %xor_ln58_5628" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6767 'or' 'or_ln58_1404' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6768 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4220)   --->   "%select_ln58_4218 = select i1 %xor_ln58_5627, i16 32767, i16 %add_ln58_2421" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6768 'select' 'select_ln58_4218' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6769 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4219 = select i1 %and_ln58_2812, i16 32768, i16 %add_ln58_2421" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6769 'select' 'select_ln58_4219' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6770 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4220 = select i1 %or_ln58_1404, i16 %select_ln58_4218, i16 %select_ln58_4219" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6770 'select' 'select_ln58_4220' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6771 [1/1] (0.00ns)   --->   "%sext_ln58_2279 = sext i16 %select_ln58_4163" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6771 'sext' 'sext_ln58_2279' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6772 [1/1] (0.00ns)   --->   "%sext_ln58_2280 = sext i16 %mult_1567" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6772 'sext' 'sext_ln58_2280' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6773 [1/1] (0.78ns)   --->   "%add_ln58_1715 = add i17 %sext_ln58_2280, i17 %sext_ln58_2279" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6773 'add' 'add_ln58_1715' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6774 [1/1] (0.00ns)   --->   "%tmp_6857 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1715, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6774 'bitselect' 'tmp_6857' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6775 [1/1] (0.78ns)   --->   "%add_ln58_2422 = add i16 %mult_1567, i16 %select_ln58_4163" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6775 'add' 'add_ln58_2422' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6776 [1/1] (0.00ns)   --->   "%tmp_6858 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2422, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6776 'bitselect' 'tmp_6858' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6777 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4223)   --->   "%xor_ln58_5629 = xor i1 %tmp_6857, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6777 'xor' 'xor_ln58_5629' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6778 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4223)   --->   "%and_ln58_2813 = and i1 %tmp_6858, i1 %xor_ln58_5629" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6778 'and' 'and_ln58_2813' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6779 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4222)   --->   "%xor_ln58_5630 = xor i1 %tmp_6858, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6779 'xor' 'xor_ln58_5630' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6780 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4222)   --->   "%and_ln58_2814 = and i1 %tmp_6857, i1 %xor_ln58_5630" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6780 'and' 'and_ln58_2814' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6781 [1/1] (0.12ns)   --->   "%xor_ln58_5631 = xor i1 %tmp_6857, i1 %tmp_6858" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6781 'xor' 'xor_ln58_5631' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6782 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4223)   --->   "%xor_ln58_5632 = xor i1 %xor_ln58_5631, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6782 'xor' 'xor_ln58_5632' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6783 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4223)   --->   "%or_ln58_1405 = or i1 %and_ln58_2813, i1 %xor_ln58_5632" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6783 'or' 'or_ln58_1405' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6784 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4223)   --->   "%select_ln58_4221 = select i1 %xor_ln58_5631, i16 32767, i16 %add_ln58_2422" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6784 'select' 'select_ln58_4221' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6785 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4222 = select i1 %and_ln58_2814, i16 32768, i16 %add_ln58_2422" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6785 'select' 'select_ln58_4222' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6786 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4223 = select i1 %or_ln58_1405, i16 %select_ln58_4221, i16 %select_ln58_4222" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6786 'select' 'select_ln58_4223' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6787 [1/1] (0.00ns)   --->   "%sext_ln58_2283 = sext i16 %select_ln58_4025" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6787 'sext' 'sext_ln58_2283' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6788 [1/1] (0.00ns)   --->   "%sext_ln58_2284 = sext i16 %mult_1569" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6788 'sext' 'sext_ln58_2284' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6789 [1/1] (0.78ns)   --->   "%add_ln58_1717 = add i17 %sext_ln58_2284, i17 %sext_ln58_2283" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6789 'add' 'add_ln58_1717' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6790 [1/1] (0.00ns)   --->   "%tmp_6861 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1717, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6790 'bitselect' 'tmp_6861' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6791 [1/1] (0.78ns)   --->   "%add_ln58_2424 = add i16 %mult_1569, i16 %select_ln58_4025" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6791 'add' 'add_ln58_2424' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6792 [1/1] (0.00ns)   --->   "%tmp_6862 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2424, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6792 'bitselect' 'tmp_6862' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6793 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4229)   --->   "%xor_ln58_5637 = xor i1 %tmp_6861, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6793 'xor' 'xor_ln58_5637' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6794 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4229)   --->   "%and_ln58_2817 = and i1 %tmp_6862, i1 %xor_ln58_5637" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6794 'and' 'and_ln58_2817' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6795 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4228)   --->   "%xor_ln58_5638 = xor i1 %tmp_6862, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6795 'xor' 'xor_ln58_5638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6796 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4228)   --->   "%and_ln58_2818 = and i1 %tmp_6861, i1 %xor_ln58_5638" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6796 'and' 'and_ln58_2818' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6797 [1/1] (0.12ns)   --->   "%xor_ln58_5639 = xor i1 %tmp_6861, i1 %tmp_6862" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6797 'xor' 'xor_ln58_5639' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6798 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4229)   --->   "%xor_ln58_5640 = xor i1 %xor_ln58_5639, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6798 'xor' 'xor_ln58_5640' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6799 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4229)   --->   "%or_ln58_1407 = or i1 %and_ln58_2817, i1 %xor_ln58_5640" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6799 'or' 'or_ln58_1407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6800 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4229)   --->   "%select_ln58_4227 = select i1 %xor_ln58_5639, i16 32767, i16 %add_ln58_2424" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6800 'select' 'select_ln58_4227' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6801 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4228 = select i1 %and_ln58_2818, i16 32768, i16 %add_ln58_2424" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6801 'select' 'select_ln58_4228' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6802 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4229 = select i1 %or_ln58_1407, i16 %select_ln58_4227, i16 %select_ln58_4228" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6802 'select' 'select_ln58_4229' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6803 [1/1] (0.00ns)   --->   "%sext_ln58_2285 = sext i16 %select_ln58_3878" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6803 'sext' 'sext_ln58_2285' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6804 [1/1] (0.00ns)   --->   "%sext_ln58_2286 = sext i16 %mult_1570" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6804 'sext' 'sext_ln58_2286' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6805 [1/1] (0.78ns)   --->   "%add_ln58_1718 = add i17 %sext_ln58_2286, i17 %sext_ln58_2285" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6805 'add' 'add_ln58_1718' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6806 [1/1] (0.00ns)   --->   "%tmp_6863 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1718, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6806 'bitselect' 'tmp_6863' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6807 [1/1] (0.78ns)   --->   "%add_ln58_2425 = add i16 %mult_1570, i16 %select_ln58_3878" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6807 'add' 'add_ln58_2425' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6808 [1/1] (0.00ns)   --->   "%tmp_6864 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2425, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6808 'bitselect' 'tmp_6864' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6809 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4232)   --->   "%xor_ln58_5641 = xor i1 %tmp_6863, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6809 'xor' 'xor_ln58_5641' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6810 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4232)   --->   "%and_ln58_2819 = and i1 %tmp_6864, i1 %xor_ln58_5641" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6810 'and' 'and_ln58_2819' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6811 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4231)   --->   "%xor_ln58_5642 = xor i1 %tmp_6864, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6811 'xor' 'xor_ln58_5642' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6812 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4231)   --->   "%and_ln58_2820 = and i1 %tmp_6863, i1 %xor_ln58_5642" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6812 'and' 'and_ln58_2820' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6813 [1/1] (0.12ns)   --->   "%xor_ln58_5643 = xor i1 %tmp_6863, i1 %tmp_6864" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6813 'xor' 'xor_ln58_5643' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6814 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4232)   --->   "%xor_ln58_5644 = xor i1 %xor_ln58_5643, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6814 'xor' 'xor_ln58_5644' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6815 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4232)   --->   "%or_ln58_1408 = or i1 %and_ln58_2819, i1 %xor_ln58_5644" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6815 'or' 'or_ln58_1408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6816 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4232)   --->   "%select_ln58_4230 = select i1 %xor_ln58_5643, i16 32767, i16 %add_ln58_2425" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6816 'select' 'select_ln58_4230' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6817 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4231 = select i1 %and_ln58_2820, i16 32768, i16 %add_ln58_2425" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6817 'select' 'select_ln58_4231' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6818 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4232 = select i1 %or_ln58_1408, i16 %select_ln58_4230, i16 %select_ln58_4231" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6818 'select' 'select_ln58_4232' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6819 [1/1] (0.00ns)   --->   "%sext_ln58_2289 = sext i16 %select_ln58_4193" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6819 'sext' 'sext_ln58_2289' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6820 [1/1] (0.00ns)   --->   "%sext_ln58_2290 = sext i16 %mult_1572" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6820 'sext' 'sext_ln58_2290' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6821 [1/1] (0.78ns)   --->   "%add_ln58_1720 = add i17 %sext_ln58_2290, i17 %sext_ln58_2289" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6821 'add' 'add_ln58_1720' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6822 [1/1] (0.00ns)   --->   "%tmp_6867 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1720, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6822 'bitselect' 'tmp_6867' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6823 [1/1] (0.78ns)   --->   "%add_ln58_2427 = add i16 %mult_1572, i16 %select_ln58_4193" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6823 'add' 'add_ln58_2427' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6824 [1/1] (0.00ns)   --->   "%tmp_6868 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2427, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6824 'bitselect' 'tmp_6868' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6825 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4238)   --->   "%xor_ln58_5649 = xor i1 %tmp_6867, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6825 'xor' 'xor_ln58_5649' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6826 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4238)   --->   "%and_ln58_2823 = and i1 %tmp_6868, i1 %xor_ln58_5649" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6826 'and' 'and_ln58_2823' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6827 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4237)   --->   "%xor_ln58_5650 = xor i1 %tmp_6868, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6827 'xor' 'xor_ln58_5650' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6828 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4237)   --->   "%and_ln58_2824 = and i1 %tmp_6867, i1 %xor_ln58_5650" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6828 'and' 'and_ln58_2824' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6829 [1/1] (0.12ns)   --->   "%xor_ln58_5651 = xor i1 %tmp_6867, i1 %tmp_6868" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6829 'xor' 'xor_ln58_5651' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6830 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4238)   --->   "%xor_ln58_5652 = xor i1 %xor_ln58_5651, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6830 'xor' 'xor_ln58_5652' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6831 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4238)   --->   "%or_ln58_1410 = or i1 %and_ln58_2823, i1 %xor_ln58_5652" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6831 'or' 'or_ln58_1410' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6832 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4238)   --->   "%select_ln58_4236 = select i1 %xor_ln58_5651, i16 32767, i16 %add_ln58_2427" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6832 'select' 'select_ln58_4236' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6833 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4237 = select i1 %and_ln58_2824, i16 32768, i16 %add_ln58_2427" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6833 'select' 'select_ln58_4237' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6834 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4238 = select i1 %or_ln58_1410, i16 %select_ln58_4236, i16 %select_ln58_4237" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6834 'select' 'select_ln58_4238' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6835 [1/1] (0.00ns)   --->   "%sext_ln58_2291 = sext i16 %select_ln58_4196" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6835 'sext' 'sext_ln58_2291' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6836 [1/1] (0.00ns)   --->   "%sext_ln58_2292 = sext i16 %mult_1573" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6836 'sext' 'sext_ln58_2292' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6837 [1/1] (0.78ns)   --->   "%add_ln58_1721 = add i17 %sext_ln58_2292, i17 %sext_ln58_2291" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6837 'add' 'add_ln58_1721' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6838 [1/1] (0.00ns)   --->   "%tmp_6869 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1721, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6838 'bitselect' 'tmp_6869' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6839 [1/1] (0.78ns)   --->   "%add_ln58_2428 = add i16 %mult_1573, i16 %select_ln58_4196" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6839 'add' 'add_ln58_2428' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6840 [1/1] (0.00ns)   --->   "%tmp_6870 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2428, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6840 'bitselect' 'tmp_6870' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6841 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4241)   --->   "%xor_ln58_5653 = xor i1 %tmp_6869, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6841 'xor' 'xor_ln58_5653' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6842 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4241)   --->   "%and_ln58_2825 = and i1 %tmp_6870, i1 %xor_ln58_5653" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6842 'and' 'and_ln58_2825' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6843 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4240)   --->   "%xor_ln58_5654 = xor i1 %tmp_6870, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6843 'xor' 'xor_ln58_5654' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6844 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4240)   --->   "%and_ln58_2826 = and i1 %tmp_6869, i1 %xor_ln58_5654" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6844 'and' 'and_ln58_2826' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6845 [1/1] (0.12ns)   --->   "%xor_ln58_5655 = xor i1 %tmp_6869, i1 %tmp_6870" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6845 'xor' 'xor_ln58_5655' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6846 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4241)   --->   "%xor_ln58_5656 = xor i1 %xor_ln58_5655, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6846 'xor' 'xor_ln58_5656' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6847 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4241)   --->   "%or_ln58_1411 = or i1 %and_ln58_2825, i1 %xor_ln58_5656" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6847 'or' 'or_ln58_1411' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6848 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4241)   --->   "%select_ln58_4239 = select i1 %xor_ln58_5655, i16 32767, i16 %add_ln58_2428" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6848 'select' 'select_ln58_4239' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6849 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4240 = select i1 %and_ln58_2826, i16 32768, i16 %add_ln58_2428" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6849 'select' 'select_ln58_4240' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6850 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4241 = select i1 %or_ln58_1411, i16 %select_ln58_4239, i16 %select_ln58_4240" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6850 'select' 'select_ln58_4241' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6851 [1/1] (0.00ns)   --->   "%sext_ln58_2293 = sext i16 %select_ln58_4127" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6851 'sext' 'sext_ln58_2293' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6852 [1/1] (0.00ns)   --->   "%sext_ln58_2294 = sext i16 %mult_1574" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6852 'sext' 'sext_ln58_2294' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6853 [1/1] (0.78ns)   --->   "%add_ln58_1722 = add i17 %sext_ln58_2294, i17 %sext_ln58_2293" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6853 'add' 'add_ln58_1722' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6854 [1/1] (0.00ns)   --->   "%tmp_6871 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1722, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6854 'bitselect' 'tmp_6871' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6855 [1/1] (0.78ns)   --->   "%add_ln58_2429 = add i16 %mult_1574, i16 %select_ln58_4127" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6855 'add' 'add_ln58_2429' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6856 [1/1] (0.00ns)   --->   "%tmp_6872 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2429, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6856 'bitselect' 'tmp_6872' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6857 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4244)   --->   "%xor_ln58_5657 = xor i1 %tmp_6871, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6857 'xor' 'xor_ln58_5657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6858 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4244)   --->   "%and_ln58_2827 = and i1 %tmp_6872, i1 %xor_ln58_5657" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6858 'and' 'and_ln58_2827' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6859 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4243)   --->   "%xor_ln58_5658 = xor i1 %tmp_6872, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6859 'xor' 'xor_ln58_5658' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6860 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4243)   --->   "%and_ln58_2828 = and i1 %tmp_6871, i1 %xor_ln58_5658" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6860 'and' 'and_ln58_2828' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6861 [1/1] (0.12ns)   --->   "%xor_ln58_5659 = xor i1 %tmp_6871, i1 %tmp_6872" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6861 'xor' 'xor_ln58_5659' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6862 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4244)   --->   "%xor_ln58_5660 = xor i1 %xor_ln58_5659, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6862 'xor' 'xor_ln58_5660' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6863 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4244)   --->   "%or_ln58_1412 = or i1 %and_ln58_2827, i1 %xor_ln58_5660" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6863 'or' 'or_ln58_1412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6864 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4244)   --->   "%select_ln58_4242 = select i1 %xor_ln58_5659, i16 32767, i16 %add_ln58_2429" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6864 'select' 'select_ln58_4242' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6865 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4243 = select i1 %and_ln58_2828, i16 32768, i16 %add_ln58_2429" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6865 'select' 'select_ln58_4243' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6866 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4244 = select i1 %or_ln58_1412, i16 %select_ln58_4242, i16 %select_ln58_4243" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6866 'select' 'select_ln58_4244' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6867 [1/1] (0.00ns)   --->   "%sext_ln58_2297 = sext i16 %select_ln58_4211" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6867 'sext' 'sext_ln58_2297' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6868 [1/1] (0.00ns)   --->   "%sext_ln58_2298 = sext i16 %mult_1576" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6868 'sext' 'sext_ln58_2298' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6869 [1/1] (0.78ns)   --->   "%add_ln58_1724 = add i17 %sext_ln58_2298, i17 %sext_ln58_2297" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6869 'add' 'add_ln58_1724' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6870 [1/1] (0.00ns)   --->   "%tmp_6875 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1724, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6870 'bitselect' 'tmp_6875' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6871 [1/1] (0.78ns)   --->   "%add_ln58_2431 = add i16 %mult_1576, i16 %select_ln58_4211" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6871 'add' 'add_ln58_2431' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6872 [1/1] (0.00ns)   --->   "%tmp_6876 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2431, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6872 'bitselect' 'tmp_6876' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6873 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4250)   --->   "%xor_ln58_5665 = xor i1 %tmp_6875, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6873 'xor' 'xor_ln58_5665' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6874 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4250)   --->   "%and_ln58_2831 = and i1 %tmp_6876, i1 %xor_ln58_5665" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6874 'and' 'and_ln58_2831' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6875 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4249)   --->   "%xor_ln58_5666 = xor i1 %tmp_6876, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6875 'xor' 'xor_ln58_5666' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6876 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4249)   --->   "%and_ln58_2832 = and i1 %tmp_6875, i1 %xor_ln58_5666" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6876 'and' 'and_ln58_2832' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6877 [1/1] (0.12ns)   --->   "%xor_ln58_5667 = xor i1 %tmp_6875, i1 %tmp_6876" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6877 'xor' 'xor_ln58_5667' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6878 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4250)   --->   "%xor_ln58_5668 = xor i1 %xor_ln58_5667, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6878 'xor' 'xor_ln58_5668' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6879 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4250)   --->   "%or_ln58_1414 = or i1 %and_ln58_2831, i1 %xor_ln58_5668" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6879 'or' 'or_ln58_1414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6880 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4250)   --->   "%select_ln58_4248 = select i1 %xor_ln58_5667, i16 32767, i16 %add_ln58_2431" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6880 'select' 'select_ln58_4248' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6881 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4249 = select i1 %and_ln58_2832, i16 32768, i16 %add_ln58_2431" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6881 'select' 'select_ln58_4249' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6882 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4250 = select i1 %or_ln58_1414, i16 %select_ln58_4248, i16 %select_ln58_4249" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6882 'select' 'select_ln58_4250' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6883 [1/1] (0.00ns)   --->   "%sext_ln58_2299 = sext i16 %select_ln58_3950" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6883 'sext' 'sext_ln58_2299' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6884 [1/1] (0.00ns)   --->   "%sext_ln58_2300 = sext i16 %mult_1577" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6884 'sext' 'sext_ln58_2300' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6885 [1/1] (0.78ns)   --->   "%add_ln58_1725 = add i17 %sext_ln58_2300, i17 %sext_ln58_2299" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6885 'add' 'add_ln58_1725' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6886 [1/1] (0.00ns)   --->   "%tmp_6877 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1725, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6886 'bitselect' 'tmp_6877' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6887 [1/1] (0.78ns)   --->   "%add_ln58_2432 = add i16 %mult_1577, i16 %select_ln58_3950" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6887 'add' 'add_ln58_2432' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6888 [1/1] (0.00ns)   --->   "%tmp_6878 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2432, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6888 'bitselect' 'tmp_6878' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6889 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4253)   --->   "%xor_ln58_5669 = xor i1 %tmp_6877, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6889 'xor' 'xor_ln58_5669' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6890 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4253)   --->   "%and_ln58_2833 = and i1 %tmp_6878, i1 %xor_ln58_5669" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6890 'and' 'and_ln58_2833' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6891 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4252)   --->   "%xor_ln58_5670 = xor i1 %tmp_6878, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6891 'xor' 'xor_ln58_5670' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6892 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4252)   --->   "%and_ln58_2834 = and i1 %tmp_6877, i1 %xor_ln58_5670" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6892 'and' 'and_ln58_2834' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6893 [1/1] (0.12ns)   --->   "%xor_ln58_5671 = xor i1 %tmp_6877, i1 %tmp_6878" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6893 'xor' 'xor_ln58_5671' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6894 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4253)   --->   "%xor_ln58_5672 = xor i1 %xor_ln58_5671, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6894 'xor' 'xor_ln58_5672' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6895 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4253)   --->   "%or_ln58_1415 = or i1 %and_ln58_2833, i1 %xor_ln58_5672" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6895 'or' 'or_ln58_1415' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6896 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4253)   --->   "%select_ln58_4251 = select i1 %xor_ln58_5671, i16 32767, i16 %add_ln58_2432" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6896 'select' 'select_ln58_4251' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6897 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4252 = select i1 %and_ln58_2834, i16 32768, i16 %add_ln58_2432" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6897 'select' 'select_ln58_4252' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6898 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4253 = select i1 %or_ln58_1415, i16 %select_ln58_4251, i16 %select_ln58_4252" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6898 'select' 'select_ln58_4253' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6899 [1/1] (0.00ns)   --->   "%sext_ln58_2301 = sext i16 %select_ln58_4187" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6899 'sext' 'sext_ln58_2301' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6900 [1/1] (0.00ns)   --->   "%sext_ln58_2302 = sext i16 %mult_1578" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6900 'sext' 'sext_ln58_2302' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6901 [1/1] (0.78ns)   --->   "%add_ln58_1726 = add i17 %sext_ln58_2302, i17 %sext_ln58_2301" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6901 'add' 'add_ln58_1726' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6902 [1/1] (0.00ns)   --->   "%tmp_6879 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1726, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6902 'bitselect' 'tmp_6879' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6903 [1/1] (0.78ns)   --->   "%add_ln58_2433 = add i16 %mult_1578, i16 %select_ln58_4187" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6903 'add' 'add_ln58_2433' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6904 [1/1] (0.00ns)   --->   "%tmp_6880 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2433, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6904 'bitselect' 'tmp_6880' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6905 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4256)   --->   "%xor_ln58_5673 = xor i1 %tmp_6879, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6905 'xor' 'xor_ln58_5673' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6906 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4256)   --->   "%and_ln58_2835 = and i1 %tmp_6880, i1 %xor_ln58_5673" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6906 'and' 'and_ln58_2835' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6907 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4255)   --->   "%xor_ln58_5674 = xor i1 %tmp_6880, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6907 'xor' 'xor_ln58_5674' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6908 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4255)   --->   "%and_ln58_2836 = and i1 %tmp_6879, i1 %xor_ln58_5674" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6908 'and' 'and_ln58_2836' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6909 [1/1] (0.12ns)   --->   "%xor_ln58_5675 = xor i1 %tmp_6879, i1 %tmp_6880" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6909 'xor' 'xor_ln58_5675' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6910 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4256)   --->   "%xor_ln58_5676 = xor i1 %xor_ln58_5675, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6910 'xor' 'xor_ln58_5676' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6911 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4256)   --->   "%or_ln58_1416 = or i1 %and_ln58_2835, i1 %xor_ln58_5676" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6911 'or' 'or_ln58_1416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6912 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4256)   --->   "%select_ln58_4254 = select i1 %xor_ln58_5675, i16 32767, i16 %add_ln58_2433" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6912 'select' 'select_ln58_4254' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6913 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4255 = select i1 %and_ln58_2836, i16 32768, i16 %add_ln58_2433" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6913 'select' 'select_ln58_4255' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6914 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4256 = select i1 %or_ln58_1416, i16 %select_ln58_4254, i16 %select_ln58_4255" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6914 'select' 'select_ln58_4256' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6915 [1/1] (0.00ns)   --->   "%sext_ln58_2305 = sext i16 %select_ln58_4148" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6915 'sext' 'sext_ln58_2305' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6916 [1/1] (0.00ns)   --->   "%sext_ln58_2306 = sext i16 %mult_1580" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6916 'sext' 'sext_ln58_2306' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6917 [1/1] (0.78ns)   --->   "%add_ln58_1728 = add i17 %sext_ln58_2306, i17 %sext_ln58_2305" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6917 'add' 'add_ln58_1728' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6918 [1/1] (0.00ns)   --->   "%tmp_6883 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1728, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6918 'bitselect' 'tmp_6883' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6919 [1/1] (0.78ns)   --->   "%add_ln58_2435 = add i16 %mult_1580, i16 %select_ln58_4148" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6919 'add' 'add_ln58_2435' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6920 [1/1] (0.00ns)   --->   "%tmp_6884 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2435, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6920 'bitselect' 'tmp_6884' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6921 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4262)   --->   "%xor_ln58_5681 = xor i1 %tmp_6883, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6921 'xor' 'xor_ln58_5681' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6922 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4262)   --->   "%and_ln58_2839 = and i1 %tmp_6884, i1 %xor_ln58_5681" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6922 'and' 'and_ln58_2839' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6923 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4261)   --->   "%xor_ln58_5682 = xor i1 %tmp_6884, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6923 'xor' 'xor_ln58_5682' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6924 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4261)   --->   "%and_ln58_2840 = and i1 %tmp_6883, i1 %xor_ln58_5682" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6924 'and' 'and_ln58_2840' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6925 [1/1] (0.12ns)   --->   "%xor_ln58_5683 = xor i1 %tmp_6883, i1 %tmp_6884" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6925 'xor' 'xor_ln58_5683' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6926 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4262)   --->   "%xor_ln58_5684 = xor i1 %xor_ln58_5683, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6926 'xor' 'xor_ln58_5684' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6927 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4262)   --->   "%or_ln58_1418 = or i1 %and_ln58_2839, i1 %xor_ln58_5684" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6927 'or' 'or_ln58_1418' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6928 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4262)   --->   "%select_ln58_4260 = select i1 %xor_ln58_5683, i16 32767, i16 %add_ln58_2435" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6928 'select' 'select_ln58_4260' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6929 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4261 = select i1 %and_ln58_2840, i16 32768, i16 %add_ln58_2435" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6929 'select' 'select_ln58_4261' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6930 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4262 = select i1 %or_ln58_1418, i16 %select_ln58_4260, i16 %select_ln58_4261" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6930 'select' 'select_ln58_4262' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6931 [1/1] (0.00ns)   --->   "%sext_ln58_2307 = sext i16 %select_ln58_4109" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6931 'sext' 'sext_ln58_2307' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6932 [1/1] (0.00ns)   --->   "%sext_ln58_2308 = sext i16 %mult_1581" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6932 'sext' 'sext_ln58_2308' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6933 [1/1] (0.78ns)   --->   "%add_ln58_1729 = add i17 %sext_ln58_2308, i17 %sext_ln58_2307" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6933 'add' 'add_ln58_1729' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6934 [1/1] (0.00ns)   --->   "%tmp_6885 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1729, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6934 'bitselect' 'tmp_6885' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6935 [1/1] (0.78ns)   --->   "%add_ln58_2436 = add i16 %mult_1581, i16 %select_ln58_4109" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6935 'add' 'add_ln58_2436' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6936 [1/1] (0.00ns)   --->   "%tmp_6886 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2436, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6936 'bitselect' 'tmp_6886' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6937 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4265)   --->   "%xor_ln58_5685 = xor i1 %tmp_6885, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6937 'xor' 'xor_ln58_5685' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6938 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4265)   --->   "%and_ln58_2841 = and i1 %tmp_6886, i1 %xor_ln58_5685" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6938 'and' 'and_ln58_2841' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6939 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4264)   --->   "%xor_ln58_5686 = xor i1 %tmp_6886, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6939 'xor' 'xor_ln58_5686' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6940 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4264)   --->   "%and_ln58_2842 = and i1 %tmp_6885, i1 %xor_ln58_5686" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6940 'and' 'and_ln58_2842' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6941 [1/1] (0.12ns)   --->   "%xor_ln58_5687 = xor i1 %tmp_6885, i1 %tmp_6886" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6941 'xor' 'xor_ln58_5687' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6942 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4265)   --->   "%xor_ln58_5688 = xor i1 %xor_ln58_5687, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6942 'xor' 'xor_ln58_5688' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6943 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4265)   --->   "%or_ln58_1419 = or i1 %and_ln58_2841, i1 %xor_ln58_5688" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6943 'or' 'or_ln58_1419' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6944 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4265)   --->   "%select_ln58_4263 = select i1 %xor_ln58_5687, i16 32767, i16 %add_ln58_2436" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6944 'select' 'select_ln58_4263' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6945 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4264 = select i1 %and_ln58_2842, i16 32768, i16 %add_ln58_2436" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6945 'select' 'select_ln58_4264' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6946 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4265 = select i1 %or_ln58_1419, i16 %select_ln58_4263, i16 %select_ln58_4264" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6946 'select' 'select_ln58_4265' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6947 [1/1] (0.00ns)   --->   "%sext_ln58_2309 = sext i16 %select_ln58_4073" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6947 'sext' 'sext_ln58_2309' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6948 [1/1] (0.78ns)   --->   "%add_ln58_1730 = add i17 %sext_ln58_2306, i17 %sext_ln58_2309" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6948 'add' 'add_ln58_1730' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6949 [1/1] (0.00ns)   --->   "%tmp_6887 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1730, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6949 'bitselect' 'tmp_6887' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6950 [1/1] (0.78ns)   --->   "%add_ln58_2437 = add i16 %mult_1580, i16 %select_ln58_4073" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6950 'add' 'add_ln58_2437' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6951 [1/1] (0.00ns)   --->   "%tmp_6888 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2437, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6951 'bitselect' 'tmp_6888' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6952 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4268)   --->   "%xor_ln58_5689 = xor i1 %tmp_6887, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6952 'xor' 'xor_ln58_5689' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6953 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4268)   --->   "%and_ln58_2843 = and i1 %tmp_6888, i1 %xor_ln58_5689" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6953 'and' 'and_ln58_2843' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6954 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4267)   --->   "%xor_ln58_5690 = xor i1 %tmp_6888, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6954 'xor' 'xor_ln58_5690' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6955 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4267)   --->   "%and_ln58_2844 = and i1 %tmp_6887, i1 %xor_ln58_5690" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6955 'and' 'and_ln58_2844' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6956 [1/1] (0.12ns)   --->   "%xor_ln58_5691 = xor i1 %tmp_6887, i1 %tmp_6888" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6956 'xor' 'xor_ln58_5691' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6957 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4268)   --->   "%xor_ln58_5692 = xor i1 %xor_ln58_5691, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6957 'xor' 'xor_ln58_5692' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6958 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4268)   --->   "%or_ln58_1420 = or i1 %and_ln58_2843, i1 %xor_ln58_5692" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6958 'or' 'or_ln58_1420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6959 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4268)   --->   "%select_ln58_4266 = select i1 %xor_ln58_5691, i16 32767, i16 %add_ln58_2437" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6959 'select' 'select_ln58_4266' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6960 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4267 = select i1 %and_ln58_2844, i16 32768, i16 %add_ln58_2437" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6960 'select' 'select_ln58_4267' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6961 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4268 = select i1 %or_ln58_1420, i16 %select_ln58_4266, i16 %select_ln58_4267" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6961 'select' 'select_ln58_4268' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6962 [1/1] (0.00ns)   --->   "%sext_ln58_2310 = sext i16 %select_ln58_4151" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6962 'sext' 'sext_ln58_2310' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6963 [1/1] (0.00ns)   --->   "%sext_ln58_2311 = sext i16 %mult_1582" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6963 'sext' 'sext_ln58_2311' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6964 [1/1] (0.78ns)   --->   "%add_ln58_1731 = add i17 %sext_ln58_2311, i17 %sext_ln58_2310" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6964 'add' 'add_ln58_1731' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6965 [1/1] (0.00ns)   --->   "%tmp_6889 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1731, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6965 'bitselect' 'tmp_6889' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6966 [1/1] (0.78ns)   --->   "%add_ln58_2438 = add i16 %mult_1582, i16 %select_ln58_4151" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6966 'add' 'add_ln58_2438' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6967 [1/1] (0.00ns)   --->   "%tmp_6890 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2438, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6967 'bitselect' 'tmp_6890' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6968 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4271)   --->   "%xor_ln58_5693 = xor i1 %tmp_6889, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6968 'xor' 'xor_ln58_5693' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6969 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4271)   --->   "%and_ln58_2845 = and i1 %tmp_6890, i1 %xor_ln58_5693" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6969 'and' 'and_ln58_2845' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6970 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4270)   --->   "%xor_ln58_5694 = xor i1 %tmp_6890, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6970 'xor' 'xor_ln58_5694' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6971 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4270)   --->   "%and_ln58_2846 = and i1 %tmp_6889, i1 %xor_ln58_5694" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6971 'and' 'and_ln58_2846' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6972 [1/1] (0.12ns)   --->   "%xor_ln58_5695 = xor i1 %tmp_6889, i1 %tmp_6890" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6972 'xor' 'xor_ln58_5695' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6973 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4271)   --->   "%xor_ln58_5696 = xor i1 %xor_ln58_5695, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6973 'xor' 'xor_ln58_5696' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6974 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4271)   --->   "%or_ln58_1421 = or i1 %and_ln58_2845, i1 %xor_ln58_5696" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6974 'or' 'or_ln58_1421' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6975 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4271)   --->   "%select_ln58_4269 = select i1 %xor_ln58_5695, i16 32767, i16 %add_ln58_2438" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6975 'select' 'select_ln58_4269' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6976 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4270 = select i1 %and_ln58_2846, i16 32768, i16 %add_ln58_2438" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6976 'select' 'select_ln58_4270' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6977 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4271 = select i1 %or_ln58_1421, i16 %select_ln58_4269, i16 %select_ln58_4270" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6977 'select' 'select_ln58_4271' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6978 [1/1] (0.00ns)   --->   "%sext_ln58_2312 = sext i16 %select_ln58_4241" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6978 'sext' 'sext_ln58_2312' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6979 [1/1] (0.00ns)   --->   "%sext_ln58_2313 = sext i16 %mult_1583" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6979 'sext' 'sext_ln58_2313' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6980 [1/1] (0.78ns)   --->   "%add_ln58_1732 = add i17 %sext_ln58_2313, i17 %sext_ln58_2312" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6980 'add' 'add_ln58_1732' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6981 [1/1] (0.00ns)   --->   "%tmp_6891 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1732, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6981 'bitselect' 'tmp_6891' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6982 [1/1] (0.78ns)   --->   "%add_ln58_2439 = add i16 %mult_1583, i16 %select_ln58_4241" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6982 'add' 'add_ln58_2439' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6983 [1/1] (0.00ns)   --->   "%tmp_6892 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2439, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6983 'bitselect' 'tmp_6892' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6984 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4274)   --->   "%xor_ln58_5697 = xor i1 %tmp_6891, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6984 'xor' 'xor_ln58_5697' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6985 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4274)   --->   "%and_ln58_2847 = and i1 %tmp_6892, i1 %xor_ln58_5697" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6985 'and' 'and_ln58_2847' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6986 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4273)   --->   "%xor_ln58_5698 = xor i1 %tmp_6892, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6986 'xor' 'xor_ln58_5698' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6987 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4273)   --->   "%and_ln58_2848 = and i1 %tmp_6891, i1 %xor_ln58_5698" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6987 'and' 'and_ln58_2848' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6988 [1/1] (0.12ns)   --->   "%xor_ln58_5699 = xor i1 %tmp_6891, i1 %tmp_6892" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6988 'xor' 'xor_ln58_5699' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6989 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4274)   --->   "%xor_ln58_5700 = xor i1 %xor_ln58_5699, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6989 'xor' 'xor_ln58_5700' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6990 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4274)   --->   "%or_ln58_1422 = or i1 %and_ln58_2847, i1 %xor_ln58_5700" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6990 'or' 'or_ln58_1422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6991 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4274)   --->   "%select_ln58_4272 = select i1 %xor_ln58_5699, i16 32767, i16 %add_ln58_2439" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6991 'select' 'select_ln58_4272' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6992 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4273 = select i1 %and_ln58_2848, i16 32768, i16 %add_ln58_2439" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6992 'select' 'select_ln58_4273' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6993 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4274 = select i1 %or_ln58_1422, i16 %select_ln58_4272, i16 %select_ln58_4273" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6993 'select' 'select_ln58_4274' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 6994 [1/1] (0.00ns)   --->   "%sext_ln58_2314 = sext i16 %select_ln58_4214" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6994 'sext' 'sext_ln58_2314' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6995 [1/1] (0.00ns)   --->   "%sext_ln58_2315 = sext i16 %mult_1584" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6995 'sext' 'sext_ln58_2315' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6996 [1/1] (0.78ns)   --->   "%add_ln58_1733 = add i17 %sext_ln58_2315, i17 %sext_ln58_2314" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6996 'add' 'add_ln58_1733' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6997 [1/1] (0.00ns)   --->   "%tmp_6893 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1733, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6997 'bitselect' 'tmp_6893' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6998 [1/1] (0.78ns)   --->   "%add_ln58_2440 = add i16 %mult_1584, i16 %select_ln58_4214" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6998 'add' 'add_ln58_2440' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6999 [1/1] (0.00ns)   --->   "%tmp_6894 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2440, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 6999 'bitselect' 'tmp_6894' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7000 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4277)   --->   "%xor_ln58_5701 = xor i1 %tmp_6893, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7000 'xor' 'xor_ln58_5701' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7001 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4277)   --->   "%and_ln58_2849 = and i1 %tmp_6894, i1 %xor_ln58_5701" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7001 'and' 'and_ln58_2849' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7002 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4276)   --->   "%xor_ln58_5702 = xor i1 %tmp_6894, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7002 'xor' 'xor_ln58_5702' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7003 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4276)   --->   "%and_ln58_2850 = and i1 %tmp_6893, i1 %xor_ln58_5702" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7003 'and' 'and_ln58_2850' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7004 [1/1] (0.12ns)   --->   "%xor_ln58_5703 = xor i1 %tmp_6893, i1 %tmp_6894" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7004 'xor' 'xor_ln58_5703' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7005 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4277)   --->   "%xor_ln58_5704 = xor i1 %xor_ln58_5703, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7005 'xor' 'xor_ln58_5704' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7006 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4277)   --->   "%or_ln58_1423 = or i1 %and_ln58_2849, i1 %xor_ln58_5704" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7006 'or' 'or_ln58_1423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7007 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4277)   --->   "%select_ln58_4275 = select i1 %xor_ln58_5703, i16 32767, i16 %add_ln58_2440" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7007 'select' 'select_ln58_4275' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7008 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4276 = select i1 %and_ln58_2850, i16 32768, i16 %add_ln58_2440" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7008 'select' 'select_ln58_4276' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7009 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4277 = select i1 %or_ln58_1423, i16 %select_ln58_4275, i16 %select_ln58_4276" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7009 'select' 'select_ln58_4277' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7010 [1/1] (0.00ns)   --->   "%sext_ln58_2316 = sext i16 %select_ln58_4016" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7010 'sext' 'sext_ln58_2316' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7011 [1/1] (0.00ns)   --->   "%sext_ln58_2317 = sext i16 %mult_1585" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7011 'sext' 'sext_ln58_2317' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7012 [1/1] (0.78ns)   --->   "%add_ln58_1734 = add i17 %sext_ln58_2317, i17 %sext_ln58_2316" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7012 'add' 'add_ln58_1734' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7013 [1/1] (0.00ns)   --->   "%tmp_6895 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1734, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7013 'bitselect' 'tmp_6895' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7014 [1/1] (0.78ns)   --->   "%add_ln58_2441 = add i16 %mult_1585, i16 %select_ln58_4016" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7014 'add' 'add_ln58_2441' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7015 [1/1] (0.00ns)   --->   "%tmp_6896 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2441, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7015 'bitselect' 'tmp_6896' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7016 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4280)   --->   "%xor_ln58_5705 = xor i1 %tmp_6895, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7016 'xor' 'xor_ln58_5705' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7017 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4280)   --->   "%and_ln58_2851 = and i1 %tmp_6896, i1 %xor_ln58_5705" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7017 'and' 'and_ln58_2851' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7018 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4279)   --->   "%xor_ln58_5706 = xor i1 %tmp_6896, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7018 'xor' 'xor_ln58_5706' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7019 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4279)   --->   "%and_ln58_2852 = and i1 %tmp_6895, i1 %xor_ln58_5706" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7019 'and' 'and_ln58_2852' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7020 [1/1] (0.12ns)   --->   "%xor_ln58_5707 = xor i1 %tmp_6895, i1 %tmp_6896" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7020 'xor' 'xor_ln58_5707' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7021 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4280)   --->   "%xor_ln58_5708 = xor i1 %xor_ln58_5707, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7021 'xor' 'xor_ln58_5708' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7022 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4280)   --->   "%or_ln58_1424 = or i1 %and_ln58_2851, i1 %xor_ln58_5708" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7022 'or' 'or_ln58_1424' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7023 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4280)   --->   "%select_ln58_4278 = select i1 %xor_ln58_5707, i16 32767, i16 %add_ln58_2441" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7023 'select' 'select_ln58_4278' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7024 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4279 = select i1 %and_ln58_2852, i16 32768, i16 %add_ln58_2441" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7024 'select' 'select_ln58_4279' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 7025 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4280 = select i1 %or_ln58_1424, i16 %select_ln58_4278, i16 %select_ln58_4279" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7025 'select' 'select_ln58_4280' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.13>
ST_4 : Operation 7026 [1/1] (0.00ns)   --->   "%conv_i_i_14 = sext i16 %a_14"   --->   Operation 7026 'sext' 'conv_i_i_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7027 [1/1] (0.00ns)   --->   "%sext_ln70_25 = sext i16 %a_14" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7027 'sext' 'sext_ln70_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7028 [1/1] (0.00ns)   --->   "%sext_ln70_26 = sext i16 %a_14" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7028 'sext' 'sext_ln70_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7029 [1/1] (1.94ns)   --->   "%mul_ln73_1593 = mul i32 %conv_i_i_14, i32 4294942724" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7029 'mul' 'mul_ln73_1593' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7030 [1/1] (0.00ns)   --->   "%tmp_6580 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1593, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7030 'bitselect' 'tmp_6580' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7031 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_163)   --->   "%trunc_ln42_1726 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1593, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7031 'partselect' 'trunc_ln42_1726' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7032 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_163)   --->   "%tmp_6581 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1593, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7032 'bitselect' 'tmp_6581' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7033 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_163)   --->   "%tmp_6582 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1593, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7033 'bitselect' 'tmp_6582' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7034 [1/1] (0.00ns)   --->   "%trunc_ln42_2657 = trunc i32 %mul_ln73_1593" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7034 'trunc' 'trunc_ln42_2657' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7035 [1/1] (0.76ns)   --->   "%icmp_ln42_1726 = icmp_ne  i14 %trunc_ln42_2657, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7035 'icmp' 'icmp_ln42_1726' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7036 [1/1] (0.00ns)   --->   "%tmp_6583 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1593, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7036 'bitselect' 'tmp_6583' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7037 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_163)   --->   "%or_ln42_2221 = or i1 %tmp_6581, i1 %icmp_ln42_1726" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7037 'or' 'or_ln42_2221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7038 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_163)   --->   "%and_ln42_2378 = and i1 %or_ln42_2221, i1 %tmp_6582" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7038 'and' 'and_ln42_2378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7039 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_163)   --->   "%zext_ln42_1717 = zext i1 %and_ln42_2378" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7039 'zext' 'zext_ln42_1717' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7040 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_163 = add i16 %trunc_ln42_1726, i16 %zext_ln42_1717" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7040 'add' 'add_ln42_163' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7041 [1/1] (0.00ns)   --->   "%tmp_6584 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_163, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7041 'bitselect' 'tmp_6584' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7042 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2379)   --->   "%xor_ln42_815 = xor i1 %tmp_6584, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7042 'xor' 'xor_ln42_815' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7043 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2379 = and i1 %tmp_6583, i1 %xor_ln42_815" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7043 'and' 'and_ln42_2379' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7044 [1/1] (0.12ns)   --->   "%xor_ln42_816 = xor i1 %tmp_6580, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7044 'xor' 'xor_ln42_816' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7045 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2380)   --->   "%select_ln42_652 = select i1 %and_ln42_2379, i1 %tmp_6580, i1 %xor_ln42_816" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7045 'select' 'select_ln42_652' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7046 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_819)   --->   "%select_ln42_653 = select i1 %and_ln42_2379, i1 %xor_ln42_816, i1 %tmp_6580" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7046 'select' 'select_ln42_653' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7047 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_819)   --->   "%xor_ln42_817 = xor i1 %tmp_6583, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7047 'xor' 'xor_ln42_817' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7048 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_819)   --->   "%or_ln42_2222 = or i1 %tmp_6584, i1 %xor_ln42_817" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7048 'or' 'or_ln42_2222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7049 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2380)   --->   "%xor_ln42_818 = xor i1 %select_ln42_652, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7049 'xor' 'xor_ln42_818' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7050 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2380)   --->   "%or_ln42_2223 = or i1 %tmp_6584, i1 %xor_ln42_818" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7050 'or' 'or_ln42_2223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7051 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2380 = and i1 %or_ln42_2223, i1 %xor_ln42_816" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7051 'and' 'and_ln42_2380' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7052 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_819)   --->   "%and_ln42_2381 = and i1 %tmp_6584, i1 %select_ln42_653" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7052 'and' 'and_ln42_2381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7053 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_819 = xor i1 %and_ln42_2381, i1 %or_ln42_2222" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7053 'xor' 'xor_ln42_819' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7054 [1/1] (0.00ns) (grouped into LUT with out node mult_1600)   --->   "%and_ln42_2382 = and i1 %xor_ln42_819, i1 %tmp_6580" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7054 'and' 'and_ln42_2382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7055 [1/1] (0.00ns) (grouped into LUT with out node mult_1600)   --->   "%select_ln42_654 = select i1 %and_ln42_2380, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7055 'select' 'select_ln42_654' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7056 [1/1] (0.00ns) (grouped into LUT with out node mult_1600)   --->   "%or_ln42_2224 = or i1 %and_ln42_2380, i1 %and_ln42_2382" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7056 'or' 'or_ln42_2224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7057 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1600 = select i1 %or_ln42_2224, i16 %select_ln42_654, i16 %add_ln42_163" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7057 'select' 'mult_1600' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7058 [1/1] (1.94ns)   --->   "%mul_ln73_1594 = mul i32 %conv_i_i_14, i32 4294950269" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7058 'mul' 'mul_ln73_1594' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7059 [1/1] (0.00ns)   --->   "%tmp_6585 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1594, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7059 'bitselect' 'tmp_6585' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7060 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_164)   --->   "%trunc_ln42_1727 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1594, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7060 'partselect' 'trunc_ln42_1727' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7061 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_164)   --->   "%tmp_6586 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1594, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7061 'bitselect' 'tmp_6586' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7062 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_164)   --->   "%tmp_6587 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1594, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7062 'bitselect' 'tmp_6587' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7063 [1/1] (0.00ns)   --->   "%trunc_ln42_2658 = trunc i32 %mul_ln73_1594" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7063 'trunc' 'trunc_ln42_2658' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7064 [1/1] (0.76ns)   --->   "%icmp_ln42_1727 = icmp_ne  i14 %trunc_ln42_2658, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7064 'icmp' 'icmp_ln42_1727' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7065 [1/1] (0.00ns)   --->   "%tmp_6588 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1594, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7065 'bitselect' 'tmp_6588' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7066 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_164)   --->   "%or_ln42_2225 = or i1 %tmp_6586, i1 %icmp_ln42_1727" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7066 'or' 'or_ln42_2225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7067 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_164)   --->   "%and_ln42_2383 = and i1 %or_ln42_2225, i1 %tmp_6587" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7067 'and' 'and_ln42_2383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7068 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_164)   --->   "%zext_ln42_1718 = zext i1 %and_ln42_2383" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7068 'zext' 'zext_ln42_1718' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7069 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_164 = add i16 %trunc_ln42_1727, i16 %zext_ln42_1718" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7069 'add' 'add_ln42_164' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7070 [1/1] (0.00ns)   --->   "%tmp_6589 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_164, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7070 'bitselect' 'tmp_6589' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7071 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2384)   --->   "%xor_ln42_820 = xor i1 %tmp_6589, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7071 'xor' 'xor_ln42_820' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7072 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2384 = and i1 %tmp_6588, i1 %xor_ln42_820" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7072 'and' 'and_ln42_2384' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7073 [1/1] (0.12ns)   --->   "%xor_ln42_821 = xor i1 %tmp_6585, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7073 'xor' 'xor_ln42_821' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7074 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2385)   --->   "%select_ln42_656 = select i1 %and_ln42_2384, i1 %tmp_6585, i1 %xor_ln42_821" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7074 'select' 'select_ln42_656' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7075 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_824)   --->   "%select_ln42_657 = select i1 %and_ln42_2384, i1 %xor_ln42_821, i1 %tmp_6585" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7075 'select' 'select_ln42_657' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7076 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_824)   --->   "%xor_ln42_822 = xor i1 %tmp_6588, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7076 'xor' 'xor_ln42_822' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7077 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_824)   --->   "%or_ln42_2226 = or i1 %tmp_6589, i1 %xor_ln42_822" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7077 'or' 'or_ln42_2226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7078 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2385)   --->   "%xor_ln42_823 = xor i1 %select_ln42_656, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7078 'xor' 'xor_ln42_823' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7079 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2385)   --->   "%or_ln42_2227 = or i1 %tmp_6589, i1 %xor_ln42_823" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7079 'or' 'or_ln42_2227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7080 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2385 = and i1 %or_ln42_2227, i1 %xor_ln42_821" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7080 'and' 'and_ln42_2385' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7081 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_824)   --->   "%and_ln42_2386 = and i1 %tmp_6589, i1 %select_ln42_657" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7081 'and' 'and_ln42_2386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7082 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_824 = xor i1 %and_ln42_2386, i1 %or_ln42_2226" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7082 'xor' 'xor_ln42_824' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7083 [1/1] (0.00ns) (grouped into LUT with out node mult_1601)   --->   "%and_ln42_2387 = and i1 %xor_ln42_824, i1 %tmp_6585" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7083 'and' 'and_ln42_2387' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7084 [1/1] (0.00ns) (grouped into LUT with out node mult_1601)   --->   "%select_ln42_658 = select i1 %and_ln42_2385, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7084 'select' 'select_ln42_658' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7085 [1/1] (0.00ns) (grouped into LUT with out node mult_1601)   --->   "%or_ln42_2228 = or i1 %and_ln42_2385, i1 %and_ln42_2387" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7085 'or' 'or_ln42_2228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7086 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1601 = select i1 %or_ln42_2228, i16 %select_ln42_658, i16 %add_ln42_164" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7086 'select' 'mult_1601' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7087 [1/1] (1.94ns)   --->   "%mul_ln73_1595 = mul i32 %conv_i_i_14, i32 21534" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7087 'mul' 'mul_ln73_1595' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7088 [1/1] (0.00ns)   --->   "%tmp_6590 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1595, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7088 'bitselect' 'tmp_6590' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7089 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_165)   --->   "%trunc_ln42_1728 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1595, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7089 'partselect' 'trunc_ln42_1728' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7090 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_165)   --->   "%tmp_6591 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1595, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7090 'bitselect' 'tmp_6591' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7091 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_165)   --->   "%tmp_6592 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1595, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7091 'bitselect' 'tmp_6592' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7092 [1/1] (0.00ns)   --->   "%trunc_ln42_2659 = trunc i32 %mul_ln73_1595" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7092 'trunc' 'trunc_ln42_2659' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7093 [1/1] (0.76ns)   --->   "%icmp_ln42_1728 = icmp_ne  i14 %trunc_ln42_2659, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7093 'icmp' 'icmp_ln42_1728' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7094 [1/1] (0.00ns)   --->   "%tmp_6593 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1595, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7094 'bitselect' 'tmp_6593' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7095 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_165)   --->   "%or_ln42_2229 = or i1 %tmp_6591, i1 %icmp_ln42_1728" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7095 'or' 'or_ln42_2229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7096 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_165)   --->   "%and_ln42_2388 = and i1 %or_ln42_2229, i1 %tmp_6592" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7096 'and' 'and_ln42_2388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7097 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_165)   --->   "%zext_ln42_1719 = zext i1 %and_ln42_2388" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7097 'zext' 'zext_ln42_1719' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7098 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_165 = add i16 %trunc_ln42_1728, i16 %zext_ln42_1719" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7098 'add' 'add_ln42_165' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7099 [1/1] (0.00ns)   --->   "%tmp_6594 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_165, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7099 'bitselect' 'tmp_6594' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7100 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2389)   --->   "%xor_ln42_825 = xor i1 %tmp_6594, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7100 'xor' 'xor_ln42_825' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7101 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2389 = and i1 %tmp_6593, i1 %xor_ln42_825" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7101 'and' 'and_ln42_2389' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7102 [1/1] (0.12ns)   --->   "%xor_ln42_826 = xor i1 %tmp_6590, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7102 'xor' 'xor_ln42_826' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7103 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2390)   --->   "%select_ln42_660 = select i1 %and_ln42_2389, i1 %tmp_6590, i1 %xor_ln42_826" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7103 'select' 'select_ln42_660' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7104 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_829)   --->   "%select_ln42_661 = select i1 %and_ln42_2389, i1 %xor_ln42_826, i1 %tmp_6590" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7104 'select' 'select_ln42_661' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7105 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_829)   --->   "%xor_ln42_827 = xor i1 %tmp_6593, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7105 'xor' 'xor_ln42_827' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7106 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_829)   --->   "%or_ln42_2230 = or i1 %tmp_6594, i1 %xor_ln42_827" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7106 'or' 'or_ln42_2230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7107 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2390)   --->   "%xor_ln42_828 = xor i1 %select_ln42_660, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7107 'xor' 'xor_ln42_828' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7108 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2390)   --->   "%or_ln42_2231 = or i1 %tmp_6594, i1 %xor_ln42_828" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7108 'or' 'or_ln42_2231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7109 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2390 = and i1 %or_ln42_2231, i1 %xor_ln42_826" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7109 'and' 'and_ln42_2390' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7110 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_829)   --->   "%and_ln42_2391 = and i1 %tmp_6594, i1 %select_ln42_661" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7110 'and' 'and_ln42_2391' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7111 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_829 = xor i1 %and_ln42_2391, i1 %or_ln42_2230" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7111 'xor' 'xor_ln42_829' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7112 [1/1] (0.00ns) (grouped into LUT with out node mult_1602)   --->   "%and_ln42_2392 = and i1 %xor_ln42_829, i1 %tmp_6590" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7112 'and' 'and_ln42_2392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7113 [1/1] (0.00ns) (grouped into LUT with out node mult_1602)   --->   "%select_ln42_662 = select i1 %and_ln42_2390, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7113 'select' 'select_ln42_662' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7114 [1/1] (0.00ns) (grouped into LUT with out node mult_1602)   --->   "%or_ln42_2232 = or i1 %and_ln42_2390, i1 %and_ln42_2392" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7114 'or' 'or_ln42_2232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7115 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1602 = select i1 %or_ln42_2232, i16 %select_ln42_662, i16 %add_ln42_165" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7115 'select' 'mult_1602' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7116 [1/1] (1.94ns)   --->   "%mul_ln73_1596 = mul i31 %sext_ln70_26, i31 2147467588" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7116 'mul' 'mul_ln73_1596' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7117 [1/1] (0.00ns)   --->   "%tmp_6595 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1596, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7117 'bitselect' 'tmp_6595' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7118 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_166)   --->   "%trunc_ln42_1729 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1596, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7118 'partselect' 'trunc_ln42_1729' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7119 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_166)   --->   "%tmp_6596 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1596, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7119 'bitselect' 'tmp_6596' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7120 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_166)   --->   "%tmp_6597 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1596, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7120 'bitselect' 'tmp_6597' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7121 [1/1] (0.00ns)   --->   "%trunc_ln42_2660 = trunc i31 %mul_ln73_1596" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7121 'trunc' 'trunc_ln42_2660' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7122 [1/1] (0.76ns)   --->   "%icmp_ln42_1729 = icmp_ne  i14 %trunc_ln42_2660, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7122 'icmp' 'icmp_ln42_1729' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7123 [1/1] (0.00ns)   --->   "%tmp_6598 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1596, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7123 'bitselect' 'tmp_6598' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7124 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_166)   --->   "%or_ln42_2233 = or i1 %tmp_6596, i1 %icmp_ln42_1729" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7124 'or' 'or_ln42_2233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7125 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_166)   --->   "%and_ln42_2393 = and i1 %or_ln42_2233, i1 %tmp_6597" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7125 'and' 'and_ln42_2393' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7126 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_166)   --->   "%zext_ln42_1720 = zext i1 %and_ln42_2393" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7126 'zext' 'zext_ln42_1720' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7127 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_166 = add i16 %trunc_ln42_1729, i16 %zext_ln42_1720" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7127 'add' 'add_ln42_166' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7128 [1/1] (0.00ns)   --->   "%tmp_6599 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_166, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7128 'bitselect' 'tmp_6599' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7129 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2394)   --->   "%xor_ln42_830 = xor i1 %tmp_6599, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7129 'xor' 'xor_ln42_830' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7130 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2394 = and i1 %tmp_6598, i1 %xor_ln42_830" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7130 'and' 'and_ln42_2394' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7131 [1/1] (0.12ns)   --->   "%xor_ln42_831 = xor i1 %tmp_6595, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7131 'xor' 'xor_ln42_831' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7132 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2395)   --->   "%select_ln42_664 = select i1 %and_ln42_2394, i1 %tmp_6595, i1 %xor_ln42_831" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7132 'select' 'select_ln42_664' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7133 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_834)   --->   "%select_ln42_665 = select i1 %and_ln42_2394, i1 %xor_ln42_831, i1 %tmp_6595" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7133 'select' 'select_ln42_665' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7134 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_834)   --->   "%xor_ln42_832 = xor i1 %tmp_6598, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7134 'xor' 'xor_ln42_832' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7135 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_834)   --->   "%or_ln42_2234 = or i1 %tmp_6599, i1 %xor_ln42_832" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7135 'or' 'or_ln42_2234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7136 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2395)   --->   "%xor_ln42_833 = xor i1 %select_ln42_664, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7136 'xor' 'xor_ln42_833' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7137 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2395)   --->   "%or_ln42_2235 = or i1 %tmp_6599, i1 %xor_ln42_833" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7137 'or' 'or_ln42_2235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7138 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2395 = and i1 %or_ln42_2235, i1 %xor_ln42_831" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7138 'and' 'and_ln42_2395' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7139 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_834)   --->   "%and_ln42_2396 = and i1 %tmp_6599, i1 %select_ln42_665" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7139 'and' 'and_ln42_2396' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7140 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_834 = xor i1 %and_ln42_2396, i1 %or_ln42_2234" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7140 'xor' 'xor_ln42_834' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7141 [1/1] (0.00ns) (grouped into LUT with out node mult_1603)   --->   "%and_ln42_2397 = and i1 %xor_ln42_834, i1 %tmp_6595" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7141 'and' 'and_ln42_2397' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7142 [1/1] (0.00ns) (grouped into LUT with out node mult_1603)   --->   "%select_ln42_666 = select i1 %and_ln42_2395, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7142 'select' 'select_ln42_666' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7143 [1/1] (0.00ns) (grouped into LUT with out node mult_1603)   --->   "%or_ln42_2236 = or i1 %and_ln42_2395, i1 %and_ln42_2397" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7143 'or' 'or_ln42_2236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7144 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1603 = select i1 %or_ln42_2236, i16 %select_ln42_666, i16 %add_ln42_166" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7144 'select' 'mult_1603' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7145 [1/1] (1.94ns)   --->   "%mul_ln73_1597 = mul i31 %sext_ln70_26, i31 14538" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7145 'mul' 'mul_ln73_1597' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7146 [1/1] (0.00ns)   --->   "%tmp_6600 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1597, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7146 'bitselect' 'tmp_6600' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7147 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_167)   --->   "%trunc_ln42_1730 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1597, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7147 'partselect' 'trunc_ln42_1730' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7148 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_167)   --->   "%tmp_6601 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1597, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7148 'bitselect' 'tmp_6601' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7149 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_167)   --->   "%tmp_6602 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1597, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7149 'bitselect' 'tmp_6602' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7150 [1/1] (0.00ns)   --->   "%trunc_ln42_2661 = trunc i31 %mul_ln73_1597" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7150 'trunc' 'trunc_ln42_2661' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7151 [1/1] (0.76ns)   --->   "%icmp_ln42_1730 = icmp_ne  i14 %trunc_ln42_2661, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7151 'icmp' 'icmp_ln42_1730' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7152 [1/1] (0.00ns)   --->   "%tmp_6603 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1597, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7152 'bitselect' 'tmp_6603' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7153 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_167)   --->   "%or_ln42_2237 = or i1 %tmp_6601, i1 %icmp_ln42_1730" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7153 'or' 'or_ln42_2237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7154 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_167)   --->   "%and_ln42_2398 = and i1 %or_ln42_2237, i1 %tmp_6602" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7154 'and' 'and_ln42_2398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7155 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_167)   --->   "%zext_ln42_1721 = zext i1 %and_ln42_2398" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7155 'zext' 'zext_ln42_1721' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7156 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_167 = add i16 %trunc_ln42_1730, i16 %zext_ln42_1721" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7156 'add' 'add_ln42_167' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7157 [1/1] (0.00ns)   --->   "%tmp_6604 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_167, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7157 'bitselect' 'tmp_6604' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7158 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2399)   --->   "%xor_ln42_835 = xor i1 %tmp_6604, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7158 'xor' 'xor_ln42_835' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7159 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2399 = and i1 %tmp_6603, i1 %xor_ln42_835" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7159 'and' 'and_ln42_2399' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7160 [1/1] (0.12ns)   --->   "%xor_ln42_836 = xor i1 %tmp_6600, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7160 'xor' 'xor_ln42_836' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7161 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2400)   --->   "%select_ln42_668 = select i1 %and_ln42_2399, i1 %tmp_6600, i1 %xor_ln42_836" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7161 'select' 'select_ln42_668' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7162 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_839)   --->   "%select_ln42_669 = select i1 %and_ln42_2399, i1 %xor_ln42_836, i1 %tmp_6600" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7162 'select' 'select_ln42_669' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7163 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_839)   --->   "%xor_ln42_837 = xor i1 %tmp_6603, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7163 'xor' 'xor_ln42_837' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7164 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_839)   --->   "%or_ln42_2238 = or i1 %tmp_6604, i1 %xor_ln42_837" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7164 'or' 'or_ln42_2238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7165 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2400)   --->   "%xor_ln42_838 = xor i1 %select_ln42_668, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7165 'xor' 'xor_ln42_838' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7166 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2400)   --->   "%or_ln42_2239 = or i1 %tmp_6604, i1 %xor_ln42_838" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7166 'or' 'or_ln42_2239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7167 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2400 = and i1 %or_ln42_2239, i1 %xor_ln42_836" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7167 'and' 'and_ln42_2400' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7168 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_839)   --->   "%and_ln42_2401 = and i1 %tmp_6604, i1 %select_ln42_669" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7168 'and' 'and_ln42_2401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7169 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_839 = xor i1 %and_ln42_2401, i1 %or_ln42_2238" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7169 'xor' 'xor_ln42_839' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7170 [1/1] (0.00ns) (grouped into LUT with out node mult_1604)   --->   "%and_ln42_2402 = and i1 %xor_ln42_839, i1 %tmp_6600" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7170 'and' 'and_ln42_2402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7171 [1/1] (0.00ns) (grouped into LUT with out node mult_1604)   --->   "%select_ln42_670 = select i1 %and_ln42_2400, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7171 'select' 'select_ln42_670' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7172 [1/1] (0.00ns) (grouped into LUT with out node mult_1604)   --->   "%or_ln42_2240 = or i1 %and_ln42_2400, i1 %and_ln42_2402" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7172 'or' 'or_ln42_2240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7173 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1604 = select i1 %or_ln42_2240, i16 %select_ln42_670, i16 %add_ln42_167" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7173 'select' 'mult_1604' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7174 [1/1] (1.94ns)   --->   "%mul_ln73_1598 = mul i30 %sext_ln70_25, i30 1073734879" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7174 'mul' 'mul_ln73_1598' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7175 [1/1] (0.00ns)   --->   "%tmp_6605 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1598, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7175 'bitselect' 'tmp_6605' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7176 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_168)   --->   "%trunc_ln42_2662 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln73_1598, i32 15, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7176 'partselect' 'trunc_ln42_2662' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7177 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_168)   --->   "%sext_ln42_777 = sext i15 %trunc_ln42_2662" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7177 'sext' 'sext_ln42_777' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7178 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_168)   --->   "%tmp_6606 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1598, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7178 'bitselect' 'tmp_6606' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7179 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_168)   --->   "%tmp_6607 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1598, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7179 'bitselect' 'tmp_6607' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7180 [1/1] (0.00ns)   --->   "%trunc_ln42_2663 = trunc i30 %mul_ln73_1598" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7180 'trunc' 'trunc_ln42_2663' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7181 [1/1] (0.76ns)   --->   "%icmp_ln42_1731 = icmp_ne  i14 %trunc_ln42_2663, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7181 'icmp' 'icmp_ln42_1731' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7182 [1/1] (0.00ns)   --->   "%tmp_6608 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %mul_ln73_1598, i32 29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7182 'bitselect' 'tmp_6608' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7183 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_168)   --->   "%or_ln42_2241 = or i1 %tmp_6606, i1 %icmp_ln42_1731" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7183 'or' 'or_ln42_2241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7184 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_168)   --->   "%and_ln42_2403 = and i1 %or_ln42_2241, i1 %tmp_6607" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7184 'and' 'and_ln42_2403' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7185 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_168)   --->   "%zext_ln42_1722 = zext i1 %and_ln42_2403" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7185 'zext' 'zext_ln42_1722' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7186 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln42_168 = add i16 %sext_ln42_777, i16 %zext_ln42_1722" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7186 'add' 'add_ln42_168' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7187 [1/1] (0.00ns)   --->   "%tmp_6609 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_168, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7187 'bitselect' 'tmp_6609' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7188 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2404)   --->   "%xor_ln42_840 = xor i1 %tmp_6609, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7188 'xor' 'xor_ln42_840' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7189 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2404 = and i1 %tmp_6608, i1 %xor_ln42_840" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7189 'and' 'and_ln42_2404' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7190 [1/1] (0.12ns)   --->   "%xor_ln42_841 = xor i1 %tmp_6605, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7190 'xor' 'xor_ln42_841' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7191 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2405)   --->   "%select_ln42_672 = select i1 %and_ln42_2404, i1 %tmp_6605, i1 %xor_ln42_841" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7191 'select' 'select_ln42_672' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7192 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_844)   --->   "%select_ln42_673 = select i1 %and_ln42_2404, i1 %xor_ln42_841, i1 %tmp_6605" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7192 'select' 'select_ln42_673' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7193 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_844)   --->   "%xor_ln42_842 = xor i1 %tmp_6608, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7193 'xor' 'xor_ln42_842' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7194 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_844)   --->   "%or_ln42_2242 = or i1 %tmp_6609, i1 %xor_ln42_842" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7194 'or' 'or_ln42_2242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7195 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2405)   --->   "%xor_ln42_843 = xor i1 %select_ln42_672, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7195 'xor' 'xor_ln42_843' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7196 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2405)   --->   "%or_ln42_2243 = or i1 %tmp_6609, i1 %xor_ln42_843" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7196 'or' 'or_ln42_2243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7197 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2405 = and i1 %or_ln42_2243, i1 %xor_ln42_841" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7197 'and' 'and_ln42_2405' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7198 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_844)   --->   "%and_ln42_2406 = and i1 %tmp_6609, i1 %select_ln42_673" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7198 'and' 'and_ln42_2406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7199 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_844 = xor i1 %and_ln42_2406, i1 %or_ln42_2242" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7199 'xor' 'xor_ln42_844' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7200 [1/1] (0.00ns) (grouped into LUT with out node mult_1605)   --->   "%and_ln42_2407 = and i1 %xor_ln42_844, i1 %tmp_6605" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7200 'and' 'and_ln42_2407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7201 [1/1] (0.00ns) (grouped into LUT with out node mult_1605)   --->   "%select_ln42_674 = select i1 %and_ln42_2405, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7201 'select' 'select_ln42_674' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7202 [1/1] (0.00ns) (grouped into LUT with out node mult_1605)   --->   "%or_ln42_2244 = or i1 %and_ln42_2405, i1 %and_ln42_2407" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7202 'or' 'or_ln42_2244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7203 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1605 = select i1 %or_ln42_2244, i16 %select_ln42_674, i16 %add_ln42_168" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7203 'select' 'mult_1605' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7204 [1/1] (1.94ns)   --->   "%mul_ln73_1599 = mul i32 %conv_i_i_14, i32 30216" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7204 'mul' 'mul_ln73_1599' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7205 [1/1] (0.00ns)   --->   "%tmp_6610 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1599, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7205 'bitselect' 'tmp_6610' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7206 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_169)   --->   "%trunc_ln42_1732 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1599, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7206 'partselect' 'trunc_ln42_1732' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7207 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_169)   --->   "%tmp_6611 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1599, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7207 'bitselect' 'tmp_6611' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7208 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_169)   --->   "%tmp_6612 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1599, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7208 'bitselect' 'tmp_6612' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7209 [1/1] (0.00ns)   --->   "%trunc_ln42_2664 = trunc i32 %mul_ln73_1599" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7209 'trunc' 'trunc_ln42_2664' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7210 [1/1] (0.76ns)   --->   "%icmp_ln42_1732 = icmp_ne  i14 %trunc_ln42_2664, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7210 'icmp' 'icmp_ln42_1732' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7211 [1/1] (0.00ns)   --->   "%tmp_6613 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1599, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7211 'bitselect' 'tmp_6613' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7212 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_169)   --->   "%or_ln42_2245 = or i1 %tmp_6611, i1 %icmp_ln42_1732" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7212 'or' 'or_ln42_2245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7213 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_169)   --->   "%and_ln42_2408 = and i1 %or_ln42_2245, i1 %tmp_6612" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7213 'and' 'and_ln42_2408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7214 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_169)   --->   "%zext_ln42_1723 = zext i1 %and_ln42_2408" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7214 'zext' 'zext_ln42_1723' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7215 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_169 = add i16 %trunc_ln42_1732, i16 %zext_ln42_1723" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7215 'add' 'add_ln42_169' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7216 [1/1] (0.00ns)   --->   "%tmp_6614 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_169, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7216 'bitselect' 'tmp_6614' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7217 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2409)   --->   "%xor_ln42_845 = xor i1 %tmp_6614, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7217 'xor' 'xor_ln42_845' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7218 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2409 = and i1 %tmp_6613, i1 %xor_ln42_845" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7218 'and' 'and_ln42_2409' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7219 [1/1] (0.12ns)   --->   "%xor_ln42_846 = xor i1 %tmp_6610, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7219 'xor' 'xor_ln42_846' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7220 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2410)   --->   "%select_ln42_676 = select i1 %and_ln42_2409, i1 %tmp_6610, i1 %xor_ln42_846" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7220 'select' 'select_ln42_676' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7221 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_849)   --->   "%select_ln42_677 = select i1 %and_ln42_2409, i1 %xor_ln42_846, i1 %tmp_6610" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7221 'select' 'select_ln42_677' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7222 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_849)   --->   "%xor_ln42_847 = xor i1 %tmp_6613, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7222 'xor' 'xor_ln42_847' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7223 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_849)   --->   "%or_ln42_2246 = or i1 %tmp_6614, i1 %xor_ln42_847" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7223 'or' 'or_ln42_2246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7224 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2410)   --->   "%xor_ln42_848 = xor i1 %select_ln42_676, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7224 'xor' 'xor_ln42_848' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7225 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2410)   --->   "%or_ln42_2247 = or i1 %tmp_6614, i1 %xor_ln42_848" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7225 'or' 'or_ln42_2247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7226 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2410 = and i1 %or_ln42_2247, i1 %xor_ln42_846" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7226 'and' 'and_ln42_2410' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7227 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_849)   --->   "%and_ln42_2411 = and i1 %tmp_6614, i1 %select_ln42_677" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7227 'and' 'and_ln42_2411' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7228 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_849 = xor i1 %and_ln42_2411, i1 %or_ln42_2246" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7228 'xor' 'xor_ln42_849' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7229 [1/1] (0.00ns) (grouped into LUT with out node mult_1606)   --->   "%and_ln42_2412 = and i1 %xor_ln42_849, i1 %tmp_6610" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7229 'and' 'and_ln42_2412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7230 [1/1] (0.00ns) (grouped into LUT with out node mult_1606)   --->   "%select_ln42_678 = select i1 %and_ln42_2410, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7230 'select' 'select_ln42_678' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7231 [1/1] (0.00ns) (grouped into LUT with out node mult_1606)   --->   "%or_ln42_2248 = or i1 %and_ln42_2410, i1 %and_ln42_2412" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7231 'or' 'or_ln42_2248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7232 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1606 = select i1 %or_ln42_2248, i16 %select_ln42_678, i16 %add_ln42_169" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7232 'select' 'mult_1606' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7233 [1/1] (1.94ns)   --->   "%mul_ln73_1600 = mul i31 %sext_ln70_26, i31 2147473438" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7233 'mul' 'mul_ln73_1600' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7234 [1/1] (0.00ns)   --->   "%tmp_6615 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1600, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7234 'bitselect' 'tmp_6615' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7235 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_170)   --->   "%trunc_ln42_1733 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1600, i32 15, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7235 'partselect' 'trunc_ln42_1733' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7236 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_170)   --->   "%tmp_6616 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1600, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7236 'bitselect' 'tmp_6616' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7237 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_170)   --->   "%tmp_6617 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1600, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7237 'bitselect' 'tmp_6617' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7238 [1/1] (0.00ns)   --->   "%trunc_ln42_2665 = trunc i31 %mul_ln73_1600" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7238 'trunc' 'trunc_ln42_2665' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7239 [1/1] (0.76ns)   --->   "%icmp_ln42_1733 = icmp_ne  i14 %trunc_ln42_2665, i14 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7239 'icmp' 'icmp_ln42_1733' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7240 [1/1] (0.00ns)   --->   "%tmp_6618 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1600, i32 30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7240 'bitselect' 'tmp_6618' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7241 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_170)   --->   "%or_ln42_2249 = or i1 %tmp_6616, i1 %icmp_ln42_1733" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7241 'or' 'or_ln42_2249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7242 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_170)   --->   "%and_ln42_2413 = and i1 %or_ln42_2249, i1 %tmp_6617" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7242 'and' 'and_ln42_2413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7243 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_170)   --->   "%zext_ln42_1724 = zext i1 %and_ln42_2413" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7243 'zext' 'zext_ln42_1724' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7244 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_170 = add i16 %trunc_ln42_1733, i16 %zext_ln42_1724" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7244 'add' 'add_ln42_170' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7245 [1/1] (0.00ns)   --->   "%tmp_6619 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_170, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7245 'bitselect' 'tmp_6619' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7246 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2414)   --->   "%xor_ln42_850 = xor i1 %tmp_6619, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7246 'xor' 'xor_ln42_850' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7247 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_2414 = and i1 %tmp_6618, i1 %xor_ln42_850" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7247 'and' 'and_ln42_2414' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7248 [1/1] (0.12ns)   --->   "%xor_ln42_851 = xor i1 %tmp_6615, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7248 'xor' 'xor_ln42_851' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7249 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2415)   --->   "%select_ln42_680 = select i1 %and_ln42_2414, i1 %tmp_6615, i1 %xor_ln42_851" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7249 'select' 'select_ln42_680' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7250 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_854)   --->   "%select_ln42_681 = select i1 %and_ln42_2414, i1 %xor_ln42_851, i1 %tmp_6615" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7250 'select' 'select_ln42_681' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7251 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_854)   --->   "%xor_ln42_852 = xor i1 %tmp_6618, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7251 'xor' 'xor_ln42_852' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7252 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_854)   --->   "%or_ln42_2250 = or i1 %tmp_6619, i1 %xor_ln42_852" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7252 'or' 'or_ln42_2250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7253 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2415)   --->   "%xor_ln42_853 = xor i1 %select_ln42_680, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7253 'xor' 'xor_ln42_853' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7254 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2415)   --->   "%or_ln42_2251 = or i1 %tmp_6619, i1 %xor_ln42_853" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7254 'or' 'or_ln42_2251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7255 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_2415 = and i1 %or_ln42_2251, i1 %xor_ln42_851" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7255 'and' 'and_ln42_2415' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7256 [1/1] (0.00ns) (grouped into LUT with out node xor_ln42_854)   --->   "%and_ln42_2416 = and i1 %tmp_6619, i1 %select_ln42_681" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7256 'and' 'and_ln42_2416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7257 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln42_854 = xor i1 %and_ln42_2416, i1 %or_ln42_2250" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7257 'xor' 'xor_ln42_854' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7258 [1/1] (0.00ns) (grouped into LUT with out node mult_1607)   --->   "%and_ln42_2417 = and i1 %xor_ln42_854, i1 %tmp_6615" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7258 'and' 'and_ln42_2417' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7259 [1/1] (0.00ns) (grouped into LUT with out node mult_1607)   --->   "%select_ln42_682 = select i1 %and_ln42_2415, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7259 'select' 'select_ln42_682' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7260 [1/1] (0.00ns) (grouped into LUT with out node mult_1607)   --->   "%or_ln42_2252 = or i1 %and_ln42_2415, i1 %and_ln42_2417" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7260 'or' 'or_ln42_2252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7261 [1/1] (0.24ns) (out node of the LUT)   --->   "%mult_1607 = select i1 %or_ln42_2252, i16 %select_ln42_682, i16 %add_ln42_170" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7261 'select' 'mult_1607' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7262 [1/1] (0.00ns)   --->   "%sext_ln58_2281 = sext i16 %select_ln58_4205" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7262 'sext' 'sext_ln58_2281' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7263 [1/1] (0.00ns)   --->   "%sext_ln58_2282 = sext i16 %mult_1568" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7263 'sext' 'sext_ln58_2282' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7264 [1/1] (0.78ns)   --->   "%add_ln58_1716 = add i17 %sext_ln58_2282, i17 %sext_ln58_2281" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7264 'add' 'add_ln58_1716' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7265 [1/1] (0.00ns)   --->   "%tmp_6859 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1716, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7265 'bitselect' 'tmp_6859' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7266 [1/1] (0.78ns)   --->   "%add_ln58_2423 = add i16 %mult_1568, i16 %select_ln58_4205" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7266 'add' 'add_ln58_2423' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7267 [1/1] (0.00ns)   --->   "%tmp_6860 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2423, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7267 'bitselect' 'tmp_6860' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7268 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4226)   --->   "%xor_ln58_5633 = xor i1 %tmp_6859, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7268 'xor' 'xor_ln58_5633' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7269 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4226)   --->   "%and_ln58_2815 = and i1 %tmp_6860, i1 %xor_ln58_5633" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7269 'and' 'and_ln58_2815' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7270 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4225)   --->   "%xor_ln58_5634 = xor i1 %tmp_6860, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7270 'xor' 'xor_ln58_5634' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7271 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4225)   --->   "%and_ln58_2816 = and i1 %tmp_6859, i1 %xor_ln58_5634" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7271 'and' 'and_ln58_2816' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7272 [1/1] (0.12ns)   --->   "%xor_ln58_5635 = xor i1 %tmp_6859, i1 %tmp_6860" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7272 'xor' 'xor_ln58_5635' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7273 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4226)   --->   "%xor_ln58_5636 = xor i1 %xor_ln58_5635, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7273 'xor' 'xor_ln58_5636' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7274 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4226)   --->   "%or_ln58_1406 = or i1 %and_ln58_2815, i1 %xor_ln58_5636" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7274 'or' 'or_ln58_1406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7275 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4226)   --->   "%select_ln58_4224 = select i1 %xor_ln58_5635, i16 32767, i16 %add_ln58_2423" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7275 'select' 'select_ln58_4224' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7276 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4225 = select i1 %and_ln58_2816, i16 32768, i16 %add_ln58_2423" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7276 'select' 'select_ln58_4225' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7277 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4226 = select i1 %or_ln58_1406, i16 %select_ln58_4224, i16 %select_ln58_4225" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7277 'select' 'select_ln58_4226' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7278 [1/1] (0.00ns)   --->   "%sext_ln58_2287 = sext i16 %select_ln58_4178" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7278 'sext' 'sext_ln58_2287' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7279 [1/1] (0.00ns)   --->   "%sext_ln58_2288 = sext i16 %mult_1571" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7279 'sext' 'sext_ln58_2288' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7280 [1/1] (0.78ns)   --->   "%add_ln58_1719 = add i17 %sext_ln58_2288, i17 %sext_ln58_2287" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7280 'add' 'add_ln58_1719' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7281 [1/1] (0.00ns)   --->   "%tmp_6865 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1719, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7281 'bitselect' 'tmp_6865' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7282 [1/1] (0.78ns)   --->   "%add_ln58_2426 = add i16 %mult_1571, i16 %select_ln58_4178" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7282 'add' 'add_ln58_2426' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7283 [1/1] (0.00ns)   --->   "%tmp_6866 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2426, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7283 'bitselect' 'tmp_6866' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7284 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4235)   --->   "%xor_ln58_5645 = xor i1 %tmp_6865, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7284 'xor' 'xor_ln58_5645' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7285 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4235)   --->   "%and_ln58_2821 = and i1 %tmp_6866, i1 %xor_ln58_5645" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7285 'and' 'and_ln58_2821' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7286 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4234)   --->   "%xor_ln58_5646 = xor i1 %tmp_6866, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7286 'xor' 'xor_ln58_5646' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7287 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4234)   --->   "%and_ln58_2822 = and i1 %tmp_6865, i1 %xor_ln58_5646" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7287 'and' 'and_ln58_2822' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7288 [1/1] (0.12ns)   --->   "%xor_ln58_5647 = xor i1 %tmp_6865, i1 %tmp_6866" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7288 'xor' 'xor_ln58_5647' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7289 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4235)   --->   "%xor_ln58_5648 = xor i1 %xor_ln58_5647, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7289 'xor' 'xor_ln58_5648' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7290 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4235)   --->   "%or_ln58_1409 = or i1 %and_ln58_2821, i1 %xor_ln58_5648" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7290 'or' 'or_ln58_1409' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7291 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4235)   --->   "%select_ln58_4233 = select i1 %xor_ln58_5647, i16 32767, i16 %add_ln58_2426" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7291 'select' 'select_ln58_4233' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7292 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4234 = select i1 %and_ln58_2822, i16 32768, i16 %add_ln58_2426" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7292 'select' 'select_ln58_4234' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7293 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4235 = select i1 %or_ln58_1409, i16 %select_ln58_4233, i16 %select_ln58_4234" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7293 'select' 'select_ln58_4235' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7294 [1/1] (0.00ns)   --->   "%sext_ln58_2318 = sext i16 %select_ln58_4226" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7294 'sext' 'sext_ln58_2318' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7295 [1/1] (0.00ns)   --->   "%sext_ln58_2319 = sext i16 %mult_1586" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7295 'sext' 'sext_ln58_2319' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7296 [1/1] (0.78ns)   --->   "%add_ln58_1735 = add i17 %sext_ln58_2319, i17 %sext_ln58_2318" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7296 'add' 'add_ln58_1735' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7297 [1/1] (0.00ns)   --->   "%tmp_6897 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1735, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7297 'bitselect' 'tmp_6897' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7298 [1/1] (0.78ns)   --->   "%add_ln58_2442 = add i16 %mult_1586, i16 %select_ln58_4226" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7298 'add' 'add_ln58_2442' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7299 [1/1] (0.00ns)   --->   "%tmp_6898 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2442, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7299 'bitselect' 'tmp_6898' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7300 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4283)   --->   "%xor_ln58_5709 = xor i1 %tmp_6897, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7300 'xor' 'xor_ln58_5709' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7301 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4283)   --->   "%and_ln58_2853 = and i1 %tmp_6898, i1 %xor_ln58_5709" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7301 'and' 'and_ln58_2853' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7302 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4282)   --->   "%xor_ln58_5710 = xor i1 %tmp_6898, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7302 'xor' 'xor_ln58_5710' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7303 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4282)   --->   "%and_ln58_2854 = and i1 %tmp_6897, i1 %xor_ln58_5710" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7303 'and' 'and_ln58_2854' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7304 [1/1] (0.12ns)   --->   "%xor_ln58_5711 = xor i1 %tmp_6897, i1 %tmp_6898" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7304 'xor' 'xor_ln58_5711' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7305 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4283)   --->   "%xor_ln58_5712 = xor i1 %xor_ln58_5711, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7305 'xor' 'xor_ln58_5712' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7306 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4283)   --->   "%or_ln58_1425 = or i1 %and_ln58_2853, i1 %xor_ln58_5712" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7306 'or' 'or_ln58_1425' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7307 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4283)   --->   "%select_ln58_4281 = select i1 %xor_ln58_5711, i16 32767, i16 %add_ln58_2442" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7307 'select' 'select_ln58_4281' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7308 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4282 = select i1 %and_ln58_2854, i16 32768, i16 %add_ln58_2442" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7308 'select' 'select_ln58_4282' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7309 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4283 = select i1 %or_ln58_1425, i16 %select_ln58_4281, i16 %select_ln58_4282" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7309 'select' 'select_ln58_4283' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7310 [1/1] (0.00ns)   --->   "%sext_ln58_2320 = sext i16 %select_ln58_4208" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7310 'sext' 'sext_ln58_2320' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7311 [1/1] (0.00ns)   --->   "%sext_ln58_2321 = sext i16 %mult_1587" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7311 'sext' 'sext_ln58_2321' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7312 [1/1] (0.78ns)   --->   "%add_ln58_1736 = add i17 %sext_ln58_2321, i17 %sext_ln58_2320" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7312 'add' 'add_ln58_1736' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7313 [1/1] (0.00ns)   --->   "%tmp_6899 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1736, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7313 'bitselect' 'tmp_6899' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7314 [1/1] (0.78ns)   --->   "%add_ln58_2443 = add i16 %mult_1587, i16 %select_ln58_4208" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7314 'add' 'add_ln58_2443' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7315 [1/1] (0.00ns)   --->   "%tmp_6900 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2443, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7315 'bitselect' 'tmp_6900' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7316 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4286)   --->   "%xor_ln58_5713 = xor i1 %tmp_6899, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7316 'xor' 'xor_ln58_5713' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7317 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4286)   --->   "%and_ln58_2855 = and i1 %tmp_6900, i1 %xor_ln58_5713" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7317 'and' 'and_ln58_2855' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7318 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4285)   --->   "%xor_ln58_5714 = xor i1 %tmp_6900, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7318 'xor' 'xor_ln58_5714' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7319 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4285)   --->   "%and_ln58_2856 = and i1 %tmp_6899, i1 %xor_ln58_5714" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7319 'and' 'and_ln58_2856' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7320 [1/1] (0.12ns)   --->   "%xor_ln58_5715 = xor i1 %tmp_6899, i1 %tmp_6900" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7320 'xor' 'xor_ln58_5715' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7321 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4286)   --->   "%xor_ln58_5716 = xor i1 %xor_ln58_5715, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7321 'xor' 'xor_ln58_5716' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7322 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4286)   --->   "%or_ln58_1426 = or i1 %and_ln58_2855, i1 %xor_ln58_5716" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7322 'or' 'or_ln58_1426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7323 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4286)   --->   "%select_ln58_4284 = select i1 %xor_ln58_5715, i16 32767, i16 %add_ln58_2443" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7323 'select' 'select_ln58_4284' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7324 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4285 = select i1 %and_ln58_2856, i16 32768, i16 %add_ln58_2443" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7324 'select' 'select_ln58_4285' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7325 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4286 = select i1 %or_ln58_1426, i16 %select_ln58_4284, i16 %select_ln58_4285" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7325 'select' 'select_ln58_4286' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7326 [1/1] (0.00ns)   --->   "%sext_ln58_2322 = sext i16 %select_ln58_4232" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7326 'sext' 'sext_ln58_2322' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7327 [1/1] (0.00ns)   --->   "%sext_ln58_2323 = sext i16 %mult_1588" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7327 'sext' 'sext_ln58_2323' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7328 [1/1] (0.78ns)   --->   "%add_ln58_1737 = add i17 %sext_ln58_2323, i17 %sext_ln58_2322" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7328 'add' 'add_ln58_1737' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7329 [1/1] (0.00ns)   --->   "%tmp_6901 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1737, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7329 'bitselect' 'tmp_6901' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7330 [1/1] (0.78ns)   --->   "%add_ln58_2444 = add i16 %mult_1588, i16 %select_ln58_4232" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7330 'add' 'add_ln58_2444' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7331 [1/1] (0.00ns)   --->   "%tmp_6902 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2444, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7331 'bitselect' 'tmp_6902' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7332 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4289)   --->   "%xor_ln58_5717 = xor i1 %tmp_6901, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7332 'xor' 'xor_ln58_5717' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7333 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4289)   --->   "%and_ln58_2857 = and i1 %tmp_6902, i1 %xor_ln58_5717" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7333 'and' 'and_ln58_2857' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7334 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4288)   --->   "%xor_ln58_5718 = xor i1 %tmp_6902, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7334 'xor' 'xor_ln58_5718' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7335 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4288)   --->   "%and_ln58_2858 = and i1 %tmp_6901, i1 %xor_ln58_5718" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7335 'and' 'and_ln58_2858' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7336 [1/1] (0.12ns)   --->   "%xor_ln58_5719 = xor i1 %tmp_6901, i1 %tmp_6902" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7336 'xor' 'xor_ln58_5719' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7337 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4289)   --->   "%xor_ln58_5720 = xor i1 %xor_ln58_5719, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7337 'xor' 'xor_ln58_5720' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7338 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4289)   --->   "%or_ln58_1427 = or i1 %and_ln58_2857, i1 %xor_ln58_5720" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7338 'or' 'or_ln58_1427' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7339 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4289)   --->   "%select_ln58_4287 = select i1 %xor_ln58_5719, i16 32767, i16 %add_ln58_2444" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7339 'select' 'select_ln58_4287' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7340 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4288 = select i1 %and_ln58_2858, i16 32768, i16 %add_ln58_2444" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7340 'select' 'select_ln58_4288' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7341 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4289 = select i1 %or_ln58_1427, i16 %select_ln58_4287, i16 %select_ln58_4288" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7341 'select' 'select_ln58_4289' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7342 [1/1] (0.00ns)   --->   "%sext_ln58_2324 = sext i16 %select_ln58_4136" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7342 'sext' 'sext_ln58_2324' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7343 [1/1] (0.00ns)   --->   "%sext_ln58_2325 = sext i16 %mult_1589" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7343 'sext' 'sext_ln58_2325' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7344 [1/1] (0.78ns)   --->   "%add_ln58_1738 = add i17 %sext_ln58_2325, i17 %sext_ln58_2324" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7344 'add' 'add_ln58_1738' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7345 [1/1] (0.00ns)   --->   "%tmp_6903 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1738, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7345 'bitselect' 'tmp_6903' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7346 [1/1] (0.78ns)   --->   "%add_ln58_2445 = add i16 %mult_1589, i16 %select_ln58_4136" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7346 'add' 'add_ln58_2445' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7347 [1/1] (0.00ns)   --->   "%tmp_6904 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2445, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7347 'bitselect' 'tmp_6904' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7348 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4292)   --->   "%xor_ln58_5721 = xor i1 %tmp_6903, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7348 'xor' 'xor_ln58_5721' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7349 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4292)   --->   "%and_ln58_2859 = and i1 %tmp_6904, i1 %xor_ln58_5721" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7349 'and' 'and_ln58_2859' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7350 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4291)   --->   "%xor_ln58_5722 = xor i1 %tmp_6904, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7350 'xor' 'xor_ln58_5722' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7351 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4291)   --->   "%and_ln58_2860 = and i1 %tmp_6903, i1 %xor_ln58_5722" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7351 'and' 'and_ln58_2860' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7352 [1/1] (0.12ns)   --->   "%xor_ln58_5723 = xor i1 %tmp_6903, i1 %tmp_6904" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7352 'xor' 'xor_ln58_5723' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7353 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4292)   --->   "%xor_ln58_5724 = xor i1 %xor_ln58_5723, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7353 'xor' 'xor_ln58_5724' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7354 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4292)   --->   "%or_ln58_1428 = or i1 %and_ln58_2859, i1 %xor_ln58_5724" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7354 'or' 'or_ln58_1428' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7355 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4292)   --->   "%select_ln58_4290 = select i1 %xor_ln58_5723, i16 32767, i16 %add_ln58_2445" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7355 'select' 'select_ln58_4290' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7356 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4291 = select i1 %and_ln58_2860, i16 32768, i16 %add_ln58_2445" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7356 'select' 'select_ln58_4291' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7357 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4292 = select i1 %or_ln58_1428, i16 %select_ln58_4290, i16 %select_ln58_4291" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7357 'select' 'select_ln58_4292' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7358 [1/1] (0.00ns)   --->   "%sext_ln58_2326 = sext i16 %select_ln58_4235" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7358 'sext' 'sext_ln58_2326' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7359 [1/1] (0.00ns)   --->   "%sext_ln58_2327 = sext i16 %mult_1590" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7359 'sext' 'sext_ln58_2327' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7360 [1/1] (0.78ns)   --->   "%add_ln58_1739 = add i17 %sext_ln58_2327, i17 %sext_ln58_2326" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7360 'add' 'add_ln58_1739' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7361 [1/1] (0.00ns)   --->   "%tmp_6905 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1739, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7361 'bitselect' 'tmp_6905' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7362 [1/1] (0.78ns)   --->   "%add_ln58_2446 = add i16 %mult_1590, i16 %select_ln58_4235" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7362 'add' 'add_ln58_2446' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7363 [1/1] (0.00ns)   --->   "%tmp_6906 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2446, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7363 'bitselect' 'tmp_6906' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7364 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4295)   --->   "%xor_ln58_5725 = xor i1 %tmp_6905, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7364 'xor' 'xor_ln58_5725' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7365 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4295)   --->   "%and_ln58_2861 = and i1 %tmp_6906, i1 %xor_ln58_5725" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7365 'and' 'and_ln58_2861' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7366 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4294)   --->   "%xor_ln58_5726 = xor i1 %tmp_6906, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7366 'xor' 'xor_ln58_5726' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7367 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4294)   --->   "%and_ln58_2862 = and i1 %tmp_6905, i1 %xor_ln58_5726" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7367 'and' 'and_ln58_2862' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7368 [1/1] (0.12ns)   --->   "%xor_ln58_5727 = xor i1 %tmp_6905, i1 %tmp_6906" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7368 'xor' 'xor_ln58_5727' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7369 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4295)   --->   "%xor_ln58_5728 = xor i1 %xor_ln58_5727, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7369 'xor' 'xor_ln58_5728' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7370 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4295)   --->   "%or_ln58_1429 = or i1 %and_ln58_2861, i1 %xor_ln58_5728" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7370 'or' 'or_ln58_1429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7371 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4295)   --->   "%select_ln58_4293 = select i1 %xor_ln58_5727, i16 32767, i16 %add_ln58_2446" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7371 'select' 'select_ln58_4293' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7372 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4294 = select i1 %and_ln58_2862, i16 32768, i16 %add_ln58_2446" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7372 'select' 'select_ln58_4294' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7373 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4295 = select i1 %or_ln58_1429, i16 %select_ln58_4293, i16 %select_ln58_4294" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7373 'select' 'select_ln58_4295' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7374 [1/1] (0.00ns)   --->   "%sext_ln58_2328 = sext i16 %select_ln58_4181" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7374 'sext' 'sext_ln58_2328' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7375 [1/1] (0.00ns)   --->   "%sext_ln58_2329 = sext i16 %mult_1591" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7375 'sext' 'sext_ln58_2329' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7376 [1/1] (0.78ns)   --->   "%add_ln58_1740 = add i17 %sext_ln58_2329, i17 %sext_ln58_2328" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7376 'add' 'add_ln58_1740' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7377 [1/1] (0.00ns)   --->   "%tmp_6907 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1740, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7377 'bitselect' 'tmp_6907' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7378 [1/1] (0.78ns)   --->   "%add_ln58_2447 = add i16 %mult_1591, i16 %select_ln58_4181" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7378 'add' 'add_ln58_2447' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7379 [1/1] (0.00ns)   --->   "%tmp_6908 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2447, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7379 'bitselect' 'tmp_6908' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7380 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4298)   --->   "%xor_ln58_5729 = xor i1 %tmp_6907, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7380 'xor' 'xor_ln58_5729' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7381 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4298)   --->   "%and_ln58_2863 = and i1 %tmp_6908, i1 %xor_ln58_5729" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7381 'and' 'and_ln58_2863' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7382 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4297)   --->   "%xor_ln58_5730 = xor i1 %tmp_6908, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7382 'xor' 'xor_ln58_5730' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7383 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4297)   --->   "%and_ln58_2864 = and i1 %tmp_6907, i1 %xor_ln58_5730" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7383 'and' 'and_ln58_2864' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7384 [1/1] (0.12ns)   --->   "%xor_ln58_5731 = xor i1 %tmp_6907, i1 %tmp_6908" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7384 'xor' 'xor_ln58_5731' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7385 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4298)   --->   "%xor_ln58_5732 = xor i1 %xor_ln58_5731, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7385 'xor' 'xor_ln58_5732' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7386 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4298)   --->   "%or_ln58_1430 = or i1 %and_ln58_2863, i1 %xor_ln58_5732" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7386 'or' 'or_ln58_1430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7387 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4298)   --->   "%select_ln58_4296 = select i1 %xor_ln58_5731, i16 32767, i16 %add_ln58_2447" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7387 'select' 'select_ln58_4296' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7388 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4297 = select i1 %and_ln58_2864, i16 32768, i16 %add_ln58_2447" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7388 'select' 'select_ln58_4297' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7389 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4298 = select i1 %or_ln58_1430, i16 %select_ln58_4296, i16 %select_ln58_4297" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7389 'select' 'select_ln58_4298' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7390 [1/1] (0.00ns)   --->   "%sext_ln58_2330 = sext i16 %select_ln58_4265" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7390 'sext' 'sext_ln58_2330' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7391 [1/1] (0.00ns)   --->   "%sext_ln58_2331 = sext i16 %mult_1592" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7391 'sext' 'sext_ln58_2331' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7392 [1/1] (0.78ns)   --->   "%add_ln58_1741 = add i17 %sext_ln58_2331, i17 %sext_ln58_2330" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7392 'add' 'add_ln58_1741' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7393 [1/1] (0.00ns)   --->   "%tmp_6909 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1741, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7393 'bitselect' 'tmp_6909' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7394 [1/1] (0.78ns)   --->   "%add_ln58_2448 = add i16 %mult_1592, i16 %select_ln58_4265" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7394 'add' 'add_ln58_2448' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7395 [1/1] (0.00ns)   --->   "%tmp_6910 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2448, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7395 'bitselect' 'tmp_6910' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7396 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4301)   --->   "%xor_ln58_5733 = xor i1 %tmp_6909, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7396 'xor' 'xor_ln58_5733' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7397 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4301)   --->   "%and_ln58_2865 = and i1 %tmp_6910, i1 %xor_ln58_5733" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7397 'and' 'and_ln58_2865' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7398 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4300)   --->   "%xor_ln58_5734 = xor i1 %tmp_6910, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7398 'xor' 'xor_ln58_5734' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7399 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4300)   --->   "%and_ln58_2866 = and i1 %tmp_6909, i1 %xor_ln58_5734" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7399 'and' 'and_ln58_2866' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7400 [1/1] (0.12ns)   --->   "%xor_ln58_5735 = xor i1 %tmp_6909, i1 %tmp_6910" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7400 'xor' 'xor_ln58_5735' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7401 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4301)   --->   "%xor_ln58_5736 = xor i1 %xor_ln58_5735, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7401 'xor' 'xor_ln58_5736' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7402 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4301)   --->   "%or_ln58_1431 = or i1 %and_ln58_2865, i1 %xor_ln58_5736" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7402 'or' 'or_ln58_1431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7403 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4301)   --->   "%select_ln58_4299 = select i1 %xor_ln58_5735, i16 32767, i16 %add_ln58_2448" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7403 'select' 'select_ln58_4299' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7404 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4300 = select i1 %and_ln58_2866, i16 32768, i16 %add_ln58_2448" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7404 'select' 'select_ln58_4300' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7405 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4301 = select i1 %or_ln58_1431, i16 %select_ln58_4299, i16 %select_ln58_4300" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7405 'select' 'select_ln58_4301' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7406 [1/1] (0.00ns)   --->   "%sext_ln58_2332 = sext i16 %select_ln58_4190" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7406 'sext' 'sext_ln58_2332' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7407 [1/1] (0.00ns)   --->   "%sext_ln58_2333 = sext i16 %mult_1593" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7407 'sext' 'sext_ln58_2333' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7408 [1/1] (0.78ns)   --->   "%add_ln58_1742 = add i17 %sext_ln58_2333, i17 %sext_ln58_2332" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7408 'add' 'add_ln58_1742' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7409 [1/1] (0.00ns)   --->   "%tmp_6911 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1742, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7409 'bitselect' 'tmp_6911' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7410 [1/1] (0.78ns)   --->   "%add_ln58_2449 = add i16 %mult_1593, i16 %select_ln58_4190" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7410 'add' 'add_ln58_2449' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7411 [1/1] (0.00ns)   --->   "%tmp_6912 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2449, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7411 'bitselect' 'tmp_6912' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7412 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4304)   --->   "%xor_ln58_5737 = xor i1 %tmp_6911, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7412 'xor' 'xor_ln58_5737' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7413 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4304)   --->   "%and_ln58_2867 = and i1 %tmp_6912, i1 %xor_ln58_5737" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7413 'and' 'and_ln58_2867' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7414 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4303)   --->   "%xor_ln58_5738 = xor i1 %tmp_6912, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7414 'xor' 'xor_ln58_5738' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7415 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4303)   --->   "%and_ln58_2868 = and i1 %tmp_6911, i1 %xor_ln58_5738" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7415 'and' 'and_ln58_2868' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7416 [1/1] (0.12ns)   --->   "%xor_ln58_5739 = xor i1 %tmp_6911, i1 %tmp_6912" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7416 'xor' 'xor_ln58_5739' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7417 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4304)   --->   "%xor_ln58_5740 = xor i1 %xor_ln58_5739, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7417 'xor' 'xor_ln58_5740' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7418 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4304)   --->   "%or_ln58_1432 = or i1 %and_ln58_2867, i1 %xor_ln58_5740" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7418 'or' 'or_ln58_1432' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7419 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4304)   --->   "%select_ln58_4302 = select i1 %xor_ln58_5739, i16 32767, i16 %add_ln58_2449" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7419 'select' 'select_ln58_4302' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7420 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4303 = select i1 %and_ln58_2868, i16 32768, i16 %add_ln58_2449" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7420 'select' 'select_ln58_4303' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7421 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4304 = select i1 %or_ln58_1432, i16 %select_ln58_4302, i16 %select_ln58_4303" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7421 'select' 'select_ln58_4304' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7422 [1/1] (0.00ns)   --->   "%sext_ln58_2334 = sext i16 %select_ln58_4277" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7422 'sext' 'sext_ln58_2334' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7423 [1/1] (0.00ns)   --->   "%sext_ln58_2335 = sext i16 %mult_1594" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7423 'sext' 'sext_ln58_2335' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7424 [1/1] (0.78ns)   --->   "%add_ln58_1743 = add i17 %sext_ln58_2335, i17 %sext_ln58_2334" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7424 'add' 'add_ln58_1743' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7425 [1/1] (0.00ns)   --->   "%tmp_6913 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1743, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7425 'bitselect' 'tmp_6913' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7426 [1/1] (0.78ns)   --->   "%add_ln58_2450 = add i16 %mult_1594, i16 %select_ln58_4277" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7426 'add' 'add_ln58_2450' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7427 [1/1] (0.00ns)   --->   "%tmp_6914 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2450, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7427 'bitselect' 'tmp_6914' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7428 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4307)   --->   "%xor_ln58_5741 = xor i1 %tmp_6913, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7428 'xor' 'xor_ln58_5741' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7429 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4307)   --->   "%and_ln58_2869 = and i1 %tmp_6914, i1 %xor_ln58_5741" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7429 'and' 'and_ln58_2869' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7430 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4306)   --->   "%xor_ln58_5742 = xor i1 %tmp_6914, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7430 'xor' 'xor_ln58_5742' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7431 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4306)   --->   "%and_ln58_2870 = and i1 %tmp_6913, i1 %xor_ln58_5742" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7431 'and' 'and_ln58_2870' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7432 [1/1] (0.12ns)   --->   "%xor_ln58_5743 = xor i1 %tmp_6913, i1 %tmp_6914" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7432 'xor' 'xor_ln58_5743' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7433 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4307)   --->   "%xor_ln58_5744 = xor i1 %xor_ln58_5743, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7433 'xor' 'xor_ln58_5744' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7434 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4307)   --->   "%or_ln58_1433 = or i1 %and_ln58_2869, i1 %xor_ln58_5744" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7434 'or' 'or_ln58_1433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7435 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4307)   --->   "%select_ln58_4305 = select i1 %xor_ln58_5743, i16 32767, i16 %add_ln58_2450" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7435 'select' 'select_ln58_4305' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7436 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4306 = select i1 %and_ln58_2870, i16 32768, i16 %add_ln58_2450" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7436 'select' 'select_ln58_4306' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7437 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4307 = select i1 %or_ln58_1433, i16 %select_ln58_4305, i16 %select_ln58_4306" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7437 'select' 'select_ln58_4307' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7438 [1/1] (0.00ns)   --->   "%sext_ln58_2336 = sext i16 %select_ln58_4223" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7438 'sext' 'sext_ln58_2336' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7439 [1/1] (0.00ns)   --->   "%sext_ln58_2337 = sext i16 %mult_1595" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7439 'sext' 'sext_ln58_2337' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7440 [1/1] (0.78ns)   --->   "%add_ln58_1744 = add i17 %sext_ln58_2337, i17 %sext_ln58_2336" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7440 'add' 'add_ln58_1744' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7441 [1/1] (0.00ns)   --->   "%tmp_6915 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1744, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7441 'bitselect' 'tmp_6915' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7442 [1/1] (0.78ns)   --->   "%add_ln58_2451 = add i16 %mult_1595, i16 %select_ln58_4223" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7442 'add' 'add_ln58_2451' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7443 [1/1] (0.00ns)   --->   "%tmp_6916 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2451, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7443 'bitselect' 'tmp_6916' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7444 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4310)   --->   "%xor_ln58_5745 = xor i1 %tmp_6915, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7444 'xor' 'xor_ln58_5745' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7445 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4310)   --->   "%and_ln58_2871 = and i1 %tmp_6916, i1 %xor_ln58_5745" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7445 'and' 'and_ln58_2871' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7446 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4309)   --->   "%xor_ln58_5746 = xor i1 %tmp_6916, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7446 'xor' 'xor_ln58_5746' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7447 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4309)   --->   "%and_ln58_2872 = and i1 %tmp_6915, i1 %xor_ln58_5746" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7447 'and' 'and_ln58_2872' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7448 [1/1] (0.12ns)   --->   "%xor_ln58_5747 = xor i1 %tmp_6915, i1 %tmp_6916" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7448 'xor' 'xor_ln58_5747' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7449 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4310)   --->   "%xor_ln58_5748 = xor i1 %xor_ln58_5747, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7449 'xor' 'xor_ln58_5748' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7450 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4310)   --->   "%or_ln58_1434 = or i1 %and_ln58_2871, i1 %xor_ln58_5748" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7450 'or' 'or_ln58_1434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7451 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4310)   --->   "%select_ln58_4308 = select i1 %xor_ln58_5747, i16 32767, i16 %add_ln58_2451" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7451 'select' 'select_ln58_4308' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7452 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4309 = select i1 %and_ln58_2872, i16 32768, i16 %add_ln58_2451" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7452 'select' 'select_ln58_4309' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7453 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4310 = select i1 %or_ln58_1434, i16 %select_ln58_4308, i16 %select_ln58_4309" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7453 'select' 'select_ln58_4310' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7454 [1/1] (0.00ns)   --->   "%sext_ln58_2338 = sext i16 %select_ln58_4280" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7454 'sext' 'sext_ln58_2338' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7455 [1/1] (0.00ns)   --->   "%sext_ln58_2339 = sext i16 %mult_1596" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7455 'sext' 'sext_ln58_2339' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7456 [1/1] (0.78ns)   --->   "%add_ln58_1745 = add i17 %sext_ln58_2339, i17 %sext_ln58_2338" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7456 'add' 'add_ln58_1745' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7457 [1/1] (0.00ns)   --->   "%tmp_6917 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1745, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7457 'bitselect' 'tmp_6917' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7458 [1/1] (0.78ns)   --->   "%add_ln58_2452 = add i16 %mult_1596, i16 %select_ln58_4280" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7458 'add' 'add_ln58_2452' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7459 [1/1] (0.00ns)   --->   "%tmp_6918 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2452, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7459 'bitselect' 'tmp_6918' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7460 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4313)   --->   "%xor_ln58_5749 = xor i1 %tmp_6917, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7460 'xor' 'xor_ln58_5749' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7461 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4313)   --->   "%and_ln58_2873 = and i1 %tmp_6918, i1 %xor_ln58_5749" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7461 'and' 'and_ln58_2873' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7462 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4312)   --->   "%xor_ln58_5750 = xor i1 %tmp_6918, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7462 'xor' 'xor_ln58_5750' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7463 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4312)   --->   "%and_ln58_2874 = and i1 %tmp_6917, i1 %xor_ln58_5750" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7463 'and' 'and_ln58_2874' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7464 [1/1] (0.12ns)   --->   "%xor_ln58_5751 = xor i1 %tmp_6917, i1 %tmp_6918" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7464 'xor' 'xor_ln58_5751' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7465 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4313)   --->   "%xor_ln58_5752 = xor i1 %xor_ln58_5751, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7465 'xor' 'xor_ln58_5752' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7466 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4313)   --->   "%or_ln58_1435 = or i1 %and_ln58_2873, i1 %xor_ln58_5752" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7466 'or' 'or_ln58_1435' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7467 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4313)   --->   "%select_ln58_4311 = select i1 %xor_ln58_5751, i16 32767, i16 %add_ln58_2452" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7467 'select' 'select_ln58_4311' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7468 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4312 = select i1 %and_ln58_2874, i16 32768, i16 %add_ln58_2452" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7468 'select' 'select_ln58_4312' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7469 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4313 = select i1 %or_ln58_1435, i16 %select_ln58_4311, i16 %select_ln58_4312" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7469 'select' 'select_ln58_4313' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7470 [1/1] (0.00ns)   --->   "%sext_ln58_2340 = sext i16 %select_ln58_4202" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7470 'sext' 'sext_ln58_2340' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7471 [1/1] (0.00ns)   --->   "%sext_ln58_2341 = sext i16 %mult_1597" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7471 'sext' 'sext_ln58_2341' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7472 [1/1] (0.78ns)   --->   "%add_ln58_1746 = add i17 %sext_ln58_2341, i17 %sext_ln58_2340" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7472 'add' 'add_ln58_1746' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7473 [1/1] (0.00ns)   --->   "%tmp_6919 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1746, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7473 'bitselect' 'tmp_6919' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7474 [1/1] (0.78ns)   --->   "%add_ln58_2453 = add i16 %mult_1597, i16 %select_ln58_4202" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7474 'add' 'add_ln58_2453' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7475 [1/1] (0.00ns)   --->   "%tmp_6920 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2453, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7475 'bitselect' 'tmp_6920' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7476 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4316)   --->   "%xor_ln58_5753 = xor i1 %tmp_6919, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7476 'xor' 'xor_ln58_5753' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7477 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4316)   --->   "%and_ln58_2875 = and i1 %tmp_6920, i1 %xor_ln58_5753" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7477 'and' 'and_ln58_2875' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7478 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4315)   --->   "%xor_ln58_5754 = xor i1 %tmp_6920, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7478 'xor' 'xor_ln58_5754' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7479 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4315)   --->   "%and_ln58_2876 = and i1 %tmp_6919, i1 %xor_ln58_5754" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7479 'and' 'and_ln58_2876' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7480 [1/1] (0.12ns)   --->   "%xor_ln58_5755 = xor i1 %tmp_6919, i1 %tmp_6920" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7480 'xor' 'xor_ln58_5755' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7481 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4316)   --->   "%xor_ln58_5756 = xor i1 %xor_ln58_5755, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7481 'xor' 'xor_ln58_5756' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7482 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4316)   --->   "%or_ln58_1436 = or i1 %and_ln58_2875, i1 %xor_ln58_5756" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7482 'or' 'or_ln58_1436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7483 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4316)   --->   "%select_ln58_4314 = select i1 %xor_ln58_5755, i16 32767, i16 %add_ln58_2453" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7483 'select' 'select_ln58_4314' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7484 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4315 = select i1 %and_ln58_2876, i16 32768, i16 %add_ln58_2453" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7484 'select' 'select_ln58_4315' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7485 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4316 = select i1 %or_ln58_1436, i16 %select_ln58_4314, i16 %select_ln58_4315" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7485 'select' 'select_ln58_4316' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7486 [1/1] (0.00ns)   --->   "%sext_ln58_2342 = sext i16 %select_ln58_4283" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7486 'sext' 'sext_ln58_2342' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7487 [1/1] (0.00ns)   --->   "%sext_ln58_2343 = sext i16 %mult_1598" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7487 'sext' 'sext_ln58_2343' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7488 [1/1] (0.78ns)   --->   "%add_ln58_1747 = add i17 %sext_ln58_2343, i17 %sext_ln58_2342" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7488 'add' 'add_ln58_1747' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7489 [1/1] (0.00ns)   --->   "%tmp_6921 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1747, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7489 'bitselect' 'tmp_6921' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7490 [1/1] (0.78ns)   --->   "%add_ln58_2454 = add i16 %mult_1598, i16 %select_ln58_4283" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7490 'add' 'add_ln58_2454' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7491 [1/1] (0.00ns)   --->   "%tmp_6922 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2454, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7491 'bitselect' 'tmp_6922' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7492 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4319)   --->   "%xor_ln58_5757 = xor i1 %tmp_6921, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7492 'xor' 'xor_ln58_5757' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7493 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4319)   --->   "%and_ln58_2877 = and i1 %tmp_6922, i1 %xor_ln58_5757" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7493 'and' 'and_ln58_2877' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7494 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4318)   --->   "%xor_ln58_5758 = xor i1 %tmp_6922, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7494 'xor' 'xor_ln58_5758' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7495 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4318)   --->   "%and_ln58_2878 = and i1 %tmp_6921, i1 %xor_ln58_5758" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7495 'and' 'and_ln58_2878' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7496 [1/1] (0.12ns)   --->   "%xor_ln58_5759 = xor i1 %tmp_6921, i1 %tmp_6922" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7496 'xor' 'xor_ln58_5759' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7497 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4319)   --->   "%xor_ln58_5760 = xor i1 %xor_ln58_5759, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7497 'xor' 'xor_ln58_5760' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7498 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4319)   --->   "%or_ln58_1437 = or i1 %and_ln58_2877, i1 %xor_ln58_5760" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7498 'or' 'or_ln58_1437' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7499 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4319)   --->   "%select_ln58_4317 = select i1 %xor_ln58_5759, i16 32767, i16 %add_ln58_2454" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7499 'select' 'select_ln58_4317' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7500 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4318 = select i1 %and_ln58_2878, i16 32768, i16 %add_ln58_2454" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7500 'select' 'select_ln58_4318' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7501 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4319 = select i1 %or_ln58_1437, i16 %select_ln58_4317, i16 %select_ln58_4318" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7501 'select' 'select_ln58_4319' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7502 [1/1] (0.00ns)   --->   "%sext_ln58_2344 = sext i16 %select_ln58_4229" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7502 'sext' 'sext_ln58_2344' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7503 [1/1] (0.00ns)   --->   "%sext_ln58_2345 = sext i16 %mult_1599" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7503 'sext' 'sext_ln58_2345' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7504 [1/1] (0.78ns)   --->   "%add_ln58_1748 = add i17 %sext_ln58_2345, i17 %sext_ln58_2344" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7504 'add' 'add_ln58_1748' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7505 [1/1] (0.00ns)   --->   "%tmp_6923 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1748, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7505 'bitselect' 'tmp_6923' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7506 [1/1] (0.78ns)   --->   "%add_ln58_2455 = add i16 %mult_1599, i16 %select_ln58_4229" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7506 'add' 'add_ln58_2455' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7507 [1/1] (0.00ns)   --->   "%tmp_6924 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2455, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7507 'bitselect' 'tmp_6924' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7508 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4322)   --->   "%xor_ln58_5761 = xor i1 %tmp_6923, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7508 'xor' 'xor_ln58_5761' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7509 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4322)   --->   "%and_ln58_2879 = and i1 %tmp_6924, i1 %xor_ln58_5761" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7509 'and' 'and_ln58_2879' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7510 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4321)   --->   "%xor_ln58_5762 = xor i1 %tmp_6924, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7510 'xor' 'xor_ln58_5762' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7511 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4321)   --->   "%and_ln58_2880 = and i1 %tmp_6923, i1 %xor_ln58_5762" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7511 'and' 'and_ln58_2880' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7512 [1/1] (0.12ns)   --->   "%xor_ln58_5763 = xor i1 %tmp_6923, i1 %tmp_6924" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7512 'xor' 'xor_ln58_5763' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7513 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4322)   --->   "%xor_ln58_5764 = xor i1 %xor_ln58_5763, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7513 'xor' 'xor_ln58_5764' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7514 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4322)   --->   "%or_ln58_1438 = or i1 %and_ln58_2879, i1 %xor_ln58_5764" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7514 'or' 'or_ln58_1438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7515 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4322)   --->   "%select_ln58_4320 = select i1 %xor_ln58_5763, i16 32767, i16 %add_ln58_2455" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7515 'select' 'select_ln58_4320' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7516 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4321 = select i1 %and_ln58_2880, i16 32768, i16 %add_ln58_2455" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7516 'select' 'select_ln58_4321' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7517 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4322 = select i1 %or_ln58_1438, i16 %select_ln58_4320, i16 %select_ln58_4321" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7517 'select' 'select_ln58_4322' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7518 [1/1] (0.00ns)   --->   "%sext_ln58_2362 = sext i16 %select_ln58_4322" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7518 'sext' 'sext_ln58_2362' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7519 [1/1] (0.00ns)   --->   "%sext_ln58_2363 = sext i16 %mult_1608" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7519 'sext' 'sext_ln58_2363' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7520 [1/1] (0.78ns)   --->   "%add_ln58_1757 = add i17 %sext_ln58_2363, i17 %sext_ln58_2362" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7520 'add' 'add_ln58_1757' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7521 [1/1] (0.00ns)   --->   "%tmp_6941 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1757, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7521 'bitselect' 'tmp_6941' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7522 [1/1] (0.78ns)   --->   "%add_ln58_2464 = add i16 %mult_1608, i16 %select_ln58_4322" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7522 'add' 'add_ln58_2464' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7523 [1/1] (0.00ns)   --->   "%tmp_6942 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2464, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7523 'bitselect' 'tmp_6942' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 7524 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4349)   --->   "%xor_ln58_5797 = xor i1 %tmp_6941, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7524 'xor' 'xor_ln58_5797' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7525 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4349)   --->   "%and_ln58_2897 = and i1 %tmp_6942, i1 %xor_ln58_5797" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7525 'and' 'and_ln58_2897' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7526 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4348)   --->   "%xor_ln58_5798 = xor i1 %tmp_6942, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7526 'xor' 'xor_ln58_5798' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7527 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4348)   --->   "%and_ln58_2898 = and i1 %tmp_6941, i1 %xor_ln58_5798" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7527 'and' 'and_ln58_2898' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7528 [1/1] (0.12ns)   --->   "%xor_ln58_5799 = xor i1 %tmp_6941, i1 %tmp_6942" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7528 'xor' 'xor_ln58_5799' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7529 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4349)   --->   "%xor_ln58_5800 = xor i1 %xor_ln58_5799, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7529 'xor' 'xor_ln58_5800' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7530 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4349)   --->   "%or_ln58_1447 = or i1 %and_ln58_2897, i1 %xor_ln58_5800" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7530 'or' 'or_ln58_1447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 7531 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4349)   --->   "%select_ln58_4347 = select i1 %xor_ln58_5799, i16 32767, i16 %add_ln58_2464" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7531 'select' 'select_ln58_4347' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7532 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4348 = select i1 %and_ln58_2898, i16 32768, i16 %add_ln58_2464" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7532 'select' 'select_ln58_4348' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 7533 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4349 = select i1 %or_ln58_1447, i16 %select_ln58_4347, i16 %select_ln58_4348" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7533 'select' 'select_ln58_4349' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.27>
ST_5 : Operation 7534 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 7534 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7535 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 192, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 7535 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7536 [1/1] (0.00ns)   --->   "%sext_ln58_2346 = sext i16 %select_ln58_4289" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7536 'sext' 'sext_ln58_2346' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7537 [1/1] (0.00ns)   --->   "%sext_ln58_2347 = sext i16 %mult_1600" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7537 'sext' 'sext_ln58_2347' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7538 [1/1] (0.78ns)   --->   "%add_ln58_1749 = add i17 %sext_ln58_2347, i17 %sext_ln58_2346" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7538 'add' 'add_ln58_1749' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7539 [1/1] (0.00ns)   --->   "%tmp_6925 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1749, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7539 'bitselect' 'tmp_6925' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7540 [1/1] (0.78ns)   --->   "%add_ln58_2456 = add i16 %mult_1600, i16 %select_ln58_4289" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7540 'add' 'add_ln58_2456' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7541 [1/1] (0.00ns)   --->   "%tmp_6926 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2456, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7541 'bitselect' 'tmp_6926' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7542 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4325)   --->   "%xor_ln58_5765 = xor i1 %tmp_6925, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7542 'xor' 'xor_ln58_5765' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7543 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4325)   --->   "%and_ln58_2881 = and i1 %tmp_6926, i1 %xor_ln58_5765" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7543 'and' 'and_ln58_2881' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7544 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4324)   --->   "%xor_ln58_5766 = xor i1 %tmp_6926, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7544 'xor' 'xor_ln58_5766' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7545 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4324)   --->   "%and_ln58_2882 = and i1 %tmp_6925, i1 %xor_ln58_5766" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7545 'and' 'and_ln58_2882' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7546 [1/1] (0.12ns)   --->   "%xor_ln58_5767 = xor i1 %tmp_6925, i1 %tmp_6926" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7546 'xor' 'xor_ln58_5767' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7547 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4325)   --->   "%xor_ln58_5768 = xor i1 %xor_ln58_5767, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7547 'xor' 'xor_ln58_5768' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7548 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4325)   --->   "%or_ln58_1439 = or i1 %and_ln58_2881, i1 %xor_ln58_5768" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7548 'or' 'or_ln58_1439' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7549 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4325)   --->   "%select_ln58_4323 = select i1 %xor_ln58_5767, i16 32767, i16 %add_ln58_2456" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7549 'select' 'select_ln58_4323' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 7550 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4324 = select i1 %and_ln58_2882, i16 32768, i16 %add_ln58_2456" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7550 'select' 'select_ln58_4324' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 7551 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4325 = select i1 %or_ln58_1439, i16 %select_ln58_4323, i16 %select_ln58_4324" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7551 'select' 'select_ln58_4325' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 7552 [1/1] (0.00ns)   --->   "%sext_ln58_2348 = sext i16 %select_ln58_4175" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7552 'sext' 'sext_ln58_2348' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7553 [1/1] (0.00ns)   --->   "%sext_ln58_2349 = sext i16 %mult_1601" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7553 'sext' 'sext_ln58_2349' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7554 [1/1] (0.78ns)   --->   "%add_ln58_1750 = add i17 %sext_ln58_2349, i17 %sext_ln58_2348" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7554 'add' 'add_ln58_1750' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7555 [1/1] (0.00ns)   --->   "%tmp_6927 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1750, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7555 'bitselect' 'tmp_6927' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7556 [1/1] (0.78ns)   --->   "%add_ln58_2457 = add i16 %mult_1601, i16 %select_ln58_4175" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7556 'add' 'add_ln58_2457' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7557 [1/1] (0.00ns)   --->   "%tmp_6928 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2457, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7557 'bitselect' 'tmp_6928' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7558 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4328)   --->   "%xor_ln58_5769 = xor i1 %tmp_6927, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7558 'xor' 'xor_ln58_5769' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7559 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4328)   --->   "%and_ln58_2883 = and i1 %tmp_6928, i1 %xor_ln58_5769" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7559 'and' 'and_ln58_2883' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7560 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4327)   --->   "%xor_ln58_5770 = xor i1 %tmp_6928, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7560 'xor' 'xor_ln58_5770' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7561 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4327)   --->   "%and_ln58_2884 = and i1 %tmp_6927, i1 %xor_ln58_5770" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7561 'and' 'and_ln58_2884' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7562 [1/1] (0.12ns)   --->   "%xor_ln58_5771 = xor i1 %tmp_6927, i1 %tmp_6928" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7562 'xor' 'xor_ln58_5771' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7563 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4328)   --->   "%xor_ln58_5772 = xor i1 %xor_ln58_5771, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7563 'xor' 'xor_ln58_5772' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7564 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4328)   --->   "%or_ln58_1440 = or i1 %and_ln58_2883, i1 %xor_ln58_5772" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7564 'or' 'or_ln58_1440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7565 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4328)   --->   "%select_ln58_4326 = select i1 %xor_ln58_5771, i16 32767, i16 %add_ln58_2457" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7565 'select' 'select_ln58_4326' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 7566 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4327 = select i1 %and_ln58_2884, i16 32768, i16 %add_ln58_2457" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7566 'select' 'select_ln58_4327' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 7567 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4328 = select i1 %or_ln58_1440, i16 %select_ln58_4326, i16 %select_ln58_4327" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7567 'select' 'select_ln58_4328' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 7568 [1/1] (0.00ns)   --->   "%sext_ln58_2350 = sext i16 %select_ln58_4295" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7568 'sext' 'sext_ln58_2350' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7569 [1/1] (0.00ns)   --->   "%sext_ln58_2351 = sext i16 %mult_1602" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7569 'sext' 'sext_ln58_2351' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7570 [1/1] (0.78ns)   --->   "%add_ln58_1751 = add i17 %sext_ln58_2351, i17 %sext_ln58_2350" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7570 'add' 'add_ln58_1751' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7571 [1/1] (0.00ns)   --->   "%tmp_6929 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1751, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7571 'bitselect' 'tmp_6929' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7572 [1/1] (0.78ns)   --->   "%add_ln58_2458 = add i16 %mult_1602, i16 %select_ln58_4295" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7572 'add' 'add_ln58_2458' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7573 [1/1] (0.00ns)   --->   "%tmp_6930 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2458, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7573 'bitselect' 'tmp_6930' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7574 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4331)   --->   "%xor_ln58_5773 = xor i1 %tmp_6929, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7574 'xor' 'xor_ln58_5773' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7575 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4331)   --->   "%and_ln58_2885 = and i1 %tmp_6930, i1 %xor_ln58_5773" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7575 'and' 'and_ln58_2885' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7576 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4330)   --->   "%xor_ln58_5774 = xor i1 %tmp_6930, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7576 'xor' 'xor_ln58_5774' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7577 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4330)   --->   "%and_ln58_2886 = and i1 %tmp_6929, i1 %xor_ln58_5774" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7577 'and' 'and_ln58_2886' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7578 [1/1] (0.12ns)   --->   "%xor_ln58_5775 = xor i1 %tmp_6929, i1 %tmp_6930" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7578 'xor' 'xor_ln58_5775' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7579 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4331)   --->   "%xor_ln58_5776 = xor i1 %xor_ln58_5775, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7579 'xor' 'xor_ln58_5776' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7580 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4331)   --->   "%or_ln58_1441 = or i1 %and_ln58_2885, i1 %xor_ln58_5776" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7580 'or' 'or_ln58_1441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7581 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4331)   --->   "%select_ln58_4329 = select i1 %xor_ln58_5775, i16 32767, i16 %add_ln58_2458" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7581 'select' 'select_ln58_4329' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 7582 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4330 = select i1 %and_ln58_2886, i16 32768, i16 %add_ln58_2458" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7582 'select' 'select_ln58_4330' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 7583 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4331 = select i1 %or_ln58_1441, i16 %select_ln58_4329, i16 %select_ln58_4330" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7583 'select' 'select_ln58_4331' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 7584 [1/1] (0.00ns)   --->   "%sext_ln58_2352 = sext i16 %select_ln58_4298" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7584 'sext' 'sext_ln58_2352' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7585 [1/1] (0.00ns)   --->   "%sext_ln58_2353 = sext i16 %mult_1603" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7585 'sext' 'sext_ln58_2353' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7586 [1/1] (0.78ns)   --->   "%add_ln58_1752 = add i17 %sext_ln58_2353, i17 %sext_ln58_2352" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7586 'add' 'add_ln58_1752' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7587 [1/1] (0.00ns)   --->   "%tmp_6931 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1752, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7587 'bitselect' 'tmp_6931' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7588 [1/1] (0.78ns)   --->   "%add_ln58_2459 = add i16 %mult_1603, i16 %select_ln58_4298" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7588 'add' 'add_ln58_2459' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7589 [1/1] (0.00ns)   --->   "%tmp_6932 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2459, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7589 'bitselect' 'tmp_6932' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7590 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4334)   --->   "%xor_ln58_5777 = xor i1 %tmp_6931, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7590 'xor' 'xor_ln58_5777' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7591 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4334)   --->   "%and_ln58_2887 = and i1 %tmp_6932, i1 %xor_ln58_5777" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7591 'and' 'and_ln58_2887' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7592 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4333)   --->   "%xor_ln58_5778 = xor i1 %tmp_6932, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7592 'xor' 'xor_ln58_5778' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7593 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4333)   --->   "%and_ln58_2888 = and i1 %tmp_6931, i1 %xor_ln58_5778" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7593 'and' 'and_ln58_2888' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7594 [1/1] (0.12ns)   --->   "%xor_ln58_5779 = xor i1 %tmp_6931, i1 %tmp_6932" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7594 'xor' 'xor_ln58_5779' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7595 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4334)   --->   "%xor_ln58_5780 = xor i1 %xor_ln58_5779, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7595 'xor' 'xor_ln58_5780' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7596 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4334)   --->   "%or_ln58_1442 = or i1 %and_ln58_2887, i1 %xor_ln58_5780" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7596 'or' 'or_ln58_1442' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7597 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4334)   --->   "%select_ln58_4332 = select i1 %xor_ln58_5779, i16 32767, i16 %add_ln58_2459" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7597 'select' 'select_ln58_4332' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 7598 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4333 = select i1 %and_ln58_2888, i16 32768, i16 %add_ln58_2459" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7598 'select' 'select_ln58_4333' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 7599 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4334 = select i1 %or_ln58_1442, i16 %select_ln58_4332, i16 %select_ln58_4333" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7599 'select' 'select_ln58_4334' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 7600 [1/1] (0.00ns)   --->   "%sext_ln58_2354 = sext i16 %select_ln58_4250" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7600 'sext' 'sext_ln58_2354' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7601 [1/1] (0.00ns)   --->   "%sext_ln58_2355 = sext i16 %mult_1604" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7601 'sext' 'sext_ln58_2355' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7602 [1/1] (0.78ns)   --->   "%add_ln58_1753 = add i17 %sext_ln58_2355, i17 %sext_ln58_2354" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7602 'add' 'add_ln58_1753' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7603 [1/1] (0.00ns)   --->   "%tmp_6933 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1753, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7603 'bitselect' 'tmp_6933' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7604 [1/1] (0.78ns)   --->   "%add_ln58_2460 = add i16 %mult_1604, i16 %select_ln58_4250" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7604 'add' 'add_ln58_2460' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7605 [1/1] (0.00ns)   --->   "%tmp_6934 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2460, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7605 'bitselect' 'tmp_6934' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7606 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4337)   --->   "%xor_ln58_5781 = xor i1 %tmp_6933, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7606 'xor' 'xor_ln58_5781' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7607 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4337)   --->   "%and_ln58_2889 = and i1 %tmp_6934, i1 %xor_ln58_5781" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7607 'and' 'and_ln58_2889' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7608 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4336)   --->   "%xor_ln58_5782 = xor i1 %tmp_6934, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7608 'xor' 'xor_ln58_5782' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7609 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4336)   --->   "%and_ln58_2890 = and i1 %tmp_6933, i1 %xor_ln58_5782" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7609 'and' 'and_ln58_2890' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7610 [1/1] (0.12ns)   --->   "%xor_ln58_5783 = xor i1 %tmp_6933, i1 %tmp_6934" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7610 'xor' 'xor_ln58_5783' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7611 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4337)   --->   "%xor_ln58_5784 = xor i1 %xor_ln58_5783, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7611 'xor' 'xor_ln58_5784' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7612 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4337)   --->   "%or_ln58_1443 = or i1 %and_ln58_2889, i1 %xor_ln58_5784" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7612 'or' 'or_ln58_1443' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7613 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4337)   --->   "%select_ln58_4335 = select i1 %xor_ln58_5783, i16 32767, i16 %add_ln58_2460" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7613 'select' 'select_ln58_4335' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 7614 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4336 = select i1 %and_ln58_2890, i16 32768, i16 %add_ln58_2460" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7614 'select' 'select_ln58_4336' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 7615 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4337 = select i1 %or_ln58_1443, i16 %select_ln58_4335, i16 %select_ln58_4336" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7615 'select' 'select_ln58_4337' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 7616 [1/1] (0.00ns)   --->   "%sext_ln58_2356 = sext i16 %select_ln58_4304" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7616 'sext' 'sext_ln58_2356' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7617 [1/1] (0.00ns)   --->   "%sext_ln58_2357 = sext i16 %mult_1605" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7617 'sext' 'sext_ln58_2357' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7618 [1/1] (0.78ns)   --->   "%add_ln58_1754 = add i17 %sext_ln58_2357, i17 %sext_ln58_2356" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7618 'add' 'add_ln58_1754' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7619 [1/1] (0.00ns)   --->   "%tmp_6935 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1754, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7619 'bitselect' 'tmp_6935' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7620 [1/1] (0.78ns)   --->   "%add_ln58_2461 = add i16 %mult_1605, i16 %select_ln58_4304" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7620 'add' 'add_ln58_2461' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7621 [1/1] (0.00ns)   --->   "%tmp_6936 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2461, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7621 'bitselect' 'tmp_6936' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7622 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4340)   --->   "%xor_ln58_5785 = xor i1 %tmp_6935, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7622 'xor' 'xor_ln58_5785' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7623 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4340)   --->   "%and_ln58_2891 = and i1 %tmp_6936, i1 %xor_ln58_5785" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7623 'and' 'and_ln58_2891' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7624 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4339)   --->   "%xor_ln58_5786 = xor i1 %tmp_6936, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7624 'xor' 'xor_ln58_5786' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7625 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4339)   --->   "%and_ln58_2892 = and i1 %tmp_6935, i1 %xor_ln58_5786" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7625 'and' 'and_ln58_2892' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7626 [1/1] (0.12ns)   --->   "%xor_ln58_5787 = xor i1 %tmp_6935, i1 %tmp_6936" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7626 'xor' 'xor_ln58_5787' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7627 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4340)   --->   "%xor_ln58_5788 = xor i1 %xor_ln58_5787, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7627 'xor' 'xor_ln58_5788' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7628 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4340)   --->   "%or_ln58_1444 = or i1 %and_ln58_2891, i1 %xor_ln58_5788" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7628 'or' 'or_ln58_1444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7629 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4340)   --->   "%select_ln58_4338 = select i1 %xor_ln58_5787, i16 32767, i16 %add_ln58_2461" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7629 'select' 'select_ln58_4338' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 7630 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4339 = select i1 %and_ln58_2892, i16 32768, i16 %add_ln58_2461" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7630 'select' 'select_ln58_4339' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 7631 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4340 = select i1 %or_ln58_1444, i16 %select_ln58_4338, i16 %select_ln58_4339" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7631 'select' 'select_ln58_4340' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 7632 [1/1] (0.00ns)   --->   "%sext_ln58_2358 = sext i16 %select_ln58_4313" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7632 'sext' 'sext_ln58_2358' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7633 [1/1] (0.00ns)   --->   "%sext_ln58_2359 = sext i16 %mult_1606" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7633 'sext' 'sext_ln58_2359' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7634 [1/1] (0.78ns)   --->   "%add_ln58_1755 = add i17 %sext_ln58_2359, i17 %sext_ln58_2358" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7634 'add' 'add_ln58_1755' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7635 [1/1] (0.00ns)   --->   "%tmp_6937 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1755, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7635 'bitselect' 'tmp_6937' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7636 [1/1] (0.78ns)   --->   "%add_ln58_2462 = add i16 %mult_1606, i16 %select_ln58_4313" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7636 'add' 'add_ln58_2462' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7637 [1/1] (0.00ns)   --->   "%tmp_6938 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2462, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7637 'bitselect' 'tmp_6938' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7638 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4343)   --->   "%xor_ln58_5789 = xor i1 %tmp_6937, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7638 'xor' 'xor_ln58_5789' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7639 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4343)   --->   "%and_ln58_2893 = and i1 %tmp_6938, i1 %xor_ln58_5789" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7639 'and' 'and_ln58_2893' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7640 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4342)   --->   "%xor_ln58_5790 = xor i1 %tmp_6938, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7640 'xor' 'xor_ln58_5790' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7641 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4342)   --->   "%and_ln58_2894 = and i1 %tmp_6937, i1 %xor_ln58_5790" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7641 'and' 'and_ln58_2894' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7642 [1/1] (0.12ns)   --->   "%xor_ln58_5791 = xor i1 %tmp_6937, i1 %tmp_6938" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7642 'xor' 'xor_ln58_5791' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7643 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4343)   --->   "%xor_ln58_5792 = xor i1 %xor_ln58_5791, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7643 'xor' 'xor_ln58_5792' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7644 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4343)   --->   "%or_ln58_1445 = or i1 %and_ln58_2893, i1 %xor_ln58_5792" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7644 'or' 'or_ln58_1445' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7645 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4343)   --->   "%select_ln58_4341 = select i1 %xor_ln58_5791, i16 32767, i16 %add_ln58_2462" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7645 'select' 'select_ln58_4341' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 7646 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4342 = select i1 %and_ln58_2894, i16 32768, i16 %add_ln58_2462" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7646 'select' 'select_ln58_4342' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 7647 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4343 = select i1 %or_ln58_1445, i16 %select_ln58_4341, i16 %select_ln58_4342" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7647 'select' 'select_ln58_4343' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 7648 [1/1] (0.00ns)   --->   "%sext_ln58_2360 = sext i16 %select_ln58_4319" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7648 'sext' 'sext_ln58_2360' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7649 [1/1] (0.00ns)   --->   "%sext_ln58_2361 = sext i16 %mult_1607" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7649 'sext' 'sext_ln58_2361' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7650 [1/1] (0.78ns)   --->   "%add_ln58_1756 = add i17 %sext_ln58_2361, i17 %sext_ln58_2360" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7650 'add' 'add_ln58_1756' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7651 [1/1] (0.00ns)   --->   "%tmp_6939 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_1756, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7651 'bitselect' 'tmp_6939' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7652 [1/1] (0.78ns)   --->   "%add_ln58_2463 = add i16 %mult_1607, i16 %select_ln58_4319" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7652 'add' 'add_ln58_2463' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7653 [1/1] (0.00ns)   --->   "%tmp_6940 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2463, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7653 'bitselect' 'tmp_6940' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7654 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4346)   --->   "%xor_ln58_5793 = xor i1 %tmp_6939, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7654 'xor' 'xor_ln58_5793' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7655 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4346)   --->   "%and_ln58_2895 = and i1 %tmp_6940, i1 %xor_ln58_5793" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7655 'and' 'and_ln58_2895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7656 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4345)   --->   "%xor_ln58_5794 = xor i1 %tmp_6940, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7656 'xor' 'xor_ln58_5794' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7657 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4345)   --->   "%and_ln58_2896 = and i1 %tmp_6939, i1 %xor_ln58_5794" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7657 'and' 'and_ln58_2896' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7658 [1/1] (0.12ns)   --->   "%xor_ln58_5795 = xor i1 %tmp_6939, i1 %tmp_6940" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7658 'xor' 'xor_ln58_5795' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7659 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4346)   --->   "%xor_ln58_5796 = xor i1 %xor_ln58_5795, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7659 'xor' 'xor_ln58_5796' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7660 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4346)   --->   "%or_ln58_1446 = or i1 %and_ln58_2895, i1 %xor_ln58_5796" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7660 'or' 'or_ln58_1446' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 7661 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_4346)   --->   "%select_ln58_4344 = select i1 %xor_ln58_5795, i16 32767, i16 %add_ln58_2463" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7661 'select' 'select_ln58_4344' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 7662 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4345 = select i1 %and_ln58_2896, i16 32768, i16 %add_ln58_2463" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7662 'select' 'select_ln58_4345' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 7663 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_4346 = select i1 %or_ln58_1446, i16 %select_ln58_4344, i16 %select_ln58_4345" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 7663 'select' 'select_ln58_4346' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 7664 [1/1] (0.00ns)   --->   "%mrv = insertvalue i512 <undef>, i16 %select_ln58_3941" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7664 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7665 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i512 %mrv, i16 %select_ln58_4286" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7665 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7666 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i512 %mrv_1, i16 %select_ln58_4325" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7666 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7667 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i512 %mrv_2, i16 %select_ln58_4328" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7667 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7668 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i512 %mrv_3, i16 %select_ln58_4247" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7668 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7669 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i512 %mrv_4, i16 %select_ln58_4292" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7669 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7670 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i512 %mrv_5, i16 %select_ln58_4331" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7670 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7671 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i512 %mrv_6, i16 %select_ln58_4334" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7671 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7672 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i512 %mrv_7, i16 %select_ln58_4337" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7672 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7673 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i512 %mrv_8, i16 %select_ln58_4184" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7673 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7674 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i512 %mrv_9, i16 %select_ln58_4253" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7674 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7675 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i512 %mrv_10, i16 %select_ln58_4256" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7675 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7676 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i512 %mrv_11, i16 %select_ln58_4259" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7676 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7677 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i512 %mrv_12, i16 %select_ln58_4262" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7677 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7678 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i512 %mrv_13, i16 %select_ln58_4301" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7678 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7679 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i512 %mrv_14, i16 %select_ln58_4340" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7679 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7680 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i512 %mrv_15, i16 %select_ln58_4268" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7680 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7681 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i512 %mrv_16, i16 %select_ln58_4271" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7681 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7682 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i512 %mrv_17, i16 %select_ln58_4238" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7682 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7683 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue i512 %mrv_18, i16 %select_ln58_4034" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7683 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7684 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue i512 %mrv_19, i16 %select_ln58_4274" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7684 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7685 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue i512 %mrv_20, i16 %select_ln58_4307" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7685 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7686 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue i512 %mrv_21, i16 %select_ln58_4007" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7686 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7687 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue i512 %mrv_22, i16 %select_ln58_4217" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7687 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7688 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue i512 %mrv_23, i16 %select_ln58_4220" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7688 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7689 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue i512 %mrv_24, i16 %select_ln58_4310" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7689 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7690 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue i512 %mrv_25, i16 %select_ln58_4244" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7690 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7691 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue i512 %mrv_26, i16 %select_ln58_4343" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7691 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7692 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue i512 %mrv_27, i16 %select_ln58_4316" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7692 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7693 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue i512 %mrv_28, i16 %select_ln58_4169" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7693 'insertvalue' 'mrv_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7694 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue i512 %mrv_29, i16 %select_ln58_4346" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7694 'insertvalue' 'mrv_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7695 [1/1] (0.00ns)   --->   "%mrv_31 = insertvalue i512 %mrv_30, i16 %select_ln58_4349" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7695 'insertvalue' 'mrv_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 7696 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i512 %mrv_31" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 7696 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 4.338ns
The critical path consists of the following:
	wire read operation ('data_val_read') on port 'data_val' [4]  (0.000 ns)
	'sub' operation ('sub_ln73_56', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [1240]  (0.874 ns)
	'icmp' operation ('icmp_ln42_1604', firmware/nnet_utils/nnet_dense_latency.h:42) [1246]  (0.765 ns)
	'or' operation ('or_ln42_1731', firmware/nnet_utils/nnet_dense_latency.h:42) [1248]  (0.000 ns)
	'and' operation ('and_ln42_1768', firmware/nnet_utils/nnet_dense_latency.h:42) [1249]  (0.000 ns)
	'add' operation ('add_ln42_41', firmware/nnet_utils/nnet_dense_latency.h:42) [1251]  (0.785 ns)
	'xor' operation ('xor_ln42_205', firmware/nnet_utils/nnet_dense_latency.h:42) [1253]  (0.000 ns)
	'and' operation ('and_ln42_1769', firmware/nnet_utils/nnet_dense_latency.h:42) [1254]  (0.122 ns)
	'select' operation ('select_ln42_165', firmware/nnet_utils/nnet_dense_latency.h:42) [1257]  (0.000 ns)
	'and' operation ('and_ln42_1771', firmware/nnet_utils/nnet_dense_latency.h:42) [1263]  (0.000 ns)
	'xor' operation ('xor_ln42_209', firmware/nnet_utils/nnet_dense_latency.h:42) [1264]  (0.278 ns)
	'and' operation ('and_ln42_1772', firmware/nnet_utils/nnet_dense_latency.h:42) [1265]  (0.000 ns)
	'or' operation ('or_ln42_1734', firmware/nnet_utils/nnet_dense_latency.h:42) [1267]  (0.000 ns)
	'select' operation ('mult', firmware/nnet_utils/nnet_dense_latency.h:42) [1268]  (0.243 ns)
	'add' operation ('add_ln58_2372', firmware/nnet_utils/nnet_dense_latency.h:58) [6177]  (0.785 ns)
	'select' operation ('select_ln58_4072', firmware/nnet_utils/nnet_dense_latency.h:58) [6187]  (0.243 ns)
	'select' operation ('select_ln58_4073', firmware/nnet_utils/nnet_dense_latency.h:58) [6188]  (0.243 ns)

 <State 2>: 4.133ns
The critical path consists of the following:
	'mul' operation ('mul_ln73_1536', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [3060]  (1.940 ns)
	'icmp' operation ('icmp_ln42_1665', firmware/nnet_utils/nnet_dense_latency.h:42) [3066]  (0.765 ns)
	'or' operation ('or_ln42_1976', firmware/nnet_utils/nnet_dense_latency.h:42) [3068]  (0.000 ns)
	'and' operation ('and_ln42_2073', firmware/nnet_utils/nnet_dense_latency.h:42) [3069]  (0.000 ns)
	'add' operation ('add_ln42_102', firmware/nnet_utils/nnet_dense_latency.h:42) [3071]  (0.785 ns)
	'xor' operation ('xor_ln42_510', firmware/nnet_utils/nnet_dense_latency.h:42) [3073]  (0.000 ns)
	'and' operation ('and_ln42_2074', firmware/nnet_utils/nnet_dense_latency.h:42) [3074]  (0.122 ns)
	'select' operation ('select_ln42_408', firmware/nnet_utils/nnet_dense_latency.h:42) [3076]  (0.000 ns)
	'xor' operation ('xor_ln42_513', firmware/nnet_utils/nnet_dense_latency.h:42) [3080]  (0.000 ns)
	'or' operation ('or_ln42_1978', firmware/nnet_utils/nnet_dense_latency.h:42) [3081]  (0.000 ns)
	'and' operation ('and_ln42_2075', firmware/nnet_utils/nnet_dense_latency.h:42) [3082]  (0.278 ns)
	'select' operation ('select_ln42_410', firmware/nnet_utils/nnet_dense_latency.h:42) [3086]  (0.000 ns)
	'select' operation ('mult', firmware/nnet_utils/nnet_dense_latency.h:42) [3088]  (0.243 ns)

 <State 3>: 4.133ns
The critical path consists of the following:
	'mul' operation ('mul_ln73_1581', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [4486]  (1.940 ns)
	'icmp' operation ('icmp_ln42_1713', firmware/nnet_utils/nnet_dense_latency.h:42) [4492]  (0.765 ns)
	'or' operation ('or_ln42_2169', firmware/nnet_utils/nnet_dense_latency.h:42) [4494]  (0.000 ns)
	'and' operation ('and_ln42_2313', firmware/nnet_utils/nnet_dense_latency.h:42) [4495]  (0.000 ns)
	'add' operation ('add_ln42_150', firmware/nnet_utils/nnet_dense_latency.h:42) [4497]  (0.785 ns)
	'xor' operation ('xor_ln42_750', firmware/nnet_utils/nnet_dense_latency.h:42) [4499]  (0.000 ns)
	'and' operation ('and_ln42_2314', firmware/nnet_utils/nnet_dense_latency.h:42) [4500]  (0.122 ns)
	'select' operation ('select_ln42_600', firmware/nnet_utils/nnet_dense_latency.h:42) [4502]  (0.000 ns)
	'xor' operation ('xor_ln42_753', firmware/nnet_utils/nnet_dense_latency.h:42) [4506]  (0.000 ns)
	'or' operation ('or_ln42_2171', firmware/nnet_utils/nnet_dense_latency.h:42) [4507]  (0.000 ns)
	'and' operation ('and_ln42_2315', firmware/nnet_utils/nnet_dense_latency.h:42) [4508]  (0.278 ns)
	'select' operation ('select_ln42_602', firmware/nnet_utils/nnet_dense_latency.h:42) [4512]  (0.000 ns)
	'select' operation ('mult', firmware/nnet_utils/nnet_dense_latency.h:42) [4514]  (0.243 ns)

 <State 4>: 4.133ns
The critical path consists of the following:
	'mul' operation ('mul_ln73_1593', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [4871]  (1.940 ns)
	'icmp' operation ('icmp_ln42_1726', firmware/nnet_utils/nnet_dense_latency.h:42) [4877]  (0.765 ns)
	'or' operation ('or_ln42_2221', firmware/nnet_utils/nnet_dense_latency.h:42) [4879]  (0.000 ns)
	'and' operation ('and_ln42_2378', firmware/nnet_utils/nnet_dense_latency.h:42) [4880]  (0.000 ns)
	'add' operation ('add_ln42_163', firmware/nnet_utils/nnet_dense_latency.h:42) [4882]  (0.785 ns)
	'xor' operation ('xor_ln42_815', firmware/nnet_utils/nnet_dense_latency.h:42) [4884]  (0.000 ns)
	'and' operation ('and_ln42_2379', firmware/nnet_utils/nnet_dense_latency.h:42) [4885]  (0.122 ns)
	'select' operation ('select_ln42_652', firmware/nnet_utils/nnet_dense_latency.h:42) [4887]  (0.000 ns)
	'xor' operation ('xor_ln42_818', firmware/nnet_utils/nnet_dense_latency.h:42) [4891]  (0.000 ns)
	'or' operation ('or_ln42_2223', firmware/nnet_utils/nnet_dense_latency.h:42) [4892]  (0.000 ns)
	'and' operation ('and_ln42_2380', firmware/nnet_utils/nnet_dense_latency.h:42) [4893]  (0.278 ns)
	'select' operation ('select_ln42_654', firmware/nnet_utils/nnet_dense_latency.h:42) [4897]  (0.000 ns)
	'select' operation ('mult', firmware/nnet_utils/nnet_dense_latency.h:42) [4899]  (0.243 ns)

 <State 5>: 1.271ns
The critical path consists of the following:
	'add' operation ('add_ln58_1749', firmware/nnet_utils/nnet_dense_latency.h:58) [7518]  (0.785 ns)
	'and' operation ('and_ln58_2882', firmware/nnet_utils/nnet_dense_latency.h:58) [7525]  (0.000 ns)
	'select' operation ('select_ln58_4324', firmware/nnet_utils/nnet_dense_latency.h:58) [7530]  (0.243 ns)
	'select' operation ('select_ln58_4325', firmware/nnet_utils/nnet_dense_latency.h:58) [7531]  (0.243 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
