#-----------------------------------------------------------
# Vivado v2015.2.1 (64-bit)
# SW Build 1302555 on Wed Aug  5 13:06:02 MDT 2015
# IP Build 1291990 on Mon Jul 27 03:18:52 MDT 2015
# Start of session at: Mon Jan 16 18:39:33 2017
# Process ID: 480
# Log file: E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/test_lambda.vds
# Journal file: E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source test_lambda.tcl -notrace
Command: synth_design -top test_lambda -part xc7z045fbg676-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-1223] The version limit for your license is '2017.01' and will expire in 15 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 243.578 ; gain = 58.059
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_lambda' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/test_lambad.v:23]
INFO: [Synth 8-638] synthesizing module 'lambda' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:23]
	Parameter PSI_WIDTH bound to: 30 - type: integer 
	Parameter PHI_WIDTH bound to: 31 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter RAM_ADDR_WIDTH2 bound to: 6 - type: integer 
	Parameter RAM_DATA_DEPTH bound to: 64 - type: integer 
	Parameter STAGE_NUM bound to: 10 - type: integer 
	Parameter PSI_SUM_WIDTH bound to: 35 - type: integer 
	Parameter PHI_SUM_WIDTH bound to: 36 - type: integer 
	Parameter PSI_POWER_WIDTH bound to: 70 - type: integer 
	Parameter PHI_POWER_WIDTH bound to: 70 - type: integer 
	Parameter LAMBDA_WIDTH bound to: 71 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WORK bound to: 2'b11 
	Parameter rd_addr_init bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'complex_abs_power2_35_1dsp_ip' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-480-txjs-130/realtime/complex_abs_power2_35_1dsp_ip_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'complex_abs_power2_35_1dsp_ip' (1#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-480-txjs-130/realtime/complex_abs_power2_35_1dsp_ip_stub.v:7]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:339]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:340]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:348]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:349]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:357]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:358]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:366]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:367]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:375]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:376]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:384]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:385]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:393]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:394]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:402]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:403]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:411]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:412]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:420]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:421]
INFO: [Synth 8-638] synthesizing module 'multiplier_35_1dsp_ip' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-480-txjs-130/realtime/multiplier_35_1dsp_ip_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'multiplier_35_1dsp_ip' (2#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-480-txjs-130/realtime/multiplier_35_1dsp_ip_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'multiplier_69_18_1dsp_ip' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-480-txjs-130/realtime/multiplier_69_18_1dsp_ip_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'multiplier_69_18_1dsp_ip' (3#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-480-txjs-130/realtime/multiplier_69_18_1dsp_ip_stub.v:7]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:756]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:757]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:758]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:759]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:760]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:761]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:762]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:763]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:764]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:765]
INFO: [Synth 8-256] done synthesizing module 'lambda' (4#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v:23]
WARNING: [Synth 8-350] instance 'uut' of module 'lambda' requires 23 connections, but only 22 given [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/test_lambad.v:58]
WARNING: [Synth 8-85] always block has no event control specified [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/test_lambad.v:107]
INFO: [Synth 8-256] done synthesizing module 'test_lambda' (5#1) [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/test_lambad.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 331.305 ; gain = 145.785
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin uut:i_rou_en to constant 0 [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/test_lambad.v:58]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 331.305 ; gain = 145.785
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z045fbg676-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 721.238 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 721.238 ; gain = 535.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045fbg676-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 721.238 ; gain = 535.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 721.238 ; gain = 535.719
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_psi_i_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'i_work_ctrl_reg' into 'i_work_ctrl_en_reg' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/test_lambad.v:122]
INFO: [Synth 8-4471] merging register 'i_psi_data_q_reg[29:0]' into 'i_psi_data_i_reg[29:0]' [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/fine_sync/test_lambad.v:138]
INFO: [Synth 8-5545] ROM "i_work_ctrl_en" won't be mapped to RAM because address size (64) is larger than maximum supported(18)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 721.238 ; gain = 535.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |lambda__GB0      |           1|     28954|
|2     |lambda__GB1      |           1|      6045|
|3     |lambda__GB2      |           1|     30074|
|4     |lambda__GB3      |           1|     28269|
|5     |test_lambda__GC0 |           1|       546|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     71 Bit       Adders := 10    
	   3 Input     32 Bit       Adders := 10    
	   3 Input     31 Bit       Adders := 20    
	   2 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 12    
+---Registers : 
	               71 Bit    Registers := 10    
	               70 Bit    Registers := 20    
	               32 Bit    Registers := 10    
	               31 Bit    Registers := 85    
	               30 Bit    Registers := 129   
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 12    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input     31 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 2     
	   3 Input     30 Bit        Muxes := 4     
	   2 Input     30 Bit        Muxes := 4     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 64    
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module test_lambda 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module lambda 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     71 Bit       Adders := 10    
	   3 Input     32 Bit       Adders := 10    
	   3 Input     31 Bit       Adders := 20    
	   2 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 12    
+---Registers : 
	               71 Bit    Registers := 10    
	               70 Bit    Registers := 20    
	               32 Bit    Registers := 10    
	               31 Bit    Registers := 84    
	               30 Bit    Registers := 128   
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 12    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input     31 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 2     
	   3 Input     30 Bit        Muxes := 4     
	   2 Input     30 Bit        Muxes := 4     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 64    
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 721.238 ; gain = 535.719
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "i_work_ctrl_en" won't be mapped to RAM because address size (64) is larger than maximum supported(18)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 721.238 ; gain = 535.719
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 721.238 ; gain = 535.719

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |lambda__GB0      |           1|     28675|
|2     |lambda__GB1      |           1|      6107|
|3     |lambda__GB2      |           1|     29864|
|4     |lambda__GB3      |           1|     28059|
|5     |test_lambda__GC0 |           1|       546|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uuti_2/\rou_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uuti_2/\rou_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uuti_2/\rou2_reg[6] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:20 . Memory (MB): peak = 1009.660 ; gain = 824.141
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:10 ; elapsed = 00:01:20 . Memory (MB): peak = 1009.660 ; gain = 824.141

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |lambda__GB0      |           1|     24767|
|2     |lambda__GB1      |           1|      6107|
|3     |lambda__GB2      |           1|     27391|
|4     |lambda__GB3      |           1|     26447|
|5     |test_lambda__GC0 |           1|       300|
+------+-----------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:10 ; elapsed = 00:01:21 . Memory (MB): peak = 1009.660 ; gain = 824.141
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:23 ; elapsed = 00:01:34 . Memory (MB): peak = 1009.660 ; gain = 824.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:01:34 . Memory (MB): peak = 1009.660 ; gain = 824.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |lambda__GB0      |           1|     24767|
|2     |lambda__GB1      |           1|      6107|
|3     |lambda__GB2      |           1|     27391|
|4     |lambda__GB3      |           1|     26447|
|5     |test_lambda__GC0 |           1|       300|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:38 ; elapsed = 00:01:49 . Memory (MB): peak = 1009.660 ; gain = 824.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:43 ; elapsed = 00:01:54 . Memory (MB): peak = 1009.660 ; gain = 824.141
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:43 ; elapsed = 00:01:55 . Memory (MB): peak = 1009.660 ; gain = 824.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:45 ; elapsed = 00:01:56 . Memory (MB): peak = 1009.660 ; gain = 824.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:01:45 ; elapsed = 00:01:56 . Memory (MB): peak = 1009.660 ; gain = 824.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:45 ; elapsed = 00:01:56 . Memory (MB): peak = 1009.660 ; gain = 824.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |complex_abs_power2_35_1dsp_ip |        10|
|2     |multiplier_35_1dsp_ip         |        10|
|3     |multiplier_69_18_1dsp_ip      |        10|
+------+------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |complex_abs_power2_35_1dsp_ip    |     1|
|2     |complex_abs_power2_35_1dsp_ip__1 |     1|
|3     |complex_abs_power2_35_1dsp_ip__2 |     1|
|4     |complex_abs_power2_35_1dsp_ip__3 |     1|
|5     |complex_abs_power2_35_1dsp_ip__4 |     1|
|6     |complex_abs_power2_35_1dsp_ip__5 |     1|
|7     |complex_abs_power2_35_1dsp_ip__6 |     1|
|8     |complex_abs_power2_35_1dsp_ip__7 |     1|
|9     |complex_abs_power2_35_1dsp_ip__8 |     1|
|10    |complex_abs_power2_35_1dsp_ip__9 |     1|
|11    |multiplier_35_1dsp_ip            |     1|
|12    |multiplier_35_1dsp_ip__1         |     1|
|13    |multiplier_35_1dsp_ip__2         |     1|
|14    |multiplier_35_1dsp_ip__3         |     1|
|15    |multiplier_35_1dsp_ip__4         |     1|
|16    |multiplier_35_1dsp_ip__5         |     1|
|17    |multiplier_35_1dsp_ip__6         |     1|
|18    |multiplier_35_1dsp_ip__7         |     1|
|19    |multiplier_35_1dsp_ip__8         |     1|
|20    |multiplier_35_1dsp_ip__9         |     1|
|21    |multiplier_69_18_1dsp_ip         |     1|
|22    |multiplier_69_18_1dsp_ip__1      |     1|
|23    |multiplier_69_18_1dsp_ip__2      |     1|
|24    |multiplier_69_18_1dsp_ip__3      |     1|
|25    |multiplier_69_18_1dsp_ip__4      |     1|
|26    |multiplier_69_18_1dsp_ip__5      |     1|
|27    |multiplier_69_18_1dsp_ip__6      |     1|
|28    |multiplier_69_18_1dsp_ip__7      |     1|
|29    |multiplier_69_18_1dsp_ip__8      |     1|
|30    |multiplier_69_18_1dsp_ip__9      |     1|
|31    |BUFG                             |     1|
|32    |CARRY4                           |   240|
|33    |LUT1                             |   152|
|34    |LUT2                             |  1687|
|35    |LUT3                             |   158|
|36    |LUT4                             |    65|
|37    |LUT5                             |   134|
|38    |LUT6                             | 20389|
|39    |MUXCY_L                          |  1043|
|40    |MUXF7                            |  8795|
|41    |MUXF8                            |  4004|
|42    |XORCY                            |  1074|
|43    |FDRE                             |  8397|
+------+---------------------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       | 48429|
|2     |  uut    |lambda | 48184|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:45 ; elapsed = 00:01:56 . Memory (MB): peak = 1009.660 ; gain = 824.141
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:29 ; elapsed = 00:01:46 . Memory (MB): peak = 1009.660 ; gain = 412.355
Synthesis Optimization Complete : Time (s): cpu = 00:01:45 ; elapsed = 00:01:57 . Memory (MB): peak = 1009.660 ; gain = 824.141
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2357 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'test_lambda' is not ideal for floorplanning, since the cellview 'lambda' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 276 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 276 instances

INFO: [Common 17-83] Releasing license: Synthesis
130 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:55 ; elapsed = 00:02:06 . Memory (MB): peak = 1009.660 ; gain = 811.359
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1009.660 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.605 . Memory (MB): peak = 1009.660 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jan 16 18:41:47 2017...
