============================================================
   Tang Dynasty, V6.0.122666
   Copyright (c) 2012-2024 Anlogic Inc.
   Executable = D:/UserApp/TD_6.0.2/bin/td.exe
   Built at =   09:21:25 Jun  5 2024
   Run by =     Administrator
   Run Date =   Thu Oct 24 12:20:43 2024

   Run on =     XSZ-20240623MQG
============================================================
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/Desktop/anlogic/verimaker/ETHERENT_NEW/prj/eth_test_Runs/phy_1/eth_test_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.0.122666.
RUN-1001 : Database version number 46203.
RUN-1001 : Import flow parameters
RUN-1001 : Constructing routing connections.
PHY-1001 : End build routing graph; 3.129797s wall, 13.093750s user + 0.218750s system = 13.312500s CPU (425.3%)

RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.0.122666 , DB_VERSION=46203
RUN-1003 : finish command "import_db D:/Desktop/anlogic/verimaker/ETHERENT_NEW/prj/eth_test_Runs/phy_1/eth_test_pr.db" in  3.510244s wall, 13.218750s user + 0.218750s system = 13.437500s CPU (382.8%)

RUN-1004 : used memory is 2229 MB, reserved memory is 2262 MB, peak memory is 2261 MB
RUN-1002 : start command "update_timing -mode final -ctr"
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model eth_top.
TMR-2506 : Timing graph: tpin num: 21062, tnet num: 5831, tinst num: 2596, tnode num: 28107, tedge num: 34904.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.101460s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (38.3%)

RUN-1004 : used memory is 2250 MB, reserved memory is 2283 MB, peak memory is 2261 MB
TMR-2504 : Update delay of 5831 nets completely.
TMR-1033 : GPLL u_Comp_inst/pll_inst feeds back externally.
TMR-2502 : Annotated delay with mode Routed.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 18 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
RUN-1003 : finish command "update_timing -mode final -ctr" in  1.793300s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (35.7%)

RUN-1004 : used memory is 2288 MB, reserved memory is 2322 MB, peak memory is 2288 MB
