#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Sep  5 18:26:45 2019
# Process ID: 15234
# Current directory: /home/filip/Projects/xilinx/microblaze_VGA/microblaze_VGA.runs/microblaze_MCU_vga_basic_control_0_0_synth_1
# Command line: vivado -log microblaze_MCU_vga_basic_control_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source microblaze_MCU_vga_basic_control_0_0.tcl
# Log file: /home/filip/Projects/xilinx/microblaze_VGA/microblaze_VGA.runs/microblaze_MCU_vga_basic_control_0_0_synth_1/microblaze_MCU_vga_basic_control_0_0.vds
# Journal file: /home/filip/Projects/xilinx/microblaze_VGA/microblaze_VGA.runs/microblaze_MCU_vga_basic_control_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source microblaze_MCU_vga_basic_control_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/filip/Projects/xilinx/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top microblaze_MCU_vga_basic_control_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15437 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1387.141 ; gain = 60.891 ; free physical = 7933 ; free virtual = 12070
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'microblaze_MCU_vga_basic_control_0_0' [/home/filip/Projects/xilinx/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_vga_basic_control_0_0/synth/microblaze_MCU_vga_basic_control_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'vga_basic_control_v1_0' [/home/filip/Projects/xilinx/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ipshared/7072/hdl/vga_basic_control_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'vga_basic_control_v1_0_S00_AXI' [/home/filip/Projects/xilinx/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ipshared/7072/hdl/vga_basic_control_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/filip/Projects/xilinx/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ipshared/7072/hdl/vga_basic_control_v1_0_S00_AXI.v:238]
INFO: [Synth 8-226] default block is never used [/home/filip/Projects/xilinx/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ipshared/7072/hdl/vga_basic_control_v1_0_S00_AXI.v:379]
INFO: [Synth 8-6157] synthesizing module 'vga_timing' [/home/filip/Projects/xilinx/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ipshared/7072/src/vga_timing.v:13]
	Parameter ACTIVE bound to: 1'b0 
	Parameter BLANK bound to: 1'b1 
	Parameter HORIZONTAL_ACTIVE_END bound to: 800 - type: integer 
	Parameter VERTICAL_ACTIVE_END bound to: 600 - type: integer 
	Parameter HORIZONTAL_END bound to: 1056 - type: integer 
	Parameter VERTICAL_END bound to: 628 - type: integer 
	Parameter H_FRONT_PORCH bound to: 40 - type: integer 
	Parameter H_SYNC bound to: 128 - type: integer 
	Parameter H_BACK_PORCH bound to: 88 - type: integer 
	Parameter V_FRONT_PORCH bound to: 1 - type: integer 
	Parameter V_SYNC bound to: 4 - type: integer 
	Parameter V_BACK_PORCH bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_timing' (1#1) [/home/filip/Projects/xilinx/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ipshared/7072/src/vga_timing.v:13]
INFO: [Synth 8-6157] synthesizing module 'draw_background' [/home/filip/Projects/xilinx/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ipshared/7072/src/draw_background.v:41]
INFO: [Synth 8-6155] done synthesizing module 'draw_background' (2#1) [/home/filip/Projects/xilinx/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ipshared/7072/src/draw_background.v:41]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [/home/filip/Projects/xilinx/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ipshared/7072/hdl/vga_basic_control_v1_0_S00_AXI.v:233]
INFO: [Synth 8-6155] done synthesizing module 'vga_basic_control_v1_0_S00_AXI' (3#1) [/home/filip/Projects/xilinx/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ipshared/7072/hdl/vga_basic_control_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'vga_basic_control_v1_0' (4#1) [/home/filip/Projects/xilinx/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ipshared/7072/hdl/vga_basic_control_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_MCU_vga_basic_control_0_0' (5#1) [/home/filip/Projects/xilinx/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_vga_basic_control_0_0/synth/microblaze_MCU_vga_basic_control_0_0.v:56]
WARNING: [Synth 8-3331] design vga_basic_control_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design vga_basic_control_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design vga_basic_control_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design vga_basic_control_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design vga_basic_control_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design vga_basic_control_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1436.391 ; gain = 110.141 ; free physical = 7815 ; free virtual = 11959
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1436.391 ; gain = 110.141 ; free physical = 7798 ; free virtual = 11942
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1436.391 ; gain = 110.141 ; free physical = 7798 ; free virtual = 11942
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1728.734 ; gain = 0.000 ; free physical = 6918 ; free virtual = 11067
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1728.734 ; gain = 0.000 ; free physical = 6918 ; free virtual = 11067
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1730.734 ; gain = 2.000 ; free physical = 6924 ; free virtual = 11070
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1730.734 ; gain = 404.484 ; free physical = 7031 ; free virtual = 11254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1730.734 ; gain = 404.484 ; free physical = 7031 ; free virtual = 11254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1730.734 ; gain = 404.484 ; free physical = 7028 ; free virtual = 11252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 1730.734 ; gain = 404.484 ; free physical = 6976 ; free virtual = 11204
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---RAMs : 
	             192K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_timing 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
Module draw_background 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module vga_basic_control_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design microblaze_MCU_vga_basic_control_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design microblaze_MCU_vga_basic_control_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design microblaze_MCU_vga_basic_control_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design microblaze_MCU_vga_basic_control_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design microblaze_MCU_vga_basic_control_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design microblaze_MCU_vga_basic_control_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/vga_basic_control_v1_0_S00_AXI_inst/my_timing/vcount_next_reg[10] )
INFO: [Synth 8-3886] merging instance 'inst/vga_basic_control_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/vga_basic_control_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/vga_basic_control_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/vga_basic_control_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/vga_basic_control_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/vga_basic_control_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:47 . Memory (MB): peak = 1730.734 ; gain = 404.484 ; free physical = 6359 ; free virtual = 10598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------------------------+----------------------------------------------------------------------------+-----------+----------------------+-----------------+
|Module Name                          | RTL Object                                                                 | Inference | Size (Depth x Width) | Primitives      | 
+-------------------------------------+----------------------------------------------------------------------------+-----------+----------------------+-----------------+
|microblaze_MCU_vga_basic_control_0_0 | inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg | Implied   | 16 K x 12            | RAM64M x 1024   | 
+-------------------------------------+----------------------------------------------------------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:01:06 . Memory (MB): peak = 1734.734 ; gain = 408.484 ; free physical = 7013 ; free virtual = 11352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:01:07 . Memory (MB): peak = 1734.734 ; gain = 408.484 ; free physical = 7008 ; free virtual = 11333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+-------------------------------------+----------------------------------------------------------------------------+-----------+----------------------+-----------------+
|Module Name                          | RTL Object                                                                 | Inference | Size (Depth x Width) | Primitives      | 
+-------------------------------------+----------------------------------------------------------------------------+-----------+----------------------+-----------------+
|microblaze_MCU_vga_basic_control_0_0 | inst/vga_basic_control_v1_0_S00_AXI_inst/my_draw_background/vga_memory_reg | Implied   | 16 K x 12            | RAM64M x 1024   | 
+-------------------------------------+----------------------------------------------------------------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:01:10 . Memory (MB): peak = 1760.719 ; gain = 434.469 ; free physical = 7432 ; free virtual = 11679
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:01:13 . Memory (MB): peak = 1760.719 ; gain = 434.469 ; free physical = 7510 ; free virtual = 11733
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:01:13 . Memory (MB): peak = 1760.719 ; gain = 434.469 ; free physical = 7510 ; free virtual = 11732
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:01:13 . Memory (MB): peak = 1760.719 ; gain = 434.469 ; free physical = 7500 ; free virtual = 11729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:01:13 . Memory (MB): peak = 1760.719 ; gain = 434.469 ; free physical = 7499 ; free virtual = 11729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:01:13 . Memory (MB): peak = 1760.719 ; gain = 434.469 ; free physical = 7499 ; free virtual = 11729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:01:13 . Memory (MB): peak = 1760.719 ; gain = 434.469 ; free physical = 7499 ; free virtual = 11729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     9|
|2     |LUT1   |     6|
|3     |LUT2   |    82|
|4     |LUT3   |    15|
|5     |LUT4   |   104|
|6     |LUT5   |    72|
|7     |LUT6   |  1142|
|8     |MUXF7  |   408|
|9     |MUXF8  |   204|
|10    |RAM64M |  1024|
|11    |FDRE   |   439|
|12    |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------------------+-------------------------------+------+
|      |Instance                                |Module                         |Cells |
+------+----------------------------------------+-------------------------------+------+
|1     |top                                     |                               |  3506|
|2     |  inst                                  |vga_basic_control_v1_0         |  3506|
|3     |    vga_basic_control_v1_0_S00_AXI_inst |vga_basic_control_v1_0_S00_AXI |  3506|
|4     |      my_draw_background                |draw_background                |  2787|
|5     |      my_timing                         |vga_timing                     |   398|
+------+----------------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:01:13 . Memory (MB): peak = 1760.719 ; gain = 434.469 ; free physical = 7499 ; free virtual = 11729
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:01:01 . Memory (MB): peak = 1760.719 ; gain = 140.125 ; free physical = 7554 ; free virtual = 11783
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:01:13 . Memory (MB): peak = 1760.727 ; gain = 434.469 ; free physical = 7565 ; free virtual = 11794
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1645 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1760.727 ; gain = 0.000 ; free physical = 7346 ; free virtual = 11581
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1024 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 1024 instances

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:01:19 . Memory (MB): peak = 1760.727 ; gain = 434.586 ; free physical = 7394 ; free virtual = 11629
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1760.727 ; gain = 0.000 ; free physical = 7395 ; free virtual = 11631
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/filip/Projects/xilinx/microblaze_VGA/microblaze_VGA.runs/microblaze_MCU_vga_basic_control_0_0_synth_1/microblaze_MCU_vga_basic_control_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP microblaze_MCU_vga_basic_control_0_0, cache-ID = 7eef2a17ddfe9710
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1784.730 ; gain = 0.000 ; free physical = 7253 ; free virtual = 11489
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/filip/Projects/xilinx/microblaze_VGA/microblaze_VGA.runs/microblaze_MCU_vga_basic_control_0_0_synth_1/microblaze_MCU_vga_basic_control_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file microblaze_MCU_vga_basic_control_0_0_utilization_synth.rpt -pb microblaze_MCU_vga_basic_control_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep  5 18:28:41 2019...
