--
-- VHDL Architecture ece411.ADJ5out.untitled
--
-- Created:
--          by - ravi7.ews (linux-a2.ews.illinois.edu)
--          at - 23:00:25 03/15/14
--
-- using Mentor Graphics HDL Designer(TM) 2012.1 (Build 6)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;

ENTITY ADJ5out IS
   PORT( 
      Imm5       : IN     LC3b_imm5;
      clk        : IN     std_logic;
      adj5output : OUT    LC3b_word
   );

-- Declarations

END ADJ5out ;

--
ARCHITECTURE untitled OF ADJ5out IS
BEGIN
  ADJ5output <= imm5(4) & imm5(4) & imm5(4) & imm5(4) & imm5(4) & imm5(4) & imm5(4) & imm5(4) & imm5(4) & imm5(4) & imm5(4) &imm5 AFTER DELAY_MUX2;
END ARCHITECTURE untitled;

