// Seed: 2832724256
module module_0;
  wire id_1;
  assign module_1.type_10 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output supply1 id_1,
    output tri0 id_2,
    input supply1 id_3,
    input wor id_4,
    input wand id_5,
    output supply0 id_6,
    input tri1 id_7
);
  wire id_9;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output supply0 id_0,
    output supply0 id_1,
    output supply0 id_2,
    output supply0 id_3,
    input supply1 id_4,
    input wire id_5,
    input wire id_6,
    output supply1 id_7,
    input wand id_8,
    input wor id_9,
    output wire id_10,
    input uwire id_11,
    input supply0 id_12,
    output wand id_13,
    input supply1 id_14
);
  wand id_16 = 1 | 1;
  xor primCall (id_0, id_11, id_12, id_14, id_16, id_4, id_5, id_6, id_8, id_9);
  module_0 modCall_1 ();
endmodule
