{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1684479402902 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1684479402903 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 19 08:56:42 2023 " "Processing started: Fri May 19 08:56:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1684479402903 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1684479402903 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ControlPanel10000 -c Panel " "Command: quartus_map --read_settings_files=on --write_settings_files=off ControlPanel10000 -c Panel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1684479402903 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       quartus License text:  ONE_TS_OK SIGN=\"1663 4B7E 24C2 0965 72A2 AD41 3EA4 999C 1CCF 4002 7004 4171 F4EF 834F A45F 0BD3 FE8C 4E78 AAEB 54D8 6544 D576 C23F FBE4 9E21 9E48 B404 3494 5104 00F9\" License path:  C:\\Program Files\\StruSoft\\FEM-Design 21 Educational\\license.lic FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\". " "FLEXlm software error: Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       quartus License text:  ONE_TS_OK SIGN=\"1663 4B7E 24C2 0965 72A2 AD41 3EA4 999C 1CCF 4002 7004 4171 F4EF 834F A45F 0BD3 FE8C 4E78 AAEB 54D8 6544 D576 C23F FBE4 9E21 9E48 B404 3494 5104 00F9\" License path:  C:\\Program Files\\StruSoft\\FEM-Design 21 Educational\\license.lic FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\"." {  } {  } 0 292000 "FLEXlm software error: %1!s!" 0 0 "Quartus II" 0 -1 1684479403344 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       quartus_talkback License text:  ONE_TS_OK SIGN=\"1663 4B7E 24C2 0965 72A2 AD41 3EA4 999C 1CCF 4002 7004 4171 F4EF 834F A45F 0BD3 FE8C 4E78 AAEB 54D8 6544 D576 C23F FBE4 9E21 9E48 B404 3494 5104 00F9\" License path:  C:\\Program Files\\StruSoft\\FEM-Design 21 Educational\\license.lic FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\". " "FLEXlm software error: Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       quartus_talkback License text:  ONE_TS_OK SIGN=\"1663 4B7E 24C2 0965 72A2 AD41 3EA4 999C 1CCF 4002 7004 4171 F4EF 834F A45F 0BD3 FE8C 4E78 AAEB 54D8 6544 D576 C23F FBE4 9E21 9E48 B404 3494 5104 00F9\" License path:  C:\\Program Files\\StruSoft\\FEM-Design 21 Educational\\license.lic FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\"." {  } {  } 0 292000 "FLEXlm software error: %1!s!" 0 0 "Quartus II" 0 -1 1684479403346 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1684479403346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "panel_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file panel_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 panel_test-behavior " "Found design unit 1: panel_test-behavior" {  } { { "Panel_test.vhd" "" { Text "C:/Users/amali/OneDrive/Dokumenter/GitHub/Projekt_2/IPRS/InfoPanel/ControlPanel10000/Panel_test.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684479403788 ""} { "Info" "ISGN_ENTITY_NAME" "1 panel_test " "Found entity 1: panel_test" {  } { { "Panel_test.vhd" "" { Text "C:/Users/amali/OneDrive/Dokumenter/GitHub/Projekt_2/IPRS/InfoPanel/ControlPanel10000/Panel_test.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684479403788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684479403788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-RTL " "Found design unit 1: UART_TX-RTL" {  } { { "UART_TX.vhd" "" { Text "C:/Users/amali/OneDrive/Dokumenter/GitHub/Projekt_2/IPRS/InfoPanel/ControlPanel10000/UART_TX.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684479403792 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "UART_TX.vhd" "" { Text "C:/Users/amali/OneDrive/Dokumenter/GitHub/Projekt_2/IPRS/InfoPanel/ControlPanel10000/UART_TX.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684479403792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684479403792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-rtl " "Found design unit 1: UART_RX-rtl" {  } { { "UART_RX.vhd" "" { Text "C:/Users/amali/OneDrive/Dokumenter/GitHub/Projekt_2/IPRS/InfoPanel/ControlPanel10000/UART_RX.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684479403796 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "UART_RX.vhd" "" { Text "C:/Users/amali/OneDrive/Dokumenter/GitHub/Projekt_2/IPRS/InfoPanel/ControlPanel10000/UART_RX.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684479403796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684479403796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller-controller " "Found design unit 1: lcd_controller-controller" {  } { { "lcd_controller.vhd" "" { Text "C:/Users/amali/OneDrive/Dokumenter/GitHub/Projekt_2/IPRS/InfoPanel/ControlPanel10000/lcd_controller.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684479403799 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd_controller.vhd" "" { Text "C:/Users/amali/OneDrive/Dokumenter/GitHub/Projekt_2/IPRS/InfoPanel/ControlPanel10000/lcd_controller.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684479403799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684479403799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "panel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file panel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Panel-Panel_impl " "Found design unit 1: Panel-Panel_impl" {  } { { "Panel.vhd" "" { Text "C:/Users/amali/OneDrive/Dokumenter/GitHub/Projekt_2/IPRS/InfoPanel/ControlPanel10000/Panel.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684479403803 ""} { "Info" "ISGN_ENTITY_NAME" "1 Panel " "Found entity 1: Panel" {  } { { "Panel.vhd" "" { Text "C:/Users/amali/OneDrive/Dokumenter/GitHub/Projekt_2/IPRS/InfoPanel/ControlPanel10000/Panel.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684479403803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684479403803 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Panel_test " "Elaborating entity \"Panel_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1684479403840 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO_1\[1\] Panel_test.vhd(18) " "Using initial value X (don't care) for net \"GPIO_1\[1\]\" at Panel_test.vhd(18)" {  } { { "Panel_test.vhd" "" { Text "C:/Users/amali/OneDrive/Dokumenter/GitHub/Projekt_2/IPRS/InfoPanel/ControlPanel10000/Panel_test.vhd" 18 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684479403842 "|Panel_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Panel Panel:pan " "Elaborating entity \"Panel\" for hierarchy \"Panel:pan\"" {  } { { "Panel_test.vhd" "pan" { Text "C:/Users/amali/OneDrive/Dokumenter/GitHub/Projekt_2/IPRS/InfoPanel/ControlPanel10000/Panel_test.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684479403852 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX_data Panel.vhd(161) " "VHDL Process Statement warning at Panel.vhd(161): signal \"RX_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Panel.vhd" "" { Text "C:/Users/amali/OneDrive/Dokumenter/GitHub/Projekt_2/IPRS/InfoPanel/ControlPanel10000/Panel.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684479403856 "|Panel_test|Panel:pan"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX_data Panel.vhd(171) " "VHDL Process Statement warning at Panel.vhd(171): signal \"RX_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Panel.vhd" "" { Text "C:/Users/amali/OneDrive/Dokumenter/GitHub/Projekt_2/IPRS/InfoPanel/ControlPanel10000/Panel.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684479403856 "|Panel_test|Panel:pan"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "change_detected Panel.vhd(175) " "VHDL Process Statement warning at Panel.vhd(175): signal \"change_detected\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Panel.vhd" "" { Text "C:/Users/amali/OneDrive/Dokumenter/GitHub/Projekt_2/IPRS/InfoPanel/ControlPanel10000/Panel.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684479403856 "|Panel_test|Panel:pan"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX_data Panel.vhd(185) " "VHDL Process Statement warning at Panel.vhd(185): signal \"RX_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Panel.vhd" "" { Text "C:/Users/amali/OneDrive/Dokumenter/GitHub/Projekt_2/IPRS/InfoPanel/ControlPanel10000/Panel.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684479403856 "|Panel_test|Panel:pan"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TX_done Panel.vhd(189) " "VHDL Process Statement warning at Panel.vhd(189): signal \"TX_done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Panel.vhd" "" { Text "C:/Users/amali/OneDrive/Dokumenter/GitHub/Projekt_2/IPRS/InfoPanel/ControlPanel10000/Panel.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684479403856 "|Panel_test|Panel:pan"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX Panel:pan\|UART_RX:uartRX " "Elaborating entity \"UART_RX\" for hierarchy \"Panel:pan\|UART_RX:uartRX\"" {  } { { "Panel.vhd" "uartRX" { Text "C:/Users/amali/OneDrive/Dokumenter/GitHub/Projekt_2/IPRS/InfoPanel/ControlPanel10000/Panel.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684479403874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX Panel:pan\|UART_TX:uartTX " "Elaborating entity \"UART_TX\" for hierarchy \"Panel:pan\|UART_TX:uartTX\"" {  } { { "Panel.vhd" "uartTX" { Text "C:/Users/amali/OneDrive/Dokumenter/GitHub/Projekt_2/IPRS/InfoPanel/ControlPanel10000/Panel.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684479403878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller Panel:pan\|lcd_controller:lcd " "Elaborating entity \"lcd_controller\" for hierarchy \"Panel:pan\|lcd_controller:lcd\"" {  } { { "Panel.vhd" "lcd" { Text "C:/Users/amali/OneDrive/Dokumenter/GitHub/Projekt_2/IPRS/InfoPanel/ControlPanel10000/Panel.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684479403882 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lcd_data\[0\] " "Inserted always-enabled tri-state buffer between \"lcd_data\[0\]\" and its non-tri-state driver." {  } { { "Panel_test.vhd" "" { Text "C:/Users/amali/OneDrive/Dokumenter/GitHub/Projekt_2/IPRS/InfoPanel/ControlPanel10000/Panel_test.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1684479404508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lcd_data\[1\] " "Inserted always-enabled tri-state buffer between \"lcd_data\[1\]\" and its non-tri-state driver." {  } { { "Panel_test.vhd" "" { Text "C:/Users/amali/OneDrive/Dokumenter/GitHub/Projekt_2/IPRS/InfoPanel/ControlPanel10000/Panel_test.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1684479404508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lcd_data\[2\] " "Inserted always-enabled tri-state buffer between \"lcd_data\[2\]\" and its non-tri-state driver." {  } { { "Panel_test.vhd" "" { Text "C:/Users/amali/OneDrive/Dokumenter/GitHub/Projekt_2/IPRS/InfoPanel/ControlPanel10000/Panel_test.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1684479404508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lcd_data\[3\] " "Inserted always-enabled tri-state buffer between \"lcd_data\[3\]\" and its non-tri-state driver." {  } { { "Panel_test.vhd" "" { Text "C:/Users/amali/OneDrive/Dokumenter/GitHub/Projekt_2/IPRS/InfoPanel/ControlPanel10000/Panel_test.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1684479404508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lcd_data\[4\] " "Inserted always-enabled tri-state buffer between \"lcd_data\[4\]\" and its non-tri-state driver." {  } { { "Panel_test.vhd" "" { Text "C:/Users/amali/OneDrive/Dokumenter/GitHub/Projekt_2/IPRS/InfoPanel/ControlPanel10000/Panel_test.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1684479404508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lcd_data\[5\] " "Inserted always-enabled tri-state buffer between \"lcd_data\[5\]\" and its non-tri-state driver." {  } { { "Panel_test.vhd" "" { Text "C:/Users/amali/OneDrive/Dokumenter/GitHub/Projekt_2/IPRS/InfoPanel/ControlPanel10000/Panel_test.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1684479404508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lcd_data\[6\] " "Inserted always-enabled tri-state buffer between \"lcd_data\[6\]\" and its non-tri-state driver." {  } { { "Panel_test.vhd" "" { Text "C:/Users/amali/OneDrive/Dokumenter/GitHub/Projekt_2/IPRS/InfoPanel/ControlPanel10000/Panel_test.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1684479404508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lcd_data\[7\] " "Inserted always-enabled tri-state buffer between \"lcd_data\[7\]\" and its non-tri-state driver." {  } { { "Panel_test.vhd" "" { Text "C:/Users/amali/OneDrive/Dokumenter/GitHub/Projekt_2/IPRS/InfoPanel/ControlPanel10000/Panel_test.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1684479404508 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1684479404508 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "lcd_data\[0\]~synth " "Node \"lcd_data\[0\]~synth\"" {  } { { "Panel_test.vhd" "" { Text "C:/Users/amali/OneDrive/Dokumenter/GitHub/Projekt_2/IPRS/InfoPanel/ControlPanel10000/Panel_test.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684479404715 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_data\[1\]~synth " "Node \"lcd_data\[1\]~synth\"" {  } { { "Panel_test.vhd" "" { Text "C:/Users/amali/OneDrive/Dokumenter/GitHub/Projekt_2/IPRS/InfoPanel/ControlPanel10000/Panel_test.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684479404715 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_data\[2\]~synth " "Node \"lcd_data\[2\]~synth\"" {  } { { "Panel_test.vhd" "" { Text "C:/Users/amali/OneDrive/Dokumenter/GitHub/Projekt_2/IPRS/InfoPanel/ControlPanel10000/Panel_test.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684479404715 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_data\[3\]~synth " "Node \"lcd_data\[3\]~synth\"" {  } { { "Panel_test.vhd" "" { Text "C:/Users/amali/OneDrive/Dokumenter/GitHub/Projekt_2/IPRS/InfoPanel/ControlPanel10000/Panel_test.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684479404715 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_data\[4\]~synth " "Node \"lcd_data\[4\]~synth\"" {  } { { "Panel_test.vhd" "" { Text "C:/Users/amali/OneDrive/Dokumenter/GitHub/Projekt_2/IPRS/InfoPanel/ControlPanel10000/Panel_test.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684479404715 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_data\[5\]~synth " "Node \"lcd_data\[5\]~synth\"" {  } { { "Panel_test.vhd" "" { Text "C:/Users/amali/OneDrive/Dokumenter/GitHub/Projekt_2/IPRS/InfoPanel/ControlPanel10000/Panel_test.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684479404715 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_data\[6\]~synth " "Node \"lcd_data\[6\]~synth\"" {  } { { "Panel_test.vhd" "" { Text "C:/Users/amali/OneDrive/Dokumenter/GitHub/Projekt_2/IPRS/InfoPanel/ControlPanel10000/Panel_test.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684479404715 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_data\[7\]~synth " "Node \"lcd_data\[7\]~synth\"" {  } { { "Panel_test.vhd" "" { Text "C:/Users/amali/OneDrive/Dokumenter/GitHub/Projekt_2/IPRS/InfoPanel/ControlPanel10000/Panel_test.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684479404715 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1684479404715 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "Panel_test.vhd" "" { Text "C:/Users/amali/OneDrive/Dokumenter/GitHub/Projekt_2/IPRS/InfoPanel/ControlPanel10000/Panel_test.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1684479404716 "|panel_test|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[1\] GND " "Pin \"GPIO_1\[1\]\" is stuck at GND" {  } { { "Panel_test.vhd" "" { Text "C:/Users/amali/OneDrive/Dokumenter/GitHub/Projekt_2/IPRS/InfoPanel/ControlPanel10000/Panel_test.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1684479404716 "|panel_test|GPIO_1[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1684479404716 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1684479405172 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684479405172 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Panel_test.vhd" "" { Text "C:/Users/amali/OneDrive/Dokumenter/GitHub/Projekt_2/IPRS/InfoPanel/ControlPanel10000/Panel_test.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684479405234 "|panel_test|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[1\] " "No output dependent on input pin \"GPIO_0\[1\]\"" {  } { { "Panel_test.vhd" "" { Text "C:/Users/amali/OneDrive/Dokumenter/GitHub/Projekt_2/IPRS/InfoPanel/ControlPanel10000/Panel_test.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684479405234 "|panel_test|GPIO_0[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1684479405234 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "455 " "Implemented 455 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1684479405235 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1684479405235 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1684479405235 ""} { "Info" "ICUT_CUT_TM_LCELLS" "421 " "Implemented 421 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1684479405235 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1684479405235 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1684479405258 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 19 08:56:45 2023 " "Processing ended: Fri May 19 08:56:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1684479405258 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1684479405258 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1684479405258 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1684479405258 ""}
