TimeQuest Timing Analyzer report for esl_demonstrator
Fri May 18 17:31:53 2018
Quartus II 32-bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 18. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. MTBF Summary
 28. Synchronizer Summary
 29. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 30. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 31. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 32. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 33. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 34. Slow 1200mV 0C Model Fmax Summary
 35. Slow 1200mV 0C Model Setup Summary
 36. Slow 1200mV 0C Model Hold Summary
 37. Slow 1200mV 0C Model Recovery Summary
 38. Slow 1200mV 0C Model Removal Summary
 39. Slow 1200mV 0C Model Minimum Pulse Width Summary
 40. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 41. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 42. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 43. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 44. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 45. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 46. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 47. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 48. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 49. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. MTBF Summary
 55. Synchronizer Summary
 56. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 61. Fast 1200mV 0C Model Setup Summary
 62. Fast 1200mV 0C Model Hold Summary
 63. Fast 1200mV 0C Model Recovery Summary
 64. Fast 1200mV 0C Model Removal Summary
 65. Fast 1200mV 0C Model Minimum Pulse Width Summary
 66. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 67. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 68. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 69. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 70. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 71. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 72. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 73. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 74. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 75. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 76. Setup Times
 77. Hold Times
 78. Clock to Output Times
 79. Minimum Clock to Output Times
 80. MTBF Summary
 81. Synchronizer Summary
 82. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 83. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 84. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 85. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 86. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 87. Multicorner Timing Analysis Summary
 88. Setup Times
 89. Hold Times
 90. Clock to Output Times
 91. Minimum Clock to Output Times
 92. Board Trace Model Assignments
 93. Input Transition Times
 94. Signal Integrity Metrics (Slow 1200mv 0c Model)
 95. Signal Integrity Metrics (Slow 1200mv 85c Model)
 96. Signal Integrity Metrics (Fast 1200mv 0c Model)
 97. Setup Transfers
 98. Hold Transfers
 99. Recovery Transfers
100. Removal Transfers
101. Report TCCS
102. Report RSKM
103. Unconstrained Paths
104. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; esl_demonstrator                                   ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE22F17C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.20        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  20.0%      ;
;     Processors 3-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------+
; SDC File List                                                                                 ;
+-----------------------------------------------------------+--------+--------------------------+
; SDC File Path                                             ; Status ; Read at                  ;
+-----------------------------------------------------------+--------+--------------------------+
; Quad_Dec.sdc                                              ; OK     ; Fri May 18 17:31:49 2018 ;
; Quad_Dec/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Fri May 18 17:31:49 2018 ;
; Quad_Dec/synthesis/submodules/Quad_Dec_cpu.sdc            ; OK     ; Fri May 18 17:31:49 2018 ;
+-----------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; CLOCK_50            ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }            ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                       ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 15.69 MHz ; 15.69 MHz       ; altera_reserved_tck ;      ;
; 91.52 MHz ; 91.52 MHz       ; CLOCK_50            ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 9.074  ; 0.000         ;
; altera_reserved_tck ; 18.123 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.293 ; 0.000         ;
; altera_reserved_tck ; 0.358 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 16.306 ; 0.000         ;
; altera_reserved_tck ; 48.263 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.063 ; 0.000         ;
; CLOCK_50            ; 3.055 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; CLOCK_50            ; 9.573  ; 0.000              ;
; altera_reserved_tck ; 49.624 ; 0.000              ;
+---------------------+--------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.074  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_or_div_done             ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 10.865     ;
; 9.126  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_or_div_done             ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.816     ;
; 9.565  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_or_div_done             ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 10.379     ;
; 9.604  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_ctrl_shift_rot              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.334     ;
; 9.656  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_ctrl_shift_rot              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 10.285     ;
; 9.699  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_or_div_done             ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_status_reg_pie                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 10.240     ;
; 9.758  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[14]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 10.198     ;
; 9.775  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[2]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 10.179     ;
; 9.810  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[14]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 10.149     ;
; 9.810  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[14] ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 10.133     ;
; 9.827  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[2]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 10.130     ;
; 9.862  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[14] ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 10.084     ;
; 9.891  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[4]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 10.065     ;
; 9.902  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_result[2]         ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 10.034     ;
; 9.922  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 10.024     ;
; 9.943  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[4]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 10.016     ;
; 9.954  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_result[2]         ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 9.985      ;
; 9.974  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 9.975      ;
; 9.975  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[9]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 9.979      ;
; 10.027 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[9]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 9.930      ;
; 10.040 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[11]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 9.906      ;
; 10.077 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~portb_re_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.193      ; 10.164     ;
; 10.077 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.193      ; 10.164     ;
; 10.080 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_re_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.206      ; 10.174     ;
; 10.080 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.206      ; 10.174     ;
; 10.090 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[0]  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_status_reg_pie                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 9.867      ;
; 10.092 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[11]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 9.857      ;
; 10.095 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_ctrl_shift_rot              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 9.848      ;
; 10.121 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[0]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_status_reg_pie                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 9.832      ;
; 10.123 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[11]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_re_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.198      ; 10.123     ;
; 10.123 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[11]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.198      ; 10.123     ;
; 10.134 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[11]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~portb_re_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.185      ; 10.099     ;
; 10.134 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[11]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.185      ; 10.099     ;
; 10.198 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[14]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_re_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.208      ; 10.058     ;
; 10.198 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[14]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.208      ; 10.058     ;
; 10.209 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[14]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~portb_re_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.195      ; 10.034     ;
; 10.209 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[14]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.195      ; 10.034     ;
; 10.221 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[2]  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 9.723      ;
; 10.249 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[14]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 9.712      ;
; 10.253 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[13]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_re_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.195      ; 9.990      ;
; 10.253 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[13]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.195      ; 9.990      ;
; 10.264 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[13]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~portb_re_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.182      ; 9.966      ;
; 10.264 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[13]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.182      ; 9.966      ;
; 10.266 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[2]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 9.693      ;
; 10.268 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_or_div_done             ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[0]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 9.671      ;
; 10.271 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[11] ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 9.672      ;
; 10.273 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[2]  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 9.674      ;
; 10.284 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[0]  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 9.673      ;
; 10.301 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[14] ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 9.647      ;
; 10.315 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[0]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 9.638      ;
; 10.323 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[11] ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 9.623      ;
; 10.331 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[26]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 9.615      ;
; 10.336 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[0]  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 9.624      ;
; 10.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~portb_re_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.194      ; 9.884      ;
; 10.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.194      ; 9.884      ;
; 10.364 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_result[11]        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 9.572      ;
; 10.367 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[0]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 9.589      ;
; 10.377 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_or_div_done             ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[16]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 9.574      ;
; 10.382 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[4]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 9.579      ;
; 10.383 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[26]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 9.566      ;
; 10.393 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a18~portb_re_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 9.851      ;
; 10.393 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a18~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 9.851      ;
; 10.393 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_result[2]         ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 9.548      ;
; 10.401 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[12]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 9.545      ;
; 10.401 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[6]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~portb_re_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.193      ; 9.840      ;
; 10.401 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[6]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.193      ; 9.840      ;
; 10.404 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[6]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_re_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.206      ; 9.850      ;
; 10.404 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[6]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.206      ; 9.850      ;
; 10.410 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[11]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~portb_re_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.186      ; 9.824      ;
; 10.410 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[11]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.186      ; 9.824      ;
; 10.413 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 9.538      ;
; 10.416 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_result[11]        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 9.523      ;
; 10.429 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[11]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a18~portb_re_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.188      ; 9.807      ;
; 10.429 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[11]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a18~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.188      ; 9.807      ;
; 10.438 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[6]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 9.516      ;
; 10.453 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[12]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 9.496      ;
; 10.463 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[9]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 9.496      ;
; 10.485 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[8]  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 9.458      ;
; 10.485 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[14]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~portb_re_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 9.759      ;
; 10.485 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[14]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 9.759      ;
; 10.490 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[6]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 9.467      ;
; 10.500 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[13]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 9.443      ;
; 10.504 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[14]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a18~portb_re_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.198      ; 9.742      ;
; 10.504 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[14]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a18~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.198      ; 9.742      ;
; 10.506 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[15]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_re_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.208      ; 9.750      ;
; 10.506 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[15]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.208      ; 9.750      ;
; 10.517 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[15]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~portb_re_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.195      ; 9.726      ;
; 10.517 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[15]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.195      ; 9.726      ;
; 10.531 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[11]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 9.420      ;
; 10.537 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[6]  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 9.420      ;
; 10.537 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[8]  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 9.409      ;
; 10.540 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[13]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~portb_re_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.183      ; 9.691      ;
; 10.540 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[13]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.183      ; 9.691      ;
; 10.552 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[13]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 9.394      ;
; 10.552 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[5]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 9.402      ;
; 10.559 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[13]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a18~portb_re_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.185      ; 9.674      ;
; 10.559 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[13]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a18~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.185      ; 9.674      ;
; 10.561 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 9.385      ;
; 10.575 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~portb_re_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.185      ; 9.658      ;
; 10.575 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.185      ; 9.658      ;
+--------+--------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 18.123 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                  ; altera_reserved_tdo                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -3.528     ; 8.349      ;
; 47.108 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.096      ; 3.003      ;
; 47.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.108      ; 2.768      ;
; 47.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.108      ; 2.737      ;
; 47.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.110      ; 2.736      ;
; 47.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.108      ; 2.612      ;
; 47.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.111      ; 2.561      ;
; 47.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.110      ; 2.536      ;
; 47.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.097      ; 2.520      ;
; 47.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 2.367      ;
; 47.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.111      ; 2.310      ;
; 47.845 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.109      ; 2.279      ;
; 47.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                     ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.125      ; 2.278      ;
; 47.917 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 2.203      ;
; 48.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.123      ; 2.117      ;
; 48.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.124      ; 2.032      ;
; 48.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.108      ; 1.926      ;
; 48.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 1.834      ;
; 48.843 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                      ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.117      ; 1.289      ;
; 72.917 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.226      ; 10.324     ;
; 72.917 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.226      ; 10.324     ;
; 72.917 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.226      ; 10.324     ;
; 72.917 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.226      ; 10.324     ;
; 72.917 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.226      ; 10.324     ;
; 72.990 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.225      ; 10.250     ;
; 72.990 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.225      ; 10.250     ;
; 73.021 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.226      ; 10.220     ;
; 73.021 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.226      ; 10.220     ;
; 73.021 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.226      ; 10.220     ;
; 73.021 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.226      ; 10.220     ;
; 73.021 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.226      ; 10.220     ;
; 73.132 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.226      ; 10.109     ;
; 73.132 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.226      ; 10.109     ;
; 73.132 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.226      ; 10.109     ;
; 73.132 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.226      ; 10.109     ;
; 73.132 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.226      ; 10.109     ;
; 73.256 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.226      ; 9.985      ;
; 73.256 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.226      ; 9.985      ;
; 73.256 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.226      ; 9.985      ;
; 73.256 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.226      ; 9.985      ;
; 73.256 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.226      ; 9.985      ;
; 74.469 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.228      ; 8.774      ;
; 74.497 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.227      ; 8.745      ;
; 74.709 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.238      ; 8.544      ;
; 74.709 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.238      ; 8.544      ;
; 75.374 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.227      ; 7.868      ;
; 75.374 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.227      ; 7.868      ;
; 75.383 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.238      ; 7.870      ;
; 75.383 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.238      ; 7.870      ;
; 75.383 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.238      ; 7.870      ;
; 75.388 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.227      ; 7.854      ;
; 75.391 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.238      ; 7.862      ;
; 75.526 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.246      ; 7.735      ;
; 75.526 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.246      ; 7.735      ;
; 75.533 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.227      ; 7.709      ;
; 75.536 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.227      ; 7.706      ;
; 75.536 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.227      ; 7.706      ;
; 75.540 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.238      ; 7.713      ;
; 75.540 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.238      ; 7.713      ;
; 75.545 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.238      ; 7.708      ;
; 75.546 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.238      ; 7.707      ;
; 75.550 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.238      ; 7.703      ;
; 75.561 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.246      ; 7.700      ;
; 75.577 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.238      ; 7.676      ;
; 75.583 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.238      ; 7.670      ;
; 77.502 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.233      ; 5.746      ;
; 77.526 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.233      ; 5.722      ;
; 77.656 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.233      ; 5.592      ;
; 77.712 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.225      ; 5.528      ;
; 77.844 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.226      ; 5.397      ;
; 77.856 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.228      ; 5.387      ;
; 77.912 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.228      ; 5.331      ;
; 77.967 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.225      ; 5.273      ;
; 77.970 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.225      ; 5.270      ;
; 78.005 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.225      ; 5.235      ;
; 78.070 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.227      ; 5.172      ;
; 78.082 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.241      ; 5.174      ;
; 78.112 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.233      ; 5.136      ;
; 78.136 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.238      ; 5.117      ;
; 78.273 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.224      ; 4.966      ;
; 78.333 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.241      ; 4.923      ;
; 78.496 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.241      ; 4.760      ;
; 78.584 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.230      ; 4.661      ;
; 78.584 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.230      ; 4.661      ;
; 78.584 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.230      ; 4.661      ;
; 94.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.604      ;
; 95.133 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.822      ;
; 95.285 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.670      ;
; 95.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.572      ;
; 95.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.277      ;
; 95.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.277      ;
; 95.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.277      ;
; 95.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.277      ;
; 95.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.277      ;
; 95.692 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.262      ;
; 95.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.251      ;
; 95.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.209      ;
; 95.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.209      ;
; 95.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.209      ;
; 95.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.209      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.293 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[2]                                                                                                                                                      ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.858      ;
; 0.293 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[3]                                                                                                                                                      ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.858      ;
; 0.297 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                      ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.862      ;
; 0.302 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.877      ;
; 0.303 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_tag[0]                                                                                                                                                           ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 0.883      ;
; 0.309 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.884      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[13]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.880      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                                      ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.877      ;
; 0.317 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.881      ;
; 0.322 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[15]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.891      ;
; 0.324 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_dp_offset[2]                                                                                                                                                     ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.889      ;
; 0.325 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[21]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a18~porta_datain_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 0.895      ;
; 0.326 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.901      ;
; 0.327 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[3]                                                                                                                                                         ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.896      ;
; 0.329 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[14]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.898      ;
; 0.330 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[5]                                                                                                                                                         ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.899      ;
; 0.331 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[4]                                                                                                                                                      ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.896      ;
; 0.332 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]  ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.896      ;
; 0.333 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[1]                                                                                                                                                      ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.898      ;
; 0.335 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[7]                                                                                                                                                         ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.906      ;
; 0.338 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.913      ;
; 0.338 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_dst_regnum[0]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~porta_address_reg0                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.903      ;
; 0.342 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[6]                                                                                                                                                         ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 0.925      ;
; 0.343 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[16]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.912      ;
; 0.353 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_dst_regnum[0]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~porta_address_reg0                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.390      ; 0.930      ;
; 0.354 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.929      ;
; 0.356 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]  ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.920      ;
; 0.357 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                     ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                     ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|read                                                                                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|read                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                      ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                        ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|write                                                                                                                  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|write                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|wait_latency_counter[1]                                         ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_1_avalon_slave_0_translator|wait_latency_counter[1]                                         ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_1_avalon_slave_0_translator|wait_latency_counter[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                    ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                    ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                    ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_avalon_reg:the_Quad_Dec_cpu_nios2_avalon_reg|oci_single_step_mode                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_avalon_reg:the_Quad_Dec_cpu_nios2_avalon_reg|oci_single_step_mode                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                       ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                       ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_wr                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_wr                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|jtag_break                                               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|jtag_break                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|break_on_reset                                           ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|break_on_reset                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|resetlatch                                               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|resetlatch                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|woverflow                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|rvalid                                                                                                                                                       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_rd                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_rd                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                           ; Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                    ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                     ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                     ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                        ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|timeout_occurred                                                                                                                                     ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|timeout_occurred                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[1]                                                           ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                        ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|ac                                                                                                                                                           ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|ac                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                              ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                  ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                            ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_read                                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_read                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                            ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                            ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                      ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_active                                                                                                                                                           ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_active                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[6]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[6]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[4]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[4]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[0]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[0]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[3]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[3]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_error                                            ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_error                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                            ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                       ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                       ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                      ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                      ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                         ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                         ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|pause_irq                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                     ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                              ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.375 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.378 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.379 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.598      ;
; 0.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.383 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.602      ;
; 0.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.602      ;
; 0.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.605      ;
; 0.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.607      ;
; 0.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.609      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[18]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[20]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[24]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[12]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.612      ;
; 0.394 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[9]                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.612      ;
; 0.394 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                             ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[5]                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[4]                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[2]                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[19]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.614      ;
; 0.396 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[25]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.615      ;
; 0.397 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[13]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.615      ;
; 0.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.627      ;
; 0.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.630      ;
; 0.439 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.657      ;
; 0.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.662      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.697      ;
; 0.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.698      ;
; 0.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.698      ;
; 0.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.699      ;
; 0.481 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.699      ;
; 0.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.699      ;
; 0.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.700      ;
; 0.499 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[33]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.717      ;
; 0.500 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[11]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.718      ;
; 0.500 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[10]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.718      ;
; 0.500 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[30]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.718      ;
; 0.500 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[17]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.719      ;
; 0.501 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[3]                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.719      ;
; 0.501 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                               ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.719      ;
; 0.506 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.724      ;
; 0.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.735      ;
; 0.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.735      ;
; 0.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.736      ;
; 0.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.736      ;
; 0.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.736      ;
; 0.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.737      ;
; 0.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.737      ;
; 0.519 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.737      ;
; 0.523 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.741      ;
; 0.524 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.742      ;
; 0.525 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.743      ;
; 0.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.745      ;
; 0.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.746      ;
; 0.534 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.752      ;
; 0.535 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                             ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.762      ;
; 0.539 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[32]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.757      ;
; 0.539 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.756      ;
; 0.542 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.752      ;
; 0.548 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.766      ;
; 0.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.770      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.306 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.230      ; 3.873      ;
; 16.306 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.230      ; 3.873      ;
; 16.306 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.230      ; 3.873      ;
; 16.306 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.230      ; 3.873      ;
; 16.306 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.230      ; 3.873      ;
; 16.306 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.230      ; 3.873      ;
; 16.306 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.230      ; 3.873      ;
; 16.306 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.230      ; 3.873      ;
; 16.432 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|av_readdata_pre[8]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.522      ;
; 16.432 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|av_readdata_pre[9]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.522      ;
; 16.432 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[8]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.522      ;
; 16.432 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[9]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.522      ;
; 16.432 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[8]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.522      ;
; 16.432 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[9]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.522      ;
; 16.432 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_1_avalon_slave_0_translator|av_readdata_pre[9]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.522      ;
; 16.432 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_1_avalon_slave_0_translator|av_readdata_pre[8]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.522      ;
; 16.432 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[17]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.522      ;
; 16.432 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[9]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.522      ;
; 16.432 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[8]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.522      ;
; 16.432 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[2]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.522      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_iw[14]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.512      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_extra_pc[1]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.515      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|F_pc[0]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.518      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.512      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[5]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.518      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[21]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.518      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_pc[6]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.517      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|F_pc[6]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.517      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_extra_pc[3]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.511      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_extra_pc[2]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.515      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_extra_pc[0]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.518      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|F_pc[3]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.517      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[3]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.517      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_iw[3]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.512      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[4]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.515      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_extra_pc[5]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.515      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[14]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.515      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|F_pc[7]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.517      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[7]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.517      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[15]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.515      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_pc[7]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.517      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_extra_pc[4]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.515      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_pc[3]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.517      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_iw[2]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.512      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_iw[5]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.518      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_iw[0]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.512      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_iw[1]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.512      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_pc[0]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.518      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[24]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.518      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_extra_pc[7]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.511      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_pc[7]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.517      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_extra_pc[6]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.515      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_pc[3]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.517      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[6]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.517      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_pc[6]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.517      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[0]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.511      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_pc[0]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.511      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_iw[16]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.512      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_iw[13]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.512      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_iw[15]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.512      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_ctrl_break                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.512      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_iw[12]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.512      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_iw[5]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.512      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_iw[2]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.512      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_iw[0]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.512      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_iw[1]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.512      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_read                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.521      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.521      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.521      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|packet_in_progress                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.512      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.522      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.522      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.522      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|last_dest_id[1]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.521      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|last_dest_id[2]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.521      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.522      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.522      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[1]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.522      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[0]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.522      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator|read_latency_shift_reg[0]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.522      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[4]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.521      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[0]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.521      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.522      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.522      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.522      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdatavalid_d1                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.522      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_active                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.521      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[18]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.522      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[19]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.522      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[29]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.522      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.522      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[3]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.521      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[6]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.521      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.522      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[18]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.522      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[26]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.522      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[26]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.522      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.521      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.521      ;
; 16.433 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[4]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.521      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.123      ; 1.875      ;
; 48.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.123      ; 1.875      ;
; 48.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.108      ; 1.644      ;
; 97.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.194      ;
; 97.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.194      ;
; 97.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.194      ;
; 97.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.194      ;
; 97.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.194      ;
; 97.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.194      ;
; 97.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.182      ;
; 97.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.182      ;
; 97.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.182      ;
; 97.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.182      ;
; 97.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.182      ;
; 97.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.182      ;
; 97.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.182      ;
; 97.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.182      ;
; 97.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.182      ;
; 97.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.182      ;
; 97.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.157      ;
; 97.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.149      ;
; 97.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.149      ;
; 97.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.149      ;
; 97.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.149      ;
; 97.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.149      ;
; 97.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.149      ;
; 97.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.149      ;
; 97.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.149      ;
; 97.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.149      ;
; 97.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.149      ;
; 97.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.120      ;
; 97.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.120      ;
; 97.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.120      ;
; 97.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.120      ;
; 97.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.120      ;
; 97.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.120      ;
; 97.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.120      ;
; 97.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.120      ;
; 97.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.120      ;
; 97.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.120      ;
; 97.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.120      ;
; 97.852 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.103      ;
; 97.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.086      ;
; 97.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.086      ;
; 97.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.086      ;
; 97.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.086      ;
; 97.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.086      ;
; 97.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.086      ;
; 97.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.086      ;
; 97.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.086      ;
; 98.092 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.875      ;
; 98.092 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.875      ;
; 98.092 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.875      ;
; 98.092 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.875      ;
; 98.092 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.875      ;
; 98.092 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.875      ;
; 98.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.853      ;
; 98.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.853      ;
; 98.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.853      ;
; 98.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.853      ;
; 98.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.853      ;
; 98.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.853      ;
; 98.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.853      ;
; 98.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.795      ;
; 98.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.795      ;
; 98.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.795      ;
; 98.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.795      ;
; 98.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.795      ;
; 98.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.680      ;
; 98.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.680      ;
; 98.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.680      ;
; 98.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.680      ;
; 98.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.428      ;
; 98.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.428      ;
; 98.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.428      ;
; 98.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.428      ;
; 98.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.428      ;
; 98.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.428      ;
; 98.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.428      ;
; 98.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.428      ;
; 98.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.428      ;
; 98.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.428      ;
; 98.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.428      ;
; 98.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.428      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.063  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.282      ;
; 1.063  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.282      ;
; 1.063  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.282      ;
; 1.063  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.282      ;
; 1.063  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.282      ;
; 1.063  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.282      ;
; 1.063  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.282      ;
; 1.063  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.282      ;
; 1.063  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.282      ;
; 1.063  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.282      ;
; 1.063  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.282      ;
; 1.063  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.282      ;
; 1.332  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.548      ;
; 1.332  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.548      ;
; 1.332  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.548      ;
; 1.332  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.548      ;
; 1.441  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.673      ;
; 1.441  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.673      ;
; 1.441  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.673      ;
; 1.441  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.673      ;
; 1.441  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.673      ;
; 1.491  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.722      ;
; 1.491  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.722      ;
; 1.491  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.722      ;
; 1.491  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.722      ;
; 1.491  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.722      ;
; 1.491  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.722      ;
; 1.497  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.721      ;
; 1.497  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.721      ;
; 1.497  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.721      ;
; 1.497  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.721      ;
; 1.497  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.721      ;
; 1.497  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.721      ;
; 1.497  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.721      ;
; 1.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.950      ;
; 1.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.950      ;
; 1.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.950      ;
; 1.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.950      ;
; 1.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.950      ;
; 1.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.950      ;
; 1.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.950      ;
; 1.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.950      ;
; 1.749  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.974      ;
; 1.749  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.974      ;
; 1.749  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.974      ;
; 1.749  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.974      ;
; 1.749  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.974      ;
; 1.749  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.974      ;
; 1.749  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.974      ;
; 1.749  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.974      ;
; 1.749  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.974      ;
; 1.749  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.974      ;
; 1.749  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.974      ;
; 1.749  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.968      ;
; 1.774  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.991      ;
; 1.774  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.991      ;
; 1.774  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.991      ;
; 1.774  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.991      ;
; 1.774  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.991      ;
; 1.774  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.991      ;
; 1.774  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.991      ;
; 1.774  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.991      ;
; 1.774  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.991      ;
; 1.774  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.991      ;
; 1.781  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.988      ;
; 1.791  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.008      ;
; 1.791  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.008      ;
; 1.791  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.008      ;
; 1.791  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.008      ;
; 1.791  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.008      ;
; 1.791  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.008      ;
; 1.791  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.008      ;
; 1.791  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.008      ;
; 1.791  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.008      ;
; 1.791  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.008      ;
; 1.808  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.026      ;
; 1.808  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.026      ;
; 1.808  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.026      ;
; 1.808  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.026      ;
; 1.808  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.026      ;
; 1.808  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.026      ;
; 51.102 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.232      ; 1.491      ;
; 51.318 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.247      ; 1.722      ;
; 51.318 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.247      ; 1.722      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.055 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[3]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 3.325      ;
; 3.055 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[3]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 3.325      ;
; 3.055 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[11]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 3.325      ;
; 3.055 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[11]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 3.325      ;
; 3.055 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[27]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 3.325      ;
; 3.055 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[27]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 3.325      ;
; 3.055 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[3]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 3.325      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_stall                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 3.316      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[30]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 3.322      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[11]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 3.322      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[2]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 3.322      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[13]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 3.319      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[7]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 3.320      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[7]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 3.325      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[7]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 3.320      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[1]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 3.325      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[1]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 3.325      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[1]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 3.325      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[7]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 3.320      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[5]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 3.319      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[14]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 3.322      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[9]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 3.325      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[15]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 3.320      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[24]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 3.322      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[25]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 3.325      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[25]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 3.325      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[25]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 3.325      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[26]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 3.322      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[27]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 3.322      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[9]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 3.325      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[9]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 3.325      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[12]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 3.315      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[15]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 3.325      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[15]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 3.320      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[15]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 3.320      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[1]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 3.325      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[29]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 3.325      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[29]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 3.325      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[5]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 3.319      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[7]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 3.320      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[5]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 3.319      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[13]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 3.319      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[12]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 3.322      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[10]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.314      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[13]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.314      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[9]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.314      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[12]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.314      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[11]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.314      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[8]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.314      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_result[1]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 3.321      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_result[9]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 3.321      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[15]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.314      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|GPIO_0_IN_old[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 3.326      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|high                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 3.326      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|GPIO_0_IN_old[1]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 3.326      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_result[11]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 3.321      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[11]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.314      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_result[14]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 3.321      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_result[15]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 3.321      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[14]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.314      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_result[6]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 3.321      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_result[5]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 3.321      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_result[7]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 3.321      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_result[8]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 3.321      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_result[10]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 3.321      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[13]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.314      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[29]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.314      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_1_avalon_slave_0_translator|av_readdata_pre[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.314      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_result[13]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 3.321      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_result[12]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 3.321      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_result[2]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 3.321      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_result[3]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 3.321      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_result[4]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 3.321      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_cnt[0]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 3.316      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_cnt[1]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 3.316      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_cnt[2]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 3.316      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_cnt[3]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 3.316      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_cnt[4]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 3.316      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_result[0]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 3.321      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[29]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.314      ;
; 3.056 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[11]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.314      ;
; 3.057 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.315      ;
; 3.057 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 3.308      ;
; 3.057 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_write                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 3.311      ;
; 3.057 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[9]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 3.304      ;
; 3.057 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw_valid                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 3.310      ;
; 3.057 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_valid                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 3.310      ;
; 3.057 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_valid_from_E                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 3.311      ;
; 3.057 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_iw[11]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 3.305      ;
; 3.057 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[11]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 3.305      ;
; 3.057 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[12]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 3.305      ;
; 3.057 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[14]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 3.311      ;
; 3.057 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_valid_from_D                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 3.310      ;
; 3.057 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_issue                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 3.310      ;
; 3.057 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 3.310      ;
; 3.057 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|wait_for_one_post_bret_inst                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 3.311      ;
; 3.057 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[15]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 3.305      ;
; 3.057 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[22]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 3.311      ;
; 3.057 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[17]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 3.311      ;
; 3.057 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[25]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 3.311      ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.573 ; 9.803        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                         ;
; 9.573 ; 9.803        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                               ;
; 9.573 ; 9.803        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                       ;
; 9.573 ; 9.803        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~portb_re_reg                                                                                                             ;
; 9.573 ; 9.803        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                                                         ;
; 9.573 ; 9.803        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_bytena_reg0                                                                                                                                                          ;
; 9.573 ; 9.803        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                                                                          ;
; 9.573 ; 9.803        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_we_reg                                                                                                                                                               ;
; 9.574 ; 9.804        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                         ;
; 9.574 ; 9.804        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_bytena_reg0                                                                                                                                                          ;
; 9.574 ; 9.804        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_datain_reg0                                                                                                                                                          ;
; 9.574 ; 9.804        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_we_reg                                                                                                                                                               ;
; 9.575 ; 9.805        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                         ;
; 9.575 ; 9.805        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                          ;
; 9.575 ; 9.805        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                               ;
; 9.575 ; 9.805        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                       ;
; 9.575 ; 9.805        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                        ;
; 9.575 ; 9.805        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~porta_we_reg                                                                                                             ;
; 9.575 ; 9.805        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ;
; 9.575 ; 9.805        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                           ;
; 9.575 ; 9.805        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                           ;
; 9.575 ; 9.805        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a31~porta_address_reg0                                                                                                                                                         ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a31~porta_bytena_reg0                                                                                                                                                          ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a31~porta_datain_reg0                                                                                                                                                          ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a31~porta_we_reg                                                                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                        ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                             ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                      ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                       ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a18~porta_we_reg                                                                                                                            ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                       ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                        ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_we_reg                                                                                                                             ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                       ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~portb_re_reg                                                                                                             ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                             ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                              ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                   ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                             ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                              ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                   ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                                                         ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a12~porta_bytena_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a12~porta_we_reg                                                                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                         ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a17~porta_bytena_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a17~porta_we_reg                                                                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                                                         ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a19~porta_bytena_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a19~porta_datain_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a19~porta_we_reg                                                                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a20~porta_address_reg0                                                                                                                                                         ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a20~porta_bytena_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a20~porta_we_reg                                                                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a22~porta_address_reg0                                                                                                                                                         ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a22~porta_bytena_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a22~porta_we_reg                                                                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                                                         ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a25~porta_bytena_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a25~porta_datain_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a25~porta_we_reg                                                                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                                                         ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a28~porta_bytena_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a28~porta_datain_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a28~porta_we_reg                                                                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a2~porta_bytena_reg0                                                                                                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a2~porta_datain_reg0                                                                                                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a2~porta_we_reg                                                                                                                                                                ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a30~porta_address_reg0                                                                                                                                                         ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a30~porta_bytena_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a30~porta_datain_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a30~porta_we_reg                                                                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a4~porta_bytena_reg0                                                                                                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a4~porta_we_reg                                                                                                                                                                ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a5~porta_address_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a5~porta_bytena_reg0                                                                                                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a5~porta_datain_reg0                                                                                                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a5~porta_we_reg                                                                                                                                                                ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a6~porta_bytena_reg0                                                                                                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                                ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a9~porta_address_reg0                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.624 ; 49.840       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ;
; 49.624 ; 49.840       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                          ;
; 49.627 ; 49.843       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                          ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                          ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                          ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                          ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                          ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                          ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read                                                                                                                                              ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                          ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                          ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                          ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                          ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                          ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                          ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                          ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                          ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                          ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write                                                                                                                                             ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                     ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                       ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                        ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                        ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                        ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                        ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                        ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                        ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                        ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                        ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                        ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                        ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                    ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                   ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                   ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                   ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                   ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                   ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                   ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                    ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                    ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                    ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                    ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                  ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                  ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                  ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                   ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0]  ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[10] ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[11] ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[12] ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[13] ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[14] ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[15] ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[16] ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[17] ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[18] ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[19] ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[1]  ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[20] ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[21] ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[22] ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[23] ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[24] ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[25] ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[26] ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[27] ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[28] ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[29] ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[2]  ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[30] ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31] ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[32] ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[33] ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[34] ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[35] ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[36] ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[37] ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[3]  ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[4]  ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[5]  ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[6]  ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]  ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[8]  ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[9]  ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                          ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                          ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                             ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                         ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                       ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                      ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                   ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                               ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                    ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                    ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                    ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                    ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                       ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.421 ; 2.498 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.977 ; 7.083 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.329  ; 0.298  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.313 ; -1.460 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.254 ; 11.877 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 9.017 ; 9.641 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.381 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                  ; Synchronization Node                                                                                                                                                                                                                                                                                           ; Typical MTBF (Years)   ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                            ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                      ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                            ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
; Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                              ;
; Synchronization Node    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                     ; 38.381                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                        ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.125       ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.256       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                           ;
; Synchronization Node    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 38.519                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.264       ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.255       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                              ;
; Synchronization Node    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                     ; 38.519                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                        ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.267       ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.252       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                                                                             ;
; Synchronization Node    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                               ; 197.490                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.121       ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.369       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                            ;
; Synchronization Node    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                               ; 197.606                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.266       ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.340       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 16.17 MHz  ; 16.17 MHz       ; altera_reserved_tck ;      ;
; 102.65 MHz ; 102.65 MHz      ; CLOCK_50            ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 10.258 ; 0.000         ;
; altera_reserved_tck ; 19.085 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.284 ; 0.000         ;
; altera_reserved_tck ; 0.311 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 16.705 ; 0.000         ;
; altera_reserved_tck ; 48.493 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.970 ; 0.000         ;
; CLOCK_50            ; 2.743 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; CLOCK_50            ; 9.590  ; 0.000             ;
; altera_reserved_tck ; 49.599 ; 0.000             ;
+---------------------+--------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.258 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_or_div_done             ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.687      ;
; 10.300 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_or_div_done             ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 9.647      ;
; 10.689 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_or_div_done             ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 9.260      ;
; 10.732 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_ctrl_shift_rot              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 9.211      ;
; 10.754 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_ctrl_shift_rot              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.191      ;
; 10.798 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_or_div_done             ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_status_reg_pie                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.147      ;
; 10.910 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[14]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 9.052      ;
; 10.925 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[2]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 9.037      ;
; 10.952 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[14]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 9.012      ;
; 10.953 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[14] ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 8.998      ;
; 10.967 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[2]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 8.997      ;
; 10.995 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[14] ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.958      ;
; 11.029 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_re_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 9.191      ;
; 11.029 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 9.191      ;
; 11.033 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 8.918      ;
; 11.037 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~portb_re_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 9.171      ;
; 11.037 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 9.171      ;
; 11.049 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_result[2]         ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 8.894      ;
; 11.063 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[4]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 8.899      ;
; 11.070 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[11]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_re_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 9.139      ;
; 11.070 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[11]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 9.139      ;
; 11.075 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.878      ;
; 11.079 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[11]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~portb_re_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.157      ; 9.118      ;
; 11.079 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[11]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.157      ; 9.118      ;
; 11.091 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_result[2]         ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 8.854      ;
; 11.096 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[11]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 8.855      ;
; 11.105 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[4]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 8.859      ;
; 11.118 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[11]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.835      ;
; 11.137 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[14]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_re_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 9.083      ;
; 11.137 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[14]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 9.083      ;
; 11.141 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_ctrl_shift_rot              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 8.806      ;
; 11.145 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[9]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 8.817      ;
; 11.146 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[14]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~portb_re_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 9.062      ;
; 11.146 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[14]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 9.062      ;
; 11.149 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[0]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_status_reg_pie                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 8.811      ;
; 11.161 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[9]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 8.803      ;
; 11.172 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[0]  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_status_reg_pie                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 8.792      ;
; 11.177 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[13]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_re_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.166      ; 9.029      ;
; 11.177 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[13]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.166      ; 9.029      ;
; 11.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[13]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~portb_re_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.154      ; 9.008      ;
; 11.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[13]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.154      ; 9.008      ;
; 11.284 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~portb_re_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.171      ; 8.927      ;
; 11.284 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.171      ; 8.927      ;
; 11.293 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[6]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_re_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 8.927      ;
; 11.293 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[6]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 8.927      ;
; 11.301 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[6]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~portb_re_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 8.907      ;
; 11.301 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[6]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 8.907      ;
; 11.321 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_or_div_done             ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[0]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 8.624      ;
; 11.322 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a18~portb_re_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.173      ; 8.891      ;
; 11.322 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a18~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.173      ; 8.891      ;
; 11.325 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[11]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~portb_re_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.160      ; 8.875      ;
; 11.325 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[11]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.160      ; 8.875      ;
; 11.330 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[11] ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 8.621      ;
; 11.340 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[2]  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 8.611      ;
; 11.341 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[14]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 8.625      ;
; 11.352 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[11] ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.601      ;
; 11.355 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[26]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 8.596      ;
; 11.356 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[2]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 8.610      ;
; 11.363 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[11]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a18~portb_re_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.162      ; 8.839      ;
; 11.363 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[11]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a18~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.162      ; 8.839      ;
; 11.376 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_or_div_done             ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[16]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 8.583      ;
; 11.382 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[2]  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.571      ;
; 11.384 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[14] ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 8.571      ;
; 11.392 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[14]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~portb_re_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.171      ; 8.819      ;
; 11.392 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[14]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.171      ; 8.819      ;
; 11.397 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[26]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.556      ;
; 11.403 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[12]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 8.548      ;
; 11.405 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[15]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_re_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 8.815      ;
; 11.405 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[15]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 8.815      ;
; 11.408 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_result[11]        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 8.535      ;
; 11.414 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[15]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~portb_re_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 8.794      ;
; 11.414 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[15]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 8.794      ;
; 11.425 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_re_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 8.784      ;
; 11.425 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 8.784      ;
; 11.430 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_result[11]        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 8.515      ;
; 11.430 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[14]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a18~portb_re_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.173      ; 8.783      ;
; 11.430 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[14]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a18~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.173      ; 8.783      ;
; 11.432 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[13]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~portb_re_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.157      ; 8.765      ;
; 11.432 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[13]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.157      ; 8.765      ;
; 11.433 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~portb_re_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.157      ; 8.764      ;
; 11.433 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.157      ; 8.764      ;
; 11.435 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[0]  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 8.529      ;
; 11.445 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[12]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.508      ;
; 11.452 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[0]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 8.508      ;
; 11.464 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 8.491      ;
; 11.470 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[13]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a18~portb_re_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.159      ; 8.729      ;
; 11.470 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[13]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a18~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.159      ; 8.729      ;
; 11.477 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[0]  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 8.489      ;
; 11.480 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_result[2]         ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 8.467      ;
; 11.485 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[29]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 8.486      ;
; 11.485 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[16]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 8.486      ;
; 11.485 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[16]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 8.486      ;
; 11.485 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[21]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 8.486      ;
; 11.485 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[21]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 8.486      ;
; 11.485 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[22]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 8.486      ;
; 11.485 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[23]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 8.486      ;
; 11.494 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[0]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 8.468      ;
; 11.494 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[4]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 8.472      ;
; 11.502 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[6]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 8.460      ;
; 11.505 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[11]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 8.450      ;
+--------+--------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 19.085 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                  ; altera_reserved_tdo                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -3.219     ; 7.696      ;
; 47.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.125      ; 2.711      ;
; 47.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.137      ; 2.498      ;
; 47.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 2.476      ;
; 47.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.137      ; 2.437      ;
; 47.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.137      ; 2.330      ;
; 47.861 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 2.292      ;
; 47.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 2.289      ;
; 47.885 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.125      ; 2.255      ;
; 48.042 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 2.109      ;
; 48.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 2.097      ;
; 48.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 2.031      ;
; 48.124 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                     ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 2.046      ;
; 48.177 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 1.971      ;
; 48.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 1.880      ;
; 48.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 1.830      ;
; 48.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 1.743      ;
; 48.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 1.643      ;
; 49.010 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                      ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 1.152      ;
; 73.032 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.908      ; 9.891      ;
; 73.032 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.908      ; 9.891      ;
; 73.032 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.908      ; 9.891      ;
; 73.032 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.908      ; 9.891      ;
; 73.032 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.908      ; 9.891      ;
; 73.095 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.907      ; 9.827      ;
; 73.095 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.907      ; 9.827      ;
; 73.123 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.907      ; 9.799      ;
; 73.123 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.907      ; 9.799      ;
; 73.123 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.907      ; 9.799      ;
; 73.123 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.907      ; 9.799      ;
; 73.123 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.907      ; 9.799      ;
; 73.216 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.908      ; 9.707      ;
; 73.216 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.908      ; 9.707      ;
; 73.216 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.908      ; 9.707      ;
; 73.216 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.908      ; 9.707      ;
; 73.216 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.908      ; 9.707      ;
; 73.328 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.907      ; 9.594      ;
; 73.328 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.907      ; 9.594      ;
; 73.328 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.907      ; 9.594      ;
; 73.328 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.907      ; 9.594      ;
; 73.328 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.907      ; 9.594      ;
; 74.423 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.910      ; 8.502      ;
; 74.450 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.908      ; 8.473      ;
; 74.631 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.920      ; 8.304      ;
; 74.631 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.920      ; 8.304      ;
; 75.225 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.909      ; 7.699      ;
; 75.225 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.909      ; 7.699      ;
; 75.236 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.919      ; 7.698      ;
; 75.236 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.919      ; 7.698      ;
; 75.236 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.919      ; 7.698      ;
; 75.252 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.919      ; 7.682      ;
; 75.252 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.909      ; 7.672      ;
; 75.357 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.927      ; 7.585      ;
; 75.357 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.927      ; 7.585      ;
; 75.381 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.909      ; 7.543      ;
; 75.384 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.909      ; 7.540      ;
; 75.384 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.909      ; 7.540      ;
; 75.390 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.919      ; 7.544      ;
; 75.390 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.919      ; 7.544      ;
; 75.395 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.919      ; 7.539      ;
; 75.396 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.919      ; 7.538      ;
; 75.400 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.919      ; 7.534      ;
; 75.405 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.927      ; 7.537      ;
; 75.417 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.919      ; 7.517      ;
; 75.422 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.919      ; 7.512      ;
; 77.454 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.914      ; 5.475      ;
; 77.476 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.914      ; 5.453      ;
; 77.582 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.915      ; 5.348      ;
; 77.617 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.906      ; 5.304      ;
; 77.754 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.907      ; 5.168      ;
; 77.771 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.909      ; 5.153      ;
; 77.822 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.909      ; 5.102      ;
; 77.865 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.907      ; 5.057      ;
; 77.867 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.907      ; 5.055      ;
; 77.891 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.907      ; 5.031      ;
; 77.962 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.909      ; 4.962      ;
; 77.967 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.922      ; 4.970      ;
; 77.996 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.914      ; 4.933      ;
; 78.020 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.920      ; 4.915      ;
; 78.134 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.906      ; 4.787      ;
; 78.206 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.922      ; 4.731      ;
; 78.343 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.922      ; 4.594      ;
; 78.433 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.911      ; 4.493      ;
; 78.433 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.911      ; 4.493      ;
; 78.433 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.911      ; 4.493      ;
; 94.845 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 5.117      ;
; 95.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.367      ;
; 95.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.236      ;
; 95.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.110      ;
; 96.114 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.847      ;
; 96.114 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.847      ;
; 96.114 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.847      ;
; 96.114 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.847      ;
; 96.114 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.847      ;
; 96.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.788      ;
; 96.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.788      ;
; 96.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.788      ;
; 96.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.788      ;
; 96.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.788      ;
; 96.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.785      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.284 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[3]                                                                                                                                                      ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.791      ;
; 0.290 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                      ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.797      ;
; 0.294 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[2]                                                                                                                                                      ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.801      ;
; 0.296 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.347      ; 0.812      ;
; 0.301 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                                      ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.808      ;
; 0.301 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_tag[0]                                                                                                                                                           ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 0.822      ;
; 0.302 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.347      ; 0.818      ;
; 0.305 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[13]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.815      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                     ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|ac                                                                                                                                                           ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|ac                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                            ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                            ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                            ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|read                                                                                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|read                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                      ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                        ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|write                                                                                                                  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|write                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|wait_latency_counter[1]                                         ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_1_avalon_slave_0_translator|wait_latency_counter[1]                                         ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_1_avalon_slave_0_translator|wait_latency_counter[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                    ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                    ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                    ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_error                                            ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_error                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                            ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                       ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                       ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                       ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|pause_irq                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_wr                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_wr                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|jtag_break                                               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|jtag_break                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|break_on_reset                                           ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|break_on_reset                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|resetlatch                                               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|resetlatch                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|woverflow                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|rvalid                                                                                                                                                       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_rd                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_rd                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                         ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                    ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                     ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                     ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                        ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|timeout_occurred                                                                                                                                     ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|timeout_occurred                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[1]                                                           ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                        ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                              ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                  ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_read                                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_read                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                     ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                      ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_active                                                                                                                                                           ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_active                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[6]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[6]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[5]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[5]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[4]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[4]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[2]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[2]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[1]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[1]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[0]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[0]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[3]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[3]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_avalon_reg:the_Quad_Dec_cpu_nios2_avalon_reg|oci_single_step_mode                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_avalon_reg:the_Quad_Dec_cpu_nios2_avalon_reg|oci_single_step_mode                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                       ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                      ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                      ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                         ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                         ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                     ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                              ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                              ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                           ; Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_dp_offset[2]                                                                                                                                                     ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.819      ;
; 0.313 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_go                                               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_go                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.314 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.820      ;
; 0.314 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[21]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a18~porta_datain_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.343      ; 0.826      ;
; 0.315 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[15]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.825      ;
; 0.316 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[3]                                                                                                                                                         ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.826      ;
; 0.317 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.347      ; 0.833      ;
; 0.318 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[14]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.828      ;
; 0.319 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|wait_latency_counter[0]                                         ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_1_avalon_slave_0_translator|wait_latency_counter[0]                                         ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_1_avalon_slave_0_translator|wait_latency_counter[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|r_val                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|r_val                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|r_ena1                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|r_ena1                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                               ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                        ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.342 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.541      ;
; 0.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.344 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.546      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.547      ;
; 0.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.547      ;
; 0.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.552      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.553      ;
; 0.356 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[12]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.555      ;
; 0.356 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[9]                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.555      ;
; 0.356 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[20]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.555      ;
; 0.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[5]                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[4]                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[2]                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[18]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[24]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                             ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[19]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.557      ;
; 0.359 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[13]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.558      ;
; 0.359 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[25]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.558      ;
; 0.367 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.566      ;
; 0.369 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.568      ;
; 0.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.588      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.597      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.630      ;
; 0.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.631      ;
; 0.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.632      ;
; 0.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.632      ;
; 0.433 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.632      ;
; 0.434 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.633      ;
; 0.434 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.633      ;
; 0.449 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[33]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.648      ;
; 0.450 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[11]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.649      ;
; 0.450 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[10]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.649      ;
; 0.450 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[30]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.649      ;
; 0.450 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                               ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.650      ;
; 0.451 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[3]                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.650      ;
; 0.451 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[17]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.650      ;
; 0.456 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.655      ;
; 0.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.665      ;
; 0.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.666      ;
; 0.467 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.666      ;
; 0.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.666      ;
; 0.468 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.667      ;
; 0.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.670      ;
; 0.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.670      ;
; 0.471 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.670      ;
; 0.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.670      ;
; 0.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.672      ;
; 0.474 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.673      ;
; 0.485 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[32]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.684      ;
; 0.487 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.686      ;
; 0.489 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                             ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.696      ;
; 0.490 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.682      ;
; 0.491 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.690      ;
; 0.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.694      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.705 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.199      ; 3.452      ;
; 16.705 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.199      ; 3.452      ;
; 16.705 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.199      ; 3.452      ;
; 16.705 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.199      ; 3.452      ;
; 16.705 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.199      ; 3.452      ;
; 16.705 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.199      ; 3.452      ;
; 16.705 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.199      ; 3.452      ;
; 16.705 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.199      ; 3.452      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|F_pc[0]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.141      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[5]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.141      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[21]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.141      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_pc[6]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.141      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|F_pc[6]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.141      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|F_pc[1]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.139      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_pc[1]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.139      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_extra_pc[3]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.135      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[3]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.139      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|F_pc[2]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.139      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[2]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.139      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_extra_pc[0]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.141      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[0]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.139      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[10]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.139      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|F_pc[3]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.141      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[3]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.141      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[5]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.139      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|F_pc[5]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.139      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|F_pc[7]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.141      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[7]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.139      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[7]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.141      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[8]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.139      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_pc[7]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.141      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[4]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.139      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_pc[3]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.141      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_iw[5]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.141      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[9]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.139      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_pc[0]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.141      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_pc[2]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.139      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[24]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.141      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_extra_pc[7]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.135      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_pc[7]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.141      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[6]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.139      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_pc[3]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.141      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[1]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.139      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[6]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.141      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_pc[6]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 3.141      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[0]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.135      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_pc[0]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.135      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_read                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.145      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.145      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.145      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|av_readdata_pre[8]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.145      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|av_readdata_pre[9]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.145      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[8]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.145      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[9]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.145      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|packet_in_progress                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.136      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.146      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.145      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.145      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|last_dest_id[1]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.145      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|last_dest_id[2]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.145      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.145      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.145      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[1]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.145      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[0]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.145      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[8]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.145      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator|read_latency_shift_reg[0]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.145      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[4]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.144      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[0]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.144      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.145      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.145      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.146      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdatavalid_d1                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.145      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_active                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.145      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[18]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.146      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[19]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.146      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[9]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.145      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_1_avalon_slave_0_translator|av_readdata_pre[9]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.145      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_1_avalon_slave_0_translator|av_readdata_pre[8]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.145      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[29]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.146      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.145      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[3]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.144      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[17]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.145      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[9]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.145      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[8]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.145      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[6]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.144      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.146      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[18]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.146      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[26]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.146      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[26]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.146      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[2]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.145      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.144      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.144      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[4]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.144      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[3]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.144      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[2]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.144      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[1]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.144      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.145      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.145      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.145      ;
; 16.817 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.145      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 1.675      ;
; 48.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 1.675      ;
; 48.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 1.461      ;
; 98.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.956      ;
; 98.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.956      ;
; 98.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.956      ;
; 98.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.956      ;
; 98.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.956      ;
; 98.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.956      ;
; 98.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.949      ;
; 98.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.949      ;
; 98.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.949      ;
; 98.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.949      ;
; 98.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.949      ;
; 98.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.949      ;
; 98.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.949      ;
; 98.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.949      ;
; 98.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.949      ;
; 98.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.949      ;
; 98.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.943      ;
; 98.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.943      ;
; 98.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.943      ;
; 98.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.943      ;
; 98.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.943      ;
; 98.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.943      ;
; 98.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.943      ;
; 98.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.943      ;
; 98.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.943      ;
; 98.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.943      ;
; 98.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.924      ;
; 98.064 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.902      ;
; 98.064 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.902      ;
; 98.064 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.902      ;
; 98.064 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.902      ;
; 98.064 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.902      ;
; 98.064 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.902      ;
; 98.064 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.902      ;
; 98.064 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.902      ;
; 98.064 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.902      ;
; 98.064 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.902      ;
; 98.064 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.902      ;
; 98.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.881      ;
; 98.109 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.864      ;
; 98.109 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.864      ;
; 98.109 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.864      ;
; 98.109 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.864      ;
; 98.109 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.864      ;
; 98.109 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.864      ;
; 98.109 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.864      ;
; 98.109 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.864      ;
; 98.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.671      ;
; 98.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.671      ;
; 98.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.671      ;
; 98.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.671      ;
; 98.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.671      ;
; 98.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.671      ;
; 98.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.671      ;
; 98.297 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.675      ;
; 98.297 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.675      ;
; 98.297 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.675      ;
; 98.297 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.675      ;
; 98.297 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.675      ;
; 98.297 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.675      ;
; 98.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.613      ;
; 98.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.613      ;
; 98.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.613      ;
; 98.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.613      ;
; 98.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.613      ;
; 98.450 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.508      ;
; 98.450 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.508      ;
; 98.450 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.508      ;
; 98.450 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.508      ;
; 98.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.271      ;
; 98.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.271      ;
; 98.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.271      ;
; 98.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.271      ;
; 98.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.271      ;
; 98.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.271      ;
; 98.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.271      ;
; 98.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.271      ;
; 98.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.271      ;
; 98.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.271      ;
; 98.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.271      ;
; 98.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.271      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.970  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.170      ;
; 0.970  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.170      ;
; 0.970  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.170      ;
; 0.970  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.170      ;
; 0.970  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.170      ;
; 0.970  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.170      ;
; 0.970  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.170      ;
; 0.970  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.170      ;
; 0.970  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.170      ;
; 0.970  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.170      ;
; 0.970  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.170      ;
; 0.970  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.170      ;
; 1.206  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.403      ;
; 1.206  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.403      ;
; 1.206  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.403      ;
; 1.206  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.403      ;
; 1.311  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.524      ;
; 1.311  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.524      ;
; 1.311  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.524      ;
; 1.311  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.524      ;
; 1.311  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.524      ;
; 1.357  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.562      ;
; 1.357  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.562      ;
; 1.357  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.562      ;
; 1.357  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.562      ;
; 1.357  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.562      ;
; 1.357  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.562      ;
; 1.357  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.562      ;
; 1.362  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.573      ;
; 1.362  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.573      ;
; 1.362  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.573      ;
; 1.362  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.573      ;
; 1.362  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.573      ;
; 1.362  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.573      ;
; 1.565  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.778      ;
; 1.565  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.778      ;
; 1.565  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.778      ;
; 1.565  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.778      ;
; 1.565  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.778      ;
; 1.565  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.778      ;
; 1.565  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.778      ;
; 1.565  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.778      ;
; 1.596  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.796      ;
; 1.597  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.802      ;
; 1.597  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.802      ;
; 1.597  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.802      ;
; 1.597  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.802      ;
; 1.597  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.802      ;
; 1.597  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.802      ;
; 1.597  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.802      ;
; 1.597  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.802      ;
; 1.597  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.802      ;
; 1.597  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.802      ;
; 1.597  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.802      ;
; 1.617  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.814      ;
; 1.617  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.814      ;
; 1.617  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.814      ;
; 1.617  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.814      ;
; 1.617  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.814      ;
; 1.617  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.814      ;
; 1.617  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.814      ;
; 1.617  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.814      ;
; 1.617  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.814      ;
; 1.617  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.814      ;
; 1.625  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.813      ;
; 1.638  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.836      ;
; 1.638  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.836      ;
; 1.638  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.836      ;
; 1.638  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.836      ;
; 1.638  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.836      ;
; 1.638  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.836      ;
; 1.638  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.836      ;
; 1.638  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.836      ;
; 1.638  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.836      ;
; 1.638  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.836      ;
; 1.649  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.847      ;
; 1.649  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.847      ;
; 1.649  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.847      ;
; 1.649  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.847      ;
; 1.649  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.847      ;
; 1.649  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.847      ;
; 50.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.249      ; 1.347      ;
; 51.163 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.266      ; 1.573      ;
; 51.163 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.266      ; 1.573      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[3]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.975      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[3]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 2.981      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_ctrl_ld                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.977      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[2]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.975      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_ctrl_st                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.977      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[1]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.975      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[0]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.975      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[11]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.977      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_ctrl_alu_subtract                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.975      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[13]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.975      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[4]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.975      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[23]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.975      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[16]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.975      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_wr_dst_reg                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.977      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_wr_dst_reg_from_D                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.977      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[26]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.975      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[24]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.975      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[31]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 2.980      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_dst_regnum[2]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 2.980      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[30]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 2.980      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[29]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 2.980      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[28]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 2.980      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_dst_regnum[1]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 2.980      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_dst_regnum[1]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.977      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[27]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 2.980      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[3]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.971      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[9]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.975      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_hazard_M                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.977      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_dst_regnum[4]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.977      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_dst_reg                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.977      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_dst_regnum[2]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 2.980      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_dst_regnum[0]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 2.980      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[30]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 2.980      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_ctrl_jmp_direct                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 2.980      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_ctrl_break                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.972      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_ctrl_crst                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.972      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_ctrl_rdctl_inst                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.972      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[12]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.977      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.977      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[10]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.971      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[10]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.977      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[10]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.975      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.971      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[8]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.971      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.977      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[8]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.971      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[1]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 2.983      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_ctrl_wrctl_inst                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.972      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[13]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 2.981      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[6]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 2.980      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[6]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 2.980      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[6]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 2.980      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[14]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 2.981      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[14]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 2.980      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[14]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.971      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[14]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 2.980      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_iw[17]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 2.981      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_ctrl_ld_signed                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.977      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[16]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 2.983      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[17]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 2.979      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[17]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 2.979      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[17]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 2.979      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[25]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 2.983      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[26]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.977      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[11]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.971      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[9]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 2.981      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[10]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.971      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[27]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 2.983      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[28]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.977      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[28]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 2.981      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[30]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 2.980      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[6]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 2.981      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[31]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 2.983      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[11]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.971      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_ctrl_shift_logical                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.972      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_ctrl_shift_logical                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.972      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_ctrl_rot_right                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.972      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_ctrl_rot_right                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.972      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[9]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.971      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[25]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 2.983      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[27]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 2.983      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 2.981      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 2.981      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 2.981      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|clr_break_line                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 2.982      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 2.981      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|wait_latency_counter[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 2.982      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|wait_latency_counter[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 2.982      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|read_latency_shift_reg[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 2.982      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_1_avalon_slave_0_translator|wait_latency_counter[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 2.982      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_1_avalon_slave_0_translator|wait_latency_counter[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 2.982      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_1_avalon_slave_0_translator|read_latency_shift_reg[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 2.982      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[16]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 2.983      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[17]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 2.979      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 2.981      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 2.981      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[30]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 2.979      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[31]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 2.983      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_1_avalon_slave_0_translator|av_readdata_pre[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 2.982      ;
; 2.743 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|av_readdata_pre[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 2.982      ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.590 ; 9.820        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                         ;
; 9.590 ; 9.820        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                               ;
; 9.590 ; 9.820        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                         ;
; 9.590 ; 9.820        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_we_reg                                                                                                                                                               ;
; 9.591 ; 9.821        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ;
; 9.591 ; 9.821        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                             ;
; 9.591 ; 9.821        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                         ;
; 9.591 ; 9.821        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                               ;
; 9.591 ; 9.821        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                       ;
; 9.591 ; 9.821        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~portb_re_reg                                                                                                             ;
; 9.591 ; 9.821        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ;
; 9.591 ; 9.821        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                ;
; 9.591 ; 9.821        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                                                         ;
; 9.591 ; 9.821        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_we_reg                                                                                                                                                               ;
; 9.592 ; 9.822        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                       ;
; 9.592 ; 9.822        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~porta_we_reg                                                                                                             ;
; 9.592 ; 9.822        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_bytena_reg0                                                                                                                                                          ;
; 9.592 ; 9.822        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_datain_reg0                                                                                                                                                          ;
; 9.593 ; 9.823        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                        ;
; 9.593 ; 9.823        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                          ;
; 9.593 ; 9.823        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                           ;
; 9.593 ; 9.823        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                           ;
; 9.593 ; 9.823        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_bytena_reg0                                                                                                                                                          ;
; 9.593 ; 9.823        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                                                                          ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                       ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_we_reg                                                                                                                             ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                        ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                       ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~portb_re_reg                                                                                                             ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                                                         ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a12~porta_we_reg                                                                                                                                                               ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                         ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a17~porta_we_reg                                                                                                                                                               ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                                                         ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a25~porta_we_reg                                                                                                                                                               ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                                          ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a2~porta_we_reg                                                                                                                                                                ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a30~porta_address_reg0                                                                                                                                                         ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a30~porta_we_reg                                                                                                                                                               ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a31~porta_address_reg0                                                                                                                                                         ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a31~porta_we_reg                                                                                                                                                               ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                                                          ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a4~porta_we_reg                                                                                                                                                                ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a5~porta_address_reg0                                                                                                                                                          ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a5~porta_we_reg                                                                                                                                                                ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                       ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_we_reg                                                                                                                             ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                       ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~porta_we_reg                                                                                                             ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                             ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                   ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                             ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                   ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a10~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a14~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a14~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a15~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a15~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a19~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                                          ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a1~porta_we_reg                                                                                                                                                                ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a21~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a21~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a23~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a24~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a26~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a28~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                          ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                                ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                                                          ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a7~porta_we_reg                                                                                                                                                                ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                          ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                      ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a18~porta_we_reg                                                                                                                            ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                        ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a12~porta_bytena_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                         ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                               ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a17~porta_bytena_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                                         ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a18~porta_we_reg                                                                                                                                                               ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a20~porta_address_reg0                                                                                                                                                         ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a20~porta_we_reg                                                                                                                                                               ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a22~porta_address_reg0                                                                                                                                                         ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a22~porta_we_reg                                                                                                                                                               ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a25~porta_bytena_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a25~porta_datain_reg0                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.599 ; 49.815       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ;
; 49.599 ; 49.815       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                ;
; 49.605 ; 49.821       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ;
; 49.640 ; 49.824       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                ;
; 49.640 ; 49.824       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                ;
; 49.640 ; 49.824       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ;
; 49.640 ; 49.824       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                ;
; 49.640 ; 49.824       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                ;
; 49.640 ; 49.824       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                ;
; 49.640 ; 49.824       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                ;
; 49.640 ; 49.824       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                ;
; 49.640 ; 49.824       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                ;
; 49.640 ; 49.824       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                ;
; 49.640 ; 49.824       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                ;
; 49.640 ; 49.824       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                ;
; 49.640 ; 49.824       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                ;
; 49.640 ; 49.824       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                   ;
; 49.640 ; 49.824       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                              ;
; 49.640 ; 49.824       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                              ;
; 49.640 ; 49.824       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                              ;
; 49.640 ; 49.824       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                              ;
; 49.640 ; 49.824       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                              ;
; 49.640 ; 49.824       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                              ;
; 49.640 ; 49.824       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                              ;
; 49.640 ; 49.824       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                              ;
; 49.640 ; 49.824       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                              ;
; 49.640 ; 49.824       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                              ;
; 49.640 ; 49.824       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                         ;
; 49.640 ; 49.824       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                         ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                    ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                             ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                          ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                         ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                         ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                         ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                         ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                         ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                         ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                          ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                          ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                          ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                          ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                        ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                        ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                        ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                             ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                             ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                             ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                             ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                             ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                             ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                             ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                             ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                             ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                             ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                               ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                               ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                               ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                               ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                              ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                              ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                              ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                              ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                               ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                               ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                               ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                               ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                               ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                 ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                 ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                 ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                 ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                 ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                        ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                        ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                        ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                        ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                        ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                     ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                     ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                     ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                     ;
; 49.645 ; 49.829       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                     ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0]                                                        ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[15]                                                       ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[27]                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.429 ; 2.546 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.919 ; 6.968 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.176  ; 0.111  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.517 ; -1.659 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.456 ; 10.915 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 8.233 ; 8.693 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.562 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                  ; Synchronization Node                                                                                                                                                                                                                                                                                           ; Typical MTBF (Years)   ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                            ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                      ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                            ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
; Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                              ;
; Synchronization Node    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                     ; 38.562                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                        ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.220       ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.342       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                           ;
; Synchronization Node    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 38.682                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.349       ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.333       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                              ;
; Synchronization Node    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                     ; 38.690                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                        ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.352       ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.338       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                                                                             ;
; Synchronization Node    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                               ; 197.754                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.211       ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.543       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                            ;
; Synchronization Node    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                               ; 197.864                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.350       ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.514       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 13.572 ; 0.000         ;
; altera_reserved_tck ; 23.077 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.144 ; 0.000         ;
; altera_reserved_tck ; 0.186 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 17.805 ; 0.000         ;
; altera_reserved_tck ; 49.202 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.574 ; 0.000         ;
; CLOCK_50            ; 1.766 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; CLOCK_50            ; 9.378  ; 0.000             ;
; altera_reserved_tck ; 49.480 ; 0.000             ;
+---------------------+--------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.572 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_or_div_done             ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 6.386      ;
; 13.583 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_or_div_done             ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 6.377      ;
; 13.829 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_or_div_done             ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 6.132      ;
; 13.940 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_or_div_done             ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_status_reg_pie                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 6.018      ;
; 13.953 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_ctrl_shift_rot              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 6.003      ;
; 13.959 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[14]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 6.015      ;
; 13.964 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_ctrl_shift_rot              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 5.994      ;
; 13.970 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[14]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 6.006      ;
; 13.989 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[2]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 5.983      ;
; 13.993 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[14] ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.970      ;
; 14.000 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[2]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 5.974      ;
; 14.004 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[14] ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 5.961      ;
; 14.069 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_result[2]         ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 5.887      ;
; 14.080 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_result[2]         ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 5.878      ;
; 14.093 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[4]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 5.881      ;
; 14.104 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[4]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 5.872      ;
; 14.105 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.858      ;
; 14.116 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 5.849      ;
; 14.149 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[9]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 5.823      ;
; 14.160 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[9]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 5.814      ;
; 14.190 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[0]  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_status_reg_pie                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 5.781      ;
; 14.190 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[11]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.773      ;
; 14.192 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[0]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_status_reg_pie                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 5.778      ;
; 14.201 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[11]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 5.764      ;
; 14.210 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_ctrl_shift_rot              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.749      ;
; 14.216 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[14]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 5.761      ;
; 14.234 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_or_div_done             ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[0]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 5.724      ;
; 14.246 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[2]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 5.729      ;
; 14.250 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[14] ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.716      ;
; 14.258 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_or_div_done             ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[16]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 5.712      ;
; 14.277 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_re_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.115      ; 5.867      ;
; 14.277 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.115      ; 5.867      ;
; 14.286 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~portb_re_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.107      ; 5.850      ;
; 14.286 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.107      ; 5.850      ;
; 14.290 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[2]  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.673      ;
; 14.301 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[2]  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 5.664      ;
; 14.301 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[11]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_re_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 5.834      ;
; 14.301 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[11]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 5.834      ;
; 14.310 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[11]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~portb_re_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.098      ; 5.817      ;
; 14.310 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[11]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.098      ; 5.817      ;
; 14.321 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[26]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.642      ;
; 14.326 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_result[2]         ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.633      ;
; 14.332 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[26]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 5.633      ;
; 14.349 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[11] ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.614      ;
; 14.350 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[4]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 5.627      ;
; 14.360 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[11] ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 5.605      ;
; 14.361 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[0]  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 5.610      ;
; 14.362 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.604      ;
; 14.363 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[0]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 5.607      ;
; 14.365 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[12]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.598      ;
; 14.372 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[0]  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 5.601      ;
; 14.374 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[0]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 5.598      ;
; 14.376 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[12]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 5.589      ;
; 14.376 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[14]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_re_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 5.770      ;
; 14.376 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[14]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 5.770      ;
; 14.385 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[14]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~portb_re_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.109      ; 5.753      ;
; 14.385 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[14]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.109      ; 5.753      ;
; 14.399 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[13]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_re_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.103      ; 5.733      ;
; 14.399 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[13]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.103      ; 5.733      ;
; 14.406 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[9]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 5.569      ;
; 14.407 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[6]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 5.565      ;
; 14.408 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[13]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~portb_re_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.095      ; 5.716      ;
; 14.408 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[13]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.095      ; 5.716      ;
; 14.414 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_result[11]        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 5.542      ;
; 14.418 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[6]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 5.556      ;
; 14.425 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_result[11]        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 5.533      ;
; 14.447 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[11]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 5.519      ;
; 14.447 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[6]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_re_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.115      ; 5.697      ;
; 14.447 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[6]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.115      ; 5.697      ;
; 14.456 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[6]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~portb_re_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.107      ; 5.680      ;
; 14.456 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[6]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.107      ; 5.680      ;
; 14.468 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~portb_re_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.109      ; 5.670      ;
; 14.468 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.109      ; 5.670      ;
; 14.470 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_or_div_done             ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[29]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.499      ;
; 14.476 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[6]  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 5.495      ;
; 14.481 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[8]  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.482      ;
; 14.487 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a18~portb_re_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.110      ; 5.652      ;
; 14.487 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a18~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.110      ; 5.652      ;
; 14.487 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[13]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 5.473      ;
; 14.487 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[6]  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 5.486      ;
; 14.492 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[8]  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 5.473      ;
; 14.492 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[11]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~portb_re_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 5.637      ;
; 14.492 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[11]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 5.637      ;
; 14.498 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[13]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.464      ;
; 14.501 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[29]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 5.481      ;
; 14.501 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[16]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 5.481      ;
; 14.501 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[16]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 5.481      ;
; 14.501 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[21]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 5.481      ;
; 14.501 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[21]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 5.481      ;
; 14.501 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[22]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 5.481      ;
; 14.501 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[23]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 5.481      ;
; 14.501 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[24]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 5.470      ;
; 14.512 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[24]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 5.461      ;
; 14.514 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[11]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a18~portb_re_reg       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.101      ; 5.616      ;
; 14.514 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[11]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a18~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.101      ; 5.616      ;
; 14.515 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 5.457      ;
; 14.523 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_or_div_done             ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[3]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 5.445      ;
; 14.526 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 5.448      ;
; 14.529 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[4]  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.434      ;
; 14.533 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[5]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 5.439      ;
+--------+--------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 23.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                  ; altera_reserved_tdo                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -2.273     ; 4.650      ;
; 48.585 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 1.684      ;
; 48.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.563      ;
; 48.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.541      ;
; 48.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 1.519      ;
; 48.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.490      ;
; 48.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 1.460      ;
; 48.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 1.438      ;
; 48.847 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 1.432      ;
; 48.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 1.324      ;
; 48.957 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.323      ;
; 48.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                     ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.283      ; 1.326      ;
; 48.999 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 1.275      ;
; 49.002 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 1.276      ;
; 49.031 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 1.257      ;
; 49.145 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 1.143      ;
; 49.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.080      ;
; 49.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 1.008      ;
; 49.558 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                      ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 0.725      ;
; 76.732 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.886      ; 5.161      ;
; 76.732 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.886      ; 5.161      ;
; 76.732 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.886      ; 5.161      ;
; 76.732 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.886      ; 5.161      ;
; 76.732 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.886      ; 5.161      ;
; 76.737 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.885      ; 5.155      ;
; 76.737 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.885      ; 5.155      ;
; 76.794 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.885      ; 5.098      ;
; 76.794 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.885      ; 5.098      ;
; 76.794 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.885      ; 5.098      ;
; 76.794 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.885      ; 5.098      ;
; 76.794 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.885      ; 5.098      ;
; 76.859 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.886      ; 5.034      ;
; 76.859 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.886      ; 5.034      ;
; 76.859 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.886      ; 5.034      ;
; 76.859 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.886      ; 5.034      ;
; 76.859 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.886      ; 5.034      ;
; 76.931 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.885      ; 4.961      ;
; 76.931 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.885      ; 4.961      ;
; 76.931 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.885      ; 4.961      ;
; 76.931 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.885      ; 4.961      ;
; 76.931 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.885      ; 4.961      ;
; 77.608 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.887      ; 4.286      ;
; 77.626 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.888      ; 4.269      ;
; 77.760 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.894      ; 4.141      ;
; 77.760 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.894      ; 4.141      ;
; 78.133 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.894      ; 3.768      ;
; 78.138 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.886      ; 3.755      ;
; 78.150 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.886      ; 3.743      ;
; 78.150 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.886      ; 3.743      ;
; 78.152 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.894      ; 3.749      ;
; 78.152 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.894      ; 3.749      ;
; 78.152 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.894      ; 3.749      ;
; 78.218 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.894      ; 3.683      ;
; 78.222 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.894      ; 3.679      ;
; 78.223 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.886      ; 3.670      ;
; 78.226 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.886      ; 3.667      ;
; 78.226 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.886      ; 3.667      ;
; 78.226 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.894      ; 3.675      ;
; 78.228 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.894      ; 3.673      ;
; 78.231 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.894      ; 3.670      ;
; 78.244 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.894      ; 3.657      ;
; 78.254 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.894      ; 3.647      ;
; 78.271 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.899      ; 3.635      ;
; 78.277 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.899      ; 3.629      ;
; 78.277 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.899      ; 3.629      ;
; 78.832 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.892      ; 3.067      ;
; 78.845 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.892      ; 3.054      ;
; 78.915 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.892      ; 2.984      ;
; 78.955 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.885      ; 2.937      ;
; 79.029 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.887      ; 2.865      ;
; 79.034 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.886      ; 2.859      ;
; 79.059 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.887      ; 2.835      ;
; 79.104 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.885      ; 2.788      ;
; 79.106 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.885      ; 2.786      ;
; 79.130 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.885      ; 2.762      ;
; 79.142 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.887      ; 2.752      ;
; 79.156 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.896      ; 2.747      ;
; 79.170 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.892      ; 2.729      ;
; 79.183 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.894      ; 2.718      ;
; 79.284 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.884      ; 2.607      ;
; 79.294 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.896      ; 2.609      ;
; 79.395 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.897      ; 2.509      ;
; 79.434 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.890      ; 2.463      ;
; 79.435 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.890      ; 2.462      ;
; 79.436 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.890      ; 2.461      ;
; 96.561 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.412      ;
; 97.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.888      ;
; 97.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.783      ;
; 97.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.767      ;
; 97.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.508      ;
; 97.474 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.498      ;
; 97.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.455      ;
; 97.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.455      ;
; 97.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.455      ;
; 97.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.455      ;
; 97.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.455      ;
; 97.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.442      ;
; 97.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.442      ;
; 97.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.442      ;
; 97.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.442      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.144 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[3]                                                                                                                                                      ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.467      ;
; 0.146 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_tag[0]                                                                                                                                                           ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.479      ;
; 0.147 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                      ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.470      ;
; 0.148 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[2]                                                                                                                                                      ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.471      ;
; 0.151 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[13]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.476      ;
; 0.151 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.478      ;
; 0.155 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.478      ;
; 0.155 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[15]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.480      ;
; 0.155 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                                      ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.478      ;
; 0.155 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.482      ;
; 0.155 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[21]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a18~porta_datain_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.482      ;
; 0.157 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[3]                                                                                                                                                         ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.482      ;
; 0.158 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[14]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.483      ;
; 0.159 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[5]                                                                                                                                                         ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.484      ;
; 0.161 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[7]                                                                                                                                                         ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.488      ;
; 0.162 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_dp_offset[2]                                                                                                                                                     ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.485      ;
; 0.163 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.490      ;
; 0.164 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[1]                                                                                                                                                      ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.487      ;
; 0.166 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]  ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.489      ;
; 0.166 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[16]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.491      ;
; 0.166 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[4]                                                                                                                                                      ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.489      ;
; 0.169 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[6]                                                                                                                                                         ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.503      ;
; 0.171 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.498      ;
; 0.175 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]  ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.498      ;
; 0.175 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_dst_regnum[0]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~porta_address_reg0                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.503      ;
; 0.177 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.504      ;
; 0.181 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_dst_regnum[0]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~porta_address_reg0                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.516      ;
; 0.184 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                     ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.507      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|jtag_break                                               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|jtag_break                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|break_on_reset                                           ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|break_on_reset                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|resetlatch                                               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|resetlatch                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                        ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|timeout_occurred                                                                                                                                     ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|timeout_occurred                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[1]                                                           ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                        ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|ac                                                                                                                                                           ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|ac                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                              ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                  ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_read                                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_read                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                     ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|read                                                                                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|read                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                      ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                      ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                        ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|write                                                                                                                  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|write                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_active                                                                                                                                                           ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_active                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[6]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[6]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[4]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[4]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[0]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[0]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[3]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[3]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                    ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                    ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                    ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_error                                            ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_error                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                            ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_avalon_reg:the_Quad_Dec_cpu_nios2_avalon_reg|oci_single_step_mode                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_avalon_reg:the_Quad_Dec_cpu_nios2_avalon_reg|oci_single_step_mode                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                       ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                       ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                       ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                         ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                         ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|pause_irq                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                     ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                              ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                              ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_wr                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_wr                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|woverflow                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|rvalid                                                                                                                                                       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_rd                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_rd                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                         ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                           ; Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                     ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                    ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                     ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                     ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                            ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                            ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                            ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|wait_latency_counter[1]                                         ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_1_avalon_slave_0_translator|wait_latency_counter[1]                                         ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_1_avalon_slave_0_translator|wait_latency_counter[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[5]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[5]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[2]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[2]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[1]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[1]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.322      ;
; 0.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[12]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[9]                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[5]                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[4]                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                             ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[2]                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[20]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[24]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.207 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[18]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.208 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[13]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.328      ;
; 0.208 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[19]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.327      ;
; 0.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[25]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.328      ;
; 0.215 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.335      ;
; 0.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.336      ;
; 0.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.348      ;
; 0.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.355      ;
; 0.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.375      ;
; 0.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.376      ;
; 0.264 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[33]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.384      ;
; 0.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.385      ;
; 0.265 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[11]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.385      ;
; 0.265 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[10]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.385      ;
; 0.265 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[3]                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.385      ;
; 0.265 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[30]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.385      ;
; 0.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                               ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.386      ;
; 0.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[17]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.387      ;
; 0.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.388      ;
; 0.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.390      ;
; 0.270 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.389      ;
; 0.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.391      ;
; 0.272 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.391      ;
; 0.274 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.393      ;
; 0.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.394      ;
; 0.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.394      ;
; 0.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.395      ;
; 0.276 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.395      ;
; 0.277 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                             ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.402      ;
; 0.278 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.397      ;
; 0.280 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[32]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.400      ;
; 0.283 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[35]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[34]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.403      ;
; 0.290 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.409      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.805 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[0]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.127      ; 2.297      ;
; 17.805 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[1]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.127      ; 2.297      ;
; 17.805 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[2]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.127      ; 2.297      ;
; 17.805 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[3]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.127      ; 2.297      ;
; 17.805 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[4]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.127      ; 2.297      ;
; 17.805 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[5]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.127      ; 2.297      ;
; 17.805 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[6]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.127      ; 2.297      ;
; 17.805 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[7]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.127      ; 2.297      ;
; 17.868 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|F_pc[0]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.098      ;
; 17.868 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[5]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.098      ;
; 17.868 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[21]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.098      ;
; 17.868 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_extra_pc[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.098      ;
; 17.868 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_iw[5]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.098      ;
; 17.868 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_pc[0]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.098      ;
; 17.868 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[24]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.098      ;
; 17.868 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|av_readdata_pre[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.102      ;
; 17.868 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|av_readdata_pre[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.102      ;
; 17.868 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[8]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.102      ;
; 17.868 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[9]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.102      ;
; 17.868 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[8]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.102      ;
; 17.868 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[9]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.102      ;
; 17.868 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_1_avalon_slave_0_translator|av_readdata_pre[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.102      ;
; 17.868 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_1_avalon_slave_0_translator|av_readdata_pre[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.102      ;
; 17.868 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[17]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.102      ;
; 17.868 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[9]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.102      ;
; 17.868 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[8]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.102      ;
; 17.868 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[2]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.102      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_iw[14]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.093      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_extra_pc[1]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.095      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.093      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_pc[6]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.097      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|F_pc[6]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.097      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|F_pc[1]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.096      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_pc[1]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.096      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_extra_pc[3]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.092      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[3]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.096      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|F_pc[2]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.096      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_extra_pc[2]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.095      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[2]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.096      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[0]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.096      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[10]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.096      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|F_pc[3]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.097      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[3]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.097      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_iw[3]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.093      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[4]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.095      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_extra_pc[5]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.095      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[5]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.096      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|F_pc[5]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.096      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[14]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.095      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|F_pc[7]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.097      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[7]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.096      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[7]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.097      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[15]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.095      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[8]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.096      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_pc[7]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.097      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_extra_pc[4]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.095      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[4]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.096      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_pc[3]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.097      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_iw[2]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.093      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_iw[0]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.093      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_iw[1]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.093      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[9]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.096      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_pc[2]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.096      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_extra_pc[7]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.092      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_pc[7]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.097      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_extra_pc[6]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.095      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[6]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.096      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_pc[3]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.097      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[1]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.096      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[6]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.097      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_pc[6]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.097      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[0]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.092      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_pc[0]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.092      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_iw[16]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.093      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_iw[13]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.093      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_iw[15]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.093      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_ctrl_break                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.093      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_iw[12]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.093      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_iw[5]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.093      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_iw[2]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.093      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_iw[0]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.093      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_iw[1]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.093      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_read                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.101      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.101      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.101      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|packet_in_progress                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.094      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.102      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.102      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.102      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|last_dest_id[1]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.101      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|last_dest_id[2]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.101      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.102      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.102      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[1]                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.102      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[0]                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.102      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator|read_latency_shift_reg[0]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.102      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[4]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.101      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[0]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.101      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.102      ;
; 17.869 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.102      ;
+--------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 1.086      ;
; 49.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 1.086      ;
; 49.329 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 0.948      ;
; 98.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.289      ;
; 98.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.289      ;
; 98.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.289      ;
; 98.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.289      ;
; 98.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.289      ;
; 98.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.289      ;
; 98.688 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.283      ;
; 98.688 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.283      ;
; 98.688 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.283      ;
; 98.688 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.283      ;
; 98.688 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.283      ;
; 98.688 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.283      ;
; 98.688 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.283      ;
; 98.688 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.283      ;
; 98.688 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.283      ;
; 98.688 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.283      ;
; 98.700 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.263      ;
; 98.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.266      ;
; 98.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.266      ;
; 98.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.266      ;
; 98.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.266      ;
; 98.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.266      ;
; 98.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.266      ;
; 98.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.266      ;
; 98.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.266      ;
; 98.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.266      ;
; 98.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.266      ;
; 98.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.237      ;
; 98.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.239      ;
; 98.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.239      ;
; 98.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.239      ;
; 98.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.239      ;
; 98.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.239      ;
; 98.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.239      ;
; 98.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.239      ;
; 98.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.239      ;
; 98.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.239      ;
; 98.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.239      ;
; 98.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.239      ;
; 98.766 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.216      ;
; 98.766 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.216      ;
; 98.766 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.216      ;
; 98.766 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.216      ;
; 98.766 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.216      ;
; 98.766 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.216      ;
; 98.766 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.216      ;
; 98.766 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.216      ;
; 98.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.082      ;
; 98.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.082      ;
; 98.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.086      ;
; 98.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.086      ;
; 98.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.086      ;
; 98.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.086      ;
; 98.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.086      ;
; 98.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.086      ;
; 98.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.082      ;
; 98.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.082      ;
; 98.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.082      ;
; 98.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.082      ;
; 98.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.082      ;
; 98.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.041      ;
; 98.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.041      ;
; 98.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.041      ;
; 98.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.041      ;
; 98.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.041      ;
; 99.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.969      ;
; 99.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.969      ;
; 99.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.969      ;
; 99.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.969      ;
; 99.162 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.809      ;
; 99.162 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.809      ;
; 99.162 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.809      ;
; 99.162 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.809      ;
; 99.162 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.809      ;
; 99.162 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.809      ;
; 99.162 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.809      ;
; 99.162 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.809      ;
; 99.162 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.809      ;
; 99.162 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.809      ;
; 99.162 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.809      ;
; 99.162 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.809      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.574  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.694      ;
; 0.574  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.694      ;
; 0.574  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.694      ;
; 0.574  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.694      ;
; 0.574  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.694      ;
; 0.574  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.694      ;
; 0.574  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.694      ;
; 0.574  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.694      ;
; 0.574  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.694      ;
; 0.574  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.694      ;
; 0.574  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.694      ;
; 0.574  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.694      ;
; 0.729  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.847      ;
; 0.729  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.847      ;
; 0.729  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.847      ;
; 0.729  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.847      ;
; 0.795  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.925      ;
; 0.795  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.925      ;
; 0.795  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.925      ;
; 0.795  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.925      ;
; 0.795  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.925      ;
; 0.817  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.947      ;
; 0.817  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.947      ;
; 0.817  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.947      ;
; 0.817  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.947      ;
; 0.817  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.947      ;
; 0.817  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.947      ;
; 0.827  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.952      ;
; 0.827  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.952      ;
; 0.827  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.952      ;
; 0.827  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.952      ;
; 0.827  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.952      ;
; 0.827  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.952      ;
; 0.827  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.952      ;
; 0.936  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.067      ;
; 0.936  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.067      ;
; 0.936  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.067      ;
; 0.936  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.067      ;
; 0.936  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.067      ;
; 0.936  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.067      ;
; 0.936  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.067      ;
; 0.936  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.067      ;
; 0.957  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.083      ;
; 0.957  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.083      ;
; 0.957  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.083      ;
; 0.957  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.083      ;
; 0.957  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.083      ;
; 0.957  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.083      ;
; 0.957  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.083      ;
; 0.957  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.083      ;
; 0.957  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.083      ;
; 0.957  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.083      ;
; 0.957  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.083      ;
; 0.961  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.073      ;
; 0.963  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.085      ;
; 0.985  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.104      ;
; 0.985  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.104      ;
; 0.985  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.104      ;
; 0.985  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.104      ;
; 0.985  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.104      ;
; 0.985  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.104      ;
; 0.985  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.104      ;
; 0.985  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.104      ;
; 0.985  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.104      ;
; 0.985  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.104      ;
; 0.992  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.112      ;
; 0.992  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.112      ;
; 0.992  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.112      ;
; 0.992  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.112      ;
; 0.992  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.112      ;
; 0.992  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.112      ;
; 0.992  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.112      ;
; 0.992  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.112      ;
; 0.992  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.112      ;
; 0.992  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.112      ;
; 0.999  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.119      ;
; 0.999  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.119      ;
; 0.999  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.119      ;
; 0.999  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.119      ;
; 0.999  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.119      ;
; 0.999  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.119      ;
; 50.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.346      ; 0.829      ;
; 50.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.357      ; 0.947      ;
; 50.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.357      ; 0.947      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.766 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[3]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.922      ;
; 1.766 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[3]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.922      ;
; 1.766 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[7]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.922      ;
; 1.766 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[1]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.922      ;
; 1.766 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[1]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.922      ;
; 1.766 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[1]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.922      ;
; 1.766 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[9]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.922      ;
; 1.766 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[25]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.922      ;
; 1.766 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[25]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.922      ;
; 1.766 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[25]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.922      ;
; 1.766 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[11]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.922      ;
; 1.766 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[11]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.922      ;
; 1.766 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[27]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.922      ;
; 1.766 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[27]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.922      ;
; 1.766 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[9]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.922      ;
; 1.766 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[9]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.922      ;
; 1.766 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[15]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.922      ;
; 1.766 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[1]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.922      ;
; 1.766 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[29]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.922      ;
; 1.766 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[29]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.922      ;
; 1.766 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[3]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.922      ;
; 1.766 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|GPIO_0_IN_old[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.923      ;
; 1.766 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|high             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.923      ;
; 1.766 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|GPIO_0_IN_old[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.923      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_dst_regnum[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.911      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_dst_regnum[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.911      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_dst_regnum[4]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.911      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_dst_regnum[4]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.911      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[31]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.914      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_dst_regnum[3]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.911      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_dst_regnum[3]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.911      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_dst_regnum[2]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.914      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_dst_regnum[2]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.911      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[30]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.914      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[29]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.914      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[28]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.914      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_dst_regnum[1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.914      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[27]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.914      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_stall                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.914      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[0]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.910      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_dst_regnum[2]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.914      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_dst_regnum[3]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.911      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_dst_regnum[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.914      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_dst_regnum[1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.911      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[30]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.919      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[29]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.914      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[11]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.919      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_ctrl_jmp_direct                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.914      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[2]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.919      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[2]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.916      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[2]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.916      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[13]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.910      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.917      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[4]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.915      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[4]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.915      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[8]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.911      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[0]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.911      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[2]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.916      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[5]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.917      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[4]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.915      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[14]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.919      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[16]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.914      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[16]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.919      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[16]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.914      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[17]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.919      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[18]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.910      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[18]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.910      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[19]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.919      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[20]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.915      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[20]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.915      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[20]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.915      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[21]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.915      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[21]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.914      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[21]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.915      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[21]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.914      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[22]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.910      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[22]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.914      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[23]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.914      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[23]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.912      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[23]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.910      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[23]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.910      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[24]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.919      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[24]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.916      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[8]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.911      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[26]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.919      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[26]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.916      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[10]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.916      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[10]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.916      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[27]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.919      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[27]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.917      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[12]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.915      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[12]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.915      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[28]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.915      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[28]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.915      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[28]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.916      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[28]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.918      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[25]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.916      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[30]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.917      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[5]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.910      ;
; 1.767 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[5]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.917      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.378 ; 9.608        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                       ;
; 9.378 ; 9.608        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~porta_we_reg                                                                                                             ;
; 9.378 ; 9.608        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ;
; 9.378 ; 9.608        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                ;
; 9.378 ; 9.608        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                         ;
; 9.378 ; 9.608        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_we_reg                                                                                                                                                               ;
; 9.378 ; 9.608        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                                                         ;
; 9.378 ; 9.608        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_we_reg                                                                                                                                                               ;
; 9.379 ; 9.609        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ;
; 9.379 ; 9.609        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                             ;
; 9.379 ; 9.609        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                         ;
; 9.379 ; 9.609        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                               ;
; 9.379 ; 9.609        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                       ;
; 9.379 ; 9.609        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~portb_re_reg                                                                                                             ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                         ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                               ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                        ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                           ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                           ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_bytena_reg0                                                                                                                                                          ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_datain_reg0                                                                                                                                                          ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_bytena_reg0                                                                                                                                                          ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                                                                          ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                         ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a17~porta_we_reg                                                                                                                                                               ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a29~porta_address_reg0                                                                                                                                                         ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a29~porta_we_reg                                                                                                                                                               ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a30~porta_address_reg0                                                                                                                                                         ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a30~porta_we_reg                                                                                                                                                               ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                          ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                                ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                        ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                      ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a18~porta_we_reg                                                                                                                            ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                       ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_we_reg                                                                                                                             ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                       ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_we_reg                                                                                                                             ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a14~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a14~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a15~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a15~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a19~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a1~porta_we_reg                                                                                                                                                                ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a20~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a20~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a21~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a21~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a22~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a22~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a23~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a24~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a25~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a26~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a27~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a28~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a2~porta_we_reg                                                                                                                                                                ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a31~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a31~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a3~porta_we_reg                                                                                                                                                                ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a4~porta_we_reg                                                                                                                                                                ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a5~porta_address_reg0                                                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a5~porta_we_reg                                                                                                                                                                ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a7~porta_we_reg                                                                                                                                                                ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a9~porta_address_reg0                                                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a9~porta_we_reg                                                                                                                                                                ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                       ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~porta_we_reg                                                                                                             ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                             ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                   ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                             ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                   ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                         ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a10~porta_we_reg                                                                                                                                                               ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ;
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                ;
; 49.483 ; 49.699       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                    ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                             ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                   ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                              ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                              ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                              ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                              ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                              ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                              ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                              ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                              ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                              ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                              ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                        ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                        ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                        ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                         ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                         ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                          ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                         ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                         ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                         ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                         ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                         ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                         ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                          ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                          ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                          ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                          ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[10]                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[11]                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[12]                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[13]                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[14]                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[1]                                                        ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[2]                                                        ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[3]                                                        ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[4]                                                        ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[5]                                                        ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[6]                                                        ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[8]                                                        ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[9]                                                        ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                          ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                          ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                          ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                          ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                               ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                               ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                               ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                               ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                               ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                           ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                           ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                           ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                           ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                           ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                        ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                        ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                        ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                        ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                        ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                     ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                     ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                     ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                     ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                     ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0]                                                        ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[15]                                                       ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[16]                                                       ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[17]                                                       ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[18]                                                       ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[19]                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.942 ; 1.168 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 2.905 ; 3.268 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.475  ; 0.259  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.137 ; -0.427 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.427 ; 6.923 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.242 ; 5.738 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 39.112 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                  ; Synchronization Node                                                                                                                                                                                                                                                                                           ; Typical MTBF (Years)   ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                            ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                            ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                      ; Greater than 1 Billion ; Yes                     ;
; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
; Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                              ;
; Synchronization Node    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                     ; 39.112                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                        ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.521       ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.591       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                              ;
; Synchronization Node    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                     ; 39.184                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                        ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.597       ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.587       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                           ;
; Synchronization Node    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 39.189                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.597       ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.592       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                                                                             ;
; Synchronization Node    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                               ; 198.638                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.532       ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 99.106       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                            ;
; Synchronization Node    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                               ; 198.692                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.600       ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 99.092       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 9.074  ; 0.144 ; 16.306   ; 0.574   ; 9.378               ;
;  CLOCK_50            ; 9.074  ; 0.144 ; 16.306   ; 1.766   ; 9.378               ;
;  altera_reserved_tck ; 18.123 ; 0.186 ; 48.263   ; 0.574   ; 49.480              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50            ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.429 ; 2.546 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.977 ; 7.083 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.475  ; 0.298  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.137 ; -0.427 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.254 ; 11.877 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.242 ; 5.738 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Quad_input0[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Quad_input0[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Quad_input1[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Quad_input1[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-08 V                   ; 2.33 V              ; -0.00528 V          ; 0.066 V                              ; 0.115 V                              ; 8.41e-10 s                  ; 1.83e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-08 V                  ; 2.33 V             ; -0.00528 V         ; 0.066 V                             ; 0.115 V                             ; 8.41e-10 s                 ; 1.83e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.86e-06 V                   ; 2.33 V              ; 4.86e-06 V          ; 0.037 V                              ; 0.055 V                              ; 1.03e-09 s                  ; 2.37e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.86e-06 V                  ; 2.33 V             ; 4.86e-06 V         ; 0.037 V                             ; 0.055 V                             ; 1.03e-09 s                 ; 2.37e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Transfers                                                                           ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1815       ; 1          ; 32       ; 2        ;
; CLOCK_50            ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; false path ; false path ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 137142     ; 0          ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Hold Transfers                                                                            ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1815       ; 1          ; 32       ; 2        ;
; CLOCK_50            ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; false path ; false path ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 137142     ; 0          ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 81       ; 0        ; 3        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 1091     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 81       ; 0        ; 3        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 1091     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Fri May 18 17:31:47 2018
Info: Command: quartus_sta esl_demonstrator -c esl_demonstrator
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'Quad_Dec.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332104): Reading SDC File: 'Quad_Dec/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'Quad_Dec/synthesis/submodules/Quad_Dec_cpu.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 9.074
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.074               0.000 CLOCK_50 
    Info (332119):    18.123               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.293
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.293               0.000 CLOCK_50 
    Info (332119):     0.358               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 16.306
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.306               0.000 CLOCK_50 
    Info (332119):    48.263               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.063
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.063               0.000 altera_reserved_tck 
    Info (332119):     3.055               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.573
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.573               0.000 CLOCK_50 
    Info (332119):    49.624               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.381 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 10.258
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.258               0.000 CLOCK_50 
    Info (332119):    19.085               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.284
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.284               0.000 CLOCK_50 
    Info (332119):     0.311               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 16.705
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.705               0.000 CLOCK_50 
    Info (332119):    48.493               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.970
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.970               0.000 altera_reserved_tck 
    Info (332119):     2.743               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.590
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.590               0.000 CLOCK_50 
    Info (332119):    49.599               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.562 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 13.572
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.572               0.000 CLOCK_50 
    Info (332119):    23.077               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.144
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.144               0.000 CLOCK_50 
    Info (332119):     0.186               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 17.805
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.805               0.000 CLOCK_50 
    Info (332119):    49.202               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.574
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.574               0.000 altera_reserved_tck 
    Info (332119):     1.766               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.378
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.378               0.000 CLOCK_50 
    Info (332119):    49.480               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 39.112 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 509 megabytes
    Info: Processing ended: Fri May 18 17:31:53 2018
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:07


