// Seed: 634432055
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  uwire id_4;
  assign id_4 = -1;
endmodule
module module_1 (
    input wand id_0,
    output wire id_1,
    output uwire id_2,
    input tri id_3,
    input uwire id_4,
    input wor id_5,
    inout wor id_6,
    output wor id_7,
    output supply0 id_8,
    input supply1 id_9,
    output wand id_10,
    input supply1 id_11
);
  assign id_2 = 1;
  assign id_6 = (-1) & -1'd0;
  logic id_13 = 1'h0;
  logic id_14 = id_4;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13
  );
endmodule
