#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Wed Aug 13 17:26:53 2025
# Process ID         : 46148
# Current directory  : D:/QFT_Bit/pipeline_reduced_qft/pipeline_reduced_1/project_2/project_2.runs/impl_1
# Command line       : vivado.exe -log qft3_top_pipelined.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source qft3_top_pipelined.tcl -notrace
# Log file           : D:/QFT_Bit/pipeline_reduced_qft/pipeline_reduced_1/project_2/project_2.runs/impl_1/qft3_top_pipelined.vdi
# Journal file       : D:/QFT_Bit/pipeline_reduced_qft/pipeline_reduced_1/project_2/project_2.runs/impl_1\vivado.jou
# Running On         : DESKTOP-3S5LN80
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i7-9750H CPU @ 2.60GHz
# CPU Frequency      : 2592 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 17095 MB
# Swap memory        : 36346 MB
# Total Virtual      : 53441 MB
# Available Virtual  : 15342 MB
#-----------------------------------------------------------
source qft3_top_pipelined.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 491.895 ; gain = 211.953
Command: link_design -top qft3_top_pipelined -part xczu7ev-ffvf1517-1LV-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu7ev-ffvf1517-1LV-i
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1669.680 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 438 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/QFT_Bit/pipeline_reduced_qft/pipeline_reduced_1/qft_timing.xdc]
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1669.680 ; gain = 0.000
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ "*rst_n_reg*" || NAME =~ "*rst_reg*"}'. [D:/QFT_Bit/pipeline_reduced_qft/pipeline_reduced_1/qft_timing.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/QFT_Bit/pipeline_reduced_qft/pipeline_reduced_1/qft_timing.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/QFT_Bit/pipeline_reduced_qft/pipeline_reduced_1/qft_timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2044.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 130 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 130 instances

7 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2044.855 ; gain = 1552.961
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2093.523 ; gain = 48.668

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 17a9415f4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2486.809 ; gain = 393.285

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 17a9415f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2935.004 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 17a9415f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2935.004 ; gain = 0.000
Phase 1 Initialization | Checksum: 17a9415f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2935.004 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 17a9415f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 2935.004 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 17a9415f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 2935.004 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 17a9415f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 2935.004 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1439 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1e144a739

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.491 . Memory (MB): peak = 2935.004 ; gain = 0.000
Retarget | Checksum: 1e144a739
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 27b00458e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.523 . Memory (MB): peak = 2935.004 ; gain = 0.000
Constant propagation | Checksum: 27b00458e
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2935.004 ; gain = 0.000
Phase 5 Sweep | Checksum: 201eb9b80

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.576 . Memory (MB): peak = 2935.004 ; gain = 0.000
Sweep | Checksum: 201eb9b80
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 201eb9b80

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.639 . Memory (MB): peak = 2935.004 ; gain = 0.000
BUFG optimization | Checksum: 201eb9b80
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 201eb9b80

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.651 . Memory (MB): peak = 2935.004 ; gain = 0.000
Shift Register Optimization | Checksum: 201eb9b80
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 201eb9b80

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.663 . Memory (MB): peak = 2935.004 ; gain = 0.000
Post Processing Netlist | Checksum: 201eb9b80
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 205aa37b5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.870 . Memory (MB): peak = 2935.004 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2935.004 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 205aa37b5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.883 . Memory (MB): peak = 2935.004 ; gain = 0.000
Phase 9 Finalization | Checksum: 205aa37b5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.884 . Memory (MB): peak = 2935.004 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 205aa37b5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.886 . Memory (MB): peak = 2935.004 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 205aa37b5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2935.004 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 205aa37b5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2935.004 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2935.004 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 205aa37b5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2935.004 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2935.004 ; gain = 890.148
INFO: [Vivado 12-24828] Executing command : report_drc -file qft3_top_pipelined_drc_opted.rpt -pb qft3_top_pipelined_drc_opted.pb -rpx qft3_top_pipelined_drc_opted.rpx
Command: report_drc -file qft3_top_pipelined_drc_opted.rpt -pb qft3_top_pipelined_drc_opted.pb -rpx qft3_top_pipelined_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/QFT_Bit/pipeline_reduced_qft/pipeline_reduced_1/project_2/project_2.runs/impl_1/qft3_top_pipelined_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 4043.629 ; gain = 1108.625
generate_parallel_reports: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 4043.629 ; gain = 1108.625
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 4043.629 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/QFT_Bit/pipeline_reduced_qft/pipeline_reduced_1/project_2/project_2.runs/impl_1/qft3_top_pipelined_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4043.629 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1341aff00

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 4043.629 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4043.629 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1de889320

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4043.629 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 28ab3507f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4043.629 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 28ab3507f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4043.629 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 28ab3507f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4043.629 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1e3e6906f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4043.629 ; gain = 0.000

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 24d9820c8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4043.629 ; gain = 0.000

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 24d9820c8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 4043.629 ; gain = 0.000

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 21b8c93dc

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 4043.629 ; gain = 0.000

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 21b8c93dc

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 4043.629 ; gain = 0.000
Phase 2.1.1 Partition Driven Placement | Checksum: 21b8c93dc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 4043.629 ; gain = 0.000
Phase 2.1 Floorplanning | Checksum: 1e485b01e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 4043.629 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1e485b01e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 4043.629 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2455d76fc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 4043.629 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 2166d5631

Time (s): cpu = 00:01:14 ; elapsed = 00:00:42 . Memory (MB): peak = 4043.629 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 2166d5631

Time (s): cpu = 00:01:14 ; elapsed = 00:00:43 . Memory (MB): peak = 4043.629 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-670] No setup violation found.  Equivalent Driver Rewiring was not performed.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4043.629 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 2166d5631

Time (s): cpu = 00:01:15 ; elapsed = 00:00:43 . Memory (MB): peak = 4043.629 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 223ba432b

Time (s): cpu = 00:01:30 ; elapsed = 00:00:51 . Memory (MB): peak = 4043.629 ; gain = 0.000
Phase 2 Global Placement | Checksum: 223ba432b

Time (s): cpu = 00:01:30 ; elapsed = 00:00:51 . Memory (MB): peak = 4043.629 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 240574fdd

Time (s): cpu = 00:01:46 ; elapsed = 00:01:00 . Memory (MB): peak = 4043.629 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 24f08eebf

Time (s): cpu = 00:01:46 ; elapsed = 00:01:01 . Memory (MB): peak = 4043.629 ; gain = 0.000

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 29b61909e

Time (s): cpu = 00:02:16 ; elapsed = 00:01:17 . Memory (MB): peak = 4043.629 ; gain = 0.000

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 29f3ed376

Time (s): cpu = 00:02:31 ; elapsed = 00:01:25 . Memory (MB): peak = 4043.629 ; gain = 0.000
Phase 3.3.2 Slice Area Swap | Checksum: 29f3ed376

Time (s): cpu = 00:02:31 ; elapsed = 00:01:26 . Memory (MB): peak = 4043.629 ; gain = 0.000
Phase 3.3 Small Shape DP | Checksum: 25e4a86ff

Time (s): cpu = 00:03:03 ; elapsed = 00:01:44 . Memory (MB): peak = 4043.629 ; gain = 0.000

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 201d5b8d0

Time (s): cpu = 00:03:04 ; elapsed = 00:01:44 . Memory (MB): peak = 4043.629 ; gain = 0.000

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 2a07de92c

Time (s): cpu = 00:03:04 ; elapsed = 00:01:44 . Memory (MB): peak = 4043.629 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2a07de92c

Time (s): cpu = 00:03:04 ; elapsed = 00:01:44 . Memory (MB): peak = 4043.629 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2c3541632

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.436 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b141b5d4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 4043.629 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 3340383d6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 4043.629 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 2c3541632

Time (s): cpu = 00:03:29 ; elapsed = 00:02:00 . Memory (MB): peak = 4043.629 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.507. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2fc7e6c82

Time (s): cpu = 00:03:30 ; elapsed = 00:02:00 . Memory (MB): peak = 4043.629 ; gain = 0.000

Time (s): cpu = 00:03:30 ; elapsed = 00:02:00 . Memory (MB): peak = 4043.629 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 2fc7e6c82

Time (s): cpu = 00:03:30 ; elapsed = 00:02:01 . Memory (MB): peak = 4043.629 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4043.629 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 21fd3c666

Time (s): cpu = 00:03:55 ; elapsed = 00:02:18 . Memory (MB): peak = 4043.629 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 21fd3c666

Time (s): cpu = 00:03:55 ; elapsed = 00:02:18 . Memory (MB): peak = 4043.629 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 21fd3c666

Time (s): cpu = 00:03:55 ; elapsed = 00:02:18 . Memory (MB): peak = 4043.629 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4043.629 ; gain = 0.000

Time (s): cpu = 00:03:55 ; elapsed = 00:02:18 . Memory (MB): peak = 4043.629 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b42ea93c

Time (s): cpu = 00:03:55 ; elapsed = 00:02:18 . Memory (MB): peak = 4043.629 ; gain = 0.000
Ending Placer Task | Checksum: ccc19d81

Time (s): cpu = 00:03:55 ; elapsed = 00:02:18 . Memory (MB): peak = 4043.629 ; gain = 0.000
66 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:59 ; elapsed = 00:02:21 . Memory (MB): peak = 4043.629 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file qft3_top_pipelined_utilization_placed.rpt -pb qft3_top_pipelined_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file qft3_top_pipelined_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 4043.629 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_io -file qft3_top_pipelined_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.365 . Memory (MB): peak = 4043.629 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.037 . Memory (MB): peak = 4043.629 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.307 . Memory (MB): peak = 4043.629 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4043.629 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 4043.629 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 4043.629 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 4043.629 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.428 . Memory (MB): peak = 4043.629 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/QFT_Bit/pipeline_reduced_qft/pipeline_reduced_1/project_2/project_2.runs/impl_1/qft3_top_pipelined_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4043.629 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.507 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 4043.629 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.306 . Memory (MB): peak = 4043.629 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4043.629 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 4043.629 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 4043.629 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 4043.629 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.416 . Memory (MB): peak = 4043.629 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/QFT_Bit/pipeline_reduced_qft/pipeline_reduced_1/project_2/project_2.runs/impl_1/qft3_top_pipelined_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 99bf4137 ConstDB: 0 ShapeSum: 132d94e4 RouteDB: 1fd4c766
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4043.629 ; gain = 0.000
Post Restoration Checksum: NetGraph: 6a668226 | NumContArr: fce02e81 | Constraints: 2868c90b | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 25258744f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 4043.629 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 25258744f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 4043.629 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 25258744f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 4043.629 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1bde9975c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 4055.137 ; gain = 11.508

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16525f820

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 4055.137 ; gain = 11.508
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.540  | TNS=0.000  | WHS=-2.354 | THS=-897.623|


Phase 2.5 Soft Constraint Pins - Fast Budgeting
Phase 2.5 Soft Constraint Pins - Fast Budgeting | Checksum: 1c00721fb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 4055.137 ; gain = 11.508

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2673
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2589
  Number of Partially Routed Nets     = 84
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 138547bca

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 4055.156 ; gain = 11.527

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 138547bca

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 4055.156 ; gain = 11.527

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1aeae9e0d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 4055.156 ; gain = 11.527
Phase 4 Initial Routing | Checksum: 18a15c10b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 4055.156 ; gain = 11.527

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     4x4|      0.07|     1x1|      0.00|   16x16|      0.32|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     2x2|      0.04|     1x1|      0.00|   16x16|      0.31|
|___________|________|__________|________|__________|________|__________|
|       EAST|     8x8|      0.22|     1x1|      0.02|   16x16|      0.54|
|___________|________|__________|________|__________|________|__________|
|       WEST|     8x8|      0.20|     1x1|      0.01|   16x16|      0.57|
|___________|________|__________|________|__________|________|__________|
Congestion Report
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X41Y229->INT_X48Y248 (CLEM_X41Y229->DSP_X48Y245)
	INT_X40Y232->INT_X47Y239 (CMT_L_X40Y180->CLEL_R_X47Y239)
	INT_X40Y239->INT_X47Y246 (XIPHY_BYTE_L_X40Y225->CLEL_R_X47Y246)
	INT_X40Y231->INT_X47Y238 (CMT_L_X40Y180->CLEL_R_X47Y238)
	INT_X40Y238->INT_X47Y245 (XIPHY_BYTE_L_X40Y225->CLEL_R_X47Y245)
SOUTH
	INT_X40Y224->INT_X47Y239 (CMT_L_X40Y180->CLEL_R_X47Y239)
	INT_X40Y232->INT_X47Y239 (CMT_L_X40Y180->CLEL_R_X47Y239)
	INT_X40Y231->INT_X47Y238 (CMT_L_X40Y180->CLEL_R_X47Y238)
	INT_X40Y230->INT_X47Y237 (CMT_L_X40Y180->CLEL_R_X47Y237)
	INT_X40Y229->INT_X47Y236 (CMT_L_X40Y180->CLEL_R_X47Y236)
EAST
	INT_X35Y228->INT_X50Y243 (CLEL_L_X35Y228->CLEL_R_X50Y243)
	INT_X36Y229->INT_X51Y244 (CLEM_X36Y229->DSP_X51Y240)
	INT_X36Y228->INT_X51Y243 (CLEM_X36Y228->DSP_X51Y240)
	INT_X36Y227->INT_X51Y242 (CLEM_X36Y227->DSP_X51Y240)
WEST
	INT_X36Y228->INT_X51Y243 (CLEM_X36Y228->DSP_X51Y240)
	INT_X36Y227->INT_X51Y242 (CLEM_X36Y227->DSP_X51Y240)
	INT_X37Y230->INT_X52Y245 (URAM_URAM_DELAY_FT_X36Y225->CLEL_R_X52Y245)
	INT_X37Y229->INT_X52Y244 (URAM_URAM_DELAY_FT_X36Y225->CLEL_R_X52Y244)

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 4704
 Number of Nodes with overlaps = 1495
 Number of Nodes with overlaps = 551
 Number of Nodes with overlaps = 310
 Number of Nodes with overlaps = 130
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.528  | TNS=0.000  | WHS=-0.365 | THS=-80.926|

Phase 5.1 Global Iteration 0 | Checksum: 217ef42ed

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 4055.156 ; gain = 11.527

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.527  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 286e213f3

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 4055.156 ; gain = 11.527
Phase 5 Rip-up And Reroute | Checksum: 286e213f3

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 4055.156 ; gain = 11.527

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 1b857dfd3

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 4055.156 ; gain = 11.527

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1b857dfd3

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 4055.156 ; gain = 11.527
Phase 6 Delay and Skew Optimization | Checksum: 1b857dfd3

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 4055.156 ; gain = 11.527

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.528  | TNS=0.000  | WHS=-0.365 | THS=-80.926|

Phase 7.1 Hold Fix Iter | Checksum: 2383b0107

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 4055.156 ; gain = 11.527

Phase 7.2 Non Free Resource Hold Fix Iter
Phase 7.2 Non Free Resource Hold Fix Iter | Checksum: 1c31e006d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 4055.156 ; gain = 11.527
Phase 7 Post Hold Fix | Checksum: 1c31e006d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 4055.156 ; gain = 11.527

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.809262 %
  Global Horizontal Routing Utilization  = 1.04424 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1c31e006d

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 4055.156 ; gain = 11.527

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1c31e006d

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 4055.156 ; gain = 11.527

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1c31e006d

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 4055.156 ; gain = 11.527

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 1c31e006d

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 4055.156 ; gain = 11.527

Phase 12 Post Process Routing
WARNING: [Route 35-426]  Router was unable to fix hold violation on pins with fixed or dedicated routing. The router cannot add routing detours to improve hold time because the pins fall under one or more of the listed categories: partition pins, fixed routes and intra-site connections.
Resolution: Run report_timing_summary to analyze the hold violations.
Phase 12 Post Process Routing | Checksum: 1c31e006d

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 4055.156 ; gain = 11.527

Phase 13 Post Router Timing

Phase 13.1 Update Timing
Phase 13.1 Update Timing | Checksum: 1c31e006d

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 4055.156 ; gain = 11.527
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.528  | TNS=0.000  | WHS=-0.365 | THS=-80.926|

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 13 Post Router Timing | Checksum: 1c31e006d

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 4055.156 ; gain = 11.527
Time taken to check if laguna hold fix is required (in secs): 0
Skip PhysOpt in Router because non-negative WNS value: 5.27812e-10 .
Total Elapsed time in route_design: 29.595 secs

Phase 14 Post-Route Event Processing
Phase 14 Post-Route Event Processing | Checksum: d060f95f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 4055.156 ; gain = 11.527
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: d060f95f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 4055.156 ; gain = 11.527

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 4055.156 ; gain = 11.527
INFO: [Vivado 12-24828] Executing command : report_drc -file qft3_top_pipelined_drc_routed.rpt -pb qft3_top_pipelined_drc_routed.pb -rpx qft3_top_pipelined_drc_routed.rpx
Command: report_drc -file qft3_top_pipelined_drc_routed.rpt -pb qft3_top_pipelined_drc_routed.pb -rpx qft3_top_pipelined_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/QFT_Bit/pipeline_reduced_qft/pipeline_reduced_1/project_2/project_2.runs/impl_1/qft3_top_pipelined_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file qft3_top_pipelined_methodology_drc_routed.rpt -pb qft3_top_pipelined_methodology_drc_routed.pb -rpx qft3_top_pipelined_methodology_drc_routed.rpx
Command: report_methodology -file qft3_top_pipelined_methodology_drc_routed.rpt -pb qft3_top_pipelined_methodology_drc_routed.pb -rpx qft3_top_pipelined_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/QFT_Bit/pipeline_reduced_qft/pipeline_reduced_1/project_2/project_2.runs/impl_1/qft3_top_pipelined_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file qft3_top_pipelined_timing_summary_routed.rpt -pb qft3_top_pipelined_timing_summary_routed.pb -rpx qft3_top_pipelined_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1LV, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file qft3_top_pipelined_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file qft3_top_pipelined_route_status.rpt -pb qft3_top_pipelined_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file qft3_top_pipelined_power_routed.rpt -pb qft3_top_pipelined_power_summary_routed.pb -rpx qft3_top_pipelined_power_routed.rpx
Command: report_power -file qft3_top_pipelined_power_routed.rpt -pb qft3_top_pipelined_power_summary_routed.pb -rpx qft3_top_pipelined_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
106 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file qft3_top_pipelined_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file qft3_top_pipelined_bus_skew_routed.rpt -pb qft3_top_pipelined_bus_skew_routed.pb -rpx qft3_top_pipelined_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1LV, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 4055.156 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 4055.156 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.281 . Memory (MB): peak = 4055.156 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4055.156 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 4055.156 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 4055.156 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 4055.156 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.472 . Memory (MB): peak = 4055.156 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/QFT_Bit/pipeline_reduced_qft/pipeline_reduced_1/project_2/project_2.runs/impl_1/qft3_top_pipelined_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Aug 13 17:31:07 2025...
