Running FasterCap version 6.0.7
Copyright 2019 FastFieldSolvers S.R.L. http://www.fastfieldsolvers.com, All Rights reserved
Starting capacitance extraction with the following parameters:
Input file: fasterCap_3v2.standard.20.0.0.OverUnder3/./TYP/OverUnder3/M6oM2uM7/W0.42_W0.42/S0.84_S0.84_L10/wires.lst
Auto calculation with max error: 0.01
Remark: Auto option overrides all other Manual settings

3D Solver Engine invoked
Solution scheme (-g): Galerkin, GMRES tolerance (-t): 0.005
Out-of-core free memory to link memory condition (-f): 1
Potential interaction coefficient to mesh refinement ratio (-d): 1
Mesh curvature (-mc): 3
Number of input panels to solver engine: 17396
***************************************
Iteration number #0 
***************************************
Refining the geometry.. 
Refinement completed
Mesh refinement (-m): 1e+32
***************************************
Computing the links.. 
Number of panels after refinement: 17396
Number of links to be computed: 40046
Done computing links
***************************************
Precond Type(s) (-p): Jacobi 
GMRES Iterations: 6 
GMRES Iterations: 9 
GMRES Iterations: 8 
GMRES Iterations: 8 
GMRES Iterations: 9 
Capacitance matrix is:
Dimension 5 x 5
g1_wire_M2_w2  8.04719e-15 -2.46118e-15 -2.219e-16 -1.64169e-16 -2.1889e-16 
g2_wire_M7_w7  -5.81819e-15 4.72729e-15 -3.50372e-16 -2.53742e-16 -3.49163e-16 
g3_wire_M6_w1  -3.23984e-16 -2.07752e-16 8.20611e-16 -2.21344e-16 -1.74232e-17 
g4_wire_M6_w2  -7.98721e-17 -2.69424e-16 -3.04134e-16 1.06011e-15 -2.7035e-16 
g5_wire_M6_w3  -1.78957e-16 -1.25732e-16 -5.58027e-17 -5.08016e-16 7.50002e-16 


Solve statistics:
Number of input panels: 228 of which 54 conductors and 174 dielectric
Number of input panels to solver engine: 17396
Number of panels after refinement: 17396
Number of potential estimates: 39603
Number of links: 57442 (uncompressed 302620816, compression ratio is 100.0%)
Number of precond panels: 0
Number of precond links: 0
Max recursion level: 17
Max Mesh relative refinement value: 0.0250695
Time for reading input file: 0.002315s
Time for building super hierarchy: 0.002628s
Time for discretization: 0.003212s
Time for building potential matrix: 0.048342s
Time for precond calculation: 0.000612s
Time for gmres solving: 0.126054s
Memory allocated for panel hierarchy: 6960996 bytes
Memory allocated for links structure: 1073881008 bytes
Memory allocated for conductor list: 364080 bytes
Memory allocated for Gmres: 3110248 bytes
Memory allocated for preconditioner: 0 bytes
Memory allocated for charge vectors: 0 bytes
Memory allocated for hierarchical multiplication: 0 bytes
Iteration time: 0.183542s (0 days, 0 hours, 0 mins, 0 s)
Iteration allocated memory: 1058902 kilobytes
***************************************
Iteration number #1 
***************************************
Increasing the geometric refinement.. 
Delta in refined panel and link count w.r.t. previous iteration less than 10%
(Panels # 17650, Links # 50418)
Automatically increasing the refinement parameters
Delta in refined panel and link count w.r.t. previous iteration less than 10%
(Panels # 17952, Links # 62214)
Automatically increasing the refinement parameters
Delta in refined panel and link count w.r.t. previous iteration less than 10%
(Panels # 18369, Links # 78912)
Automatically increasing the refinement parameters
Refinement completed
Mesh refinement (-m): 0.00626412
***************************************
Computing the links.. 
Number of panels after refinement: 19285
Number of links to be computed: 119800
Done computing links
***************************************
Precond Type(s) (-p): Two-levels, two-levels preconditioner dimension (-ps): 128 
GMRES Iterations: 29 
GMRES Iterations: 61 
GMRES Iterations: 66 
GMRES Iterations: 53 
GMRES Iterations: 67 
Capacitance matrix is:
Dimension 5 x 5
g1_wire_M2_w2  5.32633e-15 -7.27848e-16 -1.806e-16 -8.20618e-17 -1.58237e-16 
g2_wire_M7_w7  -2.9077e-15 1.90107e-15 -4.93184e-16 -1.10634e-16 -4.00771e-16 
g3_wire_M6_w1  -1.55042e-16 -4.34098e-18 3.64904e-16 -4.19781e-16 6.85523e-16 
g4_wire_M6_w2  -3.19723e-16 1.09198e-17 -4.6613e-16 1.14415e-15 -4.18952e-16 
g5_wire_M6_w3  -4.67111e-16 -7.62192e-17 6.11987e-16 -4.47686e-16 6.12307e-16 

Weighted Frobenius norm of the difference between capacitance (auto option): 0.79349

Solve statistics:
Number of input panels: 228 of which 54 conductors and 174 dielectric
Number of input panels to solver engine: 17396
Number of panels after refinement: 19285
Number of potential estimates: 119379
Number of links: 139085 (uncompressed 371911225, compression ratio is 100.0%)
Number of precond panels: 0
Number of precond links: 0
Max recursion level: 23
Max Mesh relative refinement value: 0.00626326
Time for reading input file: 0.001918s
Time for building super hierarchy: 0.002041s
Time for discretization: 0.020883s
Time for building potential matrix: 0.221764s
Time for precond calculation: 0.000568s
Time for gmres solving: 1.080463s
Memory allocated for panel hierarchy: 7718485 bytes
Memory allocated for links structure: 1073896120 bytes
Memory allocated for conductor list: 364080 bytes
Memory allocated for Gmres: 12409744 bytes
Memory allocated for preconditioner: 0 bytes
Memory allocated for charge vectors: 0 bytes
Memory allocated for hierarchical multiplication: 0 bytes
Iteration time: 1.376158s (0 days, 0 hours, 0 mins, 1 s)
Iteration allocated memory: 1068738 kilobytes
***************************************
Iteration number #2 
***************************************
Increasing the geometric refinement.. 
Delta in refined panel and link count w.r.t. previous iteration less than 10%
(Panels # 20782, Links # 187578)
Automatically increasing the refinement parameters
Refinement completed
Mesh refinement (-m): 0.00313155
***************************************
Computing the links.. 
Number of panels after refinement: 23358
Number of links to be computed: 319922
Done computing links
***************************************
Precond Type(s) (-p): Two-levels, two-levels preconditioner dimension (-ps): 128 
GMRES Iterations: 376 
GMRES Iterations: 231 
GMRES Iterations: 326 
GMRES Iterations: 170 
GMRES Iterations: 225 
Capacitance matrix is:
Dimension 5 x 5
g1_wire_M2_w2  5.415e-15 -7.51196e-16 -2.85849e-16 -2.57157e-16 -1.91853e-16 
g2_wire_M7_w7  -3.24982e-15 2.6732e-15 -6.91907e-16 2.74536e-16 -6.45191e-16 
g3_wire_M6_w1  -3.67255e-16 1.32555e-16 1.21078e-15 -6.59063e-16 1.98994e-17 
g4_wire_M6_w2  -2.11195e-16 -4.19855e-16 -6.03089e-16 1.84958e-15 -8.46717e-16 
g5_wire_M6_w3  -1.35585e-16 1.47886e-16 -1.83337e-17 -9.83024e-16 1.47264e-15 

Weighted Frobenius norm of the difference between capacitance (auto option): 0.285139

Solve statistics:
Number of input panels: 228 of which 54 conductors and 174 dielectric
Number of input panels to solver engine: 17396
Number of panels after refinement: 23358
Number of potential estimates: 321667
Number of links: 343280 (uncompressed 545596164, compression ratio is 99.9%)
Number of precond panels: 0
Number of precond links: 0
Max recursion level: 27
Max Mesh relative refinement value: 0.00313152
Time for reading input file: 0.001920s
Time for building super hierarchy: 0.002141s
Time for discretization: 0.061956s
Time for building potential matrix: 0.617258s
Time for precond calculation: 0.037275s
Time for gmres solving: 10.938776s
Memory allocated for panel hierarchy: 9351758 bytes
Memory allocated for links structure: 1073928704 bytes
Memory allocated for conductor list: 364080 bytes
Memory allocated for Gmres: 73311168 bytes
Memory allocated for preconditioner: 268687856 bytes
Memory allocated for charge vectors: 0 bytes
Memory allocated for hierarchical multiplication: 0 bytes
Iteration time: 11.705984s (0 days, 0 hours, 0 mins, 11 s)
Iteration allocated memory: 1392230 kilobytes
***************************************
Iteration number #3 
***************************************
Increasing the geometric refinement.. 
Refinement completed
Mesh refinement (-m): 0.00221432
***************************************
Computing the links.. 
Number of panels after refinement: 27915
Number of links to be computed: 597424
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Error: mutual-potential calculation failed.
       Remark: the precision of the result is affected.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
