initSidebarItems({"enum":[["PLLM_A","Division factor for the main PLL input clock"],["PLLPEN_A","Main PLL PLLPCLK output enable"],["PLLP_A","Main PLL division factor for PLLPCLK."],["PLLQ_A","Main PLL division factor for PLLQCLK"],["PLLSRC_A","Main PLL entry clock source"]],"struct":[["PLLCFGR_SPEC","PLL configuration register"],["PLLM_R","Field `PLLM` reader - Division factor for the main PLL input clock"],["PLLM_W","Field `PLLM` writer - Division factor for the main PLL input clock"],["PLLN_R","Field `PLLN` reader - Main PLL multiplication factor for VCO"],["PLLN_W","Field `PLLN` writer - Main PLL multiplication factor for VCO"],["PLLPEN_R","Field `PLLPEN` reader - Main PLL PLLPCLK output enable"],["PLLPEN_W","Field `PLLPEN` writer - Main PLL PLLPCLK output enable"],["PLLP_R","Field `PLLP` reader - Main PLL division factor for PLLPCLK."],["PLLP_W","Field `PLLP` writer - Main PLL division factor for PLLPCLK."],["PLLQEN_W","Field `PLLQEN` writer - Main PLL PLLQCLK output enable"],["PLLQ_R","Field `PLLQ` reader - Main PLL division factor for PLLQCLK"],["PLLQ_W","Field `PLLQ` writer - Main PLL division factor for PLLQCLK"],["PLLREN_W","Field `PLLREN` writer - Main PLL PLLRCLK output enable"],["PLLR_W","Field `PLLR` writer - Main PLL division factor for PLLRCLK"],["PLLSRC_R","Field `PLLSRC` reader - Main PLL entry clock source"],["PLLSRC_W","Field `PLLSRC` writer - Main PLL entry clock source"],["R","Register `PLLCFGR` reader"],["W","Register `PLLCFGR` writer"]],"type":[["PLLQEN_A","Main PLL PLLQCLK output enable"],["PLLQEN_R","Field `PLLQEN` reader - Main PLL PLLQCLK output enable"],["PLLREN_A","Main PLL PLLRCLK output enable"],["PLLREN_R","Field `PLLREN` reader - Main PLL PLLRCLK output enable"],["PLLR_A","Main PLL division factor for PLLRCLK"],["PLLR_R","Field `PLLR` reader - Main PLL division factor for PLLRCLK"]]});