# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Control_SRAM.srcs/sources_1/new/sram_iobuff.vhd" \
"../../../../mt55l512y36f.vhd" \
"../../../../Control_SRAM.srcs/sim_1/new/IO_SRAM_tb.vhd" \

# Do not sort compile order
nosort
