Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jul 24 19:28:26 2024
| Host         : Brandons-XPS-15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Pong_timing_summary_routed.rpt -pb Pong_timing_summary_routed.pb -rpx Pong_timing_summary_routed.rpx -warn_on_violation
| Design       : Pong
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 23 register/latch pins with no clock driven by root clock pin: datapath/temp/processQ_reg[0]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: datapath/temp/processQ_reg[10]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: datapath/temp/processQ_reg[11]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: datapath/temp/processQ_reg[12]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: datapath/temp/processQ_reg[13]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: datapath/temp/processQ_reg[14]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: datapath/temp/processQ_reg[15]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: datapath/temp/processQ_reg[16]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: datapath/temp/processQ_reg[17]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: datapath/temp/processQ_reg[18]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: datapath/temp/processQ_reg[1]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: datapath/temp/processQ_reg[2]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: datapath/temp/processQ_reg[3]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: datapath/temp/processQ_reg[4]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: datapath/temp/processQ_reg[5]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: datapath/temp/processQ_reg[6]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: datapath/temp/processQ_reg[7]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: datapath/temp/processQ_reg[8]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: datapath/temp/processQ_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 63 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.100        0.000                      0                  472        0.146        0.000                      0                  472        3.000        0.000                       0                   194  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                  ------------       ----------      --------------
datapath/video/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0                   {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0                   {0.000 20.000}     40.000          25.000          
sys_clk_pin                            {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
datapath/video/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                        34.283        0.000                      0                   60        0.213        0.000                      0                   60       19.363        0.000                       0                    22  
  clkfbout_clk_wiz_0                                                                                                                                                                    37.845        0.000                       0                     3  
sys_clk_pin                                  4.100        0.000                      0                  412        0.146        0.000                      0                  412        4.500        0.000                       0                   168  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  datapath/video/clk_wiz_0/inst/clk_in1
  To Clock:  datapath/video/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         datapath/video/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { datapath/video/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.283ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 1.120ns (23.761%)  route 3.594ns (76.239%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 41.376 - 39.725 ) 
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.767     1.767    datapath/video/vga/Column_Counter/CLK
    SLICE_X22Y142        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y142        FDRE (Prop_fdre_C_Q)         0.518     2.285 r  datapath/video/vga/Column_Counter/processQ_reg[0]/Q
                         net (fo=20, routed)          1.647     3.932    datapath/video/vga/Column_Counter/Q[0]
    SLICE_X22Y143        LUT5 (Prop_lut5_I1_O)        0.150     4.082 r  datapath/video/vga/Column_Counter/processQ[9]_i_5__1/O
                         net (fo=6, routed)           0.627     4.710    datapath/video/vga/Column_Counter/processQ[9]_i_5__1_n_0
    SLICE_X21Y142        LUT6 (Prop_lut6_I0_O)        0.328     5.038 r  datapath/video/vga/Column_Counter/processQ[9]_i_4/O
                         net (fo=3, routed)           0.782     5.820    datapath/video/vga/Row_Counter/processQ_reg[0]_2
    SLICE_X21Y141        LUT6 (Prop_lut6_I4_O)        0.124     5.944 r  datapath/video/vga/Row_Counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.537     6.481    datapath/video/vga/Row_Counter/processQ[9]_i_1__0_n_0
    SLICE_X18Y142        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.651    41.376    datapath/video/vga/Row_Counter/CLK
    SLICE_X18Y142        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[0]/C
                         clock pessimism              0.075    41.451    
                         clock uncertainty           -0.164    41.288    
    SLICE_X18Y142        FDRE (Setup_fdre_C_R)       -0.524    40.764    datapath/video/vga/Row_Counter/processQ_reg[0]
  -------------------------------------------------------------------
                         required time                         40.764    
                         arrival time                          -6.481    
  -------------------------------------------------------------------
                         slack                                 34.283    

Slack (MET) :             34.283ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 1.120ns (23.761%)  route 3.594ns (76.239%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 41.376 - 39.725 ) 
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.767     1.767    datapath/video/vga/Column_Counter/CLK
    SLICE_X22Y142        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y142        FDRE (Prop_fdre_C_Q)         0.518     2.285 r  datapath/video/vga/Column_Counter/processQ_reg[0]/Q
                         net (fo=20, routed)          1.647     3.932    datapath/video/vga/Column_Counter/Q[0]
    SLICE_X22Y143        LUT5 (Prop_lut5_I1_O)        0.150     4.082 r  datapath/video/vga/Column_Counter/processQ[9]_i_5__1/O
                         net (fo=6, routed)           0.627     4.710    datapath/video/vga/Column_Counter/processQ[9]_i_5__1_n_0
    SLICE_X21Y142        LUT6 (Prop_lut6_I0_O)        0.328     5.038 r  datapath/video/vga/Column_Counter/processQ[9]_i_4/O
                         net (fo=3, routed)           0.782     5.820    datapath/video/vga/Row_Counter/processQ_reg[0]_2
    SLICE_X21Y141        LUT6 (Prop_lut6_I4_O)        0.124     5.944 r  datapath/video/vga/Row_Counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.537     6.481    datapath/video/vga/Row_Counter/processQ[9]_i_1__0_n_0
    SLICE_X18Y142        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.651    41.376    datapath/video/vga/Row_Counter/CLK
    SLICE_X18Y142        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[1]/C
                         clock pessimism              0.075    41.451    
                         clock uncertainty           -0.164    41.288    
    SLICE_X18Y142        FDRE (Setup_fdre_C_R)       -0.524    40.764    datapath/video/vga/Row_Counter/processQ_reg[1]
  -------------------------------------------------------------------
                         required time                         40.764    
                         arrival time                          -6.481    
  -------------------------------------------------------------------
                         slack                                 34.283    

Slack (MET) :             34.283ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 1.120ns (23.761%)  route 3.594ns (76.239%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 41.376 - 39.725 ) 
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.767     1.767    datapath/video/vga/Column_Counter/CLK
    SLICE_X22Y142        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y142        FDRE (Prop_fdre_C_Q)         0.518     2.285 r  datapath/video/vga/Column_Counter/processQ_reg[0]/Q
                         net (fo=20, routed)          1.647     3.932    datapath/video/vga/Column_Counter/Q[0]
    SLICE_X22Y143        LUT5 (Prop_lut5_I1_O)        0.150     4.082 r  datapath/video/vga/Column_Counter/processQ[9]_i_5__1/O
                         net (fo=6, routed)           0.627     4.710    datapath/video/vga/Column_Counter/processQ[9]_i_5__1_n_0
    SLICE_X21Y142        LUT6 (Prop_lut6_I0_O)        0.328     5.038 r  datapath/video/vga/Column_Counter/processQ[9]_i_4/O
                         net (fo=3, routed)           0.782     5.820    datapath/video/vga/Row_Counter/processQ_reg[0]_2
    SLICE_X21Y141        LUT6 (Prop_lut6_I4_O)        0.124     5.944 r  datapath/video/vga/Row_Counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.537     6.481    datapath/video/vga/Row_Counter/processQ[9]_i_1__0_n_0
    SLICE_X18Y142        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.651    41.376    datapath/video/vga/Row_Counter/CLK
    SLICE_X18Y142        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[5]/C
                         clock pessimism              0.075    41.451    
                         clock uncertainty           -0.164    41.288    
    SLICE_X18Y142        FDRE (Setup_fdre_C_R)       -0.524    40.764    datapath/video/vga/Row_Counter/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                         40.764    
                         arrival time                          -6.481    
  -------------------------------------------------------------------
                         slack                                 34.283    

Slack (MET) :             34.297ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.699ns  (logic 1.120ns (23.833%)  route 3.579ns (76.167%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 41.376 - 39.725 ) 
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.767     1.767    datapath/video/vga/Column_Counter/CLK
    SLICE_X22Y142        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y142        FDRE (Prop_fdre_C_Q)         0.518     2.285 r  datapath/video/vga/Column_Counter/processQ_reg[0]/Q
                         net (fo=20, routed)          1.647     3.932    datapath/video/vga/Column_Counter/Q[0]
    SLICE_X22Y143        LUT5 (Prop_lut5_I1_O)        0.150     4.082 r  datapath/video/vga/Column_Counter/processQ[9]_i_5__1/O
                         net (fo=6, routed)           0.627     4.710    datapath/video/vga/Column_Counter/processQ[9]_i_5__1_n_0
    SLICE_X21Y142        LUT6 (Prop_lut6_I0_O)        0.328     5.038 r  datapath/video/vga/Column_Counter/processQ[9]_i_4/O
                         net (fo=3, routed)           0.782     5.820    datapath/video/vga/Row_Counter/processQ_reg[0]_2
    SLICE_X21Y141        LUT6 (Prop_lut6_I4_O)        0.124     5.944 r  datapath/video/vga/Row_Counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.523     6.467    datapath/video/vga/Row_Counter/processQ[9]_i_1__0_n_0
    SLICE_X18Y141        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.651    41.376    datapath/video/vga/Row_Counter/CLK
    SLICE_X18Y141        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[2]/C
                         clock pessimism              0.075    41.451    
                         clock uncertainty           -0.164    41.288    
    SLICE_X18Y141        FDRE (Setup_fdre_C_R)       -0.524    40.764    datapath/video/vga/Row_Counter/processQ_reg[2]
  -------------------------------------------------------------------
                         required time                         40.764    
                         arrival time                          -6.467    
  -------------------------------------------------------------------
                         slack                                 34.297    

Slack (MET) :             34.297ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.699ns  (logic 1.120ns (23.833%)  route 3.579ns (76.167%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 41.376 - 39.725 ) 
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.767     1.767    datapath/video/vga/Column_Counter/CLK
    SLICE_X22Y142        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y142        FDRE (Prop_fdre_C_Q)         0.518     2.285 r  datapath/video/vga/Column_Counter/processQ_reg[0]/Q
                         net (fo=20, routed)          1.647     3.932    datapath/video/vga/Column_Counter/Q[0]
    SLICE_X22Y143        LUT5 (Prop_lut5_I1_O)        0.150     4.082 r  datapath/video/vga/Column_Counter/processQ[9]_i_5__1/O
                         net (fo=6, routed)           0.627     4.710    datapath/video/vga/Column_Counter/processQ[9]_i_5__1_n_0
    SLICE_X21Y142        LUT6 (Prop_lut6_I0_O)        0.328     5.038 r  datapath/video/vga/Column_Counter/processQ[9]_i_4/O
                         net (fo=3, routed)           0.782     5.820    datapath/video/vga/Row_Counter/processQ_reg[0]_2
    SLICE_X21Y141        LUT6 (Prop_lut6_I4_O)        0.124     5.944 r  datapath/video/vga/Row_Counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.523     6.467    datapath/video/vga/Row_Counter/processQ[9]_i_1__0_n_0
    SLICE_X18Y141        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.651    41.376    datapath/video/vga/Row_Counter/CLK
    SLICE_X18Y141        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[3]/C
                         clock pessimism              0.075    41.451    
                         clock uncertainty           -0.164    41.288    
    SLICE_X18Y141        FDRE (Setup_fdre_C_R)       -0.524    40.764    datapath/video/vga/Row_Counter/processQ_reg[3]
  -------------------------------------------------------------------
                         required time                         40.764    
                         arrival time                          -6.467    
  -------------------------------------------------------------------
                         slack                                 34.297    

Slack (MET) :             34.297ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.699ns  (logic 1.120ns (23.833%)  route 3.579ns (76.167%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 41.376 - 39.725 ) 
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.767     1.767    datapath/video/vga/Column_Counter/CLK
    SLICE_X22Y142        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y142        FDRE (Prop_fdre_C_Q)         0.518     2.285 r  datapath/video/vga/Column_Counter/processQ_reg[0]/Q
                         net (fo=20, routed)          1.647     3.932    datapath/video/vga/Column_Counter/Q[0]
    SLICE_X22Y143        LUT5 (Prop_lut5_I1_O)        0.150     4.082 r  datapath/video/vga/Column_Counter/processQ[9]_i_5__1/O
                         net (fo=6, routed)           0.627     4.710    datapath/video/vga/Column_Counter/processQ[9]_i_5__1_n_0
    SLICE_X21Y142        LUT6 (Prop_lut6_I0_O)        0.328     5.038 r  datapath/video/vga/Column_Counter/processQ[9]_i_4/O
                         net (fo=3, routed)           0.782     5.820    datapath/video/vga/Row_Counter/processQ_reg[0]_2
    SLICE_X21Y141        LUT6 (Prop_lut6_I4_O)        0.124     5.944 r  datapath/video/vga/Row_Counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.523     6.467    datapath/video/vga/Row_Counter/processQ[9]_i_1__0_n_0
    SLICE_X18Y141        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.651    41.376    datapath/video/vga/Row_Counter/CLK
    SLICE_X18Y141        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[4]/C
                         clock pessimism              0.075    41.451    
                         clock uncertainty           -0.164    41.288    
    SLICE_X18Y141        FDRE (Setup_fdre_C_R)       -0.524    40.764    datapath/video/vga/Row_Counter/processQ_reg[4]
  -------------------------------------------------------------------
                         required time                         40.764    
                         arrival time                          -6.467    
  -------------------------------------------------------------------
                         slack                                 34.297    

Slack (MET) :             34.434ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 1.120ns (24.566%)  route 3.439ns (75.434%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 41.373 - 39.725 ) 
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.767     1.767    datapath/video/vga/Column_Counter/CLK
    SLICE_X22Y142        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y142        FDRE (Prop_fdre_C_Q)         0.518     2.285 r  datapath/video/vga/Column_Counter/processQ_reg[0]/Q
                         net (fo=20, routed)          1.647     3.932    datapath/video/vga/Column_Counter/Q[0]
    SLICE_X22Y143        LUT5 (Prop_lut5_I1_O)        0.150     4.082 r  datapath/video/vga/Column_Counter/processQ[9]_i_5__1/O
                         net (fo=6, routed)           0.627     4.710    datapath/video/vga/Column_Counter/processQ[9]_i_5__1_n_0
    SLICE_X21Y142        LUT6 (Prop_lut6_I0_O)        0.328     5.038 r  datapath/video/vga/Column_Counter/processQ[9]_i_4/O
                         net (fo=3, routed)           0.782     5.820    datapath/video/vga/Row_Counter/processQ_reg[0]_2
    SLICE_X21Y141        LUT6 (Prop_lut6_I4_O)        0.124     5.944 r  datapath/video/vga/Row_Counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.383     6.327    datapath/video/vga/Row_Counter/processQ[9]_i_1__0_n_0
    SLICE_X20Y140        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.648    41.373    datapath/video/vga/Row_Counter/CLK
    SLICE_X20Y140        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[6]/C
                         clock pessimism              0.075    41.448    
                         clock uncertainty           -0.164    41.285    
    SLICE_X20Y140        FDRE (Setup_fdre_C_R)       -0.524    40.761    datapath/video/vga/Row_Counter/processQ_reg[6]
  -------------------------------------------------------------------
                         required time                         40.761    
                         arrival time                          -6.327    
  -------------------------------------------------------------------
                         slack                                 34.434    

Slack (MET) :             34.434ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 1.120ns (24.566%)  route 3.439ns (75.434%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 41.373 - 39.725 ) 
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.767     1.767    datapath/video/vga/Column_Counter/CLK
    SLICE_X22Y142        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y142        FDRE (Prop_fdre_C_Q)         0.518     2.285 r  datapath/video/vga/Column_Counter/processQ_reg[0]/Q
                         net (fo=20, routed)          1.647     3.932    datapath/video/vga/Column_Counter/Q[0]
    SLICE_X22Y143        LUT5 (Prop_lut5_I1_O)        0.150     4.082 r  datapath/video/vga/Column_Counter/processQ[9]_i_5__1/O
                         net (fo=6, routed)           0.627     4.710    datapath/video/vga/Column_Counter/processQ[9]_i_5__1_n_0
    SLICE_X21Y142        LUT6 (Prop_lut6_I0_O)        0.328     5.038 r  datapath/video/vga/Column_Counter/processQ[9]_i_4/O
                         net (fo=3, routed)           0.782     5.820    datapath/video/vga/Row_Counter/processQ_reg[0]_2
    SLICE_X21Y141        LUT6 (Prop_lut6_I4_O)        0.124     5.944 r  datapath/video/vga/Row_Counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.383     6.327    datapath/video/vga/Row_Counter/processQ[9]_i_1__0_n_0
    SLICE_X20Y140        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.648    41.373    datapath/video/vga/Row_Counter/CLK
    SLICE_X20Y140        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[8]/C
                         clock pessimism              0.075    41.448    
                         clock uncertainty           -0.164    41.285    
    SLICE_X20Y140        FDRE (Setup_fdre_C_R)       -0.524    40.761    datapath/video/vga/Row_Counter/processQ_reg[8]
  -------------------------------------------------------------------
                         required time                         40.761    
                         arrival time                          -6.327    
  -------------------------------------------------------------------
                         slack                                 34.434    

Slack (MET) :             34.434ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 1.120ns (24.566%)  route 3.439ns (75.434%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 41.373 - 39.725 ) 
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.767     1.767    datapath/video/vga/Column_Counter/CLK
    SLICE_X22Y142        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y142        FDRE (Prop_fdre_C_Q)         0.518     2.285 r  datapath/video/vga/Column_Counter/processQ_reg[0]/Q
                         net (fo=20, routed)          1.647     3.932    datapath/video/vga/Column_Counter/Q[0]
    SLICE_X22Y143        LUT5 (Prop_lut5_I1_O)        0.150     4.082 r  datapath/video/vga/Column_Counter/processQ[9]_i_5__1/O
                         net (fo=6, routed)           0.627     4.710    datapath/video/vga/Column_Counter/processQ[9]_i_5__1_n_0
    SLICE_X21Y142        LUT6 (Prop_lut6_I0_O)        0.328     5.038 r  datapath/video/vga/Column_Counter/processQ[9]_i_4/O
                         net (fo=3, routed)           0.782     5.820    datapath/video/vga/Row_Counter/processQ_reg[0]_2
    SLICE_X21Y141        LUT6 (Prop_lut6_I4_O)        0.124     5.944 r  datapath/video/vga/Row_Counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.383     6.327    datapath/video/vga/Row_Counter/processQ[9]_i_1__0_n_0
    SLICE_X20Y140        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.648    41.373    datapath/video/vga/Row_Counter/CLK
    SLICE_X20Y140        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[9]/C
                         clock pessimism              0.075    41.448    
                         clock uncertainty           -0.164    41.285    
    SLICE_X20Y140        FDRE (Setup_fdre_C_R)       -0.524    40.761    datapath/video/vga/Row_Counter/processQ_reg[9]
  -------------------------------------------------------------------
                         required time                         40.761    
                         arrival time                          -6.327    
  -------------------------------------------------------------------
                         slack                                 34.434    

Slack (MET) :             34.437ns  (required time - arrival time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Column_Counter/processQ_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 1.120ns (24.500%)  route 3.452ns (75.500%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 41.373 - 39.725 ) 
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         2.106     2.106    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.767     1.767    datapath/video/vga/Column_Counter/CLK
    SLICE_X22Y142        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y142        FDRE (Prop_fdre_C_Q)         0.518     2.285 r  datapath/video/vga/Column_Counter/processQ_reg[0]/Q
                         net (fo=20, routed)          1.647     3.932    datapath/video/vga/Column_Counter/Q[0]
    SLICE_X22Y143        LUT5 (Prop_lut5_I1_O)        0.150     4.082 r  datapath/video/vga/Column_Counter/processQ[9]_i_5__1/O
                         net (fo=6, routed)           0.627     4.710    datapath/video/vga/Column_Counter/processQ[9]_i_5__1_n_0
    SLICE_X21Y142        LUT6 (Prop_lut6_I0_O)        0.328     5.038 r  datapath/video/vga/Column_Counter/processQ[9]_i_4/O
                         net (fo=3, routed)           0.446     5.483    datapath/video/vga/Column_Counter/processQ_reg[5]_0
    SLICE_X21Y142        LUT2 (Prop_lut2_I0_O)        0.124     5.607 r  datapath/video/vga/Column_Counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.732     6.339    datapath/video/vga/Column_Counter/processQ[9]_i_1_n_0
    SLICE_X22Y143        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    39.725 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.972    41.697    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.060 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.634    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.725 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.648    41.373    datapath/video/vga/Column_Counter/CLK
    SLICE_X22Y143        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[5]/C
                         clock pessimism              0.090    41.463    
                         clock uncertainty           -0.164    41.300    
    SLICE_X22Y143        FDRE (Setup_fdre_C_R)       -0.524    40.776    datapath/video/vga/Column_Counter/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                         40.776    
                         arrival time                          -6.339    
  -------------------------------------------------------------------
                         slack                                 34.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Column_Counter/processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.017%)  route 0.186ns (49.983%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.624     0.624    datapath/video/vga/Column_Counter/CLK
    SLICE_X21Y143        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y143        FDRE (Prop_fdre_C_Q)         0.141     0.765 r  datapath/video/vga/Column_Counter/processQ_reg[4]/Q
                         net (fo=21, routed)          0.186     0.950    datapath/video/vga/Column_Counter/Q[4]
    SLICE_X22Y143        LUT6 (Prop_lut6_I1_O)        0.045     0.995 r  datapath/video/vga/Column_Counter/processQ[5]_i_1/O
                         net (fo=1, routed)           0.000     0.995    datapath/video/vga/Column_Counter/p_0_in__0[5]
    SLICE_X22Y143        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.896     0.896    datapath/video/vga/Column_Counter/CLK
    SLICE_X22Y143        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[5]/C
                         clock pessimism             -0.234     0.662    
    SLICE_X22Y143        FDRE (Hold_fdre_C_D)         0.121     0.783    datapath/video/vga/Column_Counter/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 datapath/video/vga/Row_Counter/processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.246ns (70.287%)  route 0.104ns (29.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.624     0.624    datapath/video/vga/Row_Counter/CLK
    SLICE_X18Y142        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y142        FDRE (Prop_fdre_C_Q)         0.148     0.772 r  datapath/video/vga/Row_Counter/processQ_reg[1]/Q
                         net (fo=27, routed)          0.104     0.876    datapath/video/vga/Row_Counter/row_s[1]
    SLICE_X18Y142        LUT6 (Prop_lut6_I3_O)        0.098     0.974 r  datapath/video/vga/Row_Counter/processQ[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.974    datapath/video/vga/Row_Counter/p_0_in[5]
    SLICE_X18Y142        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.897     0.897    datapath/video/vga/Row_Counter/CLK
    SLICE_X18Y142        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[5]/C
                         clock pessimism             -0.273     0.624    
    SLICE_X18Y142        FDRE (Hold_fdre_C_D)         0.121     0.745    datapath/video/vga/Row_Counter/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Column_Counter/processQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.917%)  route 0.129ns (38.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.623     0.623    datapath/video/vga/Column_Counter/CLK
    SLICE_X20Y142        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y142        FDRE (Prop_fdre_C_Q)         0.164     0.787 r  datapath/video/vga/Column_Counter/processQ_reg[6]/Q
                         net (fo=23, routed)          0.129     0.915    datapath/video/vga/Column_Counter/Q[6]
    SLICE_X21Y142        LUT6 (Prop_lut6_I3_O)        0.045     0.960 r  datapath/video/vga/Column_Counter/processQ[9]_i_3__0/O
                         net (fo=1, routed)           0.000     0.960    datapath/video/vga/Column_Counter/p_0_in__0[9]
    SLICE_X21Y142        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.895     0.895    datapath/video/vga/Column_Counter/CLK
    SLICE_X21Y142        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[9]/C
                         clock pessimism             -0.259     0.636    
    SLICE_X21Y142        FDRE (Hold_fdre_C_D)         0.092     0.728    datapath/video/vga/Column_Counter/processQ_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Column_Counter/processQ_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.623     0.623    datapath/video/vga/Column_Counter/CLK
    SLICE_X21Y142        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y142        FDRE (Prop_fdre_C_Q)         0.141     0.764 r  datapath/video/vga/Column_Counter/processQ_reg[2]/Q
                         net (fo=21, routed)          0.179     0.943    datapath/video/vga/Column_Counter/Q[2]
    SLICE_X21Y142        LUT4 (Prop_lut4_I3_O)        0.042     0.985 r  datapath/video/vga/Column_Counter/processQ[3]_i_1/O
                         net (fo=1, routed)           0.000     0.985    datapath/video/vga/Column_Counter/p_0_in__0[3]
    SLICE_X21Y142        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.895     0.895    datapath/video/vga/Column_Counter/CLK
    SLICE_X21Y142        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[3]/C
                         clock pessimism             -0.272     0.623    
    SLICE_X21Y142        FDRE (Hold_fdre_C_D)         0.107     0.730    datapath/video/vga/Column_Counter/processQ_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 datapath/video/vga/Row_Counter/processQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.623     0.623    datapath/video/vga/Row_Counter/CLK
    SLICE_X20Y140        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y140        FDRE (Prop_fdre_C_Q)         0.164     0.787 r  datapath/video/vga/Row_Counter/processQ_reg[8]/Q
                         net (fo=19, routed)          0.187     0.974    datapath/video/vga/Row_Counter/processQ_reg[9]_0[5]
    SLICE_X20Y140        LUT5 (Prop_lut5_I4_O)        0.043     1.017 r  datapath/video/vga/Row_Counter/processQ[9]_i_3/O
                         net (fo=1, routed)           0.000     1.017    datapath/video/vga/Row_Counter/p_0_in[9]
    SLICE_X20Y140        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.895     0.895    datapath/video/vga/Row_Counter/CLK
    SLICE_X20Y140        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[9]/C
                         clock pessimism             -0.272     0.623    
    SLICE_X20Y140        FDRE (Hold_fdre_C_D)         0.131     0.754    datapath/video/vga/Row_Counter/processQ_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Column_Counter/processQ_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.623     0.623    datapath/video/vga/Column_Counter/CLK
    SLICE_X21Y142        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y142        FDRE (Prop_fdre_C_Q)         0.141     0.764 r  datapath/video/vga/Column_Counter/processQ_reg[2]/Q
                         net (fo=21, routed)          0.179     0.943    datapath/video/vga/Column_Counter/Q[2]
    SLICE_X21Y142        LUT3 (Prop_lut3_I0_O)        0.045     0.988 r  datapath/video/vga/Column_Counter/processQ[2]_i_1/O
                         net (fo=1, routed)           0.000     0.988    datapath/video/vga/Column_Counter/p_0_in__0[2]
    SLICE_X21Y142        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.895     0.895    datapath/video/vga/Column_Counter/CLK
    SLICE_X21Y142        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[2]/C
                         clock pessimism             -0.272     0.623    
    SLICE_X21Y142        FDRE (Hold_fdre_C_D)         0.091     0.714    datapath/video/vga/Column_Counter/processQ_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 datapath/video/vga/Row_Counter/processQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.623     0.623    datapath/video/vga/Row_Counter/CLK
    SLICE_X20Y140        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y140        FDRE (Prop_fdre_C_Q)         0.164     0.787 r  datapath/video/vga/Row_Counter/processQ_reg[8]/Q
                         net (fo=19, routed)          0.187     0.974    datapath/video/vga/Row_Counter/processQ_reg[9]_0[5]
    SLICE_X20Y140        LUT4 (Prop_lut4_I0_O)        0.045     1.019 r  datapath/video/vga/Row_Counter/processQ[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.019    datapath/video/vga/Row_Counter/p_0_in[8]
    SLICE_X20Y140        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.895     0.895    datapath/video/vga/Row_Counter/CLK
    SLICE_X20Y140        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[8]/C
                         clock pessimism             -0.272     0.623    
    SLICE_X20Y140        FDRE (Hold_fdre_C_D)         0.120     0.743    datapath/video/vga/Row_Counter/processQ_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 datapath/video/vga/Row_Counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.601%)  route 0.168ns (47.399%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.623     0.623    datapath/video/vga/Row_Counter/CLK
    SLICE_X21Y141        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y141        FDRE (Prop_fdre_C_Q)         0.141     0.764 r  datapath/video/vga/Row_Counter/processQ_reg[7]/Q
                         net (fo=27, routed)          0.111     0.875    datapath/video/vga/Row_Counter/processQ_reg[9]_0[4]
    SLICE_X20Y141        LUT3 (Prop_lut3_I0_O)        0.045     0.920 r  datapath/video/vga/Row_Counter/processQ[7]_i_1__0/O
                         net (fo=1, routed)           0.056     0.976    datapath/video/vga/Row_Counter/p_0_in[7]
    SLICE_X21Y141        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.895     0.895    datapath/video/vga/Row_Counter/CLK
    SLICE_X21Y141        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[7]/C
                         clock pessimism             -0.272     0.623    
    SLICE_X21Y141        FDRE (Hold_fdre_C_D)         0.070     0.693    datapath/video/vga/Row_Counter/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 datapath/video/vga/Column_Counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Column_Counter/processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.207ns (49.813%)  route 0.209ns (50.187%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.623     0.623    datapath/video/vga/Column_Counter/CLK
    SLICE_X20Y142        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y142        FDRE (Prop_fdre_C_Q)         0.164     0.787 r  datapath/video/vga/Column_Counter/processQ_reg[6]/Q
                         net (fo=23, routed)          0.209     0.995    datapath/video/vga/Column_Counter/Q[6]
    SLICE_X20Y142        LUT4 (Prop_lut4_I2_O)        0.043     1.038 r  datapath/video/vga/Column_Counter/processQ[7]_i_1/O
                         net (fo=1, routed)           0.000     1.038    datapath/video/vga/Column_Counter/p_0_in__0[7]
    SLICE_X20Y142        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.895     0.895    datapath/video/vga/Column_Counter/CLK
    SLICE_X20Y142        FDRE                                         r  datapath/video/vga/Column_Counter/processQ_reg[7]/C
                         clock pessimism             -0.272     0.623    
    SLICE_X20Y142        FDRE (Hold_fdre_C_D)         0.131     0.754    datapath/video/vga/Column_Counter/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 datapath/video/vga/Row_Counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            datapath/video/vga/Row_Counter/processQ_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.207ns (49.560%)  route 0.211ns (50.440%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.745     0.745    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.624     0.624    datapath/video/vga/Row_Counter/CLK
    SLICE_X18Y142        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y142        FDRE (Prop_fdre_C_Q)         0.164     0.788 r  datapath/video/vga/Row_Counter/processQ_reg[0]/Q
                         net (fo=28, routed)          0.211     0.998    datapath/video/vga/Row_Counter/row_s[0]
    SLICE_X18Y142        LUT2 (Prop_lut2_I0_O)        0.043     1.041 r  datapath/video/vga/Row_Counter/processQ[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.041    datapath/video/vga/Row_Counter/p_0_in[1]
    SLICE_X18Y142        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.022     1.022    datapath/video/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.897     0.897    datapath/video/vga/Row_Counter/CLK
    SLICE_X18Y142        FDRE                                         r  datapath/video/vga/Row_Counter/processQ_reg[1]/C
                         clock pessimism             -0.273     0.624    
    SLICE_X18Y142        FDRE (Hold_fdre_C_D)         0.131     0.755    datapath/video/vga/Row_Counter/processQ_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           1.041    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y1    datapath/video/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X22Y142    datapath/video/vga/Column_Counter/processQ_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X22Y142    datapath/video/vga/Column_Counter/processQ_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X21Y142    datapath/video/vga/Column_Counter/processQ_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X21Y142    datapath/video/vga/Column_Counter/processQ_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X21Y143    datapath/video/vga/Column_Counter/processQ_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X22Y143    datapath/video/vga/Column_Counter/processQ_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X20Y142    datapath/video/vga/Column_Counter/processQ_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X20Y142    datapath/video/vga/Column_Counter/processQ_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X21Y143    datapath/video/vga/Column_Counter/processQ_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X22Y143    datapath/video/vga/Column_Counter/processQ_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X20Y140    datapath/video/vga/Row_Counter/processQ_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X20Y140    datapath/video/vga/Row_Counter/processQ_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X20Y140    datapath/video/vga/Row_Counter/processQ_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X22Y142    datapath/video/vga/Column_Counter/processQ_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X22Y142    datapath/video/vga/Column_Counter/processQ_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X22Y142    datapath/video/vga/Column_Counter/processQ_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X22Y142    datapath/video/vga/Column_Counter/processQ_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X21Y142    datapath/video/vga/Column_Counter/processQ_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X22Y142    datapath/video/vga/Column_Counter/processQ_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X22Y142    datapath/video/vga/Column_Counter/processQ_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X22Y142    datapath/video/vga/Column_Counter/processQ_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X22Y142    datapath/video/vga/Column_Counter/processQ_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X21Y142    datapath/video/vga/Column_Counter/processQ_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X21Y142    datapath/video/vga/Column_Counter/processQ_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X21Y142    datapath/video/vga/Column_Counter/processQ_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X21Y142    datapath/video/vga/Column_Counter/processQ_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X21Y143    datapath/video/vga/Column_Counter/processQ_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X21Y143    datapath/video/vga/Column_Counter/processQ_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    datapath/video/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  datapath/video/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.100ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.100ns  (required time - arrival time)
  Source:                 datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/leftPaddle_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.654ns  (logic 1.328ns (23.487%)  route 4.326ns (76.513%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.141ns = ( 15.141 - 10.000 ) 
    Source Clock Delay      (SCD):    5.446ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.761     5.446    datapath/clk
    SLICE_X15Y151        FDSE                                         r  datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y151        FDSE (Prop_fdse_C_Q)         0.456     5.902 f  datapath/leftPaddle_reg[3]/Q
                         net (fo=26, routed)          1.240     7.141    datapath/video/vga/display/leftPaddleEn1_inferred__0/i__carry__2_0[3]
    SLICE_X18Y148        LUT5 (Prop_lut5_I4_O)        0.152     7.293 r  datapath/video/vga/display/leftPaddleEn1_carry_i_9/O
                         net (fo=6, routed)           0.667     7.960    datapath/video_n_38
    SLICE_X14Y151        LUT6 (Prop_lut6_I2_O)        0.348     8.308 r  datapath/leftPaddle[8]_i_7/O
                         net (fo=1, routed)           0.454     8.762    datapath/leftPaddle[8]_i_7_n_0
    SLICE_X14Y152        LUT3 (Prop_lut3_I1_O)        0.124     8.886 r  datapath/leftPaddle[8]_i_3/O
                         net (fo=2, routed)           0.675     9.562    datapath/leftPaddle[8]_i_3_n_0
    SLICE_X17Y153        LUT3 (Prop_lut3_I2_O)        0.124     9.686 f  datapath/leftPaddle[9]_i_4/O
                         net (fo=8, routed)           0.628    10.314    datapath/leftPaddle[9]_i_4_n_0
    SLICE_X15Y151        LUT3 (Prop_lut3_I2_O)        0.124    10.438 r  datapath/leftPaddle[9]_i_1/O
                         net (fo=10, routed)          0.662    11.100    datapath/leftPaddle[9]_i_1_n_0
    SLICE_X18Y153        FDRE                                         r  datapath/leftPaddle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.642    15.141    datapath/clk
    SLICE_X18Y153        FDRE                                         r  datapath/leftPaddle_reg[1]/C
                         clock pessimism              0.263    15.405    
                         clock uncertainty           -0.035    15.369    
    SLICE_X18Y153        FDRE (Setup_fdre_C_CE)      -0.169    15.200    datapath/leftPaddle_reg[1]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                  4.100    

Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/leftPaddle_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.596ns  (logic 1.328ns (23.732%)  route 4.268ns (76.268%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.143ns = ( 15.143 - 10.000 ) 
    Source Clock Delay      (SCD):    5.446ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.761     5.446    datapath/clk
    SLICE_X15Y151        FDSE                                         r  datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y151        FDSE (Prop_fdse_C_Q)         0.456     5.902 f  datapath/leftPaddle_reg[3]/Q
                         net (fo=26, routed)          1.240     7.141    datapath/video/vga/display/leftPaddleEn1_inferred__0/i__carry__2_0[3]
    SLICE_X18Y148        LUT5 (Prop_lut5_I4_O)        0.152     7.293 r  datapath/video/vga/display/leftPaddleEn1_carry_i_9/O
                         net (fo=6, routed)           0.667     7.960    datapath/video_n_38
    SLICE_X14Y151        LUT6 (Prop_lut6_I2_O)        0.348     8.308 r  datapath/leftPaddle[8]_i_7/O
                         net (fo=1, routed)           0.454     8.762    datapath/leftPaddle[8]_i_7_n_0
    SLICE_X14Y152        LUT3 (Prop_lut3_I1_O)        0.124     8.886 r  datapath/leftPaddle[8]_i_3/O
                         net (fo=2, routed)           0.675     9.562    datapath/leftPaddle[8]_i_3_n_0
    SLICE_X17Y153        LUT3 (Prop_lut3_I2_O)        0.124     9.686 f  datapath/leftPaddle[9]_i_4/O
                         net (fo=8, routed)           0.628    10.314    datapath/leftPaddle[9]_i_4_n_0
    SLICE_X15Y151        LUT3 (Prop_lut3_I2_O)        0.124    10.438 r  datapath/leftPaddle[9]_i_1/O
                         net (fo=10, routed)          0.604    11.041    datapath/leftPaddle[9]_i_1_n_0
    SLICE_X14Y151        FDRE                                         r  datapath/leftPaddle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.644    15.143    datapath/clk
    SLICE_X14Y151        FDRE                                         r  datapath/leftPaddle_reg[0]/C
                         clock pessimism              0.280    15.424    
                         clock uncertainty           -0.035    15.388    
    SLICE_X14Y151        FDRE (Setup_fdre_C_CE)      -0.169    15.219    datapath/leftPaddle_reg[0]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -11.041    
  -------------------------------------------------------------------
                         slack                                  4.178    

Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/leftPaddle_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.596ns  (logic 1.328ns (23.732%)  route 4.268ns (76.268%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.143ns = ( 15.143 - 10.000 ) 
    Source Clock Delay      (SCD):    5.446ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.761     5.446    datapath/clk
    SLICE_X15Y151        FDSE                                         r  datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y151        FDSE (Prop_fdse_C_Q)         0.456     5.902 f  datapath/leftPaddle_reg[3]/Q
                         net (fo=26, routed)          1.240     7.141    datapath/video/vga/display/leftPaddleEn1_inferred__0/i__carry__2_0[3]
    SLICE_X18Y148        LUT5 (Prop_lut5_I4_O)        0.152     7.293 r  datapath/video/vga/display/leftPaddleEn1_carry_i_9/O
                         net (fo=6, routed)           0.667     7.960    datapath/video_n_38
    SLICE_X14Y151        LUT6 (Prop_lut6_I2_O)        0.348     8.308 r  datapath/leftPaddle[8]_i_7/O
                         net (fo=1, routed)           0.454     8.762    datapath/leftPaddle[8]_i_7_n_0
    SLICE_X14Y152        LUT3 (Prop_lut3_I1_O)        0.124     8.886 r  datapath/leftPaddle[8]_i_3/O
                         net (fo=2, routed)           0.675     9.562    datapath/leftPaddle[8]_i_3_n_0
    SLICE_X17Y153        LUT3 (Prop_lut3_I2_O)        0.124     9.686 f  datapath/leftPaddle[9]_i_4/O
                         net (fo=8, routed)           0.628    10.314    datapath/leftPaddle[9]_i_4_n_0
    SLICE_X15Y151        LUT3 (Prop_lut3_I2_O)        0.124    10.438 r  datapath/leftPaddle[9]_i_1/O
                         net (fo=10, routed)          0.604    11.041    datapath/leftPaddle[9]_i_1_n_0
    SLICE_X14Y151        FDSE                                         r  datapath/leftPaddle_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.644    15.143    datapath/clk
    SLICE_X14Y151        FDSE                                         r  datapath/leftPaddle_reg[4]/C
                         clock pessimism              0.280    15.424    
                         clock uncertainty           -0.035    15.388    
    SLICE_X14Y151        FDSE (Setup_fdse_C_CE)      -0.169    15.219    datapath/leftPaddle_reg[4]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -11.041    
  -------------------------------------------------------------------
                         slack                                  4.178    

Slack (MET) :             4.197ns  (required time - arrival time)
  Source:                 datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/leftPaddle_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.521ns  (logic 1.328ns (24.052%)  route 4.193ns (75.948%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.141ns = ( 15.141 - 10.000 ) 
    Source Clock Delay      (SCD):    5.446ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.761     5.446    datapath/clk
    SLICE_X15Y151        FDSE                                         r  datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y151        FDSE (Prop_fdse_C_Q)         0.456     5.902 f  datapath/leftPaddle_reg[3]/Q
                         net (fo=26, routed)          1.240     7.141    datapath/video/vga/display/leftPaddleEn1_inferred__0/i__carry__2_0[3]
    SLICE_X18Y148        LUT5 (Prop_lut5_I4_O)        0.152     7.293 r  datapath/video/vga/display/leftPaddleEn1_carry_i_9/O
                         net (fo=6, routed)           0.667     7.960    datapath/video_n_38
    SLICE_X14Y151        LUT6 (Prop_lut6_I2_O)        0.348     8.308 r  datapath/leftPaddle[8]_i_7/O
                         net (fo=1, routed)           0.454     8.762    datapath/leftPaddle[8]_i_7_n_0
    SLICE_X14Y152        LUT3 (Prop_lut3_I1_O)        0.124     8.886 r  datapath/leftPaddle[8]_i_3/O
                         net (fo=2, routed)           0.675     9.562    datapath/leftPaddle[8]_i_3_n_0
    SLICE_X17Y153        LUT3 (Prop_lut3_I2_O)        0.124     9.686 f  datapath/leftPaddle[9]_i_4/O
                         net (fo=8, routed)           0.628    10.314    datapath/leftPaddle[9]_i_4_n_0
    SLICE_X15Y151        LUT3 (Prop_lut3_I2_O)        0.124    10.438 r  datapath/leftPaddle[9]_i_1/O
                         net (fo=10, routed)          0.529    10.967    datapath/leftPaddle[9]_i_1_n_0
    SLICE_X17Y153        FDSE                                         r  datapath/leftPaddle_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.642    15.141    datapath/clk
    SLICE_X17Y153        FDSE                                         r  datapath/leftPaddle_reg[7]/C
                         clock pessimism              0.263    15.405    
                         clock uncertainty           -0.035    15.369    
    SLICE_X17Y153        FDSE (Setup_fdse_C_CE)      -0.205    15.164    datapath/leftPaddle_reg[7]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                         -10.967    
  -------------------------------------------------------------------
                         slack                                  4.197    

Slack (MET) :             4.210ns  (required time - arrival time)
  Source:                 datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/leftPaddle_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.509ns  (logic 1.328ns (24.104%)  route 4.181ns (75.896%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 15.142 - 10.000 ) 
    Source Clock Delay      (SCD):    5.446ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.761     5.446    datapath/clk
    SLICE_X15Y151        FDSE                                         r  datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y151        FDSE (Prop_fdse_C_Q)         0.456     5.902 f  datapath/leftPaddle_reg[3]/Q
                         net (fo=26, routed)          1.240     7.141    datapath/video/vga/display/leftPaddleEn1_inferred__0/i__carry__2_0[3]
    SLICE_X18Y148        LUT5 (Prop_lut5_I4_O)        0.152     7.293 r  datapath/video/vga/display/leftPaddleEn1_carry_i_9/O
                         net (fo=6, routed)           0.667     7.960    datapath/video_n_38
    SLICE_X14Y151        LUT6 (Prop_lut6_I2_O)        0.348     8.308 r  datapath/leftPaddle[8]_i_7/O
                         net (fo=1, routed)           0.454     8.762    datapath/leftPaddle[8]_i_7_n_0
    SLICE_X14Y152        LUT3 (Prop_lut3_I1_O)        0.124     8.886 r  datapath/leftPaddle[8]_i_3/O
                         net (fo=2, routed)           0.675     9.562    datapath/leftPaddle[8]_i_3_n_0
    SLICE_X17Y153        LUT3 (Prop_lut3_I2_O)        0.124     9.686 f  datapath/leftPaddle[9]_i_4/O
                         net (fo=8, routed)           0.628    10.314    datapath/leftPaddle[9]_i_4_n_0
    SLICE_X15Y151        LUT3 (Prop_lut3_I2_O)        0.124    10.438 r  datapath/leftPaddle[9]_i_1/O
                         net (fo=10, routed)          0.517    10.955    datapath/leftPaddle[9]_i_1_n_0
    SLICE_X17Y152        FDSE                                         r  datapath/leftPaddle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.643    15.142    datapath/clk
    SLICE_X17Y152        FDSE                                         r  datapath/leftPaddle_reg[2]/C
                         clock pessimism              0.263    15.406    
                         clock uncertainty           -0.035    15.370    
    SLICE_X17Y152        FDSE (Setup_fdse_C_CE)      -0.205    15.165    datapath/leftPaddle_reg[2]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -10.955    
  -------------------------------------------------------------------
                         slack                                  4.210    

Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/leftPaddle_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.407ns  (logic 1.328ns (24.563%)  route 4.079ns (75.437%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.143ns = ( 15.143 - 10.000 ) 
    Source Clock Delay      (SCD):    5.446ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.761     5.446    datapath/clk
    SLICE_X15Y151        FDSE                                         r  datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y151        FDSE (Prop_fdse_C_Q)         0.456     5.902 f  datapath/leftPaddle_reg[3]/Q
                         net (fo=26, routed)          1.240     7.141    datapath/video/vga/display/leftPaddleEn1_inferred__0/i__carry__2_0[3]
    SLICE_X18Y148        LUT5 (Prop_lut5_I4_O)        0.152     7.293 r  datapath/video/vga/display/leftPaddleEn1_carry_i_9/O
                         net (fo=6, routed)           0.667     7.960    datapath/video_n_38
    SLICE_X14Y151        LUT6 (Prop_lut6_I2_O)        0.348     8.308 r  datapath/leftPaddle[8]_i_7/O
                         net (fo=1, routed)           0.454     8.762    datapath/leftPaddle[8]_i_7_n_0
    SLICE_X14Y152        LUT3 (Prop_lut3_I1_O)        0.124     8.886 r  datapath/leftPaddle[8]_i_3/O
                         net (fo=2, routed)           0.675     9.562    datapath/leftPaddle[8]_i_3_n_0
    SLICE_X17Y153        LUT3 (Prop_lut3_I2_O)        0.124     9.686 f  datapath/leftPaddle[9]_i_4/O
                         net (fo=8, routed)           0.628    10.314    datapath/leftPaddle[9]_i_4_n_0
    SLICE_X15Y151        LUT3 (Prop_lut3_I2_O)        0.124    10.438 r  datapath/leftPaddle[9]_i_1/O
                         net (fo=10, routed)          0.414    10.852    datapath/leftPaddle[9]_i_1_n_0
    SLICE_X15Y151        FDSE                                         r  datapath/leftPaddle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.644    15.143    datapath/clk
    SLICE_X15Y151        FDSE                                         r  datapath/leftPaddle_reg[3]/C
                         clock pessimism              0.302    15.446    
                         clock uncertainty           -0.035    15.410    
    SLICE_X15Y151        FDSE (Setup_fdse_C_CE)      -0.205    15.205    datapath/leftPaddle_reg[3]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                         -10.852    
  -------------------------------------------------------------------
                         slack                                  4.353    

Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/leftPaddle_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.407ns  (logic 1.328ns (24.563%)  route 4.079ns (75.437%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.143ns = ( 15.143 - 10.000 ) 
    Source Clock Delay      (SCD):    5.446ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.761     5.446    datapath/clk
    SLICE_X15Y151        FDSE                                         r  datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y151        FDSE (Prop_fdse_C_Q)         0.456     5.902 f  datapath/leftPaddle_reg[3]/Q
                         net (fo=26, routed)          1.240     7.141    datapath/video/vga/display/leftPaddleEn1_inferred__0/i__carry__2_0[3]
    SLICE_X18Y148        LUT5 (Prop_lut5_I4_O)        0.152     7.293 r  datapath/video/vga/display/leftPaddleEn1_carry_i_9/O
                         net (fo=6, routed)           0.667     7.960    datapath/video_n_38
    SLICE_X14Y151        LUT6 (Prop_lut6_I2_O)        0.348     8.308 r  datapath/leftPaddle[8]_i_7/O
                         net (fo=1, routed)           0.454     8.762    datapath/leftPaddle[8]_i_7_n_0
    SLICE_X14Y152        LUT3 (Prop_lut3_I1_O)        0.124     8.886 r  datapath/leftPaddle[8]_i_3/O
                         net (fo=2, routed)           0.675     9.562    datapath/leftPaddle[8]_i_3_n_0
    SLICE_X17Y153        LUT3 (Prop_lut3_I2_O)        0.124     9.686 f  datapath/leftPaddle[9]_i_4/O
                         net (fo=8, routed)           0.628    10.314    datapath/leftPaddle[9]_i_4_n_0
    SLICE_X15Y151        LUT3 (Prop_lut3_I2_O)        0.124    10.438 r  datapath/leftPaddle[9]_i_1/O
                         net (fo=10, routed)          0.414    10.852    datapath/leftPaddle[9]_i_1_n_0
    SLICE_X15Y151        FDRE                                         r  datapath/leftPaddle_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.644    15.143    datapath/clk
    SLICE_X15Y151        FDRE                                         r  datapath/leftPaddle_reg[5]/C
                         clock pessimism              0.302    15.446    
                         clock uncertainty           -0.035    15.410    
    SLICE_X15Y151        FDRE (Setup_fdre_C_CE)      -0.205    15.205    datapath/leftPaddle_reg[5]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                         -10.852    
  -------------------------------------------------------------------
                         slack                                  4.353    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/leftPaddle_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 1.328ns (24.755%)  route 4.037ns (75.245%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.143ns = ( 15.143 - 10.000 ) 
    Source Clock Delay      (SCD):    5.446ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.761     5.446    datapath/clk
    SLICE_X15Y151        FDSE                                         r  datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y151        FDSE (Prop_fdse_C_Q)         0.456     5.902 f  datapath/leftPaddle_reg[3]/Q
                         net (fo=26, routed)          1.240     7.141    datapath/video/vga/display/leftPaddleEn1_inferred__0/i__carry__2_0[3]
    SLICE_X18Y148        LUT5 (Prop_lut5_I4_O)        0.152     7.293 r  datapath/video/vga/display/leftPaddleEn1_carry_i_9/O
                         net (fo=6, routed)           0.667     7.960    datapath/video_n_38
    SLICE_X14Y151        LUT6 (Prop_lut6_I2_O)        0.348     8.308 r  datapath/leftPaddle[8]_i_7/O
                         net (fo=1, routed)           0.454     8.762    datapath/leftPaddle[8]_i_7_n_0
    SLICE_X14Y152        LUT3 (Prop_lut3_I1_O)        0.124     8.886 r  datapath/leftPaddle[8]_i_3/O
                         net (fo=2, routed)           0.675     9.562    datapath/leftPaddle[8]_i_3_n_0
    SLICE_X17Y153        LUT3 (Prop_lut3_I2_O)        0.124     9.686 f  datapath/leftPaddle[9]_i_4/O
                         net (fo=8, routed)           0.628    10.314    datapath/leftPaddle[9]_i_4_n_0
    SLICE_X15Y151        LUT3 (Prop_lut3_I2_O)        0.124    10.438 r  datapath/leftPaddle[9]_i_1/O
                         net (fo=10, routed)          0.372    10.810    datapath/leftPaddle[9]_i_1_n_0
    SLICE_X15Y152        FDRE                                         r  datapath/leftPaddle_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.644    15.143    datapath/clk
    SLICE_X15Y152        FDRE                                         r  datapath/leftPaddle_reg[9]/C
                         clock pessimism              0.277    15.421    
                         clock uncertainty           -0.035    15.385    
    SLICE_X15Y152        FDRE (Setup_fdre_C_CE)      -0.205    15.180    datapath/leftPaddle_reg[9]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                         -10.810    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             4.406ns  (required time - arrival time)
  Source:                 datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/leftPaddle_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 1.328ns (24.755%)  route 4.037ns (75.245%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.143ns = ( 15.143 - 10.000 ) 
    Source Clock Delay      (SCD):    5.446ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.761     5.446    datapath/clk
    SLICE_X15Y151        FDSE                                         r  datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y151        FDSE (Prop_fdse_C_Q)         0.456     5.902 f  datapath/leftPaddle_reg[3]/Q
                         net (fo=26, routed)          1.240     7.141    datapath/video/vga/display/leftPaddleEn1_inferred__0/i__carry__2_0[3]
    SLICE_X18Y148        LUT5 (Prop_lut5_I4_O)        0.152     7.293 r  datapath/video/vga/display/leftPaddleEn1_carry_i_9/O
                         net (fo=6, routed)           0.667     7.960    datapath/video_n_38
    SLICE_X14Y151        LUT6 (Prop_lut6_I2_O)        0.348     8.308 r  datapath/leftPaddle[8]_i_7/O
                         net (fo=1, routed)           0.454     8.762    datapath/leftPaddle[8]_i_7_n_0
    SLICE_X14Y152        LUT3 (Prop_lut3_I1_O)        0.124     8.886 r  datapath/leftPaddle[8]_i_3/O
                         net (fo=2, routed)           0.675     9.562    datapath/leftPaddle[8]_i_3_n_0
    SLICE_X17Y153        LUT3 (Prop_lut3_I2_O)        0.124     9.686 f  datapath/leftPaddle[9]_i_4/O
                         net (fo=8, routed)           0.628    10.314    datapath/leftPaddle[9]_i_4_n_0
    SLICE_X15Y151        LUT3 (Prop_lut3_I2_O)        0.124    10.438 r  datapath/leftPaddle[9]_i_1/O
                         net (fo=10, routed)          0.372    10.810    datapath/leftPaddle[9]_i_1_n_0
    SLICE_X14Y152        FDSE                                         r  datapath/leftPaddle_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.644    15.143    datapath/clk
    SLICE_X14Y152        FDSE                                         r  datapath/leftPaddle_reg[6]/C
                         clock pessimism              0.277    15.421    
                         clock uncertainty           -0.035    15.385    
    SLICE_X14Y152        FDSE (Setup_fdse_C_CE)      -0.169    15.216    datapath/leftPaddle_reg[6]
  -------------------------------------------------------------------
                         required time                         15.216    
                         arrival time                         -10.810    
  -------------------------------------------------------------------
                         slack                                  4.406    

Slack (MET) :             4.406ns  (required time - arrival time)
  Source:                 datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/leftPaddle_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 1.328ns (24.755%)  route 4.037ns (75.245%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.143ns = ( 15.143 - 10.000 ) 
    Source Clock Delay      (SCD):    5.446ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.761     5.446    datapath/clk
    SLICE_X15Y151        FDSE                                         r  datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y151        FDSE (Prop_fdse_C_Q)         0.456     5.902 f  datapath/leftPaddle_reg[3]/Q
                         net (fo=26, routed)          1.240     7.141    datapath/video/vga/display/leftPaddleEn1_inferred__0/i__carry__2_0[3]
    SLICE_X18Y148        LUT5 (Prop_lut5_I4_O)        0.152     7.293 r  datapath/video/vga/display/leftPaddleEn1_carry_i_9/O
                         net (fo=6, routed)           0.667     7.960    datapath/video_n_38
    SLICE_X14Y151        LUT6 (Prop_lut6_I2_O)        0.348     8.308 r  datapath/leftPaddle[8]_i_7/O
                         net (fo=1, routed)           0.454     8.762    datapath/leftPaddle[8]_i_7_n_0
    SLICE_X14Y152        LUT3 (Prop_lut3_I1_O)        0.124     8.886 r  datapath/leftPaddle[8]_i_3/O
                         net (fo=2, routed)           0.675     9.562    datapath/leftPaddle[8]_i_3_n_0
    SLICE_X17Y153        LUT3 (Prop_lut3_I2_O)        0.124     9.686 f  datapath/leftPaddle[9]_i_4/O
                         net (fo=8, routed)           0.628    10.314    datapath/leftPaddle[9]_i_4_n_0
    SLICE_X15Y151        LUT3 (Prop_lut3_I2_O)        0.124    10.438 r  datapath/leftPaddle[9]_i_1/O
                         net (fo=10, routed)          0.372    10.810    datapath/leftPaddle[9]_i_1_n_0
    SLICE_X14Y152        FDRE                                         r  datapath/leftPaddle_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.644    15.143    datapath/clk
    SLICE_X14Y152        FDRE                                         r  datapath/leftPaddle_reg[8]/C
                         clock pessimism              0.277    15.421    
                         clock uncertainty           -0.035    15.385    
    SLICE_X14Y152        FDRE (Setup_fdre_C_CE)      -0.169    15.216    datapath/leftPaddle_reg[8]
  -------------------------------------------------------------------
                         required time                         15.216    
                         arrival time                         -10.810    
  -------------------------------------------------------------------
                         slack                                  4.406    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 datapath/old_NES_Left_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_activity_Left_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.382%)  route 0.117ns (38.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.625     1.570    datapath/clk
    SLICE_X15Y155        FDRE                                         r  datapath/old_NES_Left_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y155        FDRE (Prop_fdre_C_Q)         0.141     1.711 f  datapath/old_NES_Left_reg[3]/Q
                         net (fo=1, routed)           0.117     1.828    datapath/old_NES_Left[3]
    SLICE_X16Y155        LUT2 (Prop_lut2_I0_O)        0.045     1.873 r  datapath/NES_activity_Left[3]_i_1/O
                         net (fo=1, routed)           0.000     1.873    datapath/NES_activity_Left[3]_i_1_n_0
    SLICE_X16Y155        FDRE                                         r  datapath/NES_activity_Left_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.896     2.089    datapath/clk
    SLICE_X16Y155        FDRE                                         r  datapath/NES_activity_Left_reg[3]/C
                         clock pessimism             -0.482     1.607    
    SLICE_X16Y155        FDRE (Hold_fdre_C_D)         0.120     1.727    datapath/NES_activity_Left_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 datapath/NES_wire_Right_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/old_NES_Right_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.187ns (33.360%)  route 0.374ns (66.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.625     1.570    datapath/clk
    SLICE_X13Y154        FDRE                                         r  datapath/NES_wire_Right_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y154        FDRE (Prop_fdre_C_Q)         0.141     1.711 f  datapath/NES_wire_Right_reg[2]/Q
                         net (fo=3, routed)           0.374     2.084    datapath/NES_wire_Right[2]
    SLICE_X13Y141        LUT1 (Prop_lut1_I0_O)        0.046     2.130 r  datapath/old_NES_Right[2]_i_1/O
                         net (fo=1, routed)           0.000     2.130    datapath/NES_activity_Right2[2]
    SLICE_X13Y141        FDRE                                         r  datapath/old_NES_Right_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     2.091    datapath/clk
    SLICE_X13Y141        FDRE                                         r  datapath/old_NES_Right_reg[2]/C
                         clock pessimism             -0.248     1.843    
    SLICE_X13Y141        FDRE (Hold_fdre_C_D)         0.107     1.950    datapath/old_NES_Right_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 datapath/old_NES_Left_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_activity_Left_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.865%)  route 0.159ns (46.135%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.625     1.570    datapath/clk
    SLICE_X15Y155        FDRE                                         r  datapath/old_NES_Left_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y155        FDRE (Prop_fdre_C_Q)         0.141     1.711 f  datapath/old_NES_Left_reg[4]/Q
                         net (fo=1, routed)           0.159     1.870    datapath/old_NES_Left[4]
    SLICE_X16Y155        LUT2 (Prop_lut2_I0_O)        0.045     1.915 r  datapath/NES_activity_Left[4]_i_1/O
                         net (fo=1, routed)           0.000     1.915    datapath/NES_activity_Left[4]_i_1_n_0
    SLICE_X16Y155        FDRE                                         r  datapath/NES_activity_Left_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.896     2.089    datapath/clk
    SLICE_X16Y155        FDRE                                         r  datapath/NES_activity_Left_reg[4]/C
                         clock pessimism             -0.482     1.607    
    SLICE_X16Y155        FDRE (Hold_fdre_C_D)         0.121     1.728    datapath/NES_activity_Left_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.164ns (63.492%)  route 0.094ns (36.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.627     1.572    control_unit/NES_Controller_Right/clk
    SLICE_X8Y144         FDRE                                         r  control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.164     1.736 r  control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[10]/Q
                         net (fo=2, routed)           0.094     1.830    control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[10]
    SLICE_X9Y144         FDRE                                         r  control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.899     2.092    control_unit/NES_Controller_Right/clk
    SLICE_X9Y144         FDRE                                         r  control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[11]/C
                         clock pessimism             -0.507     1.585    
    SLICE_X9Y144         FDRE (Hold_fdre_C_D)         0.057     1.642    control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 datapath/NES_wire_Right_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_activity_Right_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.241%)  route 0.374ns (66.759%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.625     1.570    datapath/clk
    SLICE_X13Y154        FDRE                                         r  datapath/NES_wire_Right_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y154        FDRE (Prop_fdre_C_Q)         0.141     1.711 f  datapath/NES_wire_Right_reg[2]/Q
                         net (fo=3, routed)           0.374     2.084    datapath/NES_wire_Right[2]
    SLICE_X13Y141        LUT3 (Prop_lut3_I0_O)        0.045     2.129 r  datapath/NES_activity_Right[2]_i_1/O
                         net (fo=1, routed)           0.000     2.129    datapath/NES_activity_Right[2]_i_1_n_0
    SLICE_X13Y141        FDRE                                         r  datapath/NES_activity_Right_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     2.091    datapath/clk
    SLICE_X13Y141        FDRE                                         r  datapath/NES_activity_Right_reg[2]/C
                         clock pessimism             -0.248     1.843    
    SLICE_X13Y141        FDRE (Hold_fdre_C_D)         0.091     1.934    datapath/NES_activity_Right_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 datapath/NES_counter_right/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_counter_right/processQ_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.212ns (66.805%)  route 0.105ns (33.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.628     1.573    datapath/NES_counter_right/clk
    SLICE_X8Y148         FDRE                                         r  datapath/NES_counter_right/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y148         FDRE (Prop_fdre_C_Q)         0.164     1.737 r  datapath/NES_counter_right/processQ_reg[0]/Q
                         net (fo=10, routed)          0.105     1.842    datapath/NES_counter_right/processQ_reg_n_0_[0]
    SLICE_X9Y148         LUT2 (Prop_lut2_I1_O)        0.048     1.890 r  datapath/NES_counter_right/processQ[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.890    datapath/NES_counter_right/p_0_in__2[1]
    SLICE_X9Y148         FDRE                                         r  datapath/NES_counter_right/processQ_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.900     2.093    datapath/NES_counter_right/clk
    SLICE_X9Y148         FDRE                                         r  datapath/NES_counter_right/processQ_reg[1]/C
                         clock pessimism             -0.507     1.586    
    SLICE_X9Y148         FDRE (Hold_fdre_C_D)         0.105     1.691    datapath/NES_counter_right/processQ_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 datapath/NES_wire_Right_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/old_NES_Right_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.183ns (31.414%)  route 0.400ns (68.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.625     1.570    datapath/clk
    SLICE_X13Y154        FDRE                                         r  datapath/NES_wire_Right_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y154        FDRE (Prop_fdre_C_Q)         0.141     1.711 f  datapath/NES_wire_Right_reg[6]/Q
                         net (fo=3, routed)           0.400     2.110    datapath/NES_wire_Right[6]
    SLICE_X13Y141        LUT1 (Prop_lut1_I0_O)        0.042     2.152 r  datapath/old_NES_Right[6]_i_1/O
                         net (fo=1, routed)           0.000     2.152    datapath/NES_activity_Right2[6]
    SLICE_X13Y141        FDRE                                         r  datapath/old_NES_Right_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     2.091    datapath/clk
    SLICE_X13Y141        FDRE                                         r  datapath/old_NES_Right_reg[6]/C
                         clock pessimism             -0.248     1.843    
    SLICE_X13Y141        FDRE (Hold_fdre_C_D)         0.107     1.950    datapath/old_NES_Right_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 datapath/old_NES_Left_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/NES_activity_Left_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.940%)  route 0.179ns (49.060%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.625     1.570    datapath/clk
    SLICE_X15Y155        FDRE                                         r  datapath/old_NES_Left_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y155        FDRE (Prop_fdre_C_Q)         0.141     1.711 f  datapath/old_NES_Left_reg[6]/Q
                         net (fo=1, routed)           0.179     1.890    datapath/old_NES_Left[6]
    SLICE_X16Y155        LUT2 (Prop_lut2_I0_O)        0.045     1.935 r  datapath/NES_activity_Left[6]_i_1/O
                         net (fo=1, routed)           0.000     1.935    datapath/NES_activity_Left[6]_i_1_n_0
    SLICE_X16Y155        FDRE                                         r  datapath/NES_activity_Left_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.896     2.089    datapath/clk
    SLICE_X16Y155        FDRE                                         r  datapath/NES_activity_Left_reg[6]/C
                         clock pessimism             -0.482     1.607    
    SLICE_X16Y155        FDRE (Hold_fdre_C_D)         0.121     1.728    datapath/NES_activity_Left_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.334%)  route 0.139ns (49.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.625     1.570    control_unit/NES_Controller_Left/clk
    SLICE_X15Y156        FDRE                                         r  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y156        FDRE (Prop_fdre_C_Q)         0.141     1.711 r  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[6]/Q
                         net (fo=3, routed)           0.139     1.850    control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[6]
    SLICE_X15Y156        FDRE                                         r  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.896     2.090    control_unit/NES_Controller_Left/clk
    SLICE_X15Y156        FDRE                                         r  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[7]/C
                         clock pessimism             -0.520     1.570    
    SLICE_X15Y156        FDRE (Hold_fdre_C_D)         0.071     1.641    control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 datapath/NES_wire_Left_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/old_NES_Left_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.475%)  route 0.105ns (33.525%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.625     1.570    datapath/clk
    SLICE_X14Y155        FDRE                                         r  datapath/NES_wire_Left_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y155        FDRE (Prop_fdre_C_Q)         0.164     1.734 f  datapath/NES_wire_Left_reg[6]/Q
                         net (fo=3, routed)           0.105     1.839    datapath/NES_wire_Left[6]
    SLICE_X15Y155        LUT1 (Prop_lut1_I0_O)        0.045     1.884 r  datapath/old_NES_Left[6]_i_1/O
                         net (fo=1, routed)           0.000     1.884    datapath/NES_activity_Left2[6]
    SLICE_X15Y155        FDRE                                         r  datapath/old_NES_Left_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.896     2.090    datapath/clk
    SLICE_X15Y155        FDRE                                         r  datapath/old_NES_Left_reg[6]/C
                         clock pessimism             -0.507     1.583    
    SLICE_X15Y155        FDRE (Hold_fdre_C_D)         0.092     1.675    datapath/old_NES_Left_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X21Y151  control_unit/FSM_sequential_state_ballMovement_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X21Y151  control_unit/FSM_sequential_state_ballMovement_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X21Y151  control_unit/FSM_sequential_state_ballMovement_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X14Y156  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X17Y156  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X16Y156  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X16Y156  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X16Y156  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X16Y160  datapath/NES_counter/processQ_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X21Y151  control_unit/FSM_sequential_state_ballMovement_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X21Y151  control_unit/FSM_sequential_state_ballMovement_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X21Y151  control_unit/FSM_sequential_state_ballMovement_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X14Y156  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X17Y156  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y156  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y156  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y156  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y159  datapath/NES_delay_counter/processQ_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y155  datapath/NES_delay_counter/processQ_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X17Y156  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y156  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y156  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y156  control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y160  datapath/NES_counter/processQ_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X17Y160  datapath/NES_counter/processQ_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y159  datapath/NES_delay_counter/processQ_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y160  datapath/NES_delay_counter/processQ_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y141  datapath/NES_delay_counter_right/processQ_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y141  datapath/NES_delay_counter_right/processQ_reg[3]/C



