module clock_switcher(clk_50MHZ,zero_one,key0,clk_out);
input clk_50MHZ, zero_one,key0;
output clk_out;

/*
module clock_devider(clk,reset,hzin,hzout);
input clk,reset;   input[3:0]hzin;
output  hzout;   reg[25:0] count=0;
integer i;
assign hzout=(count>24999999/i)?1:0;
initial i<=hzin;
always @(count)
if(count==0)i<=hzin;

always @(posedge clk)
begin
  if(!reset) count <=0;
  else begin
    if(count>49999999/i)count<=0;
	 else count <=count +1;
	 end
end
endmodule*/

reg[25:0] count=0;

assign 