`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2025/08/13 14:42:26
// Design Name: 
// Module Name: uart_top
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module uart_top(
    input clk,
    input rst,
    //input btn_r,
    input rx,
    output tx
    );

    wire w_start;
    wire w_b_tick;
    wire rx_done;
    wire [7:0] w_rx_data , w_rx_fifio_popdata, w_tx_fifio_popdata;
    wire w_rx_empty, w_tx_fifo_full, w_tx_fifo_empty, w_tx_busy;

    // button_debounce U_BD_START(
    //     .clk(clk), 
    //     .rst(rst),
    //     .i_btn(btn_r),
    //     .o_btn(w_start)
    // );

    uart_tx U_UART_TX(
        .clk(clk),
        .rst(rst),
        .start_trigger(~w_tx_fifo_empty),
        .tx_data(w_tx_fifio_popdata),
        .b_tick(w_b_tick),
        .tx(tx),
        .tx_busy(w_tx_busy)
    );

    fifo U_TX_FIFO(
        .clk(clk),
        .rst(rst),
        .push_data(w_rx_fifio_popdata), 
        .push(~w_rx_empty),        
        .pop(~w_tx_busy),                // from uart tx
        .pop_data(w_tx_fifio_popdata),           // to uart tx 
        .full(w_tx_fifo_full),
        .empty(w_tx_fifo_empty)               // to uart tx 
        );


    fifo U_RX_FIFO(
        .clk(clk),
        .rst(rst),
        .push_data(w_rx_data), // from uart rx
        .push(rx_done),        // from uart rx
        .pop(~w_tx_fifo_full),                // to tx fifo
        .pop_data(w_rx_fifio_popdata),           // to tx fifo
        .full(),
        .empty(w_rx_empty)               // to tx fifo
        );


    uart_rx U_UART_RX(
        .clk(clk),
        .rst(rst),
        .rx(rx),
        .b_tick(w_b_tick),
        .rx_data(w_rx_data),
        .rx_done(rx_done)
    );

    baud_tick_gen U_BAUD_TICK_GEN(
        .clk(clk),
        .rst(rst),
        .b_tick(w_b_tick)
    );


endmodule

module baud_tick_gen(
    input clk,
    input rst,
    output b_tick
    );

    parameter BAUDRATE = 9600 * 16;
    localparam BAUD_COUNT = 100_000_000 / BAUDRATE;
    reg [$clog2(BAUD_COUNT - 1) : 0] counter_reg, counter_next;
    reg tick_reg, tick_next;

    // output
    assign b_tick = tick_reg;

    // SL
    always@(posedge clk or posedge rst) begin
        if(rst) begin
            counter_reg <= 0;
            tick_reg <= 0;
        end else begin
            counter_reg <= counter_next;
            tick_reg <= tick_next;
        end
    end

    // next CL
    always@(*) begin
        counter_next = counter_reg;
        tick_next = tick_reg;
        if(counter_reg == BAUD_COUNT - 1) begin   
            counter_next = 0;
            tick_next = 1;
        end else begin
            counter_next = counter_reg + 1;
            tick_next = 0;
        end
    end

endmodule
