{"entries":[{"caption":"Calculated Component Values","order":{"number":3,"section":[0,1,3,1,0,0,0]},"key":"tbl-fin_calc"},{"caption":"4-Pin DIP Switch Schematic","order":{"number":8,"section":[0,1,4,0,0,0,0]},"key":"fig-switches"},{"caption":"10-LED Display Schematic","order":{"number":9,"section":[0,1,4,1,0,0,0]},"key":"fig-leds"},{"caption":"GPIO Current Draw Pins for FPGA Board","order":{"number":5,"section":[0,1,3,1,0,0,0]},"key":"fig-fpga_gpio_pins"},{"caption":"Output of Running lab02_tb.sv in Questa","order":{"number":3,"section":[0,1,2,2,2,0,0]},"key":"fig-testbenchMultiplex"},{"caption":"Block Diagram of Modules","order":{"number":1,"section":[0,1,2,1,0,0,0]},"key":"fig-block_diag"},{"caption":"Overall Schematic","order":{"number":10,"section":[0,1,4,2,0,0,0]},"key":"fig-schematic"},{"caption":"State Logic","order":{"number":2,"section":[0,1,2,1,0,0,0]},"key":"tbl-statelogic"},{"caption":"Dual Seven Segment LED Matrix Schematic","order":{"number":7,"section":[0,1,3,2,3,0,0]},"key":"fig-sevenSegSchem"},{"caption":"PNP Transistor Diagram","order":{"number":4,"section":[0,1,3,1,0,0,0]},"key":"fig-pnptransis"},{"caption":"Calculations: PNP Transistor Circuit","order":{"number":1,"section":[0,1,3,1,0,0,0]},"key":"sec-calculations"},{"caption":"Table of the Voltage Drop V_CE and Gain of PNP Transistor","order":{"number":6,"section":[0,1,3,1,0,0,0]},"key":"fig-gaincurrent"},{"caption":"Module Functions","order":{"number":1,"section":[0,1,2,1,0,0,0]},"key":"tbl-modules"},{"caption":"Output of Running lab02_tb.sv in Questa","order":{"number":2,"section":[0,1,2,2,1,0,0]},"key":"fig-testbenchlab02"}],"headings":["lab-2-multiplexed-7-segment-display","introduction","design-modules-and-testbenches","modules","testing","testbench-lab02_tb","testbench-dual_seven_seg_tb","design-seven-segment-display","sec-calculations","hardware-setup-of-seven-segment-display","common-anodes","two-sets-of-pins","transistors","design-dip-switch-pins","design-led-counter","design-overall","results-and-discussion","conclusion"]}