<profile>

<section name = "Vitis HLS Report for 'SgdLR'" level="0">
<item name = "Date">Fri Aug  2 16:01:21 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">spam</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 6.312 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4969201, 4969201, 31.366 ms, 31.366 ms, 4969202, 4969202, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_SgdLR_Pipeline_DOT_fu_93">SgdLR_Pipeline_DOT, 10253, 10253, 51.265 us, 51.265 us, 10253, 10253, no</column>
<column name="grp_SgdLR_Pipeline_GRAD_fu_103">SgdLR_Pipeline_GRAD, 1036, 1036, 5.180 us, 5.180 us, 1036, 1036, no</column>
<column name="grp_SgdLR_Pipeline_UPDATE_fu_112">SgdLR_Pipeline_UPDATE, 1045, 1045, 5.225 us, 5.225 us, 1045, 1045, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- EPOCH_TRAINING_INST">4969200, 4969200, 12423, -, -, 400, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 96, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 12, 2030, 2382, -</column>
<column name="Memory">2, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 736, -</column>
<column name="Register">-, -, 291, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 5, 2, 6, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_SgdLR_Pipeline_DOT_fu_93">SgdLR_Pipeline_DOT, 0, 0, 205, 190, 0</column>
<column name="grp_SgdLR_Pipeline_GRAD_fu_103">SgdLR_Pipeline_GRAD, 0, 0, 190, 118, 0</column>
<column name="grp_SgdLR_Pipeline_UPDATE_fu_112">SgdLR_Pipeline_UPDATE, 0, 0, 254, 94, 0</column>
<column name="faddfsub_32ns_32ns_32_10_full_dsp_1_U16">faddfsub_32ns_32ns_32_10_full_dsp_1, 0, 2, 365, 421, 0</column>
<column name="fdiv_32ns_32ns_32_30_no_dsp_1_U17">fdiv_32ns_32ns_32_30_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fexp_32ns_32ns_32_31_full_dsp_1_U19">fexp_32ns_32ns_32_31_full_dsp_1, 0, 7, 817, 1235, 0</column>
<column name="fmul_32ns_32ns_32_8_max_dsp_1_U20">fmul_32ns_32ns_32_8_max_dsp_1, 0, 3, 199, 324, 0</column>
<column name="sitofp_32ns_32_7_no_dsp_1_U18">sitofp_32ns_32_7_no_dsp_1, 0, 0, 0, 0, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="gradient_U">gradient_RAM_AUTO_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln60_fu_162_p2">+, 0, 0, 14, 9, 1</column>
<column name="add_ln63_fu_198_p2">+, 0, 0, 14, 7, 1</column>
<column name="icmp_ln60_fu_156_p2">icmp, 0, 0, 14, 9, 8</column>
<column name="icmp_ln63_fu_171_p2">icmp, 0, 0, 14, 7, 7</column>
<column name="select_ln60_fu_177_p3">select, 0, 0, 7, 1, 1</column>
<column name="xor_ln26_fu_215_p2">xor, 0, 0, 33, 32, 33</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">458, 91, 1, 91</column>
<column name="data_address0">14, 3, 17, 51</column>
<column name="data_ce0">14, 3, 1, 3</column>
<column name="gradient_address0">14, 3, 10, 30</column>
<column name="gradient_ce0">14, 3, 1, 3</column>
<column name="gradient_we0">9, 2, 1, 2</column>
<column name="grp_fu_119_ce">14, 3, 1, 3</column>
<column name="grp_fu_119_opcode">25, 5, 2, 10</column>
<column name="grp_fu_119_p0">25, 5, 32, 160</column>
<column name="grp_fu_119_p1">25, 5, 32, 160</column>
<column name="grp_fu_309_ce">20, 4, 1, 4</column>
<column name="grp_fu_309_p0">20, 4, 32, 128</column>
<column name="grp_fu_309_p1">20, 4, 32, 128</column>
<column name="indvar_flatten_fu_68">9, 2, 9, 18</column>
<column name="theta_address0">14, 3, 10, 30</column>
<column name="theta_ce0">14, 3, 1, 3</column>
<column name="theta_ce1">9, 2, 1, 2</column>
<column name="theta_we0">9, 2, 1, 2</column>
<column name="training_id_fu_64">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">90, 0, 90, 0</column>
<column name="conv_reg_304">32, 0, 32, 0</column>
<column name="grp_SgdLR_Pipeline_DOT_fu_93_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_SgdLR_Pipeline_GRAD_fu_103_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_SgdLR_Pipeline_UPDATE_fu_112_ap_start_reg">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_68">9, 0, 9, 0</column>
<column name="label_r_load_reg_289">8, 0, 8, 0</column>
<column name="prob_reg_299">32, 0, 32, 0</column>
<column name="reg_137">32, 0, 32, 0</column>
<column name="select_ln60_reg_256">7, 0, 7, 0</column>
<column name="shl_ln_reg_263">7, 0, 17, 10</column>
<column name="tmp_reg_279">32, 0, 32, 0</column>
<column name="training_id_fu_64">7, 0, 7, 0</column>
<column name="xor_ln26_reg_269">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, SgdLR, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, SgdLR, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, SgdLR, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, SgdLR, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, SgdLR, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, SgdLR, return value</column>
<column name="data_address0">out, 17, ap_memory, data, array</column>
<column name="data_ce0">out, 1, ap_memory, data, array</column>
<column name="data_q0">in, 32, ap_memory, data, array</column>
<column name="label_r_address0">out, 7, ap_memory, label_r, array</column>
<column name="label_r_ce0">out, 1, ap_memory, label_r, array</column>
<column name="label_r_q0">in, 8, ap_memory, label_r, array</column>
<column name="theta_address0">out, 10, ap_memory, theta, array</column>
<column name="theta_ce0">out, 1, ap_memory, theta, array</column>
<column name="theta_we0">out, 1, ap_memory, theta, array</column>
<column name="theta_d0">out, 32, ap_memory, theta, array</column>
<column name="theta_q0">in, 32, ap_memory, theta, array</column>
<column name="theta_address1">out, 10, ap_memory, theta, array</column>
<column name="theta_ce1">out, 1, ap_memory, theta, array</column>
<column name="theta_q1">in, 32, ap_memory, theta, array</column>
</table>
</item>
</section>
</profile>
