Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Xilinx/Lab5/regFile_testBench_isim_beh.exe -prj C:/Xilinx/Lab5/regFile_testBench_beh.prj work.regFile_testBench work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Xilinx/Lab5/reg16.v" into library work
Analyzing Verilog file "C:/Xilinx/Lab5/Decoder_3to8.v" into library work
Analyzing Verilog file "C:/Xilinx/Lab5/Register_File.v" into library work
Analyzing Verilog file "C:/Xilinx/Lab5/regFile_testBench.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module reg16
Compiling module Decoder_3to8
Compiling module Register_File
Compiling module regFile_testBench
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 5 Verilog Units
Built simulation executable C:/Xilinx/Lab5/regFile_testBench_isim_beh.exe
Fuse Memory Usage: 27884 KB
Fuse CPU Usage: 1421 ms
