# Reading pref.tcl
# do main_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Job/project_quartus/One_pixe_test {D:/Job/project_quartus/One_pixe_test/main.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:07:46 on Aug 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Job/project_quartus/One_pixe_test" D:/Job/project_quartus/One_pixe_test/main.v 
# -- Compiling module main
# 
# Top level modules:
# 	main
# End time: 19:07:47 on Aug 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Job/project_quartus/One_pixe_test {D:/Job/project_quartus/One_pixe_test/adc128s022_driver.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:07:47 on Aug 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Job/project_quartus/One_pixe_test" D:/Job/project_quartus/One_pixe_test/adc128s022_driver.v 
# -- Compiling module ADC128S022_DRIVER
# 
# Top level modules:
# 	ADC128S022_DRIVER
# End time: 19:07:47 on Aug 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Job/project_quartus/One_pixe_test {D:/Job/project_quartus/One_pixe_test/uart_tx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:07:47 on Aug 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Job/project_quartus/One_pixe_test" D:/Job/project_quartus/One_pixe_test/uart_tx.v 
# -- Compiling module UART_Tx
# 
# Top level modules:
# 	UART_Tx
# End time: 19:07:47 on Aug 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Job/project_quartus/One_pixe_test/simulation/modelsim {D:/Job/project_quartus/One_pixe_test/simulation/modelsim/main.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:07:47 on Aug 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Job/project_quartus/One_pixe_test/simulation/modelsim" D:/Job/project_quartus/One_pixe_test/simulation/modelsim/main.vt 
# -- Compiling module main_vlg_tst
# 
# Top level modules:
# 	main_vlg_tst
# End time: 19:07:47 on Aug 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  main_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" main_vlg_tst 
# Start time: 19:07:47 on Aug 10,2022
# Loading work.main_vlg_tst
# Loading work.main
# Loading work.ADC128S022_DRIVER
# Loading work.UART_Tx
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
run
add wave -position end  sim:/main_vlg_tst/i1/ADC1/start_convert
restart -f
run
# GetModuleFileName: Не найден указанный модуль.
# 
# 
# Running testbench
# End time: 19:11:38 on Aug 10,2022, Elapsed time: 0:03:51
# Errors: 0, Warnings: 0
