// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "05/11/2018 19:29:24"

// 
// Device: Altera EP2C70F672C7 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module monociclo (
	clk,
	SalidaALU,
	SalidaROM,
	SalidaRAM,
	SalidaRF1,
	SalidaRF2,
	SalidaPC,
	SalidaInmediato,
	SalidaInmediatoExtendido,
	SalidaMuxRFALU,
	SalidaALUOP,
	SalidaALUControl,
	SalidaInstruction);
input 	clk;
output 	[31:0] SalidaALU;
output 	[31:0] SalidaROM;
output 	[31:0] SalidaRAM;
output 	[31:0] SalidaRF1;
output 	[31:0] SalidaRF2;
output 	[7:0] SalidaPC;
output 	[15:0] SalidaInmediato;
output 	[31:0] SalidaInmediatoExtendido;
output 	[31:0] SalidaMuxRFALU;
output 	[1:0] SalidaALUOP;
output 	[1:0] SalidaALUControl;
output 	[31:0] SalidaInstruction;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \PC[1]~7_combout ;
wire \PC[1]~8 ;
wire \PC[2]~10 ;
wire \PC[3]~12 ;
wire \PC[4]~14 ;
wire \PC[5]~15_combout ;
wire \PC[5]~16 ;
wire \PC[6]~17_combout ;
wire \PC[6]~18 ;
wire \PC[7]~19_combout ;
wire \pmInstructionMem|Mux1~3_combout ;
wire \PC[0]~21_combout ;
wire \pmInstructionMem|Mux1~4_combout ;
wire \ALUInB[0]~0_combout ;
wire \pmALU|Add0~32_combout ;
wire \ALUInB[1]~1_combout ;
wire \pmALU|Add0~33 ;
wire \pmALU|Add0~34_combout ;
wire \ALUInB[2]~2_combout ;
wire \pmALU|Add0~35 ;
wire \pmALU|Add0~36_combout ;
wire \ALUInB[3]~3_combout ;
wire \pmALU|Add0~37 ;
wire \pmALU|Add0~38_combout ;
wire \ALUInB[4]~4_combout ;
wire \pmALU|Add0~39 ;
wire \pmALU|Add0~40_combout ;
wire \ALUInB[5]~5_combout ;
wire \pmALU|Add0~41 ;
wire \pmALU|Add0~42_combout ;
wire \ALUInB[6]~6_combout ;
wire \pmALU|Add0~43 ;
wire \pmALU|Add0~44_combout ;
wire \ALUInB[7]~7_combout ;
wire \pmALU|Add0~45 ;
wire \pmALU|Add0~46_combout ;
wire \ALUInB[8]~8_combout ;
wire \pmALU|Add0~47 ;
wire \pmALU|Add0~48_combout ;
wire \ALUInB[9]~9_combout ;
wire \pmALU|Add0~49 ;
wire \pmALU|Add0~50_combout ;
wire \ALUInB[10]~10_combout ;
wire \pmALU|Add0~51 ;
wire \pmALU|Add0~52_combout ;
wire \ALUInB[11]~11_combout ;
wire \pmALU|Add0~53 ;
wire \pmALU|Add0~54_combout ;
wire \ALUInB[12]~12_combout ;
wire \pmALU|Add0~55 ;
wire \pmALU|Add0~56_combout ;
wire \ALUInB[13]~13_combout ;
wire \pmALU|Add0~57 ;
wire \pmALU|Add0~58_combout ;
wire \ALUInB[14]~14_combout ;
wire \pmALU|Add0~59 ;
wire \pmALU|Add0~60_combout ;
wire \ALUInB[15]~15_combout ;
wire \pmALU|Add0~61 ;
wire \pmALU|Add0~62_combout ;
wire \ALUInB[16]~16_combout ;
wire \pmALU|Add0~63 ;
wire \pmALU|Add0~64_combout ;
wire \ALUInB[17]~17_combout ;
wire \pmALU|Add0~65 ;
wire \pmALU|Add0~66_combout ;
wire \ALUInB[18]~18_combout ;
wire \pmALU|Add0~67 ;
wire \pmALU|Add0~68_combout ;
wire \ALUInB[19]~19_combout ;
wire \pmALU|Add0~69 ;
wire \pmALU|Add0~70_combout ;
wire \ALUInB[20]~20_combout ;
wire \pmALU|Add0~71 ;
wire \pmALU|Add0~72_combout ;
wire \ALUInB[21]~21_combout ;
wire \pmALU|Add0~73 ;
wire \pmALU|Add0~74_combout ;
wire \ALUInB[22]~22_combout ;
wire \pmALU|Add0~75 ;
wire \pmALU|Add0~76_combout ;
wire \ALUInB[23]~23_combout ;
wire \pmALU|Add0~77 ;
wire \pmALU|Add0~78_combout ;
wire \ALUInB[24]~24_combout ;
wire \pmALU|Add0~79 ;
wire \pmALU|Add0~80_combout ;
wire \ALUInB[25]~25_combout ;
wire \pmALU|Add0~81 ;
wire \pmALU|Add0~82_combout ;
wire \ALUInB[26]~26_combout ;
wire \pmALU|Add0~83 ;
wire \pmALU|Add0~84_combout ;
wire \ALUInB[27]~27_combout ;
wire \pmALU|Add0~85 ;
wire \pmALU|Add0~86_combout ;
wire \ALUInB[28]~28_combout ;
wire \pmALU|Add0~87 ;
wire \pmALU|Add0~88_combout ;
wire \ALUInB[29]~29_combout ;
wire \pmALU|Add0~89 ;
wire \pmALU|Add0~90_combout ;
wire \ALUInB[30]~30_combout ;
wire \pmALU|Add0~91 ;
wire \pmALU|Add0~92_combout ;
wire \ALUInB[31]~31_combout ;
wire \pmALU|Add0~93 ;
wire \pmALU|Add0~94_combout ;
wire \clk~combout ;
wire \PC[2]~9_combout ;
wire \PC[3]~11_combout ;
wire \PC[4]~13_combout ;
wire \pmInstructionMem|Mux1~2_combout ;
wire \pmInstructionMem|Mux3~0_combout ;
wire \pmInstructionMem|Mux1~5_combout ;
wire [7:0] PC;
wire [31:0] \pmInstructionMem|q ;


cycloneii_lcell_comb \PC[1]~7 (
// Equation(s):
// \PC[1]~7_combout  = (PC[0] & (PC[1] $ (VCC))) # (!PC[0] & (PC[1] & VCC))
// \PC[1]~8  = CARRY((PC[0] & PC[1]))

	.dataa(PC[0]),
	.datab(PC[1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\PC[1]~7_combout ),
	.cout(\PC[1]~8 ));
// synopsys translate_off
defparam \PC[1]~7 .lut_mask = 16'h6688;
defparam \PC[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \PC[1] (
	.clk(\clk~combout ),
	.datain(\PC[1]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(PC[1]));

cycloneii_lcell_comb \PC[2]~9 (
// Equation(s):
// \PC[2]~9_combout  = (PC[2] & (!\PC[1]~8 )) # (!PC[2] & ((\PC[1]~8 ) # (GND)))
// \PC[2]~10  = CARRY((!\PC[1]~8 ) # (!PC[2]))

	.dataa(PC[2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC[1]~8 ),
	.combout(\PC[2]~9_combout ),
	.cout(\PC[2]~10 ));
// synopsys translate_off
defparam \PC[2]~9 .lut_mask = 16'h5A5F;
defparam \PC[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \PC[3]~11 (
// Equation(s):
// \PC[3]~11_combout  = (PC[3] & (\PC[2]~10  $ (GND))) # (!PC[3] & (!\PC[2]~10  & VCC))
// \PC[3]~12  = CARRY((PC[3] & !\PC[2]~10 ))

	.dataa(PC[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC[2]~10 ),
	.combout(\PC[3]~11_combout ),
	.cout(\PC[3]~12 ));
// synopsys translate_off
defparam \PC[3]~11 .lut_mask = 16'hA50A;
defparam \PC[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \PC[4]~13 (
// Equation(s):
// \PC[4]~13_combout  = (PC[4] & (!\PC[3]~12 )) # (!PC[4] & ((\PC[3]~12 ) # (GND)))
// \PC[4]~14  = CARRY((!\PC[3]~12 ) # (!PC[4]))

	.dataa(PC[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC[3]~12 ),
	.combout(\PC[4]~13_combout ),
	.cout(\PC[4]~14 ));
// synopsys translate_off
defparam \PC[4]~13 .lut_mask = 16'h5A5F;
defparam \PC[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \PC[5]~15 (
// Equation(s):
// \PC[5]~15_combout  = (PC[5] & (\PC[4]~14  $ (GND))) # (!PC[5] & (!\PC[4]~14  & VCC))
// \PC[5]~16  = CARRY((PC[5] & !\PC[4]~14 ))

	.dataa(PC[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC[4]~14 ),
	.combout(\PC[5]~15_combout ),
	.cout(\PC[5]~16 ));
// synopsys translate_off
defparam \PC[5]~15 .lut_mask = 16'hA50A;
defparam \PC[5]~15 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \PC[5] (
	.clk(\clk~combout ),
	.datain(\PC[5]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(PC[5]));

cycloneii_lcell_comb \PC[6]~17 (
// Equation(s):
// \PC[6]~17_combout  = (PC[6] & (!\PC[5]~16 )) # (!PC[6] & ((\PC[5]~16 ) # (GND)))
// \PC[6]~18  = CARRY((!\PC[5]~16 ) # (!PC[6]))

	.dataa(PC[6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC[5]~16 ),
	.combout(\PC[6]~17_combout ),
	.cout(\PC[6]~18 ));
// synopsys translate_off
defparam \PC[6]~17 .lut_mask = 16'h5A5F;
defparam \PC[6]~17 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \PC[6] (
	.clk(\clk~combout ),
	.datain(\PC[6]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(PC[6]));

cycloneii_lcell_comb \PC[7]~19 (
// Equation(s):
// \PC[7]~19_combout  = PC[7] $ (!\PC[6]~18 )

	.dataa(PC[7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC[6]~18 ),
	.combout(\PC[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \PC[7]~19 .lut_mask = 16'hA5A5;
defparam \PC[7]~19 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \PC[7] (
	.clk(\clk~combout ),
	.datain(\PC[7]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(PC[7]));

cycloneii_lcell_comb \pmInstructionMem|Mux1~3 (
// Equation(s):
// \pmInstructionMem|Mux1~3_combout  = (!PC[5] & (!PC[6] & !PC[7]))

	.dataa(vcc),
	.datab(PC[5]),
	.datac(PC[6]),
	.datad(PC[7]),
	.cin(gnd),
	.combout(\pmInstructionMem|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \pmInstructionMem|Mux1~3 .lut_mask = 16'h0003;
defparam \pmInstructionMem|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \PC[0]~21 (
// Equation(s):
// \PC[0]~21_combout  = !PC[0]

	.dataa(PC[0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\PC[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \PC[0]~21 .lut_mask = 16'h5555;
defparam \PC[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \PC[0] (
	.clk(\clk~combout ),
	.datain(\PC[0]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(PC[0]));

cycloneii_lcell_comb \pmInstructionMem|Mux1~4 (
// Equation(s):
// \pmInstructionMem|Mux1~4_combout  = (\pmInstructionMem|Mux1~2_combout  & (\pmInstructionMem|Mux1~3_combout  & !PC[0]))

	.dataa(\pmInstructionMem|Mux1~2_combout ),
	.datab(\pmInstructionMem|Mux1~3_combout ),
	.datac(vcc),
	.datad(PC[0]),
	.cin(gnd),
	.combout(\pmInstructionMem|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \pmInstructionMem|Mux1~4 .lut_mask = 16'h0088;
defparam \pmInstructionMem|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \pmInstructionMem|q[0] (
	.clk(\clk~combout ),
	.datain(\pmInstructionMem|Mux1~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pmInstructionMem|q [0]));

cycloneii_lcell_comb \ALUInB[0]~0 (
// Equation(s):
// \ALUInB[0]~0_combout  = (\pmALU|Add0~32_combout ) # (\pmInstructionMem|q [0])

	.dataa(\pmALU|Add0~32_combout ),
	.datab(\pmInstructionMem|q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALUInB[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInB[0]~0 .lut_mask = 16'hEEEE;
defparam \ALUInB[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \pmALU|Add0~32 (
// Equation(s):
// \pmALU|Add0~32_combout  = (\ALUInB[0]~0_combout  & (\pmALU|Add0~32_combout  $ (VCC))) # (!\ALUInB[0]~0_combout  & (\pmALU|Add0~32_combout  & VCC))
// \pmALU|Add0~33  = CARRY((\ALUInB[0]~0_combout  & \pmALU|Add0~32_combout ))

	.dataa(\ALUInB[0]~0_combout ),
	.datab(\pmALU|Add0~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\pmALU|Add0~32_combout ),
	.cout(\pmALU|Add0~33 ));
// synopsys translate_off
defparam \pmALU|Add0~32 .lut_mask = 16'h6688;
defparam \pmALU|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \ALUInB[1]~1 (
// Equation(s):
// \ALUInB[1]~1_combout  = (\pmALU|Add0~34_combout  & !\pmInstructionMem|q [0])

	.dataa(\pmALU|Add0~34_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\pmInstructionMem|q [0]),
	.cin(gnd),
	.combout(\ALUInB[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInB[1]~1 .lut_mask = 16'h00AA;
defparam \ALUInB[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \pmALU|Add0~34 (
// Equation(s):
// \pmALU|Add0~34_combout  = (\ALUInB[1]~1_combout  & ((\pmALU|Add0~34_combout  & (\pmALU|Add0~33  & VCC)) # (!\pmALU|Add0~34_combout  & (!\pmALU|Add0~33 )))) # (!\ALUInB[1]~1_combout  & ((\pmALU|Add0~34_combout  & (!\pmALU|Add0~33 )) # 
// (!\pmALU|Add0~34_combout  & ((\pmALU|Add0~33 ) # (GND)))))
// \pmALU|Add0~35  = CARRY((\ALUInB[1]~1_combout  & (!\pmALU|Add0~34_combout  & !\pmALU|Add0~33 )) # (!\ALUInB[1]~1_combout  & ((!\pmALU|Add0~33 ) # (!\pmALU|Add0~34_combout ))))

	.dataa(\ALUInB[1]~1_combout ),
	.datab(\pmALU|Add0~34_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pmALU|Add0~33 ),
	.combout(\pmALU|Add0~34_combout ),
	.cout(\pmALU|Add0~35 ));
// synopsys translate_off
defparam \pmALU|Add0~34 .lut_mask = 16'h9617;
defparam \pmALU|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ALUInB[2]~2 (
// Equation(s):
// \ALUInB[2]~2_combout  = (\pmALU|Add0~36_combout ) # (\pmInstructionMem|q [0])

	.dataa(\pmALU|Add0~36_combout ),
	.datab(\pmInstructionMem|q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALUInB[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInB[2]~2 .lut_mask = 16'hEEEE;
defparam \ALUInB[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \pmALU|Add0~36 (
// Equation(s):
// \pmALU|Add0~36_combout  = ((\ALUInB[2]~2_combout  $ (\pmALU|Add0~36_combout  $ (!\pmALU|Add0~35 )))) # (GND)
// \pmALU|Add0~37  = CARRY((\ALUInB[2]~2_combout  & ((\pmALU|Add0~36_combout ) # (!\pmALU|Add0~35 ))) # (!\ALUInB[2]~2_combout  & (\pmALU|Add0~36_combout  & !\pmALU|Add0~35 )))

	.dataa(\ALUInB[2]~2_combout ),
	.datab(\pmALU|Add0~36_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pmALU|Add0~35 ),
	.combout(\pmALU|Add0~36_combout ),
	.cout(\pmALU|Add0~37 ));
// synopsys translate_off
defparam \pmALU|Add0~36 .lut_mask = 16'h698E;
defparam \pmALU|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ALUInB[3]~3 (
// Equation(s):
// \ALUInB[3]~3_combout  = (\pmALU|Add0~38_combout  & !\pmInstructionMem|q [0])

	.dataa(\pmALU|Add0~38_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\pmInstructionMem|q [0]),
	.cin(gnd),
	.combout(\ALUInB[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInB[3]~3 .lut_mask = 16'h00AA;
defparam \ALUInB[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \pmALU|Add0~38 (
// Equation(s):
// \pmALU|Add0~38_combout  = (\ALUInB[3]~3_combout  & ((\pmALU|Add0~38_combout  & (\pmALU|Add0~37  & VCC)) # (!\pmALU|Add0~38_combout  & (!\pmALU|Add0~37 )))) # (!\ALUInB[3]~3_combout  & ((\pmALU|Add0~38_combout  & (!\pmALU|Add0~37 )) # 
// (!\pmALU|Add0~38_combout  & ((\pmALU|Add0~37 ) # (GND)))))
// \pmALU|Add0~39  = CARRY((\ALUInB[3]~3_combout  & (!\pmALU|Add0~38_combout  & !\pmALU|Add0~37 )) # (!\ALUInB[3]~3_combout  & ((!\pmALU|Add0~37 ) # (!\pmALU|Add0~38_combout ))))

	.dataa(\ALUInB[3]~3_combout ),
	.datab(\pmALU|Add0~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pmALU|Add0~37 ),
	.combout(\pmALU|Add0~38_combout ),
	.cout(\pmALU|Add0~39 ));
// synopsys translate_off
defparam \pmALU|Add0~38 .lut_mask = 16'h9617;
defparam \pmALU|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ALUInB[4]~4 (
// Equation(s):
// \ALUInB[4]~4_combout  = (\pmALU|Add0~40_combout  & !\pmInstructionMem|q [0])

	.dataa(\pmALU|Add0~40_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\pmInstructionMem|q [0]),
	.cin(gnd),
	.combout(\ALUInB[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInB[4]~4 .lut_mask = 16'h00AA;
defparam \ALUInB[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \pmALU|Add0~40 (
// Equation(s):
// \pmALU|Add0~40_combout  = ((\ALUInB[4]~4_combout  $ (\pmALU|Add0~40_combout  $ (!\pmALU|Add0~39 )))) # (GND)
// \pmALU|Add0~41  = CARRY((\ALUInB[4]~4_combout  & ((\pmALU|Add0~40_combout ) # (!\pmALU|Add0~39 ))) # (!\ALUInB[4]~4_combout  & (\pmALU|Add0~40_combout  & !\pmALU|Add0~39 )))

	.dataa(\ALUInB[4]~4_combout ),
	.datab(\pmALU|Add0~40_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pmALU|Add0~39 ),
	.combout(\pmALU|Add0~40_combout ),
	.cout(\pmALU|Add0~41 ));
// synopsys translate_off
defparam \pmALU|Add0~40 .lut_mask = 16'h698E;
defparam \pmALU|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ALUInB[5]~5 (
// Equation(s):
// \ALUInB[5]~5_combout  = (\pmInstructionMem|q [0] & (\pmInstructionMem|q [5])) # (!\pmInstructionMem|q [0] & ((\pmALU|Add0~42_combout )))

	.dataa(\pmInstructionMem|q [5]),
	.datab(\pmALU|Add0~42_combout ),
	.datac(vcc),
	.datad(\pmInstructionMem|q [0]),
	.cin(gnd),
	.combout(\ALUInB[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInB[5]~5 .lut_mask = 16'hAACC;
defparam \ALUInB[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \pmALU|Add0~42 (
// Equation(s):
// \pmALU|Add0~42_combout  = (\pmALU|Add0~42_combout  & ((\ALUInB[5]~5_combout  & (\pmALU|Add0~41  & VCC)) # (!\ALUInB[5]~5_combout  & (!\pmALU|Add0~41 )))) # (!\pmALU|Add0~42_combout  & ((\ALUInB[5]~5_combout  & (!\pmALU|Add0~41 )) # (!\ALUInB[5]~5_combout  
// & ((\pmALU|Add0~41 ) # (GND)))))
// \pmALU|Add0~43  = CARRY((\pmALU|Add0~42_combout  & (!\ALUInB[5]~5_combout  & !\pmALU|Add0~41 )) # (!\pmALU|Add0~42_combout  & ((!\pmALU|Add0~41 ) # (!\ALUInB[5]~5_combout ))))

	.dataa(\pmALU|Add0~42_combout ),
	.datab(\ALUInB[5]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pmALU|Add0~41 ),
	.combout(\pmALU|Add0~42_combout ),
	.cout(\pmALU|Add0~43 ));
// synopsys translate_off
defparam \pmALU|Add0~42 .lut_mask = 16'h9617;
defparam \pmALU|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ALUInB[6]~6 (
// Equation(s):
// \ALUInB[6]~6_combout  = (\pmALU|Add0~44_combout  & !\pmInstructionMem|q [0])

	.dataa(\pmALU|Add0~44_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\pmInstructionMem|q [0]),
	.cin(gnd),
	.combout(\ALUInB[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInB[6]~6 .lut_mask = 16'h00AA;
defparam \ALUInB[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \pmALU|Add0~44 (
// Equation(s):
// \pmALU|Add0~44_combout  = ((\ALUInB[6]~6_combout  $ (\pmALU|Add0~44_combout  $ (!\pmALU|Add0~43 )))) # (GND)
// \pmALU|Add0~45  = CARRY((\ALUInB[6]~6_combout  & ((\pmALU|Add0~44_combout ) # (!\pmALU|Add0~43 ))) # (!\ALUInB[6]~6_combout  & (\pmALU|Add0~44_combout  & !\pmALU|Add0~43 )))

	.dataa(\ALUInB[6]~6_combout ),
	.datab(\pmALU|Add0~44_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pmALU|Add0~43 ),
	.combout(\pmALU|Add0~44_combout ),
	.cout(\pmALU|Add0~45 ));
// synopsys translate_off
defparam \pmALU|Add0~44 .lut_mask = 16'h698E;
defparam \pmALU|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ALUInB[7]~7 (
// Equation(s):
// \ALUInB[7]~7_combout  = (\pmALU|Add0~46_combout  & !\pmInstructionMem|q [0])

	.dataa(\pmALU|Add0~46_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\pmInstructionMem|q [0]),
	.cin(gnd),
	.combout(\ALUInB[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInB[7]~7 .lut_mask = 16'h00AA;
defparam \ALUInB[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \pmALU|Add0~46 (
// Equation(s):
// \pmALU|Add0~46_combout  = (\ALUInB[7]~7_combout  & ((\pmALU|Add0~46_combout  & (\pmALU|Add0~45  & VCC)) # (!\pmALU|Add0~46_combout  & (!\pmALU|Add0~45 )))) # (!\ALUInB[7]~7_combout  & ((\pmALU|Add0~46_combout  & (!\pmALU|Add0~45 )) # 
// (!\pmALU|Add0~46_combout  & ((\pmALU|Add0~45 ) # (GND)))))
// \pmALU|Add0~47  = CARRY((\ALUInB[7]~7_combout  & (!\pmALU|Add0~46_combout  & !\pmALU|Add0~45 )) # (!\ALUInB[7]~7_combout  & ((!\pmALU|Add0~45 ) # (!\pmALU|Add0~46_combout ))))

	.dataa(\ALUInB[7]~7_combout ),
	.datab(\pmALU|Add0~46_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pmALU|Add0~45 ),
	.combout(\pmALU|Add0~46_combout ),
	.cout(\pmALU|Add0~47 ));
// synopsys translate_off
defparam \pmALU|Add0~46 .lut_mask = 16'h9617;
defparam \pmALU|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ALUInB[8]~8 (
// Equation(s):
// \ALUInB[8]~8_combout  = (\pmALU|Add0~48_combout  & !\pmInstructionMem|q [0])

	.dataa(\pmALU|Add0~48_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\pmInstructionMem|q [0]),
	.cin(gnd),
	.combout(\ALUInB[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInB[8]~8 .lut_mask = 16'h00AA;
defparam \ALUInB[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \pmALU|Add0~48 (
// Equation(s):
// \pmALU|Add0~48_combout  = ((\ALUInB[8]~8_combout  $ (\pmALU|Add0~48_combout  $ (!\pmALU|Add0~47 )))) # (GND)
// \pmALU|Add0~49  = CARRY((\ALUInB[8]~8_combout  & ((\pmALU|Add0~48_combout ) # (!\pmALU|Add0~47 ))) # (!\ALUInB[8]~8_combout  & (\pmALU|Add0~48_combout  & !\pmALU|Add0~47 )))

	.dataa(\ALUInB[8]~8_combout ),
	.datab(\pmALU|Add0~48_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pmALU|Add0~47 ),
	.combout(\pmALU|Add0~48_combout ),
	.cout(\pmALU|Add0~49 ));
// synopsys translate_off
defparam \pmALU|Add0~48 .lut_mask = 16'h698E;
defparam \pmALU|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ALUInB[9]~9 (
// Equation(s):
// \ALUInB[9]~9_combout  = (\pmALU|Add0~50_combout  & !\pmInstructionMem|q [0])

	.dataa(\pmALU|Add0~50_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\pmInstructionMem|q [0]),
	.cin(gnd),
	.combout(\ALUInB[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInB[9]~9 .lut_mask = 16'h00AA;
defparam \ALUInB[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \pmALU|Add0~50 (
// Equation(s):
// \pmALU|Add0~50_combout  = (\ALUInB[9]~9_combout  & ((\pmALU|Add0~50_combout  & (\pmALU|Add0~49  & VCC)) # (!\pmALU|Add0~50_combout  & (!\pmALU|Add0~49 )))) # (!\ALUInB[9]~9_combout  & ((\pmALU|Add0~50_combout  & (!\pmALU|Add0~49 )) # 
// (!\pmALU|Add0~50_combout  & ((\pmALU|Add0~49 ) # (GND)))))
// \pmALU|Add0~51  = CARRY((\ALUInB[9]~9_combout  & (!\pmALU|Add0~50_combout  & !\pmALU|Add0~49 )) # (!\ALUInB[9]~9_combout  & ((!\pmALU|Add0~49 ) # (!\pmALU|Add0~50_combout ))))

	.dataa(\ALUInB[9]~9_combout ),
	.datab(\pmALU|Add0~50_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pmALU|Add0~49 ),
	.combout(\pmALU|Add0~50_combout ),
	.cout(\pmALU|Add0~51 ));
// synopsys translate_off
defparam \pmALU|Add0~50 .lut_mask = 16'h9617;
defparam \pmALU|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ALUInB[10]~10 (
// Equation(s):
// \ALUInB[10]~10_combout  = (\pmALU|Add0~52_combout  & !\pmInstructionMem|q [0])

	.dataa(\pmALU|Add0~52_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\pmInstructionMem|q [0]),
	.cin(gnd),
	.combout(\ALUInB[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInB[10]~10 .lut_mask = 16'h00AA;
defparam \ALUInB[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \pmALU|Add0~52 (
// Equation(s):
// \pmALU|Add0~52_combout  = ((\ALUInB[10]~10_combout  $ (\pmALU|Add0~52_combout  $ (!\pmALU|Add0~51 )))) # (GND)
// \pmALU|Add0~53  = CARRY((\ALUInB[10]~10_combout  & ((\pmALU|Add0~52_combout ) # (!\pmALU|Add0~51 ))) # (!\ALUInB[10]~10_combout  & (\pmALU|Add0~52_combout  & !\pmALU|Add0~51 )))

	.dataa(\ALUInB[10]~10_combout ),
	.datab(\pmALU|Add0~52_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pmALU|Add0~51 ),
	.combout(\pmALU|Add0~52_combout ),
	.cout(\pmALU|Add0~53 ));
// synopsys translate_off
defparam \pmALU|Add0~52 .lut_mask = 16'h698E;
defparam \pmALU|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ALUInB[11]~11 (
// Equation(s):
// \ALUInB[11]~11_combout  = (\pmInstructionMem|q [0] & (\pmInstructionMem|q [5])) # (!\pmInstructionMem|q [0] & ((\pmALU|Add0~54_combout )))

	.dataa(\pmInstructionMem|q [5]),
	.datab(\pmALU|Add0~54_combout ),
	.datac(vcc),
	.datad(\pmInstructionMem|q [0]),
	.cin(gnd),
	.combout(\ALUInB[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInB[11]~11 .lut_mask = 16'hAACC;
defparam \ALUInB[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \pmALU|Add0~54 (
// Equation(s):
// \pmALU|Add0~54_combout  = (\pmALU|Add0~54_combout  & ((\ALUInB[11]~11_combout  & (\pmALU|Add0~53  & VCC)) # (!\ALUInB[11]~11_combout  & (!\pmALU|Add0~53 )))) # (!\pmALU|Add0~54_combout  & ((\ALUInB[11]~11_combout  & (!\pmALU|Add0~53 )) # 
// (!\ALUInB[11]~11_combout  & ((\pmALU|Add0~53 ) # (GND)))))
// \pmALU|Add0~55  = CARRY((\pmALU|Add0~54_combout  & (!\ALUInB[11]~11_combout  & !\pmALU|Add0~53 )) # (!\pmALU|Add0~54_combout  & ((!\pmALU|Add0~53 ) # (!\ALUInB[11]~11_combout ))))

	.dataa(\pmALU|Add0~54_combout ),
	.datab(\ALUInB[11]~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pmALU|Add0~53 ),
	.combout(\pmALU|Add0~54_combout ),
	.cout(\pmALU|Add0~55 ));
// synopsys translate_off
defparam \pmALU|Add0~54 .lut_mask = 16'h9617;
defparam \pmALU|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ALUInB[12]~12 (
// Equation(s):
// \ALUInB[12]~12_combout  = (\pmALU|Add0~56_combout  & !\pmInstructionMem|q [0])

	.dataa(\pmALU|Add0~56_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\pmInstructionMem|q [0]),
	.cin(gnd),
	.combout(\ALUInB[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInB[12]~12 .lut_mask = 16'h00AA;
defparam \ALUInB[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \pmALU|Add0~56 (
// Equation(s):
// \pmALU|Add0~56_combout  = ((\ALUInB[12]~12_combout  $ (\pmALU|Add0~56_combout  $ (!\pmALU|Add0~55 )))) # (GND)
// \pmALU|Add0~57  = CARRY((\ALUInB[12]~12_combout  & ((\pmALU|Add0~56_combout ) # (!\pmALU|Add0~55 ))) # (!\ALUInB[12]~12_combout  & (\pmALU|Add0~56_combout  & !\pmALU|Add0~55 )))

	.dataa(\ALUInB[12]~12_combout ),
	.datab(\pmALU|Add0~56_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pmALU|Add0~55 ),
	.combout(\pmALU|Add0~56_combout ),
	.cout(\pmALU|Add0~57 ));
// synopsys translate_off
defparam \pmALU|Add0~56 .lut_mask = 16'h698E;
defparam \pmALU|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ALUInB[13]~13 (
// Equation(s):
// \ALUInB[13]~13_combout  = (\pmALU|Add0~58_combout  & !\pmInstructionMem|q [0])

	.dataa(\pmALU|Add0~58_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\pmInstructionMem|q [0]),
	.cin(gnd),
	.combout(\ALUInB[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInB[13]~13 .lut_mask = 16'h00AA;
defparam \ALUInB[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \pmALU|Add0~58 (
// Equation(s):
// \pmALU|Add0~58_combout  = (\ALUInB[13]~13_combout  & ((\pmALU|Add0~58_combout  & (\pmALU|Add0~57  & VCC)) # (!\pmALU|Add0~58_combout  & (!\pmALU|Add0~57 )))) # (!\ALUInB[13]~13_combout  & ((\pmALU|Add0~58_combout  & (!\pmALU|Add0~57 )) # 
// (!\pmALU|Add0~58_combout  & ((\pmALU|Add0~57 ) # (GND)))))
// \pmALU|Add0~59  = CARRY((\ALUInB[13]~13_combout  & (!\pmALU|Add0~58_combout  & !\pmALU|Add0~57 )) # (!\ALUInB[13]~13_combout  & ((!\pmALU|Add0~57 ) # (!\pmALU|Add0~58_combout ))))

	.dataa(\ALUInB[13]~13_combout ),
	.datab(\pmALU|Add0~58_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pmALU|Add0~57 ),
	.combout(\pmALU|Add0~58_combout ),
	.cout(\pmALU|Add0~59 ));
// synopsys translate_off
defparam \pmALU|Add0~58 .lut_mask = 16'h9617;
defparam \pmALU|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ALUInB[14]~14 (
// Equation(s):
// \ALUInB[14]~14_combout  = (\pmInstructionMem|q [0] & (\pmInstructionMem|q [5])) # (!\pmInstructionMem|q [0] & ((\pmALU|Add0~60_combout )))

	.dataa(\pmInstructionMem|q [5]),
	.datab(\pmALU|Add0~60_combout ),
	.datac(vcc),
	.datad(\pmInstructionMem|q [0]),
	.cin(gnd),
	.combout(\ALUInB[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInB[14]~14 .lut_mask = 16'hAACC;
defparam \ALUInB[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \pmALU|Add0~60 (
// Equation(s):
// \pmALU|Add0~60_combout  = ((\pmALU|Add0~60_combout  $ (\ALUInB[14]~14_combout  $ (!\pmALU|Add0~59 )))) # (GND)
// \pmALU|Add0~61  = CARRY((\pmALU|Add0~60_combout  & ((\ALUInB[14]~14_combout ) # (!\pmALU|Add0~59 ))) # (!\pmALU|Add0~60_combout  & (\ALUInB[14]~14_combout  & !\pmALU|Add0~59 )))

	.dataa(\pmALU|Add0~60_combout ),
	.datab(\ALUInB[14]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pmALU|Add0~59 ),
	.combout(\pmALU|Add0~60_combout ),
	.cout(\pmALU|Add0~61 ));
// synopsys translate_off
defparam \pmALU|Add0~60 .lut_mask = 16'h698E;
defparam \pmALU|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ALUInB[15]~15 (
// Equation(s):
// \ALUInB[15]~15_combout  = (\pmALU|Add0~62_combout  & !\pmInstructionMem|q [0])

	.dataa(\pmALU|Add0~62_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\pmInstructionMem|q [0]),
	.cin(gnd),
	.combout(\ALUInB[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInB[15]~15 .lut_mask = 16'h00AA;
defparam \ALUInB[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \pmALU|Add0~62 (
// Equation(s):
// \pmALU|Add0~62_combout  = (\ALUInB[15]~15_combout  & ((\pmALU|Add0~62_combout  & (\pmALU|Add0~61  & VCC)) # (!\pmALU|Add0~62_combout  & (!\pmALU|Add0~61 )))) # (!\ALUInB[15]~15_combout  & ((\pmALU|Add0~62_combout  & (!\pmALU|Add0~61 )) # 
// (!\pmALU|Add0~62_combout  & ((\pmALU|Add0~61 ) # (GND)))))
// \pmALU|Add0~63  = CARRY((\ALUInB[15]~15_combout  & (!\pmALU|Add0~62_combout  & !\pmALU|Add0~61 )) # (!\ALUInB[15]~15_combout  & ((!\pmALU|Add0~61 ) # (!\pmALU|Add0~62_combout ))))

	.dataa(\ALUInB[15]~15_combout ),
	.datab(\pmALU|Add0~62_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pmALU|Add0~61 ),
	.combout(\pmALU|Add0~62_combout ),
	.cout(\pmALU|Add0~63 ));
// synopsys translate_off
defparam \pmALU|Add0~62 .lut_mask = 16'h9617;
defparam \pmALU|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ALUInB[16]~16 (
// Equation(s):
// \ALUInB[16]~16_combout  = (\pmALU|Add0~64_combout  & !\pmInstructionMem|q [0])

	.dataa(\pmALU|Add0~64_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\pmInstructionMem|q [0]),
	.cin(gnd),
	.combout(\ALUInB[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInB[16]~16 .lut_mask = 16'h00AA;
defparam \ALUInB[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \pmALU|Add0~64 (
// Equation(s):
// \pmALU|Add0~64_combout  = ((\ALUInB[16]~16_combout  $ (\pmALU|Add0~64_combout  $ (!\pmALU|Add0~63 )))) # (GND)
// \pmALU|Add0~65  = CARRY((\ALUInB[16]~16_combout  & ((\pmALU|Add0~64_combout ) # (!\pmALU|Add0~63 ))) # (!\ALUInB[16]~16_combout  & (\pmALU|Add0~64_combout  & !\pmALU|Add0~63 )))

	.dataa(\ALUInB[16]~16_combout ),
	.datab(\pmALU|Add0~64_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pmALU|Add0~63 ),
	.combout(\pmALU|Add0~64_combout ),
	.cout(\pmALU|Add0~65 ));
// synopsys translate_off
defparam \pmALU|Add0~64 .lut_mask = 16'h698E;
defparam \pmALU|Add0~64 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ALUInB[17]~17 (
// Equation(s):
// \ALUInB[17]~17_combout  = (\pmALU|Add0~66_combout  & !\pmInstructionMem|q [0])

	.dataa(\pmALU|Add0~66_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\pmInstructionMem|q [0]),
	.cin(gnd),
	.combout(\ALUInB[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInB[17]~17 .lut_mask = 16'h00AA;
defparam \ALUInB[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \pmALU|Add0~66 (
// Equation(s):
// \pmALU|Add0~66_combout  = (\ALUInB[17]~17_combout  & ((\pmALU|Add0~66_combout  & (\pmALU|Add0~65  & VCC)) # (!\pmALU|Add0~66_combout  & (!\pmALU|Add0~65 )))) # (!\ALUInB[17]~17_combout  & ((\pmALU|Add0~66_combout  & (!\pmALU|Add0~65 )) # 
// (!\pmALU|Add0~66_combout  & ((\pmALU|Add0~65 ) # (GND)))))
// \pmALU|Add0~67  = CARRY((\ALUInB[17]~17_combout  & (!\pmALU|Add0~66_combout  & !\pmALU|Add0~65 )) # (!\ALUInB[17]~17_combout  & ((!\pmALU|Add0~65 ) # (!\pmALU|Add0~66_combout ))))

	.dataa(\ALUInB[17]~17_combout ),
	.datab(\pmALU|Add0~66_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pmALU|Add0~65 ),
	.combout(\pmALU|Add0~66_combout ),
	.cout(\pmALU|Add0~67 ));
// synopsys translate_off
defparam \pmALU|Add0~66 .lut_mask = 16'h9617;
defparam \pmALU|Add0~66 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ALUInB[18]~18 (
// Equation(s):
// \ALUInB[18]~18_combout  = (\pmALU|Add0~68_combout  & !\pmInstructionMem|q [0])

	.dataa(\pmALU|Add0~68_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\pmInstructionMem|q [0]),
	.cin(gnd),
	.combout(\ALUInB[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInB[18]~18 .lut_mask = 16'h00AA;
defparam \ALUInB[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \pmALU|Add0~68 (
// Equation(s):
// \pmALU|Add0~68_combout  = ((\ALUInB[18]~18_combout  $ (\pmALU|Add0~68_combout  $ (!\pmALU|Add0~67 )))) # (GND)
// \pmALU|Add0~69  = CARRY((\ALUInB[18]~18_combout  & ((\pmALU|Add0~68_combout ) # (!\pmALU|Add0~67 ))) # (!\ALUInB[18]~18_combout  & (\pmALU|Add0~68_combout  & !\pmALU|Add0~67 )))

	.dataa(\ALUInB[18]~18_combout ),
	.datab(\pmALU|Add0~68_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pmALU|Add0~67 ),
	.combout(\pmALU|Add0~68_combout ),
	.cout(\pmALU|Add0~69 ));
// synopsys translate_off
defparam \pmALU|Add0~68 .lut_mask = 16'h698E;
defparam \pmALU|Add0~68 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ALUInB[19]~19 (
// Equation(s):
// \ALUInB[19]~19_combout  = (\pmALU|Add0~70_combout  & !\pmInstructionMem|q [0])

	.dataa(\pmALU|Add0~70_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\pmInstructionMem|q [0]),
	.cin(gnd),
	.combout(\ALUInB[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInB[19]~19 .lut_mask = 16'h00AA;
defparam \ALUInB[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \pmALU|Add0~70 (
// Equation(s):
// \pmALU|Add0~70_combout  = (\ALUInB[19]~19_combout  & ((\pmALU|Add0~70_combout  & (\pmALU|Add0~69  & VCC)) # (!\pmALU|Add0~70_combout  & (!\pmALU|Add0~69 )))) # (!\ALUInB[19]~19_combout  & ((\pmALU|Add0~70_combout  & (!\pmALU|Add0~69 )) # 
// (!\pmALU|Add0~70_combout  & ((\pmALU|Add0~69 ) # (GND)))))
// \pmALU|Add0~71  = CARRY((\ALUInB[19]~19_combout  & (!\pmALU|Add0~70_combout  & !\pmALU|Add0~69 )) # (!\ALUInB[19]~19_combout  & ((!\pmALU|Add0~69 ) # (!\pmALU|Add0~70_combout ))))

	.dataa(\ALUInB[19]~19_combout ),
	.datab(\pmALU|Add0~70_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pmALU|Add0~69 ),
	.combout(\pmALU|Add0~70_combout ),
	.cout(\pmALU|Add0~71 ));
// synopsys translate_off
defparam \pmALU|Add0~70 .lut_mask = 16'h9617;
defparam \pmALU|Add0~70 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ALUInB[20]~20 (
// Equation(s):
// \ALUInB[20]~20_combout  = (\pmALU|Add0~72_combout  & !\pmInstructionMem|q [0])

	.dataa(\pmALU|Add0~72_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\pmInstructionMem|q [0]),
	.cin(gnd),
	.combout(\ALUInB[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInB[20]~20 .lut_mask = 16'h00AA;
defparam \ALUInB[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \pmALU|Add0~72 (
// Equation(s):
// \pmALU|Add0~72_combout  = ((\ALUInB[20]~20_combout  $ (\pmALU|Add0~72_combout  $ (!\pmALU|Add0~71 )))) # (GND)
// \pmALU|Add0~73  = CARRY((\ALUInB[20]~20_combout  & ((\pmALU|Add0~72_combout ) # (!\pmALU|Add0~71 ))) # (!\ALUInB[20]~20_combout  & (\pmALU|Add0~72_combout  & !\pmALU|Add0~71 )))

	.dataa(\ALUInB[20]~20_combout ),
	.datab(\pmALU|Add0~72_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pmALU|Add0~71 ),
	.combout(\pmALU|Add0~72_combout ),
	.cout(\pmALU|Add0~73 ));
// synopsys translate_off
defparam \pmALU|Add0~72 .lut_mask = 16'h698E;
defparam \pmALU|Add0~72 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ALUInB[21]~21 (
// Equation(s):
// \ALUInB[21]~21_combout  = (\pmALU|Add0~74_combout  & !\pmInstructionMem|q [0])

	.dataa(\pmALU|Add0~74_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\pmInstructionMem|q [0]),
	.cin(gnd),
	.combout(\ALUInB[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInB[21]~21 .lut_mask = 16'h00AA;
defparam \ALUInB[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \pmALU|Add0~74 (
// Equation(s):
// \pmALU|Add0~74_combout  = (\ALUInB[21]~21_combout  & ((\pmALU|Add0~74_combout  & (\pmALU|Add0~73  & VCC)) # (!\pmALU|Add0~74_combout  & (!\pmALU|Add0~73 )))) # (!\ALUInB[21]~21_combout  & ((\pmALU|Add0~74_combout  & (!\pmALU|Add0~73 )) # 
// (!\pmALU|Add0~74_combout  & ((\pmALU|Add0~73 ) # (GND)))))
// \pmALU|Add0~75  = CARRY((\ALUInB[21]~21_combout  & (!\pmALU|Add0~74_combout  & !\pmALU|Add0~73 )) # (!\ALUInB[21]~21_combout  & ((!\pmALU|Add0~73 ) # (!\pmALU|Add0~74_combout ))))

	.dataa(\ALUInB[21]~21_combout ),
	.datab(\pmALU|Add0~74_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pmALU|Add0~73 ),
	.combout(\pmALU|Add0~74_combout ),
	.cout(\pmALU|Add0~75 ));
// synopsys translate_off
defparam \pmALU|Add0~74 .lut_mask = 16'h9617;
defparam \pmALU|Add0~74 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ALUInB[22]~22 (
// Equation(s):
// \ALUInB[22]~22_combout  = (\pmALU|Add0~76_combout  & !\pmInstructionMem|q [0])

	.dataa(\pmALU|Add0~76_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\pmInstructionMem|q [0]),
	.cin(gnd),
	.combout(\ALUInB[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInB[22]~22 .lut_mask = 16'h00AA;
defparam \ALUInB[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \pmALU|Add0~76 (
// Equation(s):
// \pmALU|Add0~76_combout  = ((\ALUInB[22]~22_combout  $ (\pmALU|Add0~76_combout  $ (!\pmALU|Add0~75 )))) # (GND)
// \pmALU|Add0~77  = CARRY((\ALUInB[22]~22_combout  & ((\pmALU|Add0~76_combout ) # (!\pmALU|Add0~75 ))) # (!\ALUInB[22]~22_combout  & (\pmALU|Add0~76_combout  & !\pmALU|Add0~75 )))

	.dataa(\ALUInB[22]~22_combout ),
	.datab(\pmALU|Add0~76_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pmALU|Add0~75 ),
	.combout(\pmALU|Add0~76_combout ),
	.cout(\pmALU|Add0~77 ));
// synopsys translate_off
defparam \pmALU|Add0~76 .lut_mask = 16'h698E;
defparam \pmALU|Add0~76 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ALUInB[23]~23 (
// Equation(s):
// \ALUInB[23]~23_combout  = (\pmALU|Add0~78_combout  & !\pmInstructionMem|q [0])

	.dataa(\pmALU|Add0~78_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\pmInstructionMem|q [0]),
	.cin(gnd),
	.combout(\ALUInB[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInB[23]~23 .lut_mask = 16'h00AA;
defparam \ALUInB[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \pmALU|Add0~78 (
// Equation(s):
// \pmALU|Add0~78_combout  = (\ALUInB[23]~23_combout  & ((\pmALU|Add0~78_combout  & (\pmALU|Add0~77  & VCC)) # (!\pmALU|Add0~78_combout  & (!\pmALU|Add0~77 )))) # (!\ALUInB[23]~23_combout  & ((\pmALU|Add0~78_combout  & (!\pmALU|Add0~77 )) # 
// (!\pmALU|Add0~78_combout  & ((\pmALU|Add0~77 ) # (GND)))))
// \pmALU|Add0~79  = CARRY((\ALUInB[23]~23_combout  & (!\pmALU|Add0~78_combout  & !\pmALU|Add0~77 )) # (!\ALUInB[23]~23_combout  & ((!\pmALU|Add0~77 ) # (!\pmALU|Add0~78_combout ))))

	.dataa(\ALUInB[23]~23_combout ),
	.datab(\pmALU|Add0~78_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pmALU|Add0~77 ),
	.combout(\pmALU|Add0~78_combout ),
	.cout(\pmALU|Add0~79 ));
// synopsys translate_off
defparam \pmALU|Add0~78 .lut_mask = 16'h9617;
defparam \pmALU|Add0~78 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ALUInB[24]~24 (
// Equation(s):
// \ALUInB[24]~24_combout  = (\pmALU|Add0~80_combout  & !\pmInstructionMem|q [0])

	.dataa(\pmALU|Add0~80_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\pmInstructionMem|q [0]),
	.cin(gnd),
	.combout(\ALUInB[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInB[24]~24 .lut_mask = 16'h00AA;
defparam \ALUInB[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \pmALU|Add0~80 (
// Equation(s):
// \pmALU|Add0~80_combout  = ((\ALUInB[24]~24_combout  $ (\pmALU|Add0~80_combout  $ (!\pmALU|Add0~79 )))) # (GND)
// \pmALU|Add0~81  = CARRY((\ALUInB[24]~24_combout  & ((\pmALU|Add0~80_combout ) # (!\pmALU|Add0~79 ))) # (!\ALUInB[24]~24_combout  & (\pmALU|Add0~80_combout  & !\pmALU|Add0~79 )))

	.dataa(\ALUInB[24]~24_combout ),
	.datab(\pmALU|Add0~80_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pmALU|Add0~79 ),
	.combout(\pmALU|Add0~80_combout ),
	.cout(\pmALU|Add0~81 ));
// synopsys translate_off
defparam \pmALU|Add0~80 .lut_mask = 16'h698E;
defparam \pmALU|Add0~80 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ALUInB[25]~25 (
// Equation(s):
// \ALUInB[25]~25_combout  = (\pmALU|Add0~82_combout  & !\pmInstructionMem|q [0])

	.dataa(\pmALU|Add0~82_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\pmInstructionMem|q [0]),
	.cin(gnd),
	.combout(\ALUInB[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInB[25]~25 .lut_mask = 16'h00AA;
defparam \ALUInB[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \pmALU|Add0~82 (
// Equation(s):
// \pmALU|Add0~82_combout  = (\ALUInB[25]~25_combout  & ((\pmALU|Add0~82_combout  & (\pmALU|Add0~81  & VCC)) # (!\pmALU|Add0~82_combout  & (!\pmALU|Add0~81 )))) # (!\ALUInB[25]~25_combout  & ((\pmALU|Add0~82_combout  & (!\pmALU|Add0~81 )) # 
// (!\pmALU|Add0~82_combout  & ((\pmALU|Add0~81 ) # (GND)))))
// \pmALU|Add0~83  = CARRY((\ALUInB[25]~25_combout  & (!\pmALU|Add0~82_combout  & !\pmALU|Add0~81 )) # (!\ALUInB[25]~25_combout  & ((!\pmALU|Add0~81 ) # (!\pmALU|Add0~82_combout ))))

	.dataa(\ALUInB[25]~25_combout ),
	.datab(\pmALU|Add0~82_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pmALU|Add0~81 ),
	.combout(\pmALU|Add0~82_combout ),
	.cout(\pmALU|Add0~83 ));
// synopsys translate_off
defparam \pmALU|Add0~82 .lut_mask = 16'h9617;
defparam \pmALU|Add0~82 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ALUInB[26]~26 (
// Equation(s):
// \ALUInB[26]~26_combout  = (\pmALU|Add0~84_combout  & !\pmInstructionMem|q [0])

	.dataa(\pmALU|Add0~84_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\pmInstructionMem|q [0]),
	.cin(gnd),
	.combout(\ALUInB[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInB[26]~26 .lut_mask = 16'h00AA;
defparam \ALUInB[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \pmALU|Add0~84 (
// Equation(s):
// \pmALU|Add0~84_combout  = ((\ALUInB[26]~26_combout  $ (\pmALU|Add0~84_combout  $ (!\pmALU|Add0~83 )))) # (GND)
// \pmALU|Add0~85  = CARRY((\ALUInB[26]~26_combout  & ((\pmALU|Add0~84_combout ) # (!\pmALU|Add0~83 ))) # (!\ALUInB[26]~26_combout  & (\pmALU|Add0~84_combout  & !\pmALU|Add0~83 )))

	.dataa(\ALUInB[26]~26_combout ),
	.datab(\pmALU|Add0~84_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pmALU|Add0~83 ),
	.combout(\pmALU|Add0~84_combout ),
	.cout(\pmALU|Add0~85 ));
// synopsys translate_off
defparam \pmALU|Add0~84 .lut_mask = 16'h698E;
defparam \pmALU|Add0~84 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ALUInB[27]~27 (
// Equation(s):
// \ALUInB[27]~27_combout  = (\pmALU|Add0~86_combout  & !\pmInstructionMem|q [0])

	.dataa(\pmALU|Add0~86_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\pmInstructionMem|q [0]),
	.cin(gnd),
	.combout(\ALUInB[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInB[27]~27 .lut_mask = 16'h00AA;
defparam \ALUInB[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \pmALU|Add0~86 (
// Equation(s):
// \pmALU|Add0~86_combout  = (\ALUInB[27]~27_combout  & ((\pmALU|Add0~86_combout  & (\pmALU|Add0~85  & VCC)) # (!\pmALU|Add0~86_combout  & (!\pmALU|Add0~85 )))) # (!\ALUInB[27]~27_combout  & ((\pmALU|Add0~86_combout  & (!\pmALU|Add0~85 )) # 
// (!\pmALU|Add0~86_combout  & ((\pmALU|Add0~85 ) # (GND)))))
// \pmALU|Add0~87  = CARRY((\ALUInB[27]~27_combout  & (!\pmALU|Add0~86_combout  & !\pmALU|Add0~85 )) # (!\ALUInB[27]~27_combout  & ((!\pmALU|Add0~85 ) # (!\pmALU|Add0~86_combout ))))

	.dataa(\ALUInB[27]~27_combout ),
	.datab(\pmALU|Add0~86_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pmALU|Add0~85 ),
	.combout(\pmALU|Add0~86_combout ),
	.cout(\pmALU|Add0~87 ));
// synopsys translate_off
defparam \pmALU|Add0~86 .lut_mask = 16'h9617;
defparam \pmALU|Add0~86 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ALUInB[28]~28 (
// Equation(s):
// \ALUInB[28]~28_combout  = (\pmALU|Add0~88_combout  & !\pmInstructionMem|q [0])

	.dataa(\pmALU|Add0~88_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\pmInstructionMem|q [0]),
	.cin(gnd),
	.combout(\ALUInB[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInB[28]~28 .lut_mask = 16'h00AA;
defparam \ALUInB[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \pmALU|Add0~88 (
// Equation(s):
// \pmALU|Add0~88_combout  = ((\ALUInB[28]~28_combout  $ (\pmALU|Add0~88_combout  $ (!\pmALU|Add0~87 )))) # (GND)
// \pmALU|Add0~89  = CARRY((\ALUInB[28]~28_combout  & ((\pmALU|Add0~88_combout ) # (!\pmALU|Add0~87 ))) # (!\ALUInB[28]~28_combout  & (\pmALU|Add0~88_combout  & !\pmALU|Add0~87 )))

	.dataa(\ALUInB[28]~28_combout ),
	.datab(\pmALU|Add0~88_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pmALU|Add0~87 ),
	.combout(\pmALU|Add0~88_combout ),
	.cout(\pmALU|Add0~89 ));
// synopsys translate_off
defparam \pmALU|Add0~88 .lut_mask = 16'h698E;
defparam \pmALU|Add0~88 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ALUInB[29]~29 (
// Equation(s):
// \ALUInB[29]~29_combout  = (\pmALU|Add0~90_combout  & !\pmInstructionMem|q [0])

	.dataa(\pmALU|Add0~90_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\pmInstructionMem|q [0]),
	.cin(gnd),
	.combout(\ALUInB[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInB[29]~29 .lut_mask = 16'h00AA;
defparam \ALUInB[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \pmALU|Add0~90 (
// Equation(s):
// \pmALU|Add0~90_combout  = (\ALUInB[29]~29_combout  & ((\pmALU|Add0~90_combout  & (\pmALU|Add0~89  & VCC)) # (!\pmALU|Add0~90_combout  & (!\pmALU|Add0~89 )))) # (!\ALUInB[29]~29_combout  & ((\pmALU|Add0~90_combout  & (!\pmALU|Add0~89 )) # 
// (!\pmALU|Add0~90_combout  & ((\pmALU|Add0~89 ) # (GND)))))
// \pmALU|Add0~91  = CARRY((\ALUInB[29]~29_combout  & (!\pmALU|Add0~90_combout  & !\pmALU|Add0~89 )) # (!\ALUInB[29]~29_combout  & ((!\pmALU|Add0~89 ) # (!\pmALU|Add0~90_combout ))))

	.dataa(\ALUInB[29]~29_combout ),
	.datab(\pmALU|Add0~90_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pmALU|Add0~89 ),
	.combout(\pmALU|Add0~90_combout ),
	.cout(\pmALU|Add0~91 ));
// synopsys translate_off
defparam \pmALU|Add0~90 .lut_mask = 16'h9617;
defparam \pmALU|Add0~90 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ALUInB[30]~30 (
// Equation(s):
// \ALUInB[30]~30_combout  = (\pmALU|Add0~92_combout  & !\pmInstructionMem|q [0])

	.dataa(\pmALU|Add0~92_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\pmInstructionMem|q [0]),
	.cin(gnd),
	.combout(\ALUInB[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInB[30]~30 .lut_mask = 16'h00AA;
defparam \ALUInB[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \pmALU|Add0~92 (
// Equation(s):
// \pmALU|Add0~92_combout  = ((\ALUInB[30]~30_combout  $ (\pmALU|Add0~92_combout  $ (!\pmALU|Add0~91 )))) # (GND)
// \pmALU|Add0~93  = CARRY((\ALUInB[30]~30_combout  & ((\pmALU|Add0~92_combout ) # (!\pmALU|Add0~91 ))) # (!\ALUInB[30]~30_combout  & (\pmALU|Add0~92_combout  & !\pmALU|Add0~91 )))

	.dataa(\ALUInB[30]~30_combout ),
	.datab(\pmALU|Add0~92_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pmALU|Add0~91 ),
	.combout(\pmALU|Add0~92_combout ),
	.cout(\pmALU|Add0~93 ));
// synopsys translate_off
defparam \pmALU|Add0~92 .lut_mask = 16'h698E;
defparam \pmALU|Add0~92 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \ALUInB[31]~31 (
// Equation(s):
// \ALUInB[31]~31_combout  = (\pmALU|Add0~94_combout  & !\pmInstructionMem|q [0])

	.dataa(\pmALU|Add0~94_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\pmInstructionMem|q [0]),
	.cin(gnd),
	.combout(\ALUInB[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ALUInB[31]~31 .lut_mask = 16'h00AA;
defparam \ALUInB[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \pmALU|Add0~94 (
// Equation(s):
// \pmALU|Add0~94_combout  = \ALUInB[31]~31_combout  $ (\pmALU|Add0~94_combout  $ (\pmALU|Add0~93 ))

	.dataa(\ALUInB[31]~31_combout ),
	.datab(\pmALU|Add0~94_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pmALU|Add0~93 ),
	.combout(\pmALU|Add0~94_combout ),
	.cout());
// synopsys translate_off
defparam \pmALU|Add0~94 .lut_mask = 16'h9696;
defparam \pmALU|Add0~94 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_ff \PC[2] (
	.clk(\clk~combout ),
	.datain(\PC[2]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(PC[2]));

cycloneii_lcell_ff \PC[3] (
	.clk(\clk~combout ),
	.datain(\PC[3]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(PC[3]));

cycloneii_lcell_ff \PC[4] (
	.clk(\clk~combout ),
	.datain(\PC[4]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(PC[4]));

cycloneii_lcell_comb \pmInstructionMem|Mux1~2 (
// Equation(s):
// \pmInstructionMem|Mux1~2_combout  = (!PC[1] & (!PC[2] & (!PC[3] & !PC[4])))

	.dataa(PC[1]),
	.datab(PC[2]),
	.datac(PC[3]),
	.datad(PC[4]),
	.cin(gnd),
	.combout(\pmInstructionMem|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \pmInstructionMem|Mux1~2 .lut_mask = 16'h0001;
defparam \pmInstructionMem|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \pmInstructionMem|Mux3~0 (
// Equation(s):
// \pmInstructionMem|Mux3~0_combout  = (PC[0] & (\pmInstructionMem|Mux1~2_combout  & \pmInstructionMem|Mux1~3_combout ))

	.dataa(PC[0]),
	.datab(\pmInstructionMem|Mux1~2_combout ),
	.datac(\pmInstructionMem|Mux1~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\pmInstructionMem|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \pmInstructionMem|Mux3~0 .lut_mask = 16'h8080;
defparam \pmInstructionMem|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \pmInstructionMem|q[5] (
	.clk(\clk~combout ),
	.datain(\pmInstructionMem|Mux3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pmInstructionMem|q [5]));

cycloneii_lcell_comb \pmInstructionMem|Mux1~5 (
// Equation(s):
// \pmInstructionMem|Mux1~5_combout  = (!PC[5] & (!PC[6] & (!PC[7] & \pmInstructionMem|Mux1~2_combout )))

	.dataa(PC[5]),
	.datab(PC[6]),
	.datac(PC[7]),
	.datad(\pmInstructionMem|Mux1~2_combout ),
	.cin(gnd),
	.combout(\pmInstructionMem|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \pmInstructionMem|Mux1~5 .lut_mask = 16'h0100;
defparam \pmInstructionMem|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \pmInstructionMem|q[16] (
	.clk(\clk~combout ),
	.datain(\pmInstructionMem|Mux1~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pmInstructionMem|q [16]));

cycloneii_io \SalidaALU[0]~I (
	.datain(\pmALU|Add0~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaALU[0]));
// synopsys translate_off
defparam \SalidaALU[0]~I .input_async_reset = "none";
defparam \SalidaALU[0]~I .input_power_up = "low";
defparam \SalidaALU[0]~I .input_register_mode = "none";
defparam \SalidaALU[0]~I .input_sync_reset = "none";
defparam \SalidaALU[0]~I .oe_async_reset = "none";
defparam \SalidaALU[0]~I .oe_power_up = "low";
defparam \SalidaALU[0]~I .oe_register_mode = "none";
defparam \SalidaALU[0]~I .oe_sync_reset = "none";
defparam \SalidaALU[0]~I .operation_mode = "output";
defparam \SalidaALU[0]~I .output_async_reset = "none";
defparam \SalidaALU[0]~I .output_power_up = "low";
defparam \SalidaALU[0]~I .output_register_mode = "none";
defparam \SalidaALU[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaALU[1]~I (
	.datain(\pmALU|Add0~34_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaALU[1]));
// synopsys translate_off
defparam \SalidaALU[1]~I .input_async_reset = "none";
defparam \SalidaALU[1]~I .input_power_up = "low";
defparam \SalidaALU[1]~I .input_register_mode = "none";
defparam \SalidaALU[1]~I .input_sync_reset = "none";
defparam \SalidaALU[1]~I .oe_async_reset = "none";
defparam \SalidaALU[1]~I .oe_power_up = "low";
defparam \SalidaALU[1]~I .oe_register_mode = "none";
defparam \SalidaALU[1]~I .oe_sync_reset = "none";
defparam \SalidaALU[1]~I .operation_mode = "output";
defparam \SalidaALU[1]~I .output_async_reset = "none";
defparam \SalidaALU[1]~I .output_power_up = "low";
defparam \SalidaALU[1]~I .output_register_mode = "none";
defparam \SalidaALU[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaALU[2]~I (
	.datain(\pmALU|Add0~36_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaALU[2]));
// synopsys translate_off
defparam \SalidaALU[2]~I .input_async_reset = "none";
defparam \SalidaALU[2]~I .input_power_up = "low";
defparam \SalidaALU[2]~I .input_register_mode = "none";
defparam \SalidaALU[2]~I .input_sync_reset = "none";
defparam \SalidaALU[2]~I .oe_async_reset = "none";
defparam \SalidaALU[2]~I .oe_power_up = "low";
defparam \SalidaALU[2]~I .oe_register_mode = "none";
defparam \SalidaALU[2]~I .oe_sync_reset = "none";
defparam \SalidaALU[2]~I .operation_mode = "output";
defparam \SalidaALU[2]~I .output_async_reset = "none";
defparam \SalidaALU[2]~I .output_power_up = "low";
defparam \SalidaALU[2]~I .output_register_mode = "none";
defparam \SalidaALU[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaALU[3]~I (
	.datain(\pmALU|Add0~38_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaALU[3]));
// synopsys translate_off
defparam \SalidaALU[3]~I .input_async_reset = "none";
defparam \SalidaALU[3]~I .input_power_up = "low";
defparam \SalidaALU[3]~I .input_register_mode = "none";
defparam \SalidaALU[3]~I .input_sync_reset = "none";
defparam \SalidaALU[3]~I .oe_async_reset = "none";
defparam \SalidaALU[3]~I .oe_power_up = "low";
defparam \SalidaALU[3]~I .oe_register_mode = "none";
defparam \SalidaALU[3]~I .oe_sync_reset = "none";
defparam \SalidaALU[3]~I .operation_mode = "output";
defparam \SalidaALU[3]~I .output_async_reset = "none";
defparam \SalidaALU[3]~I .output_power_up = "low";
defparam \SalidaALU[3]~I .output_register_mode = "none";
defparam \SalidaALU[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaALU[4]~I (
	.datain(\pmALU|Add0~40_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaALU[4]));
// synopsys translate_off
defparam \SalidaALU[4]~I .input_async_reset = "none";
defparam \SalidaALU[4]~I .input_power_up = "low";
defparam \SalidaALU[4]~I .input_register_mode = "none";
defparam \SalidaALU[4]~I .input_sync_reset = "none";
defparam \SalidaALU[4]~I .oe_async_reset = "none";
defparam \SalidaALU[4]~I .oe_power_up = "low";
defparam \SalidaALU[4]~I .oe_register_mode = "none";
defparam \SalidaALU[4]~I .oe_sync_reset = "none";
defparam \SalidaALU[4]~I .operation_mode = "output";
defparam \SalidaALU[4]~I .output_async_reset = "none";
defparam \SalidaALU[4]~I .output_power_up = "low";
defparam \SalidaALU[4]~I .output_register_mode = "none";
defparam \SalidaALU[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaALU[5]~I (
	.datain(\pmALU|Add0~42_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaALU[5]));
// synopsys translate_off
defparam \SalidaALU[5]~I .input_async_reset = "none";
defparam \SalidaALU[5]~I .input_power_up = "low";
defparam \SalidaALU[5]~I .input_register_mode = "none";
defparam \SalidaALU[5]~I .input_sync_reset = "none";
defparam \SalidaALU[5]~I .oe_async_reset = "none";
defparam \SalidaALU[5]~I .oe_power_up = "low";
defparam \SalidaALU[5]~I .oe_register_mode = "none";
defparam \SalidaALU[5]~I .oe_sync_reset = "none";
defparam \SalidaALU[5]~I .operation_mode = "output";
defparam \SalidaALU[5]~I .output_async_reset = "none";
defparam \SalidaALU[5]~I .output_power_up = "low";
defparam \SalidaALU[5]~I .output_register_mode = "none";
defparam \SalidaALU[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaALU[6]~I (
	.datain(\pmALU|Add0~44_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaALU[6]));
// synopsys translate_off
defparam \SalidaALU[6]~I .input_async_reset = "none";
defparam \SalidaALU[6]~I .input_power_up = "low";
defparam \SalidaALU[6]~I .input_register_mode = "none";
defparam \SalidaALU[6]~I .input_sync_reset = "none";
defparam \SalidaALU[6]~I .oe_async_reset = "none";
defparam \SalidaALU[6]~I .oe_power_up = "low";
defparam \SalidaALU[6]~I .oe_register_mode = "none";
defparam \SalidaALU[6]~I .oe_sync_reset = "none";
defparam \SalidaALU[6]~I .operation_mode = "output";
defparam \SalidaALU[6]~I .output_async_reset = "none";
defparam \SalidaALU[6]~I .output_power_up = "low";
defparam \SalidaALU[6]~I .output_register_mode = "none";
defparam \SalidaALU[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaALU[7]~I (
	.datain(\pmALU|Add0~46_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaALU[7]));
// synopsys translate_off
defparam \SalidaALU[7]~I .input_async_reset = "none";
defparam \SalidaALU[7]~I .input_power_up = "low";
defparam \SalidaALU[7]~I .input_register_mode = "none";
defparam \SalidaALU[7]~I .input_sync_reset = "none";
defparam \SalidaALU[7]~I .oe_async_reset = "none";
defparam \SalidaALU[7]~I .oe_power_up = "low";
defparam \SalidaALU[7]~I .oe_register_mode = "none";
defparam \SalidaALU[7]~I .oe_sync_reset = "none";
defparam \SalidaALU[7]~I .operation_mode = "output";
defparam \SalidaALU[7]~I .output_async_reset = "none";
defparam \SalidaALU[7]~I .output_power_up = "low";
defparam \SalidaALU[7]~I .output_register_mode = "none";
defparam \SalidaALU[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaALU[8]~I (
	.datain(\pmALU|Add0~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaALU[8]));
// synopsys translate_off
defparam \SalidaALU[8]~I .input_async_reset = "none";
defparam \SalidaALU[8]~I .input_power_up = "low";
defparam \SalidaALU[8]~I .input_register_mode = "none";
defparam \SalidaALU[8]~I .input_sync_reset = "none";
defparam \SalidaALU[8]~I .oe_async_reset = "none";
defparam \SalidaALU[8]~I .oe_power_up = "low";
defparam \SalidaALU[8]~I .oe_register_mode = "none";
defparam \SalidaALU[8]~I .oe_sync_reset = "none";
defparam \SalidaALU[8]~I .operation_mode = "output";
defparam \SalidaALU[8]~I .output_async_reset = "none";
defparam \SalidaALU[8]~I .output_power_up = "low";
defparam \SalidaALU[8]~I .output_register_mode = "none";
defparam \SalidaALU[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaALU[9]~I (
	.datain(\pmALU|Add0~50_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaALU[9]));
// synopsys translate_off
defparam \SalidaALU[9]~I .input_async_reset = "none";
defparam \SalidaALU[9]~I .input_power_up = "low";
defparam \SalidaALU[9]~I .input_register_mode = "none";
defparam \SalidaALU[9]~I .input_sync_reset = "none";
defparam \SalidaALU[9]~I .oe_async_reset = "none";
defparam \SalidaALU[9]~I .oe_power_up = "low";
defparam \SalidaALU[9]~I .oe_register_mode = "none";
defparam \SalidaALU[9]~I .oe_sync_reset = "none";
defparam \SalidaALU[9]~I .operation_mode = "output";
defparam \SalidaALU[9]~I .output_async_reset = "none";
defparam \SalidaALU[9]~I .output_power_up = "low";
defparam \SalidaALU[9]~I .output_register_mode = "none";
defparam \SalidaALU[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaALU[10]~I (
	.datain(\pmALU|Add0~52_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaALU[10]));
// synopsys translate_off
defparam \SalidaALU[10]~I .input_async_reset = "none";
defparam \SalidaALU[10]~I .input_power_up = "low";
defparam \SalidaALU[10]~I .input_register_mode = "none";
defparam \SalidaALU[10]~I .input_sync_reset = "none";
defparam \SalidaALU[10]~I .oe_async_reset = "none";
defparam \SalidaALU[10]~I .oe_power_up = "low";
defparam \SalidaALU[10]~I .oe_register_mode = "none";
defparam \SalidaALU[10]~I .oe_sync_reset = "none";
defparam \SalidaALU[10]~I .operation_mode = "output";
defparam \SalidaALU[10]~I .output_async_reset = "none";
defparam \SalidaALU[10]~I .output_power_up = "low";
defparam \SalidaALU[10]~I .output_register_mode = "none";
defparam \SalidaALU[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaALU[11]~I (
	.datain(\pmALU|Add0~54_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaALU[11]));
// synopsys translate_off
defparam \SalidaALU[11]~I .input_async_reset = "none";
defparam \SalidaALU[11]~I .input_power_up = "low";
defparam \SalidaALU[11]~I .input_register_mode = "none";
defparam \SalidaALU[11]~I .input_sync_reset = "none";
defparam \SalidaALU[11]~I .oe_async_reset = "none";
defparam \SalidaALU[11]~I .oe_power_up = "low";
defparam \SalidaALU[11]~I .oe_register_mode = "none";
defparam \SalidaALU[11]~I .oe_sync_reset = "none";
defparam \SalidaALU[11]~I .operation_mode = "output";
defparam \SalidaALU[11]~I .output_async_reset = "none";
defparam \SalidaALU[11]~I .output_power_up = "low";
defparam \SalidaALU[11]~I .output_register_mode = "none";
defparam \SalidaALU[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaALU[12]~I (
	.datain(\pmALU|Add0~56_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaALU[12]));
// synopsys translate_off
defparam \SalidaALU[12]~I .input_async_reset = "none";
defparam \SalidaALU[12]~I .input_power_up = "low";
defparam \SalidaALU[12]~I .input_register_mode = "none";
defparam \SalidaALU[12]~I .input_sync_reset = "none";
defparam \SalidaALU[12]~I .oe_async_reset = "none";
defparam \SalidaALU[12]~I .oe_power_up = "low";
defparam \SalidaALU[12]~I .oe_register_mode = "none";
defparam \SalidaALU[12]~I .oe_sync_reset = "none";
defparam \SalidaALU[12]~I .operation_mode = "output";
defparam \SalidaALU[12]~I .output_async_reset = "none";
defparam \SalidaALU[12]~I .output_power_up = "low";
defparam \SalidaALU[12]~I .output_register_mode = "none";
defparam \SalidaALU[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaALU[13]~I (
	.datain(\pmALU|Add0~58_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaALU[13]));
// synopsys translate_off
defparam \SalidaALU[13]~I .input_async_reset = "none";
defparam \SalidaALU[13]~I .input_power_up = "low";
defparam \SalidaALU[13]~I .input_register_mode = "none";
defparam \SalidaALU[13]~I .input_sync_reset = "none";
defparam \SalidaALU[13]~I .oe_async_reset = "none";
defparam \SalidaALU[13]~I .oe_power_up = "low";
defparam \SalidaALU[13]~I .oe_register_mode = "none";
defparam \SalidaALU[13]~I .oe_sync_reset = "none";
defparam \SalidaALU[13]~I .operation_mode = "output";
defparam \SalidaALU[13]~I .output_async_reset = "none";
defparam \SalidaALU[13]~I .output_power_up = "low";
defparam \SalidaALU[13]~I .output_register_mode = "none";
defparam \SalidaALU[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaALU[14]~I (
	.datain(\pmALU|Add0~60_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaALU[14]));
// synopsys translate_off
defparam \SalidaALU[14]~I .input_async_reset = "none";
defparam \SalidaALU[14]~I .input_power_up = "low";
defparam \SalidaALU[14]~I .input_register_mode = "none";
defparam \SalidaALU[14]~I .input_sync_reset = "none";
defparam \SalidaALU[14]~I .oe_async_reset = "none";
defparam \SalidaALU[14]~I .oe_power_up = "low";
defparam \SalidaALU[14]~I .oe_register_mode = "none";
defparam \SalidaALU[14]~I .oe_sync_reset = "none";
defparam \SalidaALU[14]~I .operation_mode = "output";
defparam \SalidaALU[14]~I .output_async_reset = "none";
defparam \SalidaALU[14]~I .output_power_up = "low";
defparam \SalidaALU[14]~I .output_register_mode = "none";
defparam \SalidaALU[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaALU[15]~I (
	.datain(\pmALU|Add0~62_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaALU[15]));
// synopsys translate_off
defparam \SalidaALU[15]~I .input_async_reset = "none";
defparam \SalidaALU[15]~I .input_power_up = "low";
defparam \SalidaALU[15]~I .input_register_mode = "none";
defparam \SalidaALU[15]~I .input_sync_reset = "none";
defparam \SalidaALU[15]~I .oe_async_reset = "none";
defparam \SalidaALU[15]~I .oe_power_up = "low";
defparam \SalidaALU[15]~I .oe_register_mode = "none";
defparam \SalidaALU[15]~I .oe_sync_reset = "none";
defparam \SalidaALU[15]~I .operation_mode = "output";
defparam \SalidaALU[15]~I .output_async_reset = "none";
defparam \SalidaALU[15]~I .output_power_up = "low";
defparam \SalidaALU[15]~I .output_register_mode = "none";
defparam \SalidaALU[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaALU[16]~I (
	.datain(\pmALU|Add0~64_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaALU[16]));
// synopsys translate_off
defparam \SalidaALU[16]~I .input_async_reset = "none";
defparam \SalidaALU[16]~I .input_power_up = "low";
defparam \SalidaALU[16]~I .input_register_mode = "none";
defparam \SalidaALU[16]~I .input_sync_reset = "none";
defparam \SalidaALU[16]~I .oe_async_reset = "none";
defparam \SalidaALU[16]~I .oe_power_up = "low";
defparam \SalidaALU[16]~I .oe_register_mode = "none";
defparam \SalidaALU[16]~I .oe_sync_reset = "none";
defparam \SalidaALU[16]~I .operation_mode = "output";
defparam \SalidaALU[16]~I .output_async_reset = "none";
defparam \SalidaALU[16]~I .output_power_up = "low";
defparam \SalidaALU[16]~I .output_register_mode = "none";
defparam \SalidaALU[16]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaALU[17]~I (
	.datain(\pmALU|Add0~66_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaALU[17]));
// synopsys translate_off
defparam \SalidaALU[17]~I .input_async_reset = "none";
defparam \SalidaALU[17]~I .input_power_up = "low";
defparam \SalidaALU[17]~I .input_register_mode = "none";
defparam \SalidaALU[17]~I .input_sync_reset = "none";
defparam \SalidaALU[17]~I .oe_async_reset = "none";
defparam \SalidaALU[17]~I .oe_power_up = "low";
defparam \SalidaALU[17]~I .oe_register_mode = "none";
defparam \SalidaALU[17]~I .oe_sync_reset = "none";
defparam \SalidaALU[17]~I .operation_mode = "output";
defparam \SalidaALU[17]~I .output_async_reset = "none";
defparam \SalidaALU[17]~I .output_power_up = "low";
defparam \SalidaALU[17]~I .output_register_mode = "none";
defparam \SalidaALU[17]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaALU[18]~I (
	.datain(\pmALU|Add0~68_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaALU[18]));
// synopsys translate_off
defparam \SalidaALU[18]~I .input_async_reset = "none";
defparam \SalidaALU[18]~I .input_power_up = "low";
defparam \SalidaALU[18]~I .input_register_mode = "none";
defparam \SalidaALU[18]~I .input_sync_reset = "none";
defparam \SalidaALU[18]~I .oe_async_reset = "none";
defparam \SalidaALU[18]~I .oe_power_up = "low";
defparam \SalidaALU[18]~I .oe_register_mode = "none";
defparam \SalidaALU[18]~I .oe_sync_reset = "none";
defparam \SalidaALU[18]~I .operation_mode = "output";
defparam \SalidaALU[18]~I .output_async_reset = "none";
defparam \SalidaALU[18]~I .output_power_up = "low";
defparam \SalidaALU[18]~I .output_register_mode = "none";
defparam \SalidaALU[18]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaALU[19]~I (
	.datain(\pmALU|Add0~70_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaALU[19]));
// synopsys translate_off
defparam \SalidaALU[19]~I .input_async_reset = "none";
defparam \SalidaALU[19]~I .input_power_up = "low";
defparam \SalidaALU[19]~I .input_register_mode = "none";
defparam \SalidaALU[19]~I .input_sync_reset = "none";
defparam \SalidaALU[19]~I .oe_async_reset = "none";
defparam \SalidaALU[19]~I .oe_power_up = "low";
defparam \SalidaALU[19]~I .oe_register_mode = "none";
defparam \SalidaALU[19]~I .oe_sync_reset = "none";
defparam \SalidaALU[19]~I .operation_mode = "output";
defparam \SalidaALU[19]~I .output_async_reset = "none";
defparam \SalidaALU[19]~I .output_power_up = "low";
defparam \SalidaALU[19]~I .output_register_mode = "none";
defparam \SalidaALU[19]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaALU[20]~I (
	.datain(\pmALU|Add0~72_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaALU[20]));
// synopsys translate_off
defparam \SalidaALU[20]~I .input_async_reset = "none";
defparam \SalidaALU[20]~I .input_power_up = "low";
defparam \SalidaALU[20]~I .input_register_mode = "none";
defparam \SalidaALU[20]~I .input_sync_reset = "none";
defparam \SalidaALU[20]~I .oe_async_reset = "none";
defparam \SalidaALU[20]~I .oe_power_up = "low";
defparam \SalidaALU[20]~I .oe_register_mode = "none";
defparam \SalidaALU[20]~I .oe_sync_reset = "none";
defparam \SalidaALU[20]~I .operation_mode = "output";
defparam \SalidaALU[20]~I .output_async_reset = "none";
defparam \SalidaALU[20]~I .output_power_up = "low";
defparam \SalidaALU[20]~I .output_register_mode = "none";
defparam \SalidaALU[20]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaALU[21]~I (
	.datain(\pmALU|Add0~74_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaALU[21]));
// synopsys translate_off
defparam \SalidaALU[21]~I .input_async_reset = "none";
defparam \SalidaALU[21]~I .input_power_up = "low";
defparam \SalidaALU[21]~I .input_register_mode = "none";
defparam \SalidaALU[21]~I .input_sync_reset = "none";
defparam \SalidaALU[21]~I .oe_async_reset = "none";
defparam \SalidaALU[21]~I .oe_power_up = "low";
defparam \SalidaALU[21]~I .oe_register_mode = "none";
defparam \SalidaALU[21]~I .oe_sync_reset = "none";
defparam \SalidaALU[21]~I .operation_mode = "output";
defparam \SalidaALU[21]~I .output_async_reset = "none";
defparam \SalidaALU[21]~I .output_power_up = "low";
defparam \SalidaALU[21]~I .output_register_mode = "none";
defparam \SalidaALU[21]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaALU[22]~I (
	.datain(\pmALU|Add0~76_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaALU[22]));
// synopsys translate_off
defparam \SalidaALU[22]~I .input_async_reset = "none";
defparam \SalidaALU[22]~I .input_power_up = "low";
defparam \SalidaALU[22]~I .input_register_mode = "none";
defparam \SalidaALU[22]~I .input_sync_reset = "none";
defparam \SalidaALU[22]~I .oe_async_reset = "none";
defparam \SalidaALU[22]~I .oe_power_up = "low";
defparam \SalidaALU[22]~I .oe_register_mode = "none";
defparam \SalidaALU[22]~I .oe_sync_reset = "none";
defparam \SalidaALU[22]~I .operation_mode = "output";
defparam \SalidaALU[22]~I .output_async_reset = "none";
defparam \SalidaALU[22]~I .output_power_up = "low";
defparam \SalidaALU[22]~I .output_register_mode = "none";
defparam \SalidaALU[22]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaALU[23]~I (
	.datain(\pmALU|Add0~78_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaALU[23]));
// synopsys translate_off
defparam \SalidaALU[23]~I .input_async_reset = "none";
defparam \SalidaALU[23]~I .input_power_up = "low";
defparam \SalidaALU[23]~I .input_register_mode = "none";
defparam \SalidaALU[23]~I .input_sync_reset = "none";
defparam \SalidaALU[23]~I .oe_async_reset = "none";
defparam \SalidaALU[23]~I .oe_power_up = "low";
defparam \SalidaALU[23]~I .oe_register_mode = "none";
defparam \SalidaALU[23]~I .oe_sync_reset = "none";
defparam \SalidaALU[23]~I .operation_mode = "output";
defparam \SalidaALU[23]~I .output_async_reset = "none";
defparam \SalidaALU[23]~I .output_power_up = "low";
defparam \SalidaALU[23]~I .output_register_mode = "none";
defparam \SalidaALU[23]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaALU[24]~I (
	.datain(\pmALU|Add0~80_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaALU[24]));
// synopsys translate_off
defparam \SalidaALU[24]~I .input_async_reset = "none";
defparam \SalidaALU[24]~I .input_power_up = "low";
defparam \SalidaALU[24]~I .input_register_mode = "none";
defparam \SalidaALU[24]~I .input_sync_reset = "none";
defparam \SalidaALU[24]~I .oe_async_reset = "none";
defparam \SalidaALU[24]~I .oe_power_up = "low";
defparam \SalidaALU[24]~I .oe_register_mode = "none";
defparam \SalidaALU[24]~I .oe_sync_reset = "none";
defparam \SalidaALU[24]~I .operation_mode = "output";
defparam \SalidaALU[24]~I .output_async_reset = "none";
defparam \SalidaALU[24]~I .output_power_up = "low";
defparam \SalidaALU[24]~I .output_register_mode = "none";
defparam \SalidaALU[24]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaALU[25]~I (
	.datain(\pmALU|Add0~82_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaALU[25]));
// synopsys translate_off
defparam \SalidaALU[25]~I .input_async_reset = "none";
defparam \SalidaALU[25]~I .input_power_up = "low";
defparam \SalidaALU[25]~I .input_register_mode = "none";
defparam \SalidaALU[25]~I .input_sync_reset = "none";
defparam \SalidaALU[25]~I .oe_async_reset = "none";
defparam \SalidaALU[25]~I .oe_power_up = "low";
defparam \SalidaALU[25]~I .oe_register_mode = "none";
defparam \SalidaALU[25]~I .oe_sync_reset = "none";
defparam \SalidaALU[25]~I .operation_mode = "output";
defparam \SalidaALU[25]~I .output_async_reset = "none";
defparam \SalidaALU[25]~I .output_power_up = "low";
defparam \SalidaALU[25]~I .output_register_mode = "none";
defparam \SalidaALU[25]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaALU[26]~I (
	.datain(\pmALU|Add0~84_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaALU[26]));
// synopsys translate_off
defparam \SalidaALU[26]~I .input_async_reset = "none";
defparam \SalidaALU[26]~I .input_power_up = "low";
defparam \SalidaALU[26]~I .input_register_mode = "none";
defparam \SalidaALU[26]~I .input_sync_reset = "none";
defparam \SalidaALU[26]~I .oe_async_reset = "none";
defparam \SalidaALU[26]~I .oe_power_up = "low";
defparam \SalidaALU[26]~I .oe_register_mode = "none";
defparam \SalidaALU[26]~I .oe_sync_reset = "none";
defparam \SalidaALU[26]~I .operation_mode = "output";
defparam \SalidaALU[26]~I .output_async_reset = "none";
defparam \SalidaALU[26]~I .output_power_up = "low";
defparam \SalidaALU[26]~I .output_register_mode = "none";
defparam \SalidaALU[26]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaALU[27]~I (
	.datain(\pmALU|Add0~86_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaALU[27]));
// synopsys translate_off
defparam \SalidaALU[27]~I .input_async_reset = "none";
defparam \SalidaALU[27]~I .input_power_up = "low";
defparam \SalidaALU[27]~I .input_register_mode = "none";
defparam \SalidaALU[27]~I .input_sync_reset = "none";
defparam \SalidaALU[27]~I .oe_async_reset = "none";
defparam \SalidaALU[27]~I .oe_power_up = "low";
defparam \SalidaALU[27]~I .oe_register_mode = "none";
defparam \SalidaALU[27]~I .oe_sync_reset = "none";
defparam \SalidaALU[27]~I .operation_mode = "output";
defparam \SalidaALU[27]~I .output_async_reset = "none";
defparam \SalidaALU[27]~I .output_power_up = "low";
defparam \SalidaALU[27]~I .output_register_mode = "none";
defparam \SalidaALU[27]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaALU[28]~I (
	.datain(\pmALU|Add0~88_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaALU[28]));
// synopsys translate_off
defparam \SalidaALU[28]~I .input_async_reset = "none";
defparam \SalidaALU[28]~I .input_power_up = "low";
defparam \SalidaALU[28]~I .input_register_mode = "none";
defparam \SalidaALU[28]~I .input_sync_reset = "none";
defparam \SalidaALU[28]~I .oe_async_reset = "none";
defparam \SalidaALU[28]~I .oe_power_up = "low";
defparam \SalidaALU[28]~I .oe_register_mode = "none";
defparam \SalidaALU[28]~I .oe_sync_reset = "none";
defparam \SalidaALU[28]~I .operation_mode = "output";
defparam \SalidaALU[28]~I .output_async_reset = "none";
defparam \SalidaALU[28]~I .output_power_up = "low";
defparam \SalidaALU[28]~I .output_register_mode = "none";
defparam \SalidaALU[28]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaALU[29]~I (
	.datain(\pmALU|Add0~90_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaALU[29]));
// synopsys translate_off
defparam \SalidaALU[29]~I .input_async_reset = "none";
defparam \SalidaALU[29]~I .input_power_up = "low";
defparam \SalidaALU[29]~I .input_register_mode = "none";
defparam \SalidaALU[29]~I .input_sync_reset = "none";
defparam \SalidaALU[29]~I .oe_async_reset = "none";
defparam \SalidaALU[29]~I .oe_power_up = "low";
defparam \SalidaALU[29]~I .oe_register_mode = "none";
defparam \SalidaALU[29]~I .oe_sync_reset = "none";
defparam \SalidaALU[29]~I .operation_mode = "output";
defparam \SalidaALU[29]~I .output_async_reset = "none";
defparam \SalidaALU[29]~I .output_power_up = "low";
defparam \SalidaALU[29]~I .output_register_mode = "none";
defparam \SalidaALU[29]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaALU[30]~I (
	.datain(\pmALU|Add0~92_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaALU[30]));
// synopsys translate_off
defparam \SalidaALU[30]~I .input_async_reset = "none";
defparam \SalidaALU[30]~I .input_power_up = "low";
defparam \SalidaALU[30]~I .input_register_mode = "none";
defparam \SalidaALU[30]~I .input_sync_reset = "none";
defparam \SalidaALU[30]~I .oe_async_reset = "none";
defparam \SalidaALU[30]~I .oe_power_up = "low";
defparam \SalidaALU[30]~I .oe_register_mode = "none";
defparam \SalidaALU[30]~I .oe_sync_reset = "none";
defparam \SalidaALU[30]~I .operation_mode = "output";
defparam \SalidaALU[30]~I .output_async_reset = "none";
defparam \SalidaALU[30]~I .output_power_up = "low";
defparam \SalidaALU[30]~I .output_register_mode = "none";
defparam \SalidaALU[30]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaALU[31]~I (
	.datain(\pmALU|Add0~94_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaALU[31]));
// synopsys translate_off
defparam \SalidaALU[31]~I .input_async_reset = "none";
defparam \SalidaALU[31]~I .input_power_up = "low";
defparam \SalidaALU[31]~I .input_register_mode = "none";
defparam \SalidaALU[31]~I .input_sync_reset = "none";
defparam \SalidaALU[31]~I .oe_async_reset = "none";
defparam \SalidaALU[31]~I .oe_power_up = "low";
defparam \SalidaALU[31]~I .oe_register_mode = "none";
defparam \SalidaALU[31]~I .oe_sync_reset = "none";
defparam \SalidaALU[31]~I .operation_mode = "output";
defparam \SalidaALU[31]~I .output_async_reset = "none";
defparam \SalidaALU[31]~I .output_power_up = "low";
defparam \SalidaALU[31]~I .output_register_mode = "none";
defparam \SalidaALU[31]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaROM[0]~I (
	.datain(\pmInstructionMem|q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaROM[0]));
// synopsys translate_off
defparam \SalidaROM[0]~I .input_async_reset = "none";
defparam \SalidaROM[0]~I .input_power_up = "low";
defparam \SalidaROM[0]~I .input_register_mode = "none";
defparam \SalidaROM[0]~I .input_sync_reset = "none";
defparam \SalidaROM[0]~I .oe_async_reset = "none";
defparam \SalidaROM[0]~I .oe_power_up = "low";
defparam \SalidaROM[0]~I .oe_register_mode = "none";
defparam \SalidaROM[0]~I .oe_sync_reset = "none";
defparam \SalidaROM[0]~I .operation_mode = "output";
defparam \SalidaROM[0]~I .output_async_reset = "none";
defparam \SalidaROM[0]~I .output_power_up = "low";
defparam \SalidaROM[0]~I .output_register_mode = "none";
defparam \SalidaROM[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaROM[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaROM[1]));
// synopsys translate_off
defparam \SalidaROM[1]~I .input_async_reset = "none";
defparam \SalidaROM[1]~I .input_power_up = "low";
defparam \SalidaROM[1]~I .input_register_mode = "none";
defparam \SalidaROM[1]~I .input_sync_reset = "none";
defparam \SalidaROM[1]~I .oe_async_reset = "none";
defparam \SalidaROM[1]~I .oe_power_up = "low";
defparam \SalidaROM[1]~I .oe_register_mode = "none";
defparam \SalidaROM[1]~I .oe_sync_reset = "none";
defparam \SalidaROM[1]~I .operation_mode = "output";
defparam \SalidaROM[1]~I .output_async_reset = "none";
defparam \SalidaROM[1]~I .output_power_up = "low";
defparam \SalidaROM[1]~I .output_register_mode = "none";
defparam \SalidaROM[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaROM[2]~I (
	.datain(\pmInstructionMem|q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaROM[2]));
// synopsys translate_off
defparam \SalidaROM[2]~I .input_async_reset = "none";
defparam \SalidaROM[2]~I .input_power_up = "low";
defparam \SalidaROM[2]~I .input_register_mode = "none";
defparam \SalidaROM[2]~I .input_sync_reset = "none";
defparam \SalidaROM[2]~I .oe_async_reset = "none";
defparam \SalidaROM[2]~I .oe_power_up = "low";
defparam \SalidaROM[2]~I .oe_register_mode = "none";
defparam \SalidaROM[2]~I .oe_sync_reset = "none";
defparam \SalidaROM[2]~I .operation_mode = "output";
defparam \SalidaROM[2]~I .output_async_reset = "none";
defparam \SalidaROM[2]~I .output_power_up = "low";
defparam \SalidaROM[2]~I .output_register_mode = "none";
defparam \SalidaROM[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaROM[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaROM[3]));
// synopsys translate_off
defparam \SalidaROM[3]~I .input_async_reset = "none";
defparam \SalidaROM[3]~I .input_power_up = "low";
defparam \SalidaROM[3]~I .input_register_mode = "none";
defparam \SalidaROM[3]~I .input_sync_reset = "none";
defparam \SalidaROM[3]~I .oe_async_reset = "none";
defparam \SalidaROM[3]~I .oe_power_up = "low";
defparam \SalidaROM[3]~I .oe_register_mode = "none";
defparam \SalidaROM[3]~I .oe_sync_reset = "none";
defparam \SalidaROM[3]~I .operation_mode = "output";
defparam \SalidaROM[3]~I .output_async_reset = "none";
defparam \SalidaROM[3]~I .output_power_up = "low";
defparam \SalidaROM[3]~I .output_register_mode = "none";
defparam \SalidaROM[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaROM[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaROM[4]));
// synopsys translate_off
defparam \SalidaROM[4]~I .input_async_reset = "none";
defparam \SalidaROM[4]~I .input_power_up = "low";
defparam \SalidaROM[4]~I .input_register_mode = "none";
defparam \SalidaROM[4]~I .input_sync_reset = "none";
defparam \SalidaROM[4]~I .oe_async_reset = "none";
defparam \SalidaROM[4]~I .oe_power_up = "low";
defparam \SalidaROM[4]~I .oe_register_mode = "none";
defparam \SalidaROM[4]~I .oe_sync_reset = "none";
defparam \SalidaROM[4]~I .operation_mode = "output";
defparam \SalidaROM[4]~I .output_async_reset = "none";
defparam \SalidaROM[4]~I .output_power_up = "low";
defparam \SalidaROM[4]~I .output_register_mode = "none";
defparam \SalidaROM[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaROM[5]~I (
	.datain(\pmInstructionMem|q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaROM[5]));
// synopsys translate_off
defparam \SalidaROM[5]~I .input_async_reset = "none";
defparam \SalidaROM[5]~I .input_power_up = "low";
defparam \SalidaROM[5]~I .input_register_mode = "none";
defparam \SalidaROM[5]~I .input_sync_reset = "none";
defparam \SalidaROM[5]~I .oe_async_reset = "none";
defparam \SalidaROM[5]~I .oe_power_up = "low";
defparam \SalidaROM[5]~I .oe_register_mode = "none";
defparam \SalidaROM[5]~I .oe_sync_reset = "none";
defparam \SalidaROM[5]~I .operation_mode = "output";
defparam \SalidaROM[5]~I .output_async_reset = "none";
defparam \SalidaROM[5]~I .output_power_up = "low";
defparam \SalidaROM[5]~I .output_register_mode = "none";
defparam \SalidaROM[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaROM[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaROM[6]));
// synopsys translate_off
defparam \SalidaROM[6]~I .input_async_reset = "none";
defparam \SalidaROM[6]~I .input_power_up = "low";
defparam \SalidaROM[6]~I .input_register_mode = "none";
defparam \SalidaROM[6]~I .input_sync_reset = "none";
defparam \SalidaROM[6]~I .oe_async_reset = "none";
defparam \SalidaROM[6]~I .oe_power_up = "low";
defparam \SalidaROM[6]~I .oe_register_mode = "none";
defparam \SalidaROM[6]~I .oe_sync_reset = "none";
defparam \SalidaROM[6]~I .operation_mode = "output";
defparam \SalidaROM[6]~I .output_async_reset = "none";
defparam \SalidaROM[6]~I .output_power_up = "low";
defparam \SalidaROM[6]~I .output_register_mode = "none";
defparam \SalidaROM[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaROM[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaROM[7]));
// synopsys translate_off
defparam \SalidaROM[7]~I .input_async_reset = "none";
defparam \SalidaROM[7]~I .input_power_up = "low";
defparam \SalidaROM[7]~I .input_register_mode = "none";
defparam \SalidaROM[7]~I .input_sync_reset = "none";
defparam \SalidaROM[7]~I .oe_async_reset = "none";
defparam \SalidaROM[7]~I .oe_power_up = "low";
defparam \SalidaROM[7]~I .oe_register_mode = "none";
defparam \SalidaROM[7]~I .oe_sync_reset = "none";
defparam \SalidaROM[7]~I .operation_mode = "output";
defparam \SalidaROM[7]~I .output_async_reset = "none";
defparam \SalidaROM[7]~I .output_power_up = "low";
defparam \SalidaROM[7]~I .output_register_mode = "none";
defparam \SalidaROM[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaROM[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaROM[8]));
// synopsys translate_off
defparam \SalidaROM[8]~I .input_async_reset = "none";
defparam \SalidaROM[8]~I .input_power_up = "low";
defparam \SalidaROM[8]~I .input_register_mode = "none";
defparam \SalidaROM[8]~I .input_sync_reset = "none";
defparam \SalidaROM[8]~I .oe_async_reset = "none";
defparam \SalidaROM[8]~I .oe_power_up = "low";
defparam \SalidaROM[8]~I .oe_register_mode = "none";
defparam \SalidaROM[8]~I .oe_sync_reset = "none";
defparam \SalidaROM[8]~I .operation_mode = "output";
defparam \SalidaROM[8]~I .output_async_reset = "none";
defparam \SalidaROM[8]~I .output_power_up = "low";
defparam \SalidaROM[8]~I .output_register_mode = "none";
defparam \SalidaROM[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaROM[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaROM[9]));
// synopsys translate_off
defparam \SalidaROM[9]~I .input_async_reset = "none";
defparam \SalidaROM[9]~I .input_power_up = "low";
defparam \SalidaROM[9]~I .input_register_mode = "none";
defparam \SalidaROM[9]~I .input_sync_reset = "none";
defparam \SalidaROM[9]~I .oe_async_reset = "none";
defparam \SalidaROM[9]~I .oe_power_up = "low";
defparam \SalidaROM[9]~I .oe_register_mode = "none";
defparam \SalidaROM[9]~I .oe_sync_reset = "none";
defparam \SalidaROM[9]~I .operation_mode = "output";
defparam \SalidaROM[9]~I .output_async_reset = "none";
defparam \SalidaROM[9]~I .output_power_up = "low";
defparam \SalidaROM[9]~I .output_register_mode = "none";
defparam \SalidaROM[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaROM[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaROM[10]));
// synopsys translate_off
defparam \SalidaROM[10]~I .input_async_reset = "none";
defparam \SalidaROM[10]~I .input_power_up = "low";
defparam \SalidaROM[10]~I .input_register_mode = "none";
defparam \SalidaROM[10]~I .input_sync_reset = "none";
defparam \SalidaROM[10]~I .oe_async_reset = "none";
defparam \SalidaROM[10]~I .oe_power_up = "low";
defparam \SalidaROM[10]~I .oe_register_mode = "none";
defparam \SalidaROM[10]~I .oe_sync_reset = "none";
defparam \SalidaROM[10]~I .operation_mode = "output";
defparam \SalidaROM[10]~I .output_async_reset = "none";
defparam \SalidaROM[10]~I .output_power_up = "low";
defparam \SalidaROM[10]~I .output_register_mode = "none";
defparam \SalidaROM[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaROM[11]~I (
	.datain(\pmInstructionMem|q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaROM[11]));
// synopsys translate_off
defparam \SalidaROM[11]~I .input_async_reset = "none";
defparam \SalidaROM[11]~I .input_power_up = "low";
defparam \SalidaROM[11]~I .input_register_mode = "none";
defparam \SalidaROM[11]~I .input_sync_reset = "none";
defparam \SalidaROM[11]~I .oe_async_reset = "none";
defparam \SalidaROM[11]~I .oe_power_up = "low";
defparam \SalidaROM[11]~I .oe_register_mode = "none";
defparam \SalidaROM[11]~I .oe_sync_reset = "none";
defparam \SalidaROM[11]~I .operation_mode = "output";
defparam \SalidaROM[11]~I .output_async_reset = "none";
defparam \SalidaROM[11]~I .output_power_up = "low";
defparam \SalidaROM[11]~I .output_register_mode = "none";
defparam \SalidaROM[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaROM[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaROM[12]));
// synopsys translate_off
defparam \SalidaROM[12]~I .input_async_reset = "none";
defparam \SalidaROM[12]~I .input_power_up = "low";
defparam \SalidaROM[12]~I .input_register_mode = "none";
defparam \SalidaROM[12]~I .input_sync_reset = "none";
defparam \SalidaROM[12]~I .oe_async_reset = "none";
defparam \SalidaROM[12]~I .oe_power_up = "low";
defparam \SalidaROM[12]~I .oe_register_mode = "none";
defparam \SalidaROM[12]~I .oe_sync_reset = "none";
defparam \SalidaROM[12]~I .operation_mode = "output";
defparam \SalidaROM[12]~I .output_async_reset = "none";
defparam \SalidaROM[12]~I .output_power_up = "low";
defparam \SalidaROM[12]~I .output_register_mode = "none";
defparam \SalidaROM[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaROM[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaROM[13]));
// synopsys translate_off
defparam \SalidaROM[13]~I .input_async_reset = "none";
defparam \SalidaROM[13]~I .input_power_up = "low";
defparam \SalidaROM[13]~I .input_register_mode = "none";
defparam \SalidaROM[13]~I .input_sync_reset = "none";
defparam \SalidaROM[13]~I .oe_async_reset = "none";
defparam \SalidaROM[13]~I .oe_power_up = "low";
defparam \SalidaROM[13]~I .oe_register_mode = "none";
defparam \SalidaROM[13]~I .oe_sync_reset = "none";
defparam \SalidaROM[13]~I .operation_mode = "output";
defparam \SalidaROM[13]~I .output_async_reset = "none";
defparam \SalidaROM[13]~I .output_power_up = "low";
defparam \SalidaROM[13]~I .output_register_mode = "none";
defparam \SalidaROM[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaROM[14]~I (
	.datain(\pmInstructionMem|q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaROM[14]));
// synopsys translate_off
defparam \SalidaROM[14]~I .input_async_reset = "none";
defparam \SalidaROM[14]~I .input_power_up = "low";
defparam \SalidaROM[14]~I .input_register_mode = "none";
defparam \SalidaROM[14]~I .input_sync_reset = "none";
defparam \SalidaROM[14]~I .oe_async_reset = "none";
defparam \SalidaROM[14]~I .oe_power_up = "low";
defparam \SalidaROM[14]~I .oe_register_mode = "none";
defparam \SalidaROM[14]~I .oe_sync_reset = "none";
defparam \SalidaROM[14]~I .operation_mode = "output";
defparam \SalidaROM[14]~I .output_async_reset = "none";
defparam \SalidaROM[14]~I .output_power_up = "low";
defparam \SalidaROM[14]~I .output_register_mode = "none";
defparam \SalidaROM[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaROM[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaROM[15]));
// synopsys translate_off
defparam \SalidaROM[15]~I .input_async_reset = "none";
defparam \SalidaROM[15]~I .input_power_up = "low";
defparam \SalidaROM[15]~I .input_register_mode = "none";
defparam \SalidaROM[15]~I .input_sync_reset = "none";
defparam \SalidaROM[15]~I .oe_async_reset = "none";
defparam \SalidaROM[15]~I .oe_power_up = "low";
defparam \SalidaROM[15]~I .oe_register_mode = "none";
defparam \SalidaROM[15]~I .oe_sync_reset = "none";
defparam \SalidaROM[15]~I .operation_mode = "output";
defparam \SalidaROM[15]~I .output_async_reset = "none";
defparam \SalidaROM[15]~I .output_power_up = "low";
defparam \SalidaROM[15]~I .output_register_mode = "none";
defparam \SalidaROM[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaROM[16]~I (
	.datain(\pmInstructionMem|q [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaROM[16]));
// synopsys translate_off
defparam \SalidaROM[16]~I .input_async_reset = "none";
defparam \SalidaROM[16]~I .input_power_up = "low";
defparam \SalidaROM[16]~I .input_register_mode = "none";
defparam \SalidaROM[16]~I .input_sync_reset = "none";
defparam \SalidaROM[16]~I .oe_async_reset = "none";
defparam \SalidaROM[16]~I .oe_power_up = "low";
defparam \SalidaROM[16]~I .oe_register_mode = "none";
defparam \SalidaROM[16]~I .oe_sync_reset = "none";
defparam \SalidaROM[16]~I .operation_mode = "output";
defparam \SalidaROM[16]~I .output_async_reset = "none";
defparam \SalidaROM[16]~I .output_power_up = "low";
defparam \SalidaROM[16]~I .output_register_mode = "none";
defparam \SalidaROM[16]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaROM[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaROM[17]));
// synopsys translate_off
defparam \SalidaROM[17]~I .input_async_reset = "none";
defparam \SalidaROM[17]~I .input_power_up = "low";
defparam \SalidaROM[17]~I .input_register_mode = "none";
defparam \SalidaROM[17]~I .input_sync_reset = "none";
defparam \SalidaROM[17]~I .oe_async_reset = "none";
defparam \SalidaROM[17]~I .oe_power_up = "low";
defparam \SalidaROM[17]~I .oe_register_mode = "none";
defparam \SalidaROM[17]~I .oe_sync_reset = "none";
defparam \SalidaROM[17]~I .operation_mode = "output";
defparam \SalidaROM[17]~I .output_async_reset = "none";
defparam \SalidaROM[17]~I .output_power_up = "low";
defparam \SalidaROM[17]~I .output_register_mode = "none";
defparam \SalidaROM[17]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaROM[18]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaROM[18]));
// synopsys translate_off
defparam \SalidaROM[18]~I .input_async_reset = "none";
defparam \SalidaROM[18]~I .input_power_up = "low";
defparam \SalidaROM[18]~I .input_register_mode = "none";
defparam \SalidaROM[18]~I .input_sync_reset = "none";
defparam \SalidaROM[18]~I .oe_async_reset = "none";
defparam \SalidaROM[18]~I .oe_power_up = "low";
defparam \SalidaROM[18]~I .oe_register_mode = "none";
defparam \SalidaROM[18]~I .oe_sync_reset = "none";
defparam \SalidaROM[18]~I .operation_mode = "output";
defparam \SalidaROM[18]~I .output_async_reset = "none";
defparam \SalidaROM[18]~I .output_power_up = "low";
defparam \SalidaROM[18]~I .output_register_mode = "none";
defparam \SalidaROM[18]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaROM[19]~I (
	.datain(\pmInstructionMem|q [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaROM[19]));
// synopsys translate_off
defparam \SalidaROM[19]~I .input_async_reset = "none";
defparam \SalidaROM[19]~I .input_power_up = "low";
defparam \SalidaROM[19]~I .input_register_mode = "none";
defparam \SalidaROM[19]~I .input_sync_reset = "none";
defparam \SalidaROM[19]~I .oe_async_reset = "none";
defparam \SalidaROM[19]~I .oe_power_up = "low";
defparam \SalidaROM[19]~I .oe_register_mode = "none";
defparam \SalidaROM[19]~I .oe_sync_reset = "none";
defparam \SalidaROM[19]~I .operation_mode = "output";
defparam \SalidaROM[19]~I .output_async_reset = "none";
defparam \SalidaROM[19]~I .output_power_up = "low";
defparam \SalidaROM[19]~I .output_register_mode = "none";
defparam \SalidaROM[19]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaROM[20]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaROM[20]));
// synopsys translate_off
defparam \SalidaROM[20]~I .input_async_reset = "none";
defparam \SalidaROM[20]~I .input_power_up = "low";
defparam \SalidaROM[20]~I .input_register_mode = "none";
defparam \SalidaROM[20]~I .input_sync_reset = "none";
defparam \SalidaROM[20]~I .oe_async_reset = "none";
defparam \SalidaROM[20]~I .oe_power_up = "low";
defparam \SalidaROM[20]~I .oe_register_mode = "none";
defparam \SalidaROM[20]~I .oe_sync_reset = "none";
defparam \SalidaROM[20]~I .operation_mode = "output";
defparam \SalidaROM[20]~I .output_async_reset = "none";
defparam \SalidaROM[20]~I .output_power_up = "low";
defparam \SalidaROM[20]~I .output_register_mode = "none";
defparam \SalidaROM[20]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaROM[21]~I (
	.datain(\pmInstructionMem|q [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaROM[21]));
// synopsys translate_off
defparam \SalidaROM[21]~I .input_async_reset = "none";
defparam \SalidaROM[21]~I .input_power_up = "low";
defparam \SalidaROM[21]~I .input_register_mode = "none";
defparam \SalidaROM[21]~I .input_sync_reset = "none";
defparam \SalidaROM[21]~I .oe_async_reset = "none";
defparam \SalidaROM[21]~I .oe_power_up = "low";
defparam \SalidaROM[21]~I .oe_register_mode = "none";
defparam \SalidaROM[21]~I .oe_sync_reset = "none";
defparam \SalidaROM[21]~I .operation_mode = "output";
defparam \SalidaROM[21]~I .output_async_reset = "none";
defparam \SalidaROM[21]~I .output_power_up = "low";
defparam \SalidaROM[21]~I .output_register_mode = "none";
defparam \SalidaROM[21]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaROM[22]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaROM[22]));
// synopsys translate_off
defparam \SalidaROM[22]~I .input_async_reset = "none";
defparam \SalidaROM[22]~I .input_power_up = "low";
defparam \SalidaROM[22]~I .input_register_mode = "none";
defparam \SalidaROM[22]~I .input_sync_reset = "none";
defparam \SalidaROM[22]~I .oe_async_reset = "none";
defparam \SalidaROM[22]~I .oe_power_up = "low";
defparam \SalidaROM[22]~I .oe_register_mode = "none";
defparam \SalidaROM[22]~I .oe_sync_reset = "none";
defparam \SalidaROM[22]~I .operation_mode = "output";
defparam \SalidaROM[22]~I .output_async_reset = "none";
defparam \SalidaROM[22]~I .output_power_up = "low";
defparam \SalidaROM[22]~I .output_register_mode = "none";
defparam \SalidaROM[22]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaROM[23]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaROM[23]));
// synopsys translate_off
defparam \SalidaROM[23]~I .input_async_reset = "none";
defparam \SalidaROM[23]~I .input_power_up = "low";
defparam \SalidaROM[23]~I .input_register_mode = "none";
defparam \SalidaROM[23]~I .input_sync_reset = "none";
defparam \SalidaROM[23]~I .oe_async_reset = "none";
defparam \SalidaROM[23]~I .oe_power_up = "low";
defparam \SalidaROM[23]~I .oe_register_mode = "none";
defparam \SalidaROM[23]~I .oe_sync_reset = "none";
defparam \SalidaROM[23]~I .operation_mode = "output";
defparam \SalidaROM[23]~I .output_async_reset = "none";
defparam \SalidaROM[23]~I .output_power_up = "low";
defparam \SalidaROM[23]~I .output_register_mode = "none";
defparam \SalidaROM[23]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaROM[24]~I (
	.datain(\pmInstructionMem|q [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaROM[24]));
// synopsys translate_off
defparam \SalidaROM[24]~I .input_async_reset = "none";
defparam \SalidaROM[24]~I .input_power_up = "low";
defparam \SalidaROM[24]~I .input_register_mode = "none";
defparam \SalidaROM[24]~I .input_sync_reset = "none";
defparam \SalidaROM[24]~I .oe_async_reset = "none";
defparam \SalidaROM[24]~I .oe_power_up = "low";
defparam \SalidaROM[24]~I .oe_register_mode = "none";
defparam \SalidaROM[24]~I .oe_sync_reset = "none";
defparam \SalidaROM[24]~I .operation_mode = "output";
defparam \SalidaROM[24]~I .output_async_reset = "none";
defparam \SalidaROM[24]~I .output_power_up = "low";
defparam \SalidaROM[24]~I .output_register_mode = "none";
defparam \SalidaROM[24]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaROM[25]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaROM[25]));
// synopsys translate_off
defparam \SalidaROM[25]~I .input_async_reset = "none";
defparam \SalidaROM[25]~I .input_power_up = "low";
defparam \SalidaROM[25]~I .input_register_mode = "none";
defparam \SalidaROM[25]~I .input_sync_reset = "none";
defparam \SalidaROM[25]~I .oe_async_reset = "none";
defparam \SalidaROM[25]~I .oe_power_up = "low";
defparam \SalidaROM[25]~I .oe_register_mode = "none";
defparam \SalidaROM[25]~I .oe_sync_reset = "none";
defparam \SalidaROM[25]~I .operation_mode = "output";
defparam \SalidaROM[25]~I .output_async_reset = "none";
defparam \SalidaROM[25]~I .output_power_up = "low";
defparam \SalidaROM[25]~I .output_register_mode = "none";
defparam \SalidaROM[25]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaROM[26]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaROM[26]));
// synopsys translate_off
defparam \SalidaROM[26]~I .input_async_reset = "none";
defparam \SalidaROM[26]~I .input_power_up = "low";
defparam \SalidaROM[26]~I .input_register_mode = "none";
defparam \SalidaROM[26]~I .input_sync_reset = "none";
defparam \SalidaROM[26]~I .oe_async_reset = "none";
defparam \SalidaROM[26]~I .oe_power_up = "low";
defparam \SalidaROM[26]~I .oe_register_mode = "none";
defparam \SalidaROM[26]~I .oe_sync_reset = "none";
defparam \SalidaROM[26]~I .operation_mode = "output";
defparam \SalidaROM[26]~I .output_async_reset = "none";
defparam \SalidaROM[26]~I .output_power_up = "low";
defparam \SalidaROM[26]~I .output_register_mode = "none";
defparam \SalidaROM[26]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaROM[27]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaROM[27]));
// synopsys translate_off
defparam \SalidaROM[27]~I .input_async_reset = "none";
defparam \SalidaROM[27]~I .input_power_up = "low";
defparam \SalidaROM[27]~I .input_register_mode = "none";
defparam \SalidaROM[27]~I .input_sync_reset = "none";
defparam \SalidaROM[27]~I .oe_async_reset = "none";
defparam \SalidaROM[27]~I .oe_power_up = "low";
defparam \SalidaROM[27]~I .oe_register_mode = "none";
defparam \SalidaROM[27]~I .oe_sync_reset = "none";
defparam \SalidaROM[27]~I .operation_mode = "output";
defparam \SalidaROM[27]~I .output_async_reset = "none";
defparam \SalidaROM[27]~I .output_power_up = "low";
defparam \SalidaROM[27]~I .output_register_mode = "none";
defparam \SalidaROM[27]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaROM[28]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaROM[28]));
// synopsys translate_off
defparam \SalidaROM[28]~I .input_async_reset = "none";
defparam \SalidaROM[28]~I .input_power_up = "low";
defparam \SalidaROM[28]~I .input_register_mode = "none";
defparam \SalidaROM[28]~I .input_sync_reset = "none";
defparam \SalidaROM[28]~I .oe_async_reset = "none";
defparam \SalidaROM[28]~I .oe_power_up = "low";
defparam \SalidaROM[28]~I .oe_register_mode = "none";
defparam \SalidaROM[28]~I .oe_sync_reset = "none";
defparam \SalidaROM[28]~I .operation_mode = "output";
defparam \SalidaROM[28]~I .output_async_reset = "none";
defparam \SalidaROM[28]~I .output_power_up = "low";
defparam \SalidaROM[28]~I .output_register_mode = "none";
defparam \SalidaROM[28]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaROM[29]~I (
	.datain(\pmInstructionMem|q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaROM[29]));
// synopsys translate_off
defparam \SalidaROM[29]~I .input_async_reset = "none";
defparam \SalidaROM[29]~I .input_power_up = "low";
defparam \SalidaROM[29]~I .input_register_mode = "none";
defparam \SalidaROM[29]~I .input_sync_reset = "none";
defparam \SalidaROM[29]~I .oe_async_reset = "none";
defparam \SalidaROM[29]~I .oe_power_up = "low";
defparam \SalidaROM[29]~I .oe_register_mode = "none";
defparam \SalidaROM[29]~I .oe_sync_reset = "none";
defparam \SalidaROM[29]~I .operation_mode = "output";
defparam \SalidaROM[29]~I .output_async_reset = "none";
defparam \SalidaROM[29]~I .output_power_up = "low";
defparam \SalidaROM[29]~I .output_register_mode = "none";
defparam \SalidaROM[29]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaROM[30]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaROM[30]));
// synopsys translate_off
defparam \SalidaROM[30]~I .input_async_reset = "none";
defparam \SalidaROM[30]~I .input_power_up = "low";
defparam \SalidaROM[30]~I .input_register_mode = "none";
defparam \SalidaROM[30]~I .input_sync_reset = "none";
defparam \SalidaROM[30]~I .oe_async_reset = "none";
defparam \SalidaROM[30]~I .oe_power_up = "low";
defparam \SalidaROM[30]~I .oe_register_mode = "none";
defparam \SalidaROM[30]~I .oe_sync_reset = "none";
defparam \SalidaROM[30]~I .operation_mode = "output";
defparam \SalidaROM[30]~I .output_async_reset = "none";
defparam \SalidaROM[30]~I .output_power_up = "low";
defparam \SalidaROM[30]~I .output_register_mode = "none";
defparam \SalidaROM[30]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaROM[31]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaROM[31]));
// synopsys translate_off
defparam \SalidaROM[31]~I .input_async_reset = "none";
defparam \SalidaROM[31]~I .input_power_up = "low";
defparam \SalidaROM[31]~I .input_register_mode = "none";
defparam \SalidaROM[31]~I .input_sync_reset = "none";
defparam \SalidaROM[31]~I .oe_async_reset = "none";
defparam \SalidaROM[31]~I .oe_power_up = "low";
defparam \SalidaROM[31]~I .oe_register_mode = "none";
defparam \SalidaROM[31]~I .oe_sync_reset = "none";
defparam \SalidaROM[31]~I .operation_mode = "output";
defparam \SalidaROM[31]~I .output_async_reset = "none";
defparam \SalidaROM[31]~I .output_power_up = "low";
defparam \SalidaROM[31]~I .output_register_mode = "none";
defparam \SalidaROM[31]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRAM[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRAM[0]));
// synopsys translate_off
defparam \SalidaRAM[0]~I .input_async_reset = "none";
defparam \SalidaRAM[0]~I .input_power_up = "low";
defparam \SalidaRAM[0]~I .input_register_mode = "none";
defparam \SalidaRAM[0]~I .input_sync_reset = "none";
defparam \SalidaRAM[0]~I .oe_async_reset = "none";
defparam \SalidaRAM[0]~I .oe_power_up = "low";
defparam \SalidaRAM[0]~I .oe_register_mode = "none";
defparam \SalidaRAM[0]~I .oe_sync_reset = "none";
defparam \SalidaRAM[0]~I .operation_mode = "output";
defparam \SalidaRAM[0]~I .output_async_reset = "none";
defparam \SalidaRAM[0]~I .output_power_up = "low";
defparam \SalidaRAM[0]~I .output_register_mode = "none";
defparam \SalidaRAM[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRAM[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRAM[1]));
// synopsys translate_off
defparam \SalidaRAM[1]~I .input_async_reset = "none";
defparam \SalidaRAM[1]~I .input_power_up = "low";
defparam \SalidaRAM[1]~I .input_register_mode = "none";
defparam \SalidaRAM[1]~I .input_sync_reset = "none";
defparam \SalidaRAM[1]~I .oe_async_reset = "none";
defparam \SalidaRAM[1]~I .oe_power_up = "low";
defparam \SalidaRAM[1]~I .oe_register_mode = "none";
defparam \SalidaRAM[1]~I .oe_sync_reset = "none";
defparam \SalidaRAM[1]~I .operation_mode = "output";
defparam \SalidaRAM[1]~I .output_async_reset = "none";
defparam \SalidaRAM[1]~I .output_power_up = "low";
defparam \SalidaRAM[1]~I .output_register_mode = "none";
defparam \SalidaRAM[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRAM[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRAM[2]));
// synopsys translate_off
defparam \SalidaRAM[2]~I .input_async_reset = "none";
defparam \SalidaRAM[2]~I .input_power_up = "low";
defparam \SalidaRAM[2]~I .input_register_mode = "none";
defparam \SalidaRAM[2]~I .input_sync_reset = "none";
defparam \SalidaRAM[2]~I .oe_async_reset = "none";
defparam \SalidaRAM[2]~I .oe_power_up = "low";
defparam \SalidaRAM[2]~I .oe_register_mode = "none";
defparam \SalidaRAM[2]~I .oe_sync_reset = "none";
defparam \SalidaRAM[2]~I .operation_mode = "output";
defparam \SalidaRAM[2]~I .output_async_reset = "none";
defparam \SalidaRAM[2]~I .output_power_up = "low";
defparam \SalidaRAM[2]~I .output_register_mode = "none";
defparam \SalidaRAM[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRAM[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRAM[3]));
// synopsys translate_off
defparam \SalidaRAM[3]~I .input_async_reset = "none";
defparam \SalidaRAM[3]~I .input_power_up = "low";
defparam \SalidaRAM[3]~I .input_register_mode = "none";
defparam \SalidaRAM[3]~I .input_sync_reset = "none";
defparam \SalidaRAM[3]~I .oe_async_reset = "none";
defparam \SalidaRAM[3]~I .oe_power_up = "low";
defparam \SalidaRAM[3]~I .oe_register_mode = "none";
defparam \SalidaRAM[3]~I .oe_sync_reset = "none";
defparam \SalidaRAM[3]~I .operation_mode = "output";
defparam \SalidaRAM[3]~I .output_async_reset = "none";
defparam \SalidaRAM[3]~I .output_power_up = "low";
defparam \SalidaRAM[3]~I .output_register_mode = "none";
defparam \SalidaRAM[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRAM[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRAM[4]));
// synopsys translate_off
defparam \SalidaRAM[4]~I .input_async_reset = "none";
defparam \SalidaRAM[4]~I .input_power_up = "low";
defparam \SalidaRAM[4]~I .input_register_mode = "none";
defparam \SalidaRAM[4]~I .input_sync_reset = "none";
defparam \SalidaRAM[4]~I .oe_async_reset = "none";
defparam \SalidaRAM[4]~I .oe_power_up = "low";
defparam \SalidaRAM[4]~I .oe_register_mode = "none";
defparam \SalidaRAM[4]~I .oe_sync_reset = "none";
defparam \SalidaRAM[4]~I .operation_mode = "output";
defparam \SalidaRAM[4]~I .output_async_reset = "none";
defparam \SalidaRAM[4]~I .output_power_up = "low";
defparam \SalidaRAM[4]~I .output_register_mode = "none";
defparam \SalidaRAM[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRAM[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRAM[5]));
// synopsys translate_off
defparam \SalidaRAM[5]~I .input_async_reset = "none";
defparam \SalidaRAM[5]~I .input_power_up = "low";
defparam \SalidaRAM[5]~I .input_register_mode = "none";
defparam \SalidaRAM[5]~I .input_sync_reset = "none";
defparam \SalidaRAM[5]~I .oe_async_reset = "none";
defparam \SalidaRAM[5]~I .oe_power_up = "low";
defparam \SalidaRAM[5]~I .oe_register_mode = "none";
defparam \SalidaRAM[5]~I .oe_sync_reset = "none";
defparam \SalidaRAM[5]~I .operation_mode = "output";
defparam \SalidaRAM[5]~I .output_async_reset = "none";
defparam \SalidaRAM[5]~I .output_power_up = "low";
defparam \SalidaRAM[5]~I .output_register_mode = "none";
defparam \SalidaRAM[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRAM[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRAM[6]));
// synopsys translate_off
defparam \SalidaRAM[6]~I .input_async_reset = "none";
defparam \SalidaRAM[6]~I .input_power_up = "low";
defparam \SalidaRAM[6]~I .input_register_mode = "none";
defparam \SalidaRAM[6]~I .input_sync_reset = "none";
defparam \SalidaRAM[6]~I .oe_async_reset = "none";
defparam \SalidaRAM[6]~I .oe_power_up = "low";
defparam \SalidaRAM[6]~I .oe_register_mode = "none";
defparam \SalidaRAM[6]~I .oe_sync_reset = "none";
defparam \SalidaRAM[6]~I .operation_mode = "output";
defparam \SalidaRAM[6]~I .output_async_reset = "none";
defparam \SalidaRAM[6]~I .output_power_up = "low";
defparam \SalidaRAM[6]~I .output_register_mode = "none";
defparam \SalidaRAM[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRAM[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRAM[7]));
// synopsys translate_off
defparam \SalidaRAM[7]~I .input_async_reset = "none";
defparam \SalidaRAM[7]~I .input_power_up = "low";
defparam \SalidaRAM[7]~I .input_register_mode = "none";
defparam \SalidaRAM[7]~I .input_sync_reset = "none";
defparam \SalidaRAM[7]~I .oe_async_reset = "none";
defparam \SalidaRAM[7]~I .oe_power_up = "low";
defparam \SalidaRAM[7]~I .oe_register_mode = "none";
defparam \SalidaRAM[7]~I .oe_sync_reset = "none";
defparam \SalidaRAM[7]~I .operation_mode = "output";
defparam \SalidaRAM[7]~I .output_async_reset = "none";
defparam \SalidaRAM[7]~I .output_power_up = "low";
defparam \SalidaRAM[7]~I .output_register_mode = "none";
defparam \SalidaRAM[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRAM[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRAM[8]));
// synopsys translate_off
defparam \SalidaRAM[8]~I .input_async_reset = "none";
defparam \SalidaRAM[8]~I .input_power_up = "low";
defparam \SalidaRAM[8]~I .input_register_mode = "none";
defparam \SalidaRAM[8]~I .input_sync_reset = "none";
defparam \SalidaRAM[8]~I .oe_async_reset = "none";
defparam \SalidaRAM[8]~I .oe_power_up = "low";
defparam \SalidaRAM[8]~I .oe_register_mode = "none";
defparam \SalidaRAM[8]~I .oe_sync_reset = "none";
defparam \SalidaRAM[8]~I .operation_mode = "output";
defparam \SalidaRAM[8]~I .output_async_reset = "none";
defparam \SalidaRAM[8]~I .output_power_up = "low";
defparam \SalidaRAM[8]~I .output_register_mode = "none";
defparam \SalidaRAM[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRAM[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRAM[9]));
// synopsys translate_off
defparam \SalidaRAM[9]~I .input_async_reset = "none";
defparam \SalidaRAM[9]~I .input_power_up = "low";
defparam \SalidaRAM[9]~I .input_register_mode = "none";
defparam \SalidaRAM[9]~I .input_sync_reset = "none";
defparam \SalidaRAM[9]~I .oe_async_reset = "none";
defparam \SalidaRAM[9]~I .oe_power_up = "low";
defparam \SalidaRAM[9]~I .oe_register_mode = "none";
defparam \SalidaRAM[9]~I .oe_sync_reset = "none";
defparam \SalidaRAM[9]~I .operation_mode = "output";
defparam \SalidaRAM[9]~I .output_async_reset = "none";
defparam \SalidaRAM[9]~I .output_power_up = "low";
defparam \SalidaRAM[9]~I .output_register_mode = "none";
defparam \SalidaRAM[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRAM[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRAM[10]));
// synopsys translate_off
defparam \SalidaRAM[10]~I .input_async_reset = "none";
defparam \SalidaRAM[10]~I .input_power_up = "low";
defparam \SalidaRAM[10]~I .input_register_mode = "none";
defparam \SalidaRAM[10]~I .input_sync_reset = "none";
defparam \SalidaRAM[10]~I .oe_async_reset = "none";
defparam \SalidaRAM[10]~I .oe_power_up = "low";
defparam \SalidaRAM[10]~I .oe_register_mode = "none";
defparam \SalidaRAM[10]~I .oe_sync_reset = "none";
defparam \SalidaRAM[10]~I .operation_mode = "output";
defparam \SalidaRAM[10]~I .output_async_reset = "none";
defparam \SalidaRAM[10]~I .output_power_up = "low";
defparam \SalidaRAM[10]~I .output_register_mode = "none";
defparam \SalidaRAM[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRAM[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRAM[11]));
// synopsys translate_off
defparam \SalidaRAM[11]~I .input_async_reset = "none";
defparam \SalidaRAM[11]~I .input_power_up = "low";
defparam \SalidaRAM[11]~I .input_register_mode = "none";
defparam \SalidaRAM[11]~I .input_sync_reset = "none";
defparam \SalidaRAM[11]~I .oe_async_reset = "none";
defparam \SalidaRAM[11]~I .oe_power_up = "low";
defparam \SalidaRAM[11]~I .oe_register_mode = "none";
defparam \SalidaRAM[11]~I .oe_sync_reset = "none";
defparam \SalidaRAM[11]~I .operation_mode = "output";
defparam \SalidaRAM[11]~I .output_async_reset = "none";
defparam \SalidaRAM[11]~I .output_power_up = "low";
defparam \SalidaRAM[11]~I .output_register_mode = "none";
defparam \SalidaRAM[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRAM[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRAM[12]));
// synopsys translate_off
defparam \SalidaRAM[12]~I .input_async_reset = "none";
defparam \SalidaRAM[12]~I .input_power_up = "low";
defparam \SalidaRAM[12]~I .input_register_mode = "none";
defparam \SalidaRAM[12]~I .input_sync_reset = "none";
defparam \SalidaRAM[12]~I .oe_async_reset = "none";
defparam \SalidaRAM[12]~I .oe_power_up = "low";
defparam \SalidaRAM[12]~I .oe_register_mode = "none";
defparam \SalidaRAM[12]~I .oe_sync_reset = "none";
defparam \SalidaRAM[12]~I .operation_mode = "output";
defparam \SalidaRAM[12]~I .output_async_reset = "none";
defparam \SalidaRAM[12]~I .output_power_up = "low";
defparam \SalidaRAM[12]~I .output_register_mode = "none";
defparam \SalidaRAM[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRAM[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRAM[13]));
// synopsys translate_off
defparam \SalidaRAM[13]~I .input_async_reset = "none";
defparam \SalidaRAM[13]~I .input_power_up = "low";
defparam \SalidaRAM[13]~I .input_register_mode = "none";
defparam \SalidaRAM[13]~I .input_sync_reset = "none";
defparam \SalidaRAM[13]~I .oe_async_reset = "none";
defparam \SalidaRAM[13]~I .oe_power_up = "low";
defparam \SalidaRAM[13]~I .oe_register_mode = "none";
defparam \SalidaRAM[13]~I .oe_sync_reset = "none";
defparam \SalidaRAM[13]~I .operation_mode = "output";
defparam \SalidaRAM[13]~I .output_async_reset = "none";
defparam \SalidaRAM[13]~I .output_power_up = "low";
defparam \SalidaRAM[13]~I .output_register_mode = "none";
defparam \SalidaRAM[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRAM[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRAM[14]));
// synopsys translate_off
defparam \SalidaRAM[14]~I .input_async_reset = "none";
defparam \SalidaRAM[14]~I .input_power_up = "low";
defparam \SalidaRAM[14]~I .input_register_mode = "none";
defparam \SalidaRAM[14]~I .input_sync_reset = "none";
defparam \SalidaRAM[14]~I .oe_async_reset = "none";
defparam \SalidaRAM[14]~I .oe_power_up = "low";
defparam \SalidaRAM[14]~I .oe_register_mode = "none";
defparam \SalidaRAM[14]~I .oe_sync_reset = "none";
defparam \SalidaRAM[14]~I .operation_mode = "output";
defparam \SalidaRAM[14]~I .output_async_reset = "none";
defparam \SalidaRAM[14]~I .output_power_up = "low";
defparam \SalidaRAM[14]~I .output_register_mode = "none";
defparam \SalidaRAM[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRAM[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRAM[15]));
// synopsys translate_off
defparam \SalidaRAM[15]~I .input_async_reset = "none";
defparam \SalidaRAM[15]~I .input_power_up = "low";
defparam \SalidaRAM[15]~I .input_register_mode = "none";
defparam \SalidaRAM[15]~I .input_sync_reset = "none";
defparam \SalidaRAM[15]~I .oe_async_reset = "none";
defparam \SalidaRAM[15]~I .oe_power_up = "low";
defparam \SalidaRAM[15]~I .oe_register_mode = "none";
defparam \SalidaRAM[15]~I .oe_sync_reset = "none";
defparam \SalidaRAM[15]~I .operation_mode = "output";
defparam \SalidaRAM[15]~I .output_async_reset = "none";
defparam \SalidaRAM[15]~I .output_power_up = "low";
defparam \SalidaRAM[15]~I .output_register_mode = "none";
defparam \SalidaRAM[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRAM[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRAM[16]));
// synopsys translate_off
defparam \SalidaRAM[16]~I .input_async_reset = "none";
defparam \SalidaRAM[16]~I .input_power_up = "low";
defparam \SalidaRAM[16]~I .input_register_mode = "none";
defparam \SalidaRAM[16]~I .input_sync_reset = "none";
defparam \SalidaRAM[16]~I .oe_async_reset = "none";
defparam \SalidaRAM[16]~I .oe_power_up = "low";
defparam \SalidaRAM[16]~I .oe_register_mode = "none";
defparam \SalidaRAM[16]~I .oe_sync_reset = "none";
defparam \SalidaRAM[16]~I .operation_mode = "output";
defparam \SalidaRAM[16]~I .output_async_reset = "none";
defparam \SalidaRAM[16]~I .output_power_up = "low";
defparam \SalidaRAM[16]~I .output_register_mode = "none";
defparam \SalidaRAM[16]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRAM[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRAM[17]));
// synopsys translate_off
defparam \SalidaRAM[17]~I .input_async_reset = "none";
defparam \SalidaRAM[17]~I .input_power_up = "low";
defparam \SalidaRAM[17]~I .input_register_mode = "none";
defparam \SalidaRAM[17]~I .input_sync_reset = "none";
defparam \SalidaRAM[17]~I .oe_async_reset = "none";
defparam \SalidaRAM[17]~I .oe_power_up = "low";
defparam \SalidaRAM[17]~I .oe_register_mode = "none";
defparam \SalidaRAM[17]~I .oe_sync_reset = "none";
defparam \SalidaRAM[17]~I .operation_mode = "output";
defparam \SalidaRAM[17]~I .output_async_reset = "none";
defparam \SalidaRAM[17]~I .output_power_up = "low";
defparam \SalidaRAM[17]~I .output_register_mode = "none";
defparam \SalidaRAM[17]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRAM[18]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRAM[18]));
// synopsys translate_off
defparam \SalidaRAM[18]~I .input_async_reset = "none";
defparam \SalidaRAM[18]~I .input_power_up = "low";
defparam \SalidaRAM[18]~I .input_register_mode = "none";
defparam \SalidaRAM[18]~I .input_sync_reset = "none";
defparam \SalidaRAM[18]~I .oe_async_reset = "none";
defparam \SalidaRAM[18]~I .oe_power_up = "low";
defparam \SalidaRAM[18]~I .oe_register_mode = "none";
defparam \SalidaRAM[18]~I .oe_sync_reset = "none";
defparam \SalidaRAM[18]~I .operation_mode = "output";
defparam \SalidaRAM[18]~I .output_async_reset = "none";
defparam \SalidaRAM[18]~I .output_power_up = "low";
defparam \SalidaRAM[18]~I .output_register_mode = "none";
defparam \SalidaRAM[18]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRAM[19]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRAM[19]));
// synopsys translate_off
defparam \SalidaRAM[19]~I .input_async_reset = "none";
defparam \SalidaRAM[19]~I .input_power_up = "low";
defparam \SalidaRAM[19]~I .input_register_mode = "none";
defparam \SalidaRAM[19]~I .input_sync_reset = "none";
defparam \SalidaRAM[19]~I .oe_async_reset = "none";
defparam \SalidaRAM[19]~I .oe_power_up = "low";
defparam \SalidaRAM[19]~I .oe_register_mode = "none";
defparam \SalidaRAM[19]~I .oe_sync_reset = "none";
defparam \SalidaRAM[19]~I .operation_mode = "output";
defparam \SalidaRAM[19]~I .output_async_reset = "none";
defparam \SalidaRAM[19]~I .output_power_up = "low";
defparam \SalidaRAM[19]~I .output_register_mode = "none";
defparam \SalidaRAM[19]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRAM[20]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRAM[20]));
// synopsys translate_off
defparam \SalidaRAM[20]~I .input_async_reset = "none";
defparam \SalidaRAM[20]~I .input_power_up = "low";
defparam \SalidaRAM[20]~I .input_register_mode = "none";
defparam \SalidaRAM[20]~I .input_sync_reset = "none";
defparam \SalidaRAM[20]~I .oe_async_reset = "none";
defparam \SalidaRAM[20]~I .oe_power_up = "low";
defparam \SalidaRAM[20]~I .oe_register_mode = "none";
defparam \SalidaRAM[20]~I .oe_sync_reset = "none";
defparam \SalidaRAM[20]~I .operation_mode = "output";
defparam \SalidaRAM[20]~I .output_async_reset = "none";
defparam \SalidaRAM[20]~I .output_power_up = "low";
defparam \SalidaRAM[20]~I .output_register_mode = "none";
defparam \SalidaRAM[20]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRAM[21]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRAM[21]));
// synopsys translate_off
defparam \SalidaRAM[21]~I .input_async_reset = "none";
defparam \SalidaRAM[21]~I .input_power_up = "low";
defparam \SalidaRAM[21]~I .input_register_mode = "none";
defparam \SalidaRAM[21]~I .input_sync_reset = "none";
defparam \SalidaRAM[21]~I .oe_async_reset = "none";
defparam \SalidaRAM[21]~I .oe_power_up = "low";
defparam \SalidaRAM[21]~I .oe_register_mode = "none";
defparam \SalidaRAM[21]~I .oe_sync_reset = "none";
defparam \SalidaRAM[21]~I .operation_mode = "output";
defparam \SalidaRAM[21]~I .output_async_reset = "none";
defparam \SalidaRAM[21]~I .output_power_up = "low";
defparam \SalidaRAM[21]~I .output_register_mode = "none";
defparam \SalidaRAM[21]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRAM[22]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRAM[22]));
// synopsys translate_off
defparam \SalidaRAM[22]~I .input_async_reset = "none";
defparam \SalidaRAM[22]~I .input_power_up = "low";
defparam \SalidaRAM[22]~I .input_register_mode = "none";
defparam \SalidaRAM[22]~I .input_sync_reset = "none";
defparam \SalidaRAM[22]~I .oe_async_reset = "none";
defparam \SalidaRAM[22]~I .oe_power_up = "low";
defparam \SalidaRAM[22]~I .oe_register_mode = "none";
defparam \SalidaRAM[22]~I .oe_sync_reset = "none";
defparam \SalidaRAM[22]~I .operation_mode = "output";
defparam \SalidaRAM[22]~I .output_async_reset = "none";
defparam \SalidaRAM[22]~I .output_power_up = "low";
defparam \SalidaRAM[22]~I .output_register_mode = "none";
defparam \SalidaRAM[22]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRAM[23]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRAM[23]));
// synopsys translate_off
defparam \SalidaRAM[23]~I .input_async_reset = "none";
defparam \SalidaRAM[23]~I .input_power_up = "low";
defparam \SalidaRAM[23]~I .input_register_mode = "none";
defparam \SalidaRAM[23]~I .input_sync_reset = "none";
defparam \SalidaRAM[23]~I .oe_async_reset = "none";
defparam \SalidaRAM[23]~I .oe_power_up = "low";
defparam \SalidaRAM[23]~I .oe_register_mode = "none";
defparam \SalidaRAM[23]~I .oe_sync_reset = "none";
defparam \SalidaRAM[23]~I .operation_mode = "output";
defparam \SalidaRAM[23]~I .output_async_reset = "none";
defparam \SalidaRAM[23]~I .output_power_up = "low";
defparam \SalidaRAM[23]~I .output_register_mode = "none";
defparam \SalidaRAM[23]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRAM[24]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRAM[24]));
// synopsys translate_off
defparam \SalidaRAM[24]~I .input_async_reset = "none";
defparam \SalidaRAM[24]~I .input_power_up = "low";
defparam \SalidaRAM[24]~I .input_register_mode = "none";
defparam \SalidaRAM[24]~I .input_sync_reset = "none";
defparam \SalidaRAM[24]~I .oe_async_reset = "none";
defparam \SalidaRAM[24]~I .oe_power_up = "low";
defparam \SalidaRAM[24]~I .oe_register_mode = "none";
defparam \SalidaRAM[24]~I .oe_sync_reset = "none";
defparam \SalidaRAM[24]~I .operation_mode = "output";
defparam \SalidaRAM[24]~I .output_async_reset = "none";
defparam \SalidaRAM[24]~I .output_power_up = "low";
defparam \SalidaRAM[24]~I .output_register_mode = "none";
defparam \SalidaRAM[24]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRAM[25]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRAM[25]));
// synopsys translate_off
defparam \SalidaRAM[25]~I .input_async_reset = "none";
defparam \SalidaRAM[25]~I .input_power_up = "low";
defparam \SalidaRAM[25]~I .input_register_mode = "none";
defparam \SalidaRAM[25]~I .input_sync_reset = "none";
defparam \SalidaRAM[25]~I .oe_async_reset = "none";
defparam \SalidaRAM[25]~I .oe_power_up = "low";
defparam \SalidaRAM[25]~I .oe_register_mode = "none";
defparam \SalidaRAM[25]~I .oe_sync_reset = "none";
defparam \SalidaRAM[25]~I .operation_mode = "output";
defparam \SalidaRAM[25]~I .output_async_reset = "none";
defparam \SalidaRAM[25]~I .output_power_up = "low";
defparam \SalidaRAM[25]~I .output_register_mode = "none";
defparam \SalidaRAM[25]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRAM[26]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRAM[26]));
// synopsys translate_off
defparam \SalidaRAM[26]~I .input_async_reset = "none";
defparam \SalidaRAM[26]~I .input_power_up = "low";
defparam \SalidaRAM[26]~I .input_register_mode = "none";
defparam \SalidaRAM[26]~I .input_sync_reset = "none";
defparam \SalidaRAM[26]~I .oe_async_reset = "none";
defparam \SalidaRAM[26]~I .oe_power_up = "low";
defparam \SalidaRAM[26]~I .oe_register_mode = "none";
defparam \SalidaRAM[26]~I .oe_sync_reset = "none";
defparam \SalidaRAM[26]~I .operation_mode = "output";
defparam \SalidaRAM[26]~I .output_async_reset = "none";
defparam \SalidaRAM[26]~I .output_power_up = "low";
defparam \SalidaRAM[26]~I .output_register_mode = "none";
defparam \SalidaRAM[26]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRAM[27]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRAM[27]));
// synopsys translate_off
defparam \SalidaRAM[27]~I .input_async_reset = "none";
defparam \SalidaRAM[27]~I .input_power_up = "low";
defparam \SalidaRAM[27]~I .input_register_mode = "none";
defparam \SalidaRAM[27]~I .input_sync_reset = "none";
defparam \SalidaRAM[27]~I .oe_async_reset = "none";
defparam \SalidaRAM[27]~I .oe_power_up = "low";
defparam \SalidaRAM[27]~I .oe_register_mode = "none";
defparam \SalidaRAM[27]~I .oe_sync_reset = "none";
defparam \SalidaRAM[27]~I .operation_mode = "output";
defparam \SalidaRAM[27]~I .output_async_reset = "none";
defparam \SalidaRAM[27]~I .output_power_up = "low";
defparam \SalidaRAM[27]~I .output_register_mode = "none";
defparam \SalidaRAM[27]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRAM[28]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRAM[28]));
// synopsys translate_off
defparam \SalidaRAM[28]~I .input_async_reset = "none";
defparam \SalidaRAM[28]~I .input_power_up = "low";
defparam \SalidaRAM[28]~I .input_register_mode = "none";
defparam \SalidaRAM[28]~I .input_sync_reset = "none";
defparam \SalidaRAM[28]~I .oe_async_reset = "none";
defparam \SalidaRAM[28]~I .oe_power_up = "low";
defparam \SalidaRAM[28]~I .oe_register_mode = "none";
defparam \SalidaRAM[28]~I .oe_sync_reset = "none";
defparam \SalidaRAM[28]~I .operation_mode = "output";
defparam \SalidaRAM[28]~I .output_async_reset = "none";
defparam \SalidaRAM[28]~I .output_power_up = "low";
defparam \SalidaRAM[28]~I .output_register_mode = "none";
defparam \SalidaRAM[28]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRAM[29]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRAM[29]));
// synopsys translate_off
defparam \SalidaRAM[29]~I .input_async_reset = "none";
defparam \SalidaRAM[29]~I .input_power_up = "low";
defparam \SalidaRAM[29]~I .input_register_mode = "none";
defparam \SalidaRAM[29]~I .input_sync_reset = "none";
defparam \SalidaRAM[29]~I .oe_async_reset = "none";
defparam \SalidaRAM[29]~I .oe_power_up = "low";
defparam \SalidaRAM[29]~I .oe_register_mode = "none";
defparam \SalidaRAM[29]~I .oe_sync_reset = "none";
defparam \SalidaRAM[29]~I .operation_mode = "output";
defparam \SalidaRAM[29]~I .output_async_reset = "none";
defparam \SalidaRAM[29]~I .output_power_up = "low";
defparam \SalidaRAM[29]~I .output_register_mode = "none";
defparam \SalidaRAM[29]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRAM[30]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRAM[30]));
// synopsys translate_off
defparam \SalidaRAM[30]~I .input_async_reset = "none";
defparam \SalidaRAM[30]~I .input_power_up = "low";
defparam \SalidaRAM[30]~I .input_register_mode = "none";
defparam \SalidaRAM[30]~I .input_sync_reset = "none";
defparam \SalidaRAM[30]~I .oe_async_reset = "none";
defparam \SalidaRAM[30]~I .oe_power_up = "low";
defparam \SalidaRAM[30]~I .oe_register_mode = "none";
defparam \SalidaRAM[30]~I .oe_sync_reset = "none";
defparam \SalidaRAM[30]~I .operation_mode = "output";
defparam \SalidaRAM[30]~I .output_async_reset = "none";
defparam \SalidaRAM[30]~I .output_power_up = "low";
defparam \SalidaRAM[30]~I .output_register_mode = "none";
defparam \SalidaRAM[30]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRAM[31]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRAM[31]));
// synopsys translate_off
defparam \SalidaRAM[31]~I .input_async_reset = "none";
defparam \SalidaRAM[31]~I .input_power_up = "low";
defparam \SalidaRAM[31]~I .input_register_mode = "none";
defparam \SalidaRAM[31]~I .input_sync_reset = "none";
defparam \SalidaRAM[31]~I .oe_async_reset = "none";
defparam \SalidaRAM[31]~I .oe_power_up = "low";
defparam \SalidaRAM[31]~I .oe_register_mode = "none";
defparam \SalidaRAM[31]~I .oe_sync_reset = "none";
defparam \SalidaRAM[31]~I .operation_mode = "output";
defparam \SalidaRAM[31]~I .output_async_reset = "none";
defparam \SalidaRAM[31]~I .output_power_up = "low";
defparam \SalidaRAM[31]~I .output_register_mode = "none";
defparam \SalidaRAM[31]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF1[0]~I (
	.datain(\pmALU|Add0~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF1[0]));
// synopsys translate_off
defparam \SalidaRF1[0]~I .input_async_reset = "none";
defparam \SalidaRF1[0]~I .input_power_up = "low";
defparam \SalidaRF1[0]~I .input_register_mode = "none";
defparam \SalidaRF1[0]~I .input_sync_reset = "none";
defparam \SalidaRF1[0]~I .oe_async_reset = "none";
defparam \SalidaRF1[0]~I .oe_power_up = "low";
defparam \SalidaRF1[0]~I .oe_register_mode = "none";
defparam \SalidaRF1[0]~I .oe_sync_reset = "none";
defparam \SalidaRF1[0]~I .operation_mode = "output";
defparam \SalidaRF1[0]~I .output_async_reset = "none";
defparam \SalidaRF1[0]~I .output_power_up = "low";
defparam \SalidaRF1[0]~I .output_register_mode = "none";
defparam \SalidaRF1[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF1[1]~I (
	.datain(\pmALU|Add0~34_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF1[1]));
// synopsys translate_off
defparam \SalidaRF1[1]~I .input_async_reset = "none";
defparam \SalidaRF1[1]~I .input_power_up = "low";
defparam \SalidaRF1[1]~I .input_register_mode = "none";
defparam \SalidaRF1[1]~I .input_sync_reset = "none";
defparam \SalidaRF1[1]~I .oe_async_reset = "none";
defparam \SalidaRF1[1]~I .oe_power_up = "low";
defparam \SalidaRF1[1]~I .oe_register_mode = "none";
defparam \SalidaRF1[1]~I .oe_sync_reset = "none";
defparam \SalidaRF1[1]~I .operation_mode = "output";
defparam \SalidaRF1[1]~I .output_async_reset = "none";
defparam \SalidaRF1[1]~I .output_power_up = "low";
defparam \SalidaRF1[1]~I .output_register_mode = "none";
defparam \SalidaRF1[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF1[2]~I (
	.datain(\pmALU|Add0~36_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF1[2]));
// synopsys translate_off
defparam \SalidaRF1[2]~I .input_async_reset = "none";
defparam \SalidaRF1[2]~I .input_power_up = "low";
defparam \SalidaRF1[2]~I .input_register_mode = "none";
defparam \SalidaRF1[2]~I .input_sync_reset = "none";
defparam \SalidaRF1[2]~I .oe_async_reset = "none";
defparam \SalidaRF1[2]~I .oe_power_up = "low";
defparam \SalidaRF1[2]~I .oe_register_mode = "none";
defparam \SalidaRF1[2]~I .oe_sync_reset = "none";
defparam \SalidaRF1[2]~I .operation_mode = "output";
defparam \SalidaRF1[2]~I .output_async_reset = "none";
defparam \SalidaRF1[2]~I .output_power_up = "low";
defparam \SalidaRF1[2]~I .output_register_mode = "none";
defparam \SalidaRF1[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF1[3]~I (
	.datain(\pmALU|Add0~38_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF1[3]));
// synopsys translate_off
defparam \SalidaRF1[3]~I .input_async_reset = "none";
defparam \SalidaRF1[3]~I .input_power_up = "low";
defparam \SalidaRF1[3]~I .input_register_mode = "none";
defparam \SalidaRF1[3]~I .input_sync_reset = "none";
defparam \SalidaRF1[3]~I .oe_async_reset = "none";
defparam \SalidaRF1[3]~I .oe_power_up = "low";
defparam \SalidaRF1[3]~I .oe_register_mode = "none";
defparam \SalidaRF1[3]~I .oe_sync_reset = "none";
defparam \SalidaRF1[3]~I .operation_mode = "output";
defparam \SalidaRF1[3]~I .output_async_reset = "none";
defparam \SalidaRF1[3]~I .output_power_up = "low";
defparam \SalidaRF1[3]~I .output_register_mode = "none";
defparam \SalidaRF1[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF1[4]~I (
	.datain(\pmALU|Add0~40_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF1[4]));
// synopsys translate_off
defparam \SalidaRF1[4]~I .input_async_reset = "none";
defparam \SalidaRF1[4]~I .input_power_up = "low";
defparam \SalidaRF1[4]~I .input_register_mode = "none";
defparam \SalidaRF1[4]~I .input_sync_reset = "none";
defparam \SalidaRF1[4]~I .oe_async_reset = "none";
defparam \SalidaRF1[4]~I .oe_power_up = "low";
defparam \SalidaRF1[4]~I .oe_register_mode = "none";
defparam \SalidaRF1[4]~I .oe_sync_reset = "none";
defparam \SalidaRF1[4]~I .operation_mode = "output";
defparam \SalidaRF1[4]~I .output_async_reset = "none";
defparam \SalidaRF1[4]~I .output_power_up = "low";
defparam \SalidaRF1[4]~I .output_register_mode = "none";
defparam \SalidaRF1[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF1[5]~I (
	.datain(\pmALU|Add0~42_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF1[5]));
// synopsys translate_off
defparam \SalidaRF1[5]~I .input_async_reset = "none";
defparam \SalidaRF1[5]~I .input_power_up = "low";
defparam \SalidaRF1[5]~I .input_register_mode = "none";
defparam \SalidaRF1[5]~I .input_sync_reset = "none";
defparam \SalidaRF1[5]~I .oe_async_reset = "none";
defparam \SalidaRF1[5]~I .oe_power_up = "low";
defparam \SalidaRF1[5]~I .oe_register_mode = "none";
defparam \SalidaRF1[5]~I .oe_sync_reset = "none";
defparam \SalidaRF1[5]~I .operation_mode = "output";
defparam \SalidaRF1[5]~I .output_async_reset = "none";
defparam \SalidaRF1[5]~I .output_power_up = "low";
defparam \SalidaRF1[5]~I .output_register_mode = "none";
defparam \SalidaRF1[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF1[6]~I (
	.datain(\pmALU|Add0~44_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF1[6]));
// synopsys translate_off
defparam \SalidaRF1[6]~I .input_async_reset = "none";
defparam \SalidaRF1[6]~I .input_power_up = "low";
defparam \SalidaRF1[6]~I .input_register_mode = "none";
defparam \SalidaRF1[6]~I .input_sync_reset = "none";
defparam \SalidaRF1[6]~I .oe_async_reset = "none";
defparam \SalidaRF1[6]~I .oe_power_up = "low";
defparam \SalidaRF1[6]~I .oe_register_mode = "none";
defparam \SalidaRF1[6]~I .oe_sync_reset = "none";
defparam \SalidaRF1[6]~I .operation_mode = "output";
defparam \SalidaRF1[6]~I .output_async_reset = "none";
defparam \SalidaRF1[6]~I .output_power_up = "low";
defparam \SalidaRF1[6]~I .output_register_mode = "none";
defparam \SalidaRF1[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF1[7]~I (
	.datain(\pmALU|Add0~46_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF1[7]));
// synopsys translate_off
defparam \SalidaRF1[7]~I .input_async_reset = "none";
defparam \SalidaRF1[7]~I .input_power_up = "low";
defparam \SalidaRF1[7]~I .input_register_mode = "none";
defparam \SalidaRF1[7]~I .input_sync_reset = "none";
defparam \SalidaRF1[7]~I .oe_async_reset = "none";
defparam \SalidaRF1[7]~I .oe_power_up = "low";
defparam \SalidaRF1[7]~I .oe_register_mode = "none";
defparam \SalidaRF1[7]~I .oe_sync_reset = "none";
defparam \SalidaRF1[7]~I .operation_mode = "output";
defparam \SalidaRF1[7]~I .output_async_reset = "none";
defparam \SalidaRF1[7]~I .output_power_up = "low";
defparam \SalidaRF1[7]~I .output_register_mode = "none";
defparam \SalidaRF1[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF1[8]~I (
	.datain(\pmALU|Add0~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF1[8]));
// synopsys translate_off
defparam \SalidaRF1[8]~I .input_async_reset = "none";
defparam \SalidaRF1[8]~I .input_power_up = "low";
defparam \SalidaRF1[8]~I .input_register_mode = "none";
defparam \SalidaRF1[8]~I .input_sync_reset = "none";
defparam \SalidaRF1[8]~I .oe_async_reset = "none";
defparam \SalidaRF1[8]~I .oe_power_up = "low";
defparam \SalidaRF1[8]~I .oe_register_mode = "none";
defparam \SalidaRF1[8]~I .oe_sync_reset = "none";
defparam \SalidaRF1[8]~I .operation_mode = "output";
defparam \SalidaRF1[8]~I .output_async_reset = "none";
defparam \SalidaRF1[8]~I .output_power_up = "low";
defparam \SalidaRF1[8]~I .output_register_mode = "none";
defparam \SalidaRF1[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF1[9]~I (
	.datain(\pmALU|Add0~50_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF1[9]));
// synopsys translate_off
defparam \SalidaRF1[9]~I .input_async_reset = "none";
defparam \SalidaRF1[9]~I .input_power_up = "low";
defparam \SalidaRF1[9]~I .input_register_mode = "none";
defparam \SalidaRF1[9]~I .input_sync_reset = "none";
defparam \SalidaRF1[9]~I .oe_async_reset = "none";
defparam \SalidaRF1[9]~I .oe_power_up = "low";
defparam \SalidaRF1[9]~I .oe_register_mode = "none";
defparam \SalidaRF1[9]~I .oe_sync_reset = "none";
defparam \SalidaRF1[9]~I .operation_mode = "output";
defparam \SalidaRF1[9]~I .output_async_reset = "none";
defparam \SalidaRF1[9]~I .output_power_up = "low";
defparam \SalidaRF1[9]~I .output_register_mode = "none";
defparam \SalidaRF1[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF1[10]~I (
	.datain(\pmALU|Add0~52_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF1[10]));
// synopsys translate_off
defparam \SalidaRF1[10]~I .input_async_reset = "none";
defparam \SalidaRF1[10]~I .input_power_up = "low";
defparam \SalidaRF1[10]~I .input_register_mode = "none";
defparam \SalidaRF1[10]~I .input_sync_reset = "none";
defparam \SalidaRF1[10]~I .oe_async_reset = "none";
defparam \SalidaRF1[10]~I .oe_power_up = "low";
defparam \SalidaRF1[10]~I .oe_register_mode = "none";
defparam \SalidaRF1[10]~I .oe_sync_reset = "none";
defparam \SalidaRF1[10]~I .operation_mode = "output";
defparam \SalidaRF1[10]~I .output_async_reset = "none";
defparam \SalidaRF1[10]~I .output_power_up = "low";
defparam \SalidaRF1[10]~I .output_register_mode = "none";
defparam \SalidaRF1[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF1[11]~I (
	.datain(\pmALU|Add0~54_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF1[11]));
// synopsys translate_off
defparam \SalidaRF1[11]~I .input_async_reset = "none";
defparam \SalidaRF1[11]~I .input_power_up = "low";
defparam \SalidaRF1[11]~I .input_register_mode = "none";
defparam \SalidaRF1[11]~I .input_sync_reset = "none";
defparam \SalidaRF1[11]~I .oe_async_reset = "none";
defparam \SalidaRF1[11]~I .oe_power_up = "low";
defparam \SalidaRF1[11]~I .oe_register_mode = "none";
defparam \SalidaRF1[11]~I .oe_sync_reset = "none";
defparam \SalidaRF1[11]~I .operation_mode = "output";
defparam \SalidaRF1[11]~I .output_async_reset = "none";
defparam \SalidaRF1[11]~I .output_power_up = "low";
defparam \SalidaRF1[11]~I .output_register_mode = "none";
defparam \SalidaRF1[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF1[12]~I (
	.datain(\pmALU|Add0~56_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF1[12]));
// synopsys translate_off
defparam \SalidaRF1[12]~I .input_async_reset = "none";
defparam \SalidaRF1[12]~I .input_power_up = "low";
defparam \SalidaRF1[12]~I .input_register_mode = "none";
defparam \SalidaRF1[12]~I .input_sync_reset = "none";
defparam \SalidaRF1[12]~I .oe_async_reset = "none";
defparam \SalidaRF1[12]~I .oe_power_up = "low";
defparam \SalidaRF1[12]~I .oe_register_mode = "none";
defparam \SalidaRF1[12]~I .oe_sync_reset = "none";
defparam \SalidaRF1[12]~I .operation_mode = "output";
defparam \SalidaRF1[12]~I .output_async_reset = "none";
defparam \SalidaRF1[12]~I .output_power_up = "low";
defparam \SalidaRF1[12]~I .output_register_mode = "none";
defparam \SalidaRF1[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF1[13]~I (
	.datain(\pmALU|Add0~58_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF1[13]));
// synopsys translate_off
defparam \SalidaRF1[13]~I .input_async_reset = "none";
defparam \SalidaRF1[13]~I .input_power_up = "low";
defparam \SalidaRF1[13]~I .input_register_mode = "none";
defparam \SalidaRF1[13]~I .input_sync_reset = "none";
defparam \SalidaRF1[13]~I .oe_async_reset = "none";
defparam \SalidaRF1[13]~I .oe_power_up = "low";
defparam \SalidaRF1[13]~I .oe_register_mode = "none";
defparam \SalidaRF1[13]~I .oe_sync_reset = "none";
defparam \SalidaRF1[13]~I .operation_mode = "output";
defparam \SalidaRF1[13]~I .output_async_reset = "none";
defparam \SalidaRF1[13]~I .output_power_up = "low";
defparam \SalidaRF1[13]~I .output_register_mode = "none";
defparam \SalidaRF1[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF1[14]~I (
	.datain(\pmALU|Add0~60_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF1[14]));
// synopsys translate_off
defparam \SalidaRF1[14]~I .input_async_reset = "none";
defparam \SalidaRF1[14]~I .input_power_up = "low";
defparam \SalidaRF1[14]~I .input_register_mode = "none";
defparam \SalidaRF1[14]~I .input_sync_reset = "none";
defparam \SalidaRF1[14]~I .oe_async_reset = "none";
defparam \SalidaRF1[14]~I .oe_power_up = "low";
defparam \SalidaRF1[14]~I .oe_register_mode = "none";
defparam \SalidaRF1[14]~I .oe_sync_reset = "none";
defparam \SalidaRF1[14]~I .operation_mode = "output";
defparam \SalidaRF1[14]~I .output_async_reset = "none";
defparam \SalidaRF1[14]~I .output_power_up = "low";
defparam \SalidaRF1[14]~I .output_register_mode = "none";
defparam \SalidaRF1[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF1[15]~I (
	.datain(\pmALU|Add0~62_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF1[15]));
// synopsys translate_off
defparam \SalidaRF1[15]~I .input_async_reset = "none";
defparam \SalidaRF1[15]~I .input_power_up = "low";
defparam \SalidaRF1[15]~I .input_register_mode = "none";
defparam \SalidaRF1[15]~I .input_sync_reset = "none";
defparam \SalidaRF1[15]~I .oe_async_reset = "none";
defparam \SalidaRF1[15]~I .oe_power_up = "low";
defparam \SalidaRF1[15]~I .oe_register_mode = "none";
defparam \SalidaRF1[15]~I .oe_sync_reset = "none";
defparam \SalidaRF1[15]~I .operation_mode = "output";
defparam \SalidaRF1[15]~I .output_async_reset = "none";
defparam \SalidaRF1[15]~I .output_power_up = "low";
defparam \SalidaRF1[15]~I .output_register_mode = "none";
defparam \SalidaRF1[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF1[16]~I (
	.datain(\pmALU|Add0~64_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF1[16]));
// synopsys translate_off
defparam \SalidaRF1[16]~I .input_async_reset = "none";
defparam \SalidaRF1[16]~I .input_power_up = "low";
defparam \SalidaRF1[16]~I .input_register_mode = "none";
defparam \SalidaRF1[16]~I .input_sync_reset = "none";
defparam \SalidaRF1[16]~I .oe_async_reset = "none";
defparam \SalidaRF1[16]~I .oe_power_up = "low";
defparam \SalidaRF1[16]~I .oe_register_mode = "none";
defparam \SalidaRF1[16]~I .oe_sync_reset = "none";
defparam \SalidaRF1[16]~I .operation_mode = "output";
defparam \SalidaRF1[16]~I .output_async_reset = "none";
defparam \SalidaRF1[16]~I .output_power_up = "low";
defparam \SalidaRF1[16]~I .output_register_mode = "none";
defparam \SalidaRF1[16]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF1[17]~I (
	.datain(\pmALU|Add0~66_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF1[17]));
// synopsys translate_off
defparam \SalidaRF1[17]~I .input_async_reset = "none";
defparam \SalidaRF1[17]~I .input_power_up = "low";
defparam \SalidaRF1[17]~I .input_register_mode = "none";
defparam \SalidaRF1[17]~I .input_sync_reset = "none";
defparam \SalidaRF1[17]~I .oe_async_reset = "none";
defparam \SalidaRF1[17]~I .oe_power_up = "low";
defparam \SalidaRF1[17]~I .oe_register_mode = "none";
defparam \SalidaRF1[17]~I .oe_sync_reset = "none";
defparam \SalidaRF1[17]~I .operation_mode = "output";
defparam \SalidaRF1[17]~I .output_async_reset = "none";
defparam \SalidaRF1[17]~I .output_power_up = "low";
defparam \SalidaRF1[17]~I .output_register_mode = "none";
defparam \SalidaRF1[17]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF1[18]~I (
	.datain(\pmALU|Add0~68_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF1[18]));
// synopsys translate_off
defparam \SalidaRF1[18]~I .input_async_reset = "none";
defparam \SalidaRF1[18]~I .input_power_up = "low";
defparam \SalidaRF1[18]~I .input_register_mode = "none";
defparam \SalidaRF1[18]~I .input_sync_reset = "none";
defparam \SalidaRF1[18]~I .oe_async_reset = "none";
defparam \SalidaRF1[18]~I .oe_power_up = "low";
defparam \SalidaRF1[18]~I .oe_register_mode = "none";
defparam \SalidaRF1[18]~I .oe_sync_reset = "none";
defparam \SalidaRF1[18]~I .operation_mode = "output";
defparam \SalidaRF1[18]~I .output_async_reset = "none";
defparam \SalidaRF1[18]~I .output_power_up = "low";
defparam \SalidaRF1[18]~I .output_register_mode = "none";
defparam \SalidaRF1[18]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF1[19]~I (
	.datain(\pmALU|Add0~70_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF1[19]));
// synopsys translate_off
defparam \SalidaRF1[19]~I .input_async_reset = "none";
defparam \SalidaRF1[19]~I .input_power_up = "low";
defparam \SalidaRF1[19]~I .input_register_mode = "none";
defparam \SalidaRF1[19]~I .input_sync_reset = "none";
defparam \SalidaRF1[19]~I .oe_async_reset = "none";
defparam \SalidaRF1[19]~I .oe_power_up = "low";
defparam \SalidaRF1[19]~I .oe_register_mode = "none";
defparam \SalidaRF1[19]~I .oe_sync_reset = "none";
defparam \SalidaRF1[19]~I .operation_mode = "output";
defparam \SalidaRF1[19]~I .output_async_reset = "none";
defparam \SalidaRF1[19]~I .output_power_up = "low";
defparam \SalidaRF1[19]~I .output_register_mode = "none";
defparam \SalidaRF1[19]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF1[20]~I (
	.datain(\pmALU|Add0~72_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF1[20]));
// synopsys translate_off
defparam \SalidaRF1[20]~I .input_async_reset = "none";
defparam \SalidaRF1[20]~I .input_power_up = "low";
defparam \SalidaRF1[20]~I .input_register_mode = "none";
defparam \SalidaRF1[20]~I .input_sync_reset = "none";
defparam \SalidaRF1[20]~I .oe_async_reset = "none";
defparam \SalidaRF1[20]~I .oe_power_up = "low";
defparam \SalidaRF1[20]~I .oe_register_mode = "none";
defparam \SalidaRF1[20]~I .oe_sync_reset = "none";
defparam \SalidaRF1[20]~I .operation_mode = "output";
defparam \SalidaRF1[20]~I .output_async_reset = "none";
defparam \SalidaRF1[20]~I .output_power_up = "low";
defparam \SalidaRF1[20]~I .output_register_mode = "none";
defparam \SalidaRF1[20]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF1[21]~I (
	.datain(\pmALU|Add0~74_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF1[21]));
// synopsys translate_off
defparam \SalidaRF1[21]~I .input_async_reset = "none";
defparam \SalidaRF1[21]~I .input_power_up = "low";
defparam \SalidaRF1[21]~I .input_register_mode = "none";
defparam \SalidaRF1[21]~I .input_sync_reset = "none";
defparam \SalidaRF1[21]~I .oe_async_reset = "none";
defparam \SalidaRF1[21]~I .oe_power_up = "low";
defparam \SalidaRF1[21]~I .oe_register_mode = "none";
defparam \SalidaRF1[21]~I .oe_sync_reset = "none";
defparam \SalidaRF1[21]~I .operation_mode = "output";
defparam \SalidaRF1[21]~I .output_async_reset = "none";
defparam \SalidaRF1[21]~I .output_power_up = "low";
defparam \SalidaRF1[21]~I .output_register_mode = "none";
defparam \SalidaRF1[21]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF1[22]~I (
	.datain(\pmALU|Add0~76_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF1[22]));
// synopsys translate_off
defparam \SalidaRF1[22]~I .input_async_reset = "none";
defparam \SalidaRF1[22]~I .input_power_up = "low";
defparam \SalidaRF1[22]~I .input_register_mode = "none";
defparam \SalidaRF1[22]~I .input_sync_reset = "none";
defparam \SalidaRF1[22]~I .oe_async_reset = "none";
defparam \SalidaRF1[22]~I .oe_power_up = "low";
defparam \SalidaRF1[22]~I .oe_register_mode = "none";
defparam \SalidaRF1[22]~I .oe_sync_reset = "none";
defparam \SalidaRF1[22]~I .operation_mode = "output";
defparam \SalidaRF1[22]~I .output_async_reset = "none";
defparam \SalidaRF1[22]~I .output_power_up = "low";
defparam \SalidaRF1[22]~I .output_register_mode = "none";
defparam \SalidaRF1[22]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF1[23]~I (
	.datain(\pmALU|Add0~78_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF1[23]));
// synopsys translate_off
defparam \SalidaRF1[23]~I .input_async_reset = "none";
defparam \SalidaRF1[23]~I .input_power_up = "low";
defparam \SalidaRF1[23]~I .input_register_mode = "none";
defparam \SalidaRF1[23]~I .input_sync_reset = "none";
defparam \SalidaRF1[23]~I .oe_async_reset = "none";
defparam \SalidaRF1[23]~I .oe_power_up = "low";
defparam \SalidaRF1[23]~I .oe_register_mode = "none";
defparam \SalidaRF1[23]~I .oe_sync_reset = "none";
defparam \SalidaRF1[23]~I .operation_mode = "output";
defparam \SalidaRF1[23]~I .output_async_reset = "none";
defparam \SalidaRF1[23]~I .output_power_up = "low";
defparam \SalidaRF1[23]~I .output_register_mode = "none";
defparam \SalidaRF1[23]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF1[24]~I (
	.datain(\pmALU|Add0~80_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF1[24]));
// synopsys translate_off
defparam \SalidaRF1[24]~I .input_async_reset = "none";
defparam \SalidaRF1[24]~I .input_power_up = "low";
defparam \SalidaRF1[24]~I .input_register_mode = "none";
defparam \SalidaRF1[24]~I .input_sync_reset = "none";
defparam \SalidaRF1[24]~I .oe_async_reset = "none";
defparam \SalidaRF1[24]~I .oe_power_up = "low";
defparam \SalidaRF1[24]~I .oe_register_mode = "none";
defparam \SalidaRF1[24]~I .oe_sync_reset = "none";
defparam \SalidaRF1[24]~I .operation_mode = "output";
defparam \SalidaRF1[24]~I .output_async_reset = "none";
defparam \SalidaRF1[24]~I .output_power_up = "low";
defparam \SalidaRF1[24]~I .output_register_mode = "none";
defparam \SalidaRF1[24]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF1[25]~I (
	.datain(\pmALU|Add0~82_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF1[25]));
// synopsys translate_off
defparam \SalidaRF1[25]~I .input_async_reset = "none";
defparam \SalidaRF1[25]~I .input_power_up = "low";
defparam \SalidaRF1[25]~I .input_register_mode = "none";
defparam \SalidaRF1[25]~I .input_sync_reset = "none";
defparam \SalidaRF1[25]~I .oe_async_reset = "none";
defparam \SalidaRF1[25]~I .oe_power_up = "low";
defparam \SalidaRF1[25]~I .oe_register_mode = "none";
defparam \SalidaRF1[25]~I .oe_sync_reset = "none";
defparam \SalidaRF1[25]~I .operation_mode = "output";
defparam \SalidaRF1[25]~I .output_async_reset = "none";
defparam \SalidaRF1[25]~I .output_power_up = "low";
defparam \SalidaRF1[25]~I .output_register_mode = "none";
defparam \SalidaRF1[25]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF1[26]~I (
	.datain(\pmALU|Add0~84_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF1[26]));
// synopsys translate_off
defparam \SalidaRF1[26]~I .input_async_reset = "none";
defparam \SalidaRF1[26]~I .input_power_up = "low";
defparam \SalidaRF1[26]~I .input_register_mode = "none";
defparam \SalidaRF1[26]~I .input_sync_reset = "none";
defparam \SalidaRF1[26]~I .oe_async_reset = "none";
defparam \SalidaRF1[26]~I .oe_power_up = "low";
defparam \SalidaRF1[26]~I .oe_register_mode = "none";
defparam \SalidaRF1[26]~I .oe_sync_reset = "none";
defparam \SalidaRF1[26]~I .operation_mode = "output";
defparam \SalidaRF1[26]~I .output_async_reset = "none";
defparam \SalidaRF1[26]~I .output_power_up = "low";
defparam \SalidaRF1[26]~I .output_register_mode = "none";
defparam \SalidaRF1[26]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF1[27]~I (
	.datain(\pmALU|Add0~86_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF1[27]));
// synopsys translate_off
defparam \SalidaRF1[27]~I .input_async_reset = "none";
defparam \SalidaRF1[27]~I .input_power_up = "low";
defparam \SalidaRF1[27]~I .input_register_mode = "none";
defparam \SalidaRF1[27]~I .input_sync_reset = "none";
defparam \SalidaRF1[27]~I .oe_async_reset = "none";
defparam \SalidaRF1[27]~I .oe_power_up = "low";
defparam \SalidaRF1[27]~I .oe_register_mode = "none";
defparam \SalidaRF1[27]~I .oe_sync_reset = "none";
defparam \SalidaRF1[27]~I .operation_mode = "output";
defparam \SalidaRF1[27]~I .output_async_reset = "none";
defparam \SalidaRF1[27]~I .output_power_up = "low";
defparam \SalidaRF1[27]~I .output_register_mode = "none";
defparam \SalidaRF1[27]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF1[28]~I (
	.datain(\pmALU|Add0~88_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF1[28]));
// synopsys translate_off
defparam \SalidaRF1[28]~I .input_async_reset = "none";
defparam \SalidaRF1[28]~I .input_power_up = "low";
defparam \SalidaRF1[28]~I .input_register_mode = "none";
defparam \SalidaRF1[28]~I .input_sync_reset = "none";
defparam \SalidaRF1[28]~I .oe_async_reset = "none";
defparam \SalidaRF1[28]~I .oe_power_up = "low";
defparam \SalidaRF1[28]~I .oe_register_mode = "none";
defparam \SalidaRF1[28]~I .oe_sync_reset = "none";
defparam \SalidaRF1[28]~I .operation_mode = "output";
defparam \SalidaRF1[28]~I .output_async_reset = "none";
defparam \SalidaRF1[28]~I .output_power_up = "low";
defparam \SalidaRF1[28]~I .output_register_mode = "none";
defparam \SalidaRF1[28]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF1[29]~I (
	.datain(\pmALU|Add0~90_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF1[29]));
// synopsys translate_off
defparam \SalidaRF1[29]~I .input_async_reset = "none";
defparam \SalidaRF1[29]~I .input_power_up = "low";
defparam \SalidaRF1[29]~I .input_register_mode = "none";
defparam \SalidaRF1[29]~I .input_sync_reset = "none";
defparam \SalidaRF1[29]~I .oe_async_reset = "none";
defparam \SalidaRF1[29]~I .oe_power_up = "low";
defparam \SalidaRF1[29]~I .oe_register_mode = "none";
defparam \SalidaRF1[29]~I .oe_sync_reset = "none";
defparam \SalidaRF1[29]~I .operation_mode = "output";
defparam \SalidaRF1[29]~I .output_async_reset = "none";
defparam \SalidaRF1[29]~I .output_power_up = "low";
defparam \SalidaRF1[29]~I .output_register_mode = "none";
defparam \SalidaRF1[29]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF1[30]~I (
	.datain(\pmALU|Add0~92_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF1[30]));
// synopsys translate_off
defparam \SalidaRF1[30]~I .input_async_reset = "none";
defparam \SalidaRF1[30]~I .input_power_up = "low";
defparam \SalidaRF1[30]~I .input_register_mode = "none";
defparam \SalidaRF1[30]~I .input_sync_reset = "none";
defparam \SalidaRF1[30]~I .oe_async_reset = "none";
defparam \SalidaRF1[30]~I .oe_power_up = "low";
defparam \SalidaRF1[30]~I .oe_register_mode = "none";
defparam \SalidaRF1[30]~I .oe_sync_reset = "none";
defparam \SalidaRF1[30]~I .operation_mode = "output";
defparam \SalidaRF1[30]~I .output_async_reset = "none";
defparam \SalidaRF1[30]~I .output_power_up = "low";
defparam \SalidaRF1[30]~I .output_register_mode = "none";
defparam \SalidaRF1[30]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF1[31]~I (
	.datain(\pmALU|Add0~94_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF1[31]));
// synopsys translate_off
defparam \SalidaRF1[31]~I .input_async_reset = "none";
defparam \SalidaRF1[31]~I .input_power_up = "low";
defparam \SalidaRF1[31]~I .input_register_mode = "none";
defparam \SalidaRF1[31]~I .input_sync_reset = "none";
defparam \SalidaRF1[31]~I .oe_async_reset = "none";
defparam \SalidaRF1[31]~I .oe_power_up = "low";
defparam \SalidaRF1[31]~I .oe_register_mode = "none";
defparam \SalidaRF1[31]~I .oe_sync_reset = "none";
defparam \SalidaRF1[31]~I .operation_mode = "output";
defparam \SalidaRF1[31]~I .output_async_reset = "none";
defparam \SalidaRF1[31]~I .output_power_up = "low";
defparam \SalidaRF1[31]~I .output_register_mode = "none";
defparam \SalidaRF1[31]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF2[0]~I (
	.datain(\pmALU|Add0~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF2[0]));
// synopsys translate_off
defparam \SalidaRF2[0]~I .input_async_reset = "none";
defparam \SalidaRF2[0]~I .input_power_up = "low";
defparam \SalidaRF2[0]~I .input_register_mode = "none";
defparam \SalidaRF2[0]~I .input_sync_reset = "none";
defparam \SalidaRF2[0]~I .oe_async_reset = "none";
defparam \SalidaRF2[0]~I .oe_power_up = "low";
defparam \SalidaRF2[0]~I .oe_register_mode = "none";
defparam \SalidaRF2[0]~I .oe_sync_reset = "none";
defparam \SalidaRF2[0]~I .operation_mode = "output";
defparam \SalidaRF2[0]~I .output_async_reset = "none";
defparam \SalidaRF2[0]~I .output_power_up = "low";
defparam \SalidaRF2[0]~I .output_register_mode = "none";
defparam \SalidaRF2[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF2[1]~I (
	.datain(\pmALU|Add0~34_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF2[1]));
// synopsys translate_off
defparam \SalidaRF2[1]~I .input_async_reset = "none";
defparam \SalidaRF2[1]~I .input_power_up = "low";
defparam \SalidaRF2[1]~I .input_register_mode = "none";
defparam \SalidaRF2[1]~I .input_sync_reset = "none";
defparam \SalidaRF2[1]~I .oe_async_reset = "none";
defparam \SalidaRF2[1]~I .oe_power_up = "low";
defparam \SalidaRF2[1]~I .oe_register_mode = "none";
defparam \SalidaRF2[1]~I .oe_sync_reset = "none";
defparam \SalidaRF2[1]~I .operation_mode = "output";
defparam \SalidaRF2[1]~I .output_async_reset = "none";
defparam \SalidaRF2[1]~I .output_power_up = "low";
defparam \SalidaRF2[1]~I .output_register_mode = "none";
defparam \SalidaRF2[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF2[2]~I (
	.datain(\pmALU|Add0~36_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF2[2]));
// synopsys translate_off
defparam \SalidaRF2[2]~I .input_async_reset = "none";
defparam \SalidaRF2[2]~I .input_power_up = "low";
defparam \SalidaRF2[2]~I .input_register_mode = "none";
defparam \SalidaRF2[2]~I .input_sync_reset = "none";
defparam \SalidaRF2[2]~I .oe_async_reset = "none";
defparam \SalidaRF2[2]~I .oe_power_up = "low";
defparam \SalidaRF2[2]~I .oe_register_mode = "none";
defparam \SalidaRF2[2]~I .oe_sync_reset = "none";
defparam \SalidaRF2[2]~I .operation_mode = "output";
defparam \SalidaRF2[2]~I .output_async_reset = "none";
defparam \SalidaRF2[2]~I .output_power_up = "low";
defparam \SalidaRF2[2]~I .output_register_mode = "none";
defparam \SalidaRF2[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF2[3]~I (
	.datain(\pmALU|Add0~38_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF2[3]));
// synopsys translate_off
defparam \SalidaRF2[3]~I .input_async_reset = "none";
defparam \SalidaRF2[3]~I .input_power_up = "low";
defparam \SalidaRF2[3]~I .input_register_mode = "none";
defparam \SalidaRF2[3]~I .input_sync_reset = "none";
defparam \SalidaRF2[3]~I .oe_async_reset = "none";
defparam \SalidaRF2[3]~I .oe_power_up = "low";
defparam \SalidaRF2[3]~I .oe_register_mode = "none";
defparam \SalidaRF2[3]~I .oe_sync_reset = "none";
defparam \SalidaRF2[3]~I .operation_mode = "output";
defparam \SalidaRF2[3]~I .output_async_reset = "none";
defparam \SalidaRF2[3]~I .output_power_up = "low";
defparam \SalidaRF2[3]~I .output_register_mode = "none";
defparam \SalidaRF2[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF2[4]~I (
	.datain(\pmALU|Add0~40_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF2[4]));
// synopsys translate_off
defparam \SalidaRF2[4]~I .input_async_reset = "none";
defparam \SalidaRF2[4]~I .input_power_up = "low";
defparam \SalidaRF2[4]~I .input_register_mode = "none";
defparam \SalidaRF2[4]~I .input_sync_reset = "none";
defparam \SalidaRF2[4]~I .oe_async_reset = "none";
defparam \SalidaRF2[4]~I .oe_power_up = "low";
defparam \SalidaRF2[4]~I .oe_register_mode = "none";
defparam \SalidaRF2[4]~I .oe_sync_reset = "none";
defparam \SalidaRF2[4]~I .operation_mode = "output";
defparam \SalidaRF2[4]~I .output_async_reset = "none";
defparam \SalidaRF2[4]~I .output_power_up = "low";
defparam \SalidaRF2[4]~I .output_register_mode = "none";
defparam \SalidaRF2[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF2[5]~I (
	.datain(\pmALU|Add0~42_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF2[5]));
// synopsys translate_off
defparam \SalidaRF2[5]~I .input_async_reset = "none";
defparam \SalidaRF2[5]~I .input_power_up = "low";
defparam \SalidaRF2[5]~I .input_register_mode = "none";
defparam \SalidaRF2[5]~I .input_sync_reset = "none";
defparam \SalidaRF2[5]~I .oe_async_reset = "none";
defparam \SalidaRF2[5]~I .oe_power_up = "low";
defparam \SalidaRF2[5]~I .oe_register_mode = "none";
defparam \SalidaRF2[5]~I .oe_sync_reset = "none";
defparam \SalidaRF2[5]~I .operation_mode = "output";
defparam \SalidaRF2[5]~I .output_async_reset = "none";
defparam \SalidaRF2[5]~I .output_power_up = "low";
defparam \SalidaRF2[5]~I .output_register_mode = "none";
defparam \SalidaRF2[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF2[6]~I (
	.datain(\pmALU|Add0~44_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF2[6]));
// synopsys translate_off
defparam \SalidaRF2[6]~I .input_async_reset = "none";
defparam \SalidaRF2[6]~I .input_power_up = "low";
defparam \SalidaRF2[6]~I .input_register_mode = "none";
defparam \SalidaRF2[6]~I .input_sync_reset = "none";
defparam \SalidaRF2[6]~I .oe_async_reset = "none";
defparam \SalidaRF2[6]~I .oe_power_up = "low";
defparam \SalidaRF2[6]~I .oe_register_mode = "none";
defparam \SalidaRF2[6]~I .oe_sync_reset = "none";
defparam \SalidaRF2[6]~I .operation_mode = "output";
defparam \SalidaRF2[6]~I .output_async_reset = "none";
defparam \SalidaRF2[6]~I .output_power_up = "low";
defparam \SalidaRF2[6]~I .output_register_mode = "none";
defparam \SalidaRF2[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF2[7]~I (
	.datain(\pmALU|Add0~46_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF2[7]));
// synopsys translate_off
defparam \SalidaRF2[7]~I .input_async_reset = "none";
defparam \SalidaRF2[7]~I .input_power_up = "low";
defparam \SalidaRF2[7]~I .input_register_mode = "none";
defparam \SalidaRF2[7]~I .input_sync_reset = "none";
defparam \SalidaRF2[7]~I .oe_async_reset = "none";
defparam \SalidaRF2[7]~I .oe_power_up = "low";
defparam \SalidaRF2[7]~I .oe_register_mode = "none";
defparam \SalidaRF2[7]~I .oe_sync_reset = "none";
defparam \SalidaRF2[7]~I .operation_mode = "output";
defparam \SalidaRF2[7]~I .output_async_reset = "none";
defparam \SalidaRF2[7]~I .output_power_up = "low";
defparam \SalidaRF2[7]~I .output_register_mode = "none";
defparam \SalidaRF2[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF2[8]~I (
	.datain(\pmALU|Add0~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF2[8]));
// synopsys translate_off
defparam \SalidaRF2[8]~I .input_async_reset = "none";
defparam \SalidaRF2[8]~I .input_power_up = "low";
defparam \SalidaRF2[8]~I .input_register_mode = "none";
defparam \SalidaRF2[8]~I .input_sync_reset = "none";
defparam \SalidaRF2[8]~I .oe_async_reset = "none";
defparam \SalidaRF2[8]~I .oe_power_up = "low";
defparam \SalidaRF2[8]~I .oe_register_mode = "none";
defparam \SalidaRF2[8]~I .oe_sync_reset = "none";
defparam \SalidaRF2[8]~I .operation_mode = "output";
defparam \SalidaRF2[8]~I .output_async_reset = "none";
defparam \SalidaRF2[8]~I .output_power_up = "low";
defparam \SalidaRF2[8]~I .output_register_mode = "none";
defparam \SalidaRF2[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF2[9]~I (
	.datain(\pmALU|Add0~50_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF2[9]));
// synopsys translate_off
defparam \SalidaRF2[9]~I .input_async_reset = "none";
defparam \SalidaRF2[9]~I .input_power_up = "low";
defparam \SalidaRF2[9]~I .input_register_mode = "none";
defparam \SalidaRF2[9]~I .input_sync_reset = "none";
defparam \SalidaRF2[9]~I .oe_async_reset = "none";
defparam \SalidaRF2[9]~I .oe_power_up = "low";
defparam \SalidaRF2[9]~I .oe_register_mode = "none";
defparam \SalidaRF2[9]~I .oe_sync_reset = "none";
defparam \SalidaRF2[9]~I .operation_mode = "output";
defparam \SalidaRF2[9]~I .output_async_reset = "none";
defparam \SalidaRF2[9]~I .output_power_up = "low";
defparam \SalidaRF2[9]~I .output_register_mode = "none";
defparam \SalidaRF2[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF2[10]~I (
	.datain(\pmALU|Add0~52_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF2[10]));
// synopsys translate_off
defparam \SalidaRF2[10]~I .input_async_reset = "none";
defparam \SalidaRF2[10]~I .input_power_up = "low";
defparam \SalidaRF2[10]~I .input_register_mode = "none";
defparam \SalidaRF2[10]~I .input_sync_reset = "none";
defparam \SalidaRF2[10]~I .oe_async_reset = "none";
defparam \SalidaRF2[10]~I .oe_power_up = "low";
defparam \SalidaRF2[10]~I .oe_register_mode = "none";
defparam \SalidaRF2[10]~I .oe_sync_reset = "none";
defparam \SalidaRF2[10]~I .operation_mode = "output";
defparam \SalidaRF2[10]~I .output_async_reset = "none";
defparam \SalidaRF2[10]~I .output_power_up = "low";
defparam \SalidaRF2[10]~I .output_register_mode = "none";
defparam \SalidaRF2[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF2[11]~I (
	.datain(\pmALU|Add0~54_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF2[11]));
// synopsys translate_off
defparam \SalidaRF2[11]~I .input_async_reset = "none";
defparam \SalidaRF2[11]~I .input_power_up = "low";
defparam \SalidaRF2[11]~I .input_register_mode = "none";
defparam \SalidaRF2[11]~I .input_sync_reset = "none";
defparam \SalidaRF2[11]~I .oe_async_reset = "none";
defparam \SalidaRF2[11]~I .oe_power_up = "low";
defparam \SalidaRF2[11]~I .oe_register_mode = "none";
defparam \SalidaRF2[11]~I .oe_sync_reset = "none";
defparam \SalidaRF2[11]~I .operation_mode = "output";
defparam \SalidaRF2[11]~I .output_async_reset = "none";
defparam \SalidaRF2[11]~I .output_power_up = "low";
defparam \SalidaRF2[11]~I .output_register_mode = "none";
defparam \SalidaRF2[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF2[12]~I (
	.datain(\pmALU|Add0~56_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF2[12]));
// synopsys translate_off
defparam \SalidaRF2[12]~I .input_async_reset = "none";
defparam \SalidaRF2[12]~I .input_power_up = "low";
defparam \SalidaRF2[12]~I .input_register_mode = "none";
defparam \SalidaRF2[12]~I .input_sync_reset = "none";
defparam \SalidaRF2[12]~I .oe_async_reset = "none";
defparam \SalidaRF2[12]~I .oe_power_up = "low";
defparam \SalidaRF2[12]~I .oe_register_mode = "none";
defparam \SalidaRF2[12]~I .oe_sync_reset = "none";
defparam \SalidaRF2[12]~I .operation_mode = "output";
defparam \SalidaRF2[12]~I .output_async_reset = "none";
defparam \SalidaRF2[12]~I .output_power_up = "low";
defparam \SalidaRF2[12]~I .output_register_mode = "none";
defparam \SalidaRF2[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF2[13]~I (
	.datain(\pmALU|Add0~58_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF2[13]));
// synopsys translate_off
defparam \SalidaRF2[13]~I .input_async_reset = "none";
defparam \SalidaRF2[13]~I .input_power_up = "low";
defparam \SalidaRF2[13]~I .input_register_mode = "none";
defparam \SalidaRF2[13]~I .input_sync_reset = "none";
defparam \SalidaRF2[13]~I .oe_async_reset = "none";
defparam \SalidaRF2[13]~I .oe_power_up = "low";
defparam \SalidaRF2[13]~I .oe_register_mode = "none";
defparam \SalidaRF2[13]~I .oe_sync_reset = "none";
defparam \SalidaRF2[13]~I .operation_mode = "output";
defparam \SalidaRF2[13]~I .output_async_reset = "none";
defparam \SalidaRF2[13]~I .output_power_up = "low";
defparam \SalidaRF2[13]~I .output_register_mode = "none";
defparam \SalidaRF2[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF2[14]~I (
	.datain(\pmALU|Add0~60_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF2[14]));
// synopsys translate_off
defparam \SalidaRF2[14]~I .input_async_reset = "none";
defparam \SalidaRF2[14]~I .input_power_up = "low";
defparam \SalidaRF2[14]~I .input_register_mode = "none";
defparam \SalidaRF2[14]~I .input_sync_reset = "none";
defparam \SalidaRF2[14]~I .oe_async_reset = "none";
defparam \SalidaRF2[14]~I .oe_power_up = "low";
defparam \SalidaRF2[14]~I .oe_register_mode = "none";
defparam \SalidaRF2[14]~I .oe_sync_reset = "none";
defparam \SalidaRF2[14]~I .operation_mode = "output";
defparam \SalidaRF2[14]~I .output_async_reset = "none";
defparam \SalidaRF2[14]~I .output_power_up = "low";
defparam \SalidaRF2[14]~I .output_register_mode = "none";
defparam \SalidaRF2[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF2[15]~I (
	.datain(\pmALU|Add0~62_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF2[15]));
// synopsys translate_off
defparam \SalidaRF2[15]~I .input_async_reset = "none";
defparam \SalidaRF2[15]~I .input_power_up = "low";
defparam \SalidaRF2[15]~I .input_register_mode = "none";
defparam \SalidaRF2[15]~I .input_sync_reset = "none";
defparam \SalidaRF2[15]~I .oe_async_reset = "none";
defparam \SalidaRF2[15]~I .oe_power_up = "low";
defparam \SalidaRF2[15]~I .oe_register_mode = "none";
defparam \SalidaRF2[15]~I .oe_sync_reset = "none";
defparam \SalidaRF2[15]~I .operation_mode = "output";
defparam \SalidaRF2[15]~I .output_async_reset = "none";
defparam \SalidaRF2[15]~I .output_power_up = "low";
defparam \SalidaRF2[15]~I .output_register_mode = "none";
defparam \SalidaRF2[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF2[16]~I (
	.datain(\pmALU|Add0~64_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF2[16]));
// synopsys translate_off
defparam \SalidaRF2[16]~I .input_async_reset = "none";
defparam \SalidaRF2[16]~I .input_power_up = "low";
defparam \SalidaRF2[16]~I .input_register_mode = "none";
defparam \SalidaRF2[16]~I .input_sync_reset = "none";
defparam \SalidaRF2[16]~I .oe_async_reset = "none";
defparam \SalidaRF2[16]~I .oe_power_up = "low";
defparam \SalidaRF2[16]~I .oe_register_mode = "none";
defparam \SalidaRF2[16]~I .oe_sync_reset = "none";
defparam \SalidaRF2[16]~I .operation_mode = "output";
defparam \SalidaRF2[16]~I .output_async_reset = "none";
defparam \SalidaRF2[16]~I .output_power_up = "low";
defparam \SalidaRF2[16]~I .output_register_mode = "none";
defparam \SalidaRF2[16]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF2[17]~I (
	.datain(\pmALU|Add0~66_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF2[17]));
// synopsys translate_off
defparam \SalidaRF2[17]~I .input_async_reset = "none";
defparam \SalidaRF2[17]~I .input_power_up = "low";
defparam \SalidaRF2[17]~I .input_register_mode = "none";
defparam \SalidaRF2[17]~I .input_sync_reset = "none";
defparam \SalidaRF2[17]~I .oe_async_reset = "none";
defparam \SalidaRF2[17]~I .oe_power_up = "low";
defparam \SalidaRF2[17]~I .oe_register_mode = "none";
defparam \SalidaRF2[17]~I .oe_sync_reset = "none";
defparam \SalidaRF2[17]~I .operation_mode = "output";
defparam \SalidaRF2[17]~I .output_async_reset = "none";
defparam \SalidaRF2[17]~I .output_power_up = "low";
defparam \SalidaRF2[17]~I .output_register_mode = "none";
defparam \SalidaRF2[17]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF2[18]~I (
	.datain(\pmALU|Add0~68_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF2[18]));
// synopsys translate_off
defparam \SalidaRF2[18]~I .input_async_reset = "none";
defparam \SalidaRF2[18]~I .input_power_up = "low";
defparam \SalidaRF2[18]~I .input_register_mode = "none";
defparam \SalidaRF2[18]~I .input_sync_reset = "none";
defparam \SalidaRF2[18]~I .oe_async_reset = "none";
defparam \SalidaRF2[18]~I .oe_power_up = "low";
defparam \SalidaRF2[18]~I .oe_register_mode = "none";
defparam \SalidaRF2[18]~I .oe_sync_reset = "none";
defparam \SalidaRF2[18]~I .operation_mode = "output";
defparam \SalidaRF2[18]~I .output_async_reset = "none";
defparam \SalidaRF2[18]~I .output_power_up = "low";
defparam \SalidaRF2[18]~I .output_register_mode = "none";
defparam \SalidaRF2[18]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF2[19]~I (
	.datain(\pmALU|Add0~70_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF2[19]));
// synopsys translate_off
defparam \SalidaRF2[19]~I .input_async_reset = "none";
defparam \SalidaRF2[19]~I .input_power_up = "low";
defparam \SalidaRF2[19]~I .input_register_mode = "none";
defparam \SalidaRF2[19]~I .input_sync_reset = "none";
defparam \SalidaRF2[19]~I .oe_async_reset = "none";
defparam \SalidaRF2[19]~I .oe_power_up = "low";
defparam \SalidaRF2[19]~I .oe_register_mode = "none";
defparam \SalidaRF2[19]~I .oe_sync_reset = "none";
defparam \SalidaRF2[19]~I .operation_mode = "output";
defparam \SalidaRF2[19]~I .output_async_reset = "none";
defparam \SalidaRF2[19]~I .output_power_up = "low";
defparam \SalidaRF2[19]~I .output_register_mode = "none";
defparam \SalidaRF2[19]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF2[20]~I (
	.datain(\pmALU|Add0~72_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF2[20]));
// synopsys translate_off
defparam \SalidaRF2[20]~I .input_async_reset = "none";
defparam \SalidaRF2[20]~I .input_power_up = "low";
defparam \SalidaRF2[20]~I .input_register_mode = "none";
defparam \SalidaRF2[20]~I .input_sync_reset = "none";
defparam \SalidaRF2[20]~I .oe_async_reset = "none";
defparam \SalidaRF2[20]~I .oe_power_up = "low";
defparam \SalidaRF2[20]~I .oe_register_mode = "none";
defparam \SalidaRF2[20]~I .oe_sync_reset = "none";
defparam \SalidaRF2[20]~I .operation_mode = "output";
defparam \SalidaRF2[20]~I .output_async_reset = "none";
defparam \SalidaRF2[20]~I .output_power_up = "low";
defparam \SalidaRF2[20]~I .output_register_mode = "none";
defparam \SalidaRF2[20]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF2[21]~I (
	.datain(\pmALU|Add0~74_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF2[21]));
// synopsys translate_off
defparam \SalidaRF2[21]~I .input_async_reset = "none";
defparam \SalidaRF2[21]~I .input_power_up = "low";
defparam \SalidaRF2[21]~I .input_register_mode = "none";
defparam \SalidaRF2[21]~I .input_sync_reset = "none";
defparam \SalidaRF2[21]~I .oe_async_reset = "none";
defparam \SalidaRF2[21]~I .oe_power_up = "low";
defparam \SalidaRF2[21]~I .oe_register_mode = "none";
defparam \SalidaRF2[21]~I .oe_sync_reset = "none";
defparam \SalidaRF2[21]~I .operation_mode = "output";
defparam \SalidaRF2[21]~I .output_async_reset = "none";
defparam \SalidaRF2[21]~I .output_power_up = "low";
defparam \SalidaRF2[21]~I .output_register_mode = "none";
defparam \SalidaRF2[21]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF2[22]~I (
	.datain(\pmALU|Add0~76_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF2[22]));
// synopsys translate_off
defparam \SalidaRF2[22]~I .input_async_reset = "none";
defparam \SalidaRF2[22]~I .input_power_up = "low";
defparam \SalidaRF2[22]~I .input_register_mode = "none";
defparam \SalidaRF2[22]~I .input_sync_reset = "none";
defparam \SalidaRF2[22]~I .oe_async_reset = "none";
defparam \SalidaRF2[22]~I .oe_power_up = "low";
defparam \SalidaRF2[22]~I .oe_register_mode = "none";
defparam \SalidaRF2[22]~I .oe_sync_reset = "none";
defparam \SalidaRF2[22]~I .operation_mode = "output";
defparam \SalidaRF2[22]~I .output_async_reset = "none";
defparam \SalidaRF2[22]~I .output_power_up = "low";
defparam \SalidaRF2[22]~I .output_register_mode = "none";
defparam \SalidaRF2[22]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF2[23]~I (
	.datain(\pmALU|Add0~78_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF2[23]));
// synopsys translate_off
defparam \SalidaRF2[23]~I .input_async_reset = "none";
defparam \SalidaRF2[23]~I .input_power_up = "low";
defparam \SalidaRF2[23]~I .input_register_mode = "none";
defparam \SalidaRF2[23]~I .input_sync_reset = "none";
defparam \SalidaRF2[23]~I .oe_async_reset = "none";
defparam \SalidaRF2[23]~I .oe_power_up = "low";
defparam \SalidaRF2[23]~I .oe_register_mode = "none";
defparam \SalidaRF2[23]~I .oe_sync_reset = "none";
defparam \SalidaRF2[23]~I .operation_mode = "output";
defparam \SalidaRF2[23]~I .output_async_reset = "none";
defparam \SalidaRF2[23]~I .output_power_up = "low";
defparam \SalidaRF2[23]~I .output_register_mode = "none";
defparam \SalidaRF2[23]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF2[24]~I (
	.datain(\pmALU|Add0~80_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF2[24]));
// synopsys translate_off
defparam \SalidaRF2[24]~I .input_async_reset = "none";
defparam \SalidaRF2[24]~I .input_power_up = "low";
defparam \SalidaRF2[24]~I .input_register_mode = "none";
defparam \SalidaRF2[24]~I .input_sync_reset = "none";
defparam \SalidaRF2[24]~I .oe_async_reset = "none";
defparam \SalidaRF2[24]~I .oe_power_up = "low";
defparam \SalidaRF2[24]~I .oe_register_mode = "none";
defparam \SalidaRF2[24]~I .oe_sync_reset = "none";
defparam \SalidaRF2[24]~I .operation_mode = "output";
defparam \SalidaRF2[24]~I .output_async_reset = "none";
defparam \SalidaRF2[24]~I .output_power_up = "low";
defparam \SalidaRF2[24]~I .output_register_mode = "none";
defparam \SalidaRF2[24]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF2[25]~I (
	.datain(\pmALU|Add0~82_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF2[25]));
// synopsys translate_off
defparam \SalidaRF2[25]~I .input_async_reset = "none";
defparam \SalidaRF2[25]~I .input_power_up = "low";
defparam \SalidaRF2[25]~I .input_register_mode = "none";
defparam \SalidaRF2[25]~I .input_sync_reset = "none";
defparam \SalidaRF2[25]~I .oe_async_reset = "none";
defparam \SalidaRF2[25]~I .oe_power_up = "low";
defparam \SalidaRF2[25]~I .oe_register_mode = "none";
defparam \SalidaRF2[25]~I .oe_sync_reset = "none";
defparam \SalidaRF2[25]~I .operation_mode = "output";
defparam \SalidaRF2[25]~I .output_async_reset = "none";
defparam \SalidaRF2[25]~I .output_power_up = "low";
defparam \SalidaRF2[25]~I .output_register_mode = "none";
defparam \SalidaRF2[25]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF2[26]~I (
	.datain(\pmALU|Add0~84_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF2[26]));
// synopsys translate_off
defparam \SalidaRF2[26]~I .input_async_reset = "none";
defparam \SalidaRF2[26]~I .input_power_up = "low";
defparam \SalidaRF2[26]~I .input_register_mode = "none";
defparam \SalidaRF2[26]~I .input_sync_reset = "none";
defparam \SalidaRF2[26]~I .oe_async_reset = "none";
defparam \SalidaRF2[26]~I .oe_power_up = "low";
defparam \SalidaRF2[26]~I .oe_register_mode = "none";
defparam \SalidaRF2[26]~I .oe_sync_reset = "none";
defparam \SalidaRF2[26]~I .operation_mode = "output";
defparam \SalidaRF2[26]~I .output_async_reset = "none";
defparam \SalidaRF2[26]~I .output_power_up = "low";
defparam \SalidaRF2[26]~I .output_register_mode = "none";
defparam \SalidaRF2[26]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF2[27]~I (
	.datain(\pmALU|Add0~86_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF2[27]));
// synopsys translate_off
defparam \SalidaRF2[27]~I .input_async_reset = "none";
defparam \SalidaRF2[27]~I .input_power_up = "low";
defparam \SalidaRF2[27]~I .input_register_mode = "none";
defparam \SalidaRF2[27]~I .input_sync_reset = "none";
defparam \SalidaRF2[27]~I .oe_async_reset = "none";
defparam \SalidaRF2[27]~I .oe_power_up = "low";
defparam \SalidaRF2[27]~I .oe_register_mode = "none";
defparam \SalidaRF2[27]~I .oe_sync_reset = "none";
defparam \SalidaRF2[27]~I .operation_mode = "output";
defparam \SalidaRF2[27]~I .output_async_reset = "none";
defparam \SalidaRF2[27]~I .output_power_up = "low";
defparam \SalidaRF2[27]~I .output_register_mode = "none";
defparam \SalidaRF2[27]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF2[28]~I (
	.datain(\pmALU|Add0~88_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF2[28]));
// synopsys translate_off
defparam \SalidaRF2[28]~I .input_async_reset = "none";
defparam \SalidaRF2[28]~I .input_power_up = "low";
defparam \SalidaRF2[28]~I .input_register_mode = "none";
defparam \SalidaRF2[28]~I .input_sync_reset = "none";
defparam \SalidaRF2[28]~I .oe_async_reset = "none";
defparam \SalidaRF2[28]~I .oe_power_up = "low";
defparam \SalidaRF2[28]~I .oe_register_mode = "none";
defparam \SalidaRF2[28]~I .oe_sync_reset = "none";
defparam \SalidaRF2[28]~I .operation_mode = "output";
defparam \SalidaRF2[28]~I .output_async_reset = "none";
defparam \SalidaRF2[28]~I .output_power_up = "low";
defparam \SalidaRF2[28]~I .output_register_mode = "none";
defparam \SalidaRF2[28]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF2[29]~I (
	.datain(\pmALU|Add0~90_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF2[29]));
// synopsys translate_off
defparam \SalidaRF2[29]~I .input_async_reset = "none";
defparam \SalidaRF2[29]~I .input_power_up = "low";
defparam \SalidaRF2[29]~I .input_register_mode = "none";
defparam \SalidaRF2[29]~I .input_sync_reset = "none";
defparam \SalidaRF2[29]~I .oe_async_reset = "none";
defparam \SalidaRF2[29]~I .oe_power_up = "low";
defparam \SalidaRF2[29]~I .oe_register_mode = "none";
defparam \SalidaRF2[29]~I .oe_sync_reset = "none";
defparam \SalidaRF2[29]~I .operation_mode = "output";
defparam \SalidaRF2[29]~I .output_async_reset = "none";
defparam \SalidaRF2[29]~I .output_power_up = "low";
defparam \SalidaRF2[29]~I .output_register_mode = "none";
defparam \SalidaRF2[29]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF2[30]~I (
	.datain(\pmALU|Add0~92_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF2[30]));
// synopsys translate_off
defparam \SalidaRF2[30]~I .input_async_reset = "none";
defparam \SalidaRF2[30]~I .input_power_up = "low";
defparam \SalidaRF2[30]~I .input_register_mode = "none";
defparam \SalidaRF2[30]~I .input_sync_reset = "none";
defparam \SalidaRF2[30]~I .oe_async_reset = "none";
defparam \SalidaRF2[30]~I .oe_power_up = "low";
defparam \SalidaRF2[30]~I .oe_register_mode = "none";
defparam \SalidaRF2[30]~I .oe_sync_reset = "none";
defparam \SalidaRF2[30]~I .operation_mode = "output";
defparam \SalidaRF2[30]~I .output_async_reset = "none";
defparam \SalidaRF2[30]~I .output_power_up = "low";
defparam \SalidaRF2[30]~I .output_register_mode = "none";
defparam \SalidaRF2[30]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaRF2[31]~I (
	.datain(\pmALU|Add0~94_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaRF2[31]));
// synopsys translate_off
defparam \SalidaRF2[31]~I .input_async_reset = "none";
defparam \SalidaRF2[31]~I .input_power_up = "low";
defparam \SalidaRF2[31]~I .input_register_mode = "none";
defparam \SalidaRF2[31]~I .input_sync_reset = "none";
defparam \SalidaRF2[31]~I .oe_async_reset = "none";
defparam \SalidaRF2[31]~I .oe_power_up = "low";
defparam \SalidaRF2[31]~I .oe_register_mode = "none";
defparam \SalidaRF2[31]~I .oe_sync_reset = "none";
defparam \SalidaRF2[31]~I .operation_mode = "output";
defparam \SalidaRF2[31]~I .output_async_reset = "none";
defparam \SalidaRF2[31]~I .output_power_up = "low";
defparam \SalidaRF2[31]~I .output_register_mode = "none";
defparam \SalidaRF2[31]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaPC[0]~I (
	.datain(PC[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaPC[0]));
// synopsys translate_off
defparam \SalidaPC[0]~I .input_async_reset = "none";
defparam \SalidaPC[0]~I .input_power_up = "low";
defparam \SalidaPC[0]~I .input_register_mode = "none";
defparam \SalidaPC[0]~I .input_sync_reset = "none";
defparam \SalidaPC[0]~I .oe_async_reset = "none";
defparam \SalidaPC[0]~I .oe_power_up = "low";
defparam \SalidaPC[0]~I .oe_register_mode = "none";
defparam \SalidaPC[0]~I .oe_sync_reset = "none";
defparam \SalidaPC[0]~I .operation_mode = "output";
defparam \SalidaPC[0]~I .output_async_reset = "none";
defparam \SalidaPC[0]~I .output_power_up = "low";
defparam \SalidaPC[0]~I .output_register_mode = "none";
defparam \SalidaPC[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaPC[1]~I (
	.datain(PC[1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaPC[1]));
// synopsys translate_off
defparam \SalidaPC[1]~I .input_async_reset = "none";
defparam \SalidaPC[1]~I .input_power_up = "low";
defparam \SalidaPC[1]~I .input_register_mode = "none";
defparam \SalidaPC[1]~I .input_sync_reset = "none";
defparam \SalidaPC[1]~I .oe_async_reset = "none";
defparam \SalidaPC[1]~I .oe_power_up = "low";
defparam \SalidaPC[1]~I .oe_register_mode = "none";
defparam \SalidaPC[1]~I .oe_sync_reset = "none";
defparam \SalidaPC[1]~I .operation_mode = "output";
defparam \SalidaPC[1]~I .output_async_reset = "none";
defparam \SalidaPC[1]~I .output_power_up = "low";
defparam \SalidaPC[1]~I .output_register_mode = "none";
defparam \SalidaPC[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaPC[2]~I (
	.datain(PC[2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaPC[2]));
// synopsys translate_off
defparam \SalidaPC[2]~I .input_async_reset = "none";
defparam \SalidaPC[2]~I .input_power_up = "low";
defparam \SalidaPC[2]~I .input_register_mode = "none";
defparam \SalidaPC[2]~I .input_sync_reset = "none";
defparam \SalidaPC[2]~I .oe_async_reset = "none";
defparam \SalidaPC[2]~I .oe_power_up = "low";
defparam \SalidaPC[2]~I .oe_register_mode = "none";
defparam \SalidaPC[2]~I .oe_sync_reset = "none";
defparam \SalidaPC[2]~I .operation_mode = "output";
defparam \SalidaPC[2]~I .output_async_reset = "none";
defparam \SalidaPC[2]~I .output_power_up = "low";
defparam \SalidaPC[2]~I .output_register_mode = "none";
defparam \SalidaPC[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaPC[3]~I (
	.datain(PC[3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaPC[3]));
// synopsys translate_off
defparam \SalidaPC[3]~I .input_async_reset = "none";
defparam \SalidaPC[3]~I .input_power_up = "low";
defparam \SalidaPC[3]~I .input_register_mode = "none";
defparam \SalidaPC[3]~I .input_sync_reset = "none";
defparam \SalidaPC[3]~I .oe_async_reset = "none";
defparam \SalidaPC[3]~I .oe_power_up = "low";
defparam \SalidaPC[3]~I .oe_register_mode = "none";
defparam \SalidaPC[3]~I .oe_sync_reset = "none";
defparam \SalidaPC[3]~I .operation_mode = "output";
defparam \SalidaPC[3]~I .output_async_reset = "none";
defparam \SalidaPC[3]~I .output_power_up = "low";
defparam \SalidaPC[3]~I .output_register_mode = "none";
defparam \SalidaPC[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaPC[4]~I (
	.datain(PC[4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaPC[4]));
// synopsys translate_off
defparam \SalidaPC[4]~I .input_async_reset = "none";
defparam \SalidaPC[4]~I .input_power_up = "low";
defparam \SalidaPC[4]~I .input_register_mode = "none";
defparam \SalidaPC[4]~I .input_sync_reset = "none";
defparam \SalidaPC[4]~I .oe_async_reset = "none";
defparam \SalidaPC[4]~I .oe_power_up = "low";
defparam \SalidaPC[4]~I .oe_register_mode = "none";
defparam \SalidaPC[4]~I .oe_sync_reset = "none";
defparam \SalidaPC[4]~I .operation_mode = "output";
defparam \SalidaPC[4]~I .output_async_reset = "none";
defparam \SalidaPC[4]~I .output_power_up = "low";
defparam \SalidaPC[4]~I .output_register_mode = "none";
defparam \SalidaPC[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaPC[5]~I (
	.datain(PC[5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaPC[5]));
// synopsys translate_off
defparam \SalidaPC[5]~I .input_async_reset = "none";
defparam \SalidaPC[5]~I .input_power_up = "low";
defparam \SalidaPC[5]~I .input_register_mode = "none";
defparam \SalidaPC[5]~I .input_sync_reset = "none";
defparam \SalidaPC[5]~I .oe_async_reset = "none";
defparam \SalidaPC[5]~I .oe_power_up = "low";
defparam \SalidaPC[5]~I .oe_register_mode = "none";
defparam \SalidaPC[5]~I .oe_sync_reset = "none";
defparam \SalidaPC[5]~I .operation_mode = "output";
defparam \SalidaPC[5]~I .output_async_reset = "none";
defparam \SalidaPC[5]~I .output_power_up = "low";
defparam \SalidaPC[5]~I .output_register_mode = "none";
defparam \SalidaPC[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaPC[6]~I (
	.datain(PC[6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaPC[6]));
// synopsys translate_off
defparam \SalidaPC[6]~I .input_async_reset = "none";
defparam \SalidaPC[6]~I .input_power_up = "low";
defparam \SalidaPC[6]~I .input_register_mode = "none";
defparam \SalidaPC[6]~I .input_sync_reset = "none";
defparam \SalidaPC[6]~I .oe_async_reset = "none";
defparam \SalidaPC[6]~I .oe_power_up = "low";
defparam \SalidaPC[6]~I .oe_register_mode = "none";
defparam \SalidaPC[6]~I .oe_sync_reset = "none";
defparam \SalidaPC[6]~I .operation_mode = "output";
defparam \SalidaPC[6]~I .output_async_reset = "none";
defparam \SalidaPC[6]~I .output_power_up = "low";
defparam \SalidaPC[6]~I .output_register_mode = "none";
defparam \SalidaPC[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaPC[7]~I (
	.datain(PC[7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaPC[7]));
// synopsys translate_off
defparam \SalidaPC[7]~I .input_async_reset = "none";
defparam \SalidaPC[7]~I .input_power_up = "low";
defparam \SalidaPC[7]~I .input_register_mode = "none";
defparam \SalidaPC[7]~I .input_sync_reset = "none";
defparam \SalidaPC[7]~I .oe_async_reset = "none";
defparam \SalidaPC[7]~I .oe_power_up = "low";
defparam \SalidaPC[7]~I .oe_register_mode = "none";
defparam \SalidaPC[7]~I .oe_sync_reset = "none";
defparam \SalidaPC[7]~I .operation_mode = "output";
defparam \SalidaPC[7]~I .output_async_reset = "none";
defparam \SalidaPC[7]~I .output_power_up = "low";
defparam \SalidaPC[7]~I .output_register_mode = "none";
defparam \SalidaPC[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInmediato[0]~I (
	.datain(\pmInstructionMem|q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInmediato[0]));
// synopsys translate_off
defparam \SalidaInmediato[0]~I .input_async_reset = "none";
defparam \SalidaInmediato[0]~I .input_power_up = "low";
defparam \SalidaInmediato[0]~I .input_register_mode = "none";
defparam \SalidaInmediato[0]~I .input_sync_reset = "none";
defparam \SalidaInmediato[0]~I .oe_async_reset = "none";
defparam \SalidaInmediato[0]~I .oe_power_up = "low";
defparam \SalidaInmediato[0]~I .oe_register_mode = "none";
defparam \SalidaInmediato[0]~I .oe_sync_reset = "none";
defparam \SalidaInmediato[0]~I .operation_mode = "output";
defparam \SalidaInmediato[0]~I .output_async_reset = "none";
defparam \SalidaInmediato[0]~I .output_power_up = "low";
defparam \SalidaInmediato[0]~I .output_register_mode = "none";
defparam \SalidaInmediato[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInmediato[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInmediato[1]));
// synopsys translate_off
defparam \SalidaInmediato[1]~I .input_async_reset = "none";
defparam \SalidaInmediato[1]~I .input_power_up = "low";
defparam \SalidaInmediato[1]~I .input_register_mode = "none";
defparam \SalidaInmediato[1]~I .input_sync_reset = "none";
defparam \SalidaInmediato[1]~I .oe_async_reset = "none";
defparam \SalidaInmediato[1]~I .oe_power_up = "low";
defparam \SalidaInmediato[1]~I .oe_register_mode = "none";
defparam \SalidaInmediato[1]~I .oe_sync_reset = "none";
defparam \SalidaInmediato[1]~I .operation_mode = "output";
defparam \SalidaInmediato[1]~I .output_async_reset = "none";
defparam \SalidaInmediato[1]~I .output_power_up = "low";
defparam \SalidaInmediato[1]~I .output_register_mode = "none";
defparam \SalidaInmediato[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInmediato[2]~I (
	.datain(\pmInstructionMem|q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInmediato[2]));
// synopsys translate_off
defparam \SalidaInmediato[2]~I .input_async_reset = "none";
defparam \SalidaInmediato[2]~I .input_power_up = "low";
defparam \SalidaInmediato[2]~I .input_register_mode = "none";
defparam \SalidaInmediato[2]~I .input_sync_reset = "none";
defparam \SalidaInmediato[2]~I .oe_async_reset = "none";
defparam \SalidaInmediato[2]~I .oe_power_up = "low";
defparam \SalidaInmediato[2]~I .oe_register_mode = "none";
defparam \SalidaInmediato[2]~I .oe_sync_reset = "none";
defparam \SalidaInmediato[2]~I .operation_mode = "output";
defparam \SalidaInmediato[2]~I .output_async_reset = "none";
defparam \SalidaInmediato[2]~I .output_power_up = "low";
defparam \SalidaInmediato[2]~I .output_register_mode = "none";
defparam \SalidaInmediato[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInmediato[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInmediato[3]));
// synopsys translate_off
defparam \SalidaInmediato[3]~I .input_async_reset = "none";
defparam \SalidaInmediato[3]~I .input_power_up = "low";
defparam \SalidaInmediato[3]~I .input_register_mode = "none";
defparam \SalidaInmediato[3]~I .input_sync_reset = "none";
defparam \SalidaInmediato[3]~I .oe_async_reset = "none";
defparam \SalidaInmediato[3]~I .oe_power_up = "low";
defparam \SalidaInmediato[3]~I .oe_register_mode = "none";
defparam \SalidaInmediato[3]~I .oe_sync_reset = "none";
defparam \SalidaInmediato[3]~I .operation_mode = "output";
defparam \SalidaInmediato[3]~I .output_async_reset = "none";
defparam \SalidaInmediato[3]~I .output_power_up = "low";
defparam \SalidaInmediato[3]~I .output_register_mode = "none";
defparam \SalidaInmediato[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInmediato[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInmediato[4]));
// synopsys translate_off
defparam \SalidaInmediato[4]~I .input_async_reset = "none";
defparam \SalidaInmediato[4]~I .input_power_up = "low";
defparam \SalidaInmediato[4]~I .input_register_mode = "none";
defparam \SalidaInmediato[4]~I .input_sync_reset = "none";
defparam \SalidaInmediato[4]~I .oe_async_reset = "none";
defparam \SalidaInmediato[4]~I .oe_power_up = "low";
defparam \SalidaInmediato[4]~I .oe_register_mode = "none";
defparam \SalidaInmediato[4]~I .oe_sync_reset = "none";
defparam \SalidaInmediato[4]~I .operation_mode = "output";
defparam \SalidaInmediato[4]~I .output_async_reset = "none";
defparam \SalidaInmediato[4]~I .output_power_up = "low";
defparam \SalidaInmediato[4]~I .output_register_mode = "none";
defparam \SalidaInmediato[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInmediato[5]~I (
	.datain(\pmInstructionMem|q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInmediato[5]));
// synopsys translate_off
defparam \SalidaInmediato[5]~I .input_async_reset = "none";
defparam \SalidaInmediato[5]~I .input_power_up = "low";
defparam \SalidaInmediato[5]~I .input_register_mode = "none";
defparam \SalidaInmediato[5]~I .input_sync_reset = "none";
defparam \SalidaInmediato[5]~I .oe_async_reset = "none";
defparam \SalidaInmediato[5]~I .oe_power_up = "low";
defparam \SalidaInmediato[5]~I .oe_register_mode = "none";
defparam \SalidaInmediato[5]~I .oe_sync_reset = "none";
defparam \SalidaInmediato[5]~I .operation_mode = "output";
defparam \SalidaInmediato[5]~I .output_async_reset = "none";
defparam \SalidaInmediato[5]~I .output_power_up = "low";
defparam \SalidaInmediato[5]~I .output_register_mode = "none";
defparam \SalidaInmediato[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInmediato[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInmediato[6]));
// synopsys translate_off
defparam \SalidaInmediato[6]~I .input_async_reset = "none";
defparam \SalidaInmediato[6]~I .input_power_up = "low";
defparam \SalidaInmediato[6]~I .input_register_mode = "none";
defparam \SalidaInmediato[6]~I .input_sync_reset = "none";
defparam \SalidaInmediato[6]~I .oe_async_reset = "none";
defparam \SalidaInmediato[6]~I .oe_power_up = "low";
defparam \SalidaInmediato[6]~I .oe_register_mode = "none";
defparam \SalidaInmediato[6]~I .oe_sync_reset = "none";
defparam \SalidaInmediato[6]~I .operation_mode = "output";
defparam \SalidaInmediato[6]~I .output_async_reset = "none";
defparam \SalidaInmediato[6]~I .output_power_up = "low";
defparam \SalidaInmediato[6]~I .output_register_mode = "none";
defparam \SalidaInmediato[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInmediato[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInmediato[7]));
// synopsys translate_off
defparam \SalidaInmediato[7]~I .input_async_reset = "none";
defparam \SalidaInmediato[7]~I .input_power_up = "low";
defparam \SalidaInmediato[7]~I .input_register_mode = "none";
defparam \SalidaInmediato[7]~I .input_sync_reset = "none";
defparam \SalidaInmediato[7]~I .oe_async_reset = "none";
defparam \SalidaInmediato[7]~I .oe_power_up = "low";
defparam \SalidaInmediato[7]~I .oe_register_mode = "none";
defparam \SalidaInmediato[7]~I .oe_sync_reset = "none";
defparam \SalidaInmediato[7]~I .operation_mode = "output";
defparam \SalidaInmediato[7]~I .output_async_reset = "none";
defparam \SalidaInmediato[7]~I .output_power_up = "low";
defparam \SalidaInmediato[7]~I .output_register_mode = "none";
defparam \SalidaInmediato[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInmediato[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInmediato[8]));
// synopsys translate_off
defparam \SalidaInmediato[8]~I .input_async_reset = "none";
defparam \SalidaInmediato[8]~I .input_power_up = "low";
defparam \SalidaInmediato[8]~I .input_register_mode = "none";
defparam \SalidaInmediato[8]~I .input_sync_reset = "none";
defparam \SalidaInmediato[8]~I .oe_async_reset = "none";
defparam \SalidaInmediato[8]~I .oe_power_up = "low";
defparam \SalidaInmediato[8]~I .oe_register_mode = "none";
defparam \SalidaInmediato[8]~I .oe_sync_reset = "none";
defparam \SalidaInmediato[8]~I .operation_mode = "output";
defparam \SalidaInmediato[8]~I .output_async_reset = "none";
defparam \SalidaInmediato[8]~I .output_power_up = "low";
defparam \SalidaInmediato[8]~I .output_register_mode = "none";
defparam \SalidaInmediato[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInmediato[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInmediato[9]));
// synopsys translate_off
defparam \SalidaInmediato[9]~I .input_async_reset = "none";
defparam \SalidaInmediato[9]~I .input_power_up = "low";
defparam \SalidaInmediato[9]~I .input_register_mode = "none";
defparam \SalidaInmediato[9]~I .input_sync_reset = "none";
defparam \SalidaInmediato[9]~I .oe_async_reset = "none";
defparam \SalidaInmediato[9]~I .oe_power_up = "low";
defparam \SalidaInmediato[9]~I .oe_register_mode = "none";
defparam \SalidaInmediato[9]~I .oe_sync_reset = "none";
defparam \SalidaInmediato[9]~I .operation_mode = "output";
defparam \SalidaInmediato[9]~I .output_async_reset = "none";
defparam \SalidaInmediato[9]~I .output_power_up = "low";
defparam \SalidaInmediato[9]~I .output_register_mode = "none";
defparam \SalidaInmediato[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInmediato[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInmediato[10]));
// synopsys translate_off
defparam \SalidaInmediato[10]~I .input_async_reset = "none";
defparam \SalidaInmediato[10]~I .input_power_up = "low";
defparam \SalidaInmediato[10]~I .input_register_mode = "none";
defparam \SalidaInmediato[10]~I .input_sync_reset = "none";
defparam \SalidaInmediato[10]~I .oe_async_reset = "none";
defparam \SalidaInmediato[10]~I .oe_power_up = "low";
defparam \SalidaInmediato[10]~I .oe_register_mode = "none";
defparam \SalidaInmediato[10]~I .oe_sync_reset = "none";
defparam \SalidaInmediato[10]~I .operation_mode = "output";
defparam \SalidaInmediato[10]~I .output_async_reset = "none";
defparam \SalidaInmediato[10]~I .output_power_up = "low";
defparam \SalidaInmediato[10]~I .output_register_mode = "none";
defparam \SalidaInmediato[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInmediato[11]~I (
	.datain(\pmInstructionMem|q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInmediato[11]));
// synopsys translate_off
defparam \SalidaInmediato[11]~I .input_async_reset = "none";
defparam \SalidaInmediato[11]~I .input_power_up = "low";
defparam \SalidaInmediato[11]~I .input_register_mode = "none";
defparam \SalidaInmediato[11]~I .input_sync_reset = "none";
defparam \SalidaInmediato[11]~I .oe_async_reset = "none";
defparam \SalidaInmediato[11]~I .oe_power_up = "low";
defparam \SalidaInmediato[11]~I .oe_register_mode = "none";
defparam \SalidaInmediato[11]~I .oe_sync_reset = "none";
defparam \SalidaInmediato[11]~I .operation_mode = "output";
defparam \SalidaInmediato[11]~I .output_async_reset = "none";
defparam \SalidaInmediato[11]~I .output_power_up = "low";
defparam \SalidaInmediato[11]~I .output_register_mode = "none";
defparam \SalidaInmediato[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInmediato[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInmediato[12]));
// synopsys translate_off
defparam \SalidaInmediato[12]~I .input_async_reset = "none";
defparam \SalidaInmediato[12]~I .input_power_up = "low";
defparam \SalidaInmediato[12]~I .input_register_mode = "none";
defparam \SalidaInmediato[12]~I .input_sync_reset = "none";
defparam \SalidaInmediato[12]~I .oe_async_reset = "none";
defparam \SalidaInmediato[12]~I .oe_power_up = "low";
defparam \SalidaInmediato[12]~I .oe_register_mode = "none";
defparam \SalidaInmediato[12]~I .oe_sync_reset = "none";
defparam \SalidaInmediato[12]~I .operation_mode = "output";
defparam \SalidaInmediato[12]~I .output_async_reset = "none";
defparam \SalidaInmediato[12]~I .output_power_up = "low";
defparam \SalidaInmediato[12]~I .output_register_mode = "none";
defparam \SalidaInmediato[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInmediato[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInmediato[13]));
// synopsys translate_off
defparam \SalidaInmediato[13]~I .input_async_reset = "none";
defparam \SalidaInmediato[13]~I .input_power_up = "low";
defparam \SalidaInmediato[13]~I .input_register_mode = "none";
defparam \SalidaInmediato[13]~I .input_sync_reset = "none";
defparam \SalidaInmediato[13]~I .oe_async_reset = "none";
defparam \SalidaInmediato[13]~I .oe_power_up = "low";
defparam \SalidaInmediato[13]~I .oe_register_mode = "none";
defparam \SalidaInmediato[13]~I .oe_sync_reset = "none";
defparam \SalidaInmediato[13]~I .operation_mode = "output";
defparam \SalidaInmediato[13]~I .output_async_reset = "none";
defparam \SalidaInmediato[13]~I .output_power_up = "low";
defparam \SalidaInmediato[13]~I .output_register_mode = "none";
defparam \SalidaInmediato[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInmediato[14]~I (
	.datain(\pmInstructionMem|q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInmediato[14]));
// synopsys translate_off
defparam \SalidaInmediato[14]~I .input_async_reset = "none";
defparam \SalidaInmediato[14]~I .input_power_up = "low";
defparam \SalidaInmediato[14]~I .input_register_mode = "none";
defparam \SalidaInmediato[14]~I .input_sync_reset = "none";
defparam \SalidaInmediato[14]~I .oe_async_reset = "none";
defparam \SalidaInmediato[14]~I .oe_power_up = "low";
defparam \SalidaInmediato[14]~I .oe_register_mode = "none";
defparam \SalidaInmediato[14]~I .oe_sync_reset = "none";
defparam \SalidaInmediato[14]~I .operation_mode = "output";
defparam \SalidaInmediato[14]~I .output_async_reset = "none";
defparam \SalidaInmediato[14]~I .output_power_up = "low";
defparam \SalidaInmediato[14]~I .output_register_mode = "none";
defparam \SalidaInmediato[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInmediato[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInmediato[15]));
// synopsys translate_off
defparam \SalidaInmediato[15]~I .input_async_reset = "none";
defparam \SalidaInmediato[15]~I .input_power_up = "low";
defparam \SalidaInmediato[15]~I .input_register_mode = "none";
defparam \SalidaInmediato[15]~I .input_sync_reset = "none";
defparam \SalidaInmediato[15]~I .oe_async_reset = "none";
defparam \SalidaInmediato[15]~I .oe_power_up = "low";
defparam \SalidaInmediato[15]~I .oe_register_mode = "none";
defparam \SalidaInmediato[15]~I .oe_sync_reset = "none";
defparam \SalidaInmediato[15]~I .operation_mode = "output";
defparam \SalidaInmediato[15]~I .output_async_reset = "none";
defparam \SalidaInmediato[15]~I .output_power_up = "low";
defparam \SalidaInmediato[15]~I .output_register_mode = "none";
defparam \SalidaInmediato[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInmediatoExtendido[0]~I (
	.datain(\pmInstructionMem|q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInmediatoExtendido[0]));
// synopsys translate_off
defparam \SalidaInmediatoExtendido[0]~I .input_async_reset = "none";
defparam \SalidaInmediatoExtendido[0]~I .input_power_up = "low";
defparam \SalidaInmediatoExtendido[0]~I .input_register_mode = "none";
defparam \SalidaInmediatoExtendido[0]~I .input_sync_reset = "none";
defparam \SalidaInmediatoExtendido[0]~I .oe_async_reset = "none";
defparam \SalidaInmediatoExtendido[0]~I .oe_power_up = "low";
defparam \SalidaInmediatoExtendido[0]~I .oe_register_mode = "none";
defparam \SalidaInmediatoExtendido[0]~I .oe_sync_reset = "none";
defparam \SalidaInmediatoExtendido[0]~I .operation_mode = "output";
defparam \SalidaInmediatoExtendido[0]~I .output_async_reset = "none";
defparam \SalidaInmediatoExtendido[0]~I .output_power_up = "low";
defparam \SalidaInmediatoExtendido[0]~I .output_register_mode = "none";
defparam \SalidaInmediatoExtendido[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInmediatoExtendido[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInmediatoExtendido[1]));
// synopsys translate_off
defparam \SalidaInmediatoExtendido[1]~I .input_async_reset = "none";
defparam \SalidaInmediatoExtendido[1]~I .input_power_up = "low";
defparam \SalidaInmediatoExtendido[1]~I .input_register_mode = "none";
defparam \SalidaInmediatoExtendido[1]~I .input_sync_reset = "none";
defparam \SalidaInmediatoExtendido[1]~I .oe_async_reset = "none";
defparam \SalidaInmediatoExtendido[1]~I .oe_power_up = "low";
defparam \SalidaInmediatoExtendido[1]~I .oe_register_mode = "none";
defparam \SalidaInmediatoExtendido[1]~I .oe_sync_reset = "none";
defparam \SalidaInmediatoExtendido[1]~I .operation_mode = "output";
defparam \SalidaInmediatoExtendido[1]~I .output_async_reset = "none";
defparam \SalidaInmediatoExtendido[1]~I .output_power_up = "low";
defparam \SalidaInmediatoExtendido[1]~I .output_register_mode = "none";
defparam \SalidaInmediatoExtendido[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInmediatoExtendido[2]~I (
	.datain(\pmInstructionMem|q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInmediatoExtendido[2]));
// synopsys translate_off
defparam \SalidaInmediatoExtendido[2]~I .input_async_reset = "none";
defparam \SalidaInmediatoExtendido[2]~I .input_power_up = "low";
defparam \SalidaInmediatoExtendido[2]~I .input_register_mode = "none";
defparam \SalidaInmediatoExtendido[2]~I .input_sync_reset = "none";
defparam \SalidaInmediatoExtendido[2]~I .oe_async_reset = "none";
defparam \SalidaInmediatoExtendido[2]~I .oe_power_up = "low";
defparam \SalidaInmediatoExtendido[2]~I .oe_register_mode = "none";
defparam \SalidaInmediatoExtendido[2]~I .oe_sync_reset = "none";
defparam \SalidaInmediatoExtendido[2]~I .operation_mode = "output";
defparam \SalidaInmediatoExtendido[2]~I .output_async_reset = "none";
defparam \SalidaInmediatoExtendido[2]~I .output_power_up = "low";
defparam \SalidaInmediatoExtendido[2]~I .output_register_mode = "none";
defparam \SalidaInmediatoExtendido[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInmediatoExtendido[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInmediatoExtendido[3]));
// synopsys translate_off
defparam \SalidaInmediatoExtendido[3]~I .input_async_reset = "none";
defparam \SalidaInmediatoExtendido[3]~I .input_power_up = "low";
defparam \SalidaInmediatoExtendido[3]~I .input_register_mode = "none";
defparam \SalidaInmediatoExtendido[3]~I .input_sync_reset = "none";
defparam \SalidaInmediatoExtendido[3]~I .oe_async_reset = "none";
defparam \SalidaInmediatoExtendido[3]~I .oe_power_up = "low";
defparam \SalidaInmediatoExtendido[3]~I .oe_register_mode = "none";
defparam \SalidaInmediatoExtendido[3]~I .oe_sync_reset = "none";
defparam \SalidaInmediatoExtendido[3]~I .operation_mode = "output";
defparam \SalidaInmediatoExtendido[3]~I .output_async_reset = "none";
defparam \SalidaInmediatoExtendido[3]~I .output_power_up = "low";
defparam \SalidaInmediatoExtendido[3]~I .output_register_mode = "none";
defparam \SalidaInmediatoExtendido[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInmediatoExtendido[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInmediatoExtendido[4]));
// synopsys translate_off
defparam \SalidaInmediatoExtendido[4]~I .input_async_reset = "none";
defparam \SalidaInmediatoExtendido[4]~I .input_power_up = "low";
defparam \SalidaInmediatoExtendido[4]~I .input_register_mode = "none";
defparam \SalidaInmediatoExtendido[4]~I .input_sync_reset = "none";
defparam \SalidaInmediatoExtendido[4]~I .oe_async_reset = "none";
defparam \SalidaInmediatoExtendido[4]~I .oe_power_up = "low";
defparam \SalidaInmediatoExtendido[4]~I .oe_register_mode = "none";
defparam \SalidaInmediatoExtendido[4]~I .oe_sync_reset = "none";
defparam \SalidaInmediatoExtendido[4]~I .operation_mode = "output";
defparam \SalidaInmediatoExtendido[4]~I .output_async_reset = "none";
defparam \SalidaInmediatoExtendido[4]~I .output_power_up = "low";
defparam \SalidaInmediatoExtendido[4]~I .output_register_mode = "none";
defparam \SalidaInmediatoExtendido[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInmediatoExtendido[5]~I (
	.datain(\pmInstructionMem|q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInmediatoExtendido[5]));
// synopsys translate_off
defparam \SalidaInmediatoExtendido[5]~I .input_async_reset = "none";
defparam \SalidaInmediatoExtendido[5]~I .input_power_up = "low";
defparam \SalidaInmediatoExtendido[5]~I .input_register_mode = "none";
defparam \SalidaInmediatoExtendido[5]~I .input_sync_reset = "none";
defparam \SalidaInmediatoExtendido[5]~I .oe_async_reset = "none";
defparam \SalidaInmediatoExtendido[5]~I .oe_power_up = "low";
defparam \SalidaInmediatoExtendido[5]~I .oe_register_mode = "none";
defparam \SalidaInmediatoExtendido[5]~I .oe_sync_reset = "none";
defparam \SalidaInmediatoExtendido[5]~I .operation_mode = "output";
defparam \SalidaInmediatoExtendido[5]~I .output_async_reset = "none";
defparam \SalidaInmediatoExtendido[5]~I .output_power_up = "low";
defparam \SalidaInmediatoExtendido[5]~I .output_register_mode = "none";
defparam \SalidaInmediatoExtendido[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInmediatoExtendido[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInmediatoExtendido[6]));
// synopsys translate_off
defparam \SalidaInmediatoExtendido[6]~I .input_async_reset = "none";
defparam \SalidaInmediatoExtendido[6]~I .input_power_up = "low";
defparam \SalidaInmediatoExtendido[6]~I .input_register_mode = "none";
defparam \SalidaInmediatoExtendido[6]~I .input_sync_reset = "none";
defparam \SalidaInmediatoExtendido[6]~I .oe_async_reset = "none";
defparam \SalidaInmediatoExtendido[6]~I .oe_power_up = "low";
defparam \SalidaInmediatoExtendido[6]~I .oe_register_mode = "none";
defparam \SalidaInmediatoExtendido[6]~I .oe_sync_reset = "none";
defparam \SalidaInmediatoExtendido[6]~I .operation_mode = "output";
defparam \SalidaInmediatoExtendido[6]~I .output_async_reset = "none";
defparam \SalidaInmediatoExtendido[6]~I .output_power_up = "low";
defparam \SalidaInmediatoExtendido[6]~I .output_register_mode = "none";
defparam \SalidaInmediatoExtendido[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInmediatoExtendido[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInmediatoExtendido[7]));
// synopsys translate_off
defparam \SalidaInmediatoExtendido[7]~I .input_async_reset = "none";
defparam \SalidaInmediatoExtendido[7]~I .input_power_up = "low";
defparam \SalidaInmediatoExtendido[7]~I .input_register_mode = "none";
defparam \SalidaInmediatoExtendido[7]~I .input_sync_reset = "none";
defparam \SalidaInmediatoExtendido[7]~I .oe_async_reset = "none";
defparam \SalidaInmediatoExtendido[7]~I .oe_power_up = "low";
defparam \SalidaInmediatoExtendido[7]~I .oe_register_mode = "none";
defparam \SalidaInmediatoExtendido[7]~I .oe_sync_reset = "none";
defparam \SalidaInmediatoExtendido[7]~I .operation_mode = "output";
defparam \SalidaInmediatoExtendido[7]~I .output_async_reset = "none";
defparam \SalidaInmediatoExtendido[7]~I .output_power_up = "low";
defparam \SalidaInmediatoExtendido[7]~I .output_register_mode = "none";
defparam \SalidaInmediatoExtendido[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInmediatoExtendido[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInmediatoExtendido[8]));
// synopsys translate_off
defparam \SalidaInmediatoExtendido[8]~I .input_async_reset = "none";
defparam \SalidaInmediatoExtendido[8]~I .input_power_up = "low";
defparam \SalidaInmediatoExtendido[8]~I .input_register_mode = "none";
defparam \SalidaInmediatoExtendido[8]~I .input_sync_reset = "none";
defparam \SalidaInmediatoExtendido[8]~I .oe_async_reset = "none";
defparam \SalidaInmediatoExtendido[8]~I .oe_power_up = "low";
defparam \SalidaInmediatoExtendido[8]~I .oe_register_mode = "none";
defparam \SalidaInmediatoExtendido[8]~I .oe_sync_reset = "none";
defparam \SalidaInmediatoExtendido[8]~I .operation_mode = "output";
defparam \SalidaInmediatoExtendido[8]~I .output_async_reset = "none";
defparam \SalidaInmediatoExtendido[8]~I .output_power_up = "low";
defparam \SalidaInmediatoExtendido[8]~I .output_register_mode = "none";
defparam \SalidaInmediatoExtendido[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInmediatoExtendido[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInmediatoExtendido[9]));
// synopsys translate_off
defparam \SalidaInmediatoExtendido[9]~I .input_async_reset = "none";
defparam \SalidaInmediatoExtendido[9]~I .input_power_up = "low";
defparam \SalidaInmediatoExtendido[9]~I .input_register_mode = "none";
defparam \SalidaInmediatoExtendido[9]~I .input_sync_reset = "none";
defparam \SalidaInmediatoExtendido[9]~I .oe_async_reset = "none";
defparam \SalidaInmediatoExtendido[9]~I .oe_power_up = "low";
defparam \SalidaInmediatoExtendido[9]~I .oe_register_mode = "none";
defparam \SalidaInmediatoExtendido[9]~I .oe_sync_reset = "none";
defparam \SalidaInmediatoExtendido[9]~I .operation_mode = "output";
defparam \SalidaInmediatoExtendido[9]~I .output_async_reset = "none";
defparam \SalidaInmediatoExtendido[9]~I .output_power_up = "low";
defparam \SalidaInmediatoExtendido[9]~I .output_register_mode = "none";
defparam \SalidaInmediatoExtendido[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInmediatoExtendido[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInmediatoExtendido[10]));
// synopsys translate_off
defparam \SalidaInmediatoExtendido[10]~I .input_async_reset = "none";
defparam \SalidaInmediatoExtendido[10]~I .input_power_up = "low";
defparam \SalidaInmediatoExtendido[10]~I .input_register_mode = "none";
defparam \SalidaInmediatoExtendido[10]~I .input_sync_reset = "none";
defparam \SalidaInmediatoExtendido[10]~I .oe_async_reset = "none";
defparam \SalidaInmediatoExtendido[10]~I .oe_power_up = "low";
defparam \SalidaInmediatoExtendido[10]~I .oe_register_mode = "none";
defparam \SalidaInmediatoExtendido[10]~I .oe_sync_reset = "none";
defparam \SalidaInmediatoExtendido[10]~I .operation_mode = "output";
defparam \SalidaInmediatoExtendido[10]~I .output_async_reset = "none";
defparam \SalidaInmediatoExtendido[10]~I .output_power_up = "low";
defparam \SalidaInmediatoExtendido[10]~I .output_register_mode = "none";
defparam \SalidaInmediatoExtendido[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInmediatoExtendido[11]~I (
	.datain(\pmInstructionMem|q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInmediatoExtendido[11]));
// synopsys translate_off
defparam \SalidaInmediatoExtendido[11]~I .input_async_reset = "none";
defparam \SalidaInmediatoExtendido[11]~I .input_power_up = "low";
defparam \SalidaInmediatoExtendido[11]~I .input_register_mode = "none";
defparam \SalidaInmediatoExtendido[11]~I .input_sync_reset = "none";
defparam \SalidaInmediatoExtendido[11]~I .oe_async_reset = "none";
defparam \SalidaInmediatoExtendido[11]~I .oe_power_up = "low";
defparam \SalidaInmediatoExtendido[11]~I .oe_register_mode = "none";
defparam \SalidaInmediatoExtendido[11]~I .oe_sync_reset = "none";
defparam \SalidaInmediatoExtendido[11]~I .operation_mode = "output";
defparam \SalidaInmediatoExtendido[11]~I .output_async_reset = "none";
defparam \SalidaInmediatoExtendido[11]~I .output_power_up = "low";
defparam \SalidaInmediatoExtendido[11]~I .output_register_mode = "none";
defparam \SalidaInmediatoExtendido[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInmediatoExtendido[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInmediatoExtendido[12]));
// synopsys translate_off
defparam \SalidaInmediatoExtendido[12]~I .input_async_reset = "none";
defparam \SalidaInmediatoExtendido[12]~I .input_power_up = "low";
defparam \SalidaInmediatoExtendido[12]~I .input_register_mode = "none";
defparam \SalidaInmediatoExtendido[12]~I .input_sync_reset = "none";
defparam \SalidaInmediatoExtendido[12]~I .oe_async_reset = "none";
defparam \SalidaInmediatoExtendido[12]~I .oe_power_up = "low";
defparam \SalidaInmediatoExtendido[12]~I .oe_register_mode = "none";
defparam \SalidaInmediatoExtendido[12]~I .oe_sync_reset = "none";
defparam \SalidaInmediatoExtendido[12]~I .operation_mode = "output";
defparam \SalidaInmediatoExtendido[12]~I .output_async_reset = "none";
defparam \SalidaInmediatoExtendido[12]~I .output_power_up = "low";
defparam \SalidaInmediatoExtendido[12]~I .output_register_mode = "none";
defparam \SalidaInmediatoExtendido[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInmediatoExtendido[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInmediatoExtendido[13]));
// synopsys translate_off
defparam \SalidaInmediatoExtendido[13]~I .input_async_reset = "none";
defparam \SalidaInmediatoExtendido[13]~I .input_power_up = "low";
defparam \SalidaInmediatoExtendido[13]~I .input_register_mode = "none";
defparam \SalidaInmediatoExtendido[13]~I .input_sync_reset = "none";
defparam \SalidaInmediatoExtendido[13]~I .oe_async_reset = "none";
defparam \SalidaInmediatoExtendido[13]~I .oe_power_up = "low";
defparam \SalidaInmediatoExtendido[13]~I .oe_register_mode = "none";
defparam \SalidaInmediatoExtendido[13]~I .oe_sync_reset = "none";
defparam \SalidaInmediatoExtendido[13]~I .operation_mode = "output";
defparam \SalidaInmediatoExtendido[13]~I .output_async_reset = "none";
defparam \SalidaInmediatoExtendido[13]~I .output_power_up = "low";
defparam \SalidaInmediatoExtendido[13]~I .output_register_mode = "none";
defparam \SalidaInmediatoExtendido[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInmediatoExtendido[14]~I (
	.datain(\pmInstructionMem|q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInmediatoExtendido[14]));
// synopsys translate_off
defparam \SalidaInmediatoExtendido[14]~I .input_async_reset = "none";
defparam \SalidaInmediatoExtendido[14]~I .input_power_up = "low";
defparam \SalidaInmediatoExtendido[14]~I .input_register_mode = "none";
defparam \SalidaInmediatoExtendido[14]~I .input_sync_reset = "none";
defparam \SalidaInmediatoExtendido[14]~I .oe_async_reset = "none";
defparam \SalidaInmediatoExtendido[14]~I .oe_power_up = "low";
defparam \SalidaInmediatoExtendido[14]~I .oe_register_mode = "none";
defparam \SalidaInmediatoExtendido[14]~I .oe_sync_reset = "none";
defparam \SalidaInmediatoExtendido[14]~I .operation_mode = "output";
defparam \SalidaInmediatoExtendido[14]~I .output_async_reset = "none";
defparam \SalidaInmediatoExtendido[14]~I .output_power_up = "low";
defparam \SalidaInmediatoExtendido[14]~I .output_register_mode = "none";
defparam \SalidaInmediatoExtendido[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInmediatoExtendido[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInmediatoExtendido[15]));
// synopsys translate_off
defparam \SalidaInmediatoExtendido[15]~I .input_async_reset = "none";
defparam \SalidaInmediatoExtendido[15]~I .input_power_up = "low";
defparam \SalidaInmediatoExtendido[15]~I .input_register_mode = "none";
defparam \SalidaInmediatoExtendido[15]~I .input_sync_reset = "none";
defparam \SalidaInmediatoExtendido[15]~I .oe_async_reset = "none";
defparam \SalidaInmediatoExtendido[15]~I .oe_power_up = "low";
defparam \SalidaInmediatoExtendido[15]~I .oe_register_mode = "none";
defparam \SalidaInmediatoExtendido[15]~I .oe_sync_reset = "none";
defparam \SalidaInmediatoExtendido[15]~I .operation_mode = "output";
defparam \SalidaInmediatoExtendido[15]~I .output_async_reset = "none";
defparam \SalidaInmediatoExtendido[15]~I .output_power_up = "low";
defparam \SalidaInmediatoExtendido[15]~I .output_register_mode = "none";
defparam \SalidaInmediatoExtendido[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInmediatoExtendido[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInmediatoExtendido[16]));
// synopsys translate_off
defparam \SalidaInmediatoExtendido[16]~I .input_async_reset = "none";
defparam \SalidaInmediatoExtendido[16]~I .input_power_up = "low";
defparam \SalidaInmediatoExtendido[16]~I .input_register_mode = "none";
defparam \SalidaInmediatoExtendido[16]~I .input_sync_reset = "none";
defparam \SalidaInmediatoExtendido[16]~I .oe_async_reset = "none";
defparam \SalidaInmediatoExtendido[16]~I .oe_power_up = "low";
defparam \SalidaInmediatoExtendido[16]~I .oe_register_mode = "none";
defparam \SalidaInmediatoExtendido[16]~I .oe_sync_reset = "none";
defparam \SalidaInmediatoExtendido[16]~I .operation_mode = "output";
defparam \SalidaInmediatoExtendido[16]~I .output_async_reset = "none";
defparam \SalidaInmediatoExtendido[16]~I .output_power_up = "low";
defparam \SalidaInmediatoExtendido[16]~I .output_register_mode = "none";
defparam \SalidaInmediatoExtendido[16]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInmediatoExtendido[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInmediatoExtendido[17]));
// synopsys translate_off
defparam \SalidaInmediatoExtendido[17]~I .input_async_reset = "none";
defparam \SalidaInmediatoExtendido[17]~I .input_power_up = "low";
defparam \SalidaInmediatoExtendido[17]~I .input_register_mode = "none";
defparam \SalidaInmediatoExtendido[17]~I .input_sync_reset = "none";
defparam \SalidaInmediatoExtendido[17]~I .oe_async_reset = "none";
defparam \SalidaInmediatoExtendido[17]~I .oe_power_up = "low";
defparam \SalidaInmediatoExtendido[17]~I .oe_register_mode = "none";
defparam \SalidaInmediatoExtendido[17]~I .oe_sync_reset = "none";
defparam \SalidaInmediatoExtendido[17]~I .operation_mode = "output";
defparam \SalidaInmediatoExtendido[17]~I .output_async_reset = "none";
defparam \SalidaInmediatoExtendido[17]~I .output_power_up = "low";
defparam \SalidaInmediatoExtendido[17]~I .output_register_mode = "none";
defparam \SalidaInmediatoExtendido[17]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInmediatoExtendido[18]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInmediatoExtendido[18]));
// synopsys translate_off
defparam \SalidaInmediatoExtendido[18]~I .input_async_reset = "none";
defparam \SalidaInmediatoExtendido[18]~I .input_power_up = "low";
defparam \SalidaInmediatoExtendido[18]~I .input_register_mode = "none";
defparam \SalidaInmediatoExtendido[18]~I .input_sync_reset = "none";
defparam \SalidaInmediatoExtendido[18]~I .oe_async_reset = "none";
defparam \SalidaInmediatoExtendido[18]~I .oe_power_up = "low";
defparam \SalidaInmediatoExtendido[18]~I .oe_register_mode = "none";
defparam \SalidaInmediatoExtendido[18]~I .oe_sync_reset = "none";
defparam \SalidaInmediatoExtendido[18]~I .operation_mode = "output";
defparam \SalidaInmediatoExtendido[18]~I .output_async_reset = "none";
defparam \SalidaInmediatoExtendido[18]~I .output_power_up = "low";
defparam \SalidaInmediatoExtendido[18]~I .output_register_mode = "none";
defparam \SalidaInmediatoExtendido[18]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInmediatoExtendido[19]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInmediatoExtendido[19]));
// synopsys translate_off
defparam \SalidaInmediatoExtendido[19]~I .input_async_reset = "none";
defparam \SalidaInmediatoExtendido[19]~I .input_power_up = "low";
defparam \SalidaInmediatoExtendido[19]~I .input_register_mode = "none";
defparam \SalidaInmediatoExtendido[19]~I .input_sync_reset = "none";
defparam \SalidaInmediatoExtendido[19]~I .oe_async_reset = "none";
defparam \SalidaInmediatoExtendido[19]~I .oe_power_up = "low";
defparam \SalidaInmediatoExtendido[19]~I .oe_register_mode = "none";
defparam \SalidaInmediatoExtendido[19]~I .oe_sync_reset = "none";
defparam \SalidaInmediatoExtendido[19]~I .operation_mode = "output";
defparam \SalidaInmediatoExtendido[19]~I .output_async_reset = "none";
defparam \SalidaInmediatoExtendido[19]~I .output_power_up = "low";
defparam \SalidaInmediatoExtendido[19]~I .output_register_mode = "none";
defparam \SalidaInmediatoExtendido[19]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInmediatoExtendido[20]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInmediatoExtendido[20]));
// synopsys translate_off
defparam \SalidaInmediatoExtendido[20]~I .input_async_reset = "none";
defparam \SalidaInmediatoExtendido[20]~I .input_power_up = "low";
defparam \SalidaInmediatoExtendido[20]~I .input_register_mode = "none";
defparam \SalidaInmediatoExtendido[20]~I .input_sync_reset = "none";
defparam \SalidaInmediatoExtendido[20]~I .oe_async_reset = "none";
defparam \SalidaInmediatoExtendido[20]~I .oe_power_up = "low";
defparam \SalidaInmediatoExtendido[20]~I .oe_register_mode = "none";
defparam \SalidaInmediatoExtendido[20]~I .oe_sync_reset = "none";
defparam \SalidaInmediatoExtendido[20]~I .operation_mode = "output";
defparam \SalidaInmediatoExtendido[20]~I .output_async_reset = "none";
defparam \SalidaInmediatoExtendido[20]~I .output_power_up = "low";
defparam \SalidaInmediatoExtendido[20]~I .output_register_mode = "none";
defparam \SalidaInmediatoExtendido[20]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInmediatoExtendido[21]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInmediatoExtendido[21]));
// synopsys translate_off
defparam \SalidaInmediatoExtendido[21]~I .input_async_reset = "none";
defparam \SalidaInmediatoExtendido[21]~I .input_power_up = "low";
defparam \SalidaInmediatoExtendido[21]~I .input_register_mode = "none";
defparam \SalidaInmediatoExtendido[21]~I .input_sync_reset = "none";
defparam \SalidaInmediatoExtendido[21]~I .oe_async_reset = "none";
defparam \SalidaInmediatoExtendido[21]~I .oe_power_up = "low";
defparam \SalidaInmediatoExtendido[21]~I .oe_register_mode = "none";
defparam \SalidaInmediatoExtendido[21]~I .oe_sync_reset = "none";
defparam \SalidaInmediatoExtendido[21]~I .operation_mode = "output";
defparam \SalidaInmediatoExtendido[21]~I .output_async_reset = "none";
defparam \SalidaInmediatoExtendido[21]~I .output_power_up = "low";
defparam \SalidaInmediatoExtendido[21]~I .output_register_mode = "none";
defparam \SalidaInmediatoExtendido[21]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInmediatoExtendido[22]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInmediatoExtendido[22]));
// synopsys translate_off
defparam \SalidaInmediatoExtendido[22]~I .input_async_reset = "none";
defparam \SalidaInmediatoExtendido[22]~I .input_power_up = "low";
defparam \SalidaInmediatoExtendido[22]~I .input_register_mode = "none";
defparam \SalidaInmediatoExtendido[22]~I .input_sync_reset = "none";
defparam \SalidaInmediatoExtendido[22]~I .oe_async_reset = "none";
defparam \SalidaInmediatoExtendido[22]~I .oe_power_up = "low";
defparam \SalidaInmediatoExtendido[22]~I .oe_register_mode = "none";
defparam \SalidaInmediatoExtendido[22]~I .oe_sync_reset = "none";
defparam \SalidaInmediatoExtendido[22]~I .operation_mode = "output";
defparam \SalidaInmediatoExtendido[22]~I .output_async_reset = "none";
defparam \SalidaInmediatoExtendido[22]~I .output_power_up = "low";
defparam \SalidaInmediatoExtendido[22]~I .output_register_mode = "none";
defparam \SalidaInmediatoExtendido[22]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInmediatoExtendido[23]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInmediatoExtendido[23]));
// synopsys translate_off
defparam \SalidaInmediatoExtendido[23]~I .input_async_reset = "none";
defparam \SalidaInmediatoExtendido[23]~I .input_power_up = "low";
defparam \SalidaInmediatoExtendido[23]~I .input_register_mode = "none";
defparam \SalidaInmediatoExtendido[23]~I .input_sync_reset = "none";
defparam \SalidaInmediatoExtendido[23]~I .oe_async_reset = "none";
defparam \SalidaInmediatoExtendido[23]~I .oe_power_up = "low";
defparam \SalidaInmediatoExtendido[23]~I .oe_register_mode = "none";
defparam \SalidaInmediatoExtendido[23]~I .oe_sync_reset = "none";
defparam \SalidaInmediatoExtendido[23]~I .operation_mode = "output";
defparam \SalidaInmediatoExtendido[23]~I .output_async_reset = "none";
defparam \SalidaInmediatoExtendido[23]~I .output_power_up = "low";
defparam \SalidaInmediatoExtendido[23]~I .output_register_mode = "none";
defparam \SalidaInmediatoExtendido[23]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInmediatoExtendido[24]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInmediatoExtendido[24]));
// synopsys translate_off
defparam \SalidaInmediatoExtendido[24]~I .input_async_reset = "none";
defparam \SalidaInmediatoExtendido[24]~I .input_power_up = "low";
defparam \SalidaInmediatoExtendido[24]~I .input_register_mode = "none";
defparam \SalidaInmediatoExtendido[24]~I .input_sync_reset = "none";
defparam \SalidaInmediatoExtendido[24]~I .oe_async_reset = "none";
defparam \SalidaInmediatoExtendido[24]~I .oe_power_up = "low";
defparam \SalidaInmediatoExtendido[24]~I .oe_register_mode = "none";
defparam \SalidaInmediatoExtendido[24]~I .oe_sync_reset = "none";
defparam \SalidaInmediatoExtendido[24]~I .operation_mode = "output";
defparam \SalidaInmediatoExtendido[24]~I .output_async_reset = "none";
defparam \SalidaInmediatoExtendido[24]~I .output_power_up = "low";
defparam \SalidaInmediatoExtendido[24]~I .output_register_mode = "none";
defparam \SalidaInmediatoExtendido[24]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInmediatoExtendido[25]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInmediatoExtendido[25]));
// synopsys translate_off
defparam \SalidaInmediatoExtendido[25]~I .input_async_reset = "none";
defparam \SalidaInmediatoExtendido[25]~I .input_power_up = "low";
defparam \SalidaInmediatoExtendido[25]~I .input_register_mode = "none";
defparam \SalidaInmediatoExtendido[25]~I .input_sync_reset = "none";
defparam \SalidaInmediatoExtendido[25]~I .oe_async_reset = "none";
defparam \SalidaInmediatoExtendido[25]~I .oe_power_up = "low";
defparam \SalidaInmediatoExtendido[25]~I .oe_register_mode = "none";
defparam \SalidaInmediatoExtendido[25]~I .oe_sync_reset = "none";
defparam \SalidaInmediatoExtendido[25]~I .operation_mode = "output";
defparam \SalidaInmediatoExtendido[25]~I .output_async_reset = "none";
defparam \SalidaInmediatoExtendido[25]~I .output_power_up = "low";
defparam \SalidaInmediatoExtendido[25]~I .output_register_mode = "none";
defparam \SalidaInmediatoExtendido[25]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInmediatoExtendido[26]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInmediatoExtendido[26]));
// synopsys translate_off
defparam \SalidaInmediatoExtendido[26]~I .input_async_reset = "none";
defparam \SalidaInmediatoExtendido[26]~I .input_power_up = "low";
defparam \SalidaInmediatoExtendido[26]~I .input_register_mode = "none";
defparam \SalidaInmediatoExtendido[26]~I .input_sync_reset = "none";
defparam \SalidaInmediatoExtendido[26]~I .oe_async_reset = "none";
defparam \SalidaInmediatoExtendido[26]~I .oe_power_up = "low";
defparam \SalidaInmediatoExtendido[26]~I .oe_register_mode = "none";
defparam \SalidaInmediatoExtendido[26]~I .oe_sync_reset = "none";
defparam \SalidaInmediatoExtendido[26]~I .operation_mode = "output";
defparam \SalidaInmediatoExtendido[26]~I .output_async_reset = "none";
defparam \SalidaInmediatoExtendido[26]~I .output_power_up = "low";
defparam \SalidaInmediatoExtendido[26]~I .output_register_mode = "none";
defparam \SalidaInmediatoExtendido[26]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInmediatoExtendido[27]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInmediatoExtendido[27]));
// synopsys translate_off
defparam \SalidaInmediatoExtendido[27]~I .input_async_reset = "none";
defparam \SalidaInmediatoExtendido[27]~I .input_power_up = "low";
defparam \SalidaInmediatoExtendido[27]~I .input_register_mode = "none";
defparam \SalidaInmediatoExtendido[27]~I .input_sync_reset = "none";
defparam \SalidaInmediatoExtendido[27]~I .oe_async_reset = "none";
defparam \SalidaInmediatoExtendido[27]~I .oe_power_up = "low";
defparam \SalidaInmediatoExtendido[27]~I .oe_register_mode = "none";
defparam \SalidaInmediatoExtendido[27]~I .oe_sync_reset = "none";
defparam \SalidaInmediatoExtendido[27]~I .operation_mode = "output";
defparam \SalidaInmediatoExtendido[27]~I .output_async_reset = "none";
defparam \SalidaInmediatoExtendido[27]~I .output_power_up = "low";
defparam \SalidaInmediatoExtendido[27]~I .output_register_mode = "none";
defparam \SalidaInmediatoExtendido[27]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInmediatoExtendido[28]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInmediatoExtendido[28]));
// synopsys translate_off
defparam \SalidaInmediatoExtendido[28]~I .input_async_reset = "none";
defparam \SalidaInmediatoExtendido[28]~I .input_power_up = "low";
defparam \SalidaInmediatoExtendido[28]~I .input_register_mode = "none";
defparam \SalidaInmediatoExtendido[28]~I .input_sync_reset = "none";
defparam \SalidaInmediatoExtendido[28]~I .oe_async_reset = "none";
defparam \SalidaInmediatoExtendido[28]~I .oe_power_up = "low";
defparam \SalidaInmediatoExtendido[28]~I .oe_register_mode = "none";
defparam \SalidaInmediatoExtendido[28]~I .oe_sync_reset = "none";
defparam \SalidaInmediatoExtendido[28]~I .operation_mode = "output";
defparam \SalidaInmediatoExtendido[28]~I .output_async_reset = "none";
defparam \SalidaInmediatoExtendido[28]~I .output_power_up = "low";
defparam \SalidaInmediatoExtendido[28]~I .output_register_mode = "none";
defparam \SalidaInmediatoExtendido[28]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInmediatoExtendido[29]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInmediatoExtendido[29]));
// synopsys translate_off
defparam \SalidaInmediatoExtendido[29]~I .input_async_reset = "none";
defparam \SalidaInmediatoExtendido[29]~I .input_power_up = "low";
defparam \SalidaInmediatoExtendido[29]~I .input_register_mode = "none";
defparam \SalidaInmediatoExtendido[29]~I .input_sync_reset = "none";
defparam \SalidaInmediatoExtendido[29]~I .oe_async_reset = "none";
defparam \SalidaInmediatoExtendido[29]~I .oe_power_up = "low";
defparam \SalidaInmediatoExtendido[29]~I .oe_register_mode = "none";
defparam \SalidaInmediatoExtendido[29]~I .oe_sync_reset = "none";
defparam \SalidaInmediatoExtendido[29]~I .operation_mode = "output";
defparam \SalidaInmediatoExtendido[29]~I .output_async_reset = "none";
defparam \SalidaInmediatoExtendido[29]~I .output_power_up = "low";
defparam \SalidaInmediatoExtendido[29]~I .output_register_mode = "none";
defparam \SalidaInmediatoExtendido[29]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInmediatoExtendido[30]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInmediatoExtendido[30]));
// synopsys translate_off
defparam \SalidaInmediatoExtendido[30]~I .input_async_reset = "none";
defparam \SalidaInmediatoExtendido[30]~I .input_power_up = "low";
defparam \SalidaInmediatoExtendido[30]~I .input_register_mode = "none";
defparam \SalidaInmediatoExtendido[30]~I .input_sync_reset = "none";
defparam \SalidaInmediatoExtendido[30]~I .oe_async_reset = "none";
defparam \SalidaInmediatoExtendido[30]~I .oe_power_up = "low";
defparam \SalidaInmediatoExtendido[30]~I .oe_register_mode = "none";
defparam \SalidaInmediatoExtendido[30]~I .oe_sync_reset = "none";
defparam \SalidaInmediatoExtendido[30]~I .operation_mode = "output";
defparam \SalidaInmediatoExtendido[30]~I .output_async_reset = "none";
defparam \SalidaInmediatoExtendido[30]~I .output_power_up = "low";
defparam \SalidaInmediatoExtendido[30]~I .output_register_mode = "none";
defparam \SalidaInmediatoExtendido[30]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInmediatoExtendido[31]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInmediatoExtendido[31]));
// synopsys translate_off
defparam \SalidaInmediatoExtendido[31]~I .input_async_reset = "none";
defparam \SalidaInmediatoExtendido[31]~I .input_power_up = "low";
defparam \SalidaInmediatoExtendido[31]~I .input_register_mode = "none";
defparam \SalidaInmediatoExtendido[31]~I .input_sync_reset = "none";
defparam \SalidaInmediatoExtendido[31]~I .oe_async_reset = "none";
defparam \SalidaInmediatoExtendido[31]~I .oe_power_up = "low";
defparam \SalidaInmediatoExtendido[31]~I .oe_register_mode = "none";
defparam \SalidaInmediatoExtendido[31]~I .oe_sync_reset = "none";
defparam \SalidaInmediatoExtendido[31]~I .operation_mode = "output";
defparam \SalidaInmediatoExtendido[31]~I .output_async_reset = "none";
defparam \SalidaInmediatoExtendido[31]~I .output_power_up = "low";
defparam \SalidaInmediatoExtendido[31]~I .output_register_mode = "none";
defparam \SalidaInmediatoExtendido[31]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaMuxRFALU[0]~I (
	.datain(\ALUInB[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaMuxRFALU[0]));
// synopsys translate_off
defparam \SalidaMuxRFALU[0]~I .input_async_reset = "none";
defparam \SalidaMuxRFALU[0]~I .input_power_up = "low";
defparam \SalidaMuxRFALU[0]~I .input_register_mode = "none";
defparam \SalidaMuxRFALU[0]~I .input_sync_reset = "none";
defparam \SalidaMuxRFALU[0]~I .oe_async_reset = "none";
defparam \SalidaMuxRFALU[0]~I .oe_power_up = "low";
defparam \SalidaMuxRFALU[0]~I .oe_register_mode = "none";
defparam \SalidaMuxRFALU[0]~I .oe_sync_reset = "none";
defparam \SalidaMuxRFALU[0]~I .operation_mode = "output";
defparam \SalidaMuxRFALU[0]~I .output_async_reset = "none";
defparam \SalidaMuxRFALU[0]~I .output_power_up = "low";
defparam \SalidaMuxRFALU[0]~I .output_register_mode = "none";
defparam \SalidaMuxRFALU[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaMuxRFALU[1]~I (
	.datain(\ALUInB[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaMuxRFALU[1]));
// synopsys translate_off
defparam \SalidaMuxRFALU[1]~I .input_async_reset = "none";
defparam \SalidaMuxRFALU[1]~I .input_power_up = "low";
defparam \SalidaMuxRFALU[1]~I .input_register_mode = "none";
defparam \SalidaMuxRFALU[1]~I .input_sync_reset = "none";
defparam \SalidaMuxRFALU[1]~I .oe_async_reset = "none";
defparam \SalidaMuxRFALU[1]~I .oe_power_up = "low";
defparam \SalidaMuxRFALU[1]~I .oe_register_mode = "none";
defparam \SalidaMuxRFALU[1]~I .oe_sync_reset = "none";
defparam \SalidaMuxRFALU[1]~I .operation_mode = "output";
defparam \SalidaMuxRFALU[1]~I .output_async_reset = "none";
defparam \SalidaMuxRFALU[1]~I .output_power_up = "low";
defparam \SalidaMuxRFALU[1]~I .output_register_mode = "none";
defparam \SalidaMuxRFALU[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaMuxRFALU[2]~I (
	.datain(\ALUInB[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaMuxRFALU[2]));
// synopsys translate_off
defparam \SalidaMuxRFALU[2]~I .input_async_reset = "none";
defparam \SalidaMuxRFALU[2]~I .input_power_up = "low";
defparam \SalidaMuxRFALU[2]~I .input_register_mode = "none";
defparam \SalidaMuxRFALU[2]~I .input_sync_reset = "none";
defparam \SalidaMuxRFALU[2]~I .oe_async_reset = "none";
defparam \SalidaMuxRFALU[2]~I .oe_power_up = "low";
defparam \SalidaMuxRFALU[2]~I .oe_register_mode = "none";
defparam \SalidaMuxRFALU[2]~I .oe_sync_reset = "none";
defparam \SalidaMuxRFALU[2]~I .operation_mode = "output";
defparam \SalidaMuxRFALU[2]~I .output_async_reset = "none";
defparam \SalidaMuxRFALU[2]~I .output_power_up = "low";
defparam \SalidaMuxRFALU[2]~I .output_register_mode = "none";
defparam \SalidaMuxRFALU[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaMuxRFALU[3]~I (
	.datain(\ALUInB[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaMuxRFALU[3]));
// synopsys translate_off
defparam \SalidaMuxRFALU[3]~I .input_async_reset = "none";
defparam \SalidaMuxRFALU[3]~I .input_power_up = "low";
defparam \SalidaMuxRFALU[3]~I .input_register_mode = "none";
defparam \SalidaMuxRFALU[3]~I .input_sync_reset = "none";
defparam \SalidaMuxRFALU[3]~I .oe_async_reset = "none";
defparam \SalidaMuxRFALU[3]~I .oe_power_up = "low";
defparam \SalidaMuxRFALU[3]~I .oe_register_mode = "none";
defparam \SalidaMuxRFALU[3]~I .oe_sync_reset = "none";
defparam \SalidaMuxRFALU[3]~I .operation_mode = "output";
defparam \SalidaMuxRFALU[3]~I .output_async_reset = "none";
defparam \SalidaMuxRFALU[3]~I .output_power_up = "low";
defparam \SalidaMuxRFALU[3]~I .output_register_mode = "none";
defparam \SalidaMuxRFALU[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaMuxRFALU[4]~I (
	.datain(\ALUInB[4]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaMuxRFALU[4]));
// synopsys translate_off
defparam \SalidaMuxRFALU[4]~I .input_async_reset = "none";
defparam \SalidaMuxRFALU[4]~I .input_power_up = "low";
defparam \SalidaMuxRFALU[4]~I .input_register_mode = "none";
defparam \SalidaMuxRFALU[4]~I .input_sync_reset = "none";
defparam \SalidaMuxRFALU[4]~I .oe_async_reset = "none";
defparam \SalidaMuxRFALU[4]~I .oe_power_up = "low";
defparam \SalidaMuxRFALU[4]~I .oe_register_mode = "none";
defparam \SalidaMuxRFALU[4]~I .oe_sync_reset = "none";
defparam \SalidaMuxRFALU[4]~I .operation_mode = "output";
defparam \SalidaMuxRFALU[4]~I .output_async_reset = "none";
defparam \SalidaMuxRFALU[4]~I .output_power_up = "low";
defparam \SalidaMuxRFALU[4]~I .output_register_mode = "none";
defparam \SalidaMuxRFALU[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaMuxRFALU[5]~I (
	.datain(\ALUInB[5]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaMuxRFALU[5]));
// synopsys translate_off
defparam \SalidaMuxRFALU[5]~I .input_async_reset = "none";
defparam \SalidaMuxRFALU[5]~I .input_power_up = "low";
defparam \SalidaMuxRFALU[5]~I .input_register_mode = "none";
defparam \SalidaMuxRFALU[5]~I .input_sync_reset = "none";
defparam \SalidaMuxRFALU[5]~I .oe_async_reset = "none";
defparam \SalidaMuxRFALU[5]~I .oe_power_up = "low";
defparam \SalidaMuxRFALU[5]~I .oe_register_mode = "none";
defparam \SalidaMuxRFALU[5]~I .oe_sync_reset = "none";
defparam \SalidaMuxRFALU[5]~I .operation_mode = "output";
defparam \SalidaMuxRFALU[5]~I .output_async_reset = "none";
defparam \SalidaMuxRFALU[5]~I .output_power_up = "low";
defparam \SalidaMuxRFALU[5]~I .output_register_mode = "none";
defparam \SalidaMuxRFALU[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaMuxRFALU[6]~I (
	.datain(\ALUInB[6]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaMuxRFALU[6]));
// synopsys translate_off
defparam \SalidaMuxRFALU[6]~I .input_async_reset = "none";
defparam \SalidaMuxRFALU[6]~I .input_power_up = "low";
defparam \SalidaMuxRFALU[6]~I .input_register_mode = "none";
defparam \SalidaMuxRFALU[6]~I .input_sync_reset = "none";
defparam \SalidaMuxRFALU[6]~I .oe_async_reset = "none";
defparam \SalidaMuxRFALU[6]~I .oe_power_up = "low";
defparam \SalidaMuxRFALU[6]~I .oe_register_mode = "none";
defparam \SalidaMuxRFALU[6]~I .oe_sync_reset = "none";
defparam \SalidaMuxRFALU[6]~I .operation_mode = "output";
defparam \SalidaMuxRFALU[6]~I .output_async_reset = "none";
defparam \SalidaMuxRFALU[6]~I .output_power_up = "low";
defparam \SalidaMuxRFALU[6]~I .output_register_mode = "none";
defparam \SalidaMuxRFALU[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaMuxRFALU[7]~I (
	.datain(\ALUInB[7]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaMuxRFALU[7]));
// synopsys translate_off
defparam \SalidaMuxRFALU[7]~I .input_async_reset = "none";
defparam \SalidaMuxRFALU[7]~I .input_power_up = "low";
defparam \SalidaMuxRFALU[7]~I .input_register_mode = "none";
defparam \SalidaMuxRFALU[7]~I .input_sync_reset = "none";
defparam \SalidaMuxRFALU[7]~I .oe_async_reset = "none";
defparam \SalidaMuxRFALU[7]~I .oe_power_up = "low";
defparam \SalidaMuxRFALU[7]~I .oe_register_mode = "none";
defparam \SalidaMuxRFALU[7]~I .oe_sync_reset = "none";
defparam \SalidaMuxRFALU[7]~I .operation_mode = "output";
defparam \SalidaMuxRFALU[7]~I .output_async_reset = "none";
defparam \SalidaMuxRFALU[7]~I .output_power_up = "low";
defparam \SalidaMuxRFALU[7]~I .output_register_mode = "none";
defparam \SalidaMuxRFALU[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaMuxRFALU[8]~I (
	.datain(\ALUInB[8]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaMuxRFALU[8]));
// synopsys translate_off
defparam \SalidaMuxRFALU[8]~I .input_async_reset = "none";
defparam \SalidaMuxRFALU[8]~I .input_power_up = "low";
defparam \SalidaMuxRFALU[8]~I .input_register_mode = "none";
defparam \SalidaMuxRFALU[8]~I .input_sync_reset = "none";
defparam \SalidaMuxRFALU[8]~I .oe_async_reset = "none";
defparam \SalidaMuxRFALU[8]~I .oe_power_up = "low";
defparam \SalidaMuxRFALU[8]~I .oe_register_mode = "none";
defparam \SalidaMuxRFALU[8]~I .oe_sync_reset = "none";
defparam \SalidaMuxRFALU[8]~I .operation_mode = "output";
defparam \SalidaMuxRFALU[8]~I .output_async_reset = "none";
defparam \SalidaMuxRFALU[8]~I .output_power_up = "low";
defparam \SalidaMuxRFALU[8]~I .output_register_mode = "none";
defparam \SalidaMuxRFALU[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaMuxRFALU[9]~I (
	.datain(\ALUInB[9]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaMuxRFALU[9]));
// synopsys translate_off
defparam \SalidaMuxRFALU[9]~I .input_async_reset = "none";
defparam \SalidaMuxRFALU[9]~I .input_power_up = "low";
defparam \SalidaMuxRFALU[9]~I .input_register_mode = "none";
defparam \SalidaMuxRFALU[9]~I .input_sync_reset = "none";
defparam \SalidaMuxRFALU[9]~I .oe_async_reset = "none";
defparam \SalidaMuxRFALU[9]~I .oe_power_up = "low";
defparam \SalidaMuxRFALU[9]~I .oe_register_mode = "none";
defparam \SalidaMuxRFALU[9]~I .oe_sync_reset = "none";
defparam \SalidaMuxRFALU[9]~I .operation_mode = "output";
defparam \SalidaMuxRFALU[9]~I .output_async_reset = "none";
defparam \SalidaMuxRFALU[9]~I .output_power_up = "low";
defparam \SalidaMuxRFALU[9]~I .output_register_mode = "none";
defparam \SalidaMuxRFALU[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaMuxRFALU[10]~I (
	.datain(\ALUInB[10]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaMuxRFALU[10]));
// synopsys translate_off
defparam \SalidaMuxRFALU[10]~I .input_async_reset = "none";
defparam \SalidaMuxRFALU[10]~I .input_power_up = "low";
defparam \SalidaMuxRFALU[10]~I .input_register_mode = "none";
defparam \SalidaMuxRFALU[10]~I .input_sync_reset = "none";
defparam \SalidaMuxRFALU[10]~I .oe_async_reset = "none";
defparam \SalidaMuxRFALU[10]~I .oe_power_up = "low";
defparam \SalidaMuxRFALU[10]~I .oe_register_mode = "none";
defparam \SalidaMuxRFALU[10]~I .oe_sync_reset = "none";
defparam \SalidaMuxRFALU[10]~I .operation_mode = "output";
defparam \SalidaMuxRFALU[10]~I .output_async_reset = "none";
defparam \SalidaMuxRFALU[10]~I .output_power_up = "low";
defparam \SalidaMuxRFALU[10]~I .output_register_mode = "none";
defparam \SalidaMuxRFALU[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaMuxRFALU[11]~I (
	.datain(\ALUInB[11]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaMuxRFALU[11]));
// synopsys translate_off
defparam \SalidaMuxRFALU[11]~I .input_async_reset = "none";
defparam \SalidaMuxRFALU[11]~I .input_power_up = "low";
defparam \SalidaMuxRFALU[11]~I .input_register_mode = "none";
defparam \SalidaMuxRFALU[11]~I .input_sync_reset = "none";
defparam \SalidaMuxRFALU[11]~I .oe_async_reset = "none";
defparam \SalidaMuxRFALU[11]~I .oe_power_up = "low";
defparam \SalidaMuxRFALU[11]~I .oe_register_mode = "none";
defparam \SalidaMuxRFALU[11]~I .oe_sync_reset = "none";
defparam \SalidaMuxRFALU[11]~I .operation_mode = "output";
defparam \SalidaMuxRFALU[11]~I .output_async_reset = "none";
defparam \SalidaMuxRFALU[11]~I .output_power_up = "low";
defparam \SalidaMuxRFALU[11]~I .output_register_mode = "none";
defparam \SalidaMuxRFALU[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaMuxRFALU[12]~I (
	.datain(\ALUInB[12]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaMuxRFALU[12]));
// synopsys translate_off
defparam \SalidaMuxRFALU[12]~I .input_async_reset = "none";
defparam \SalidaMuxRFALU[12]~I .input_power_up = "low";
defparam \SalidaMuxRFALU[12]~I .input_register_mode = "none";
defparam \SalidaMuxRFALU[12]~I .input_sync_reset = "none";
defparam \SalidaMuxRFALU[12]~I .oe_async_reset = "none";
defparam \SalidaMuxRFALU[12]~I .oe_power_up = "low";
defparam \SalidaMuxRFALU[12]~I .oe_register_mode = "none";
defparam \SalidaMuxRFALU[12]~I .oe_sync_reset = "none";
defparam \SalidaMuxRFALU[12]~I .operation_mode = "output";
defparam \SalidaMuxRFALU[12]~I .output_async_reset = "none";
defparam \SalidaMuxRFALU[12]~I .output_power_up = "low";
defparam \SalidaMuxRFALU[12]~I .output_register_mode = "none";
defparam \SalidaMuxRFALU[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaMuxRFALU[13]~I (
	.datain(\ALUInB[13]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaMuxRFALU[13]));
// synopsys translate_off
defparam \SalidaMuxRFALU[13]~I .input_async_reset = "none";
defparam \SalidaMuxRFALU[13]~I .input_power_up = "low";
defparam \SalidaMuxRFALU[13]~I .input_register_mode = "none";
defparam \SalidaMuxRFALU[13]~I .input_sync_reset = "none";
defparam \SalidaMuxRFALU[13]~I .oe_async_reset = "none";
defparam \SalidaMuxRFALU[13]~I .oe_power_up = "low";
defparam \SalidaMuxRFALU[13]~I .oe_register_mode = "none";
defparam \SalidaMuxRFALU[13]~I .oe_sync_reset = "none";
defparam \SalidaMuxRFALU[13]~I .operation_mode = "output";
defparam \SalidaMuxRFALU[13]~I .output_async_reset = "none";
defparam \SalidaMuxRFALU[13]~I .output_power_up = "low";
defparam \SalidaMuxRFALU[13]~I .output_register_mode = "none";
defparam \SalidaMuxRFALU[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaMuxRFALU[14]~I (
	.datain(\ALUInB[14]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaMuxRFALU[14]));
// synopsys translate_off
defparam \SalidaMuxRFALU[14]~I .input_async_reset = "none";
defparam \SalidaMuxRFALU[14]~I .input_power_up = "low";
defparam \SalidaMuxRFALU[14]~I .input_register_mode = "none";
defparam \SalidaMuxRFALU[14]~I .input_sync_reset = "none";
defparam \SalidaMuxRFALU[14]~I .oe_async_reset = "none";
defparam \SalidaMuxRFALU[14]~I .oe_power_up = "low";
defparam \SalidaMuxRFALU[14]~I .oe_register_mode = "none";
defparam \SalidaMuxRFALU[14]~I .oe_sync_reset = "none";
defparam \SalidaMuxRFALU[14]~I .operation_mode = "output";
defparam \SalidaMuxRFALU[14]~I .output_async_reset = "none";
defparam \SalidaMuxRFALU[14]~I .output_power_up = "low";
defparam \SalidaMuxRFALU[14]~I .output_register_mode = "none";
defparam \SalidaMuxRFALU[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaMuxRFALU[15]~I (
	.datain(\ALUInB[15]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaMuxRFALU[15]));
// synopsys translate_off
defparam \SalidaMuxRFALU[15]~I .input_async_reset = "none";
defparam \SalidaMuxRFALU[15]~I .input_power_up = "low";
defparam \SalidaMuxRFALU[15]~I .input_register_mode = "none";
defparam \SalidaMuxRFALU[15]~I .input_sync_reset = "none";
defparam \SalidaMuxRFALU[15]~I .oe_async_reset = "none";
defparam \SalidaMuxRFALU[15]~I .oe_power_up = "low";
defparam \SalidaMuxRFALU[15]~I .oe_register_mode = "none";
defparam \SalidaMuxRFALU[15]~I .oe_sync_reset = "none";
defparam \SalidaMuxRFALU[15]~I .operation_mode = "output";
defparam \SalidaMuxRFALU[15]~I .output_async_reset = "none";
defparam \SalidaMuxRFALU[15]~I .output_power_up = "low";
defparam \SalidaMuxRFALU[15]~I .output_register_mode = "none";
defparam \SalidaMuxRFALU[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaMuxRFALU[16]~I (
	.datain(\ALUInB[16]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaMuxRFALU[16]));
// synopsys translate_off
defparam \SalidaMuxRFALU[16]~I .input_async_reset = "none";
defparam \SalidaMuxRFALU[16]~I .input_power_up = "low";
defparam \SalidaMuxRFALU[16]~I .input_register_mode = "none";
defparam \SalidaMuxRFALU[16]~I .input_sync_reset = "none";
defparam \SalidaMuxRFALU[16]~I .oe_async_reset = "none";
defparam \SalidaMuxRFALU[16]~I .oe_power_up = "low";
defparam \SalidaMuxRFALU[16]~I .oe_register_mode = "none";
defparam \SalidaMuxRFALU[16]~I .oe_sync_reset = "none";
defparam \SalidaMuxRFALU[16]~I .operation_mode = "output";
defparam \SalidaMuxRFALU[16]~I .output_async_reset = "none";
defparam \SalidaMuxRFALU[16]~I .output_power_up = "low";
defparam \SalidaMuxRFALU[16]~I .output_register_mode = "none";
defparam \SalidaMuxRFALU[16]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaMuxRFALU[17]~I (
	.datain(\ALUInB[17]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaMuxRFALU[17]));
// synopsys translate_off
defparam \SalidaMuxRFALU[17]~I .input_async_reset = "none";
defparam \SalidaMuxRFALU[17]~I .input_power_up = "low";
defparam \SalidaMuxRFALU[17]~I .input_register_mode = "none";
defparam \SalidaMuxRFALU[17]~I .input_sync_reset = "none";
defparam \SalidaMuxRFALU[17]~I .oe_async_reset = "none";
defparam \SalidaMuxRFALU[17]~I .oe_power_up = "low";
defparam \SalidaMuxRFALU[17]~I .oe_register_mode = "none";
defparam \SalidaMuxRFALU[17]~I .oe_sync_reset = "none";
defparam \SalidaMuxRFALU[17]~I .operation_mode = "output";
defparam \SalidaMuxRFALU[17]~I .output_async_reset = "none";
defparam \SalidaMuxRFALU[17]~I .output_power_up = "low";
defparam \SalidaMuxRFALU[17]~I .output_register_mode = "none";
defparam \SalidaMuxRFALU[17]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaMuxRFALU[18]~I (
	.datain(\ALUInB[18]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaMuxRFALU[18]));
// synopsys translate_off
defparam \SalidaMuxRFALU[18]~I .input_async_reset = "none";
defparam \SalidaMuxRFALU[18]~I .input_power_up = "low";
defparam \SalidaMuxRFALU[18]~I .input_register_mode = "none";
defparam \SalidaMuxRFALU[18]~I .input_sync_reset = "none";
defparam \SalidaMuxRFALU[18]~I .oe_async_reset = "none";
defparam \SalidaMuxRFALU[18]~I .oe_power_up = "low";
defparam \SalidaMuxRFALU[18]~I .oe_register_mode = "none";
defparam \SalidaMuxRFALU[18]~I .oe_sync_reset = "none";
defparam \SalidaMuxRFALU[18]~I .operation_mode = "output";
defparam \SalidaMuxRFALU[18]~I .output_async_reset = "none";
defparam \SalidaMuxRFALU[18]~I .output_power_up = "low";
defparam \SalidaMuxRFALU[18]~I .output_register_mode = "none";
defparam \SalidaMuxRFALU[18]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaMuxRFALU[19]~I (
	.datain(\ALUInB[19]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaMuxRFALU[19]));
// synopsys translate_off
defparam \SalidaMuxRFALU[19]~I .input_async_reset = "none";
defparam \SalidaMuxRFALU[19]~I .input_power_up = "low";
defparam \SalidaMuxRFALU[19]~I .input_register_mode = "none";
defparam \SalidaMuxRFALU[19]~I .input_sync_reset = "none";
defparam \SalidaMuxRFALU[19]~I .oe_async_reset = "none";
defparam \SalidaMuxRFALU[19]~I .oe_power_up = "low";
defparam \SalidaMuxRFALU[19]~I .oe_register_mode = "none";
defparam \SalidaMuxRFALU[19]~I .oe_sync_reset = "none";
defparam \SalidaMuxRFALU[19]~I .operation_mode = "output";
defparam \SalidaMuxRFALU[19]~I .output_async_reset = "none";
defparam \SalidaMuxRFALU[19]~I .output_power_up = "low";
defparam \SalidaMuxRFALU[19]~I .output_register_mode = "none";
defparam \SalidaMuxRFALU[19]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaMuxRFALU[20]~I (
	.datain(\ALUInB[20]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaMuxRFALU[20]));
// synopsys translate_off
defparam \SalidaMuxRFALU[20]~I .input_async_reset = "none";
defparam \SalidaMuxRFALU[20]~I .input_power_up = "low";
defparam \SalidaMuxRFALU[20]~I .input_register_mode = "none";
defparam \SalidaMuxRFALU[20]~I .input_sync_reset = "none";
defparam \SalidaMuxRFALU[20]~I .oe_async_reset = "none";
defparam \SalidaMuxRFALU[20]~I .oe_power_up = "low";
defparam \SalidaMuxRFALU[20]~I .oe_register_mode = "none";
defparam \SalidaMuxRFALU[20]~I .oe_sync_reset = "none";
defparam \SalidaMuxRFALU[20]~I .operation_mode = "output";
defparam \SalidaMuxRFALU[20]~I .output_async_reset = "none";
defparam \SalidaMuxRFALU[20]~I .output_power_up = "low";
defparam \SalidaMuxRFALU[20]~I .output_register_mode = "none";
defparam \SalidaMuxRFALU[20]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaMuxRFALU[21]~I (
	.datain(\ALUInB[21]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaMuxRFALU[21]));
// synopsys translate_off
defparam \SalidaMuxRFALU[21]~I .input_async_reset = "none";
defparam \SalidaMuxRFALU[21]~I .input_power_up = "low";
defparam \SalidaMuxRFALU[21]~I .input_register_mode = "none";
defparam \SalidaMuxRFALU[21]~I .input_sync_reset = "none";
defparam \SalidaMuxRFALU[21]~I .oe_async_reset = "none";
defparam \SalidaMuxRFALU[21]~I .oe_power_up = "low";
defparam \SalidaMuxRFALU[21]~I .oe_register_mode = "none";
defparam \SalidaMuxRFALU[21]~I .oe_sync_reset = "none";
defparam \SalidaMuxRFALU[21]~I .operation_mode = "output";
defparam \SalidaMuxRFALU[21]~I .output_async_reset = "none";
defparam \SalidaMuxRFALU[21]~I .output_power_up = "low";
defparam \SalidaMuxRFALU[21]~I .output_register_mode = "none";
defparam \SalidaMuxRFALU[21]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaMuxRFALU[22]~I (
	.datain(\ALUInB[22]~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaMuxRFALU[22]));
// synopsys translate_off
defparam \SalidaMuxRFALU[22]~I .input_async_reset = "none";
defparam \SalidaMuxRFALU[22]~I .input_power_up = "low";
defparam \SalidaMuxRFALU[22]~I .input_register_mode = "none";
defparam \SalidaMuxRFALU[22]~I .input_sync_reset = "none";
defparam \SalidaMuxRFALU[22]~I .oe_async_reset = "none";
defparam \SalidaMuxRFALU[22]~I .oe_power_up = "low";
defparam \SalidaMuxRFALU[22]~I .oe_register_mode = "none";
defparam \SalidaMuxRFALU[22]~I .oe_sync_reset = "none";
defparam \SalidaMuxRFALU[22]~I .operation_mode = "output";
defparam \SalidaMuxRFALU[22]~I .output_async_reset = "none";
defparam \SalidaMuxRFALU[22]~I .output_power_up = "low";
defparam \SalidaMuxRFALU[22]~I .output_register_mode = "none";
defparam \SalidaMuxRFALU[22]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaMuxRFALU[23]~I (
	.datain(\ALUInB[23]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaMuxRFALU[23]));
// synopsys translate_off
defparam \SalidaMuxRFALU[23]~I .input_async_reset = "none";
defparam \SalidaMuxRFALU[23]~I .input_power_up = "low";
defparam \SalidaMuxRFALU[23]~I .input_register_mode = "none";
defparam \SalidaMuxRFALU[23]~I .input_sync_reset = "none";
defparam \SalidaMuxRFALU[23]~I .oe_async_reset = "none";
defparam \SalidaMuxRFALU[23]~I .oe_power_up = "low";
defparam \SalidaMuxRFALU[23]~I .oe_register_mode = "none";
defparam \SalidaMuxRFALU[23]~I .oe_sync_reset = "none";
defparam \SalidaMuxRFALU[23]~I .operation_mode = "output";
defparam \SalidaMuxRFALU[23]~I .output_async_reset = "none";
defparam \SalidaMuxRFALU[23]~I .output_power_up = "low";
defparam \SalidaMuxRFALU[23]~I .output_register_mode = "none";
defparam \SalidaMuxRFALU[23]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaMuxRFALU[24]~I (
	.datain(\ALUInB[24]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaMuxRFALU[24]));
// synopsys translate_off
defparam \SalidaMuxRFALU[24]~I .input_async_reset = "none";
defparam \SalidaMuxRFALU[24]~I .input_power_up = "low";
defparam \SalidaMuxRFALU[24]~I .input_register_mode = "none";
defparam \SalidaMuxRFALU[24]~I .input_sync_reset = "none";
defparam \SalidaMuxRFALU[24]~I .oe_async_reset = "none";
defparam \SalidaMuxRFALU[24]~I .oe_power_up = "low";
defparam \SalidaMuxRFALU[24]~I .oe_register_mode = "none";
defparam \SalidaMuxRFALU[24]~I .oe_sync_reset = "none";
defparam \SalidaMuxRFALU[24]~I .operation_mode = "output";
defparam \SalidaMuxRFALU[24]~I .output_async_reset = "none";
defparam \SalidaMuxRFALU[24]~I .output_power_up = "low";
defparam \SalidaMuxRFALU[24]~I .output_register_mode = "none";
defparam \SalidaMuxRFALU[24]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaMuxRFALU[25]~I (
	.datain(\ALUInB[25]~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaMuxRFALU[25]));
// synopsys translate_off
defparam \SalidaMuxRFALU[25]~I .input_async_reset = "none";
defparam \SalidaMuxRFALU[25]~I .input_power_up = "low";
defparam \SalidaMuxRFALU[25]~I .input_register_mode = "none";
defparam \SalidaMuxRFALU[25]~I .input_sync_reset = "none";
defparam \SalidaMuxRFALU[25]~I .oe_async_reset = "none";
defparam \SalidaMuxRFALU[25]~I .oe_power_up = "low";
defparam \SalidaMuxRFALU[25]~I .oe_register_mode = "none";
defparam \SalidaMuxRFALU[25]~I .oe_sync_reset = "none";
defparam \SalidaMuxRFALU[25]~I .operation_mode = "output";
defparam \SalidaMuxRFALU[25]~I .output_async_reset = "none";
defparam \SalidaMuxRFALU[25]~I .output_power_up = "low";
defparam \SalidaMuxRFALU[25]~I .output_register_mode = "none";
defparam \SalidaMuxRFALU[25]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaMuxRFALU[26]~I (
	.datain(\ALUInB[26]~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaMuxRFALU[26]));
// synopsys translate_off
defparam \SalidaMuxRFALU[26]~I .input_async_reset = "none";
defparam \SalidaMuxRFALU[26]~I .input_power_up = "low";
defparam \SalidaMuxRFALU[26]~I .input_register_mode = "none";
defparam \SalidaMuxRFALU[26]~I .input_sync_reset = "none";
defparam \SalidaMuxRFALU[26]~I .oe_async_reset = "none";
defparam \SalidaMuxRFALU[26]~I .oe_power_up = "low";
defparam \SalidaMuxRFALU[26]~I .oe_register_mode = "none";
defparam \SalidaMuxRFALU[26]~I .oe_sync_reset = "none";
defparam \SalidaMuxRFALU[26]~I .operation_mode = "output";
defparam \SalidaMuxRFALU[26]~I .output_async_reset = "none";
defparam \SalidaMuxRFALU[26]~I .output_power_up = "low";
defparam \SalidaMuxRFALU[26]~I .output_register_mode = "none";
defparam \SalidaMuxRFALU[26]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaMuxRFALU[27]~I (
	.datain(\ALUInB[27]~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaMuxRFALU[27]));
// synopsys translate_off
defparam \SalidaMuxRFALU[27]~I .input_async_reset = "none";
defparam \SalidaMuxRFALU[27]~I .input_power_up = "low";
defparam \SalidaMuxRFALU[27]~I .input_register_mode = "none";
defparam \SalidaMuxRFALU[27]~I .input_sync_reset = "none";
defparam \SalidaMuxRFALU[27]~I .oe_async_reset = "none";
defparam \SalidaMuxRFALU[27]~I .oe_power_up = "low";
defparam \SalidaMuxRFALU[27]~I .oe_register_mode = "none";
defparam \SalidaMuxRFALU[27]~I .oe_sync_reset = "none";
defparam \SalidaMuxRFALU[27]~I .operation_mode = "output";
defparam \SalidaMuxRFALU[27]~I .output_async_reset = "none";
defparam \SalidaMuxRFALU[27]~I .output_power_up = "low";
defparam \SalidaMuxRFALU[27]~I .output_register_mode = "none";
defparam \SalidaMuxRFALU[27]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaMuxRFALU[28]~I (
	.datain(\ALUInB[28]~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaMuxRFALU[28]));
// synopsys translate_off
defparam \SalidaMuxRFALU[28]~I .input_async_reset = "none";
defparam \SalidaMuxRFALU[28]~I .input_power_up = "low";
defparam \SalidaMuxRFALU[28]~I .input_register_mode = "none";
defparam \SalidaMuxRFALU[28]~I .input_sync_reset = "none";
defparam \SalidaMuxRFALU[28]~I .oe_async_reset = "none";
defparam \SalidaMuxRFALU[28]~I .oe_power_up = "low";
defparam \SalidaMuxRFALU[28]~I .oe_register_mode = "none";
defparam \SalidaMuxRFALU[28]~I .oe_sync_reset = "none";
defparam \SalidaMuxRFALU[28]~I .operation_mode = "output";
defparam \SalidaMuxRFALU[28]~I .output_async_reset = "none";
defparam \SalidaMuxRFALU[28]~I .output_power_up = "low";
defparam \SalidaMuxRFALU[28]~I .output_register_mode = "none";
defparam \SalidaMuxRFALU[28]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaMuxRFALU[29]~I (
	.datain(\ALUInB[29]~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaMuxRFALU[29]));
// synopsys translate_off
defparam \SalidaMuxRFALU[29]~I .input_async_reset = "none";
defparam \SalidaMuxRFALU[29]~I .input_power_up = "low";
defparam \SalidaMuxRFALU[29]~I .input_register_mode = "none";
defparam \SalidaMuxRFALU[29]~I .input_sync_reset = "none";
defparam \SalidaMuxRFALU[29]~I .oe_async_reset = "none";
defparam \SalidaMuxRFALU[29]~I .oe_power_up = "low";
defparam \SalidaMuxRFALU[29]~I .oe_register_mode = "none";
defparam \SalidaMuxRFALU[29]~I .oe_sync_reset = "none";
defparam \SalidaMuxRFALU[29]~I .operation_mode = "output";
defparam \SalidaMuxRFALU[29]~I .output_async_reset = "none";
defparam \SalidaMuxRFALU[29]~I .output_power_up = "low";
defparam \SalidaMuxRFALU[29]~I .output_register_mode = "none";
defparam \SalidaMuxRFALU[29]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaMuxRFALU[30]~I (
	.datain(\ALUInB[30]~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaMuxRFALU[30]));
// synopsys translate_off
defparam \SalidaMuxRFALU[30]~I .input_async_reset = "none";
defparam \SalidaMuxRFALU[30]~I .input_power_up = "low";
defparam \SalidaMuxRFALU[30]~I .input_register_mode = "none";
defparam \SalidaMuxRFALU[30]~I .input_sync_reset = "none";
defparam \SalidaMuxRFALU[30]~I .oe_async_reset = "none";
defparam \SalidaMuxRFALU[30]~I .oe_power_up = "low";
defparam \SalidaMuxRFALU[30]~I .oe_register_mode = "none";
defparam \SalidaMuxRFALU[30]~I .oe_sync_reset = "none";
defparam \SalidaMuxRFALU[30]~I .operation_mode = "output";
defparam \SalidaMuxRFALU[30]~I .output_async_reset = "none";
defparam \SalidaMuxRFALU[30]~I .output_power_up = "low";
defparam \SalidaMuxRFALU[30]~I .output_register_mode = "none";
defparam \SalidaMuxRFALU[30]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaMuxRFALU[31]~I (
	.datain(\ALUInB[31]~31_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaMuxRFALU[31]));
// synopsys translate_off
defparam \SalidaMuxRFALU[31]~I .input_async_reset = "none";
defparam \SalidaMuxRFALU[31]~I .input_power_up = "low";
defparam \SalidaMuxRFALU[31]~I .input_register_mode = "none";
defparam \SalidaMuxRFALU[31]~I .input_sync_reset = "none";
defparam \SalidaMuxRFALU[31]~I .oe_async_reset = "none";
defparam \SalidaMuxRFALU[31]~I .oe_power_up = "low";
defparam \SalidaMuxRFALU[31]~I .oe_register_mode = "none";
defparam \SalidaMuxRFALU[31]~I .oe_sync_reset = "none";
defparam \SalidaMuxRFALU[31]~I .operation_mode = "output";
defparam \SalidaMuxRFALU[31]~I .output_async_reset = "none";
defparam \SalidaMuxRFALU[31]~I .output_power_up = "low";
defparam \SalidaMuxRFALU[31]~I .output_register_mode = "none";
defparam \SalidaMuxRFALU[31]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaALUOP[0]~I (
	.datain(\pmInstructionMem|q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaALUOP[0]));
// synopsys translate_off
defparam \SalidaALUOP[0]~I .input_async_reset = "none";
defparam \SalidaALUOP[0]~I .input_power_up = "low";
defparam \SalidaALUOP[0]~I .input_register_mode = "none";
defparam \SalidaALUOP[0]~I .input_sync_reset = "none";
defparam \SalidaALUOP[0]~I .oe_async_reset = "none";
defparam \SalidaALUOP[0]~I .oe_power_up = "low";
defparam \SalidaALUOP[0]~I .oe_register_mode = "none";
defparam \SalidaALUOP[0]~I .oe_sync_reset = "none";
defparam \SalidaALUOP[0]~I .operation_mode = "output";
defparam \SalidaALUOP[0]~I .output_async_reset = "none";
defparam \SalidaALUOP[0]~I .output_power_up = "low";
defparam \SalidaALUOP[0]~I .output_register_mode = "none";
defparam \SalidaALUOP[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaALUOP[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaALUOP[1]));
// synopsys translate_off
defparam \SalidaALUOP[1]~I .input_async_reset = "none";
defparam \SalidaALUOP[1]~I .input_power_up = "low";
defparam \SalidaALUOP[1]~I .input_register_mode = "none";
defparam \SalidaALUOP[1]~I .input_sync_reset = "none";
defparam \SalidaALUOP[1]~I .oe_async_reset = "none";
defparam \SalidaALUOP[1]~I .oe_power_up = "low";
defparam \SalidaALUOP[1]~I .oe_register_mode = "none";
defparam \SalidaALUOP[1]~I .oe_sync_reset = "none";
defparam \SalidaALUOP[1]~I .operation_mode = "output";
defparam \SalidaALUOP[1]~I .output_async_reset = "none";
defparam \SalidaALUOP[1]~I .output_power_up = "low";
defparam \SalidaALUOP[1]~I .output_register_mode = "none";
defparam \SalidaALUOP[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaALUControl[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaALUControl[0]));
// synopsys translate_off
defparam \SalidaALUControl[0]~I .input_async_reset = "none";
defparam \SalidaALUControl[0]~I .input_power_up = "low";
defparam \SalidaALUControl[0]~I .input_register_mode = "none";
defparam \SalidaALUControl[0]~I .input_sync_reset = "none";
defparam \SalidaALUControl[0]~I .oe_async_reset = "none";
defparam \SalidaALUControl[0]~I .oe_power_up = "low";
defparam \SalidaALUControl[0]~I .oe_register_mode = "none";
defparam \SalidaALUControl[0]~I .oe_sync_reset = "none";
defparam \SalidaALUControl[0]~I .operation_mode = "output";
defparam \SalidaALUControl[0]~I .output_async_reset = "none";
defparam \SalidaALUControl[0]~I .output_power_up = "low";
defparam \SalidaALUControl[0]~I .output_register_mode = "none";
defparam \SalidaALUControl[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaALUControl[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaALUControl[1]));
// synopsys translate_off
defparam \SalidaALUControl[1]~I .input_async_reset = "none";
defparam \SalidaALUControl[1]~I .input_power_up = "low";
defparam \SalidaALUControl[1]~I .input_register_mode = "none";
defparam \SalidaALUControl[1]~I .input_sync_reset = "none";
defparam \SalidaALUControl[1]~I .oe_async_reset = "none";
defparam \SalidaALUControl[1]~I .oe_power_up = "low";
defparam \SalidaALUControl[1]~I .oe_register_mode = "none";
defparam \SalidaALUControl[1]~I .oe_sync_reset = "none";
defparam \SalidaALUControl[1]~I .operation_mode = "output";
defparam \SalidaALUControl[1]~I .output_async_reset = "none";
defparam \SalidaALUControl[1]~I .output_power_up = "low";
defparam \SalidaALUControl[1]~I .output_register_mode = "none";
defparam \SalidaALUControl[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInstruction[0]~I (
	.datain(\pmInstructionMem|q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInstruction[0]));
// synopsys translate_off
defparam \SalidaInstruction[0]~I .input_async_reset = "none";
defparam \SalidaInstruction[0]~I .input_power_up = "low";
defparam \SalidaInstruction[0]~I .input_register_mode = "none";
defparam \SalidaInstruction[0]~I .input_sync_reset = "none";
defparam \SalidaInstruction[0]~I .oe_async_reset = "none";
defparam \SalidaInstruction[0]~I .oe_power_up = "low";
defparam \SalidaInstruction[0]~I .oe_register_mode = "none";
defparam \SalidaInstruction[0]~I .oe_sync_reset = "none";
defparam \SalidaInstruction[0]~I .operation_mode = "output";
defparam \SalidaInstruction[0]~I .output_async_reset = "none";
defparam \SalidaInstruction[0]~I .output_power_up = "low";
defparam \SalidaInstruction[0]~I .output_register_mode = "none";
defparam \SalidaInstruction[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInstruction[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInstruction[1]));
// synopsys translate_off
defparam \SalidaInstruction[1]~I .input_async_reset = "none";
defparam \SalidaInstruction[1]~I .input_power_up = "low";
defparam \SalidaInstruction[1]~I .input_register_mode = "none";
defparam \SalidaInstruction[1]~I .input_sync_reset = "none";
defparam \SalidaInstruction[1]~I .oe_async_reset = "none";
defparam \SalidaInstruction[1]~I .oe_power_up = "low";
defparam \SalidaInstruction[1]~I .oe_register_mode = "none";
defparam \SalidaInstruction[1]~I .oe_sync_reset = "none";
defparam \SalidaInstruction[1]~I .operation_mode = "output";
defparam \SalidaInstruction[1]~I .output_async_reset = "none";
defparam \SalidaInstruction[1]~I .output_power_up = "low";
defparam \SalidaInstruction[1]~I .output_register_mode = "none";
defparam \SalidaInstruction[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInstruction[2]~I (
	.datain(\pmInstructionMem|q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInstruction[2]));
// synopsys translate_off
defparam \SalidaInstruction[2]~I .input_async_reset = "none";
defparam \SalidaInstruction[2]~I .input_power_up = "low";
defparam \SalidaInstruction[2]~I .input_register_mode = "none";
defparam \SalidaInstruction[2]~I .input_sync_reset = "none";
defparam \SalidaInstruction[2]~I .oe_async_reset = "none";
defparam \SalidaInstruction[2]~I .oe_power_up = "low";
defparam \SalidaInstruction[2]~I .oe_register_mode = "none";
defparam \SalidaInstruction[2]~I .oe_sync_reset = "none";
defparam \SalidaInstruction[2]~I .operation_mode = "output";
defparam \SalidaInstruction[2]~I .output_async_reset = "none";
defparam \SalidaInstruction[2]~I .output_power_up = "low";
defparam \SalidaInstruction[2]~I .output_register_mode = "none";
defparam \SalidaInstruction[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInstruction[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInstruction[3]));
// synopsys translate_off
defparam \SalidaInstruction[3]~I .input_async_reset = "none";
defparam \SalidaInstruction[3]~I .input_power_up = "low";
defparam \SalidaInstruction[3]~I .input_register_mode = "none";
defparam \SalidaInstruction[3]~I .input_sync_reset = "none";
defparam \SalidaInstruction[3]~I .oe_async_reset = "none";
defparam \SalidaInstruction[3]~I .oe_power_up = "low";
defparam \SalidaInstruction[3]~I .oe_register_mode = "none";
defparam \SalidaInstruction[3]~I .oe_sync_reset = "none";
defparam \SalidaInstruction[3]~I .operation_mode = "output";
defparam \SalidaInstruction[3]~I .output_async_reset = "none";
defparam \SalidaInstruction[3]~I .output_power_up = "low";
defparam \SalidaInstruction[3]~I .output_register_mode = "none";
defparam \SalidaInstruction[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInstruction[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInstruction[4]));
// synopsys translate_off
defparam \SalidaInstruction[4]~I .input_async_reset = "none";
defparam \SalidaInstruction[4]~I .input_power_up = "low";
defparam \SalidaInstruction[4]~I .input_register_mode = "none";
defparam \SalidaInstruction[4]~I .input_sync_reset = "none";
defparam \SalidaInstruction[4]~I .oe_async_reset = "none";
defparam \SalidaInstruction[4]~I .oe_power_up = "low";
defparam \SalidaInstruction[4]~I .oe_register_mode = "none";
defparam \SalidaInstruction[4]~I .oe_sync_reset = "none";
defparam \SalidaInstruction[4]~I .operation_mode = "output";
defparam \SalidaInstruction[4]~I .output_async_reset = "none";
defparam \SalidaInstruction[4]~I .output_power_up = "low";
defparam \SalidaInstruction[4]~I .output_register_mode = "none";
defparam \SalidaInstruction[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInstruction[5]~I (
	.datain(\pmInstructionMem|q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInstruction[5]));
// synopsys translate_off
defparam \SalidaInstruction[5]~I .input_async_reset = "none";
defparam \SalidaInstruction[5]~I .input_power_up = "low";
defparam \SalidaInstruction[5]~I .input_register_mode = "none";
defparam \SalidaInstruction[5]~I .input_sync_reset = "none";
defparam \SalidaInstruction[5]~I .oe_async_reset = "none";
defparam \SalidaInstruction[5]~I .oe_power_up = "low";
defparam \SalidaInstruction[5]~I .oe_register_mode = "none";
defparam \SalidaInstruction[5]~I .oe_sync_reset = "none";
defparam \SalidaInstruction[5]~I .operation_mode = "output";
defparam \SalidaInstruction[5]~I .output_async_reset = "none";
defparam \SalidaInstruction[5]~I .output_power_up = "low";
defparam \SalidaInstruction[5]~I .output_register_mode = "none";
defparam \SalidaInstruction[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInstruction[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInstruction[6]));
// synopsys translate_off
defparam \SalidaInstruction[6]~I .input_async_reset = "none";
defparam \SalidaInstruction[6]~I .input_power_up = "low";
defparam \SalidaInstruction[6]~I .input_register_mode = "none";
defparam \SalidaInstruction[6]~I .input_sync_reset = "none";
defparam \SalidaInstruction[6]~I .oe_async_reset = "none";
defparam \SalidaInstruction[6]~I .oe_power_up = "low";
defparam \SalidaInstruction[6]~I .oe_register_mode = "none";
defparam \SalidaInstruction[6]~I .oe_sync_reset = "none";
defparam \SalidaInstruction[6]~I .operation_mode = "output";
defparam \SalidaInstruction[6]~I .output_async_reset = "none";
defparam \SalidaInstruction[6]~I .output_power_up = "low";
defparam \SalidaInstruction[6]~I .output_register_mode = "none";
defparam \SalidaInstruction[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInstruction[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInstruction[7]));
// synopsys translate_off
defparam \SalidaInstruction[7]~I .input_async_reset = "none";
defparam \SalidaInstruction[7]~I .input_power_up = "low";
defparam \SalidaInstruction[7]~I .input_register_mode = "none";
defparam \SalidaInstruction[7]~I .input_sync_reset = "none";
defparam \SalidaInstruction[7]~I .oe_async_reset = "none";
defparam \SalidaInstruction[7]~I .oe_power_up = "low";
defparam \SalidaInstruction[7]~I .oe_register_mode = "none";
defparam \SalidaInstruction[7]~I .oe_sync_reset = "none";
defparam \SalidaInstruction[7]~I .operation_mode = "output";
defparam \SalidaInstruction[7]~I .output_async_reset = "none";
defparam \SalidaInstruction[7]~I .output_power_up = "low";
defparam \SalidaInstruction[7]~I .output_register_mode = "none";
defparam \SalidaInstruction[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInstruction[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInstruction[8]));
// synopsys translate_off
defparam \SalidaInstruction[8]~I .input_async_reset = "none";
defparam \SalidaInstruction[8]~I .input_power_up = "low";
defparam \SalidaInstruction[8]~I .input_register_mode = "none";
defparam \SalidaInstruction[8]~I .input_sync_reset = "none";
defparam \SalidaInstruction[8]~I .oe_async_reset = "none";
defparam \SalidaInstruction[8]~I .oe_power_up = "low";
defparam \SalidaInstruction[8]~I .oe_register_mode = "none";
defparam \SalidaInstruction[8]~I .oe_sync_reset = "none";
defparam \SalidaInstruction[8]~I .operation_mode = "output";
defparam \SalidaInstruction[8]~I .output_async_reset = "none";
defparam \SalidaInstruction[8]~I .output_power_up = "low";
defparam \SalidaInstruction[8]~I .output_register_mode = "none";
defparam \SalidaInstruction[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInstruction[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInstruction[9]));
// synopsys translate_off
defparam \SalidaInstruction[9]~I .input_async_reset = "none";
defparam \SalidaInstruction[9]~I .input_power_up = "low";
defparam \SalidaInstruction[9]~I .input_register_mode = "none";
defparam \SalidaInstruction[9]~I .input_sync_reset = "none";
defparam \SalidaInstruction[9]~I .oe_async_reset = "none";
defparam \SalidaInstruction[9]~I .oe_power_up = "low";
defparam \SalidaInstruction[9]~I .oe_register_mode = "none";
defparam \SalidaInstruction[9]~I .oe_sync_reset = "none";
defparam \SalidaInstruction[9]~I .operation_mode = "output";
defparam \SalidaInstruction[9]~I .output_async_reset = "none";
defparam \SalidaInstruction[9]~I .output_power_up = "low";
defparam \SalidaInstruction[9]~I .output_register_mode = "none";
defparam \SalidaInstruction[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInstruction[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInstruction[10]));
// synopsys translate_off
defparam \SalidaInstruction[10]~I .input_async_reset = "none";
defparam \SalidaInstruction[10]~I .input_power_up = "low";
defparam \SalidaInstruction[10]~I .input_register_mode = "none";
defparam \SalidaInstruction[10]~I .input_sync_reset = "none";
defparam \SalidaInstruction[10]~I .oe_async_reset = "none";
defparam \SalidaInstruction[10]~I .oe_power_up = "low";
defparam \SalidaInstruction[10]~I .oe_register_mode = "none";
defparam \SalidaInstruction[10]~I .oe_sync_reset = "none";
defparam \SalidaInstruction[10]~I .operation_mode = "output";
defparam \SalidaInstruction[10]~I .output_async_reset = "none";
defparam \SalidaInstruction[10]~I .output_power_up = "low";
defparam \SalidaInstruction[10]~I .output_register_mode = "none";
defparam \SalidaInstruction[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInstruction[11]~I (
	.datain(\pmInstructionMem|q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInstruction[11]));
// synopsys translate_off
defparam \SalidaInstruction[11]~I .input_async_reset = "none";
defparam \SalidaInstruction[11]~I .input_power_up = "low";
defparam \SalidaInstruction[11]~I .input_register_mode = "none";
defparam \SalidaInstruction[11]~I .input_sync_reset = "none";
defparam \SalidaInstruction[11]~I .oe_async_reset = "none";
defparam \SalidaInstruction[11]~I .oe_power_up = "low";
defparam \SalidaInstruction[11]~I .oe_register_mode = "none";
defparam \SalidaInstruction[11]~I .oe_sync_reset = "none";
defparam \SalidaInstruction[11]~I .operation_mode = "output";
defparam \SalidaInstruction[11]~I .output_async_reset = "none";
defparam \SalidaInstruction[11]~I .output_power_up = "low";
defparam \SalidaInstruction[11]~I .output_register_mode = "none";
defparam \SalidaInstruction[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInstruction[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInstruction[12]));
// synopsys translate_off
defparam \SalidaInstruction[12]~I .input_async_reset = "none";
defparam \SalidaInstruction[12]~I .input_power_up = "low";
defparam \SalidaInstruction[12]~I .input_register_mode = "none";
defparam \SalidaInstruction[12]~I .input_sync_reset = "none";
defparam \SalidaInstruction[12]~I .oe_async_reset = "none";
defparam \SalidaInstruction[12]~I .oe_power_up = "low";
defparam \SalidaInstruction[12]~I .oe_register_mode = "none";
defparam \SalidaInstruction[12]~I .oe_sync_reset = "none";
defparam \SalidaInstruction[12]~I .operation_mode = "output";
defparam \SalidaInstruction[12]~I .output_async_reset = "none";
defparam \SalidaInstruction[12]~I .output_power_up = "low";
defparam \SalidaInstruction[12]~I .output_register_mode = "none";
defparam \SalidaInstruction[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInstruction[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInstruction[13]));
// synopsys translate_off
defparam \SalidaInstruction[13]~I .input_async_reset = "none";
defparam \SalidaInstruction[13]~I .input_power_up = "low";
defparam \SalidaInstruction[13]~I .input_register_mode = "none";
defparam \SalidaInstruction[13]~I .input_sync_reset = "none";
defparam \SalidaInstruction[13]~I .oe_async_reset = "none";
defparam \SalidaInstruction[13]~I .oe_power_up = "low";
defparam \SalidaInstruction[13]~I .oe_register_mode = "none";
defparam \SalidaInstruction[13]~I .oe_sync_reset = "none";
defparam \SalidaInstruction[13]~I .operation_mode = "output";
defparam \SalidaInstruction[13]~I .output_async_reset = "none";
defparam \SalidaInstruction[13]~I .output_power_up = "low";
defparam \SalidaInstruction[13]~I .output_register_mode = "none";
defparam \SalidaInstruction[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInstruction[14]~I (
	.datain(\pmInstructionMem|q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInstruction[14]));
// synopsys translate_off
defparam \SalidaInstruction[14]~I .input_async_reset = "none";
defparam \SalidaInstruction[14]~I .input_power_up = "low";
defparam \SalidaInstruction[14]~I .input_register_mode = "none";
defparam \SalidaInstruction[14]~I .input_sync_reset = "none";
defparam \SalidaInstruction[14]~I .oe_async_reset = "none";
defparam \SalidaInstruction[14]~I .oe_power_up = "low";
defparam \SalidaInstruction[14]~I .oe_register_mode = "none";
defparam \SalidaInstruction[14]~I .oe_sync_reset = "none";
defparam \SalidaInstruction[14]~I .operation_mode = "output";
defparam \SalidaInstruction[14]~I .output_async_reset = "none";
defparam \SalidaInstruction[14]~I .output_power_up = "low";
defparam \SalidaInstruction[14]~I .output_register_mode = "none";
defparam \SalidaInstruction[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInstruction[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInstruction[15]));
// synopsys translate_off
defparam \SalidaInstruction[15]~I .input_async_reset = "none";
defparam \SalidaInstruction[15]~I .input_power_up = "low";
defparam \SalidaInstruction[15]~I .input_register_mode = "none";
defparam \SalidaInstruction[15]~I .input_sync_reset = "none";
defparam \SalidaInstruction[15]~I .oe_async_reset = "none";
defparam \SalidaInstruction[15]~I .oe_power_up = "low";
defparam \SalidaInstruction[15]~I .oe_register_mode = "none";
defparam \SalidaInstruction[15]~I .oe_sync_reset = "none";
defparam \SalidaInstruction[15]~I .operation_mode = "output";
defparam \SalidaInstruction[15]~I .output_async_reset = "none";
defparam \SalidaInstruction[15]~I .output_power_up = "low";
defparam \SalidaInstruction[15]~I .output_register_mode = "none";
defparam \SalidaInstruction[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInstruction[16]~I (
	.datain(\pmInstructionMem|q [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInstruction[16]));
// synopsys translate_off
defparam \SalidaInstruction[16]~I .input_async_reset = "none";
defparam \SalidaInstruction[16]~I .input_power_up = "low";
defparam \SalidaInstruction[16]~I .input_register_mode = "none";
defparam \SalidaInstruction[16]~I .input_sync_reset = "none";
defparam \SalidaInstruction[16]~I .oe_async_reset = "none";
defparam \SalidaInstruction[16]~I .oe_power_up = "low";
defparam \SalidaInstruction[16]~I .oe_register_mode = "none";
defparam \SalidaInstruction[16]~I .oe_sync_reset = "none";
defparam \SalidaInstruction[16]~I .operation_mode = "output";
defparam \SalidaInstruction[16]~I .output_async_reset = "none";
defparam \SalidaInstruction[16]~I .output_power_up = "low";
defparam \SalidaInstruction[16]~I .output_register_mode = "none";
defparam \SalidaInstruction[16]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInstruction[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInstruction[17]));
// synopsys translate_off
defparam \SalidaInstruction[17]~I .input_async_reset = "none";
defparam \SalidaInstruction[17]~I .input_power_up = "low";
defparam \SalidaInstruction[17]~I .input_register_mode = "none";
defparam \SalidaInstruction[17]~I .input_sync_reset = "none";
defparam \SalidaInstruction[17]~I .oe_async_reset = "none";
defparam \SalidaInstruction[17]~I .oe_power_up = "low";
defparam \SalidaInstruction[17]~I .oe_register_mode = "none";
defparam \SalidaInstruction[17]~I .oe_sync_reset = "none";
defparam \SalidaInstruction[17]~I .operation_mode = "output";
defparam \SalidaInstruction[17]~I .output_async_reset = "none";
defparam \SalidaInstruction[17]~I .output_power_up = "low";
defparam \SalidaInstruction[17]~I .output_register_mode = "none";
defparam \SalidaInstruction[17]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInstruction[18]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInstruction[18]));
// synopsys translate_off
defparam \SalidaInstruction[18]~I .input_async_reset = "none";
defparam \SalidaInstruction[18]~I .input_power_up = "low";
defparam \SalidaInstruction[18]~I .input_register_mode = "none";
defparam \SalidaInstruction[18]~I .input_sync_reset = "none";
defparam \SalidaInstruction[18]~I .oe_async_reset = "none";
defparam \SalidaInstruction[18]~I .oe_power_up = "low";
defparam \SalidaInstruction[18]~I .oe_register_mode = "none";
defparam \SalidaInstruction[18]~I .oe_sync_reset = "none";
defparam \SalidaInstruction[18]~I .operation_mode = "output";
defparam \SalidaInstruction[18]~I .output_async_reset = "none";
defparam \SalidaInstruction[18]~I .output_power_up = "low";
defparam \SalidaInstruction[18]~I .output_register_mode = "none";
defparam \SalidaInstruction[18]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInstruction[19]~I (
	.datain(\pmInstructionMem|q [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInstruction[19]));
// synopsys translate_off
defparam \SalidaInstruction[19]~I .input_async_reset = "none";
defparam \SalidaInstruction[19]~I .input_power_up = "low";
defparam \SalidaInstruction[19]~I .input_register_mode = "none";
defparam \SalidaInstruction[19]~I .input_sync_reset = "none";
defparam \SalidaInstruction[19]~I .oe_async_reset = "none";
defparam \SalidaInstruction[19]~I .oe_power_up = "low";
defparam \SalidaInstruction[19]~I .oe_register_mode = "none";
defparam \SalidaInstruction[19]~I .oe_sync_reset = "none";
defparam \SalidaInstruction[19]~I .operation_mode = "output";
defparam \SalidaInstruction[19]~I .output_async_reset = "none";
defparam \SalidaInstruction[19]~I .output_power_up = "low";
defparam \SalidaInstruction[19]~I .output_register_mode = "none";
defparam \SalidaInstruction[19]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInstruction[20]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInstruction[20]));
// synopsys translate_off
defparam \SalidaInstruction[20]~I .input_async_reset = "none";
defparam \SalidaInstruction[20]~I .input_power_up = "low";
defparam \SalidaInstruction[20]~I .input_register_mode = "none";
defparam \SalidaInstruction[20]~I .input_sync_reset = "none";
defparam \SalidaInstruction[20]~I .oe_async_reset = "none";
defparam \SalidaInstruction[20]~I .oe_power_up = "low";
defparam \SalidaInstruction[20]~I .oe_register_mode = "none";
defparam \SalidaInstruction[20]~I .oe_sync_reset = "none";
defparam \SalidaInstruction[20]~I .operation_mode = "output";
defparam \SalidaInstruction[20]~I .output_async_reset = "none";
defparam \SalidaInstruction[20]~I .output_power_up = "low";
defparam \SalidaInstruction[20]~I .output_register_mode = "none";
defparam \SalidaInstruction[20]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInstruction[21]~I (
	.datain(\pmInstructionMem|q [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInstruction[21]));
// synopsys translate_off
defparam \SalidaInstruction[21]~I .input_async_reset = "none";
defparam \SalidaInstruction[21]~I .input_power_up = "low";
defparam \SalidaInstruction[21]~I .input_register_mode = "none";
defparam \SalidaInstruction[21]~I .input_sync_reset = "none";
defparam \SalidaInstruction[21]~I .oe_async_reset = "none";
defparam \SalidaInstruction[21]~I .oe_power_up = "low";
defparam \SalidaInstruction[21]~I .oe_register_mode = "none";
defparam \SalidaInstruction[21]~I .oe_sync_reset = "none";
defparam \SalidaInstruction[21]~I .operation_mode = "output";
defparam \SalidaInstruction[21]~I .output_async_reset = "none";
defparam \SalidaInstruction[21]~I .output_power_up = "low";
defparam \SalidaInstruction[21]~I .output_register_mode = "none";
defparam \SalidaInstruction[21]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInstruction[22]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInstruction[22]));
// synopsys translate_off
defparam \SalidaInstruction[22]~I .input_async_reset = "none";
defparam \SalidaInstruction[22]~I .input_power_up = "low";
defparam \SalidaInstruction[22]~I .input_register_mode = "none";
defparam \SalidaInstruction[22]~I .input_sync_reset = "none";
defparam \SalidaInstruction[22]~I .oe_async_reset = "none";
defparam \SalidaInstruction[22]~I .oe_power_up = "low";
defparam \SalidaInstruction[22]~I .oe_register_mode = "none";
defparam \SalidaInstruction[22]~I .oe_sync_reset = "none";
defparam \SalidaInstruction[22]~I .operation_mode = "output";
defparam \SalidaInstruction[22]~I .output_async_reset = "none";
defparam \SalidaInstruction[22]~I .output_power_up = "low";
defparam \SalidaInstruction[22]~I .output_register_mode = "none";
defparam \SalidaInstruction[22]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInstruction[23]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInstruction[23]));
// synopsys translate_off
defparam \SalidaInstruction[23]~I .input_async_reset = "none";
defparam \SalidaInstruction[23]~I .input_power_up = "low";
defparam \SalidaInstruction[23]~I .input_register_mode = "none";
defparam \SalidaInstruction[23]~I .input_sync_reset = "none";
defparam \SalidaInstruction[23]~I .oe_async_reset = "none";
defparam \SalidaInstruction[23]~I .oe_power_up = "low";
defparam \SalidaInstruction[23]~I .oe_register_mode = "none";
defparam \SalidaInstruction[23]~I .oe_sync_reset = "none";
defparam \SalidaInstruction[23]~I .operation_mode = "output";
defparam \SalidaInstruction[23]~I .output_async_reset = "none";
defparam \SalidaInstruction[23]~I .output_power_up = "low";
defparam \SalidaInstruction[23]~I .output_register_mode = "none";
defparam \SalidaInstruction[23]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInstruction[24]~I (
	.datain(\pmInstructionMem|q [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInstruction[24]));
// synopsys translate_off
defparam \SalidaInstruction[24]~I .input_async_reset = "none";
defparam \SalidaInstruction[24]~I .input_power_up = "low";
defparam \SalidaInstruction[24]~I .input_register_mode = "none";
defparam \SalidaInstruction[24]~I .input_sync_reset = "none";
defparam \SalidaInstruction[24]~I .oe_async_reset = "none";
defparam \SalidaInstruction[24]~I .oe_power_up = "low";
defparam \SalidaInstruction[24]~I .oe_register_mode = "none";
defparam \SalidaInstruction[24]~I .oe_sync_reset = "none";
defparam \SalidaInstruction[24]~I .operation_mode = "output";
defparam \SalidaInstruction[24]~I .output_async_reset = "none";
defparam \SalidaInstruction[24]~I .output_power_up = "low";
defparam \SalidaInstruction[24]~I .output_register_mode = "none";
defparam \SalidaInstruction[24]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInstruction[25]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInstruction[25]));
// synopsys translate_off
defparam \SalidaInstruction[25]~I .input_async_reset = "none";
defparam \SalidaInstruction[25]~I .input_power_up = "low";
defparam \SalidaInstruction[25]~I .input_register_mode = "none";
defparam \SalidaInstruction[25]~I .input_sync_reset = "none";
defparam \SalidaInstruction[25]~I .oe_async_reset = "none";
defparam \SalidaInstruction[25]~I .oe_power_up = "low";
defparam \SalidaInstruction[25]~I .oe_register_mode = "none";
defparam \SalidaInstruction[25]~I .oe_sync_reset = "none";
defparam \SalidaInstruction[25]~I .operation_mode = "output";
defparam \SalidaInstruction[25]~I .output_async_reset = "none";
defparam \SalidaInstruction[25]~I .output_power_up = "low";
defparam \SalidaInstruction[25]~I .output_register_mode = "none";
defparam \SalidaInstruction[25]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInstruction[26]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInstruction[26]));
// synopsys translate_off
defparam \SalidaInstruction[26]~I .input_async_reset = "none";
defparam \SalidaInstruction[26]~I .input_power_up = "low";
defparam \SalidaInstruction[26]~I .input_register_mode = "none";
defparam \SalidaInstruction[26]~I .input_sync_reset = "none";
defparam \SalidaInstruction[26]~I .oe_async_reset = "none";
defparam \SalidaInstruction[26]~I .oe_power_up = "low";
defparam \SalidaInstruction[26]~I .oe_register_mode = "none";
defparam \SalidaInstruction[26]~I .oe_sync_reset = "none";
defparam \SalidaInstruction[26]~I .operation_mode = "output";
defparam \SalidaInstruction[26]~I .output_async_reset = "none";
defparam \SalidaInstruction[26]~I .output_power_up = "low";
defparam \SalidaInstruction[26]~I .output_register_mode = "none";
defparam \SalidaInstruction[26]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInstruction[27]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInstruction[27]));
// synopsys translate_off
defparam \SalidaInstruction[27]~I .input_async_reset = "none";
defparam \SalidaInstruction[27]~I .input_power_up = "low";
defparam \SalidaInstruction[27]~I .input_register_mode = "none";
defparam \SalidaInstruction[27]~I .input_sync_reset = "none";
defparam \SalidaInstruction[27]~I .oe_async_reset = "none";
defparam \SalidaInstruction[27]~I .oe_power_up = "low";
defparam \SalidaInstruction[27]~I .oe_register_mode = "none";
defparam \SalidaInstruction[27]~I .oe_sync_reset = "none";
defparam \SalidaInstruction[27]~I .operation_mode = "output";
defparam \SalidaInstruction[27]~I .output_async_reset = "none";
defparam \SalidaInstruction[27]~I .output_power_up = "low";
defparam \SalidaInstruction[27]~I .output_register_mode = "none";
defparam \SalidaInstruction[27]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInstruction[28]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInstruction[28]));
// synopsys translate_off
defparam \SalidaInstruction[28]~I .input_async_reset = "none";
defparam \SalidaInstruction[28]~I .input_power_up = "low";
defparam \SalidaInstruction[28]~I .input_register_mode = "none";
defparam \SalidaInstruction[28]~I .input_sync_reset = "none";
defparam \SalidaInstruction[28]~I .oe_async_reset = "none";
defparam \SalidaInstruction[28]~I .oe_power_up = "low";
defparam \SalidaInstruction[28]~I .oe_register_mode = "none";
defparam \SalidaInstruction[28]~I .oe_sync_reset = "none";
defparam \SalidaInstruction[28]~I .operation_mode = "output";
defparam \SalidaInstruction[28]~I .output_async_reset = "none";
defparam \SalidaInstruction[28]~I .output_power_up = "low";
defparam \SalidaInstruction[28]~I .output_register_mode = "none";
defparam \SalidaInstruction[28]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInstruction[29]~I (
	.datain(\pmInstructionMem|q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInstruction[29]));
// synopsys translate_off
defparam \SalidaInstruction[29]~I .input_async_reset = "none";
defparam \SalidaInstruction[29]~I .input_power_up = "low";
defparam \SalidaInstruction[29]~I .input_register_mode = "none";
defparam \SalidaInstruction[29]~I .input_sync_reset = "none";
defparam \SalidaInstruction[29]~I .oe_async_reset = "none";
defparam \SalidaInstruction[29]~I .oe_power_up = "low";
defparam \SalidaInstruction[29]~I .oe_register_mode = "none";
defparam \SalidaInstruction[29]~I .oe_sync_reset = "none";
defparam \SalidaInstruction[29]~I .operation_mode = "output";
defparam \SalidaInstruction[29]~I .output_async_reset = "none";
defparam \SalidaInstruction[29]~I .output_power_up = "low";
defparam \SalidaInstruction[29]~I .output_register_mode = "none";
defparam \SalidaInstruction[29]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInstruction[30]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInstruction[30]));
// synopsys translate_off
defparam \SalidaInstruction[30]~I .input_async_reset = "none";
defparam \SalidaInstruction[30]~I .input_power_up = "low";
defparam \SalidaInstruction[30]~I .input_register_mode = "none";
defparam \SalidaInstruction[30]~I .input_sync_reset = "none";
defparam \SalidaInstruction[30]~I .oe_async_reset = "none";
defparam \SalidaInstruction[30]~I .oe_power_up = "low";
defparam \SalidaInstruction[30]~I .oe_register_mode = "none";
defparam \SalidaInstruction[30]~I .oe_sync_reset = "none";
defparam \SalidaInstruction[30]~I .operation_mode = "output";
defparam \SalidaInstruction[30]~I .output_async_reset = "none";
defparam \SalidaInstruction[30]~I .output_power_up = "low";
defparam \SalidaInstruction[30]~I .output_register_mode = "none";
defparam \SalidaInstruction[30]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \SalidaInstruction[31]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SalidaInstruction[31]));
// synopsys translate_off
defparam \SalidaInstruction[31]~I .input_async_reset = "none";
defparam \SalidaInstruction[31]~I .input_power_up = "low";
defparam \SalidaInstruction[31]~I .input_register_mode = "none";
defparam \SalidaInstruction[31]~I .input_sync_reset = "none";
defparam \SalidaInstruction[31]~I .oe_async_reset = "none";
defparam \SalidaInstruction[31]~I .oe_power_up = "low";
defparam \SalidaInstruction[31]~I .oe_register_mode = "none";
defparam \SalidaInstruction[31]~I .oe_sync_reset = "none";
defparam \SalidaInstruction[31]~I .operation_mode = "output";
defparam \SalidaInstruction[31]~I .output_async_reset = "none";
defparam \SalidaInstruction[31]~I .output_power_up = "low";
defparam \SalidaInstruction[31]~I .output_register_mode = "none";
defparam \SalidaInstruction[31]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
