timeout 900 ./Ultimate.py --spec termination.prp --file Incorrect_Initialization_3_T.c --architecture 64bit
 
 
-------------------------------------------------------------------------------------------------------
 
 
testfile: Incorrect_Initialization_3_T.c
Checking for termination
Using default analysis
Version 839c364b
Calling Ultimate with: /usr/bin/java -Dosgi.configuration.area=/home/ubuntu/tool/uautomizer/UAutomizer-linux/data/config -Xmx15G -Xms4m -jar /home/ubuntu/tool/uautomizer/UAutomizer-linux/plugins/org.eclipse.equinox.launcher_1.5.800.v20200727-1323.jar -data @noDefault -ultimatedata /home/ubuntu/tool/uautomizer/UAutomizer-linux/data -tc /home/ubuntu/tool/uautomizer/UAutomizer-linux/config/AutomizerTermination.xml -i /home/ubuntu/tool/FSE_benchmark/loop/Incorrect_Initialization_3_T.c -s /home/ubuntu/tool/uautomizer/UAutomizer-linux/config/svcomp-Termination-64bit-Automizer_Default.epf --cacsl2boogietranslator.entry.function main --witnessprinter.witness.directory /home/ubuntu/tool/uautomizer/UAutomizer-linux --witnessprinter.witness.filename witness.graphml --witnessprinter.write.witness.besides.input.file false --witnessprinter.graph.data.specification CHECK( init(main()), LTL(F end) )

 --witnessprinter.graph.data.producer Automizer --witnessprinter.graph.data.architecture 64bit --witnessprinter.graph.data.programhash 7c8d922f073c50de7953b05a10ecdc3bb331458a7de71a7756e67e443061d3d8
--- Real Ultimate output ---
This is Ultimate 0.2.2-hotfix-svcomp22-839c364
[2022-05-11 17:12:24,628 INFO  L177        SettingsManager]: Resetting all preferences to default values...
[2022-05-11 17:12:24,629 INFO  L181        SettingsManager]: Resetting UltimateCore preferences to default values
[2022-05-11 17:12:24,648 INFO  L184        SettingsManager]: Ultimate Commandline Interface provides no preferences, ignoring...
[2022-05-11 17:12:24,649 INFO  L181        SettingsManager]: Resetting Boogie Preprocessor preferences to default values
[2022-05-11 17:12:24,649 INFO  L181        SettingsManager]: Resetting Boogie Procedure Inliner preferences to default values
[2022-05-11 17:12:24,650 INFO  L181        SettingsManager]: Resetting Abstract Interpretation preferences to default values
[2022-05-11 17:12:24,652 INFO  L181        SettingsManager]: Resetting LassoRanker preferences to default values
[2022-05-11 17:12:24,653 INFO  L181        SettingsManager]: Resetting Reaching Definitions preferences to default values
[2022-05-11 17:12:24,653 INFO  L181        SettingsManager]: Resetting SyntaxChecker preferences to default values
[2022-05-11 17:12:24,654 INFO  L181        SettingsManager]: Resetting Sifa preferences to default values
[2022-05-11 17:12:24,655 INFO  L184        SettingsManager]: BÃ¼chi Program Product provides no preferences, ignoring...
[2022-05-11 17:12:24,655 INFO  L181        SettingsManager]: Resetting LTL2Aut preferences to default values
[2022-05-11 17:12:24,655 INFO  L181        SettingsManager]: Resetting PEA to Boogie preferences to default values
[2022-05-11 17:12:24,656 INFO  L181        SettingsManager]: Resetting BlockEncodingV2 preferences to default values
[2022-05-11 17:12:24,657 INFO  L181        SettingsManager]: Resetting ChcToBoogie preferences to default values
[2022-05-11 17:12:24,657 INFO  L181        SettingsManager]: Resetting AutomataScriptInterpreter preferences to default values
[2022-05-11 17:12:24,658 INFO  L181        SettingsManager]: Resetting BuchiAutomizer preferences to default values
[2022-05-11 17:12:24,659 INFO  L181        SettingsManager]: Resetting CACSL2BoogieTranslator preferences to default values
[2022-05-11 17:12:24,660 INFO  L181        SettingsManager]: Resetting CodeCheck preferences to default values
[2022-05-11 17:12:24,661 INFO  L181        SettingsManager]: Resetting InvariantSynthesis preferences to default values
[2022-05-11 17:12:24,662 INFO  L181        SettingsManager]: Resetting RCFGBuilder preferences to default values
[2022-05-11 17:12:24,662 INFO  L181        SettingsManager]: Resetting Referee preferences to default values
[2022-05-11 17:12:24,663 INFO  L181        SettingsManager]: Resetting TraceAbstraction preferences to default values
[2022-05-11 17:12:24,664 INFO  L184        SettingsManager]: TraceAbstractionConcurrent provides no preferences, ignoring...
[2022-05-11 17:12:24,665 INFO  L184        SettingsManager]: TraceAbstractionWithAFAs provides no preferences, ignoring...
[2022-05-11 17:12:24,665 INFO  L181        SettingsManager]: Resetting TreeAutomizer preferences to default values
[2022-05-11 17:12:24,665 INFO  L181        SettingsManager]: Resetting IcfgToChc preferences to default values
[2022-05-11 17:12:24,665 INFO  L181        SettingsManager]: Resetting IcfgTransformer preferences to default values
[2022-05-11 17:12:24,666 INFO  L184        SettingsManager]: ReqToTest provides no preferences, ignoring...
[2022-05-11 17:12:24,666 INFO  L181        SettingsManager]: Resetting Boogie Printer preferences to default values
[2022-05-11 17:12:24,667 INFO  L181        SettingsManager]: Resetting ChcSmtPrinter preferences to default values
[2022-05-11 17:12:24,667 INFO  L181        SettingsManager]: Resetting ReqPrinter preferences to default values
[2022-05-11 17:12:24,668 INFO  L181        SettingsManager]: Resetting Witness Printer preferences to default values
[2022-05-11 17:12:24,668 INFO  L184        SettingsManager]: Boogie PL CUP Parser provides no preferences, ignoring...
[2022-05-11 17:12:24,668 INFO  L181        SettingsManager]: Resetting CDTParser preferences to default values
[2022-05-11 17:12:24,668 INFO  L184        SettingsManager]: AutomataScriptParser provides no preferences, ignoring...
[2022-05-11 17:12:24,669 INFO  L184        SettingsManager]: ReqParser provides no preferences, ignoring...
[2022-05-11 17:12:24,669 INFO  L181        SettingsManager]: Resetting SmtParser preferences to default values
[2022-05-11 17:12:24,669 INFO  L181        SettingsManager]: Resetting Witness Parser preferences to default values
[2022-05-11 17:12:24,670 INFO  L188        SettingsManager]: Finished resetting all preferences to default values...
[2022-05-11 17:12:24,670 INFO  L101        SettingsManager]: Beginning loading settings from /home/ubuntu/tool/uautomizer/UAutomizer-linux/config/svcomp-Termination-64bit-Automizer_Default.epf
[2022-05-11 17:12:24,684 INFO  L113        SettingsManager]: Loading preferences was successful
[2022-05-11 17:12:24,685 INFO  L115        SettingsManager]: Preferences different from defaults after loading the file:
[2022-05-11 17:12:24,685 INFO  L136        SettingsManager]: Preferences of UltimateCore differ from their defaults:
[2022-05-11 17:12:24,685 INFO  L138        SettingsManager]:  * Log level for class=de.uni_freiburg.informatik.ultimate.lib.smtlibutils.quantifier.QuantifierPusher=ERROR;
[2022-05-11 17:12:24,686 INFO  L136        SettingsManager]: Preferences of BlockEncodingV2 differ from their defaults:
[2022-05-11 17:12:24,686 INFO  L138        SettingsManager]:  * Create parallel compositions if possible=false
[2022-05-11 17:12:24,686 INFO  L138        SettingsManager]:  * Use SBE=true
[2022-05-11 17:12:24,686 INFO  L136        SettingsManager]: Preferences of BuchiAutomizer differ from their defaults:
[2022-05-11 17:12:24,686 INFO  L138        SettingsManager]:  * NCSB implementation=INTSET_LAZY3
[2022-05-11 17:12:24,686 INFO  L138        SettingsManager]:  * Use old map elimination=false
[2022-05-11 17:12:24,686 INFO  L138        SettingsManager]:  * Use external solver (rank synthesis)=false
[2022-05-11 17:12:24,687 INFO  L138        SettingsManager]:  * Use only trivial implications for array writes=true
[2022-05-11 17:12:24,687 INFO  L138        SettingsManager]:  * Rank analysis=LINEAR_WITH_GUESSES
[2022-05-11 17:12:24,687 INFO  L136        SettingsManager]: Preferences of CACSL2BoogieTranslator differ from their defaults:
[2022-05-11 17:12:24,687 INFO  L138        SettingsManager]:  * Check unreachability of error function in SV-COMP mode=false
[2022-05-11 17:12:24,687 INFO  L138        SettingsManager]:  * Overapproximate operations on floating types=true
[2022-05-11 17:12:24,687 INFO  L138        SettingsManager]:  * Check division by zero=IGNORE
[2022-05-11 17:12:24,687 INFO  L138        SettingsManager]:  * Pointer to allocated memory at dereference=ASSUME
[2022-05-11 17:12:24,687 INFO  L138        SettingsManager]:  * If two pointers are subtracted or compared they have the same base address=ASSUME
[2022-05-11 17:12:24,688 INFO  L138        SettingsManager]:  * Check array bounds for arrays that are off heap=ASSUME
[2022-05-11 17:12:24,688 INFO  L138        SettingsManager]:  * Check if freed pointer was valid=false
[2022-05-11 17:12:24,688 INFO  L138        SettingsManager]:  * Assume nondeterminstic values are in range=false
[2022-05-11 17:12:24,688 INFO  L138        SettingsManager]:  * Use constant arrays=true
[2022-05-11 17:12:24,688 INFO  L138        SettingsManager]:  * Pointer base address is valid at dereference=ASSUME
[2022-05-11 17:12:24,688 INFO  L136        SettingsManager]: Preferences of RCFGBuilder differ from their defaults:
[2022-05-11 17:12:24,688 INFO  L138        SettingsManager]:  * Size of a code block=SequenceOfStatements
[2022-05-11 17:12:24,688 INFO  L136        SettingsManager]: Preferences of TraceAbstraction differ from their defaults:
[2022-05-11 17:12:24,688 INFO  L138        SettingsManager]:  * Trace refinement strategy=CAMEL
[2022-05-11 17:12:24,688 INFO  L138        SettingsManager]:  * Trace refinement exception blacklist=NONE
[2022-05-11 17:12:24,689 INFO  L136        SettingsManager]: Preferences of IcfgTransformer differ from their defaults:
[2022-05-11 17:12:24,689 INFO  L138        SettingsManager]:  * TransformationType=MODULO_NEIGHBOR
WARNING: An illegal reflective access operation has occurred
WARNING: Illegal reflective access by com.sun.xml.bind.v2.runtime.reflect.opt.Injector$1 (file:/home/ubuntu/tool/uautomizer/UAutomizer-linux/plugins/com.sun.xml.bind_2.2.0.v201505121915.jar) to method java.lang.ClassLoader.defineClass(java.lang.String,byte[],int,int)
WARNING: Please consider reporting this to the maintainers of com.sun.xml.bind.v2.runtime.reflect.opt.Injector$1
WARNING: Use --illegal-access=warn to enable warnings of further illegal reflective access operations
WARNING: All illegal access operations will be denied in a future release
Applying setting for plugin de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator: Entry function -> main
Applying setting for plugin de.uni_freiburg.informatik.ultimate.witnessprinter: Witness directory -> /home/ubuntu/tool/uautomizer/UAutomizer-linux
Applying setting for plugin de.uni_freiburg.informatik.ultimate.witnessprinter: Witness filename -> witness.graphml
Applying setting for plugin de.uni_freiburg.informatik.ultimate.witnessprinter: Write witness besides input file -> false
Applying setting for plugin de.uni_freiburg.informatik.ultimate.witnessprinter: Graph data specification -> CHECK( init(main()), LTL(F end) )


Applying setting for plugin de.uni_freiburg.informatik.ultimate.witnessprinter: Graph data producer -> Automizer
Applying setting for plugin de.uni_freiburg.informatik.ultimate.witnessprinter: Graph data architecture -> 64bit
Applying setting for plugin de.uni_freiburg.informatik.ultimate.witnessprinter: Graph data programhash -> 7c8d922f073c50de7953b05a10ecdc3bb331458a7de71a7756e67e443061d3d8
[2022-05-11 17:12:24,863 INFO  L75    nceAwareModelManager]: Repository-Root is: /tmp
[2022-05-11 17:12:24,877 INFO  L261   ainManager$Toolchain]: [Toolchain 1]: Applicable parser(s) successfully (re)initialized
[2022-05-11 17:12:24,879 INFO  L217   ainManager$Toolchain]: [Toolchain 1]: Toolchain selected.
[2022-05-11 17:12:24,879 INFO  L271        PluginConnector]: Initializing CDTParser...
[2022-05-11 17:12:24,880 INFO  L275        PluginConnector]: CDTParser initialized
[2022-05-11 17:12:24,881 INFO  L432   ainManager$Toolchain]: [Toolchain 1]: Parsing single file: /home/ubuntu/tool/FSE_benchmark/loop/Incorrect_Initialization_3_T.c
[2022-05-11 17:12:24,918 INFO  L220              CDTParser]: Created temporary CDT project at /home/ubuntu/tool/uautomizer/UAutomizer-linux/data/4d22108b2/cfd134f2837a47e4b4bbfbbe23b9a0dd/FLAG18468d024
[2022-05-11 17:12:25,273 INFO  L306              CDTParser]: Found 1 translation units.
[2022-05-11 17:12:25,274 INFO  L160              CDTParser]: Scanning /home/ubuntu/tool/FSE_benchmark/loop/Incorrect_Initialization_3_T.c
[2022-05-11 17:12:25,278 INFO  L349              CDTParser]: About to delete temporary CDT project at /home/ubuntu/tool/uautomizer/UAutomizer-linux/data/4d22108b2/cfd134f2837a47e4b4bbfbbe23b9a0dd/FLAG18468d024
[2022-05-11 17:12:25,286 INFO  L357              CDTParser]: Successfully deleted /home/ubuntu/tool/uautomizer/UAutomizer-linux/data/4d22108b2/cfd134f2837a47e4b4bbfbbe23b9a0dd
[2022-05-11 17:12:25,288 INFO  L299   ainManager$Toolchain]: ####################### [Toolchain 1] #######################
[2022-05-11 17:12:25,288 INFO  L131        ToolchainWalker]: Walking toolchain with 6 elements.
[2022-05-11 17:12:25,289 INFO  L113        PluginConnector]: ------------------------CACSL2BoogieTranslator----------------------------
[2022-05-11 17:12:25,290 INFO  L271        PluginConnector]: Initializing CACSL2BoogieTranslator...
[2022-05-11 17:12:25,292 INFO  L275        PluginConnector]: CACSL2BoogieTranslator initialized
[2022-05-11 17:12:25,293 INFO  L185        PluginConnector]: Executing the observer ACSLObjectContainerObserver from plugin CACSL2BoogieTranslator for "CDTParser AST 11.05 05:12:25" (1/1) ...
[2022-05-11 17:12:25,293 INFO  L205        PluginConnector]: Invalid model from CACSL2BoogieTranslator for observer de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator.ACSLObjectContainerObserver@131dfa10 and model type de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 11.05 05:12:25, skipping insertion in model container
[2022-05-11 17:12:25,293 INFO  L185        PluginConnector]: Executing the observer CACSL2BoogieTranslatorObserver from plugin CACSL2BoogieTranslator for "CDTParser AST 11.05 05:12:25" (1/1) ...
[2022-05-11 17:12:25,297 INFO  L145         MainTranslator]: Starting translation in SV-COMP mode 
[2022-05-11 17:12:25,305 INFO  L178         MainTranslator]: Built tables and reachable declarations
[2022-05-11 17:12:25,397 INFO  L209          PostProcessor]: Analyzing one entry point: main
[2022-05-11 17:12:25,402 INFO  L203         MainTranslator]: Completed pre-run
[2022-05-11 17:12:25,412 INFO  L209          PostProcessor]: Analyzing one entry point: main
[2022-05-11 17:12:25,427 INFO  L208         MainTranslator]: Completed translation
[2022-05-11 17:12:25,427 INFO  L202        PluginConnector]: Adding new model de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 11.05 05:12:25 WrapperNode
[2022-05-11 17:12:25,428 INFO  L132        PluginConnector]: ------------------------ END CACSL2BoogieTranslator----------------------------
[2022-05-11 17:12:25,428 INFO  L113        PluginConnector]: ------------------------Boogie Procedure Inliner----------------------------
[2022-05-11 17:12:25,428 INFO  L271        PluginConnector]: Initializing Boogie Procedure Inliner...
[2022-05-11 17:12:25,428 INFO  L275        PluginConnector]: Boogie Procedure Inliner initialized
[2022-05-11 17:12:25,433 INFO  L185        PluginConnector]: Executing the observer TypeChecker from plugin Boogie Procedure Inliner for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 11.05 05:12:25" (1/1) ...
[2022-05-11 17:12:25,445 INFO  L185        PluginConnector]: Executing the observer Inliner from plugin Boogie Procedure Inliner for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 11.05 05:12:25" (1/1) ...
[2022-05-11 17:12:25,457 INFO  L137                Inliner]: procedures = 8, calls = 11, calls flagged for inlining = 3, calls inlined = 3, statements flattened = 56
[2022-05-11 17:12:25,457 INFO  L132        PluginConnector]: ------------------------ END Boogie Procedure Inliner----------------------------
[2022-05-11 17:12:25,458 INFO  L113        PluginConnector]: ------------------------Boogie Preprocessor----------------------------
[2022-05-11 17:12:25,458 INFO  L271        PluginConnector]: Initializing Boogie Preprocessor...
[2022-05-11 17:12:25,458 INFO  L275        PluginConnector]: Boogie Preprocessor initialized
[2022-05-11 17:12:25,464 INFO  L185        PluginConnector]: Executing the observer EnsureBoogieModelObserver from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 11.05 05:12:25" (1/1) ...
[2022-05-11 17:12:25,464 INFO  L185        PluginConnector]: Executing the observer TypeChecker from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 11.05 05:12:25" (1/1) ...
[2022-05-11 17:12:25,465 INFO  L185        PluginConnector]: Executing the observer ConstExpander from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 11.05 05:12:25" (1/1) ...
[2022-05-11 17:12:25,465 INFO  L185        PluginConnector]: Executing the observer StructExpander from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 11.05 05:12:25" (1/1) ...
[2022-05-11 17:12:25,468 INFO  L185        PluginConnector]: Executing the observer UnstructureCode from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 11.05 05:12:25" (1/1) ...
[2022-05-11 17:12:25,471 INFO  L185        PluginConnector]: Executing the observer FunctionInliner from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 11.05 05:12:25" (1/1) ...
[2022-05-11 17:12:25,472 INFO  L185        PluginConnector]: Executing the observer BoogieSymbolTableConstructor from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 11.05 05:12:25" (1/1) ...
[2022-05-11 17:12:25,473 INFO  L132        PluginConnector]: ------------------------ END Boogie Preprocessor----------------------------
[2022-05-11 17:12:25,474 INFO  L113        PluginConnector]: ------------------------RCFGBuilder----------------------------
[2022-05-11 17:12:25,474 INFO  L271        PluginConnector]: Initializing RCFGBuilder...
[2022-05-11 17:12:25,474 INFO  L275        PluginConnector]: RCFGBuilder initialized
[2022-05-11 17:12:25,475 INFO  L185        PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 11.05 05:12:25" (1/1) ...
[2022-05-11 17:12:25,480 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000
[2022-05-11 17:12:25,489 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 17:12:25,497 INFO  L229       MonitoredProcess]: Starting monitored process 1 with /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (exit command is (exit), workingDir is null)
[2022-05-11 17:12:25,500 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (1)] Waiting until timeout for monitored process
[2022-05-11 17:12:25,526 INFO  L130     BoogieDeclarations]: Found specification of procedure write~int
[2022-05-11 17:12:25,526 INFO  L130     BoogieDeclarations]: Found specification of procedure ULTIMATE.start
[2022-05-11 17:12:25,526 INFO  L138     BoogieDeclarations]: Found implementation of procedure ULTIMATE.start
[2022-05-11 17:12:25,526 INFO  L130     BoogieDeclarations]: Found specification of procedure read~int
[2022-05-11 17:12:25,526 INFO  L130     BoogieDeclarations]: Found specification of procedure #Ultimate.allocOnStack
[2022-05-11 17:12:25,526 INFO  L130     BoogieDeclarations]: Found specification of procedure ULTIMATE.dealloc
[2022-05-11 17:12:25,570 INFO  L236             CfgBuilder]: Building ICFG
[2022-05-11 17:12:25,571 INFO  L262             CfgBuilder]: Building CFG for each procedure with an implementation
[2022-05-11 17:12:25,654 INFO  L277             CfgBuilder]: Performing block encoding
[2022-05-11 17:12:25,658 INFO  L296             CfgBuilder]: Using the 1 location(s) as analysis (start of procedure ULTIMATE.start)
[2022-05-11 17:12:25,658 INFO  L301             CfgBuilder]: Removed 3 assume(true) statements.
[2022-05-11 17:12:25,659 INFO  L202        PluginConnector]: Adding new model de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 11.05 05:12:25 BoogieIcfgContainer
[2022-05-11 17:12:25,659 INFO  L132        PluginConnector]: ------------------------ END RCFGBuilder----------------------------
[2022-05-11 17:12:25,660 INFO  L113        PluginConnector]: ------------------------BuchiAutomizer----------------------------
[2022-05-11 17:12:25,660 INFO  L271        PluginConnector]: Initializing BuchiAutomizer...
[2022-05-11 17:12:25,663 INFO  L275        PluginConnector]: BuchiAutomizer initialized
[2022-05-11 17:12:25,663 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2022-05-11 17:12:25,663 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "CDTParser AST 11.05 05:12:25" (1/3) ...
[2022-05-11 17:12:25,664 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@36daf648 and model type de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 11.05 05:12:25, skipping insertion in model container
[2022-05-11 17:12:25,664 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2022-05-11 17:12:25,664 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 11.05 05:12:25" (2/3) ...
[2022-05-11 17:12:25,664 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@36daf648 and model type de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 11.05 05:12:25, skipping insertion in model container
[2022-05-11 17:12:25,664 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2022-05-11 17:12:25,664 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 11.05 05:12:25" (3/3) ...
[2022-05-11 17:12:25,665 INFO  L388   chiAutomizerObserver]: Analyzing ICFG Incorrect_Initialization_3_T.c
[2022-05-11 17:12:25,694 INFO  L359         BuchiCegarLoop]: Interprodecural is true
[2022-05-11 17:12:25,694 INFO  L360         BuchiCegarLoop]: Hoare is false
[2022-05-11 17:12:25,694 INFO  L361         BuchiCegarLoop]: Compute interpolants for ForwardPredicates
[2022-05-11 17:12:25,694 INFO  L362         BuchiCegarLoop]: Backedges is STRAIGHT_LINE
[2022-05-11 17:12:25,694 INFO  L363         BuchiCegarLoop]: Determinization is PREDICATE_ABSTRACTION
[2022-05-11 17:12:25,694 INFO  L364         BuchiCegarLoop]: Difference is false
[2022-05-11 17:12:25,695 INFO  L365         BuchiCegarLoop]: Minimize is MINIMIZE_SEVPA
[2022-05-11 17:12:25,695 INFO  L368         BuchiCegarLoop]: ======== Iteration 0==of CEGAR loop == BuchiCegarLoop========
[2022-05-11 17:12:25,704 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand  has 19 states, 18 states have (on average 1.4444444444444444) internal successors, (26), 18 states have internal predecessors, (26), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 17:12:25,715 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 12
[2022-05-11 17:12:25,715 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2022-05-11 17:12:25,715 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2022-05-11 17:12:25,720 INFO  L842         BuchiCegarLoop]: Counterexample stem histogram [1, 1]
[2022-05-11 17:12:25,720 INFO  L843         BuchiCegarLoop]: Counterexample loop histogram [1, 1]
[2022-05-11 17:12:25,720 INFO  L425         BuchiCegarLoop]: ======== Iteration 1============
[2022-05-11 17:12:25,720 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand  has 19 states, 18 states have (on average 1.4444444444444444) internal successors, (26), 18 states have internal predecessors, (26), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 17:12:25,722 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 12
[2022-05-11 17:12:25,722 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2022-05-11 17:12:25,722 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2022-05-11 17:12:25,722 INFO  L842         BuchiCegarLoop]: Counterexample stem histogram [1, 1]
[2022-05-11 17:12:25,722 INFO  L843         BuchiCegarLoop]: Counterexample loop histogram [1, 1]
[2022-05-11 17:12:25,727 INFO  L791   eck$LassoCheckResult]: Stem: 5#ULTIMATE.startENTRYtrue assume { :begin_inline_ULTIMATE.init } true;#NULL.base, #NULL.offset := 0, 0;assume 0 == #valid[0];assume 0 < #StackHeapBarrier; 11#L-1true assume { :end_inline_ULTIMATE.init } true;assume { :begin_inline_main } true;havoc main_#res#1;havoc main_#t~post3#1, main_~i~0#1, main_#t~ret4#1.base, main_#t~ret4#1.offset, main_~n~0#1.base, main_~n~0#1.offset, main_#t~mem5#1, main_~#in~0#1.base, main_~#in~0#1.offset, main_~p~0#1.base, main_~p~0#1.offset;call main_~#in~0#1.base, main_~#in~0#1.offset := #Ultimate.allocOnStack(100);main_~i~0#1 := 0; 17#L22-3true 
[2022-05-11 17:12:25,727 INFO  L793   eck$LassoCheckResult]: Loop: 17#L22-3true assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 12#L22-2true main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 17#L22-3true 
[2022-05-11 17:12:25,731 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 17:12:25,731 INFO  L85        PathProgramCache]: Analyzing trace with hash 963, now seen corresponding path program 1 times
[2022-05-11 17:12:25,737 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 17:12:25,737 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [998128455]
[2022-05-11 17:12:25,737 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 17:12:25,738 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 17:12:25,798 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 17:12:25,798 INFO  L352             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2022-05-11 17:12:25,804 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 17:12:25,815 INFO  L133   FreeRefinementEngine]: Strategy CAMEL found a feasible trace
[2022-05-11 17:12:25,817 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 17:12:25,817 INFO  L85        PathProgramCache]: Analyzing trace with hash 1283, now seen corresponding path program 1 times
[2022-05-11 17:12:25,817 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 17:12:25,817 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [654408052]
[2022-05-11 17:12:25,817 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 17:12:25,818 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 17:12:25,824 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 17:12:25,824 INFO  L352             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2022-05-11 17:12:25,828 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 17:12:25,830 INFO  L133   FreeRefinementEngine]: Strategy CAMEL found a feasible trace
[2022-05-11 17:12:25,831 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 17:12:25,831 INFO  L85        PathProgramCache]: Analyzing trace with hash 925765, now seen corresponding path program 1 times
[2022-05-11 17:12:25,831 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 17:12:25,831 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1142373842]
[2022-05-11 17:12:25,831 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 17:12:25,832 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 17:12:25,844 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 17:12:25,845 INFO  L352             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2022-05-11 17:12:25,852 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 17:12:25,855 INFO  L133   FreeRefinementEngine]: Strategy CAMEL found a feasible trace
[2022-05-11 17:12:26,040 INFO  L210          LassoAnalysis]: Preferences:
[2022-05-11 17:12:26,041 INFO  L126   ssoRankerPreferences]: Compute integeral hull: false
[2022-05-11 17:12:26,041 INFO  L127   ssoRankerPreferences]: Enable LassoPartitioneer: true
[2022-05-11 17:12:26,041 INFO  L128   ssoRankerPreferences]: Term annotations enabled: false
[2022-05-11 17:12:26,041 INFO  L129   ssoRankerPreferences]: Use exernal solver: false
[2022-05-11 17:12:26,041 INFO  L130   ssoRankerPreferences]: SMT solver command: z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000
[2022-05-11 17:12:26,041 INFO  L131   ssoRankerPreferences]: Dump SMT script to file: false
[2022-05-11 17:12:26,041 INFO  L132   ssoRankerPreferences]: Path of dumped script: 
[2022-05-11 17:12:26,041 INFO  L133   ssoRankerPreferences]: Filename of dumped script: Incorrect_Initialization_3_T.c_Iteration1_Lasso
[2022-05-11 17:12:26,041 INFO  L134   ssoRankerPreferences]: MapElimAlgo: Frank
[2022-05-11 17:12:26,041 INFO  L276          LassoAnalysis]: Starting lasso preprocessing...
[2022-05-11 17:12:26,053 INFO  L141          MapEliminator]: Using MapEliminator with SimplificationTechnique=SIMPLIFY_DDA XnfConversionTechnique=BOTTOM_UP_WITH_LOCAL_SIMPLIFICATION AddInequalities=false OnlyTrivialImplicationsArrayWrite=true OnlyTrivialImplicationsForModifiedArguments=true OnlyArgumentsInFormula=true
[2022-05-11 17:12:26,094 INFO  L141          MapEliminator]: Using MapEliminator with SimplificationTechnique=SIMPLIFY_DDA XnfConversionTechnique=BOTTOM_UP_WITH_LOCAL_SIMPLIFICATION AddInequalities=false OnlyTrivialImplicationsArrayWrite=true OnlyTrivialImplicationsForModifiedArguments=true OnlyArgumentsInFormula=true
[2022-05-11 17:12:26,097 INFO  L141          MapEliminator]: Using MapEliminator with SimplificationTechnique=SIMPLIFY_DDA XnfConversionTechnique=BOTTOM_UP_WITH_LOCAL_SIMPLIFICATION AddInequalities=false OnlyTrivialImplicationsArrayWrite=true OnlyTrivialImplicationsForModifiedArguments=true OnlyArgumentsInFormula=true
[2022-05-11 17:12:26,100 INFO  L141          MapEliminator]: Using MapEliminator with SimplificationTechnique=SIMPLIFY_DDA XnfConversionTechnique=BOTTOM_UP_WITH_LOCAL_SIMPLIFICATION AddInequalities=false OnlyTrivialImplicationsArrayWrite=true OnlyTrivialImplicationsForModifiedArguments=true OnlyArgumentsInFormula=true
[2022-05-11 17:12:26,102 INFO  L141          MapEliminator]: Using MapEliminator with SimplificationTechnique=SIMPLIFY_DDA XnfConversionTechnique=BOTTOM_UP_WITH_LOCAL_SIMPLIFICATION AddInequalities=false OnlyTrivialImplicationsArrayWrite=true OnlyTrivialImplicationsForModifiedArguments=true OnlyArgumentsInFormula=true
[2022-05-11 17:12:26,105 INFO  L141          MapEliminator]: Using MapEliminator with SimplificationTechnique=SIMPLIFY_DDA XnfConversionTechnique=BOTTOM_UP_WITH_LOCAL_SIMPLIFICATION AddInequalities=false OnlyTrivialImplicationsArrayWrite=true OnlyTrivialImplicationsForModifiedArguments=true OnlyArgumentsInFormula=true
[2022-05-11 17:12:26,109 INFO  L141          MapEliminator]: Using MapEliminator with SimplificationTechnique=SIMPLIFY_DDA XnfConversionTechnique=BOTTOM_UP_WITH_LOCAL_SIMPLIFICATION AddInequalities=false OnlyTrivialImplicationsArrayWrite=true OnlyTrivialImplicationsForModifiedArguments=true OnlyArgumentsInFormula=true
[2022-05-11 17:12:26,112 INFO  L141          MapEliminator]: Using MapEliminator with SimplificationTechnique=SIMPLIFY_DDA XnfConversionTechnique=BOTTOM_UP_WITH_LOCAL_SIMPLIFICATION AddInequalities=false OnlyTrivialImplicationsArrayWrite=true OnlyTrivialImplicationsForModifiedArguments=true OnlyArgumentsInFormula=true
[2022-05-11 17:12:26,114 INFO  L141          MapEliminator]: Using MapEliminator with SimplificationTechnique=SIMPLIFY_DDA XnfConversionTechnique=BOTTOM_UP_WITH_LOCAL_SIMPLIFICATION AddInequalities=false OnlyTrivialImplicationsArrayWrite=true OnlyTrivialImplicationsForModifiedArguments=true OnlyArgumentsInFormula=true
[2022-05-11 17:12:26,118 INFO  L141          MapEliminator]: Using MapEliminator with SimplificationTechnique=SIMPLIFY_DDA XnfConversionTechnique=BOTTOM_UP_WITH_LOCAL_SIMPLIFICATION AddInequalities=false OnlyTrivialImplicationsArrayWrite=true OnlyTrivialImplicationsForModifiedArguments=true OnlyArgumentsInFormula=true
[2022-05-11 17:12:26,120 INFO  L141          MapEliminator]: Using MapEliminator with SimplificationTechnique=SIMPLIFY_DDA XnfConversionTechnique=BOTTOM_UP_WITH_LOCAL_SIMPLIFICATION AddInequalities=false OnlyTrivialImplicationsArrayWrite=true OnlyTrivialImplicationsForModifiedArguments=true OnlyArgumentsInFormula=true
[2022-05-11 17:12:26,123 INFO  L141          MapEliminator]: Using MapEliminator with SimplificationTechnique=SIMPLIFY_DDA XnfConversionTechnique=BOTTOM_UP_WITH_LOCAL_SIMPLIFICATION AddInequalities=false OnlyTrivialImplicationsArrayWrite=true OnlyTrivialImplicationsForModifiedArguments=true OnlyArgumentsInFormula=true
[2022-05-11 17:12:26,261 INFO  L294          LassoAnalysis]: Preprocessing complete.
[2022-05-11 17:12:26,263 INFO  L490          LassoAnalysis]: Using template 'affine'.
[2022-05-11 17:12:26,264 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000
[2022-05-11 17:12:26,267 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 17:12:26,271 INFO  L229       MonitoredProcess]: Starting monitored process 2 with /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (exit command is (exit), workingDir is null)
[2022-05-11 17:12:26,274 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (2)] Waiting until timeout for monitored process
[2022-05-11 17:12:26,275 INFO  L120   nArgumentSynthesizer]: Termination Analysis Settings: Termination analysis: LINEAR_WITH_GUESSESNumber of strict supporting invariants: 0Number of non-strict supporting invariants: 1Consider only non-deceasing supporting invariants: trueSimplify termination arguments: trueSimplify supporting invariants: trueOverapproximate stem: false
[2022-05-11 17:12:26,280 INFO  L338   nArgumentSynthesizer]: Template has degree 0.
[2022-05-11 17:12:26,280 INFO  L351   nArgumentSynthesizer]: There is no stem transition; disabling supporting invariant generation.
[2022-05-11 17:12:26,280 INFO  L203   nArgumentSynthesizer]: 1 stem disjuncts
[2022-05-11 17:12:26,280 INFO  L204   nArgumentSynthesizer]: 1 loop disjuncts
[2022-05-11 17:12:26,280 INFO  L205   nArgumentSynthesizer]: 2 template conjuncts.
[2022-05-11 17:12:26,282 INFO  L401   nArgumentSynthesizer]: We have 2 Motzkin's Theorem applications.
[2022-05-11 17:12:26,282 INFO  L402   nArgumentSynthesizer]: A total of 0 supporting invariants were added.
[2022-05-11 17:12:26,284 INFO  L527          LassoAnalysis]: Proving termination failed for this template and these settings.
[2022-05-11 17:12:26,287 INFO  L540       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (2)] Forceful destruction successful, exit code 0
[2022-05-11 17:12:26,287 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000
[2022-05-11 17:12:26,289 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 17:12:26,290 INFO  L229       MonitoredProcess]: Starting monitored process 3 with /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (exit command is (exit), workingDir is null)
[2022-05-11 17:12:26,291 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (3)] Waiting until timeout for monitored process
[2022-05-11 17:12:26,292 INFO  L120   nArgumentSynthesizer]: Termination Analysis Settings: Termination analysis: LINEAR_WITH_GUESSESNumber of strict supporting invariants: 0Number of non-strict supporting invariants: 1Consider only non-deceasing supporting invariants: trueSimplify termination arguments: trueSimplify supporting invariants: trueOverapproximate stem: false
[2022-05-11 17:12:26,296 INFO  L338   nArgumentSynthesizer]: Template has degree 0.
[2022-05-11 17:12:26,296 INFO  L203   nArgumentSynthesizer]: 1 stem disjuncts
[2022-05-11 17:12:26,296 INFO  L204   nArgumentSynthesizer]: 1 loop disjuncts
[2022-05-11 17:12:26,296 INFO  L205   nArgumentSynthesizer]: 2 template conjuncts.
[2022-05-11 17:12:26,299 INFO  L401   nArgumentSynthesizer]: We have 6 Motzkin's Theorem applications.
[2022-05-11 17:12:26,300 INFO  L402   nArgumentSynthesizer]: A total of 2 supporting invariants were added.
[2022-05-11 17:12:26,302 INFO  L527          LassoAnalysis]: Proving termination failed for this template and these settings.
[2022-05-11 17:12:26,304 INFO  L552       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (3)] Ended with exit code 0
[2022-05-11 17:12:26,305 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000
[2022-05-11 17:12:26,307 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 17:12:26,307 INFO  L229       MonitoredProcess]: Starting monitored process 4 with /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (exit command is (exit), workingDir is null)
[2022-05-11 17:12:26,308 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (4)] Waiting until timeout for monitored process
[2022-05-11 17:12:26,309 INFO  L120   nArgumentSynthesizer]: Termination Analysis Settings: Termination analysis: LINEAR_WITH_GUESSESNumber of strict supporting invariants: 0Number of non-strict supporting invariants: 1Consider only non-deceasing supporting invariants: trueSimplify termination arguments: trueSimplify supporting invariants: trueOverapproximate stem: false
[2022-05-11 17:12:26,313 INFO  L338   nArgumentSynthesizer]: Template has degree 0.
[2022-05-11 17:12:26,313 INFO  L203   nArgumentSynthesizer]: 1 stem disjuncts
[2022-05-11 17:12:26,313 INFO  L204   nArgumentSynthesizer]: 1 loop disjuncts
[2022-05-11 17:12:26,313 INFO  L205   nArgumentSynthesizer]: 2 template conjuncts.
[2022-05-11 17:12:26,316 INFO  L401   nArgumentSynthesizer]: We have 6 Motzkin's Theorem applications.
[2022-05-11 17:12:26,316 INFO  L402   nArgumentSynthesizer]: A total of 2 supporting invariants were added.
[2022-05-11 17:12:26,319 INFO  L527          LassoAnalysis]: Proving termination failed for this template and these settings.
[2022-05-11 17:12:26,321 INFO  L540       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (4)] Forceful destruction successful, exit code 0
[2022-05-11 17:12:26,322 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000
[2022-05-11 17:12:26,324 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 17:12:26,325 INFO  L229       MonitoredProcess]: Starting monitored process 5 with /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (exit command is (exit), workingDir is null)
[2022-05-11 17:12:26,325 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (5)] Waiting until timeout for monitored process
[2022-05-11 17:12:26,326 INFO  L120   nArgumentSynthesizer]: Termination Analysis Settings: Termination analysis: LINEAR_WITH_GUESSESNumber of strict supporting invariants: 0Number of non-strict supporting invariants: 1Consider only non-deceasing supporting invariants: trueSimplify termination arguments: trueSimplify supporting invariants: trueOverapproximate stem: false
[2022-05-11 17:12:26,331 INFO  L338   nArgumentSynthesizer]: Template has degree 0.
[2022-05-11 17:12:26,331 INFO  L203   nArgumentSynthesizer]: 1 stem disjuncts
[2022-05-11 17:12:26,331 INFO  L204   nArgumentSynthesizer]: 1 loop disjuncts
[2022-05-11 17:12:26,331 INFO  L205   nArgumentSynthesizer]: 2 template conjuncts.
[2022-05-11 17:12:26,333 INFO  L401   nArgumentSynthesizer]: We have 6 Motzkin's Theorem applications.
[2022-05-11 17:12:26,333 INFO  L402   nArgumentSynthesizer]: A total of 2 supporting invariants were added.
[2022-05-11 17:12:26,336 INFO  L527          LassoAnalysis]: Proving termination failed for this template and these settings.
[2022-05-11 17:12:26,338 INFO  L552       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (5)] Ended with exit code 0
[2022-05-11 17:12:26,339 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000
[2022-05-11 17:12:26,341 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 17:12:26,342 INFO  L229       MonitoredProcess]: Starting monitored process 6 with /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (exit command is (exit), workingDir is null)
[2022-05-11 17:12:26,342 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (6)] Waiting until timeout for monitored process
[2022-05-11 17:12:26,343 INFO  L120   nArgumentSynthesizer]: Termination Analysis Settings: Termination analysis: LINEAR_WITH_GUESSESNumber of strict supporting invariants: 0Number of non-strict supporting invariants: 1Consider only non-deceasing supporting invariants: trueSimplify termination arguments: trueSimplify supporting invariants: trueOverapproximate stem: false
[2022-05-11 17:12:26,347 INFO  L338   nArgumentSynthesizer]: Template has degree 0.
[2022-05-11 17:12:26,348 INFO  L203   nArgumentSynthesizer]: 1 stem disjuncts
[2022-05-11 17:12:26,348 INFO  L204   nArgumentSynthesizer]: 1 loop disjuncts
[2022-05-11 17:12:26,348 INFO  L205   nArgumentSynthesizer]: 2 template conjuncts.
[2022-05-11 17:12:26,353 INFO  L401   nArgumentSynthesizer]: We have 6 Motzkin's Theorem applications.
[2022-05-11 17:12:26,353 INFO  L402   nArgumentSynthesizer]: A total of 2 supporting invariants were added.
[2022-05-11 17:12:26,366 INFO  L420   nArgumentSynthesizer]: Found a termination argument, trying to simplify.
[2022-05-11 17:12:26,380 INFO  L443   ModelExtractionUtils]: Simplification made 7 calls to the SMT solver.
[2022-05-11 17:12:26,380 INFO  L444   ModelExtractionUtils]: 0 out of 13 variables were initially zero. Simplification set additionally 10 variables to zero.
[2022-05-11 17:12:26,381 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000
[2022-05-11 17:12:26,384 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 17:12:26,384 INFO  L229       MonitoredProcess]: Starting monitored process 7 with /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (exit command is (exit), workingDir is null)
[2022-05-11 17:12:26,385 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (7)] Waiting until timeout for monitored process
[2022-05-11 17:12:26,386 INFO  L435   nArgumentSynthesizer]: Simplifying supporting invariants...
[2022-05-11 17:12:26,393 INFO  L438   nArgumentSynthesizer]: Removed 2 redundant supporting invariants from a total of 2.
[2022-05-11 17:12:26,393 INFO  L513          LassoAnalysis]: Proved termination.
[2022-05-11 17:12:26,394 INFO  L515          LassoAnalysis]: Termination argument consisting of:
Ranking function f(ULTIMATE.start_main_~i~0#1) = -2*ULTIMATE.start_main_~i~0#1 + 197
Supporting invariants []
[2022-05-11 17:12:26,396 INFO  L552       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (6)] Ended with exit code 0
[2022-05-11 17:12:26,400 INFO  L297   tatePredicateManager]: 1 out of 1 supporting invariants were superfluous and have been removed
[2022-05-11 17:12:26,418 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 17:12:26,431 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2022-05-11 17:12:26,432 INFO  L263         TraceCheckSpWp]: Trace formula consists of 23 conjuncts, 2 conjunts are in the unsatisfiable core
[2022-05-11 17:12:26,433 INFO  L286         TraceCheckSpWp]: Computing forward predicates...
[2022-05-11 17:12:26,444 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2022-05-11 17:12:26,445 INFO  L263         TraceCheckSpWp]: Trace formula consists of 13 conjuncts, 4 conjunts are in the unsatisfiable core
[2022-05-11 17:12:26,445 INFO  L286         TraceCheckSpWp]: Computing forward predicates...
[2022-05-11 17:12:26,463 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 17:12:26,482 INFO  L152   lantAutomatonBouncer]: Defining deterministic Buchi interpolant automaton with honda bouncer for stem and without honda bouncer for loop.1 stem predicates 2 loop predicates 
[2022-05-11 17:12:26,483 INFO  L71    iDifferenceNCSBLazy3]: Start buchiDifferenceNCSBLazy3. First operand  has 19 states, 18 states have (on average 1.4444444444444444) internal successors, (26), 18 states have internal predecessors, (26), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0) Second operand  has 3 states, 3 states have (on average 1.3333333333333333) internal successors, (4), 3 states have internal predecessors, (4), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 17:12:26,515 INFO  L75    iDifferenceNCSBLazy3]: Finished buchiDifferenceNCSBLazy3. First operand  has 19 states, 18 states have (on average 1.4444444444444444) internal successors, (26), 18 states have internal predecessors, (26), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0). Second operand  has 3 states, 3 states have (on average 1.3333333333333333) internal successors, (4), 3 states have internal predecessors, (4), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0) Result 51 states and 71 transitions. Complement of second has 7 states.
[2022-05-11 17:12:26,516 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: Buchi interpolant automaton has 5 states 1 stem states 2 non-accepting loop states 1 accepting loop states 
[2022-05-11 17:12:26,519 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 3 states, 3 states have (on average 1.3333333333333333) internal successors, (4), 3 states have internal predecessors, (4), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 17:12:26,520 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 5 states to 5 states and 46 transitions.
[2022-05-11 17:12:26,520 INFO  L84            BuchiAccepts]: Start buchiAccepts Operand 5 states and 46 transitions. Stem has 2 letters. Loop has 2 letters.
[2022-05-11 17:12:26,521 INFO  L116           BuchiAccepts]: Finished buchiAccepts.
[2022-05-11 17:12:26,521 INFO  L84            BuchiAccepts]: Start buchiAccepts Operand 5 states and 46 transitions. Stem has 4 letters. Loop has 2 letters.
[2022-05-11 17:12:26,521 INFO  L116           BuchiAccepts]: Finished buchiAccepts.
[2022-05-11 17:12:26,521 INFO  L84            BuchiAccepts]: Start buchiAccepts Operand 5 states and 46 transitions. Stem has 2 letters. Loop has 4 letters.
[2022-05-11 17:12:26,521 INFO  L116           BuchiAccepts]: Finished buchiAccepts.
[2022-05-11 17:12:26,521 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 51 states and 71 transitions.
[2022-05-11 17:12:26,523 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 10
[2022-05-11 17:12:26,525 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 51 states to 16 states and 21 transitions.
[2022-05-11 17:12:26,526 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 13
[2022-05-11 17:12:26,526 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 14
[2022-05-11 17:12:26,526 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 16 states and 21 transitions.
[2022-05-11 17:12:26,526 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2022-05-11 17:12:26,526 INFO  L681         BuchiCegarLoop]: Abstraction has 16 states and 21 transitions.
[2022-05-11 17:12:26,535 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 16 states and 21 transitions.
[2022-05-11 17:12:26,539 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 16 to 16.
[2022-05-11 17:12:26,539 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 16 states, 16 states have (on average 1.3125) internal successors, (21), 15 states have internal predecessors, (21), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 17:12:26,539 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 16 states to 16 states and 21 transitions.
[2022-05-11 17:12:26,540 INFO  L704         BuchiCegarLoop]: Abstraction has 16 states and 21 transitions.
[2022-05-11 17:12:26,540 INFO  L587         BuchiCegarLoop]: Abstraction has 16 states and 21 transitions.
[2022-05-11 17:12:26,540 INFO  L425         BuchiCegarLoop]: ======== Iteration 2============
[2022-05-11 17:12:26,540 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 16 states and 21 transitions.
[2022-05-11 17:12:26,540 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 10
[2022-05-11 17:12:26,540 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2022-05-11 17:12:26,540 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2022-05-11 17:12:26,541 INFO  L842         BuchiCegarLoop]: Counterexample stem histogram [1, 1, 1, 1]
[2022-05-11 17:12:26,541 INFO  L843         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1]
[2022-05-11 17:12:26,541 INFO  L791   eck$LassoCheckResult]: Stem: 115#ULTIMATE.startENTRY assume { :begin_inline_ULTIMATE.init } true;#NULL.base, #NULL.offset := 0, 0;assume 0 == #valid[0];assume 0 < #StackHeapBarrier; 116#L-1 assume { :end_inline_ULTIMATE.init } true;assume { :begin_inline_main } true;havoc main_#res#1;havoc main_#t~post3#1, main_~i~0#1, main_#t~ret4#1.base, main_#t~ret4#1.offset, main_~n~0#1.base, main_~n~0#1.offset, main_#t~mem5#1, main_~#in~0#1.base, main_~#in~0#1.offset, main_~p~0#1.base, main_~p~0#1.offset;call main_~#in~0#1.base, main_~#in~0#1.offset := #Ultimate.allocOnStack(100);main_~i~0#1 := 0; 126#L22-3 assume !(main_~i~0#1 < 99); 121#L22-4 main_~p~0#1.base, main_~p~0#1.offset := main_~#in~0#1.base, main_~#in~0#1.offset;call write~int(0, main_~#in~0#1.base, 99 + main_~#in~0#1.offset, 1); 122#L26-3 
[2022-05-11 17:12:26,541 INFO  L793   eck$LassoCheckResult]: Loop: 122#L26-3 call main_#t~mem5#1 := read~int(main_~p~0#1.base, main_~p~0#1.offset, 1); 117#L26-1 assume !!(0 != main_#t~mem5#1);havoc main_#t~mem5#1;assume { :begin_inline_strchr } true;strchr_#in~str#1.base, strchr_#in~str#1.offset, strchr_#in~c#1 := main_~p~0#1.base, main_~p~0#1.offset, 10;havoc strchr_#res#1.base, strchr_#res#1.offset;havoc strchr_#t~mem2#1, strchr_#t~pre0#1.base, strchr_#t~pre0#1.offset, strchr_#t~mem1#1, strchr_~str#1.base, strchr_~str#1.offset, strchr_~c#1;strchr_~str#1.base, strchr_~str#1.offset := strchr_#in~str#1.base, strchr_#in~str#1.offset;strchr_~c#1 := strchr_#in~c#1; 118#L11-4 call strchr_#t~mem1#1 := read~int(strchr_~str#1.base, strchr_~str#1.offset, 1); 127#L11-1 assume !!(0 != strchr_#t~mem1#1);havoc strchr_#t~mem1#1;call strchr_#t~mem2#1 := read~int(strchr_~str#1.base, strchr_~str#1.offset, 1); 128#L12 assume strchr_#t~mem2#1 == strchr_~c#1;havoc strchr_#t~mem2#1;strchr_#res#1.base, strchr_#res#1.offset := strchr_~str#1.base, strchr_~str#1.offset; 113#L16 main_#t~ret4#1.base, main_#t~ret4#1.offset := strchr_#res#1.base, strchr_#res#1.offset;assume { :end_inline_strchr } true;main_~n~0#1.base, main_~n~0#1.offset := main_#t~ret4#1.base, main_#t~ret4#1.offset;havoc main_#t~ret4#1.base, main_#t~ret4#1.offset; 114#L29 assume main_~n~0#1.base == 0 && main_~n~0#1.offset == 0;main_~n~0#1.base, main_~n~0#1.offset := main_~p~0#1.base, 99 + main_~p~0#1.offset; 120#L29-2 main_~p~0#1.base, main_~p~0#1.offset := main_~n~0#1.base, 1 + main_~n~0#1.offset; 122#L26-3 
[2022-05-11 17:12:26,541 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 17:12:26,541 INFO  L85        PathProgramCache]: Analyzing trace with hash 925707, now seen corresponding path program 1 times
[2022-05-11 17:12:26,541 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 17:12:26,542 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [808509386]
[2022-05-11 17:12:26,542 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 17:12:26,542 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 17:12:26,547 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2022-05-11 17:12:26,569 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 17:12:26,569 INFO  L139   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2022-05-11 17:12:26,569 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [808509386]
[2022-05-11 17:12:26,570 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [808509386] provided 1 perfect and 0 imperfect interpolant sequences
[2022-05-11 17:12:26,570 INFO  L186   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2022-05-11 17:12:26,570 INFO  L199   FreeRefinementEngine]: Number of different interpolants: perfect sequences [3] imperfect sequences [] total 3
[2022-05-11 17:12:26,570 INFO  L115   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1233055548]
[2022-05-11 17:12:26,571 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2022-05-11 17:12:26,572 INFO  L796   eck$LassoCheckResult]: stem already infeasible
[2022-05-11 17:12:26,572 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 17:12:26,572 INFO  L85        PathProgramCache]: Analyzing trace with hash -1370506279, now seen corresponding path program 1 times
[2022-05-11 17:12:26,572 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 17:12:26,572 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [811078181]
[2022-05-11 17:12:26,572 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 17:12:26,572 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 17:12:26,580 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 17:12:26,580 INFO  L352             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2022-05-11 17:12:26,586 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 17:12:26,589 INFO  L133   FreeRefinementEngine]: Strategy CAMEL found a feasible trace
[2022-05-11 17:12:26,654 INFO  L552       MonitoredProcess]: [MP /usr/bin/z3 SMTLIB2_COMPLIANT=true -memory:1024 -smt2 -in -t:12000 (7)] Ended with exit code 0
[2022-05-11 17:12:26,829 INFO  L103   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2022-05-11 17:12:26,830 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 3 interpolants.
[2022-05-11 17:12:26,830 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6
[2022-05-11 17:12:26,831 INFO  L87              Difference]: Start difference. First operand 16 states and 21 transitions. cyclomatic complexity: 7 Second operand  has 3 states, 3 states have (on average 1.3333333333333333) internal successors, (4), 3 states have internal predecessors, (4), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 17:12:26,840 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2022-05-11 17:12:26,840 INFO  L93              Difference]: Finished difference Result 17 states and 21 transitions.
[2022-05-11 17:12:26,841 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 3 states. 
[2022-05-11 17:12:26,841 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 17 states and 21 transitions.
[2022-05-11 17:12:26,842 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 10
[2022-05-11 17:12:26,842 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 17 states to 17 states and 21 transitions.
[2022-05-11 17:12:26,842 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 14
[2022-05-11 17:12:26,842 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 14
[2022-05-11 17:12:26,842 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 17 states and 21 transitions.
[2022-05-11 17:12:26,842 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2022-05-11 17:12:26,842 INFO  L681         BuchiCegarLoop]: Abstraction has 17 states and 21 transitions.
[2022-05-11 17:12:26,842 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 17 states and 21 transitions.
[2022-05-11 17:12:26,843 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 17 to 16.
[2022-05-11 17:12:26,843 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 16 states, 16 states have (on average 1.25) internal successors, (20), 15 states have internal predecessors, (20), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 17:12:26,843 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 16 states to 16 states and 20 transitions.
[2022-05-11 17:12:26,843 INFO  L704         BuchiCegarLoop]: Abstraction has 16 states and 20 transitions.
[2022-05-11 17:12:26,843 INFO  L587         BuchiCegarLoop]: Abstraction has 16 states and 20 transitions.
[2022-05-11 17:12:26,844 INFO  L425         BuchiCegarLoop]: ======== Iteration 3============
[2022-05-11 17:12:26,844 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 16 states and 20 transitions.
[2022-05-11 17:12:26,844 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 10
[2022-05-11 17:12:26,844 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2022-05-11 17:12:26,844 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2022-05-11 17:12:26,844 INFO  L842         BuchiCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1]
[2022-05-11 17:12:26,844 INFO  L843         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1]
[2022-05-11 17:12:26,844 INFO  L791   eck$LassoCheckResult]: Stem: 154#ULTIMATE.startENTRY assume { :begin_inline_ULTIMATE.init } true;#NULL.base, #NULL.offset := 0, 0;assume 0 == #valid[0];assume 0 < #StackHeapBarrier; 155#L-1 assume { :end_inline_ULTIMATE.init } true;assume { :begin_inline_main } true;havoc main_#res#1;havoc main_#t~post3#1, main_~i~0#1, main_#t~ret4#1.base, main_#t~ret4#1.offset, main_~n~0#1.base, main_~n~0#1.offset, main_#t~mem5#1, main_~#in~0#1.base, main_~#in~0#1.offset, main_~p~0#1.base, main_~p~0#1.offset;call main_~#in~0#1.base, main_~#in~0#1.offset := #Ultimate.allocOnStack(100);main_~i~0#1 := 0; 162#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 163#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 164#L22-3 assume !(main_~i~0#1 < 99); 160#L22-4 main_~p~0#1.base, main_~p~0#1.offset := main_~#in~0#1.base, main_~#in~0#1.offset;call write~int(0, main_~#in~0#1.base, 99 + main_~#in~0#1.offset, 1); 161#L26-3 
[2022-05-11 17:12:26,844 INFO  L793   eck$LassoCheckResult]: Loop: 161#L26-3 call main_#t~mem5#1 := read~int(main_~p~0#1.base, main_~p~0#1.offset, 1); 156#L26-1 assume !!(0 != main_#t~mem5#1);havoc main_#t~mem5#1;assume { :begin_inline_strchr } true;strchr_#in~str#1.base, strchr_#in~str#1.offset, strchr_#in~c#1 := main_~p~0#1.base, main_~p~0#1.offset, 10;havoc strchr_#res#1.base, strchr_#res#1.offset;havoc strchr_#t~mem2#1, strchr_#t~pre0#1.base, strchr_#t~pre0#1.offset, strchr_#t~mem1#1, strchr_~str#1.base, strchr_~str#1.offset, strchr_~c#1;strchr_~str#1.base, strchr_~str#1.offset := strchr_#in~str#1.base, strchr_#in~str#1.offset;strchr_~c#1 := strchr_#in~c#1; 157#L11-4 call strchr_#t~mem1#1 := read~int(strchr_~str#1.base, strchr_~str#1.offset, 1); 166#L11-1 assume !!(0 != strchr_#t~mem1#1);havoc strchr_#t~mem1#1;call strchr_#t~mem2#1 := read~int(strchr_~str#1.base, strchr_~str#1.offset, 1); 167#L12 assume strchr_#t~mem2#1 == strchr_~c#1;havoc strchr_#t~mem2#1;strchr_#res#1.base, strchr_#res#1.offset := strchr_~str#1.base, strchr_~str#1.offset; 152#L16 main_#t~ret4#1.base, main_#t~ret4#1.offset := strchr_#res#1.base, strchr_#res#1.offset;assume { :end_inline_strchr } true;main_~n~0#1.base, main_~n~0#1.offset := main_#t~ret4#1.base, main_#t~ret4#1.offset;havoc main_#t~ret4#1.base, main_#t~ret4#1.offset; 153#L29 assume main_~n~0#1.base == 0 && main_~n~0#1.offset == 0;main_~n~0#1.base, main_~n~0#1.offset := main_~p~0#1.base, 99 + main_~p~0#1.offset; 159#L29-2 main_~p~0#1.base, main_~p~0#1.offset := main_~n~0#1.base, 1 + main_~n~0#1.offset; 161#L26-3 
[2022-05-11 17:12:26,845 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 17:12:26,845 INFO  L85        PathProgramCache]: Analyzing trace with hash 889660429, now seen corresponding path program 1 times
[2022-05-11 17:12:26,845 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 17:12:26,845 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1507859018]
[2022-05-11 17:12:26,845 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 17:12:26,845 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 17:12:26,851 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2022-05-11 17:12:26,871 INFO  L134       CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 17:12:26,871 INFO  L139   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2022-05-11 17:12:26,871 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1507859018]
[2022-05-11 17:12:26,871 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1507859018] provided 0 perfect and 1 imperfect interpolant sequences
[2022-05-11 17:12:26,871 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleZ3 [760598061]
[2022-05-11 17:12:26,871 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 17:12:26,872 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 -smt2 -in SMTLIB2_COMPLIANT=true
[2022-05-11 17:12:26,874 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 17:12:26,874 INFO  L229       MonitoredProcess]: Starting monitored process 8 with /usr/bin/z3 -smt2 -in SMTLIB2_COMPLIANT=true (exit command is (exit), workingDir is null)
[2022-05-11 17:12:26,876 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 -smt2 -in SMTLIB2_COMPLIANT=true (8)] Waiting until timeout for monitored process
[2022-05-11 17:12:26,906 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2022-05-11 17:12:26,907 INFO  L263         TraceCheckSpWp]: Trace formula consists of 47 conjuncts, 3 conjunts are in the unsatisfiable core
[2022-05-11 17:12:26,907 INFO  L286         TraceCheckSpWp]: Computing forward predicates...
[2022-05-11 17:12:26,933 INFO  L134       CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 17:12:26,933 INFO  L328         TraceCheckSpWp]: Computing backward predicates...
[2022-05-11 17:12:26,958 INFO  L134       CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 17:12:26,959 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleZ3 [760598061] provided 0 perfect and 2 imperfect interpolant sequences
[2022-05-11 17:12:26,959 INFO  L186   FreeRefinementEngine]: Found 0 perfect and 3 imperfect interpolant sequences.
[2022-05-11 17:12:26,959 INFO  L199   FreeRefinementEngine]: Number of different interpolants: perfect sequences [] imperfect sequences [4, 4, 4] total 7
[2022-05-11 17:12:26,959 INFO  L115   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [880195092]
[2022-05-11 17:12:26,959 INFO  L85    oduleStraightlineAll]: Using 3 imperfect interpolants to construct interpolant automaton
[2022-05-11 17:12:26,959 INFO  L796   eck$LassoCheckResult]: stem already infeasible
[2022-05-11 17:12:26,959 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 17:12:26,960 INFO  L85        PathProgramCache]: Analyzing trace with hash -1370506279, now seen corresponding path program 2 times
[2022-05-11 17:12:26,960 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 17:12:26,960 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1734076392]
[2022-05-11 17:12:26,960 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 17:12:26,960 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 17:12:26,965 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 17:12:26,965 INFO  L352             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2022-05-11 17:12:26,970 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 17:12:26,973 INFO  L133   FreeRefinementEngine]: Strategy CAMEL found a feasible trace
[2022-05-11 17:12:27,197 INFO  L103   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2022-05-11 17:12:27,198 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 7 interpolants.
[2022-05-11 17:12:27,198 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=21, Invalid=21, Unknown=0, NotChecked=0, Total=42
[2022-05-11 17:12:27,198 INFO  L87              Difference]: Start difference. First operand 16 states and 20 transitions. cyclomatic complexity: 6 Second operand  has 7 states, 7 states have (on average 1.8571428571428572) internal successors, (13), 7 states have internal predecessors, (13), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 17:12:27,220 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2022-05-11 17:12:27,220 INFO  L93              Difference]: Finished difference Result 22 states and 26 transitions.
[2022-05-11 17:12:27,221 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 6 states. 
[2022-05-11 17:12:27,221 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 22 states and 26 transitions.
[2022-05-11 17:12:27,222 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 10
[2022-05-11 17:12:27,222 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 22 states to 22 states and 26 transitions.
[2022-05-11 17:12:27,222 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 14
[2022-05-11 17:12:27,222 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 14
[2022-05-11 17:12:27,222 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 22 states and 26 transitions.
[2022-05-11 17:12:27,223 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2022-05-11 17:12:27,223 INFO  L681         BuchiCegarLoop]: Abstraction has 22 states and 26 transitions.
[2022-05-11 17:12:27,223 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 22 states and 26 transitions.
[2022-05-11 17:12:27,224 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 22 to 22.
[2022-05-11 17:12:27,224 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 22 states, 22 states have (on average 1.1818181818181819) internal successors, (26), 21 states have internal predecessors, (26), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 17:12:27,224 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 22 states to 22 states and 26 transitions.
[2022-05-11 17:12:27,224 INFO  L704         BuchiCegarLoop]: Abstraction has 22 states and 26 transitions.
[2022-05-11 17:12:27,224 INFO  L587         BuchiCegarLoop]: Abstraction has 22 states and 26 transitions.
[2022-05-11 17:12:27,224 INFO  L425         BuchiCegarLoop]: ======== Iteration 4============
[2022-05-11 17:12:27,224 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 22 states and 26 transitions.
[2022-05-11 17:12:27,225 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 10
[2022-05-11 17:12:27,225 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2022-05-11 17:12:27,225 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2022-05-11 17:12:27,225 INFO  L842         BuchiCegarLoop]: Counterexample stem histogram [4, 4, 1, 1, 1, 1]
[2022-05-11 17:12:27,225 INFO  L843         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1]
[2022-05-11 17:12:27,225 INFO  L791   eck$LassoCheckResult]: Stem: 232#ULTIMATE.startENTRY assume { :begin_inline_ULTIMATE.init } true;#NULL.base, #NULL.offset := 0, 0;assume 0 == #valid[0];assume 0 < #StackHeapBarrier; 233#L-1 assume { :end_inline_ULTIMATE.init } true;assume { :begin_inline_main } true;havoc main_#res#1;havoc main_#t~post3#1, main_~i~0#1, main_#t~ret4#1.base, main_#t~ret4#1.offset, main_~n~0#1.base, main_~n~0#1.offset, main_#t~mem5#1, main_~#in~0#1.base, main_~#in~0#1.offset, main_~p~0#1.base, main_~p~0#1.offset;call main_~#in~0#1.base, main_~#in~0#1.offset := #Ultimate.allocOnStack(100);main_~i~0#1 := 0; 241#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 246#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 247#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 242#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 243#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 251#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 250#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 249#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 248#L22-3 assume !(main_~i~0#1 < 99); 238#L22-4 main_~p~0#1.base, main_~p~0#1.offset := main_~#in~0#1.base, main_~#in~0#1.offset;call write~int(0, main_~#in~0#1.base, 99 + main_~#in~0#1.offset, 1); 239#L26-3 
[2022-05-11 17:12:27,225 INFO  L793   eck$LassoCheckResult]: Loop: 239#L26-3 call main_#t~mem5#1 := read~int(main_~p~0#1.base, main_~p~0#1.offset, 1); 234#L26-1 assume !!(0 != main_#t~mem5#1);havoc main_#t~mem5#1;assume { :begin_inline_strchr } true;strchr_#in~str#1.base, strchr_#in~str#1.offset, strchr_#in~c#1 := main_~p~0#1.base, main_~p~0#1.offset, 10;havoc strchr_#res#1.base, strchr_#res#1.offset;havoc strchr_#t~mem2#1, strchr_#t~pre0#1.base, strchr_#t~pre0#1.offset, strchr_#t~mem1#1, strchr_~str#1.base, strchr_~str#1.offset, strchr_~c#1;strchr_~str#1.base, strchr_~str#1.offset := strchr_#in~str#1.base, strchr_#in~str#1.offset;strchr_~c#1 := strchr_#in~c#1; 235#L11-4 call strchr_#t~mem1#1 := read~int(strchr_~str#1.base, strchr_~str#1.offset, 1); 244#L11-1 assume !!(0 != strchr_#t~mem1#1);havoc strchr_#t~mem1#1;call strchr_#t~mem2#1 := read~int(strchr_~str#1.base, strchr_~str#1.offset, 1); 245#L12 assume strchr_#t~mem2#1 == strchr_~c#1;havoc strchr_#t~mem2#1;strchr_#res#1.base, strchr_#res#1.offset := strchr_~str#1.base, strchr_~str#1.offset; 230#L16 main_#t~ret4#1.base, main_#t~ret4#1.offset := strchr_#res#1.base, strchr_#res#1.offset;assume { :end_inline_strchr } true;main_~n~0#1.base, main_~n~0#1.offset := main_#t~ret4#1.base, main_#t~ret4#1.offset;havoc main_#t~ret4#1.base, main_#t~ret4#1.offset; 231#L29 assume main_~n~0#1.base == 0 && main_~n~0#1.offset == 0;main_~n~0#1.base, main_~n~0#1.offset := main_~p~0#1.base, 99 + main_~p~0#1.offset; 237#L29-2 main_~p~0#1.base, main_~p~0#1.offset := main_~n~0#1.base, 1 + main_~n~0#1.offset; 239#L26-3 
[2022-05-11 17:12:27,226 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 17:12:27,226 INFO  L85        PathProgramCache]: Analyzing trace with hash 833936659, now seen corresponding path program 2 times
[2022-05-11 17:12:27,226 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 17:12:27,226 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1281636963]
[2022-05-11 17:12:27,226 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 17:12:27,226 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 17:12:27,237 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2022-05-11 17:12:27,281 INFO  L134       CoverageAnalysis]: Checked inductivity of 16 backedges. 0 proven. 16 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 17:12:27,281 INFO  L139   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2022-05-11 17:12:27,281 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1281636963]
[2022-05-11 17:12:27,281 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1281636963] provided 0 perfect and 1 imperfect interpolant sequences
[2022-05-11 17:12:27,281 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleZ3 [612777097]
[2022-05-11 17:12:27,281 INFO  L93    rtionOrderModulation]: Changing assertion order to OUTSIDE_LOOP_FIRST1
[2022-05-11 17:12:27,282 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 -smt2 -in SMTLIB2_COMPLIANT=true
[2022-05-11 17:12:27,284 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 17:12:27,285 INFO  L229       MonitoredProcess]: Starting monitored process 9 with /usr/bin/z3 -smt2 -in SMTLIB2_COMPLIANT=true (exit command is (exit), workingDir is null)
[2022-05-11 17:12:27,285 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 -smt2 -in SMTLIB2_COMPLIANT=true (9)] Waiting until timeout for monitored process
[2022-05-11 17:12:27,323 INFO  L228   tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST1 issued 2 check-sat command(s)
[2022-05-11 17:12:27,323 INFO  L229   tOrderPrioritization]: Conjunction of SSA is unsat
[2022-05-11 17:12:27,324 INFO  L263         TraceCheckSpWp]: Trace formula consists of 80 conjuncts, 6 conjunts are in the unsatisfiable core
[2022-05-11 17:12:27,324 INFO  L286         TraceCheckSpWp]: Computing forward predicates...
[2022-05-11 17:12:27,367 INFO  L134       CoverageAnalysis]: Checked inductivity of 16 backedges. 0 proven. 16 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 17:12:27,367 INFO  L328         TraceCheckSpWp]: Computing backward predicates...
[2022-05-11 17:12:27,446 INFO  L134       CoverageAnalysis]: Checked inductivity of 16 backedges. 0 proven. 16 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 17:12:27,446 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleZ3 [612777097] provided 0 perfect and 2 imperfect interpolant sequences
[2022-05-11 17:12:27,446 INFO  L186   FreeRefinementEngine]: Found 0 perfect and 3 imperfect interpolant sequences.
[2022-05-11 17:12:27,446 INFO  L199   FreeRefinementEngine]: Number of different interpolants: perfect sequences [] imperfect sequences [7, 7, 7] total 13
[2022-05-11 17:12:27,446 INFO  L115   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [329690328]
[2022-05-11 17:12:27,446 INFO  L85    oduleStraightlineAll]: Using 3 imperfect interpolants to construct interpolant automaton
[2022-05-11 17:12:27,447 INFO  L796   eck$LassoCheckResult]: stem already infeasible
[2022-05-11 17:12:27,447 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 17:12:27,447 INFO  L85        PathProgramCache]: Analyzing trace with hash -1370506279, now seen corresponding path program 3 times
[2022-05-11 17:12:27,447 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 17:12:27,448 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1973365268]
[2022-05-11 17:12:27,448 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 17:12:27,448 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 17:12:27,453 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 17:12:27,453 INFO  L352             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2022-05-11 17:12:27,457 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 17:12:27,459 INFO  L133   FreeRefinementEngine]: Strategy CAMEL found a feasible trace
[2022-05-11 17:12:27,676 INFO  L103   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2022-05-11 17:12:27,677 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 13 interpolants.
[2022-05-11 17:12:27,677 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=78, Invalid=78, Unknown=0, NotChecked=0, Total=156
[2022-05-11 17:12:27,677 INFO  L87              Difference]: Start difference. First operand 22 states and 26 transitions. cyclomatic complexity: 6 Second operand  has 13 states, 13 states have (on average 1.9230769230769231) internal successors, (25), 13 states have internal predecessors, (25), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 17:12:27,715 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2022-05-11 17:12:27,715 INFO  L93              Difference]: Finished difference Result 34 states and 38 transitions.
[2022-05-11 17:12:27,716 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 12 states. 
[2022-05-11 17:12:27,716 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 34 states and 38 transitions.
[2022-05-11 17:12:27,717 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 10
[2022-05-11 17:12:27,717 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 34 states to 34 states and 38 transitions.
[2022-05-11 17:12:27,717 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 14
[2022-05-11 17:12:27,717 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 14
[2022-05-11 17:12:27,717 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 34 states and 38 transitions.
[2022-05-11 17:12:27,718 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2022-05-11 17:12:27,718 INFO  L681         BuchiCegarLoop]: Abstraction has 34 states and 38 transitions.
[2022-05-11 17:12:27,718 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 34 states and 38 transitions.
[2022-05-11 17:12:27,719 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 34 to 34.
[2022-05-11 17:12:27,719 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 34 states, 34 states have (on average 1.1176470588235294) internal successors, (38), 33 states have internal predecessors, (38), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 17:12:27,719 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 34 states to 34 states and 38 transitions.
[2022-05-11 17:12:27,719 INFO  L704         BuchiCegarLoop]: Abstraction has 34 states and 38 transitions.
[2022-05-11 17:12:27,719 INFO  L587         BuchiCegarLoop]: Abstraction has 34 states and 38 transitions.
[2022-05-11 17:12:27,719 INFO  L425         BuchiCegarLoop]: ======== Iteration 5============
[2022-05-11 17:12:27,719 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 34 states and 38 transitions.
[2022-05-11 17:12:27,720 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 10
[2022-05-11 17:12:27,720 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2022-05-11 17:12:27,720 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2022-05-11 17:12:27,721 INFO  L842         BuchiCegarLoop]: Counterexample stem histogram [10, 10, 1, 1, 1, 1]
[2022-05-11 17:12:27,721 INFO  L843         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1]
[2022-05-11 17:12:27,721 INFO  L791   eck$LassoCheckResult]: Stem: 370#ULTIMATE.startENTRY assume { :begin_inline_ULTIMATE.init } true;#NULL.base, #NULL.offset := 0, 0;assume 0 == #valid[0];assume 0 < #StackHeapBarrier; 371#L-1 assume { :end_inline_ULTIMATE.init } true;assume { :begin_inline_main } true;havoc main_#res#1;havoc main_#t~post3#1, main_~i~0#1, main_#t~ret4#1.base, main_#t~ret4#1.offset, main_~n~0#1.base, main_~n~0#1.offset, main_#t~mem5#1, main_~#in~0#1.base, main_~#in~0#1.offset, main_~p~0#1.base, main_~p~0#1.offset;call main_~#in~0#1.base, main_~#in~0#1.offset := #Ultimate.allocOnStack(100);main_~i~0#1 := 0; 378#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 384#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 385#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 379#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 380#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 401#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 400#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 399#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 398#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 397#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 396#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 395#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 394#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 393#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 392#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 391#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 390#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 389#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 388#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 387#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 386#L22-3 assume !(main_~i~0#1 < 99); 376#L22-4 main_~p~0#1.base, main_~p~0#1.offset := main_~#in~0#1.base, main_~#in~0#1.offset;call write~int(0, main_~#in~0#1.base, 99 + main_~#in~0#1.offset, 1); 377#L26-3 
[2022-05-11 17:12:27,721 INFO  L793   eck$LassoCheckResult]: Loop: 377#L26-3 call main_#t~mem5#1 := read~int(main_~p~0#1.base, main_~p~0#1.offset, 1); 372#L26-1 assume !!(0 != main_#t~mem5#1);havoc main_#t~mem5#1;assume { :begin_inline_strchr } true;strchr_#in~str#1.base, strchr_#in~str#1.offset, strchr_#in~c#1 := main_~p~0#1.base, main_~p~0#1.offset, 10;havoc strchr_#res#1.base, strchr_#res#1.offset;havoc strchr_#t~mem2#1, strchr_#t~pre0#1.base, strchr_#t~pre0#1.offset, strchr_#t~mem1#1, strchr_~str#1.base, strchr_~str#1.offset, strchr_~c#1;strchr_~str#1.base, strchr_~str#1.offset := strchr_#in~str#1.base, strchr_#in~str#1.offset;strchr_~c#1 := strchr_#in~c#1; 373#L11-4 call strchr_#t~mem1#1 := read~int(strchr_~str#1.base, strchr_~str#1.offset, 1); 382#L11-1 assume !(0 != strchr_#t~mem1#1);havoc strchr_#t~mem1#1; 374#L11-5 strchr_#res#1.base, strchr_#res#1.offset := 0, 0; 368#L16 main_#t~ret4#1.base, main_#t~ret4#1.offset := strchr_#res#1.base, strchr_#res#1.offset;assume { :end_inline_strchr } true;main_~n~0#1.base, main_~n~0#1.offset := main_#t~ret4#1.base, main_#t~ret4#1.offset;havoc main_#t~ret4#1.base, main_#t~ret4#1.offset; 369#L29 assume main_~n~0#1.base == 0 && main_~n~0#1.offset == 0;main_~n~0#1.base, main_~n~0#1.offset := main_~p~0#1.base, 99 + main_~p~0#1.offset; 375#L29-2 main_~p~0#1.base, main_~p~0#1.offset := main_~n~0#1.base, 1 + main_~n~0#1.offset; 377#L26-3 
[2022-05-11 17:12:27,721 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 17:12:27,721 INFO  L85        PathProgramCache]: Analyzing trace with hash 2127272351, now seen corresponding path program 3 times
[2022-05-11 17:12:27,721 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 17:12:27,721 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [88203936]
[2022-05-11 17:12:27,721 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 17:12:27,721 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 17:12:27,738 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2022-05-11 17:12:27,857 INFO  L134       CoverageAnalysis]: Checked inductivity of 100 backedges. 0 proven. 100 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 17:12:27,857 INFO  L139   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2022-05-11 17:12:27,857 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [88203936]
[2022-05-11 17:12:27,857 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [88203936] provided 0 perfect and 1 imperfect interpolant sequences
[2022-05-11 17:12:27,857 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleZ3 [80350723]
[2022-05-11 17:12:27,857 INFO  L93    rtionOrderModulation]: Changing assertion order to OUTSIDE_LOOP_FIRST2
[2022-05-11 17:12:27,857 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 -smt2 -in SMTLIB2_COMPLIANT=true
[2022-05-11 17:12:27,860 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 17:12:27,860 INFO  L229       MonitoredProcess]: Starting monitored process 10 with /usr/bin/z3 -smt2 -in SMTLIB2_COMPLIANT=true (exit command is (exit), workingDir is null)
[2022-05-11 17:12:27,861 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 -smt2 -in SMTLIB2_COMPLIANT=true (10)] Waiting until timeout for monitored process
[2022-05-11 17:12:27,960 INFO  L228   tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST2 issued 11 check-sat command(s)
[2022-05-11 17:12:27,960 INFO  L229   tOrderPrioritization]: Conjunction of SSA is unsat
[2022-05-11 17:12:27,961 INFO  L263         TraceCheckSpWp]: Trace formula consists of 146 conjuncts, 12 conjunts are in the unsatisfiable core
[2022-05-11 17:12:27,962 INFO  L286         TraceCheckSpWp]: Computing forward predicates...
[2022-05-11 17:12:28,034 INFO  L134       CoverageAnalysis]: Checked inductivity of 100 backedges. 0 proven. 100 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 17:12:28,034 INFO  L328         TraceCheckSpWp]: Computing backward predicates...
[2022-05-11 17:12:28,306 INFO  L134       CoverageAnalysis]: Checked inductivity of 100 backedges. 0 proven. 100 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 17:12:28,306 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleZ3 [80350723] provided 0 perfect and 2 imperfect interpolant sequences
[2022-05-11 17:12:28,307 INFO  L186   FreeRefinementEngine]: Found 0 perfect and 3 imperfect interpolant sequences.
[2022-05-11 17:12:28,307 INFO  L199   FreeRefinementEngine]: Number of different interpolants: perfect sequences [] imperfect sequences [13, 13, 13] total 25
[2022-05-11 17:12:28,307 INFO  L115   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1867369349]
[2022-05-11 17:12:28,307 INFO  L85    oduleStraightlineAll]: Using 3 imperfect interpolants to construct interpolant automaton
[2022-05-11 17:12:28,307 INFO  L796   eck$LassoCheckResult]: stem already infeasible
[2022-05-11 17:12:28,307 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 17:12:28,307 INFO  L85        PathProgramCache]: Analyzing trace with hash -1372114993, now seen corresponding path program 1 times
[2022-05-11 17:12:28,307 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 17:12:28,308 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [816258685]
[2022-05-11 17:12:28,308 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 17:12:28,308 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 17:12:28,311 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2022-05-11 17:12:28,350 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 17:12:28,351 INFO  L139   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2022-05-11 17:12:28,351 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [816258685]
[2022-05-11 17:12:28,351 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [816258685] provided 1 perfect and 0 imperfect interpolant sequences
[2022-05-11 17:12:28,351 INFO  L186   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2022-05-11 17:12:28,351 INFO  L199   FreeRefinementEngine]: Number of different interpolants: perfect sequences [4] imperfect sequences [] total 4
[2022-05-11 17:12:28,351 INFO  L115   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1775155826]
[2022-05-11 17:12:28,351 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2022-05-11 17:12:28,351 INFO  L808   eck$LassoCheckResult]: loop already infeasible
[2022-05-11 17:12:28,352 INFO  L103   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2022-05-11 17:12:28,352 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 5 interpolants.
[2022-05-11 17:12:28,352 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=7, Invalid=13, Unknown=0, NotChecked=0, Total=20
[2022-05-11 17:12:28,352 INFO  L87              Difference]: Start difference. First operand 34 states and 38 transitions. cyclomatic complexity: 6 Second operand  has 5 states, 5 states have (on average 1.6) internal successors, (8), 4 states have internal predecessors, (8), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 17:12:28,390 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2022-05-11 17:12:28,390 INFO  L93              Difference]: Finished difference Result 41 states and 47 transitions.
[2022-05-11 17:12:28,391 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 5 states. 
[2022-05-11 17:12:28,391 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 41 states and 47 transitions.
[2022-05-11 17:12:28,392 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 17
[2022-05-11 17:12:28,392 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 41 states to 41 states and 47 transitions.
[2022-05-11 17:12:28,392 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 21
[2022-05-11 17:12:28,392 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 21
[2022-05-11 17:12:28,392 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 41 states and 47 transitions.
[2022-05-11 17:12:28,393 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2022-05-11 17:12:28,393 INFO  L681         BuchiCegarLoop]: Abstraction has 41 states and 47 transitions.
[2022-05-11 17:12:28,393 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 41 states and 47 transitions.
[2022-05-11 17:12:28,394 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 41 to 36.
[2022-05-11 17:12:28,394 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 36 states, 36 states have (on average 1.1111111111111112) internal successors, (40), 35 states have internal predecessors, (40), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 17:12:28,394 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 36 states to 36 states and 40 transitions.
[2022-05-11 17:12:28,394 INFO  L704         BuchiCegarLoop]: Abstraction has 36 states and 40 transitions.
[2022-05-11 17:12:28,394 INFO  L587         BuchiCegarLoop]: Abstraction has 36 states and 40 transitions.
[2022-05-11 17:12:28,394 INFO  L425         BuchiCegarLoop]: ======== Iteration 6============
[2022-05-11 17:12:28,394 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 36 states and 40 transitions.
[2022-05-11 17:12:28,395 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 12
[2022-05-11 17:12:28,395 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2022-05-11 17:12:28,395 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2022-05-11 17:12:28,395 INFO  L842         BuchiCegarLoop]: Counterexample stem histogram [10, 10, 1, 1, 1, 1]
[2022-05-11 17:12:28,395 INFO  L843         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1]
[2022-05-11 17:12:28,396 INFO  L791   eck$LassoCheckResult]: Stem: 616#ULTIMATE.startENTRY assume { :begin_inline_ULTIMATE.init } true;#NULL.base, #NULL.offset := 0, 0;assume 0 == #valid[0];assume 0 < #StackHeapBarrier; 617#L-1 assume { :end_inline_ULTIMATE.init } true;assume { :begin_inline_main } true;havoc main_#res#1;havoc main_#t~post3#1, main_~i~0#1, main_#t~ret4#1.base, main_#t~ret4#1.offset, main_~n~0#1.base, main_~n~0#1.offset, main_#t~mem5#1, main_~#in~0#1.base, main_~#in~0#1.offset, main_~p~0#1.base, main_~p~0#1.offset;call main_~#in~0#1.base, main_~#in~0#1.offset := #Ultimate.allocOnStack(100);main_~i~0#1 := 0; 628#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 624#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 625#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 631#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 649#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 648#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 647#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 646#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 645#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 644#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 643#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 642#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 641#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 640#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 639#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 638#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 637#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 636#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 635#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 634#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 633#L22-3 assume !(main_~i~0#1 < 99); 622#L22-4 main_~p~0#1.base, main_~p~0#1.offset := main_~#in~0#1.base, main_~#in~0#1.offset;call write~int(0, main_~#in~0#1.base, 99 + main_~#in~0#1.offset, 1); 623#L26-3 
[2022-05-11 17:12:28,396 INFO  L793   eck$LassoCheckResult]: Loop: 623#L26-3 call main_#t~mem5#1 := read~int(main_~p~0#1.base, main_~p~0#1.offset, 1); 618#L26-1 assume !!(0 != main_#t~mem5#1);havoc main_#t~mem5#1;assume { :begin_inline_strchr } true;strchr_#in~str#1.base, strchr_#in~str#1.offset, strchr_#in~c#1 := main_~p~0#1.base, main_~p~0#1.offset, 10;havoc strchr_#res#1.base, strchr_#res#1.offset;havoc strchr_#t~mem2#1, strchr_#t~pre0#1.base, strchr_#t~pre0#1.offset, strchr_#t~mem1#1, strchr_~str#1.base, strchr_~str#1.offset, strchr_~c#1;strchr_~str#1.base, strchr_~str#1.offset := strchr_#in~str#1.base, strchr_#in~str#1.offset;strchr_~c#1 := strchr_#in~c#1; 619#L11-4 call strchr_#t~mem1#1 := read~int(strchr_~str#1.base, strchr_~str#1.offset, 1); 629#L11-1 assume !!(0 != strchr_#t~mem1#1);havoc strchr_#t~mem1#1;call strchr_#t~mem2#1 := read~int(strchr_~str#1.base, strchr_~str#1.offset, 1); 630#L12 assume strchr_#t~mem2#1 == strchr_~c#1;havoc strchr_#t~mem2#1;strchr_#res#1.base, strchr_#res#1.offset := strchr_~str#1.base, strchr_~str#1.offset; 614#L16 main_#t~ret4#1.base, main_#t~ret4#1.offset := strchr_#res#1.base, strchr_#res#1.offset;assume { :end_inline_strchr } true;main_~n~0#1.base, main_~n~0#1.offset := main_#t~ret4#1.base, main_#t~ret4#1.offset;havoc main_#t~ret4#1.base, main_#t~ret4#1.offset; 615#L29 assume main_~n~0#1.base == 0 && main_~n~0#1.offset == 0;main_~n~0#1.base, main_~n~0#1.offset := main_~p~0#1.base, 99 + main_~p~0#1.offset; 621#L29-2 main_~p~0#1.base, main_~p~0#1.offset := main_~n~0#1.base, 1 + main_~n~0#1.offset; 623#L26-3 
[2022-05-11 17:12:28,396 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 17:12:28,396 INFO  L85        PathProgramCache]: Analyzing trace with hash 2127272351, now seen corresponding path program 4 times
[2022-05-11 17:12:28,396 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 17:12:28,396 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1836837026]
[2022-05-11 17:12:28,396 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 17:12:28,396 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 17:12:28,408 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2022-05-11 17:12:28,520 INFO  L134       CoverageAnalysis]: Checked inductivity of 100 backedges. 0 proven. 100 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 17:12:28,521 INFO  L139   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2022-05-11 17:12:28,521 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1836837026]
[2022-05-11 17:12:28,521 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1836837026] provided 0 perfect and 1 imperfect interpolant sequences
[2022-05-11 17:12:28,521 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleZ3 [1137212452]
[2022-05-11 17:12:28,521 INFO  L93    rtionOrderModulation]: Changing assertion order to TERMS_WITH_SMALL_CONSTANTS_FIRST
[2022-05-11 17:12:28,521 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 -smt2 -in SMTLIB2_COMPLIANT=true
[2022-05-11 17:12:28,523 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 17:12:28,524 INFO  L229       MonitoredProcess]: Starting monitored process 11 with /usr/bin/z3 -smt2 -in SMTLIB2_COMPLIANT=true (exit command is (exit), workingDir is null)
[2022-05-11 17:12:28,525 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 -smt2 -in SMTLIB2_COMPLIANT=true (11)] Waiting until timeout for monitored process
[2022-05-11 17:12:28,576 INFO  L228   tOrderPrioritization]: Assert order TERMS_WITH_SMALL_CONSTANTS_FIRST issued 0 check-sat command(s)
[2022-05-11 17:12:28,576 INFO  L229   tOrderPrioritization]: Conjunction of SSA is unsat
[2022-05-11 17:12:28,576 INFO  L263         TraceCheckSpWp]: Trace formula consists of 146 conjuncts, 12 conjunts are in the unsatisfiable core
[2022-05-11 17:12:28,577 INFO  L286         TraceCheckSpWp]: Computing forward predicates...
[2022-05-11 17:12:28,648 INFO  L134       CoverageAnalysis]: Checked inductivity of 100 backedges. 0 proven. 100 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 17:12:28,648 INFO  L328         TraceCheckSpWp]: Computing backward predicates...
[2022-05-11 17:12:28,908 INFO  L134       CoverageAnalysis]: Checked inductivity of 100 backedges. 0 proven. 100 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 17:12:28,908 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleZ3 [1137212452] provided 0 perfect and 2 imperfect interpolant sequences
[2022-05-11 17:12:28,908 INFO  L186   FreeRefinementEngine]: Found 0 perfect and 3 imperfect interpolant sequences.
[2022-05-11 17:12:28,908 INFO  L199   FreeRefinementEngine]: Number of different interpolants: perfect sequences [] imperfect sequences [13, 13, 13] total 25
[2022-05-11 17:12:28,908 INFO  L115   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [2084562484]
[2022-05-11 17:12:28,908 INFO  L85    oduleStraightlineAll]: Using 3 imperfect interpolants to construct interpolant automaton
[2022-05-11 17:12:28,908 INFO  L796   eck$LassoCheckResult]: stem already infeasible
[2022-05-11 17:12:28,909 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 17:12:28,909 INFO  L85        PathProgramCache]: Analyzing trace with hash -1370506279, now seen corresponding path program 4 times
[2022-05-11 17:12:28,909 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 17:12:28,909 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [2078374374]
[2022-05-11 17:12:28,909 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 17:12:28,909 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 17:12:28,913 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 17:12:28,913 INFO  L352             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2022-05-11 17:12:28,915 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 17:12:28,916 INFO  L133   FreeRefinementEngine]: Strategy CAMEL found a feasible trace
[2022-05-11 17:12:29,125 INFO  L103   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2022-05-11 17:12:29,126 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 25 interpolants.
[2022-05-11 17:12:29,126 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=300, Invalid=300, Unknown=0, NotChecked=0, Total=600
[2022-05-11 17:12:29,126 INFO  L87              Difference]: Start difference. First operand 36 states and 40 transitions. cyclomatic complexity: 6 Second operand  has 25 states, 25 states have (on average 1.96) internal successors, (49), 25 states have internal predecessors, (49), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 17:12:29,198 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2022-05-11 17:12:29,198 INFO  L93              Difference]: Finished difference Result 60 states and 64 transitions.
[2022-05-11 17:12:29,199 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 24 states. 
[2022-05-11 17:12:29,199 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 60 states and 64 transitions.
[2022-05-11 17:12:29,200 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 12
[2022-05-11 17:12:29,200 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 60 states to 60 states and 64 transitions.
[2022-05-11 17:12:29,200 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 16
[2022-05-11 17:12:29,200 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 16
[2022-05-11 17:12:29,200 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 60 states and 64 transitions.
[2022-05-11 17:12:29,201 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2022-05-11 17:12:29,201 INFO  L681         BuchiCegarLoop]: Abstraction has 60 states and 64 transitions.
[2022-05-11 17:12:29,201 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 60 states and 64 transitions.
[2022-05-11 17:12:29,202 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 60 to 60.
[2022-05-11 17:12:29,203 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 60 states, 60 states have (on average 1.0666666666666667) internal successors, (64), 59 states have internal predecessors, (64), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 17:12:29,203 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 60 states to 60 states and 64 transitions.
[2022-05-11 17:12:29,203 INFO  L704         BuchiCegarLoop]: Abstraction has 60 states and 64 transitions.
[2022-05-11 17:12:29,203 INFO  L587         BuchiCegarLoop]: Abstraction has 60 states and 64 transitions.
[2022-05-11 17:12:29,203 INFO  L425         BuchiCegarLoop]: ======== Iteration 7============
[2022-05-11 17:12:29,203 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 60 states and 64 transitions.
[2022-05-11 17:12:29,204 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 12
[2022-05-11 17:12:29,204 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2022-05-11 17:12:29,204 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2022-05-11 17:12:29,204 INFO  L842         BuchiCegarLoop]: Counterexample stem histogram [22, 22, 1, 1, 1, 1]
[2022-05-11 17:12:29,205 INFO  L843         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1]
[2022-05-11 17:12:29,205 INFO  L791   eck$LassoCheckResult]: Stem: 878#ULTIMATE.startENTRY assume { :begin_inline_ULTIMATE.init } true;#NULL.base, #NULL.offset := 0, 0;assume 0 == #valid[0];assume 0 < #StackHeapBarrier; 879#L-1 assume { :end_inline_ULTIMATE.init } true;assume { :begin_inline_main } true;havoc main_#res#1;havoc main_#t~post3#1, main_~i~0#1, main_#t~ret4#1.base, main_#t~ret4#1.offset, main_~n~0#1.base, main_~n~0#1.offset, main_#t~mem5#1, main_~#in~0#1.base, main_~#in~0#1.offset, main_~p~0#1.base, main_~p~0#1.offset;call main_~#in~0#1.base, main_~#in~0#1.offset := #Ultimate.allocOnStack(100);main_~i~0#1 := 0; 886#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 893#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 894#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 887#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 888#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 935#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 934#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 933#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 932#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 931#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 930#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 929#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 928#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 927#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 926#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 925#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 924#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 923#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 922#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 921#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 920#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 919#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 918#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 917#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 916#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 915#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 914#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 913#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 912#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 911#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 910#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 909#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 908#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 907#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 906#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 905#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 904#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 903#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 902#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 901#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 900#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 899#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 898#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 897#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 896#L22-3 assume !(main_~i~0#1 < 99); 884#L22-4 main_~p~0#1.base, main_~p~0#1.offset := main_~#in~0#1.base, main_~#in~0#1.offset;call write~int(0, main_~#in~0#1.base, 99 + main_~#in~0#1.offset, 1); 885#L26-3 
[2022-05-11 17:12:29,205 INFO  L793   eck$LassoCheckResult]: Loop: 885#L26-3 call main_#t~mem5#1 := read~int(main_~p~0#1.base, main_~p~0#1.offset, 1); 880#L26-1 assume !!(0 != main_#t~mem5#1);havoc main_#t~mem5#1;assume { :begin_inline_strchr } true;strchr_#in~str#1.base, strchr_#in~str#1.offset, strchr_#in~c#1 := main_~p~0#1.base, main_~p~0#1.offset, 10;havoc strchr_#res#1.base, strchr_#res#1.offset;havoc strchr_#t~mem2#1, strchr_#t~pre0#1.base, strchr_#t~pre0#1.offset, strchr_#t~mem1#1, strchr_~str#1.base, strchr_~str#1.offset, strchr_~c#1;strchr_~str#1.base, strchr_~str#1.offset := strchr_#in~str#1.base, strchr_#in~str#1.offset;strchr_~c#1 := strchr_#in~c#1; 881#L11-4 call strchr_#t~mem1#1 := read~int(strchr_~str#1.base, strchr_~str#1.offset, 1); 891#L11-1 assume !!(0 != strchr_#t~mem1#1);havoc strchr_#t~mem1#1;call strchr_#t~mem2#1 := read~int(strchr_~str#1.base, strchr_~str#1.offset, 1); 892#L12 assume strchr_#t~mem2#1 == strchr_~c#1;havoc strchr_#t~mem2#1;strchr_#res#1.base, strchr_#res#1.offset := strchr_~str#1.base, strchr_~str#1.offset; 876#L16 main_#t~ret4#1.base, main_#t~ret4#1.offset := strchr_#res#1.base, strchr_#res#1.offset;assume { :end_inline_strchr } true;main_~n~0#1.base, main_~n~0#1.offset := main_#t~ret4#1.base, main_#t~ret4#1.offset;havoc main_#t~ret4#1.base, main_#t~ret4#1.offset; 877#L29 assume main_~n~0#1.base == 0 && main_~n~0#1.offset == 0;main_~n~0#1.base, main_~n~0#1.offset := main_~p~0#1.base, 99 + main_~p~0#1.offset; 883#L29-2 main_~p~0#1.base, main_~p~0#1.offset := main_~n~0#1.base, 1 + main_~n~0#1.offset; 885#L26-3 
[2022-05-11 17:12:29,205 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 17:12:29,205 INFO  L85        PathProgramCache]: Analyzing trace with hash 828161207, now seen corresponding path program 5 times
[2022-05-11 17:12:29,205 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 17:12:29,205 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [95727574]
[2022-05-11 17:12:29,205 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 17:12:29,205 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 17:12:29,229 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2022-05-11 17:12:29,586 INFO  L134       CoverageAnalysis]: Checked inductivity of 484 backedges. 0 proven. 484 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 17:12:29,586 INFO  L139   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2022-05-11 17:12:29,586 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [95727574]
[2022-05-11 17:12:29,587 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [95727574] provided 0 perfect and 1 imperfect interpolant sequences
[2022-05-11 17:12:29,587 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleZ3 [126241954]
[2022-05-11 17:12:29,587 INFO  L93    rtionOrderModulation]: Changing assertion order to INSIDE_LOOP_FIRST1
[2022-05-11 17:12:29,587 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 -smt2 -in SMTLIB2_COMPLIANT=true
[2022-05-11 17:12:29,589 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 17:12:29,590 INFO  L229       MonitoredProcess]: Starting monitored process 12 with /usr/bin/z3 -smt2 -in SMTLIB2_COMPLIANT=true (exit command is (exit), workingDir is null)
[2022-05-11 17:12:29,590 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 -smt2 -in SMTLIB2_COMPLIANT=true (12)] Waiting until timeout for monitored process
[2022-05-11 17:12:29,974 INFO  L228   tOrderPrioritization]: Assert order INSIDE_LOOP_FIRST1 issued 23 check-sat command(s)
[2022-05-11 17:12:29,974 INFO  L229   tOrderPrioritization]: Conjunction of SSA is unsat
[2022-05-11 17:12:29,977 INFO  L263         TraceCheckSpWp]: Trace formula consists of 278 conjuncts, 24 conjunts are in the unsatisfiable core
[2022-05-11 17:12:29,978 INFO  L286         TraceCheckSpWp]: Computing forward predicates...
[2022-05-11 17:12:30,110 INFO  L134       CoverageAnalysis]: Checked inductivity of 484 backedges. 0 proven. 484 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 17:12:30,110 INFO  L328         TraceCheckSpWp]: Computing backward predicates...
[2022-05-11 17:12:31,040 INFO  L134       CoverageAnalysis]: Checked inductivity of 484 backedges. 0 proven. 484 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 17:12:31,041 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleZ3 [126241954] provided 0 perfect and 2 imperfect interpolant sequences
[2022-05-11 17:12:31,041 INFO  L186   FreeRefinementEngine]: Found 0 perfect and 3 imperfect interpolant sequences.
[2022-05-11 17:12:31,041 INFO  L199   FreeRefinementEngine]: Number of different interpolants: perfect sequences [] imperfect sequences [25, 25, 25] total 49
[2022-05-11 17:12:31,041 INFO  L115   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [576902532]
[2022-05-11 17:12:31,041 INFO  L85    oduleStraightlineAll]: Using 3 imperfect interpolants to construct interpolant automaton
[2022-05-11 17:12:31,041 INFO  L796   eck$LassoCheckResult]: stem already infeasible
[2022-05-11 17:12:31,042 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 17:12:31,042 INFO  L85        PathProgramCache]: Analyzing trace with hash -1370506279, now seen corresponding path program 5 times
[2022-05-11 17:12:31,042 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 17:12:31,042 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1101311237]
[2022-05-11 17:12:31,042 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 17:12:31,042 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 17:12:31,045 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 17:12:31,045 INFO  L352             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2022-05-11 17:12:31,047 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 17:12:31,049 INFO  L133   FreeRefinementEngine]: Strategy CAMEL found a feasible trace
[2022-05-11 17:12:31,257 INFO  L103   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2022-05-11 17:12:31,258 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 49 interpolants.
[2022-05-11 17:12:31,258 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=1176, Invalid=1176, Unknown=0, NotChecked=0, Total=2352
[2022-05-11 17:12:31,259 INFO  L87              Difference]: Start difference. First operand 60 states and 64 transitions. cyclomatic complexity: 6 Second operand  has 49 states, 49 states have (on average 1.9795918367346939) internal successors, (97), 49 states have internal predecessors, (97), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 17:12:31,402 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2022-05-11 17:12:31,402 INFO  L93              Difference]: Finished difference Result 108 states and 112 transitions.
[2022-05-11 17:12:31,403 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 48 states. 
[2022-05-11 17:12:31,403 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 108 states and 112 transitions.
[2022-05-11 17:12:31,404 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 12
[2022-05-11 17:12:31,405 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 108 states to 108 states and 112 transitions.
[2022-05-11 17:12:31,405 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 16
[2022-05-11 17:12:31,405 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 16
[2022-05-11 17:12:31,405 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 108 states and 112 transitions.
[2022-05-11 17:12:31,405 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2022-05-11 17:12:31,405 INFO  L681         BuchiCegarLoop]: Abstraction has 108 states and 112 transitions.
[2022-05-11 17:12:31,405 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 108 states and 112 transitions.
[2022-05-11 17:12:31,408 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 108 to 108.
[2022-05-11 17:12:31,408 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 108 states, 108 states have (on average 1.037037037037037) internal successors, (112), 107 states have internal predecessors, (112), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 17:12:31,409 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 108 states to 108 states and 112 transitions.
[2022-05-11 17:12:31,409 INFO  L704         BuchiCegarLoop]: Abstraction has 108 states and 112 transitions.
[2022-05-11 17:12:31,409 INFO  L587         BuchiCegarLoop]: Abstraction has 108 states and 112 transitions.
[2022-05-11 17:12:31,409 INFO  L425         BuchiCegarLoop]: ======== Iteration 8============
[2022-05-11 17:12:31,409 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 108 states and 112 transitions.
[2022-05-11 17:12:31,410 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 12
[2022-05-11 17:12:31,410 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2022-05-11 17:12:31,410 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2022-05-11 17:12:31,411 INFO  L842         BuchiCegarLoop]: Counterexample stem histogram [46, 46, 1, 1, 1, 1]
[2022-05-11 17:12:31,411 INFO  L843         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1]
[2022-05-11 17:12:31,411 INFO  L791   eck$LassoCheckResult]: Stem: 1380#ULTIMATE.startENTRY assume { :begin_inline_ULTIMATE.init } true;#NULL.base, #NULL.offset := 0, 0;assume 0 == #valid[0];assume 0 < #StackHeapBarrier; 1381#L-1 assume { :end_inline_ULTIMATE.init } true;assume { :begin_inline_main } true;havoc main_#res#1;havoc main_#t~post3#1, main_~i~0#1, main_#t~ret4#1.base, main_#t~ret4#1.offset, main_~n~0#1.base, main_~n~0#1.offset, main_#t~mem5#1, main_~#in~0#1.base, main_~#in~0#1.offset, main_~p~0#1.base, main_~p~0#1.offset;call main_~#in~0#1.base, main_~#in~0#1.offset := #Ultimate.allocOnStack(100);main_~i~0#1 := 0; 1392#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 1395#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 1396#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 1388#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 1389#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 1485#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 1484#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 1483#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 1482#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 1481#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 1480#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 1479#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 1478#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 1477#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 1476#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 1475#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 1474#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 1473#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 1472#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 1471#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 1470#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 1469#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 1468#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 1467#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 1466#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 1465#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 1464#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 1463#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 1462#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 1461#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 1460#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 1459#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 1458#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 1457#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 1456#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 1455#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 1454#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 1453#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 1452#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 1451#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 1450#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 1449#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 1448#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 1447#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 1446#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 1445#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 1444#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 1443#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 1442#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 1441#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 1440#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 1439#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 1438#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 1437#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 1436#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 1435#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 1434#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 1433#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 1432#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 1431#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 1430#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 1429#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 1428#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 1427#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 1426#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 1425#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 1424#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 1423#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 1422#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 1421#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 1420#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 1419#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 1418#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 1417#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 1416#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 1415#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 1414#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 1413#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 1412#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 1411#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 1410#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 1409#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 1408#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 1407#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 1406#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 1405#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 1404#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 1403#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 1402#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 1401#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 1400#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 1399#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 1398#L22-3 assume !(main_~i~0#1 < 99); 1386#L22-4 main_~p~0#1.base, main_~p~0#1.offset := main_~#in~0#1.base, main_~#in~0#1.offset;call write~int(0, main_~#in~0#1.base, 99 + main_~#in~0#1.offset, 1); 1387#L26-3 
[2022-05-11 17:12:31,411 INFO  L793   eck$LassoCheckResult]: Loop: 1387#L26-3 call main_#t~mem5#1 := read~int(main_~p~0#1.base, main_~p~0#1.offset, 1); 1382#L26-1 assume !!(0 != main_#t~mem5#1);havoc main_#t~mem5#1;assume { :begin_inline_strchr } true;strchr_#in~str#1.base, strchr_#in~str#1.offset, strchr_#in~c#1 := main_~p~0#1.base, main_~p~0#1.offset, 10;havoc strchr_#res#1.base, strchr_#res#1.offset;havoc strchr_#t~mem2#1, strchr_#t~pre0#1.base, strchr_#t~pre0#1.offset, strchr_#t~mem1#1, strchr_~str#1.base, strchr_~str#1.offset, strchr_~c#1;strchr_~str#1.base, strchr_~str#1.offset := strchr_#in~str#1.base, strchr_#in~str#1.offset;strchr_~c#1 := strchr_#in~c#1; 1383#L11-4 call strchr_#t~mem1#1 := read~int(strchr_~str#1.base, strchr_~str#1.offset, 1); 1393#L11-1 assume !!(0 != strchr_#t~mem1#1);havoc strchr_#t~mem1#1;call strchr_#t~mem2#1 := read~int(strchr_~str#1.base, strchr_~str#1.offset, 1); 1394#L12 assume strchr_#t~mem2#1 == strchr_~c#1;havoc strchr_#t~mem2#1;strchr_#res#1.base, strchr_#res#1.offset := strchr_~str#1.base, strchr_~str#1.offset; 1378#L16 main_#t~ret4#1.base, main_#t~ret4#1.offset := strchr_#res#1.base, strchr_#res#1.offset;assume { :end_inline_strchr } true;main_~n~0#1.base, main_~n~0#1.offset := main_#t~ret4#1.base, main_#t~ret4#1.offset;havoc main_#t~ret4#1.base, main_#t~ret4#1.offset; 1379#L29 assume main_~n~0#1.base == 0 && main_~n~0#1.offset == 0;main_~n~0#1.base, main_~n~0#1.offset := main_~p~0#1.base, 99 + main_~p~0#1.offset; 1385#L29-2 main_~p~0#1.base, main_~p~0#1.offset := main_~n~0#1.base, 1 + main_~n~0#1.offset; 1387#L26-3 
[2022-05-11 17:12:31,412 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 17:12:31,412 INFO  L85        PathProgramCache]: Analyzing trace with hash 830581479, now seen corresponding path program 6 times
[2022-05-11 17:12:31,412 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 17:12:31,412 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1189921088]
[2022-05-11 17:12:31,412 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 17:12:31,412 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 17:12:31,453 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2022-05-11 17:12:32,696 INFO  L134       CoverageAnalysis]: Checked inductivity of 2116 backedges. 0 proven. 2116 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 17:12:32,696 INFO  L139   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2022-05-11 17:12:32,697 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1189921088]
[2022-05-11 17:12:32,697 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1189921088] provided 0 perfect and 1 imperfect interpolant sequences
[2022-05-11 17:12:32,697 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleZ3 [322336259]
[2022-05-11 17:12:32,697 INFO  L93    rtionOrderModulation]: Changing assertion order to MIX_INSIDE_OUTSIDE
[2022-05-11 17:12:32,697 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 -smt2 -in SMTLIB2_COMPLIANT=true
[2022-05-11 17:12:32,699 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 17:12:32,720 INFO  L229       MonitoredProcess]: Starting monitored process 13 with /usr/bin/z3 -smt2 -in SMTLIB2_COMPLIANT=true (exit command is (exit), workingDir is null)
[2022-05-11 17:12:32,722 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 -smt2 -in SMTLIB2_COMPLIANT=true (13)] Waiting until timeout for monitored process
[2022-05-11 17:16:58,095 INFO  L228   tOrderPrioritization]: Assert order MIX_INSIDE_OUTSIDE issued 47 check-sat command(s)
[2022-05-11 17:16:58,095 INFO  L229   tOrderPrioritization]: Conjunction of SSA is unsat
[2022-05-11 17:16:58,258 INFO  L263         TraceCheckSpWp]: Trace formula consists of 542 conjuncts, 48 conjunts are in the unsatisfiable core
[2022-05-11 17:16:58,260 INFO  L286         TraceCheckSpWp]: Computing forward predicates...
[2022-05-11 17:16:58,522 INFO  L134       CoverageAnalysis]: Checked inductivity of 2116 backedges. 0 proven. 2116 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 17:16:58,525 INFO  L328         TraceCheckSpWp]: Computing backward predicates...
[2022-05-11 17:17:02,032 INFO  L134       CoverageAnalysis]: Checked inductivity of 2116 backedges. 0 proven. 2116 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 17:17:02,033 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleZ3 [322336259] provided 0 perfect and 2 imperfect interpolant sequences
[2022-05-11 17:17:02,033 INFO  L186   FreeRefinementEngine]: Found 0 perfect and 3 imperfect interpolant sequences.
[2022-05-11 17:17:02,033 INFO  L199   FreeRefinementEngine]: Number of different interpolants: perfect sequences [] imperfect sequences [49, 49, 49] total 97
[2022-05-11 17:17:02,033 INFO  L115   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [452150118]
[2022-05-11 17:17:02,033 INFO  L85    oduleStraightlineAll]: Using 3 imperfect interpolants to construct interpolant automaton
[2022-05-11 17:17:02,033 INFO  L796   eck$LassoCheckResult]: stem already infeasible
[2022-05-11 17:17:02,033 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 17:17:02,034 INFO  L85        PathProgramCache]: Analyzing trace with hash -1370506279, now seen corresponding path program 6 times
[2022-05-11 17:17:02,034 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 17:17:02,034 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1557770084]
[2022-05-11 17:17:02,034 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 17:17:02,034 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 17:17:02,037 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 17:17:02,037 INFO  L352             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2022-05-11 17:17:02,038 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 17:17:02,040 INFO  L133   FreeRefinementEngine]: Strategy CAMEL found a feasible trace
[2022-05-11 17:17:02,248 INFO  L103   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2022-05-11 17:17:02,249 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 97 interpolants.
[2022-05-11 17:17:02,251 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=4656, Invalid=4656, Unknown=0, NotChecked=0, Total=9312
[2022-05-11 17:17:02,252 INFO  L87              Difference]: Start difference. First operand 108 states and 112 transitions. cyclomatic complexity: 6 Second operand  has 97 states, 97 states have (on average 1.9896907216494846) internal successors, (193), 97 states have internal predecessors, (193), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 17:17:02,553 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2022-05-11 17:17:02,553 INFO  L93              Difference]: Finished difference Result 204 states and 208 transitions.
[2022-05-11 17:17:02,554 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 96 states. 
[2022-05-11 17:17:02,554 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 204 states and 208 transitions.
[2022-05-11 17:17:02,555 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 12
[2022-05-11 17:17:02,556 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 204 states to 204 states and 208 transitions.
[2022-05-11 17:17:02,556 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 16
[2022-05-11 17:17:02,556 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 16
[2022-05-11 17:17:02,556 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 204 states and 208 transitions.
[2022-05-11 17:17:02,557 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2022-05-11 17:17:02,557 INFO  L681         BuchiCegarLoop]: Abstraction has 204 states and 208 transitions.
[2022-05-11 17:17:02,557 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 204 states and 208 transitions.
[2022-05-11 17:17:02,561 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 204 to 204.
[2022-05-11 17:17:02,561 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 204 states, 204 states have (on average 1.0196078431372548) internal successors, (208), 203 states have internal predecessors, (208), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 17:17:02,562 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 204 states to 204 states and 208 transitions.
[2022-05-11 17:17:02,562 INFO  L704         BuchiCegarLoop]: Abstraction has 204 states and 208 transitions.
[2022-05-11 17:17:02,562 INFO  L587         BuchiCegarLoop]: Abstraction has 204 states and 208 transitions.
[2022-05-11 17:17:02,562 INFO  L425         BuchiCegarLoop]: ======== Iteration 9============
[2022-05-11 17:17:02,562 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 204 states and 208 transitions.
[2022-05-11 17:17:02,563 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 12
[2022-05-11 17:17:02,563 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2022-05-11 17:17:02,563 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2022-05-11 17:17:02,565 INFO  L842         BuchiCegarLoop]: Counterexample stem histogram [94, 94, 1, 1, 1, 1]
[2022-05-11 17:17:02,565 INFO  L843         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1]
[2022-05-11 17:17:02,565 INFO  L791   eck$LassoCheckResult]: Stem: 2362#ULTIMATE.startENTRY assume { :begin_inline_ULTIMATE.init } true;#NULL.base, #NULL.offset := 0, 0;assume 0 == #valid[0];assume 0 < #StackHeapBarrier; 2363#L-1 assume { :end_inline_ULTIMATE.init } true;assume { :begin_inline_main } true;havoc main_#res#1;havoc main_#t~post3#1, main_~i~0#1, main_#t~ret4#1.base, main_#t~ret4#1.offset, main_~n~0#1.base, main_~n~0#1.offset, main_#t~mem5#1, main_~#in~0#1.base, main_~#in~0#1.offset, main_~p~0#1.base, main_~p~0#1.offset;call main_~#in~0#1.base, main_~#in~0#1.offset := #Ultimate.allocOnStack(100);main_~i~0#1 := 0; 2370#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2377#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2378#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2371#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2372#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2563#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2562#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2561#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2560#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2559#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2558#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2557#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2556#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2555#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2554#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2553#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2552#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2551#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2550#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2549#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2548#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2547#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2546#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2545#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2544#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2543#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2542#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2541#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2540#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2539#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2538#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2537#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2536#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2535#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2534#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2533#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2532#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2531#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2530#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2529#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2528#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2527#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2526#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2525#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2524#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2523#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2522#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2521#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2520#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2519#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2518#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2517#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2516#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2515#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2514#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2513#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2512#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2511#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2510#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2509#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2508#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2507#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2506#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2505#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2504#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2503#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2502#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2501#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2500#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2499#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2498#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2497#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2496#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2495#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2494#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2493#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2492#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2491#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2490#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2489#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2488#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2487#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2486#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2485#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2484#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2483#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2482#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2481#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2480#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2479#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2478#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2477#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2476#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2475#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2474#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2473#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2472#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2471#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2470#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2469#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2468#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2467#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2466#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2465#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2464#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2463#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2462#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2461#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2460#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2459#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2458#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2457#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2456#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2455#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2454#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2453#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2452#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2451#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2450#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2449#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2448#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2447#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2446#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2445#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2444#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2443#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2442#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2441#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2440#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2439#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2438#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2437#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2436#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2435#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2434#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2433#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2432#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2431#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2430#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2429#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2428#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2427#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2426#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2425#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2424#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2423#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2422#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2421#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2420#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2419#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2418#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2417#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2416#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2415#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2414#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2413#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2412#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2411#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2410#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2409#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2408#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2407#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2406#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2405#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2404#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2403#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2402#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2401#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2400#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2399#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2398#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2397#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2396#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2395#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2394#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2393#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2392#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2391#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2390#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2389#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2388#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2387#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2386#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2385#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2384#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2383#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2382#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 2381#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 2380#L22-3 assume !(main_~i~0#1 < 99); 2368#L22-4 main_~p~0#1.base, main_~p~0#1.offset := main_~#in~0#1.base, main_~#in~0#1.offset;call write~int(0, main_~#in~0#1.base, 99 + main_~#in~0#1.offset, 1); 2369#L26-3 
[2022-05-11 17:17:02,565 INFO  L793   eck$LassoCheckResult]: Loop: 2369#L26-3 call main_#t~mem5#1 := read~int(main_~p~0#1.base, main_~p~0#1.offset, 1); 2364#L26-1 assume !!(0 != main_#t~mem5#1);havoc main_#t~mem5#1;assume { :begin_inline_strchr } true;strchr_#in~str#1.base, strchr_#in~str#1.offset, strchr_#in~c#1 := main_~p~0#1.base, main_~p~0#1.offset, 10;havoc strchr_#res#1.base, strchr_#res#1.offset;havoc strchr_#t~mem2#1, strchr_#t~pre0#1.base, strchr_#t~pre0#1.offset, strchr_#t~mem1#1, strchr_~str#1.base, strchr_~str#1.offset, strchr_~c#1;strchr_~str#1.base, strchr_~str#1.offset := strchr_#in~str#1.base, strchr_#in~str#1.offset;strchr_~c#1 := strchr_#in~c#1; 2365#L11-4 call strchr_#t~mem1#1 := read~int(strchr_~str#1.base, strchr_~str#1.offset, 1); 2375#L11-1 assume !!(0 != strchr_#t~mem1#1);havoc strchr_#t~mem1#1;call strchr_#t~mem2#1 := read~int(strchr_~str#1.base, strchr_~str#1.offset, 1); 2376#L12 assume strchr_#t~mem2#1 == strchr_~c#1;havoc strchr_#t~mem2#1;strchr_#res#1.base, strchr_#res#1.offset := strchr_~str#1.base, strchr_~str#1.offset; 2360#L16 main_#t~ret4#1.base, main_#t~ret4#1.offset := strchr_#res#1.base, strchr_#res#1.offset;assume { :end_inline_strchr } true;main_~n~0#1.base, main_~n~0#1.offset := main_#t~ret4#1.base, main_#t~ret4#1.offset;havoc main_#t~ret4#1.base, main_#t~ret4#1.offset; 2361#L29 assume main_~n~0#1.base == 0 && main_~n~0#1.offset == 0;main_~n~0#1.base, main_~n~0#1.offset := main_~p~0#1.base, 99 + main_~p~0#1.offset; 2367#L29-2 main_~p~0#1.base, main_~p~0#1.offset := main_~n~0#1.base, 1 + main_~n~0#1.offset; 2369#L26-3 
[2022-05-11 17:17:02,565 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 17:17:02,565 INFO  L85        PathProgramCache]: Analyzing trace with hash 1165371207, now seen corresponding path program 7 times
[2022-05-11 17:17:02,566 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 17:17:02,566 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1416135439]
[2022-05-11 17:17:02,566 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 17:17:02,566 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 17:17:02,638 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2022-05-11 17:17:07,318 INFO  L134       CoverageAnalysis]: Checked inductivity of 8836 backedges. 0 proven. 8836 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 17:17:07,318 INFO  L139   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2022-05-11 17:17:07,318 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1416135439]
[2022-05-11 17:17:07,318 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1416135439] provided 0 perfect and 1 imperfect interpolant sequences
[2022-05-11 17:17:07,318 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleZ3 [28905915]
[2022-05-11 17:17:07,318 INFO  L93    rtionOrderModulation]: Changing assertion order to NOT_INCREMENTALLY
[2022-05-11 17:17:07,319 INFO  L168          SolverBuilder]: Constructing external solver with command: z3 -smt2 -in SMTLIB2_COMPLIANT=true
[2022-05-11 17:17:07,321 INFO  L189       MonitoredProcess]: No working directory specified, using /usr/bin/z3
[2022-05-11 17:17:07,322 INFO  L229       MonitoredProcess]: Starting monitored process 14 with /usr/bin/z3 -smt2 -in SMTLIB2_COMPLIANT=true (exit command is (exit), workingDir is null)
[2022-05-11 17:17:07,327 INFO  L327       MonitoredProcess]: [MP /usr/bin/z3 -smt2 -in SMTLIB2_COMPLIANT=true (14)] Waiting until timeout for monitored process
[2022-05-11 17:17:07,572 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2022-05-11 17:17:07,576 INFO  L263         TraceCheckSpWp]: Trace formula consists of 1070 conjuncts, 96 conjunts are in the unsatisfiable core
[2022-05-11 17:17:07,580 INFO  L286         TraceCheckSpWp]: Computing forward predicates...
[2022-05-11 17:17:08,082 INFO  L134       CoverageAnalysis]: Checked inductivity of 8836 backedges. 0 proven. 8836 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 17:17:08,082 INFO  L328         TraceCheckSpWp]: Computing backward predicates...
[2022-05-11 17:17:09,041 INFO  L134       CoverageAnalysis]: Checked inductivity of 8836 backedges. 0 proven. 8836 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2022-05-11 17:17:09,042 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleZ3 [28905915] provided 0 perfect and 2 imperfect interpolant sequences
[2022-05-11 17:17:09,042 INFO  L186   FreeRefinementEngine]: Found 0 perfect and 3 imperfect interpolant sequences.
[2022-05-11 17:17:09,042 INFO  L199   FreeRefinementEngine]: Number of different interpolants: perfect sequences [] imperfect sequences [97, 97, 97] total 102
[2022-05-11 17:17:09,042 INFO  L115   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1531370206]
[2022-05-11 17:17:09,042 INFO  L85    oduleStraightlineAll]: Using 3 imperfect interpolants to construct interpolant automaton
[2022-05-11 17:17:09,042 INFO  L796   eck$LassoCheckResult]: stem already infeasible
[2022-05-11 17:17:09,042 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 17:17:09,043 INFO  L85        PathProgramCache]: Analyzing trace with hash -1370506279, now seen corresponding path program 7 times
[2022-05-11 17:17:09,043 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 17:17:09,043 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1986609332]
[2022-05-11 17:17:09,043 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 17:17:09,043 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 17:17:09,046 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 17:17:09,046 INFO  L352             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2022-05-11 17:17:09,047 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 17:17:09,048 INFO  L133   FreeRefinementEngine]: Strategy CAMEL found a feasible trace
[2022-05-11 17:17:09,258 INFO  L103   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2022-05-11 17:17:09,259 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 102 interpolants.
[2022-05-11 17:17:09,260 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=5151, Invalid=5151, Unknown=0, NotChecked=0, Total=10302
[2022-05-11 17:17:09,260 INFO  L87              Difference]: Start difference. First operand 204 states and 208 transitions. cyclomatic complexity: 6 Second operand  has 102 states, 102 states have (on average 2.0098039215686274) internal successors, (205), 102 states have internal predecessors, (205), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 17:17:09,548 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2022-05-11 17:17:09,548 INFO  L93              Difference]: Finished difference Result 214 states and 218 transitions.
[2022-05-11 17:17:09,548 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 101 states. 
[2022-05-11 17:17:09,549 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 214 states and 218 transitions.
[2022-05-11 17:17:09,550 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 12
[2022-05-11 17:17:09,551 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 214 states to 214 states and 218 transitions.
[2022-05-11 17:17:09,551 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 16
[2022-05-11 17:17:09,551 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 16
[2022-05-11 17:17:09,551 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 214 states and 218 transitions.
[2022-05-11 17:17:09,551 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2022-05-11 17:17:09,551 INFO  L681         BuchiCegarLoop]: Abstraction has 214 states and 218 transitions.
[2022-05-11 17:17:09,551 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 214 states and 218 transitions.
[2022-05-11 17:17:09,555 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 214 to 214.
[2022-05-11 17:17:09,555 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 214 states, 214 states have (on average 1.0186915887850467) internal successors, (218), 213 states have internal predecessors, (218), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 17:17:09,556 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 214 states to 214 states and 218 transitions.
[2022-05-11 17:17:09,556 INFO  L704         BuchiCegarLoop]: Abstraction has 214 states and 218 transitions.
[2022-05-11 17:17:09,556 INFO  L587         BuchiCegarLoop]: Abstraction has 214 states and 218 transitions.
[2022-05-11 17:17:09,556 INFO  L425         BuchiCegarLoop]: ======== Iteration 10============
[2022-05-11 17:17:09,556 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 214 states and 218 transitions.
[2022-05-11 17:17:09,557 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 12
[2022-05-11 17:17:09,557 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2022-05-11 17:17:09,557 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2022-05-11 17:17:09,558 INFO  L842         BuchiCegarLoop]: Counterexample stem histogram [99, 99, 1, 1, 1, 1]
[2022-05-11 17:17:09,558 INFO  L843         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1]
[2022-05-11 17:17:09,558 INFO  L791   eck$LassoCheckResult]: Stem: 4031#ULTIMATE.startENTRY assume { :begin_inline_ULTIMATE.init } true;#NULL.base, #NULL.offset := 0, 0;assume 0 == #valid[0];assume 0 < #StackHeapBarrier; 4032#L-1 assume { :end_inline_ULTIMATE.init } true;assume { :begin_inline_main } true;havoc main_#res#1;havoc main_#t~post3#1, main_~i~0#1, main_#t~ret4#1.base, main_#t~ret4#1.offset, main_~n~0#1.base, main_~n~0#1.offset, main_#t~mem5#1, main_~#in~0#1.base, main_~#in~0#1.offset, main_~p~0#1.base, main_~p~0#1.offset;call main_~#in~0#1.base, main_~#in~0#1.offset := #Ultimate.allocOnStack(100);main_~i~0#1 := 0; 4039#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4046#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4047#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4040#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4041#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4242#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4241#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4240#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4239#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4238#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4237#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4236#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4235#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4234#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4233#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4232#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4231#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4230#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4229#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4228#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4227#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4226#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4225#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4224#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4223#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4222#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4221#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4220#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4219#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4218#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4217#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4216#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4215#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4214#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4213#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4212#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4211#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4210#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4209#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4208#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4207#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4206#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4205#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4204#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4203#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4202#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4201#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4200#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4199#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4198#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4197#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4196#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4195#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4194#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4193#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4192#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4191#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4190#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4189#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4188#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4187#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4186#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4185#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4184#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4183#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4182#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4181#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4180#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4179#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4178#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4177#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4176#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4175#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4174#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4173#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4172#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4171#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4170#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4169#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4168#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4167#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4166#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4165#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4164#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4163#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4162#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4161#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4160#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4159#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4158#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4157#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4156#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4155#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4154#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4153#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4152#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4151#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4150#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4149#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4148#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4147#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4146#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4145#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4144#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4143#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4142#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4141#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4140#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4139#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4138#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4137#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4136#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4135#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4134#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4133#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4132#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4131#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4130#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4129#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4128#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4127#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4126#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4125#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4124#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4123#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4122#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4121#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4120#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4119#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4118#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4117#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4116#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4115#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4114#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4113#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4112#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4111#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4110#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4109#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4108#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4107#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4106#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4105#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4104#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4103#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4102#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4101#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4100#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4099#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4098#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4097#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4096#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4095#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4094#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4093#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4092#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4091#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4090#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4089#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4088#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4087#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4086#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4085#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4084#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4083#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4082#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4081#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4080#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4079#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4078#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4077#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4076#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4075#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4074#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4073#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4072#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4071#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4070#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4069#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4068#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4067#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4066#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4065#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4064#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4063#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4062#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4061#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4060#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4059#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4058#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4057#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4056#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4055#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4054#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4053#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4052#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4051#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4050#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4049#L22-3 assume !(main_~i~0#1 < 99); 4037#L22-4 main_~p~0#1.base, main_~p~0#1.offset := main_~#in~0#1.base, main_~#in~0#1.offset;call write~int(0, main_~#in~0#1.base, 99 + main_~#in~0#1.offset, 1); 4038#L26-3 
[2022-05-11 17:17:09,558 INFO  L793   eck$LassoCheckResult]: Loop: 4038#L26-3 call main_#t~mem5#1 := read~int(main_~p~0#1.base, main_~p~0#1.offset, 1); 4033#L26-1 assume !!(0 != main_#t~mem5#1);havoc main_#t~mem5#1;assume { :begin_inline_strchr } true;strchr_#in~str#1.base, strchr_#in~str#1.offset, strchr_#in~c#1 := main_~p~0#1.base, main_~p~0#1.offset, 10;havoc strchr_#res#1.base, strchr_#res#1.offset;havoc strchr_#t~mem2#1, strchr_#t~pre0#1.base, strchr_#t~pre0#1.offset, strchr_#t~mem1#1, strchr_~str#1.base, strchr_~str#1.offset, strchr_~c#1;strchr_~str#1.base, strchr_~str#1.offset := strchr_#in~str#1.base, strchr_#in~str#1.offset;strchr_~c#1 := strchr_#in~c#1; 4034#L11-4 call strchr_#t~mem1#1 := read~int(strchr_~str#1.base, strchr_~str#1.offset, 1); 4044#L11-1 assume !!(0 != strchr_#t~mem1#1);havoc strchr_#t~mem1#1;call strchr_#t~mem2#1 := read~int(strchr_~str#1.base, strchr_~str#1.offset, 1); 4045#L12 assume strchr_#t~mem2#1 == strchr_~c#1;havoc strchr_#t~mem2#1;strchr_#res#1.base, strchr_#res#1.offset := strchr_~str#1.base, strchr_~str#1.offset; 4029#L16 main_#t~ret4#1.base, main_#t~ret4#1.offset := strchr_#res#1.base, strchr_#res#1.offset;assume { :end_inline_strchr } true;main_~n~0#1.base, main_~n~0#1.offset := main_#t~ret4#1.base, main_#t~ret4#1.offset;havoc main_#t~ret4#1.base, main_#t~ret4#1.offset; 4030#L29 assume main_~n~0#1.base == 0 && main_~n~0#1.offset == 0;main_~n~0#1.base, main_~n~0#1.offset := main_~p~0#1.base, 99 + main_~p~0#1.offset; 4036#L29-2 main_~p~0#1.base, main_~p~0#1.offset := main_~n~0#1.base, 1 + main_~n~0#1.offset; 4038#L26-3 
[2022-05-11 17:17:09,559 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 17:17:09,559 INFO  L85        PathProgramCache]: Analyzing trace with hash 1641540433, now seen corresponding path program 8 times
[2022-05-11 17:17:09,559 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 17:17:09,559 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1734340085]
[2022-05-11 17:17:09,559 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 17:17:09,559 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 17:17:09,651 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 17:17:09,652 INFO  L352             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2022-05-11 17:17:09,724 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 17:17:09,745 INFO  L133   FreeRefinementEngine]: Strategy CAMEL found a feasible trace
[2022-05-11 17:17:09,745 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 17:17:09,745 INFO  L85        PathProgramCache]: Analyzing trace with hash -1370506279, now seen corresponding path program 8 times
[2022-05-11 17:17:09,745 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 17:17:09,745 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [2109679977]
[2022-05-11 17:17:09,745 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 17:17:09,746 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 17:17:09,757 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 17:17:09,757 INFO  L352             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2022-05-11 17:17:09,758 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 17:17:09,760 INFO  L133   FreeRefinementEngine]: Strategy CAMEL found a feasible trace
[2022-05-11 17:17:09,760 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 17:17:09,760 INFO  L85        PathProgramCache]: Analyzing trace with hash 1886345001, now seen corresponding path program 1 times
[2022-05-11 17:17:09,760 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 17:17:09,761 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [158720402]
[2022-05-11 17:17:09,761 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 17:17:09,761 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 17:17:09,803 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2022-05-11 17:17:09,870 INFO  L134       CoverageAnalysis]: Checked inductivity of 9801 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 9801 trivial. 0 not checked.
[2022-05-11 17:17:09,870 INFO  L139   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2022-05-11 17:17:09,870 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [158720402]
[2022-05-11 17:17:09,871 INFO  L160   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [158720402] provided 1 perfect and 0 imperfect interpolant sequences
[2022-05-11 17:17:09,871 INFO  L186   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2022-05-11 17:17:09,871 INFO  L199   FreeRefinementEngine]: Number of different interpolants: perfect sequences [7] imperfect sequences [] total 7
[2022-05-11 17:17:09,871 INFO  L115   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [245356959]
[2022-05-11 17:17:09,871 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2022-05-11 17:17:10,079 INFO  L103   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2022-05-11 17:17:10,080 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 7 interpolants.
[2022-05-11 17:17:10,080 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=11, Invalid=31, Unknown=0, NotChecked=0, Total=42
[2022-05-11 17:17:10,080 INFO  L87              Difference]: Start difference. First operand 214 states and 218 transitions. cyclomatic complexity: 6 Second operand  has 7 states, 7 states have (on average 2.0) internal successors, (14), 7 states have internal predecessors, (14), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 17:17:10,191 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2022-05-11 17:17:10,191 INFO  L93              Difference]: Finished difference Result 245 states and 254 transitions.
[2022-05-11 17:17:10,191 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 9 states. 
[2022-05-11 17:17:10,192 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 245 states and 254 transitions.
[2022-05-11 17:17:10,193 INFO  L131   ngComponentsAnalysis]: Automaton has 3 accepting balls. 33
[2022-05-11 17:17:10,194 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 245 states to 245 states and 254 transitions.
[2022-05-11 17:17:10,194 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 47
[2022-05-11 17:17:10,194 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 47
[2022-05-11 17:17:10,194 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 245 states and 254 transitions.
[2022-05-11 17:17:10,194 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2022-05-11 17:17:10,194 INFO  L681         BuchiCegarLoop]: Abstraction has 245 states and 254 transitions.
[2022-05-11 17:17:10,194 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 245 states and 254 transitions.
[2022-05-11 17:17:10,197 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 245 to 228.
[2022-05-11 17:17:10,198 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 228 states, 228 states have (on average 1.030701754385965) internal successors, (235), 227 states have internal predecessors, (235), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0)
[2022-05-11 17:17:10,198 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 228 states to 228 states and 235 transitions.
[2022-05-11 17:17:10,198 INFO  L704         BuchiCegarLoop]: Abstraction has 228 states and 235 transitions.
[2022-05-11 17:17:10,198 INFO  L587         BuchiCegarLoop]: Abstraction has 228 states and 235 transitions.
[2022-05-11 17:17:10,198 INFO  L425         BuchiCegarLoop]: ======== Iteration 11============
[2022-05-11 17:17:10,198 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 228 states and 235 transitions.
[2022-05-11 17:17:10,199 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 26
[2022-05-11 17:17:10,199 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2022-05-11 17:17:10,199 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2022-05-11 17:17:10,200 INFO  L842         BuchiCegarLoop]: Counterexample stem histogram [99, 99, 1, 1, 1, 1]
[2022-05-11 17:17:10,201 INFO  L843         BuchiCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1]
[2022-05-11 17:17:10,201 INFO  L791   eck$LassoCheckResult]: Stem: 4514#ULTIMATE.startENTRY assume { :begin_inline_ULTIMATE.init } true;#NULL.base, #NULL.offset := 0, 0;assume 0 == #valid[0];assume 0 < #StackHeapBarrier; 4515#L-1 assume { :end_inline_ULTIMATE.init } true;assume { :begin_inline_main } true;havoc main_#res#1;havoc main_#t~post3#1, main_~i~0#1, main_#t~ret4#1.base, main_#t~ret4#1.offset, main_~n~0#1.base, main_~n~0#1.offset, main_#t~mem5#1, main_~#in~0#1.base, main_~#in~0#1.offset, main_~p~0#1.base, main_~p~0#1.offset;call main_~#in~0#1.base, main_~#in~0#1.offset := #Ultimate.allocOnStack(100);main_~i~0#1 := 0; 4523#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4524#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4525#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4530#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4728#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4727#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4726#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4725#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4724#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4723#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4722#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4721#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4720#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4719#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4718#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4717#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4716#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4715#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4714#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4713#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4712#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4711#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4710#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4709#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4708#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4707#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4706#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4705#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4704#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4703#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4702#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4701#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4700#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4699#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4698#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4697#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4696#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4695#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4694#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4693#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4692#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4691#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4690#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4689#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4688#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4687#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4686#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4685#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4684#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4683#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4682#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4681#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4680#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4679#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4678#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4677#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4676#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4675#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4674#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4673#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4672#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4671#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4670#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4669#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4668#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4667#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4666#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4665#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4664#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4663#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4662#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4661#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4660#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4659#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4658#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4657#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4656#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4655#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4654#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4653#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4652#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4651#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4650#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4649#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4648#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4647#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4646#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4645#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4644#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4643#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4642#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4641#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4640#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4639#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4638#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4637#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4636#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4635#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4634#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4633#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4632#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4631#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4630#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4629#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4628#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4627#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4626#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4625#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4624#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4623#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4622#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4621#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4620#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4619#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4618#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4617#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4616#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4615#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4614#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4613#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4612#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4611#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4610#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4609#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4608#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4607#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4606#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4605#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4604#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4603#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4602#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4601#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4600#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4599#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4598#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4597#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4596#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4595#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4594#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4593#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4592#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4591#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4590#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4589#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4588#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4587#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4586#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4585#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4584#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4583#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4582#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4581#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4580#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4579#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4578#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4577#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4576#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4575#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4574#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4573#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4572#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4571#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4570#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4569#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4568#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4567#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4566#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4565#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4564#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4563#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4562#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4561#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4560#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4559#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4558#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4557#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4556#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4555#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4554#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4553#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4552#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4551#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4550#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4549#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4548#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4547#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4546#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4545#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4544#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4543#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4542#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4541#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4540#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4539#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4538#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4537#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4536#L22-3 assume !!(main_~i~0#1 < 99);call write~int(10, main_~#in~0#1.base, main_~#in~0#1.offset + main_~i~0#1, 1); 4535#L22-2 main_#t~post3#1 := main_~i~0#1;main_~i~0#1 := 1 + main_#t~post3#1;havoc main_#t~post3#1; 4534#L22-3 assume !(main_~i~0#1 < 99); 4521#L22-4 main_~p~0#1.base, main_~p~0#1.offset := main_~#in~0#1.base, main_~#in~0#1.offset;call write~int(0, main_~#in~0#1.base, 99 + main_~#in~0#1.offset, 1); 4522#L26-3 
[2022-05-11 17:17:10,201 INFO  L793   eck$LassoCheckResult]: Loop: 4522#L26-3 call main_#t~mem5#1 := read~int(main_~p~0#1.base, main_~p~0#1.offset, 1); 4516#L26-1 assume !!(0 != main_#t~mem5#1);havoc main_#t~mem5#1;assume { :begin_inline_strchr } true;strchr_#in~str#1.base, strchr_#in~str#1.offset, strchr_#in~c#1 := main_~p~0#1.base, main_~p~0#1.offset, 10;havoc strchr_#res#1.base, strchr_#res#1.offset;havoc strchr_#t~mem2#1, strchr_#t~pre0#1.base, strchr_#t~pre0#1.offset, strchr_#t~mem1#1, strchr_~str#1.base, strchr_~str#1.offset, strchr_~c#1;strchr_~str#1.base, strchr_~str#1.offset := strchr_#in~str#1.base, strchr_#in~str#1.offset;strchr_~c#1 := strchr_#in~c#1; 4517#L11-4 call strchr_#t~mem1#1 := read~int(strchr_~str#1.base, strchr_~str#1.offset, 1); 4528#L11-1 assume !!(0 != strchr_#t~mem1#1);havoc strchr_#t~mem1#1;call strchr_#t~mem2#1 := read~int(strchr_~str#1.base, strchr_~str#1.offset, 1); 4529#L12 assume strchr_#t~mem2#1 == strchr_~c#1;havoc strchr_#t~mem2#1;strchr_#res#1.base, strchr_#res#1.offset := strchr_~str#1.base, strchr_~str#1.offset; 4732#L16 main_#t~ret4#1.base, main_#t~ret4#1.offset := strchr_#res#1.base, strchr_#res#1.offset;assume { :end_inline_strchr } true;main_~n~0#1.base, main_~n~0#1.offset := main_#t~ret4#1.base, main_#t~ret4#1.offset;havoc main_#t~ret4#1.base, main_#t~ret4#1.offset; 4519#L29 assume !(main_~n~0#1.base == 0 && main_~n~0#1.offset == 0); 4520#L29-2 main_~p~0#1.base, main_~p~0#1.offset := main_~n~0#1.base, 1 + main_~n~0#1.offset; 4522#L26-3 
[2022-05-11 17:17:10,201 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 17:17:10,201 INFO  L85        PathProgramCache]: Analyzing trace with hash 1641540433, now seen corresponding path program 9 times
[2022-05-11 17:17:10,201 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 17:17:10,201 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [312523726]
[2022-05-11 17:17:10,201 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 17:17:10,201 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 17:17:10,283 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 17:17:10,284 INFO  L352             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2022-05-11 17:17:10,335 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 17:17:10,361 INFO  L133   FreeRefinementEngine]: Strategy CAMEL found a feasible trace
[2022-05-11 17:17:10,361 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 17:17:10,361 INFO  L85        PathProgramCache]: Analyzing trace with hash -1370506217, now seen corresponding path program 1 times
[2022-05-11 17:17:10,362 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 17:17:10,362 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [790770530]
[2022-05-11 17:17:10,362 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 17:17:10,362 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 17:17:10,366 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 17:17:10,366 INFO  L352             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2022-05-11 17:17:10,367 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 17:17:10,369 INFO  L133   FreeRefinementEngine]: Strategy CAMEL found a feasible trace
[2022-05-11 17:17:10,369 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2022-05-11 17:17:10,369 INFO  L85        PathProgramCache]: Analyzing trace with hash 1886345063, now seen corresponding path program 1 times
[2022-05-11 17:17:10,370 INFO  L121   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2022-05-11 17:17:10,370 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [762990815]
[2022-05-11 17:17:10,370 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2022-05-11 17:17:10,370 INFO  L126          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2022-05-11 17:17:10,454 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 17:17:10,454 INFO  L352             TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders.
[2022-05-11 17:17:10,516 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is sat
[2022-05-11 17:17:10,529 INFO  L133   FreeRefinementEngine]: Strategy CAMEL found a feasible trace
Killed by 15
 
