design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GRT_ADJUSTMENT,STD_CELL_LIBRARY,DIODE_INSERTION_STRATEGY
/home/andylithia/openmpw/Project-Reisen-Chip1_digital/openlane/sarcon_sync,sarcon_sync,22_12_12_11_39,flow completed,0h0m48s0ms,0h0m34s0ms,18666.666666666668,0.005,8400.0,27.04,492.39,42,0,0,0,0,0,0,0,-1,0,-1,-1,1970,377,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1455177.0,0.0,14.5,10.11,0.0,0.0,-1,25,53,9,37,0,0,0,33,0,8,0,0,16,0,0,8,18,8,3,20,36,0,56,2414.816,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,3.0,333.3333333333333,3,AREA 0,10,45,1,22.195,6.795,0.55,0.3,sky130_fd_sc_hd,4
