0.6
2019.1
May 24 2019
15:06:07
D:/ACA/assignment_2/adder/question1/question1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/ACA/assignment_2/adder/question1/question1.srcs/sources_1/new/full_adder_1bit.v,1669274494,verilog,,D:/ACA/assignment_2/adder/question1/question1.srcs/sources_1/new/full_adder_4bit.v,,full_adder_1bit,,,,,,,,
D:/ACA/assignment_2/adder/question1/question1.srcs/sources_1/new/full_adder_1bit_tb.v,1669181552,verilog,,,,full_adder_1bit_tb,,,,,,,,
D:/ACA/assignment_2/adder/question1/question1.srcs/sources_1/new/full_adder_4bit.v,1669190905,verilog,,D:/ACA/assignment_2/adder/question1/question1.srcs/sources_1/new/full_adder_4bit_tb.v,,full_adder_4bit,,,,,,,,
D:/ACA/assignment_2/adder/question1/question1.srcs/sources_1/new/full_adder_4bit_tb.v,1669191550,verilog,,,,full_adder_4bit_tb,,,,,,,,
