<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Octeon PCI Driver: octeon_mem_ops.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="classes.html"><span>Data&nbsp;Structures</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>Globals</span></a></li>
  </ul></div>
<h1>octeon_mem_ops.h</h1><a href="octeon__mem__ops_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment"></span>
<a name="l00002"></a>00002 <span class="comment">/*!  \file octeon_mem_ops.h</span>
<a name="l00003"></a>00003 <span class="comment">     \brief Host Driver: Routines used to read/write Octeon memory.</span>
<a name="l00004"></a>00004 <span class="comment">*/</span>
<a name="l00005"></a>00005 
<a name="l00006"></a>00006 <span class="preprocessor">#ifndef __OCTEON_MEM_OPS_H__</span>
<a name="l00007"></a>00007 <span class="preprocessor"></span><span class="preprocessor">#define __OCTEON_MEM_OPS_H__</span>
<a name="l00008"></a>00008 <span class="preprocessor"></span>
<a name="l00009"></a>00009 
<a name="l00010"></a>00010 <span class="preprocessor">#include  "<a class="code" href="octeon__hw_8h.html">octeon_hw.h</a>"</span>
<a name="l00011"></a>00011 
<a name="l00012"></a>00012 
<a name="l00013"></a>00013 <span class="preprocessor">#define    OCT_CORE_BAR1_MAPS       MAX_BAR1_MAP_INDEX</span>
<a name="l00014"></a>00014 <span class="preprocessor"></span><span class="preprocessor">#define    OCT_CORE_MEM_BEGIN       0x00000000</span>
<a name="l00015"></a>00015 <span class="preprocessor"></span><span class="preprocessor">#define    OCT_CORE_MEM_END         (OCT_CORE_MEM_BEGIN + (MAX_BAR1_MAP_INDEX * (1 &lt;&lt; 22)))</span>
<a name="l00016"></a>00016 <span class="preprocessor"></span>
<a name="l00017"></a>00017 
<a name="l00018"></a>00018 <span class="comment"></span>
<a name="l00019"></a>00019 <span class="comment">/** Map the Octeon memory into host virtual memory using BAR1 index registers.</span>
<a name="l00020"></a>00020 <span class="comment">  * The routine checks that the range given by (end - start) will fit in the</span>
<a name="l00021"></a>00021 <span class="comment">  * available BAR1 index registers. If it does, it creates the mapping and</span>
<a name="l00022"></a>00022 <span class="comment">  * stores the PCI mapped address for the range (end - start) in an internal</span>
<a name="l00023"></a>00023 <span class="comment">  * structure.</span>
<a name="l00024"></a>00024 <span class="comment">  */</span>
<a name="l00025"></a>00025 uint32_t
<a name="l00026"></a>00026 <a class="code" href="octeon__mem__ops_8h.html#297464c0a2596a88a50b4e8822ec4f26">octeon_map_device_range</a>(<a class="code" href="struct__OCTEON__DEVICE.html">octeon_device_t</a>   *oct,
<a name="l00027"></a>00027                         uint64_t           start,
<a name="l00028"></a>00028                         uint64_t           end);
<a name="l00029"></a>00029 
<a name="l00030"></a>00030 
<a name="l00031"></a>00031 
<a name="l00032"></a>00032 
<a name="l00033"></a>00033 <span class="comment"></span>
<a name="l00034"></a>00034 <span class="comment">/** Get the PCI address by looking up the core_addr to the device's internal</span>
<a name="l00035"></a>00035 <span class="comment"> *  mapping table. If the region of core_addr is mapped, return the PCI address,</span>
<a name="l00036"></a>00036 <span class="comment"> *  else return NULL.</span>
<a name="l00037"></a>00037 <span class="comment"> */</span>
<a name="l00038"></a>00038 <span class="keywordtype">void</span> *
<a name="l00039"></a>00039 <a class="code" href="octeon__mem__ops_8h.html#545be744962c4ffbeda6d7d226088381">octeon_get_mapped_addr</a>(<a class="code" href="struct__OCTEON__DEVICE.html">octeon_device_t</a>  *oct,
<a name="l00040"></a>00040                        uint64_t          core_addr);
<a name="l00041"></a>00041 
<a name="l00042"></a>00042 
<a name="l00043"></a>00043 
<a name="l00044"></a>00044 
<a name="l00045"></a>00045 <span class="comment"></span>
<a name="l00046"></a>00046 <span class="comment">/**  Read a 64-bit value from a BAR1 mapped core memory address.</span>
<a name="l00047"></a>00047 <span class="comment"> *   @param  oct        -  pointer to the octeon device.</span>
<a name="l00048"></a>00048 <span class="comment"> *   @param  core_addr  -  the address to read from.</span>
<a name="l00049"></a>00049 <span class="comment"> *</span>
<a name="l00050"></a>00050 <span class="comment"> *   The range_idx gives the BAR1 index register for the range of address</span>
<a name="l00051"></a>00051 <span class="comment"> *   in which core_addr is mapped.</span>
<a name="l00052"></a>00052 <span class="comment"> *</span>
<a name="l00053"></a>00053 <span class="comment"> *   @return  64-bit value read from Core memory</span>
<a name="l00054"></a>00054 <span class="comment"> */</span>
<a name="l00055"></a>00055 uint64_t
<a name="l00056"></a>00056 <a class="code" href="octeon__mem__ops_8h.html#f0627819346ae0bc06bb085b0cc23aa0">octeon_read_device_mem64</a>(<a class="code" href="struct__OCTEON__DEVICE.html">octeon_device_t</a>   *oct, uint64_t  core_addr);
<a name="l00057"></a>00057 
<a name="l00058"></a>00058 
<a name="l00059"></a>00059 
<a name="l00060"></a>00060 <span class="comment"></span>
<a name="l00061"></a>00061 <span class="comment">/**  Read a 32-bit value from a BAR1 mapped core memory address.</span>
<a name="l00062"></a>00062 <span class="comment"> *   @param  oct        -  pointer to the octeon device.</span>
<a name="l00063"></a>00063 <span class="comment"> *   @param  core_addr  -  the address to read from.</span>
<a name="l00064"></a>00064 <span class="comment"> *</span>
<a name="l00065"></a>00065 <span class="comment"> *   @return  32-bit value read from Core memory</span>
<a name="l00066"></a>00066 <span class="comment"> */</span>
<a name="l00067"></a>00067 uint32_t
<a name="l00068"></a>00068 <a class="code" href="octeon__mem__ops_8h.html#8b9bdf62719d84d59b8eeccb5d96e959">octeon_read_device_mem32</a>(<a class="code" href="struct__OCTEON__DEVICE.html">octeon_device_t</a>   *oct, uint64_t core_addr);
<a name="l00069"></a>00069 
<a name="l00070"></a>00070 
<a name="l00071"></a>00071 
<a name="l00072"></a>00072 <span class="comment"></span>
<a name="l00073"></a>00073 <span class="comment">/**  Read a 16-bit value from a BAR1 mapped core memory address.</span>
<a name="l00074"></a>00074 <span class="comment"> *   @param  oct       -  pointer to the octeon device.</span>
<a name="l00075"></a>00075 <span class="comment"> *   @param  core_addr -  the address to read from.</span>
<a name="l00076"></a>00076 <span class="comment"> *</span>
<a name="l00077"></a>00077 <span class="comment"> *   @return  16-bit value read from Core memory</span>
<a name="l00078"></a>00078 <span class="comment"> */</span>
<a name="l00079"></a>00079 uint16_t
<a name="l00080"></a>00080 <a class="code" href="octeon__mem__ops_8h.html#afd3c7db0894b6fcf692bbaa29c8dbed">octeon_read_device_mem16</a>(<a class="code" href="struct__OCTEON__DEVICE.html">octeon_device_t</a>   *oct, uint64_t core_addr);
<a name="l00081"></a>00081 
<a name="l00082"></a>00082 
<a name="l00083"></a>00083 
<a name="l00084"></a>00084 <span class="comment"></span>
<a name="l00085"></a>00085 <span class="comment">/**  Read a 8-bit value from a BAR1 mapped core memory address.</span>
<a name="l00086"></a>00086 <span class="comment"> *   @param  oct        -  pointer to the octeon device.</span>
<a name="l00087"></a>00087 <span class="comment"> *   @param  core_addr  -  the address to read from.</span>
<a name="l00088"></a>00088 <span class="comment"> *</span>
<a name="l00089"></a>00089 <span class="comment"> *   @return  8-bit value read from Core memory</span>
<a name="l00090"></a>00090 <span class="comment"> */</span>
<a name="l00091"></a>00091 uint8_t
<a name="l00092"></a>00092 <a class="code" href="octeon__mem__ops_8h.html#8497dffda6679b5043c30e416fda6be6">octeon_read_device_mem8</a>(<a class="code" href="struct__OCTEON__DEVICE.html">octeon_device_t</a>   *oct, uint64_t core_addr);
<a name="l00093"></a>00093 
<a name="l00094"></a>00094 
<a name="l00095"></a>00095 
<a name="l00096"></a>00096 <span class="comment"></span>
<a name="l00097"></a>00097 <span class="comment">/**  Write a 64-bit value to a BAR1 mapped core memory address.</span>
<a name="l00098"></a>00098 <span class="comment"> *   @param  oct         -  pointer to the octeon device.</span>
<a name="l00099"></a>00099 <span class="comment"> *   @param  core_addr   -  the address to write to.</span>
<a name="l00100"></a>00100 <span class="comment"> *   @param  val64       -  64-bit value to write.</span>
<a name="l00101"></a>00101 <span class="comment"> *</span>
<a name="l00102"></a>00102 <span class="comment"> *   The range_idx gives the BAR1 index register for the range of address</span>
<a name="l00103"></a>00103 <span class="comment"> *   in which core_addr is mapped. </span>
<a name="l00104"></a>00104 <span class="comment"> *</span>
<a name="l00105"></a>00105 <span class="comment"> *   @return  Nothing.</span>
<a name="l00106"></a>00106 <span class="comment"> */</span>
<a name="l00107"></a>00107 <span class="keywordtype">int</span>
<a name="l00108"></a>00108 <a class="code" href="octeon__mem__ops_8h.html#5400c7f3fadc887316076d301be24a36">octeon_write_device_mem64</a>(<a class="code" href="struct__OCTEON__DEVICE.html">octeon_device_t</a>   *oct, uint64_t core_addr, uint64_t val);
<a name="l00109"></a>00109 
<a name="l00110"></a>00110 
<a name="l00111"></a>00111 
<a name="l00112"></a>00112 <span class="comment"></span>
<a name="l00113"></a>00113 <span class="comment">/**  Write a 32-bit value to a BAR1 mapped core memory address.</span>
<a name="l00114"></a>00114 <span class="comment"> *   @param  oct        -  pointer to the octeon device.</span>
<a name="l00115"></a>00115 <span class="comment"> *   @param  core_addr  -  the address to write to.</span>
<a name="l00116"></a>00116 <span class="comment"> *   @param  val32      -  32-bit value to write.</span>
<a name="l00117"></a>00117 <span class="comment"> *</span>
<a name="l00118"></a>00118 <span class="comment"> *   @return  Nothing.</span>
<a name="l00119"></a>00119 <span class="comment"> */</span>
<a name="l00120"></a>00120 <span class="keywordtype">int</span>
<a name="l00121"></a>00121 <a class="code" href="octeon__mem__ops_8h.html#3dadc3c3ed4bf6bd4adcc4120eded242">octeon_write_device_mem32</a>(<a class="code" href="struct__OCTEON__DEVICE.html">octeon_device_t</a>   *oct, uint64_t core_addr, uint32_t val);
<a name="l00122"></a>00122 
<a name="l00123"></a>00123 
<a name="l00124"></a>00124 
<a name="l00125"></a>00125 <span class="comment"></span>
<a name="l00126"></a>00126 <span class="comment">/**  Write a 16-bit value to a BAR1 mapped core memory address.</span>
<a name="l00127"></a>00127 <span class="comment"> *   @param  oct         -  pointer to the octeon device.</span>
<a name="l00128"></a>00128 <span class="comment"> *   @param  core_addr   -  the address to write to.</span>
<a name="l00129"></a>00129 <span class="comment"> *   @param  val16       -  16-bit value to write.</span>
<a name="l00130"></a>00130 <span class="comment"> *</span>
<a name="l00131"></a>00131 <span class="comment"> *   @return  Nothing.</span>
<a name="l00132"></a>00132 <span class="comment"> */</span>
<a name="l00133"></a>00133 <span class="keywordtype">int</span>
<a name="l00134"></a>00134 <a class="code" href="octeon__mem__ops_8h.html#605e6ae1d90db484147d7c716112e2dd">octeon_write_device_mem16</a>(<a class="code" href="struct__OCTEON__DEVICE.html">octeon_device_t</a>   *oct, uint64_t core_addr, uint16_t  val);
<a name="l00135"></a>00135 
<a name="l00136"></a>00136 
<a name="l00137"></a>00137 
<a name="l00138"></a>00138 <span class="comment"></span>
<a name="l00139"></a>00139 <span class="comment">/**  Write a 8-bit value to a BAR1 mapped core memory address.</span>
<a name="l00140"></a>00140 <span class="comment"> *   @param  oct         -  pointer to the octeon device.</span>
<a name="l00141"></a>00141 <span class="comment"> *   @param  core_addr   -  the address to write to.</span>
<a name="l00142"></a>00142 <span class="comment"> *   @param  val8        -  8-bit value to write.</span>
<a name="l00143"></a>00143 <span class="comment"> *</span>
<a name="l00144"></a>00144 <span class="comment"> *   @return  Nothing.</span>
<a name="l00145"></a>00145 <span class="comment"> */</span>
<a name="l00146"></a>00146 <span class="keywordtype">int</span>
<a name="l00147"></a>00147 <a class="code" href="octeon__mem__ops_8h.html#8df12f37ee48e6b9665a945ebda5c761">octeon_write_device_mem8</a>(<a class="code" href="struct__OCTEON__DEVICE.html">octeon_device_t</a>   *oct, uint64_t core_addr, uint8_t val);
<a name="l00148"></a>00148 
<a name="l00149"></a>00149 
<a name="l00150"></a>00150 <span class="comment"></span>
<a name="l00151"></a>00151 <span class="comment">/** Read multiple bytes from Octeon memory using the defined SWAP type. Also</span>
<a name="l00152"></a>00152 <span class="comment">  * check the octeon_read_core_memory() function, that reads Octeon memory with</span>
<a name="l00153"></a>00153 <span class="comment">  * an assumed swap of 64-bit.</span>
<a name="l00154"></a>00154 <span class="comment">  */</span>
<a name="l00155"></a>00155 <span class="keywordtype">void</span>
<a name="l00156"></a>00156 <a class="code" href="octeon__mem__ops_8h.html#6868a65cb1a1d4d3b4501b0eca2c0f23">octeon_pci_read_core_mem</a>(<a class="code" href="struct__OCTEON__DEVICE.html">octeon_device_t</a>   *oct,
<a name="l00157"></a>00157                          uint64_t           coreaddr,
<a name="l00158"></a>00158                          uint8_t           *buf,
<a name="l00159"></a>00159                          uint32_t           len,
<a name="l00160"></a>00160                          <span class="keywordtype">int</span>                swap);
<a name="l00161"></a>00161 
<a name="l00162"></a>00162 <span class="comment"></span>
<a name="l00163"></a>00163 <span class="comment">/** Write multiple bytes into Octeon memory using the defined SWAP type. Also</span>
<a name="l00164"></a>00164 <span class="comment">  * check the octeon_write_core_memory() function, that writes Octeon memory</span>
<a name="l00165"></a>00165 <span class="comment">  * with an assumed swap of 64-bit.</span>
<a name="l00166"></a>00166 <span class="comment">  */</span>
<a name="l00167"></a>00167 <span class="keywordtype">void</span>
<a name="l00168"></a>00168 <a class="code" href="octeon__mem__ops_8h.html#8edcbaaa3aa8e2763cf7ac1a6847518a">octeon_pci_write_core_mem</a>(<a class="code" href="struct__OCTEON__DEVICE.html">octeon_device_t</a>   *oct,
<a name="l00169"></a>00169                          uint64_t            coreaddr,
<a name="l00170"></a>00170                          uint8_t            *buf,
<a name="l00171"></a>00171                          uint32_t            len,
<a name="l00172"></a>00172                          <span class="keywordtype">int</span>                 swap);
<a name="l00173"></a>00173 
<a name="l00174"></a>00174 
<a name="l00175"></a>00175 <span class="preprocessor">#endif</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span>
<a name="l00177"></a>00177 <span class="comment">/* $Id: octeon_mem_ops.h 53785 2010-10-08 22:08:08Z panicker $ */</span>
</pre></div><hr size="1"><address style="align: right;"><small>Generated on Tue Nov 22 15:40:59 2011 for Octeon PCI Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.4.7 </small></address>
</body>
</html>
