Source Block: oh/stubs/hdl/fifo_64x16.v@15:25@HdlStmAssign
   input 	 rst;
   input 	 wr_clk;
   input 	 wr_en;

   assign dout = 103'b0;
   assign empty = 1'b0;
   assign full = 1'b0;
   assign prog_full = 1'b0;
   
endmodule // fifo_64x16


Diff Content:
- 20    assign empty = 1'b0;

Clone Blocks:
Clone Blocks 1:
oh/stubs/hdl/fifo_64x16.v@14:24
   input 	 rd_en;
   input 	 rst;
   input 	 wr_clk;
   input 	 wr_en;

   assign dout = 103'b0;
   assign empty = 1'b0;
   assign full = 1'b0;
   assign prog_full = 1'b0;
   
endmodule // fifo_64x16

Clone Blocks 2:
oh/stubs/hdl/fifo_103x32.v@17:27
   input 	  wr_en;

   assign dout = 103'b0;
   assign empty = 1'b0;
   assign full = 1'b0;
   assign prog_full = 1'b0;
  
endmodule // fifo_103x32




Clone Blocks 3:
oh/stubs/hdl/fifo_103x32.v@14:24
   input 	  rd_en;
   input 	  rst;
   input 	  wr_clk;
   input 	  wr_en;

   assign dout = 103'b0;
   assign empty = 1'b0;
   assign full = 1'b0;
   assign prog_full = 1'b0;
  
endmodule // fifo_103x32

Clone Blocks 4:
oh/stubs/hdl/fifo_103x16.v@17:27
   input 	  wr_en;
   
   assign dout = 103'b0;
   assign empty = 1'b0;
   assign full = 1'b0;
   assign prog_full = 1'b0;
  
   
endmodule // fifo_103x16



Clone Blocks 5:
oh/stubs/hdl/fifo_64x16.v@17:27
   input 	 wr_en;

   assign dout = 103'b0;
   assign empty = 1'b0;
   assign full = 1'b0;
   assign prog_full = 1'b0;
   
endmodule // fifo_64x16




Clone Blocks 6:
oh/stubs/hdl/fifo_103x16.v@16:26
   input 	  wr_clk;
   input 	  wr_en;
   
   assign dout = 103'b0;
   assign empty = 1'b0;
   assign full = 1'b0;
   assign prog_full = 1'b0;
  
   
endmodule // fifo_103x16


Clone Blocks 7:
oh/stubs/hdl/fifo_103x32.v@16:26
   input 	  wr_clk;
   input 	  wr_en;

   assign dout = 103'b0;
   assign empty = 1'b0;
   assign full = 1'b0;
   assign prog_full = 1'b0;
  
endmodule // fifo_103x32



Clone Blocks 8:
oh/stubs/hdl/fifo_64x16.v@16:26
   input 	 wr_clk;
   input 	 wr_en;

   assign dout = 103'b0;
   assign empty = 1'b0;
   assign full = 1'b0;
   assign prog_full = 1'b0;
   
endmodule // fifo_64x16



Clone Blocks 9:
oh/stubs/hdl/fifo_103x32.v@15:25
   input 	  rst;
   input 	  wr_clk;
   input 	  wr_en;

   assign dout = 103'b0;
   assign empty = 1'b0;
   assign full = 1'b0;
   assign prog_full = 1'b0;
  
endmodule // fifo_103x32


Clone Blocks 10:
oh/stubs/hdl/fifo_103x16.v@15:25
   input 	  rst;
   input 	  wr_clk;
   input 	  wr_en;
   
   assign dout = 103'b0;
   assign empty = 1'b0;
   assign full = 1'b0;
   assign prog_full = 1'b0;
  
   
endmodule // fifo_103x16

Clone Blocks 11:
oh/stubs/hdl/fifo_103x16.v@14:24
   input 	  rd_en;
   input 	  rst;
   input 	  wr_clk;
   input 	  wr_en;
   
   assign dout = 103'b0;
   assign empty = 1'b0;
   assign full = 1'b0;
   assign prog_full = 1'b0;
  
   

