
‚
3Changing the constrs_type of fileset '%s' to '%s'.
11*project2
	constrs_12default:default2
XDC2default:defaultZ1-11
^
#Design is defaulting to srcset: %s
437*	planAhead2
	sources_12default:defaultZ12-437
a
&Design is defaulting to constrset: %s
434*	planAhead2
	constrs_12default:defaultZ12-434
]
-Analyzing %s Unisim elements for replacement
17*netlist2
102default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
o
Netlist was created with %s %s291*project2
Vivado2default:default2
2013.42default:defaultZ1-479
•
Loading clock regions from %s
13*device2^
JD:/xlinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml2default:defaultZ21-13
–
Loading clock buffers from %s
11*device2_
KD:/xlinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml2default:defaultZ21-11
–
&Loading clock placement rules from %s
318*place2V
BD:/xlinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml2default:defaultZ30-318
”
)Loading package pin functions from %s...
17*device2R
>D:/xlinx/Vivado/2013.4/data\parts/xilinx/zynq/PinFunctions.xml2default:defaultZ21-17
’
Loading package from %s
16*device2a
MD:/xlinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml2default:defaultZ21-16
‰
Loading io standards from %s
15*device2S
?D:/xlinx/Vivado/2013.4/data\./parts/xilinx/zynq/IOStandards.xml2default:defaultZ21-15
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
”
$Parsing XDC File [%s] for cell '%s'
848*designutils2™
„f:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc2default:default24
 system_i/processing_system7_0/U02default:defaultZ20-848

-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2™
„f:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc2default:default24
 system_i/processing_system7_0/U02default:defaultZ20-847
ò
$Parsing XDC File [%s] for cell '%s'
848*designutils2„
pf:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc2default:default2'
system_i/sw_4bit/U02default:defaultZ20-848
û
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2„
pf:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc2default:default2'
system_i/sw_4bit/U02default:defaultZ20-847
ø
$Parsing XDC File [%s] for cell '%s'
848*designutils2Š
vf:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc2default:default2'
system_i/sw_4bit/U02default:defaultZ20-848

-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Š
vf:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc2default:default2'
system_i/sw_4bit/U02default:defaultZ20-847
¯
$Parsing XDC File [%s] for cell '%s'
848*designutils2«
–f:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc2default:default2=
)system_i/rst_processing_system7_0_100M/U02default:defaultZ20-848
¸
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2«
–f:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc2default:default2=
)system_i/rst_processing_system7_0_100M/U02default:defaultZ20-847
µ
$Parsing XDC File [%s] for cell '%s'
848*designutils2±
œf:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc2default:default2=
)system_i/rst_processing_system7_0_100M/U02default:defaultZ20-848
¾
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2±
œf:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc2default:default2=
)system_i/rst_processing_system7_0_100M/U02default:defaultZ20-847
ô
$Parsing XDC File [%s] for cell '%s'
848*designutils2„
pf:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc2default:default2)
system_i/btns_4bit/U02default:defaultZ20-848
ý
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2„
pf:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc2default:default2)
system_i/btns_4bit/U02default:defaultZ20-847
ú
$Parsing XDC File [%s] for cell '%s'
848*designutils2Š
vf:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc2default:default2)
system_i/btns_4bit/U02default:defaultZ20-848
ƒ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Š
vf:/embedded/des/lab3/project_3/project_3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc2default:default2)
system_i/btns_4bit/U02default:defaultZ20-847
—
Parsing XDC File [%s]
179*designutils2a
MF:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc2default:defaultZ20-179
Þ
No ports matched '%s'.
584*	planAhead2&
btns_4bit_tri_i[3]2default:default2c
MF:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc2default:default2
152default:default8@Z12-584
Þ
"'%s' expects at least one object.
55*common2 
set_property2default:default2c
MF:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc2default:default2
152default:default8@Z17-55
Þ
No ports matched '%s'.
584*	planAhead2&
btns_4bit_tri_i[3]2default:default2c
MF:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc2default:default2
162default:default8@Z12-584
Þ
"'%s' expects at least one object.
55*common2 
set_property2default:default2c
MF:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc2default:default2
162default:default8@Z17-55
Þ
No ports matched '%s'.
584*	planAhead2&
btns_4bit_tri_i[2]2default:default2c
MF:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc2default:default2
172default:default8@Z12-584
Þ
"'%s' expects at least one object.
55*common2 
set_property2default:default2c
MF:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc2default:default2
172default:default8@Z17-55
Þ
No ports matched '%s'.
584*	planAhead2&
btns_4bit_tri_i[2]2default:default2c
MF:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc2default:default2
182default:default8@Z12-584
Þ
"'%s' expects at least one object.
55*common2 
set_property2default:default2c
MF:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc2default:default2
182default:default8@Z17-55
Þ
No ports matched '%s'.
584*	planAhead2&
btns_4bit_tri_i[1]2default:default2c
MF:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc2default:default2
192default:default8@Z12-584
Þ
"'%s' expects at least one object.
55*common2 
set_property2default:default2c
MF:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc2default:default2
192default:default8@Z17-55
Þ
No ports matched '%s'.
584*	planAhead2&
btns_4bit_tri_i[0]2default:default2c
MF:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc2default:default2
202default:default8@Z12-584
Þ
"'%s' expects at least one object.
55*common2 
set_property2default:default2c
MF:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc2default:default2
202default:default8@Z17-55
Þ
No ports matched '%s'.
584*	planAhead2&
btns_4bit_tri_i[1]2default:default2c
MF:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc2default:default2
212default:default8@Z12-584
Þ
"'%s' expects at least one object.
55*common2 
set_property2default:default2c
MF:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc2default:default2
212default:default8@Z17-55
Þ
No ports matched '%s'.
584*	planAhead2&
btns_4bit_tri_i[0]2default:default2c
MF:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc2default:default2
222default:default8@Z12-584
Þ
"'%s' expects at least one object.
55*common2 
set_property2default:default2c
MF:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc2default:default2
222default:default8@Z17-55
 
Finished Parsing XDC File [%s]
178*designutils2a
MF:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab2/lab2.xdc2default:defaultZ20-178
ž
Parsing XDC File [%s]
179*designutils2h
TF:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab3/lab4_system.xdc2default:defaultZ20-179
§
Finished Parsing XDC File [%s]
178*designutils2h
TF:/embedded/des/lab3/project_3/project_3.srcs/constrs_1/imports/lab3/lab4_system.xdc2default:defaultZ20-178
§
Parsing XDC File [%s]
179*designutils2q
]F:/embedded/des/lab3/project_3/project_3.runs/impl_1/.Xil/Vivado-9984-/dcp/system_wrapper.xdc2default:defaultZ20-179
°
Finished Parsing XDC File [%s]
178*designutils2q
]F:/embedded/des/lab3/project_3/project_3.runs/impl_1/.Xil/Vivado-9984-/dcp/system_wrapper.xdc2default:defaultZ20-178
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
|
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2
 2default:defaultZ28-144
§
!Unisim Transformation Summary:
%s111*project2k
W  A total of 4 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 4 instances
2default:defaultZ1-111
û
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2!
link_design: 2default:default2
00:00:152default:default2
00:00:202default:default2
847.0432default:default2
664.4962default:defaultZ17-268


End Record