---
layout: default
title: CI/CDã«ã‚ˆã‚‹è¨­è¨ˆæ¤œè¨¼è‡ªå‹•åŒ–
---

---

# ğŸ”„ CI/CDã«ã‚ˆã‚‹è¨­è¨ˆæ¤œè¨¼è‡ªå‹•åŒ–  
**ğŸ”„ CI/CD-Based Automated Design Verification**

---

## ğŸ“˜ æ¦‚è¦ï½œOverview

CI/CDï¼ˆContinuous Integration / Continuous Deploymentï¼‰ã¯ã€ã‚½ãƒ•ãƒˆã‚¦ã‚§ã‚¢é–‹ç™ºã«ãŠã‘ã‚‹  
ç¶™ç¶šçš„ãªçµ±åˆã¨ãƒ‡ãƒ—ãƒ­ã‚¤ãƒ¡ãƒ³ãƒˆã®ä»•çµ„ã¿ã§ã‚ã‚Šã€ã“ã‚Œã‚’**åŠå°ä½“è¨­è¨ˆã«å¿œç”¨**ã™ã‚‹ã“ã¨ã§ã€  
**RTLã®æ›´æ–°ã‚„P&Rã®å¤‰æ›´ã«å¯¾ã™ã‚‹è‡ªå‹•æ¤œè¨¼**ãŒå¯èƒ½ã¨ãªã‚Šã¾ã™ã€‚

CI/CD enables **automated verification** of RTL updates and P&R changes in semiconductor design,  
**accelerating quality assurance** and **eliminating manual dependencies**.

---

## ğŸ› ï¸ CI/CDã§è‡ªå‹•åŒ–å¯èƒ½ãªã‚¹ãƒ†ãƒƒãƒ—ï½œAutomatable Steps via CI/CD

| ãƒ•ã‚§ãƒ¼ã‚ºï½œPhase | è‡ªå‹•åŒ–é …ç›®ï½œAutomation Tasks | ä½¿ç”¨ä¾‹ï½œExamples |
|-------------|------------------------|---------------------------|
| ãƒ•ãƒ­ãƒ³ãƒˆã‚¨ãƒ³ãƒ‰ | Lint, è«–ç†åˆæˆ, ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒå®Ÿè¡Œ<br>Lint, Synthesis, Testbench | Yosys, Verilator |
| ãƒãƒƒã‚¯ã‚¨ãƒ³ãƒ‰ | é…ç½®é…ç·š, DRC/LVS, STA<br>P&R, DRC/LVS, STA | OpenLane, Magic, Netgen |
| ãƒ¬ãƒãƒ¼ãƒˆç”Ÿæˆ | é¢ç©, ã‚¿ã‚¤ãƒŸãƒ³ã‚°, æ¶ˆè²»é›»åŠ›<br>Area, Timing, Power Reports | OpenROAD, Report Parser |
| é€šçŸ¥ãƒ»ãƒ¬ãƒ“ãƒ¥ãƒ¼ | è‡ªå‹•ãƒ¡ãƒ¼ãƒ«é€ä¿¡, PRé€£æº<br>Auto-notification, PR Checks | GitHub Actions, Slacké€šçŸ¥ |

---

## ğŸ”§ GitHub Actions ã‚’æ´»ç”¨ã—ãŸ CI æ§‹æˆä¾‹  
## ğŸ”§ Example: CI Flow using GitHub Actions

### âœ”ï¸ `.github/workflows/openlane-ci.yml`

```yaml
name: OpenLane CI

on:
  push:
    paths:
      - "designs/**"
  pull_request:
    branches: [ main ]

jobs:
  build:
    runs-on: ubuntu-latest
    steps:
      - uses: actions/checkout@v3
      - name: Setup Docker
        run: |
          docker pull efabless/openlane:current
      - name: Run Synthesis
        run: |
          docker run -v ${{ github.workspace }}:/project \
            efabless/openlane:current \
            ./flow.tcl -design my_block -tag ci-run -save

      - name: Upload reports
        uses: actions/upload-artifact@v3
        with:
          name: reports
          path: designs/my_block/runs/ci-run/reports/
```

---

## ğŸ“ˆ è‡ªå‹•æ¤œè¨¼ãƒ«ãƒ¼ãƒ—ã®æ§‹ç¯‰ã¨åŠ¹æœ  
## ğŸ“ˆ Benefits of Continuous Verification Loops

- **è¨­è¨ˆæ›´æ–°ã®ãŸã³ã«æ¤œè¨¼ãŒè‡ªå‹•å®Ÿè¡Œ**  
  *Verifications are triggered on every commit or pull request*
- **ã‚¨ãƒ©ãƒ¼é€šçŸ¥ãƒ»Slacké€£æºã§å³åº§ã«ãƒ•ã‚£ãƒ¼ãƒ‰ãƒãƒƒã‚¯**  
  *Immediate feedback via logs or Slack alerts*
- **ãƒãƒƒã‚¸è¡¨ç¤ºã‚„ãƒ¬ãƒãƒ¼ãƒˆã«ã‚ˆã‚‹çŠ¶æ…‹å¯è¦–åŒ–**  
  *Status visualization through badges and reports*

---

## ğŸ“ æ•™æçš„æ„ç¾©ï½œEducational Significance

- è¨­è¨ˆå“è³ªã‚’**è‡ªå‹•ã§ä¿è¨¼ã™ã‚‹æ–¹æ³•è«–**ã‚’ä½“é¨“ã§ãã‚‹  
  *Hands-on with quality assurance automation*
- è¨­è¨ˆãƒ»æ¤œè¨¼ãƒ»ãƒ¬ãƒ“ãƒ¥ãƒ¼ãŒ**ä¸€ä½“åŒ–ã—ãŸç¾ä»£çš„æ‰‹æ³•**ã‚’å­¦ã¹ã‚‹  
  *Learn modern integrated design-review-verification flows*
- **Open Source EDA + GitHub + Python** ã‚’æ´»ç”¨ã—ãŸ  
  **å†ç¾æ€§ã‚ã‚‹è¨­è¨ˆãƒ•ãƒ­ãƒ¼æ§‹ç¯‰ã®åŸºç¤**ã‚’ç†è§£ã§ãã‚‹  
  *Foundation for reproducible, automated design pipelines*

---

## ğŸ”— é–¢é€£ç« ï½œRelated Sections

- [`openlane_validation.md`](./openlane_validation.md)ï¼šOpenLaneã«ã‚ˆã‚‹è¨­è¨ˆæ¤œè¨¼  
  *Post-P&R verification with OpenLane*
- [`drc_lvs_erc.md`](./drc_lvs_erc.md)ï¼šãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆãƒ¬ãƒ™ãƒ«ã®æ¤œè¨¼åŸºç¤  
  *Fundamentals of layout-level checks*

---

### ğŸ¤– å¿œç”¨ç·¨ ç¬¬7ç« ï¼šè‡ªå‹•åŒ–ã¨å®Ÿè£…æ¤œè¨¼æŠ€è¡“ï½œApplied Chapter 7: Automation and Implementation Verification  
[â¡ï¸ ç« ã®è©³ç´°ã¸é€²ã‚€ï½œGo to Chapter](./README.md)

---

Â© 2025 Shinichi Samizo / MIT License
