always @(posedge clk) begin
    if (L) begin
        Q <= R;
    end else if (E) begin
        Q <= w;
    end
    // else: hold Q (no assignment needed)
end

endmodule