// Seed: 103363454
module module_0 (
    output wor id_0,
    input wire id_1
    , id_5,
    input wire id_2,
    input supply0 id_3
);
  module_2 modCall_1 ();
endmodule
module module_1 (
    output supply0 id_0,
    output wand id_1,
    output supply1 id_2,
    input supply0 id_3,
    output tri1 id_4,
    input wand id_5,
    output tri id_6,
    input tri1 id_7
);
  logic id_9;
  ;
  parameter id_10 = 1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_7,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2;
  integer id_1;
  assign module_0.id_1 = 0;
  assign id_1 = -1;
  logic [1 : 1] id_2 = id_2;
endmodule
