<DOC>
<DOCNO>EP-0623963</DOCNO> 
<TEXT>
<INVENTION-TITLE>
MOSFET on SOI substrate.
</INVENTION-TITLE>
<CLASSIFICATIONS>H01L2102	H01L21336	H01L2170	H01L218238	H01L2708	H01L2708	H01L27085	H01L27092	H01L2966	H01L2978	H01L29786	</CLASSIFICATIONS>
<CLASSIFICATIONS-THIRD>H01L	H01L	H01L	H01L	H01L	H01L	H01L	H01L	H01L	H01L	H01L	</CLASSIFICATIONS-THIRD>
<CLASSIFICATIONS-FOURTH>H01L21	H01L21	H01L21	H01L21	H01L27	H01L27	H01L27	H01L27	H01L29	H01L29	H01L29	</CLASSIFICATIONS-FOURTH>
<ABSTRACT>
A FET, in which a channel region is formed in a bridge (4) etched from the silicon layer of the SOI substrate, which bridge is enclosed in the manner of a bracket by a gate metallisation (5), a dielectric layer (6) being present between the gate metallisation (5) and the bridge (4) and the source and drain regions being provided by doping (7) in order to form a MOSFET. 
<
IMAGE
>
</ABSTRACT>
<APPLICANTS>
<APPLICANT-NAME>
SIEMENS AG
</APPLICANT-NAME>
<APPLICANT-NAME>
SIEMENS AKTIENGESELLSCHAFT
</APPLICANT-NAME>
</APPLICANTS>
<INVENTORS>
<INVENTOR-NAME>
NEPPL FRANZ DR
</INVENTOR-NAME>
<INVENTOR-NAME>
WINNERL JOSEF DR
</INVENTOR-NAME>
<INVENTOR-NAME>
NEPPL, FRANZ, DR.
</INVENTOR-NAME>
<INVENTOR-NAME>
WINNERL, JOSEF, DR.
</INVENTOR-NAME>
</INVENTORS>
</TEXT>
</DOC>
