// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
// Date        : Tue Jan  9 21:29:20 2018
// Host        : JavierPC running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               f:/ProyectosARTY/DDR_Access/DDR_Access.srcs/sources_1/bd/design_1/ip/design_1_axi_vfifo_ctrl_0_0/design_1_axi_vfifo_ctrl_0_0_sim_netlist.v
// Design      : design_1_axi_vfifo_ctrl_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_axi_vfifo_ctrl_0_0,axi_vfifo_ctrl_v2_0_17,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axi_vfifo_ctrl_v2_0_17,Vivado 2017.4" *) 
(* NotValidForBitStream *)
module design_1_axi_vfifo_ctrl_0_0
   (aclk,
    aresetn,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    vfifo_mm2s_channel_full,
    vfifo_s2mm_channel_full,
    vfifo_mm2s_channel_empty,
    vfifo_idle);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 AXI_CLOCK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME AXI_CLOCK, ASSOCIATED_BUSIF M_AXIS:M_AXI:S_AXIS, ASSOCIATED_RESET aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0" *) input aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 AXI_RESETN RST" *) (* x_interface_parameter = "XIL_INTERFACENAME AXI_RESETN, POLARITY ACTIVE_LOW" *) input aresetn;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXIS, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef" *) input s_axis_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TREADY" *) output s_axis_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TDATA" *) input [31:0]s_axis_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TSTRB" *) input [3:0]s_axis_tstrb;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TKEEP" *) input [3:0]s_axis_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TLAST" *) input s_axis_tlast;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TID" *) input [0:0]s_axis_tid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TDEST" *) input [0:0]s_axis_tdest;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXIS, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef" *) output m_axis_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TREADY" *) input m_axis_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TDATA" *) output [31:0]m_axis_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TSTRB" *) output [3:0]m_axis_tstrb;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TKEEP" *) output [3:0]m_axis_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TLAST" *) output m_axis_tlast;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TID" *) output [0:0]m_axis_tid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TDEST" *) output [0:0]m_axis_tdest;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWID" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 1, ADDR_WIDTH 32, AWUSER_WIDTH 1, ARUSER_WIDTH 1, WUSER_WIDTH 1, RUSER_WIDTH 1, BUSER_WIDTH 1, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) output [0:0]m_axi_awid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWADDR" *) output [31:0]m_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWLEN" *) output [7:0]m_axi_awlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWSIZE" *) output [2:0]m_axi_awsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWBURST" *) output [1:0]m_axi_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWLOCK" *) output [0:0]m_axi_awlock;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWCACHE" *) output [3:0]m_axi_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWPROT" *) output [2:0]m_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWQOS" *) output [3:0]m_axi_awqos;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWREGION" *) output [3:0]m_axi_awregion;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWUSER" *) output [0:0]m_axi_awuser;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWVALID" *) output m_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWREADY" *) input m_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WDATA" *) output [31:0]m_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WSTRB" *) output [3:0]m_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WLAST" *) output m_axi_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WUSER" *) output [0:0]m_axi_wuser;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WVALID" *) output m_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WREADY" *) input m_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BID" *) input [0:0]m_axi_bid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BRESP" *) input [1:0]m_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BUSER" *) input [0:0]m_axi_buser;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BVALID" *) input m_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BREADY" *) output m_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARID" *) output [0:0]m_axi_arid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARADDR" *) output [31:0]m_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARLEN" *) output [7:0]m_axi_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARSIZE" *) output [2:0]m_axi_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARBURST" *) output [1:0]m_axi_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARLOCK" *) output [0:0]m_axi_arlock;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARCACHE" *) output [3:0]m_axi_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARPROT" *) output [2:0]m_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARQOS" *) output [3:0]m_axi_arqos;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARREGION" *) output [3:0]m_axi_arregion;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARUSER" *) output [0:0]m_axi_aruser;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARVALID" *) output m_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARREADY" *) input m_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RID" *) input [0:0]m_axi_rid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RDATA" *) input [31:0]m_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RRESP" *) input [1:0]m_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RLAST" *) input m_axi_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RUSER" *) input [0:0]m_axi_ruser;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RVALID" *) input m_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RREADY" *) output m_axi_rready;
  input [1:0]vfifo_mm2s_channel_full;
  output [1:0]vfifo_s2mm_channel_full;
  output [1:0]vfifo_mm2s_channel_empty;
  output [1:0]vfifo_idle;

  wire aclk;
  wire aresetn;
  wire [31:0]m_axi_araddr;
  wire [1:0]m_axi_arburst;
  wire [3:0]m_axi_arcache;
  wire [0:0]m_axi_arid;
  wire [7:0]m_axi_arlen;
  wire [0:0]m_axi_arlock;
  wire [2:0]m_axi_arprot;
  wire [3:0]m_axi_arqos;
  wire m_axi_arready;
  wire [3:0]m_axi_arregion;
  wire [2:0]m_axi_arsize;
  wire [0:0]m_axi_aruser;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awburst;
  wire [3:0]m_axi_awcache;
  wire [0:0]m_axi_awid;
  wire [7:0]m_axi_awlen;
  wire [0:0]m_axi_awlock;
  wire [2:0]m_axi_awprot;
  wire [3:0]m_axi_awqos;
  wire m_axi_awready;
  wire [3:0]m_axi_awregion;
  wire [2:0]m_axi_awsize;
  wire [0:0]m_axi_awuser;
  wire m_axi_awvalid;
  wire [0:0]m_axi_bid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire [0:0]m_axi_buser;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire [0:0]m_axi_rid;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire [0:0]m_axi_ruser;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire [0:0]m_axi_wuser;
  wire m_axi_wvalid;
  wire [31:0]m_axis_tdata;
  wire [0:0]m_axis_tdest;
  wire [0:0]m_axis_tid;
  wire [3:0]m_axis_tkeep;
  wire m_axis_tlast;
  wire m_axis_tready;
  wire [3:0]m_axis_tstrb;
  wire m_axis_tvalid;
  wire [31:0]s_axis_tdata;
  wire [0:0]s_axis_tdest;
  wire [0:0]s_axis_tid;
  wire [3:0]s_axis_tkeep;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire [3:0]s_axis_tstrb;
  wire s_axis_tvalid;
  wire [1:0]vfifo_idle;
  wire [1:0]vfifo_mm2s_channel_empty;
  wire [1:0]vfifo_mm2s_channel_full;
  wire [1:0]vfifo_s2mm_channel_full;
  wire NLW_U0_vfifo_mm2s_rresp_err_intr_UNCONNECTED;
  wire NLW_U0_vfifo_s2mm_bresp_err_intr_UNCONNECTED;
  wire NLW_U0_vfifo_s2mm_overrun_err_intr_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tuser_UNCONNECTED;

  (* C_AR_WEIGHT_CH0 = "8" *) 
  (* C_AR_WEIGHT_CH1 = "8" *) 
  (* C_AR_WEIGHT_CH2 = "8" *) 
  (* C_AR_WEIGHT_CH3 = "8" *) 
  (* C_AR_WEIGHT_CH4 = "8" *) 
  (* C_AR_WEIGHT_CH5 = "8" *) 
  (* C_AR_WEIGHT_CH6 = "8" *) 
  (* C_AR_WEIGHT_CH7 = "8" *) 
  (* C_AXIS_TDATA_WIDTH = "32" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "1" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_BURST_SIZE = "512" *) 
  (* C_DEASSERT_TREADY = "0" *) 
  (* C_DRAM_BASE_ADDR = "80000000" *) 
  (* C_ENABLE_INTERRUPT = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXIS_TID = "1" *) 
  (* C_HAS_AXIS_TUSER = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "1" *) 
  (* C_NUM_CHANNEL = "2" *) 
  (* C_NUM_PAGE_CH0 = "4096" *) 
  (* C_NUM_PAGE_CH1 = "8" *) 
  (* C_NUM_PAGE_CH2 = "8" *) 
  (* C_NUM_PAGE_CH3 = "8" *) 
  (* C_NUM_PAGE_CH4 = "8" *) 
  (* C_NUM_PAGE_CH5 = "8" *) 
  (* C_NUM_PAGE_CH6 = "8" *) 
  (* C_NUM_PAGE_CH7 = "8" *) 
  (* C_S2MM_TXN_TIMEOUT_VAL = "64" *) 
  (* C_SELECT_XPM = "0" *) 
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 U0
       (.aclk(aclk),
        .aresetn(aresetn),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arcache(m_axi_arcache),
        .m_axi_arid(m_axi_arid),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arlock(m_axi_arlock),
        .m_axi_arprot(m_axi_arprot),
        .m_axi_arqos(m_axi_arqos),
        .m_axi_arready(m_axi_arready),
        .m_axi_arregion(m_axi_arregion),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_aruser(m_axi_aruser),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awcache(m_axi_awcache),
        .m_axi_awid(m_axi_awid),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awlock(m_axi_awlock),
        .m_axi_awprot(m_axi_awprot),
        .m_axi_awqos(m_axi_awqos),
        .m_axi_awready(m_axi_awready),
        .m_axi_awregion(m_axi_awregion),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awuser(m_axi_awuser),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bid(m_axi_bid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_buser(m_axi_buser),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rid(m_axi_rid),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_ruser(m_axi_ruser),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wuser(m_axi_wuser),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axis_tdata(m_axis_tdata),
        .m_axis_tdest(m_axis_tdest),
        .m_axis_tid(m_axis_tid),
        .m_axis_tkeep(m_axis_tkeep),
        .m_axis_tlast(m_axis_tlast),
        .m_axis_tready(m_axis_tready),
        .m_axis_tstrb(m_axis_tstrb),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[0]),
        .m_axis_tvalid(m_axis_tvalid),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tdest(s_axis_tdest),
        .s_axis_tid(s_axis_tid),
        .s_axis_tkeep(s_axis_tkeep),
        .s_axis_tlast(s_axis_tlast),
        .s_axis_tready(s_axis_tready),
        .s_axis_tstrb(s_axis_tstrb),
        .s_axis_tuser(1'b1),
        .s_axis_tvalid(s_axis_tvalid),
        .vfifo_idle(vfifo_idle),
        .vfifo_mm2s_channel_empty(vfifo_mm2s_channel_empty),
        .vfifo_mm2s_channel_full(vfifo_mm2s_channel_full),
        .vfifo_mm2s_rresp_err_intr(NLW_U0_vfifo_mm2s_rresp_err_intr_UNCONNECTED),
        .vfifo_s2mm_bresp_err_intr(NLW_U0_vfifo_s2mm_bresp_err_intr_UNCONNECTED),
        .vfifo_s2mm_channel_full(vfifo_s2mm_channel_full),
        .vfifo_s2mm_overrun_err_intr(NLW_U0_vfifo_s2mm_overrun_err_intr_UNCONNECTED));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "5" *) (* INIT = "1" *) 
(* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [4:0]syncstages_ff;

  assign dest_rst = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "5" *) (* INIT = "1" *) 
(* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__5
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [4:0]syncstages_ff;

  assign dest_rst = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "5" *) (* INIT = "1" *) 
(* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [4:0]syncstages_ff;

  assign dest_rst = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "5" *) (* INIT = "1" *) 
(* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [4:0]syncstages_ff;

  assign dest_rst = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "5" *) (* INIT = "1" *) 
(* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [4:0]syncstages_ff;

  assign dest_rst = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "5" *) (* INIT = "1" *) 
(* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [4:0]syncstages_ff;

  assign dest_rst = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* C_AR_WEIGHT_CH0 = "8" *) (* C_AR_WEIGHT_CH1 = "8" *) (* C_AR_WEIGHT_CH2 = "8" *) 
(* C_AR_WEIGHT_CH3 = "8" *) (* C_AR_WEIGHT_CH4 = "8" *) (* C_AR_WEIGHT_CH5 = "8" *) 
(* C_AR_WEIGHT_CH6 = "8" *) (* C_AR_WEIGHT_CH7 = "8" *) (* C_AXIS_TDATA_WIDTH = "32" *) 
(* C_AXIS_TID_WIDTH = "1" *) (* C_AXIS_TUSER_WIDTH = "1" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_BURST_SIZE = "512" *) (* C_DEASSERT_TREADY = "0" *) (* C_DRAM_BASE_ADDR = "80000000" *) 
(* C_ENABLE_INTERRUPT = "0" *) (* C_FAMILY = "zynq" *) (* C_HAS_AXIS_TID = "1" *) 
(* C_HAS_AXIS_TUSER = "0" *) (* C_IMPLEMENTATION_TYPE = "1" *) (* C_NUM_CHANNEL = "2" *) 
(* C_NUM_PAGE_CH0 = "4096" *) (* C_NUM_PAGE_CH1 = "8" *) (* C_NUM_PAGE_CH2 = "8" *) 
(* C_NUM_PAGE_CH3 = "8" *) (* C_NUM_PAGE_CH4 = "8" *) (* C_NUM_PAGE_CH5 = "8" *) 
(* C_NUM_PAGE_CH6 = "8" *) (* C_NUM_PAGE_CH7 = "8" *) (* C_S2MM_TXN_TIMEOUT_VAL = "64" *) 
(* C_SELECT_XPM = "0" *) (* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17
   (aclk,
    aresetn,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    vfifo_mm2s_channel_full,
    vfifo_s2mm_channel_full,
    vfifo_mm2s_channel_empty,
    vfifo_mm2s_rresp_err_intr,
    vfifo_s2mm_bresp_err_intr,
    vfifo_s2mm_overrun_err_intr,
    vfifo_idle);
  input aclk;
  input aresetn;
  input s_axis_tvalid;
  output s_axis_tready;
  input [31:0]s_axis_tdata;
  input [3:0]s_axis_tstrb;
  input [3:0]s_axis_tkeep;
  input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [0:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [31:0]m_axis_tdata;
  output [3:0]m_axis_tstrb;
  output [3:0]m_axis_tkeep;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [0:0]m_axis_tuser;
  output [0:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  output [0:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [0:0]m_axi_rid;
  input [31:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input [1:0]vfifo_mm2s_channel_full;
  output [1:0]vfifo_s2mm_channel_full;
  output [1:0]vfifo_mm2s_channel_empty;
  output vfifo_mm2s_rresp_err_intr;
  output vfifo_s2mm_bresp_err_intr;
  output vfifo_s2mm_overrun_err_intr;
  output [1:0]vfifo_idle;

  wire \<const0> ;
  wire \<const1> ;
  wire aclk;
  wire aresetn;
  wire [31:0]m_axi_araddr;
  wire [0:0]m_axi_arid;
  wire [7:0]m_axi_arlen;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [0:0]m_axi_awid;
  wire [7:0]m_axi_awlen;
  wire m_axi_awready;
  wire [1:1]\^m_axi_awsize ;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire [31:0]m_axis_tdata;
  wire [0:0]m_axis_tdest;
  wire [0:0]m_axis_tid;
  wire [3:0]m_axis_tkeep;
  wire m_axis_tlast;
  wire m_axis_tready;
  wire [0:0]m_axis_tuser;
  wire m_axis_tvalid;
  wire [31:0]s_axis_tdata;
  wire [0:0]s_axis_tdest;
  wire [0:0]s_axis_tid;
  wire [3:0]s_axis_tkeep;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire [0:0]s_axis_tuser;
  wire s_axis_tvalid;
  wire [1:0]vfifo_idle;
  wire [1:0]vfifo_mm2s_channel_empty;
  wire [1:0]vfifo_mm2s_channel_full;
  wire [1:0]vfifo_s2mm_channel_full;

  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const1> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const1> ;
  assign m_axi_arcache[0] = \<const1> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const1> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \^m_axi_awsize [1];
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const1> ;
  assign m_axi_awcache[0] = \<const1> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \^m_axi_awsize [1];
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_wstrb[3] = \<const1> ;
  assign m_axi_wstrb[2] = \<const1> ;
  assign m_axi_wstrb[1] = \<const1> ;
  assign m_axi_wstrb[0] = \<const1> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axis_tstrb[3] = \<const1> ;
  assign m_axis_tstrb[2] = \<const1> ;
  assign m_axis_tstrb[1] = \<const1> ;
  assign m_axis_tstrb[0] = \<const1> ;
  assign vfifo_mm2s_rresp_err_intr = \<const0> ;
  assign vfifo_s2mm_bresp_err_intr = \<const0> ;
  assign vfifo_s2mm_overrun_err_intr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_synth inst_vfifo
       (.M_AXIS_TID(m_axis_tdest),
        .Q({m_axi_awid,m_axi_awaddr,m_axi_awlen}),
        .aclk(aclk),
        .aresetn(aresetn),
        .\m_axi_arid[0] ({m_axi_arid,m_axi_araddr,m_axi_arlen}),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awready(m_axi_awready),
        .m_axi_awsize(\^m_axi_awsize ),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .\m_axi_wdata[31] ({m_axi_wdata,m_axi_wlast}),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axis_tdata(m_axis_tdata),
        .m_axis_tid(m_axis_tid),
        .m_axis_tkeep(m_axis_tkeep),
        .m_axis_tlast(m_axis_tlast),
        .m_axis_tready(m_axis_tready),
        .m_axis_tuser(m_axis_tuser),
        .m_axis_tvalid(m_axis_tvalid),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tdest(s_axis_tdest),
        .s_axis_tid(s_axis_tid),
        .s_axis_tkeep(s_axis_tkeep),
        .s_axis_tlast(s_axis_tlast),
        .s_axis_tready(s_axis_tready),
        .s_axis_tuser(s_axis_tuser),
        .s_axis_tvalid(s_axis_tvalid),
        .vfifo_idle(vfifo_idle),
        .\vfifo_mm2s_channel_empty[0] (vfifo_mm2s_channel_empty[0]),
        .\vfifo_mm2s_channel_empty[1] (vfifo_mm2s_channel_empty[1]),
        .vfifo_mm2s_channel_full(vfifo_mm2s_channel_full),
        .vfifo_s2mm_channel_full(vfifo_s2mm_channel_full));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_compare" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_compare__parameterized0
   (counts_matched,
    mem_init_done_reg,
    plusOp__1,
    mem_init_done_reg_0,
    sdpo_int);
  output counts_matched;
  input [2:0]mem_init_done_reg;
  input [9:0]plusOp__1;
  input mem_init_done_reg_0;
  input [9:0]sdpo_int;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire carrynet_5;
  wire carrynet_6;
  wire counts_matched;
  wire [2:0]mem_init_done_reg;
  wire mem_init_done_reg_0;
  wire [9:0]plusOp__1;
  wire [9:0]sdpo_int;
  wire [7:1]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S({mem_init_done_reg[1],v1_reg[2:1],mem_init_done_reg[0]}));
  LUT5 #(
    .INIT(32'h84000387)) 
    \gmux.gm[1].gms.ms_i_1 
       (.I0(plusOp__1[0]),
        .I1(mem_init_done_reg_0),
        .I2(sdpo_int[0]),
        .I3(plusOp__1[1]),
        .I4(sdpo_int[1]),
        .O(v1_reg[1]));
  LUT5 #(
    .INIT(32'h84000387)) 
    \gmux.gm[2].gms.ms_i_1 
       (.I0(plusOp__1[2]),
        .I1(mem_init_done_reg_0),
        .I2(sdpo_int[2]),
        .I3(plusOp__1[3]),
        .I4(sdpo_int[3]),
        .O(v1_reg[2]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({counts_matched,carrynet_6,carrynet_5,carrynet_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({v1_reg[7],mem_init_done_reg[2],v1_reg[5:4]}));
  LUT5 #(
    .INIT(32'h84000387)) 
    \gmux.gm[4].gms.ms_i_1 
       (.I0(plusOp__1[4]),
        .I1(mem_init_done_reg_0),
        .I2(sdpo_int[4]),
        .I3(plusOp__1[5]),
        .I4(sdpo_int[5]),
        .O(v1_reg[4]));
  LUT5 #(
    .INIT(32'h84000387)) 
    \gmux.gm[5].gms.ms_i_1 
       (.I0(plusOp__1[6]),
        .I1(mem_init_done_reg_0),
        .I2(sdpo_int[6]),
        .I3(plusOp__1[7]),
        .I4(sdpo_int[7]),
        .O(v1_reg[5]));
  LUT5 #(
    .INIT(32'h84000387)) 
    \gmux.gm[7].gms.ms_i_1 
       (.I0(plusOp__1[8]),
        .I1(mem_init_done_reg_0),
        .I2(sdpo_int[8]),
        .I3(plusOp__1[9]),
        .I4(sdpo_int[9]),
        .O(v1_reg[7]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_delay" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay
   (B,
    S,
    \gstage1.q_dly_reg[0]_0 ,
    \gstage1.q_dly_reg[0]_1 ,
    \gstage1.q_dly_reg[0]_2 ,
    Q,
    sdpo_int,
    aclk,
    \gstage1.q_dly_reg[31]_0 ,
    A);
  output [12:0]B;
  output [0:0]S;
  output [0:0]\gstage1.q_dly_reg[0]_0 ;
  output [0:0]\gstage1.q_dly_reg[0]_1 ;
  output [14:0]\gstage1.q_dly_reg[0]_2 ;
  input [0:0]Q;
  input [31:0]sdpo_int;
  input aclk;
  input [1:0]\gstage1.q_dly_reg[31]_0 ;
  input [0:0]A;

  wire [0:0]A;
  wire [12:0]B;
  wire [0:0]Q;
  wire [0:0]S;
  wire aclk;
  wire [0:0]\gstage1.q_dly_reg[0]_0 ;
  wire [0:0]\gstage1.q_dly_reg[0]_1 ;
  wire [14:0]\gstage1.q_dly_reg[0]_2 ;
  wire [1:0]\gstage1.q_dly_reg[31]_0 ;
  wire \gstage1.q_dly_reg_n_0_[0] ;
  wire \gstage1.q_dly_reg_n_0_[1] ;
  wire \gstage1.q_dly_reg_n_0_[2] ;
  wire \gstage1.q_dly_reg_n_0_[31] ;
  wire [31:0]sdpo_int;

  LUT2 #(
    .INIT(4'h9)) 
    eqOp_carry__0_i_1
       (.I0(B[0]),
        .I1(A),
        .O(\gstage1.q_dly_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h0041)) 
    eqOp_carry_i_4
       (.I0(\gstage1.q_dly_reg_n_0_[1] ),
        .I1(\gstage1.q_dly_reg_n_0_[2] ),
        .I2(\gstage1.q_dly_reg[31]_0 [0]),
        .I3(\gstage1.q_dly_reg_n_0_[0] ),
        .O(S));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[0]),
        .Q(\gstage1.q_dly_reg_n_0_[0] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[10]),
        .Q(\gstage1.q_dly_reg[0]_2 [7]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[11]),
        .Q(\gstage1.q_dly_reg[0]_2 [8]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[12]),
        .Q(\gstage1.q_dly_reg[0]_2 [9]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[13]),
        .Q(\gstage1.q_dly_reg[0]_2 [10]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[14]),
        .Q(\gstage1.q_dly_reg[0]_2 [11]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[15]),
        .Q(B[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[16] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[16]),
        .Q(B[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[17] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[17]),
        .Q(B[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[18] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[18]),
        .Q(B[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[19] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[19]),
        .Q(B[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[1]),
        .Q(\gstage1.q_dly_reg_n_0_[1] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[20] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[20]),
        .Q(B[5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[21] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[21]),
        .Q(B[6]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[22] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[22]),
        .Q(B[7]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[23] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[23]),
        .Q(B[8]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[24] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[24]),
        .Q(B[9]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[25] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[25]),
        .Q(B[10]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[26] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[26]),
        .Q(B[11]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[27] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[27]),
        .Q(B[12]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[28] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[28]),
        .Q(\gstage1.q_dly_reg[0]_2 [12]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[29] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[29]),
        .Q(\gstage1.q_dly_reg[0]_2 [13]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[2]),
        .Q(\gstage1.q_dly_reg_n_0_[2] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[30] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[30]),
        .Q(\gstage1.q_dly_reg[0]_2 [14]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[31] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[31]),
        .Q(\gstage1.q_dly_reg_n_0_[31] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[3]),
        .Q(\gstage1.q_dly_reg[0]_2 [0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[4]),
        .Q(\gstage1.q_dly_reg[0]_2 [1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[5]),
        .Q(\gstage1.q_dly_reg[0]_2 [2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[6]),
        .Q(\gstage1.q_dly_reg[0]_2 [3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[7]),
        .Q(\gstage1.q_dly_reg[0]_2 [4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[8]),
        .Q(\gstage1.q_dly_reg[0]_2 [5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(sdpo_int[9]),
        .Q(\gstage1.q_dly_reg[0]_2 [6]),
        .R(Q));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1
       (.I0(\gstage1.q_dly_reg_n_0_[31] ),
        .I1(\gstage1.q_dly_reg[31]_0 [1]),
        .O(\gstage1.q_dly_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_delay" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay_129
   (A,
    S,
    \gstage1.q_dly_reg[0] ,
    \gstage1.q_dly_reg[0]_0 ,
    \gstage1.q_dly_reg[0]_1 ,
    \gstage1.q_dly_reg[0]_2 ,
    Q,
    \gfwd_mode.m_valid_i_reg ,
    aclk,
    \gfwd_mode.m_valid_i_reg_0 ,
    \gfwd_mode.m_valid_i_reg_1 ,
    \gfwd_mode.m_valid_i_reg_2 ,
    \gfwd_mode.m_valid_i_reg_3 ,
    \gfwd_mode.m_valid_i_reg_4 ,
    \gfwd_mode.m_valid_i_reg_5 ,
    \gfwd_mode.m_valid_i_reg_6 ,
    \gfwd_mode.m_valid_i_reg_7 ,
    \gfwd_mode.m_valid_i_reg_8 ,
    \gfwd_mode.m_valid_i_reg_9 ,
    \gfwd_mode.m_valid_i_reg_10 ,
    \gfwd_mode.m_valid_i_reg_11 ,
    \gstage1.q_dly_reg[30]_0 ,
    B,
    D);
  output [12:0]A;
  output [2:0]S;
  output [0:0]\gstage1.q_dly_reg[0] ;
  output [3:0]\gstage1.q_dly_reg[0]_0 ;
  output [0:0]\gstage1.q_dly_reg[0]_1 ;
  output [1:0]\gstage1.q_dly_reg[0]_2 ;
  input [0:0]Q;
  input \gfwd_mode.m_valid_i_reg ;
  input aclk;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input \gfwd_mode.m_valid_i_reg_1 ;
  input \gfwd_mode.m_valid_i_reg_2 ;
  input \gfwd_mode.m_valid_i_reg_3 ;
  input \gfwd_mode.m_valid_i_reg_4 ;
  input \gfwd_mode.m_valid_i_reg_5 ;
  input \gfwd_mode.m_valid_i_reg_6 ;
  input \gfwd_mode.m_valid_i_reg_7 ;
  input \gfwd_mode.m_valid_i_reg_8 ;
  input \gfwd_mode.m_valid_i_reg_9 ;
  input \gfwd_mode.m_valid_i_reg_10 ;
  input \gfwd_mode.m_valid_i_reg_11 ;
  input [14:0]\gstage1.q_dly_reg[30]_0 ;
  input [11:0]B;
  input [16:0]D;

  wire [12:0]A;
  wire [11:0]B;
  wire [16:0]D;
  wire [0:0]Q;
  wire [2:0]S;
  wire aclk;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.m_valid_i_reg_1 ;
  wire \gfwd_mode.m_valid_i_reg_10 ;
  wire \gfwd_mode.m_valid_i_reg_11 ;
  wire \gfwd_mode.m_valid_i_reg_2 ;
  wire \gfwd_mode.m_valid_i_reg_3 ;
  wire \gfwd_mode.m_valid_i_reg_4 ;
  wire \gfwd_mode.m_valid_i_reg_5 ;
  wire \gfwd_mode.m_valid_i_reg_6 ;
  wire \gfwd_mode.m_valid_i_reg_7 ;
  wire \gfwd_mode.m_valid_i_reg_8 ;
  wire \gfwd_mode.m_valid_i_reg_9 ;
  wire [0:0]\gstage1.q_dly_reg[0] ;
  wire [3:0]\gstage1.q_dly_reg[0]_0 ;
  wire [0:0]\gstage1.q_dly_reg[0]_1 ;
  wire [1:0]\gstage1.q_dly_reg[0]_2 ;
  wire [14:0]\gstage1.q_dly_reg[30]_0 ;
  wire \gstage1.q_dly_reg_n_0_[10] ;
  wire \gstage1.q_dly_reg_n_0_[11] ;
  wire \gstage1.q_dly_reg_n_0_[12] ;
  wire \gstage1.q_dly_reg_n_0_[13] ;
  wire \gstage1.q_dly_reg_n_0_[14] ;
  wire \gstage1.q_dly_reg_n_0_[28] ;
  wire \gstage1.q_dly_reg_n_0_[29] ;
  wire \gstage1.q_dly_reg_n_0_[30] ;
  wire \gstage1.q_dly_reg_n_0_[3] ;
  wire \gstage1.q_dly_reg_n_0_[4] ;
  wire \gstage1.q_dly_reg_n_0_[5] ;
  wire \gstage1.q_dly_reg_n_0_[6] ;
  wire \gstage1.q_dly_reg_n_0_[7] ;
  wire \gstage1.q_dly_reg_n_0_[8] ;
  wire \gstage1.q_dly_reg_n_0_[9] ;

  LUT6 #(
    .INIT(64'h9009000000009009)) 
    eqOp_carry__0_i_2
       (.I0(\gstage1.q_dly_reg_n_0_[12] ),
        .I1(\gstage1.q_dly_reg[30]_0 [9]),
        .I2(\gstage1.q_dly_reg[30]_0 [11]),
        .I3(\gstage1.q_dly_reg_n_0_[14] ),
        .I4(\gstage1.q_dly_reg[30]_0 [10]),
        .I5(\gstage1.q_dly_reg_n_0_[13] ),
        .O(\gstage1.q_dly_reg[0] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    eqOp_carry_i_1
       (.I0(\gstage1.q_dly_reg_n_0_[9] ),
        .I1(\gstage1.q_dly_reg[30]_0 [6]),
        .I2(\gstage1.q_dly_reg[30]_0 [8]),
        .I3(\gstage1.q_dly_reg_n_0_[11] ),
        .I4(\gstage1.q_dly_reg[30]_0 [7]),
        .I5(\gstage1.q_dly_reg_n_0_[10] ),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    eqOp_carry_i_2
       (.I0(\gstage1.q_dly_reg_n_0_[6] ),
        .I1(\gstage1.q_dly_reg[30]_0 [3]),
        .I2(\gstage1.q_dly_reg[30]_0 [5]),
        .I3(\gstage1.q_dly_reg_n_0_[8] ),
        .I4(\gstage1.q_dly_reg[30]_0 [4]),
        .I5(\gstage1.q_dly_reg_n_0_[7] ),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    eqOp_carry_i_3
       (.I0(\gstage1.q_dly_reg_n_0_[3] ),
        .I1(\gstage1.q_dly_reg[30]_0 [0]),
        .I2(\gstage1.q_dly_reg[30]_0 [2]),
        .I3(\gstage1.q_dly_reg_n_0_[5] ),
        .I4(\gstage1.q_dly_reg[30]_0 [1]),
        .I5(\gstage1.q_dly_reg_n_0_[4] ),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\gstage1.q_dly_reg_n_0_[10] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\gstage1.q_dly_reg_n_0_[11] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\gstage1.q_dly_reg_n_0_[12] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\gstage1.q_dly_reg_n_0_[13] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(\gstage1.q_dly_reg_n_0_[14] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg ),
        .Q(A[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[16] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_0 ),
        .Q(A[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[17] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_1 ),
        .Q(A[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[18] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_2 ),
        .Q(A[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[19] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_3 ),
        .Q(A[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[20] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_4 ),
        .Q(A[5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[21] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_5 ),
        .Q(A[6]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[22] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_6 ),
        .Q(A[7]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[23] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_7 ),
        .Q(A[8]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[24] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_8 ),
        .Q(A[9]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[25] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_9 ),
        .Q(A[10]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[26] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_10 ),
        .Q(A[11]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[27] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_11 ),
        .Q(A[12]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[28] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[13]),
        .Q(\gstage1.q_dly_reg_n_0_[28] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[29] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[14]),
        .Q(\gstage1.q_dly_reg_n_0_[29] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\gstage1.q_dly_reg[0]_2 [0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[30] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[15]),
        .Q(\gstage1.q_dly_reg_n_0_[30] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[31] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[16]),
        .Q(\gstage1.q_dly_reg[0]_2 [1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\gstage1.q_dly_reg_n_0_[3] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\gstage1.q_dly_reg_n_0_[4] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\gstage1.q_dly_reg_n_0_[5] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\gstage1.q_dly_reg_n_0_[6] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\gstage1.q_dly_reg_n_0_[7] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\gstage1.q_dly_reg_n_0_[8] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\gstage1.q_dly_reg_n_0_[9] ),
        .R(Q));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2
       (.I0(\gstage1.q_dly_reg_n_0_[28] ),
        .I1(\gstage1.q_dly_reg[30]_0 [12]),
        .I2(\gstage1.q_dly_reg[30]_0 [14]),
        .I3(\gstage1.q_dly_reg_n_0_[30] ),
        .I4(\gstage1.q_dly_reg[30]_0 [13]),
        .I5(\gstage1.q_dly_reg_n_0_[29] ),
        .O(\gstage1.q_dly_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1
       (.I0(A[10]),
        .I1(B[9]),
        .I2(B[11]),
        .I3(A[12]),
        .I4(B[10]),
        .I5(A[11]),
        .O(\gstage1.q_dly_reg[0]_0 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2
       (.I0(A[7]),
        .I1(B[6]),
        .I2(B[8]),
        .I3(A[9]),
        .I4(B[7]),
        .I5(A[8]),
        .O(\gstage1.q_dly_reg[0]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3
       (.I0(A[4]),
        .I1(B[3]),
        .I2(B[5]),
        .I3(A[6]),
        .I4(B[4]),
        .I5(A[5]),
        .O(\gstage1.q_dly_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4
       (.I0(A[1]),
        .I1(B[0]),
        .I2(B[2]),
        .I3(A[3]),
        .I4(B[1]),
        .I5(A[2]),
        .O(\gstage1.q_dly_reg[0]_0 [0]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_delay" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized0
   (pntrs_eql_dly,
    Q,
    aclk,
    CO,
    \gstage1.q_dly_reg[15] );
  output pntrs_eql_dly;
  input [0:0]Q;
  input aclk;
  input [0:0]CO;
  input [0:0]\gstage1.q_dly_reg[15] ;

  wire [0:0]CO;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]\gstage1.q_dly_reg[15] ;
  wire pntrs_eql;
  wire pntrs_eql_dly;

  LUT2 #(
    .INIT(4'h8)) 
    \gstage1.q_dly[0]_i_1 
       (.I0(CO),
        .I1(\gstage1.q_dly_reg[15] ),
        .O(pntrs_eql));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(pntrs_eql),
        .Q(pntrs_eql_dly),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_delay" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1
   (I147,
    Q,
    \gfwd_mode.storage_data1_reg[0] ,
    aclk);
  output [0:0]I147;
  input [0:0]Q;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input aclk;

  wire [0:0]I147;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gnstage1.q_dly_reg_n_0_[0][0] ;

  FDRE #(
    .INIT(1'b0)) 
    \gnstage1.q_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(\gnstage1.q_dly_reg_n_0_[0][0] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gnstage1.q_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gnstage1.q_dly_reg_n_0_[0][0] ),
        .Q(I147),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_delay" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_15
   (\gcc0.gc0.count_d1_reg[3] ,
    \gcc0.gc0.count_d1_reg[3]_0 ,
    we_ar_txn,
    p_19_out,
    Q,
    bram_rd_en,
    aclk,
    ram_full_fb_i_reg,
    mem_init_done,
    out);
  output \gcc0.gc0.count_d1_reg[3] ;
  output [0:0]\gcc0.gc0.count_d1_reg[3]_0 ;
  output we_ar_txn;
  output p_19_out;
  input [0:0]Q;
  input bram_rd_en;
  input aclk;
  input ram_full_fb_i_reg;
  input mem_init_done;
  input out;

  wire [0:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire \gcc0.gc0.count_d1_reg[3] ;
  wire [0:0]\gcc0.gc0.count_d1_reg[3]_0 ;
  wire \gnstage1.q_dly_reg[0]_13 ;
  wire mem_init_done;
  wire out;
  wire p_19_out;
  wire ram_full_fb_i_reg;
  wire we_ar_txn;

  LUT2 #(
    .INIT(4'h2)) 
    \gcc0.gc0.count_d1[3]_i_1 
       (.I0(\gcc0.gc0.count_d1_reg[3] ),
        .I1(out),
        .O(p_19_out));
  LUT2 #(
    .INIT(4'h2)) 
    \gcc0.gc0.count_d1[3]_i_1__1 
       (.I0(\gcc0.gc0.count_d1_reg[3] ),
        .I1(ram_full_fb_i_reg),
        .O(\gcc0.gc0.count_d1_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gnstage1.q_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(bram_rd_en),
        .Q(\gnstage1.q_dly_reg[0]_13 ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gnstage1.q_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gnstage1.q_dly_reg[0]_13 ),
        .Q(\gcc0.gc0.count_d1_reg[3] ),
        .R(Q));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_5_i_1__0
       (.I0(\gcc0.gc0.count_d1_reg[3] ),
        .I1(mem_init_done),
        .O(we_ar_txn));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_delay" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_54
   (DIN,
    Q,
    \gfwd_mode.storage_data1_reg[0] ,
    aclk);
  output [0:0]DIN;
  input [0:0]Q;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input aclk;

  wire [0:0]DIN;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gnstage1.q_dly_reg_n_0_[0][0] ;

  FDRE #(
    .INIT(1'b0)) 
    \gnstage1.q_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(\gnstage1.q_dly_reg_n_0_[0][0] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gnstage1.q_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gnstage1.q_dly_reg_n_0_[0][0] ),
        .Q(DIN),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_delay" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_55
   (mcpf_to_argen_tvalid,
    WEBWE,
    Q,
    bram_rd_en,
    aclk,
    out);
  output mcpf_to_argen_tvalid;
  output [0:0]WEBWE;
  input [0:0]Q;
  input bram_rd_en;
  input aclk;
  input out;

  wire [0:0]Q;
  wire [0:0]WEBWE;
  wire aclk;
  wire bram_rd_en;
  wire \gnstage1.q_dly_reg[0]_17 ;
  wire mcpf_to_argen_tvalid;
  wire out;

  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3__0 
       (.I0(mcpf_to_argen_tvalid),
        .I1(out),
        .O(WEBWE));
  FDRE #(
    .INIT(1'b0)) 
    \gnstage1.q_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(bram_rd_en),
        .Q(\gnstage1.q_dly_reg[0]_17 ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gnstage1.q_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gnstage1.q_dly_reg[0]_17 ),
        .Q(mcpf_to_argen_tvalid),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_delay" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized2
   (WR_DATA,
    Q,
    mem_init_done,
    \gnstage1.q_dly_reg[1][0] ,
    \wr_rst_reg_reg[15] ,
    D,
    aclk);
  output [28:0]WR_DATA;
  output [14:0]Q;
  input mem_init_done;
  input [28:0]\gnstage1.q_dly_reg[1][0] ;
  input [0:0]\wr_rst_reg_reg[15] ;
  input [14:0]D;
  input aclk;

  wire [14:0]D;
  wire [14:0]Q;
  wire [28:0]WR_DATA;
  wire aclk;
  wire [28:0]\gnstage1.q_dly_reg[1][0] ;
  wire mem_init_done;
  wire [0:0]\wr_rst_reg_reg[15] ;

  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(\wr_rst_reg_reg[15] ));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_0_5_i_2__1
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [1]),
        .O(WR_DATA[1]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_0_5_i_3
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [0]),
        .O(WR_DATA[0]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_0_5_i_4__1
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [3]),
        .O(WR_DATA[3]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_0_5_i_5__1
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [2]),
        .O(WR_DATA[2]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_12_17_i_1
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [11]),
        .O(WR_DATA[11]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_12_17_i_2
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [10]),
        .O(WR_DATA[10]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_12_17_i_3
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [13]),
        .O(WR_DATA[13]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_12_17_i_4
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [12]),
        .O(WR_DATA[12]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_12_17_i_5
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [15]),
        .O(WR_DATA[15]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_12_17_i_6
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [14]),
        .O(WR_DATA[14]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_18_23_i_1
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [17]),
        .O(WR_DATA[17]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_18_23_i_2
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [16]),
        .O(WR_DATA[16]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_18_23_i_3
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [19]),
        .O(WR_DATA[19]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_18_23_i_4
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [18]),
        .O(WR_DATA[18]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_18_23_i_5
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [21]),
        .O(WR_DATA[21]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_18_23_i_6
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [20]),
        .O(WR_DATA[20]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_24_29_i_1
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [22]),
        .O(WR_DATA[22]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_24_29_i_3
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [24]),
        .O(WR_DATA[24]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_24_29_i_4
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [23]),
        .O(WR_DATA[23]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_24_29_i_5
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [26]),
        .O(WR_DATA[26]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_24_29_i_6
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [25]),
        .O(WR_DATA[25]));
  LUT3 #(
    .INIT(8'hEF)) 
    ram_reg_0_1_30_31_i_1__1
       (.I0(\gnstage1.q_dly_reg[1][0] [28]),
        .I1(Q[14]),
        .I2(mem_init_done),
        .O(WR_DATA[28]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_30_31_i_2
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [27]),
        .O(WR_DATA[27]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_6_11_i_1__1
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [5]),
        .O(WR_DATA[5]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_6_11_i_2__1
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [4]),
        .O(WR_DATA[4]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_6_11_i_3__1
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [7]),
        .O(WR_DATA[7]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_6_11_i_4__1
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [6]),
        .O(WR_DATA[6]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_6_11_i_5__1
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [9]),
        .O(WR_DATA[9]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_1_6_11_i_6__1
       (.I0(Q[14]),
        .I1(mem_init_done),
        .I2(\gnstage1.q_dly_reg[1][0] [8]),
        .O(WR_DATA[8]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_delay" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized3
   (DIN,
    curr_state_reg,
    aclk,
    active_ch_dly_reg_r_2,
    Q);
  output [0:0]DIN;
  input [0:0]curr_state_reg;
  input aclk;
  input active_ch_dly_reg_r_2;
  input [0:0]Q;

  wire [0:0]DIN;
  wire [0:0]Q;
  wire aclk;
  wire active_ch_dly_reg_r_2;
  wire [0:0]curr_state_reg;
  wire \gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0 ;
  wire \gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ;
  wire \gnstage1.q_dly_reg_gate_n_0 ;

  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/trans_dly_inst/gnstage1.q_dly_reg[1] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/trans_dly_inst/gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(curr_state_reg),
        .Q(\gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0 ));
  FDRE \gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 
       (.C(aclk),
        .CE(1'b1),
        .D(\gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0 ),
        .Q(\gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE \gnstage1.q_dly_reg[3][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gnstage1.q_dly_reg_gate_n_0 ),
        .Q(DIN),
        .R(Q));
  LUT2 #(
    .INIT(4'h8)) 
    \gnstage1.q_dly_reg_gate 
       (.I0(\gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ),
        .I1(active_ch_dly_reg_r_2),
        .O(\gnstage1.q_dly_reg_gate_n_0 ));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_delay" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized4
   (DIN,
    Q,
    D,
    aclk);
  output [12:0]DIN;
  input [0:0]Q;
  input [12:0]D;
  input aclk;

  wire [12:0]D;
  wire [12:0]DIN;
  wire [0:0]Q;
  wire aclk;

  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(DIN[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(DIN[10]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(DIN[11]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(DIN[12]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(DIN[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(DIN[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(DIN[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(DIN[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(DIN[5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(DIN[6]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(DIN[7]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(DIN[8]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \gstage1.q_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(DIN[9]),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_synth" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_synth
   (M_AXIS_TID,
    \vfifo_mm2s_channel_empty[1] ,
    \vfifo_mm2s_channel_empty[0] ,
    m_axis_tvalid,
    s_axis_tready,
    m_axi_awsize,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tuser,
    m_axis_tkeep,
    m_axis_tdata,
    m_axi_rready,
    m_axi_bready,
    vfifo_s2mm_channel_full,
    vfifo_idle,
    Q,
    \m_axi_wdata[31] ,
    \m_axi_arid[0] ,
    m_axi_awvalid,
    m_axi_wvalid,
    m_axi_arvalid,
    aclk,
    m_axi_bvalid,
    vfifo_mm2s_channel_full,
    m_axis_tready,
    s_axis_tid,
    s_axis_tkeep,
    s_axis_tuser,
    s_axis_tlast,
    s_axis_tdata,
    s_axis_tdest,
    s_axis_tvalid,
    m_axi_rdata,
    m_axi_rvalid,
    m_axi_awready,
    m_axi_wready,
    m_axi_arready,
    aresetn);
  output [0:0]M_AXIS_TID;
  output \vfifo_mm2s_channel_empty[1] ;
  output \vfifo_mm2s_channel_empty[0] ;
  output m_axis_tvalid;
  output s_axis_tready;
  output [0:0]m_axi_awsize;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tuser;
  output [3:0]m_axis_tkeep;
  output [31:0]m_axis_tdata;
  output m_axi_rready;
  output m_axi_bready;
  output [1:0]vfifo_s2mm_channel_full;
  output [1:0]vfifo_idle;
  output [40:0]Q;
  output [32:0]\m_axi_wdata[31] ;
  output [40:0]\m_axi_arid[0] ;
  output m_axi_awvalid;
  output m_axi_wvalid;
  output m_axi_arvalid;
  input aclk;
  input m_axi_bvalid;
  input [1:0]vfifo_mm2s_channel_full;
  input m_axis_tready;
  input [0:0]s_axis_tid;
  input [3:0]s_axis_tkeep;
  input [0:0]s_axis_tuser;
  input s_axis_tlast;
  input [31:0]s_axis_tdata;
  input [0:0]s_axis_tdest;
  input s_axis_tvalid;
  input [31:0]m_axi_rdata;
  input m_axi_rvalid;
  input m_axi_awready;
  input m_axi_wready;
  input m_axi_arready;
  input aresetn;

  wire [0:0]M_AXIS_TID;
  wire [40:0]Q;
  wire Q_i_1__0__0_n_0;
  wire Q_i_1__9_n_0;
  wire aclk;
  wire ar_fifo_inst_n_0;
  wire ar_fifo_inst_n_1;
  wire ar_fifo_inst_n_2;
  wire aresetn;
  wire \argen_inst/prog_full_i ;
  wire aw_fifo_inst_n_0;
  wire aw_fifo_inst_n_1;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_0 ;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_1 ;
  wire gvfifo_top_n_178;
  wire [31:0]m_axi_araddr_i;
  wire [40:0]\m_axi_arid[0] ;
  wire m_axi_arid_i;
  wire [7:0]m_axi_arlen_i;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_arvalid_i;
  wire [31:0]m_axi_awaddr_i;
  wire m_axi_awid_i;
  wire [7:0]m_axi_awlen_i;
  wire m_axi_awready;
  wire [0:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire [32:0]\m_axi_wdata[31] ;
  wire [31:0]m_axi_wdata_i;
  wire m_axi_wlast_i;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire [31:0]m_axis_tdata;
  wire [0:0]m_axis_tid;
  wire [3:0]m_axis_tkeep;
  wire m_axis_tlast;
  wire m_axis_tready;
  wire [0:0]m_axis_tuser;
  wire m_axis_tvalid;
  wire \mcdf_inst/active_ch_dly_reg[1]_6 ;
  wire \mcdf_inst/mcf_dfl_rd_inst/pntrs_eql_dly ;
  wire [1:1]\mcdf_inst/mcf_dfl_wr_inst/active_ch_valid_dly ;
  wire \mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/POR_A ;
  wire \mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ram_rstram_b ;
  wire \mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/POR_A ;
  wire \mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ram_rstram_b ;
  wire [40:40]mm2s_to_switch_payload;
  wire mm2s_trans_last_arb;
  wire [31:0]s_axis_tdata;
  wire [0:0]s_axis_tdest;
  wire [0:0]s_axis_tid;
  wire [3:0]s_axis_tkeep;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire [0:0]s_axis_tuser;
  wire s_axis_tvalid;
  wire \tid_fifo_inst/prog_full_i ;
  wire [1:0]vfifo_idle;
  wire \vfifo_mm2s_channel_empty[0] ;
  wire \vfifo_mm2s_channel_empty[1] ;
  wire [1:0]vfifo_mm2s_channel_full;
  wire [1:0]vfifo_s2mm_channel_full;
  wire w_fifo_inst_n_0;
  wire w_fifo_inst_n_1;
  wire [15:1]wr_rst_i;

  LUT5 #(
    .INIT(32'hBBBB0B00)) 
    Q_i_1__0__0
       (.I0(\mcdf_inst/active_ch_dly_reg[1]_6 ),
        .I1(\mcdf_inst/mcf_dfl_wr_inst/active_ch_valid_dly ),
        .I2(gvfifo_top_n_178),
        .I3(\mcdf_inst/mcf_dfl_rd_inst/pntrs_eql_dly ),
        .I4(vfifo_idle[0]),
        .O(Q_i_1__0__0_n_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    Q_i_1__9
       (.I0(\mcdf_inst/mcf_dfl_wr_inst/active_ch_valid_dly ),
        .I1(\mcdf_inst/active_ch_dly_reg[1]_6 ),
        .I2(\mcdf_inst/mcf_dfl_rd_inst/pntrs_eql_dly ),
        .I3(gvfifo_top_n_178),
        .I4(vfifo_idle[1]),
        .O(Q_i_1__9_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    Q_i_5
       (.I0(m_axis_tready),
        .I1(mm2s_to_switch_payload),
        .I2(m_axis_tvalid),
        .O(mm2s_trans_last_arb));
  design_1_axi_vfifo_ctrl_0_0_fifo_top__xdcDup__1 ar_fifo_inst
       (.E(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .I147({m_axi_arid_i,m_axi_araddr_i,m_axi_arlen_i}),
        .M_AXI_ARVALID(m_axi_arvalid_i),
        .Q(wr_rst_i[15]),
        .aclk(aclk),
        .\gfwd_rev.s_ready_i_reg (ar_fifo_inst_n_2),
        .\gpfs.prog_full_i_reg (ar_fifo_inst_n_1),
        .\m_axi_arid[0] (\m_axi_arid[0] ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .out(ar_fifo_inst_n_0),
        .prog_full_i(\argen_inst/prog_full_i ));
  design_1_axi_vfifo_ctrl_0_0_fifo_top aw_fifo_inst
       (.DI({m_axi_awid_i,m_axi_awaddr_i,m_axi_awlen_i}),
        .E(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_1 ),
        .Q(wr_rst_i[15]),
        .TREADY_S2MM(aw_fifo_inst_n_1),
        .aclk(aclk),
        .\gpfs.prog_full_i_reg (w_fifo_inst_n_1),
        .\m_axi_awid[0] (Q),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .out(aw_fifo_inst_n_0),
        .prog_full_i(\tid_fifo_inst/prog_full_i ));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_top gvfifo_top
       (.D({s_axis_tid,s_axis_tkeep,s_axis_tuser,s_axis_tlast,s_axis_tdata,s_axis_tdest}),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ({m_axi_wlast_i,m_axi_wdata_i}),
        .DI({m_axi_awid_i,m_axi_awaddr_i,m_axi_awlen_i}),
        .E(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_1 ),
        .I147({m_axi_arid_i,m_axi_araddr_i,m_axi_arlen_i}),
        .M_AXI_ARVALID(m_axi_arvalid_i),
        .POR_A(\mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/POR_A ),
        .POR_A_0(\mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/POR_A ),
        .Q({wr_rst_i[15],wr_rst_i[1]}),
        .Q_reg({mm2s_to_switch_payload,m_axis_tlast,m_axis_tid,m_axis_tuser,M_AXIS_TID,m_axis_tkeep,m_axis_tdata}),
        .Q_reg_0(\mcdf_inst/mcf_dfl_wr_inst/active_ch_valid_dly ),
        .TREADY_S2MM(aw_fifo_inst_n_1),
        .aclk(aclk),
        .\active_ch_dly_reg[1][0] (Q_i_1__0__0_n_0),
        .\active_ch_dly_reg[1]_6 (\mcdf_inst/active_ch_dly_reg[1]_6 ),
        .\active_ch_dly_reg[2][0] (gvfifo_top_n_178),
        .\gcc0.gc0.count_d1_reg[3] (\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .\gpfs.prog_full_i_reg (ar_fifo_inst_n_2),
        .\gpfs.prog_full_i_reg_0 (ar_fifo_inst_n_1),
        .\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] (Q_i_1__9_n_0),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .mm2s_trans_last_arb(mm2s_trans_last_arb),
        .out(aw_fifo_inst_n_0),
        .pntrs_eql_dly(\mcdf_inst/mcf_dfl_rd_inst/pntrs_eql_dly ),
        .prog_full_i(\argen_inst/prog_full_i ),
        .prog_full_i_1(\tid_fifo_inst/prog_full_i ),
        .ram_full_fb_i_reg(w_fifo_inst_n_0),
        .ram_full_fb_i_reg_0(ar_fifo_inst_n_0),
        .ram_rstram_b(\mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ram_rstram_b ),
        .ram_rstram_b_2(\mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ram_rstram_b ),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid),
        .vfifo_idle(vfifo_idle),
        .\vfifo_mm2s_channel_empty[0] (\vfifo_mm2s_channel_empty[0] ),
        .\vfifo_mm2s_channel_empty[1] (\vfifo_mm2s_channel_empty[1] ),
        .vfifo_mm2s_channel_full(vfifo_mm2s_channel_full),
        .vfifo_s2mm_channel_full(vfifo_s2mm_channel_full));
  design_1_axi_vfifo_ctrl_0_0_vfifo_reset_blk rstblk
       (.POR_A(\mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/POR_A ),
        .POR_A_1(\mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/POR_A ),
        .Q({wr_rst_i[15],wr_rst_i[1]}),
        .aclk(aclk),
        .aresetn(aresetn),
        .ram_rstram_b(\mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ram_rstram_b ),
        .ram_rstram_b_0(\mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ram_rstram_b ));
  design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized0 w_fifo_inst
       (.E(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_0 ),
        .Q(wr_rst_i[15]),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[33] ({m_axi_wlast_i,m_axi_wdata_i}),
        .\gpfs.prog_full_i_reg (w_fifo_inst_n_1),
        .\m_axi_wdata[31] (\m_axi_wdata[31] ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(w_fifo_inst_n_0));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_wr_pf_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss
   (Q_reg,
    Q_reg_0,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[0] ,
    pntr_roll_over,
    D_0,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    mcdf_full,
    \active_ch_dly_reg[4]_9 ,
    \active_ch_dly_reg[4][0] ,
    p_0_out,
    D);
  output Q_reg;
  output Q_reg_0;
  input aclk;
  input [1:0]Q;
  input \gfwd_mode.storage_data1_reg[0] ;
  input pntr_roll_over;
  input [12:0]D_0;
  input [12:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input [1:0]mcdf_full;
  input \active_ch_dly_reg[4]_9 ;
  input \active_ch_dly_reg[4][0] ;
  input p_0_out;
  input [1:0]D;

  wire [1:0]D;
  wire [12:0]D_0;
  wire [1:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire [9:0]a;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4]_9 ;
  wire [12:0]ch_depth_minus_rd_m_wr;
  wire [12:0]diff_pntr;
  wire \diff_pntr[0]_i_1_n_0 ;
  wire \diff_pntr[10]_i_1_n_0 ;
  wire \diff_pntr[11]_i_1_n_0 ;
  wire \diff_pntr[12]_i_1_n_0 ;
  wire \diff_pntr[1]_i_1_n_0 ;
  wire \diff_pntr[2]_i_1_n_0 ;
  wire \diff_pntr[3]_i_1_n_0 ;
  wire \diff_pntr[4]_i_1_n_0 ;
  wire \diff_pntr[5]_i_1_n_0 ;
  wire \diff_pntr[6]_i_1_n_0 ;
  wire \diff_pntr[7]_i_1_n_0 ;
  wire \diff_pntr[8]_i_1_n_0 ;
  wire \diff_pntr[9]_i_1_n_0 ;
  wire geqOp;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [12:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg_n_0 ;
  wire \gset.prog_full_i_i_10_n_0 ;
  wire \gset.prog_full_i_i_11_n_0 ;
  wire \gset.prog_full_i_i_12_n_0 ;
  wire \gset.prog_full_i_i_13_n_0 ;
  wire \gset.prog_full_i_i_14_n_0 ;
  wire \gset.prog_full_i_i_15_n_0 ;
  wire \gset.prog_full_i_i_3_n_0 ;
  wire \gset.prog_full_i_i_4_n_0 ;
  wire \gset.prog_full_i_i_5_n_0 ;
  wire \gset.prog_full_i_i_6_n_0 ;
  wire \gset.prog_full_i_i_7_n_0 ;
  wire \gset.prog_full_i_i_8_n_0 ;
  wire \gset.prog_full_i_i_9_n_0 ;
  wire \gset.prog_full_i_reg_i_1_n_2 ;
  wire \gset.prog_full_i_reg_i_1_n_3 ;
  wire \gset.prog_full_i_reg_i_2_n_0 ;
  wire \gset.prog_full_i_reg_i_2_n_1 ;
  wire \gset.prog_full_i_reg_i_2_n_2 ;
  wire \gset.prog_full_i_reg_i_2_n_3 ;
  wire [1:0]mcdf_full;
  wire p_0_out;
  wire p_0_out_0;
  wire [9:0]\pf_thresh_dly_reg[0]_2 ;
  wire [9:0]\pf_thresh_dly_reg[1]_3 ;
  wire [9:0]\pf_thresh_dly_reg[2]_4 ;
  wire pntr_roll_over;
  wire [12:0]rd_pntr_minus_wr_pntr;
  wire [12:0]rd_pntr_pf_dly;
  wire rd_pntr_roll_over_d1;
  wire rd_pntr_roll_over_d2;
  wire [12:0]s;
  wire [12:0]wr_minus_rd_dly;
  wire [12:0]wr_pntr_pf_dly;
  wire wr_pntr_roll_over_d1;
  wire wr_pntr_roll_over_d2;
  wire wr_pntr_roll_over_dly;
  wire [3:3]\NLW_gset.prog_full_i_reg_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_gset.prog_full_i_reg_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_gset.prog_full_i_reg_i_2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000000000EAEAEA)) 
    Q_i_1__3
       (.I0(mcdf_full[1]),
        .I1(\active_ch_dly_reg[4]_9 ),
        .I2(p_0_out_0),
        .I3(\active_ch_dly_reg[4][0] ),
        .I4(p_0_out),
        .I5(Q[1]),
        .O(Q_reg));
  LUT6 #(
    .INIT(64'h00000000AEAE00AE)) 
    Q_i_1__6
       (.I0(mcdf_full[0]),
        .I1(p_0_out_0),
        .I2(\active_ch_dly_reg[4]_9 ),
        .I3(p_0_out),
        .I4(\active_ch_dly_reg[4][0] ),
        .I5(Q[1]),
        .O(Q_reg_0));
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11 ch_dpth_rd_wr
       (.Q({a[9],a[0]}),
        .S(ch_depth_minus_rd_m_wr),
        .aclk(aclk),
        .i_primitive(rd_pntr_minus_wr_pntr),
        .\wr_rst_reg_reg[15] (Q[1]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[0]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[0]),
        .I1(wr_minus_rd_dly[0]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[10]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[10]),
        .I1(wr_minus_rd_dly[10]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[11]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[11]),
        .I1(wr_minus_rd_dly[11]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[12]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[12]),
        .I1(wr_minus_rd_dly[12]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[1]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[1]),
        .I1(wr_minus_rd_dly[1]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[2]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[2]),
        .I1(wr_minus_rd_dly[2]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[3]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[3]),
        .I1(wr_minus_rd_dly[3]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[4]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[4]),
        .I1(wr_minus_rd_dly[4]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[5]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[5]),
        .I1(wr_minus_rd_dly[5]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[6]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[6]),
        .I1(wr_minus_rd_dly[6]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[7]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[7]),
        .I1(wr_minus_rd_dly[7]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[8]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[8]),
        .I1(wr_minus_rd_dly[8]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[9]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[9]),
        .I1(wr_minus_rd_dly[9]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(\diff_pntr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[0]_i_1_n_0 ),
        .Q(diff_pntr[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[10]_i_1_n_0 ),
        .Q(diff_pntr[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[11]_i_1_n_0 ),
        .Q(diff_pntr[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[12]_i_1_n_0 ),
        .Q(diff_pntr[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[1]_i_1_n_0 ),
        .Q(diff_pntr[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[2]_i_1_n_0 ),
        .Q(diff_pntr[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[3]_i_1_n_0 ),
        .Q(diff_pntr[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[4]_i_1_n_0 ),
        .Q(diff_pntr[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[5]_i_1_n_0 ),
        .Q(diff_pntr[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[6]_i_1_n_0 ),
        .Q(diff_pntr[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[7]_i_1_n_0 ),
        .Q(diff_pntr[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[8]_i_1_n_0 ),
        .Q(diff_pntr[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[9]_i_1_n_0 ),
        .Q(diff_pntr[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(a[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(a[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .Q(rd_pntr_pf_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [10]),
        .Q(rd_pntr_pf_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [11]),
        .Q(rd_pntr_pf_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [12]),
        .Q(rd_pntr_pf_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .Q(rd_pntr_pf_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .Q(rd_pntr_pf_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .Q(rd_pntr_pf_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [4]),
        .Q(rd_pntr_pf_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [5]),
        .Q(rd_pntr_pf_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [6]),
        .Q(rd_pntr_pf_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [7]),
        .Q(rd_pntr_pf_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [8]),
        .Q(rd_pntr_pf_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [9]),
        .Q(rd_pntr_pf_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(\gin_reg.rd_pntr_roll_over_dly_reg_n_0 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[0]),
        .Q(wr_pntr_pf_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[10]),
        .Q(wr_pntr_pf_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[11]),
        .Q(wr_pntr_pf_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[12]),
        .Q(wr_pntr_pf_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[1]),
        .Q(wr_pntr_pf_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[2]),
        .Q(wr_pntr_pf_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[3]),
        .Q(wr_pntr_pf_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[4]),
        .Q(wr_pntr_pf_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[5]),
        .Q(wr_pntr_pf_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[6]),
        .Q(wr_pntr_pf_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[7]),
        .Q(wr_pntr_pf_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[8]),
        .Q(wr_pntr_pf_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D_0[9]),
        .Q(wr_pntr_pf_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(pntr_roll_over),
        .Q(wr_pntr_roll_over_dly),
        .R(Q[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \gset.prog_full_i_i_10 
       (.I0(diff_pntr[2]),
        .I1(diff_pntr[3]),
        .O(\gset.prog_full_i_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hF2)) 
    \gset.prog_full_i_i_11 
       (.I0(diff_pntr[0]),
        .I1(\pf_thresh_dly_reg[2]_4 [0]),
        .I2(diff_pntr[1]),
        .O(\gset.prog_full_i_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gset.prog_full_i_i_12 
       (.I0(diff_pntr[6]),
        .I1(diff_pntr[7]),
        .O(\gset.prog_full_i_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gset.prog_full_i_i_13 
       (.I0(diff_pntr[4]),
        .I1(diff_pntr[5]),
        .O(\gset.prog_full_i_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gset.prog_full_i_i_14 
       (.I0(diff_pntr[2]),
        .I1(diff_pntr[3]),
        .O(\gset.prog_full_i_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \gset.prog_full_i_i_15 
       (.I0(diff_pntr[0]),
        .I1(\pf_thresh_dly_reg[2]_4 [0]),
        .I2(diff_pntr[1]),
        .O(\gset.prog_full_i_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gset.prog_full_i_i_3 
       (.I0(diff_pntr[10]),
        .I1(diff_pntr[11]),
        .O(\gset.prog_full_i_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \gset.prog_full_i_i_4 
       (.I0(diff_pntr[8]),
        .I1(\pf_thresh_dly_reg[2]_4 [9]),
        .I2(diff_pntr[9]),
        .O(\gset.prog_full_i_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gset.prog_full_i_i_5 
       (.I0(diff_pntr[12]),
        .O(\gset.prog_full_i_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gset.prog_full_i_i_6 
       (.I0(diff_pntr[10]),
        .I1(diff_pntr[11]),
        .O(\gset.prog_full_i_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \gset.prog_full_i_i_7 
       (.I0(diff_pntr[9]),
        .I1(\pf_thresh_dly_reg[2]_4 [9]),
        .I2(diff_pntr[8]),
        .O(\gset.prog_full_i_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gset.prog_full_i_i_8 
       (.I0(diff_pntr[6]),
        .I1(diff_pntr[7]),
        .O(\gset.prog_full_i_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gset.prog_full_i_i_9 
       (.I0(diff_pntr[4]),
        .I1(diff_pntr[5]),
        .O(\gset.prog_full_i_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gset.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(geqOp),
        .Q(p_0_out_0),
        .R(Q[1]));
  CARRY4 \gset.prog_full_i_reg_i_1 
       (.CI(\gset.prog_full_i_reg_i_2_n_0 ),
        .CO({\NLW_gset.prog_full_i_reg_i_1_CO_UNCONNECTED [3],geqOp,\gset.prog_full_i_reg_i_1_n_2 ,\gset.prog_full_i_reg_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,diff_pntr[12],\gset.prog_full_i_i_3_n_0 ,\gset.prog_full_i_i_4_n_0 }),
        .O(\NLW_gset.prog_full_i_reg_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\gset.prog_full_i_i_5_n_0 ,\gset.prog_full_i_i_6_n_0 ,\gset.prog_full_i_i_7_n_0 }));
  CARRY4 \gset.prog_full_i_reg_i_2 
       (.CI(1'b0),
        .CO({\gset.prog_full_i_reg_i_2_n_0 ,\gset.prog_full_i_reg_i_2_n_1 ,\gset.prog_full_i_reg_i_2_n_2 ,\gset.prog_full_i_reg_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\gset.prog_full_i_i_8_n_0 ,\gset.prog_full_i_i_9_n_0 ,\gset.prog_full_i_i_10_n_0 ,\gset.prog_full_i_i_11_n_0 }),
        .O(\NLW_gset.prog_full_i_reg_i_2_O_UNCONNECTED [3:0]),
        .S({\gset.prog_full_i_i_12_n_0 ,\gset.prog_full_i_i_13_n_0 ,\gset.prog_full_i_i_14_n_0 ,\gset.prog_full_i_i_15_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\pf_thresh_dly_reg[0]_2 [0]),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[0][9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\pf_thresh_dly_reg[0]_2 [9]),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0]_2 [0]),
        .Q(\pf_thresh_dly_reg[1]_3 [0]),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[1][9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0]_2 [9]),
        .Q(\pf_thresh_dly_reg[1]_3 [9]),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[2][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[1]_3 [0]),
        .Q(\pf_thresh_dly_reg[2]_4 [0]),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[2][9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[1]_3 [9]),
        .Q(\pf_thresh_dly_reg[2]_4 [9]),
        .R(Q[0]));
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_112 rd_minus_wr
       (.A(rd_pntr_pf_dly),
        .B(wr_pntr_pf_dly),
        .Q(Q[1]),
        .S(rd_pntr_minus_wr_pntr),
        .aclk(aclk));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_roll_over_dly_reg_n_0 ),
        .Q(rd_pntr_roll_over_d1),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_d1),
        .Q(rd_pntr_roll_over_d2),
        .R(Q[1]));
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_113 wr_minus_rd
       (.A(rd_pntr_pf_dly),
        .B(wr_pntr_pf_dly),
        .D(s),
        .Q(Q[1]),
        .aclk(aclk));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[0]),
        .Q(wr_minus_rd_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[10]),
        .Q(wr_minus_rd_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[11]),
        .Q(wr_minus_rd_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[12]),
        .Q(wr_minus_rd_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[1]),
        .Q(wr_minus_rd_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[2]),
        .Q(wr_minus_rd_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[3]),
        .Q(wr_minus_rd_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[4]),
        .Q(wr_minus_rd_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[5]),
        .Q(wr_minus_rd_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[6]),
        .Q(wr_minus_rd_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[7]),
        .Q(wr_minus_rd_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[8]),
        .Q(wr_minus_rd_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[9]),
        .Q(wr_minus_rd_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_dly),
        .Q(wr_pntr_roll_over_d1),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_d1),
        .Q(wr_pntr_roll_over_d2),
        .R(Q[1]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_wr_pf_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized0
   (p_0_out,
    B,
    A,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[0] ,
    pntr_roll_over,
    D);
  output p_0_out;
  input [12:0]B;
  input [12:0]A;
  input aclk;
  input [1:0]Q;
  input \gfwd_mode.storage_data1_reg[0] ;
  input pntr_roll_over;
  input [1:0]D;

  wire [12:0]A;
  wire [12:0]B;
  wire [1:0]D;
  wire [1:0]Q;
  wire [9:0]a;
  wire aclk;
  wire [12:0]ch_depth_minus_rd_m_wr;
  wire \diff_pntr[0]_i_1_n_0 ;
  wire \diff_pntr[10]_i_1_n_0 ;
  wire \diff_pntr[11]_i_1_n_0 ;
  wire \diff_pntr[12]_inv_i_1_n_0 ;
  wire \diff_pntr[1]_i_1_n_0 ;
  wire \diff_pntr[2]_i_1_n_0 ;
  wire \diff_pntr[3]_i_1_n_0 ;
  wire \diff_pntr[4]_i_1_n_0 ;
  wire \diff_pntr[5]_i_1_n_0 ;
  wire \diff_pntr[6]_i_1_n_0 ;
  wire \diff_pntr[7]_i_1_n_0 ;
  wire \diff_pntr[8]_i_1_n_0 ;
  wire \diff_pntr[9]_i_1_n_0 ;
  wire \diff_pntr_reg[12]_inv_n_0 ;
  wire \diff_pntr_reg_n_0_[0] ;
  wire \diff_pntr_reg_n_0_[10] ;
  wire \diff_pntr_reg_n_0_[11] ;
  wire \diff_pntr_reg_n_0_[1] ;
  wire \diff_pntr_reg_n_0_[2] ;
  wire \diff_pntr_reg_n_0_[3] ;
  wire \diff_pntr_reg_n_0_[4] ;
  wire \diff_pntr_reg_n_0_[5] ;
  wire \diff_pntr_reg_n_0_[6] ;
  wire \diff_pntr_reg_n_0_[7] ;
  wire \diff_pntr_reg_n_0_[8] ;
  wire \diff_pntr_reg_n_0_[9] ;
  wire \gclr.prog_full_i_i_10_n_0 ;
  wire \gclr.prog_full_i_i_3_n_0 ;
  wire \gclr.prog_full_i_i_4_n_0 ;
  wire \gclr.prog_full_i_i_5_n_0 ;
  wire \gclr.prog_full_i_i_6_n_0 ;
  wire \gclr.prog_full_i_i_7_n_0 ;
  wire \gclr.prog_full_i_i_8_n_0 ;
  wire \gclr.prog_full_i_i_9_n_0 ;
  wire \gclr.prog_full_i_reg_i_1_n_2 ;
  wire \gclr.prog_full_i_reg_i_1_n_3 ;
  wire \gclr.prog_full_i_reg_i_2_n_0 ;
  wire \gclr.prog_full_i_reg_i_2_n_1 ;
  wire \gclr.prog_full_i_reg_i_2_n_2 ;
  wire \gclr.prog_full_i_reg_i_2_n_3 ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gin_reg.wr_pntr_roll_over_dly_reg_n_0 ;
  wire ltOp;
  wire p_0_out;
  wire \pf_thresh_dly_reg_n_0_[0][0] ;
  wire \pf_thresh_dly_reg_n_0_[0][9] ;
  wire \pf_thresh_dly_reg_n_0_[1][0] ;
  wire \pf_thresh_dly_reg_n_0_[1][9] ;
  wire \pf_thresh_dly_reg_n_0_[2][0] ;
  wire \pf_thresh_dly_reg_n_0_[2][9] ;
  wire pntr_roll_over;
  wire [12:0]rd_pntr_minus_wr_pntr;
  wire rd_pntr_roll_over_d1_reg_n_0;
  wire rd_pntr_roll_over_d2_reg_n_0;
  wire rd_pntr_roll_over_dly;
  wire [12:0]s;
  wire \wr_minus_rd_dly_reg_n_0_[0] ;
  wire \wr_minus_rd_dly_reg_n_0_[10] ;
  wire \wr_minus_rd_dly_reg_n_0_[11] ;
  wire \wr_minus_rd_dly_reg_n_0_[12] ;
  wire \wr_minus_rd_dly_reg_n_0_[1] ;
  wire \wr_minus_rd_dly_reg_n_0_[2] ;
  wire \wr_minus_rd_dly_reg_n_0_[3] ;
  wire \wr_minus_rd_dly_reg_n_0_[4] ;
  wire \wr_minus_rd_dly_reg_n_0_[5] ;
  wire \wr_minus_rd_dly_reg_n_0_[6] ;
  wire \wr_minus_rd_dly_reg_n_0_[7] ;
  wire \wr_minus_rd_dly_reg_n_0_[8] ;
  wire \wr_minus_rd_dly_reg_n_0_[9] ;
  wire wr_pntr_roll_over_d1_reg_n_0;
  wire wr_pntr_roll_over_d2_reg_n_0;
  wire [3:3]\NLW_gclr.prog_full_i_reg_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_gclr.prog_full_i_reg_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_gclr.prog_full_i_reg_i_2_O_UNCONNECTED ;

  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_136 ch_dpth_rd_wr
       (.Q({a[9],a[0]}),
        .S(ch_depth_minus_rd_m_wr),
        .aclk(aclk),
        .i_primitive(rd_pntr_minus_wr_pntr),
        .\wr_rst_reg_reg[15] (Q[1]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[0]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[0]),
        .I1(\wr_minus_rd_dly_reg_n_0_[0] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[10]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[10]),
        .I1(\wr_minus_rd_dly_reg_n_0_[10] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[11]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[11]),
        .I1(\wr_minus_rd_dly_reg_n_0_[11] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3553)) 
    \diff_pntr[12]_inv_i_1 
       (.I0(ch_depth_minus_rd_m_wr[12]),
        .I1(\wr_minus_rd_dly_reg_n_0_[12] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[12]_inv_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[1]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[1]),
        .I1(\wr_minus_rd_dly_reg_n_0_[1] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[2]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[2]),
        .I1(\wr_minus_rd_dly_reg_n_0_[2] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[3]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[3]),
        .I1(\wr_minus_rd_dly_reg_n_0_[3] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[4]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[4]),
        .I1(\wr_minus_rd_dly_reg_n_0_[4] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[5]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[5]),
        .I1(\wr_minus_rd_dly_reg_n_0_[5] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[6]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[6]),
        .I1(\wr_minus_rd_dly_reg_n_0_[6] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[7]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[7]),
        .I1(\wr_minus_rd_dly_reg_n_0_[7] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[8]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[8]),
        .I1(\wr_minus_rd_dly_reg_n_0_[8] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[9]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[9]),
        .I1(\wr_minus_rd_dly_reg_n_0_[9] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[0]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[0] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[10]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[10] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[11]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[11] ),
        .R(Q[1]));
  FDSE #(
    .INIT(1'b1)) 
    \diff_pntr_reg[12]_inv 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[12]_inv_i_1_n_0 ),
        .Q(\diff_pntr_reg[12]_inv_n_0 ),
        .S(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[1]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[1] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[2]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[2] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[3]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[3] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[4]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[4] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[5]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[5] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[6]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[6] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[7]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[7] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[8]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[8] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[9]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[9] ),
        .R(Q[1]));
  LUT3 #(
    .INIT(8'h09)) 
    \gclr.prog_full_i_i_10 
       (.I0(\pf_thresh_dly_reg_n_0_[2][0] ),
        .I1(\diff_pntr_reg_n_0_[0] ),
        .I2(\diff_pntr_reg_n_0_[1] ),
        .O(\gclr.prog_full_i_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gclr.prog_full_i_i_3 
       (.I0(\pf_thresh_dly_reg_n_0_[2][9] ),
        .I1(\diff_pntr_reg_n_0_[9] ),
        .O(\gclr.prog_full_i_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gclr.prog_full_i_i_4 
       (.I0(\diff_pntr_reg_n_0_[10] ),
        .I1(\diff_pntr_reg_n_0_[11] ),
        .O(\gclr.prog_full_i_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \gclr.prog_full_i_i_5 
       (.I0(\pf_thresh_dly_reg_n_0_[2][9] ),
        .I1(\diff_pntr_reg_n_0_[9] ),
        .I2(\diff_pntr_reg_n_0_[8] ),
        .O(\gclr.prog_full_i_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \gclr.prog_full_i_i_6 
       (.I0(\diff_pntr_reg_n_0_[0] ),
        .I1(\pf_thresh_dly_reg_n_0_[2][0] ),
        .I2(\diff_pntr_reg_n_0_[1] ),
        .O(\gclr.prog_full_i_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gclr.prog_full_i_i_7 
       (.I0(\diff_pntr_reg_n_0_[6] ),
        .I1(\diff_pntr_reg_n_0_[7] ),
        .O(\gclr.prog_full_i_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gclr.prog_full_i_i_8 
       (.I0(\diff_pntr_reg_n_0_[4] ),
        .I1(\diff_pntr_reg_n_0_[5] ),
        .O(\gclr.prog_full_i_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gclr.prog_full_i_i_9 
       (.I0(\diff_pntr_reg_n_0_[2] ),
        .I1(\diff_pntr_reg_n_0_[3] ),
        .O(\gclr.prog_full_i_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gclr.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(ltOp),
        .Q(p_0_out),
        .R(Q[1]));
  CARRY4 \gclr.prog_full_i_reg_i_1 
       (.CI(\gclr.prog_full_i_reg_i_2_n_0 ),
        .CO({\NLW_gclr.prog_full_i_reg_i_1_CO_UNCONNECTED [3],ltOp,\gclr.prog_full_i_reg_i_1_n_2 ,\gclr.prog_full_i_reg_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\gclr.prog_full_i_i_3_n_0 }),
        .O(\NLW_gclr.prog_full_i_reg_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\diff_pntr_reg[12]_inv_n_0 ,\gclr.prog_full_i_i_4_n_0 ,\gclr.prog_full_i_i_5_n_0 }));
  CARRY4 \gclr.prog_full_i_reg_i_2 
       (.CI(1'b0),
        .CO({\gclr.prog_full_i_reg_i_2_n_0 ,\gclr.prog_full_i_reg_i_2_n_1 ,\gclr.prog_full_i_reg_i_2_n_2 ,\gclr.prog_full_i_reg_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\gclr.prog_full_i_i_6_n_0 }),
        .O(\NLW_gclr.prog_full_i_reg_i_2_O_UNCONNECTED [3:0]),
        .S({\gclr.prog_full_i_i_7_n_0 ,\gclr.prog_full_i_i_8_n_0 ,\gclr.prog_full_i_i_9_n_0 ,\gclr.prog_full_i_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(a[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(a[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(rd_pntr_roll_over_dly),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(pntr_roll_over),
        .Q(\gin_reg.wr_pntr_roll_over_dly_reg_n_0 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\pf_thresh_dly_reg_n_0_[0][0] ),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[0][9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\pf_thresh_dly_reg_n_0_[0][9] ),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg_n_0_[0][0] ),
        .Q(\pf_thresh_dly_reg_n_0_[1][0] ),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[1][9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg_n_0_[0][9] ),
        .Q(\pf_thresh_dly_reg_n_0_[1][9] ),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[2][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg_n_0_[1][0] ),
        .Q(\pf_thresh_dly_reg_n_0_[2][0] ),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[2][9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg_n_0_[1][9] ),
        .Q(\pf_thresh_dly_reg_n_0_[2][9] ),
        .R(Q[0]));
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_137 rd_minus_wr
       (.A(A),
        .B(B),
        .Q(Q[1]),
        .S(rd_pntr_minus_wr_pntr),
        .aclk(aclk));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_dly),
        .Q(rd_pntr_roll_over_d1_reg_n_0),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_d1_reg_n_0),
        .Q(rd_pntr_roll_over_d2_reg_n_0),
        .R(Q[1]));
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_138 wr_minus_rd
       (.A(A),
        .B(B),
        .D(s),
        .Q(Q[1]),
        .aclk(aclk));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[0]),
        .Q(\wr_minus_rd_dly_reg_n_0_[0] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[10]),
        .Q(\wr_minus_rd_dly_reg_n_0_[10] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[11]),
        .Q(\wr_minus_rd_dly_reg_n_0_[11] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[12]),
        .Q(\wr_minus_rd_dly_reg_n_0_[12] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[1]),
        .Q(\wr_minus_rd_dly_reg_n_0_[1] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[2]),
        .Q(\wr_minus_rd_dly_reg_n_0_[2] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[3]),
        .Q(\wr_minus_rd_dly_reg_n_0_[3] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[4]),
        .Q(\wr_minus_rd_dly_reg_n_0_[4] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[5]),
        .Q(\wr_minus_rd_dly_reg_n_0_[5] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[6]),
        .Q(\wr_minus_rd_dly_reg_n_0_[6] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[7]),
        .Q(\wr_minus_rd_dly_reg_n_0_[7] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[8]),
        .Q(\wr_minus_rd_dly_reg_n_0_[8] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[9]),
        .Q(\wr_minus_rd_dly_reg_n_0_[9] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_roll_over_dly_reg_n_0 ),
        .Q(wr_pntr_roll_over_d1_reg_n_0),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_d1_reg_n_0),
        .Q(wr_pntr_roll_over_d2_reg_n_0),
        .R(Q[1]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_wr_pf_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized1
   (Q_reg,
    Q_reg_0,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[45] ,
    pntr_roll_over,
    D,
    mctf_full,
    \active_ch_dly_reg[4]_0 ,
    \active_ch_dly_reg[4][0] ,
    p_0_out,
    \pf_thresh_dly_reg[2][14] ,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.storage_data1_reg[45]_0 );
  output Q_reg;
  output Q_reg_0;
  input aclk;
  input [1:0]Q;
  input \gfwd_mode.storage_data1_reg[45] ;
  input pntr_roll_over;
  input [1:0]D;
  input [1:0]mctf_full;
  input \active_ch_dly_reg[4]_0 ;
  input \active_ch_dly_reg[4][0] ;
  input p_0_out;
  input \pf_thresh_dly_reg[2][14] ;
  input [15:0]\gfwd_mode.m_valid_i_reg ;
  input [15:0]\gfwd_mode.storage_data1_reg[45]_0 ;

  wire [1:0]D;
  wire [1:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire [15:6]a;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4]_0 ;
  wire [15:0]ch_depth_minus_rd_m_wr;
  wire [15:0]diff_pntr;
  wire geqOp;
  wire geqOp_carry__0_i_1_n_0;
  wire geqOp_carry__0_i_2_n_0;
  wire geqOp_carry__0_i_3_n_0;
  wire geqOp_carry__0_i_4_n_0;
  wire geqOp_carry__0_i_5_n_0;
  wire geqOp_carry__0_i_6_n_0;
  wire geqOp_carry__0_i_7_n_0;
  wire geqOp_carry__0_i_8_n_0;
  wire geqOp_carry__0_n_1;
  wire geqOp_carry__0_n_2;
  wire geqOp_carry__0_n_3;
  wire geqOp_carry_i_1_n_0;
  wire geqOp_carry_i_2_n_0;
  wire geqOp_carry_i_3_n_0;
  wire geqOp_carry_i_4_n_0;
  wire geqOp_carry_i_5_n_0;
  wire geqOp_carry_i_6_n_0;
  wire geqOp_carry_i_7_n_0;
  wire geqOp_carry_i_8_n_0;
  wire geqOp_carry_n_0;
  wire geqOp_carry_n_1;
  wire geqOp_carry_n_2;
  wire geqOp_carry_n_3;
  wire [15:0]\gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[45] ;
  wire [15:0]\gfwd_mode.storage_data1_reg[45]_0 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg_n_0 ;
  wire [1:0]mctf_full;
  wire [15:0]p_0_in;
  wire p_0_out;
  wire p_0_out_0;
  wire [15:15]\pf_thresh_dly_reg[0]_10 ;
  wire [15:15]\pf_thresh_dly_reg[1]_11 ;
  wire \pf_thresh_dly_reg[2][14] ;
  wire [15:15]\pf_thresh_dly_reg[2]_12 ;
  wire pntr_roll_over;
  wire [15:0]rd_pntr_minus_wr_pntr;
  wire [15:0]rd_pntr_pf_dly;
  wire rd_pntr_roll_over_d1;
  wire rd_pntr_roll_over_d2;
  wire [15:0]s;
  wire [15:0]wr_minus_rd_dly;
  wire [15:0]wr_pntr_pf_dly;
  wire wr_pntr_roll_over_d1;
  wire wr_pntr_roll_over_d2;
  wire wr_pntr_roll_over_dly;
  wire [3:0]NLW_geqOp_carry_O_UNCONNECTED;
  wire [3:0]NLW_geqOp_carry__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0000000000EAEAEA)) 
    Q_i_1__4
       (.I0(mctf_full[1]),
        .I1(\active_ch_dly_reg[4]_0 ),
        .I2(p_0_out_0),
        .I3(\active_ch_dly_reg[4][0] ),
        .I4(p_0_out),
        .I5(Q[1]),
        .O(Q_reg));
  LUT6 #(
    .INIT(64'h00000000AEAE00AE)) 
    Q_i_1__8
       (.I0(mctf_full[0]),
        .I1(p_0_out_0),
        .I2(\active_ch_dly_reg[4]_0 ),
        .I3(p_0_out),
        .I4(\active_ch_dly_reg[4][0] ),
        .I5(Q[1]),
        .O(Q_reg_0));
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2 ch_dpth_rd_wr
       (.Q({a[15],a[6]}),
        .S(ch_depth_minus_rd_m_wr),
        .aclk(aclk),
        .i_primitive(rd_pntr_minus_wr_pntr),
        .\wr_rst_reg_reg[15] (Q[1]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[0]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[0]),
        .I1(wr_minus_rd_dly[0]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[0]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[10]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[10]),
        .I1(wr_minus_rd_dly[10]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[10]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[11]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[11]),
        .I1(wr_minus_rd_dly[11]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[11]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[12]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[12]),
        .I1(wr_minus_rd_dly[12]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[12]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[13]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[13]),
        .I1(wr_minus_rd_dly[13]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[13]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[14]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[14]),
        .I1(wr_minus_rd_dly[14]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[14]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[15]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[15]),
        .I1(wr_minus_rd_dly[15]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[15]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[1]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[1]),
        .I1(wr_minus_rd_dly[1]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[1]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[2]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[2]),
        .I1(wr_minus_rd_dly[2]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[2]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[3]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[3]),
        .I1(wr_minus_rd_dly[3]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[4]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[4]),
        .I1(wr_minus_rd_dly[4]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[4]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[5]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[5]),
        .I1(wr_minus_rd_dly[5]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[5]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[6]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[6]),
        .I1(wr_minus_rd_dly[6]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[6]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[7]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[7]),
        .I1(wr_minus_rd_dly[7]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[7]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[8]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[8]),
        .I1(wr_minus_rd_dly[8]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[8]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[9]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[9]),
        .I1(wr_minus_rd_dly[9]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(diff_pntr[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(diff_pntr[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[11]),
        .Q(diff_pntr[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[12]),
        .Q(diff_pntr[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[13]),
        .Q(diff_pntr[13]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[14]),
        .Q(diff_pntr[14]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[15]),
        .Q(diff_pntr[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(diff_pntr[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(diff_pntr[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(diff_pntr[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(diff_pntr[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(diff_pntr[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(diff_pntr[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(diff_pntr[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(diff_pntr[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(diff_pntr[9]),
        .R(Q[1]));
  CARRY4 geqOp_carry
       (.CI(1'b0),
        .CO({geqOp_carry_n_0,geqOp_carry_n_1,geqOp_carry_n_2,geqOp_carry_n_3}),
        .CYINIT(1'b1),
        .DI({geqOp_carry_i_1_n_0,geqOp_carry_i_2_n_0,geqOp_carry_i_3_n_0,geqOp_carry_i_4_n_0}),
        .O(NLW_geqOp_carry_O_UNCONNECTED[3:0]),
        .S({geqOp_carry_i_5_n_0,geqOp_carry_i_6_n_0,geqOp_carry_i_7_n_0,geqOp_carry_i_8_n_0}));
  CARRY4 geqOp_carry__0
       (.CI(geqOp_carry_n_0),
        .CO({geqOp,geqOp_carry__0_n_1,geqOp_carry__0_n_2,geqOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({geqOp_carry__0_i_1_n_0,geqOp_carry__0_i_2_n_0,geqOp_carry__0_i_3_n_0,geqOp_carry__0_i_4_n_0}),
        .O(NLW_geqOp_carry__0_O_UNCONNECTED[3:0]),
        .S({geqOp_carry__0_i_5_n_0,geqOp_carry__0_i_6_n_0,geqOp_carry__0_i_7_n_0,geqOp_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    geqOp_carry__0_i_1
       (.I0(diff_pntr[14]),
        .I1(\pf_thresh_dly_reg[2][14] ),
        .I2(\pf_thresh_dly_reg[2]_12 ),
        .I3(diff_pntr[15]),
        .O(geqOp_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h32)) 
    geqOp_carry__0_i_2
       (.I0(diff_pntr[12]),
        .I1(\pf_thresh_dly_reg[2][14] ),
        .I2(diff_pntr[13]),
        .O(geqOp_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h32)) 
    geqOp_carry__0_i_3
       (.I0(diff_pntr[10]),
        .I1(\pf_thresh_dly_reg[2][14] ),
        .I2(diff_pntr[11]),
        .O(geqOp_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h32)) 
    geqOp_carry__0_i_4
       (.I0(diff_pntr[8]),
        .I1(\pf_thresh_dly_reg[2][14] ),
        .I2(diff_pntr[9]),
        .O(geqOp_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    geqOp_carry__0_i_5
       (.I0(diff_pntr[14]),
        .I1(\pf_thresh_dly_reg[2][14] ),
        .I2(diff_pntr[15]),
        .I3(\pf_thresh_dly_reg[2]_12 ),
        .O(geqOp_carry__0_i_5_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    geqOp_carry__0_i_6
       (.I0(diff_pntr[12]),
        .I1(diff_pntr[13]),
        .I2(\pf_thresh_dly_reg[2][14] ),
        .O(geqOp_carry__0_i_6_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    geqOp_carry__0_i_7
       (.I0(diff_pntr[10]),
        .I1(diff_pntr[11]),
        .I2(\pf_thresh_dly_reg[2][14] ),
        .O(geqOp_carry__0_i_7_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    geqOp_carry__0_i_8
       (.I0(diff_pntr[8]),
        .I1(diff_pntr[9]),
        .I2(\pf_thresh_dly_reg[2][14] ),
        .O(geqOp_carry__0_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    geqOp_carry_i_1
       (.I0(diff_pntr[6]),
        .I1(\pf_thresh_dly_reg[2]_12 ),
        .I2(\pf_thresh_dly_reg[2][14] ),
        .I3(diff_pntr[7]),
        .O(geqOp_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h32)) 
    geqOp_carry_i_2
       (.I0(diff_pntr[4]),
        .I1(\pf_thresh_dly_reg[2][14] ),
        .I2(diff_pntr[5]),
        .O(geqOp_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    geqOp_carry_i_3
       (.I0(diff_pntr[2]),
        .I1(diff_pntr[3]),
        .O(geqOp_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    geqOp_carry_i_4
       (.I0(diff_pntr[0]),
        .I1(diff_pntr[1]),
        .O(geqOp_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    geqOp_carry_i_5
       (.I0(diff_pntr[6]),
        .I1(\pf_thresh_dly_reg[2]_12 ),
        .I2(diff_pntr[7]),
        .I3(\pf_thresh_dly_reg[2][14] ),
        .O(geqOp_carry_i_5_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    geqOp_carry_i_6
       (.I0(diff_pntr[4]),
        .I1(diff_pntr[5]),
        .I2(\pf_thresh_dly_reg[2][14] ),
        .O(geqOp_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    geqOp_carry_i_7
       (.I0(diff_pntr[2]),
        .I1(diff_pntr[3]),
        .O(geqOp_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    geqOp_carry_i_8
       (.I0(diff_pntr[0]),
        .I1(diff_pntr[1]),
        .O(geqOp_carry_i_8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(a[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(a[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45]_0 [0]),
        .Q(rd_pntr_pf_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45]_0 [10]),
        .Q(rd_pntr_pf_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45]_0 [11]),
        .Q(rd_pntr_pf_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45]_0 [12]),
        .Q(rd_pntr_pf_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45]_0 [13]),
        .Q(rd_pntr_pf_dly[13]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45]_0 [14]),
        .Q(rd_pntr_pf_dly[14]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45]_0 [15]),
        .Q(rd_pntr_pf_dly[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45]_0 [1]),
        .Q(rd_pntr_pf_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45]_0 [2]),
        .Q(rd_pntr_pf_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45]_0 [3]),
        .Q(rd_pntr_pf_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45]_0 [4]),
        .Q(rd_pntr_pf_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45]_0 [5]),
        .Q(rd_pntr_pf_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45]_0 [6]),
        .Q(rd_pntr_pf_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45]_0 [7]),
        .Q(rd_pntr_pf_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45]_0 [8]),
        .Q(rd_pntr_pf_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45]_0 [9]),
        .Q(rd_pntr_pf_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45] ),
        .Q(\gin_reg.rd_pntr_roll_over_dly_reg_n_0 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [0]),
        .Q(wr_pntr_pf_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [10]),
        .Q(wr_pntr_pf_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [11]),
        .Q(wr_pntr_pf_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [12]),
        .Q(wr_pntr_pf_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [13]),
        .Q(wr_pntr_pf_dly[13]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [14]),
        .Q(wr_pntr_pf_dly[14]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [15]),
        .Q(wr_pntr_pf_dly[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [1]),
        .Q(wr_pntr_pf_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [2]),
        .Q(wr_pntr_pf_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [3]),
        .Q(wr_pntr_pf_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [4]),
        .Q(wr_pntr_pf_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [5]),
        .Q(wr_pntr_pf_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [6]),
        .Q(wr_pntr_pf_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [7]),
        .Q(wr_pntr_pf_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [8]),
        .Q(wr_pntr_pf_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [9]),
        .Q(wr_pntr_pf_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(pntr_roll_over),
        .Q(wr_pntr_roll_over_dly),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gset.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(geqOp),
        .Q(p_0_out_0),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[0][15] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\pf_thresh_dly_reg[0]_10 ),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[1][15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0]_10 ),
        .Q(\pf_thresh_dly_reg[1]_11 ),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[2][15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[1]_11 ),
        .Q(\pf_thresh_dly_reg[2]_12 ),
        .R(Q[0]));
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_18 rd_minus_wr
       (.Q(rd_pntr_pf_dly),
        .S(rd_pntr_minus_wr_pntr),
        .aclk(aclk),
        .\gin_reg.wr_pntr_pf_dly_reg[15] (wr_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_roll_over_dly_reg_n_0 ),
        .Q(rd_pntr_roll_over_d1),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_d1),
        .Q(rd_pntr_roll_over_d2),
        .R(Q[1]));
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_19 wr_minus_rd
       (.D(s),
        .Q(wr_pntr_pf_dly),
        .aclk(aclk),
        .\gin_reg.rd_pntr_pf_dly_reg[15] (rd_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[0]),
        .Q(wr_minus_rd_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[10]),
        .Q(wr_minus_rd_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[11]),
        .Q(wr_minus_rd_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[12]),
        .Q(wr_minus_rd_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[13]),
        .Q(wr_minus_rd_dly[13]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[14]),
        .Q(wr_minus_rd_dly[14]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[15]),
        .Q(wr_minus_rd_dly[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[1]),
        .Q(wr_minus_rd_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[2]),
        .Q(wr_minus_rd_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[3]),
        .Q(wr_minus_rd_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[4]),
        .Q(wr_minus_rd_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[5]),
        .Q(wr_minus_rd_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[6]),
        .Q(wr_minus_rd_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[7]),
        .Q(wr_minus_rd_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[8]),
        .Q(wr_minus_rd_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[9]),
        .Q(wr_minus_rd_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_dly),
        .Q(wr_pntr_roll_over_d1),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_d1),
        .Q(wr_pntr_roll_over_d2),
        .R(Q[1]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_wr_pf_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized1_56
   (Q_reg,
    Q_reg_0,
    aclk,
    \wr_rst_reg_reg[15] ,
    \gfwd_mode.storage_data1_reg[0] ,
    pntr_roll_over,
    D,
    mcpf_full,
    \active_ch_dly_reg[4]_1 ,
    \active_ch_dly_reg[4][0] ,
    p_0_out,
    \pf_thresh_dly_reg[2][14] ,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.storage_data1_reg[0]_0 );
  output Q_reg;
  output Q_reg_0;
  input aclk;
  input [1:0]\wr_rst_reg_reg[15] ;
  input \gfwd_mode.storage_data1_reg[0] ;
  input pntr_roll_over;
  input [1:0]D;
  input [1:0]mcpf_full;
  input \active_ch_dly_reg[4]_1 ;
  input \active_ch_dly_reg[4][0] ;
  input p_0_out;
  input \pf_thresh_dly_reg[2][14] ;
  input [15:0]\gfwd_mode.m_valid_i_reg ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;

  wire [1:0]D;
  wire Q_reg;
  wire Q_reg_0;
  wire [15:6]a;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire \active_ch_dly_reg[4]_1 ;
  wire [15:0]ch_depth_minus_rd_m_wr;
  wire [15:0]diff_pntr;
  wire geqOp;
  wire geqOp_carry__0_i_1__0_n_0;
  wire geqOp_carry__0_i_2__0_n_0;
  wire geqOp_carry__0_i_3__0_n_0;
  wire geqOp_carry__0_i_4__0_n_0;
  wire geqOp_carry__0_i_5__0_n_0;
  wire geqOp_carry__0_i_6__0_n_0;
  wire geqOp_carry__0_i_7__0_n_0;
  wire geqOp_carry__0_i_8__0_n_0;
  wire geqOp_carry__0_n_1;
  wire geqOp_carry__0_n_2;
  wire geqOp_carry__0_n_3;
  wire geqOp_carry_i_1__0_n_0;
  wire geqOp_carry_i_2__0_n_0;
  wire geqOp_carry_i_3__0_n_0;
  wire geqOp_carry_i_4__0_n_0;
  wire geqOp_carry_i_5__0_n_0;
  wire geqOp_carry_i_6__0_n_0;
  wire geqOp_carry_i_7__0_n_0;
  wire geqOp_carry_i_8__0_n_0;
  wire geqOp_carry_n_0;
  wire geqOp_carry_n_1;
  wire geqOp_carry_n_2;
  wire geqOp_carry_n_3;
  wire [15:0]\gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg_n_0 ;
  wire [1:0]mcpf_full;
  wire [15:0]p_0_in;
  wire p_0_out;
  wire p_0_out_0;
  wire [15:15]\pf_thresh_dly_reg[0]_14 ;
  wire [15:15]\pf_thresh_dly_reg[1]_15 ;
  wire \pf_thresh_dly_reg[2][14] ;
  wire [15:15]\pf_thresh_dly_reg[2]_16 ;
  wire pntr_roll_over;
  wire [15:0]rd_pntr_minus_wr_pntr;
  wire [15:0]rd_pntr_pf_dly;
  wire rd_pntr_roll_over_d1;
  wire rd_pntr_roll_over_d2;
  wire [15:0]s;
  wire [15:0]wr_minus_rd_dly;
  wire [15:0]wr_pntr_pf_dly;
  wire wr_pntr_roll_over_d1;
  wire wr_pntr_roll_over_d2;
  wire wr_pntr_roll_over_dly;
  wire [1:0]\wr_rst_reg_reg[15] ;
  wire [3:0]NLW_geqOp_carry_O_UNCONNECTED;
  wire [3:0]NLW_geqOp_carry__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0000000000EAEAEA)) 
    Q_i_1__5
       (.I0(mcpf_full[1]),
        .I1(\active_ch_dly_reg[4]_1 ),
        .I2(p_0_out_0),
        .I3(\active_ch_dly_reg[4][0] ),
        .I4(p_0_out),
        .I5(\wr_rst_reg_reg[15] [1]),
        .O(Q_reg));
  LUT6 #(
    .INIT(64'h00000000AEAE00AE)) 
    Q_i_1__7
       (.I0(mcpf_full[0]),
        .I1(p_0_out_0),
        .I2(\active_ch_dly_reg[4]_1 ),
        .I3(p_0_out),
        .I4(\active_ch_dly_reg[4][0] ),
        .I5(\wr_rst_reg_reg[15] [1]),
        .O(Q_reg_0));
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_63 ch_dpth_rd_wr
       (.Q({a[15],a[6]}),
        .S(ch_depth_minus_rd_m_wr),
        .aclk(aclk),
        .i_primitive(rd_pntr_minus_wr_pntr),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] [1]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[0]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[0]),
        .I1(wr_minus_rd_dly[0]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[0]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[10]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[10]),
        .I1(wr_minus_rd_dly[10]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[10]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[11]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[11]),
        .I1(wr_minus_rd_dly[11]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[11]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[12]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[12]),
        .I1(wr_minus_rd_dly[12]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[12]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[13]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[13]),
        .I1(wr_minus_rd_dly[13]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[13]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[14]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[14]),
        .I1(wr_minus_rd_dly[14]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[14]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[15]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[15]),
        .I1(wr_minus_rd_dly[15]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[15]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[1]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[1]),
        .I1(wr_minus_rd_dly[1]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[1]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[2]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[2]),
        .I1(wr_minus_rd_dly[2]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[2]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[3]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[3]),
        .I1(wr_minus_rd_dly[3]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[4]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[4]),
        .I1(wr_minus_rd_dly[4]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[4]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[5]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[5]),
        .I1(wr_minus_rd_dly[5]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[5]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[6]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[6]),
        .I1(wr_minus_rd_dly[6]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[6]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[7]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[7]),
        .I1(wr_minus_rd_dly[7]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[7]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[8]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[8]),
        .I1(wr_minus_rd_dly[8]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[8]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[9]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[9]),
        .I1(wr_minus_rd_dly[9]),
        .I2(rd_pntr_roll_over_d2),
        .I3(wr_pntr_roll_over_d2),
        .O(p_0_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(diff_pntr[0]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(diff_pntr[10]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[11]),
        .Q(diff_pntr[11]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[12]),
        .Q(diff_pntr[12]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[13]),
        .Q(diff_pntr[13]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[14]),
        .Q(diff_pntr[14]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[15]),
        .Q(diff_pntr[15]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(diff_pntr[1]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(diff_pntr[2]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(diff_pntr[3]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(diff_pntr[4]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(diff_pntr[5]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(diff_pntr[6]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(diff_pntr[7]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(diff_pntr[8]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(diff_pntr[9]),
        .R(\wr_rst_reg_reg[15] [1]));
  CARRY4 geqOp_carry
       (.CI(1'b0),
        .CO({geqOp_carry_n_0,geqOp_carry_n_1,geqOp_carry_n_2,geqOp_carry_n_3}),
        .CYINIT(1'b1),
        .DI({geqOp_carry_i_1__0_n_0,geqOp_carry_i_2__0_n_0,geqOp_carry_i_3__0_n_0,geqOp_carry_i_4__0_n_0}),
        .O(NLW_geqOp_carry_O_UNCONNECTED[3:0]),
        .S({geqOp_carry_i_5__0_n_0,geqOp_carry_i_6__0_n_0,geqOp_carry_i_7__0_n_0,geqOp_carry_i_8__0_n_0}));
  CARRY4 geqOp_carry__0
       (.CI(geqOp_carry_n_0),
        .CO({geqOp,geqOp_carry__0_n_1,geqOp_carry__0_n_2,geqOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({geqOp_carry__0_i_1__0_n_0,geqOp_carry__0_i_2__0_n_0,geqOp_carry__0_i_3__0_n_0,geqOp_carry__0_i_4__0_n_0}),
        .O(NLW_geqOp_carry__0_O_UNCONNECTED[3:0]),
        .S({geqOp_carry__0_i_5__0_n_0,geqOp_carry__0_i_6__0_n_0,geqOp_carry__0_i_7__0_n_0,geqOp_carry__0_i_8__0_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    geqOp_carry__0_i_1__0
       (.I0(diff_pntr[14]),
        .I1(\pf_thresh_dly_reg[2][14] ),
        .I2(\pf_thresh_dly_reg[2]_16 ),
        .I3(diff_pntr[15]),
        .O(geqOp_carry__0_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h32)) 
    geqOp_carry__0_i_2__0
       (.I0(diff_pntr[12]),
        .I1(\pf_thresh_dly_reg[2][14] ),
        .I2(diff_pntr[13]),
        .O(geqOp_carry__0_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h32)) 
    geqOp_carry__0_i_3__0
       (.I0(diff_pntr[10]),
        .I1(\pf_thresh_dly_reg[2][14] ),
        .I2(diff_pntr[11]),
        .O(geqOp_carry__0_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h32)) 
    geqOp_carry__0_i_4__0
       (.I0(diff_pntr[8]),
        .I1(\pf_thresh_dly_reg[2][14] ),
        .I2(diff_pntr[9]),
        .O(geqOp_carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    geqOp_carry__0_i_5__0
       (.I0(diff_pntr[14]),
        .I1(\pf_thresh_dly_reg[2][14] ),
        .I2(diff_pntr[15]),
        .I3(\pf_thresh_dly_reg[2]_16 ),
        .O(geqOp_carry__0_i_5__0_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    geqOp_carry__0_i_6__0
       (.I0(diff_pntr[12]),
        .I1(diff_pntr[13]),
        .I2(\pf_thresh_dly_reg[2][14] ),
        .O(geqOp_carry__0_i_6__0_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    geqOp_carry__0_i_7__0
       (.I0(diff_pntr[10]),
        .I1(diff_pntr[11]),
        .I2(\pf_thresh_dly_reg[2][14] ),
        .O(geqOp_carry__0_i_7__0_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    geqOp_carry__0_i_8__0
       (.I0(diff_pntr[8]),
        .I1(diff_pntr[9]),
        .I2(\pf_thresh_dly_reg[2][14] ),
        .O(geqOp_carry__0_i_8__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    geqOp_carry_i_1__0
       (.I0(diff_pntr[6]),
        .I1(\pf_thresh_dly_reg[2]_16 ),
        .I2(\pf_thresh_dly_reg[2][14] ),
        .I3(diff_pntr[7]),
        .O(geqOp_carry_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h32)) 
    geqOp_carry_i_2__0
       (.I0(diff_pntr[4]),
        .I1(\pf_thresh_dly_reg[2][14] ),
        .I2(diff_pntr[5]),
        .O(geqOp_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    geqOp_carry_i_3__0
       (.I0(diff_pntr[2]),
        .I1(diff_pntr[3]),
        .O(geqOp_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    geqOp_carry_i_4__0
       (.I0(diff_pntr[0]),
        .I1(diff_pntr[1]),
        .O(geqOp_carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    geqOp_carry_i_5__0
       (.I0(diff_pntr[6]),
        .I1(\pf_thresh_dly_reg[2]_16 ),
        .I2(diff_pntr[7]),
        .I3(\pf_thresh_dly_reg[2][14] ),
        .O(geqOp_carry_i_5__0_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    geqOp_carry_i_6__0
       (.I0(diff_pntr[4]),
        .I1(diff_pntr[5]),
        .I2(\pf_thresh_dly_reg[2][14] ),
        .O(geqOp_carry_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    geqOp_carry_i_7__0
       (.I0(diff_pntr[2]),
        .I1(diff_pntr[3]),
        .O(geqOp_carry_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    geqOp_carry_i_8__0
       (.I0(diff_pntr[0]),
        .I1(diff_pntr[1]),
        .O(geqOp_carry_i_8__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(a[15]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(a[6]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .Q(rd_pntr_pf_dly[0]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [10]),
        .Q(rd_pntr_pf_dly[10]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [11]),
        .Q(rd_pntr_pf_dly[11]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [12]),
        .Q(rd_pntr_pf_dly[12]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [13]),
        .Q(rd_pntr_pf_dly[13]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [14]),
        .Q(rd_pntr_pf_dly[14]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [15]),
        .Q(rd_pntr_pf_dly[15]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .Q(rd_pntr_pf_dly[1]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .Q(rd_pntr_pf_dly[2]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .Q(rd_pntr_pf_dly[3]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [4]),
        .Q(rd_pntr_pf_dly[4]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [5]),
        .Q(rd_pntr_pf_dly[5]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [6]),
        .Q(rd_pntr_pf_dly[6]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [7]),
        .Q(rd_pntr_pf_dly[7]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [8]),
        .Q(rd_pntr_pf_dly[8]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [9]),
        .Q(rd_pntr_pf_dly[9]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(\gin_reg.rd_pntr_roll_over_dly_reg_n_0 ),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [0]),
        .Q(wr_pntr_pf_dly[0]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [10]),
        .Q(wr_pntr_pf_dly[10]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [11]),
        .Q(wr_pntr_pf_dly[11]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [12]),
        .Q(wr_pntr_pf_dly[12]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [13]),
        .Q(wr_pntr_pf_dly[13]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [14]),
        .Q(wr_pntr_pf_dly[14]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [15]),
        .Q(wr_pntr_pf_dly[15]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [1]),
        .Q(wr_pntr_pf_dly[1]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [2]),
        .Q(wr_pntr_pf_dly[2]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [3]),
        .Q(wr_pntr_pf_dly[3]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [4]),
        .Q(wr_pntr_pf_dly[4]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [5]),
        .Q(wr_pntr_pf_dly[5]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [6]),
        .Q(wr_pntr_pf_dly[6]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [7]),
        .Q(wr_pntr_pf_dly[7]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [8]),
        .Q(wr_pntr_pf_dly[8]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [9]),
        .Q(wr_pntr_pf_dly[9]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(pntr_roll_over),
        .Q(wr_pntr_roll_over_dly),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \gset.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(geqOp),
        .Q(p_0_out_0),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[0][15] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\pf_thresh_dly_reg[0]_14 ),
        .R(\wr_rst_reg_reg[15] [0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[1][15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0]_14 ),
        .Q(\pf_thresh_dly_reg[1]_15 ),
        .R(\wr_rst_reg_reg[15] [0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[2][15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[1]_15 ),
        .Q(\pf_thresh_dly_reg[2]_16 ),
        .R(\wr_rst_reg_reg[15] [0]));
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_64 rd_minus_wr
       (.Q(rd_pntr_pf_dly),
        .S(rd_pntr_minus_wr_pntr),
        .aclk(aclk),
        .\gin_reg.wr_pntr_pf_dly_reg[15] (wr_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.rd_pntr_roll_over_dly_reg_n_0 ),
        .Q(rd_pntr_roll_over_d1),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_d1),
        .Q(rd_pntr_roll_over_d2),
        .R(\wr_rst_reg_reg[15] [1]));
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_65 wr_minus_rd
       (.D(s),
        .Q(wr_pntr_pf_dly),
        .aclk(aclk),
        .\gin_reg.rd_pntr_pf_dly_reg[15] (rd_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[0]),
        .Q(wr_minus_rd_dly[0]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[10]),
        .Q(wr_minus_rd_dly[10]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[11]),
        .Q(wr_minus_rd_dly[11]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[12]),
        .Q(wr_minus_rd_dly[12]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[13]),
        .Q(wr_minus_rd_dly[13]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[14]),
        .Q(wr_minus_rd_dly[14]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[15]),
        .Q(wr_minus_rd_dly[15]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[1]),
        .Q(wr_minus_rd_dly[1]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[2]),
        .Q(wr_minus_rd_dly[2]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[3]),
        .Q(wr_minus_rd_dly[3]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[4]),
        .Q(wr_minus_rd_dly[4]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[5]),
        .Q(wr_minus_rd_dly[5]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[6]),
        .Q(wr_minus_rd_dly[6]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[7]),
        .Q(wr_minus_rd_dly[7]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[8]),
        .Q(wr_minus_rd_dly[8]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[9]),
        .Q(wr_minus_rd_dly[9]),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_dly),
        .Q(wr_pntr_roll_over_d1),
        .R(\wr_rst_reg_reg[15] [1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_d1),
        .Q(wr_pntr_roll_over_d2),
        .R(\wr_rst_reg_reg[15] [1]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_wr_pf_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized2
   (p_0_out,
    aclk,
    Q,
    D,
    \gfwd_mode.storage_data1_reg[0] ,
    pntr_roll_over,
    \pf_thresh_dly_reg[2][14] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.m_valid_i_reg );
  output p_0_out;
  input aclk;
  input [1:0]Q;
  input [1:0]D;
  input \gfwd_mode.storage_data1_reg[0] ;
  input pntr_roll_over;
  input \pf_thresh_dly_reg[2][14] ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input [15:0]\gfwd_mode.m_valid_i_reg ;

  wire [1:0]D;
  wire [1:0]Q;
  wire [15:6]a;
  wire aclk;
  wire [15:4]ch_depth_minus_rd_m_wr;
  wire \diff_pntr[10]_i_1_n_0 ;
  wire \diff_pntr[11]_i_1_n_0 ;
  wire \diff_pntr[12]_i_1_n_0 ;
  wire \diff_pntr[13]_i_1_n_0 ;
  wire \diff_pntr[14]_i_1_n_0 ;
  wire \diff_pntr[15]_i_1_n_0 ;
  wire \diff_pntr[4]_i_1_n_0 ;
  wire \diff_pntr[5]_i_1_n_0 ;
  wire \diff_pntr[6]_i_1_n_0 ;
  wire \diff_pntr[7]_i_1_n_0 ;
  wire \diff_pntr[8]_i_1_n_0 ;
  wire \diff_pntr[9]_i_1_n_0 ;
  wire \diff_pntr_reg_n_0_[10] ;
  wire \diff_pntr_reg_n_0_[11] ;
  wire \diff_pntr_reg_n_0_[12] ;
  wire \diff_pntr_reg_n_0_[13] ;
  wire \diff_pntr_reg_n_0_[14] ;
  wire \diff_pntr_reg_n_0_[15] ;
  wire \diff_pntr_reg_n_0_[4] ;
  wire \diff_pntr_reg_n_0_[5] ;
  wire \diff_pntr_reg_n_0_[6] ;
  wire \diff_pntr_reg_n_0_[7] ;
  wire \diff_pntr_reg_n_0_[8] ;
  wire \diff_pntr_reg_n_0_[9] ;
  wire [15:0]\gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gin_reg.wr_pntr_roll_over_dly_reg_n_0 ;
  wire ltOp;
  wire ltOp_carry__0_i_1_n_0;
  wire ltOp_carry__0_i_2_n_0;
  wire ltOp_carry__0_i_3_n_0;
  wire ltOp_carry__0_i_4_n_0;
  wire ltOp_carry__0_n_3;
  wire ltOp_carry_i_1_n_0;
  wire ltOp_carry_i_2_n_0;
  wire ltOp_carry_i_3_n_0;
  wire ltOp_carry_i_4_n_0;
  wire ltOp_carry_i_5_n_0;
  wire ltOp_carry_i_6_n_0;
  wire ltOp_carry_i_7_n_0;
  wire ltOp_carry_i_8_n_0;
  wire ltOp_carry_n_0;
  wire ltOp_carry_n_1;
  wire ltOp_carry_n_2;
  wire ltOp_carry_n_3;
  wire p_0_out;
  wire \pf_thresh_dly_reg[2][14] ;
  wire \pf_thresh_dly_reg_n_0_[0][15] ;
  wire \pf_thresh_dly_reg_n_0_[1][15] ;
  wire \pf_thresh_dly_reg_n_0_[2][15] ;
  wire pntr_roll_over;
  wire [15:0]rd_pntr_minus_wr_pntr;
  wire [15:0]rd_pntr_pf_dly;
  wire rd_pntr_roll_over_d1_reg_n_0;
  wire rd_pntr_roll_over_d2_reg_n_0;
  wire rd_pntr_roll_over_dly;
  wire [15:4]s;
  wire \wr_minus_rd_dly_reg_n_0_[10] ;
  wire \wr_minus_rd_dly_reg_n_0_[11] ;
  wire \wr_minus_rd_dly_reg_n_0_[12] ;
  wire \wr_minus_rd_dly_reg_n_0_[13] ;
  wire \wr_minus_rd_dly_reg_n_0_[14] ;
  wire \wr_minus_rd_dly_reg_n_0_[15] ;
  wire \wr_minus_rd_dly_reg_n_0_[4] ;
  wire \wr_minus_rd_dly_reg_n_0_[5] ;
  wire \wr_minus_rd_dly_reg_n_0_[6] ;
  wire \wr_minus_rd_dly_reg_n_0_[7] ;
  wire \wr_minus_rd_dly_reg_n_0_[8] ;
  wire \wr_minus_rd_dly_reg_n_0_[9] ;
  wire [15:0]wr_pntr_pf_dly;
  wire wr_pntr_roll_over_d1_reg_n_0;
  wire wr_pntr_roll_over_d2_reg_n_0;
  wire [3:0]NLW_ltOp_carry_O_UNCONNECTED;
  wire [3:2]NLW_ltOp_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED;

  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_36 ch_dpth_rd_wr
       (.Q({a[15],a[6]}),
        .S(ch_depth_minus_rd_m_wr),
        .aclk(aclk),
        .i_primitive(rd_pntr_minus_wr_pntr),
        .\wr_rst_reg_reg[15] (Q[1]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[10]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[10]),
        .I1(\wr_minus_rd_dly_reg_n_0_[10] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[11]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[11]),
        .I1(\wr_minus_rd_dly_reg_n_0_[11] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[12]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[12]),
        .I1(\wr_minus_rd_dly_reg_n_0_[12] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[13]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[13]),
        .I1(\wr_minus_rd_dly_reg_n_0_[13] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[14]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[14]),
        .I1(\wr_minus_rd_dly_reg_n_0_[14] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[15]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[15]),
        .I1(\wr_minus_rd_dly_reg_n_0_[15] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[4]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[4]),
        .I1(\wr_minus_rd_dly_reg_n_0_[4] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[5]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[5]),
        .I1(\wr_minus_rd_dly_reg_n_0_[5] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[6]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[6]),
        .I1(\wr_minus_rd_dly_reg_n_0_[6] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[7]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[7]),
        .I1(\wr_minus_rd_dly_reg_n_0_[7] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[8]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[8]),
        .I1(\wr_minus_rd_dly_reg_n_0_[8] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[9]_i_1 
       (.I0(ch_depth_minus_rd_m_wr[9]),
        .I1(\wr_minus_rd_dly_reg_n_0_[9] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[10]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[10] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[11]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[11] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[12]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[12] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[13]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[13] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[14]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[14] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[15]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[15] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[4]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[4] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[5]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[5] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[6]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[6] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[7]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[7] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[8]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[8] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[9]_i_1_n_0 ),
        .Q(\diff_pntr_reg_n_0_[9] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gclr.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(ltOp),
        .Q(p_0_out),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(a[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(a[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [0]),
        .Q(rd_pntr_pf_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [10]),
        .Q(rd_pntr_pf_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [11]),
        .Q(rd_pntr_pf_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [12]),
        .Q(rd_pntr_pf_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [13]),
        .Q(rd_pntr_pf_dly[13]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [14]),
        .Q(rd_pntr_pf_dly[14]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [15]),
        .Q(rd_pntr_pf_dly[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [1]),
        .Q(rd_pntr_pf_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [2]),
        .Q(rd_pntr_pf_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [3]),
        .Q(rd_pntr_pf_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [4]),
        .Q(rd_pntr_pf_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [5]),
        .Q(rd_pntr_pf_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [6]),
        .Q(rd_pntr_pf_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [7]),
        .Q(rd_pntr_pf_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [8]),
        .Q(rd_pntr_pf_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [9]),
        .Q(rd_pntr_pf_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(rd_pntr_roll_over_dly),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .Q(wr_pntr_pf_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [10]),
        .Q(wr_pntr_pf_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [11]),
        .Q(wr_pntr_pf_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [12]),
        .Q(wr_pntr_pf_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [13]),
        .Q(wr_pntr_pf_dly[13]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [14]),
        .Q(wr_pntr_pf_dly[14]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [15]),
        .Q(wr_pntr_pf_dly[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .Q(wr_pntr_pf_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .Q(wr_pntr_pf_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .Q(wr_pntr_pf_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [4]),
        .Q(wr_pntr_pf_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [5]),
        .Q(wr_pntr_pf_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [6]),
        .Q(wr_pntr_pf_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [7]),
        .Q(wr_pntr_pf_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [8]),
        .Q(wr_pntr_pf_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [9]),
        .Q(wr_pntr_pf_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(pntr_roll_over),
        .Q(\gin_reg.wr_pntr_roll_over_dly_reg_n_0 ),
        .R(Q[1]));
  CARRY4 ltOp_carry
       (.CI(1'b0),
        .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}),
        .CYINIT(1'b0),
        .DI({ltOp_carry_i_1_n_0,ltOp_carry_i_2_n_0,ltOp_carry_i_3_n_0,ltOp_carry_i_4_n_0}),
        .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]),
        .S({ltOp_carry_i_5_n_0,ltOp_carry_i_6_n_0,ltOp_carry_i_7_n_0,ltOp_carry_i_8_n_0}));
  CARRY4 ltOp_carry__0
       (.CI(ltOp_carry_n_0),
        .CO({NLW_ltOp_carry__0_CO_UNCONNECTED[3:2],ltOp,ltOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ltOp_carry__0_i_1_n_0,ltOp_carry__0_i_2_n_0}),
        .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,ltOp_carry__0_i_3_n_0,ltOp_carry__0_i_4_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    ltOp_carry__0_i_1
       (.I0(\pf_thresh_dly_reg[2][14] ),
        .I1(\diff_pntr_reg_n_0_[14] ),
        .I2(\diff_pntr_reg_n_0_[15] ),
        .I3(\pf_thresh_dly_reg_n_0_[2][15] ),
        .O(ltOp_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h70)) 
    ltOp_carry__0_i_2
       (.I0(\diff_pntr_reg_n_0_[12] ),
        .I1(\diff_pntr_reg_n_0_[13] ),
        .I2(\pf_thresh_dly_reg[2][14] ),
        .O(ltOp_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry__0_i_3
       (.I0(\pf_thresh_dly_reg[2][14] ),
        .I1(\diff_pntr_reg_n_0_[14] ),
        .I2(\pf_thresh_dly_reg_n_0_[2][15] ),
        .I3(\diff_pntr_reg_n_0_[15] ),
        .O(ltOp_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    ltOp_carry__0_i_4
       (.I0(\diff_pntr_reg_n_0_[12] ),
        .I1(\pf_thresh_dly_reg[2][14] ),
        .I2(\diff_pntr_reg_n_0_[13] ),
        .O(ltOp_carry__0_i_4_n_0));
  LUT3 #(
    .INIT(8'h70)) 
    ltOp_carry_i_1
       (.I0(\diff_pntr_reg_n_0_[10] ),
        .I1(\diff_pntr_reg_n_0_[11] ),
        .I2(\pf_thresh_dly_reg[2][14] ),
        .O(ltOp_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h70)) 
    ltOp_carry_i_2
       (.I0(\diff_pntr_reg_n_0_[8] ),
        .I1(\diff_pntr_reg_n_0_[9] ),
        .I2(\pf_thresh_dly_reg[2][14] ),
        .O(ltOp_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ltOp_carry_i_3
       (.I0(\pf_thresh_dly_reg_n_0_[2][15] ),
        .I1(\diff_pntr_reg_n_0_[6] ),
        .I2(\diff_pntr_reg_n_0_[7] ),
        .I3(\pf_thresh_dly_reg[2][14] ),
        .O(ltOp_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h70)) 
    ltOp_carry_i_4
       (.I0(\diff_pntr_reg_n_0_[4] ),
        .I1(\diff_pntr_reg_n_0_[5] ),
        .I2(\pf_thresh_dly_reg[2][14] ),
        .O(ltOp_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    ltOp_carry_i_5
       (.I0(\diff_pntr_reg_n_0_[10] ),
        .I1(\pf_thresh_dly_reg[2][14] ),
        .I2(\diff_pntr_reg_n_0_[11] ),
        .O(ltOp_carry_i_5_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    ltOp_carry_i_6
       (.I0(\diff_pntr_reg_n_0_[8] ),
        .I1(\pf_thresh_dly_reg[2][14] ),
        .I2(\diff_pntr_reg_n_0_[9] ),
        .O(ltOp_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry_i_7
       (.I0(\pf_thresh_dly_reg_n_0_[2][15] ),
        .I1(\diff_pntr_reg_n_0_[6] ),
        .I2(\pf_thresh_dly_reg[2][14] ),
        .I3(\diff_pntr_reg_n_0_[7] ),
        .O(ltOp_carry_i_7_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    ltOp_carry_i_8
       (.I0(\diff_pntr_reg_n_0_[4] ),
        .I1(\pf_thresh_dly_reg[2][14] ),
        .I2(\diff_pntr_reg_n_0_[5] ),
        .O(ltOp_carry_i_8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[0][15] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\pf_thresh_dly_reg_n_0_[0][15] ),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[1][15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg_n_0_[0][15] ),
        .Q(\pf_thresh_dly_reg_n_0_[1][15] ),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[2][15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg_n_0_[1][15] ),
        .Q(\pf_thresh_dly_reg_n_0_[2][15] ),
        .R(Q[0]));
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_37 rd_minus_wr
       (.Q(rd_pntr_pf_dly),
        .S(rd_pntr_minus_wr_pntr),
        .aclk(aclk),
        .\gin_reg.wr_pntr_pf_dly_reg[15] (wr_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_dly),
        .Q(rd_pntr_roll_over_d1_reg_n_0),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_d1_reg_n_0),
        .Q(rd_pntr_roll_over_d2_reg_n_0),
        .R(Q[1]));
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_38 wr_minus_rd
       (.D(s),
        .Q(wr_pntr_pf_dly),
        .aclk(aclk),
        .\gin_reg.rd_pntr_pf_dly_reg[15] (rd_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[10]),
        .Q(\wr_minus_rd_dly_reg_n_0_[10] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[11]),
        .Q(\wr_minus_rd_dly_reg_n_0_[11] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[12]),
        .Q(\wr_minus_rd_dly_reg_n_0_[12] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[13]),
        .Q(\wr_minus_rd_dly_reg_n_0_[13] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[14]),
        .Q(\wr_minus_rd_dly_reg_n_0_[14] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[15]),
        .Q(\wr_minus_rd_dly_reg_n_0_[15] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[4]),
        .Q(\wr_minus_rd_dly_reg_n_0_[4] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[5]),
        .Q(\wr_minus_rd_dly_reg_n_0_[5] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[6]),
        .Q(\wr_minus_rd_dly_reg_n_0_[6] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[7]),
        .Q(\wr_minus_rd_dly_reg_n_0_[7] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[8]),
        .Q(\wr_minus_rd_dly_reg_n_0_[8] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[9]),
        .Q(\wr_minus_rd_dly_reg_n_0_[9] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_roll_over_dly_reg_n_0 ),
        .Q(wr_pntr_roll_over_d1_reg_n_0),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_d1_reg_n_0),
        .Q(wr_pntr_roll_over_d2_reg_n_0),
        .R(Q[1]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_ctrl_v2_0_17_wr_pf_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized2_82
   (\gclr.prog_full_i_reg_0 ,
    p_0_out,
    Q,
    \greg_out.QSPO_reg_r ,
    aclk,
    D,
    \gfwd_mode.storage_data1_reg[0] ,
    pntr_roll_over,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.m_valid_i_reg );
  output \gclr.prog_full_i_reg_0 ;
  output p_0_out;
  input [1:0]Q;
  input \greg_out.QSPO_reg_r ;
  input aclk;
  input [1:0]D;
  input \gfwd_mode.storage_data1_reg[0] ;
  input pntr_roll_over;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input [15:0]\gfwd_mode.m_valid_i_reg ;

  wire [1:0]D;
  wire [1:0]Q;
  wire [15:6]a;
  wire aclk;
  wire [15:4]ch_depth_minus_rd_m_wr;
  wire \diff_pntr[10]_i_1__0_n_0 ;
  wire \diff_pntr[11]_i_1__0_n_0 ;
  wire \diff_pntr[12]_i_1__0_n_0 ;
  wire \diff_pntr[13]_i_1__0_n_0 ;
  wire \diff_pntr[14]_i_1__0_n_0 ;
  wire \diff_pntr[15]_i_1__0_n_0 ;
  wire \diff_pntr[4]_i_1__0_n_0 ;
  wire \diff_pntr[5]_i_1__0_n_0 ;
  wire \diff_pntr[6]_i_1__0_n_0 ;
  wire \diff_pntr[7]_i_1__0_n_0 ;
  wire \diff_pntr[8]_i_1__0_n_0 ;
  wire \diff_pntr[9]_i_1__0_n_0 ;
  wire \diff_pntr_reg_n_0_[10] ;
  wire \diff_pntr_reg_n_0_[11] ;
  wire \diff_pntr_reg_n_0_[12] ;
  wire \diff_pntr_reg_n_0_[13] ;
  wire \diff_pntr_reg_n_0_[14] ;
  wire \diff_pntr_reg_n_0_[15] ;
  wire \diff_pntr_reg_n_0_[4] ;
  wire \diff_pntr_reg_n_0_[5] ;
  wire \diff_pntr_reg_n_0_[6] ;
  wire \diff_pntr_reg_n_0_[7] ;
  wire \diff_pntr_reg_n_0_[8] ;
  wire \diff_pntr_reg_n_0_[9] ;
  wire \gclr.prog_full_i_reg_0 ;
  wire [15:0]\gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gin_reg.wr_pntr_roll_over_dly_reg_n_0 ;
  wire \greg_out.QSPO_reg_r ;
  wire ltOp;
  wire ltOp_carry__0_i_1__0_n_0;
  wire ltOp_carry__0_i_2__0_n_0;
  wire ltOp_carry__0_i_3__0_n_0;
  wire ltOp_carry__0_i_4__0_n_0;
  wire ltOp_carry__0_n_3;
  wire ltOp_carry_i_1__0_n_0;
  wire ltOp_carry_i_2__0_n_0;
  wire ltOp_carry_i_3__0_n_0;
  wire ltOp_carry_i_4__0_n_0;
  wire ltOp_carry_i_5__0_n_0;
  wire ltOp_carry_i_6__0_n_0;
  wire ltOp_carry_i_7__0_n_0;
  wire ltOp_carry_i_8__0_n_0;
  wire ltOp_carry_n_0;
  wire ltOp_carry_n_1;
  wire ltOp_carry_n_2;
  wire ltOp_carry_n_3;
  wire p_0_out;
  wire \pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ;
  wire \pf_thresh_dly_reg[1][14]_inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ;
  wire pf_thresh_dly_reg_gate_n_0;
  wire \pf_thresh_dly_reg_n_0_[0][15] ;
  wire \pf_thresh_dly_reg_n_0_[1][15] ;
  wire \pf_thresh_dly_reg_n_0_[2][15] ;
  wire pf_thresh_dly_reg_r_0_n_0;
  wire pf_thresh_dly_reg_r_n_0;
  wire pntr_roll_over;
  wire [15:0]rd_pntr_minus_wr_pntr;
  wire [15:0]rd_pntr_pf_dly;
  wire rd_pntr_roll_over_d1_reg_n_0;
  wire rd_pntr_roll_over_d2_reg_n_0;
  wire rd_pntr_roll_over_dly;
  wire [15:4]s;
  wire \wr_minus_rd_dly_reg_n_0_[10] ;
  wire \wr_minus_rd_dly_reg_n_0_[11] ;
  wire \wr_minus_rd_dly_reg_n_0_[12] ;
  wire \wr_minus_rd_dly_reg_n_0_[13] ;
  wire \wr_minus_rd_dly_reg_n_0_[14] ;
  wire \wr_minus_rd_dly_reg_n_0_[15] ;
  wire \wr_minus_rd_dly_reg_n_0_[4] ;
  wire \wr_minus_rd_dly_reg_n_0_[5] ;
  wire \wr_minus_rd_dly_reg_n_0_[6] ;
  wire \wr_minus_rd_dly_reg_n_0_[7] ;
  wire \wr_minus_rd_dly_reg_n_0_[8] ;
  wire \wr_minus_rd_dly_reg_n_0_[9] ;
  wire [15:0]wr_pntr_pf_dly;
  wire wr_pntr_roll_over_d1_reg_n_0;
  wire wr_pntr_roll_over_d2_reg_n_0;
  wire [3:0]NLW_ltOp_carry_O_UNCONNECTED;
  wire [3:2]NLW_ltOp_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED;

  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_91 ch_dpth_rd_wr
       (.Q({a[15],a[6]}),
        .S(ch_depth_minus_rd_m_wr),
        .aclk(aclk),
        .i_primitive(rd_pntr_minus_wr_pntr),
        .\wr_rst_reg_reg[15] (Q[1]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[10]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[10]),
        .I1(\wr_minus_rd_dly_reg_n_0_[10] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[11]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[11]),
        .I1(\wr_minus_rd_dly_reg_n_0_[11] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[12]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[12]),
        .I1(\wr_minus_rd_dly_reg_n_0_[12] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[13]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[13]),
        .I1(\wr_minus_rd_dly_reg_n_0_[13] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[14]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[14]),
        .I1(\wr_minus_rd_dly_reg_n_0_[14] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[15]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[15]),
        .I1(\wr_minus_rd_dly_reg_n_0_[15] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[4]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[4]),
        .I1(\wr_minus_rd_dly_reg_n_0_[4] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[5]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[5]),
        .I1(\wr_minus_rd_dly_reg_n_0_[5] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[6]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[6]),
        .I1(\wr_minus_rd_dly_reg_n_0_[6] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[7]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[7]),
        .I1(\wr_minus_rd_dly_reg_n_0_[7] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[8]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[8]),
        .I1(\wr_minus_rd_dly_reg_n_0_[8] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \diff_pntr[9]_i_1__0 
       (.I0(ch_depth_minus_rd_m_wr[9]),
        .I1(\wr_minus_rd_dly_reg_n_0_[9] ),
        .I2(rd_pntr_roll_over_d2_reg_n_0),
        .I3(wr_pntr_roll_over_d2_reg_n_0),
        .O(\diff_pntr[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[10]_i_1__0_n_0 ),
        .Q(\diff_pntr_reg_n_0_[10] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[11]_i_1__0_n_0 ),
        .Q(\diff_pntr_reg_n_0_[11] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[12]_i_1__0_n_0 ),
        .Q(\diff_pntr_reg_n_0_[12] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[13]_i_1__0_n_0 ),
        .Q(\diff_pntr_reg_n_0_[13] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[14]_i_1__0_n_0 ),
        .Q(\diff_pntr_reg_n_0_[14] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[15]_i_1__0_n_0 ),
        .Q(\diff_pntr_reg_n_0_[15] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[4]_i_1__0_n_0 ),
        .Q(\diff_pntr_reg_n_0_[4] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[5]_i_1__0_n_0 ),
        .Q(\diff_pntr_reg_n_0_[5] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[6]_i_1__0_n_0 ),
        .Q(\diff_pntr_reg_n_0_[6] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[7]_i_1__0_n_0 ),
        .Q(\diff_pntr_reg_n_0_[7] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[8]_i_1__0_n_0 ),
        .Q(\diff_pntr_reg_n_0_[8] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \diff_pntr_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\diff_pntr[9]_i_1__0_n_0 ),
        .Q(\diff_pntr_reg_n_0_[9] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gclr.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(ltOp),
        .Q(p_0_out),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(a[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.channel_depth_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(a[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [0]),
        .Q(rd_pntr_pf_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [10]),
        .Q(rd_pntr_pf_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [11]),
        .Q(rd_pntr_pf_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [12]),
        .Q(rd_pntr_pf_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [13]),
        .Q(rd_pntr_pf_dly[13]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [14]),
        .Q(rd_pntr_pf_dly[14]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [15]),
        .Q(rd_pntr_pf_dly[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [1]),
        .Q(rd_pntr_pf_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [2]),
        .Q(rd_pntr_pf_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [3]),
        .Q(rd_pntr_pf_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [4]),
        .Q(rd_pntr_pf_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [5]),
        .Q(rd_pntr_pf_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [6]),
        .Q(rd_pntr_pf_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [7]),
        .Q(rd_pntr_pf_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [8]),
        .Q(rd_pntr_pf_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg [9]),
        .Q(rd_pntr_pf_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.rd_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(rd_pntr_roll_over_dly),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .Q(wr_pntr_pf_dly[0]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [10]),
        .Q(wr_pntr_pf_dly[10]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [11]),
        .Q(wr_pntr_pf_dly[11]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [12]),
        .Q(wr_pntr_pf_dly[12]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [13]),
        .Q(wr_pntr_pf_dly[13]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [14]),
        .Q(wr_pntr_pf_dly[14]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [15]),
        .Q(wr_pntr_pf_dly[15]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .Q(wr_pntr_pf_dly[1]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .Q(wr_pntr_pf_dly[2]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .Q(wr_pntr_pf_dly[3]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [4]),
        .Q(wr_pntr_pf_dly[4]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [5]),
        .Q(wr_pntr_pf_dly[5]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [6]),
        .Q(wr_pntr_pf_dly[6]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [7]),
        .Q(wr_pntr_pf_dly[7]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [8]),
        .Q(wr_pntr_pf_dly[8]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_pf_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 [9]),
        .Q(wr_pntr_pf_dly[9]),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gin_reg.wr_pntr_roll_over_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(pntr_roll_over),
        .Q(\gin_reg.wr_pntr_roll_over_dly_reg_n_0 ),
        .R(Q[1]));
  CARRY4 ltOp_carry
       (.CI(1'b0),
        .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}),
        .CYINIT(1'b0),
        .DI({ltOp_carry_i_1__0_n_0,ltOp_carry_i_2__0_n_0,ltOp_carry_i_3__0_n_0,ltOp_carry_i_4__0_n_0}),
        .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]),
        .S({ltOp_carry_i_5__0_n_0,ltOp_carry_i_6__0_n_0,ltOp_carry_i_7__0_n_0,ltOp_carry_i_8__0_n_0}));
  CARRY4 ltOp_carry__0
       (.CI(ltOp_carry_n_0),
        .CO({NLW_ltOp_carry__0_CO_UNCONNECTED[3:2],ltOp,ltOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ltOp_carry__0_i_1__0_n_0,ltOp_carry__0_i_2__0_n_0}),
        .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,ltOp_carry__0_i_3__0_n_0,ltOp_carry__0_i_4__0_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    ltOp_carry__0_i_1__0
       (.I0(\gclr.prog_full_i_reg_0 ),
        .I1(\diff_pntr_reg_n_0_[14] ),
        .I2(\diff_pntr_reg_n_0_[15] ),
        .I3(\pf_thresh_dly_reg_n_0_[2][15] ),
        .O(ltOp_carry__0_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h70)) 
    ltOp_carry__0_i_2__0
       (.I0(\diff_pntr_reg_n_0_[12] ),
        .I1(\diff_pntr_reg_n_0_[13] ),
        .I2(\gclr.prog_full_i_reg_0 ),
        .O(ltOp_carry__0_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry__0_i_3__0
       (.I0(\gclr.prog_full_i_reg_0 ),
        .I1(\diff_pntr_reg_n_0_[14] ),
        .I2(\pf_thresh_dly_reg_n_0_[2][15] ),
        .I3(\diff_pntr_reg_n_0_[15] ),
        .O(ltOp_carry__0_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    ltOp_carry__0_i_4__0
       (.I0(\diff_pntr_reg_n_0_[12] ),
        .I1(\gclr.prog_full_i_reg_0 ),
        .I2(\diff_pntr_reg_n_0_[13] ),
        .O(ltOp_carry__0_i_4__0_n_0));
  LUT3 #(
    .INIT(8'h70)) 
    ltOp_carry_i_1__0
       (.I0(\diff_pntr_reg_n_0_[10] ),
        .I1(\diff_pntr_reg_n_0_[11] ),
        .I2(\gclr.prog_full_i_reg_0 ),
        .O(ltOp_carry_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h70)) 
    ltOp_carry_i_2__0
       (.I0(\diff_pntr_reg_n_0_[8] ),
        .I1(\diff_pntr_reg_n_0_[9] ),
        .I2(\gclr.prog_full_i_reg_0 ),
        .O(ltOp_carry_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ltOp_carry_i_3__0
       (.I0(\pf_thresh_dly_reg_n_0_[2][15] ),
        .I1(\diff_pntr_reg_n_0_[6] ),
        .I2(\diff_pntr_reg_n_0_[7] ),
        .I3(\gclr.prog_full_i_reg_0 ),
        .O(ltOp_carry_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h70)) 
    ltOp_carry_i_4__0
       (.I0(\diff_pntr_reg_n_0_[4] ),
        .I1(\diff_pntr_reg_n_0_[5] ),
        .I2(\gclr.prog_full_i_reg_0 ),
        .O(ltOp_carry_i_4__0_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    ltOp_carry_i_5__0
       (.I0(\diff_pntr_reg_n_0_[10] ),
        .I1(\gclr.prog_full_i_reg_0 ),
        .I2(\diff_pntr_reg_n_0_[11] ),
        .O(ltOp_carry_i_5__0_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    ltOp_carry_i_6__0
       (.I0(\diff_pntr_reg_n_0_[8] ),
        .I1(\gclr.prog_full_i_reg_0 ),
        .I2(\diff_pntr_reg_n_0_[9] ),
        .O(ltOp_carry_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry_i_7__0
       (.I0(\pf_thresh_dly_reg_n_0_[2][15] ),
        .I1(\diff_pntr_reg_n_0_[6] ),
        .I2(\gclr.prog_full_i_reg_0 ),
        .I3(\diff_pntr_reg_n_0_[7] ),
        .O(ltOp_carry_i_7__0_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    ltOp_carry_i_8__0
       (.I0(\diff_pntr_reg_n_0_[4] ),
        .I1(\gclr.prog_full_i_reg_0 ),
        .I2(\diff_pntr_reg_n_0_[5] ),
        .O(ltOp_carry_i_8__0_n_0));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(1'b1),
        .Q(\pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[0][15] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\pf_thresh_dly_reg_n_0_[0][15] ),
        .R(Q[0]));
  FDRE \pf_thresh_dly_reg[1][14]_inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0 ),
        .Q(\pf_thresh_dly_reg[1][14]_inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[1][15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg_n_0_[0][15] ),
        .Q(\pf_thresh_dly_reg_n_0_[1][15] ),
        .R(Q[0]));
  FDRE \pf_thresh_dly_reg[2][14] 
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_gate_n_0),
        .Q(\gclr.prog_full_i_reg_0 ),
        .R(Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \pf_thresh_dly_reg[2][15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\pf_thresh_dly_reg_n_0_[1][15] ),
        .Q(\pf_thresh_dly_reg_n_0_[2][15] ),
        .R(Q[0]));
  LUT2 #(
    .INIT(4'h8)) 
    pf_thresh_dly_reg_gate
       (.I0(\pf_thresh_dly_reg[1][14]_inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0 ),
        .I1(pf_thresh_dly_reg_r_0_n_0),
        .O(pf_thresh_dly_reg_gate_n_0));
  FDRE pf_thresh_dly_reg_r
       (.C(aclk),
        .CE(1'b1),
        .D(\greg_out.QSPO_reg_r ),
        .Q(pf_thresh_dly_reg_r_n_0),
        .R(Q[0]));
  FDRE pf_thresh_dly_reg_r_0
       (.C(aclk),
        .CE(1'b1),
        .D(pf_thresh_dly_reg_r_n_0),
        .Q(pf_thresh_dly_reg_r_0_n_0),
        .R(Q[0]));
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_92 rd_minus_wr
       (.Q(rd_pntr_pf_dly),
        .S(rd_pntr_minus_wr_pntr),
        .aclk(aclk),
        .\gin_reg.wr_pntr_pf_dly_reg[15] (wr_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_dly),
        .Q(rd_pntr_roll_over_d1_reg_n_0),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    rd_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rd_pntr_roll_over_d1_reg_n_0),
        .Q(rd_pntr_roll_over_d2_reg_n_0),
        .R(Q[1]));
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_93 wr_minus_rd
       (.D(s),
        .Q(wr_pntr_pf_dly),
        .aclk(aclk),
        .\gin_reg.rd_pntr_pf_dly_reg[15] (rd_pntr_pf_dly),
        .\wr_rst_reg_reg[15] (Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[10]),
        .Q(\wr_minus_rd_dly_reg_n_0_[10] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[11]),
        .Q(\wr_minus_rd_dly_reg_n_0_[11] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[12]),
        .Q(\wr_minus_rd_dly_reg_n_0_[12] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[13]),
        .Q(\wr_minus_rd_dly_reg_n_0_[13] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[14]),
        .Q(\wr_minus_rd_dly_reg_n_0_[14] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[15]),
        .Q(\wr_minus_rd_dly_reg_n_0_[15] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[4]),
        .Q(\wr_minus_rd_dly_reg_n_0_[4] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[5]),
        .Q(\wr_minus_rd_dly_reg_n_0_[5] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[6]),
        .Q(\wr_minus_rd_dly_reg_n_0_[6] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[7]),
        .Q(\wr_minus_rd_dly_reg_n_0_[7] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[8]),
        .Q(\wr_minus_rd_dly_reg_n_0_[8] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_minus_rd_dly_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(s[9]),
        .Q(\wr_minus_rd_dly_reg_n_0_[9] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gin_reg.wr_pntr_roll_over_dly_reg_n_0 ),
        .Q(wr_pntr_roll_over_d1_reg_n_0),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    wr_pntr_roll_over_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_pntr_roll_over_d1_reg_n_0),
        .Q(wr_pntr_roll_over_d2_reg_n_0),
        .R(Q[1]));
endmodule

(* ORIG_REF_NAME = "axi_vfifo_top" *) 
module design_1_axi_vfifo_ctrl_0_0_axi_vfifo_top
   (DI,
    POR_A,
    I147,
    M_AXI_ARVALID,
    POR_A_0,
    vfifo_idle,
    prog_full_i,
    E,
    m_axi_awvalid_i,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    m_axi_wvalid_i,
    \gcc0.gc0.count_d1_reg[3] ,
    vfifo_s2mm_channel_full,
    Q_reg,
    \vfifo_mm2s_channel_empty[1] ,
    \vfifo_mm2s_channel_empty[0] ,
    m_axis_tvalid,
    m_axi_rready,
    s_axis_tready,
    m_axi_awsize,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    \active_ch_dly_reg[1]_6 ,
    Q_reg_0,
    pntrs_eql_dly,
    \active_ch_dly_reg[2][0] ,
    m_axi_bready,
    prog_full_i_1,
    aclk,
    Q,
    ram_rstram_b,
    ram_rstram_b_2,
    \active_ch_dly_reg[1][0] ,
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ,
    \gpfs.prog_full_i_reg ,
    \gpfs.prog_full_i_reg_0 ,
    m_axi_bvalid,
    out,
    ram_full_fb_i_reg,
    ram_full_fb_i_reg_0,
    vfifo_mm2s_channel_full,
    m_axis_tready,
    mm2s_trans_last_arb,
    m_axi_rdata,
    m_axi_rvalid,
    D,
    TREADY_S2MM,
    s_axis_tvalid);
  output [40:0]DI;
  output POR_A;
  output [40:0]I147;
  output M_AXI_ARVALID;
  output POR_A_0;
  output [1:0]vfifo_idle;
  output prog_full_i;
  output [0:0]E;
  output m_axi_awvalid_i;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output m_axi_wvalid_i;
  output [0:0]\gcc0.gc0.count_d1_reg[3] ;
  output [1:0]vfifo_s2mm_channel_full;
  output [40:0]Q_reg;
  output \vfifo_mm2s_channel_empty[1] ;
  output \vfifo_mm2s_channel_empty[0] ;
  output m_axis_tvalid;
  output m_axi_rready;
  output s_axis_tready;
  output [0:0]m_axi_awsize;
  output [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  output \active_ch_dly_reg[1]_6 ;
  output [0:0]Q_reg_0;
  output pntrs_eql_dly;
  output \active_ch_dly_reg[2][0] ;
  output m_axi_bready;
  output prog_full_i_1;
  input aclk;
  input [1:0]Q;
  input ram_rstram_b;
  input ram_rstram_b_2;
  input \active_ch_dly_reg[1][0] ;
  input \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ;
  input \gpfs.prog_full_i_reg ;
  input \gpfs.prog_full_i_reg_0 ;
  input m_axi_bvalid;
  input out;
  input ram_full_fb_i_reg;
  input ram_full_fb_i_reg_0;
  input [1:0]vfifo_mm2s_channel_full;
  input m_axis_tready;
  input mm2s_trans_last_arb;
  input [31:0]m_axi_rdata;
  input m_axi_rvalid;
  input [39:0]D;
  input TREADY_S2MM;
  input s_axis_tvalid;

  wire [39:0]D;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [40:0]DI;
  wire [0:0]E;
  wire [40:0]I147;
  wire M_AXI_ARVALID;
  wire POR_A;
  wire POR_A_0;
  wire [1:0]Q;
  wire [40:0]Q_reg;
  wire [0:0]Q_reg_0;
  wire [30:30]S_PAYLOAD_DATA;
  wire TREADY_S2MM;
  wire aclk;
  wire \active_ch_dly_reg[1][0] ;
  wire \active_ch_dly_reg[1]_6 ;
  wire \active_ch_dly_reg[2][0] ;
  wire [29:0]ar_address_inc;
  wire \ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ;
  wire \ar_txn_inst/counts_matched ;
  wire \ar_txn_inst/mem_init_done ;
  wire [1:0]\ar_txn_inst/mux4_out ;
  wire \ar_txn_inst/we_ar_txn ;
  wire \ar_txn_inst/we_bcnt ;
  wire argen_inst_n_1;
  wire argen_inst_n_6;
  wire argen_inst_n_9;
  wire [1:1]argen_to_mcpf_payload;
  wire argen_to_mcpf_tvalid;
  wire argen_to_mctf_tvalid;
  wire \aw_rslice1/p_0_out ;
  wire awgen_inst_n_62;
  wire awgen_inst_n_66;
  wire awgen_inst_n_68;
  wire [13:1]awgen_to_mcpf_payload;
  wire awgen_to_mcpf_tvalid;
  wire [15:0]awgen_to_mctf_payload;
  wire awgen_to_mctf_tvalid;
  wire curr_state;
  wire empty;
  wire \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ;
  wire garb_n_3;
  wire [0:0]\gcc0.gc0.count_d1_reg[3] ;
  wire \gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ;
  wire gs2mm_n_1;
  wire gs2mm_n_10;
  wire gs2mm_n_11;
  wire gs2mm_n_2;
  wire gs2mm_n_9;
  wire [0:0]m_axi_awsize;
  wire m_axi_awvalid_i;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire m_axi_wvalid_i;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire [1:0]mcdf_full;
  wire mcdf_inst_n_13;
  wire mcdf_inst_n_16;
  wire mcdf_inst_n_7;
  wire mcdf_inst_n_8;
  wire [66:0]mcdf_to_awgen_payload;
  wire mcdf_to_awgen_tvalid;
  wire \mcf_dfl_wr_inst/ram_init_done_i ;
  wire \mcf_dfl_wr_inst/rom_rd_addr_i ;
  wire \mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int ;
  wire \mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int_0 ;
  wire \mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ;
  wire \mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int ;
  wire \mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int_1 ;
  wire \mcf_inst/sdp_rd_addr_in_i ;
  wire \mcf_inst/sdp_rd_addr_in_i_2 ;
  wire \mcf_inst/sdp_rd_addr_out_i ;
  wire [1:0]mcpf_full;
  wire mcpf_inst_n_0;
  wire mcpf_inst_n_20;
  wire mcpf_inst_n_21;
  wire mcpf_inst_n_22;
  wire [14:0]mcpf_to_argen_payload;
  wire mcpf_to_argen_tvalid;
  wire [1:0]mctf_full;
  wire mctf_inst_n_0;
  wire mctf_inst_n_1;
  wire mctf_inst_n_17;
  wire mctf_inst_n_18;
  wire mctf_inst_n_21;
  wire mctf_inst_n_22;
  wire mctf_inst_n_23;
  wire mctf_inst_n_24;
  wire mctf_inst_n_25;
  wire mctf_inst_n_26;
  wire mctf_inst_n_27;
  wire mctf_inst_n_28;
  wire mctf_inst_n_29;
  wire mctf_inst_n_30;
  wire mctf_inst_n_31;
  wire mctf_inst_n_32;
  wire mctf_inst_n_33;
  wire mctf_inst_n_34;
  wire mctf_inst_n_35;
  wire mctf_inst_n_36;
  wire mctf_inst_n_37;
  wire mctf_inst_n_38;
  wire mctf_inst_n_39;
  wire mctf_inst_n_40;
  wire mctf_inst_n_41;
  wire mctf_inst_n_42;
  wire mctf_inst_n_43;
  wire mctf_inst_n_44;
  wire mctf_inst_n_45;
  wire mctf_inst_n_46;
  wire mctf_inst_n_47;
  wire mctf_inst_n_48;
  wire mctf_inst_n_49;
  wire [15:1]mctf_to_argen_payload;
  wire mem_init_done;
  wire mm2s_inst_n_44;
  wire mm2s_inst_n_45;
  wire mm2s_inst_n_47;
  wire mm2s_inst_n_48;
  wire mm2s_inst_n_50;
  wire mm2s_inst_n_51;
  wire mm2s_to_tdf_tvalid;
  wire mm2s_trans_last_arb;
  wire out;
  wire pntrs_eql_dly;
  wire prog_full_i;
  wire prog_full_i_1;
  wire prog_full_i_3;
  wire ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire ram_rstram_b;
  wire ram_rstram_b_2;
  wire [7:1]s2mm_to_awgen_payload;
  wire [32:0]s2mm_to_mcdf_payload;
  wire [40:33]s_axis_payload_wr_out_i;
  wire s_axis_tid_arb_i;
  wire s_axis_tready;
  wire s_axis_tvalid;
  wire s_axis_tvalid_arb_i;
  wire sdp_rd_addr_in_i;
  wire [12:0]tdest_fifo_dout;
  wire tdest_fifo_inst_n_0;
  wire tdest_fifo_inst_n_1;
  wire tdest_fifo_inst_n_14;
  wire tdest_fifo_inst_n_19;
  wire tdest_fifo_inst_n_20;
  wire tdest_fifo_inst_n_21;
  wire tdest_fifo_inst_n_22;
  wire tdest_fifo_inst_n_23;
  wire [0:0]tid_fifo_dout;
  wire tid_fifo_inst_n_0;
  wire tid_fifo_inst_n_3;
  wire tid_fifo_inst_n_5;
  wire tlast_to_switch;
  wire valid_pkt_r;
  wire [1:0]vfifo_idle;
  wire \vfifo_mm2s_channel_empty[0] ;
  wire \vfifo_mm2s_channel_empty[1] ;
  wire [1:0]vfifo_mm2s_channel_full;
  wire [1:0]vfifo_s2mm_channel_full;
  wire \wdata_rslice1/p_0_out ;
  wire we_mm2s_valid;

  design_1_axi_vfifo_ctrl_0_0_vfifo_ar_top argen_inst
       (.I147(I147[39:8]),
        .PAYLOAD_FROM_MTF(I147[40]),
        .Q(Q[0]),
        .Q_reg(argen_inst_n_9),
        .WR_DATA({mctf_inst_n_21,mctf_inst_n_22,mctf_inst_n_23,mctf_inst_n_24,mctf_inst_n_25,mctf_inst_n_26,mctf_inst_n_27,mctf_inst_n_28,mctf_inst_n_29,mctf_inst_n_30,mctf_inst_n_31,mctf_inst_n_32,mctf_inst_n_33,mctf_inst_n_34,mctf_inst_n_35,mctf_inst_n_36,mctf_inst_n_37,mctf_inst_n_38,mctf_inst_n_39,mctf_inst_n_40,mctf_inst_n_41,mctf_inst_n_42,mctf_inst_n_43,mctf_inst_n_44,mctf_inst_n_45,mctf_inst_n_46,mctf_inst_n_47,mctf_inst_n_48,mctf_inst_n_49}),
        .aclk(aclk),
        .areset_d1(\gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ),
        .argen_to_mcpf_tvalid(argen_to_mcpf_tvalid),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .counts_matched(\ar_txn_inst/counts_matched ),
        .empty_fwft_i_reg(tid_fifo_inst_n_3),
        .\gfwd_mode.storage_data1_reg[0] (argen_inst_n_6),
        .\gfwd_rev.state_reg[0] (s_axis_tvalid_arb_i),
        .\gnstage1.q_dly_reg[1][0] (M_AXI_ARVALID),
        .\goreg_dm.dout_i_reg[0] (tid_fifo_inst_n_5),
        .\goreg_dm.dout_i_reg[6] (argen_to_mcpf_payload),
        .\gpfs.prog_full_i_reg (prog_full_i),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_0 ),
        .\gpr1.dout_i_reg[37] ({ar_address_inc[29:23],ar_address_inc[21:0]}),
        .\gstage1.q_dly_reg[14] ({mctf_to_argen_payload[15],I147[7:0],mctf_to_argen_payload[6:1]}),
        .mem_init_done(\ar_txn_inst/mem_init_done ),
        .out(argen_inst_n_1),
        .p_19_out(\ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .prog_full_i(prog_full_i_3),
        .s_axis_tid_arb_i(s_axis_tid_arb_i),
        .sdp_rd_addr_in_i(\mcf_inst/sdp_rd_addr_in_i ),
        .tid_fifo_dout(tid_fifo_dout),
        .\vfifo_mm2s_channel_empty[0] (\vfifo_mm2s_channel_empty[0] ),
        .\vfifo_mm2s_channel_empty[1] (\vfifo_mm2s_channel_empty[1] ),
        .we_ar_txn(\ar_txn_inst/we_ar_txn ),
        .we_bcnt(\ar_txn_inst/we_bcnt ));
  design_1_axi_vfifo_ctrl_0_0_vfifo_awgen awgen_inst
       (.ADDRA(DI[40]),
        .D({awgen_to_mcpf_payload,awgen_to_mctf_payload[0]}),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .DI(DI[39:0]),
        .E(\aw_rslice1/p_0_out ),
        .Q(Q[1]),
        .aclk(aclk),
        .areset_d1(\gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ),
        .awgen_to_mcpf_tvalid(awgen_to_mcpf_tvalid),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gcc0.gc0.count_d1_reg[3] (E),
        .\gcc0.gc0.count_d1_reg[5] (\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .\gfwd_mode.m_valid_i_reg (mcdf_inst_n_13),
        .\gfwd_mode.m_valid_i_reg_0 (gs2mm_n_2),
        .\gfwd_mode.m_valid_i_reg_1 (\wdata_rslice1/p_0_out ),
        .\gfwd_mode.m_valid_i_reg_2 (valid_pkt_r),
        .\gfwd_mode.storage_data1_reg[0] (gs2mm_n_9),
        .\gfwd_mode.storage_data1_reg[13] (awgen_inst_n_66),
        .\gfwd_mode.storage_data1_reg[15] ({awgen_to_mctf_payload[15],awgen_to_mctf_payload[6:2],awgen_inst_n_62}),
        .\gfwd_mode.storage_data1_reg[5] (gs2mm_n_10),
        .\gfwd_mode.storage_data1_reg[66] ({mcdf_to_awgen_payload[66],mcdf_to_awgen_payload[64:0]}),
        .\gfwd_mode.storage_data1_reg[7] ({s2mm_to_awgen_payload[7:6],s2mm_to_awgen_payload[4:1]}),
        .\greg_out.QSPO_reg[15] (awgen_inst_n_68),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .mcdf_to_awgen_tvalid(mcdf_to_awgen_tvalid),
        .out(out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_fb_i_reg_0(tid_fifo_inst_n_0));
  design_1_axi_vfifo_ctrl_0_0_flag_gen flag_gen_inst
       (.Q(Q[1]),
        .Q_reg(mcdf_inst_n_8),
        .Q_reg_0(mcdf_inst_n_7),
        .Q_reg_1(mcpf_inst_n_22),
        .Q_reg_2(mcpf_inst_n_21),
        .Q_reg_3(mctf_inst_n_18),
        .Q_reg_4(mctf_inst_n_17),
        .aclk(aclk),
        .mcdf_full(mcdf_full),
        .mcpf_full(mcpf_full),
        .mctf_full(mctf_full),
        .vfifo_s2mm_channel_full(vfifo_s2mm_channel_full));
  design_1_axi_vfifo_ctrl_0_0_vfifo_arbiter garb
       (.Q(Q_reg[36]),
        .Q_reg(\vfifo_mm2s_channel_empty[1] ),
        .Q_reg_0(\vfifo_mm2s_channel_empty[0] ),
        .Q_reg_1(argen_inst_n_9),
        .aclk(aclk),
        .areset_d1(\gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .counts_matched(\ar_txn_inst/counts_matched ),
        .\gfwd_mode.storage_data1_reg[0] (garb_n_3),
        .\gfwd_rev.state_reg[1] (s_axis_tvalid_arb_i),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (prog_full_i),
        .\gpfs.prog_full_i_reg_1 (\gpfs.prog_full_i_reg_0 ),
        .mem_init_done(mem_init_done),
        .mm2s_trans_last_arb(mm2s_trans_last_arb),
        .mux4_out(\ar_txn_inst/mux4_out ),
        .s_axis_tid_arb_i(s_axis_tid_arb_i),
        .sdp_rd_addr_in_i(\mcf_inst/sdp_rd_addr_in_i_2 ),
        .vfifo_mm2s_channel_full(vfifo_mm2s_channel_full),
        .we_mm2s_valid(we_mm2s_valid),
        .\wr_rst_reg_reg[1] (Q[0]));
  design_1_axi_vfifo_ctrl_0_0_vfifo_s2mm gs2mm
       (.D(awgen_to_mcpf_payload[2:1]),
        .E(gs2mm_n_1),
        .PAYLOAD_S2MM({s2mm_to_awgen_payload[7:6],s2mm_to_awgen_payload[4:1]}),
        .Q(Q[1]),
        .TPAYLOAD_S2MM(s2mm_to_mcdf_payload),
        .TREADY_S2MM(TREADY_S2MM),
        .aclk(aclk),
        .areset_d1(\gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gfwd_mode.m_valid_i_reg (gs2mm_n_11),
        .\gfwd_mode.storage_data1_reg[33] (gs2mm_n_2),
        .\gfwd_mode.storage_data1_reg[65] (mcdf_to_awgen_payload[65]),
        .mcdf_to_awgen_tvalid(mcdf_to_awgen_tvalid),
        .\s_axis_tid[0] (D),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid),
        .\tdest_r_reg[0] (gs2mm_n_9),
        .\tuser_r_reg[0] (gs2mm_n_10));
  design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo mcdf_inst
       (.ADDRA(DI[40]),
        .ADDRD(\mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int_1 ),
        .CO(\mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .D(s2mm_to_mcdf_payload),
        .E(gs2mm_n_1),
        .PAYLOAD_S2MM(s2mm_to_awgen_payload[6]),
        .Q(Q),
        .Q_reg(mcdf_inst_n_7),
        .Q_reg_0(mcdf_inst_n_8),
        .Q_reg_1(Q_reg_0),
        .S(mcdf_inst_n_16),
        .aclk(aclk),
        .\active_ch_dly_reg[1]_6 (\active_ch_dly_reg[1]_6 ),
        .\active_ch_dly_reg[2][0] (\active_ch_dly_reg[2][0] ),
        .addr_rollover_r_reg(mcdf_to_awgen_payload),
        .areset_d1(\gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ),
        .\aw_len_i_reg[7] (mcdf_inst_n_13),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gfwd_mode.m_valid_i_reg (gs2mm_n_11),
        .\gfwd_mode.m_valid_i_reg_0 (mm2s_inst_n_51),
        .\gfwd_mode.storage_data1_reg[0] (\mcf_inst/sdp_rd_addr_out_i ),
        .\gfwd_mode.storage_data1_reg[1] (\wdata_rslice1/p_0_out ),
        .\gfwd_mode.storage_data1_reg[36] (mm2s_inst_n_50),
        .\gin_reg.wr_pntr_pf_dly_reg[13] (\mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int ),
        .mcdf_full(mcdf_full),
        .mcdf_to_awgen_tvalid(mcdf_to_awgen_tvalid),
        .\packet_cnt_reg[0] (valid_pkt_r),
        .pntrs_eql_dly(pntrs_eql_dly),
        .ram_init_done_i(\mcf_dfl_wr_inst/ram_init_done_i ),
        .rom_rd_addr_i(\mcf_dfl_wr_inst/rom_rd_addr_i ),
        .rom_rd_addr_int(\mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int_0 ),
        .rom_rd_addr_int_0(\mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int ),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i),
        .sdp_rd_addr_in_i_1(\mcf_inst/sdp_rd_addr_in_i_2 ),
        .sdp_rd_addr_in_i_2(\mcf_inst/sdp_rd_addr_in_i ),
        .sdpo_int(S_PAYLOAD_DATA));
  design_1_axi_vfifo_ctrl_0_0_mcf_txn_top__parameterized0 mcpf_inst
       (.D({awgen_to_mcpf_payload,awgen_to_mctf_payload[0]}),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (POR_A_0),
        .DIN(mcpf_to_argen_payload),
        .E(awgen_inst_n_66),
        .Q(Q),
        .Q_reg(mcpf_inst_n_21),
        .Q_reg_0(mcpf_inst_n_22),
        .WEBWE(mcpf_inst_n_20),
        .aclk(aclk),
        .active_ch_dly_reg_r_2(mctf_inst_n_0),
        .active_ch_dly_reg_r_3(mctf_inst_n_1),
        .areset_d1(\gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ),
        .argen_to_mcpf_tvalid(argen_to_mcpf_tvalid),
        .awgen_to_mcpf_tvalid(awgen_to_mcpf_tvalid),
        .curr_state_reg(argen_to_mcpf_payload),
        .\gclr.prog_full_i_reg (mcpf_inst_n_0),
        .\gfwd_mode.storage_data1_reg[0] (\mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int ),
        .\goreg_dm.dout_i_reg[0] (argen_inst_n_6),
        .\greg_out.QSPO_reg[15] (\mcf_inst/sdp_rd_addr_out_i ),
        .mcpf_full(mcpf_full),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(tdest_fifo_inst_n_0),
        .ram_init_done_i(\mcf_dfl_wr_inst/ram_init_done_i ),
        .ram_rstram_b_2(ram_rstram_b_2),
        .rom_rd_addr_i(\mcf_dfl_wr_inst/rom_rd_addr_i ),
        .rom_rd_addr_int(\mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int ),
        .sdp_rd_addr_in_i(\mcf_inst/sdp_rd_addr_in_i ));
  design_1_axi_vfifo_ctrl_0_0_mcf_txn_top mctf_inst
       (.ADDRA(DI[40]),
        .ADDRD(\mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int_1 ),
        .CO(\mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr ),
        .D({awgen_to_mctf_payload[15],awgen_to_mctf_payload[6:2],awgen_inst_n_62}),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (POR_A),
        .DI(DI[7:0]),
        .E(\aw_rslice1/p_0_out ),
        .I147({I147[40],I147[7:0]}),
        .Q(Q),
        .Q_reg(mctf_inst_n_17),
        .Q_reg_0(mctf_inst_n_18),
        .S(mcdf_inst_n_16),
        .WR_DATA({mctf_inst_n_21,mctf_inst_n_22,mctf_inst_n_23,mctf_inst_n_24,mctf_inst_n_25,mctf_inst_n_26,mctf_inst_n_27,mctf_inst_n_28,mctf_inst_n_29,mctf_inst_n_30,mctf_inst_n_31,mctf_inst_n_32,mctf_inst_n_33,mctf_inst_n_34,mctf_inst_n_35,mctf_inst_n_36,mctf_inst_n_37,mctf_inst_n_38,mctf_inst_n_39,mctf_inst_n_40,mctf_inst_n_41,mctf_inst_n_42,mctf_inst_n_43,mctf_inst_n_44,mctf_inst_n_45,mctf_inst_n_46,mctf_inst_n_47,mctf_inst_n_48,mctf_inst_n_49}),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (mctf_inst_n_1),
        .active_ch_dly_reg_r_3(mctf_inst_n_0),
        .areset_d1(\gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gcc0.gc0.count_d1_reg[3] (M_AXI_ARVALID),
        .\gcc0.gc0.count_d1_reg[3]_0 (\gcc0.gc0.count_d1_reg[3] ),
        .\gfwd_mode.storage_data1_reg[45] (awgen_inst_n_68),
        .\gfwd_rev.storage_data1_reg[0] (garb_n_3),
        .\gnstage1.q_dly_reg[1][0] ({ar_address_inc[29:23],ar_address_inc[21:0]}),
        .\gpr1.dout_i_reg[37] ({mctf_to_argen_payload[15],mctf_to_argen_payload[6:1]}),
        .mctf_full(mctf_full),
        .mem_init_done(\ar_txn_inst/mem_init_done ),
        .out(argen_inst_n_1),
        .p_19_out(\ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .\pf_thresh_dly_reg[2][14] (mcpf_inst_n_0),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_0),
        .ram_init_done_i(\mcf_dfl_wr_inst/ram_init_done_i ),
        .ram_rstram_b(ram_rstram_b),
        .rom_rd_addr_i(\mcf_dfl_wr_inst/rom_rd_addr_i ),
        .rom_rd_addr_int(\mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int_0 ),
        .sdp_rd_addr_in_i(\mcf_inst/sdp_rd_addr_in_i_2 ),
        .sdpo_int(S_PAYLOAD_DATA),
        .we_ar_txn(\ar_txn_inst/we_ar_txn ));
  design_1_axi_vfifo_ctrl_0_0_vfifo_mm2s mm2s_inst
       (.D({s_axis_payload_wr_out_i[40],tlast_to_switch,tdest_fifo_dout[2:0],s_axis_payload_wr_out_i[35],s_axis_payload_wr_out_i[33]}),
        .Q(Q[1]),
        .Q_reg(Q_reg),
        .aclk(aclk),
        .areset_d1(\gno_bkp_on_tready.s2mm_input_rslice/areset_d1 ),
        .curr_state(curr_state),
        .curr_state_reg_0(mm2s_inst_n_45),
        .\gfwd_mode.m_valid_i_reg (mm2s_inst_n_51),
        .\gfwd_mode.storage_data1_reg[0] (mm2s_inst_n_50),
        .\gfwd_mode.storage_data1_reg[34] (mm2s_inst_n_44),
        .\goreg_bm.dout_i_reg[10] (tdest_fifo_inst_n_20),
        .\goreg_bm.dout_i_reg[12] ({tdest_fifo_dout[12:5],tdest_fifo_dout[3]}),
        .\goreg_bm.dout_i_reg[12]_0 (tdest_fifo_inst_n_1),
        .\goreg_bm.dout_i_reg[6] (tdest_fifo_inst_n_14),
        .\goreg_bm.dout_i_reg[7] (tdest_fifo_inst_n_23),
        .\goreg_bm.dout_i_reg[8] (tdest_fifo_inst_n_22),
        .\goreg_bm.dout_i_reg[9] (tdest_fifo_inst_n_19),
        .\goreg_bm.dout_i_reg[9]_0 (tdest_fifo_inst_n_21),
        .\gpregsm1.curr_fwft_state_reg[1] (mm2s_inst_n_47),
        .\gpregsm1.curr_fwft_state_reg[1]_0 (mm2s_inst_n_48),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .mem_init_done(mem_init_done),
        .mm2s_to_tdf_tvalid(mm2s_to_tdf_tvalid),
        .out(empty),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i),
        .we_mm2s_valid(we_mm2s_valid));
  design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized2 tdest_fifo_inst
       (.D({s_axis_payload_wr_out_i[40],tlast_to_switch,s_axis_payload_wr_out_i[35],s_axis_payload_wr_out_i[33]}),
        .DIN(mcpf_to_argen_payload),
        .DOUT({tdest_fifo_dout[12:5],tdest_fifo_dout[3:0]}),
        .Q(Q[1]),
        .WEBWE(mcpf_inst_n_20),
        .aclk(aclk),
        .curr_state(curr_state),
        .curr_state_reg(tdest_fifo_inst_n_19),
        .\gfwd_mode.m_valid_i_reg (mm2s_inst_n_45),
        .\gfwd_mode.storage_data1_reg[31] (empty),
        .\gfwd_mode.storage_data1_reg[39] (tdest_fifo_inst_n_14),
        .\gpregsm1.curr_fwft_state_reg[1] (tdest_fifo_inst_n_1),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .mm2s_to_tdf_tvalid(mm2s_to_tdf_tvalid),
        .out(tdest_fifo_inst_n_0),
        .prog_full_i(prog_full_i_3),
        .\tlen_cntr_reg_reg[0] (mm2s_inst_n_44),
        .\tlen_cntr_reg_reg[0]_0 (mm2s_inst_n_48),
        .\tlen_cntr_reg_reg[3] (tdest_fifo_inst_n_23),
        .\tlen_cntr_reg_reg[4] (tdest_fifo_inst_n_22),
        .\tlen_cntr_reg_reg[5] (tdest_fifo_inst_n_21),
        .\tlen_cntr_reg_reg[6] (tdest_fifo_inst_n_20),
        .\tlen_cntr_reg_reg[6]_0 (mm2s_inst_n_47));
  design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized3 tid_fifo_inst
       (.D({awgen_to_mcpf_payload[2],awgen_to_mctf_payload[0]}),
        .E(\fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out ),
        .Q(Q[1]),
        .Q_reg(tid_fifo_inst_n_3),
        .Q_reg_0(tid_fifo_inst_n_5),
        .Q_reg_1(\vfifo_mm2s_channel_empty[0] ),
        .Q_reg_2(\vfifo_mm2s_channel_empty[1] ),
        .aclk(aclk),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mem_init_done(\ar_txn_inst/mem_init_done ),
        .mux4_out(\ar_txn_inst/mux4_out ),
        .out(tid_fifo_inst_n_0),
        .prog_full_i_1(prog_full_i_1),
        .tid_fifo_dout(tid_fifo_dout),
        .we_bcnt(\ar_txn_inst/we_bcnt ));
  design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0 vfifo_idle_gen_inst
       (.Q(Q[1]),
        .aclk(aclk),
        .\active_ch_dly_reg[1][0] (\active_ch_dly_reg[1][0] ),
        .\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] (\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ),
        .vfifo_idle(vfifo_idle));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice
   (Q_reg,
    Q,
    \gfwd_mode.storage_data1_reg[0] ,
    ADDRC,
    D,
    s_axis_tready_arb_rs_in,
    DIA,
    Q_reg_0,
    Q_reg_1,
    ADDRD,
    mux4_out,
    \wr_rst_reg_reg[1] ,
    aclk,
    \gpfs.prog_full_i_reg ,
    Q_reg_2,
    \gpfs.prog_full_i_reg_0 ,
    \gpfs.prog_full_i_reg_1 ,
    mem_init_done_reg,
    argen_to_mctf_tvalid,
    areset_d1,
    sdp_rd_addr_in_i,
    curr_state,
    \ch_arb_cntr_reg_reg[1] ,
    Q_reg_3,
    Q_reg_4,
    DOA,
    mem_init_done_reg_0,
    \gfwd_mode.storage_data1_reg[36] ,
    ch_mask_mm2s,
    reset_addr,
    counts_matched,
    next_channel14_out,
    reg_slice_payload_in,
    \vfifo_mm2s_channel_full_reg_reg[1] ,
    p_2_in,
    Q_reg_5);
  output Q_reg;
  output [0:0]Q;
  output \gfwd_mode.storage_data1_reg[0] ;
  output [0:0]ADDRC;
  output [0:0]D;
  output s_axis_tready_arb_rs_in;
  output [0:0]DIA;
  output Q_reg_0;
  output Q_reg_1;
  output [0:0]ADDRD;
  output [1:0]mux4_out;
  input [0:0]\wr_rst_reg_reg[1] ;
  input aclk;
  input \gpfs.prog_full_i_reg ;
  input Q_reg_2;
  input \gpfs.prog_full_i_reg_0 ;
  input \gpfs.prog_full_i_reg_1 ;
  input mem_init_done_reg;
  input argen_to_mctf_tvalid;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input curr_state;
  input [1:0]\ch_arb_cntr_reg_reg[1] ;
  input Q_reg_3;
  input Q_reg_4;
  input [0:0]DOA;
  input mem_init_done_reg_0;
  input [0:0]\gfwd_mode.storage_data1_reg[36] ;
  input [1:0]ch_mask_mm2s;
  input reset_addr;
  input counts_matched;
  input next_channel14_out;
  input [0:0]reg_slice_payload_in;
  input [0:0]\vfifo_mm2s_channel_full_reg_reg[1] ;
  input p_2_in;
  input Q_reg_5;

  wire \/FSM_onehot_gfwd_rev.state[0]_i_1_n_0 ;
  wire \/FSM_onehot_gfwd_rev.state[1]_i_1_n_0 ;
  wire \/FSM_onehot_gfwd_rev.state[2]_i_1_n_0 ;
  wire [0:0]ADDRC;
  wire [0:0]ADDRD;
  wire [0:0]D;
  wire [0:0]DIA;
  wire [0:0]DOA;
  wire \FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ;
  wire \FSM_onehot_gfwd_rev.state[3]_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gfwd_rev.state_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gfwd_rev.state_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gfwd_rev.state_reg_n_0_[2] ;
  wire [0:0]Q;
  wire Q_i_3_n_0;
  wire Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire Q_reg_2;
  wire Q_reg_3;
  wire Q_reg_4;
  wire Q_reg_5;
  wire aclk;
  wire areset_d1;
  wire areset_d1_0;
  wire argen_to_mctf_tvalid;
  wire [1:0]\ch_arb_cntr_reg_reg[1] ;
  wire [1:0]ch_mask_mm2s;
  wire counts_matched;
  wire curr_state;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[36] ;
  wire \gfwd_rev.s_ready_i_i_1_n_0 ;
  wire \gfwd_rev.state[0]_i_1_n_0 ;
  wire \gfwd_rev.state[1]_i_1_n_0 ;
  wire \gfwd_rev.state_reg_n_0_[1] ;
  wire \gfwd_rev.storage_data1[0]_i_1_n_0 ;
  wire \gfwd_rev.storage_data1[1]_i_1_n_0 ;
  wire \gfwd_rev.storage_data2[0]_i_1_n_0 ;
  wire \gfwd_rev.storage_data2[1]_i_1_n_0 ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \gpfs.prog_full_i_reg_1 ;
  wire load_s1;
  (* RTL_KEEP = "yes" *) wire load_s1_from_s2;
  wire mem_init_done_reg;
  wire mem_init_done_reg_0;
  wire [1:0]mux4_out;
  wire next_channel14_out;
  wire p_2_in;
  wire ram_reg_0_1_0_3_i_8_n_0;
  wire [0:0]reg_slice_payload_in;
  wire [1:1]reg_slice_payload_out;
  wire reset_addr;
  wire s_axis_tready_arb_rs_in;
  wire sdp_rd_addr_in_i;
  wire [1:0]storage_data2;
  wire [0:0]\vfifo_mm2s_channel_full_reg_reg[1] ;
  wire [0:0]\wr_rst_reg_reg[1] ;

  LUT5 #(
    .INIT(32'h8888BBB8)) 
    \/FSM_onehot_gfwd_rev.state[0]_i_1 
       (.I0(Q_reg_2),
        .I1(\FSM_onehot_gfwd_rev.state_reg_n_0_[1] ),
        .I2(\gpfs.prog_full_i_reg_0 ),
        .I3(\gpfs.prog_full_i_reg_1 ),
        .I4(\FSM_onehot_gfwd_rev.state_reg_n_0_[2] ),
        .O(\/FSM_onehot_gfwd_rev.state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000AA02)) 
    \/FSM_onehot_gfwd_rev.state[1]_i_1 
       (.I0(\FSM_onehot_gfwd_rev.state_reg_n_0_[2] ),
        .I1(\gpfs.prog_full_i_reg_0 ),
        .I2(\gpfs.prog_full_i_reg_1 ),
        .I3(Q_reg_2),
        .I4(\FSM_onehot_gfwd_rev.state_reg_n_0_[1] ),
        .O(\/FSM_onehot_gfwd_rev.state[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h44444447)) 
    \/FSM_onehot_gfwd_rev.state[2]_i_1 
       (.I0(Q_reg_2),
        .I1(\FSM_onehot_gfwd_rev.state_reg_n_0_[1] ),
        .I2(\gpfs.prog_full_i_reg_0 ),
        .I3(\gpfs.prog_full_i_reg_1 ),
        .I4(\FSM_onehot_gfwd_rev.state_reg_n_0_[2] ),
        .O(\/FSM_onehot_gfwd_rev.state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AFAD8F88)) 
    \FSM_onehot_gfwd_rev.state[3]_i_1 
       (.I0(\gpfs.prog_full_i_reg ),
        .I1(load_s1_from_s2),
        .I2(Q_reg_2),
        .I3(\FSM_onehot_gfwd_rev.state_reg_n_0_[1] ),
        .I4(\FSM_onehot_gfwd_rev.state_reg_n_0_[2] ),
        .I5(areset_d1_0),
        .O(\FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000E00)) 
    \FSM_onehot_gfwd_rev.state[3]_i_2 
       (.I0(\gpfs.prog_full_i_reg_0 ),
        .I1(\gpfs.prog_full_i_reg_1 ),
        .I2(Q_reg_2),
        .I3(\FSM_onehot_gfwd_rev.state_reg_n_0_[2] ),
        .I4(\FSM_onehot_gfwd_rev.state_reg_n_0_[1] ),
        .O(\FSM_onehot_gfwd_rev.state[3]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "zero:0010,one:0100,two:1000,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_gfwd_rev.state_reg[0] 
       (.C(aclk),
        .CE(\FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ),
        .D(\/FSM_onehot_gfwd_rev.state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_gfwd_rev.state_reg_n_0_[0] ),
        .R(\wr_rst_reg_reg[1] ));
  (* FSM_ENCODED_STATES = "zero:0010,one:0100,two:1000,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_onehot_gfwd_rev.state_reg[1] 
       (.C(aclk),
        .CE(\FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ),
        .D(\/FSM_onehot_gfwd_rev.state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_gfwd_rev.state_reg_n_0_[1] ),
        .S(\wr_rst_reg_reg[1] ));
  (* FSM_ENCODED_STATES = "zero:0010,one:0100,two:1000,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gfwd_rev.state_reg[2] 
       (.C(aclk),
        .CE(\FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ),
        .D(\/FSM_onehot_gfwd_rev.state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_gfwd_rev.state_reg_n_0_[2] ),
        .R(\wr_rst_reg_reg[1] ));
  (* FSM_ENCODED_STATES = "zero:0010,one:0100,two:1000,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gfwd_rev.state_reg[3] 
       (.C(aclk),
        .CE(\FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ),
        .D(\FSM_onehot_gfwd_rev.state[3]_i_2_n_0 ),
        .Q(load_s1_from_s2),
        .R(\wr_rst_reg_reg[1] ));
  LUT6 #(
    .INIT(64'h00000000EEEE000E)) 
    Q_i_1
       (.I0(mem_init_done_reg_0),
        .I1(\gfwd_mode.storage_data1_reg[36] ),
        .I2(Q_i_3_n_0),
        .I3(ADDRC),
        .I4(ch_mask_mm2s[0]),
        .I5(\wr_rst_reg_reg[1] ),
        .O(Q_reg_0));
  LUT6 #(
    .INIT(64'h00000000DDDD0D00)) 
    Q_i_1__0
       (.I0(\gfwd_mode.storage_data1_reg[36] ),
        .I1(mem_init_done_reg_0),
        .I2(Q_i_3_n_0),
        .I3(ADDRC),
        .I4(ch_mask_mm2s[1]),
        .I5(\wr_rst_reg_reg[1] ),
        .O(Q_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    Q_i_2__0
       (.I0(ADDRC),
        .I1(counts_matched),
        .I2(\gpfs.prog_full_i_reg_0 ),
        .I3(Q),
        .I4(\gpfs.prog_full_i_reg_1 ),
        .O(mux4_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    Q_i_2__1
       (.I0(ADDRC),
        .I1(counts_matched),
        .I2(\gpfs.prog_full_i_reg_0 ),
        .I3(Q),
        .I4(\gpfs.prog_full_i_reg_1 ),
        .O(mux4_out[0]));
  LUT4 #(
    .INIT(16'hFDFF)) 
    Q_i_3
       (.I0(reg_slice_payload_out),
        .I1(\gpfs.prog_full_i_reg_1 ),
        .I2(\gpfs.prog_full_i_reg_0 ),
        .I3(Q),
        .O(Q_i_3_n_0));
  LUT5 #(
    .INIT(32'hAA8A0020)) 
    \ch_arb_cntr_reg[1]_i_1 
       (.I0(curr_state),
        .I1(\ch_arb_cntr_reg_reg[1] [0]),
        .I2(s_axis_tready_arb_rs_in),
        .I3(Q_reg_2),
        .I4(\ch_arb_cntr_reg_reg[1] [1]),
        .O(D));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gfwd_mode.storage_data1[0]_i_1__0 
       (.I0(ADDRC),
        .I1(argen_to_mctf_tvalid),
        .I2(areset_d1),
        .I3(sdp_rd_addr_in_i),
        .O(\gfwd_mode.storage_data1_reg[0] ));
  FDRE #(
    .INIT(1'b1)) 
    \gfwd_rev.areset_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\wr_rst_reg_reg[1] ),
        .Q(areset_d1_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFCFFFFF8888)) 
    \gfwd_rev.s_ready_i_i_1 
       (.I0(load_s1_from_s2),
        .I1(\gpfs.prog_full_i_reg ),
        .I2(\FSM_onehot_gfwd_rev.state_reg_n_0_[2] ),
        .I3(Q_reg_2),
        .I4(areset_d1_0),
        .I5(s_axis_tready_arb_rs_in),
        .O(\gfwd_rev.s_ready_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_rev.s_ready_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_rev.s_ready_i_i_1_n_0 ),
        .Q(s_axis_tready_arb_rs_in),
        .R(\wr_rst_reg_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h5551111D)) 
    \gfwd_rev.state[0]_i_1 
       (.I0(Q_reg_2),
        .I1(Q),
        .I2(\gpfs.prog_full_i_reg_0 ),
        .I3(\gpfs.prog_full_i_reg_1 ),
        .I4(\gfwd_rev.state_reg_n_0_[1] ),
        .O(\gfwd_rev.state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h838383CF)) 
    \gfwd_rev.state[1]_i_1 
       (.I0(\gfwd_rev.state_reg_n_0_[1] ),
        .I1(Q),
        .I2(Q_reg_2),
        .I3(\gpfs.prog_full_i_reg_0 ),
        .I4(\gpfs.prog_full_i_reg_1 ),
        .O(\gfwd_rev.state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_rev.state_reg[0] 
       (.C(aclk),
        .CE(\FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ),
        .D(\gfwd_rev.state[0]_i_1_n_0 ),
        .Q(Q),
        .R(\wr_rst_reg_reg[1] ));
  FDSE #(
    .INIT(1'b0)) 
    \gfwd_rev.state_reg[1] 
       (.C(aclk),
        .CE(\FSM_onehot_gfwd_rev.state[3]_i_1_n_0 ),
        .D(\gfwd_rev.state[1]_i_1_n_0 ),
        .Q(\gfwd_rev.state_reg_n_0_[1] ),
        .S(\wr_rst_reg_reg[1] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gfwd_rev.storage_data1[0]_i_1 
       (.I0(storage_data2[0]),
        .I1(load_s1_from_s2),
        .I2(reg_slice_payload_in),
        .I3(load_s1),
        .I4(ADDRC),
        .O(\gfwd_rev.storage_data1[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gfwd_rev.storage_data1[1]_i_1 
       (.I0(storage_data2[1]),
        .I1(load_s1_from_s2),
        .I2(next_channel14_out),
        .I3(load_s1),
        .I4(reg_slice_payload_out),
        .O(\gfwd_rev.storage_data1[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000CFFFF000C000E)) 
    \gfwd_rev.storage_data1[1]_i_3 
       (.I0(\FSM_onehot_gfwd_rev.state_reg_n_0_[2] ),
        .I1(load_s1_from_s2),
        .I2(\gpfs.prog_full_i_reg_1 ),
        .I3(\gpfs.prog_full_i_reg_0 ),
        .I4(Q_reg_2),
        .I5(\FSM_onehot_gfwd_rev.state_reg_n_0_[1] ),
        .O(load_s1));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_rev.storage_data1_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_rev.storage_data1[0]_i_1_n_0 ),
        .Q(ADDRC),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_rev.storage_data1_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_rev.storage_data1[1]_i_1_n_0 ),
        .Q(reg_slice_payload_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF001000000010)) 
    \gfwd_rev.storage_data2[0]_i_1 
       (.I0(Q_reg_4),
        .I1(\vfifo_mm2s_channel_full_reg_reg[1] ),
        .I2(p_2_in),
        .I3(ch_mask_mm2s[1]),
        .I4(Q_reg_5),
        .I5(storage_data2[0]),
        .O(\gfwd_rev.storage_data2[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gfwd_rev.storage_data2[1]_i_1 
       (.I0(next_channel14_out),
        .I1(s_axis_tready_arb_rs_in),
        .I2(Q_reg_2),
        .I3(storage_data2[1]),
        .O(\gfwd_rev.storage_data2[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_rev.storage_data2_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_rev.storage_data2[0]_i_1_n_0 ),
        .Q(storage_data2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_rev.storage_data2_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_rev.storage_data2[1]_i_1_n_0 ),
        .Q(storage_data2[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h10FF)) 
    ram_reg_0_1_0_3_i_1__0
       (.I0(\gpfs.prog_full_i_reg_1 ),
        .I1(\gpfs.prog_full_i_reg_0 ),
        .I2(Q),
        .I3(mem_init_done_reg),
        .O(Q_reg));
  LUT6 #(
    .INIT(64'hA808AAAA02A20000)) 
    ram_reg_0_1_0_3_i_3
       (.I0(mem_init_done_reg),
        .I1(Q_reg_3),
        .I2(ADDRC),
        .I3(Q_reg_4),
        .I4(ram_reg_0_1_0_3_i_8_n_0),
        .I5(DOA),
        .O(DIA));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_3_i_6
       (.I0(ADDRC),
        .I1(mem_init_done_reg),
        .I2(reset_addr),
        .O(ADDRD));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_0_1_0_3_i_8
       (.I0(Q),
        .I1(\gpfs.prog_full_i_reg_0 ),
        .I2(\gpfs.prog_full_i_reg_1 ),
        .O(ram_reg_0_1_0_3_i_8_n_0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized0
   (p_0_out,
    E,
    \gfwd_mode.m_valid_i_reg_0 ,
    \tstart_reg_reg[1] ,
    Q,
    \tstart_reg_reg[0] ,
    SR,
    D,
    \arb_granularity_reg[0] ,
    \gfwd_mode.storage_data1_reg[9]_0 ,
    \end_of_txn_reg[1] ,
    \end_of_txn_reg[0] ,
    \tid_r_reg[0] ,
    \gfwd_mode.m_valid_i_reg_1 ,
    aclk,
    s_axis_tready_i,
    \gfwd_mode.areset_d1_reg ,
    tstart_reg,
    s_axis_tvalid,
    \wr_rst_reg_reg[15] ,
    tid_r,
    \arb_granularity_reg[6] ,
    payload_s2mm_awg1,
    \arb_granularity_reg[0]_0 ,
    p_0_in,
    end_of_txn1,
    \s_axis_tid[0] );
  output p_0_out;
  output [0:0]E;
  output \gfwd_mode.m_valid_i_reg_0 ;
  output \tstart_reg_reg[1] ;
  output [39:0]Q;
  output \tstart_reg_reg[0] ;
  output [0:0]SR;
  output [1:0]D;
  output [0:0]\arb_granularity_reg[0] ;
  output [0:0]\gfwd_mode.storage_data1_reg[9]_0 ;
  output \end_of_txn_reg[1] ;
  output \end_of_txn_reg[0] ;
  output \tid_r_reg[0] ;
  output \gfwd_mode.m_valid_i_reg_1 ;
  input aclk;
  input s_axis_tready_i;
  input \gfwd_mode.areset_d1_reg ;
  input [1:0]tstart_reg;
  input s_axis_tvalid;
  input [0:0]\wr_rst_reg_reg[15] ;
  input tid_r;
  input [0:0]\arb_granularity_reg[6] ;
  input [0:0]payload_s2mm_awg1;
  input \arb_granularity_reg[0]_0 ;
  input p_0_in;
  input end_of_txn1;
  input [39:0]\s_axis_tid[0] ;

  wire [1:0]D;
  wire [0:0]E;
  wire [39:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire [0:0]\arb_granularity_reg[0] ;
  wire \arb_granularity_reg[0]_0 ;
  wire [0:0]\arb_granularity_reg[6] ;
  wire end_of_txn1;
  wire \end_of_txn_reg[0] ;
  wire \end_of_txn_reg[1] ;
  wire \gfwd_mode.areset_d1_reg ;
  wire \gfwd_mode.m_valid_i_i_1_n_0 ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.m_valid_i_reg_1 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[9]_0 ;
  wire p_0_in;
  wire p_0_out;
  wire p_0_out_0;
  wire [0:0]payload_s2mm_awg1;
  wire [39:0]\s_axis_tid[0] ;
  wire s_axis_tready_i;
  wire s_axis_tvalid;
  wire tid_r;
  wire \tid_r_reg[0] ;
  wire [1:0]tstart_reg;
  wire \tstart_reg_reg[0] ;
  wire \tstart_reg_reg[1] ;
  wire [0:0]\wr_rst_reg_reg[15] ;

  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \arb_granularity[6]_i_1 
       (.I0(\wr_rst_reg_reg[15] ),
        .I1(s_axis_tready_i),
        .I2(p_0_out),
        .O(SR));
  LUT3 #(
    .INIT(8'h04)) 
    \arb_granularity[6]_i_2 
       (.I0(p_0_out),
        .I1(s_axis_tready_i),
        .I2(\arb_granularity_reg[6] ),
        .O(\arb_granularity_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h00000CEE)) 
    \end_of_txn[0]_i_1 
       (.I0(payload_s2mm_awg1),
        .I1(end_of_txn1),
        .I2(p_0_out),
        .I3(s_axis_tready_i),
        .I4(\wr_rst_reg_reg[15] ),
        .O(\end_of_txn_reg[0] ));
  LUT6 #(
    .INIT(64'hBFA0BFBFA0A0A0A0)) 
    \end_of_txn[1]_i_1 
       (.I0(p_0_out),
        .I1(payload_s2mm_awg1),
        .I2(s_axis_tready_i),
        .I3(\arb_granularity_reg[0]_0 ),
        .I4(\arb_granularity_reg[6] ),
        .I5(p_0_in),
        .O(\end_of_txn_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \gfwd_mode.m_valid_i_i_1 
       (.I0(p_0_out),
        .I1(s_axis_tready_i),
        .I2(s_axis_tvalid),
        .I3(\gfwd_mode.areset_d1_reg ),
        .O(\gfwd_mode.m_valid_i_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h00F8)) 
    \gfwd_mode.m_valid_i_i_1__0 
       (.I0(s_axis_tready_i),
        .I1(p_0_out),
        .I2(payload_s2mm_awg1),
        .I3(\gfwd_mode.areset_d1_reg ),
        .O(\gfwd_mode.m_valid_i_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \gfwd_mode.m_valid_i_i_1__1 
       (.I0(p_0_out),
        .I1(s_axis_tready_i),
        .I2(\gfwd_mode.areset_d1_reg ),
        .O(\gfwd_mode.m_valid_i_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_i_1_n_0 ),
        .Q(p_0_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \gfwd_mode.storage_data1[32]_i_1__0 
       (.I0(s_axis_tready_i),
        .I1(p_0_out),
        .I2(\gfwd_mode.areset_d1_reg ),
        .O(E));
  LUT4 #(
    .INIT(16'h00A2)) 
    \gfwd_mode.storage_data1[39]_i_1 
       (.I0(s_axis_tvalid),
        .I1(p_0_out),
        .I2(s_axis_tready_i),
        .I3(\gfwd_mode.areset_d1_reg ),
        .O(p_0_out_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gfwd_mode.storage_data1[7]_i_1 
       (.I0(tstart_reg[1]),
        .I1(Q[0]),
        .I2(tstart_reg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h00EA)) 
    \gfwd_mode.storage_data1[9]_i_1 
       (.I0(payload_s2mm_awg1),
        .I1(p_0_out),
        .I2(s_axis_tready_i),
        .I3(\gfwd_mode.areset_d1_reg ),
        .O(\gfwd_mode.storage_data1_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gfwd_mode.storage_data1[9]_i_2 
       (.I0(tid_r),
        .I1(Q[0]),
        .O(D[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[33] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[34] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[35] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[36] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[37] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[38] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[39] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(p_0_out_0),
        .D(\s_axis_tid[0] [9]),
        .Q(Q[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \tid_r[0]_i_1 
       (.I0(Q[0]),
        .I1(p_0_out),
        .I2(s_axis_tready_i),
        .I3(tid_r),
        .O(\tid_r_reg[0] ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \tstart_reg[0]_i_1 
       (.I0(Q[33]),
        .I1(s_axis_tready_i),
        .I2(p_0_out),
        .I3(Q[0]),
        .I4(tstart_reg[0]),
        .O(\tstart_reg_reg[0] ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \tstart_reg[1]_i_1 
       (.I0(Q[33]),
        .I1(s_axis_tready_i),
        .I2(p_0_out),
        .I3(Q[0]),
        .I4(tstart_reg[1]),
        .O(\tstart_reg_reg[1] ));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1
   (\gfwd_mode.m_valid_i_reg_0 ,
    E,
    s_axis_tready,
    \gfwd_mode.storage_data1_reg[9]_0 ,
    Q,
    aclk,
    \gno_bkp_on_tready.s_axis_tready_i_reg ,
    s_axis_tready_i,
    p_0_out,
    \end_of_txn_reg[0] ,
    D);
  output \gfwd_mode.m_valid_i_reg_0 ;
  output [0:0]E;
  output s_axis_tready;
  output [9:0]\gfwd_mode.storage_data1_reg[9]_0 ;
  input [0:0]Q;
  input aclk;
  input \gno_bkp_on_tready.s_axis_tready_i_reg ;
  input s_axis_tready_i;
  input p_0_out;
  input [0:0]\end_of_txn_reg[0] ;
  input [9:0]D;

  wire [9:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]\end_of_txn_reg[0] ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire [9:0]\gfwd_mode.storage_data1_reg[9]_0 ;
  wire \gno_bkp_on_tready.s_axis_tready_i_reg ;
  wire p_0_out;
  wire s_axis_tready;
  wire s_axis_tready_i;
  wire valid_s2mm_awg2;

  FDRE #(
    .INIT(1'b1)) 
    \gfwd_mode.areset_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\gfwd_mode.m_valid_i_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .Q(valid_s2mm_awg2),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[9]_i_1__0 
       (.I0(valid_s2mm_awg2),
        .I1(\gfwd_mode.m_valid_i_reg_0 ),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(\end_of_txn_reg[0] ),
        .D(D[0]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(\end_of_txn_reg[0] ),
        .D(D[1]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(\end_of_txn_reg[0] ),
        .D(D[2]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(\end_of_txn_reg[0] ),
        .D(D[3]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(\end_of_txn_reg[0] ),
        .D(D[4]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(\end_of_txn_reg[0] ),
        .D(D[5]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(\end_of_txn_reg[0] ),
        .D(D[6]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(\end_of_txn_reg[0] ),
        .D(D[7]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(\end_of_txn_reg[0] ),
        .D(D[8]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(\end_of_txn_reg[0] ),
        .D(D[9]),
        .Q(\gfwd_mode.storage_data1_reg[9]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h45)) 
    s_axis_tready_INST_0
       (.I0(\gfwd_mode.m_valid_i_reg_0 ),
        .I1(s_axis_tready_i),
        .I2(p_0_out),
        .O(s_axis_tready));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized10
   (ADDRA,
    E,
    DI,
    m_axi_awvalid_i,
    \greg_out.QSPO_reg[15] ,
    \gcc0.gc0.count_d1_reg[3] ,
    m_axi_awsize,
    D,
    aclk,
    Q,
    addr_ready_reg,
    areset_d1,
    out,
    \aw_addr_r_reg[31] );
  output [0:0]ADDRA;
  output [0:0]E;
  output [39:0]DI;
  output m_axi_awvalid_i;
  output \greg_out.QSPO_reg[15] ;
  output [0:0]\gcc0.gc0.count_d1_reg[3] ;
  output [0:0]m_axi_awsize;
  input [0:0]D;
  input aclk;
  input [7:0]Q;
  input [0:0]addr_ready_reg;
  input areset_d1;
  input out;
  input [31:0]\aw_addr_r_reg[31] ;

  wire [0:0]ADDRA;
  wire [0:0]D;
  wire [39:0]DI;
  wire [0:0]E;
  wire [7:0]Q;
  wire aclk;
  wire [0:0]addr_ready_reg;
  wire areset_d1;
  wire [31:0]\aw_addr_r_reg[31] ;
  wire [0:0]\gcc0.gc0.count_d1_reg[3] ;
  wire \greg_out.QSPO_reg[15] ;
  wire [0:0]m_axi_awsize;
  wire m_axi_awvalid_i;
  wire out;

  LUT2 #(
    .INIT(4'h2)) 
    \gcc0.gc0.count_d1[3]_i_1__0 
       (.I0(m_axi_awvalid_i),
        .I1(out),
        .O(\gcc0.gc0.count_d1_reg[3] ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(E),
        .Q(m_axi_awvalid_i),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[3]_i_1__0 
       (.I0(addr_ready_reg),
        .I1(areset_d1),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(Q[5]),
        .Q(DI[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(Q[6]),
        .Q(DI[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(Q[7]),
        .Q(DI[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [0]),
        .Q(DI[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [1]),
        .Q(DI[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [2]),
        .Q(DI[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [3]),
        .Q(DI[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [4]),
        .Q(DI[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [5]),
        .Q(DI[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [6]),
        .Q(DI[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [7]),
        .Q(DI[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [8]),
        .Q(DI[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [9]),
        .Q(DI[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [10]),
        .Q(DI[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [11]),
        .Q(DI[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [12]),
        .Q(DI[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [13]),
        .Q(DI[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [14]),
        .Q(DI[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [15]),
        .Q(DI[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [16]),
        .Q(DI[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [17]),
        .Q(DI[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [18]),
        .Q(DI[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [19]),
        .Q(DI[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[33] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [20]),
        .Q(DI[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[34] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [21]),
        .Q(DI[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[35] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [22]),
        .Q(DI[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[36] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [23]),
        .Q(DI[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[37] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [24]),
        .Q(DI[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[38] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [25]),
        .Q(DI[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[39] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [26]),
        .Q(DI[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(1'b1),
        .Q(m_axi_awsize),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[40] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [27]),
        .Q(DI[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[41] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [28]),
        .Q(DI[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[42] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [29]),
        .Q(DI[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[43] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [30]),
        .Q(DI[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[44] 
       (.C(aclk),
        .CE(E),
        .D(\aw_addr_r_reg[31] [31]),
        .Q(DI[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[45] 
       (.C(aclk),
        .CE(E),
        .D(D),
        .Q(ADDRA),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(Q[0]),
        .Q(DI[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(Q[1]),
        .Q(DI[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(Q[2]),
        .Q(DI[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(Q[3]),
        .Q(DI[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(Q[4]),
        .Q(DI[4]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \greg_out.QSPO[15]_i_1 
       (.I0(ADDRA),
        .O(\greg_out.QSPO_reg[15] ));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized11
   (m_axi_wvalid_i,
    D,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \gfwd_mode.storage_data1_reg[33]_0 ,
    \gfwd_mode.storage_data1_reg[33]_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    aclk,
    Q,
    mcdf_to_awgen_tvalid,
    addr_ready,
    areset_d1,
    ram_full_fb_i_reg,
    \gfwd_mode.m_valid_i_reg_0 ,
    \packet_cnt_reg[2] ,
    \gfwd_mode.storage_data1_reg[32]_0 );
  output m_axi_wvalid_i;
  output [0:0]D;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output \gfwd_mode.storage_data1_reg[33]_0 ;
  output \gfwd_mode.storage_data1_reg[33]_1 ;
  output [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input aclk;
  input [6:0]Q;
  input mcdf_to_awgen_tvalid;
  input addr_ready;
  input areset_d1;
  input ram_full_fb_i_reg;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input [2:0]\packet_cnt_reg[2] ;
  input [31:0]\gfwd_mode.storage_data1_reg[32]_0 ;

  wire [0:0]D;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [6:0]Q;
  wire aclk;
  wire addr_ready;
  wire areset_d1;
  wire \gfwd_mode.m_valid_i_i_4_n_0 ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.storage_data1[33]_i_1__0_n_0 ;
  wire [31:0]\gfwd_mode.storage_data1_reg[32]_0 ;
  wire \gfwd_mode.storage_data1_reg[33]_0 ;
  wire \gfwd_mode.storage_data1_reg[33]_1 ;
  wire m_axi_wvalid_i;
  wire mcdf_to_awgen_tvalid;
  wire [2:0]\packet_cnt_reg[2] ;
  wire ram_full_fb_i_reg;

  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3 
       (.I0(m_axi_wvalid_i),
        .I1(ram_full_fb_i_reg),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ));
  LUT5 #(
    .INIT(32'hA8A8A8AA)) 
    \gfwd_mode.m_valid_i_i_1__4 
       (.I0(addr_ready),
        .I1(\gfwd_mode.m_valid_i_reg_0 ),
        .I2(\gfwd_mode.storage_data1_reg[33]_0 ),
        .I3(\gfwd_mode.storage_data1_reg[33]_1 ),
        .I4(\gfwd_mode.m_valid_i_i_4_n_0 ),
        .O(D));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gfwd_mode.m_valid_i_i_3 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(\gfwd_mode.storage_data1_reg[33]_1 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \gfwd_mode.m_valid_i_i_4 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .O(\gfwd_mode.m_valid_i_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .Q(m_axi_wvalid_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00E0)) 
    \gfwd_mode.storage_data1[33]_i_1__0 
       (.I0(mcdf_to_awgen_tvalid),
        .I1(D),
        .I2(addr_ready),
        .I3(areset_d1),
        .O(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gfwd_mode.storage_data1[5]_i_2 
       (.I0(\packet_cnt_reg[2] [2]),
        .I1(\packet_cnt_reg[2] [1]),
        .I2(\packet_cnt_reg[2] [0]),
        .O(\gfwd_mode.storage_data1_reg[33]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [9]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [10]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [11]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [12]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [13]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [14]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [15]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [16]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [17]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [18]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [19]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [20]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [21]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [22]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [23]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [24]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [25]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [26]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [27]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [28]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [29]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [30]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [31]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[33] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(D),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(\gfwd_mode.storage_data1[33]_i_1__0_n_0 ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [8]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized12
   (m_axis_tvalid_wr_in_i,
    E,
    m_axi_rready,
    Q,
    aclk,
    out,
    areset_d1,
    \gfwd_mode.m_valid_i_reg_0 ,
    m_axis_tready,
    m_axi_rvalid,
    empty_fwft_i_reg,
    m_axi_rdata);
  output m_axis_tvalid_wr_in_i;
  output [0:0]E;
  output m_axi_rready;
  output [31:0]Q;
  input aclk;
  input out;
  input areset_d1;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input m_axis_tready;
  input m_axi_rvalid;
  input [0:0]empty_fwft_i_reg;
  input [31:0]m_axi_rdata;

  wire [0:0]E;
  wire [31:0]Q;
  wire aclk;
  wire areset_d1;
  wire [0:0]empty_fwft_i_reg;
  wire \gfwd_mode.m_valid_i_i_1__7_n_0 ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire m_axis_tready;
  wire m_axis_tvalid_wr_in_i;
  wire out;

  LUT6 #(
    .INIT(64'h00000000FFFF88A8)) 
    \gfwd_mode.m_valid_i_i_1__7 
       (.I0(m_axis_tvalid_wr_in_i),
        .I1(out),
        .I2(\gfwd_mode.m_valid_i_reg_0 ),
        .I3(m_axis_tready),
        .I4(m_axi_rvalid),
        .I5(areset_d1),
        .O(\gfwd_mode.m_valid_i_i_1__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_i_1__7_n_0 ),
        .Q(m_axis_tvalid_wr_in_i),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h02020002)) 
    \gfwd_mode.storage_data1[31]_i_1 
       (.I0(m_axis_tvalid_wr_in_i),
        .I1(out),
        .I2(areset_d1),
        .I3(\gfwd_mode.m_valid_i_reg_0 ),
        .I4(m_axis_tready),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(empty_fwft_i_reg),
        .D(m_axi_rdata[9]),
        .Q(Q[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h005500DF)) 
    m_axi_rready_INST_0
       (.I0(m_axis_tvalid_wr_in_i),
        .I1(m_axis_tready),
        .I2(\gfwd_mode.m_valid_i_reg_0 ),
        .I3(areset_d1),
        .I4(out),
        .O(m_axi_rready));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized13
   (m_axis_tvalid,
    we_mm2s_valid,
    Q_reg,
    \gfwd_mode.storage_data1_reg[34]_0 ,
    curr_state_reg,
    D,
    mm2s_to_tdf_tvalid,
    \gpregsm1.curr_fwft_state_reg[1] ,
    \gpregsm1.curr_fwft_state_reg[1]_0 ,
    next_state,
    \gfwd_mode.storage_data1_reg[31]_0 ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.m_valid_i_reg_0 ,
    aclk,
    m_axis_tready,
    mem_init_done,
    \goreg_bm.dout_i_reg[12] ,
    Q,
    curr_state_reg_0,
    \goreg_bm.dout_i_reg[9] ,
    \goreg_bm.dout_i_reg[12]_0 ,
    \goreg_bm.dout_i_reg[6] ,
    \goreg_bm.dout_i_reg[7] ,
    \goreg_bm.dout_i_reg[8] ,
    \tlen_cntr_reg_reg[2] ,
    \goreg_bm.dout_i_reg[9]_0 ,
    \tlen_cntr_reg_reg[3] ,
    \goreg_bm.dout_i_reg[10] ,
    \tlen_cntr_reg_reg[5] ,
    areset_d1,
    out,
    m_axis_tvalid_wr_in_i,
    m_axi_rvalid,
    sdp_rd_addr_in_i,
    E,
    \goreg_bm.dout_i_reg[14] );
  output m_axis_tvalid;
  output we_mm2s_valid;
  output [40:0]Q_reg;
  output \gfwd_mode.storage_data1_reg[34]_0 ;
  output curr_state_reg;
  output [6:0]D;
  output mm2s_to_tdf_tvalid;
  output \gpregsm1.curr_fwft_state_reg[1] ;
  output \gpregsm1.curr_fwft_state_reg[1]_0 ;
  output next_state;
  output [0:0]\gfwd_mode.storage_data1_reg[31]_0 ;
  output \gfwd_mode.storage_data1_reg[0]_0 ;
  output \gfwd_mode.m_valid_i_reg_0 ;
  input aclk;
  input m_axis_tready;
  input mem_init_done;
  input [8:0]\goreg_bm.dout_i_reg[12] ;
  input [6:0]Q;
  input curr_state_reg_0;
  input \goreg_bm.dout_i_reg[9] ;
  input \goreg_bm.dout_i_reg[12]_0 ;
  input \goreg_bm.dout_i_reg[6] ;
  input \goreg_bm.dout_i_reg[7] ;
  input \goreg_bm.dout_i_reg[8] ;
  input \tlen_cntr_reg_reg[2] ;
  input \goreg_bm.dout_i_reg[9]_0 ;
  input \tlen_cntr_reg_reg[3] ;
  input \goreg_bm.dout_i_reg[10] ;
  input \tlen_cntr_reg_reg[5] ;
  input areset_d1;
  input out;
  input m_axis_tvalid_wr_in_i;
  input m_axi_rvalid;
  input sdp_rd_addr_in_i;
  input [0:0]E;
  input [38:0]\goreg_bm.dout_i_reg[14] ;

  wire [6:0]D;
  wire [0:0]E;
  wire [6:0]Q;
  wire [40:0]Q_reg;
  wire aclk;
  wire areset_d1;
  wire curr_state_reg;
  wire curr_state_reg_0;
  wire \gfwd_mode.m_valid_i_i_1__8_n_0 ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gfwd_mode.storage_data1[35]_i_3_n_0 ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[31]_0 ;
  wire \gfwd_mode.storage_data1_reg[34]_0 ;
  wire \goreg_bm.dout_i_reg[10] ;
  wire [8:0]\goreg_bm.dout_i_reg[12] ;
  wire \goreg_bm.dout_i_reg[12]_0 ;
  wire [38:0]\goreg_bm.dout_i_reg[14] ;
  wire \goreg_bm.dout_i_reg[6] ;
  wire \goreg_bm.dout_i_reg[7] ;
  wire \goreg_bm.dout_i_reg[8] ;
  wire \goreg_bm.dout_i_reg[9] ;
  wire \goreg_bm.dout_i_reg[9]_0 ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire \gpregsm1.curr_fwft_state_reg[1]_0 ;
  wire m_axi_rvalid;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire m_axis_tvalid_wr_in_i;
  wire mem_init_done;
  wire mm2s_to_tdf_tvalid;
  wire next_state;
  wire out;
  wire [34:34]s_axis_payload_wr_out_i;
  wire sdp_rd_addr_in_i;
  wire \tlen_cntr_reg[6]_i_3_n_0 ;
  wire \tlen_cntr_reg[6]_i_4_n_0 ;
  wire \tlen_cntr_reg_reg[2] ;
  wire \tlen_cntr_reg_reg[3] ;
  wire \tlen_cntr_reg_reg[5] ;
  wire we_mm2s_valid;

  LUT6 #(
    .INIT(64'hFF44FA44FF44FF44)) 
    curr_state_i_1__0
       (.I0(curr_state_reg),
        .I1(\goreg_bm.dout_i_reg[9] ),
        .I2(Q[0]),
        .I3(curr_state_reg_0),
        .I4(\tlen_cntr_reg_reg[5] ),
        .I5(Q[1]),
        .O(next_state));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \gfwd_mode.m_valid_i_i_1__2 
       (.I0(m_axis_tvalid),
        .I1(m_axis_tready),
        .I2(areset_d1),
        .O(\gfwd_mode.m_valid_i_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h000044F4)) 
    \gfwd_mode.m_valid_i_i_1__8 
       (.I0(m_axis_tready),
        .I1(m_axis_tvalid),
        .I2(m_axis_tvalid_wr_in_i),
        .I3(out),
        .I4(areset_d1),
        .O(\gfwd_mode.m_valid_i_i_1__8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_i_1__8_n_0 ),
        .Q(m_axis_tvalid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \gfwd_mode.storage_data1[0]_i_1 
       (.I0(Q_reg[36]),
        .I1(m_axis_tready),
        .I2(m_axis_tvalid),
        .I3(areset_d1),
        .I4(sdp_rd_addr_in_i),
        .O(\gfwd_mode.storage_data1_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h1101333300000000)) 
    \gfwd_mode.storage_data1[31]_i_1__0 
       (.I0(out),
        .I1(areset_d1),
        .I2(m_axis_tvalid),
        .I3(m_axis_tready),
        .I4(m_axis_tvalid_wr_in_i),
        .I5(m_axi_rvalid),
        .O(\gfwd_mode.storage_data1_reg[31]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gfwd_mode.storage_data1[34]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[34]_0 ),
        .I1(\goreg_bm.dout_i_reg[12] [1]),
        .O(s_axis_payload_wr_out_i));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEAFFFF)) 
    \gfwd_mode.storage_data1[35]_i_2 
       (.I0(curr_state_reg),
        .I1(Q[0]),
        .I2(curr_state_reg_0),
        .I3(\goreg_bm.dout_i_reg[9] ),
        .I4(\goreg_bm.dout_i_reg[12] [0]),
        .I5(\gfwd_mode.storage_data1[35]_i_3_n_0 ),
        .O(\gfwd_mode.storage_data1_reg[34]_0 ));
  LUT4 #(
    .INIT(16'hFD00)) 
    \gfwd_mode.storage_data1[35]_i_3 
       (.I0(Q[1]),
        .I1(\tlen_cntr_reg[6]_i_4_n_0 ),
        .I2(Q[6]),
        .I3(curr_state_reg_0),
        .O(\gfwd_mode.storage_data1[35]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hFFF4FFFF)) 
    \gfwd_mode.storage_data1[39]_i_2 
       (.I0(m_axis_tready),
        .I1(m_axis_tvalid),
        .I2(areset_d1),
        .I3(out),
        .I4(m_axis_tvalid_wr_in_i),
        .O(curr_state_reg));
  LUT4 #(
    .INIT(16'h0400)) 
    \gfwd_mode.storage_data1[39]_i_4 
       (.I0(Q[0]),
        .I1(curr_state_reg_0),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(\gpregsm1.curr_fwft_state_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \gfwd_mode.storage_data1[39]_i_5 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .O(\gpregsm1.curr_fwft_state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [0]),
        .Q(Q_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [10]),
        .Q(Q_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [11]),
        .Q(Q_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [12]),
        .Q(Q_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [13]),
        .Q(Q_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [14]),
        .Q(Q_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [15]),
        .Q(Q_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [16]),
        .Q(Q_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [17]),
        .Q(Q_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [18]),
        .Q(Q_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [19]),
        .Q(Q_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [1]),
        .Q(Q_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [20]),
        .Q(Q_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [21]),
        .Q(Q_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [22]),
        .Q(Q_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [23]),
        .Q(Q_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [24]),
        .Q(Q_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [25]),
        .Q(Q_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [26]),
        .Q(Q_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [27]),
        .Q(Q_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [28]),
        .Q(Q_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [29]),
        .Q(Q_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [2]),
        .Q(Q_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [30]),
        .Q(Q_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [31]),
        .Q(Q_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(E),
        .D(1'b1),
        .Q(Q_reg[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[33] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [32]),
        .Q(Q_reg[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[34] 
       (.C(aclk),
        .CE(E),
        .D(s_axis_payload_wr_out_i),
        .Q(Q_reg[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[35] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [33]),
        .Q(Q_reg[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[36] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [34]),
        .Q(Q_reg[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[37] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [35]),
        .Q(Q_reg[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[38] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [36]),
        .Q(Q_reg[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[39] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [37]),
        .Q(Q_reg[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [3]),
        .Q(Q_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[40] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [38]),
        .Q(Q_reg[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [4]),
        .Q(Q_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [5]),
        .Q(Q_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [6]),
        .Q(Q_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [7]),
        .Q(Q_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [8]),
        .Q(Q_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(\goreg_bm.dout_i_reg[14] [9]),
        .Q(Q_reg[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000F888)) 
    \goreg_bm.dout_i[14]_i_2 
       (.I0(\goreg_bm.dout_i_reg[12]_0 ),
        .I1(\goreg_bm.dout_i_reg[6] ),
        .I2(\gpregsm1.curr_fwft_state_reg[1] ),
        .I3(\gpregsm1.curr_fwft_state_reg[1]_0 ),
        .I4(curr_state_reg),
        .O(mm2s_to_tdf_tvalid));
  LUT4 #(
    .INIT(16'h80FF)) 
    ram_reg_0_1_0_3_i_1
       (.I0(m_axis_tvalid),
        .I1(Q_reg[40]),
        .I2(m_axis_tready),
        .I3(mem_init_done),
        .O(we_mm2s_valid));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h909F)) 
    \tlen_cntr_reg[0]_i_1 
       (.I0(Q[0]),
        .I1(curr_state_reg),
        .I2(curr_state_reg_0),
        .I3(\goreg_bm.dout_i_reg[12] [2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h8882DDD7DDD78882)) 
    \tlen_cntr_reg[1]_i_1 
       (.I0(curr_state_reg_0),
        .I1(Q[1]),
        .I2(curr_state_reg),
        .I3(Q[0]),
        .I4(\goreg_bm.dout_i_reg[12] [3]),
        .I5(\goreg_bm.dout_i_reg[12] [2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h84B7B784B784B784)) 
    \tlen_cntr_reg[2]_i_1 
       (.I0(\tlen_cntr_reg[6]_i_3_n_0 ),
        .I1(curr_state_reg_0),
        .I2(Q[2]),
        .I3(\goreg_bm.dout_i_reg[12] [4]),
        .I4(\goreg_bm.dout_i_reg[12] [3]),
        .I5(\goreg_bm.dout_i_reg[12] [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hF5A0A0F5D78282D7)) 
    \tlen_cntr_reg[3]_i_1 
       (.I0(curr_state_reg_0),
        .I1(\tlen_cntr_reg[6]_i_3_n_0 ),
        .I2(Q[3]),
        .I3(\goreg_bm.dout_i_reg[12] [5]),
        .I4(\goreg_bm.dout_i_reg[7] ),
        .I5(Q[2]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hF5A0A0F5D78282D7)) 
    \tlen_cntr_reg[4]_i_1 
       (.I0(curr_state_reg_0),
        .I1(\tlen_cntr_reg[6]_i_3_n_0 ),
        .I2(Q[4]),
        .I3(\goreg_bm.dout_i_reg[12] [6]),
        .I4(\goreg_bm.dout_i_reg[8] ),
        .I5(\tlen_cntr_reg_reg[2] ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hF5A0A0F5D78282D7)) 
    \tlen_cntr_reg[5]_i_1 
       (.I0(curr_state_reg_0),
        .I1(\tlen_cntr_reg[6]_i_3_n_0 ),
        .I2(Q[5]),
        .I3(\goreg_bm.dout_i_reg[12] [7]),
        .I4(\goreg_bm.dout_i_reg[9]_0 ),
        .I5(\tlen_cntr_reg_reg[3] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hEDEDED21212121ED)) 
    \tlen_cntr_reg[6]_i_1 
       (.I0(\goreg_bm.dout_i_reg[10] ),
        .I1(curr_state_reg_0),
        .I2(\goreg_bm.dout_i_reg[12] [8]),
        .I3(\tlen_cntr_reg[6]_i_3_n_0 ),
        .I4(\tlen_cntr_reg[6]_i_4_n_0 ),
        .I5(Q[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \tlen_cntr_reg[6]_i_3 
       (.I0(Q[0]),
        .I1(curr_state_reg),
        .I2(Q[1]),
        .O(\tlen_cntr_reg[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tlen_cntr_reg[6]_i_4 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[5]),
        .O(\tlen_cntr_reg[6]_i_4_n_0 ));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1_154
   (\gfwd_mode.storage_data1_reg[33] ,
    \tdest_r_reg[0] ,
    PAYLOAD_S2MM,
    \tuser_r_reg[0] ,
    E,
    aclk,
    \gfwd_mode.storage_data1_reg[65] ,
    mcdf_to_awgen_tvalid,
    awgen_to_mctf_tvalid,
    D,
    \gfwd_mode.storage_data1_reg[9]_0 );
  output \gfwd_mode.storage_data1_reg[33] ;
  output \tdest_r_reg[0] ;
  output [5:0]PAYLOAD_S2MM;
  output \tuser_r_reg[0] ;
  input [0:0]E;
  input aclk;
  input [0:0]\gfwd_mode.storage_data1_reg[65] ;
  input mcdf_to_awgen_tvalid;
  input awgen_to_mctf_tvalid;
  input [1:0]D;
  input [9:0]\gfwd_mode.storage_data1_reg[9]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [5:0]PAYLOAD_S2MM;
  wire aclk;
  wire awgen_to_mctf_tvalid;
  wire \gfwd_mode.storage_data1_reg[33] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[65] ;
  wire [9:0]\gfwd_mode.storage_data1_reg[9]_0 ;
  wire mcdf_to_awgen_tvalid;
  wire [9:0]s2mm_to_awgen_payload;
  wire s2mm_to_awgen_tvalid;
  wire \tdest_r_reg[0] ;
  wire \tuser_r_reg[0] ;

  LUT4 #(
    .INIT(16'hAAA8)) 
    \gfwd_mode.m_valid_i_i_2 
       (.I0(s2mm_to_awgen_tvalid),
        .I1(s2mm_to_awgen_payload[9]),
        .I2(\gfwd_mode.storage_data1_reg[65] ),
        .I3(s2mm_to_awgen_payload[8]),
        .O(\gfwd_mode.storage_data1_reg[33] ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(E),
        .Q(s2mm_to_awgen_tvalid),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [0]),
        .Q(s2mm_to_awgen_payload[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [1]),
        .Q(PAYLOAD_S2MM[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [2]),
        .Q(PAYLOAD_S2MM[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [3]),
        .Q(PAYLOAD_S2MM[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [4]),
        .Q(PAYLOAD_S2MM[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [5]),
        .Q(s2mm_to_awgen_payload[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [6]),
        .Q(PAYLOAD_S2MM[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [7]),
        .Q(PAYLOAD_S2MM[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [8]),
        .Q(s2mm_to_awgen_payload[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(\gfwd_mode.storage_data1_reg[9]_0 [9]),
        .Q(s2mm_to_awgen_payload[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \tdest_r[0]_i_1 
       (.I0(s2mm_to_awgen_payload[0]),
        .I1(mcdf_to_awgen_tvalid),
        .I2(awgen_to_mctf_tvalid),
        .I3(PAYLOAD_S2MM[5]),
        .I4(D[1]),
        .O(\tdest_r_reg[0] ));
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \tuser_r[0]_i_1 
       (.I0(s2mm_to_awgen_payload[5]),
        .I1(mcdf_to_awgen_tvalid),
        .I2(awgen_to_mctf_tvalid),
        .I3(PAYLOAD_S2MM[5]),
        .I4(D[0]),
        .O(\tuser_r_reg[0] ));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2
   (s_axis_tvalid_wr_in_i,
    E,
    we_int,
    D,
    D_0,
    Q,
    \gfwd_mode.m_valid_i_reg_0 ,
    aclk,
    areset_d1,
    ram_init_done_i_reg_rep,
    O,
    CO,
    sdpo_int,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    \gno_bkp_on_tready.s_axis_tready_i_reg ,
    \gfwd_mode.storage_data1_reg[32]_0 );
  output s_axis_tvalid_wr_in_i;
  output [0:0]E;
  output we_int;
  output [1:0]D;
  output [11:0]D_0;
  output [31:0]Q;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input aclk;
  input areset_d1;
  input ram_init_done_i_reg_rep;
  input [3:0]O;
  input [0:0]CO;
  input [11:0]sdpo_int;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input [2:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input [0:0]\gno_bkp_on_tready.s_axis_tready_i_reg ;
  input [32:0]\gfwd_mode.storage_data1_reg[32]_0 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [11:0]D_0;
  wire [0:0]E;
  wire [3:0]O;
  wire [31:0]Q;
  wire aclk;
  wire areset_d1;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [2:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire [32:0]\gfwd_mode.storage_data1_reg[32]_0 ;
  wire [0:0]\gno_bkp_on_tready.s_axis_tready_i_reg ;
  wire ram_init_done_i_reg_rep;
  wire s_axis_tvalid_wr_in_i;
  wire [11:0]sdpo_int;
  wire we_int;

  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_0 ),
        .Q(s_axis_tvalid_wr_in_i),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[66]_i_1 
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(areset_d1),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [10]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [11]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [12]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [13]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [14]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [15]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [16]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [17]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [18]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [19]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [1]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [20]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [21]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [22]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [23]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [24]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [25]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [26]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [27]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [28]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [29]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [2]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [30]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [31]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [32]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [3]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [4]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [5]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [6]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [7]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [8]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(\gno_bkp_on_tready.s_axis_tready_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [9]),
        .Q(Q[8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[0]_i_1 
       (.I0(O[0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[0]),
        .O(D_0[0]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[10]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[9]),
        .O(D_0[9]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[11]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[10]),
        .O(D_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[12]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_2 ),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[11]),
        .O(D_0[11]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[1]_i_1 
       (.I0(O[1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[1]),
        .O(D_0[1]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[2]_i_1 
       (.I0(O[2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[2]),
        .O(D_0[2]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[3]_i_1 
       (.I0(O[3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[3]),
        .O(D_0[3]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[4]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[4]),
        .O(D_0[4]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[5]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[5]),
        .O(D_0[5]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[6]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[6]),
        .O(D_0[6]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[7]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[7]),
        .O(D_0[7]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gin_reg.wr_pntr_pf_dly[8]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[8]),
        .O(D_0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \greg_out.QSPO[24]_i_1 
       (.I0(D[0]),
        .O(D[1]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_5_i_1__7
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(ram_init_done_i_reg_rep),
        .O(we_int));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2_166
   (Q,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.storage_data1_reg[32]_0 ,
    aclk);
  output [31:0]Q;
  input [0:0]\gfwd_mode.m_valid_i_reg ;
  input [31:0]\gfwd_mode.storage_data1_reg[32]_0 ;
  input aclk;

  wire [31:0]Q;
  wire aclk;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire [31:0]\gfwd_mode.storage_data1_reg[32]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\gfwd_mode.storage_data1_reg[32]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized3
   (addr_rollover_r_reg,
    \aw_len_i_reg[7] ,
    \gfwd_mode.storage_data1_reg[1]_0 ,
    \packet_cnt_reg[0] ,
    addr_rollover_r_reg_0,
    E,
    aclk,
    awgen_to_mctf_tvalid,
    areset_d1,
    PAYLOAD_S2MM,
    CO,
    D);
  output addr_rollover_r_reg;
  output [0:0]\aw_len_i_reg[7] ;
  output [0:0]\gfwd_mode.storage_data1_reg[1]_0 ;
  output [0:0]\packet_cnt_reg[0] ;
  output [66:0]addr_rollover_r_reg_0;
  input [0:0]E;
  input aclk;
  input awgen_to_mctf_tvalid;
  input areset_d1;
  input [0:0]PAYLOAD_S2MM;
  input [0:0]CO;
  input [65:0]D;

  wire [0:0]CO;
  wire [65:0]D;
  wire [0:0]E;
  wire [0:0]PAYLOAD_S2MM;
  wire aclk;
  wire addr_rollover_r_reg;
  wire [66:0]addr_rollover_r_reg_0;
  wire areset_d1;
  wire [0:0]\aw_len_i_reg[7] ;
  wire awgen_to_mctf_tvalid;
  wire [0:0]\gfwd_mode.storage_data1_reg[1]_0 ;
  wire [0:0]\packet_cnt_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \aw_len_i[7]_i_1 
       (.I0(addr_rollover_r_reg),
        .I1(awgen_to_mctf_tvalid),
        .O(\aw_len_i_reg[7] ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(E),
        .Q(addr_rollover_r_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[32]_i_1 
       (.I0(addr_rollover_r_reg),
        .I1(areset_d1),
        .O(\gfwd_mode.storage_data1_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(addr_rollover_r_reg_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(D[10]),
        .Q(addr_rollover_r_reg_0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(D[11]),
        .Q(addr_rollover_r_reg_0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(D[12]),
        .Q(addr_rollover_r_reg_0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(D[13]),
        .Q(addr_rollover_r_reg_0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(D[14]),
        .Q(addr_rollover_r_reg_0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(D[15]),
        .Q(addr_rollover_r_reg_0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(D[16]),
        .Q(addr_rollover_r_reg_0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(D[17]),
        .Q(addr_rollover_r_reg_0[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(D[18]),
        .Q(addr_rollover_r_reg_0[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(D[19]),
        .Q(addr_rollover_r_reg_0[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(addr_rollover_r_reg_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(D[20]),
        .Q(addr_rollover_r_reg_0[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(D[21]),
        .Q(addr_rollover_r_reg_0[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(D[22]),
        .Q(addr_rollover_r_reg_0[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(D[23]),
        .Q(addr_rollover_r_reg_0[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(D[24]),
        .Q(addr_rollover_r_reg_0[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(D[25]),
        .Q(addr_rollover_r_reg_0[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(D[26]),
        .Q(addr_rollover_r_reg_0[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(D[27]),
        .Q(addr_rollover_r_reg_0[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(D[28]),
        .Q(addr_rollover_r_reg_0[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(E),
        .D(D[29]),
        .Q(addr_rollover_r_reg_0[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(addr_rollover_r_reg_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(E),
        .D(D[30]),
        .Q(addr_rollover_r_reg_0[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(D[31]),
        .Q(addr_rollover_r_reg_0[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[32] 
       (.C(aclk),
        .CE(E),
        .D(D[32]),
        .Q(addr_rollover_r_reg_0[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[33] 
       (.C(aclk),
        .CE(E),
        .D(D[33]),
        .Q(addr_rollover_r_reg_0[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[34] 
       (.C(aclk),
        .CE(E),
        .D(D[34]),
        .Q(addr_rollover_r_reg_0[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[35] 
       (.C(aclk),
        .CE(E),
        .D(D[35]),
        .Q(addr_rollover_r_reg_0[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[36] 
       (.C(aclk),
        .CE(E),
        .D(D[36]),
        .Q(addr_rollover_r_reg_0[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[37] 
       (.C(aclk),
        .CE(E),
        .D(D[37]),
        .Q(addr_rollover_r_reg_0[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[38] 
       (.C(aclk),
        .CE(E),
        .D(D[38]),
        .Q(addr_rollover_r_reg_0[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[39] 
       (.C(aclk),
        .CE(E),
        .D(D[39]),
        .Q(addr_rollover_r_reg_0[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(addr_rollover_r_reg_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[40] 
       (.C(aclk),
        .CE(E),
        .D(D[40]),
        .Q(addr_rollover_r_reg_0[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[41] 
       (.C(aclk),
        .CE(E),
        .D(D[41]),
        .Q(addr_rollover_r_reg_0[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[42] 
       (.C(aclk),
        .CE(E),
        .D(D[42]),
        .Q(addr_rollover_r_reg_0[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[43] 
       (.C(aclk),
        .CE(E),
        .D(D[43]),
        .Q(addr_rollover_r_reg_0[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[44] 
       (.C(aclk),
        .CE(E),
        .D(D[44]),
        .Q(addr_rollover_r_reg_0[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[45] 
       (.C(aclk),
        .CE(E),
        .D(D[45]),
        .Q(addr_rollover_r_reg_0[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[46] 
       (.C(aclk),
        .CE(E),
        .D(D[46]),
        .Q(addr_rollover_r_reg_0[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[47] 
       (.C(aclk),
        .CE(E),
        .D(D[47]),
        .Q(addr_rollover_r_reg_0[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[48] 
       (.C(aclk),
        .CE(E),
        .D(D[48]),
        .Q(addr_rollover_r_reg_0[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[49] 
       (.C(aclk),
        .CE(E),
        .D(D[49]),
        .Q(addr_rollover_r_reg_0[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(addr_rollover_r_reg_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[50] 
       (.C(aclk),
        .CE(E),
        .D(D[50]),
        .Q(addr_rollover_r_reg_0[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[51] 
       (.C(aclk),
        .CE(E),
        .D(D[51]),
        .Q(addr_rollover_r_reg_0[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[52] 
       (.C(aclk),
        .CE(E),
        .D(D[52]),
        .Q(addr_rollover_r_reg_0[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[53] 
       (.C(aclk),
        .CE(E),
        .D(D[53]),
        .Q(addr_rollover_r_reg_0[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[54] 
       (.C(aclk),
        .CE(E),
        .D(D[54]),
        .Q(addr_rollover_r_reg_0[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[55] 
       (.C(aclk),
        .CE(E),
        .D(D[55]),
        .Q(addr_rollover_r_reg_0[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[56] 
       (.C(aclk),
        .CE(E),
        .D(D[56]),
        .Q(addr_rollover_r_reg_0[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[57] 
       (.C(aclk),
        .CE(E),
        .D(D[57]),
        .Q(addr_rollover_r_reg_0[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[58] 
       (.C(aclk),
        .CE(E),
        .D(D[58]),
        .Q(addr_rollover_r_reg_0[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[59] 
       (.C(aclk),
        .CE(E),
        .D(D[59]),
        .Q(addr_rollover_r_reg_0[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(addr_rollover_r_reg_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[60] 
       (.C(aclk),
        .CE(E),
        .D(D[60]),
        .Q(addr_rollover_r_reg_0[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[61] 
       (.C(aclk),
        .CE(E),
        .D(D[61]),
        .Q(addr_rollover_r_reg_0[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[62] 
       (.C(aclk),
        .CE(E),
        .D(D[62]),
        .Q(addr_rollover_r_reg_0[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[63] 
       (.C(aclk),
        .CE(E),
        .D(D[63]),
        .Q(addr_rollover_r_reg_0[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[64] 
       (.C(aclk),
        .CE(E),
        .D(D[64]),
        .Q(addr_rollover_r_reg_0[64]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[65] 
       (.C(aclk),
        .CE(E),
        .D(D[65]),
        .Q(addr_rollover_r_reg_0[65]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[66] 
       (.C(aclk),
        .CE(E),
        .D(CO),
        .Q(addr_rollover_r_reg_0[66]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(addr_rollover_r_reg_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(addr_rollover_r_reg_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(addr_rollover_r_reg_0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(D[9]),
        .Q(addr_rollover_r_reg_0[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \packet_cnt[5]_i_2 
       (.I0(addr_rollover_r_reg),
        .I1(PAYLOAD_S2MM),
        .O(\packet_cnt_reg[0] ));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4
   (storage_data1,
    s_axis_tvalid_wr_in_i,
    E,
    we_int,
    \greg_out.QSPO_reg[15] ,
    \gfwd_rev.storage_data1_reg[0] ,
    aclk,
    areset_d1,
    argen_to_mctf_tvalid,
    ram_init_done_i);
  output [0:0]storage_data1;
  output s_axis_tvalid_wr_in_i;
  output [0:0]E;
  output we_int;
  output \greg_out.QSPO_reg[15] ;
  input \gfwd_rev.storage_data1_reg[0] ;
  input aclk;
  input areset_d1;
  input argen_to_mctf_tvalid;
  input ram_init_done_i;

  wire [0:0]E;
  wire aclk;
  wire areset_d1;
  wire argen_to_mctf_tvalid;
  wire \gfwd_rev.storage_data1_reg[0] ;
  wire \greg_out.QSPO_reg[15] ;
  wire ram_init_done_i;
  wire s_axis_tvalid_wr_in_i;
  wire [0:0]storage_data1;
  wire we_int;

  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(argen_to_mctf_tvalid),
        .Q(s_axis_tvalid_wr_in_i),
        .R(areset_d1));
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[16]_i_1 
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(areset_d1),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_rev.storage_data1_reg[0] ),
        .Q(storage_data1),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \greg_out.QSPO[15]_i_1__0 
       (.I0(storage_data1),
        .O(\greg_out.QSPO_reg[15] ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_0_i_2__1
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(ram_init_done_i),
        .O(we_int));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_130
   (D,
    s_axis_tvalid_wr_in_i,
    we_int,
    WR_DATA,
    \gstage1.q_dly_reg[24] ,
    \gstage1.q_dly_reg[31] ,
    \gstage1.q_dly_reg[15] ,
    \gstage1.q_dly_reg[16] ,
    \gstage1.q_dly_reg[17] ,
    \gstage1.q_dly_reg[18] ,
    \gstage1.q_dly_reg[19] ,
    \gstage1.q_dly_reg[20] ,
    \gstage1.q_dly_reg[21] ,
    \gstage1.q_dly_reg[22] ,
    \gstage1.q_dly_reg[23] ,
    \gstage1.q_dly_reg[25] ,
    \gstage1.q_dly_reg[26] ,
    \gstage1.q_dly_reg[27] ,
    \gfwd_mode.storage_data1_reg[36] ,
    aclk,
    \gfwd_mode.m_valid_i_reg_0 ,
    ram_init_done_i_reg_rep,
    O,
    CO,
    sdpo_int,
    rom_rd_addr_int,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    \gfwd_mode.storage_data1_reg[0]_3 ,
    \gfwd_mode.storage_data1_reg[0]_4 ,
    \gfwd_mode.storage_data1_reg[0]_5 );
  output [1:0]D;
  output s_axis_tvalid_wr_in_i;
  output we_int;
  output [1:0]WR_DATA;
  output \gstage1.q_dly_reg[24] ;
  output [11:0]\gstage1.q_dly_reg[31] ;
  output \gstage1.q_dly_reg[15] ;
  output \gstage1.q_dly_reg[16] ;
  output \gstage1.q_dly_reg[17] ;
  output \gstage1.q_dly_reg[18] ;
  output \gstage1.q_dly_reg[19] ;
  output \gstage1.q_dly_reg[20] ;
  output \gstage1.q_dly_reg[21] ;
  output \gstage1.q_dly_reg[22] ;
  output \gstage1.q_dly_reg[23] ;
  output \gstage1.q_dly_reg[25] ;
  output \gstage1.q_dly_reg[26] ;
  output \gstage1.q_dly_reg[27] ;
  input \gfwd_mode.storage_data1_reg[36] ;
  input aclk;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input ram_init_done_i_reg_rep;
  input [3:0]O;
  input [0:0]CO;
  input [24:0]sdpo_int;
  input rom_rd_addr_int;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input [2:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_5 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [3:0]O;
  wire [1:0]WR_DATA;
  wire aclk;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [2:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  wire \gfwd_mode.storage_data1_reg[36] ;
  wire \gstage1.q_dly_reg[15] ;
  wire \gstage1.q_dly_reg[16] ;
  wire \gstage1.q_dly_reg[17] ;
  wire \gstage1.q_dly_reg[18] ;
  wire \gstage1.q_dly_reg[19] ;
  wire \gstage1.q_dly_reg[20] ;
  wire \gstage1.q_dly_reg[21] ;
  wire \gstage1.q_dly_reg[22] ;
  wire \gstage1.q_dly_reg[23] ;
  wire \gstage1.q_dly_reg[24] ;
  wire \gstage1.q_dly_reg[25] ;
  wire \gstage1.q_dly_reg[26] ;
  wire \gstage1.q_dly_reg[27] ;
  wire [11:0]\gstage1.q_dly_reg[31] ;
  wire ram_init_done_i_reg_rep;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;
  wire [24:0]sdpo_int;
  wire we_int;

  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg_0 ),
        .Q(s_axis_tvalid_wr_in_i),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[36] ),
        .Q(D[0]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \greg_out.QSPO[24]_i_1__0 
       (.I0(D[0]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[10]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[3]),
        .O(\gstage1.q_dly_reg[31] [3]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[11]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_2 [0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[4]),
        .O(\gstage1.q_dly_reg[31] [4]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[12]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_2 [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[5]),
        .O(\gstage1.q_dly_reg[31] [5]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[13]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_2 [2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[6]),
        .O(\gstage1.q_dly_reg[31] [6]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[14]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_2 [3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[7]),
        .O(\gstage1.q_dly_reg[31] [7]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[15]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[8]),
        .O(\gstage1.q_dly_reg[15] ));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[16]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[9]),
        .O(\gstage1.q_dly_reg[16] ));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[17]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[10]),
        .O(\gstage1.q_dly_reg[17] ));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[18]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[11]),
        .O(\gstage1.q_dly_reg[18] ));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[19]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_4 [0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[12]),
        .O(\gstage1.q_dly_reg[19] ));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[20]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_4 [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[13]),
        .O(\gstage1.q_dly_reg[20] ));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[21]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_4 [2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[14]),
        .O(\gstage1.q_dly_reg[21] ));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[22]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_4 [3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[15]),
        .O(\gstage1.q_dly_reg[22] ));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[23]_i_1 
       (.I0(O[0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[16]),
        .O(\gstage1.q_dly_reg[23] ));
  LUT5 #(
    .INIT(32'hFB0BF808)) 
    \gstage1.q_dly[24]_i_1 
       (.I0(O[1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(rom_rd_addr_int),
        .I4(sdpo_int[17]),
        .O(\gstage1.q_dly_reg[24] ));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[25]_i_1 
       (.I0(O[2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[18]),
        .O(\gstage1.q_dly_reg[25] ));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[26]_i_1 
       (.I0(O[3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[19]),
        .O(\gstage1.q_dly_reg[26] ));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[27]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_5 [0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[20]),
        .O(\gstage1.q_dly_reg[27] ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[28]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_5 [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[21]),
        .O(\gstage1.q_dly_reg[31] [8]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[29]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_5 [2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[22]),
        .O(\gstage1.q_dly_reg[31] [9]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \gstage1.q_dly[2]_i_1 
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(CO),
        .I2(sdpo_int[0]),
        .O(\gstage1.q_dly_reg[31] [0]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[30]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_5 [3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[23]),
        .O(\gstage1.q_dly_reg[31] [10]));
  LUT4 #(
    .INIT(16'hFBF8)) 
    \gstage1.q_dly[31]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[24]),
        .O(\gstage1.q_dly_reg[31] [11]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[8]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[1]),
        .O(\gstage1.q_dly_reg[31] [1]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[9]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_1 [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[2]),
        .O(\gstage1.q_dly_reg[31] [2]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_0_i_2
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(ram_init_done_i_reg_rep),
        .O(we_int));
  LUT6 #(
    .INIT(64'hFBF80B08FFFF0000)) 
    ram_reg_0_1_24_29_i_2__0
       (.I0(O[1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[17]),
        .I4(rom_rd_addr_int),
        .I5(ram_init_done_i_reg_rep),
        .O(WR_DATA[0]));
  LUT5 #(
    .INIT(32'hFBF8FFFF)) 
    ram_reg_0_1_30_31_i_1__0
       (.I0(\gfwd_mode.storage_data1_reg[0]_0 ),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[24]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[1]));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_85
   (storage_data1,
    s_axis_tvalid_wr_in_i,
    E,
    we_int,
    \greg_out.QSPO_reg[15] ,
    \goreg_dm.dout_i_reg[0] ,
    aclk,
    areset_d1,
    argen_to_mcpf_tvalid,
    ram_init_done_i);
  output [0:0]storage_data1;
  output s_axis_tvalid_wr_in_i;
  output [0:0]E;
  output we_int;
  output \greg_out.QSPO_reg[15] ;
  input \goreg_dm.dout_i_reg[0] ;
  input aclk;
  input areset_d1;
  input argen_to_mcpf_tvalid;
  input ram_init_done_i;

  wire [0:0]E;
  wire aclk;
  wire areset_d1;
  wire argen_to_mcpf_tvalid;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \greg_out.QSPO_reg[15] ;
  wire ram_init_done_i;
  wire s_axis_tvalid_wr_in_i;
  wire [0:0]storage_data1;
  wire we_int;

  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(argen_to_mcpf_tvalid),
        .Q(s_axis_tvalid_wr_in_i),
        .R(areset_d1));
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[16]_i_1__0 
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(areset_d1),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\goreg_dm.dout_i_reg[0] ),
        .Q(storage_data1),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \greg_out.QSPO[15]_i_1__2 
       (.I0(storage_data1),
        .O(\greg_out.QSPO_reg[15] ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_0_i_2__3
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(ram_init_done_i),
        .O(we_int));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized5
   (s_axis_tvalid_wr_in_i,
    E,
    we_int,
    Q,
    areset_d1,
    awgen_to_mctf_tvalid,
    aclk,
    ram_init_done_i,
    \gfwd_mode.areset_d1_reg ,
    addr_rollover_r_reg);
  output s_axis_tvalid_wr_in_i;
  output [0:0]E;
  output we_int;
  output [6:0]Q;
  input areset_d1;
  input awgen_to_mctf_tvalid;
  input aclk;
  input ram_init_done_i;
  input [0:0]\gfwd_mode.areset_d1_reg ;
  input [6:0]addr_rollover_r_reg;

  wire [0:0]E;
  wire [6:0]Q;
  wire aclk;
  wire [6:0]addr_rollover_r_reg;
  wire areset_d1;
  wire awgen_to_mctf_tvalid;
  wire [0:0]\gfwd_mode.areset_d1_reg ;
  wire ram_init_done_i;
  wire s_axis_tvalid_wr_in_i;
  wire we_int;

  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(awgen_to_mctf_tvalid),
        .Q(s_axis_tvalid_wr_in_i),
        .R(areset_d1));
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[30]_i_1 
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(areset_d1),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(addr_rollover_r_reg[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(addr_rollover_r_reg[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(addr_rollover_r_reg[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(addr_rollover_r_reg[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(addr_rollover_r_reg[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(addr_rollover_r_reg[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(addr_rollover_r_reg[5]),
        .Q(Q[5]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_0_i_2__0
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(ram_init_done_i),
        .O(we_int));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized6
   (Q,
    ENA_I,
    ENA_I_0,
    ENA_I_1,
    ENA_I_2,
    ENA_I_3,
    ENA_I_4,
    ENA_I_5,
    ENA_I_6,
    ENA_I_7,
    ENA_I_8,
    ENA_I_9,
    ENA_I_10,
    areset_d1,
    s_axis_tvalid_wr_in_i,
    aclk,
    E,
    D,
    ENA_dly_D);
  output [29:0]Q;
  output ENA_I;
  output ENA_I_0;
  output ENA_I_1;
  output ENA_I_2;
  output ENA_I_3;
  output ENA_I_4;
  output ENA_I_5;
  output ENA_I_6;
  output ENA_I_7;
  output ENA_I_8;
  output ENA_I_9;
  output ENA_I_10;
  input areset_d1;
  input s_axis_tvalid_wr_in_i;
  input aclk;
  input [0:0]E;
  input [30:0]D;
  input ENA_dly_D;

  wire [4:4]ADDRA_1;
  wire [30:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3_n_0 ;
  wire [0:0]E;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_1;
  wire ENA_I_10;
  wire ENA_I_2;
  wire ENA_I_3;
  wire ENA_I_4;
  wire ENA_I_5;
  wire ENA_I_6;
  wire ENA_I_7;
  wire ENA_I_8;
  wire ENA_I_9;
  wire ENA_dly_D;
  wire [29:0]Q;
  wire aclk;
  wire areset_d1;
  wire bram_wr_en;
  wire s_axis_tvalid_wr_in_i;

  LUT3 #(
    .INIT(8'hF4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1 
       (.I0(Q[26]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3_n_0 ),
        .I2(ENA_dly_D),
        .O(ENA_I_4));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000040)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__0 
       (.I0(Q[27]),
        .I1(ADDRA_1),
        .I2(bram_wr_en),
        .I3(Q[29]),
        .I4(Q[28]),
        .I5(ENA_dly_D),
        .O(ENA_I_5));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__1 
       (.I0(Q[28]),
        .I1(Q[29]),
        .I2(bram_wr_en),
        .I3(ADDRA_1),
        .I4(ENA_dly_D),
        .O(ENA_I_6));
  LUT5 #(
    .INIT(32'h00001000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3 
       (.I0(Q[28]),
        .I1(Q[29]),
        .I2(bram_wr_en),
        .I3(ADDRA_1),
        .I4(Q[27]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1 
       (.I0(ADDRA_1),
        .I1(bram_wr_en),
        .I2(ENA_dly_D),
        .O(ENA_I));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0 
       (.I0(Q[27]),
        .I1(ADDRA_1),
        .I2(bram_wr_en),
        .I3(Q[29]),
        .I4(Q[28]),
        .I5(ENA_dly_D),
        .O(ENA_I_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1 
       (.I0(Q[27]),
        .I1(ADDRA_1),
        .I2(bram_wr_en),
        .I3(Q[29]),
        .I4(Q[28]),
        .I5(ENA_dly_D),
        .O(ENA_I_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000020)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2 
       (.I0(Q[27]),
        .I1(ADDRA_1),
        .I2(bram_wr_en),
        .I3(Q[29]),
        .I4(Q[28]),
        .I5(ENA_dly_D),
        .O(ENA_I_2));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000010)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3 
       (.I0(Q[27]),
        .I1(ADDRA_1),
        .I2(bram_wr_en),
        .I3(Q[29]),
        .I4(Q[28]),
        .I5(ENA_dly_D),
        .O(ENA_I_3));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4 
       (.I0(Q[27]),
        .I1(ADDRA_1),
        .I2(bram_wr_en),
        .I3(Q[29]),
        .I4(Q[28]),
        .I5(ENA_dly_D),
        .O(ENA_I_7));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5 
       (.I0(Q[27]),
        .I1(ADDRA_1),
        .I2(bram_wr_en),
        .I3(Q[29]),
        .I4(Q[28]),
        .I5(ENA_dly_D),
        .O(ENA_I_8));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6 
       (.I0(Q[27]),
        .I1(ADDRA_1),
        .I2(bram_wr_en),
        .I3(Q[29]),
        .I4(Q[28]),
        .I5(ENA_dly_D),
        .O(ENA_I_9));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__7 
       (.I0(Q[27]),
        .I1(ADDRA_1),
        .I2(bram_wr_en),
        .I3(Q[29]),
        .I4(Q[28]),
        .I5(ENA_dly_D),
        .O(ENA_I_10));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axis_tvalid_wr_in_i),
        .Q(bram_wr_en),
        .R(areset_d1));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(D[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(D[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(D[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(D[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(D[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[29] 
       (.C(aclk),
        .CE(E),
        .D(D[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[30] 
       (.C(aclk),
        .CE(E),
        .D(D[30]),
        .Q(ADDRA_1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7
   (\gnstage1.q_dly_reg[0][0] ,
    Q,
    ENB_I,
    ENB_I_11,
    ENB_I_12,
    ENB_I_13,
    ENB_I_14,
    ENB_I_15,
    ENB_I_16,
    ENB_I_17,
    ENB_I_18,
    ENB_I_19,
    ENB_I_20,
    ENB_I_21,
    areset_d1,
    s_axis_tvalid_wr_in_i,
    aclk,
    E,
    sdpo_int,
    D,
    ENB_dly_D);
  output \gnstage1.q_dly_reg[0][0] ;
  output [16:0]Q;
  output ENB_I;
  output ENB_I_11;
  output ENB_I_12;
  output ENB_I_13;
  output ENB_I_14;
  output ENB_I_15;
  output ENB_I_16;
  output ENB_I_17;
  output ENB_I_18;
  output ENB_I_19;
  output ENB_I_20;
  output ENB_I_21;
  input areset_d1;
  input s_axis_tvalid_wr_in_i;
  input aclk;
  input [0:0]E;
  input [15:0]sdpo_int;
  input [0:0]D;
  input ENB_dly_D;

  wire [0:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4_n_0 ;
  wire [0:0]E;
  wire ENB_I;
  wire ENB_I_11;
  wire ENB_I_12;
  wire ENB_I_13;
  wire ENB_I_14;
  wire ENB_I_15;
  wire ENB_I_16;
  wire ENB_I_17;
  wire ENB_I_18;
  wire ENB_I_19;
  wire ENB_I_20;
  wire ENB_I_21;
  wire ENB_dly_D;
  wire [16:0]Q;
  wire aclk;
  wire areset_d1;
  wire \gnstage1.q_dly_reg[0][0] ;
  wire s_axis_tvalid_wr_in_i;
  wire [15:0]sdpo_int;

  LUT3 #(
    .INIT(8'hF4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2 
       (.I0(Q[12]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4_n_0 ),
        .I2(ENB_dly_D),
        .O(ENB_I_15));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000040)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__0 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_16));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__1 
       (.I0(Q[14]),
        .I1(Q[15]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[16]),
        .I4(ENB_dly_D),
        .O(ENB_I_17));
  LUT5 #(
    .INIT(32'h00001000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4 
       (.I0(Q[14]),
        .I1(Q[15]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[16]),
        .I4(Q[13]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2 
       (.I0(Q[16]),
        .I1(\gnstage1.q_dly_reg[0][0] ),
        .I2(ENB_dly_D),
        .O(ENB_I));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_11));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_12));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000020)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_13));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000010)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_14));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_18));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_19));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_20));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_21));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axis_tvalid_wr_in_i),
        .Q(\gnstage1.q_dly_reg[0][0] ),
        .R(areset_d1));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[9]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[10]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[11]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[12]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[13]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[14]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[15]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[0]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[1]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[2]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[3]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[4]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[5]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[6]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[7]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[8]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7_84
   (\gnstage1.q_dly_reg[0][0] ,
    Q,
    ENB_I,
    ENB_I_10,
    ENB_I_11,
    ENB_I_12,
    ENB_I_13,
    ENB_I_14,
    ENB_I_15,
    ENB_I_16,
    ENB_I_17,
    ENB_I_18,
    ENB_I_19,
    areset_d1,
    s_axis_tvalid_wr_in_i,
    aclk,
    E,
    sdpo_int,
    D,
    ENB_dly_D);
  output \gnstage1.q_dly_reg[0][0] ;
  output [16:0]Q;
  output ENB_I;
  output ENB_I_10;
  output ENB_I_11;
  output ENB_I_12;
  output ENB_I_13;
  output ENB_I_14;
  output ENB_I_15;
  output ENB_I_16;
  output ENB_I_17;
  output ENB_I_18;
  output ENB_I_19;
  input areset_d1;
  input s_axis_tvalid_wr_in_i;
  input aclk;
  input [0:0]E;
  input [15:0]sdpo_int;
  input [0:0]D;
  input ENB_dly_D;

  wire [0:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4__0_n_0 ;
  wire [0:0]E;
  wire ENB_I;
  wire ENB_I_10;
  wire ENB_I_11;
  wire ENB_I_12;
  wire ENB_I_13;
  wire ENB_I_14;
  wire ENB_I_15;
  wire ENB_I_16;
  wire ENB_I_17;
  wire ENB_I_18;
  wire ENB_I_19;
  wire ENB_dly_D;
  wire [16:0]Q;
  wire aclk;
  wire areset_d1;
  wire \gnstage1.q_dly_reg[0][0] ;
  wire s_axis_tvalid_wr_in_i;
  wire [15:0]sdpo_int;

  LUT3 #(
    .INIT(8'hF4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__2 
       (.I0(Q[12]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4__0_n_0 ),
        .I2(ENB_dly_D),
        .O(ENB_I_14));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000040)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__3 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_15));
  LUT5 #(
    .INIT(32'h00001000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4__0 
       (.I0(Q[14]),
        .I1(Q[15]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[16]),
        .I4(Q[13]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_11));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000020)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_12));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000010)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__12 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_13));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__13 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_16));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_17));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__15 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_18));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__16 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_19));
  LUT3 #(
    .INIT(8'hF4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8 
       (.I0(Q[16]),
        .I1(\gnstage1.q_dly_reg[0][0] ),
        .I2(ENB_dly_D),
        .O(ENB_I));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__9 
       (.I0(Q[13]),
        .I1(Q[16]),
        .I2(\gnstage1.q_dly_reg[0][0] ),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(ENB_dly_D),
        .O(ENB_I_10));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axis_tvalid_wr_in_i),
        .Q(\gnstage1.q_dly_reg[0][0] ),
        .R(areset_d1));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[9]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[10]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[11]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[12]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[13]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[14]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[15]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[0]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[1]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[2]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[3]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[4]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[5]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[6]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[7]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(sdpo_int[8]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized8
   (s_axis_tvalid_wr_in_i,
    E,
    we_int,
    \greg_out.QSPO_reg[15] ,
    Q,
    areset_d1,
    awgen_to_mcpf_tvalid,
    aclk,
    ram_init_done_i,
    \gfwd_mode.areset_d1_reg ,
    tstart_reg);
  output s_axis_tvalid_wr_in_i;
  output [0:0]E;
  output we_int;
  output \greg_out.QSPO_reg[15] ;
  output [13:0]Q;
  input areset_d1;
  input awgen_to_mcpf_tvalid;
  input aclk;
  input ram_init_done_i;
  input [0:0]\gfwd_mode.areset_d1_reg ;
  input [13:0]tstart_reg;

  wire [0:0]E;
  wire [13:0]Q;
  wire aclk;
  wire areset_d1;
  wire awgen_to_mcpf_tvalid;
  wire [0:0]\gfwd_mode.areset_d1_reg ;
  wire \greg_out.QSPO_reg[15] ;
  wire ram_init_done_i;
  wire s_axis_tvalid_wr_in_i;
  wire [13:0]tstart_reg;
  wire we_int;

  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(awgen_to_mcpf_tvalid),
        .Q(s_axis_tvalid_wr_in_i),
        .R(areset_d1));
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[28]_i_1 
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(areset_d1),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(tstart_reg[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(tstart_reg[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(tstart_reg[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(tstart_reg[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(tstart_reg[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(tstart_reg[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(tstart_reg[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(tstart_reg[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(tstart_reg[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(tstart_reg[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(tstart_reg[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(tstart_reg[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(tstart_reg[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(\gfwd_mode.areset_d1_reg ),
        .D(tstart_reg[9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \greg_out.QSPO[15]_i_1__1 
       (.I0(Q[0]),
        .O(\greg_out.QSPO_reg[15] ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_0_i_2__2
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(ram_init_done_i),
        .O(we_int));
endmodule

(* ORIG_REF_NAME = "axic_register_slice" *) 
module design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized9
   (Q,
    ENA_I,
    ENA_I_0,
    ENA_I_1,
    ENA_I_2,
    ENA_I_3,
    ENA_I_4,
    ENA_I_5,
    ENA_I_6,
    ENA_I_7,
    ENA_I_8,
    ENA_I_9,
    areset_d1,
    s_axis_tvalid_wr_in_i,
    aclk,
    E,
    S_PAYLOAD_DATA,
    ENA_dly_D);
  output [27:0]Q;
  output ENA_I;
  output ENA_I_0;
  output ENA_I_1;
  output ENA_I_2;
  output ENA_I_3;
  output ENA_I_4;
  output ENA_I_5;
  output ENA_I_6;
  output ENA_I_7;
  output ENA_I_8;
  output ENA_I_9;
  input areset_d1;
  input s_axis_tvalid_wr_in_i;
  input aclk;
  input [0:0]E;
  input [28:0]S_PAYLOAD_DATA;
  input ENA_dly_D;

  wire [4:4]ADDRA;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3__0_n_0 ;
  wire [0:0]E;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_1;
  wire ENA_I_2;
  wire ENA_I_3;
  wire ENA_I_4;
  wire ENA_I_5;
  wire ENA_I_6;
  wire ENA_I_7;
  wire ENA_I_8;
  wire ENA_I_9;
  wire ENA_dly_D;
  wire [27:0]Q;
  wire [28:0]S_PAYLOAD_DATA;
  wire aclk;
  wire areset_d1;
  wire bram_wr_en;
  wire s_axis_tvalid_wr_in_i;

  LUT3 #(
    .INIT(8'hF4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__2 
       (.I0(Q[24]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3__0_n_0 ),
        .I2(ENA_dly_D),
        .O(ENA_I_4));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000040)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__3 
       (.I0(Q[25]),
        .I1(ADDRA),
        .I2(bram_wr_en),
        .I3(Q[27]),
        .I4(Q[26]),
        .I5(ENA_dly_D),
        .O(ENA_I_5));
  LUT5 #(
    .INIT(32'h00001000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3__0 
       (.I0(Q[26]),
        .I1(Q[27]),
        .I2(bram_wr_en),
        .I3(ADDRA),
        .I4(Q[25]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__10 
       (.I0(Q[25]),
        .I1(ADDRA),
        .I2(bram_wr_en),
        .I3(Q[27]),
        .I4(Q[26]),
        .I5(ENA_dly_D),
        .O(ENA_I_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000020)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__11 
       (.I0(Q[25]),
        .I1(ADDRA),
        .I2(bram_wr_en),
        .I3(Q[27]),
        .I4(Q[26]),
        .I5(ENA_dly_D),
        .O(ENA_I_2));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000010)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__12 
       (.I0(Q[25]),
        .I1(ADDRA),
        .I2(bram_wr_en),
        .I3(Q[27]),
        .I4(Q[26]),
        .I5(ENA_dly_D),
        .O(ENA_I_3));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__13 
       (.I0(Q[25]),
        .I1(ADDRA),
        .I2(bram_wr_en),
        .I3(Q[27]),
        .I4(Q[26]),
        .I5(ENA_dly_D),
        .O(ENA_I_6));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__14 
       (.I0(Q[25]),
        .I1(ADDRA),
        .I2(bram_wr_en),
        .I3(Q[27]),
        .I4(Q[26]),
        .I5(ENA_dly_D),
        .O(ENA_I_7));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__15 
       (.I0(Q[25]),
        .I1(ADDRA),
        .I2(bram_wr_en),
        .I3(Q[27]),
        .I4(Q[26]),
        .I5(ENA_dly_D),
        .O(ENA_I_8));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__16 
       (.I0(Q[25]),
        .I1(ADDRA),
        .I2(bram_wr_en),
        .I3(Q[27]),
        .I4(Q[26]),
        .I5(ENA_dly_D),
        .O(ENA_I_9));
  LUT3 #(
    .INIT(8'hF4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__8 
       (.I0(ADDRA),
        .I1(bram_wr_en),
        .I2(ENA_dly_D),
        .O(ENA_I));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__9 
       (.I0(Q[25]),
        .I1(ADDRA),
        .I2(bram_wr_en),
        .I3(Q[27]),
        .I4(Q[26]),
        .I5(ENA_dly_D),
        .O(ENA_I_0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axis_tvalid_wr_in_i),
        .Q(bram_wr_en),
        .R(areset_d1));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[28]),
        .Q(ADDRA),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gfwd_mode.storage_data1_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(S_PAYLOAD_DATA[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr
   (D,
    ENB_dly_D,
    aclk,
    ENB_I,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gfwd_mode.storage_data1_reg[33] ,
    E,
    m_axi_wvalid_i,
    out);
  output [32:0]D;
  output ENB_dly_D;
  input aclk;
  input ENB_I;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]E;
  input m_axi_wvalid_i;
  input out;

  wire [32:0]D;
  wire [0:0]E;
  wire ENB_I;
  wire ENB_dly_D;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire m_axi_wvalid_i;
  wire out;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.D(D),
        .E(E),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized0
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ENA_dly_D,
    ENB_dly_D,
    D,
    aclk,
    ENA_I,
    ENB_I,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[16] ,
    ENA_I_0,
    ENB_I_1,
    ENA_I_2,
    ENB_I_3,
    ENA_I_4,
    ENB_I_5,
    ENA_I_6,
    ENB_I_7,
    ENA_I_8,
    ENB_I_9,
    ENA_I_10,
    ENB_I_11,
    ENA_I_12,
    ENB_I_13,
    ENA_I_14,
    ENB_I_15,
    ENA_I_16,
    ENB_I_17,
    ENA_I_18,
    ENB_I_19,
    ENA_I_20,
    ENB_I_21,
    \wr_rst_reg_reg[15] ,
    bram_rd_en);
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output ENA_dly_D;
  output ENB_dly_D;
  output [14:0]D;
  input aclk;
  input ENA_I;
  input ENB_I;
  input ram_rstram_b;
  input [29:0]Q;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input ENA_I_0;
  input ENB_I_1;
  input ENA_I_2;
  input ENB_I_3;
  input ENA_I_4;
  input ENB_I_5;
  input ENA_I_6;
  input ENB_I_7;
  input ENA_I_8;
  input ENB_I_9;
  input ENA_I_10;
  input ENB_I_11;
  input ENA_I_12;
  input ENB_I_13;
  input ENA_I_14;
  input ENB_I_15;
  input ENA_I_16;
  input ENB_I_17;
  input ENA_I_18;
  input ENB_I_19;
  input ENA_I_20;
  input ENB_I_21;
  input [0:0]\wr_rst_reg_reg[15] ;
  input bram_rd_en;

  wire [14:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_10;
  wire ENA_I_12;
  wire ENA_I_14;
  wire ENA_I_16;
  wire ENA_I_18;
  wire ENA_I_2;
  wire ENA_I_20;
  wire ENA_I_4;
  wire ENA_I_6;
  wire ENA_I_8;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_I_1;
  wire ENB_I_11;
  wire ENB_I_13;
  wire ENB_I_15;
  wire ENB_I_17;
  wire ENB_I_19;
  wire ENB_I_21;
  wire ENB_I_3;
  wire ENB_I_5;
  wire ENB_I_7;
  wire ENB_I_9;
  wire ENB_dly_D;
  wire [29:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire [8:0]p_2_out;
  wire ram_doutb;
  wire ram_rstram_b;
  wire \ramloop[10].ram.r_n_0 ;
  wire \ramloop[10].ram.r_n_1 ;
  wire \ramloop[10].ram.r_n_2 ;
  wire \ramloop[10].ram.r_n_3 ;
  wire \ramloop[10].ram.r_n_4 ;
  wire \ramloop[10].ram.r_n_5 ;
  wire \ramloop[10].ram.r_n_6 ;
  wire \ramloop[10].ram.r_n_7 ;
  wire \ramloop[10].ram.r_n_8 ;
  wire \ramloop[11].ram.r_n_0 ;
  wire \ramloop[11].ram.r_n_1 ;
  wire \ramloop[11].ram.r_n_2 ;
  wire \ramloop[11].ram.r_n_3 ;
  wire \ramloop[11].ram.r_n_4 ;
  wire \ramloop[11].ram.r_n_5 ;
  wire \ramloop[11].ram.r_n_6 ;
  wire \ramloop[11].ram.r_n_7 ;
  wire \ramloop[11].ram.r_n_8 ;
  wire \ramloop[12].ram.r_n_0 ;
  wire \ramloop[12].ram.r_n_1 ;
  wire \ramloop[12].ram.r_n_2 ;
  wire \ramloop[12].ram.r_n_3 ;
  wire \ramloop[12].ram.r_n_4 ;
  wire \ramloop[12].ram.r_n_5 ;
  wire \ramloop[12].ram.r_n_6 ;
  wire \ramloop[12].ram.r_n_7 ;
  wire \ramloop[12].ram.r_n_8 ;
  wire \ramloop[13].ram.r_n_0 ;
  wire \ramloop[13].ram.r_n_1 ;
  wire \ramloop[13].ram.r_n_2 ;
  wire \ramloop[13].ram.r_n_3 ;
  wire \ramloop[13].ram.r_n_4 ;
  wire \ramloop[13].ram.r_n_5 ;
  wire \ramloop[13].ram.r_n_6 ;
  wire \ramloop[13].ram.r_n_7 ;
  wire \ramloop[13].ram.r_n_8 ;
  wire \ramloop[14].ram.r_n_0 ;
  wire \ramloop[14].ram.r_n_1 ;
  wire \ramloop[14].ram.r_n_2 ;
  wire \ramloop[14].ram.r_n_3 ;
  wire \ramloop[14].ram.r_n_4 ;
  wire \ramloop[14].ram.r_n_5 ;
  wire \ramloop[14].ram.r_n_6 ;
  wire \ramloop[14].ram.r_n_7 ;
  wire \ramloop[14].ram.r_n_8 ;
  wire \ramloop[15].ram.r_n_0 ;
  wire \ramloop[15].ram.r_n_1 ;
  wire \ramloop[15].ram.r_n_2 ;
  wire \ramloop[15].ram.r_n_3 ;
  wire \ramloop[15].ram.r_n_4 ;
  wire \ramloop[15].ram.r_n_5 ;
  wire \ramloop[15].ram.r_n_6 ;
  wire \ramloop[15].ram.r_n_7 ;
  wire \ramloop[15].ram.r_n_8 ;
  wire \ramloop[1].ram.r_n_0 ;
  wire \ramloop[1].ram.r_n_1 ;
  wire \ramloop[2].ram.r_n_0 ;
  wire \ramloop[3].ram.r_n_0 ;
  wire \ramloop[4].ram.r_n_0 ;
  wire \ramloop[4].ram.r_n_1 ;
  wire \ramloop[4].ram.r_n_2 ;
  wire \ramloop[4].ram.r_n_3 ;
  wire \ramloop[5].ram.r_n_0 ;
  wire \ramloop[6].ram.r_n_0 ;
  wire \ramloop[7].ram.r_n_0 ;
  wire \ramloop[8].ram.r_n_0 ;
  wire \ramloop[8].ram.r_n_1 ;
  wire \ramloop[8].ram.r_n_2 ;
  wire \ramloop[8].ram.r_n_3 ;
  wire \ramloop[8].ram.r_n_4 ;
  wire \ramloop[8].ram.r_n_5 ;
  wire \ramloop[8].ram.r_n_6 ;
  wire \ramloop[8].ram.r_n_7 ;
  wire \ramloop[8].ram.r_n_8 ;
  wire \ramloop[8].ram.r_n_9 ;
  wire \ramloop[9].ram.r_n_0 ;
  wire \ramloop[9].ram.r_n_1 ;
  wire \ramloop[9].ram.r_n_2 ;
  wire \ramloop[9].ram.r_n_3 ;
  wire \ramloop[9].ram.r_n_4 ;
  wire \ramloop[9].ram.r_n_5 ;
  wire \ramloop[9].ram.r_n_6 ;
  wire \ramloop[9].ram.r_n_7 ;
  wire \ramloop[9].ram.r_n_8 ;
  wire [0:0]\wr_rst_reg_reg[15] ;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized0 \has_mux_b.B 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ({\ramloop[4].ram.r_n_0 ,\ramloop[4].ram.r_n_1 ,\ramloop[4].ram.r_n_2 ,\ramloop[4].ram.r_n_3 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ({\ramloop[1].ram.r_n_0 ,\ramloop[1].ram.r_n_1 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[11].ram.r_n_0 ,\ramloop[11].ram.r_n_1 ,\ramloop[11].ram.r_n_2 ,\ramloop[11].ram.r_n_3 ,\ramloop[11].ram.r_n_4 ,\ramloop[11].ram.r_n_5 ,\ramloop[11].ram.r_n_6 ,\ramloop[11].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ({\ramloop[8].ram.r_n_0 ,\ramloop[8].ram.r_n_1 ,\ramloop[8].ram.r_n_2 ,\ramloop[8].ram.r_n_3 ,\ramloop[8].ram.r_n_4 ,\ramloop[8].ram.r_n_5 ,\ramloop[8].ram.r_n_6 ,\ramloop[8].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ({\ramloop[10].ram.r_n_0 ,\ramloop[10].ram.r_n_1 ,\ramloop[10].ram.r_n_2 ,\ramloop[10].ram.r_n_3 ,\ramloop[10].ram.r_n_4 ,\ramloop[10].ram.r_n_5 ,\ramloop[10].ram.r_n_6 ,\ramloop[10].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 (\ramloop[11].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 (\ramloop[8].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 (\ramloop[10].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 (\ramloop[13].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 (\ramloop[15].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 (\ramloop[12].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 (\ramloop[14].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 (ram_doutb),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 (\ramloop[2].ram.r_n_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ({\ramloop[13].ram.r_n_0 ,\ramloop[13].ram.r_n_1 ,\ramloop[13].ram.r_n_2 ,\ramloop[13].ram.r_n_3 ,\ramloop[13].ram.r_n_4 ,\ramloop[13].ram.r_n_5 ,\ramloop[13].ram.r_n_6 ,\ramloop[13].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ({\ramloop[15].ram.r_n_0 ,\ramloop[15].ram.r_n_1 ,\ramloop[15].ram.r_n_2 ,\ramloop[15].ram.r_n_3 ,\ramloop[15].ram.r_n_4 ,\ramloop[15].ram.r_n_5 ,\ramloop[15].ram.r_n_6 ,\ramloop[15].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ({\ramloop[12].ram.r_n_0 ,\ramloop[12].ram.r_n_1 ,\ramloop[12].ram.r_n_2 ,\ramloop[12].ram.r_n_3 ,\ramloop[12].ram.r_n_4 ,\ramloop[12].ram.r_n_5 ,\ramloop[12].ram.r_n_6 ,\ramloop[12].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ({\ramloop[14].ram.r_n_0 ,\ramloop[14].ram.r_n_1 ,\ramloop[14].ram.r_n_2 ,\ramloop[14].ram.r_n_3 ,\ramloop[14].ram.r_n_4 ,\ramloop[14].ram.r_n_5 ,\ramloop[14].ram.r_n_6 ,\ramloop[14].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 (\ramloop[3].ram.r_n_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 (\ramloop[5].ram.r_n_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 (\ramloop[6].ram.r_n_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 (\ramloop[7].ram.r_n_0 ),
        .DOBDO({\ramloop[9].ram.r_n_0 ,\ramloop[9].ram.r_n_1 ,\ramloop[9].ram.r_n_2 ,\ramloop[9].ram.r_n_3 ,\ramloop[9].ram.r_n_4 ,\ramloop[9].ram.r_n_5 ,\ramloop[9].ram.r_n_6 ,\ramloop[9].ram.r_n_7 }),
        .DOPBDOP(\ramloop[9].ram.r_n_8 ),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] [15:11]),
        .p_2_out(p_2_out));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized0 \ramloop[0].ram.r 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q({Q[29:15],Q[0]}),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[16] [14:0]),
        .\gstage1.q_dly_reg[0] (ram_doutb),
        .ram_rstram_b(ram_rstram_b));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized10 \ramloop[10].ram.r 
       (.ENA_I_8(ENA_I_8),
        .ENB_I_9(ENB_I_9),
        .Q(Q[26:6]),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[13] ({\ramloop[10].ram.r_n_0 ,\ramloop[10].ram.r_n_1 ,\ramloop[10].ram.r_n_2 ,\ramloop[10].ram.r_n_3 ,\ramloop[10].ram.r_n_4 ,\ramloop[10].ram.r_n_5 ,\ramloop[10].ram.r_n_6 ,\ramloop[10].ram.r_n_7 }),
        .\gstage1.q_dly_reg[14] (\ramloop[10].ram.r_n_8 ),
        .ram_rstram_b(ram_rstram_b));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized11 \ramloop[11].ram.r 
       (.ENA_I_10(ENA_I_10),
        .ENB_I_11(ENB_I_11),
        .Q(Q[26:6]),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[13] ({\ramloop[11].ram.r_n_0 ,\ramloop[11].ram.r_n_1 ,\ramloop[11].ram.r_n_2 ,\ramloop[11].ram.r_n_3 ,\ramloop[11].ram.r_n_4 ,\ramloop[11].ram.r_n_5 ,\ramloop[11].ram.r_n_6 ,\ramloop[11].ram.r_n_7 }),
        .\gstage1.q_dly_reg[14] (\ramloop[11].ram.r_n_8 ),
        .ram_rstram_b(ram_rstram_b));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized12 \ramloop[12].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I_12(ENA_I_12),
        .ENA_dly_D(ENA_dly_D),
        .ENB_I_13(ENB_I_13),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q[26:6]),
        .\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] (\ramloop[8].ram.r_n_9 ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[13] ({\ramloop[12].ram.r_n_0 ,\ramloop[12].ram.r_n_1 ,\ramloop[12].ram.r_n_2 ,\ramloop[12].ram.r_n_3 ,\ramloop[12].ram.r_n_4 ,\ramloop[12].ram.r_n_5 ,\ramloop[12].ram.r_n_6 ,\ramloop[12].ram.r_n_7 }),
        .\gstage1.q_dly_reg[14] (\ramloop[12].ram.r_n_8 ),
        .ram_rstram_b(ram_rstram_b),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] ));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized13 \ramloop[13].ram.r 
       (.ENA_I_14(ENA_I_14),
        .ENB_I_15(ENB_I_15),
        .Q(Q[26:6]),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[13] ({\ramloop[13].ram.r_n_0 ,\ramloop[13].ram.r_n_1 ,\ramloop[13].ram.r_n_2 ,\ramloop[13].ram.r_n_3 ,\ramloop[13].ram.r_n_4 ,\ramloop[13].ram.r_n_5 ,\ramloop[13].ram.r_n_6 ,\ramloop[13].ram.r_n_7 }),
        .\gstage1.q_dly_reg[14] (\ramloop[13].ram.r_n_8 ),
        .ram_rstram_b(ram_rstram_b));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized14 \ramloop[14].ram.r 
       (.ENA_I_16(ENA_I_16),
        .ENB_I_17(ENB_I_17),
        .Q(Q[26:6]),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[13] ({\ramloop[14].ram.r_n_0 ,\ramloop[14].ram.r_n_1 ,\ramloop[14].ram.r_n_2 ,\ramloop[14].ram.r_n_3 ,\ramloop[14].ram.r_n_4 ,\ramloop[14].ram.r_n_5 ,\ramloop[14].ram.r_n_6 ,\ramloop[14].ram.r_n_7 }),
        .\gstage1.q_dly_reg[14] (\ramloop[14].ram.r_n_8 ),
        .ram_rstram_b(ram_rstram_b));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized15 \ramloop[15].ram.r 
       (.ENA_I_18(ENA_I_18),
        .ENB_I_19(ENB_I_19),
        .Q(Q[26:6]),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[13] ({\ramloop[15].ram.r_n_0 ,\ramloop[15].ram.r_n_1 ,\ramloop[15].ram.r_n_2 ,\ramloop[15].ram.r_n_3 ,\ramloop[15].ram.r_n_4 ,\ramloop[15].ram.r_n_5 ,\ramloop[15].ram.r_n_6 ,\ramloop[15].ram.r_n_7 }),
        .\gstage1.q_dly_reg[14] (\ramloop[15].ram.r_n_8 ),
        .ram_rstram_b(ram_rstram_b));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized16 \ramloop[16].ram.r 
       (.ENA_I_20(ENA_I_20),
        .ENB_I_21(ENB_I_21),
        .Q(Q[25:6]),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[11] (\gfwd_mode.storage_data1_reg[16] [10:0]),
        .p_2_out(p_2_out),
        .ram_rstram_b(ram_rstram_b));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized1 \ramloop[1].ram.r 
       (.ENA_I_0(ENA_I_0),
        .ENB_I_1(ENB_I_1),
        .Q({Q[27:15],Q[1:0]}),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[13] (\gfwd_mode.storage_data1_reg[16] [12:0]),
        .\gstage1.q_dly_reg[1] ({\ramloop[1].ram.r_n_0 ,\ramloop[1].ram.r_n_1 }),
        .ram_rstram_b(ram_rstram_b));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized2 \ramloop[2].ram.r 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q({Q[29:15],Q[1]}),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[16] [14:0]),
        .\gstage1.q_dly_reg[1] (\ramloop[2].ram.r_n_0 ),
        .ram_rstram_b(ram_rstram_b));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized3 \ramloop[3].ram.r 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q({Q[29:15],Q[2]}),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[16] [14:0]),
        .\gstage1.q_dly_reg[2] (\ramloop[3].ram.r_n_0 ),
        .ram_rstram_b(ram_rstram_b));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized4 \ramloop[4].ram.r 
       (.ENA_I_2(ENA_I_2),
        .ENB_I_3(ENB_I_3),
        .Q({Q[26:15],Q[5:2]}),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[5] ({\ramloop[4].ram.r_n_0 ,\ramloop[4].ram.r_n_1 ,\ramloop[4].ram.r_n_2 ,\ramloop[4].ram.r_n_3 }),
        .ram_rstram_b(ram_rstram_b));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized5 \ramloop[5].ram.r 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q({Q[29:15],Q[3]}),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[16] [14:0]),
        .\gstage1.q_dly_reg[3] (\ramloop[5].ram.r_n_0 ),
        .ram_rstram_b(ram_rstram_b));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized6 \ramloop[6].ram.r 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q({Q[29:15],Q[4]}),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[16] [14:0]),
        .\gstage1.q_dly_reg[4] (\ramloop[6].ram.r_n_0 ),
        .ram_rstram_b(ram_rstram_b));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized7 \ramloop[7].ram.r 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q({Q[29:15],Q[5]}),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[16] [14:0]),
        .\gstage1.q_dly_reg[5] (\ramloop[7].ram.r_n_0 ),
        .ram_rstram_b(ram_rstram_b));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized8 \ramloop[8].ram.r 
       (.ENA_I_4(ENA_I_4),
        .ENB_I_5(ENB_I_5),
        .Q(Q[26:6]),
        .\SAFETY_CKT_GEN.POR_A_reg (\ramloop[8].ram.r_n_9 ),
        .\SAFETY_CKT_GEN.POR_A_reg_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[13] ({\ramloop[8].ram.r_n_0 ,\ramloop[8].ram.r_n_1 ,\ramloop[8].ram.r_n_2 ,\ramloop[8].ram.r_n_3 ,\ramloop[8].ram.r_n_4 ,\ramloop[8].ram.r_n_5 ,\ramloop[8].ram.r_n_6 ,\ramloop[8].ram.r_n_7 }),
        .\gstage1.q_dly_reg[14] (\ramloop[8].ram.r_n_8 ),
        .ram_rstram_b(ram_rstram_b));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized9 \ramloop[9].ram.r 
       (.DOBDO({\ramloop[9].ram.r_n_0 ,\ramloop[9].ram.r_n_1 ,\ramloop[9].ram.r_n_2 ,\ramloop[9].ram.r_n_3 ,\ramloop[9].ram.r_n_4 ,\ramloop[9].ram.r_n_5 ,\ramloop[9].ram.r_n_6 ,\ramloop[9].ram.r_n_7 }),
        .DOPBDOP(\ramloop[9].ram.r_n_8 ),
        .ENA_I_6(ENA_I_6),
        .ENB_I_7(ENB_I_7),
        .Q(Q[26:6]),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized1
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ENA_dly_D,
    ENB_dly_D,
    D,
    aclk,
    ENA_I,
    ENB_I,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[16] ,
    ENA_I_0,
    ENB_I_1,
    ENA_I_2,
    ENB_I_3,
    ENA_I_4,
    ENB_I_5,
    ENA_I_6,
    ENB_I_7,
    ENA_I_8,
    ENB_I_9,
    ENA_I_10,
    ENB_I_11,
    ENA_I_12,
    ENB_I_13,
    ENA_I_14,
    ENB_I_15,
    ENA_I_16,
    ENB_I_17,
    ENA_I_18,
    ENB_I_19,
    \wr_rst_reg_reg[15] ,
    bram_rd_en);
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output ENA_dly_D;
  output ENB_dly_D;
  output [12:0]D;
  input aclk;
  input ENA_I;
  input ENB_I;
  input ram_rstram_b_2;
  input [27:0]Q;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input ENA_I_0;
  input ENB_I_1;
  input ENA_I_2;
  input ENB_I_3;
  input ENA_I_4;
  input ENB_I_5;
  input ENA_I_6;
  input ENB_I_7;
  input ENA_I_8;
  input ENB_I_9;
  input ENA_I_10;
  input ENB_I_11;
  input ENA_I_12;
  input ENB_I_13;
  input ENA_I_14;
  input ENB_I_15;
  input ENA_I_16;
  input ENB_I_17;
  input ENA_I_18;
  input ENB_I_19;
  input [0:0]\wr_rst_reg_reg[15] ;
  input bram_rd_en;

  wire [12:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_10;
  wire ENA_I_12;
  wire ENA_I_14;
  wire ENA_I_16;
  wire ENA_I_18;
  wire ENA_I_2;
  wire ENA_I_4;
  wire ENA_I_6;
  wire ENA_I_8;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_I_1;
  wire ENB_I_11;
  wire ENB_I_13;
  wire ENB_I_15;
  wire ENB_I_17;
  wire ENB_I_19;
  wire ENB_I_3;
  wire ENB_I_5;
  wire ENB_I_7;
  wire ENB_I_9;
  wire ENB_dly_D;
  wire [27:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire ram_doutb;
  wire ram_rstram_b_2;
  wire \ramloop[10].ram.r_n_0 ;
  wire \ramloop[10].ram.r_n_1 ;
  wire \ramloop[10].ram.r_n_2 ;
  wire \ramloop[10].ram.r_n_3 ;
  wire \ramloop[10].ram.r_n_4 ;
  wire \ramloop[10].ram.r_n_5 ;
  wire \ramloop[10].ram.r_n_6 ;
  wire \ramloop[10].ram.r_n_7 ;
  wire \ramloop[10].ram.r_n_8 ;
  wire \ramloop[11].ram.r_n_0 ;
  wire \ramloop[11].ram.r_n_1 ;
  wire \ramloop[11].ram.r_n_2 ;
  wire \ramloop[11].ram.r_n_3 ;
  wire \ramloop[11].ram.r_n_4 ;
  wire \ramloop[11].ram.r_n_5 ;
  wire \ramloop[11].ram.r_n_6 ;
  wire \ramloop[11].ram.r_n_7 ;
  wire \ramloop[11].ram.r_n_8 ;
  wire \ramloop[12].ram.r_n_0 ;
  wire \ramloop[12].ram.r_n_1 ;
  wire \ramloop[12].ram.r_n_2 ;
  wire \ramloop[12].ram.r_n_3 ;
  wire \ramloop[12].ram.r_n_4 ;
  wire \ramloop[12].ram.r_n_5 ;
  wire \ramloop[12].ram.r_n_6 ;
  wire \ramloop[12].ram.r_n_7 ;
  wire \ramloop[12].ram.r_n_8 ;
  wire \ramloop[13].ram.r_n_0 ;
  wire \ramloop[13].ram.r_n_1 ;
  wire \ramloop[13].ram.r_n_2 ;
  wire \ramloop[13].ram.r_n_3 ;
  wire \ramloop[13].ram.r_n_4 ;
  wire \ramloop[13].ram.r_n_5 ;
  wire \ramloop[13].ram.r_n_6 ;
  wire \ramloop[13].ram.r_n_7 ;
  wire \ramloop[13].ram.r_n_8 ;
  wire \ramloop[1].ram.r_n_0 ;
  wire \ramloop[1].ram.r_n_1 ;
  wire \ramloop[1].ram.r_n_2 ;
  wire \ramloop[1].ram.r_n_3 ;
  wire \ramloop[2].ram.r_n_0 ;
  wire \ramloop[3].ram.r_n_0 ;
  wire \ramloop[4].ram.r_n_0 ;
  wire \ramloop[5].ram.r_n_0 ;
  wire \ramloop[5].ram.r_n_1 ;
  wire \ramloop[5].ram.r_n_2 ;
  wire \ramloop[5].ram.r_n_3 ;
  wire \ramloop[5].ram.r_n_4 ;
  wire \ramloop[5].ram.r_n_5 ;
  wire \ramloop[5].ram.r_n_6 ;
  wire \ramloop[5].ram.r_n_7 ;
  wire \ramloop[5].ram.r_n_8 ;
  wire \ramloop[5].ram.r_n_9 ;
  wire \ramloop[6].ram.r_n_0 ;
  wire \ramloop[6].ram.r_n_1 ;
  wire \ramloop[6].ram.r_n_2 ;
  wire \ramloop[6].ram.r_n_3 ;
  wire \ramloop[6].ram.r_n_4 ;
  wire \ramloop[6].ram.r_n_5 ;
  wire \ramloop[6].ram.r_n_6 ;
  wire \ramloop[6].ram.r_n_7 ;
  wire \ramloop[6].ram.r_n_8 ;
  wire \ramloop[7].ram.r_n_0 ;
  wire \ramloop[7].ram.r_n_1 ;
  wire \ramloop[7].ram.r_n_2 ;
  wire \ramloop[7].ram.r_n_3 ;
  wire \ramloop[7].ram.r_n_4 ;
  wire \ramloop[7].ram.r_n_5 ;
  wire \ramloop[7].ram.r_n_6 ;
  wire \ramloop[7].ram.r_n_7 ;
  wire \ramloop[7].ram.r_n_8 ;
  wire \ramloop[8].ram.r_n_0 ;
  wire \ramloop[8].ram.r_n_1 ;
  wire \ramloop[8].ram.r_n_2 ;
  wire \ramloop[8].ram.r_n_3 ;
  wire \ramloop[8].ram.r_n_4 ;
  wire \ramloop[8].ram.r_n_5 ;
  wire \ramloop[8].ram.r_n_6 ;
  wire \ramloop[8].ram.r_n_7 ;
  wire \ramloop[8].ram.r_n_8 ;
  wire \ramloop[9].ram.r_n_0 ;
  wire \ramloop[9].ram.r_n_1 ;
  wire \ramloop[9].ram.r_n_2 ;
  wire \ramloop[9].ram.r_n_3 ;
  wire \ramloop[9].ram.r_n_4 ;
  wire \ramloop[9].ram.r_n_5 ;
  wire \ramloop[9].ram.r_n_6 ;
  wire \ramloop[9].ram.r_n_7 ;
  wire \ramloop[9].ram.r_n_8 ;
  wire [0:0]\wr_rst_reg_reg[15] ;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized2 \has_mux_b.B 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ({\ramloop[1].ram.r_n_0 ,\ramloop[1].ram.r_n_1 ,\ramloop[1].ram.r_n_2 ,\ramloop[1].ram.r_n_3 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[6].ram.r_n_0 ,\ramloop[6].ram.r_n_1 ,\ramloop[6].ram.r_n_2 ,\ramloop[6].ram.r_n_3 ,\ramloop[6].ram.r_n_4 ,\ramloop[6].ram.r_n_5 ,\ramloop[6].ram.r_n_6 ,\ramloop[6].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ({\ramloop[8].ram.r_n_0 ,\ramloop[8].ram.r_n_1 ,\ramloop[8].ram.r_n_2 ,\ramloop[8].ram.r_n_3 ,\ramloop[8].ram.r_n_4 ,\ramloop[8].ram.r_n_5 ,\ramloop[8].ram.r_n_6 ,\ramloop[8].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ({\ramloop[5].ram.r_n_0 ,\ramloop[5].ram.r_n_1 ,\ramloop[5].ram.r_n_2 ,\ramloop[5].ram.r_n_3 ,\ramloop[5].ram.r_n_4 ,\ramloop[5].ram.r_n_5 ,\ramloop[5].ram.r_n_6 ,\ramloop[5].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 (\ramloop[4].ram.r_n_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 (\ramloop[6].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 (\ramloop[8].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 (\ramloop[5].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 (\ramloop[7].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 (\ramloop[10].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 (\ramloop[12].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 (\ramloop[9].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 (\ramloop[11].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ({\ramloop[7].ram.r_n_0 ,\ramloop[7].ram.r_n_1 ,\ramloop[7].ram.r_n_2 ,\ramloop[7].ram.r_n_3 ,\ramloop[7].ram.r_n_4 ,\ramloop[7].ram.r_n_5 ,\ramloop[7].ram.r_n_6 ,\ramloop[7].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ({\ramloop[10].ram.r_n_0 ,\ramloop[10].ram.r_n_1 ,\ramloop[10].ram.r_n_2 ,\ramloop[10].ram.r_n_3 ,\ramloop[10].ram.r_n_4 ,\ramloop[10].ram.r_n_5 ,\ramloop[10].ram.r_n_6 ,\ramloop[10].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ({\ramloop[12].ram.r_n_0 ,\ramloop[12].ram.r_n_1 ,\ramloop[12].ram.r_n_2 ,\ramloop[12].ram.r_n_3 ,\ramloop[12].ram.r_n_4 ,\ramloop[12].ram.r_n_5 ,\ramloop[12].ram.r_n_6 ,\ramloop[12].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ({\ramloop[9].ram.r_n_0 ,\ramloop[9].ram.r_n_1 ,\ramloop[9].ram.r_n_2 ,\ramloop[9].ram.r_n_3 ,\ramloop[9].ram.r_n_4 ,\ramloop[9].ram.r_n_5 ,\ramloop[9].ram.r_n_6 ,\ramloop[9].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ({\ramloop[11].ram.r_n_0 ,\ramloop[11].ram.r_n_1 ,\ramloop[11].ram.r_n_2 ,\ramloop[11].ram.r_n_3 ,\ramloop[11].ram.r_n_4 ,\ramloop[11].ram.r_n_5 ,\ramloop[11].ram.r_n_6 ,\ramloop[11].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 (ram_doutb),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 (\ramloop[2].ram.r_n_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 (\ramloop[3].ram.r_n_0 ),
        .DOBDO({\ramloop[13].ram.r_n_0 ,\ramloop[13].ram.r_n_1 ,\ramloop[13].ram.r_n_2 ,\ramloop[13].ram.r_n_3 ,\ramloop[13].ram.r_n_4 ,\ramloop[13].ram.r_n_5 ,\ramloop[13].ram.r_n_6 ,\ramloop[13].ram.r_n_7 }),
        .DOPBDOP(\ramloop[13].ram.r_n_8 ),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] [15:11]));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized17 \ramloop[0].ram.r 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q({Q[27:13],Q[0]}),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[16] [14:0]),
        .\gstage1.q_dly_reg[0] (ram_doutb),
        .ram_rstram_b_2(ram_rstram_b_2));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized27 \ramloop[10].ram.r 
       (.ENA_I_12(ENA_I_12),
        .ENB_I_13(ENB_I_13),
        .Q(Q[24:4]),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[11] ({\ramloop[10].ram.r_n_0 ,\ramloop[10].ram.r_n_1 ,\ramloop[10].ram.r_n_2 ,\ramloop[10].ram.r_n_3 ,\ramloop[10].ram.r_n_4 ,\ramloop[10].ram.r_n_5 ,\ramloop[10].ram.r_n_6 ,\ramloop[10].ram.r_n_7 }),
        .\gstage1.q_dly_reg[12] (\ramloop[10].ram.r_n_8 ),
        .ram_rstram_b_2(ram_rstram_b_2));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized28 \ramloop[11].ram.r 
       (.ENA_I_14(ENA_I_14),
        .ENB_I_15(ENB_I_15),
        .Q(Q[24:4]),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[11] ({\ramloop[11].ram.r_n_0 ,\ramloop[11].ram.r_n_1 ,\ramloop[11].ram.r_n_2 ,\ramloop[11].ram.r_n_3 ,\ramloop[11].ram.r_n_4 ,\ramloop[11].ram.r_n_5 ,\ramloop[11].ram.r_n_6 ,\ramloop[11].ram.r_n_7 }),
        .\gstage1.q_dly_reg[12] (\ramloop[11].ram.r_n_8 ),
        .ram_rstram_b_2(ram_rstram_b_2));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized29 \ramloop[12].ram.r 
       (.ENA_I_16(ENA_I_16),
        .ENB_I_17(ENB_I_17),
        .Q(Q[24:4]),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[11] ({\ramloop[12].ram.r_n_0 ,\ramloop[12].ram.r_n_1 ,\ramloop[12].ram.r_n_2 ,\ramloop[12].ram.r_n_3 ,\ramloop[12].ram.r_n_4 ,\ramloop[12].ram.r_n_5 ,\ramloop[12].ram.r_n_6 ,\ramloop[12].ram.r_n_7 }),
        .\gstage1.q_dly_reg[12] (\ramloop[12].ram.r_n_8 ),
        .ram_rstram_b_2(ram_rstram_b_2));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized30 \ramloop[13].ram.r 
       (.DOBDO({\ramloop[13].ram.r_n_0 ,\ramloop[13].ram.r_n_1 ,\ramloop[13].ram.r_n_2 ,\ramloop[13].ram.r_n_3 ,\ramloop[13].ram.r_n_4 ,\ramloop[13].ram.r_n_5 ,\ramloop[13].ram.r_n_6 ,\ramloop[13].ram.r_n_7 }),
        .DOPBDOP(\ramloop[13].ram.r_n_8 ),
        .ENA_I_18(ENA_I_18),
        .ENB_I_19(ENB_I_19),
        .Q(Q[23:4]),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[11] (\gfwd_mode.storage_data1_reg[16] [10:0]),
        .ram_rstram_b_2(ram_rstram_b_2));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized18 \ramloop[1].ram.r 
       (.ENA_I_0(ENA_I_0),
        .ENB_I_1(ENB_I_1),
        .Q({Q[24:13],Q[3:0]}),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[3] ({\ramloop[1].ram.r_n_0 ,\ramloop[1].ram.r_n_1 ,\ramloop[1].ram.r_n_2 ,\ramloop[1].ram.r_n_3 }),
        .ram_rstram_b_2(ram_rstram_b_2));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized19 \ramloop[2].ram.r 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q({Q[27:13],Q[1]}),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[16] [14:0]),
        .\gstage1.q_dly_reg[1] (\ramloop[2].ram.r_n_0 ),
        .ram_rstram_b_2(ram_rstram_b_2));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized20 \ramloop[3].ram.r 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q({Q[27:13],Q[2]}),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[16] [14:0]),
        .\gstage1.q_dly_reg[2] (\ramloop[3].ram.r_n_0 ),
        .ram_rstram_b_2(ram_rstram_b_2));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized21 \ramloop[4].ram.r 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q({Q[27:13],Q[3]}),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[16] [14:0]),
        .\gstage1.q_dly_reg[3] (\ramloop[4].ram.r_n_0 ),
        .ram_rstram_b_2(ram_rstram_b_2));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized22 \ramloop[5].ram.r 
       (.ENA_I_2(ENA_I_2),
        .ENB_I_3(ENB_I_3),
        .Q(Q[24:4]),
        .\SAFETY_CKT_GEN.POR_A_reg (\ramloop[5].ram.r_n_9 ),
        .\SAFETY_CKT_GEN.POR_A_reg_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[11] ({\ramloop[5].ram.r_n_0 ,\ramloop[5].ram.r_n_1 ,\ramloop[5].ram.r_n_2 ,\ramloop[5].ram.r_n_3 ,\ramloop[5].ram.r_n_4 ,\ramloop[5].ram.r_n_5 ,\ramloop[5].ram.r_n_6 ,\ramloop[5].ram.r_n_7 }),
        .\gstage1.q_dly_reg[12] (\ramloop[5].ram.r_n_8 ),
        .ram_rstram_b_2(ram_rstram_b_2));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized23 \ramloop[6].ram.r 
       (.ENA_I_4(ENA_I_4),
        .ENB_I_5(ENB_I_5),
        .Q(Q[24:4]),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[11] ({\ramloop[6].ram.r_n_0 ,\ramloop[6].ram.r_n_1 ,\ramloop[6].ram.r_n_2 ,\ramloop[6].ram.r_n_3 ,\ramloop[6].ram.r_n_4 ,\ramloop[6].ram.r_n_5 ,\ramloop[6].ram.r_n_6 ,\ramloop[6].ram.r_n_7 }),
        .\gstage1.q_dly_reg[12] (\ramloop[6].ram.r_n_8 ),
        .ram_rstram_b_2(ram_rstram_b_2));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized24 \ramloop[7].ram.r 
       (.ENA_I_6(ENA_I_6),
        .ENB_I_7(ENB_I_7),
        .Q(Q[24:4]),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[11] ({\ramloop[7].ram.r_n_0 ,\ramloop[7].ram.r_n_1 ,\ramloop[7].ram.r_n_2 ,\ramloop[7].ram.r_n_3 ,\ramloop[7].ram.r_n_4 ,\ramloop[7].ram.r_n_5 ,\ramloop[7].ram.r_n_6 ,\ramloop[7].ram.r_n_7 }),
        .\gstage1.q_dly_reg[12] (\ramloop[7].ram.r_n_8 ),
        .ram_rstram_b_2(ram_rstram_b_2));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized25 \ramloop[8].ram.r 
       (.ENA_I_8(ENA_I_8),
        .ENB_I_9(ENB_I_9),
        .Q(Q[24:4]),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[11] ({\ramloop[8].ram.r_n_0 ,\ramloop[8].ram.r_n_1 ,\ramloop[8].ram.r_n_2 ,\ramloop[8].ram.r_n_3 ,\ramloop[8].ram.r_n_4 ,\ramloop[8].ram.r_n_5 ,\ramloop[8].ram.r_n_6 ,\ramloop[8].ram.r_n_7 }),
        .\gstage1.q_dly_reg[12] (\ramloop[8].ram.r_n_8 ),
        .ram_rstram_b_2(ram_rstram_b_2));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized26 \ramloop[9].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I_10(ENA_I_10),
        .ENA_dly_D(ENA_dly_D),
        .ENB_I_11(ENB_I_11),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q[24:4]),
        .\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] (\ramloop[5].ram.r_n_9 ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[16] [11:0]),
        .\gstage1.q_dly_reg[11] ({\ramloop[9].ram.r_n_0 ,\ramloop[9].ram.r_n_1 ,\ramloop[9].ram.r_n_2 ,\ramloop[9].ram.r_n_3 ,\ramloop[9].ram.r_n_4 ,\ramloop[9].ram.r_n_5 ,\ramloop[9].ram.r_n_6 ,\ramloop[9].ram.r_n_7 }),
        .\gstage1.q_dly_reg[12] (\ramloop[9].ram.r_n_8 ),
        .ram_rstram_b_2(ram_rstram_b_2),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized2
   (D,
    ENB_dly_D,
    aclk,
    ENB_I,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    DIN,
    WEBWE,
    out,
    mcpf_to_argen_tvalid);
  output [13:0]D;
  output ENB_dly_D;
  input aclk;
  input ENB_I;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [14:0]DIN;
  input [0:0]WEBWE;
  input out;
  input mcpf_to_argen_tvalid;

  wire [13:0]D;
  wire [14:0]DIN;
  wire ENB_I;
  wire ENB_dly_D;
  wire [0:0]WEBWE;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire mcpf_to_argen_tvalid;
  wire out;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized31 \ramloop[0].ram.r 
       (.D(D),
        .DIN(DIN),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .WEBWE(WEBWE),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(out));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized0
   (D,
    bram_rd_en,
    \gfwd_mode.storage_data1_reg[16] ,
    aclk,
    p_2_out,
    DOBDO,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 ,
    DOPBDOP,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 );
  output [14:0]D;
  input bram_rd_en;
  input [4:0]\gfwd_mode.storage_data1_reg[16] ;
  input aclk;
  input [8:0]p_2_out;
  input [7:0]DOBDO;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 ;
  input [0:0]DOPBDOP;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 ;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 ;

  wire [14:0]D;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 ;
  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire aclk;
  wire bram_rd_en;
  wire [4:0]\gfwd_mode.storage_data1_reg[16] ;
  wire \gstage1.q_dly[10]_i_2_n_0 ;
  wire \gstage1.q_dly[10]_i_3_n_0 ;
  wire \gstage1.q_dly[11]_i_2_n_0 ;
  wire \gstage1.q_dly[11]_i_3_n_0 ;
  wire \gstage1.q_dly[12]_i_2_n_0 ;
  wire \gstage1.q_dly[12]_i_3_n_0 ;
  wire \gstage1.q_dly[13]_i_2_n_0 ;
  wire \gstage1.q_dly[13]_i_3_n_0 ;
  wire \gstage1.q_dly[14]_i_2_n_0 ;
  wire \gstage1.q_dly[14]_i_3_n_0 ;
  wire \gstage1.q_dly[14]_i_4_n_0 ;
  wire \gstage1.q_dly[6]_i_2_n_0 ;
  wire \gstage1.q_dly[6]_i_3_n_0 ;
  wire \gstage1.q_dly[7]_i_2_n_0 ;
  wire \gstage1.q_dly[7]_i_3_n_0 ;
  wire \gstage1.q_dly[8]_i_2_n_0 ;
  wire \gstage1.q_dly[8]_i_3_n_0 ;
  wire \gstage1.q_dly[9]_i_2_n_0 ;
  wire \gstage1.q_dly[9]_i_3_n_0 ;
  wire [8:0]p_2_out;
  wire [4:0]sel_pipe;

  LUT5 #(
    .INIT(32'h04FF0400)) 
    \gstage1.q_dly[0]_i_1 
       (.I0(sel_pipe[3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 [0]),
        .I2(sel_pipe[2]),
        .I3(sel_pipe[4]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[10]_i_1 
       (.I0(\gstage1.q_dly[10]_i_2_n_0 ),
        .I1(\gstage1.q_dly[14]_i_3_n_0 ),
        .I2(p_2_out[4]),
        .I3(\gstage1.q_dly[10]_i_3_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[10]_i_2 
       (.I0(DOBDO[4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [4]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [4]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [4]),
        .O(\gstage1.q_dly[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[10]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [4]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [4]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [4]),
        .O(\gstage1.q_dly[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[11]_i_1 
       (.I0(\gstage1.q_dly[11]_i_2_n_0 ),
        .I1(\gstage1.q_dly[14]_i_3_n_0 ),
        .I2(p_2_out[5]),
        .I3(\gstage1.q_dly[11]_i_3_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[11]_i_2 
       (.I0(DOBDO[5]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [5]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [5]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [5]),
        .O(\gstage1.q_dly[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[11]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [5]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [5]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [5]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [5]),
        .O(\gstage1.q_dly[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[12]_i_1 
       (.I0(\gstage1.q_dly[12]_i_2_n_0 ),
        .I1(\gstage1.q_dly[14]_i_3_n_0 ),
        .I2(p_2_out[6]),
        .I3(\gstage1.q_dly[12]_i_3_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[12]_i_2 
       (.I0(DOBDO[6]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [6]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [6]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [6]),
        .O(\gstage1.q_dly[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[12]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [6]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [6]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [6]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [6]),
        .O(\gstage1.q_dly[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[13]_i_1 
       (.I0(\gstage1.q_dly[13]_i_2_n_0 ),
        .I1(\gstage1.q_dly[14]_i_3_n_0 ),
        .I2(p_2_out[7]),
        .I3(\gstage1.q_dly[13]_i_3_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[13]_i_2 
       (.I0(DOBDO[7]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [7]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [7]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [7]),
        .O(\gstage1.q_dly[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[13]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [7]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [7]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [7]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [7]),
        .O(\gstage1.q_dly[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[14]_i_1 
       (.I0(\gstage1.q_dly[14]_i_2_n_0 ),
        .I1(\gstage1.q_dly[14]_i_3_n_0 ),
        .I2(p_2_out[8]),
        .I3(\gstage1.q_dly[14]_i_4_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[14]_i_2 
       (.I0(DOPBDOP),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 ),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 ),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 ),
        .O(\gstage1.q_dly[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \gstage1.q_dly[14]_i_3 
       (.I0(sel_pipe[2]),
        .I1(sel_pipe[1]),
        .I2(sel_pipe[4]),
        .I3(sel_pipe[3]),
        .I4(sel_pipe[0]),
        .O(\gstage1.q_dly[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[14]_i_4 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 ),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 ),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 ),
        .O(\gstage1.q_dly[14]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \gstage1.q_dly[1]_i_1 
       (.I0(sel_pipe[3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 [1]),
        .I2(sel_pipe[2]),
        .I3(sel_pipe[4]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \gstage1.q_dly[2]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram [0]),
        .I1(sel_pipe[3]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(sel_pipe[4]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \gstage1.q_dly[3]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram [1]),
        .I1(sel_pipe[3]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(sel_pipe[4]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \gstage1.q_dly[4]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram [2]),
        .I1(sel_pipe[3]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(sel_pipe[4]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \gstage1.q_dly[5]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram [3]),
        .I1(sel_pipe[3]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(sel_pipe[4]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[6]_i_1 
       (.I0(\gstage1.q_dly[6]_i_2_n_0 ),
        .I1(\gstage1.q_dly[14]_i_3_n_0 ),
        .I2(p_2_out[0]),
        .I3(\gstage1.q_dly[6]_i_3_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[6]_i_2 
       (.I0(DOBDO[0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [0]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [0]),
        .O(\gstage1.q_dly[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[6]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [0]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [0]),
        .O(\gstage1.q_dly[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[7]_i_1 
       (.I0(\gstage1.q_dly[7]_i_2_n_0 ),
        .I1(\gstage1.q_dly[14]_i_3_n_0 ),
        .I2(p_2_out[1]),
        .I3(\gstage1.q_dly[7]_i_3_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[7]_i_2 
       (.I0(DOBDO[1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [1]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [1]),
        .O(\gstage1.q_dly[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[7]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [1]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [1]),
        .O(\gstage1.q_dly[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[8]_i_1 
       (.I0(\gstage1.q_dly[8]_i_2_n_0 ),
        .I1(\gstage1.q_dly[14]_i_3_n_0 ),
        .I2(p_2_out[2]),
        .I3(\gstage1.q_dly[8]_i_3_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[8]_i_2 
       (.I0(DOBDO[2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [2]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [2]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [2]),
        .O(\gstage1.q_dly[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[8]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [2]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [2]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [2]),
        .O(\gstage1.q_dly[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[9]_i_1 
       (.I0(\gstage1.q_dly[9]_i_2_n_0 ),
        .I1(\gstage1.q_dly[14]_i_3_n_0 ),
        .I2(p_2_out[3]),
        .I3(\gstage1.q_dly[9]_i_3_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[9]_i_2 
       (.I0(DOBDO[3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [3]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [3]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [3]),
        .O(\gstage1.q_dly[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[9]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [3]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [3]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [3]),
        .O(\gstage1.q_dly[9]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(\gfwd_mode.storage_data1_reg[16] [0]),
        .Q(sel_pipe[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(\gfwd_mode.storage_data1_reg[16] [1]),
        .Q(sel_pipe[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(\gfwd_mode.storage_data1_reg[16] [2]),
        .Q(sel_pipe[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[3] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(\gfwd_mode.storage_data1_reg[16] [3]),
        .Q(sel_pipe[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(\gfwd_mode.storage_data1_reg[16] [4]),
        .Q(sel_pipe[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized2
   (D,
    bram_rd_en,
    \gfwd_mode.storage_data1_reg[16] ,
    aclk,
    DOBDO,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 ,
    DOPBDOP,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 );
  output [12:0]D;
  input bram_rd_en;
  input [4:0]\gfwd_mode.storage_data1_reg[16] ;
  input aclk;
  input [7:0]DOBDO;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ;
  input [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 ;
  input [0:0]DOPBDOP;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 ;

  wire [12:0]D;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 ;
  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire aclk;
  wire bram_rd_en;
  wire [4:0]\gfwd_mode.storage_data1_reg[16] ;
  wire \gstage1.q_dly[10]_i_2_n_0 ;
  wire \gstage1.q_dly[10]_i_3_n_0 ;
  wire \gstage1.q_dly[11]_i_2_n_0 ;
  wire \gstage1.q_dly[11]_i_3_n_0 ;
  wire \gstage1.q_dly[12]_i_2_n_0 ;
  wire \gstage1.q_dly[12]_i_3_n_0 ;
  wire \gstage1.q_dly[12]_i_4_n_0 ;
  wire \gstage1.q_dly[4]_i_2_n_0 ;
  wire \gstage1.q_dly[4]_i_3_n_0 ;
  wire \gstage1.q_dly[5]_i_2_n_0 ;
  wire \gstage1.q_dly[5]_i_3_n_0 ;
  wire \gstage1.q_dly[6]_i_2_n_0 ;
  wire \gstage1.q_dly[6]_i_3_n_0 ;
  wire \gstage1.q_dly[7]_i_2_n_0 ;
  wire \gstage1.q_dly[7]_i_3_n_0 ;
  wire \gstage1.q_dly[8]_i_2_n_0 ;
  wire \gstage1.q_dly[8]_i_3_n_0 ;
  wire \gstage1.q_dly[9]_i_2_n_0 ;
  wire \gstage1.q_dly[9]_i_3_n_0 ;
  wire [4:0]sel_pipe;

  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \gstage1.q_dly[0]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram [0]),
        .I1(sel_pipe[3]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(sel_pipe[4]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[10]_i_1 
       (.I0(\gstage1.q_dly[10]_i_2_n_0 ),
        .I1(\gstage1.q_dly[12]_i_3_n_0 ),
        .I2(DOBDO[6]),
        .I3(\gstage1.q_dly[10]_i_3_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[10]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [6]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [6]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [6]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [6]),
        .O(\gstage1.q_dly[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[10]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [6]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [6]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [6]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [6]),
        .O(\gstage1.q_dly[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[11]_i_1 
       (.I0(\gstage1.q_dly[11]_i_2_n_0 ),
        .I1(\gstage1.q_dly[12]_i_3_n_0 ),
        .I2(DOBDO[7]),
        .I3(\gstage1.q_dly[11]_i_3_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[11]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [7]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [7]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [7]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [7]),
        .O(\gstage1.q_dly[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[11]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [7]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [7]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [7]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [7]),
        .O(\gstage1.q_dly[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[12]_i_1 
       (.I0(\gstage1.q_dly[12]_i_2_n_0 ),
        .I1(\gstage1.q_dly[12]_i_3_n_0 ),
        .I2(DOPBDOP),
        .I3(\gstage1.q_dly[12]_i_4_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[12]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11 ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12 ),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13 ),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14 ),
        .O(\gstage1.q_dly[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \gstage1.q_dly[12]_i_3 
       (.I0(sel_pipe[2]),
        .I1(sel_pipe[1]),
        .I2(sel_pipe[4]),
        .I3(sel_pipe[3]),
        .I4(sel_pipe[0]),
        .O(\gstage1.q_dly[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[12]_i_4 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15 ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16 ),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17 ),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18 ),
        .O(\gstage1.q_dly[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \gstage1.q_dly[1]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram [1]),
        .I1(sel_pipe[3]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(sel_pipe[4]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \gstage1.q_dly[2]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram [2]),
        .I1(sel_pipe[3]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(sel_pipe[4]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \gstage1.q_dly[3]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram [3]),
        .I1(sel_pipe[3]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(sel_pipe[4]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[4]_i_1 
       (.I0(\gstage1.q_dly[4]_i_2_n_0 ),
        .I1(\gstage1.q_dly[12]_i_3_n_0 ),
        .I2(DOBDO[0]),
        .I3(\gstage1.q_dly[4]_i_3_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[4]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [0]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [0]),
        .O(\gstage1.q_dly[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[4]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [0]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [0]),
        .O(\gstage1.q_dly[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[5]_i_1 
       (.I0(\gstage1.q_dly[5]_i_2_n_0 ),
        .I1(\gstage1.q_dly[12]_i_3_n_0 ),
        .I2(DOBDO[1]),
        .I3(\gstage1.q_dly[5]_i_3_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[5]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [1]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [1]),
        .O(\gstage1.q_dly[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[5]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [1]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [1]),
        .O(\gstage1.q_dly[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[6]_i_1 
       (.I0(\gstage1.q_dly[6]_i_2_n_0 ),
        .I1(\gstage1.q_dly[12]_i_3_n_0 ),
        .I2(DOBDO[2]),
        .I3(\gstage1.q_dly[6]_i_3_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[6]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [2]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [2]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [2]),
        .O(\gstage1.q_dly[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[6]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [2]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [2]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [2]),
        .O(\gstage1.q_dly[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[7]_i_1 
       (.I0(\gstage1.q_dly[7]_i_2_n_0 ),
        .I1(\gstage1.q_dly[12]_i_3_n_0 ),
        .I2(DOBDO[3]),
        .I3(\gstage1.q_dly[7]_i_3_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[7]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [3]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [3]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [3]),
        .O(\gstage1.q_dly[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[7]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [3]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [3]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [3]),
        .O(\gstage1.q_dly[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[8]_i_1 
       (.I0(\gstage1.q_dly[8]_i_2_n_0 ),
        .I1(\gstage1.q_dly[12]_i_3_n_0 ),
        .I2(DOBDO[4]),
        .I3(\gstage1.q_dly[8]_i_3_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[8]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [4]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [4]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [4]),
        .O(\gstage1.q_dly[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[8]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [4]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [4]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [4]),
        .O(\gstage1.q_dly[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0FFC0EAEA)) 
    \gstage1.q_dly[9]_i_1 
       (.I0(\gstage1.q_dly[9]_i_2_n_0 ),
        .I1(\gstage1.q_dly[12]_i_3_n_0 ),
        .I2(DOBDO[5]),
        .I3(\gstage1.q_dly[9]_i_3_n_0 ),
        .I4(sel_pipe[3]),
        .I5(sel_pipe[4]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[9]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [5]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [5]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [5]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [5]),
        .O(\gstage1.q_dly[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \gstage1.q_dly[9]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [5]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4 [5]),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[2]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5 [5]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6 [5]),
        .O(\gstage1.q_dly[9]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(\gfwd_mode.storage_data1_reg[16] [0]),
        .Q(sel_pipe[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(\gfwd_mode.storage_data1_reg[16] [1]),
        .Q(sel_pipe[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(\gfwd_mode.storage_data1_reg[16] [2]),
        .Q(sel_pipe[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[3] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(\gfwd_mode.storage_data1_reg[16] [3]),
        .Q(sel_pipe[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] 
       (.C(aclk),
        .CE(bram_rd_en),
        .D(\gfwd_mode.storage_data1_reg[16] [4]),
        .Q(sel_pipe[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width
   (D,
    ENB_dly_D,
    aclk,
    ENB_I,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gfwd_mode.storage_data1_reg[33] ,
    E,
    m_axi_wvalid_i,
    out);
  output [32:0]D;
  output ENB_dly_D;
  input aclk;
  input ENB_I;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]E;
  input m_axi_wvalid_i;
  input out;

  wire [32:0]D;
  wire [0:0]E;
  wire ENB_I;
  wire ENB_dly;
  wire ENB_dly_D;
  wire POR_B;
  wire [4:0]RSTB_SHFT_REG;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire m_axi_wvalid_i;
  wire out;
  wire p_1_out;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(POR_B),
        .Q(ENB_dly),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1__0 
       (.I0(RSTB_SHFT_REG[4]),
        .I1(RSTB_SHFT_REG[0]),
        .O(p_1_out));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(p_1_out),
        .Q(POR_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(RSTB_SHFT_REG[0]),
        .R(1'b0));
  (* srl_bus_name = "U0/\inst_vfifo/w_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\inst_vfifo/w_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(RSTB_SHFT_REG[0]),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(RSTB_SHFT_REG[4]),
        .R(1'b0));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.D(D),
        .E(E),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .POR_B(POR_B),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized0
   (\gstage1.q_dly_reg[0] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[0] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[0] ;
  wire ram_rstram_b;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized0 \prim_noinit.ram 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[15] ),
        .\gstage1.q_dly_reg[0] (\gstage1.q_dly_reg[0] ),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized1
   (\gstage1.q_dly_reg[1] ,
    aclk,
    ENA_I_0,
    ENB_I_1,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[13] );
  output [1:0]\gstage1.q_dly_reg[1] ;
  input aclk;
  input ENA_I_0;
  input ENB_I_1;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [14:0]Q;
  input [12:0]\gfwd_mode.storage_data1_reg[13] ;

  wire ENA_I_0;
  wire ENB_I_1;
  wire [14:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [12:0]\gfwd_mode.storage_data1_reg[13] ;
  wire [1:0]\gstage1.q_dly_reg[1] ;
  wire ram_rstram_b;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized1 \prim_noinit.ram 
       (.ENA_I_0(ENA_I_0),
        .ENB_I_1(ENB_I_1),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[13] (\gfwd_mode.storage_data1_reg[13] ),
        .\gstage1.q_dly_reg[1] (\gstage1.q_dly_reg[1] ),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized10
   (\gstage1.q_dly_reg[13] ,
    \gstage1.q_dly_reg[14] ,
    aclk,
    ENA_I_8,
    ENB_I_9,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[13] ;
  output [0:0]\gstage1.q_dly_reg[14] ;
  input aclk;
  input ENA_I_8;
  input ENB_I_9;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_8;
  wire ENB_I_9;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[13] ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire ram_rstram_b;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized10 \prim_noinit.ram 
       (.ENA_I_8(ENA_I_8),
        .ENB_I_9(ENB_I_9),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[13] (\gstage1.q_dly_reg[13] ),
        .\gstage1.q_dly_reg[14] (\gstage1.q_dly_reg[14] ),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized11
   (\gstage1.q_dly_reg[13] ,
    \gstage1.q_dly_reg[14] ,
    aclk,
    ENA_I_10,
    ENB_I_11,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[13] ;
  output [0:0]\gstage1.q_dly_reg[14] ;
  input aclk;
  input ENA_I_10;
  input ENB_I_11;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_10;
  wire ENB_I_11;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[13] ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire ram_rstram_b;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized11 \prim_noinit.ram 
       (.ENA_I_10(ENA_I_10),
        .ENB_I_11(ENB_I_11),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[13] (\gstage1.q_dly_reg[13] ),
        .\gstage1.q_dly_reg[14] (\gstage1.q_dly_reg[14] ),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized12
   (\gstage1.q_dly_reg[13] ,
    \gstage1.q_dly_reg[14] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ENA_dly_D,
    ENB_dly_D,
    aclk,
    ENA_I_12,
    ENB_I_13,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] ,
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] ,
    \wr_rst_reg_reg[15] );
  output [7:0]\gstage1.q_dly_reg[13] ;
  output [0:0]\gstage1.q_dly_reg[14] ;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output ENA_dly_D;
  output ENB_dly_D;
  input aclk;
  input ENA_I_12;
  input ENB_I_13;
  input ram_rstram_b;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;
  input \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] ;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I_12;
  wire ENA_dly;
  wire ENA_dly_D;
  wire ENB_I_13;
  wire ENB_dly;
  wire ENB_dly_D;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[13] ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire ram_rstram_b;
  wire [0:0]\wr_rst_reg_reg[15] ;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .Q(ENB_dly),
        .S(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .R(1'b0));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized12 \prim_noinit.ram 
       (.ENA_I_12(ENA_I_12),
        .ENB_I_13(ENB_I_13),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[13] (\gstage1.q_dly_reg[13] ),
        .\gstage1.q_dly_reg[14] (\gstage1.q_dly_reg[14] ),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized13
   (\gstage1.q_dly_reg[13] ,
    \gstage1.q_dly_reg[14] ,
    aclk,
    ENA_I_14,
    ENB_I_15,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[13] ;
  output [0:0]\gstage1.q_dly_reg[14] ;
  input aclk;
  input ENA_I_14;
  input ENB_I_15;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_14;
  wire ENB_I_15;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[13] ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire ram_rstram_b;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized13 \prim_noinit.ram 
       (.ENA_I_14(ENA_I_14),
        .ENB_I_15(ENB_I_15),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[13] (\gstage1.q_dly_reg[13] ),
        .\gstage1.q_dly_reg[14] (\gstage1.q_dly_reg[14] ),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized14
   (\gstage1.q_dly_reg[13] ,
    \gstage1.q_dly_reg[14] ,
    aclk,
    ENA_I_16,
    ENB_I_17,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[13] ;
  output [0:0]\gstage1.q_dly_reg[14] ;
  input aclk;
  input ENA_I_16;
  input ENB_I_17;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_16;
  wire ENB_I_17;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[13] ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire ram_rstram_b;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized14 \prim_noinit.ram 
       (.ENA_I_16(ENA_I_16),
        .ENB_I_17(ENB_I_17),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[13] (\gstage1.q_dly_reg[13] ),
        .\gstage1.q_dly_reg[14] (\gstage1.q_dly_reg[14] ),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized15
   (\gstage1.q_dly_reg[13] ,
    \gstage1.q_dly_reg[14] ,
    aclk,
    ENA_I_18,
    ENB_I_19,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[13] ;
  output [0:0]\gstage1.q_dly_reg[14] ;
  input aclk;
  input ENA_I_18;
  input ENB_I_19;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_18;
  wire ENB_I_19;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[13] ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire ram_rstram_b;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized15 \prim_noinit.ram 
       (.ENA_I_18(ENA_I_18),
        .ENB_I_19(ENB_I_19),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[13] (\gstage1.q_dly_reg[13] ),
        .\gstage1.q_dly_reg[14] (\gstage1.q_dly_reg[14] ),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized16
   (p_2_out,
    aclk,
    ENA_I_20,
    ENB_I_21,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[11] );
  output [8:0]p_2_out;
  input aclk;
  input ENA_I_20;
  input ENB_I_21;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [19:0]Q;
  input [10:0]\gfwd_mode.storage_data1_reg[11] ;

  wire ENA_I_20;
  wire ENB_I_21;
  wire [19:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [10:0]\gfwd_mode.storage_data1_reg[11] ;
  wire [8:0]p_2_out;
  wire ram_rstram_b;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized16 \prim_noinit.ram 
       (.ENA_I_20(ENA_I_20),
        .ENB_I_21(ENB_I_21),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[11] (\gfwd_mode.storage_data1_reg[11] ),
        .p_2_out(p_2_out),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized17
   (\gstage1.q_dly_reg[0] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[0] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[0] ;
  wire ram_rstram_b_2;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized17 \prim_noinit.ram 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[15] ),
        .\gstage1.q_dly_reg[0] (\gstage1.q_dly_reg[0] ),
        .ram_rstram_b_2(ram_rstram_b_2));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized18
   (\gstage1.q_dly_reg[3] ,
    aclk,
    ENA_I_0,
    ENB_I_1,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [3:0]\gstage1.q_dly_reg[3] ;
  input aclk;
  input ENA_I_0;
  input ENB_I_1;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [15:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_0;
  wire ENB_I_1;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [3:0]\gstage1.q_dly_reg[3] ;
  wire ram_rstram_b_2;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized18 \prim_noinit.ram 
       (.ENA_I_0(ENA_I_0),
        .ENB_I_1(ENB_I_1),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[3] (\gstage1.q_dly_reg[3] ),
        .ram_rstram_b_2(ram_rstram_b_2));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized19
   (\gstage1.q_dly_reg[1] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[1] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[1] ;
  wire ram_rstram_b_2;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized19 \prim_noinit.ram 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[15] ),
        .\gstage1.q_dly_reg[1] (\gstage1.q_dly_reg[1] ),
        .ram_rstram_b_2(ram_rstram_b_2));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized2
   (\gstage1.q_dly_reg[1] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[1] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[1] ;
  wire ram_rstram_b;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized2 \prim_noinit.ram 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[15] ),
        .\gstage1.q_dly_reg[1] (\gstage1.q_dly_reg[1] ),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized20
   (\gstage1.q_dly_reg[2] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[2] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[2] ;
  wire ram_rstram_b_2;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized20 \prim_noinit.ram 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[15] ),
        .\gstage1.q_dly_reg[2] (\gstage1.q_dly_reg[2] ),
        .ram_rstram_b_2(ram_rstram_b_2));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized21
   (\gstage1.q_dly_reg[3] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[3] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[3] ;
  wire ram_rstram_b_2;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized21 \prim_noinit.ram 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[15] ),
        .\gstage1.q_dly_reg[3] (\gstage1.q_dly_reg[3] ),
        .ram_rstram_b_2(ram_rstram_b_2));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized22
   (\gstage1.q_dly_reg[11] ,
    \gstage1.q_dly_reg[12] ,
    \SAFETY_CKT_GEN.POR_A_reg ,
    aclk,
    ENA_I_2,
    ENB_I_3,
    \SAFETY_CKT_GEN.POR_A_reg_0 ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[11] ;
  output [0:0]\gstage1.q_dly_reg[12] ;
  output \SAFETY_CKT_GEN.POR_A_reg ;
  input aclk;
  input ENA_I_2;
  input ENB_I_3;
  input \SAFETY_CKT_GEN.POR_A_reg_0 ;
  input ram_rstram_b_2;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_2;
  wire ENB_I_3;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire \SAFETY_CKT_GEN.POR_A_reg_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[11] ;
  wire [0:0]\gstage1.q_dly_reg[12] ;
  wire ram_rstram_b_2;

  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1__0 
       (.I0(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_A_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized22 \prim_noinit.ram 
       (.ENA_I_2(ENA_I_2),
        .ENB_I_3(ENB_I_3),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg_0 ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[11] (\gstage1.q_dly_reg[11] ),
        .\gstage1.q_dly_reg[12] (\gstage1.q_dly_reg[12] ),
        .ram_rstram_b_2(ram_rstram_b_2));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized23
   (\gstage1.q_dly_reg[11] ,
    \gstage1.q_dly_reg[12] ,
    aclk,
    ENA_I_4,
    ENB_I_5,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[11] ;
  output [0:0]\gstage1.q_dly_reg[12] ;
  input aclk;
  input ENA_I_4;
  input ENB_I_5;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_4;
  wire ENB_I_5;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[11] ;
  wire [0:0]\gstage1.q_dly_reg[12] ;
  wire ram_rstram_b_2;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized23 \prim_noinit.ram 
       (.ENA_I_4(ENA_I_4),
        .ENB_I_5(ENB_I_5),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[11] (\gstage1.q_dly_reg[11] ),
        .\gstage1.q_dly_reg[12] (\gstage1.q_dly_reg[12] ),
        .ram_rstram_b_2(ram_rstram_b_2));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized24
   (\gstage1.q_dly_reg[11] ,
    \gstage1.q_dly_reg[12] ,
    aclk,
    ENA_I_6,
    ENB_I_7,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[11] ;
  output [0:0]\gstage1.q_dly_reg[12] ;
  input aclk;
  input ENA_I_6;
  input ENB_I_7;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_6;
  wire ENB_I_7;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[11] ;
  wire [0:0]\gstage1.q_dly_reg[12] ;
  wire ram_rstram_b_2;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized24 \prim_noinit.ram 
       (.ENA_I_6(ENA_I_6),
        .ENB_I_7(ENB_I_7),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[11] (\gstage1.q_dly_reg[11] ),
        .\gstage1.q_dly_reg[12] (\gstage1.q_dly_reg[12] ),
        .ram_rstram_b_2(ram_rstram_b_2));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized25
   (\gstage1.q_dly_reg[11] ,
    \gstage1.q_dly_reg[12] ,
    aclk,
    ENA_I_8,
    ENB_I_9,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[11] ;
  output [0:0]\gstage1.q_dly_reg[12] ;
  input aclk;
  input ENA_I_8;
  input ENB_I_9;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_8;
  wire ENB_I_9;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[11] ;
  wire [0:0]\gstage1.q_dly_reg[12] ;
  wire ram_rstram_b_2;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized25 \prim_noinit.ram 
       (.ENA_I_8(ENA_I_8),
        .ENB_I_9(ENB_I_9),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[11] (\gstage1.q_dly_reg[11] ),
        .\gstage1.q_dly_reg[12] (\gstage1.q_dly_reg[12] ),
        .ram_rstram_b_2(ram_rstram_b_2));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized26
   (\gstage1.q_dly_reg[11] ,
    \gstage1.q_dly_reg[12] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ENA_dly_D,
    ENB_dly_D,
    aclk,
    ENA_I_10,
    ENB_I_11,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] ,
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] ,
    \wr_rst_reg_reg[15] );
  output [7:0]\gstage1.q_dly_reg[11] ;
  output [0:0]\gstage1.q_dly_reg[12] ;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output ENA_dly_D;
  output ENB_dly_D;
  input aclk;
  input ENA_I_10;
  input ENB_I_11;
  input ram_rstram_b_2;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;
  input \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] ;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I_10;
  wire ENA_dly;
  wire ENA_dly_D;
  wire ENB_I_11;
  wire ENB_dly;
  wire ENB_dly_D;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[11] ;
  wire [0:0]\gstage1.q_dly_reg[12] ;
  wire ram_rstram_b_2;
  wire [0:0]\wr_rst_reg_reg[15] ;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(ENA_dly),
        .Q(ENA_dly_D),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .Q(ENA_dly),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .Q(ENB_dly),
        .S(\wr_rst_reg_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_A_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .R(1'b0));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized26 \prim_noinit.ram 
       (.ENA_I_10(ENA_I_10),
        .ENB_I_11(ENB_I_11),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[11] (\gstage1.q_dly_reg[11] ),
        .\gstage1.q_dly_reg[12] (\gstage1.q_dly_reg[12] ),
        .ram_rstram_b_2(ram_rstram_b_2));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized27
   (\gstage1.q_dly_reg[11] ,
    \gstage1.q_dly_reg[12] ,
    aclk,
    ENA_I_12,
    ENB_I_13,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[11] ;
  output [0:0]\gstage1.q_dly_reg[12] ;
  input aclk;
  input ENA_I_12;
  input ENB_I_13;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_12;
  wire ENB_I_13;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[11] ;
  wire [0:0]\gstage1.q_dly_reg[12] ;
  wire ram_rstram_b_2;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized27 \prim_noinit.ram 
       (.ENA_I_12(ENA_I_12),
        .ENB_I_13(ENB_I_13),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[11] (\gstage1.q_dly_reg[11] ),
        .\gstage1.q_dly_reg[12] (\gstage1.q_dly_reg[12] ),
        .ram_rstram_b_2(ram_rstram_b_2));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized28
   (\gstage1.q_dly_reg[11] ,
    \gstage1.q_dly_reg[12] ,
    aclk,
    ENA_I_14,
    ENB_I_15,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[11] ;
  output [0:0]\gstage1.q_dly_reg[12] ;
  input aclk;
  input ENA_I_14;
  input ENB_I_15;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_14;
  wire ENB_I_15;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[11] ;
  wire [0:0]\gstage1.q_dly_reg[12] ;
  wire ram_rstram_b_2;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized28 \prim_noinit.ram 
       (.ENA_I_14(ENA_I_14),
        .ENB_I_15(ENB_I_15),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[11] (\gstage1.q_dly_reg[11] ),
        .\gstage1.q_dly_reg[12] (\gstage1.q_dly_reg[12] ),
        .ram_rstram_b_2(ram_rstram_b_2));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized29
   (\gstage1.q_dly_reg[11] ,
    \gstage1.q_dly_reg[12] ,
    aclk,
    ENA_I_16,
    ENB_I_17,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[11] ;
  output [0:0]\gstage1.q_dly_reg[12] ;
  input aclk;
  input ENA_I_16;
  input ENB_I_17;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_16;
  wire ENB_I_17;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[11] ;
  wire [0:0]\gstage1.q_dly_reg[12] ;
  wire ram_rstram_b_2;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized29 \prim_noinit.ram 
       (.ENA_I_16(ENA_I_16),
        .ENB_I_17(ENB_I_17),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[11] (\gstage1.q_dly_reg[11] ),
        .\gstage1.q_dly_reg[12] (\gstage1.q_dly_reg[12] ),
        .ram_rstram_b_2(ram_rstram_b_2));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized3
   (\gstage1.q_dly_reg[2] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[2] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[2] ;
  wire ram_rstram_b;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized3 \prim_noinit.ram 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[15] ),
        .\gstage1.q_dly_reg[2] (\gstage1.q_dly_reg[2] ),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized30
   (DOBDO,
    DOPBDOP,
    aclk,
    ENA_I_18,
    ENB_I_19,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[11] );
  output [7:0]DOBDO;
  output [0:0]DOPBDOP;
  input aclk;
  input ENA_I_18;
  input ENB_I_19;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [19:0]Q;
  input [10:0]\gfwd_mode.storage_data1_reg[11] ;

  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire ENA_I_18;
  wire ENB_I_19;
  wire [19:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [10:0]\gfwd_mode.storage_data1_reg[11] ;
  wire ram_rstram_b_2;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized30 \prim_noinit.ram 
       (.DOBDO(DOBDO),
        .DOPBDOP(DOPBDOP),
        .ENA_I_18(ENA_I_18),
        .ENB_I_19(ENB_I_19),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[11] (\gfwd_mode.storage_data1_reg[11] ),
        .ram_rstram_b_2(ram_rstram_b_2));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized31
   (D,
    ENB_dly_D,
    aclk,
    ENB_I,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    DIN,
    WEBWE,
    out,
    mcpf_to_argen_tvalid);
  output [13:0]D;
  output ENB_dly_D;
  input aclk;
  input ENB_I;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [14:0]DIN;
  input [0:0]WEBWE;
  input out;
  input mcpf_to_argen_tvalid;

  wire [13:0]D;
  wire [14:0]DIN;
  wire ENB_I;
  wire ENB_dly;
  wire ENB_dly_D;
  wire POR_B;
  wire [4:0]RSTB_SHFT_REG;
  wire \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ;
  wire [0:0]WEBWE;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire mcpf_to_argen_tvalid;
  wire out;
  wire p_1_out;

  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(ENB_dly),
        .Q(ENB_dly_D),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(POR_B),
        .Q(ENB_dly),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_B_i_1 
       (.I0(RSTB_SHFT_REG[4]),
        .I1(RSTB_SHFT_REG[0]),
        .O(p_1_out));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.POR_B_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(p_1_out),
        .Q(POR_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(RSTB_SHFT_REG[0]),
        .R(1'b0));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(RSTB_SHFT_REG[0]),
        .Q(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(RSTB_SHFT_REG[4]),
        .R(1'b0));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized31 \prim_noinit.ram 
       (.D(D),
        .DIN(DIN),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .POR_B(POR_B),
        .WEBWE(WEBWE),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(out));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized4
   (\gstage1.q_dly_reg[5] ,
    aclk,
    ENA_I_2,
    ENB_I_3,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [3:0]\gstage1.q_dly_reg[5] ;
  input aclk;
  input ENA_I_2;
  input ENB_I_3;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [15:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_2;
  wire ENB_I_3;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [3:0]\gstage1.q_dly_reg[5] ;
  wire ram_rstram_b;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized4 \prim_noinit.ram 
       (.ENA_I_2(ENA_I_2),
        .ENB_I_3(ENB_I_3),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[5] (\gstage1.q_dly_reg[5] ),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized5
   (\gstage1.q_dly_reg[3] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[3] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[3] ;
  wire ram_rstram_b;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized5 \prim_noinit.ram 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[15] ),
        .\gstage1.q_dly_reg[3] (\gstage1.q_dly_reg[3] ),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized6
   (\gstage1.q_dly_reg[4] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[4] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[4] ;
  wire ram_rstram_b;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized6 \prim_noinit.ram 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[15] ),
        .\gstage1.q_dly_reg[4] (\gstage1.q_dly_reg[4] ),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized7
   (\gstage1.q_dly_reg[5] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[5] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[5] ;
  wire ram_rstram_b;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized7 \prim_noinit.ram 
       (.ENA_I(ENA_I),
        .ENB_I(ENB_I),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[15] (\gfwd_mode.storage_data1_reg[15] ),
        .\gstage1.q_dly_reg[5] (\gstage1.q_dly_reg[5] ),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized8
   (\gstage1.q_dly_reg[13] ,
    \gstage1.q_dly_reg[14] ,
    \SAFETY_CKT_GEN.POR_A_reg ,
    aclk,
    ENA_I_4,
    ENB_I_5,
    \SAFETY_CKT_GEN.POR_A_reg_0 ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[13] ;
  output [0:0]\gstage1.q_dly_reg[14] ;
  output \SAFETY_CKT_GEN.POR_A_reg ;
  input aclk;
  input ENA_I_4;
  input ENB_I_5;
  input \SAFETY_CKT_GEN.POR_A_reg_0 ;
  input ram_rstram_b;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_4;
  wire ENB_I_5;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire \SAFETY_CKT_GEN.POR_A_reg_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ;
  wire \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[13] ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire ram_rstram_b;

  LUT2 #(
    .INIT(4'h6)) 
    \SAFETY_CKT_GEN.POR_A_i_1 
       (.I0(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .I1(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .O(\SAFETY_CKT_GEN.POR_A_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0] ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0 ),
        .Q(\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4] ),
        .R(1'b0));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized8 \prim_noinit.ram 
       (.ENA_I_4(ENA_I_4),
        .ENB_I_5(ENB_I_5),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg_0 ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .\gstage1.q_dly_reg[13] (\gstage1.q_dly_reg[13] ),
        .\gstage1.q_dly_reg[14] (\gstage1.q_dly_reg[14] ),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized9
   (DOBDO,
    DOPBDOP,
    aclk,
    ENA_I_6,
    ENB_I_7,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]DOBDO;
  output [0:0]DOPBDOP;
  input aclk;
  input ENA_I_6;
  input ENB_I_7;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire ENA_I_6;
  wire ENB_I_7;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire ram_rstram_b;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized9 \prim_noinit.ram 
       (.DOBDO(DOBDO),
        .DOPBDOP(DOPBDOP),
        .ENA_I_6(ENA_I_6),
        .ENB_I_7(ENB_I_7),
        .Q(Q),
        .\SAFETY_CKT_GEN.POR_A_reg (\SAFETY_CKT_GEN.POR_A_reg ),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[12] (\gfwd_mode.storage_data1_reg[12] ),
        .ram_rstram_b(ram_rstram_b));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper
   (D,
    aclk,
    ENB_I,
    POR_B,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gfwd_mode.storage_data1_reg[33] ,
    E,
    ENB_dly_D,
    m_axi_wvalid_i,
    out);
  output [32:0]D;
  input aclk;
  input ENB_I;
  input POR_B;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]E;
  input ENB_dly_D;
  input m_axi_wvalid_i;
  input out;

  wire [32:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 ;
  wire [0:0]E;
  wire ENA_I;
  wire ENB_I;
  wire ENB_dly_D;
  wire POR_B;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire m_axi_wvalid_i;
  wire out;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({\gc0.count_d1_reg[8] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({\gcc0.gc0.count_d1_reg[8] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DIADI({\gfwd_mode.storage_data1_reg[33] [15:8],\gfwd_mode.storage_data1_reg[33] [6:0],\gfwd_mode.storage_data1_reg[33] [32]}),
        .DIBDI(\gfwd_mode.storage_data1_reg[33] [31:16]),
        .DIPADIP({1'b0,\gfwd_mode.storage_data1_reg[33] [7]}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({D[16:9],D[7:0]}),
        .DOBDO(D[32:17]),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ,D[8]}),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ENB_I),
        .ENBWREN(ENA_I),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_B),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({E,E,E,E}));
  LUT3 #(
    .INIT(8'hAE)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2__0 
       (.I0(ENB_dly_D),
        .I1(m_axi_wvalid_i),
        .I2(out),
        .O(ENA_I));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized0
   (\gstage1.q_dly_reg[0] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[0] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[0] ;
  wire ram_rstram_b;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[15:1]}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[15] }),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:1],\gstage1.q_dly_reg[0] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized1
   (\gstage1.q_dly_reg[1] ,
    aclk,
    ENA_I_0,
    ENB_I_1,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[13] );
  output [1:0]\gstage1.q_dly_reg[1] ;
  input aclk;
  input ENA_I_0;
  input ENB_I_1;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [14:0]Q;
  input [12:0]\gfwd_mode.storage_data1_reg[13] ;

  wire ENA_I_0;
  wire ENB_I_1;
  wire [14:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [12:0]\gfwd_mode.storage_data1_reg[13] ;
  wire [1:0]\gstage1.q_dly_reg[1] ;
  wire ram_rstram_b;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:2]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({Q[14:2],1'b0}),
        .ADDRBWRADDR({\gfwd_mode.storage_data1_reg[13] ,1'b0}),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[1:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:2],\gstage1.q_dly_reg[1] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(ENA_I_0),
        .ENBWREN(ENB_I_1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized10
   (\gstage1.q_dly_reg[13] ,
    \gstage1.q_dly_reg[14] ,
    aclk,
    ENA_I_8,
    ENB_I_9,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[13] ;
  output [0:0]\gstage1.q_dly_reg[14] ;
  input aclk;
  input ENA_I_8;
  input ENB_I_9;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_8;
  wire ENB_I_9;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[13] ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire ram_rstram_b;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[13] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[14] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_8),
        .ENBWREN(ENB_I_9),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized11
   (\gstage1.q_dly_reg[13] ,
    \gstage1.q_dly_reg[14] ,
    aclk,
    ENA_I_10,
    ENB_I_11,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[13] ;
  output [0:0]\gstage1.q_dly_reg[14] ;
  input aclk;
  input ENA_I_10;
  input ENB_I_11;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_10;
  wire ENB_I_11;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[13] ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire ram_rstram_b;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[13] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[14] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_10),
        .ENBWREN(ENB_I_11),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized12
   (\gstage1.q_dly_reg[13] ,
    \gstage1.q_dly_reg[14] ,
    aclk,
    ENA_I_12,
    ENB_I_13,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[13] ;
  output [0:0]\gstage1.q_dly_reg[14] ;
  input aclk;
  input ENA_I_12;
  input ENB_I_13;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_12;
  wire ENB_I_13;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[13] ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire ram_rstram_b;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[13] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[14] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_12),
        .ENBWREN(ENB_I_13),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized13
   (\gstage1.q_dly_reg[13] ,
    \gstage1.q_dly_reg[14] ,
    aclk,
    ENA_I_14,
    ENB_I_15,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[13] ;
  output [0:0]\gstage1.q_dly_reg[14] ;
  input aclk;
  input ENA_I_14;
  input ENB_I_15;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_14;
  wire ENB_I_15;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[13] ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire ram_rstram_b;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[13] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[14] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_14),
        .ENBWREN(ENB_I_15),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized14
   (\gstage1.q_dly_reg[13] ,
    \gstage1.q_dly_reg[14] ,
    aclk,
    ENA_I_16,
    ENB_I_17,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[13] ;
  output [0:0]\gstage1.q_dly_reg[14] ;
  input aclk;
  input ENA_I_16;
  input ENB_I_17;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_16;
  wire ENB_I_17;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[13] ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire ram_rstram_b;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[13] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[14] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_16),
        .ENBWREN(ENB_I_17),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized15
   (\gstage1.q_dly_reg[13] ,
    \gstage1.q_dly_reg[14] ,
    aclk,
    ENA_I_18,
    ENB_I_19,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[13] ;
  output [0:0]\gstage1.q_dly_reg[14] ;
  input aclk;
  input ENA_I_18;
  input ENB_I_19;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_18;
  wire ENB_I_19;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[13] ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire ram_rstram_b;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[13] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[14] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_18),
        .ENBWREN(ENB_I_19),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized16
   (p_2_out,
    aclk,
    ENA_I_20,
    ENB_I_21,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[11] );
  output [8:0]p_2_out;
  input aclk;
  input ENA_I_20;
  input ENB_I_21;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [19:0]Q;
  input [10:0]\gfwd_mode.storage_data1_reg[11] ;

  wire ENA_I_20;
  wire ENB_I_21;
  wire [19:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [10:0]\gfwd_mode.storage_data1_reg[11] ;
  wire [8:0]p_2_out;
  wire ram_rstram_b;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({Q[19:9],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({\gfwd_mode.storage_data1_reg[11] ,1'b0,1'b0,1'b0}),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:8],p_2_out[7:0]}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1],p_2_out[8]}),
        .ENARDEN(ENA_I_20),
        .ENBWREN(ENB_I_21),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized17
   (\gstage1.q_dly_reg[0] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[0] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[0] ;
  wire ram_rstram_b_2;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[15:1]}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[15] }),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:1],\gstage1.q_dly_reg[0] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b_2),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized18
   (\gstage1.q_dly_reg[3] ,
    aclk,
    ENA_I_0,
    ENB_I_1,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [3:0]\gstage1.q_dly_reg[3] ;
  input aclk;
  input ENA_I_0;
  input ENB_I_1;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [15:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_0;
  wire ENB_I_1;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [3:0]\gstage1.q_dly_reg[3] ;
  wire ram_rstram_b_2;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:4]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({Q[15:4],1'b0,1'b0}),
        .ADDRBWRADDR({\gfwd_mode.storage_data1_reg[12] ,1'b0,1'b0}),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[3:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:4],\gstage1.q_dly_reg[3] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(ENA_I_0),
        .ENBWREN(ENB_I_1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b_2),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized19
   (\gstage1.q_dly_reg[1] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[1] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[1] ;
  wire ram_rstram_b_2;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[15:1]}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[15] }),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:1],\gstage1.q_dly_reg[1] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b_2),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized2
   (\gstage1.q_dly_reg[1] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[1] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[1] ;
  wire ram_rstram_b;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[15:1]}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[15] }),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:1],\gstage1.q_dly_reg[1] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized20
   (\gstage1.q_dly_reg[2] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[2] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[2] ;
  wire ram_rstram_b_2;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[15:1]}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[15] }),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:1],\gstage1.q_dly_reg[2] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b_2),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized21
   (\gstage1.q_dly_reg[3] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[3] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[3] ;
  wire ram_rstram_b_2;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[15:1]}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[15] }),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:1],\gstage1.q_dly_reg[3] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b_2),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized22
   (\gstage1.q_dly_reg[11] ,
    \gstage1.q_dly_reg[12] ,
    aclk,
    ENA_I_2,
    ENB_I_3,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[11] ;
  output [0:0]\gstage1.q_dly_reg[12] ;
  input aclk;
  input ENA_I_2;
  input ENB_I_3;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_2;
  wire ENB_I_3;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[11] ;
  wire [0:0]\gstage1.q_dly_reg[12] ;
  wire ram_rstram_b_2;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[11] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[12] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_2),
        .ENBWREN(ENB_I_3),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b_2),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized23
   (\gstage1.q_dly_reg[11] ,
    \gstage1.q_dly_reg[12] ,
    aclk,
    ENA_I_4,
    ENB_I_5,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[11] ;
  output [0:0]\gstage1.q_dly_reg[12] ;
  input aclk;
  input ENA_I_4;
  input ENB_I_5;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_4;
  wire ENB_I_5;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[11] ;
  wire [0:0]\gstage1.q_dly_reg[12] ;
  wire ram_rstram_b_2;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[11] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[12] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_4),
        .ENBWREN(ENB_I_5),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b_2),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized24
   (\gstage1.q_dly_reg[11] ,
    \gstage1.q_dly_reg[12] ,
    aclk,
    ENA_I_6,
    ENB_I_7,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[11] ;
  output [0:0]\gstage1.q_dly_reg[12] ;
  input aclk;
  input ENA_I_6;
  input ENB_I_7;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_6;
  wire ENB_I_7;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[11] ;
  wire [0:0]\gstage1.q_dly_reg[12] ;
  wire ram_rstram_b_2;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[11] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[12] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_6),
        .ENBWREN(ENB_I_7),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b_2),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized25
   (\gstage1.q_dly_reg[11] ,
    \gstage1.q_dly_reg[12] ,
    aclk,
    ENA_I_8,
    ENB_I_9,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[11] ;
  output [0:0]\gstage1.q_dly_reg[12] ;
  input aclk;
  input ENA_I_8;
  input ENB_I_9;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_8;
  wire ENB_I_9;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[11] ;
  wire [0:0]\gstage1.q_dly_reg[12] ;
  wire ram_rstram_b_2;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[11] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[12] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_8),
        .ENBWREN(ENB_I_9),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b_2),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized26
   (\gstage1.q_dly_reg[11] ,
    \gstage1.q_dly_reg[12] ,
    aclk,
    ENA_I_10,
    ENB_I_11,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[11] ;
  output [0:0]\gstage1.q_dly_reg[12] ;
  input aclk;
  input ENA_I_10;
  input ENB_I_11;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_10;
  wire ENB_I_11;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[11] ;
  wire [0:0]\gstage1.q_dly_reg[12] ;
  wire ram_rstram_b_2;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[11] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[12] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_10),
        .ENBWREN(ENB_I_11),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b_2),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized27
   (\gstage1.q_dly_reg[11] ,
    \gstage1.q_dly_reg[12] ,
    aclk,
    ENA_I_12,
    ENB_I_13,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[11] ;
  output [0:0]\gstage1.q_dly_reg[12] ;
  input aclk;
  input ENA_I_12;
  input ENB_I_13;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_12;
  wire ENB_I_13;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[11] ;
  wire [0:0]\gstage1.q_dly_reg[12] ;
  wire ram_rstram_b_2;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[11] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[12] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_12),
        .ENBWREN(ENB_I_13),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b_2),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized28
   (\gstage1.q_dly_reg[11] ,
    \gstage1.q_dly_reg[12] ,
    aclk,
    ENA_I_14,
    ENB_I_15,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[11] ;
  output [0:0]\gstage1.q_dly_reg[12] ;
  input aclk;
  input ENA_I_14;
  input ENB_I_15;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_14;
  wire ENB_I_15;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[11] ;
  wire [0:0]\gstage1.q_dly_reg[12] ;
  wire ram_rstram_b_2;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[11] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[12] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_14),
        .ENBWREN(ENB_I_15),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b_2),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized29
   (\gstage1.q_dly_reg[11] ,
    \gstage1.q_dly_reg[12] ,
    aclk,
    ENA_I_16,
    ENB_I_17,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[11] ;
  output [0:0]\gstage1.q_dly_reg[12] ;
  input aclk;
  input ENA_I_16;
  input ENB_I_17;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_16;
  wire ENB_I_17;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[11] ;
  wire [0:0]\gstage1.q_dly_reg[12] ;
  wire ram_rstram_b_2;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[11] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[12] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_16),
        .ENBWREN(ENB_I_17),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b_2),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized3
   (\gstage1.q_dly_reg[2] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[2] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[2] ;
  wire ram_rstram_b;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[15:1]}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[15] }),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:1],\gstage1.q_dly_reg[2] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized30
   (DOBDO,
    DOPBDOP,
    aclk,
    ENA_I_18,
    ENB_I_19,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[11] );
  output [7:0]DOBDO;
  output [0:0]DOPBDOP;
  input aclk;
  input ENA_I_18;
  input ENB_I_19;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b_2;
  input [19:0]Q;
  input [10:0]\gfwd_mode.storage_data1_reg[11] ;

  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire ENA_I_18;
  wire ENB_I_19;
  wire [19:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [10:0]\gfwd_mode.storage_data1_reg[11] ;
  wire ram_rstram_b_2;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({Q[19:9],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({\gfwd_mode.storage_data1_reg[11] ,1'b0,1'b0,1'b0}),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:8],DOBDO}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1],DOPBDOP}),
        .ENARDEN(ENA_I_18),
        .ENBWREN(ENB_I_19),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b_2),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized31
   (D,
    aclk,
    ENB_I,
    POR_B,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    DIN,
    WEBWE,
    ENB_dly_D,
    out,
    mcpf_to_argen_tvalid);
  output [13:0]D;
  input aclk;
  input ENB_I;
  input POR_B;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [14:0]DIN;
  input [0:0]WEBWE;
  input ENB_dly_D;
  input out;
  input mcpf_to_argen_tvalid;

  wire [13:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9 ;
  wire [14:0]DIN;
  wire ENA_I;
  wire ENB_I;
  wire ENB_dly_D;
  wire POR_B;
  wire [0:0]WEBWE;
  wire aclk;
  wire [13:13]doutb;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire mcpf_to_argen_tvalid;
  wire out;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({\gc0.count_d1_reg[8] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({\gcc0.gc0.count_d1_reg[8] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,DIN[7:4],1'b0,1'b0,1'b0,1'b0,DIN[3:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,DIN[14:12],1'b0,1'b0,1'b0,1'b0,DIN[11:8]}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3 ,D[7:4],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11 ,D[3:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_20 ,D[13],doutb,D[12],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27 ,D[11:8]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ENB_I),
        .ENBWREN(ENA_I),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(POR_B),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT3 #(
    .INIT(8'hBA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2 
       (.I0(ENB_dly_D),
        .I1(out),
        .I2(mcpf_to_argen_tvalid),
        .O(ENA_I));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized4
   (\gstage1.q_dly_reg[5] ,
    aclk,
    ENA_I_2,
    ENB_I_3,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [3:0]\gstage1.q_dly_reg[5] ;
  input aclk;
  input ENA_I_2;
  input ENB_I_3;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [15:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_2;
  wire ENB_I_3;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [3:0]\gstage1.q_dly_reg[5] ;
  wire ram_rstram_b;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:4]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({Q[15:4],1'b0,1'b0}),
        .ADDRBWRADDR({\gfwd_mode.storage_data1_reg[12] ,1'b0,1'b0}),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[3:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:4],\gstage1.q_dly_reg[5] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(ENA_I_2),
        .ENBWREN(ENB_I_3),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized5
   (\gstage1.q_dly_reg[3] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[3] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[3] ;
  wire ram_rstram_b;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[15:1]}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[15] }),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:1],\gstage1.q_dly_reg[3] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized6
   (\gstage1.q_dly_reg[4] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[4] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[4] ;
  wire ram_rstram_b;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[15:1]}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[15] }),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:1],\gstage1.q_dly_reg[4] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized7
   (\gstage1.q_dly_reg[5] ,
    aclk,
    ENA_I,
    ENB_I,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[15] );
  output [0:0]\gstage1.q_dly_reg[5] ;
  input aclk;
  input ENA_I;
  input ENB_I;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [15:0]Q;
  input [14:0]\gfwd_mode.storage_data1_reg[15] ;

  wire ENA_I;
  wire ENB_I;
  wire [15:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [14:0]\gfwd_mode.storage_data1_reg[15] ;
  wire [0:0]\gstage1.q_dly_reg[5] ;
  wire ram_rstram_b;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[15:1]}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[15] }),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:1],\gstage1.q_dly_reg[5] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I),
        .ENBWREN(ENB_I),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized8
   (\gstage1.q_dly_reg[13] ,
    \gstage1.q_dly_reg[14] ,
    aclk,
    ENA_I_4,
    ENB_I_5,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]\gstage1.q_dly_reg[13] ;
  output [0:0]\gstage1.q_dly_reg[14] ;
  input aclk;
  input ENA_I_4;
  input ENB_I_5;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire ENA_I_4;
  wire ENB_I_5;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire [7:0]\gstage1.q_dly_reg[13] ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire ram_rstram_b;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\gstage1.q_dly_reg[13] }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\gstage1.q_dly_reg[14] }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_4),
        .ENBWREN(ENB_I_5),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized9
   (DOBDO,
    DOPBDOP,
    aclk,
    ENA_I_6,
    ENB_I_7,
    \SAFETY_CKT_GEN.POR_A_reg ,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[12] );
  output [7:0]DOBDO;
  output [0:0]DOPBDOP;
  input aclk;
  input ENA_I_6;
  input ENB_I_7;
  input \SAFETY_CKT_GEN.POR_A_reg ;
  input ram_rstram_b;
  input [20:0]Q;
  input [11:0]\gfwd_mode.storage_data1_reg[12] ;

  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire ENA_I_6;
  wire ENB_I_7;
  wire [20:0]Q;
  wire \SAFETY_CKT_GEN.POR_A_reg ;
  wire aclk;
  wire [11:0]\gfwd_mode.storage_data1_reg[12] ;
  wire ram_rstram_b;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q[20:9],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\gfwd_mode.storage_data1_reg[12] ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(aclk),
        .CLKBWRCLK(aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,Q[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],DOBDO}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],DOPBDOP}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA_I_6),
        .ENBWREN(ENB_I_7),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(\SAFETY_CKT_GEN.POR_A_reg ),
        .RSTRAMB(ram_rstram_b),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top
   (D,
    ENB_dly_D,
    aclk,
    ENB_I,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gfwd_mode.storage_data1_reg[33] ,
    E,
    m_axi_wvalid_i,
    out);
  output [32:0]D;
  output ENB_dly_D;
  input aclk;
  input ENB_I;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]E;
  input m_axi_wvalid_i;
  input out;

  wire [32:0]D;
  wire [0:0]E;
  wire ENB_I;
  wire ENB_dly_D;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire m_axi_wvalid_i;
  wire out;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr \valid.cstr 
       (.D(D),
        .E(E),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized0
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ENA_dly_D,
    ENB_dly_D,
    D,
    aclk,
    ENA_I,
    ENB_I,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[16] ,
    ENA_I_0,
    ENB_I_1,
    ENA_I_2,
    ENB_I_3,
    ENA_I_4,
    ENB_I_5,
    ENA_I_6,
    ENB_I_7,
    ENA_I_8,
    ENB_I_9,
    ENA_I_10,
    ENB_I_11,
    ENA_I_12,
    ENB_I_13,
    ENA_I_14,
    ENB_I_15,
    ENA_I_16,
    ENB_I_17,
    ENA_I_18,
    ENB_I_19,
    ENA_I_20,
    ENB_I_21,
    \wr_rst_reg_reg[15] ,
    bram_rd_en);
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output ENA_dly_D;
  output ENB_dly_D;
  output [14:0]D;
  input aclk;
  input ENA_I;
  input ENB_I;
  input ram_rstram_b;
  input [29:0]Q;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input ENA_I_0;
  input ENB_I_1;
  input ENA_I_2;
  input ENB_I_3;
  input ENA_I_4;
  input ENB_I_5;
  input ENA_I_6;
  input ENB_I_7;
  input ENA_I_8;
  input ENB_I_9;
  input ENA_I_10;
  input ENB_I_11;
  input ENA_I_12;
  input ENB_I_13;
  input ENA_I_14;
  input ENB_I_15;
  input ENA_I_16;
  input ENB_I_17;
  input ENA_I_18;
  input ENB_I_19;
  input ENA_I_20;
  input ENB_I_21;
  input [0:0]\wr_rst_reg_reg[15] ;
  input bram_rd_en;

  wire [14:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_10;
  wire ENA_I_12;
  wire ENA_I_14;
  wire ENA_I_16;
  wire ENA_I_18;
  wire ENA_I_2;
  wire ENA_I_20;
  wire ENA_I_4;
  wire ENA_I_6;
  wire ENA_I_8;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_I_1;
  wire ENB_I_11;
  wire ENB_I_13;
  wire ENB_I_15;
  wire ENB_I_17;
  wire ENB_I_19;
  wire ENB_I_21;
  wire ENB_I_3;
  wire ENB_I_5;
  wire ENB_I_7;
  wire ENB_I_9;
  wire ENB_dly_D;
  wire [29:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire ram_rstram_b;
  wire [0:0]\wr_rst_reg_reg[15] ;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized0 \valid.cstr 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENA_I_10(ENA_I_10),
        .ENA_I_12(ENA_I_12),
        .ENA_I_14(ENA_I_14),
        .ENA_I_16(ENA_I_16),
        .ENA_I_18(ENA_I_18),
        .ENA_I_2(ENA_I_2),
        .ENA_I_20(ENA_I_20),
        .ENA_I_4(ENA_I_4),
        .ENA_I_6(ENA_I_6),
        .ENA_I_8(ENA_I_8),
        .ENA_dly_D(ENA_dly_D),
        .ENB_I(ENB_I),
        .ENB_I_1(ENB_I_1),
        .ENB_I_11(ENB_I_11),
        .ENB_I_13(ENB_I_13),
        .ENB_I_15(ENB_I_15),
        .ENB_I_17(ENB_I_17),
        .ENB_I_19(ENB_I_19),
        .ENB_I_21(ENB_I_21),
        .ENB_I_3(ENB_I_3),
        .ENB_I_5(ENB_I_5),
        .ENB_I_7(ENB_I_7),
        .ENB_I_9(ENB_I_9),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .ram_rstram_b(ram_rstram_b),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized1
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ENA_dly_D,
    ENB_dly_D,
    D,
    aclk,
    ENA_I,
    ENB_I,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[16] ,
    ENA_I_0,
    ENB_I_1,
    ENA_I_2,
    ENB_I_3,
    ENA_I_4,
    ENB_I_5,
    ENA_I_6,
    ENB_I_7,
    ENA_I_8,
    ENB_I_9,
    ENA_I_10,
    ENB_I_11,
    ENA_I_12,
    ENB_I_13,
    ENA_I_14,
    ENB_I_15,
    ENA_I_16,
    ENB_I_17,
    ENA_I_18,
    ENB_I_19,
    \wr_rst_reg_reg[15] ,
    bram_rd_en);
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output ENA_dly_D;
  output ENB_dly_D;
  output [12:0]D;
  input aclk;
  input ENA_I;
  input ENB_I;
  input ram_rstram_b_2;
  input [27:0]Q;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input ENA_I_0;
  input ENB_I_1;
  input ENA_I_2;
  input ENB_I_3;
  input ENA_I_4;
  input ENB_I_5;
  input ENA_I_6;
  input ENB_I_7;
  input ENA_I_8;
  input ENB_I_9;
  input ENA_I_10;
  input ENB_I_11;
  input ENA_I_12;
  input ENB_I_13;
  input ENA_I_14;
  input ENB_I_15;
  input ENA_I_16;
  input ENB_I_17;
  input ENA_I_18;
  input ENB_I_19;
  input [0:0]\wr_rst_reg_reg[15] ;
  input bram_rd_en;

  wire [12:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_10;
  wire ENA_I_12;
  wire ENA_I_14;
  wire ENA_I_16;
  wire ENA_I_18;
  wire ENA_I_2;
  wire ENA_I_4;
  wire ENA_I_6;
  wire ENA_I_8;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_I_1;
  wire ENB_I_11;
  wire ENB_I_13;
  wire ENB_I_15;
  wire ENB_I_17;
  wire ENB_I_19;
  wire ENB_I_3;
  wire ENB_I_5;
  wire ENB_I_7;
  wire ENB_I_9;
  wire ENB_dly_D;
  wire [27:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire ram_rstram_b_2;
  wire [0:0]\wr_rst_reg_reg[15] ;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized1 \valid.cstr 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENA_I_10(ENA_I_10),
        .ENA_I_12(ENA_I_12),
        .ENA_I_14(ENA_I_14),
        .ENA_I_16(ENA_I_16),
        .ENA_I_18(ENA_I_18),
        .ENA_I_2(ENA_I_2),
        .ENA_I_4(ENA_I_4),
        .ENA_I_6(ENA_I_6),
        .ENA_I_8(ENA_I_8),
        .ENA_dly_D(ENA_dly_D),
        .ENB_I(ENB_I),
        .ENB_I_1(ENB_I_1),
        .ENB_I_11(ENB_I_11),
        .ENB_I_13(ENB_I_13),
        .ENB_I_15(ENB_I_15),
        .ENB_I_17(ENB_I_17),
        .ENB_I_19(ENB_I_19),
        .ENB_I_3(ENB_I_3),
        .ENB_I_5(ENB_I_5),
        .ENB_I_7(ENB_I_7),
        .ENB_I_9(ENB_I_9),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .ram_rstram_b_2(ram_rstram_b_2),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized2
   (D,
    ENB_dly_D,
    aclk,
    ENB_I,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    DIN,
    WEBWE,
    out,
    mcpf_to_argen_tvalid);
  output [13:0]D;
  output ENB_dly_D;
  input aclk;
  input ENB_I;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [14:0]DIN;
  input [0:0]WEBWE;
  input out;
  input mcpf_to_argen_tvalid;

  wire [13:0]D;
  wire [14:0]DIN;
  wire ENB_I;
  wire ENB_dly_D;
  wire [0:0]WEBWE;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire mcpf_to_argen_tvalid;
  wire out;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized2 \valid.cstr 
       (.D(D),
        .DIN(DIN),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .WEBWE(WEBWE),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(out));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_1" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1
   (D,
    ENB_dly_D,
    aclk,
    ENB_I,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gfwd_mode.storage_data1_reg[33] ,
    E,
    m_axi_wvalid_i,
    out);
  output [32:0]D;
  output ENB_dly_D;
  input aclk;
  input ENB_I;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]E;
  input m_axi_wvalid_i;
  input out;

  wire [32:0]D;
  wire [0:0]E;
  wire ENB_I;
  wire ENB_dly_D;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire m_axi_wvalid_i;
  wire out;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth inst_blk_mem_gen
       (.D(D),
        .E(E),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_1" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized1
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ENA_dly_D,
    ENB_dly_D,
    D,
    aclk,
    ENA_I,
    ENB_I,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[16] ,
    ENA_I_0,
    ENB_I_1,
    ENA_I_2,
    ENB_I_3,
    ENA_I_4,
    ENB_I_5,
    ENA_I_6,
    ENB_I_7,
    ENA_I_8,
    ENB_I_9,
    ENA_I_10,
    ENB_I_11,
    ENA_I_12,
    ENB_I_13,
    ENA_I_14,
    ENB_I_15,
    ENA_I_16,
    ENB_I_17,
    ENA_I_18,
    ENB_I_19,
    ENA_I_20,
    ENB_I_21,
    \wr_rst_reg_reg[15] ,
    bram_rd_en);
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output ENA_dly_D;
  output ENB_dly_D;
  output [14:0]D;
  input aclk;
  input ENA_I;
  input ENB_I;
  input ram_rstram_b;
  input [29:0]Q;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input ENA_I_0;
  input ENB_I_1;
  input ENA_I_2;
  input ENB_I_3;
  input ENA_I_4;
  input ENB_I_5;
  input ENA_I_6;
  input ENB_I_7;
  input ENA_I_8;
  input ENB_I_9;
  input ENA_I_10;
  input ENB_I_11;
  input ENA_I_12;
  input ENB_I_13;
  input ENA_I_14;
  input ENB_I_15;
  input ENA_I_16;
  input ENB_I_17;
  input ENA_I_18;
  input ENB_I_19;
  input ENA_I_20;
  input ENB_I_21;
  input [0:0]\wr_rst_reg_reg[15] ;
  input bram_rd_en;

  wire [14:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_10;
  wire ENA_I_12;
  wire ENA_I_14;
  wire ENA_I_16;
  wire ENA_I_18;
  wire ENA_I_2;
  wire ENA_I_20;
  wire ENA_I_4;
  wire ENA_I_6;
  wire ENA_I_8;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_I_1;
  wire ENB_I_11;
  wire ENB_I_13;
  wire ENB_I_15;
  wire ENB_I_17;
  wire ENB_I_19;
  wire ENB_I_21;
  wire ENB_I_3;
  wire ENB_I_5;
  wire ENB_I_7;
  wire ENB_I_9;
  wire ENB_dly_D;
  wire [29:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire ram_rstram_b;
  wire [0:0]\wr_rst_reg_reg[15] ;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized0 inst_blk_mem_gen
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENA_I_10(ENA_I_10),
        .ENA_I_12(ENA_I_12),
        .ENA_I_14(ENA_I_14),
        .ENA_I_16(ENA_I_16),
        .ENA_I_18(ENA_I_18),
        .ENA_I_2(ENA_I_2),
        .ENA_I_20(ENA_I_20),
        .ENA_I_4(ENA_I_4),
        .ENA_I_6(ENA_I_6),
        .ENA_I_8(ENA_I_8),
        .ENA_dly_D(ENA_dly_D),
        .ENB_I(ENB_I),
        .ENB_I_1(ENB_I_1),
        .ENB_I_11(ENB_I_11),
        .ENB_I_13(ENB_I_13),
        .ENB_I_15(ENB_I_15),
        .ENB_I_17(ENB_I_17),
        .ENB_I_19(ENB_I_19),
        .ENB_I_21(ENB_I_21),
        .ENB_I_3(ENB_I_3),
        .ENB_I_5(ENB_I_5),
        .ENB_I_7(ENB_I_7),
        .ENB_I_9(ENB_I_9),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .ram_rstram_b(ram_rstram_b),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_1" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized3
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ENA_dly_D,
    ENB_dly_D,
    D,
    aclk,
    ENA_I,
    ENB_I,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[16] ,
    ENA_I_0,
    ENB_I_1,
    ENA_I_2,
    ENB_I_3,
    ENA_I_4,
    ENB_I_5,
    ENA_I_6,
    ENB_I_7,
    ENA_I_8,
    ENB_I_9,
    ENA_I_10,
    ENB_I_11,
    ENA_I_12,
    ENB_I_13,
    ENA_I_14,
    ENB_I_15,
    ENA_I_16,
    ENB_I_17,
    ENA_I_18,
    ENB_I_19,
    \wr_rst_reg_reg[15] ,
    bram_rd_en);
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output ENA_dly_D;
  output ENB_dly_D;
  output [12:0]D;
  input aclk;
  input ENA_I;
  input ENB_I;
  input ram_rstram_b_2;
  input [27:0]Q;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input ENA_I_0;
  input ENB_I_1;
  input ENA_I_2;
  input ENB_I_3;
  input ENA_I_4;
  input ENB_I_5;
  input ENA_I_6;
  input ENB_I_7;
  input ENA_I_8;
  input ENB_I_9;
  input ENA_I_10;
  input ENB_I_11;
  input ENA_I_12;
  input ENB_I_13;
  input ENA_I_14;
  input ENB_I_15;
  input ENA_I_16;
  input ENB_I_17;
  input ENA_I_18;
  input ENB_I_19;
  input [0:0]\wr_rst_reg_reg[15] ;
  input bram_rd_en;

  wire [12:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_10;
  wire ENA_I_12;
  wire ENA_I_14;
  wire ENA_I_16;
  wire ENA_I_18;
  wire ENA_I_2;
  wire ENA_I_4;
  wire ENA_I_6;
  wire ENA_I_8;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_I_1;
  wire ENB_I_11;
  wire ENB_I_13;
  wire ENB_I_15;
  wire ENB_I_17;
  wire ENB_I_19;
  wire ENB_I_3;
  wire ENB_I_5;
  wire ENB_I_7;
  wire ENB_I_9;
  wire ENB_dly_D;
  wire [27:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire ram_rstram_b_2;
  wire [0:0]\wr_rst_reg_reg[15] ;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized1 inst_blk_mem_gen
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENA_I_10(ENA_I_10),
        .ENA_I_12(ENA_I_12),
        .ENA_I_14(ENA_I_14),
        .ENA_I_16(ENA_I_16),
        .ENA_I_18(ENA_I_18),
        .ENA_I_2(ENA_I_2),
        .ENA_I_4(ENA_I_4),
        .ENA_I_6(ENA_I_6),
        .ENA_I_8(ENA_I_8),
        .ENA_dly_D(ENA_dly_D),
        .ENB_I(ENB_I),
        .ENB_I_1(ENB_I_1),
        .ENB_I_11(ENB_I_11),
        .ENB_I_13(ENB_I_13),
        .ENB_I_15(ENB_I_15),
        .ENB_I_17(ENB_I_17),
        .ENB_I_19(ENB_I_19),
        .ENB_I_3(ENB_I_3),
        .ENB_I_5(ENB_I_5),
        .ENB_I_7(ENB_I_7),
        .ENB_I_9(ENB_I_9),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .ram_rstram_b_2(ram_rstram_b_2),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_1" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized5
   (D,
    ENB_dly_D,
    aclk,
    ENB_I,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    DIN,
    WEBWE,
    out,
    mcpf_to_argen_tvalid);
  output [13:0]D;
  output ENB_dly_D;
  input aclk;
  input ENB_I;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [14:0]DIN;
  input [0:0]WEBWE;
  input out;
  input mcpf_to_argen_tvalid;

  wire [13:0]D;
  wire [14:0]DIN;
  wire ENB_I;
  wire ENB_dly_D;
  wire [0:0]WEBWE;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire mcpf_to_argen_tvalid;
  wire out;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized2 inst_blk_mem_gen
       (.D(D),
        .DIN(DIN),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .WEBWE(WEBWE),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(out));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_1_synth" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth
   (D,
    ENB_dly_D,
    aclk,
    ENB_I,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gfwd_mode.storage_data1_reg[33] ,
    E,
    m_axi_wvalid_i,
    out);
  output [32:0]D;
  output ENB_dly_D;
  input aclk;
  input ENB_I;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]E;
  input m_axi_wvalid_i;
  input out;

  wire [32:0]D;
  wire [0:0]E;
  wire ENB_I;
  wire ENB_dly_D;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire m_axi_wvalid_i;
  wire out;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.D(D),
        .E(E),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_1_synth" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized0
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ENA_dly_D,
    ENB_dly_D,
    D,
    aclk,
    ENA_I,
    ENB_I,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[16] ,
    ENA_I_0,
    ENB_I_1,
    ENA_I_2,
    ENB_I_3,
    ENA_I_4,
    ENB_I_5,
    ENA_I_6,
    ENB_I_7,
    ENA_I_8,
    ENB_I_9,
    ENA_I_10,
    ENB_I_11,
    ENA_I_12,
    ENB_I_13,
    ENA_I_14,
    ENB_I_15,
    ENA_I_16,
    ENB_I_17,
    ENA_I_18,
    ENB_I_19,
    ENA_I_20,
    ENB_I_21,
    \wr_rst_reg_reg[15] ,
    bram_rd_en);
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output ENA_dly_D;
  output ENB_dly_D;
  output [14:0]D;
  input aclk;
  input ENA_I;
  input ENB_I;
  input ram_rstram_b;
  input [29:0]Q;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input ENA_I_0;
  input ENB_I_1;
  input ENA_I_2;
  input ENB_I_3;
  input ENA_I_4;
  input ENB_I_5;
  input ENA_I_6;
  input ENB_I_7;
  input ENA_I_8;
  input ENB_I_9;
  input ENA_I_10;
  input ENB_I_11;
  input ENA_I_12;
  input ENB_I_13;
  input ENA_I_14;
  input ENB_I_15;
  input ENA_I_16;
  input ENB_I_17;
  input ENA_I_18;
  input ENB_I_19;
  input ENA_I_20;
  input ENB_I_21;
  input [0:0]\wr_rst_reg_reg[15] ;
  input bram_rd_en;

  wire [14:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_10;
  wire ENA_I_12;
  wire ENA_I_14;
  wire ENA_I_16;
  wire ENA_I_18;
  wire ENA_I_2;
  wire ENA_I_20;
  wire ENA_I_4;
  wire ENA_I_6;
  wire ENA_I_8;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_I_1;
  wire ENB_I_11;
  wire ENB_I_13;
  wire ENB_I_15;
  wire ENB_I_17;
  wire ENB_I_19;
  wire ENB_I_21;
  wire ENB_I_3;
  wire ENB_I_5;
  wire ENB_I_7;
  wire ENB_I_9;
  wire ENB_dly_D;
  wire [29:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire ram_rstram_b;
  wire [0:0]\wr_rst_reg_reg[15] ;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized0 \gnbram.gnativebmg.native_blk_mem_gen 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENA_I_10(ENA_I_10),
        .ENA_I_12(ENA_I_12),
        .ENA_I_14(ENA_I_14),
        .ENA_I_16(ENA_I_16),
        .ENA_I_18(ENA_I_18),
        .ENA_I_2(ENA_I_2),
        .ENA_I_20(ENA_I_20),
        .ENA_I_4(ENA_I_4),
        .ENA_I_6(ENA_I_6),
        .ENA_I_8(ENA_I_8),
        .ENA_dly_D(ENA_dly_D),
        .ENB_I(ENB_I),
        .ENB_I_1(ENB_I_1),
        .ENB_I_11(ENB_I_11),
        .ENB_I_13(ENB_I_13),
        .ENB_I_15(ENB_I_15),
        .ENB_I_17(ENB_I_17),
        .ENB_I_19(ENB_I_19),
        .ENB_I_21(ENB_I_21),
        .ENB_I_3(ENB_I_3),
        .ENB_I_5(ENB_I_5),
        .ENB_I_7(ENB_I_7),
        .ENB_I_9(ENB_I_9),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .ram_rstram_b(ram_rstram_b),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_1_synth" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized1
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ENA_dly_D,
    ENB_dly_D,
    D,
    aclk,
    ENA_I,
    ENB_I,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[16] ,
    ENA_I_0,
    ENB_I_1,
    ENA_I_2,
    ENB_I_3,
    ENA_I_4,
    ENB_I_5,
    ENA_I_6,
    ENB_I_7,
    ENA_I_8,
    ENB_I_9,
    ENA_I_10,
    ENB_I_11,
    ENA_I_12,
    ENB_I_13,
    ENA_I_14,
    ENB_I_15,
    ENA_I_16,
    ENB_I_17,
    ENA_I_18,
    ENB_I_19,
    \wr_rst_reg_reg[15] ,
    bram_rd_en);
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output ENA_dly_D;
  output ENB_dly_D;
  output [12:0]D;
  input aclk;
  input ENA_I;
  input ENB_I;
  input ram_rstram_b_2;
  input [27:0]Q;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input ENA_I_0;
  input ENB_I_1;
  input ENA_I_2;
  input ENB_I_3;
  input ENA_I_4;
  input ENB_I_5;
  input ENA_I_6;
  input ENB_I_7;
  input ENA_I_8;
  input ENB_I_9;
  input ENA_I_10;
  input ENB_I_11;
  input ENA_I_12;
  input ENB_I_13;
  input ENA_I_14;
  input ENB_I_15;
  input ENA_I_16;
  input ENB_I_17;
  input ENA_I_18;
  input ENB_I_19;
  input [0:0]\wr_rst_reg_reg[15] ;
  input bram_rd_en;

  wire [12:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_10;
  wire ENA_I_12;
  wire ENA_I_14;
  wire ENA_I_16;
  wire ENA_I_18;
  wire ENA_I_2;
  wire ENA_I_4;
  wire ENA_I_6;
  wire ENA_I_8;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_I_1;
  wire ENB_I_11;
  wire ENB_I_13;
  wire ENB_I_15;
  wire ENB_I_17;
  wire ENB_I_19;
  wire ENB_I_3;
  wire ENB_I_5;
  wire ENB_I_7;
  wire ENB_I_9;
  wire ENB_dly_D;
  wire [27:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire ram_rstram_b_2;
  wire [0:0]\wr_rst_reg_reg[15] ;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized1 \gnbram.gnativebmg.native_blk_mem_gen 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENA_I_10(ENA_I_10),
        .ENA_I_12(ENA_I_12),
        .ENA_I_14(ENA_I_14),
        .ENA_I_16(ENA_I_16),
        .ENA_I_18(ENA_I_18),
        .ENA_I_2(ENA_I_2),
        .ENA_I_4(ENA_I_4),
        .ENA_I_6(ENA_I_6),
        .ENA_I_8(ENA_I_8),
        .ENA_dly_D(ENA_dly_D),
        .ENB_I(ENB_I),
        .ENB_I_1(ENB_I_1),
        .ENB_I_11(ENB_I_11),
        .ENB_I_13(ENB_I_13),
        .ENB_I_15(ENB_I_15),
        .ENB_I_17(ENB_I_17),
        .ENB_I_19(ENB_I_19),
        .ENB_I_3(ENB_I_3),
        .ENB_I_5(ENB_I_5),
        .ENB_I_7(ENB_I_7),
        .ENB_I_9(ENB_I_9),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .ram_rstram_b_2(ram_rstram_b_2),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_1_synth" *) 
module design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized2
   (D,
    ENB_dly_D,
    aclk,
    ENB_I,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    DIN,
    WEBWE,
    out,
    mcpf_to_argen_tvalid);
  output [13:0]D;
  output ENB_dly_D;
  input aclk;
  input ENB_I;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [14:0]DIN;
  input [0:0]WEBWE;
  input out;
  input mcpf_to_argen_tvalid;

  wire [13:0]D;
  wire [14:0]DIN;
  wire ENB_I;
  wire ENB_dly_D;
  wire [0:0]WEBWE;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire mcpf_to_argen_tvalid;
  wire out;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized2 \gnbram.gnativebmg.native_blk_mem_gen 
       (.D(D),
        .DIN(DIN),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .WEBWE(WEBWE),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(out));
endmodule

(* ORIG_REF_NAME = "bram_top" *) 
module design_1_axi_vfifo_ctrl_0_0_bram_top
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ENA_dly_D,
    ENB_dly_D,
    D,
    aclk,
    ENA_I,
    ENB_I,
    ram_rstram_b,
    Q,
    \gfwd_mode.storage_data1_reg[16] ,
    ENA_I_0,
    ENB_I_1,
    ENA_I_2,
    ENB_I_3,
    ENA_I_4,
    ENB_I_5,
    ENA_I_6,
    ENB_I_7,
    ENA_I_8,
    ENB_I_9,
    ENA_I_10,
    ENB_I_11,
    ENA_I_12,
    ENB_I_13,
    ENA_I_14,
    ENB_I_15,
    ENA_I_16,
    ENB_I_17,
    ENA_I_18,
    ENB_I_19,
    ENA_I_20,
    ENB_I_21,
    \wr_rst_reg_reg[15] ,
    bram_rd_en);
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output ENA_dly_D;
  output ENB_dly_D;
  output [14:0]D;
  input aclk;
  input ENA_I;
  input ENB_I;
  input ram_rstram_b;
  input [29:0]Q;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input ENA_I_0;
  input ENB_I_1;
  input ENA_I_2;
  input ENB_I_3;
  input ENA_I_4;
  input ENB_I_5;
  input ENA_I_6;
  input ENB_I_7;
  input ENA_I_8;
  input ENB_I_9;
  input ENA_I_10;
  input ENB_I_11;
  input ENA_I_12;
  input ENB_I_13;
  input ENA_I_14;
  input ENB_I_15;
  input ENA_I_16;
  input ENB_I_17;
  input ENA_I_18;
  input ENB_I_19;
  input ENA_I_20;
  input ENB_I_21;
  input [0:0]\wr_rst_reg_reg[15] ;
  input bram_rd_en;

  wire [14:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_10;
  wire ENA_I_12;
  wire ENA_I_14;
  wire ENA_I_16;
  wire ENA_I_18;
  wire ENA_I_2;
  wire ENA_I_20;
  wire ENA_I_4;
  wire ENA_I_6;
  wire ENA_I_8;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_I_1;
  wire ENB_I_11;
  wire ENB_I_13;
  wire ENB_I_15;
  wire ENB_I_17;
  wire ENB_I_19;
  wire ENB_I_21;
  wire ENB_I_3;
  wire ENB_I_5;
  wire ENB_I_7;
  wire ENB_I_9;
  wire ENB_dly_D;
  wire [29:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire ram_rstram_b;
  wire [0:0]\wr_rst_reg_reg[15] ;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized1 \blk_mem_gen.bmg 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENA_I_10(ENA_I_10),
        .ENA_I_12(ENA_I_12),
        .ENA_I_14(ENA_I_14),
        .ENA_I_16(ENA_I_16),
        .ENA_I_18(ENA_I_18),
        .ENA_I_2(ENA_I_2),
        .ENA_I_20(ENA_I_20),
        .ENA_I_4(ENA_I_4),
        .ENA_I_6(ENA_I_6),
        .ENA_I_8(ENA_I_8),
        .ENA_dly_D(ENA_dly_D),
        .ENB_I(ENB_I),
        .ENB_I_1(ENB_I_1),
        .ENB_I_11(ENB_I_11),
        .ENB_I_13(ENB_I_13),
        .ENB_I_15(ENB_I_15),
        .ENB_I_17(ENB_I_17),
        .ENB_I_19(ENB_I_19),
        .ENB_I_21(ENB_I_21),
        .ENB_I_3(ENB_I_3),
        .ENB_I_5(ENB_I_5),
        .ENB_I_7(ENB_I_7),
        .ENB_I_9(ENB_I_9),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .ram_rstram_b(ram_rstram_b),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "bram_top" *) 
module design_1_axi_vfifo_ctrl_0_0_bram_top__parameterized0
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ENA_dly_D,
    ENB_dly_D,
    D,
    aclk,
    ENA_I,
    ENB_I,
    ram_rstram_b_2,
    Q,
    \gfwd_mode.storage_data1_reg[16] ,
    ENA_I_0,
    ENB_I_1,
    ENA_I_2,
    ENB_I_3,
    ENA_I_4,
    ENB_I_5,
    ENA_I_6,
    ENB_I_7,
    ENA_I_8,
    ENB_I_9,
    ENA_I_10,
    ENB_I_11,
    ENA_I_12,
    ENB_I_13,
    ENA_I_14,
    ENB_I_15,
    ENA_I_16,
    ENB_I_17,
    ENA_I_18,
    ENB_I_19,
    \wr_rst_reg_reg[15] ,
    bram_rd_en);
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output ENA_dly_D;
  output ENB_dly_D;
  output [12:0]D;
  input aclk;
  input ENA_I;
  input ENB_I;
  input ram_rstram_b_2;
  input [27:0]Q;
  input [15:0]\gfwd_mode.storage_data1_reg[16] ;
  input ENA_I_0;
  input ENB_I_1;
  input ENA_I_2;
  input ENB_I_3;
  input ENA_I_4;
  input ENB_I_5;
  input ENA_I_6;
  input ENB_I_7;
  input ENA_I_8;
  input ENB_I_9;
  input ENA_I_10;
  input ENB_I_11;
  input ENA_I_12;
  input ENB_I_13;
  input ENA_I_14;
  input ENB_I_15;
  input ENA_I_16;
  input ENB_I_17;
  input ENA_I_18;
  input ENB_I_19;
  input [0:0]\wr_rst_reg_reg[15] ;
  input bram_rd_en;

  wire [12:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_10;
  wire ENA_I_12;
  wire ENA_I_14;
  wire ENA_I_16;
  wire ENA_I_18;
  wire ENA_I_2;
  wire ENA_I_4;
  wire ENA_I_6;
  wire ENA_I_8;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_I_1;
  wire ENB_I_11;
  wire ENB_I_13;
  wire ENB_I_15;
  wire ENB_I_17;
  wire ENB_I_19;
  wire ENB_I_3;
  wire ENB_I_5;
  wire ENB_I_7;
  wire ENB_I_9;
  wire ENB_dly_D;
  wire [27:0]Q;
  wire aclk;
  wire bram_rd_en;
  wire [15:0]\gfwd_mode.storage_data1_reg[16] ;
  wire ram_rstram_b_2;
  wire [0:0]\wr_rst_reg_reg[15] ;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized3 \blk_mem_gen.bmg 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENA_I_10(ENA_I_10),
        .ENA_I_12(ENA_I_12),
        .ENA_I_14(ENA_I_14),
        .ENA_I_16(ENA_I_16),
        .ENA_I_18(ENA_I_18),
        .ENA_I_2(ENA_I_2),
        .ENA_I_4(ENA_I_4),
        .ENA_I_6(ENA_I_6),
        .ENA_I_8(ENA_I_8),
        .ENA_dly_D(ENA_dly_D),
        .ENB_I(ENB_I),
        .ENB_I_1(ENB_I_1),
        .ENB_I_11(ENB_I_11),
        .ENB_I_13(ENB_I_13),
        .ENB_I_15(ENB_I_15),
        .ENB_I_17(ENB_I_17),
        .ENB_I_19(ENB_I_19),
        .ENB_I_3(ENB_I_3),
        .ENB_I_5(ENB_I_5),
        .ENB_I_7(ENB_I_7),
        .ENB_I_9(ENB_I_9),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gfwd_mode.storage_data1_reg[16] (\gfwd_mode.storage_data1_reg[16] ),
        .ram_rstram_b_2(ram_rstram_b_2),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11
   (S,
    Q,
    i_primitive,
    aclk,
    \wr_rst_reg_reg[15] );
  output [12:0]S;
  input [1:0]Q;
  input [12:0]i_primitive;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [1:0]Q;
  wire [12:0]S;
  wire aclk;
  wire [12:0]i_primitive;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "13" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "13" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "13" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__3 xst_addsub
       (.A({1'b0,1'b0,1'b0,Q[1],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0]}),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_112
   (S,
    A,
    B,
    aclk,
    Q);
  output [12:0]S;
  input [12:0]A;
  input [12:0]B;
  input aclk;
  input [0:0]Q;

  wire [12:0]A;
  wire [12:0]B;
  wire [0:0]Q;
  wire [12:0]S;
  wire aclk;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "13" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "13" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "13" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__2 xst_addsub
       (.A(A),
        .ADD(1'b0),
        .B(B),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(Q),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_113
   (D,
    B,
    A,
    aclk,
    Q);
  output [12:0]D;
  input [12:0]B;
  input [12:0]A;
  input aclk;
  input [0:0]Q;

  wire [12:0]A;
  wire [12:0]B;
  wire [12:0]D;
  wire [0:0]Q;
  wire aclk;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "13" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "13" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "13" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__1 xst_addsub
       (.A(B),
        .ADD(1'b0),
        .B(A),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(D),
        .SCLR(Q),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_136
   (S,
    Q,
    i_primitive,
    aclk,
    \wr_rst_reg_reg[15] );
  output [12:0]S;
  input [1:0]Q;
  input [12:0]i_primitive;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [1:0]Q;
  wire [12:0]S;
  wire aclk;
  wire [12:0]i_primitive;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "13" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "13" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "13" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv xst_addsub
       (.A({1'b0,1'b0,1'b0,Q[1],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0]}),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_137
   (S,
    A,
    B,
    aclk,
    Q);
  output [12:0]S;
  input [12:0]A;
  input [12:0]B;
  input aclk;
  input [0:0]Q;

  wire [12:0]A;
  wire [12:0]B;
  wire [0:0]Q;
  wire [12:0]S;
  wire aclk;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "13" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "13" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "13" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__5 xst_addsub
       (.A(A),
        .ADD(1'b0),
        .B(B),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(Q),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_138
   (D,
    B,
    A,
    aclk,
    Q);
  output [12:0]D;
  input [12:0]B;
  input [12:0]A;
  input aclk;
  input [0:0]Q;

  wire [12:0]A;
  wire [12:0]B;
  wire [12:0]D;
  wire [0:0]Q;
  wire aclk;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "13" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "13" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "13" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__4 xst_addsub
       (.A(B),
        .ADD(1'b0),
        .B(A),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(D),
        .SCLR(Q),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2
   (S,
    Q,
    i_primitive,
    aclk,
    \wr_rst_reg_reg[15] );
  output [15:0]S;
  input [1:0]Q;
  input [15:0]i_primitive;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [1:0]Q;
  wire [15:0]S;
  wire aclk;
  wire [15:0]i_primitive;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__4 xst_addsub
       (.A({Q[1],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_18
   (S,
    Q,
    \gin_reg.wr_pntr_pf_dly_reg[15] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [15:0]S;
  input [15:0]Q;
  input [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [15:0]Q;
  wire [15:0]S;
  wire aclk;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__5 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.wr_pntr_pf_dly_reg[15] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_19
   (D,
    Q,
    \gin_reg.rd_pntr_pf_dly_reg[15] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [15:0]D;
  input [15:0]Q;
  input [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [15:0]D;
  wire [15:0]Q;
  wire aclk;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__6 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.rd_pntr_pf_dly_reg[15] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(D),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_36
   (S,
    Q,
    i_primitive,
    aclk,
    \wr_rst_reg_reg[15] );
  output [11:0]S;
  input [1:0]Q;
  input [15:0]i_primitive;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [1:0]Q;
  wire [11:0]S;
  wire aclk;
  wire [15:0]i_primitive;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;
  wire [3:0]NLW_xst_addsub_S_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__9 xst_addsub
       (.A({Q[1],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S({S,NLW_xst_addsub_S_UNCONNECTED[3:0]}),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_37
   (S,
    Q,
    \gin_reg.wr_pntr_pf_dly_reg[15] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [15:0]S;
  input [15:0]Q;
  input [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [15:0]Q;
  wire [15:0]S;
  wire aclk;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__10 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.wr_pntr_pf_dly_reg[15] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_38
   (D,
    Q,
    \gin_reg.rd_pntr_pf_dly_reg[15] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [11:0]D;
  input [15:0]Q;
  input [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [11:0]D;
  wire [15:0]Q;
  wire aclk;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;
  wire [3:0]NLW_xst_addsub_S_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__11 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.rd_pntr_pf_dly_reg[15] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S({D,NLW_xst_addsub_S_UNCONNECTED[3:0]}),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_63
   (S,
    Q,
    i_primitive,
    aclk,
    \wr_rst_reg_reg[15] );
  output [15:0]S;
  input [1:0]Q;
  input [15:0]i_primitive;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [1:0]Q;
  wire [15:0]S;
  wire aclk;
  wire [15:0]i_primitive;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__3 xst_addsub
       (.A({Q[1],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_64
   (S,
    Q,
    \gin_reg.wr_pntr_pf_dly_reg[15] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [15:0]S;
  input [15:0]Q;
  input [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [15:0]Q;
  wire [15:0]S;
  wire aclk;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__2 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.wr_pntr_pf_dly_reg[15] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_65
   (D,
    Q,
    \gin_reg.rd_pntr_pf_dly_reg[15] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [15:0]D;
  input [15:0]Q;
  input [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [15:0]D;
  wire [15:0]Q;
  wire aclk;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__1 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.rd_pntr_pf_dly_reg[15] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(D),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_91
   (S,
    Q,
    i_primitive,
    aclk,
    \wr_rst_reg_reg[15] );
  output [11:0]S;
  input [1:0]Q;
  input [15:0]i_primitive;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [1:0]Q;
  wire [11:0]S;
  wire aclk;
  wire [15:0]i_primitive;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;
  wire [3:0]NLW_xst_addsub_S_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1 xst_addsub
       (.A({Q[1],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADD(1'b0),
        .B(i_primitive),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S({S,NLW_xst_addsub_S_UNCONNECTED[3:0]}),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_92
   (S,
    Q,
    \gin_reg.wr_pntr_pf_dly_reg[15] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [15:0]S;
  input [15:0]Q;
  input [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [15:0]Q;
  wire [15:0]S;
  wire aclk;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__8 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.wr_pntr_pf_dly_reg[15] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "c_addsub_v12_0_11" *) 
module design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_93
   (D,
    Q,
    \gin_reg.rd_pntr_pf_dly_reg[15] ,
    aclk,
    \wr_rst_reg_reg[15] );
  output [11:0]D;
  input [15:0]Q;
  input [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  input aclk;
  input [0:0]\wr_rst_reg_reg[15] ;

  wire [11:0]D;
  wire [15:0]Q;
  wire aclk;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  wire [0:0]\wr_rst_reg_reg[15] ;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;
  wire [3:0]NLW_xst_addsub_S_UNCONNECTED;

  (* C_ADD_MODE = "1" *) 
  (* C_AINIT_VAL = "" *) 
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "16" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_BYPASS_LOW = "0" *) 
  (* C_B_CONSTANT = "0" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_BYPASS = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_C_IN = "0" *) 
  (* C_HAS_C_OUT = "0" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "1" *) 
  (* C_LATENCY = "1" *) 
  (* C_OUT_WIDTH = "16" *) 
  (* C_SCLR_OVERRIDES_SSET = "0" *) 
  (* C_SINIT_VAL = "" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__7 xst_addsub
       (.A(Q),
        .ADD(1'b0),
        .B(\gin_reg.rd_pntr_pf_dly_reg[15] ),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(aclk),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S({D,NLW_xst_addsub_S_UNCONNECTED[3:0]}),
        .SCLR(\wr_rst_reg_reg[15] ),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module design_1_axi_vfifo_ctrl_0_0_dmem
   (D,
    aclk,
    E,
    DI,
    \gc0.count_d1_reg[3] ,
    Q,
    dm_rd_en);
  output [40:0]D;
  input aclk;
  input [0:0]E;
  input [40:0]DI;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]Q;
  input dm_rd_en;

  wire [40:0]D;
  wire [40:0]DI;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire dm_rd_en;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [40:0]p_0_out;
  wire [1:0]NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED;
  wire [1:1]NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_0_5
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,Q}),
        .DIA(DI[1:0]),
        .DIB(DI[3:2]),
        .DIC(DI[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[1:0]),
        .DOB(p_0_out[3:2]),
        .DOC(p_0_out[5:4]),
        .DOD(NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_12_17
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,Q}),
        .DIA(DI[13:12]),
        .DIB(DI[15:14]),
        .DIC(DI[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[13:12]),
        .DOB(p_0_out[15:14]),
        .DOC(p_0_out[17:16]),
        .DOD(NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_18_23
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,Q}),
        .DIA(DI[19:18]),
        .DIB(DI[21:20]),
        .DIC(DI[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[19:18]),
        .DOB(p_0_out[21:20]),
        .DOC(p_0_out[23:22]),
        .DOD(NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_24_29
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,Q}),
        .DIA(DI[25:24]),
        .DIB(DI[27:26]),
        .DIC(DI[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[25:24]),
        .DOB(p_0_out[27:26]),
        .DOC(p_0_out[29:28]),
        .DOD(NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_30_35
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,Q}),
        .DIA(DI[31:30]),
        .DIB(DI[33:32]),
        .DIC(DI[35:34]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[31:30]),
        .DOB(p_0_out[33:32]),
        .DOC(p_0_out[35:34]),
        .DOD(NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_36_40
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,Q}),
        .DIA(DI[37:36]),
        .DIB(DI[39:38]),
        .DIC({1'b0,DI[40]}),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[37:36]),
        .DOB(p_0_out[39:38]),
        .DOC({NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED[1],p_0_out[40]}),
        .DOD(NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_6_11
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,Q}),
        .DIA(DI[7:6]),
        .DIB(DI[9:8]),
        .DIC(DI[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[7:6]),
        .DOB(p_0_out[9:8]),
        .DOC(p_0_out[11:10]),
        .DOD(NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[10] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[10]),
        .Q(D[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[11] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[11]),
        .Q(D[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[12] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[12]),
        .Q(D[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[13] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[13]),
        .Q(D[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[14] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[14]),
        .Q(D[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[15] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[15]),
        .Q(D[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[16] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[16]),
        .Q(D[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[17] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[17]),
        .Q(D[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[18] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[18]),
        .Q(D[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[19] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[19]),
        .Q(D[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[1] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[20] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[20]),
        .Q(D[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[21] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[21]),
        .Q(D[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[22] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[22]),
        .Q(D[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[23] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[23]),
        .Q(D[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[24] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[24]),
        .Q(D[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[25] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[25]),
        .Q(D[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[26] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[26]),
        .Q(D[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[27] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[27]),
        .Q(D[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[28] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[28]),
        .Q(D[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[29] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[29]),
        .Q(D[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[2] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[30] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[30]),
        .Q(D[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[31] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[31]),
        .Q(D[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[32] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[32]),
        .Q(D[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[33] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[33]),
        .Q(D[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[34] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[34]),
        .Q(D[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[35] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[35]),
        .Q(D[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[36] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[36]),
        .Q(D[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[37] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[37]),
        .Q(D[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[38] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[38]),
        .Q(D[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[39] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[39]),
        .Q(D[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[3] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[3]),
        .Q(D[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[40] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[40]),
        .Q(D[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[4] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[4]),
        .Q(D[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[5] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[5]),
        .Q(D[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[6] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[6]),
        .Q(D[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[7] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[7]),
        .Q(D[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[8] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[8]),
        .Q(D[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[9] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[9]),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module design_1_axi_vfifo_ctrl_0_0_dmem_186
   (D,
    aclk,
    E,
    I147,
    \gc0.count_d1_reg[3] ,
    Q,
    dm_rd_en);
  output [40:0]D;
  input aclk;
  input [0:0]E;
  input [40:0]I147;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]Q;
  input dm_rd_en;

  wire [40:0]D;
  wire [0:0]E;
  wire [40:0]I147;
  wire [3:0]Q;
  wire RAM_reg_0_15_0_5_n_0;
  wire RAM_reg_0_15_0_5_n_1;
  wire RAM_reg_0_15_0_5_n_2;
  wire RAM_reg_0_15_0_5_n_3;
  wire RAM_reg_0_15_0_5_n_4;
  wire RAM_reg_0_15_0_5_n_5;
  wire RAM_reg_0_15_12_17_n_0;
  wire RAM_reg_0_15_12_17_n_1;
  wire RAM_reg_0_15_12_17_n_2;
  wire RAM_reg_0_15_12_17_n_3;
  wire RAM_reg_0_15_12_17_n_4;
  wire RAM_reg_0_15_12_17_n_5;
  wire RAM_reg_0_15_18_23_n_0;
  wire RAM_reg_0_15_18_23_n_1;
  wire RAM_reg_0_15_18_23_n_2;
  wire RAM_reg_0_15_18_23_n_3;
  wire RAM_reg_0_15_18_23_n_4;
  wire RAM_reg_0_15_18_23_n_5;
  wire RAM_reg_0_15_24_29_n_0;
  wire RAM_reg_0_15_24_29_n_1;
  wire RAM_reg_0_15_24_29_n_2;
  wire RAM_reg_0_15_24_29_n_3;
  wire RAM_reg_0_15_24_29_n_4;
  wire RAM_reg_0_15_24_29_n_5;
  wire RAM_reg_0_15_30_35_n_0;
  wire RAM_reg_0_15_30_35_n_1;
  wire RAM_reg_0_15_30_35_n_2;
  wire RAM_reg_0_15_30_35_n_3;
  wire RAM_reg_0_15_30_35_n_4;
  wire RAM_reg_0_15_30_35_n_5;
  wire RAM_reg_0_15_36_40_n_0;
  wire RAM_reg_0_15_36_40_n_1;
  wire RAM_reg_0_15_36_40_n_2;
  wire RAM_reg_0_15_36_40_n_3;
  wire RAM_reg_0_15_36_40_n_5;
  wire RAM_reg_0_15_6_11_n_0;
  wire RAM_reg_0_15_6_11_n_1;
  wire RAM_reg_0_15_6_11_n_2;
  wire RAM_reg_0_15_6_11_n_3;
  wire RAM_reg_0_15_6_11_n_4;
  wire RAM_reg_0_15_6_11_n_5;
  wire aclk;
  wire dm_rd_en;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [1:0]NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED;
  wire [1:1]NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_0_5
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,Q}),
        .DIA(I147[1:0]),
        .DIB(I147[3:2]),
        .DIC(I147[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_0_5_n_0,RAM_reg_0_15_0_5_n_1}),
        .DOB({RAM_reg_0_15_0_5_n_2,RAM_reg_0_15_0_5_n_3}),
        .DOC({RAM_reg_0_15_0_5_n_4,RAM_reg_0_15_0_5_n_5}),
        .DOD(NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_12_17
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,Q}),
        .DIA(I147[13:12]),
        .DIB(I147[15:14]),
        .DIC(I147[17:16]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_12_17_n_0,RAM_reg_0_15_12_17_n_1}),
        .DOB({RAM_reg_0_15_12_17_n_2,RAM_reg_0_15_12_17_n_3}),
        .DOC({RAM_reg_0_15_12_17_n_4,RAM_reg_0_15_12_17_n_5}),
        .DOD(NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_18_23
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,Q}),
        .DIA(I147[19:18]),
        .DIB(I147[21:20]),
        .DIC(I147[23:22]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_18_23_n_0,RAM_reg_0_15_18_23_n_1}),
        .DOB({RAM_reg_0_15_18_23_n_2,RAM_reg_0_15_18_23_n_3}),
        .DOC({RAM_reg_0_15_18_23_n_4,RAM_reg_0_15_18_23_n_5}),
        .DOD(NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_24_29
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,Q}),
        .DIA(I147[25:24]),
        .DIB(I147[27:26]),
        .DIC(I147[29:28]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_24_29_n_0,RAM_reg_0_15_24_29_n_1}),
        .DOB({RAM_reg_0_15_24_29_n_2,RAM_reg_0_15_24_29_n_3}),
        .DOC({RAM_reg_0_15_24_29_n_4,RAM_reg_0_15_24_29_n_5}),
        .DOD(NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_30_35
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,Q}),
        .DIA(I147[31:30]),
        .DIB(I147[33:32]),
        .DIC(I147[35:34]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_30_35_n_0,RAM_reg_0_15_30_35_n_1}),
        .DOB({RAM_reg_0_15_30_35_n_2,RAM_reg_0_15_30_35_n_3}),
        .DOC({RAM_reg_0_15_30_35_n_4,RAM_reg_0_15_30_35_n_5}),
        .DOD(NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_36_40
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,Q}),
        .DIA(I147[37:36]),
        .DIB(I147[39:38]),
        .DIC({1'b0,I147[40]}),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_36_40_n_0,RAM_reg_0_15_36_40_n_1}),
        .DOB({RAM_reg_0_15_36_40_n_2,RAM_reg_0_15_36_40_n_3}),
        .DOC({NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED[1],RAM_reg_0_15_36_40_n_5}),
        .DOD(NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_6_11
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,Q}),
        .DIA(I147[7:6]),
        .DIB(I147[9:8]),
        .DIC(I147[11:10]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_6_11_n_0,RAM_reg_0_15_6_11_n_1}),
        .DOB({RAM_reg_0_15_6_11_n_2,RAM_reg_0_15_6_11_n_3}),
        .DOC({RAM_reg_0_15_6_11_n_4,RAM_reg_0_15_6_11_n_5}),
        .DOD(NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(E));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_0_5_n_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[10] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_6_11_n_5),
        .Q(D[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[11] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_6_11_n_4),
        .Q(D[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[12] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_12_17_n_1),
        .Q(D[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[13] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_12_17_n_0),
        .Q(D[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[14] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_12_17_n_3),
        .Q(D[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[15] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_12_17_n_2),
        .Q(D[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[16] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_12_17_n_5),
        .Q(D[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[17] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_12_17_n_4),
        .Q(D[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[18] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_18_23_n_1),
        .Q(D[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[19] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_18_23_n_0),
        .Q(D[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[1] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_0_5_n_0),
        .Q(D[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[20] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_18_23_n_3),
        .Q(D[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[21] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_18_23_n_2),
        .Q(D[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[22] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_18_23_n_5),
        .Q(D[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[23] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_18_23_n_4),
        .Q(D[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[24] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_24_29_n_1),
        .Q(D[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[25] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_24_29_n_0),
        .Q(D[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[26] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_24_29_n_3),
        .Q(D[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[27] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_24_29_n_2),
        .Q(D[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[28] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_24_29_n_5),
        .Q(D[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[29] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_24_29_n_4),
        .Q(D[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[2] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_0_5_n_3),
        .Q(D[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[30] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_30_35_n_1),
        .Q(D[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[31] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_30_35_n_0),
        .Q(D[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[32] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_30_35_n_3),
        .Q(D[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[33] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_30_35_n_2),
        .Q(D[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[34] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_30_35_n_5),
        .Q(D[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[35] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_30_35_n_4),
        .Q(D[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[36] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_36_40_n_1),
        .Q(D[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[37] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_36_40_n_0),
        .Q(D[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[38] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_36_40_n_3),
        .Q(D[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[39] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_36_40_n_2),
        .Q(D[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[3] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_0_5_n_2),
        .Q(D[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[40] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_36_40_n_5),
        .Q(D[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[4] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_0_5_n_5),
        .Q(D[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[5] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_0_5_n_4),
        .Q(D[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[6] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_6_11_n_1),
        .Q(D[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[7] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_6_11_n_0),
        .Q(D[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[8] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_6_11_n_3),
        .Q(D[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[9] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(RAM_reg_0_15_6_11_n_2),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module design_1_axi_vfifo_ctrl_0_0_dmem__parameterized0
   (D,
    aclk,
    p_19_out,
    PAYLOAD_FROM_MTF,
    \gc0.count_d1_reg[3] ,
    count_d10_in,
    dm_rd_en);
  output [6:0]D;
  input aclk;
  input p_19_out;
  input [6:0]PAYLOAD_FROM_MTF;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]count_d10_in;
  input dm_rd_en;

  wire [6:0]D;
  wire [6:0]PAYLOAD_FROM_MTF;
  wire aclk;
  wire [3:0]count_d10_in;
  wire dm_rd_en;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [6:0]p_0_out;
  wire p_19_out;
  wire [1:0]NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:1]NLW_RAM_reg_0_15_6_6_DOA_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_6_6_DOB_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_6_6_DOC_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_6_6_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_0_5
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,count_d10_in}),
        .DIA(PAYLOAD_FROM_MTF[1:0]),
        .DIB(PAYLOAD_FROM_MTF[3:2]),
        .DIC(PAYLOAD_FROM_MTF[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[1:0]),
        .DOB(p_0_out[3:2]),
        .DOC(p_0_out[5:4]),
        .DOD(NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(p_19_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_6_6
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,count_d10_in}),
        .DIA({1'b0,PAYLOAD_FROM_MTF[6]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({NLW_RAM_reg_0_15_6_6_DOA_UNCONNECTED[1],p_0_out[6]}),
        .DOB(NLW_RAM_reg_0_15_6_6_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_RAM_reg_0_15_6_6_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_RAM_reg_0_15_6_6_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(p_19_out));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[1] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[2] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[3] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[3]),
        .Q(D[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[4] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[4]),
        .Q(D[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[5] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[5]),
        .Q(D[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[6] 
       (.C(aclk),
        .CE(dm_rd_en),
        .D(p_0_out[6]),
        .Q(D[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module design_1_axi_vfifo_ctrl_0_0_dmem__parameterized1
   (dout_i,
    aclk,
    D,
    E,
    \gc0.count_d1_reg[5] ,
    \gcc0.gc0.count_d1_reg[5] ,
    \gpregsm1.curr_fwft_state_reg[0] );
  output [0:0]dout_i;
  input aclk;
  input [1:0]D;
  input [0:0]E;
  input [5:0]\gc0.count_d1_reg[5] ;
  input [5:0]\gcc0.gc0.count_d1_reg[5] ;
  input \gpregsm1.curr_fwft_state_reg[0] ;

  wire [1:0]D;
  wire [0:0]E;
  wire RAM_reg_0_63_0_1_n_1;
  wire aclk;
  wire [0:0]dout_i;
  wire [5:0]\gc0.count_d1_reg[5] ;
  wire [5:0]\gcc0.gc0.count_d1_reg[5] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire [0:0]p_0_out;
  wire NLW_RAM_reg_0_63_0_1_DOC_UNCONNECTED;
  wire NLW_RAM_reg_0_63_0_1_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M RAM_reg_0_63_0_1
       (.ADDRA(\gc0.count_d1_reg[5] ),
        .ADDRB(\gc0.count_d1_reg[5] ),
        .ADDRC(\gc0.count_d1_reg[5] ),
        .ADDRD(\gcc0.gc0.count_d1_reg[5] ),
        .DIA(D[0]),
        .DIB(D[1]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(p_0_out),
        .DOB(RAM_reg_0_63_0_1_n_1),
        .DOC(NLW_RAM_reg_0_63_0_1_DOC_UNCONNECTED),
        .DOD(NLW_RAM_reg_0_63_0_1_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(E));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(aclk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(p_0_out),
        .Q(dout_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo
   (out,
    TREADY_S2MM,
    m_axi_awvalid,
    \m_axi_awid[0] ,
    Q,
    aclk,
    E,
    \gpfs.prog_full_i_reg ,
    prog_full_i,
    m_axi_awvalid_i,
    m_axi_awready,
    DI);
  output out;
  output TREADY_S2MM;
  output m_axi_awvalid;
  output [40:0]\m_axi_awid[0] ;
  input [0:0]Q;
  input aclk;
  input [0:0]E;
  input \gpfs.prog_full_i_reg ;
  input prog_full_i;
  input m_axi_awvalid_i;
  input m_axi_awready;
  input [40:0]DI;

  wire [40:0]DI;
  wire [0:0]E;
  wire [0:0]Q;
  wire TREADY_S2MM;
  wire aclk;
  wire dm_rd_en;
  wire dout_i;
  wire \gntv_or_sync_fifo.gl0.rd_n_1 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_11 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_2 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_3 ;
  wire \gpfs.prog_full_i_reg ;
  wire [0:0]\gr1.gr1_int.rfwft/p_0_in ;
  wire [40:0]\m_axi_awid[0] ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire out;
  wire [3:0]p_0_out_0;
  wire [3:0]p_12_out;
  wire [3:0]p_13_out;
  wire p_2_out;
  wire p_8_out;
  wire [4:2]plusOp;
  wire prog_full_i;
  wire [3:0]rd_pntr_plus1;
  wire rst_full_gen_i;
  wire rstblk_n_3;
  wire rstblk_n_4;
  wire [1:0]sckt_wr_rst_cc;

  design_1_axi_vfifo_ctrl_0_0_rd_logic_175 \gntv_or_sync_fifo.gl0.rd 
       (.D({plusOp[4],plusOp[2]}),
        .E(E),
        .Q(sckt_wr_rst_cc),
        .aclk(aclk),
        .dm_rd_en(dm_rd_en),
        .empty_fwft_fb_o_i_reg({\gntv_or_sync_fifo.gl0.rd_n_1 ,\gr1.gr1_int.rfwft/p_0_in }),
        .\gc0.count_d1_reg[3] (rd_pntr_plus1),
        .\gcc0.gc0.count_reg[3] (p_13_out),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (p_0_out_0),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (rstblk_n_4),
        .out(p_2_out),
        .p_8_out(p_8_out),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_2 ),
        .ram_full_fb_i_reg(out),
        .ram_full_i_reg(\gntv_or_sync_fifo.gl0.rd_n_11 ));
  design_1_axi_vfifo_ctrl_0_0_wr_logic_176 \gntv_or_sync_fifo.gl0.wr 
       (.D({plusOp[4],plusOp[2]}),
        .E(E),
        .Q(p_12_out),
        .TREADY_S2MM(TREADY_S2MM),
        .aclk(aclk),
        .\gc0.count_d1_reg[3] (p_0_out_0),
        .\gc0.count_reg[3] (rd_pntr_plus1),
        .\gcc0.gc0.count_d1_reg[3] (p_13_out),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (rstblk_n_3),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (rst_full_gen_i),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (rstblk_n_4),
        .out(out),
        .p_8_out(p_8_out),
        .prog_full_i(prog_full_i),
        .ram_empty_fb_i_reg(p_2_out),
        .ram_empty_i_reg(\gntv_or_sync_fifo.gl0.wr_n_2 ),
        .ram_empty_i_reg_0(\gntv_or_sync_fifo.gl0.wr_n_3 ));
  design_1_axi_vfifo_ctrl_0_0_memory \gntv_or_sync_fifo.mem 
       (.DI(DI),
        .E(E),
        .Q(p_12_out),
        .aclk(aclk),
        .dm_rd_en(dm_rd_en),
        .\gc0.count_d1_reg[3] (p_0_out_0),
        .\m_axi_awid[0] (\m_axi_awid[0] ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (dout_i));
  design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__2 rstblk
       (.Q(Q),
        .aclk(aclk),
        .\gc0.count_d1_reg[2] (\gntv_or_sync_fifo.gl0.wr_n_3 ),
        .\gc0.count_d1_reg[3] (\gntv_or_sync_fifo.gl0.rd_n_11 ),
        .\gcc0.gc0.count_d1_reg[3] (rstblk_n_4),
        .\goreg_dm.dout_i_reg[40] (dout_i),
        .\gpregsm1.curr_fwft_state_reg[1] ({\gntv_or_sync_fifo.gl0.rd_n_1 ,\gr1.gr1_int.rfwft/p_0_in }),
        .m_axi_awready(m_axi_awready),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 (sckt_wr_rst_cc),
        .out(rst_full_gen_i),
        .p_8_out(p_8_out),
        .ram_full_fb_i_reg(out),
        .ram_full_i_reg(rstblk_n_3));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized0
   (out,
    \gpfs.prog_full_i_reg ,
    m_axi_wvalid,
    \m_axi_wdata[31] ,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[33] ,
    E,
    m_axi_wready,
    m_axi_wvalid_i);
  output out;
  output \gpfs.prog_full_i_reg ;
  output m_axi_wvalid;
  output [32:0]\m_axi_wdata[31] ;
  input aclk;
  input [0:0]Q;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]E;
  input m_axi_wready;
  input m_axi_wvalid_i;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire dout_i;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D ;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire \gntv_or_sync_fifo.gl0.rd_n_0 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_29 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_9 ;
  wire \gpfs.prog_full_i_reg ;
  wire [0:0]\gr1.gr1_int.rfwft/p_0_in ;
  wire [4:0]\grss.rsts/c1/v1_reg ;
  wire [3:1]\grss.rsts/c2/v1_reg ;
  wire \gwss.gpf.wrpf/p_3_out ;
  wire [4:1]\gwss.wsts/c1/v1_reg ;
  wire [32:0]\m_axi_wdata[31] ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire out;
  wire [8:0]p_0_out;
  wire [8:0]p_12_out;
  wire [8:2]p_13_out;
  wire p_8_out;
  wire [7:2]rd_pntr_plus1;
  wire rst_full_gen_i;
  wire rstblk_n_1;
  wire rstblk_n_2;
  wire rstblk_n_4;

  design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized0 \gntv_or_sync_fifo.gl0.rd 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_0_out),
        .E(p_8_out),
        .ENB_I(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I ),
        .ENB_dly_D(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D ),
        .Q({rstblk_n_1,rstblk_n_2}),
        .S(\gntv_or_sync_fifo.gl0.rd_n_29 ),
        .aclk(aclk),
        .\gc0.count_d1_reg[7] (rd_pntr_plus1),
        .\gcc0.gc0.count_d1_reg[6] (\grss.rsts/c2/v1_reg ),
        .\gcc0.gc0.count_d1_reg[8] (p_12_out),
        .\gcc0.gc0.count_reg[8] (p_13_out),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (rstblk_n_4),
        .out({\gntv_or_sync_fifo.gl0.rd_n_0 ,\gr1.gr1_int.rfwft/p_0_in }),
        .p_3_out(\gwss.gpf.wrpf/p_3_out ),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_9 ),
        .ram_full_fb_i_reg_0(out),
        .v1_reg(\gwss.wsts/c1/v1_reg ),
        .v1_reg_0(\grss.rsts/c1/v1_reg ));
  design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized0 \gntv_or_sync_fifo.gl0.wr 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_12_out),
        .E(p_8_out),
        .Q(p_13_out),
        .S(\gntv_or_sync_fifo.gl0.rd_n_29 ),
        .SR(rstblk_n_4),
        .aclk(aclk),
        .\gc0.count_d1_reg[7] (p_0_out[7:0]),
        .\gc0.count_d1_reg[8] (\gwss.wsts/c1/v1_reg ),
        .\gc0.count_reg[7] (rd_pntr_plus1),
        .\gfwd_mode.m_valid_i_reg (E),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (rst_full_gen_i),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out),
        .p_3_out(\gwss.gpf.wrpf/p_3_out ),
        .ram_empty_i_reg(\gntv_or_sync_fifo.gl0.wr_n_9 ),
        .ram_empty_i_reg_0(\grss.rsts/c2/v1_reg ),
        .v1_reg(\grss.rsts/c1/v1_reg ));
  design_1_axi_vfifo_ctrl_0_0_memory__parameterized0 \gntv_or_sync_fifo.mem 
       (.E(E),
        .ENB_I(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I ),
        .ENB_dly_D(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D ),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (p_0_out),
        .\gcc0.gc0.count_d1_reg[8] (p_12_out),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .\m_axi_wdata[31] (\m_axi_wdata[31] ),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (dout_i),
        .out(out));
  design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0 rstblk
       (.Q(Q),
        .SR(rstblk_n_4),
        .aclk(aclk),
        .\goreg_bm.dout_i_reg[32] (dout_i),
        .\gpregsm1.curr_fwft_state_reg[1] ({\gntv_or_sync_fifo.gl0.rd_n_0 ,\gr1.gr1_int.rfwft/p_0_in }),
        .m_axi_wready(m_axi_wready),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ({rstblk_n_1,rstblk_n_2}),
        .out(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized1
   (out,
    \gpfs.prog_full_i_reg ,
    curr_state_reg,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    \goreg_dm.dout_i_reg[6] ,
    D,
    Q,
    aclk,
    p_19_out,
    prog_full_i,
    curr_state,
    areset_d1,
    sdp_rd_addr_in_i,
    \gnstage1.q_dly_reg[1][0] ,
    \pkt_cnt_reg_reg[5] ,
    PAYLOAD_FROM_MTF);
  output out;
  output \gpfs.prog_full_i_reg ;
  output curr_state_reg;
  output \gfwd_mode.storage_data1_reg[0] ;
  output \gfwd_mode.m_valid_i_reg ;
  output \goreg_dm.dout_i_reg[6] ;
  output [5:0]D;
  input [0:0]Q;
  input aclk;
  input p_19_out;
  input prog_full_i;
  input curr_state;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input \gnstage1.q_dly_reg[1][0] ;
  input [5:0]\pkt_cnt_reg_reg[5] ;
  input [6:0]PAYLOAD_FROM_MTF;

  wire [5:0]D;
  wire [6:0]PAYLOAD_FROM_MTF;
  wire [0:0]Q;
  wire aclk;
  wire ar_fifo_dout_zero;
  wire areset_d1;
  wire curr_state;
  wire curr_state_reg;
  wire dm_rd_en;
  wire dout_i;
  wire empty;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \gntv_or_sync_fifo.gl0.rd_n_0 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_10 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_15 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_17 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_7 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_8 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_9 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_11 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_3 ;
  wire \goreg_dm.dout_i_reg[6] ;
  wire \gpfs.prog_full_i_reg ;
  wire [0:0]\gr1.gr1_int.rfwft/p_0_in ;
  wire \gwss.wsts/comp0 ;
  wire out;
  wire [3:0]p_0_out_0;
  wire [3:0]p_12_out;
  wire [2:0]p_13_out;
  wire p_19_out;
  wire p_8_out;
  wire [5:0]\pkt_cnt_reg_reg[5] ;
  wire pkt_cntr_one;
  wire prog_full_i;
  wire [3:0]rd_pntr_plus1;
  wire rst_full_gen_i;
  wire rstblk_n_4;
  wire [1:0]sckt_wr_rst_cc;
  wire sdp_rd_addr_in_i;

  design_1_axi_vfifo_ctrl_0_0_rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.D({\gntv_or_sync_fifo.gl0.rd_n_7 ,\gntv_or_sync_fifo.gl0.rd_n_8 ,\gntv_or_sync_fifo.gl0.rd_n_9 ,\gntv_or_sync_fifo.gl0.rd_n_10 }),
        .Q(sckt_wr_rst_cc),
        .aclk(aclk),
        .ar_fifo_dout_zero(ar_fifo_dout_zero),
        .comp0(\gwss.wsts/comp0 ),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .curr_state_reg_0(\goreg_dm.dout_i_reg[6] ),
        .dm_rd_en(dm_rd_en),
        .\gc0.count_d1_reg[3] (rd_pntr_plus1),
        .\gc0.count_reg[2] (\gntv_or_sync_fifo.gl0.wr_n_3 ),
        .\gcc0.gc0.count_reg[2] (p_13_out),
        .\gcc0.gc0.count_reg[3] (\gntv_or_sync_fifo.gl0.wr_n_11 ),
        .\gfwd_mode.m_valid_i_reg (empty),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\gpr1.dout_i_reg[1] (p_0_out_0),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (rstblk_n_4),
        .out({\gntv_or_sync_fifo.gl0.rd_n_0 ,\gr1.gr1_int.rfwft/p_0_in }),
        .p_19_out(p_19_out),
        .p_8_out(p_8_out),
        .\pkt_cnt_reg_reg[3] (\gntv_or_sync_fifo.gl0.rd_n_17 ),
        .\pkt_cnt_reg_reg[4] (\gntv_or_sync_fifo.gl0.rd_n_15 ),
        .\pkt_cnt_reg_reg[5] (\pkt_cnt_reg_reg[5] ),
        .pkt_cntr_one(pkt_cntr_one),
        .prog_full_i(prog_full_i),
        .ram_full_fb_i_reg(out));
  design_1_axi_vfifo_ctrl_0_0_wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.D({\gntv_or_sync_fifo.gl0.rd_n_7 ,\gntv_or_sync_fifo.gl0.rd_n_8 ,\gntv_or_sync_fifo.gl0.rd_n_9 ,\gntv_or_sync_fifo.gl0.rd_n_10 }),
        .Q(p_12_out),
        .aclk(aclk),
        .comp0(\gwss.wsts/comp0 ),
        .\gc0.count_d1_reg[3] (p_0_out_0),
        .\gc0.count_reg[3] (rd_pntr_plus1),
        .\gcc0.gc0.count_d1_reg[2] (p_13_out),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (\gntv_or_sync_fifo.gl0.wr_n_11 ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (rst_full_gen_i),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (rstblk_n_4),
        .out(out),
        .p_19_out(p_19_out),
        .p_8_out(p_8_out),
        .ram_empty_i_reg(\gntv_or_sync_fifo.gl0.wr_n_3 ));
  design_1_axi_vfifo_ctrl_0_0_memory__parameterized1 \gntv_or_sync_fifo.mem 
       (.D(D),
        .E(dout_i),
        .PAYLOAD_FROM_MTF(PAYLOAD_FROM_MTF),
        .aclk(aclk),
        .ar_fifo_dout_zero(ar_fifo_dout_zero),
        .areset_d1(areset_d1),
        .count_d10_in(p_12_out),
        .curr_state(curr_state),
        .curr_state_reg(\gfwd_mode.m_valid_i_reg ),
        .dm_rd_en(dm_rd_en),
        .empty_fwft_i_reg(empty),
        .\gc0.count_d1_reg[3] (p_0_out_0),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\goreg_dm.dout_i_reg[6]_0 (\goreg_dm.dout_i_reg[6] ),
        .p_19_out(p_19_out),
        .\pkt_cnt_reg_reg[1] (\gntv_or_sync_fifo.gl0.rd_n_17 ),
        .\pkt_cnt_reg_reg[2] (\gntv_or_sync_fifo.gl0.rd_n_15 ),
        .\pkt_cnt_reg_reg[5] (\pkt_cnt_reg_reg[5] ),
        .pkt_cntr_one(pkt_cntr_one),
        .prog_full_i(prog_full_i),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i));
  design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__3 rstblk
       (.E(dout_i),
        .Q(Q),
        .aclk(aclk),
        .curr_state_reg(\goreg_dm.dout_i_reg[6] ),
        .\gcc0.gc0.count_d1_reg[3] (rstblk_n_4),
        .\gpregsm1.curr_fwft_state_reg[1] ({\gntv_or_sync_fifo.gl0.rd_n_0 ,\gr1.gr1_int.rfwft/p_0_in }),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 (sckt_wr_rst_cc),
        .out(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized2
   (out,
    \gpregsm1.curr_fwft_state_reg[1] ,
    DOUT,
    \gfwd_mode.storage_data1_reg[39] ,
    D,
    curr_state_reg,
    \tlen_cntr_reg_reg[6] ,
    \tlen_cntr_reg_reg[5] ,
    \tlen_cntr_reg_reg[4] ,
    \tlen_cntr_reg_reg[3] ,
    \gfwd_mode.storage_data1_reg[31] ,
    prog_full_i,
    aclk,
    mm2s_to_tdf_tvalid,
    mcpf_to_argen_tvalid,
    curr_state,
    \tlen_cntr_reg_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    \tlen_cntr_reg_reg[0]_0 ,
    \tlen_cntr_reg_reg[6]_0 ,
    \wr_rst_reg_reg[15] ,
    DIN,
    WEBWE);
  output out;
  output \gpregsm1.curr_fwft_state_reg[1] ;
  output [11:0]DOUT;
  output \gfwd_mode.storage_data1_reg[39] ;
  output [3:0]D;
  output curr_state_reg;
  output \tlen_cntr_reg_reg[6] ;
  output \tlen_cntr_reg_reg[5] ;
  output \tlen_cntr_reg_reg[4] ;
  output \tlen_cntr_reg_reg[3] ;
  output \gfwd_mode.storage_data1_reg[31] ;
  output prog_full_i;
  input aclk;
  input mm2s_to_tdf_tvalid;
  input mcpf_to_argen_tvalid;
  input curr_state;
  input \tlen_cntr_reg_reg[0] ;
  input \gfwd_mode.m_valid_i_reg ;
  input \tlen_cntr_reg_reg[0]_0 ;
  input \tlen_cntr_reg_reg[6]_0 ;
  input [0:0]\wr_rst_reg_reg[15] ;
  input [14:0]DIN;
  input [0:0]WEBWE;

  wire [3:0]D;
  wire [14:0]DIN;
  wire [11:0]DOUT;
  wire [0:0]WEBWE;
  wire aclk;
  wire curr_state;
  wire curr_state_reg;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[31] ;
  wire \gfwd_mode.storage_data1_reg[39] ;
  wire \gntv_or_sync_fifo.gl0.rd_n_2 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_21 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_3 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_16 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_17 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_18 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_19 ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire [3:0]\grss.rsts/c2/v1_reg ;
  wire mcpf_to_argen_tvalid;
  wire mm2s_to_tdf_tvalid;
  wire out;
  wire [8:0]p_0_out;
  wire [8:0]p_12_out;
  wire [8:8]p_13_out;
  wire p_2_out;
  wire p_8_out;
  wire prog_full_i;
  wire [7:0]rd_pntr_plus1;
  wire rst_full_gen_i;
  wire rstblk_n_1;
  wire [1:0]sckt_wr_rst_cc;
  wire \tlen_cntr_reg_reg[0] ;
  wire \tlen_cntr_reg_reg[0]_0 ;
  wire \tlen_cntr_reg_reg[3] ;
  wire \tlen_cntr_reg_reg[4] ;
  wire \tlen_cntr_reg_reg[5] ;
  wire \tlen_cntr_reg_reg[6] ;
  wire \tlen_cntr_reg_reg[6]_0 ;
  wire [0:0]\wr_rst_reg_reg[15] ;

  design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized0_5 \gntv_or_sync_fifo.gl0.rd 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_0_out),
        .E(\gntv_or_sync_fifo.gl0.rd_n_2 ),
        .Q(sckt_wr_rst_cc),
        .aclk(aclk),
        .\gc0.count_d1_reg[7] (rd_pntr_plus1),
        .\gcc0.gc0.count_d1_reg[0] (\gntv_or_sync_fifo.gl0.wr_n_16 ),
        .\gcc0.gc0.count_d1_reg[2] (\gntv_or_sync_fifo.gl0.wr_n_17 ),
        .\gcc0.gc0.count_d1_reg[4] (\gntv_or_sync_fifo.gl0.wr_n_18 ),
        .\gcc0.gc0.count_d1_reg[6] (\gntv_or_sync_fifo.gl0.wr_n_19 ),
        .\gcc0.gc0.count_d1_reg[8] (p_12_out[8]),
        .\gcc0.gc0.count_reg[8] (p_13_out),
        .\gfwd_mode.storage_data1_reg[31] (\gfwd_mode.storage_data1_reg[31] ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .mm2s_to_tdf_tvalid(mm2s_to_tdf_tvalid),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (rstblk_n_1),
        .out(p_2_out),
        .p_8_out(p_8_out),
        .ram_full_fb_i_reg(out),
        .ram_full_i_reg(\gntv_or_sync_fifo.gl0.rd_n_3 ),
        .ram_full_i_reg_0(\gntv_or_sync_fifo.gl0.rd_n_21 ),
        .v1_reg(\grss.rsts/c2/v1_reg ));
  design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized1 \gntv_or_sync_fifo.gl0.wr 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_12_out),
        .Q(p_13_out),
        .WEBWE(WEBWE),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gntv_or_sync_fifo.gl0.rd_n_3 ),
        .\gc0.count_d1_reg[8]_0 (\gntv_or_sync_fifo.gl0.rd_n_21 ),
        .\gc0.count_d1_reg[8]_1 (p_0_out),
        .\gc0.count_reg[7] (rd_pntr_plus1),
        .\grstd1.grst_full.grst_f.rst_d3_reg (rst_full_gen_i),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (rstblk_n_1),
        .out(out),
        .p_8_out(p_8_out),
        .prog_full_i(prog_full_i),
        .ram_empty_i_reg(\gntv_or_sync_fifo.gl0.wr_n_16 ),
        .ram_empty_i_reg_0(\gntv_or_sync_fifo.gl0.wr_n_17 ),
        .ram_empty_i_reg_1(\gntv_or_sync_fifo.gl0.wr_n_18 ),
        .ram_empty_i_reg_2(\gntv_or_sync_fifo.gl0.wr_n_19 ),
        .v1_reg(\grss.rsts/c2/v1_reg ));
  design_1_axi_vfifo_ctrl_0_0_memory__parameterized2 \gntv_or_sync_fifo.mem 
       (.D(D),
        .DIN(DIN),
        .E(\gntv_or_sync_fifo.gl0.rd_n_2 ),
        .ENB_I(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I ),
        .ENB_dly_D(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D ),
        .Q(DOUT),
        .WEBWE(WEBWE),
        .aclk(aclk),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .\gc0.count_d1_reg[8] (p_0_out),
        .\gcc0.gc0.count_d1_reg[8] (p_12_out),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[39] (\gfwd_mode.storage_data1_reg[39] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(out),
        .\tlen_cntr_reg_reg[0] (\tlen_cntr_reg_reg[0] ),
        .\tlen_cntr_reg_reg[0]_0 (\tlen_cntr_reg_reg[0]_0 ),
        .\tlen_cntr_reg_reg[3] (\tlen_cntr_reg_reg[3] ),
        .\tlen_cntr_reg_reg[4] (\tlen_cntr_reg_reg[4] ),
        .\tlen_cntr_reg_reg[5] (\tlen_cntr_reg_reg[5] ),
        .\tlen_cntr_reg_reg[6] (\tlen_cntr_reg_reg[6] ),
        .\tlen_cntr_reg_reg[6]_0 (\tlen_cntr_reg_reg[6]_0 ));
  design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0__xdcDup__1 rstblk
       (.ENB_I(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I ),
        .ENB_dly_D(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D ),
        .Q(sckt_wr_rst_cc),
        .aclk(aclk),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (rstblk_n_1),
        .out(rst_full_gen_i),
        .p_8_out(p_8_out),
        .ram_empty_fb_i_reg(p_2_out),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized3
   (out,
    prog_full_i_1,
    we_bcnt,
    Q_reg,
    \goreg_dm.dout_i_reg[0] ,
    Q_reg_0,
    m_axi_bready,
    Q,
    aclk,
    D,
    E,
    awgen_to_mctf_tvalid,
    m_axi_bvalid,
    mem_init_done,
    mux4_out,
    Q_reg_1,
    Q_reg_2);
  output out;
  output prog_full_i_1;
  output we_bcnt;
  output Q_reg;
  output \goreg_dm.dout_i_reg[0] ;
  output Q_reg_0;
  output m_axi_bready;
  input [0:0]Q;
  input aclk;
  input [1:0]D;
  input [0:0]E;
  input awgen_to_mctf_tvalid;
  input m_axi_bvalid;
  input mem_init_done;
  input [1:0]mux4_out;
  input Q_reg_1;
  input Q_reg_2;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire Q_reg_2;
  wire aclk;
  wire awgen_to_mctf_tvalid;
  wire empty;
  wire \gntv_or_sync_fifo.gl0.rd_n_0 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_19 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_20 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_3 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_4 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_5 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_8 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_5 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_6 ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire [0:0]\gr1.gr1_int.rfwft/p_0_in ;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mem_init_done;
  wire [1:0]mux4_out;
  wire out;
  wire [5:0]p_0_out_0;
  wire [5:0]p_12_out;
  wire [5:1]p_13_out;
  wire prog_full_i_1;
  wire [3:0]rd_pntr_plus1;
  wire rst_full_gen_i;
  wire rstblk_n_3;
  wire rstblk_n_4;
  wire [1:0]sckt_wr_rst_cc;
  wire we_bcnt;

  design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized1 \gntv_or_sync_fifo.gl0.rd 
       (.E(\gntv_or_sync_fifo.gl0.rd_n_5 ),
        .Q(sckt_wr_rst_cc),
        .Q_reg(empty),
        .Q_reg_0(Q_reg),
        .Q_reg_1(Q_reg_1),
        .S(\gntv_or_sync_fifo.gl0.rd_n_19 ),
        .aclk(aclk),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gc0.count_d1_reg[3] (rd_pntr_plus1),
        .\gc0.count_reg[1] (\gntv_or_sync_fifo.gl0.wr_n_6 ),
        .\gcc0.gc0.count_d1_reg[5] (p_12_out),
        .\gcc0.gc0.count_reg[5] ({p_13_out[5:4],p_13_out[1]}),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (\gntv_or_sync_fifo.gl0.rd_n_3 ),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\gpr1.dout_i_reg[0] (\gntv_or_sync_fifo.gl0.rd_n_4 ),
        .\gpr1.dout_i_reg[0]_0 (p_0_out_0),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mem_init_done(mem_init_done),
        .mux4_out(mux4_out[0]),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (rstblk_n_3),
        .out({\gntv_or_sync_fifo.gl0.rd_n_0 ,\gr1.gr1_int.rfwft/p_0_in }),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_8 ),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_20 ),
        .ram_full_fb_i_reg_0(out),
        .ram_full_fb_i_reg_1(\gntv_or_sync_fifo.gl0.wr_n_5 ),
        .we_bcnt(we_bcnt));
  design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized2 \gntv_or_sync_fifo.gl0.wr 
       (.E(\gntv_or_sync_fifo.gl0.rd_n_5 ),
        .Q({p_13_out[5:4],p_13_out[1]}),
        .S(\gntv_or_sync_fifo.gl0.rd_n_19 ),
        .aclk(aclk),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gc0.count_d1_reg[2] (\gntv_or_sync_fifo.gl0.rd_n_8 ),
        .\gc0.count_d1_reg[4] (p_0_out_0[4:0]),
        .\gc0.count_d1_reg[4]_0 (\gntv_or_sync_fifo.gl0.rd_n_20 ),
        .\gc0.count_reg[3] (rd_pntr_plus1),
        .\gpr1.dout_i_reg[0] (p_12_out),
        .\grstd1.grst_full.grst_f.rst_d3_reg (rst_full_gen_i),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] (rstblk_n_4),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (rstblk_n_3),
        .out(out),
        .prog_full_i_1(prog_full_i_1),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_5 ),
        .ram_empty_fb_i_reg_0(\gntv_or_sync_fifo.gl0.wr_n_6 ),
        .ram_full_fb_i_reg(E),
        .ram_full_fb_i_reg_0(\gntv_or_sync_fifo.gl0.rd_n_3 ));
  design_1_axi_vfifo_ctrl_0_0_memory__parameterized3 \gntv_or_sync_fifo.mem 
       (.D(D),
        .E(E),
        .Q_reg(Q_reg_0),
        .Q_reg_0(Q_reg_2),
        .aclk(aclk),
        .empty_fwft_i_reg(empty),
        .\gc0.count_d1_reg[5] (p_0_out_0),
        .\gcc0.gc0.count_d1_reg[5] (p_12_out),
        .\goreg_dm.dout_i_reg[0]_0 (\goreg_dm.dout_i_reg[0] ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gntv_or_sync_fifo.gl0.rd_n_4 ),
        .m_axi_bvalid(m_axi_bvalid),
        .mux4_out(mux4_out[1]),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] (rstblk_n_4),
        .out({\gntv_or_sync_fifo.gl0.rd_n_0 ,\gr1.gr1_int.rfwft/p_0_in }));
  design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo rstblk
       (.Q(Q),
        .aclk(aclk),
        .\gcc0.gc0.count_d1_reg[5] (rstblk_n_3),
        .\goreg_dm.dout_i_reg[0] (rstblk_n_4),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 (sckt_wr_rst_cc),
        .out(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__xdcDup__1
   (out,
    \gpfs.prog_full_i_reg ,
    \gfwd_rev.s_ready_i_reg ,
    m_axi_arvalid,
    \m_axi_arid[0] ,
    Q,
    aclk,
    E,
    prog_full_i,
    M_AXI_ARVALID,
    m_axi_arready,
    I147);
  output out;
  output \gpfs.prog_full_i_reg ;
  output \gfwd_rev.s_ready_i_reg ;
  output m_axi_arvalid;
  output [40:0]\m_axi_arid[0] ;
  input [0:0]Q;
  input aclk;
  input [0:0]E;
  input prog_full_i;
  input M_AXI_ARVALID;
  input m_axi_arready;
  input [40:0]I147;

  wire [0:0]E;
  wire [40:0]I147;
  wire M_AXI_ARVALID;
  wire [0:0]Q;
  wire aclk;
  wire dm_rd_en;
  wire dout_i;
  wire \gfwd_rev.s_ready_i_reg ;
  wire \gntv_or_sync_fifo.gl0.rd_n_1 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_11 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_4 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_5 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_3 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_4 ;
  wire \gpfs.prog_full_i_reg ;
  wire [0:0]\gr1.gr1_int.rfwft/p_0_in ;
  wire [40:0]\m_axi_arid[0] ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire out;
  wire [3:0]p_0_out;
  wire [3:0]p_12_out;
  wire [3:0]p_13_out;
  wire p_2_out;
  wire p_8_out;
  wire prog_full_i;
  wire [3:0]rd_pntr_plus1;
  wire rst_full_gen_i;
  wire rstblk_n_1;
  wire rstblk_n_2;
  wire rstblk_n_3;
  wire rstblk_n_4;

  design_1_axi_vfifo_ctrl_0_0_rd_logic_183 \gntv_or_sync_fifo.gl0.rd 
       (.D({\gntv_or_sync_fifo.gl0.rd_n_4 ,\gntv_or_sync_fifo.gl0.rd_n_5 }),
        .E(E),
        .M_AXI_ARVALID(M_AXI_ARVALID),
        .Q({rstblk_n_1,rstblk_n_2}),
        .aclk(aclk),
        .dm_rd_en(dm_rd_en),
        .empty_fwft_fb_o_i_reg({\gntv_or_sync_fifo.gl0.rd_n_1 ,\gr1.gr1_int.rfwft/p_0_in }),
        .\gc0.count_d1_reg[3] (rd_pntr_plus1),
        .\gcc0.gc0.count_reg[3] (p_13_out),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (p_0_out),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (rstblk_n_4),
        .out(p_2_out),
        .p_8_out(p_8_out),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_3 ),
        .ram_full_fb_i_reg(out),
        .ram_full_i_reg(\gntv_or_sync_fifo.gl0.rd_n_11 ));
  design_1_axi_vfifo_ctrl_0_0_wr_logic_184 \gntv_or_sync_fifo.gl0.wr 
       (.D({\gntv_or_sync_fifo.gl0.rd_n_4 ,\gntv_or_sync_fifo.gl0.rd_n_5 }),
        .E(E),
        .M_AXI_ARVALID(M_AXI_ARVALID),
        .Q(p_12_out),
        .aclk(aclk),
        .\gc0.count_d1_reg[3] (p_0_out),
        .\gc0.count_reg[3] (rd_pntr_plus1),
        .\gcc0.gc0.count_d1_reg[3] (p_13_out),
        .\gfwd_rev.s_ready_i_reg (\gfwd_rev.s_ready_i_reg ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (rstblk_n_3),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (rst_full_gen_i),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (rstblk_n_4),
        .out(out),
        .p_8_out(p_8_out),
        .prog_full_i(prog_full_i),
        .ram_empty_fb_i_reg(p_2_out),
        .ram_empty_i_reg(\gntv_or_sync_fifo.gl0.wr_n_3 ),
        .ram_empty_i_reg_0(\gntv_or_sync_fifo.gl0.wr_n_4 ));
  design_1_axi_vfifo_ctrl_0_0_memory_185 \gntv_or_sync_fifo.mem 
       (.E(E),
        .I147(I147),
        .Q(p_12_out),
        .aclk(aclk),
        .dm_rd_en(dm_rd_en),
        .\gc0.count_d1_reg[3] (p_0_out),
        .\m_axi_arid[0] (\m_axi_arid[0] ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (dout_i));
  design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__1 rstblk
       (.Q(Q),
        .aclk(aclk),
        .\gc0.count_d1_reg[2] (\gntv_or_sync_fifo.gl0.wr_n_4 ),
        .\gc0.count_d1_reg[3] (\gntv_or_sync_fifo.gl0.rd_n_11 ),
        .\gcc0.gc0.count_d1_reg[3] (rstblk_n_4),
        .\goreg_dm.dout_i_reg[40] (dout_i),
        .\gpregsm1.curr_fwft_state_reg[1] ({\gntv_or_sync_fifo.gl0.rd_n_1 ,\gr1.gr1_int.rfwft/p_0_in }),
        .m_axi_arready(m_axi_arready),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ({rstblk_n_1,rstblk_n_2}),
        .out(rst_full_gen_i),
        .p_8_out(p_8_out),
        .ram_full_fb_i_reg(out),
        .ram_full_i_reg(rstblk_n_3));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_top
   (out,
    TREADY_S2MM,
    m_axi_awvalid,
    \m_axi_awid[0] ,
    Q,
    aclk,
    E,
    \gpfs.prog_full_i_reg ,
    prog_full_i,
    m_axi_awvalid_i,
    m_axi_awready,
    DI);
  output out;
  output TREADY_S2MM;
  output m_axi_awvalid;
  output [40:0]\m_axi_awid[0] ;
  input [0:0]Q;
  input aclk;
  input [0:0]E;
  input \gpfs.prog_full_i_reg ;
  input prog_full_i;
  input m_axi_awvalid_i;
  input m_axi_awready;
  input [40:0]DI;

  wire [40:0]DI;
  wire [0:0]E;
  wire [0:0]Q;
  wire TREADY_S2MM;
  wire aclk;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_awid[0] ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire out;
  wire prog_full_i;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo \grf.rf 
       (.DI(DI),
        .E(E),
        .Q(Q),
        .TREADY_S2MM(TREADY_S2MM),
        .aclk(aclk),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_awid[0] (\m_axi_awid[0] ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .out(out),
        .prog_full_i(prog_full_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized0
   (out,
    \gpfs.prog_full_i_reg ,
    m_axi_wvalid,
    \m_axi_wdata[31] ,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[33] ,
    E,
    m_axi_wready,
    m_axi_wvalid_i);
  output out;
  output \gpfs.prog_full_i_reg ;
  output m_axi_wvalid;
  output [32:0]\m_axi_wdata[31] ;
  input aclk;
  input [0:0]Q;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]E;
  input m_axi_wready;
  input m_axi_wvalid_i;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire \gpfs.prog_full_i_reg ;
  wire [32:0]\m_axi_wdata[31] ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire out;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized0 \grf.rf 
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_wdata[31] (\m_axi_wdata[31] ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized1
   (out,
    \gpfs.prog_full_i_reg ,
    curr_state_reg,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    \goreg_dm.dout_i_reg[6] ,
    D,
    Q,
    aclk,
    p_19_out,
    prog_full_i,
    curr_state,
    areset_d1,
    sdp_rd_addr_in_i,
    \gnstage1.q_dly_reg[1][0] ,
    \pkt_cnt_reg_reg[5] ,
    PAYLOAD_FROM_MTF);
  output out;
  output \gpfs.prog_full_i_reg ;
  output curr_state_reg;
  output \gfwd_mode.storage_data1_reg[0] ;
  output \gfwd_mode.m_valid_i_reg ;
  output \goreg_dm.dout_i_reg[6] ;
  output [5:0]D;
  input [0:0]Q;
  input aclk;
  input p_19_out;
  input prog_full_i;
  input curr_state;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input \gnstage1.q_dly_reg[1][0] ;
  input [5:0]\pkt_cnt_reg_reg[5] ;
  input [6:0]PAYLOAD_FROM_MTF;

  wire [5:0]D;
  wire [6:0]PAYLOAD_FROM_MTF;
  wire [0:0]Q;
  wire aclk;
  wire areset_d1;
  wire curr_state;
  wire curr_state_reg;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \goreg_dm.dout_i_reg[6] ;
  wire \gpfs.prog_full_i_reg ;
  wire out;
  wire p_19_out;
  wire [5:0]\pkt_cnt_reg_reg[5] ;
  wire prog_full_i;
  wire sdp_rd_addr_in_i;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized1 \grf.rf 
       (.D(D),
        .PAYLOAD_FROM_MTF(PAYLOAD_FROM_MTF),
        .Q(Q),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\goreg_dm.dout_i_reg[6] (\goreg_dm.dout_i_reg[6] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .out(out),
        .p_19_out(p_19_out),
        .\pkt_cnt_reg_reg[5] (\pkt_cnt_reg_reg[5] ),
        .prog_full_i(prog_full_i),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized2
   (out,
    \gpregsm1.curr_fwft_state_reg[1] ,
    Q,
    \gfwd_mode.storage_data1_reg[39] ,
    D,
    curr_state_reg,
    \tlen_cntr_reg_reg[6] ,
    \tlen_cntr_reg_reg[5] ,
    \tlen_cntr_reg_reg[4] ,
    \tlen_cntr_reg_reg[3] ,
    \gfwd_mode.storage_data1_reg[31] ,
    prog_full_i,
    aclk,
    mm2s_to_tdf_tvalid,
    mcpf_to_argen_tvalid,
    curr_state,
    \tlen_cntr_reg_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    \tlen_cntr_reg_reg[0]_0 ,
    \tlen_cntr_reg_reg[6]_0 ,
    \wr_rst_reg_reg[15] ,
    DIN,
    WEBWE);
  output out;
  output \gpregsm1.curr_fwft_state_reg[1] ;
  output [11:0]Q;
  output \gfwd_mode.storage_data1_reg[39] ;
  output [3:0]D;
  output curr_state_reg;
  output \tlen_cntr_reg_reg[6] ;
  output \tlen_cntr_reg_reg[5] ;
  output \tlen_cntr_reg_reg[4] ;
  output \tlen_cntr_reg_reg[3] ;
  output \gfwd_mode.storage_data1_reg[31] ;
  output prog_full_i;
  input aclk;
  input mm2s_to_tdf_tvalid;
  input mcpf_to_argen_tvalid;
  input curr_state;
  input \tlen_cntr_reg_reg[0] ;
  input \gfwd_mode.m_valid_i_reg ;
  input \tlen_cntr_reg_reg[0]_0 ;
  input \tlen_cntr_reg_reg[6]_0 ;
  input [0:0]\wr_rst_reg_reg[15] ;
  input [14:0]DIN;
  input [0:0]WEBWE;

  wire [3:0]D;
  wire [14:0]DIN;
  wire [11:0]Q;
  wire [0:0]WEBWE;
  wire aclk;
  wire curr_state;
  wire curr_state_reg;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[31] ;
  wire \gfwd_mode.storage_data1_reg[39] ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire mcpf_to_argen_tvalid;
  wire mm2s_to_tdf_tvalid;
  wire out;
  wire prog_full_i;
  wire \tlen_cntr_reg_reg[0] ;
  wire \tlen_cntr_reg_reg[0]_0 ;
  wire \tlen_cntr_reg_reg[3] ;
  wire \tlen_cntr_reg_reg[4] ;
  wire \tlen_cntr_reg_reg[5] ;
  wire \tlen_cntr_reg_reg[6] ;
  wire \tlen_cntr_reg_reg[6]_0 ;
  wire [0:0]\wr_rst_reg_reg[15] ;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized2 \grf.rf 
       (.D(D),
        .DIN(DIN),
        .DOUT(Q),
        .WEBWE(WEBWE),
        .aclk(aclk),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[31] (\gfwd_mode.storage_data1_reg[31] ),
        .\gfwd_mode.storage_data1_reg[39] (\gfwd_mode.storage_data1_reg[39] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .mm2s_to_tdf_tvalid(mm2s_to_tdf_tvalid),
        .out(out),
        .prog_full_i(prog_full_i),
        .\tlen_cntr_reg_reg[0] (\tlen_cntr_reg_reg[0] ),
        .\tlen_cntr_reg_reg[0]_0 (\tlen_cntr_reg_reg[0]_0 ),
        .\tlen_cntr_reg_reg[3] (\tlen_cntr_reg_reg[3] ),
        .\tlen_cntr_reg_reg[4] (\tlen_cntr_reg_reg[4] ),
        .\tlen_cntr_reg_reg[5] (\tlen_cntr_reg_reg[5] ),
        .\tlen_cntr_reg_reg[6] (\tlen_cntr_reg_reg[6] ),
        .\tlen_cntr_reg_reg[6]_0 (\tlen_cntr_reg_reg[6]_0 ),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized3
   (out,
    prog_full_i_1,
    we_bcnt,
    Q_reg,
    \goreg_dm.dout_i_reg[0] ,
    Q_reg_0,
    m_axi_bready,
    Q,
    aclk,
    D,
    E,
    awgen_to_mctf_tvalid,
    m_axi_bvalid,
    mem_init_done,
    mux4_out,
    Q_reg_1,
    Q_reg_2);
  output out;
  output prog_full_i_1;
  output we_bcnt;
  output Q_reg;
  output \goreg_dm.dout_i_reg[0] ;
  output Q_reg_0;
  output m_axi_bready;
  input [0:0]Q;
  input aclk;
  input [1:0]D;
  input [0:0]E;
  input awgen_to_mctf_tvalid;
  input m_axi_bvalid;
  input mem_init_done;
  input [1:0]mux4_out;
  input Q_reg_1;
  input Q_reg_2;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire Q_reg_2;
  wire aclk;
  wire awgen_to_mctf_tvalid;
  wire \goreg_dm.dout_i_reg[0] ;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mem_init_done;
  wire [1:0]mux4_out;
  wire out;
  wire prog_full_i_1;
  wire we_bcnt;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized3 \grf.rf 
       (.D(D),
        .E(E),
        .Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .Q_reg_1(Q_reg_1),
        .Q_reg_2(Q_reg_2),
        .aclk(aclk),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mem_init_done(mem_init_done),
        .mux4_out(mux4_out),
        .out(out),
        .prog_full_i_1(prog_full_i_1),
        .we_bcnt(we_bcnt));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__xdcDup__1
   (out,
    \gpfs.prog_full_i_reg ,
    \gfwd_rev.s_ready_i_reg ,
    m_axi_arvalid,
    \m_axi_arid[0] ,
    Q,
    aclk,
    E,
    prog_full_i,
    M_AXI_ARVALID,
    m_axi_arready,
    I147);
  output out;
  output \gpfs.prog_full_i_reg ;
  output \gfwd_rev.s_ready_i_reg ;
  output m_axi_arvalid;
  output [40:0]\m_axi_arid[0] ;
  input [0:0]Q;
  input aclk;
  input [0:0]E;
  input prog_full_i;
  input M_AXI_ARVALID;
  input m_axi_arready;
  input [40:0]I147;

  wire [0:0]E;
  wire [40:0]I147;
  wire M_AXI_ARVALID;
  wire [0:0]Q;
  wire aclk;
  wire \gfwd_rev.s_ready_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_arid[0] ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire out;
  wire prog_full_i;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__xdcDup__1 \grf.rf 
       (.E(E),
        .I147(I147),
        .M_AXI_ARVALID(M_AXI_ARVALID),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_rev.s_ready_i_reg (\gfwd_rev.s_ready_i_reg ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_arid[0] (\m_axi_arid[0] ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .out(out),
        .prog_full_i(prog_full_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1
   (out,
    TREADY_S2MM,
    m_axi_awvalid,
    \m_axi_awid[0] ,
    Q,
    aclk,
    E,
    \gpfs.prog_full_i_reg ,
    prog_full_i,
    m_axi_awvalid_i,
    m_axi_awready,
    DI);
  output out;
  output TREADY_S2MM;
  output m_axi_awvalid;
  output [40:0]\m_axi_awid[0] ;
  input [0:0]Q;
  input aclk;
  input [0:0]E;
  input \gpfs.prog_full_i_reg ;
  input prog_full_i;
  input m_axi_awvalid_i;
  input m_axi_awready;
  input [40:0]DI;

  wire [40:0]DI;
  wire [0:0]E;
  wire [0:0]Q;
  wire TREADY_S2MM;
  wire aclk;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_awid[0] ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire out;
  wire prog_full_i;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth inst_fifo_gen
       (.DI(DI),
        .E(E),
        .Q(Q),
        .TREADY_S2MM(TREADY_S2MM),
        .aclk(aclk),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_awid[0] (\m_axi_awid[0] ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .out(out),
        .prog_full_i(prog_full_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized1
   (out,
    \gpfs.prog_full_i_reg ,
    m_axi_wvalid,
    \m_axi_wdata[31] ,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[33] ,
    E,
    m_axi_wready,
    m_axi_wvalid_i);
  output out;
  output \gpfs.prog_full_i_reg ;
  output m_axi_wvalid;
  output [32:0]\m_axi_wdata[31] ;
  input aclk;
  input [0:0]Q;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]E;
  input m_axi_wready;
  input m_axi_wvalid_i;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire \gpfs.prog_full_i_reg ;
  wire [32:0]\m_axi_wdata[31] ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire out;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized0 inst_fifo_gen
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_wdata[31] (\m_axi_wdata[31] ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized3
   (out,
    \gpfs.prog_full_i_reg ,
    curr_state_reg,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    \goreg_dm.dout_i_reg[6] ,
    D,
    Q,
    aclk,
    p_19_out,
    prog_full_i,
    curr_state,
    areset_d1,
    sdp_rd_addr_in_i,
    \gnstage1.q_dly_reg[1][0] ,
    \pkt_cnt_reg_reg[5] ,
    PAYLOAD_FROM_MTF);
  output out;
  output \gpfs.prog_full_i_reg ;
  output curr_state_reg;
  output \gfwd_mode.storage_data1_reg[0] ;
  output \gfwd_mode.m_valid_i_reg ;
  output \goreg_dm.dout_i_reg[6] ;
  output [5:0]D;
  input [0:0]Q;
  input aclk;
  input p_19_out;
  input prog_full_i;
  input curr_state;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input \gnstage1.q_dly_reg[1][0] ;
  input [5:0]\pkt_cnt_reg_reg[5] ;
  input [6:0]PAYLOAD_FROM_MTF;

  wire [5:0]D;
  wire [6:0]PAYLOAD_FROM_MTF;
  wire [0:0]Q;
  wire aclk;
  wire areset_d1;
  wire curr_state;
  wire curr_state_reg;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \goreg_dm.dout_i_reg[6] ;
  wire \gpfs.prog_full_i_reg ;
  wire out;
  wire p_19_out;
  wire [5:0]\pkt_cnt_reg_reg[5] ;
  wire prog_full_i;
  wire sdp_rd_addr_in_i;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized1 inst_fifo_gen
       (.D(D),
        .PAYLOAD_FROM_MTF(PAYLOAD_FROM_MTF),
        .Q(Q),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\goreg_dm.dout_i_reg[6] (\goreg_dm.dout_i_reg[6] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .out(out),
        .p_19_out(p_19_out),
        .\pkt_cnt_reg_reg[5] (\pkt_cnt_reg_reg[5] ),
        .prog_full_i(prog_full_i),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized5
   (out,
    \gpregsm1.curr_fwft_state_reg[1] ,
    Q,
    \gfwd_mode.storage_data1_reg[39] ,
    D,
    curr_state_reg,
    \tlen_cntr_reg_reg[6] ,
    \tlen_cntr_reg_reg[5] ,
    \tlen_cntr_reg_reg[4] ,
    \tlen_cntr_reg_reg[3] ,
    \gfwd_mode.storage_data1_reg[31] ,
    prog_full_i,
    aclk,
    mm2s_to_tdf_tvalid,
    mcpf_to_argen_tvalid,
    curr_state,
    \tlen_cntr_reg_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    \tlen_cntr_reg_reg[0]_0 ,
    \tlen_cntr_reg_reg[6]_0 ,
    \wr_rst_reg_reg[15] ,
    DIN,
    WEBWE);
  output out;
  output \gpregsm1.curr_fwft_state_reg[1] ;
  output [11:0]Q;
  output \gfwd_mode.storage_data1_reg[39] ;
  output [3:0]D;
  output curr_state_reg;
  output \tlen_cntr_reg_reg[6] ;
  output \tlen_cntr_reg_reg[5] ;
  output \tlen_cntr_reg_reg[4] ;
  output \tlen_cntr_reg_reg[3] ;
  output \gfwd_mode.storage_data1_reg[31] ;
  output prog_full_i;
  input aclk;
  input mm2s_to_tdf_tvalid;
  input mcpf_to_argen_tvalid;
  input curr_state;
  input \tlen_cntr_reg_reg[0] ;
  input \gfwd_mode.m_valid_i_reg ;
  input \tlen_cntr_reg_reg[0]_0 ;
  input \tlen_cntr_reg_reg[6]_0 ;
  input [0:0]\wr_rst_reg_reg[15] ;
  input [14:0]DIN;
  input [0:0]WEBWE;

  wire [3:0]D;
  wire [14:0]DIN;
  wire [11:0]Q;
  wire [0:0]WEBWE;
  wire aclk;
  wire curr_state;
  wire curr_state_reg;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[31] ;
  wire \gfwd_mode.storage_data1_reg[39] ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire mcpf_to_argen_tvalid;
  wire mm2s_to_tdf_tvalid;
  wire out;
  wire prog_full_i;
  wire \tlen_cntr_reg_reg[0] ;
  wire \tlen_cntr_reg_reg[0]_0 ;
  wire \tlen_cntr_reg_reg[3] ;
  wire \tlen_cntr_reg_reg[4] ;
  wire \tlen_cntr_reg_reg[5] ;
  wire \tlen_cntr_reg_reg[6] ;
  wire \tlen_cntr_reg_reg[6]_0 ;
  wire [0:0]\wr_rst_reg_reg[15] ;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized2 inst_fifo_gen
       (.D(D),
        .DIN(DIN),
        .DOUT(Q),
        .WEBWE(WEBWE),
        .aclk(aclk),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[31] (\gfwd_mode.storage_data1_reg[31] ),
        .\gfwd_mode.storage_data1_reg[39] (\gfwd_mode.storage_data1_reg[39] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .mm2s_to_tdf_tvalid(mm2s_to_tdf_tvalid),
        .out(out),
        .prog_full_i(prog_full_i),
        .\tlen_cntr_reg_reg[0] (\tlen_cntr_reg_reg[0] ),
        .\tlen_cntr_reg_reg[0]_0 (\tlen_cntr_reg_reg[0]_0 ),
        .\tlen_cntr_reg_reg[3] (\tlen_cntr_reg_reg[3] ),
        .\tlen_cntr_reg_reg[4] (\tlen_cntr_reg_reg[4] ),
        .\tlen_cntr_reg_reg[5] (\tlen_cntr_reg_reg[5] ),
        .\tlen_cntr_reg_reg[6] (\tlen_cntr_reg_reg[6] ),
        .\tlen_cntr_reg_reg[6]_0 (\tlen_cntr_reg_reg[6]_0 ),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized7
   (out,
    prog_full_i_1,
    we_bcnt,
    Q_reg,
    \goreg_dm.dout_i_reg[0] ,
    Q_reg_0,
    m_axi_bready,
    Q,
    aclk,
    D,
    E,
    awgen_to_mctf_tvalid,
    m_axi_bvalid,
    mem_init_done,
    mux4_out,
    Q_reg_1,
    Q_reg_2);
  output out;
  output prog_full_i_1;
  output we_bcnt;
  output Q_reg;
  output \goreg_dm.dout_i_reg[0] ;
  output Q_reg_0;
  output m_axi_bready;
  input [0:0]Q;
  input aclk;
  input [1:0]D;
  input [0:0]E;
  input awgen_to_mctf_tvalid;
  input m_axi_bvalid;
  input mem_init_done;
  input [1:0]mux4_out;
  input Q_reg_1;
  input Q_reg_2;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire Q_reg_2;
  wire aclk;
  wire awgen_to_mctf_tvalid;
  wire \goreg_dm.dout_i_reg[0] ;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mem_init_done;
  wire [1:0]mux4_out;
  wire out;
  wire prog_full_i_1;
  wire we_bcnt;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized3 inst_fifo_gen
       (.D(D),
        .E(E),
        .Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .Q_reg_1(Q_reg_1),
        .Q_reg_2(Q_reg_2),
        .aclk(aclk),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mem_init_done(mem_init_done),
        .mux4_out(mux4_out),
        .out(out),
        .prog_full_i_1(prog_full_i_1),
        .we_bcnt(we_bcnt));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__xdcDup__1
   (out,
    \gpfs.prog_full_i_reg ,
    \gfwd_rev.s_ready_i_reg ,
    m_axi_arvalid,
    \m_axi_arid[0] ,
    Q,
    aclk,
    E,
    prog_full_i,
    M_AXI_ARVALID,
    m_axi_arready,
    I147);
  output out;
  output \gpfs.prog_full_i_reg ;
  output \gfwd_rev.s_ready_i_reg ;
  output m_axi_arvalid;
  output [40:0]\m_axi_arid[0] ;
  input [0:0]Q;
  input aclk;
  input [0:0]E;
  input prog_full_i;
  input M_AXI_ARVALID;
  input m_axi_arready;
  input [40:0]I147;

  wire [0:0]E;
  wire [40:0]I147;
  wire M_AXI_ARVALID;
  wire [0:0]Q;
  wire aclk;
  wire \gfwd_rev.s_ready_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_arid[0] ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire out;
  wire prog_full_i;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__xdcDup__1 inst_fifo_gen
       (.E(E),
        .I147(I147),
        .M_AXI_ARVALID(M_AXI_ARVALID),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_rev.s_ready_i_reg (\gfwd_rev.s_ready_i_reg ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_arid[0] (\m_axi_arid[0] ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .out(out),
        .prog_full_i(prog_full_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_compare" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0
   (comp0,
    v1_reg);
  output comp0;
  input [4:0]v1_reg;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp0;
  wire [4:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],v1_reg[4]}));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_compare" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_0
   (ram_full_i_reg,
    v1_reg_0,
    \gc0.count_d1_reg[8] ,
    SR,
    comp0,
    E,
    out,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    m_axi_wvalid_i);
  output ram_full_i_reg;
  input [0:0]v1_reg_0;
  input [3:0]\gc0.count_d1_reg[8] ;
  input [0:0]SR;
  input comp0;
  input [0:0]E;
  input out;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input m_axi_wvalid_i;

  wire [0:0]E;
  wire [0:0]SR;
  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp0;
  wire comp1;
  wire [3:0]\gc0.count_d1_reg[8] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire m_axi_wvalid_i;
  wire out;
  wire ram_full_fb_i_i_2__2_n_0;
  wire ram_full_i_reg;
  wire [0:0]v1_reg_0;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S({\gc0.count_d1_reg[8] [2:0],v1_reg_0}));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gc0.count_d1_reg[8] [3]}));
  LUT6 #(
    .INIT(64'hAAEEAAEEAFFFAAEE)) 
    ram_full_fb_i_i_1__3
       (.I0(SR),
        .I1(ram_full_fb_i_i_2__2_n_0),
        .I2(comp0),
        .I3(E),
        .I4(out),
        .I5(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .O(ram_full_i_reg));
  LUT3 #(
    .INIT(8'h08)) 
    ram_full_fb_i_i_2__2
       (.I0(comp1),
        .I1(m_axi_wvalid_i),
        .I2(out),
        .O(ram_full_fb_i_i_2__2_n_0));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_compare" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_1
   (ram_empty_i_reg,
    \gc0.count_d1_reg[0] ,
    \gc0.count_d1_reg[2] ,
    \gc0.count_d1_reg[4] ,
    \gc0.count_d1_reg[6] ,
    \gc0.count_d1_reg[8] ,
    out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    E,
    ram_full_fb_i_reg,
    comp1);
  output ram_empty_i_reg;
  input \gc0.count_d1_reg[0] ;
  input \gc0.count_d1_reg[2] ;
  input \gc0.count_d1_reg[4] ;
  input \gc0.count_d1_reg[6] ;
  input \gc0.count_d1_reg[8] ;
  input out;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input [0:0]E;
  input ram_full_fb_i_reg;
  input comp1;

  wire [0:0]E;
  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp0;
  wire comp1;
  wire \gc0.count_d1_reg[0] ;
  wire \gc0.count_d1_reg[2] ;
  wire \gc0.count_d1_reg[4] ;
  wire \gc0.count_d1_reg[6] ;
  wire \gc0.count_d1_reg[8] ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire ram_empty_i_reg;
  wire ram_full_fb_i_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S({\gc0.count_d1_reg[6] ,\gc0.count_d1_reg[4] ,\gc0.count_d1_reg[2] ,\gc0.count_d1_reg[0] }));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gc0.count_d1_reg[8] }));
  LUT6 #(
    .INIT(64'hFFFAF2F2FAFAF2F2)) 
    ram_empty_fb_i_i_1__3
       (.I0(out),
        .I1(comp0),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .I3(E),
        .I4(ram_full_fb_i_reg),
        .I5(comp1),
        .O(ram_empty_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_compare" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_13
   (ram_empty_i_reg,
    \gcc0.gc0.count_d1_reg[0] ,
    \gcc0.gc0.count_d1_reg[2] ,
    \gcc0.gc0.count_d1_reg[4] ,
    \gcc0.gc0.count_d1_reg[6] ,
    \gc0.count_d1_reg[8] ,
    out,
    E,
    comp1,
    mcpf_to_argen_tvalid,
    ram_full_fb_i_reg);
  output ram_empty_i_reg;
  input \gcc0.gc0.count_d1_reg[0] ;
  input \gcc0.gc0.count_d1_reg[2] ;
  input \gcc0.gc0.count_d1_reg[4] ;
  input \gcc0.gc0.count_d1_reg[6] ;
  input \gc0.count_d1_reg[8] ;
  input out;
  input [0:0]E;
  input comp1;
  input mcpf_to_argen_tvalid;
  input ram_full_fb_i_reg;

  wire [0:0]E;
  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp0;
  wire comp1;
  wire \gc0.count_d1_reg[8] ;
  wire \gcc0.gc0.count_d1_reg[0] ;
  wire \gcc0.gc0.count_d1_reg[2] ;
  wire \gcc0.gc0.count_d1_reg[4] ;
  wire \gcc0.gc0.count_d1_reg[6] ;
  wire mcpf_to_argen_tvalid;
  wire out;
  wire ram_empty_i_reg;
  wire ram_full_fb_i_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S({\gcc0.gc0.count_d1_reg[6] ,\gcc0.gc0.count_d1_reg[4] ,\gcc0.gc0.count_d1_reg[2] ,\gcc0.gc0.count_d1_reg[0] }));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gc0.count_d1_reg[8] }));
  LUT6 #(
    .INIT(64'hFCCCFCCC4444FCCC)) 
    ram_empty_fb_i_i_1__0
       (.I0(comp0),
        .I1(out),
        .I2(E),
        .I3(comp1),
        .I4(mcpf_to_argen_tvalid),
        .I5(ram_full_fb_i_reg),
        .O(ram_empty_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_compare" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_14
   (comp1,
    v1_reg,
    \gc0.count_reg[8] );
  output comp1;
  input [3:0]v1_reg;
  input \gc0.count_reg[8] ;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp1;
  wire \gc0.count_reg[8] ;
  wire [3:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gc0.count_reg[8] }));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_compare" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_2
   (comp1,
    v1_reg,
    \gcc0.gc0.count_d1_reg[6] );
  output comp1;
  input [1:0]v1_reg;
  input [2:0]\gcc0.gc0.count_d1_reg[6] ;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp1;
  wire [2:0]\gcc0.gc0.count_d1_reg[6] ;
  wire [1:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S({\gcc0.gc0.count_d1_reg[6] ,v1_reg[0]}));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],v1_reg[1]}));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_compare" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_8
   (ram_full_comb__6,
    v1_reg,
    \gc0.count_d1_reg[8] ,
    mcpf_to_argen_tvalid,
    comp1,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    out,
    p_8_out);
  output ram_full_comb__6;
  input [3:0]v1_reg;
  input \gc0.count_d1_reg[8] ;
  input mcpf_to_argen_tvalid;
  input comp1;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input out;
  input p_8_out;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp0;
  wire comp1;
  wire \gc0.count_d1_reg[8] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire mcpf_to_argen_tvalid;
  wire out;
  wire p_8_out;
  wire ram_full_comb__6;
  wire [3:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gc0.count_d1_reg[8] }));
  LUT6 #(
    .INIT(64'h0055000000FFC0C0)) 
    ram_full_fb_i_i_1__0
       (.I0(comp0),
        .I1(mcpf_to_argen_tvalid),
        .I2(comp1),
        .I3(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I4(out),
        .I5(p_8_out),
        .O(ram_full_comb__6));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_compare" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_9
   (comp1,
    v1_reg_0,
    \gc0.count_d1_reg[8] );
  output comp1;
  input [3:0]v1_reg_0;
  input \gc0.count_d1_reg[8] ;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp1;
  wire \gc0.count_d1_reg[8] ;
  wire [3:0]v1_reg_0;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_0));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],\gc0.count_d1_reg[8] }));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_synth" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth
   (out,
    TREADY_S2MM,
    m_axi_awvalid,
    \m_axi_awid[0] ,
    Q,
    aclk,
    E,
    \gpfs.prog_full_i_reg ,
    prog_full_i,
    m_axi_awvalid_i,
    m_axi_awready,
    DI);
  output out;
  output TREADY_S2MM;
  output m_axi_awvalid;
  output [40:0]\m_axi_awid[0] ;
  input [0:0]Q;
  input aclk;
  input [0:0]E;
  input \gpfs.prog_full_i_reg ;
  input prog_full_i;
  input m_axi_awvalid_i;
  input m_axi_awready;
  input [40:0]DI;

  wire [40:0]DI;
  wire [0:0]E;
  wire [0:0]Q;
  wire TREADY_S2MM;
  wire aclk;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_awid[0] ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire out;
  wire prog_full_i;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_top \gconvfifo.rf 
       (.DI(DI),
        .E(E),
        .Q(Q),
        .TREADY_S2MM(TREADY_S2MM),
        .aclk(aclk),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_awid[0] (\m_axi_awid[0] ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .out(out),
        .prog_full_i(prog_full_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_synth" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized0
   (out,
    \gpfs.prog_full_i_reg ,
    m_axi_wvalid,
    \m_axi_wdata[31] ,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[33] ,
    E,
    m_axi_wready,
    m_axi_wvalid_i);
  output out;
  output \gpfs.prog_full_i_reg ;
  output m_axi_wvalid;
  output [32:0]\m_axi_wdata[31] ;
  input aclk;
  input [0:0]Q;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]E;
  input m_axi_wready;
  input m_axi_wvalid_i;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire \gpfs.prog_full_i_reg ;
  wire [32:0]\m_axi_wdata[31] ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire out;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized0 \gconvfifo.rf 
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_wdata[31] (\m_axi_wdata[31] ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_synth" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized1
   (out,
    \gpfs.prog_full_i_reg ,
    curr_state_reg,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    \goreg_dm.dout_i_reg[6] ,
    D,
    Q,
    aclk,
    p_19_out,
    prog_full_i,
    curr_state,
    areset_d1,
    sdp_rd_addr_in_i,
    \gnstage1.q_dly_reg[1][0] ,
    \pkt_cnt_reg_reg[5] ,
    PAYLOAD_FROM_MTF);
  output out;
  output \gpfs.prog_full_i_reg ;
  output curr_state_reg;
  output \gfwd_mode.storage_data1_reg[0] ;
  output \gfwd_mode.m_valid_i_reg ;
  output \goreg_dm.dout_i_reg[6] ;
  output [5:0]D;
  input [0:0]Q;
  input aclk;
  input p_19_out;
  input prog_full_i;
  input curr_state;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input \gnstage1.q_dly_reg[1][0] ;
  input [5:0]\pkt_cnt_reg_reg[5] ;
  input [6:0]PAYLOAD_FROM_MTF;

  wire [5:0]D;
  wire [6:0]PAYLOAD_FROM_MTF;
  wire [0:0]Q;
  wire aclk;
  wire areset_d1;
  wire curr_state;
  wire curr_state_reg;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \goreg_dm.dout_i_reg[6] ;
  wire \gpfs.prog_full_i_reg ;
  wire out;
  wire p_19_out;
  wire [5:0]\pkt_cnt_reg_reg[5] ;
  wire prog_full_i;
  wire sdp_rd_addr_in_i;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized1 \gconvfifo.rf 
       (.D(D),
        .PAYLOAD_FROM_MTF(PAYLOAD_FROM_MTF),
        .Q(Q),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\goreg_dm.dout_i_reg[6] (\goreg_dm.dout_i_reg[6] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .out(out),
        .p_19_out(p_19_out),
        .\pkt_cnt_reg_reg[5] (\pkt_cnt_reg_reg[5] ),
        .prog_full_i(prog_full_i),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_synth" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized2
   (out,
    \gpregsm1.curr_fwft_state_reg[1] ,
    DOUT,
    \gfwd_mode.storage_data1_reg[39] ,
    D,
    curr_state_reg,
    \tlen_cntr_reg_reg[6] ,
    \tlen_cntr_reg_reg[5] ,
    \tlen_cntr_reg_reg[4] ,
    \tlen_cntr_reg_reg[3] ,
    \gfwd_mode.storage_data1_reg[31] ,
    prog_full_i,
    aclk,
    mm2s_to_tdf_tvalid,
    mcpf_to_argen_tvalid,
    curr_state,
    \tlen_cntr_reg_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    \tlen_cntr_reg_reg[0]_0 ,
    \tlen_cntr_reg_reg[6]_0 ,
    \wr_rst_reg_reg[15] ,
    DIN,
    WEBWE);
  output out;
  output \gpregsm1.curr_fwft_state_reg[1] ;
  output [11:0]DOUT;
  output \gfwd_mode.storage_data1_reg[39] ;
  output [3:0]D;
  output curr_state_reg;
  output \tlen_cntr_reg_reg[6] ;
  output \tlen_cntr_reg_reg[5] ;
  output \tlen_cntr_reg_reg[4] ;
  output \tlen_cntr_reg_reg[3] ;
  output \gfwd_mode.storage_data1_reg[31] ;
  output prog_full_i;
  input aclk;
  input mm2s_to_tdf_tvalid;
  input mcpf_to_argen_tvalid;
  input curr_state;
  input \tlen_cntr_reg_reg[0] ;
  input \gfwd_mode.m_valid_i_reg ;
  input \tlen_cntr_reg_reg[0]_0 ;
  input \tlen_cntr_reg_reg[6]_0 ;
  input [0:0]\wr_rst_reg_reg[15] ;
  input [14:0]DIN;
  input [0:0]WEBWE;

  wire [3:0]D;
  wire [14:0]DIN;
  wire [11:0]DOUT;
  wire [0:0]WEBWE;
  wire aclk;
  wire curr_state;
  wire curr_state_reg;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[31] ;
  wire \gfwd_mode.storage_data1_reg[39] ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire mcpf_to_argen_tvalid;
  wire mm2s_to_tdf_tvalid;
  wire out;
  wire prog_full_i;
  wire \tlen_cntr_reg_reg[0] ;
  wire \tlen_cntr_reg_reg[0]_0 ;
  wire \tlen_cntr_reg_reg[3] ;
  wire \tlen_cntr_reg_reg[4] ;
  wire \tlen_cntr_reg_reg[5] ;
  wire \tlen_cntr_reg_reg[6] ;
  wire \tlen_cntr_reg_reg[6]_0 ;
  wire [0:0]\wr_rst_reg_reg[15] ;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized2 \gconvfifo.rf 
       (.D(D),
        .DIN(DIN),
        .Q(DOUT),
        .WEBWE(WEBWE),
        .aclk(aclk),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[31] (\gfwd_mode.storage_data1_reg[31] ),
        .\gfwd_mode.storage_data1_reg[39] (\gfwd_mode.storage_data1_reg[39] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .mm2s_to_tdf_tvalid(mm2s_to_tdf_tvalid),
        .out(out),
        .prog_full_i(prog_full_i),
        .\tlen_cntr_reg_reg[0] (\tlen_cntr_reg_reg[0] ),
        .\tlen_cntr_reg_reg[0]_0 (\tlen_cntr_reg_reg[0]_0 ),
        .\tlen_cntr_reg_reg[3] (\tlen_cntr_reg_reg[3] ),
        .\tlen_cntr_reg_reg[4] (\tlen_cntr_reg_reg[4] ),
        .\tlen_cntr_reg_reg[5] (\tlen_cntr_reg_reg[5] ),
        .\tlen_cntr_reg_reg[6] (\tlen_cntr_reg_reg[6] ),
        .\tlen_cntr_reg_reg[6]_0 (\tlen_cntr_reg_reg[6]_0 ),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_synth" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized3
   (out,
    prog_full_i_1,
    we_bcnt,
    Q_reg,
    \goreg_dm.dout_i_reg[0] ,
    Q_reg_0,
    m_axi_bready,
    Q,
    aclk,
    D,
    E,
    awgen_to_mctf_tvalid,
    m_axi_bvalid,
    mem_init_done,
    mux4_out,
    Q_reg_1,
    Q_reg_2);
  output out;
  output prog_full_i_1;
  output we_bcnt;
  output Q_reg;
  output \goreg_dm.dout_i_reg[0] ;
  output Q_reg_0;
  output m_axi_bready;
  input [0:0]Q;
  input aclk;
  input [1:0]D;
  input [0:0]E;
  input awgen_to_mctf_tvalid;
  input m_axi_bvalid;
  input mem_init_done;
  input [1:0]mux4_out;
  input Q_reg_1;
  input Q_reg_2;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire Q_reg_2;
  wire aclk;
  wire awgen_to_mctf_tvalid;
  wire \goreg_dm.dout_i_reg[0] ;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mem_init_done;
  wire [1:0]mux4_out;
  wire out;
  wire prog_full_i_1;
  wire we_bcnt;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized3 \gconvfifo.rf 
       (.D(D),
        .E(E),
        .Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .Q_reg_1(Q_reg_1),
        .Q_reg_2(Q_reg_2),
        .aclk(aclk),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mem_init_done(mem_init_done),
        .mux4_out(mux4_out),
        .out(out),
        .prog_full_i_1(prog_full_i_1),
        .we_bcnt(we_bcnt));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_synth" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__xdcDup__1
   (out,
    \gpfs.prog_full_i_reg ,
    \gfwd_rev.s_ready_i_reg ,
    m_axi_arvalid,
    \m_axi_arid[0] ,
    Q,
    aclk,
    E,
    prog_full_i,
    M_AXI_ARVALID,
    m_axi_arready,
    I147);
  output out;
  output \gpfs.prog_full_i_reg ;
  output \gfwd_rev.s_ready_i_reg ;
  output m_axi_arvalid;
  output [40:0]\m_axi_arid[0] ;
  input [0:0]Q;
  input aclk;
  input [0:0]E;
  input prog_full_i;
  input M_AXI_ARVALID;
  input m_axi_arready;
  input [40:0]I147;

  wire [0:0]E;
  wire [40:0]I147;
  wire M_AXI_ARVALID;
  wire [0:0]Q;
  wire aclk;
  wire \gfwd_rev.s_ready_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_arid[0] ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire out;
  wire prog_full_i;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__xdcDup__1 \gconvfifo.rf 
       (.E(E),
        .I147(I147),
        .M_AXI_ARVALID(M_AXI_ARVALID),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_rev.s_ready_i_reg (\gfwd_rev.s_ready_i_reg ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_arid[0] (\m_axi_arid[0] ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .out(out),
        .prog_full_i(prog_full_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_wr_pf_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss
   (\gpfs.prog_full_i_reg_0 ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    p_8_out,
    aclk,
    p_19_out,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    D);
  output \gpfs.prog_full_i_reg_0 ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input p_8_out;
  input aclk;
  input p_19_out;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [3:0]D;

  wire [3:0]D;
  wire aclk;
  wire [4:1]diff_pntr_pad;
  wire eqOp__2;
  wire \gpfs.prog_full_i_i_1_n_0 ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire p_19_out;
  wire p_8_out;
  wire ram_rd_en_i;
  wire ram_wr_en_i;

  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(diff_pntr_pad[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(diff_pntr_pad[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(diff_pntr_pad[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(diff_pntr_pad[4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT5 #(
    .INIT(32'h55150400)) 
    \gpfs.prog_full_i_i_1 
       (.I0(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I1(eqOp__2),
        .I2(ram_rd_en_i),
        .I3(ram_wr_en_i),
        .I4(\gpfs.prog_full_i_reg_0 ),
        .O(\gpfs.prog_full_i_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \gpfs.prog_full_i_i_2 
       (.I0(diff_pntr_pad[1]),
        .I1(diff_pntr_pad[2]),
        .I2(diff_pntr_pad[4]),
        .I3(diff_pntr_pad[3]),
        .O(eqOp__2));
  FDSE #(
    .INIT(1'b1)) 
    \gpfs.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gpfs.prog_full_i_i_1_n_0 ),
        .Q(\gpfs.prog_full_i_reg_0 ),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_rd_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(p_8_out),
        .Q(ram_rd_en_i),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_wr_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(p_19_out),
        .Q(ram_wr_en_i),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_wr_pf_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss_177
   (TREADY_S2MM,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    p_8_out,
    aclk,
    E,
    \gpfs.prog_full_i_reg_0 ,
    prog_full_i,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    D);
  output TREADY_S2MM;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input p_8_out;
  input aclk;
  input [0:0]E;
  input \gpfs.prog_full_i_reg_0 ;
  input prog_full_i;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [3:0]D;

  wire [3:0]D;
  wire [0:0]E;
  wire TREADY_S2MM;
  wire aclk;
  wire [4:1]diff_pntr_pad;
  wire \gpfs.prog_full_i_i_1__2_n_0 ;
  wire \gpfs.prog_full_i_i_2__2_n_0 ;
  wire \gpfs.prog_full_i_i_3__0_n_0 ;
  wire \gpfs.prog_full_i_i_4_n_0 ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire p_8_out;
  wire prog_full_i;
  wire prog_full_i__0;
  wire ram_rd_en_i;
  wire ram_wr_en_i;

  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(diff_pntr_pad[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(diff_pntr_pad[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(diff_pntr_pad[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(diff_pntr_pad[4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT3 #(
    .INIT(8'h01)) 
    \gno_bkp_on_tready.s_axis_tready_i_i_1 
       (.I0(prog_full_i__0),
        .I1(\gpfs.prog_full_i_reg_0 ),
        .I2(prog_full_i),
        .O(TREADY_S2MM));
  LUT5 #(
    .INIT(32'h888F8880)) 
    \gpfs.prog_full_i_i_1__2 
       (.I0(\gpfs.prog_full_i_i_2__2_n_0 ),
        .I1(\gpfs.prog_full_i_i_3__0_n_0 ),
        .I2(\gpfs.prog_full_i_i_4_n_0 ),
        .I3(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I4(prog_full_i__0),
        .O(\gpfs.prog_full_i_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \gpfs.prog_full_i_i_2__2 
       (.I0(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I1(ram_wr_en_i),
        .I2(ram_rd_en_i),
        .I3(diff_pntr_pad[4]),
        .O(\gpfs.prog_full_i_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \gpfs.prog_full_i_i_3__0 
       (.I0(diff_pntr_pad[3]),
        .I1(diff_pntr_pad[2]),
        .I2(diff_pntr_pad[1]),
        .O(\gpfs.prog_full_i_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000200000)) 
    \gpfs.prog_full_i_i_4 
       (.I0(diff_pntr_pad[3]),
        .I1(diff_pntr_pad[4]),
        .I2(diff_pntr_pad[2]),
        .I3(diff_pntr_pad[1]),
        .I4(ram_wr_en_i),
        .I5(ram_rd_en_i),
        .O(\gpfs.prog_full_i_i_4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gpfs.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gpfs.prog_full_i_i_1__2_n_0 ),
        .Q(prog_full_i__0),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_rd_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(p_8_out),
        .Q(ram_rd_en_i),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_wr_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(E),
        .Q(ram_wr_en_i),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_wr_pf_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss_187
   (\gpfs.prog_full_i_reg_0 ,
    \gfwd_rev.s_ready_i_reg ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    p_8_out,
    aclk,
    E,
    prog_full_i,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    D);
  output \gpfs.prog_full_i_reg_0 ;
  output \gfwd_rev.s_ready_i_reg ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input p_8_out;
  input aclk;
  input [0:0]E;
  input prog_full_i;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [3:0]D;

  wire [3:0]D;
  wire [0:0]E;
  wire aclk;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ;
  wire \gfwd_rev.s_ready_i_reg ;
  wire \gpfs.prog_full_i_i_1__4_n_0 ;
  wire \gpfs.prog_full_i_i_2__4_n_0 ;
  wire \gpfs.prog_full_i_i_3__2_n_0 ;
  wire \gpfs.prog_full_i_i_4__0_n_0 ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire p_8_out;
  wire prog_full_i;
  wire ram_rd_en_i;
  wire ram_wr_en_i;

  LUT2 #(
    .INIT(4'h1)) 
    \FSM_onehot_gfwd_rev.state[3]_i_3 
       (.I0(\gpfs.prog_full_i_reg_0 ),
        .I1(prog_full_i),
        .O(\gfwd_rev.s_ready_i_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT5 #(
    .INIT(32'h888F8880)) 
    \gpfs.prog_full_i_i_1__4 
       (.I0(\gpfs.prog_full_i_i_2__4_n_0 ),
        .I1(\gpfs.prog_full_i_i_3__2_n_0 ),
        .I2(\gpfs.prog_full_i_i_4__0_n_0 ),
        .I3(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I4(\gpfs.prog_full_i_reg_0 ),
        .O(\gpfs.prog_full_i_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \gpfs.prog_full_i_i_2__4 
       (.I0(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I1(ram_wr_en_i),
        .I2(ram_rd_en_i),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ),
        .O(\gpfs.prog_full_i_i_2__4_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \gpfs.prog_full_i_i_3__2 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ),
        .O(\gpfs.prog_full_i_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000200000)) 
    \gpfs.prog_full_i_i_4__0 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ),
        .I4(ram_wr_en_i),
        .I5(ram_rd_en_i),
        .O(\gpfs.prog_full_i_i_4__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gpfs.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gpfs.prog_full_i_i_1__4_n_0 ),
        .Q(\gpfs.prog_full_i_reg_0 ),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_rd_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(p_8_out),
        .Q(ram_rd_en_i),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_wr_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(E),
        .Q(ram_wr_en_i),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_wr_pf_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized0
   (\gpfs.prog_full_i_reg_0 ,
    SR,
    E,
    aclk,
    \gfwd_mode.m_valid_i_reg ,
    p_3_out,
    Q,
    S,
    \gcc0.gc0.count_reg[7] ,
    \gc0.count_d1_reg[8] ,
    \grstd1.grst_full.grst_f.rst_d3_reg );
  output \gpfs.prog_full_i_reg_0 ;
  input [0:0]SR;
  input [0:0]E;
  input aclk;
  input [0:0]\gfwd_mode.m_valid_i_reg ;
  input p_3_out;
  input [7:0]Q;
  input [3:0]S;
  input [3:0]\gcc0.gc0.count_reg[7] ;
  input [0:0]\gc0.count_d1_reg[8] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire aclk;
  wire eqOp__7;
  wire [0:0]\gc0.count_d1_reg[8] ;
  wire [3:0]\gcc0.gc0.count_reg[7] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9] ;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire \gpfs.prog_full_i_i_1__3_n_0 ;
  wire \gpfs.prog_full_i_i_3__1_n_0 ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire p_3_out;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__0_n_4;
  wire plusOp_carry__0_n_5;
  wire plusOp_carry__0_n_6;
  wire plusOp_carry__0_n_7;
  wire plusOp_carry__1_n_7;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire plusOp_carry_n_4;
  wire plusOp_carry_n_5;
  wire plusOp_carry_n_6;
  wire plusOp_carry_n_7;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire [3:0]NLW_plusOp_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_plusOp_carry__1_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp_carry_n_7),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp_carry_n_6),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp_carry_n_5),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp_carry_n_4),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp_carry__0_n_7),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp_carry__0_n_6),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp_carry__0_n_5),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp_carry__0_n_4),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp_carry__1_n_7),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h51550040)) 
    \gpfs.prog_full_i_i_1__3 
       (.I0(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I1(eqOp__7),
        .I2(ram_wr_en_i),
        .I3(ram_rd_en_i),
        .I4(\gpfs.prog_full_i_reg_0 ),
        .O(\gpfs.prog_full_i_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \gpfs.prog_full_i_i_2__3 
       (.I0(\gpfs.prog_full_i_i_3__1_n_0 ),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1] ),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2] ),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3] ),
        .O(eqOp__7));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \gpfs.prog_full_i_i_3__1 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5] ),
        .I1(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4] ),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6] ),
        .I3(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7] ),
        .I4(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9] ),
        .I5(\gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8] ),
        .O(\gpfs.prog_full_i_i_3__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gpfs.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gpfs.prog_full_i_i_1__3_n_0 ),
        .Q(\gpfs.prog_full_i_reg_0 ),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_rd_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(E),
        .Q(ram_rd_en_i),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_wr_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.m_valid_i_reg ),
        .Q(ram_wr_en_i),
        .R(SR));
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(p_3_out),
        .DI(Q[3:0]),
        .O({plusOp_carry_n_4,plusOp_carry_n_5,plusOp_carry_n_6,plusOp_carry_n_7}),
        .S(S));
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O({plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6,plusOp_carry__0_n_7}),
        .S(\gcc0.gc0.count_reg[7] ));
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO(NLW_plusOp_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__1_O_UNCONNECTED[3:1],plusOp_carry__1_n_7}),
        .S({1'b0,1'b0,1'b0,\gc0.count_d1_reg[8] }));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_wr_pf_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized1
   (prog_full_i,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    p_8_out,
    aclk,
    WEBWE,
    ram_full_fb_i_reg,
    Q,
    S,
    \gcc0.gc0.count_reg[7] ,
    \gcc0.gc0.count_reg[8] ,
    \grstd1.grst_full.grst_f.rst_d3_reg );
  output prog_full_i;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input p_8_out;
  input aclk;
  input [0:0]WEBWE;
  input ram_full_fb_i_reg;
  input [7:0]Q;
  input [3:0]S;
  input [3:0]\gcc0.gc0.count_reg[7] ;
  input [0:0]\gcc0.gc0.count_reg[8] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;

  wire [7:0]Q;
  wire [3:0]S;
  wire [0:0]WEBWE;
  wire aclk;
  wire [9:1]diff_pntr_pad;
  wire eqOp__7;
  wire [3:0]\gcc0.gc0.count_reg[7] ;
  wire [0:0]\gcc0.gc0.count_reg[8] ;
  wire \gpfs.prog_full_i_i_1__0_n_0 ;
  wire \gpfs.prog_full_i_i_3_n_0 ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire p_8_out;
  wire [9:1]plusOp;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire prog_full_i;
  wire ram_full_fb_i_reg;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire [3:0]NLW_plusOp_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_plusOp_carry__1_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[1]),
        .Q(diff_pntr_pad[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[2]),
        .Q(diff_pntr_pad[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[3]),
        .Q(diff_pntr_pad[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[4]),
        .Q(diff_pntr_pad[4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[5]),
        .Q(diff_pntr_pad[5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[6]),
        .Q(diff_pntr_pad[6]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[7]),
        .Q(diff_pntr_pad[7]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[8]),
        .Q(diff_pntr_pad[8]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[9]),
        .Q(diff_pntr_pad[9]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT5 #(
    .INIT(32'h45550040)) 
    \gpfs.prog_full_i_i_1__0 
       (.I0(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I1(ram_wr_en_i),
        .I2(eqOp__7),
        .I3(ram_rd_en_i),
        .I4(prog_full_i),
        .O(\gpfs.prog_full_i_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \gpfs.prog_full_i_i_2__0 
       (.I0(diff_pntr_pad[1]),
        .I1(diff_pntr_pad[2]),
        .I2(diff_pntr_pad[3]),
        .I3(diff_pntr_pad[5]),
        .I4(\gpfs.prog_full_i_i_3_n_0 ),
        .O(eqOp__7));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \gpfs.prog_full_i_i_3 
       (.I0(diff_pntr_pad[8]),
        .I1(diff_pntr_pad[9]),
        .I2(diff_pntr_pad[4]),
        .I3(diff_pntr_pad[6]),
        .I4(diff_pntr_pad[7]),
        .O(\gpfs.prog_full_i_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gpfs.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gpfs.prog_full_i_i_1__0_n_0 ),
        .Q(prog_full_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_rd_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(p_8_out),
        .Q(ram_rd_en_i),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_wr_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(WEBWE),
        .Q(ram_wr_en_i),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(ram_full_fb_i_reg),
        .DI(Q[3:0]),
        .O(plusOp[4:1]),
        .S(S));
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(plusOp[8:5]),
        .S(\gcc0.gc0.count_reg[7] ));
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO(NLW_plusOp_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__1_O_UNCONNECTED[3:1],plusOp[9]}),
        .S({1'b0,1'b0,1'b0,\gcc0.gc0.count_reg[8] }));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_wr_pf_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized2
   (prog_full_i_1,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    E,
    aclk,
    ram_full_fb_i_reg,
    ram_full_fb_i_reg_0,
    Q,
    S,
    \gc0.count_d1_reg[5] ,
    \grstd1.grst_full.grst_f.rst_d3_reg );
  output prog_full_i_1;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input [0:0]E;
  input aclk;
  input [0:0]ram_full_fb_i_reg;
  input ram_full_fb_i_reg_0;
  input [4:0]Q;
  input [3:0]S;
  input [1:0]\gc0.count_d1_reg[5] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;

  wire [0:0]E;
  wire [4:0]Q;
  wire [3:0]S;
  wire aclk;
  wire [6:1]diff_pntr_pad;
  wire [1:0]\gc0.count_d1_reg[5] ;
  wire \gpfs.prog_full_i_i_1__1_n_0 ;
  wire \gpfs.prog_full_i_i_2__1_n_0 ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire [6:1]plusOp;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire prog_full_i_1;
  wire [0:0]ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire [3:1]NLW_plusOp_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_plusOp_carry__0_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[1]),
        .Q(diff_pntr_pad[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[2]),
        .Q(diff_pntr_pad[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[3]),
        .Q(diff_pntr_pad[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[4]),
        .Q(diff_pntr_pad[4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[5]),
        .Q(diff_pntr_pad[5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[6]),
        .Q(diff_pntr_pad[6]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT5 #(
    .INIT(32'h00F70020)) 
    \gpfs.prog_full_i_i_1__1 
       (.I0(\gpfs.prog_full_i_i_2__1_n_0 ),
        .I1(ram_rd_en_i),
        .I2(ram_wr_en_i),
        .I3(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I4(prog_full_i_1),
        .O(\gpfs.prog_full_i_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \gpfs.prog_full_i_i_2__1 
       (.I0(diff_pntr_pad[4]),
        .I1(diff_pntr_pad[1]),
        .I2(diff_pntr_pad[3]),
        .I3(diff_pntr_pad[5]),
        .I4(diff_pntr_pad[2]),
        .I5(diff_pntr_pad[6]),
        .O(\gpfs.prog_full_i_i_2__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gpfs.prog_full_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gpfs.prog_full_i_i_1__1_n_0 ),
        .Q(prog_full_i_1),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_rd_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(E),
        .Q(ram_rd_en_i),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \greg.ram_wr_en_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg),
        .Q(ram_wr_en_i),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(ram_full_fb_i_reg_0),
        .DI(Q[3:0]),
        .O(plusOp[4:1]),
        .S(S));
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({NLW_plusOp_carry__0_CO_UNCONNECTED[3:1],plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[4]}),
        .O({NLW_plusOp_carry__0_O_UNCONNECTED[3:2],plusOp[6:5]}),
        .S({1'b0,1'b0,\gc0.count_d1_reg[5] }));
endmodule

(* ORIG_REF_NAME = "fifo_top" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_top
   (out,
    TREADY_S2MM,
    m_axi_awvalid,
    \m_axi_awid[0] ,
    Q,
    aclk,
    E,
    \gpfs.prog_full_i_reg ,
    prog_full_i,
    m_axi_awvalid_i,
    m_axi_awready,
    DI);
  output out;
  output TREADY_S2MM;
  output m_axi_awvalid;
  output [40:0]\m_axi_awid[0] ;
  input [0:0]Q;
  input aclk;
  input [0:0]E;
  input \gpfs.prog_full_i_reg ;
  input prog_full_i;
  input m_axi_awvalid_i;
  input m_axi_awready;
  input [40:0]DI;

  wire [40:0]DI;
  wire [0:0]E;
  wire [0:0]Q;
  wire TREADY_S2MM;
  wire aclk;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_awid[0] ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire out;
  wire prog_full_i;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1 fifo_gen
       (.DI(DI),
        .E(E),
        .Q(Q),
        .TREADY_S2MM(TREADY_S2MM),
        .aclk(aclk),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_awid[0] (\m_axi_awid[0] ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .out(out),
        .prog_full_i(prog_full_i));
endmodule

(* ORIG_REF_NAME = "fifo_top" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized0
   (out,
    \gpfs.prog_full_i_reg ,
    m_axi_wvalid,
    \m_axi_wdata[31] ,
    aclk,
    Q,
    \gfwd_mode.storage_data1_reg[33] ,
    E,
    m_axi_wready,
    m_axi_wvalid_i);
  output out;
  output \gpfs.prog_full_i_reg ;
  output m_axi_wvalid;
  output [32:0]\m_axi_wdata[31] ;
  input aclk;
  input [0:0]Q;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]E;
  input m_axi_wready;
  input m_axi_wvalid_i;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire \gpfs.prog_full_i_reg ;
  wire [32:0]\m_axi_wdata[31] ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire out;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized1 fifo_gen
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_wdata[31] (\m_axi_wdata[31] ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out));
endmodule

(* ORIG_REF_NAME = "fifo_top" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized1
   (out,
    \gpfs.prog_full_i_reg ,
    curr_state_reg,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    \goreg_dm.dout_i_reg[6] ,
    D,
    Q,
    aclk,
    p_19_out,
    prog_full_i,
    curr_state,
    areset_d1,
    sdp_rd_addr_in_i,
    \gnstage1.q_dly_reg[1][0] ,
    \pkt_cnt_reg_reg[5] ,
    PAYLOAD_FROM_MTF);
  output out;
  output \gpfs.prog_full_i_reg ;
  output curr_state_reg;
  output \gfwd_mode.storage_data1_reg[0] ;
  output \gfwd_mode.m_valid_i_reg ;
  output \goreg_dm.dout_i_reg[6] ;
  output [5:0]D;
  input [0:0]Q;
  input aclk;
  input p_19_out;
  input prog_full_i;
  input curr_state;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input \gnstage1.q_dly_reg[1][0] ;
  input [5:0]\pkt_cnt_reg_reg[5] ;
  input [6:0]PAYLOAD_FROM_MTF;

  wire [5:0]D;
  wire [6:0]PAYLOAD_FROM_MTF;
  wire [0:0]Q;
  wire aclk;
  wire areset_d1;
  wire curr_state;
  wire curr_state_reg;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \goreg_dm.dout_i_reg[6] ;
  wire \gpfs.prog_full_i_reg ;
  wire out;
  wire p_19_out;
  wire [5:0]\pkt_cnt_reg_reg[5] ;
  wire prog_full_i;
  wire sdp_rd_addr_in_i;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized3 fifo_gen
       (.D(D),
        .PAYLOAD_FROM_MTF(PAYLOAD_FROM_MTF),
        .Q(Q),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\goreg_dm.dout_i_reg[6] (\goreg_dm.dout_i_reg[6] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .out(out),
        .p_19_out(p_19_out),
        .\pkt_cnt_reg_reg[5] (\pkt_cnt_reg_reg[5] ),
        .prog_full_i(prog_full_i),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i));
endmodule

(* ORIG_REF_NAME = "fifo_top" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized2
   (out,
    \gpregsm1.curr_fwft_state_reg[1] ,
    DOUT,
    \gfwd_mode.storage_data1_reg[39] ,
    D,
    curr_state_reg,
    \tlen_cntr_reg_reg[6] ,
    \tlen_cntr_reg_reg[5] ,
    \tlen_cntr_reg_reg[4] ,
    \tlen_cntr_reg_reg[3] ,
    \gfwd_mode.storage_data1_reg[31] ,
    prog_full_i,
    aclk,
    mm2s_to_tdf_tvalid,
    mcpf_to_argen_tvalid,
    curr_state,
    \tlen_cntr_reg_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    \tlen_cntr_reg_reg[0]_0 ,
    \tlen_cntr_reg_reg[6]_0 ,
    Q,
    DIN,
    WEBWE);
  output out;
  output \gpregsm1.curr_fwft_state_reg[1] ;
  output [11:0]DOUT;
  output \gfwd_mode.storage_data1_reg[39] ;
  output [3:0]D;
  output curr_state_reg;
  output \tlen_cntr_reg_reg[6] ;
  output \tlen_cntr_reg_reg[5] ;
  output \tlen_cntr_reg_reg[4] ;
  output \tlen_cntr_reg_reg[3] ;
  output \gfwd_mode.storage_data1_reg[31] ;
  output prog_full_i;
  input aclk;
  input mm2s_to_tdf_tvalid;
  input mcpf_to_argen_tvalid;
  input curr_state;
  input \tlen_cntr_reg_reg[0] ;
  input \gfwd_mode.m_valid_i_reg ;
  input \tlen_cntr_reg_reg[0]_0 ;
  input \tlen_cntr_reg_reg[6]_0 ;
  input [0:0]Q;
  input [14:0]DIN;
  input [0:0]WEBWE;

  wire [3:0]D;
  wire [14:0]DIN;
  wire [11:0]DOUT;
  wire [0:0]Q;
  wire [0:0]WEBWE;
  wire aclk;
  wire curr_state;
  wire curr_state_reg;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[31] ;
  wire \gfwd_mode.storage_data1_reg[39] ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire mcpf_to_argen_tvalid;
  wire mm2s_to_tdf_tvalid;
  wire out;
  wire prog_full_i;
  wire \tlen_cntr_reg_reg[0] ;
  wire \tlen_cntr_reg_reg[0]_0 ;
  wire \tlen_cntr_reg_reg[3] ;
  wire \tlen_cntr_reg_reg[4] ;
  wire \tlen_cntr_reg_reg[5] ;
  wire \tlen_cntr_reg_reg[6] ;
  wire \tlen_cntr_reg_reg[6]_0 ;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized5 fifo_gen
       (.D(D),
        .DIN(DIN),
        .Q(DOUT),
        .WEBWE(WEBWE),
        .aclk(aclk),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[31] (\gfwd_mode.storage_data1_reg[31] ),
        .\gfwd_mode.storage_data1_reg[39] (\gfwd_mode.storage_data1_reg[39] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .mm2s_to_tdf_tvalid(mm2s_to_tdf_tvalid),
        .out(out),
        .prog_full_i(prog_full_i),
        .\tlen_cntr_reg_reg[0] (\tlen_cntr_reg_reg[0] ),
        .\tlen_cntr_reg_reg[0]_0 (\tlen_cntr_reg_reg[0]_0 ),
        .\tlen_cntr_reg_reg[3] (\tlen_cntr_reg_reg[3] ),
        .\tlen_cntr_reg_reg[4] (\tlen_cntr_reg_reg[4] ),
        .\tlen_cntr_reg_reg[5] (\tlen_cntr_reg_reg[5] ),
        .\tlen_cntr_reg_reg[6] (\tlen_cntr_reg_reg[6] ),
        .\tlen_cntr_reg_reg[6]_0 (\tlen_cntr_reg_reg[6]_0 ),
        .\wr_rst_reg_reg[15] (Q));
endmodule

(* ORIG_REF_NAME = "fifo_top" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized3
   (out,
    prog_full_i_1,
    we_bcnt,
    Q_reg,
    tid_fifo_dout,
    Q_reg_0,
    m_axi_bready,
    Q,
    aclk,
    D,
    E,
    awgen_to_mctf_tvalid,
    m_axi_bvalid,
    mem_init_done,
    mux4_out,
    Q_reg_1,
    Q_reg_2);
  output out;
  output prog_full_i_1;
  output we_bcnt;
  output Q_reg;
  output [0:0]tid_fifo_dout;
  output Q_reg_0;
  output m_axi_bready;
  input [0:0]Q;
  input aclk;
  input [1:0]D;
  input [0:0]E;
  input awgen_to_mctf_tvalid;
  input m_axi_bvalid;
  input mem_init_done;
  input [1:0]mux4_out;
  input Q_reg_1;
  input Q_reg_2;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire Q_reg_2;
  wire aclk;
  wire awgen_to_mctf_tvalid;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mem_init_done;
  wire [1:0]mux4_out;
  wire out;
  wire prog_full_i_1;
  wire [0:0]tid_fifo_dout;
  wire we_bcnt;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized7 fifo_gen
       (.D(D),
        .E(E),
        .Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .Q_reg_1(Q_reg_1),
        .Q_reg_2(Q_reg_2),
        .aclk(aclk),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\goreg_dm.dout_i_reg[0] (tid_fifo_dout),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mem_init_done(mem_init_done),
        .mux4_out(mux4_out),
        .out(out),
        .prog_full_i_1(prog_full_i_1),
        .we_bcnt(we_bcnt));
endmodule

(* ORIG_REF_NAME = "fifo_top" *) 
module design_1_axi_vfifo_ctrl_0_0_fifo_top__xdcDup__1
   (out,
    \gpfs.prog_full_i_reg ,
    \gfwd_rev.s_ready_i_reg ,
    m_axi_arvalid,
    \m_axi_arid[0] ,
    Q,
    aclk,
    E,
    prog_full_i,
    M_AXI_ARVALID,
    m_axi_arready,
    I147);
  output out;
  output \gpfs.prog_full_i_reg ;
  output \gfwd_rev.s_ready_i_reg ;
  output m_axi_arvalid;
  output [40:0]\m_axi_arid[0] ;
  input [0:0]Q;
  input aclk;
  input [0:0]E;
  input prog_full_i;
  input M_AXI_ARVALID;
  input m_axi_arready;
  input [40:0]I147;

  wire [0:0]E;
  wire [40:0]I147;
  wire M_AXI_ARVALID;
  wire [0:0]Q;
  wire aclk;
  wire \gfwd_rev.s_ready_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire [40:0]\m_axi_arid[0] ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire out;
  wire prog_full_i;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__xdcDup__1 fifo_gen
       (.E(E),
        .I147(I147),
        .M_AXI_ARVALID(M_AXI_ARVALID),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_rev.s_ready_i_reg (\gfwd_rev.s_ready_i_reg ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\m_axi_arid[0] (\m_axi_arid[0] ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .out(out),
        .prog_full_i(prog_full_i));
endmodule

(* ORIG_REF_NAME = "flag_gen" *) 
module design_1_axi_vfifo_ctrl_0_0_flag_gen
   (mcdf_full,
    mcpf_full,
    mctf_full,
    vfifo_s2mm_channel_full,
    Q_reg,
    aclk,
    Q_reg_0,
    Q_reg_1,
    Q_reg_2,
    Q_reg_3,
    Q_reg_4,
    Q);
  output [1:0]mcdf_full;
  output [1:0]mcpf_full;
  output [1:0]mctf_full;
  output [1:0]vfifo_s2mm_channel_full;
  input Q_reg;
  input aclk;
  input Q_reg_0;
  input Q_reg_1;
  input Q_reg_2;
  input Q_reg_3;
  input Q_reg_4;
  input [0:0]Q;

  wire [0:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire Q_reg_2;
  wire Q_reg_3;
  wire Q_reg_4;
  wire aclk;
  wire [1:0]final_full_reg;
  wire [1:0]mcdf_full;
  wire [1:0]mcpf_full;
  wire [1:0]mctf_full;
  wire [1:0]vfifo_s2mm_channel_full;

  LUT3 #(
    .INIT(8'hFE)) 
    \VFIFO_CHANNEL_FULL[0]_i_1 
       (.I0(mctf_full[0]),
        .I1(mcdf_full[0]),
        .I2(mcpf_full[0]),
        .O(final_full_reg[0]));
  LUT3 #(
    .INIT(8'hFE)) 
    \VFIFO_CHANNEL_FULL[1]_i_1 
       (.I0(mctf_full[1]),
        .I1(mcdf_full[1]),
        .I2(mcpf_full[1]),
        .O(final_full_reg[1]));
  FDRE #(
    .INIT(1'b0)) 
    \VFIFO_CHANNEL_FULL_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(final_full_reg[0]),
        .Q(vfifo_s2mm_channel_full[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \VFIFO_CHANNEL_FULL_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(final_full_reg[1]),
        .Q(vfifo_s2mm_channel_full[1]),
        .R(Q));
  design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1 gflag_gen_mcdf
       (.Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .aclk(aclk),
        .mcdf_full(mcdf_full));
  design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_158 gflag_gen_mpdf
       (.Q_reg(Q_reg_1),
        .Q_reg_0(Q_reg_2),
        .aclk(aclk),
        .mcpf_full(mcpf_full));
  design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_159 gflag_gen_mtdf
       (.Q_reg(Q_reg_3),
        .Q_reg_0(Q_reg_4),
        .aclk(aclk),
        .mctf_full(mctf_full));
endmodule

(* ORIG_REF_NAME = "mcf_data_flow_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic
   (ram_init_done_i_reg,
    \gin_reg.wr_pntr_pf_dly_reg[13] ,
    \gstage1.q_dly_reg[31] ,
    \gfwd_mode.storage_data1_reg[0] ,
    \active_ch_dly_reg[1]_6 ,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    addr_rollover_r_reg,
    Q_reg,
    Q_reg_0,
    ADDRD,
    rom_rd_addr_int,
    \gin_reg.wr_pntr_pf_dly_reg[13]_0 ,
    rom_rd_addr_int_0,
    \aw_len_i_reg[7] ,
    \gfwd_mode.storage_data1_reg[1] ,
    \packet_cnt_reg[0] ,
    rom_rd_addr_int_1,
    S,
    addr_rollover_r_reg_0,
    Q_reg_1,
    \gstage1.q_dly_reg[31]_0 ,
    Q,
    aclk,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    storage_data1,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \gfwd_mode.m_valid_i_reg ,
    areset_d1,
    mcdf_full,
    \active_ch_dly_reg[4][0]_0 ,
    p_0_out,
    ADDRA,
    sdp_rd_addr_in_i_1,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    sdp_rd_addr_in_i_2,
    awgen_to_mctf_tvalid,
    PAYLOAD_S2MM,
    sdpo_int,
    CO,
    E,
    D);
  output ram_init_done_i_reg;
  output \gin_reg.wr_pntr_pf_dly_reg[13] ;
  output \gstage1.q_dly_reg[31] ;
  output [0:0]\gfwd_mode.storage_data1_reg[0] ;
  output \active_ch_dly_reg[1]_6 ;
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output addr_rollover_r_reg;
  output Q_reg;
  output Q_reg_0;
  output [0:0]ADDRD;
  output rom_rd_addr_int;
  output [0:0]\gin_reg.wr_pntr_pf_dly_reg[13]_0 ;
  output rom_rd_addr_int_0;
  output [0:0]\aw_len_i_reg[7] ;
  output [0:0]\gfwd_mode.storage_data1_reg[1] ;
  output [0:0]\packet_cnt_reg[0] ;
  output rom_rd_addr_int_1;
  output [0:0]S;
  output [66:0]addr_rollover_r_reg_0;
  output [0:0]Q_reg_1;
  output [31:0]\gstage1.q_dly_reg[31]_0 ;
  input [1:0]Q;
  input aclk;
  input \gfwd_mode.storage_data1_reg[0]_0 ;
  input [0:0]storage_data1;
  input [12:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input \gfwd_mode.m_valid_i_reg ;
  input areset_d1;
  input [1:0]mcdf_full;
  input \active_ch_dly_reg[4][0]_0 ;
  input p_0_out;
  input [0:0]ADDRA;
  input sdp_rd_addr_in_i_1;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input sdp_rd_addr_in_i_2;
  input awgen_to_mctf_tvalid;
  input [0:0]PAYLOAD_S2MM;
  input [0:0]sdpo_int;
  input [0:0]CO;
  input [0:0]E;
  input [32:0]D;

  wire [0:0]ADDRA;
  wire [0:0]ADDRD;
  wire [9:0]CHANNEL_DEPTH;
  wire [0:0]CO;
  wire [32:0]D;
  wire [27:15]D_0;
  wire [0:0]E;
  wire [0:0]PAYLOAD_S2MM;
  wire [1:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire [0:0]Q_reg_1;
  wire [0:0]S;
  wire aclk;
  wire \active_ch_dly_reg[0]_5 ;
  wire \active_ch_dly_reg[1]_6 ;
  wire \active_ch_dly_reg[2]_7 ;
  wire \active_ch_dly_reg[3]_8 ;
  wire \active_ch_dly_reg[4][0]_0 ;
  wire \active_ch_dly_reg[4]_9 ;
  wire addr_rollover_r_reg;
  wire [66:0]addr_rollover_r_reg_0;
  wire areset_d1;
  wire [0:0]\aw_len_i_reg[7] ;
  wire awgen_to_mctf_tvalid;
  wire \gfwd_mode.m_valid_i_reg ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire [12:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[1] ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire \gin_reg.wr_pntr_pf_dly_reg[13] ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[13]_0 ;
  wire \gptr_mcdf.gch_idle.active_ch_valid_dly_reg_n_0_[0] ;
  wire \gstage1.q_dly_reg[31] ;
  wire [31:0]\gstage1.q_dly_reg[31]_0 ;
  wire [1:0]mcdf_full;
  wire p_0_out;
  wire [0:0]\packet_cnt_reg[0] ;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__0_n_4;
  wire plusOp_carry__0_n_5;
  wire plusOp_carry__0_n_6;
  wire plusOp_carry__0_n_7;
  wire plusOp_carry__1_n_0;
  wire plusOp_carry__1_n_1;
  wire plusOp_carry__1_n_2;
  wire plusOp_carry__1_n_3;
  wire plusOp_carry__1_n_4;
  wire plusOp_carry__1_n_5;
  wire plusOp_carry__1_n_6;
  wire plusOp_carry__1_n_7;
  wire plusOp_carry__2_n_0;
  wire plusOp_carry__2_n_1;
  wire plusOp_carry__2_n_2;
  wire plusOp_carry__2_n_3;
  wire plusOp_carry__2_n_4;
  wire plusOp_carry__2_n_5;
  wire plusOp_carry__2_n_6;
  wire plusOp_carry__2_n_7;
  wire plusOp_carry__3_n_0;
  wire plusOp_carry__3_n_1;
  wire plusOp_carry__3_n_2;
  wire plusOp_carry__3_n_3;
  wire plusOp_carry__3_n_4;
  wire plusOp_carry__3_n_5;
  wire plusOp_carry__3_n_6;
  wire plusOp_carry__3_n_7;
  wire plusOp_carry__4_n_0;
  wire plusOp_carry__4_n_1;
  wire plusOp_carry__4_n_2;
  wire plusOp_carry__4_n_3;
  wire plusOp_carry__4_n_4;
  wire plusOp_carry__4_n_5;
  wire plusOp_carry__4_n_6;
  wire plusOp_carry__4_n_7;
  wire plusOp_carry__5_n_0;
  wire plusOp_carry__5_n_1;
  wire plusOp_carry__5_n_2;
  wire plusOp_carry__5_n_3;
  wire plusOp_carry__5_n_4;
  wire plusOp_carry__5_n_5;
  wire plusOp_carry__5_n_6;
  wire plusOp_carry__5_n_7;
  wire plusOp_carry__6_n_7;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire plusOp_carry_n_4;
  wire plusOp_carry_n_5;
  wire plusOp_carry_n_6;
  wire plusOp_carry_n_7;
  wire pntr_rchd_end_addr;
  wire pntr_rchd_end_addr0_carry__0_n_0;
  wire pntr_rchd_end_addr0_carry__0_n_1;
  wire pntr_rchd_end_addr0_carry__0_n_2;
  wire pntr_rchd_end_addr0_carry__0_n_3;
  wire pntr_rchd_end_addr0_carry__1_n_0;
  wire pntr_rchd_end_addr0_carry__1_n_1;
  wire pntr_rchd_end_addr0_carry__1_n_2;
  wire pntr_rchd_end_addr0_carry__1_n_3;
  wire pntr_rchd_end_addr0_carry__2_n_2;
  wire pntr_rchd_end_addr0_carry__2_n_3;
  wire pntr_rchd_end_addr0_carry_n_0;
  wire pntr_rchd_end_addr0_carry_n_1;
  wire pntr_rchd_end_addr0_carry_n_2;
  wire pntr_rchd_end_addr0_carry_n_3;
  wire pntr_roll_over;
  wire ram_init_done_i_reg;
  wire [31:0]rd_data_wr_i;
  wire rom_rd_addr_int;
  wire rom_rd_addr_int_0;
  wire rom_rd_addr_int_1;
  wire s2mm_reg_slice_inst_n_1;
  wire s2mm_reg_slice_inst_n_2;
  wire s2mm_reg_slice_inst_n_3;
  wire [32:1]s_axis_payload_wr_in_i;
  wire s_axis_tvalid_wr_in_i;
  wire sdp_rd_addr_in_i_1;
  wire sdp_rd_addr_in_i_2;
  wire [0:0]sdpo_int;
  wire sdpram_top_inst_n_39;
  wire sdpram_top_inst_n_4;
  wire sdpram_top_inst_n_40;
  wire sdpram_top_inst_n_41;
  wire sdpram_top_inst_n_42;
  wire sdpram_top_inst_n_43;
  wire sdpram_top_inst_n_44;
  wire sdpram_top_inst_n_45;
  wire sdpram_top_inst_n_46;
  wire sdpram_top_inst_n_47;
  wire sdpram_top_inst_n_48;
  wire sdpram_top_inst_n_49;
  wire sdpram_top_inst_n_5;
  wire sdpram_top_inst_n_54;
  wire sdpram_top_inst_n_55;
  wire sdpram_top_inst_n_56;
  wire sdpram_top_inst_n_57;
  wire sdpram_top_inst_n_59;
  wire sdpram_top_inst_n_6;
  wire sdpram_top_inst_n_60;
  wire sdpram_top_inst_n_61;
  wire sdpram_top_inst_n_62;
  wire sdpram_top_inst_n_65;
  wire sdpram_top_inst_n_66;
  wire sdpram_top_inst_n_67;
  wire sdpram_top_inst_n_68;
  wire [0:0]storage_data1;
  wire [3:0]NLW_plusOp_carry__6_CO_UNCONNECTED;
  wire [3:1]NLW_plusOp_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_pntr_rchd_end_addr0_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry__2_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(\active_ch_dly_reg[0]_5 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[0]_5 ),
        .Q(\active_ch_dly_reg[1]_6 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[2][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[1]_6 ),
        .Q(\active_ch_dly_reg[2]_7 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[3][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[2]_7 ),
        .Q(\active_ch_dly_reg[3]_8 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[4][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[3]_8 ),
        .Q(\active_ch_dly_reg[4]_9 ),
        .R(Q[1]));
  design_1_axi_vfifo_ctrl_0_0_rom__parameterized0 depth_rom_inst
       (.D({s2mm_reg_slice_inst_n_3,\gfwd_mode.storage_data1_reg[0] }),
        .Q({CHANNEL_DEPTH[9],CHANNEL_DEPTH[0]}),
        .aclk(aclk),
        .\wr_rst_reg_reg[1] (Q[0]));
  FDRE #(
    .INIT(1'b0)) 
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axis_tvalid_wr_in_i),
        .Q(\gptr_mcdf.gch_idle.active_ch_valid_dly_reg_n_0_[0] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gptr_mcdf.gch_idle.active_ch_valid_dly_reg_n_0_[0] ),
        .Q(Q_reg_1),
        .R(Q[1]));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss \gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst 
       (.D({CHANNEL_DEPTH[9],CHANNEL_DEPTH[0]}),
        .D_0(D_0),
        .Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (\active_ch_dly_reg[4][0]_0 ),
        .\active_ch_dly_reg[4]_9 (\active_ch_dly_reg[4]_9 ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_1 ),
        .mcdf_full(mcdf_full),
        .p_0_out(p_0_out),
        .pntr_roll_over(pntr_roll_over));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized3 mcf2awgen_reg_slice_inst
       (.CO(pntr_rchd_end_addr),
        .D({sdpram_top_inst_n_6,rd_data_wr_i,s_axis_payload_wr_in_i,\gfwd_mode.storage_data1_reg[0] }),
        .E(s2mm_reg_slice_inst_n_1),
        .PAYLOAD_S2MM(PAYLOAD_S2MM),
        .aclk(aclk),
        .addr_rollover_r_reg(addr_rollover_r_reg),
        .addr_rollover_r_reg_0(addr_rollover_r_reg_0),
        .areset_d1(areset_d1),
        .\aw_len_i_reg[7] (\aw_len_i_reg[7] ),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gfwd_mode.storage_data1_reg[1]_0 (\gfwd_mode.storage_data1_reg[1] ),
        .\packet_cnt_reg[0] (\packet_cnt_reg[0] ));
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(rd_data_wr_i[2]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry_n_4,plusOp_carry_n_5,plusOp_carry_n_6,plusOp_carry_n_7}),
        .S(rd_data_wr_i[6:3]));
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6,plusOp_carry__0_n_7}),
        .S(rd_data_wr_i[10:7]));
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO({plusOp_carry__1_n_0,plusOp_carry__1_n_1,plusOp_carry__1_n_2,plusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__1_n_4,plusOp_carry__1_n_5,plusOp_carry__1_n_6,plusOp_carry__1_n_7}),
        .S(rd_data_wr_i[14:11]));
  CARRY4 plusOp_carry__2
       (.CI(plusOp_carry__1_n_0),
        .CO({plusOp_carry__2_n_0,plusOp_carry__2_n_1,plusOp_carry__2_n_2,plusOp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__2_n_4,plusOp_carry__2_n_5,plusOp_carry__2_n_6,plusOp_carry__2_n_7}),
        .S(rd_data_wr_i[18:15]));
  CARRY4 plusOp_carry__3
       (.CI(plusOp_carry__2_n_0),
        .CO({plusOp_carry__3_n_0,plusOp_carry__3_n_1,plusOp_carry__3_n_2,plusOp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__3_n_4,plusOp_carry__3_n_5,plusOp_carry__3_n_6,plusOp_carry__3_n_7}),
        .S(rd_data_wr_i[22:19]));
  CARRY4 plusOp_carry__4
       (.CI(plusOp_carry__3_n_0),
        .CO({plusOp_carry__4_n_0,plusOp_carry__4_n_1,plusOp_carry__4_n_2,plusOp_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__4_n_4,plusOp_carry__4_n_5,plusOp_carry__4_n_6,plusOp_carry__4_n_7}),
        .S(rd_data_wr_i[26:23]));
  CARRY4 plusOp_carry__5
       (.CI(plusOp_carry__4_n_0),
        .CO({plusOp_carry__5_n_0,plusOp_carry__5_n_1,plusOp_carry__5_n_2,plusOp_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__5_n_4,plusOp_carry__5_n_5,plusOp_carry__5_n_6,plusOp_carry__5_n_7}),
        .S(rd_data_wr_i[30:27]));
  CARRY4 plusOp_carry__6
       (.CI(plusOp_carry__5_n_0),
        .CO(NLW_plusOp_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__6_O_UNCONNECTED[3:1],plusOp_carry__6_n_7}),
        .S({1'b0,1'b0,1'b0,rd_data_wr_i[31]}));
  CARRY4 pntr_rchd_end_addr0_carry
       (.CI(1'b0),
        .CO({pntr_rchd_end_addr0_carry_n_0,pntr_rchd_end_addr0_carry_n_1,pntr_rchd_end_addr0_carry_n_2,pntr_rchd_end_addr0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sdpram_top_inst_n_65}),
        .O(NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_46,sdpram_top_inst_n_47,sdpram_top_inst_n_48,sdpram_top_inst_n_49}));
  CARRY4 pntr_rchd_end_addr0_carry__0
       (.CI(pntr_rchd_end_addr0_carry_n_0),
        .CO({pntr_rchd_end_addr0_carry__0_n_0,pntr_rchd_end_addr0_carry__0_n_1,pntr_rchd_end_addr0_carry__0_n_2,pntr_rchd_end_addr0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({sdpram_top_inst_n_4,sdpram_top_inst_n_5,1'b0,1'b0}),
        .O(NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_59,sdpram_top_inst_n_60,sdpram_top_inst_n_61,sdpram_top_inst_n_62}));
  CARRY4 pntr_rchd_end_addr0_carry__1
       (.CI(pntr_rchd_end_addr0_carry__0_n_0),
        .CO({pntr_rchd_end_addr0_carry__1_n_0,pntr_rchd_end_addr0_carry__1_n_1,pntr_rchd_end_addr0_carry__1_n_2,pntr_rchd_end_addr0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({sdpram_top_inst_n_54,sdpram_top_inst_n_55,sdpram_top_inst_n_56,sdpram_top_inst_n_57}),
        .O(NLW_pntr_rchd_end_addr0_carry__1_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_39,sdpram_top_inst_n_40,sdpram_top_inst_n_41,sdpram_top_inst_n_42}));
  CARRY4 pntr_rchd_end_addr0_carry__2
       (.CI(pntr_rchd_end_addr0_carry__1_n_0),
        .CO({NLW_pntr_rchd_end_addr0_carry__2_CO_UNCONNECTED[3],pntr_rchd_end_addr,pntr_rchd_end_addr0_carry__2_n_2,pntr_rchd_end_addr0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,sdpram_top_inst_n_66,sdpram_top_inst_n_67,sdpram_top_inst_n_68}),
        .O(NLW_pntr_rchd_end_addr0_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,sdpram_top_inst_n_43,sdpram_top_inst_n_44,sdpram_top_inst_n_45}));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2 s2mm_reg_slice_inst
       (.CO(pntr_rchd_end_addr),
        .D({s2mm_reg_slice_inst_n_3,\gfwd_mode.storage_data1_reg[0] }),
        .D_0({D_0[27:25],D_0[23:15]}),
        .E(s2mm_reg_slice_inst_n_1),
        .O({plusOp_carry__2_n_4,plusOp_carry__2_n_5,plusOp_carry__2_n_6,plusOp_carry__2_n_7}),
        .Q(s_axis_payload_wr_in_i),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0]_0 ({plusOp_carry__3_n_4,plusOp_carry__3_n_5,plusOp_carry__3_n_6,plusOp_carry__3_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_1 ({plusOp_carry__4_n_4,plusOp_carry__4_n_5,plusOp_carry__4_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_2 (plusOp_carry__5_n_7),
        .\gfwd_mode.storage_data1_reg[32]_0 (D),
        .\gno_bkp_on_tready.s_axis_tready_i_reg (E),
        .ram_init_done_i_reg_rep(\gstage1.q_dly_reg[31] ),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int({rd_data_wr_i[27:25],rd_data_wr_i[23:15]}),
        .we_int(s2mm_reg_slice_inst_n_2));
  design_1_axi_vfifo_ctrl_0_0_sdpram_top sdpram_top_inst
       (.ADDRA(ADDRA),
        .ADDRD(ADDRD),
        .CO(pntr_rchd_end_addr),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .DI({sdpram_top_inst_n_4,sdpram_top_inst_n_5}),
        .D_0(D_0[24]),
        .O({plusOp_carry_n_4,plusOp_carry_n_5,plusOp_carry_n_6,plusOp_carry_n_7}),
        .Q(Q[0]),
        .S({sdpram_top_inst_n_39,sdpram_top_inst_n_40,sdpram_top_inst_n_41,sdpram_top_inst_n_42}),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] ({plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6,plusOp_carry__0_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_0 ({plusOp_carry__1_n_4,plusOp_carry__1_n_5,plusOp_carry__1_n_6,plusOp_carry__1_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_1 ({plusOp_carry__2_n_4,plusOp_carry__2_n_5,plusOp_carry__2_n_6,plusOp_carry__2_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_2 ({plusOp_carry__3_n_4,plusOp_carry__3_n_5,plusOp_carry__3_n_6,plusOp_carry__3_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_3 ({plusOp_carry__4_n_4,plusOp_carry__4_n_5,plusOp_carry__4_n_6,plusOp_carry__4_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_4 ({plusOp_carry__5_n_4,plusOp_carry__5_n_5,plusOp_carry__5_n_6,plusOp_carry__5_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_5 (\gfwd_mode.storage_data1_reg[0]_2 ),
        .\gfwd_mode.storage_data1_reg[0]_6 (plusOp_carry__6_n_7),
        .\gfwd_mode.storage_data1_reg[45] (CO),
        .\gfwd_mode.storage_data1_reg[65] ({sdpram_top_inst_n_6,rd_data_wr_i}),
        .\gfwd_mode.storage_data1_reg[66] ({sdpram_top_inst_n_43,sdpram_top_inst_n_44,sdpram_top_inst_n_45}),
        .\gfwd_mode.storage_data1_reg[66]_0 ({sdpram_top_inst_n_46,sdpram_top_inst_n_47,sdpram_top_inst_n_48,sdpram_top_inst_n_49}),
        .\gfwd_mode.storage_data1_reg[66]_1 ({sdpram_top_inst_n_54,sdpram_top_inst_n_55,sdpram_top_inst_n_56,sdpram_top_inst_n_57}),
        .\gfwd_mode.storage_data1_reg[66]_2 ({sdpram_top_inst_n_59,sdpram_top_inst_n_60,sdpram_top_inst_n_61,sdpram_top_inst_n_62}),
        .\gfwd_mode.storage_data1_reg[66]_3 (sdpram_top_inst_n_65),
        .\gfwd_mode.storage_data1_reg[66]_4 ({sdpram_top_inst_n_66,sdpram_top_inst_n_67,sdpram_top_inst_n_68}),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .\gin_reg.wr_pntr_pf_dly_reg[13] (\gin_reg.wr_pntr_pf_dly_reg[13] ),
        .\gin_reg.wr_pntr_pf_dly_reg[13]_0 (\gin_reg.wr_pntr_pf_dly_reg[13]_0 ),
        .\gin_reg.wr_pntr_pf_dly_reg[15] (S),
        .\gstage1.q_dly_reg[31] (\gstage1.q_dly_reg[31] ),
        .\gstage1.q_dly_reg[31]_0 (\gstage1.q_dly_reg[31]_0 ),
        .pntr_roll_over(pntr_roll_over),
        .ram_init_done_i_reg_0(ram_init_done_i_reg),
        .rom_rd_addr_int(rom_rd_addr_int),
        .rom_rd_addr_int_0(rom_rd_addr_int_0),
        .rom_rd_addr_int_1(rom_rd_addr_int_1),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdp_rd_addr_in_i_1(sdp_rd_addr_in_i_1),
        .sdp_rd_addr_in_i_2(sdp_rd_addr_in_i_2),
        .sdpo_int(sdpo_int),
        .storage_data1(storage_data1),
        .we_int(s2mm_reg_slice_inst_n_2));
endmodule

(* ORIG_REF_NAME = "mcf_data_flow_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized0
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    storage_data1,
    p_0_out,
    pntrs_eql_dly,
    \active_ch_dly_reg[2][0]_0 ,
    Q_reg,
    \gin_reg.rd_pntr_pf_dly_reg[12] ,
    aclk,
    Q,
    rom_rd_addr_int,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    sdpo_int,
    \gfwd_mode.storage_data1_reg[36] ,
    \gfwd_mode.m_valid_i_reg ,
    ram_init_done_i_reg_rep,
    \init_addr_reg[0] );
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output [0:0]storage_data1;
  output p_0_out;
  output pntrs_eql_dly;
  output \active_ch_dly_reg[2][0]_0 ;
  output Q_reg;
  output [12:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  input aclk;
  input [1:0]Q;
  input rom_rd_addr_int;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input \gfwd_mode.storage_data1_reg[0]_0 ;
  input [31:0]sdpo_int;
  input \gfwd_mode.storage_data1_reg[36] ;
  input \gfwd_mode.m_valid_i_reg ;
  input ram_init_done_i_reg_rep;
  input \init_addr_reg[0] ;

  wire [1:0]Q;
  wire Q_reg;
  wire aclk;
  wire \active_ch_dly_reg[2][0]_0 ;
  wire \active_ch_dly_reg_n_0_[0][0] ;
  wire \active_ch_dly_reg_n_0_[2][0] ;
  wire \active_ch_dly_reg_n_0_[3][0] ;
  wire depth_rom_inst_n_0;
  wire depth_rom_inst_n_1;
  wire eqOp_carry__0_n_3;
  wire eqOp_carry_n_0;
  wire eqOp_carry_n_1;
  wire eqOp_carry_n_2;
  wire eqOp_carry_n_3;
  wire \eqOp_inferred__0/i__carry__0_n_3 ;
  wire \eqOp_inferred__0/i__carry_n_0 ;
  wire \eqOp_inferred__0/i__carry_n_1 ;
  wire \eqOp_inferred__0/i__carry_n_2 ;
  wire \eqOp_inferred__0/i__carry_n_3 ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gfwd_mode.storage_data1_reg[36] ;
  wire [12:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_0 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_1 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_10 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_11 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_12 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_13 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_14 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_15 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_16 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_17 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_18 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_19 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_2 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_20 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_21 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_22 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_23 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_24 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_25 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_26 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_27 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_28 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_29 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_3 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_30 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_4 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_5 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_6 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_7 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_8 ;
  wire \gptr_mcdf.gch_idle.rdp_dly_inst_n_9 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_0 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_1 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_10 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_11 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_12 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_13 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_14 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_15 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_16 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_17 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_18 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_19 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_2 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_20 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_21 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_22 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_23 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_3 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_4 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_5 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_6 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_7 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_8 ;
  wire \gptr_mcdf.gch_idle.wrp_dly_inst_n_9 ;
  wire \init_addr_reg[0] ;
  wire lsb_eql;
  wire msb_eql;
  wire p_0_out;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__0_n_4;
  wire plusOp_carry__0_n_5;
  wire plusOp_carry__0_n_6;
  wire plusOp_carry__0_n_7;
  wire plusOp_carry__1_n_0;
  wire plusOp_carry__1_n_1;
  wire plusOp_carry__1_n_2;
  wire plusOp_carry__1_n_3;
  wire plusOp_carry__1_n_4;
  wire plusOp_carry__1_n_5;
  wire plusOp_carry__1_n_6;
  wire plusOp_carry__1_n_7;
  wire plusOp_carry__2_n_0;
  wire plusOp_carry__2_n_1;
  wire plusOp_carry__2_n_2;
  wire plusOp_carry__2_n_3;
  wire plusOp_carry__2_n_4;
  wire plusOp_carry__2_n_5;
  wire plusOp_carry__2_n_6;
  wire plusOp_carry__2_n_7;
  wire plusOp_carry__3_n_0;
  wire plusOp_carry__3_n_1;
  wire plusOp_carry__3_n_2;
  wire plusOp_carry__3_n_3;
  wire plusOp_carry__3_n_4;
  wire plusOp_carry__3_n_5;
  wire plusOp_carry__3_n_6;
  wire plusOp_carry__3_n_7;
  wire plusOp_carry__4_n_0;
  wire plusOp_carry__4_n_1;
  wire plusOp_carry__4_n_2;
  wire plusOp_carry__4_n_3;
  wire plusOp_carry__4_n_4;
  wire plusOp_carry__4_n_5;
  wire plusOp_carry__4_n_6;
  wire plusOp_carry__4_n_7;
  wire plusOp_carry__5_n_0;
  wire plusOp_carry__5_n_1;
  wire plusOp_carry__5_n_2;
  wire plusOp_carry__5_n_3;
  wire plusOp_carry__5_n_4;
  wire plusOp_carry__5_n_5;
  wire plusOp_carry__5_n_6;
  wire plusOp_carry__5_n_7;
  wire plusOp_carry__6_n_7;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire plusOp_carry_n_4;
  wire plusOp_carry_n_5;
  wire plusOp_carry_n_6;
  wire plusOp_carry_n_7;
  wire pntr_rchd_end_addr;
  wire pntr_rchd_end_addr0_carry__0_n_0;
  wire pntr_rchd_end_addr0_carry__0_n_1;
  wire pntr_rchd_end_addr0_carry__0_n_2;
  wire pntr_rchd_end_addr0_carry__0_n_3;
  wire pntr_rchd_end_addr0_carry__1_n_0;
  wire pntr_rchd_end_addr0_carry__1_n_1;
  wire pntr_rchd_end_addr0_carry__1_n_2;
  wire pntr_rchd_end_addr0_carry__1_n_3;
  wire pntr_rchd_end_addr0_carry__2_n_2;
  wire pntr_rchd_end_addr0_carry__2_n_3;
  wire pntr_rchd_end_addr0_carry_n_0;
  wire pntr_rchd_end_addr0_carry_n_1;
  wire pntr_rchd_end_addr0_carry_n_2;
  wire pntr_rchd_end_addr0_carry_n_3;
  wire pntr_roll_over;
  wire pntrs_eql_dly;
  wire ram_init_done_i_reg_rep;
  wire rom_rd_addr_int;
  wire s2mm_reg_slice_inst_n_0;
  wire s2mm_reg_slice_inst_n_10;
  wire s2mm_reg_slice_inst_n_11;
  wire s2mm_reg_slice_inst_n_12;
  wire s2mm_reg_slice_inst_n_13;
  wire s2mm_reg_slice_inst_n_14;
  wire s2mm_reg_slice_inst_n_15;
  wire s2mm_reg_slice_inst_n_16;
  wire s2mm_reg_slice_inst_n_17;
  wire s2mm_reg_slice_inst_n_18;
  wire s2mm_reg_slice_inst_n_19;
  wire s2mm_reg_slice_inst_n_20;
  wire s2mm_reg_slice_inst_n_21;
  wire s2mm_reg_slice_inst_n_22;
  wire s2mm_reg_slice_inst_n_23;
  wire s2mm_reg_slice_inst_n_24;
  wire s2mm_reg_slice_inst_n_25;
  wire s2mm_reg_slice_inst_n_26;
  wire s2mm_reg_slice_inst_n_27;
  wire s2mm_reg_slice_inst_n_28;
  wire s2mm_reg_slice_inst_n_29;
  wire s2mm_reg_slice_inst_n_3;
  wire s2mm_reg_slice_inst_n_30;
  wire s2mm_reg_slice_inst_n_4;
  wire s2mm_reg_slice_inst_n_5;
  wire s2mm_reg_slice_inst_n_6;
  wire s2mm_reg_slice_inst_n_7;
  wire s2mm_reg_slice_inst_n_8;
  wire s2mm_reg_slice_inst_n_9;
  wire s_axis_tvalid_wr_in_i;
  wire [31:0]sdpo_int;
  wire sdpram_top_inst_n_1;
  wire sdpram_top_inst_n_10;
  wire sdpram_top_inst_n_11;
  wire sdpram_top_inst_n_12;
  wire sdpram_top_inst_n_13;
  wire sdpram_top_inst_n_14;
  wire sdpram_top_inst_n_15;
  wire sdpram_top_inst_n_16;
  wire sdpram_top_inst_n_17;
  wire sdpram_top_inst_n_18;
  wire sdpram_top_inst_n_19;
  wire sdpram_top_inst_n_2;
  wire sdpram_top_inst_n_20;
  wire sdpram_top_inst_n_21;
  wire sdpram_top_inst_n_22;
  wire sdpram_top_inst_n_23;
  wire sdpram_top_inst_n_24;
  wire sdpram_top_inst_n_25;
  wire sdpram_top_inst_n_26;
  wire sdpram_top_inst_n_27;
  wire sdpram_top_inst_n_28;
  wire sdpram_top_inst_n_29;
  wire sdpram_top_inst_n_3;
  wire sdpram_top_inst_n_30;
  wire sdpram_top_inst_n_31;
  wire sdpram_top_inst_n_32;
  wire sdpram_top_inst_n_33;
  wire sdpram_top_inst_n_34;
  wire sdpram_top_inst_n_35;
  wire sdpram_top_inst_n_36;
  wire sdpram_top_inst_n_37;
  wire sdpram_top_inst_n_38;
  wire sdpram_top_inst_n_39;
  wire sdpram_top_inst_n_4;
  wire sdpram_top_inst_n_40;
  wire sdpram_top_inst_n_41;
  wire sdpram_top_inst_n_42;
  wire sdpram_top_inst_n_43;
  wire sdpram_top_inst_n_44;
  wire sdpram_top_inst_n_45;
  wire sdpram_top_inst_n_46;
  wire sdpram_top_inst_n_47;
  wire sdpram_top_inst_n_49;
  wire sdpram_top_inst_n_5;
  wire sdpram_top_inst_n_50;
  wire sdpram_top_inst_n_51;
  wire sdpram_top_inst_n_52;
  wire sdpram_top_inst_n_53;
  wire sdpram_top_inst_n_54;
  wire sdpram_top_inst_n_55;
  wire sdpram_top_inst_n_56;
  wire sdpram_top_inst_n_57;
  wire sdpram_top_inst_n_58;
  wire sdpram_top_inst_n_59;
  wire sdpram_top_inst_n_6;
  wire sdpram_top_inst_n_60;
  wire sdpram_top_inst_n_61;
  wire sdpram_top_inst_n_7;
  wire sdpram_top_inst_n_8;
  wire sdpram_top_inst_n_9;
  wire [0:0]storage_data1;
  wire [3:0]NLW_eqOp_carry_O_UNCONNECTED;
  wire [3:2]NLW_eqOp_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_eqOp_carry__0_O_UNCONNECTED;
  wire [3:0]\NLW_eqOp_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_eqOp_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_eqOp_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:0]NLW_plusOp_carry__6_CO_UNCONNECTED;
  wire [3:1]NLW_plusOp_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_pntr_rchd_end_addr0_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry__2_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(storage_data1),
        .Q(\active_ch_dly_reg_n_0_[0][0] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg_n_0_[0][0] ),
        .Q(\active_ch_dly_reg[2][0]_0 ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[2][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[2][0]_0 ),
        .Q(\active_ch_dly_reg_n_0_[2][0] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[3][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg_n_0_[2][0] ),
        .Q(\active_ch_dly_reg_n_0_[3][0] ),
        .R(Q[1]));
  FDRE #(
    .INIT(1'b0)) 
    \active_ch_dly_reg[4][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg_n_0_[3][0] ),
        .Q(Q_reg),
        .R(Q[1]));
  design_1_axi_vfifo_ctrl_0_0_rom__parameterized0_128 depth_rom_inst
       (.D({s2mm_reg_slice_inst_n_0,storage_data1}),
        .Q({depth_rom_inst_n_0,depth_rom_inst_n_1}),
        .aclk(aclk),
        .\wr_rst_reg_reg[1] (Q[0]));
  CARRY4 eqOp_carry
       (.CI(1'b0),
        .CO({eqOp_carry_n_0,eqOp_carry_n_1,eqOp_carry_n_2,eqOp_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_eqOp_carry_O_UNCONNECTED[3:0]),
        .S({\gptr_mcdf.gch_idle.wrp_dly_inst_n_13 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_14 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_15 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_13 }));
  CARRY4 eqOp_carry__0
       (.CI(eqOp_carry_n_0),
        .CO({NLW_eqOp_carry__0_CO_UNCONNECTED[3:2],lsb_eql,eqOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_eqOp_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,\gptr_mcdf.gch_idle.rdp_dly_inst_n_14 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_16 }));
  CARRY4 \eqOp_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\eqOp_inferred__0/i__carry_n_0 ,\eqOp_inferred__0/i__carry_n_1 ,\eqOp_inferred__0/i__carry_n_2 ,\eqOp_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_eqOp_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({\gptr_mcdf.gch_idle.wrp_dly_inst_n_17 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_18 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_19 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_20 }));
  CARRY4 \eqOp_inferred__0/i__carry__0 
       (.CI(\eqOp_inferred__0/i__carry_n_0 ),
        .CO({\NLW_eqOp_inferred__0/i__carry__0_CO_UNCONNECTED [3:2],msb_eql,\eqOp_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_eqOp_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\gptr_mcdf.gch_idle.rdp_dly_inst_n_15 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_21 }));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized0 \gptr_mcdf.gch_idle.pntr_eql_inst 
       (.CO(msb_eql),
        .Q(Q[1]),
        .aclk(aclk),
        .\gstage1.q_dly_reg[15] (lsb_eql),
        .pntrs_eql_dly(pntrs_eql_dly));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay \gptr_mcdf.gch_idle.rdp_dly_inst 
       (.A(\gptr_mcdf.gch_idle.wrp_dly_inst_n_12 ),
        .B({\gptr_mcdf.gch_idle.rdp_dly_inst_n_0 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_1 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_2 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_3 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_4 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_5 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_6 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_7 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_8 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_9 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_10 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_11 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_12 }),
        .Q(Q[1]),
        .S(\gptr_mcdf.gch_idle.rdp_dly_inst_n_13 ),
        .aclk(aclk),
        .\gstage1.q_dly_reg[0]_0 (\gptr_mcdf.gch_idle.rdp_dly_inst_n_14 ),
        .\gstage1.q_dly_reg[0]_1 (\gptr_mcdf.gch_idle.rdp_dly_inst_n_15 ),
        .\gstage1.q_dly_reg[0]_2 ({\gptr_mcdf.gch_idle.rdp_dly_inst_n_16 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_17 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_18 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_19 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_20 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_21 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_22 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_23 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_24 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_25 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_26 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_27 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_28 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_29 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_30 }),
        .\gstage1.q_dly_reg[31]_0 ({\gptr_mcdf.gch_idle.wrp_dly_inst_n_22 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_23 }),
        .sdpo_int(sdpo_int));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay_129 \gptr_mcdf.gch_idle.wrp_dly_inst 
       (.A({\gptr_mcdf.gch_idle.wrp_dly_inst_n_0 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_1 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_2 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_3 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_4 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_5 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_6 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_7 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_8 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_9 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_10 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_11 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_12 }),
        .B({\gptr_mcdf.gch_idle.rdp_dly_inst_n_0 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_1 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_2 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_3 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_4 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_5 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_6 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_7 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_8 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_9 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_10 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_11 }),
        .D({s2mm_reg_slice_inst_n_7,s2mm_reg_slice_inst_n_8,s2mm_reg_slice_inst_n_9,s2mm_reg_slice_inst_n_10,s2mm_reg_slice_inst_n_11,s2mm_reg_slice_inst_n_12,s2mm_reg_slice_inst_n_13,s2mm_reg_slice_inst_n_14,s2mm_reg_slice_inst_n_15,s2mm_reg_slice_inst_n_16,s2mm_reg_slice_inst_n_17,sdpram_top_inst_n_57,sdpram_top_inst_n_58,sdpram_top_inst_n_59,sdpram_top_inst_n_60,sdpram_top_inst_n_61,s2mm_reg_slice_inst_n_18}),
        .Q(Q[1]),
        .S({\gptr_mcdf.gch_idle.wrp_dly_inst_n_13 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_14 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_15 }),
        .aclk(aclk),
        .\gfwd_mode.m_valid_i_reg (s2mm_reg_slice_inst_n_19),
        .\gfwd_mode.m_valid_i_reg_0 (s2mm_reg_slice_inst_n_20),
        .\gfwd_mode.m_valid_i_reg_1 (s2mm_reg_slice_inst_n_21),
        .\gfwd_mode.m_valid_i_reg_10 (s2mm_reg_slice_inst_n_29),
        .\gfwd_mode.m_valid_i_reg_11 (s2mm_reg_slice_inst_n_30),
        .\gfwd_mode.m_valid_i_reg_2 (s2mm_reg_slice_inst_n_22),
        .\gfwd_mode.m_valid_i_reg_3 (s2mm_reg_slice_inst_n_23),
        .\gfwd_mode.m_valid_i_reg_4 (s2mm_reg_slice_inst_n_24),
        .\gfwd_mode.m_valid_i_reg_5 (s2mm_reg_slice_inst_n_25),
        .\gfwd_mode.m_valid_i_reg_6 (s2mm_reg_slice_inst_n_26),
        .\gfwd_mode.m_valid_i_reg_7 (s2mm_reg_slice_inst_n_27),
        .\gfwd_mode.m_valid_i_reg_8 (s2mm_reg_slice_inst_n_6),
        .\gfwd_mode.m_valid_i_reg_9 (s2mm_reg_slice_inst_n_28),
        .\gstage1.q_dly_reg[0] (\gptr_mcdf.gch_idle.wrp_dly_inst_n_16 ),
        .\gstage1.q_dly_reg[0]_0 ({\gptr_mcdf.gch_idle.wrp_dly_inst_n_17 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_18 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_19 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_20 }),
        .\gstage1.q_dly_reg[0]_1 (\gptr_mcdf.gch_idle.wrp_dly_inst_n_21 ),
        .\gstage1.q_dly_reg[0]_2 ({\gptr_mcdf.gch_idle.wrp_dly_inst_n_22 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_23 }),
        .\gstage1.q_dly_reg[30]_0 ({\gptr_mcdf.gch_idle.rdp_dly_inst_n_16 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_17 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_18 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_19 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_20 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_21 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_22 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_23 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_24 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_25 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_26 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_27 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_28 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_29 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_30 }));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized0 \gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst 
       (.A({\gptr_mcdf.gch_idle.wrp_dly_inst_n_0 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_1 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_2 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_3 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_4 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_5 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_6 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_7 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_8 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_9 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_10 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_11 ,\gptr_mcdf.gch_idle.wrp_dly_inst_n_12 }),
        .B({\gptr_mcdf.gch_idle.rdp_dly_inst_n_0 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_1 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_2 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_3 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_4 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_5 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_6 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_7 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_8 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_9 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_10 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_11 ,\gptr_mcdf.gch_idle.rdp_dly_inst_n_12 }),
        .D({depth_rom_inst_n_0,depth_rom_inst_n_1}),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .p_0_out(p_0_out),
        .pntr_roll_over(pntr_roll_over));
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(sdpram_top_inst_n_32),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry_n_4,plusOp_carry_n_5,plusOp_carry_n_6,plusOp_carry_n_7}),
        .S({sdpram_top_inst_n_28,sdpram_top_inst_n_29,sdpram_top_inst_n_30,sdpram_top_inst_n_31}));
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6,plusOp_carry__0_n_7}),
        .S({sdpram_top_inst_n_24,sdpram_top_inst_n_25,sdpram_top_inst_n_26,sdpram_top_inst_n_27}));
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO({plusOp_carry__1_n_0,plusOp_carry__1_n_1,plusOp_carry__1_n_2,plusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__1_n_4,plusOp_carry__1_n_5,plusOp_carry__1_n_6,plusOp_carry__1_n_7}),
        .S({sdpram_top_inst_n_20,sdpram_top_inst_n_21,sdpram_top_inst_n_22,sdpram_top_inst_n_23}));
  CARRY4 plusOp_carry__2
       (.CI(plusOp_carry__1_n_0),
        .CO({plusOp_carry__2_n_0,plusOp_carry__2_n_1,plusOp_carry__2_n_2,plusOp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__2_n_4,plusOp_carry__2_n_5,plusOp_carry__2_n_6,plusOp_carry__2_n_7}),
        .S({sdpram_top_inst_n_16,sdpram_top_inst_n_17,sdpram_top_inst_n_18,sdpram_top_inst_n_19}));
  CARRY4 plusOp_carry__3
       (.CI(plusOp_carry__2_n_0),
        .CO({plusOp_carry__3_n_0,plusOp_carry__3_n_1,plusOp_carry__3_n_2,plusOp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__3_n_4,plusOp_carry__3_n_5,plusOp_carry__3_n_6,plusOp_carry__3_n_7}),
        .S({sdpram_top_inst_n_12,sdpram_top_inst_n_13,sdpram_top_inst_n_14,sdpram_top_inst_n_15}));
  CARRY4 plusOp_carry__4
       (.CI(plusOp_carry__3_n_0),
        .CO({plusOp_carry__4_n_0,plusOp_carry__4_n_1,plusOp_carry__4_n_2,plusOp_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__4_n_4,plusOp_carry__4_n_5,plusOp_carry__4_n_6,plusOp_carry__4_n_7}),
        .S({sdpram_top_inst_n_8,sdpram_top_inst_n_9,sdpram_top_inst_n_10,sdpram_top_inst_n_11}));
  CARRY4 plusOp_carry__5
       (.CI(plusOp_carry__4_n_0),
        .CO({plusOp_carry__5_n_0,plusOp_carry__5_n_1,plusOp_carry__5_n_2,plusOp_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__5_n_4,plusOp_carry__5_n_5,plusOp_carry__5_n_6,plusOp_carry__5_n_7}),
        .S({sdpram_top_inst_n_4,sdpram_top_inst_n_5,sdpram_top_inst_n_6,sdpram_top_inst_n_7}));
  CARRY4 plusOp_carry__6
       (.CI(plusOp_carry__5_n_0),
        .CO(NLW_plusOp_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__6_O_UNCONNECTED[3:1],plusOp_carry__6_n_7}),
        .S({1'b0,1'b0,1'b0,sdpram_top_inst_n_3}));
  CARRY4 pntr_rchd_end_addr0_carry
       (.CI(1'b0),
        .CO({pntr_rchd_end_addr0_carry_n_0,pntr_rchd_end_addr0_carry_n_1,pntr_rchd_end_addr0_carry_n_2,pntr_rchd_end_addr0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sdpram_top_inst_n_53}),
        .O(NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_40,sdpram_top_inst_n_41,sdpram_top_inst_n_42,sdpram_top_inst_n_43}));
  CARRY4 pntr_rchd_end_addr0_carry__0
       (.CI(pntr_rchd_end_addr0_carry_n_0),
        .CO({pntr_rchd_end_addr0_carry__0_n_0,pntr_rchd_end_addr0_carry__0_n_1,pntr_rchd_end_addr0_carry__0_n_2,pntr_rchd_end_addr0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({sdpram_top_inst_n_1,sdpram_top_inst_n_2,1'b0,1'b0}),
        .O(NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_49,sdpram_top_inst_n_50,sdpram_top_inst_n_51,sdpram_top_inst_n_52}));
  CARRY4 pntr_rchd_end_addr0_carry__1
       (.CI(pntr_rchd_end_addr0_carry__0_n_0),
        .CO({pntr_rchd_end_addr0_carry__1_n_0,pntr_rchd_end_addr0_carry__1_n_1,pntr_rchd_end_addr0_carry__1_n_2,pntr_rchd_end_addr0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({sdpram_top_inst_n_44,sdpram_top_inst_n_45,sdpram_top_inst_n_46,sdpram_top_inst_n_47}),
        .O(NLW_pntr_rchd_end_addr0_carry__1_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_33,sdpram_top_inst_n_34,sdpram_top_inst_n_35,sdpram_top_inst_n_36}));
  CARRY4 pntr_rchd_end_addr0_carry__2
       (.CI(pntr_rchd_end_addr0_carry__1_n_0),
        .CO({NLW_pntr_rchd_end_addr0_carry__2_CO_UNCONNECTED[3],pntr_rchd_end_addr,pntr_rchd_end_addr0_carry__2_n_2,pntr_rchd_end_addr0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,sdpram_top_inst_n_54,sdpram_top_inst_n_55,sdpram_top_inst_n_56}),
        .O(NLW_pntr_rchd_end_addr0_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,sdpram_top_inst_n_37,sdpram_top_inst_n_38,sdpram_top_inst_n_39}));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_130 s2mm_reg_slice_inst
       (.CO(pntr_rchd_end_addr),
        .D({s2mm_reg_slice_inst_n_0,storage_data1}),
        .O({plusOp_carry__4_n_4,plusOp_carry__4_n_5,plusOp_carry__4_n_6,plusOp_carry__4_n_7}),
        .WR_DATA({s2mm_reg_slice_inst_n_4,s2mm_reg_slice_inst_n_5}),
        .aclk(aclk),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0]_0 (plusOp_carry__6_n_7),
        .\gfwd_mode.storage_data1_reg[0]_1 ({plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6}),
        .\gfwd_mode.storage_data1_reg[0]_2 ({plusOp_carry__1_n_4,plusOp_carry__1_n_5,plusOp_carry__1_n_6,plusOp_carry__1_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_3 ({plusOp_carry__2_n_4,plusOp_carry__2_n_5,plusOp_carry__2_n_6,plusOp_carry__2_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_4 ({plusOp_carry__3_n_4,plusOp_carry__3_n_5,plusOp_carry__3_n_6,plusOp_carry__3_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_5 ({plusOp_carry__5_n_4,plusOp_carry__5_n_5,plusOp_carry__5_n_6,plusOp_carry__5_n_7}),
        .\gfwd_mode.storage_data1_reg[36] (\gfwd_mode.storage_data1_reg[36] ),
        .\gstage1.q_dly_reg[15] (s2mm_reg_slice_inst_n_19),
        .\gstage1.q_dly_reg[16] (s2mm_reg_slice_inst_n_20),
        .\gstage1.q_dly_reg[17] (s2mm_reg_slice_inst_n_21),
        .\gstage1.q_dly_reg[18] (s2mm_reg_slice_inst_n_22),
        .\gstage1.q_dly_reg[19] (s2mm_reg_slice_inst_n_23),
        .\gstage1.q_dly_reg[20] (s2mm_reg_slice_inst_n_24),
        .\gstage1.q_dly_reg[21] (s2mm_reg_slice_inst_n_25),
        .\gstage1.q_dly_reg[22] (s2mm_reg_slice_inst_n_26),
        .\gstage1.q_dly_reg[23] (s2mm_reg_slice_inst_n_27),
        .\gstage1.q_dly_reg[24] (s2mm_reg_slice_inst_n_6),
        .\gstage1.q_dly_reg[25] (s2mm_reg_slice_inst_n_28),
        .\gstage1.q_dly_reg[26] (s2mm_reg_slice_inst_n_29),
        .\gstage1.q_dly_reg[27] (s2mm_reg_slice_inst_n_30),
        .\gstage1.q_dly_reg[31] ({s2mm_reg_slice_inst_n_7,s2mm_reg_slice_inst_n_8,s2mm_reg_slice_inst_n_9,s2mm_reg_slice_inst_n_10,s2mm_reg_slice_inst_n_11,s2mm_reg_slice_inst_n_12,s2mm_reg_slice_inst_n_13,s2mm_reg_slice_inst_n_14,s2mm_reg_slice_inst_n_15,s2mm_reg_slice_inst_n_16,s2mm_reg_slice_inst_n_17,s2mm_reg_slice_inst_n_18}),
        .ram_init_done_i_reg_rep(ram_init_done_i_reg_rep),
        .rom_rd_addr_int(rom_rd_addr_int),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int({sdpram_top_inst_n_3,sdpram_top_inst_n_4,sdpram_top_inst_n_5,sdpram_top_inst_n_6,sdpram_top_inst_n_7,sdpram_top_inst_n_8,sdpram_top_inst_n_9,sdpram_top_inst_n_10,sdpram_top_inst_n_11,sdpram_top_inst_n_12,sdpram_top_inst_n_13,sdpram_top_inst_n_14,sdpram_top_inst_n_15,sdpram_top_inst_n_16,sdpram_top_inst_n_17,sdpram_top_inst_n_18,sdpram_top_inst_n_19,sdpram_top_inst_n_20,sdpram_top_inst_n_21,sdpram_top_inst_n_22,sdpram_top_inst_n_23,sdpram_top_inst_n_24,sdpram_top_inst_n_25,sdpram_top_inst_n_26,sdpram_top_inst_n_32}),
        .we_int(s2mm_reg_slice_inst_n_3));
  design_1_axi_vfifo_ctrl_0_0_sdpram_top_131 sdpram_top_inst
       (.CO(pntr_rchd_end_addr),
        .D(storage_data1),
        .DI({sdpram_top_inst_n_1,sdpram_top_inst_n_2}),
        .O({plusOp_carry_n_4,plusOp_carry_n_5,plusOp_carry_n_6,plusOp_carry_n_7}),
        .S({sdpram_top_inst_n_33,sdpram_top_inst_n_34,sdpram_top_inst_n_35,sdpram_top_inst_n_36}),
        .WR_DATA({s2mm_reg_slice_inst_n_4,s2mm_reg_slice_inst_n_5}),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[0]_0 ({plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6,plusOp_carry__0_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_1 ({plusOp_carry__1_n_4,plusOp_carry__1_n_5,plusOp_carry__1_n_6,plusOp_carry__1_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_2 ({plusOp_carry__2_n_4,plusOp_carry__2_n_5,plusOp_carry__2_n_6,plusOp_carry__2_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_3 ({plusOp_carry__3_n_4,plusOp_carry__3_n_5,plusOp_carry__3_n_6,plusOp_carry__3_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_4 ({plusOp_carry__4_n_4,plusOp_carry__4_n_5,plusOp_carry__4_n_7}),
        .\gfwd_mode.storage_data1_reg[0]_5 ({plusOp_carry__5_n_4,plusOp_carry__5_n_5,plusOp_carry__5_n_6,plusOp_carry__5_n_7}),
        .\gin_reg.rd_pntr_pf_dly_reg[12] (\gin_reg.rd_pntr_pf_dly_reg[12] ),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .\gstage1.q_dly_reg[7] ({sdpram_top_inst_n_37,sdpram_top_inst_n_38,sdpram_top_inst_n_39}),
        .\gstage1.q_dly_reg[7]_0 ({sdpram_top_inst_n_40,sdpram_top_inst_n_41,sdpram_top_inst_n_42,sdpram_top_inst_n_43}),
        .\gstage1.q_dly_reg[7]_1 ({sdpram_top_inst_n_44,sdpram_top_inst_n_45,sdpram_top_inst_n_46,sdpram_top_inst_n_47}),
        .\gstage1.q_dly_reg[7]_2 ({sdpram_top_inst_n_49,sdpram_top_inst_n_50,sdpram_top_inst_n_51,sdpram_top_inst_n_52}),
        .\gstage1.q_dly_reg[7]_3 (sdpram_top_inst_n_53),
        .\gstage1.q_dly_reg[7]_4 ({sdpram_top_inst_n_54,sdpram_top_inst_n_55,sdpram_top_inst_n_56}),
        .\gstage1.q_dly_reg[7]_5 ({sdpram_top_inst_n_57,sdpram_top_inst_n_58,sdpram_top_inst_n_59,sdpram_top_inst_n_60,sdpram_top_inst_n_61}),
        .\init_addr_reg[0] (\init_addr_reg[0] ),
        .pntr_roll_over(pntr_roll_over),
        .ram_init_done_i_reg_rep(ram_init_done_i_reg_rep),
        .rom_rd_addr_int(rom_rd_addr_int),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int({sdpram_top_inst_n_3,sdpram_top_inst_n_4,sdpram_top_inst_n_5,sdpram_top_inst_n_6,sdpram_top_inst_n_7,sdpram_top_inst_n_8,sdpram_top_inst_n_9,sdpram_top_inst_n_10,sdpram_top_inst_n_11,sdpram_top_inst_n_12,sdpram_top_inst_n_13,sdpram_top_inst_n_14,sdpram_top_inst_n_15,sdpram_top_inst_n_16,sdpram_top_inst_n_17,sdpram_top_inst_n_18,sdpram_top_inst_n_19,sdpram_top_inst_n_20,sdpram_top_inst_n_21,sdpram_top_inst_n_22,sdpram_top_inst_n_23,sdpram_top_inst_n_24,sdpram_top_inst_n_25,sdpram_top_inst_n_26,sdpram_top_inst_n_27,sdpram_top_inst_n_28,sdpram_top_inst_n_29,sdpram_top_inst_n_30,sdpram_top_inst_n_31,sdpram_top_inst_n_32}),
        .we_int(s2mm_reg_slice_inst_n_3));
endmodule

(* ORIG_REF_NAME = "mcf_data_flow_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized1
   (active_ch_dly_reg_r_3_0,
    \active_ch_dly_reg[4][0]_0 ,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    CO,
    sdpo_int,
    Q_reg,
    Q_reg_0,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \gin_reg.wr_pntr_pf_dly_reg[15] ,
    ENA_I,
    ENA_I_0,
    ENA_I_1,
    ENA_I_2,
    ENA_I_3,
    ENA_I_4,
    ENA_I_5,
    ENA_I_6,
    ENA_I_7,
    ENA_I_8,
    ENA_I_9,
    ENA_I_10,
    Q,
    aclk,
    ADDRA,
    ADDRD,
    \gfwd_mode.storage_data1_reg[45] ,
    \gfwd_mode.storage_data1_reg[45]_0 ,
    \gfwd_mode.storage_data1_reg[0] ,
    areset_d1,
    awgen_to_mctf_tvalid,
    ram_init_done_i,
    mctf_full,
    \active_ch_dly_reg[4][0]_1 ,
    p_0_out,
    S,
    rom_rd_addr_i,
    \pf_thresh_dly_reg[2][14] ,
    E,
    addr_rollover_r_reg,
    DI,
    D,
    ENA_dly_D);
  output active_ch_dly_reg_r_3_0;
  output \active_ch_dly_reg[4][0]_0 ;
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output [0:0]CO;
  output [0:0]sdpo_int;
  output Q_reg;
  output Q_reg_0;
  output [29:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  output ENA_I;
  output ENA_I_0;
  output ENA_I_1;
  output ENA_I_2;
  output ENA_I_3;
  output ENA_I_4;
  output ENA_I_5;
  output ENA_I_6;
  output ENA_I_7;
  output ENA_I_8;
  output ENA_I_9;
  output ENA_I_10;
  input [1:0]Q;
  input aclk;
  input [0:0]ADDRA;
  input [0:0]ADDRD;
  input \gfwd_mode.storage_data1_reg[45] ;
  input \gfwd_mode.storage_data1_reg[45]_0 ;
  input \gfwd_mode.storage_data1_reg[0] ;
  input areset_d1;
  input awgen_to_mctf_tvalid;
  input ram_init_done_i;
  input [1:0]mctf_full;
  input \active_ch_dly_reg[4][0]_1 ;
  input p_0_out;
  input [0:0]S;
  input rom_rd_addr_i;
  input \pf_thresh_dly_reg[2][14] ;
  input [0:0]E;
  input [6:0]addr_rollover_r_reg;
  input [7:0]DI;
  input [15:0]D;
  input ENA_dly_D;

  wire [0:0]ADDRA;
  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire [15:0]D;
  wire [29:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [7:0]DI;
  wire [0:0]E;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_1;
  wire ENA_I_10;
  wire ENA_I_2;
  wire ENA_I_3;
  wire ENA_I_4;
  wire ENA_I_5;
  wire ENA_I_6;
  wire ENA_I_7;
  wire ENA_I_8;
  wire ENA_I_9;
  wire ENA_dly_D;
  wire [1:0]Q;
  wire [15:15]QSPO;
  wire Q_reg;
  wire Q_reg_0;
  wire [0:0]S;
  wire [29:0]S_PAYLOAD_DATA;
  wire aclk;
  wire \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ;
  wire \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ;
  wire \active_ch_dly_reg[4][0]_0 ;
  wire \active_ch_dly_reg[4][0]_1 ;
  wire \active_ch_dly_reg[4]_0 ;
  wire active_ch_dly_reg_gate_n_0;
  wire active_ch_dly_reg_r_1_n_0;
  wire active_ch_dly_reg_r_3_0;
  wire active_ch_dly_reg_r_n_0;
  wire [6:0]addr_rollover_r_reg;
  wire areset_d1;
  wire awgen_to_mctf_tvalid;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[45] ;
  wire \gfwd_mode.storage_data1_reg[45]_0 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  wire \gmcpf_pf_gen.thresh_rom_inst_n_0 ;
  wire [1:0]mctf_full;
  wire [15:1]p_0_in1_in;
  wire p_0_out;
  wire \pf_thresh_dly_reg[2][14] ;
  wire pntr_rchd_end_addr0_carry__0_n_1;
  wire pntr_rchd_end_addr0_carry__0_n_2;
  wire pntr_rchd_end_addr0_carry__0_n_3;
  wire pntr_rchd_end_addr0_carry_n_0;
  wire pntr_rchd_end_addr0_carry_n_1;
  wire pntr_rchd_end_addr0_carry_n_2;
  wire pntr_rchd_end_addr0_carry_n_3;
  wire pntr_roll_over;
  wire ram_init_done_i;
  wire ram_reg_0_1_0_5_i_9_n_0;
  wire rom_rd_addr_i;
  wire s2mm_reg_slice_inst_n_1;
  wire s2mm_reg_slice_inst_n_2;
  wire s_axis_tvalid_wr_in_i;
  wire [0:0]sdpo_int;
  wire sdpram_top_inst_n_32;
  wire sdpram_top_inst_n_33;
  wire sdpram_top_inst_n_34;
  wire sdpram_top_inst_n_35;
  wire sdpram_top_inst_n_36;
  wire sdpram_top_inst_n_37;
  wire sdpram_top_inst_n_38;
  wire sdpram_top_inst_n_39;
  wire sdpram_top_inst_n_40;
  wire sdpram_top_inst_n_41;
  wire sdpram_top_inst_n_43;
  wire sdpram_top_inst_n_44;
  wire sdpram_top_inst_n_45;
  wire sdpram_top_inst_n_46;
  wire [15:0]wr_data_i;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED;

  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/active_ch_dly_reg[2] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(ADDRA),
        .Q(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ));
  FDRE \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ),
        .Q(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ),
        .R(1'b0));
  FDRE \active_ch_dly_reg[4][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_gate_n_0),
        .Q(\active_ch_dly_reg[4]_0 ),
        .R(Q[1]));
  LUT2 #(
    .INIT(4'h8)) 
    active_ch_dly_reg_gate
       (.I0(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ),
        .I1(\active_ch_dly_reg[4][0]_0 ),
        .O(active_ch_dly_reg_gate_n_0));
  FDRE active_ch_dly_reg_r
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(active_ch_dly_reg_r_n_0),
        .R(Q[1]));
  FDRE active_ch_dly_reg_r_1
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_r_n_0),
        .Q(active_ch_dly_reg_r_1_n_0),
        .R(Q[1]));
  FDRE active_ch_dly_reg_r_2
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_r_1_n_0),
        .Q(active_ch_dly_reg_r_3_0),
        .R(Q[1]));
  FDRE active_ch_dly_reg_r_3
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_r_3_0),
        .Q(\active_ch_dly_reg[4][0]_0 ),
        .R(Q[1]));
  design_1_axi_vfifo_ctrl_0_0_rom__parameterized2 depth_rom_inst
       (.D(QSPO),
        .Q(Q[0]),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[45] (\gfwd_mode.storage_data1_reg[45]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \gin_reg.wr_pntr_pf_dly[0]_i_1 
       (.I0(S_PAYLOAD_DATA[15]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .O(wr_data_i[0]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[10]_i_1 
       (.I0(S_PAYLOAD_DATA[25]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[10]),
        .O(wr_data_i[10]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[11]_i_1 
       (.I0(S_PAYLOAD_DATA[26]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[11]),
        .O(wr_data_i[11]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[12]_i_1 
       (.I0(S_PAYLOAD_DATA[27]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[12]),
        .O(wr_data_i[12]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[13]_i_1 
       (.I0(S_PAYLOAD_DATA[28]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[13]),
        .O(wr_data_i[13]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[14]_i_1 
       (.I0(S_PAYLOAD_DATA[29]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[14]),
        .O(wr_data_i[14]));
  LUT5 #(
    .INIT(32'hAFACA0AC)) 
    \gin_reg.wr_pntr_pf_dly[15]_i_1 
       (.I0(ADDRD),
        .I1(sdpo_int),
        .I2(CO),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(p_0_in1_in[15]),
        .O(wr_data_i[15]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[1]_i_1 
       (.I0(S_PAYLOAD_DATA[16]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[1]),
        .O(wr_data_i[1]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[2]_i_1 
       (.I0(S_PAYLOAD_DATA[17]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[2]),
        .O(wr_data_i[2]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[3]_i_1 
       (.I0(S_PAYLOAD_DATA[18]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[3]),
        .O(wr_data_i[3]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[4]_i_1 
       (.I0(S_PAYLOAD_DATA[19]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[4]),
        .O(wr_data_i[4]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[5]_i_1 
       (.I0(S_PAYLOAD_DATA[20]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[5]),
        .O(wr_data_i[5]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[6]_i_1 
       (.I0(S_PAYLOAD_DATA[21]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[6]),
        .O(wr_data_i[6]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[7]_i_1 
       (.I0(S_PAYLOAD_DATA[22]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[7]),
        .O(wr_data_i[7]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[8]_i_1 
       (.I0(S_PAYLOAD_DATA[23]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[8]),
        .O(wr_data_i[8]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[9]_i_1 
       (.I0(S_PAYLOAD_DATA[24]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[9]),
        .O(wr_data_i[9]));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized1 \gmcpf_pf_gen.mcpf_pf_gen_inst 
       (.D({QSPO,\gmcpf_pf_gen.thresh_rom_inst_n_0 }),
        .Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (\active_ch_dly_reg[4][0]_1 ),
        .\active_ch_dly_reg[4]_0 (\active_ch_dly_reg[4]_0 ),
        .\gfwd_mode.m_valid_i_reg (wr_data_i),
        .\gfwd_mode.storage_data1_reg[45] (\gfwd_mode.storage_data1_reg[45] ),
        .\gfwd_mode.storage_data1_reg[45]_0 (D),
        .mctf_full(mctf_full),
        .p_0_out(p_0_out),
        .\pf_thresh_dly_reg[2][14] (\pf_thresh_dly_reg[2][14] ),
        .pntr_roll_over(pntr_roll_over));
  design_1_axi_vfifo_ctrl_0_0_rom__parameterized3 \gmcpf_pf_gen.thresh_rom_inst 
       (.ADDRA(ADDRA),
        .D(\gmcpf_pf_gen.thresh_rom_inst_n_0 ),
        .Q(Q[0]),
        .aclk(aclk));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized6 mcf2awgen_reg_slice_inst
       (.D({sdpo_int,S_PAYLOAD_DATA[29:14],DI,S_PAYLOAD_DATA[5:0]}),
        .E(s2mm_reg_slice_inst_n_1),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENA_I_1(ENA_I_1),
        .ENA_I_10(ENA_I_10),
        .ENA_I_2(ENA_I_2),
        .ENA_I_3(ENA_I_3),
        .ENA_I_4(ENA_I_4),
        .ENA_I_5(ENA_I_5),
        .ENA_I_6(ENA_I_6),
        .ENA_I_7(ENA_I_7),
        .ENA_I_8(ENA_I_8),
        .ENA_I_9(ENA_I_9),
        .ENA_dly_D(ENA_dly_D),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 pntr_rchd_end_addr0_carry
       (.CI(1'b0),
        .CO({pntr_rchd_end_addr0_carry_n_0,pntr_rchd_end_addr0_carry_n_1,pntr_rchd_end_addr0_carry_n_2,pntr_rchd_end_addr0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sdpram_top_inst_n_40,1'b0,1'b0,sdpram_top_inst_n_41}),
        .O(NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_32,sdpram_top_inst_n_33,sdpram_top_inst_n_34,sdpram_top_inst_n_35}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 pntr_rchd_end_addr0_carry__0
       (.CI(pntr_rchd_end_addr0_carry_n_0),
        .CO({CO,pntr_rchd_end_addr0_carry__0_n_1,pntr_rchd_end_addr0_carry__0_n_2,pntr_rchd_end_addr0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({sdpram_top_inst_n_36,sdpram_top_inst_n_37,sdpram_top_inst_n_38,sdpram_top_inst_n_39}),
        .O(NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_43,sdpram_top_inst_n_44,sdpram_top_inst_n_45,sdpram_top_inst_n_46}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_9
       (.I0(S_PAYLOAD_DATA[15]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_9_n_0));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized5 s2mm_reg_slice_inst
       (.E(s2mm_reg_slice_inst_n_1),
        .Q({S_PAYLOAD_DATA[14],S_PAYLOAD_DATA[5:0]}),
        .aclk(aclk),
        .addr_rollover_r_reg(addr_rollover_r_reg),
        .areset_d1(areset_d1),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gfwd_mode.areset_d1_reg (E),
        .ram_init_done_i(ram_init_done_i),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .we_int(s2mm_reg_slice_inst_n_2));
  design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0 sdpram_top_inst
       (.ADDRA(ADDRA),
        .ADDRD(ADDRD),
        .CO(CO),
        .DI({sdpram_top_inst_n_36,sdpram_top_inst_n_37,sdpram_top_inst_n_38,sdpram_top_inst_n_39}),
        .S({sdpram_top_inst_n_32,sdpram_top_inst_n_33,sdpram_top_inst_n_34,sdpram_top_inst_n_35}),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[45] (ram_reg_0_1_0_5_i_9_n_0),
        .\gfwd_mode.storage_data1_reg[45]_0 (S),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .\gin_reg.wr_pntr_pf_dly_reg[15] (\gin_reg.wr_pntr_pf_dly_reg[15] ),
        .\gin_reg.wr_pntr_roll_over_dly_reg ({sdpram_top_inst_n_40,sdpram_top_inst_n_41}),
        .\gin_reg.wr_pntr_roll_over_dly_reg_0 ({sdpram_top_inst_n_43,sdpram_top_inst_n_44,sdpram_top_inst_n_45,sdpram_top_inst_n_46}),
        .p_0_in1_in(p_0_in1_in),
        .pntr_roll_over(pntr_roll_over),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int({sdpo_int,S_PAYLOAD_DATA[29:15]}),
        .we_int(s2mm_reg_slice_inst_n_2));
endmodule

(* ORIG_REF_NAME = "mcf_data_flow_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized2
   (\gfwd_mode.storage_data1_reg[0] ,
    Q_reg,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    p_0_out,
    \gnstage1.q_dly_reg[0][0] ,
    sdpo_int,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ,
    ENB_I,
    ENB_I_11,
    ENB_I_12,
    ENB_I_13,
    ENB_I_14,
    ENB_I_15,
    ENB_I_16,
    ENB_I_17,
    ENB_I_18,
    ENB_I_19,
    ENB_I_20,
    ENB_I_21,
    aclk,
    active_ch_dly_reg_r_3,
    Q,
    rom_rd_addr_int,
    ADDRA,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_rev.storage_data1_reg[0] ,
    areset_d1,
    argen_to_mctf_tvalid,
    ram_init_done_i,
    rom_rd_addr_i,
    \pf_thresh_dly_reg[2][14] ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    ENB_dly_D);
  output \gfwd_mode.storage_data1_reg[0] ;
  output Q_reg;
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output p_0_out;
  output \gnstage1.q_dly_reg[0][0] ;
  output [15:0]sdpo_int;
  output [16:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ;
  output ENB_I;
  output ENB_I_11;
  output ENB_I_12;
  output ENB_I_13;
  output ENB_I_14;
  output ENB_I_15;
  output ENB_I_16;
  output ENB_I_17;
  output ENB_I_18;
  output ENB_I_19;
  output ENB_I_20;
  output ENB_I_21;
  input aclk;
  input active_ch_dly_reg_r_3;
  input [1:0]Q;
  input rom_rd_addr_int;
  input [0:0]ADDRA;
  input \gfwd_mode.storage_data1_reg[0]_0 ;
  input \gfwd_rev.storage_data1_reg[0] ;
  input areset_d1;
  input argen_to_mctf_tvalid;
  input ram_init_done_i;
  input rom_rd_addr_i;
  input \pf_thresh_dly_reg[2][14] ;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input ENB_dly_D;

  wire [0:0]ADDRA;
  wire ENB_I;
  wire ENB_I_11;
  wire ENB_I_12;
  wire ENB_I_13;
  wire ENB_I_14;
  wire ENB_I_15;
  wire ENB_I_16;
  wire ENB_I_17;
  wire ENB_I_18;
  wire ENB_I_19;
  wire ENB_I_20;
  wire ENB_I_21;
  wire ENB_dly_D;
  wire [1:0]Q;
  wire Q_reg;
  wire aclk;
  wire \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ;
  wire \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ;
  wire active_ch_dly_reg_gate_n_0;
  wire active_ch_dly_reg_r_3;
  wire areset_d1;
  wire argen_to_mctf_tvalid;
  wire depth_rom_inst_n_0;
  wire depth_rom_inst_n_1;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire \gfwd_rev.storage_data1_reg[0] ;
  wire \gin_reg.rd_pntr_pf_dly[0]_i_1_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[10]_i_1_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[11]_i_1_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[12]_i_1_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[13]_i_1_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[14]_i_1_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[15]_i_1_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[1]_i_1_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[2]_i_1_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[3]_i_1_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[4]_i_1_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[5]_i_1_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[6]_i_1_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[7]_i_1_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[8]_i_1_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[9]_i_1_n_0 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire \gnstage1.q_dly_reg[0][0] ;
  wire [16:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ;
  wire p_0_out;
  wire \pf_thresh_dly_reg[2][14] ;
  wire pntr_rchd_end_addr;
  wire pntr_rchd_end_addr0_carry__0_n_1;
  wire pntr_rchd_end_addr0_carry__0_n_2;
  wire pntr_rchd_end_addr0_carry__0_n_3;
  wire pntr_rchd_end_addr0_carry_n_0;
  wire pntr_rchd_end_addr0_carry_n_1;
  wire pntr_rchd_end_addr0_carry_n_2;
  wire pntr_rchd_end_addr0_carry_n_3;
  wire pntr_roll_over;
  wire ram_init_done_i;
  wire ram_reg_0_1_0_5_i_9_n_0;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire s2mm_reg_slice_inst_n_2;
  wire s2mm_reg_slice_inst_n_3;
  wire s2mm_reg_slice_inst_n_4;
  wire s_axis_tvalid_wr_in_i;
  wire [15:0]sdpo_int;
  wire sdpram_top_inst_n_1;
  wire sdpram_top_inst_n_10;
  wire sdpram_top_inst_n_11;
  wire sdpram_top_inst_n_12;
  wire sdpram_top_inst_n_13;
  wire sdpram_top_inst_n_14;
  wire sdpram_top_inst_n_15;
  wire sdpram_top_inst_n_16;
  wire sdpram_top_inst_n_17;
  wire sdpram_top_inst_n_18;
  wire sdpram_top_inst_n_19;
  wire sdpram_top_inst_n_2;
  wire sdpram_top_inst_n_20;
  wire sdpram_top_inst_n_21;
  wire sdpram_top_inst_n_22;
  wire sdpram_top_inst_n_23;
  wire sdpram_top_inst_n_24;
  wire sdpram_top_inst_n_25;
  wire sdpram_top_inst_n_26;
  wire sdpram_top_inst_n_27;
  wire sdpram_top_inst_n_28;
  wire sdpram_top_inst_n_29;
  wire sdpram_top_inst_n_3;
  wire sdpram_top_inst_n_30;
  wire sdpram_top_inst_n_31;
  wire sdpram_top_inst_n_32;
  wire sdpram_top_inst_n_33;
  wire sdpram_top_inst_n_34;
  wire sdpram_top_inst_n_35;
  wire sdpram_top_inst_n_36;
  wire sdpram_top_inst_n_37;
  wire sdpram_top_inst_n_38;
  wire sdpram_top_inst_n_39;
  wire sdpram_top_inst_n_4;
  wire sdpram_top_inst_n_40;
  wire sdpram_top_inst_n_41;
  wire sdpram_top_inst_n_43;
  wire sdpram_top_inst_n_44;
  wire sdpram_top_inst_n_45;
  wire sdpram_top_inst_n_46;
  wire sdpram_top_inst_n_5;
  wire sdpram_top_inst_n_6;
  wire sdpram_top_inst_n_7;
  wire sdpram_top_inst_n_8;
  wire sdpram_top_inst_n_9;
  wire wr_data_int_i_2_n_0;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED;

  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/active_ch_dly_reg[2] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ));
  FDRE \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ),
        .Q(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ),
        .R(1'b0));
  FDRE \active_ch_dly_reg[4][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_gate_n_0),
        .Q(Q_reg),
        .R(Q[1]));
  LUT2 #(
    .INIT(4'h8)) 
    active_ch_dly_reg_gate
       (.I0(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ),
        .I1(active_ch_dly_reg_r_3),
        .O(active_ch_dly_reg_gate_n_0));
  design_1_axi_vfifo_ctrl_0_0_rom__parameterized2_30 depth_rom_inst
       (.D({depth_rom_inst_n_0,depth_rom_inst_n_1}),
        .Q(Q[0]),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (s2mm_reg_slice_inst_n_4),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \gin_reg.rd_pntr_pf_dly[0]_i_1 
       (.I0(sdpram_top_inst_n_16),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .O(\gin_reg.rd_pntr_pf_dly[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[10]_i_1 
       (.I0(sdpram_top_inst_n_6),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_22),
        .O(\gin_reg.rd_pntr_pf_dly[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[11]_i_1 
       (.I0(sdpram_top_inst_n_5),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_21),
        .O(\gin_reg.rd_pntr_pf_dly[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[12]_i_1 
       (.I0(sdpram_top_inst_n_4),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_20),
        .O(\gin_reg.rd_pntr_pf_dly[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[13]_i_1 
       (.I0(sdpram_top_inst_n_3),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_19),
        .O(\gin_reg.rd_pntr_pf_dly[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[14]_i_1 
       (.I0(sdpram_top_inst_n_2),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_18),
        .O(\gin_reg.rd_pntr_pf_dly[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAFACA0AC)) 
    \gin_reg.rd_pntr_pf_dly[15]_i_1 
       (.I0(rom_rd_addr_int),
        .I1(sdpram_top_inst_n_1),
        .I2(pntr_rchd_end_addr),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(sdpram_top_inst_n_17),
        .O(\gin_reg.rd_pntr_pf_dly[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[1]_i_1 
       (.I0(sdpram_top_inst_n_15),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_31),
        .O(\gin_reg.rd_pntr_pf_dly[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[2]_i_1 
       (.I0(sdpram_top_inst_n_14),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_30),
        .O(\gin_reg.rd_pntr_pf_dly[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[3]_i_1 
       (.I0(sdpram_top_inst_n_13),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_29),
        .O(\gin_reg.rd_pntr_pf_dly[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[4]_i_1 
       (.I0(sdpram_top_inst_n_12),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_28),
        .O(\gin_reg.rd_pntr_pf_dly[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[5]_i_1 
       (.I0(sdpram_top_inst_n_11),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_27),
        .O(\gin_reg.rd_pntr_pf_dly[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[6]_i_1 
       (.I0(sdpram_top_inst_n_10),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_26),
        .O(\gin_reg.rd_pntr_pf_dly[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[7]_i_1 
       (.I0(sdpram_top_inst_n_9),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_25),
        .O(\gin_reg.rd_pntr_pf_dly[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[8]_i_1 
       (.I0(sdpram_top_inst_n_8),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_24),
        .O(\gin_reg.rd_pntr_pf_dly[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[9]_i_1 
       (.I0(sdpram_top_inst_n_7),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_23),
        .O(\gin_reg.rd_pntr_pf_dly[9]_i_1_n_0 ));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized2 \gmcpf_pf_gen.mcpf_pf_gen_inst 
       (.D({depth_rom_inst_n_0,depth_rom_inst_n_1}),
        .Q(Q),
        .aclk(aclk),
        .\gfwd_mode.m_valid_i_reg ({\gin_reg.rd_pntr_pf_dly[15]_i_1_n_0 ,\gin_reg.rd_pntr_pf_dly[14]_i_1_n_0 ,\gin_reg.rd_pntr_pf_dly[13]_i_1_n_0 ,\gin_reg.rd_pntr_pf_dly[12]_i_1_n_0 ,\gin_reg.rd_pntr_pf_dly[11]_i_1_n_0 ,\gin_reg.rd_pntr_pf_dly[10]_i_1_n_0 ,\gin_reg.rd_pntr_pf_dly[9]_i_1_n_0 ,\gin_reg.rd_pntr_pf_dly[8]_i_1_n_0 ,\gin_reg.rd_pntr_pf_dly[7]_i_1_n_0 ,\gin_reg.rd_pntr_pf_dly[6]_i_1_n_0 ,\gin_reg.rd_pntr_pf_dly[5]_i_1_n_0 ,\gin_reg.rd_pntr_pf_dly[4]_i_1_n_0 ,\gin_reg.rd_pntr_pf_dly[3]_i_1_n_0 ,\gin_reg.rd_pntr_pf_dly[2]_i_1_n_0 ,\gin_reg.rd_pntr_pf_dly[1]_i_1_n_0 ,\gin_reg.rd_pntr_pf_dly[0]_i_1_n_0 }),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_1 ),
        .p_0_out(p_0_out),
        .\pf_thresh_dly_reg[2][14] (\pf_thresh_dly_reg[2][14] ),
        .pntr_roll_over(pntr_roll_over));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7 mcf2awgen_reg_slice_inst
       (.D(\gfwd_mode.storage_data1_reg[0] ),
        .E(s2mm_reg_slice_inst_n_2),
        .ENB_I(ENB_I),
        .ENB_I_11(ENB_I_11),
        .ENB_I_12(ENB_I_12),
        .ENB_I_13(ENB_I_13),
        .ENB_I_14(ENB_I_14),
        .ENB_I_15(ENB_I_15),
        .ENB_I_16(ENB_I_16),
        .ENB_I_17(ENB_I_17),
        .ENB_I_18(ENB_I_18),
        .ENB_I_19(ENB_I_19),
        .ENB_I_20(ENB_I_20),
        .ENB_I_21(ENB_I_21),
        .ENB_dly_D(ENB_dly_D),
        .Q(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\gnstage1.q_dly_reg[0][0] (\gnstage1.q_dly_reg[0][0] ),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int({sdpram_top_inst_n_1,sdpram_top_inst_n_2,sdpram_top_inst_n_3,sdpram_top_inst_n_4,sdpram_top_inst_n_5,sdpram_top_inst_n_6,sdpram_top_inst_n_7,sdpram_top_inst_n_8,sdpram_top_inst_n_9,sdpram_top_inst_n_10,sdpram_top_inst_n_11,sdpram_top_inst_n_12,sdpram_top_inst_n_13,sdpram_top_inst_n_14,sdpram_top_inst_n_15,sdpram_top_inst_n_16}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 pntr_rchd_end_addr0_carry
       (.CI(1'b0),
        .CO({pntr_rchd_end_addr0_carry_n_0,pntr_rchd_end_addr0_carry_n_1,pntr_rchd_end_addr0_carry_n_2,pntr_rchd_end_addr0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sdpram_top_inst_n_40,1'b0,1'b0,sdpram_top_inst_n_41}),
        .O(NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_32,sdpram_top_inst_n_33,sdpram_top_inst_n_34,sdpram_top_inst_n_35}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 pntr_rchd_end_addr0_carry__0
       (.CI(pntr_rchd_end_addr0_carry_n_0),
        .CO({pntr_rchd_end_addr,pntr_rchd_end_addr0_carry__0_n_1,pntr_rchd_end_addr0_carry__0_n_2,pntr_rchd_end_addr0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({sdpram_top_inst_n_36,sdpram_top_inst_n_37,sdpram_top_inst_n_38,sdpram_top_inst_n_39}),
        .O(NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_43,sdpram_top_inst_n_44,sdpram_top_inst_n_45,sdpram_top_inst_n_46}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_9
       (.I0(sdpram_top_inst_n_16),
        .I1(pntr_rchd_end_addr),
        .O(ram_reg_0_1_0_5_i_9_n_0));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4 s2mm_reg_slice_inst
       (.E(s2mm_reg_slice_inst_n_2),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .\gfwd_rev.storage_data1_reg[0] (\gfwd_rev.storage_data1_reg[0] ),
        .\greg_out.QSPO_reg[15] (s2mm_reg_slice_inst_n_4),
        .ram_init_done_i(ram_init_done_i),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .storage_data1(\gfwd_mode.storage_data1_reg[0] ),
        .we_int(s2mm_reg_slice_inst_n_3));
  design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_31 sdpram_top_inst
       (.ADDRA(ADDRA),
        .CO(pntr_rchd_end_addr),
        .DI({sdpram_top_inst_n_36,sdpram_top_inst_n_37,sdpram_top_inst_n_38,sdpram_top_inst_n_39}),
        .O({sdpram_top_inst_n_17,sdpram_top_inst_n_18,sdpram_top_inst_n_19}),
        .S({sdpram_top_inst_n_32,sdpram_top_inst_n_33,sdpram_top_inst_n_34,sdpram_top_inst_n_35}),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (ram_reg_0_1_0_5_i_9_n_0),
        .\gfwd_mode.storage_data1_reg[0]_0 (wr_data_int_i_2_n_0),
        .\gin_reg.rd_pntr_pf_dly_reg[12] ({sdpram_top_inst_n_20,sdpram_top_inst_n_21,sdpram_top_inst_n_22,sdpram_top_inst_n_23}),
        .\gin_reg.rd_pntr_pf_dly_reg[15] (sdpo_int),
        .\gin_reg.rd_pntr_pf_dly_reg[4] ({sdpram_top_inst_n_28,sdpram_top_inst_n_29,sdpram_top_inst_n_30,sdpram_top_inst_n_31}),
        .\gin_reg.rd_pntr_pf_dly_reg[8] ({sdpram_top_inst_n_24,sdpram_top_inst_n_25,sdpram_top_inst_n_26,sdpram_top_inst_n_27}),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .\gin_reg.wr_pntr_roll_over_dly_reg ({sdpram_top_inst_n_40,sdpram_top_inst_n_41}),
        .\gin_reg.wr_pntr_roll_over_dly_reg_0 ({sdpram_top_inst_n_43,sdpram_top_inst_n_44,sdpram_top_inst_n_45,sdpram_top_inst_n_46}),
        .pntr_roll_over(pntr_roll_over),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .rom_rd_addr_int(rom_rd_addr_int),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int({sdpram_top_inst_n_1,sdpram_top_inst_n_2,sdpram_top_inst_n_3,sdpram_top_inst_n_4,sdpram_top_inst_n_5,sdpram_top_inst_n_6,sdpram_top_inst_n_7,sdpram_top_inst_n_8,sdpram_top_inst_n_9,sdpram_top_inst_n_10,sdpram_top_inst_n_11,sdpram_top_inst_n_12,sdpram_top_inst_n_13,sdpram_top_inst_n_14,sdpram_top_inst_n_15,sdpram_top_inst_n_16}),
        .storage_data1(\gfwd_mode.storage_data1_reg[0] ),
        .we_int(s2mm_reg_slice_inst_n_3));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    wr_data_int_i_2
       (.I0(\gfwd_mode.storage_data1_reg[0] ),
        .I1(ram_init_done_i),
        .I2(rom_rd_addr_i),
        .I3(sdpram_top_inst_n_1),
        .I4(pntr_rchd_end_addr),
        .O(wr_data_int_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "mcf_data_flow_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized3
   (Q,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    Q_reg,
    Q_reg_0,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    sdpo_int,
    ENA_I,
    ENA_I_0,
    ENA_I_1,
    ENA_I_2,
    ENA_I_3,
    ENA_I_4,
    ENA_I_5,
    ENA_I_6,
    ENA_I_7,
    ENA_I_8,
    ENA_I_9,
    aclk,
    active_ch_dly_reg_r_3,
    \wr_rst_reg_reg[15] ,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    areset_d1,
    awgen_to_mcpf_tvalid,
    ram_init_done_i,
    mcpf_full,
    \active_ch_dly_reg[4][0]_0 ,
    p_0_out,
    rom_rd_addr_i,
    \pf_thresh_dly_reg[2][14] ,
    E,
    tstart_reg,
    D,
    ENA_dly_D);
  output [0:0]Q;
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output Q_reg;
  output Q_reg_0;
  output [27:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [15:0]sdpo_int;
  output ENA_I;
  output ENA_I_0;
  output ENA_I_1;
  output ENA_I_2;
  output ENA_I_3;
  output ENA_I_4;
  output ENA_I_5;
  output ENA_I_6;
  output ENA_I_7;
  output ENA_I_8;
  output ENA_I_9;
  input aclk;
  input active_ch_dly_reg_r_3;
  input [1:0]\wr_rst_reg_reg[15] ;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input \gfwd_mode.storage_data1_reg[0]_0 ;
  input \gfwd_mode.storage_data1_reg[0]_1 ;
  input areset_d1;
  input awgen_to_mcpf_tvalid;
  input ram_init_done_i;
  input [1:0]mcpf_full;
  input \active_ch_dly_reg[4][0]_0 ;
  input p_0_out;
  input rom_rd_addr_i;
  input \pf_thresh_dly_reg[2][14] ;
  input [0:0]E;
  input [13:0]tstart_reg;
  input [15:0]D;
  input ENA_dly_D;

  wire [15:0]D;
  wire [27:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]E;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_1;
  wire ENA_I_2;
  wire ENA_I_3;
  wire ENA_I_4;
  wire ENA_I_5;
  wire ENA_I_6;
  wire ENA_I_7;
  wire ENA_I_8;
  wire ENA_I_9;
  wire ENA_dly_D;
  wire [0:0]Q;
  wire [15:15]QSPO;
  wire Q_reg;
  wire Q_reg_0;
  wire [28:0]S_PAYLOAD_DATA;
  wire aclk;
  wire \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ;
  wire \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ;
  wire \active_ch_dly_reg[4][0]_0 ;
  wire \active_ch_dly_reg[4]_1 ;
  wire active_ch_dly_reg_gate_n_0;
  wire active_ch_dly_reg_r_3;
  wire areset_d1;
  wire awgen_to_mcpf_tvalid;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gfwd_mode.storage_data1_reg[0]_1 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire \gmcpf_pf_gen.thresh_rom_inst_n_0 ;
  wire i__i_2_n_0;
  wire [1:0]mcpf_full;
  wire [15:1]p_0_in1_in;
  wire p_0_out;
  wire \pf_thresh_dly_reg[2][14] ;
  wire pntr_rchd_end_addr;
  wire pntr_rchd_end_addr0_carry__0_n_1;
  wire pntr_rchd_end_addr0_carry__0_n_2;
  wire pntr_rchd_end_addr0_carry__0_n_3;
  wire pntr_rchd_end_addr0_carry_n_0;
  wire pntr_rchd_end_addr0_carry_n_1;
  wire pntr_rchd_end_addr0_carry_n_2;
  wire pntr_rchd_end_addr0_carry_n_3;
  wire pntr_roll_over;
  wire ram_init_done_i;
  wire ram_reg_0_1_0_5_i_9__0_n_0;
  wire rom_rd_addr_i;
  wire s2mm_reg_slice_inst_n_1;
  wire s2mm_reg_slice_inst_n_2;
  wire s2mm_reg_slice_inst_n_3;
  wire s_axis_tvalid_wr_in_i;
  wire [15:0]sdpo_int;
  wire sdpram_top_inst_n_32;
  wire sdpram_top_inst_n_33;
  wire sdpram_top_inst_n_34;
  wire sdpram_top_inst_n_35;
  wire sdpram_top_inst_n_36;
  wire sdpram_top_inst_n_37;
  wire sdpram_top_inst_n_38;
  wire sdpram_top_inst_n_39;
  wire sdpram_top_inst_n_40;
  wire sdpram_top_inst_n_41;
  wire sdpram_top_inst_n_43;
  wire sdpram_top_inst_n_44;
  wire sdpram_top_inst_n_45;
  wire sdpram_top_inst_n_46;
  wire [13:0]tstart_reg;
  wire [15:0]wr_data_i;
  wire [1:0]\wr_rst_reg_reg[15] ;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED;

  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/active_ch_dly_reg[2] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(Q),
        .Q(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ));
  FDRE \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ),
        .Q(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ),
        .R(1'b0));
  FDRE \active_ch_dly_reg[4][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_gate_n_0),
        .Q(\active_ch_dly_reg[4]_1 ),
        .R(\wr_rst_reg_reg[15] [1]));
  LUT2 #(
    .INIT(4'h8)) 
    active_ch_dly_reg_gate
       (.I0(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ),
        .I1(active_ch_dly_reg_r_3),
        .O(active_ch_dly_reg_gate_n_0));
  design_1_axi_vfifo_ctrl_0_0_rom__parameterized5 depth_rom_inst
       (.D(QSPO),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (s2mm_reg_slice_inst_n_3),
        .\wr_rst_reg_reg[1] (\wr_rst_reg_reg[15] [0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \gin_reg.wr_pntr_pf_dly[0]_i_1__0 
       (.I0(S_PAYLOAD_DATA[13]),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .O(wr_data_i[0]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[10]_i_1__0 
       (.I0(S_PAYLOAD_DATA[23]),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[10]),
        .O(wr_data_i[10]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[11]_i_1__0 
       (.I0(S_PAYLOAD_DATA[24]),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[11]),
        .O(wr_data_i[11]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[12]_i_1__0 
       (.I0(S_PAYLOAD_DATA[25]),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[12]),
        .O(wr_data_i[12]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[13]_i_1__0 
       (.I0(S_PAYLOAD_DATA[26]),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[13]),
        .O(wr_data_i[13]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[14]_i_1__0 
       (.I0(S_PAYLOAD_DATA[27]),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[14]),
        .O(wr_data_i[14]));
  LUT5 #(
    .INIT(32'hAFACA0AC)) 
    \gin_reg.wr_pntr_pf_dly[15]_i_1__0 
       (.I0(\gfwd_mode.storage_data1_reg[0] ),
        .I1(S_PAYLOAD_DATA[28]),
        .I2(pntr_rchd_end_addr),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(p_0_in1_in[15]),
        .O(wr_data_i[15]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[1]_i_1__0 
       (.I0(S_PAYLOAD_DATA[14]),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[1]),
        .O(wr_data_i[1]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[2]_i_1__0 
       (.I0(S_PAYLOAD_DATA[15]),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[2]),
        .O(wr_data_i[2]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[3]_i_1__0 
       (.I0(S_PAYLOAD_DATA[16]),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[3]),
        .O(wr_data_i[3]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[4]_i_1__0 
       (.I0(S_PAYLOAD_DATA[17]),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[4]),
        .O(wr_data_i[4]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[5]_i_1__0 
       (.I0(S_PAYLOAD_DATA[18]),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[5]),
        .O(wr_data_i[5]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[6]_i_1__0 
       (.I0(S_PAYLOAD_DATA[19]),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[6]),
        .O(wr_data_i[6]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[7]_i_1__0 
       (.I0(S_PAYLOAD_DATA[20]),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[7]),
        .O(wr_data_i[7]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[8]_i_1__0 
       (.I0(S_PAYLOAD_DATA[21]),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[8]),
        .O(wr_data_i[8]));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.wr_pntr_pf_dly[9]_i_1__0 
       (.I0(S_PAYLOAD_DATA[22]),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[9]),
        .O(wr_data_i[9]));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized1_56 \gmcpf_pf_gen.mcpf_pf_gen_inst 
       (.D({QSPO,\gmcpf_pf_gen.thresh_rom_inst_n_0 }),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (\active_ch_dly_reg[4][0]_0 ),
        .\active_ch_dly_reg[4]_1 (\active_ch_dly_reg[4]_1 ),
        .\gfwd_mode.m_valid_i_reg (wr_data_i),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (D),
        .mcpf_full(mcpf_full),
        .p_0_out(p_0_out),
        .\pf_thresh_dly_reg[2][14] (\pf_thresh_dly_reg[2][14] ),
        .pntr_roll_over(pntr_roll_over),
        .\wr_rst_reg_reg[15] (\wr_rst_reg_reg[15] ));
  design_1_axi_vfifo_ctrl_0_0_rom__parameterized3_57 \gmcpf_pf_gen.thresh_rom_inst 
       (.D(\gmcpf_pf_gen.thresh_rom_inst_n_0 ),
        .Q(Q),
        .aclk(aclk),
        .\wr_rst_reg_reg[1] (\wr_rst_reg_reg[15] [0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    i__i_2
       (.I0(Q),
        .I1(ram_init_done_i),
        .I2(rom_rd_addr_i),
        .I3(S_PAYLOAD_DATA[28]),
        .I4(pntr_rchd_end_addr),
        .O(i__i_2_n_0));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized9 mcf2awgen_reg_slice_inst
       (.E(s2mm_reg_slice_inst_n_1),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENA_I_1(ENA_I_1),
        .ENA_I_2(ENA_I_2),
        .ENA_I_3(ENA_I_3),
        .ENA_I_4(ENA_I_4),
        .ENA_I_5(ENA_I_5),
        .ENA_I_6(ENA_I_6),
        .ENA_I_7(ENA_I_7),
        .ENA_I_8(ENA_I_8),
        .ENA_I_9(ENA_I_9),
        .ENA_dly_D(ENA_dly_D),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .S_PAYLOAD_DATA(S_PAYLOAD_DATA),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 pntr_rchd_end_addr0_carry
       (.CI(1'b0),
        .CO({pntr_rchd_end_addr0_carry_n_0,pntr_rchd_end_addr0_carry_n_1,pntr_rchd_end_addr0_carry_n_2,pntr_rchd_end_addr0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sdpram_top_inst_n_40,1'b0,1'b0,sdpram_top_inst_n_41}),
        .O(NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_32,sdpram_top_inst_n_33,sdpram_top_inst_n_34,sdpram_top_inst_n_35}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 pntr_rchd_end_addr0_carry__0
       (.CI(pntr_rchd_end_addr0_carry_n_0),
        .CO({pntr_rchd_end_addr,pntr_rchd_end_addr0_carry__0_n_1,pntr_rchd_end_addr0_carry__0_n_2,pntr_rchd_end_addr0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({sdpram_top_inst_n_36,sdpram_top_inst_n_37,sdpram_top_inst_n_38,sdpram_top_inst_n_39}),
        .O(NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_43,sdpram_top_inst_n_44,sdpram_top_inst_n_45,sdpram_top_inst_n_46}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_9__0
       (.I0(S_PAYLOAD_DATA[13]),
        .I1(pntr_rchd_end_addr),
        .O(ram_reg_0_1_0_5_i_9__0_n_0));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized8 s2mm_reg_slice_inst
       (.E(s2mm_reg_slice_inst_n_1),
        .Q({S_PAYLOAD_DATA[12:0],Q}),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .awgen_to_mcpf_tvalid(awgen_to_mcpf_tvalid),
        .\gfwd_mode.areset_d1_reg (E),
        .\greg_out.QSPO_reg[15] (s2mm_reg_slice_inst_n_3),
        .ram_init_done_i(ram_init_done_i),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .tstart_reg(tstart_reg),
        .we_int(s2mm_reg_slice_inst_n_2));
  design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_58 sdpram_top_inst
       (.CO(pntr_rchd_end_addr),
        .DI({sdpram_top_inst_n_36,sdpram_top_inst_n_37,sdpram_top_inst_n_38,sdpram_top_inst_n_39}),
        .S({sdpram_top_inst_n_32,sdpram_top_inst_n_33,sdpram_top_inst_n_34,sdpram_top_inst_n_35}),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_1 ),
        .\gfwd_mode.storage_data1_reg[0]_1 (ram_reg_0_1_0_5_i_9__0_n_0),
        .\gfwd_mode.storage_data1_reg[0]_2 (i__i_2_n_0),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .\gin_reg.wr_pntr_pf_dly_reg[15] (sdpo_int),
        .\gin_reg.wr_pntr_roll_over_dly_reg ({sdpram_top_inst_n_40,sdpram_top_inst_n_41}),
        .\gin_reg.wr_pntr_roll_over_dly_reg_0 ({sdpram_top_inst_n_43,sdpram_top_inst_n_44,sdpram_top_inst_n_45,sdpram_top_inst_n_46}),
        .p_0_in1_in(p_0_in1_in),
        .pntr_roll_over(pntr_roll_over),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int(S_PAYLOAD_DATA[28:13]),
        .storage_data1(Q),
        .we_int(s2mm_reg_slice_inst_n_2));
endmodule

(* ORIG_REF_NAME = "mcf_data_flow_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized4
   (\gclr.prog_full_i_reg ,
    \gfwd_mode.storage_data1_reg[0] ,
    Q_reg,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    p_0_out,
    \gnstage1.q_dly_reg[0][0] ,
    sdpo_int,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ,
    ENB_I,
    ENB_I_10,
    ENB_I_11,
    ENB_I_12,
    ENB_I_13,
    ENB_I_14,
    ENB_I_15,
    ENB_I_16,
    ENB_I_17,
    ENB_I_18,
    ENB_I_19,
    Q,
    aclk,
    active_ch_dly_reg_r_3,
    rom_rd_addr_int,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \goreg_dm.dout_i_reg[0] ,
    areset_d1,
    argen_to_mcpf_tvalid,
    ram_init_done_i,
    rom_rd_addr_i,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    ENB_dly_D);
  output \gclr.prog_full_i_reg ;
  output \gfwd_mode.storage_data1_reg[0] ;
  output Q_reg;
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output p_0_out;
  output \gnstage1.q_dly_reg[0][0] ;
  output [15:0]sdpo_int;
  output [16:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ;
  output ENB_I;
  output ENB_I_10;
  output ENB_I_11;
  output ENB_I_12;
  output ENB_I_13;
  output ENB_I_14;
  output ENB_I_15;
  output ENB_I_16;
  output ENB_I_17;
  output ENB_I_18;
  output ENB_I_19;
  input [1:0]Q;
  input aclk;
  input active_ch_dly_reg_r_3;
  input rom_rd_addr_int;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input \gfwd_mode.storage_data1_reg[0]_1 ;
  input \goreg_dm.dout_i_reg[0] ;
  input areset_d1;
  input argen_to_mcpf_tvalid;
  input ram_init_done_i;
  input rom_rd_addr_i;
  input [15:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input ENB_dly_D;

  wire ENB_I;
  wire ENB_I_10;
  wire ENB_I_11;
  wire ENB_I_12;
  wire ENB_I_13;
  wire ENB_I_14;
  wire ENB_I_15;
  wire ENB_I_16;
  wire ENB_I_17;
  wire ENB_I_18;
  wire ENB_I_19;
  wire ENB_dly_D;
  wire [1:0]Q;
  wire Q_reg;
  wire aclk;
  wire \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ;
  wire \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ;
  wire active_ch_dly_reg_gate_n_0;
  wire active_ch_dly_reg_r_3;
  wire areset_d1;
  wire argen_to_mcpf_tvalid;
  wire depth_rom_inst_n_0;
  wire depth_rom_inst_n_1;
  wire \gclr.prog_full_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gfwd_mode.storage_data1_reg[0]_1 ;
  wire [15:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire \gin_reg.rd_pntr_pf_dly[0]_i_1__0_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[10]_i_1__0_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[11]_i_1__0_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[12]_i_1__0_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[13]_i_1__0_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[14]_i_1__0_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[15]_i_1__0_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[1]_i_1__0_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[2]_i_1__0_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[3]_i_1__0_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[4]_i_1__0_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[5]_i_1__0_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[6]_i_1__0_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[7]_i_1__0_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[8]_i_1__0_n_0 ;
  wire \gin_reg.rd_pntr_pf_dly[9]_i_1__0_n_0 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire \gmcpf_pf_gen.thresh_rom_inst_n_0 ;
  wire \gnstage1.q_dly_reg[0][0] ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire i__i_2_n_0;
  wire [16:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ;
  wire p_0_out;
  wire pntr_rchd_end_addr;
  wire pntr_rchd_end_addr0_carry__0_n_1;
  wire pntr_rchd_end_addr0_carry__0_n_2;
  wire pntr_rchd_end_addr0_carry__0_n_3;
  wire pntr_rchd_end_addr0_carry_n_0;
  wire pntr_rchd_end_addr0_carry_n_1;
  wire pntr_rchd_end_addr0_carry_n_2;
  wire pntr_rchd_end_addr0_carry_n_3;
  wire pntr_roll_over;
  wire ram_init_done_i;
  wire ram_reg_0_1_0_5_i_9__0_n_0;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire s2mm_reg_slice_inst_n_2;
  wire s2mm_reg_slice_inst_n_3;
  wire s2mm_reg_slice_inst_n_4;
  wire s_axis_tvalid_wr_in_i;
  wire [15:0]sdpo_int;
  wire sdpram_top_inst_n_1;
  wire sdpram_top_inst_n_10;
  wire sdpram_top_inst_n_11;
  wire sdpram_top_inst_n_12;
  wire sdpram_top_inst_n_13;
  wire sdpram_top_inst_n_14;
  wire sdpram_top_inst_n_15;
  wire sdpram_top_inst_n_16;
  wire sdpram_top_inst_n_17;
  wire sdpram_top_inst_n_18;
  wire sdpram_top_inst_n_19;
  wire sdpram_top_inst_n_2;
  wire sdpram_top_inst_n_20;
  wire sdpram_top_inst_n_21;
  wire sdpram_top_inst_n_22;
  wire sdpram_top_inst_n_23;
  wire sdpram_top_inst_n_24;
  wire sdpram_top_inst_n_25;
  wire sdpram_top_inst_n_26;
  wire sdpram_top_inst_n_27;
  wire sdpram_top_inst_n_28;
  wire sdpram_top_inst_n_29;
  wire sdpram_top_inst_n_3;
  wire sdpram_top_inst_n_30;
  wire sdpram_top_inst_n_31;
  wire sdpram_top_inst_n_32;
  wire sdpram_top_inst_n_33;
  wire sdpram_top_inst_n_34;
  wire sdpram_top_inst_n_35;
  wire sdpram_top_inst_n_36;
  wire sdpram_top_inst_n_37;
  wire sdpram_top_inst_n_38;
  wire sdpram_top_inst_n_39;
  wire sdpram_top_inst_n_4;
  wire sdpram_top_inst_n_40;
  wire sdpram_top_inst_n_41;
  wire sdpram_top_inst_n_43;
  wire sdpram_top_inst_n_44;
  wire sdpram_top_inst_n_45;
  wire sdpram_top_inst_n_46;
  wire sdpram_top_inst_n_5;
  wire sdpram_top_inst_n_6;
  wire sdpram_top_inst_n_7;
  wire sdpram_top_inst_n_8;
  wire sdpram_top_inst_n_9;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED;
  wire [3:0]NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED;

  (* srl_bus_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/active_ch_dly_reg[2] " *) 
  (* srl_name = "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ));
  FDRE \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0 ),
        .Q(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ),
        .R(1'b0));
  FDRE \active_ch_dly_reg[4][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(active_ch_dly_reg_gate_n_0),
        .Q(Q_reg),
        .R(Q[1]));
  LUT2 #(
    .INIT(4'h8)) 
    active_ch_dly_reg_gate
       (.I0(\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0 ),
        .I1(active_ch_dly_reg_r_3),
        .O(active_ch_dly_reg_gate_n_0));
  design_1_axi_vfifo_ctrl_0_0_rom__parameterized5_81 depth_rom_inst
       (.D({depth_rom_inst_n_0,depth_rom_inst_n_1}),
        .Q(Q[0]),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (s2mm_reg_slice_inst_n_4),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \gin_reg.rd_pntr_pf_dly[0]_i_1__0 
       (.I0(sdpram_top_inst_n_16),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .O(\gin_reg.rd_pntr_pf_dly[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[10]_i_1__0 
       (.I0(sdpram_top_inst_n_6),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_22),
        .O(\gin_reg.rd_pntr_pf_dly[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[11]_i_1__0 
       (.I0(sdpram_top_inst_n_5),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_21),
        .O(\gin_reg.rd_pntr_pf_dly[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[12]_i_1__0 
       (.I0(sdpram_top_inst_n_4),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_20),
        .O(\gin_reg.rd_pntr_pf_dly[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[13]_i_1__0 
       (.I0(sdpram_top_inst_n_3),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_19),
        .O(\gin_reg.rd_pntr_pf_dly[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[14]_i_1__0 
       (.I0(sdpram_top_inst_n_2),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_18),
        .O(\gin_reg.rd_pntr_pf_dly[14]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAFACA0AC)) 
    \gin_reg.rd_pntr_pf_dly[15]_i_1__0 
       (.I0(rom_rd_addr_int),
        .I1(sdpram_top_inst_n_1),
        .I2(pntr_rchd_end_addr),
        .I3(s_axis_tvalid_wr_in_i),
        .I4(sdpram_top_inst_n_17),
        .O(\gin_reg.rd_pntr_pf_dly[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[1]_i_1__0 
       (.I0(sdpram_top_inst_n_15),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_31),
        .O(\gin_reg.rd_pntr_pf_dly[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[2]_i_1__0 
       (.I0(sdpram_top_inst_n_14),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_30),
        .O(\gin_reg.rd_pntr_pf_dly[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[3]_i_1__0 
       (.I0(sdpram_top_inst_n_13),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_29),
        .O(\gin_reg.rd_pntr_pf_dly[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[4]_i_1__0 
       (.I0(sdpram_top_inst_n_12),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_28),
        .O(\gin_reg.rd_pntr_pf_dly[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[5]_i_1__0 
       (.I0(sdpram_top_inst_n_11),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_27),
        .O(\gin_reg.rd_pntr_pf_dly[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[6]_i_1__0 
       (.I0(sdpram_top_inst_n_10),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_26),
        .O(\gin_reg.rd_pntr_pf_dly[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[7]_i_1__0 
       (.I0(sdpram_top_inst_n_9),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_25),
        .O(\gin_reg.rd_pntr_pf_dly[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[8]_i_1__0 
       (.I0(sdpram_top_inst_n_8),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_24),
        .O(\gin_reg.rd_pntr_pf_dly[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h3202)) 
    \gin_reg.rd_pntr_pf_dly[9]_i_1__0 
       (.I0(sdpram_top_inst_n_7),
        .I1(pntr_rchd_end_addr),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(sdpram_top_inst_n_23),
        .O(\gin_reg.rd_pntr_pf_dly[9]_i_1__0_n_0 ));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized2_82 \gmcpf_pf_gen.mcpf_pf_gen_inst 
       (.D({depth_rom_inst_n_0,depth_rom_inst_n_1}),
        .Q(Q),
        .aclk(aclk),
        .\gclr.prog_full_i_reg_0 (\gclr.prog_full_i_reg ),
        .\gfwd_mode.m_valid_i_reg ({\gin_reg.rd_pntr_pf_dly[15]_i_1__0_n_0 ,\gin_reg.rd_pntr_pf_dly[14]_i_1__0_n_0 ,\gin_reg.rd_pntr_pf_dly[13]_i_1__0_n_0 ,\gin_reg.rd_pntr_pf_dly[12]_i_1__0_n_0 ,\gin_reg.rd_pntr_pf_dly[11]_i_1__0_n_0 ,\gin_reg.rd_pntr_pf_dly[10]_i_1__0_n_0 ,\gin_reg.rd_pntr_pf_dly[9]_i_1__0_n_0 ,\gin_reg.rd_pntr_pf_dly[8]_i_1__0_n_0 ,\gin_reg.rd_pntr_pf_dly[7]_i_1__0_n_0 ,\gin_reg.rd_pntr_pf_dly[6]_i_1__0_n_0 ,\gin_reg.rd_pntr_pf_dly[5]_i_1__0_n_0 ,\gin_reg.rd_pntr_pf_dly[4]_i_1__0_n_0 ,\gin_reg.rd_pntr_pf_dly[3]_i_1__0_n_0 ,\gin_reg.rd_pntr_pf_dly[2]_i_1__0_n_0 ,\gin_reg.rd_pntr_pf_dly[1]_i_1__0_n_0 ,\gin_reg.rd_pntr_pf_dly[0]_i_1__0_n_0 }),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_1 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_2 ),
        .\greg_out.QSPO_reg_r (\gmcpf_pf_gen.thresh_rom_inst_n_0 ),
        .p_0_out(p_0_out),
        .pntr_roll_over(pntr_roll_over));
  design_1_axi_vfifo_ctrl_0_0_rom__parameterized3_83 \gmcpf_pf_gen.thresh_rom_inst 
       (.Q(Q[0]),
        .aclk(aclk),
        .pf_thresh_dly_reg_r(\gmcpf_pf_gen.thresh_rom_inst_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    i__i_2
       (.I0(\gfwd_mode.storage_data1_reg[0] ),
        .I1(ram_init_done_i),
        .I2(rom_rd_addr_i),
        .I3(sdpram_top_inst_n_1),
        .I4(pntr_rchd_end_addr),
        .O(i__i_2_n_0));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7_84 mcf2awgen_reg_slice_inst
       (.D(\gfwd_mode.storage_data1_reg[0] ),
        .E(s2mm_reg_slice_inst_n_2),
        .ENB_I(ENB_I),
        .ENB_I_10(ENB_I_10),
        .ENB_I_11(ENB_I_11),
        .ENB_I_12(ENB_I_12),
        .ENB_I_13(ENB_I_13),
        .ENB_I_14(ENB_I_14),
        .ENB_I_15(ENB_I_15),
        .ENB_I_16(ENB_I_16),
        .ENB_I_17(ENB_I_17),
        .ENB_I_18(ENB_I_18),
        .ENB_I_19(ENB_I_19),
        .ENB_dly_D(ENB_dly_D),
        .Q(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\gnstage1.q_dly_reg[0][0] (\gnstage1.q_dly_reg[0][0] ),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int({sdpram_top_inst_n_1,sdpram_top_inst_n_2,sdpram_top_inst_n_3,sdpram_top_inst_n_4,sdpram_top_inst_n_5,sdpram_top_inst_n_6,sdpram_top_inst_n_7,sdpram_top_inst_n_8,sdpram_top_inst_n_9,sdpram_top_inst_n_10,sdpram_top_inst_n_11,sdpram_top_inst_n_12,sdpram_top_inst_n_13,sdpram_top_inst_n_14,sdpram_top_inst_n_15,sdpram_top_inst_n_16}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 pntr_rchd_end_addr0_carry
       (.CI(1'b0),
        .CO({pntr_rchd_end_addr0_carry_n_0,pntr_rchd_end_addr0_carry_n_1,pntr_rchd_end_addr0_carry_n_2,pntr_rchd_end_addr0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sdpram_top_inst_n_40,1'b0,1'b0,sdpram_top_inst_n_41}),
        .O(NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_32,sdpram_top_inst_n_33,sdpram_top_inst_n_34,sdpram_top_inst_n_35}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 pntr_rchd_end_addr0_carry__0
       (.CI(pntr_rchd_end_addr0_carry_n_0),
        .CO({pntr_rchd_end_addr,pntr_rchd_end_addr0_carry__0_n_1,pntr_rchd_end_addr0_carry__0_n_2,pntr_rchd_end_addr0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({sdpram_top_inst_n_36,sdpram_top_inst_n_37,sdpram_top_inst_n_38,sdpram_top_inst_n_39}),
        .O(NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED[3:0]),
        .S({sdpram_top_inst_n_43,sdpram_top_inst_n_44,sdpram_top_inst_n_45,sdpram_top_inst_n_46}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_9__0
       (.I0(sdpram_top_inst_n_16),
        .I1(pntr_rchd_end_addr),
        .O(ram_reg_0_1_0_5_i_9__0_n_0));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_85 s2mm_reg_slice_inst
       (.E(s2mm_reg_slice_inst_n_2),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .argen_to_mcpf_tvalid(argen_to_mcpf_tvalid),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\greg_out.QSPO_reg[15] (s2mm_reg_slice_inst_n_4),
        .ram_init_done_i(ram_init_done_i),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .storage_data1(\gfwd_mode.storage_data1_reg[0] ),
        .we_int(s2mm_reg_slice_inst_n_3));
  design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_86 sdpram_top_inst
       (.CO(pntr_rchd_end_addr),
        .DI({sdpram_top_inst_n_36,sdpram_top_inst_n_37,sdpram_top_inst_n_38,sdpram_top_inst_n_39}),
        .O({sdpram_top_inst_n_17,sdpram_top_inst_n_18,sdpram_top_inst_n_19}),
        .S({sdpram_top_inst_n_32,sdpram_top_inst_n_33,sdpram_top_inst_n_34,sdpram_top_inst_n_35}),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (ram_reg_0_1_0_5_i_9__0_n_0),
        .\gfwd_mode.storage_data1_reg[0]_1 (i__i_2_n_0),
        .\gin_reg.rd_pntr_pf_dly_reg[12] ({sdpram_top_inst_n_20,sdpram_top_inst_n_21,sdpram_top_inst_n_22,sdpram_top_inst_n_23}),
        .\gin_reg.rd_pntr_pf_dly_reg[15] (sdpo_int),
        .\gin_reg.rd_pntr_pf_dly_reg[4] ({sdpram_top_inst_n_28,sdpram_top_inst_n_29,sdpram_top_inst_n_30,sdpram_top_inst_n_31}),
        .\gin_reg.rd_pntr_pf_dly_reg[8] ({sdpram_top_inst_n_24,sdpram_top_inst_n_25,sdpram_top_inst_n_26,sdpram_top_inst_n_27}),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .\gin_reg.wr_pntr_roll_over_dly_reg ({sdpram_top_inst_n_40,sdpram_top_inst_n_41}),
        .\gin_reg.wr_pntr_roll_over_dly_reg_0 ({sdpram_top_inst_n_43,sdpram_top_inst_n_44,sdpram_top_inst_n_45,sdpram_top_inst_n_46}),
        .pntr_roll_over(pntr_roll_over),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .rom_rd_addr_int(rom_rd_addr_int),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int({sdpram_top_inst_n_1,sdpram_top_inst_n_2,sdpram_top_inst_n_3,sdpram_top_inst_n_4,sdpram_top_inst_n_5,sdpram_top_inst_n_6,sdpram_top_inst_n_7,sdpram_top_inst_n_8,sdpram_top_inst_n_9,sdpram_top_inst_n_10,sdpram_top_inst_n_11,sdpram_top_inst_n_12,sdpram_top_inst_n_13,sdpram_top_inst_n_14,sdpram_top_inst_n_15,sdpram_top_inst_n_16}),
        .storage_data1(\gfwd_mode.storage_data1_reg[0] ),
        .we_int(s2mm_reg_slice_inst_n_3));
endmodule

(* ORIG_REF_NAME = "mcf_txn_top" *) 
module design_1_axi_vfifo_ctrl_0_0_mcf_txn_top
   (active_ch_dly_reg_r_3,
    \active_ch_dly_reg[4][0] ,
    sdp_rd_addr_in_i,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    I147,
    \gcc0.gc0.count_d1_reg[3] ,
    CO,
    sdpo_int,
    \gcc0.gc0.count_d1_reg[3]_0 ,
    Q_reg,
    Q_reg_0,
    we_ar_txn,
    p_19_out,
    WR_DATA,
    \gpr1.dout_i_reg[37] ,
    aclk,
    Q,
    ADDRA,
    ram_rstram_b,
    ADDRD,
    rom_rd_addr_int,
    \gfwd_mode.storage_data1_reg[45] ,
    areset_d1,
    awgen_to_mctf_tvalid,
    \gfwd_rev.storage_data1_reg[0] ,
    argen_to_mctf_tvalid,
    ram_init_done_i,
    ram_full_fb_i_reg,
    mctf_full,
    S,
    rom_rd_addr_i,
    mem_init_done,
    out,
    \gnstage1.q_dly_reg[1][0] ,
    E,
    D,
    DI,
    \pf_thresh_dly_reg[2][14] );
  output active_ch_dly_reg_r_3;
  output \active_ch_dly_reg[4][0] ;
  output sdp_rd_addr_in_i;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [8:0]I147;
  output \gcc0.gc0.count_d1_reg[3] ;
  output [0:0]CO;
  output [0:0]sdpo_int;
  output [0:0]\gcc0.gc0.count_d1_reg[3]_0 ;
  output Q_reg;
  output Q_reg_0;
  output we_ar_txn;
  output p_19_out;
  output [28:0]WR_DATA;
  output [6:0]\gpr1.dout_i_reg[37] ;
  input aclk;
  input [1:0]Q;
  input [0:0]ADDRA;
  input ram_rstram_b;
  input [0:0]ADDRD;
  input rom_rd_addr_int;
  input \gfwd_mode.storage_data1_reg[45] ;
  input areset_d1;
  input awgen_to_mctf_tvalid;
  input \gfwd_rev.storage_data1_reg[0] ;
  input argen_to_mctf_tvalid;
  input ram_init_done_i;
  input ram_full_fb_i_reg;
  input [1:0]mctf_full;
  input [0:0]S;
  input rom_rd_addr_i;
  input mem_init_done;
  input out;
  input [28:0]\gnstage1.q_dly_reg[1][0] ;
  input [0:0]E;
  input [6:0]D;
  input [7:0]DI;
  input \pf_thresh_dly_reg[2][14] ;

  wire [0:0]ADDRA;
  wire [4:4]ADDRB;
  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire [6:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [7:0]DI;
  wire [0:0]E;
  wire [8:0]I147;
  wire [1:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire [0:0]S;
  wire [28:0]WR_DATA;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire active_ch_dly_reg_r_3;
  wire areset_d1;
  wire argen_to_mctf_tvalid;
  wire awgen_to_mctf_tvalid;
  wire [14:0]\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[31]__0 ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_dly_D ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_dly_D ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_I ;
  wire [29:0]bram_payload;
  wire [15:1]bram_rd_addr;
  wire bram_rd_en;
  wire \gcc0.gc0.count_d1_reg[3] ;
  wire [0:0]\gcc0.gc0.count_d1_reg[3]_0 ;
  wire \gfwd_mode.storage_data1_reg[45] ;
  wire \gfwd_rev.storage_data1_reg[0] ;
  wire [28:0]\gnstage1.q_dly_reg[1][0] ;
  wire [6:0]\gpr1.dout_i_reg[37] ;
  wire mcf_inst_n_54;
  wire [1:0]mctf_full;
  wire mem_init_done;
  wire out;
  wire p_19_out;
  wire \pf_thresh_dly_reg[2][14] ;
  wire ram_full_fb_i_reg;
  wire ram_init_done_i;
  wire ram_rstram_b;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire sdp_rd_addr_in_i;
  wire [0:0]sdpo_int;
  wire we_ar_txn;

  design_1_axi_vfifo_ctrl_0_0_bram_top bram_inst
       (.D(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[31]__0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_I ),
        .ENA_I_0(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I ),
        .ENA_I_10(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENA_I ),
        .ENA_I_12(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_I ),
        .ENA_I_14(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENA_I ),
        .ENA_I_16(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENA_I ),
        .ENA_I_18(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENA_I ),
        .ENA_I_2(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENA_I ),
        .ENA_I_20(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENA_I ),
        .ENA_I_4(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_I ),
        .ENA_I_6(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_I ),
        .ENA_I_8(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENA_I ),
        .ENA_dly_D(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_dly_D ),
        .ENB_I(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_I ),
        .ENB_I_1(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I ),
        .ENB_I_11(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENB_I ),
        .ENB_I_13(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_I ),
        .ENB_I_15(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_I ),
        .ENB_I_17(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENB_I ),
        .ENB_I_19(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENB_I ),
        .ENB_I_21(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENB_I ),
        .ENB_I_3(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENB_I ),
        .ENB_I_5(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_I ),
        .ENB_I_7(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_I ),
        .ENB_I_9(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENB_I ),
        .ENB_dly_D(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_dly_D ),
        .Q(bram_payload),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gfwd_mode.storage_data1_reg[16] ({ADDRB,bram_rd_addr}),
        .ram_rstram_b(ram_rstram_b),
        .\wr_rst_reg_reg[15] (Q[1]));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized2 \gbmg_do.bram_dout_dly_inst 
       (.D(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[31]__0 ),
        .Q({\gpr1.dout_i_reg[37] [6],I147[7:0],\gpr1.dout_i_reg[37] [5:0]}),
        .WR_DATA(WR_DATA),
        .aclk(aclk),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .mem_init_done(mem_init_done),
        .\wr_rst_reg_reg[15] (Q[1]));
  design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized0 mcf_inst
       (.ADDRA(ADDRA),
        .ADDRD(ADDRD),
        .CO(CO),
        .D(sdp_rd_addr_in_i),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (bram_payload),
        .DI(DI),
        .E(E),
        .ENA_I(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_I ),
        .ENA_I_0(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENA_I ),
        .ENA_I_1(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENA_I ),
        .ENA_I_10(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_I ),
        .ENA_I_2(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_I ),
        .ENA_I_3(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_I ),
        .ENA_I_4(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENA_I ),
        .ENA_I_5(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENA_I ),
        .ENA_I_6(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I ),
        .ENA_I_7(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENA_I ),
        .ENA_I_8(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENA_I ),
        .ENA_I_9(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENA_I ),
        .ENA_dly_D(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_dly_D ),
        .ENB_I(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_I ),
        .ENB_I_11(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENB_I ),
        .ENB_I_12(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENB_I ),
        .ENB_I_13(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_I ),
        .ENB_I_14(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_I ),
        .ENB_I_15(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENB_I ),
        .ENB_I_16(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENB_I ),
        .ENB_I_17(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I ),
        .ENB_I_18(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENB_I ),
        .ENB_I_19(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENB_I ),
        .ENB_I_20(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_I ),
        .ENB_I_21(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_I ),
        .ENB_dly_D(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_dly_D ),
        .Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .S(S),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0] (\active_ch_dly_reg[4][0] ),
        .active_ch_dly_reg_r_3(active_ch_dly_reg_r_3),
        .addr_rollover_r_reg(D),
        .areset_d1(areset_d1),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .bram_rd_en(bram_rd_en),
        .\gfwd_mode.storage_data1_reg[45] (\gfwd_mode.storage_data1_reg[45] ),
        .\gfwd_rev.storage_data1_reg[0] (\gfwd_rev.storage_data1_reg[0] ),
        .mctf_full(mctf_full),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ({ADDRB,bram_rd_addr,mcf_inst_n_54}),
        .\pf_thresh_dly_reg[2][14] (\pf_thresh_dly_reg[2][14] ),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .rom_rd_addr_int(rom_rd_addr_int),
        .sdpo_int(sdpo_int));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1 tid_dly_inst
       (.I147(I147[8]),
        .Q(Q[1]),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (mcf_inst_n_54));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_15 vld_dly_inst
       (.Q(Q[1]),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gcc0.gc0.count_d1_reg[3] (\gcc0.gc0.count_d1_reg[3] ),
        .\gcc0.gc0.count_d1_reg[3]_0 (\gcc0.gc0.count_d1_reg[3]_0 ),
        .mem_init_done(mem_init_done),
        .out(out),
        .p_19_out(p_19_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .we_ar_txn(we_ar_txn));
endmodule

(* ORIG_REF_NAME = "mcf_txn_top" *) 
module design_1_axi_vfifo_ctrl_0_0_mcf_txn_top__parameterized0
   (\gclr.prog_full_i_reg ,
    \greg_out.QSPO_reg[15] ,
    sdp_rd_addr_in_i,
    DIN,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    mcpf_to_argen_tvalid,
    WEBWE,
    Q_reg,
    Q_reg_0,
    aclk,
    Q,
    active_ch_dly_reg_r_3,
    curr_state_reg,
    active_ch_dly_reg_r_2,
    ram_rstram_b_2,
    \gfwd_mode.storage_data1_reg[0] ,
    rom_rd_addr_int,
    areset_d1,
    awgen_to_mcpf_tvalid,
    \goreg_dm.dout_i_reg[0] ,
    argen_to_mcpf_tvalid,
    ram_init_done_i,
    out,
    mcpf_full,
    rom_rd_addr_i,
    E,
    D);
  output \gclr.prog_full_i_reg ;
  output [0:0]\greg_out.QSPO_reg[15] ;
  output sdp_rd_addr_in_i;
  output [14:0]DIN;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output mcpf_to_argen_tvalid;
  output [0:0]WEBWE;
  output Q_reg;
  output Q_reg_0;
  input aclk;
  input [1:0]Q;
  input active_ch_dly_reg_r_3;
  input [0:0]curr_state_reg;
  input active_ch_dly_reg_r_2;
  input ram_rstram_b_2;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input rom_rd_addr_int;
  input areset_d1;
  input awgen_to_mcpf_tvalid;
  input \goreg_dm.dout_i_reg[0] ;
  input argen_to_mcpf_tvalid;
  input ram_init_done_i;
  input out;
  input [1:0]mcpf_full;
  input rom_rd_addr_i;
  input [0:0]E;
  input [13:0]D;

  wire [4:4]ADDRB;
  wire [13:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [14:0]DIN;
  wire [0:0]E;
  wire [1:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire [0:0]WEBWE;
  wire aclk;
  wire active_ch_dly_reg_r_2;
  wire active_ch_dly_reg_r_3;
  wire areset_d1;
  wire argen_to_mcpf_tvalid;
  wire awgen_to_mcpf_tvalid;
  wire [12:0]\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[31]__0 ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_dly_D ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_I ;
  wire \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_dly_D ;
  wire [27:0]bram_payload;
  wire [15:1]bram_rd_addr;
  wire bram_rd_en;
  wire [0:0]curr_state_reg;
  wire \gclr.prog_full_i_reg ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire [0:0]\greg_out.QSPO_reg[15] ;
  wire mcf_inst_n_50;
  wire [1:0]mcpf_full;
  wire mcpf_to_argen_tvalid;
  wire out;
  wire ram_init_done_i;
  wire ram_rstram_b_2;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire sdp_rd_addr_in_i;

  design_1_axi_vfifo_ctrl_0_0_bram_top__parameterized0 bram_inst
       (.D(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[31]__0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .ENA_I(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENA_I ),
        .ENA_I_0(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I ),
        .ENA_I_10(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_I ),
        .ENA_I_12(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENA_I ),
        .ENA_I_14(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENA_I ),
        .ENA_I_16(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_I ),
        .ENA_I_18(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENA_I ),
        .ENA_I_2(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENA_I ),
        .ENA_I_4(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENA_I ),
        .ENA_I_6(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_I ),
        .ENA_I_8(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_I ),
        .ENA_dly_D(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_dly_D ),
        .ENB_I(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENB_I ),
        .ENB_I_1(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I ),
        .ENB_I_11(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_I ),
        .ENB_I_13(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENB_I ),
        .ENB_I_15(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENB_I ),
        .ENB_I_17(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_I ),
        .ENB_I_19(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_I ),
        .ENB_I_3(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENB_I ),
        .ENB_I_5(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENB_I ),
        .ENB_I_7(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_I ),
        .ENB_I_9(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_I ),
        .ENB_dly_D(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_dly_D ),
        .Q(bram_payload),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .\gfwd_mode.storage_data1_reg[16] ({ADDRB,bram_rd_addr}),
        .ram_rstram_b_2(ram_rstram_b_2),
        .\wr_rst_reg_reg[15] (Q[1]));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized4 \gbmg_do.bram_dout_dly_inst 
       (.D(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[31]__0 ),
        .DIN(DIN[13:1]),
        .Q(Q[1]),
        .aclk(aclk));
  design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized1 mcf_inst
       (.D(sdp_rd_addr_in_i),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (bram_payload),
        .E(E),
        .ENA_I(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENA_I ),
        .ENA_I_0(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_I ),
        .ENA_I_1(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_I ),
        .ENA_I_2(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENA_I ),
        .ENA_I_3(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENA_I ),
        .ENA_I_4(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENA_I ),
        .ENA_I_5(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I ),
        .ENA_I_6(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_I ),
        .ENA_I_7(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENA_I ),
        .ENA_I_8(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENA_I ),
        .ENA_I_9(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_I ),
        .ENA_dly_D(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_dly_D ),
        .ENB_I(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENB_I ),
        .ENB_I_10(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_I ),
        .ENB_I_11(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_I ),
        .ENB_I_12(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENB_I ),
        .ENB_I_13(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENB_I ),
        .ENB_I_14(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_I ),
        .ENB_I_15(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I ),
        .ENB_I_16(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_I ),
        .ENB_I_17(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENB_I ),
        .ENB_I_18(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENB_I ),
        .ENB_I_19(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_I ),
        .ENB_dly_D(\blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_dly_D ),
        .Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .aclk(aclk),
        .active_ch_dly_reg_r_3(active_ch_dly_reg_r_3),
        .areset_d1(areset_d1),
        .argen_to_mcpf_tvalid(argen_to_mcpf_tvalid),
        .awgen_to_mcpf_tvalid(awgen_to_mcpf_tvalid),
        .bram_rd_en(bram_rd_en),
        .\gclr.prog_full_i_reg (\gclr.prog_full_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\greg_out.QSPO_reg[15] (\greg_out.QSPO_reg[15] ),
        .mcpf_full(mcpf_full),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ({ADDRB,bram_rd_addr,mcf_inst_n_50}),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .rom_rd_addr_int(rom_rd_addr_int),
        .tstart_reg(D));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_54 tid_dly_inst
       (.DIN(DIN[0]),
        .Q(Q[1]),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (mcf_inst_n_50));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized3 trans_dly_inst
       (.DIN(DIN[14]),
        .Q(Q[1]),
        .aclk(aclk),
        .active_ch_dly_reg_r_2(active_ch_dly_reg_r_2),
        .curr_state_reg(curr_state_reg));
  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_55 vld_dly_inst
       (.Q(Q[1]),
        .WEBWE(WEBWE),
        .aclk(aclk),
        .bram_rd_en(bram_rd_en),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(out));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module design_1_axi_vfifo_ctrl_0_0_memory
   (\m_axi_awid[0] ,
    aclk,
    E,
    DI,
    \gc0.count_d1_reg[3] ,
    Q,
    dm_rd_en,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] );
  output [40:0]\m_axi_awid[0] ;
  input aclk;
  input [0:0]E;
  input [40:0]DI;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]Q;
  input dm_rd_en;
  input [0:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;

  wire [40:0]DI;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire dm_rd_en;
  wire [40:0]dout_i;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [40:0]\m_axi_awid[0] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;

  design_1_axi_vfifo_ctrl_0_0_dmem \gdm.dm_gen.dm 
       (.D(dout_i),
        .DI(DI),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .dm_rd_en(dm_rd_en),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[0]),
        .Q(\m_axi_awid[0] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[10] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[10]),
        .Q(\m_axi_awid[0] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[11] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[11]),
        .Q(\m_axi_awid[0] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[12] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[12]),
        .Q(\m_axi_awid[0] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[13] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[13]),
        .Q(\m_axi_awid[0] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[14] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[14]),
        .Q(\m_axi_awid[0] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[15] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[15]),
        .Q(\m_axi_awid[0] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[16] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[16]),
        .Q(\m_axi_awid[0] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[17] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[17]),
        .Q(\m_axi_awid[0] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[18] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[18]),
        .Q(\m_axi_awid[0] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[19] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[19]),
        .Q(\m_axi_awid[0] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[1] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[1]),
        .Q(\m_axi_awid[0] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[20] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[20]),
        .Q(\m_axi_awid[0] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[21] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[21]),
        .Q(\m_axi_awid[0] [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[22] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[22]),
        .Q(\m_axi_awid[0] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[23] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[23]),
        .Q(\m_axi_awid[0] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[24] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[24]),
        .Q(\m_axi_awid[0] [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[25] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[25]),
        .Q(\m_axi_awid[0] [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[26] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[26]),
        .Q(\m_axi_awid[0] [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[27] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[27]),
        .Q(\m_axi_awid[0] [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[28] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[28]),
        .Q(\m_axi_awid[0] [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[29] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[29]),
        .Q(\m_axi_awid[0] [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[2] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[2]),
        .Q(\m_axi_awid[0] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[30] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[30]),
        .Q(\m_axi_awid[0] [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[31] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[31]),
        .Q(\m_axi_awid[0] [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[32] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[32]),
        .Q(\m_axi_awid[0] [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[33] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[33]),
        .Q(\m_axi_awid[0] [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[34] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[34]),
        .Q(\m_axi_awid[0] [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[35] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[35]),
        .Q(\m_axi_awid[0] [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[36] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[36]),
        .Q(\m_axi_awid[0] [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[37] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[37]),
        .Q(\m_axi_awid[0] [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[38] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[38]),
        .Q(\m_axi_awid[0] [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[39] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[39]),
        .Q(\m_axi_awid[0] [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[3] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[3]),
        .Q(\m_axi_awid[0] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[40] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[40]),
        .Q(\m_axi_awid[0] [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[4] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[4]),
        .Q(\m_axi_awid[0] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[5] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[5]),
        .Q(\m_axi_awid[0] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[6] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[6]),
        .Q(\m_axi_awid[0] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[7] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[7]),
        .Q(\m_axi_awid[0] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[8] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[8]),
        .Q(\m_axi_awid[0] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[9] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(dout_i[9]),
        .Q(\m_axi_awid[0] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module design_1_axi_vfifo_ctrl_0_0_memory_185
   (\m_axi_arid[0] ,
    aclk,
    E,
    I147,
    \gc0.count_d1_reg[3] ,
    Q,
    dm_rd_en,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] );
  output [40:0]\m_axi_arid[0] ;
  input aclk;
  input [0:0]E;
  input [40:0]I147;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]Q;
  input dm_rd_en;
  input [0:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;

  wire [0:0]E;
  wire [40:0]I147;
  wire [3:0]Q;
  wire aclk;
  wire dm_rd_en;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire \gdm.dm_gen.dm_n_0 ;
  wire \gdm.dm_gen.dm_n_1 ;
  wire \gdm.dm_gen.dm_n_10 ;
  wire \gdm.dm_gen.dm_n_11 ;
  wire \gdm.dm_gen.dm_n_12 ;
  wire \gdm.dm_gen.dm_n_13 ;
  wire \gdm.dm_gen.dm_n_14 ;
  wire \gdm.dm_gen.dm_n_15 ;
  wire \gdm.dm_gen.dm_n_16 ;
  wire \gdm.dm_gen.dm_n_17 ;
  wire \gdm.dm_gen.dm_n_18 ;
  wire \gdm.dm_gen.dm_n_19 ;
  wire \gdm.dm_gen.dm_n_2 ;
  wire \gdm.dm_gen.dm_n_20 ;
  wire \gdm.dm_gen.dm_n_21 ;
  wire \gdm.dm_gen.dm_n_22 ;
  wire \gdm.dm_gen.dm_n_23 ;
  wire \gdm.dm_gen.dm_n_24 ;
  wire \gdm.dm_gen.dm_n_25 ;
  wire \gdm.dm_gen.dm_n_26 ;
  wire \gdm.dm_gen.dm_n_27 ;
  wire \gdm.dm_gen.dm_n_28 ;
  wire \gdm.dm_gen.dm_n_29 ;
  wire \gdm.dm_gen.dm_n_3 ;
  wire \gdm.dm_gen.dm_n_30 ;
  wire \gdm.dm_gen.dm_n_31 ;
  wire \gdm.dm_gen.dm_n_32 ;
  wire \gdm.dm_gen.dm_n_33 ;
  wire \gdm.dm_gen.dm_n_34 ;
  wire \gdm.dm_gen.dm_n_35 ;
  wire \gdm.dm_gen.dm_n_36 ;
  wire \gdm.dm_gen.dm_n_37 ;
  wire \gdm.dm_gen.dm_n_38 ;
  wire \gdm.dm_gen.dm_n_39 ;
  wire \gdm.dm_gen.dm_n_4 ;
  wire \gdm.dm_gen.dm_n_40 ;
  wire \gdm.dm_gen.dm_n_5 ;
  wire \gdm.dm_gen.dm_n_6 ;
  wire \gdm.dm_gen.dm_n_7 ;
  wire \gdm.dm_gen.dm_n_8 ;
  wire \gdm.dm_gen.dm_n_9 ;
  wire [40:0]\m_axi_arid[0] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;

  design_1_axi_vfifo_ctrl_0_0_dmem_186 \gdm.dm_gen.dm 
       (.D({\gdm.dm_gen.dm_n_0 ,\gdm.dm_gen.dm_n_1 ,\gdm.dm_gen.dm_n_2 ,\gdm.dm_gen.dm_n_3 ,\gdm.dm_gen.dm_n_4 ,\gdm.dm_gen.dm_n_5 ,\gdm.dm_gen.dm_n_6 ,\gdm.dm_gen.dm_n_7 ,\gdm.dm_gen.dm_n_8 ,\gdm.dm_gen.dm_n_9 ,\gdm.dm_gen.dm_n_10 ,\gdm.dm_gen.dm_n_11 ,\gdm.dm_gen.dm_n_12 ,\gdm.dm_gen.dm_n_13 ,\gdm.dm_gen.dm_n_14 ,\gdm.dm_gen.dm_n_15 ,\gdm.dm_gen.dm_n_16 ,\gdm.dm_gen.dm_n_17 ,\gdm.dm_gen.dm_n_18 ,\gdm.dm_gen.dm_n_19 ,\gdm.dm_gen.dm_n_20 ,\gdm.dm_gen.dm_n_21 ,\gdm.dm_gen.dm_n_22 ,\gdm.dm_gen.dm_n_23 ,\gdm.dm_gen.dm_n_24 ,\gdm.dm_gen.dm_n_25 ,\gdm.dm_gen.dm_n_26 ,\gdm.dm_gen.dm_n_27 ,\gdm.dm_gen.dm_n_28 ,\gdm.dm_gen.dm_n_29 ,\gdm.dm_gen.dm_n_30 ,\gdm.dm_gen.dm_n_31 ,\gdm.dm_gen.dm_n_32 ,\gdm.dm_gen.dm_n_33 ,\gdm.dm_gen.dm_n_34 ,\gdm.dm_gen.dm_n_35 ,\gdm.dm_gen.dm_n_36 ,\gdm.dm_gen.dm_n_37 ,\gdm.dm_gen.dm_n_38 ,\gdm.dm_gen.dm_n_39 ,\gdm.dm_gen.dm_n_40 }),
        .E(E),
        .I147(I147),
        .Q(Q),
        .aclk(aclk),
        .dm_rd_en(dm_rd_en),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_40 ),
        .Q(\m_axi_arid[0] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[10] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_30 ),
        .Q(\m_axi_arid[0] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[11] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_29 ),
        .Q(\m_axi_arid[0] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[12] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_28 ),
        .Q(\m_axi_arid[0] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[13] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_27 ),
        .Q(\m_axi_arid[0] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[14] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_26 ),
        .Q(\m_axi_arid[0] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[15] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_25 ),
        .Q(\m_axi_arid[0] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[16] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_24 ),
        .Q(\m_axi_arid[0] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[17] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_23 ),
        .Q(\m_axi_arid[0] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[18] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_22 ),
        .Q(\m_axi_arid[0] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[19] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_21 ),
        .Q(\m_axi_arid[0] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[1] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_39 ),
        .Q(\m_axi_arid[0] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[20] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_20 ),
        .Q(\m_axi_arid[0] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[21] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_19 ),
        .Q(\m_axi_arid[0] [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[22] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_18 ),
        .Q(\m_axi_arid[0] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[23] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_17 ),
        .Q(\m_axi_arid[0] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[24] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_16 ),
        .Q(\m_axi_arid[0] [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[25] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_15 ),
        .Q(\m_axi_arid[0] [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[26] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_14 ),
        .Q(\m_axi_arid[0] [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[27] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_13 ),
        .Q(\m_axi_arid[0] [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[28] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_12 ),
        .Q(\m_axi_arid[0] [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[29] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_11 ),
        .Q(\m_axi_arid[0] [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[2] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_38 ),
        .Q(\m_axi_arid[0] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[30] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_10 ),
        .Q(\m_axi_arid[0] [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[31] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_9 ),
        .Q(\m_axi_arid[0] [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[32] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_8 ),
        .Q(\m_axi_arid[0] [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[33] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_7 ),
        .Q(\m_axi_arid[0] [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[34] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_6 ),
        .Q(\m_axi_arid[0] [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[35] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_5 ),
        .Q(\m_axi_arid[0] [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[36] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_4 ),
        .Q(\m_axi_arid[0] [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[37] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_3 ),
        .Q(\m_axi_arid[0] [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[38] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_2 ),
        .Q(\m_axi_arid[0] [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[39] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_1 ),
        .Q(\m_axi_arid[0] [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[3] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_37 ),
        .Q(\m_axi_arid[0] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[40] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_0 ),
        .Q(\m_axi_arid[0] [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[4] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_36 ),
        .Q(\m_axi_arid[0] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[5] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_35 ),
        .Q(\m_axi_arid[0] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[6] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_34 ),
        .Q(\m_axi_arid[0] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[7] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_33 ),
        .Q(\m_axi_arid[0] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[8] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_32 ),
        .Q(\m_axi_arid[0] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[9] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(\gdm.dm_gen.dm_n_31 ),
        .Q(\m_axi_arid[0] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module design_1_axi_vfifo_ctrl_0_0_memory__parameterized0
   (ENB_dly_D,
    \m_axi_wdata[31] ,
    aclk,
    ENB_I,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gfwd_mode.storage_data1_reg[33] ,
    E,
    m_axi_wvalid_i,
    out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] );
  output ENB_dly_D;
  output [32:0]\m_axi_wdata[31] ;
  input aclk;
  input ENB_I;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [32:0]\gfwd_mode.storage_data1_reg[33] ;
  input [0:0]E;
  input m_axi_wvalid_i;
  input out;
  input [0:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;

  wire [0:0]E;
  wire ENB_I;
  wire ENB_dly_D;
  wire aclk;
  wire [32:0]doutb;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [32:0]\gfwd_mode.storage_data1_reg[33] ;
  wire [32:0]\m_axi_wdata[31] ;
  wire m_axi_wvalid_i;
  wire [0:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;

  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1 \gbm.gbmg.gbmga.ngecc.bmg 
       (.D(doutb),
        .E(E),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[0] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[0]),
        .Q(\m_axi_wdata[31] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[10] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[10]),
        .Q(\m_axi_wdata[31] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[11] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[11]),
        .Q(\m_axi_wdata[31] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[12] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[12]),
        .Q(\m_axi_wdata[31] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[13] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[13]),
        .Q(\m_axi_wdata[31] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[14] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[14]),
        .Q(\m_axi_wdata[31] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[15] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[15]),
        .Q(\m_axi_wdata[31] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[16] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[16]),
        .Q(\m_axi_wdata[31] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[17] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[17]),
        .Q(\m_axi_wdata[31] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[18] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[18]),
        .Q(\m_axi_wdata[31] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[19] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[19]),
        .Q(\m_axi_wdata[31] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[1] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[1]),
        .Q(\m_axi_wdata[31] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[20] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[20]),
        .Q(\m_axi_wdata[31] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[21] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[21]),
        .Q(\m_axi_wdata[31] [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[22] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[22]),
        .Q(\m_axi_wdata[31] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[23] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[23]),
        .Q(\m_axi_wdata[31] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[24] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[24]),
        .Q(\m_axi_wdata[31] [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[25] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[25]),
        .Q(\m_axi_wdata[31] [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[26] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[26]),
        .Q(\m_axi_wdata[31] [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[27] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[27]),
        .Q(\m_axi_wdata[31] [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[28] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[28]),
        .Q(\m_axi_wdata[31] [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[29] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[29]),
        .Q(\m_axi_wdata[31] [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[2] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[2]),
        .Q(\m_axi_wdata[31] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[30] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[30]),
        .Q(\m_axi_wdata[31] [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[31] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[31]),
        .Q(\m_axi_wdata[31] [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[32] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[32]),
        .Q(\m_axi_wdata[31] [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[3] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[3]),
        .Q(\m_axi_wdata[31] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[4] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[4]),
        .Q(\m_axi_wdata[31] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[5] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[5]),
        .Q(\m_axi_wdata[31] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[6] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[6]),
        .Q(\m_axi_wdata[31] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[7] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[7]),
        .Q(\m_axi_wdata[31] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[8] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[8]),
        .Q(\m_axi_wdata[31] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[9] 
       (.C(aclk),
        .CE(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .D(doutb[9]),
        .Q(\m_axi_wdata[31] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module design_1_axi_vfifo_ctrl_0_0_memory__parameterized1
   (\gfwd_mode.storage_data1_reg[0] ,
    D,
    \goreg_dm.dout_i_reg[6]_0 ,
    ar_fifo_dout_zero,
    curr_state_reg,
    areset_d1,
    sdp_rd_addr_in_i,
    \pkt_cnt_reg_reg[5] ,
    curr_state,
    \pkt_cnt_reg_reg[1] ,
    \pkt_cnt_reg_reg[2] ,
    pkt_cntr_one,
    empty_fwft_i_reg,
    prog_full_i,
    aclk,
    p_19_out,
    PAYLOAD_FROM_MTF,
    \gc0.count_d1_reg[3] ,
    count_d10_in,
    dm_rd_en,
    E);
  output \gfwd_mode.storage_data1_reg[0] ;
  output [5:0]D;
  output \goreg_dm.dout_i_reg[6]_0 ;
  output ar_fifo_dout_zero;
  input curr_state_reg;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input [5:0]\pkt_cnt_reg_reg[5] ;
  input curr_state;
  input \pkt_cnt_reg_reg[1] ;
  input \pkt_cnt_reg_reg[2] ;
  input pkt_cntr_one;
  input empty_fwft_i_reg;
  input prog_full_i;
  input aclk;
  input p_19_out;
  input [6:0]PAYLOAD_FROM_MTF;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]count_d10_in;
  input dm_rd_en;
  input [0:0]E;

  wire [5:0]D;
  wire [0:0]E;
  wire [6:0]PAYLOAD_FROM_MTF;
  wire aclk;
  wire ar_fifo_dout_zero;
  wire [6:1]ar_fifo_payload;
  wire areset_d1;
  wire [0:0]argen_to_mcpf_payload;
  wire [3:0]count_d10_in;
  wire curr_state;
  wire curr_state_reg;
  wire dm_rd_en;
  wire [6:0]dout_i;
  wire empty_fwft_i_reg;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \goreg_dm.dout_i_reg[6]_0 ;
  wire p_19_out;
  wire \pkt_cnt_reg_reg[1] ;
  wire \pkt_cnt_reg_reg[2] ;
  wire [5:0]\pkt_cnt_reg_reg[5] ;
  wire pkt_cntr_one;
  wire prog_full_i;
  wire sdp_rd_addr_in_i;

  LUT6 #(
    .INIT(64'h0000000000000001)) 
    curr_state_i_2
       (.I0(ar_fifo_payload[3]),
        .I1(ar_fifo_payload[4]),
        .I2(ar_fifo_payload[1]),
        .I3(ar_fifo_payload[2]),
        .I4(ar_fifo_payload[6]),
        .I5(ar_fifo_payload[5]),
        .O(ar_fifo_dout_zero));
  design_1_axi_vfifo_ctrl_0_0_dmem__parameterized0 \gdm.dm_gen.dm 
       (.D(dout_i),
        .PAYLOAD_FROM_MTF(PAYLOAD_FROM_MTF),
        .aclk(aclk),
        .count_d10_in(count_d10_in),
        .dm_rd_en(dm_rd_en),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .p_19_out(p_19_out));
  LUT4 #(
    .INIT(16'hFB08)) 
    \gfwd_mode.storage_data1[0]_i_1__1 
       (.I0(argen_to_mcpf_payload),
        .I1(curr_state_reg),
        .I2(areset_d1),
        .I3(sdp_rd_addr_in_i),
        .O(\gfwd_mode.storage_data1_reg[0] ));
  LUT5 #(
    .INIT(32'h000088B8)) 
    \gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_i_1 
       (.I0(pkt_cntr_one),
        .I1(curr_state),
        .I2(ar_fifo_dout_zero),
        .I3(empty_fwft_i_reg),
        .I4(prog_full_i),
        .O(\goreg_dm.dout_i_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[0]),
        .Q(argen_to_mcpf_payload),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[1]),
        .Q(ar_fifo_payload[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[2]),
        .Q(ar_fifo_payload[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[3]),
        .Q(ar_fifo_payload[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[4]),
        .Q(ar_fifo_payload[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[5]),
        .Q(ar_fifo_payload[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(dout_i[6]),
        .Q(ar_fifo_payload[6]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h3ACA)) 
    \pkt_cnt_reg[0]_i_1 
       (.I0(ar_fifo_payload[1]),
        .I1(curr_state_reg),
        .I2(curr_state),
        .I3(\pkt_cnt_reg_reg[5] [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hCFAA30AA)) 
    \pkt_cnt_reg[1]_i_1 
       (.I0(ar_fifo_payload[2]),
        .I1(\pkt_cnt_reg_reg[5] [0]),
        .I2(curr_state_reg),
        .I3(curr_state),
        .I4(\pkt_cnt_reg_reg[5] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFF3AAAA000CAAAA)) 
    \pkt_cnt_reg[2]_i_1 
       (.I0(ar_fifo_payload[3]),
        .I1(curr_state_reg),
        .I2(\pkt_cnt_reg_reg[5] [0]),
        .I3(\pkt_cnt_reg_reg[5] [1]),
        .I4(curr_state),
        .I5(\pkt_cnt_reg_reg[5] [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCA3A)) 
    \pkt_cnt_reg[3]_i_1 
       (.I0(ar_fifo_payload[4]),
        .I1(\pkt_cnt_reg_reg[1] ),
        .I2(curr_state),
        .I3(\pkt_cnt_reg_reg[5] [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCA3A)) 
    \pkt_cnt_reg[4]_i_1 
       (.I0(ar_fifo_payload[5]),
        .I1(\pkt_cnt_reg_reg[2] ),
        .I2(curr_state),
        .I3(\pkt_cnt_reg_reg[5] [4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hFCAA03AA)) 
    \pkt_cnt_reg[5]_i_1 
       (.I0(ar_fifo_payload[6]),
        .I1(\pkt_cnt_reg_reg[2] ),
        .I2(\pkt_cnt_reg_reg[5] [4]),
        .I3(curr_state),
        .I4(\pkt_cnt_reg_reg[5] [5]),
        .O(D[5]));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module design_1_axi_vfifo_ctrl_0_0_memory__parameterized2
   (ENB_dly_D,
    \gpregsm1.curr_fwft_state_reg[1] ,
    Q,
    \gfwd_mode.storage_data1_reg[39] ,
    D,
    curr_state_reg,
    \tlen_cntr_reg_reg[6] ,
    \tlen_cntr_reg_reg[5] ,
    \tlen_cntr_reg_reg[4] ,
    \tlen_cntr_reg_reg[3] ,
    aclk,
    ENB_I,
    \gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_d1_reg[8] ,
    DIN,
    WEBWE,
    curr_state,
    \tlen_cntr_reg_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    \tlen_cntr_reg_reg[0]_0 ,
    \tlen_cntr_reg_reg[6]_0 ,
    out,
    mcpf_to_argen_tvalid,
    E);
  output ENB_dly_D;
  output \gpregsm1.curr_fwft_state_reg[1] ;
  output [11:0]Q;
  output \gfwd_mode.storage_data1_reg[39] ;
  output [3:0]D;
  output curr_state_reg;
  output \tlen_cntr_reg_reg[6] ;
  output \tlen_cntr_reg_reg[5] ;
  output \tlen_cntr_reg_reg[4] ;
  output \tlen_cntr_reg_reg[3] ;
  input aclk;
  input ENB_I;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [14:0]DIN;
  input [0:0]WEBWE;
  input curr_state;
  input \tlen_cntr_reg_reg[0] ;
  input \gfwd_mode.m_valid_i_reg ;
  input \tlen_cntr_reg_reg[0]_0 ;
  input \tlen_cntr_reg_reg[6]_0 ;
  input out;
  input mcpf_to_argen_tvalid;
  input [0:0]E;

  wire [3:0]D;
  wire [14:0]DIN;
  wire [0:0]E;
  wire ENB_I;
  wire ENB_dly_D;
  wire [11:0]Q;
  wire [0:0]WEBWE;
  wire aclk;
  wire curr_state;
  wire curr_state_i_4_n_0;
  wire curr_state_reg;
  wire [14:0]doutb;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1[39]_i_3_n_0 ;
  wire \gfwd_mode.storage_data1[39]_i_7_n_0 ;
  wire \gfwd_mode.storage_data1_reg[39] ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire mcpf_to_argen_tvalid;
  wire out;
  wire [14:4]tdest_fifo_dout;
  wire \tlen_cntr_reg_reg[0] ;
  wire \tlen_cntr_reg_reg[0]_0 ;
  wire \tlen_cntr_reg_reg[3] ;
  wire \tlen_cntr_reg_reg[4] ;
  wire \tlen_cntr_reg_reg[5] ;
  wire \tlen_cntr_reg_reg[6] ;
  wire \tlen_cntr_reg_reg[6]_0 ;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    curr_state_i_2__0
       (.I0(Q[8]),
        .I1(Q[9]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[5]),
        .I5(curr_state_i_4_n_0),
        .O(curr_state_reg));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'hE)) 
    curr_state_i_4
       (.I0(Q[10]),
        .I1(Q[11]),
        .O(curr_state_i_4_n_0));
  design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized5 \gbm.gbmg.gbmga.ngecc.bmg 
       (.D({doutb[14],doutb[12:0]}),
        .DIN(DIN),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .WEBWE(WEBWE),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(out));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \gfwd_mode.storage_data1[33]_i_1 
       (.I0(Q[4]),
        .I1(tdest_fifo_dout[4]),
        .I2(\tlen_cntr_reg_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \gfwd_mode.storage_data1[35]_i_1 
       (.I0(Q[4]),
        .I1(tdest_fifo_dout[4]),
        .I2(\tlen_cntr_reg_reg[0] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \gfwd_mode.storage_data1[39]_i_1__0 
       (.I0(\gfwd_mode.m_valid_i_reg ),
        .I1(Q[3]),
        .I2(\gfwd_mode.storage_data1[39]_i_3_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    \gfwd_mode.storage_data1[39]_i_3 
       (.I0(\tlen_cntr_reg_reg[0]_0 ),
        .I1(\tlen_cntr_reg_reg[6]_0 ),
        .I2(\gfwd_mode.storage_data1_reg[39] ),
        .I3(Q[11]),
        .I4(Q[10]),
        .I5(\gfwd_mode.storage_data1[39]_i_7_n_0 ),
        .O(\gfwd_mode.storage_data1[39]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \gfwd_mode.storage_data1[39]_i_6 
       (.I0(Q[5]),
        .I1(curr_state),
        .I2(Q[7]),
        .I3(Q[6]),
        .O(\gfwd_mode.storage_data1_reg[39] ));
  LUT2 #(
    .INIT(4'hE)) 
    \gfwd_mode.storage_data1[39]_i_7 
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(\gfwd_mode.storage_data1[39]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \gfwd_mode.storage_data1[40]_i_1 
       (.I0(\gfwd_mode.m_valid_i_reg ),
        .I1(tdest_fifo_dout[14]),
        .I2(\gfwd_mode.storage_data1[39]_i_3_n_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \goreg_bm.dout_i[14]_i_3 
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(Q[9]),
        .I3(Q[8]),
        .O(\gpregsm1.curr_fwft_state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(doutb[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(doutb[10]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(doutb[11]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(doutb[12]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(doutb[14]),
        .Q(tdest_fifo_dout[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(doutb[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(doutb[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(doutb[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(doutb[4]),
        .Q(tdest_fifo_dout[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(doutb[5]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(doutb[6]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(doutb[7]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(doutb[8]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(doutb[9]),
        .Q(Q[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \tlen_cntr_reg[3]_i_2 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[7]),
        .O(\tlen_cntr_reg_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \tlen_cntr_reg[4]_i_2 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[8]),
        .O(\tlen_cntr_reg_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \tlen_cntr_reg[5]_i_2 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[9]),
        .O(\tlen_cntr_reg_reg[5] ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \tlen_cntr_reg[6]_i_2 
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(Q[10]),
        .O(\tlen_cntr_reg_reg[6] ));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module design_1_axi_vfifo_ctrl_0_0_memory__parameterized3
   (Q_reg,
    \goreg_dm.dout_i_reg[0]_0 ,
    aclk,
    D,
    E,
    \gc0.count_d1_reg[5] ,
    \gcc0.gc0.count_d1_reg[5] ,
    \gpregsm1.curr_fwft_state_reg[0] ,
    mux4_out,
    m_axi_bvalid,
    empty_fwft_i_reg,
    Q_reg_0,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ,
    out);
  output Q_reg;
  output \goreg_dm.dout_i_reg[0]_0 ;
  input aclk;
  input [1:0]D;
  input [0:0]E;
  input [5:0]\gc0.count_d1_reg[5] ;
  input [5:0]\gcc0.gc0.count_d1_reg[5] ;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input [0:0]mux4_out;
  input m_axi_bvalid;
  input empty_fwft_i_reg;
  input Q_reg_0;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ;
  input [1:0]out;

  wire [1:0]D;
  wire [0:0]E;
  wire Q_reg;
  wire Q_reg_0;
  wire aclk;
  wire [0:0]dout_i;
  wire empty_fwft_i_reg;
  wire [5:0]\gc0.count_d1_reg[5] ;
  wire [5:0]\gcc0.gc0.count_d1_reg[5] ;
  wire \goreg_dm.dout_i[0]_i_1_n_0 ;
  wire \goreg_dm.dout_i_reg[0]_0 ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire m_axi_bvalid;
  wire [0:0]mux4_out;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ;
  wire [1:0]out;

  LUT5 #(
    .INIT(32'hFF3FAA2A)) 
    Q_i_1__2
       (.I0(mux4_out),
        .I1(\goreg_dm.dout_i_reg[0]_0 ),
        .I2(m_axi_bvalid),
        .I3(empty_fwft_i_reg),
        .I4(Q_reg_0),
        .O(Q_reg));
  design_1_axi_vfifo_ctrl_0_0_dmem__parameterized1 \gdm.dm_gen.dm 
       (.D(D),
        .E(E),
        .aclk(aclk),
        .dout_i(dout_i),
        .\gc0.count_d1_reg[5] (\gc0.count_d1_reg[5] ),
        .\gcc0.gc0.count_d1_reg[5] (\gcc0.gc0.count_d1_reg[5] ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ));
  LUT6 #(
    .INIT(64'hBFBFFFBF80800080)) 
    \goreg_dm.dout_i[0]_i_1 
       (.I0(dout_i),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .I2(out[1]),
        .I3(out[0]),
        .I4(m_axi_bvalid),
        .I5(\goreg_dm.dout_i_reg[0]_0 ),
        .O(\goreg_dm.dout_i[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\goreg_dm.dout_i[0]_i_1_n_0 ),
        .Q(\goreg_dm.dout_i_reg[0]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "multi_channel_fifo" *) 
module design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo
   (rom_rd_addr_i,
    ram_init_done_i,
    \active_ch_dly_reg[1]_6 ,
    sdp_rd_addr_in_i,
    pntrs_eql_dly,
    \active_ch_dly_reg[2][0] ,
    mcdf_to_awgen_tvalid,
    Q_reg,
    Q_reg_0,
    ADDRD,
    rom_rd_addr_int,
    \gin_reg.wr_pntr_pf_dly_reg[13] ,
    rom_rd_addr_int_0,
    \aw_len_i_reg[7] ,
    \gfwd_mode.storage_data1_reg[1] ,
    \packet_cnt_reg[0] ,
    S,
    addr_rollover_r_reg,
    Q_reg_1,
    Q,
    aclk,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.storage_data1_reg[36] ,
    \gfwd_mode.m_valid_i_reg_0 ,
    areset_d1,
    mcdf_full,
    ADDRA,
    sdp_rd_addr_in_i_1,
    \gfwd_mode.storage_data1_reg[0] ,
    sdp_rd_addr_in_i_2,
    awgen_to_mctf_tvalid,
    PAYLOAD_S2MM,
    sdpo_int,
    CO,
    E,
    D);
  output rom_rd_addr_i;
  output ram_init_done_i;
  output \active_ch_dly_reg[1]_6 ;
  output sdp_rd_addr_in_i;
  output pntrs_eql_dly;
  output \active_ch_dly_reg[2][0] ;
  output mcdf_to_awgen_tvalid;
  output Q_reg;
  output Q_reg_0;
  output [0:0]ADDRD;
  output rom_rd_addr_int;
  output [0:0]\gin_reg.wr_pntr_pf_dly_reg[13] ;
  output rom_rd_addr_int_0;
  output [0:0]\aw_len_i_reg[7] ;
  output [0:0]\gfwd_mode.storage_data1_reg[1] ;
  output [0:0]\packet_cnt_reg[0] ;
  output [0:0]S;
  output [66:0]addr_rollover_r_reg;
  output [0:0]Q_reg_1;
  input [1:0]Q;
  input aclk;
  input \gfwd_mode.m_valid_i_reg ;
  input \gfwd_mode.storage_data1_reg[36] ;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input areset_d1;
  input [1:0]mcdf_full;
  input [0:0]ADDRA;
  input sdp_rd_addr_in_i_1;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input sdp_rd_addr_in_i_2;
  input awgen_to_mctf_tvalid;
  input [0:0]PAYLOAD_S2MM;
  input [0:0]sdpo_int;
  input [0:0]CO;
  input [0:0]E;
  input [32:0]D;

  wire [0:0]ADDRA;
  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire [32:0]D;
  wire [0:0]E;
  wire [0:0]PAYLOAD_S2MM;
  wire [1:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire [0:0]Q_reg_1;
  wire [0:0]S;
  wire aclk;
  wire \active_ch_dly_reg[1]_6 ;
  wire \active_ch_dly_reg[2][0] ;
  wire [66:0]addr_rollover_r_reg;
  wire areset_d1;
  wire [0:0]\aw_len_i_reg[7] ;
  wire awgen_to_mctf_tvalid;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[1] ;
  wire \gfwd_mode.storage_data1_reg[36] ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[13] ;
  wire [1:0]mcdf_full;
  wire mcdf_to_awgen_tvalid;
  wire mcf_dfl_rd_inst_n_0;
  wire mcf_dfl_rd_inst_n_5;
  wire mcf_dfl_wr_inst_n_100;
  wire mcf_dfl_wr_inst_n_101;
  wire mcf_dfl_wr_inst_n_102;
  wire mcf_dfl_wr_inst_n_103;
  wire mcf_dfl_wr_inst_n_104;
  wire mcf_dfl_wr_inst_n_105;
  wire mcf_dfl_wr_inst_n_106;
  wire mcf_dfl_wr_inst_n_107;
  wire mcf_dfl_wr_inst_n_108;
  wire mcf_dfl_wr_inst_n_109;
  wire mcf_dfl_wr_inst_n_110;
  wire mcf_dfl_wr_inst_n_111;
  wire mcf_dfl_wr_inst_n_112;
  wire mcf_dfl_wr_inst_n_113;
  wire mcf_dfl_wr_inst_n_114;
  wire mcf_dfl_wr_inst_n_115;
  wire mcf_dfl_wr_inst_n_116;
  wire mcf_dfl_wr_inst_n_117;
  wire mcf_dfl_wr_inst_n_2;
  wire mcf_dfl_wr_inst_n_5;
  wire mcf_dfl_wr_inst_n_86;
  wire mcf_dfl_wr_inst_n_87;
  wire mcf_dfl_wr_inst_n_88;
  wire mcf_dfl_wr_inst_n_89;
  wire mcf_dfl_wr_inst_n_90;
  wire mcf_dfl_wr_inst_n_91;
  wire mcf_dfl_wr_inst_n_92;
  wire mcf_dfl_wr_inst_n_93;
  wire mcf_dfl_wr_inst_n_94;
  wire mcf_dfl_wr_inst_n_95;
  wire mcf_dfl_wr_inst_n_96;
  wire mcf_dfl_wr_inst_n_97;
  wire mcf_dfl_wr_inst_n_98;
  wire mcf_dfl_wr_inst_n_99;
  wire p_0_out;
  wire [0:0]\packet_cnt_reg[0] ;
  wire pntrs_eql_dly;
  wire ram_init_done_i;
  wire [12:0]rd_pntr_pf;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire rom_rd_addr_int_0;
  wire rom_rd_addr_int_1;
  wire sdp_rd_addr_in_i;
  wire sdp_rd_addr_in_i_1;
  wire sdp_rd_addr_in_i_2;
  wire sdp_rd_addr_out_i;
  wire [0:0]sdpo_int;

  design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized0 mcf_dfl_rd_inst
       (.Q(Q),
        .Q_reg(mcf_dfl_rd_inst_n_5),
        .aclk(aclk),
        .\active_ch_dly_reg[2][0]_0 (\active_ch_dly_reg[2][0] ),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg_0 ),
        .\gfwd_mode.storage_data1_reg[0] (sdp_rd_addr_out_i),
        .\gfwd_mode.storage_data1_reg[0]_0 (mcf_dfl_wr_inst_n_5),
        .\gfwd_mode.storage_data1_reg[36] (\gfwd_mode.storage_data1_reg[36] ),
        .\gin_reg.rd_pntr_pf_dly_reg[12] (rd_pntr_pf),
        .\gin_reg.rd_pntr_roll_over_dly_reg (mcf_dfl_rd_inst_n_0),
        .\init_addr_reg[0] (rom_rd_addr_i),
        .p_0_out(p_0_out),
        .pntrs_eql_dly(pntrs_eql_dly),
        .ram_init_done_i_reg_rep(mcf_dfl_wr_inst_n_2),
        .rom_rd_addr_int(rom_rd_addr_int_1),
        .sdpo_int({mcf_dfl_wr_inst_n_86,mcf_dfl_wr_inst_n_87,mcf_dfl_wr_inst_n_88,mcf_dfl_wr_inst_n_89,mcf_dfl_wr_inst_n_90,mcf_dfl_wr_inst_n_91,mcf_dfl_wr_inst_n_92,mcf_dfl_wr_inst_n_93,mcf_dfl_wr_inst_n_94,mcf_dfl_wr_inst_n_95,mcf_dfl_wr_inst_n_96,mcf_dfl_wr_inst_n_97,mcf_dfl_wr_inst_n_98,mcf_dfl_wr_inst_n_99,mcf_dfl_wr_inst_n_100,mcf_dfl_wr_inst_n_101,mcf_dfl_wr_inst_n_102,mcf_dfl_wr_inst_n_103,mcf_dfl_wr_inst_n_104,mcf_dfl_wr_inst_n_105,mcf_dfl_wr_inst_n_106,mcf_dfl_wr_inst_n_107,mcf_dfl_wr_inst_n_108,mcf_dfl_wr_inst_n_109,mcf_dfl_wr_inst_n_110,mcf_dfl_wr_inst_n_111,mcf_dfl_wr_inst_n_112,mcf_dfl_wr_inst_n_113,mcf_dfl_wr_inst_n_114,mcf_dfl_wr_inst_n_115,mcf_dfl_wr_inst_n_116,mcf_dfl_wr_inst_n_117}),
        .storage_data1(sdp_rd_addr_in_i));
  design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic mcf_dfl_wr_inst
       (.ADDRA(ADDRA),
        .ADDRD(ADDRD),
        .CO(CO),
        .D(D),
        .E(E),
        .PAYLOAD_S2MM(PAYLOAD_S2MM),
        .Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .Q_reg_1(Q_reg_1),
        .S(S),
        .aclk(aclk),
        .\active_ch_dly_reg[1]_6 (\active_ch_dly_reg[1]_6 ),
        .\active_ch_dly_reg[4][0]_0 (mcf_dfl_rd_inst_n_5),
        .addr_rollover_r_reg(mcdf_to_awgen_tvalid),
        .addr_rollover_r_reg_0(addr_rollover_r_reg),
        .areset_d1(areset_d1),
        .\aw_len_i_reg[7] (\aw_len_i_reg[7] ),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (sdp_rd_addr_out_i),
        .\gfwd_mode.storage_data1_reg[0]_0 (mcf_dfl_rd_inst_n_0),
        .\gfwd_mode.storage_data1_reg[0]_1 (rd_pntr_pf),
        .\gfwd_mode.storage_data1_reg[0]_2 (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[1] (\gfwd_mode.storage_data1_reg[1] ),
        .\gin_reg.rd_pntr_roll_over_dly_reg (mcf_dfl_wr_inst_n_5),
        .\gin_reg.wr_pntr_pf_dly_reg[13] (ram_init_done_i),
        .\gin_reg.wr_pntr_pf_dly_reg[13]_0 (\gin_reg.wr_pntr_pf_dly_reg[13] ),
        .\gstage1.q_dly_reg[31] (mcf_dfl_wr_inst_n_2),
        .\gstage1.q_dly_reg[31]_0 ({mcf_dfl_wr_inst_n_86,mcf_dfl_wr_inst_n_87,mcf_dfl_wr_inst_n_88,mcf_dfl_wr_inst_n_89,mcf_dfl_wr_inst_n_90,mcf_dfl_wr_inst_n_91,mcf_dfl_wr_inst_n_92,mcf_dfl_wr_inst_n_93,mcf_dfl_wr_inst_n_94,mcf_dfl_wr_inst_n_95,mcf_dfl_wr_inst_n_96,mcf_dfl_wr_inst_n_97,mcf_dfl_wr_inst_n_98,mcf_dfl_wr_inst_n_99,mcf_dfl_wr_inst_n_100,mcf_dfl_wr_inst_n_101,mcf_dfl_wr_inst_n_102,mcf_dfl_wr_inst_n_103,mcf_dfl_wr_inst_n_104,mcf_dfl_wr_inst_n_105,mcf_dfl_wr_inst_n_106,mcf_dfl_wr_inst_n_107,mcf_dfl_wr_inst_n_108,mcf_dfl_wr_inst_n_109,mcf_dfl_wr_inst_n_110,mcf_dfl_wr_inst_n_111,mcf_dfl_wr_inst_n_112,mcf_dfl_wr_inst_n_113,mcf_dfl_wr_inst_n_114,mcf_dfl_wr_inst_n_115,mcf_dfl_wr_inst_n_116,mcf_dfl_wr_inst_n_117}),
        .mcdf_full(mcdf_full),
        .p_0_out(p_0_out),
        .\packet_cnt_reg[0] (\packet_cnt_reg[0] ),
        .ram_init_done_i_reg(rom_rd_addr_i),
        .rom_rd_addr_int(rom_rd_addr_int),
        .rom_rd_addr_int_0(rom_rd_addr_int_0),
        .rom_rd_addr_int_1(rom_rd_addr_int_1),
        .sdp_rd_addr_in_i_1(sdp_rd_addr_in_i_1),
        .sdp_rd_addr_in_i_2(sdp_rd_addr_in_i_2),
        .sdpo_int(sdpo_int),
        .storage_data1(sdp_rd_addr_in_i));
endmodule

(* ORIG_REF_NAME = "multi_channel_fifo" *) 
module design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized0
   (active_ch_dly_reg_r_3,
    \active_ch_dly_reg[4][0] ,
    D,
    bram_rd_en,
    CO,
    sdpo_int,
    Q_reg,
    Q_reg_0,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ,
    ENA_I,
    ENA_I_0,
    ENA_I_1,
    ENA_I_2,
    ENA_I_3,
    ENA_I_4,
    ENA_I_5,
    ENA_I_6,
    ENA_I_7,
    ENA_I_8,
    ENA_I_9,
    ENA_I_10,
    ENB_I,
    ENB_I_11,
    ENB_I_12,
    ENB_I_13,
    ENB_I_14,
    ENB_I_15,
    ENB_I_16,
    ENB_I_17,
    ENB_I_18,
    ENB_I_19,
    ENB_I_20,
    ENB_I_21,
    Q,
    aclk,
    ADDRA,
    ADDRD,
    rom_rd_addr_int,
    \gfwd_mode.storage_data1_reg[45] ,
    areset_d1,
    awgen_to_mctf_tvalid,
    \gfwd_rev.storage_data1_reg[0] ,
    argen_to_mctf_tvalid,
    ram_init_done_i,
    mctf_full,
    S,
    rom_rd_addr_i,
    E,
    addr_rollover_r_reg,
    DI,
    \pf_thresh_dly_reg[2][14] ,
    ENA_dly_D,
    ENB_dly_D);
  output active_ch_dly_reg_r_3;
  output \active_ch_dly_reg[4][0] ;
  output [0:0]D;
  output bram_rd_en;
  output [0:0]CO;
  output [0:0]sdpo_int;
  output Q_reg;
  output Q_reg_0;
  output [29:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [16:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ;
  output ENA_I;
  output ENA_I_0;
  output ENA_I_1;
  output ENA_I_2;
  output ENA_I_3;
  output ENA_I_4;
  output ENA_I_5;
  output ENA_I_6;
  output ENA_I_7;
  output ENA_I_8;
  output ENA_I_9;
  output ENA_I_10;
  output ENB_I;
  output ENB_I_11;
  output ENB_I_12;
  output ENB_I_13;
  output ENB_I_14;
  output ENB_I_15;
  output ENB_I_16;
  output ENB_I_17;
  output ENB_I_18;
  output ENB_I_19;
  output ENB_I_20;
  output ENB_I_21;
  input [1:0]Q;
  input aclk;
  input [0:0]ADDRA;
  input [0:0]ADDRD;
  input rom_rd_addr_int;
  input \gfwd_mode.storage_data1_reg[45] ;
  input areset_d1;
  input awgen_to_mctf_tvalid;
  input \gfwd_rev.storage_data1_reg[0] ;
  input argen_to_mctf_tvalid;
  input ram_init_done_i;
  input [1:0]mctf_full;
  input [0:0]S;
  input rom_rd_addr_i;
  input [0:0]E;
  input [6:0]addr_rollover_r_reg;
  input [7:0]DI;
  input \pf_thresh_dly_reg[2][14] ;
  input ENA_dly_D;
  input ENB_dly_D;

  wire [0:0]ADDRA;
  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire [0:0]D;
  wire [29:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [7:0]DI;
  wire [0:0]E;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_1;
  wire ENA_I_10;
  wire ENA_I_2;
  wire ENA_I_3;
  wire ENA_I_4;
  wire ENA_I_5;
  wire ENA_I_6;
  wire ENA_I_7;
  wire ENA_I_8;
  wire ENA_I_9;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_I_11;
  wire ENB_I_12;
  wire ENB_I_13;
  wire ENB_I_14;
  wire ENB_I_15;
  wire ENB_I_16;
  wire ENB_I_17;
  wire ENB_I_18;
  wire ENB_I_19;
  wire ENB_I_20;
  wire ENB_I_21;
  wire ENB_dly_D;
  wire [1:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire [0:0]S;
  wire aclk;
  wire \active_ch_dly_reg[4][0] ;
  wire active_ch_dly_reg_r_3;
  wire [6:0]addr_rollover_r_reg;
  wire areset_d1;
  wire argen_to_mctf_tvalid;
  wire awgen_to_mctf_tvalid;
  wire bram_rd_en;
  wire \gfwd_mode.storage_data1_reg[45] ;
  wire \gfwd_rev.storage_data1_reg[0] ;
  wire mcf_dfl_rd_inst_n_1;
  wire mcf_dfl_rd_inst_n_10;
  wire mcf_dfl_rd_inst_n_11;
  wire mcf_dfl_rd_inst_n_12;
  wire mcf_dfl_rd_inst_n_13;
  wire mcf_dfl_rd_inst_n_14;
  wire mcf_dfl_rd_inst_n_15;
  wire mcf_dfl_rd_inst_n_16;
  wire mcf_dfl_rd_inst_n_17;
  wire mcf_dfl_rd_inst_n_18;
  wire mcf_dfl_rd_inst_n_19;
  wire mcf_dfl_rd_inst_n_2;
  wire mcf_dfl_rd_inst_n_20;
  wire mcf_dfl_rd_inst_n_5;
  wire mcf_dfl_rd_inst_n_6;
  wire mcf_dfl_rd_inst_n_7;
  wire mcf_dfl_rd_inst_n_8;
  wire mcf_dfl_rd_inst_n_9;
  wire mcf_dfl_wr_inst_n_2;
  wire mcf_dfl_wr_inst_n_37;
  wire mcf_dfl_wr_inst_n_38;
  wire mcf_dfl_wr_inst_n_39;
  wire mcf_dfl_wr_inst_n_40;
  wire mcf_dfl_wr_inst_n_41;
  wire mcf_dfl_wr_inst_n_42;
  wire mcf_dfl_wr_inst_n_43;
  wire mcf_dfl_wr_inst_n_44;
  wire mcf_dfl_wr_inst_n_45;
  wire mcf_dfl_wr_inst_n_46;
  wire mcf_dfl_wr_inst_n_47;
  wire mcf_dfl_wr_inst_n_48;
  wire mcf_dfl_wr_inst_n_49;
  wire mcf_dfl_wr_inst_n_50;
  wire mcf_dfl_wr_inst_n_51;
  wire mcf_dfl_wr_inst_n_52;
  wire [1:0]mctf_full;
  wire [16:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ;
  wire p_0_out;
  wire \pf_thresh_dly_reg[2][14] ;
  wire ram_init_done_i;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire [0:0]sdpo_int;

  design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized2 mcf_dfl_rd_inst
       (.ADDRA(ADDRA),
        .ENB_I(ENB_I),
        .ENB_I_11(ENB_I_11),
        .ENB_I_12(ENB_I_12),
        .ENB_I_13(ENB_I_13),
        .ENB_I_14(ENB_I_14),
        .ENB_I_15(ENB_I_15),
        .ENB_I_16(ENB_I_16),
        .ENB_I_17(ENB_I_17),
        .ENB_I_18(ENB_I_18),
        .ENB_I_19(ENB_I_19),
        .ENB_I_20(ENB_I_20),
        .ENB_I_21(ENB_I_21),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q),
        .Q_reg(mcf_dfl_rd_inst_n_1),
        .aclk(aclk),
        .active_ch_dly_reg_r_3(\active_ch_dly_reg[4][0] ),
        .areset_d1(areset_d1),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .\gfwd_mode.storage_data1_reg[0] (D),
        .\gfwd_mode.storage_data1_reg[0]_0 (mcf_dfl_wr_inst_n_2),
        .\gfwd_mode.storage_data1_reg[0]_1 ({mcf_dfl_wr_inst_n_37,mcf_dfl_wr_inst_n_38,mcf_dfl_wr_inst_n_39,mcf_dfl_wr_inst_n_40,mcf_dfl_wr_inst_n_41,mcf_dfl_wr_inst_n_42,mcf_dfl_wr_inst_n_43,mcf_dfl_wr_inst_n_44,mcf_dfl_wr_inst_n_45,mcf_dfl_wr_inst_n_46,mcf_dfl_wr_inst_n_47,mcf_dfl_wr_inst_n_48,mcf_dfl_wr_inst_n_49,mcf_dfl_wr_inst_n_50,mcf_dfl_wr_inst_n_51,mcf_dfl_wr_inst_n_52}),
        .\gfwd_rev.storage_data1_reg[0] (\gfwd_rev.storage_data1_reg[0] ),
        .\gin_reg.rd_pntr_roll_over_dly_reg (mcf_dfl_rd_inst_n_2),
        .\gnstage1.q_dly_reg[0][0] (bram_rd_en),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ),
        .p_0_out(p_0_out),
        .\pf_thresh_dly_reg[2][14] (\pf_thresh_dly_reg[2][14] ),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .rom_rd_addr_int(rom_rd_addr_int),
        .sdpo_int({mcf_dfl_rd_inst_n_5,mcf_dfl_rd_inst_n_6,mcf_dfl_rd_inst_n_7,mcf_dfl_rd_inst_n_8,mcf_dfl_rd_inst_n_9,mcf_dfl_rd_inst_n_10,mcf_dfl_rd_inst_n_11,mcf_dfl_rd_inst_n_12,mcf_dfl_rd_inst_n_13,mcf_dfl_rd_inst_n_14,mcf_dfl_rd_inst_n_15,mcf_dfl_rd_inst_n_16,mcf_dfl_rd_inst_n_17,mcf_dfl_rd_inst_n_18,mcf_dfl_rd_inst_n_19,mcf_dfl_rd_inst_n_20}));
  design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized1 mcf_dfl_wr_inst
       (.ADDRA(ADDRA),
        .ADDRD(ADDRD),
        .CO(CO),
        .D({mcf_dfl_rd_inst_n_5,mcf_dfl_rd_inst_n_6,mcf_dfl_rd_inst_n_7,mcf_dfl_rd_inst_n_8,mcf_dfl_rd_inst_n_9,mcf_dfl_rd_inst_n_10,mcf_dfl_rd_inst_n_11,mcf_dfl_rd_inst_n_12,mcf_dfl_rd_inst_n_13,mcf_dfl_rd_inst_n_14,mcf_dfl_rd_inst_n_15,mcf_dfl_rd_inst_n_16,mcf_dfl_rd_inst_n_17,mcf_dfl_rd_inst_n_18,mcf_dfl_rd_inst_n_19,mcf_dfl_rd_inst_n_20}),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .DI(DI),
        .E(E),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENA_I_1(ENA_I_1),
        .ENA_I_10(ENA_I_10),
        .ENA_I_2(ENA_I_2),
        .ENA_I_3(ENA_I_3),
        .ENA_I_4(ENA_I_4),
        .ENA_I_5(ENA_I_5),
        .ENA_I_6(ENA_I_6),
        .ENA_I_7(ENA_I_7),
        .ENA_I_8(ENA_I_8),
        .ENA_I_9(ENA_I_9),
        .ENA_dly_D(ENA_dly_D),
        .Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .S(S),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0]_0 (\active_ch_dly_reg[4][0] ),
        .\active_ch_dly_reg[4][0]_1 (mcf_dfl_rd_inst_n_1),
        .active_ch_dly_reg_r_3_0(active_ch_dly_reg_r_3),
        .addr_rollover_r_reg(addr_rollover_r_reg),
        .areset_d1(areset_d1),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gfwd_mode.storage_data1_reg[0] (D),
        .\gfwd_mode.storage_data1_reg[45] (mcf_dfl_rd_inst_n_2),
        .\gfwd_mode.storage_data1_reg[45]_0 (\gfwd_mode.storage_data1_reg[45] ),
        .\gin_reg.rd_pntr_roll_over_dly_reg (mcf_dfl_wr_inst_n_2),
        .\gin_reg.wr_pntr_pf_dly_reg[15] ({mcf_dfl_wr_inst_n_37,mcf_dfl_wr_inst_n_38,mcf_dfl_wr_inst_n_39,mcf_dfl_wr_inst_n_40,mcf_dfl_wr_inst_n_41,mcf_dfl_wr_inst_n_42,mcf_dfl_wr_inst_n_43,mcf_dfl_wr_inst_n_44,mcf_dfl_wr_inst_n_45,mcf_dfl_wr_inst_n_46,mcf_dfl_wr_inst_n_47,mcf_dfl_wr_inst_n_48,mcf_dfl_wr_inst_n_49,mcf_dfl_wr_inst_n_50,mcf_dfl_wr_inst_n_51,mcf_dfl_wr_inst_n_52}),
        .mctf_full(mctf_full),
        .p_0_out(p_0_out),
        .\pf_thresh_dly_reg[2][14] (\pf_thresh_dly_reg[2][14] ),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .sdpo_int(sdpo_int));
endmodule

(* ORIG_REF_NAME = "multi_channel_fifo" *) 
module design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized1
   (\gclr.prog_full_i_reg ,
    \greg_out.QSPO_reg[15] ,
    D,
    bram_rd_en,
    Q_reg,
    Q_reg_0,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ,
    ENA_I,
    ENA_I_0,
    ENA_I_1,
    ENA_I_2,
    ENA_I_3,
    ENA_I_4,
    ENA_I_5,
    ENA_I_6,
    ENA_I_7,
    ENA_I_8,
    ENA_I_9,
    ENB_I,
    ENB_I_10,
    ENB_I_11,
    ENB_I_12,
    ENB_I_13,
    ENB_I_14,
    ENB_I_15,
    ENB_I_16,
    ENB_I_17,
    ENB_I_18,
    ENB_I_19,
    Q,
    aclk,
    active_ch_dly_reg_r_3,
    \gfwd_mode.storage_data1_reg[0] ,
    rom_rd_addr_int,
    areset_d1,
    awgen_to_mcpf_tvalid,
    \goreg_dm.dout_i_reg[0] ,
    argen_to_mcpf_tvalid,
    ram_init_done_i,
    mcpf_full,
    rom_rd_addr_i,
    E,
    tstart_reg,
    ENA_dly_D,
    ENB_dly_D);
  output \gclr.prog_full_i_reg ;
  output [0:0]\greg_out.QSPO_reg[15] ;
  output [0:0]D;
  output bram_rd_en;
  output Q_reg;
  output Q_reg_0;
  output [27:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [16:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ;
  output ENA_I;
  output ENA_I_0;
  output ENA_I_1;
  output ENA_I_2;
  output ENA_I_3;
  output ENA_I_4;
  output ENA_I_5;
  output ENA_I_6;
  output ENA_I_7;
  output ENA_I_8;
  output ENA_I_9;
  output ENB_I;
  output ENB_I_10;
  output ENB_I_11;
  output ENB_I_12;
  output ENB_I_13;
  output ENB_I_14;
  output ENB_I_15;
  output ENB_I_16;
  output ENB_I_17;
  output ENB_I_18;
  output ENB_I_19;
  input [1:0]Q;
  input aclk;
  input active_ch_dly_reg_r_3;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input rom_rd_addr_int;
  input areset_d1;
  input awgen_to_mcpf_tvalid;
  input \goreg_dm.dout_i_reg[0] ;
  input argen_to_mcpf_tvalid;
  input ram_init_done_i;
  input [1:0]mcpf_full;
  input rom_rd_addr_i;
  input [0:0]E;
  input [13:0]tstart_reg;
  input ENA_dly_D;
  input ENB_dly_D;

  wire [0:0]D;
  wire [27:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]E;
  wire ENA_I;
  wire ENA_I_0;
  wire ENA_I_1;
  wire ENA_I_2;
  wire ENA_I_3;
  wire ENA_I_4;
  wire ENA_I_5;
  wire ENA_I_6;
  wire ENA_I_7;
  wire ENA_I_8;
  wire ENA_I_9;
  wire ENA_dly_D;
  wire ENB_I;
  wire ENB_I_10;
  wire ENB_I_11;
  wire ENB_I_12;
  wire ENB_I_13;
  wire ENB_I_14;
  wire ENB_I_15;
  wire ENB_I_16;
  wire ENB_I_17;
  wire ENB_I_18;
  wire ENB_I_19;
  wire ENB_dly_D;
  wire [1:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire aclk;
  wire active_ch_dly_reg_r_3;
  wire areset_d1;
  wire argen_to_mcpf_tvalid;
  wire awgen_to_mcpf_tvalid;
  wire bram_rd_en;
  wire \gclr.prog_full_i_reg ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire [0:0]\greg_out.QSPO_reg[15] ;
  wire mcf_dfl_rd_inst_n_10;
  wire mcf_dfl_rd_inst_n_11;
  wire mcf_dfl_rd_inst_n_12;
  wire mcf_dfl_rd_inst_n_13;
  wire mcf_dfl_rd_inst_n_14;
  wire mcf_dfl_rd_inst_n_15;
  wire mcf_dfl_rd_inst_n_16;
  wire mcf_dfl_rd_inst_n_17;
  wire mcf_dfl_rd_inst_n_18;
  wire mcf_dfl_rd_inst_n_19;
  wire mcf_dfl_rd_inst_n_2;
  wire mcf_dfl_rd_inst_n_20;
  wire mcf_dfl_rd_inst_n_21;
  wire mcf_dfl_rd_inst_n_3;
  wire mcf_dfl_rd_inst_n_6;
  wire mcf_dfl_rd_inst_n_7;
  wire mcf_dfl_rd_inst_n_8;
  wire mcf_dfl_rd_inst_n_9;
  wire mcf_dfl_wr_inst_n_1;
  wire mcf_dfl_wr_inst_n_32;
  wire mcf_dfl_wr_inst_n_33;
  wire mcf_dfl_wr_inst_n_34;
  wire mcf_dfl_wr_inst_n_35;
  wire mcf_dfl_wr_inst_n_36;
  wire mcf_dfl_wr_inst_n_37;
  wire mcf_dfl_wr_inst_n_38;
  wire mcf_dfl_wr_inst_n_39;
  wire mcf_dfl_wr_inst_n_40;
  wire mcf_dfl_wr_inst_n_41;
  wire mcf_dfl_wr_inst_n_42;
  wire mcf_dfl_wr_inst_n_43;
  wire mcf_dfl_wr_inst_n_44;
  wire mcf_dfl_wr_inst_n_45;
  wire mcf_dfl_wr_inst_n_46;
  wire mcf_dfl_wr_inst_n_47;
  wire [1:0]mcpf_full;
  wire [16:0]\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ;
  wire p_0_out;
  wire ram_init_done_i;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire [13:0]tstart_reg;

  design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized4 mcf_dfl_rd_inst
       (.ENB_I(ENB_I),
        .ENB_I_10(ENB_I_10),
        .ENB_I_11(ENB_I_11),
        .ENB_I_12(ENB_I_12),
        .ENB_I_13(ENB_I_13),
        .ENB_I_14(ENB_I_14),
        .ENB_I_15(ENB_I_15),
        .ENB_I_16(ENB_I_16),
        .ENB_I_17(ENB_I_17),
        .ENB_I_18(ENB_I_18),
        .ENB_I_19(ENB_I_19),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q),
        .Q_reg(mcf_dfl_rd_inst_n_2),
        .aclk(aclk),
        .active_ch_dly_reg_r_3(active_ch_dly_reg_r_3),
        .areset_d1(areset_d1),
        .argen_to_mcpf_tvalid(argen_to_mcpf_tvalid),
        .\gclr.prog_full_i_reg (\gclr.prog_full_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (D),
        .\gfwd_mode.storage_data1_reg[0]_0 (\greg_out.QSPO_reg[15] ),
        .\gfwd_mode.storage_data1_reg[0]_1 (mcf_dfl_wr_inst_n_1),
        .\gfwd_mode.storage_data1_reg[0]_2 ({mcf_dfl_wr_inst_n_32,mcf_dfl_wr_inst_n_33,mcf_dfl_wr_inst_n_34,mcf_dfl_wr_inst_n_35,mcf_dfl_wr_inst_n_36,mcf_dfl_wr_inst_n_37,mcf_dfl_wr_inst_n_38,mcf_dfl_wr_inst_n_39,mcf_dfl_wr_inst_n_40,mcf_dfl_wr_inst_n_41,mcf_dfl_wr_inst_n_42,mcf_dfl_wr_inst_n_43,mcf_dfl_wr_inst_n_44,mcf_dfl_wr_inst_n_45,mcf_dfl_wr_inst_n_46,mcf_dfl_wr_inst_n_47}),
        .\gin_reg.rd_pntr_roll_over_dly_reg (mcf_dfl_rd_inst_n_3),
        .\gnstage1.q_dly_reg[0][0] (bram_rd_en),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] ),
        .p_0_out(p_0_out),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .rom_rd_addr_int(rom_rd_addr_int),
        .sdpo_int({mcf_dfl_rd_inst_n_6,mcf_dfl_rd_inst_n_7,mcf_dfl_rd_inst_n_8,mcf_dfl_rd_inst_n_9,mcf_dfl_rd_inst_n_10,mcf_dfl_rd_inst_n_11,mcf_dfl_rd_inst_n_12,mcf_dfl_rd_inst_n_13,mcf_dfl_rd_inst_n_14,mcf_dfl_rd_inst_n_15,mcf_dfl_rd_inst_n_16,mcf_dfl_rd_inst_n_17,mcf_dfl_rd_inst_n_18,mcf_dfl_rd_inst_n_19,mcf_dfl_rd_inst_n_20,mcf_dfl_rd_inst_n_21}));
  design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized3 mcf_dfl_wr_inst
       (.D({mcf_dfl_rd_inst_n_6,mcf_dfl_rd_inst_n_7,mcf_dfl_rd_inst_n_8,mcf_dfl_rd_inst_n_9,mcf_dfl_rd_inst_n_10,mcf_dfl_rd_inst_n_11,mcf_dfl_rd_inst_n_12,mcf_dfl_rd_inst_n_13,mcf_dfl_rd_inst_n_14,mcf_dfl_rd_inst_n_15,mcf_dfl_rd_inst_n_16,mcf_dfl_rd_inst_n_17,mcf_dfl_rd_inst_n_18,mcf_dfl_rd_inst_n_19,mcf_dfl_rd_inst_n_20,mcf_dfl_rd_inst_n_21}),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .E(E),
        .ENA_I(ENA_I),
        .ENA_I_0(ENA_I_0),
        .ENA_I_1(ENA_I_1),
        .ENA_I_2(ENA_I_2),
        .ENA_I_3(ENA_I_3),
        .ENA_I_4(ENA_I_4),
        .ENA_I_5(ENA_I_5),
        .ENA_I_6(ENA_I_6),
        .ENA_I_7(ENA_I_7),
        .ENA_I_8(ENA_I_8),
        .ENA_I_9(ENA_I_9),
        .ENA_dly_D(ENA_dly_D),
        .Q(\greg_out.QSPO_reg[15] ),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .aclk(aclk),
        .\active_ch_dly_reg[4][0]_0 (mcf_dfl_rd_inst_n_2),
        .active_ch_dly_reg_r_3(active_ch_dly_reg_r_3),
        .areset_d1(areset_d1),
        .awgen_to_mcpf_tvalid(awgen_to_mcpf_tvalid),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[0]_0 (mcf_dfl_rd_inst_n_3),
        .\gfwd_mode.storage_data1_reg[0]_1 (D),
        .\gin_reg.rd_pntr_roll_over_dly_reg (mcf_dfl_wr_inst_n_1),
        .mcpf_full(mcpf_full),
        .p_0_out(p_0_out),
        .\pf_thresh_dly_reg[2][14] (\gclr.prog_full_i_reg ),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .sdpo_int({mcf_dfl_wr_inst_n_32,mcf_dfl_wr_inst_n_33,mcf_dfl_wr_inst_n_34,mcf_dfl_wr_inst_n_35,mcf_dfl_wr_inst_n_36,mcf_dfl_wr_inst_n_37,mcf_dfl_wr_inst_n_38,mcf_dfl_wr_inst_n_39,mcf_dfl_wr_inst_n_40,mcf_dfl_wr_inst_n_41,mcf_dfl_wr_inst_n_42,mcf_dfl_wr_inst_n_43,mcf_dfl_wr_inst_n_44,mcf_dfl_wr_inst_n_45,mcf_dfl_wr_inst_n_46,mcf_dfl_wr_inst_n_47}),
        .tstart_reg(tstart_reg),
        .\wr_rst_reg_reg[15] (Q));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr
   (D,
    Q,
    \gc0.count_d1_reg[3]_0 ,
    \gcc0.gc0.count_reg[2] ,
    E,
    p_19_out,
    ram_empty_fb_i_reg,
    \gcc0.gc0.count_reg[3] ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    aclk);
  output [2:0]D;
  output [3:0]Q;
  output [3:0]\gc0.count_d1_reg[3]_0 ;
  input [2:0]\gcc0.gc0.count_reg[2] ;
  input [0:0]E;
  input p_19_out;
  input ram_empty_fb_i_reg;
  input \gcc0.gc0.count_reg[3] ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input aclk;

  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3]_0 ;
  wire [2:0]\gcc0.gc0.count_reg[2] ;
  wire \gcc0.gc0.count_reg[3] ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire p_19_out;
  wire [3:0]plusOp;
  wire ram_empty_fb_i_reg;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1 
       (.I0(\gc0.count_d1_reg[3]_0 [0]),
        .O(plusOp[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1 
       (.I0(\gc0.count_d1_reg[3]_0 [0]),
        .I1(\gc0.count_d1_reg[3]_0 [1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1 
       (.I0(\gc0.count_d1_reg[3]_0 [0]),
        .I1(\gc0.count_d1_reg[3]_0 [1]),
        .I2(\gc0.count_d1_reg[3]_0 [2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1 
       (.I0(\gc0.count_d1_reg[3]_0 [1]),
        .I1(\gc0.count_d1_reg[3]_0 [0]),
        .I2(\gc0.count_d1_reg[3]_0 [2]),
        .I3(\gc0.count_d1_reg[3]_0 [3]),
        .O(plusOp[3]));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[3]_0 [0]),
        .Q(Q[0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[3]_0 [1]),
        .Q(Q[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[3]_0 [2]),
        .Q(Q[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[3]_0 [3]),
        .Q(Q[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDSE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[0]),
        .Q(\gc0.count_d1_reg[3]_0 [0]),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[1]),
        .Q(\gc0.count_d1_reg[3]_0 [1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[2]),
        .Q(\gc0.count_d1_reg[3]_0 [2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[3]),
        .Q(\gc0.count_d1_reg[3]_0 [3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT6 #(
    .INIT(64'hB2BB4D444D44B2BB)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[2]_i_1 
       (.I0(Q[0]),
        .I1(\gcc0.gc0.count_reg[2] [0]),
        .I2(E),
        .I3(p_19_out),
        .I4(Q[1]),
        .I5(\gcc0.gc0.count_reg[2] [1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_1 
       (.I0(Q[1]),
        .I1(\gcc0.gc0.count_reg[2] [1]),
        .I2(ram_empty_fb_i_reg),
        .I3(Q[2]),
        .I4(\gcc0.gc0.count_reg[2] [2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h22B2B2BBDD4D4D44)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_1 
       (.I0(Q[2]),
        .I1(\gcc0.gc0.count_reg[2] [2]),
        .I2(Q[1]),
        .I3(\gcc0.gc0.count_reg[2] [1]),
        .I4(ram_empty_fb_i_reg),
        .I5(\gcc0.gc0.count_reg[3] ),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr_182
   (D,
    Q,
    ram_full_i_reg,
    \gc0.count_d1_reg[3]_0 ,
    E,
    \gfwd_mode.m_valid_i_reg ,
    \gcc0.gc0.count_reg[3] ,
    ram_empty_fb_i_reg,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    aclk);
  output [1:0]D;
  output [3:0]Q;
  output ram_full_i_reg;
  output [3:0]\gc0.count_d1_reg[3]_0 ;
  input [0:0]E;
  input [0:0]\gfwd_mode.m_valid_i_reg ;
  input [3:0]\gcc0.gc0.count_reg[3] ;
  input ram_empty_fb_i_reg;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input aclk;

  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3]_0 ;
  wire [3:0]\gcc0.gc0.count_reg[3] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0_n_0 ;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire [3:0]plusOp__0;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_i_3__1_n_0;
  wire ram_full_i_reg;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__2 
       (.I0(\gc0.count_d1_reg[3]_0 [0]),
        .O(plusOp__0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__2 
       (.I0(\gc0.count_d1_reg[3]_0 [0]),
        .I1(\gc0.count_d1_reg[3]_0 [1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1__2 
       (.I0(\gc0.count_d1_reg[3]_0 [1]),
        .I1(\gc0.count_d1_reg[3]_0 [0]),
        .I2(\gc0.count_d1_reg[3]_0 [2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1__2 
       (.I0(\gc0.count_d1_reg[3]_0 [2]),
        .I1(\gc0.count_d1_reg[3]_0 [0]),
        .I2(\gc0.count_d1_reg[3]_0 [1]),
        .I3(\gc0.count_d1_reg[3]_0 [3]),
        .O(plusOp__0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[3]_0 [0]),
        .Q(Q[0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[3]_0 [1]),
        .Q(Q[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[3]_0 [2]),
        .Q(Q[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[3]_0 [3]),
        .Q(Q[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDSE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[0]),
        .Q(\gc0.count_d1_reg[3]_0 [0]),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[1]),
        .Q(\gc0.count_d1_reg[3]_0 [1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[2]),
        .Q(\gc0.count_d1_reg[3]_0 [2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[3]),
        .Q(\gc0.count_d1_reg[3]_0 [3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT6 #(
    .INIT(64'h8AEF751075108AEF)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[2]_i_1__0 
       (.I0(Q[0]),
        .I1(E),
        .I2(\gfwd_mode.m_valid_i_reg ),
        .I3(\gcc0.gc0.count_reg[3] [0]),
        .I4(Q[1]),
        .I5(\gcc0.gc0.count_reg[3] [1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_1__0 
       (.I0(\gcc0.gc0.count_reg[3] [2]),
        .I1(Q[2]),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(\gcc0.gc0.count_reg[3] [3]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h2222B222B2B2BBB2)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0 
       (.I0(\gcc0.gc0.count_reg[3] [1]),
        .I1(Q[1]),
        .I2(\gcc0.gc0.count_reg[3] [0]),
        .I3(\gfwd_mode.m_valid_i_reg ),
        .I4(E),
        .I5(Q[0]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000041000041)) 
    ram_full_fb_i_i_2__1
       (.I0(ram_full_fb_i_i_3__1_n_0),
        .I1(Q[3]),
        .I2(\gcc0.gc0.count_reg[3] [3]),
        .I3(Q[2]),
        .I4(\gcc0.gc0.count_reg[3] [2]),
        .I5(ram_empty_fb_i_reg),
        .O(ram_full_i_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_fb_i_i_3__1
       (.I0(Q[0]),
        .I1(\gcc0.gc0.count_reg[3] [0]),
        .I2(Q[1]),
        .I3(\gcc0.gc0.count_reg[3] [1]),
        .O(ram_full_fb_i_i_3__1_n_0));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr_192
   (D,
    Q,
    ram_full_i_reg,
    \gc0.count_d1_reg[3]_0 ,
    E,
    \gnstage1.q_dly_reg[1][0] ,
    \gcc0.gc0.count_reg[3] ,
    ram_empty_fb_i_reg,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    aclk);
  output [1:0]D;
  output [3:0]Q;
  output ram_full_i_reg;
  output [3:0]\gc0.count_d1_reg[3]_0 ;
  input [0:0]E;
  input [0:0]\gnstage1.q_dly_reg[1][0] ;
  input [3:0]\gcc0.gc0.count_reg[3] ;
  input ram_empty_fb_i_reg;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input aclk;

  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3]_0 ;
  wire [3:0]\gcc0.gc0.count_reg[3] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1_n_0 ;
  wire [0:0]\gnstage1.q_dly_reg[1][0] ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire [3:0]plusOp__4;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_i_3__2_n_0;
  wire ram_full_i_reg;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__4 
       (.I0(\gc0.count_d1_reg[3]_0 [0]),
        .O(plusOp__4[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__4 
       (.I0(\gc0.count_d1_reg[3]_0 [0]),
        .I1(\gc0.count_d1_reg[3]_0 [1]),
        .O(plusOp__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1__4 
       (.I0(\gc0.count_d1_reg[3]_0 [1]),
        .I1(\gc0.count_d1_reg[3]_0 [0]),
        .I2(\gc0.count_d1_reg[3]_0 [2]),
        .O(plusOp__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1__4 
       (.I0(\gc0.count_d1_reg[3]_0 [2]),
        .I1(\gc0.count_d1_reg[3]_0 [0]),
        .I2(\gc0.count_d1_reg[3]_0 [1]),
        .I3(\gc0.count_d1_reg[3]_0 [3]),
        .O(plusOp__4[3]));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[3]_0 [0]),
        .Q(Q[0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[3]_0 [1]),
        .Q(Q[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[3]_0 [2]),
        .Q(Q[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[3]_0 [3]),
        .Q(Q[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDSE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__4[0]),
        .Q(\gc0.count_d1_reg[3]_0 [0]),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__4[1]),
        .Q(\gc0.count_d1_reg[3]_0 [1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__4[2]),
        .Q(\gc0.count_d1_reg[3]_0 [2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__4[3]),
        .Q(\gc0.count_d1_reg[3]_0 [3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT6 #(
    .INIT(64'h8AEF751075108AEF)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[2]_i_1__1 
       (.I0(Q[0]),
        .I1(E),
        .I2(\gnstage1.q_dly_reg[1][0] ),
        .I3(\gcc0.gc0.count_reg[3] [0]),
        .I4(Q[1]),
        .I5(\gcc0.gc0.count_reg[3] [1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_1__1 
       (.I0(\gcc0.gc0.count_reg[3] [2]),
        .I1(Q[2]),
        .I2(\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1_n_0 ),
        .I3(Q[3]),
        .I4(\gcc0.gc0.count_reg[3] [3]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h2222B222B2B2BBB2)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1 
       (.I0(\gcc0.gc0.count_reg[3] [1]),
        .I1(Q[1]),
        .I2(\gcc0.gc0.count_reg[3] [0]),
        .I3(\gnstage1.q_dly_reg[1][0] ),
        .I4(E),
        .I5(Q[0]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000041000041)) 
    ram_full_fb_i_i_2__3
       (.I0(ram_full_fb_i_i_3__2_n_0),
        .I1(Q[3]),
        .I2(\gcc0.gc0.count_reg[3] [3]),
        .I3(Q[2]),
        .I4(\gcc0.gc0.count_reg[3] [2]),
        .I5(ram_empty_fb_i_reg),
        .O(ram_full_i_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_fb_i_i_3__2
       (.I0(Q[0]),
        .I1(\gcc0.gc0.count_reg[3] [0]),
        .I2(Q[1]),
        .I3(\gcc0.gc0.count_reg[3] [1]),
        .O(ram_full_fb_i_i_3__2_n_0));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0
   (v1_reg_1,
    Q,
    v1_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    v1_reg_0,
    S,
    ram_empty_i_reg,
    ram_empty_i_reg_0,
    ram_empty_i_reg_1,
    ram_empty_i_reg_2,
    ram_empty_i_reg_3,
    \gcc0.gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_reg[8] ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    E,
    aclk);
  output [1:0]v1_reg_1;
  output [5:0]Q;
  output [3:0]v1_reg;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [4:0]v1_reg_0;
  output [0:0]S;
  output ram_empty_i_reg;
  output ram_empty_i_reg_0;
  output ram_empty_i_reg_1;
  output ram_empty_i_reg_2;
  output ram_empty_i_reg_3;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [6:0]\gcc0.gc0.count_reg[8] ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input [0:0]E;
  input aclk;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [5:0]Q;
  wire [0:0]S;
  wire aclk;
  wire \gc0.count[6]_i_2_n_0 ;
  wire \gc0.count[8]_i_2__0_n_0 ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [6:0]\gcc0.gc0.count_reg[8] ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire [8:0]plusOp__2;
  wire ram_empty_i_reg;
  wire ram_empty_i_reg_0;
  wire ram_empty_i_reg_1;
  wire ram_empty_i_reg_2;
  wire ram_empty_i_reg_3;
  wire [8:0]rd_pntr_plus1;
  wire [3:0]v1_reg;
  wire [4:0]v1_reg_0;
  wire [1:0]v1_reg_1;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__3 
       (.I0(rd_pntr_plus1[0]),
        .O(plusOp__2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__3 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .O(plusOp__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1__3 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .I2(Q[0]),
        .O(plusOp__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1__3 
       (.I0(Q[0]),
        .I1(rd_pntr_plus1[1]),
        .I2(rd_pntr_plus1[0]),
        .I3(Q[1]),
        .O(plusOp__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1__1 
       (.I0(Q[1]),
        .I1(rd_pntr_plus1[0]),
        .I2(rd_pntr_plus1[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(plusOp__2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gc0.count[5]_i_1__1 
       (.I0(Q[0]),
        .I1(rd_pntr_plus1[1]),
        .I2(rd_pntr_plus1[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(plusOp__2[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \gc0.count[6]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\gc0.count[6]_i_2_n_0 ),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(plusOp__2[6]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \gc0.count[6]_i_2 
       (.I0(rd_pntr_plus1[1]),
        .I1(rd_pntr_plus1[0]),
        .O(\gc0.count[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \gc0.count[7]_i_1__0 
       (.I0(Q[4]),
        .I1(\gc0.count[8]_i_2__0_n_0 ),
        .I2(Q[5]),
        .O(plusOp__2[7]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \gc0.count[8]_i_1__0 
       (.I0(Q[5]),
        .I1(\gc0.count[8]_i_2__0_n_0 ),
        .I2(Q[4]),
        .I3(rd_pntr_plus1[8]),
        .O(plusOp__2[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \gc0.count[8]_i_2__0 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(rd_pntr_plus1[1]),
        .I3(rd_pntr_plus1[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\gc0.count[8]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(Q[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(Q[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(Q[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(Q[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(Q[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(Q[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(rd_pntr_plus1[8]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDSE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__2[0]),
        .Q(rd_pntr_plus1[0]),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__2[1]),
        .Q(rd_pntr_plus1[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__2[2]),
        .Q(Q[0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__2[3]),
        .Q(Q[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__2[4]),
        .Q(Q[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__2[5]),
        .Q(Q[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__2[6]),
        .Q(Q[4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__2[7]),
        .Q(Q[5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__2[8]),
        .Q(rd_pntr_plus1[8]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT4 #(
    .INIT(16'h8421)) 
    \gmux.gm[0].gm1.m1_i_1__4 
       (.I0(rd_pntr_plus1[1]),
        .I1(rd_pntr_plus1[0]),
        .I2(\gcc0.gc0.count_d1_reg[8] [1]),
        .I3(\gcc0.gc0.count_d1_reg[8] [0]),
        .O(v1_reg_1[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .I1(\gcc0.gc0.count_d1_reg[8] [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I3(\gcc0.gc0.count_d1_reg[8] [1]),
        .O(v1_reg_0[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__7 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .I1(\gcc0.gc0.count_d1_reg[8] [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I3(\gcc0.gc0.count_d1_reg[8] [1]),
        .O(ram_empty_i_reg));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__4 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\gcc0.gc0.count_d1_reg[8] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I3(\gcc0.gc0.count_d1_reg[8] [3]),
        .O(v1_reg_0[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\gcc0.gc0.count_reg[8] [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I3(\gcc0.gc0.count_reg[8] [1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__7 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\gcc0.gc0.count_d1_reg[8] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I3(\gcc0.gc0.count_d1_reg[8] [3]),
        .O(ram_empty_i_reg_0));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__4 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I1(\gcc0.gc0.count_d1_reg[8] [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I3(\gcc0.gc0.count_d1_reg[8] [5]),
        .O(v1_reg_0[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I1(\gcc0.gc0.count_reg[8] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I3(\gcc0.gc0.count_reg[8] [3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__7 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I1(\gcc0.gc0.count_d1_reg[8] [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I3(\gcc0.gc0.count_d1_reg[8] [5]),
        .O(ram_empty_i_reg_1));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__4 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I1(\gcc0.gc0.count_d1_reg[8] [6]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I3(\gcc0.gc0.count_d1_reg[8] [7]),
        .O(v1_reg_0[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I1(\gcc0.gc0.count_reg[8] [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I3(\gcc0.gc0.count_reg[8] [5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__7 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I1(\gcc0.gc0.count_d1_reg[8] [6]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I3(\gcc0.gc0.count_d1_reg[8] [7]),
        .O(ram_empty_i_reg_2));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]),
        .I1(\gcc0.gc0.count_reg[8] [6]),
        .O(v1_reg[3]));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]),
        .I1(\gcc0.gc0.count_d1_reg[8] [8]),
        .O(v1_reg_0[4]));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__2 
       (.I0(rd_pntr_plus1[8]),
        .I1(\gcc0.gc0.count_d1_reg[8] [8]),
        .O(v1_reg_1[1]));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]),
        .I1(\gcc0.gc0.count_d1_reg[8] [8]),
        .O(ram_empty_i_reg_3));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__1_i_1
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]),
        .I1(\gcc0.gc0.count_reg[8] [6]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0_12
   (ram_full_i_reg,
    Q,
    ram_empty_i_reg,
    ram_full_i_reg_0,
    ram_empty_i_reg_0,
    \gc0.count_d1_reg[7]_0 ,
    \gcc0.gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_reg[8] ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    E,
    aclk);
  output ram_full_i_reg;
  output [8:0]Q;
  output ram_empty_i_reg;
  output ram_full_i_reg_0;
  output ram_empty_i_reg_0;
  output [7:0]\gc0.count_d1_reg[7]_0 ;
  input [0:0]\gcc0.gc0.count_d1_reg[8] ;
  input [0:0]\gcc0.gc0.count_reg[8] ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input [0:0]E;
  input aclk;

  wire [0:0]E;
  wire [8:0]Q;
  wire aclk;
  wire \gc0.count[8]_i_2_n_0 ;
  wire [7:0]\gc0.count_d1_reg[7]_0 ;
  wire [0:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [0:0]\gcc0.gc0.count_reg[8] ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire [8:0]plusOp__0;
  wire ram_empty_i_reg;
  wire ram_empty_i_reg_0;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire [8:8]rd_pntr_plus1;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__0 
       (.I0(\gc0.count_d1_reg[7]_0 [0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__0 
       (.I0(\gc0.count_d1_reg[7]_0 [0]),
        .I1(\gc0.count_d1_reg[7]_0 [1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1__0 
       (.I0(\gc0.count_d1_reg[7]_0 [0]),
        .I1(\gc0.count_d1_reg[7]_0 [1]),
        .I2(\gc0.count_d1_reg[7]_0 [2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1__0 
       (.I0(\gc0.count_d1_reg[7]_0 [1]),
        .I1(\gc0.count_d1_reg[7]_0 [0]),
        .I2(\gc0.count_d1_reg[7]_0 [2]),
        .I3(\gc0.count_d1_reg[7]_0 [3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1 
       (.I0(\gc0.count_d1_reg[7]_0 [2]),
        .I1(\gc0.count_d1_reg[7]_0 [0]),
        .I2(\gc0.count_d1_reg[7]_0 [1]),
        .I3(\gc0.count_d1_reg[7]_0 [3]),
        .I4(\gc0.count_d1_reg[7]_0 [4]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gc0.count[5]_i_1 
       (.I0(\gc0.count_d1_reg[7]_0 [3]),
        .I1(\gc0.count_d1_reg[7]_0 [1]),
        .I2(\gc0.count_d1_reg[7]_0 [0]),
        .I3(\gc0.count_d1_reg[7]_0 [2]),
        .I4(\gc0.count_d1_reg[7]_0 [4]),
        .I5(\gc0.count_d1_reg[7]_0 [5]),
        .O(plusOp__0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[6]_i_1 
       (.I0(\gc0.count[8]_i_2_n_0 ),
        .I1(\gc0.count_d1_reg[7]_0 [6]),
        .O(plusOp__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[7]_i_1 
       (.I0(\gc0.count[8]_i_2_n_0 ),
        .I1(\gc0.count_d1_reg[7]_0 [6]),
        .I2(\gc0.count_d1_reg[7]_0 [7]),
        .O(plusOp__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[8]_i_1 
       (.I0(\gc0.count_d1_reg[7]_0 [6]),
        .I1(\gc0.count[8]_i_2_n_0 ),
        .I2(\gc0.count_d1_reg[7]_0 [7]),
        .I3(rd_pntr_plus1),
        .O(plusOp__0[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gc0.count[8]_i_2 
       (.I0(\gc0.count_d1_reg[7]_0 [5]),
        .I1(\gc0.count_d1_reg[7]_0 [3]),
        .I2(\gc0.count_d1_reg[7]_0 [1]),
        .I3(\gc0.count_d1_reg[7]_0 [0]),
        .I4(\gc0.count_d1_reg[7]_0 [2]),
        .I5(\gc0.count_d1_reg[7]_0 [4]),
        .O(\gc0.count[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[7]_0 [0]),
        .Q(Q[0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[7]_0 [1]),
        .Q(Q[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[7]_0 [2]),
        .Q(Q[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[7]_0 [3]),
        .Q(Q[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[7]_0 [4]),
        .Q(Q[4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[7]_0 [5]),
        .Q(Q[5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[7]_0 [6]),
        .Q(Q[6]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[7]_0 [7]),
        .Q(Q[7]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(rd_pntr_plus1),
        .Q(Q[8]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDSE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[0]),
        .Q(\gc0.count_d1_reg[7]_0 [0]),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[1]),
        .Q(\gc0.count_d1_reg[7]_0 [1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[2]),
        .Q(\gc0.count_d1_reg[7]_0 [2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[3]),
        .Q(\gc0.count_d1_reg[7]_0 [3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[4]),
        .Q(\gc0.count_d1_reg[7]_0 [4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[5]),
        .Q(\gc0.count_d1_reg[7]_0 [5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[6]),
        .Q(\gc0.count_d1_reg[7]_0 [6]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[7]),
        .Q(\gc0.count_d1_reg[7]_0 [7]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[8]),
        .Q(rd_pntr_plus1),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__4 
       (.I0(Q[8]),
        .I1(\gcc0.gc0.count_d1_reg[8] ),
        .O(ram_full_i_reg));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__5 
       (.I0(rd_pntr_plus1),
        .I1(\gcc0.gc0.count_d1_reg[8] ),
        .O(ram_empty_i_reg));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__6 
       (.I0(Q[8]),
        .I1(\gcc0.gc0.count_reg[8] ),
        .O(ram_full_i_reg_0));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__7 
       (.I0(Q[8]),
        .I1(\gcc0.gc0.count_d1_reg[8] ),
        .O(ram_empty_i_reg_0));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized1
   (ram_empty_fb_i_reg,
    ram_empty_fb_i_reg_0,
    \gpr1.dout_i_reg[0] ,
    S,
    ram_full_fb_i_reg,
    \gc0.count_d1_reg[3]_0 ,
    ram_full_fb_i_reg_0,
    Q,
    out,
    \gcc0.gc0.count_d1_reg[5] ,
    E,
    \gc0.count_reg[1]_0 ,
    \gcc0.gc0.count_reg[5] ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    aclk);
  output ram_empty_fb_i_reg;
  output ram_empty_fb_i_reg_0;
  output [5:0]\gpr1.dout_i_reg[0] ;
  output [0:0]S;
  output ram_full_fb_i_reg;
  output [3:0]\gc0.count_d1_reg[3]_0 ;
  input ram_full_fb_i_reg_0;
  input [1:0]Q;
  input out;
  input [5:0]\gcc0.gc0.count_d1_reg[5] ;
  input [0:0]E;
  input \gc0.count_reg[1]_0 ;
  input [2:0]\gcc0.gc0.count_reg[5] ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input aclk;

  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]S;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3]_0 ;
  wire \gc0.count_reg[1]_0 ;
  wire [5:0]\gcc0.gc0.count_d1_reg[5] ;
  wire [2:0]\gcc0.gc0.count_reg[5] ;
  wire [5:0]\gpr1.dout_i_reg[0] ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire [5:0]plusOp__0;
  wire ram_empty_fb_i_i_2__0_n_0;
  wire ram_empty_fb_i_i_6_n_0;
  wire ram_empty_fb_i_i_7_n_0;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire [5:4]rd_pntr_plus1;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__1 
       (.I0(\gc0.count_d1_reg[3]_0 [0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__1 
       (.I0(\gc0.count_d1_reg[3]_0 [0]),
        .I1(\gc0.count_d1_reg[3]_0 [1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gc0.count[2]_i_1__1 
       (.I0(\gc0.count_d1_reg[3]_0 [2]),
        .I1(\gc0.count_d1_reg[3]_0 [0]),
        .I2(\gc0.count_d1_reg[3]_0 [1]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1__1 
       (.I0(\gc0.count_d1_reg[3]_0 [1]),
        .I1(\gc0.count_d1_reg[3]_0 [0]),
        .I2(\gc0.count_d1_reg[3]_0 [2]),
        .I3(\gc0.count_d1_reg[3]_0 [3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gc0.count[4]_i_1__0 
       (.I0(rd_pntr_plus1[4]),
        .I1(\gc0.count_d1_reg[3]_0 [1]),
        .I2(\gc0.count_d1_reg[3]_0 [0]),
        .I3(\gc0.count_d1_reg[3]_0 [2]),
        .I4(\gc0.count_d1_reg[3]_0 [3]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \gc0.count[5]_i_1__0 
       (.I0(rd_pntr_plus1[5]),
        .I1(\gc0.count_d1_reg[3]_0 [3]),
        .I2(\gc0.count_d1_reg[3]_0 [2]),
        .I3(\gc0.count_d1_reg[3]_0 [0]),
        .I4(\gc0.count_d1_reg[3]_0 [1]),
        .I5(rd_pntr_plus1[4]),
        .O(plusOp__0[5]));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[3]_0 [0]),
        .Q(\gpr1.dout_i_reg[0] [0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[3]_0 [1]),
        .Q(\gpr1.dout_i_reg[0] [1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[3]_0 [2]),
        .Q(\gpr1.dout_i_reg[0] [2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\gc0.count_d1_reg[3]_0 [3]),
        .Q(\gpr1.dout_i_reg[0] [3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(\gpr1.dout_i_reg[0] [4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(\gpr1.dout_i_reg[0] [5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDSE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[0]),
        .Q(\gc0.count_d1_reg[3]_0 [0]),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[1]),
        .Q(\gc0.count_d1_reg[3]_0 [1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[2]),
        .Q(\gc0.count_d1_reg[3]_0 [2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[3]),
        .Q(\gc0.count_d1_reg[3]_0 [3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[4]),
        .Q(rd_pntr_plus1[4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__0[5]),
        .Q(rd_pntr_plus1[5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_1
       (.I0(\gpr1.dout_i_reg[0] [5]),
        .I1(\gcc0.gc0.count_reg[5] [2]),
        .O(S));
  LUT6 #(
    .INIT(64'hFFFFFFFCFFF8FFF8)) 
    ram_empty_fb_i_i_1__1
       (.I0(ram_empty_fb_i_i_2__0_n_0),
        .I1(ram_full_fb_i_reg_0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(ram_empty_fb_i_reg_0),
        .I5(out),
        .O(ram_empty_fb_i_reg));
  LUT6 #(
    .INIT(64'h0000000082000082)) 
    ram_empty_fb_i_i_2__0
       (.I0(E),
        .I1(\gcc0.gc0.count_d1_reg[5] [5]),
        .I2(rd_pntr_plus1[5]),
        .I3(\gcc0.gc0.count_d1_reg[5] [4]),
        .I4(rd_pntr_plus1[4]),
        .I5(\gc0.count_reg[1]_0 ),
        .O(ram_empty_fb_i_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hBEFFFFBEFFFFFFFF)) 
    ram_empty_fb_i_i_4__0
       (.I0(ram_empty_fb_i_i_6_n_0),
        .I1(\gpr1.dout_i_reg[0] [2]),
        .I2(\gcc0.gc0.count_d1_reg[5] [2]),
        .I3(\gpr1.dout_i_reg[0] [3]),
        .I4(\gcc0.gc0.count_d1_reg[5] [3]),
        .I5(ram_empty_fb_i_i_7_n_0),
        .O(ram_empty_fb_i_reg_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_6
       (.I0(\gpr1.dout_i_reg[0] [0]),
        .I1(\gcc0.gc0.count_d1_reg[5] [0]),
        .I2(\gpr1.dout_i_reg[0] [1]),
        .I3(\gcc0.gc0.count_d1_reg[5] [1]),
        .O(ram_empty_fb_i_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_empty_fb_i_i_7
       (.I0(\gpr1.dout_i_reg[0] [4]),
        .I1(\gcc0.gc0.count_d1_reg[5] [4]),
        .I2(\gpr1.dout_i_reg[0] [5]),
        .I3(\gcc0.gc0.count_d1_reg[5] [5]),
        .O(ram_empty_fb_i_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_full_fb_i_i_3__0
       (.I0(\gpr1.dout_i_reg[0] [4]),
        .I1(\gcc0.gc0.count_reg[5] [1]),
        .I2(\gpr1.dout_i_reg[0] [1]),
        .I3(\gcc0.gc0.count_reg[5] [0]),
        .I4(\gcc0.gc0.count_reg[5] [2]),
        .I5(\gpr1.dout_i_reg[0] [5]),
        .O(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_fwft
   (out,
    ENB_I,
    p_3_out,
    E,
    m_axi_wvalid,
    aclk,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    m_axi_wready,
    ram_empty_fb_i_reg,
    ENB_dly_D,
    Q,
    m_axi_wvalid_i,
    ram_full_fb_i_reg);
  output [1:0]out;
  output ENB_I;
  output p_3_out;
  output [0:0]E;
  output m_axi_wvalid;
  input aclk;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input m_axi_wready;
  input ram_empty_fb_i_reg;
  input ENB_dly_D;
  input [1:0]Q;
  input m_axi_wvalid_i;
  input ram_full_fb_i_reg;

  wire [0:0]E;
  wire ENB_I;
  wire ENB_dly_D;
  wire [1:0]Q;
  wire aclk;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  wire aempty_fwft_fb_i_i_1__3_n_0;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  wire empty_fwft_fb_i_i_1__2_n_0;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire [1:0]next_fwft_state;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire p_3_out;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  (* DONT_TOUCH *) wire user_valid;

  assign out[1:0] = curr_fwft_state;
  LUT6 #(
    .INIT(64'hFFFFFFFF000000DF)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1__0 
       (.I0(curr_fwft_state[1]),
        .I1(m_axi_wready),
        .I2(curr_fwft_state[0]),
        .I3(ram_empty_fb_i_reg),
        .I4(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .I5(ENB_dly_D),
        .O(ENB_I));
  LUT6 #(
    .INIT(64'hFFEAFEAAEEAAFFAA)) 
    aempty_fwft_fb_i_i_1__3
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .I1(ram_empty_fb_i_reg),
        .I2(m_axi_wready),
        .I3(aempty_fwft_fb_i),
        .I4(curr_fwft_state[1]),
        .I5(curr_fwft_state[0]),
        .O(aempty_fwft_fb_i_i_1__3_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1__3_n_0),
        .Q(aempty_fwft_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1__3_n_0),
        .Q(aempty_fwft_i),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEEEFEEEFFFEFEFE)) 
    empty_fwft_fb_i_i_1__2
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(empty_fwft_fb_i),
        .I3(curr_fwft_state[0]),
        .I4(m_axi_wready),
        .I5(curr_fwft_state[1]),
        .O(empty_fwft_fb_i_i_1__2_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1__2_n_0),
        .Q(empty_fwft_fb_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0EC)) 
    empty_fwft_fb_o_i_i_1__2
       (.I0(m_axi_wready),
        .I1(empty_fwft_fb_o_i),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1__2_n_0),
        .Q(empty_fwft_i),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hAE)) 
    \gpregsm1.curr_fwft_state[0]_i_1__3 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(m_axi_wready),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_2__0 
       (.I0(curr_fwft_state[1]),
        .I1(m_axi_wready),
        .I2(curr_fwft_state[0]),
        .I3(ram_empty_fb_i_reg),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(user_valid),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT4 #(
    .INIT(16'h00DF)) 
    \greg.ram_rd_en_i_i_1__0 
       (.I0(curr_fwft_state[1]),
        .I1(m_axi_wready),
        .I2(curr_fwft_state[0]),
        .I3(ram_empty_fb_i_reg),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    m_axi_wvalid_INST_0
       (.I0(empty_fwft_i),
        .O(m_axi_wvalid));
  LUT6 #(
    .INIT(64'h2020222020202020)) 
    plusOp_carry_i_1
       (.I0(m_axi_wvalid_i),
        .I1(ram_full_fb_i_reg),
        .I2(ram_empty_fb_i_reg),
        .I3(curr_fwft_state[0]),
        .I4(m_axi_wready),
        .I5(curr_fwft_state[1]),
        .O(p_3_out));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_fwft_10
   (\gfwd_mode.storage_data1_reg[31] ,
    E,
    \gc0.count_reg[8] ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    aclk,
    mm2s_to_tdf_tvalid,
    Q,
    out);
  output \gfwd_mode.storage_data1_reg[31] ;
  output [0:0]E;
  output [0:0]\gc0.count_reg[8] ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input aclk;
  input mm2s_to_tdf_tvalid;
  input [1:0]Q;
  input out;

  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0__2;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0__1;
  wire [0:0]\gc0.count_reg[8] ;
  wire mm2s_to_tdf_tvalid;
  wire [1:0]next_fwft_state;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  (* DONT_TOUCH *) wire user_valid;

  assign \gfwd_mode.storage_data1_reg[31]  = empty_fwft_i;
  LUT5 #(
    .INIT(32'hFFCB8000)) 
    aempty_fwft_fb_i_i_1__0
       (.I0(mm2s_to_tdf_tvalid),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(out),
        .I4(aempty_fwft_fb_i),
        .O(aempty_fwft_i0__2));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0__2),
        .Q(aempty_fwft_fb_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0__2),
        .Q(aempty_fwft_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT4 #(
    .INIT(16'hDD40)) 
    empty_fwft_fb_i_i_1__4
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(mm2s_to_tdf_tvalid),
        .I3(empty_fwft_fb_i),
        .O(empty_fwft_i0__1));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0__1),
        .Q(empty_fwft_fb_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT4 #(
    .INIT(16'hDD40)) 
    empty_fwft_fb_o_i_i_1__4
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(mm2s_to_tdf_tvalid),
        .I3(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i0__1),
        .Q(empty_fwft_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT5 #(
    .INIT(32'h000000B0)) 
    \goreg_bm.dout_i[14]_i_1 
       (.I0(mm2s_to_tdf_tvalid),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(E));
  LUT3 #(
    .INIT(8'hBA)) 
    \gpregsm1.curr_fwft_state[0]_i_1__0 
       (.I0(curr_fwft_state[1]),
        .I1(mm2s_to_tdf_tvalid),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_2 
       (.I0(curr_fwft_state[1]),
        .I1(mm2s_to_tdf_tvalid),
        .I2(curr_fwft_state[0]),
        .I3(out),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(user_valid),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT4 #(
    .INIT(16'h4555)) 
    \greg.ram_rd_en_i_i_1 
       (.I0(out),
        .I1(mm2s_to_tdf_tvalid),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .O(\gc0.count_reg[8] ));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_fwft_174
   (out,
    \gfwd_mode.m_valid_i_reg ,
    curr_state_reg,
    pkt_cntr_one,
    D,
    E,
    \pkt_cnt_reg_reg[4] ,
    \gfwd_mode.m_valid_i_reg_0 ,
    \pkt_cnt_reg_reg[3] ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] ,
    aclk,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    ar_fifo_dout_zero,
    prog_full_i,
    curr_state,
    ram_empty_fb_i_reg,
    curr_state_reg_0,
    Q,
    \gnstage1.q_dly_reg[1][0] ,
    ram_full_fb_i_reg,
    \gc0.count_d1_reg[0] ,
    \gcc0.gc0.count_reg[0] ,
    \pkt_cnt_reg_reg[5] );
  output [1:0]out;
  output \gfwd_mode.m_valid_i_reg ;
  output curr_state_reg;
  output pkt_cntr_one;
  output [0:0]D;
  output [0:0]E;
  output \pkt_cnt_reg_reg[4] ;
  output \gfwd_mode.m_valid_i_reg_0 ;
  output \pkt_cnt_reg_reg[3] ;
  output \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] ;
  input aclk;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input ar_fifo_dout_zero;
  input prog_full_i;
  input curr_state;
  input ram_empty_fb_i_reg;
  input curr_state_reg_0;
  input [1:0]Q;
  input \gnstage1.q_dly_reg[1][0] ;
  input ram_full_fb_i_reg;
  input [0:0]\gc0.count_d1_reg[0] ;
  input [0:0]\gcc0.gc0.count_reg[0] ;
  input [5:0]\pkt_cnt_reg_reg[5] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  wire aempty_fwft_fb_i_i_1_n_0;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire ar_fifo_dout_zero;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  wire curr_state;
  wire curr_state_reg;
  wire curr_state_reg_0;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  wire empty_fwft_fb_i_i_1_n_0;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire [0:0]\gc0.count_d1_reg[0] ;
  wire [0:0]\gcc0.gc0.count_reg[0] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire [1:0]next_fwft_state;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire \pkt_cnt_reg_reg[3] ;
  wire \pkt_cnt_reg_reg[4] ;
  wire [5:0]\pkt_cnt_reg_reg[5] ;
  wire pkt_cntr_one;
  wire prog_full_i;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  (* DONT_TOUCH *) wire user_valid;

  assign \gfwd_mode.m_valid_i_reg  = empty_fwft_i;
  assign out[1:0] = curr_fwft_state;
  LUT6 #(
    .INIT(64'hFEEEEEEAEAEEEAEE)) 
    aempty_fwft_fb_i_i_1
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .I1(aempty_fwft_fb_i),
        .I2(ram_empty_fb_i_reg),
        .I3(curr_fwft_state[1]),
        .I4(curr_state_reg_0),
        .I5(curr_fwft_state[0]),
        .O(aempty_fwft_fb_i_i_1_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1_n_0),
        .Q(aempty_fwft_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1_n_0),
        .Q(aempty_fwft_i),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF001FF01)) 
    curr_state_i_1__1
       (.I0(empty_fwft_i),
        .I1(ar_fifo_dout_zero),
        .I2(prog_full_i),
        .I3(curr_state),
        .I4(pkt_cntr_one),
        .O(curr_state_reg));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    curr_state_i_3
       (.I0(\pkt_cnt_reg_reg[5] [2]),
        .I1(\pkt_cnt_reg_reg[5] [3]),
        .I2(\pkt_cnt_reg_reg[5] [0]),
        .I3(\pkt_cnt_reg_reg[5] [1]),
        .I4(\pkt_cnt_reg_reg[5] [5]),
        .I5(\pkt_cnt_reg_reg[5] [4]),
        .O(pkt_cntr_one));
  LUT6 #(
    .INIT(64'hFFFCFCFCFFFEFFFC)) 
    empty_fwft_fb_i_i_1
       (.I0(curr_state_reg_0),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(empty_fwft_fb_i),
        .I4(curr_fwft_state[0]),
        .I5(curr_fwft_state[1]),
        .O(empty_fwft_fb_i_i_1_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1_n_0),
        .Q(empty_fwft_fb_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA0EA)) 
    empty_fwft_fb_o_i_i_1
       (.I0(empty_fwft_fb_o_i),
        .I1(curr_state_reg_0),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1_n_0),
        .Q(empty_fwft_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00F7)) 
    \gc0.count_d1[3]_i_2 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(curr_state_reg_0),
        .I3(ram_empty_fb_i_reg),
        .O(E));
  LUT5 #(
    .INIT(32'hFB0404FB)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[1]_i_1 
       (.I0(E),
        .I1(\gnstage1.q_dly_reg[1][0] ),
        .I2(ram_full_fb_i_reg),
        .I3(\gc0.count_d1_reg[0] ),
        .I4(\gcc0.gc0.count_reg[0] ),
        .O(D));
  LUT2 #(
    .INIT(4'h7)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_4 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[3] ));
  LUT3 #(
    .INIT(8'h23)) 
    \gfwd_mode.m_valid_i_i_1__6 
       (.I0(curr_state),
        .I1(prog_full_i),
        .I2(empty_fwft_i),
        .O(\gfwd_mode.m_valid_i_reg_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(curr_state_reg_0),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(curr_state_reg_0),
        .I2(curr_fwft_state[0]),
        .I3(ram_empty_fb_i_reg),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(user_valid),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \pkt_cnt_reg[3]_i_2 
       (.I0(\pkt_cnt_reg_reg[5] [1]),
        .I1(\pkt_cnt_reg_reg[5] [0]),
        .I2(\gfwd_mode.m_valid_i_reg_0 ),
        .I3(\pkt_cnt_reg_reg[5] [2]),
        .O(\pkt_cnt_reg_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \pkt_cnt_reg[5]_i_2 
       (.I0(\pkt_cnt_reg_reg[5] [2]),
        .I1(\gfwd_mode.m_valid_i_reg_0 ),
        .I2(\pkt_cnt_reg_reg[5] [0]),
        .I3(\pkt_cnt_reg_reg[5] [1]),
        .I4(\pkt_cnt_reg_reg[5] [3]),
        .O(\pkt_cnt_reg_reg[4] ));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_fwft_180
   (out,
    dm_rd_en,
    ram_full_i_reg,
    E,
    m_axi_awvalid,
    aclk,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    ram_empty_fb_i_reg,
    m_axi_awready,
    Q,
    ram_full_fb_i_reg,
    m_axi_awvalid_i);
  output [1:0]out;
  output dm_rd_en;
  output ram_full_i_reg;
  output [0:0]E;
  output m_axi_awvalid;
  input aclk;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input ram_empty_fb_i_reg;
  input m_axi_awready;
  input [1:0]Q;
  input ram_full_fb_i_reg;
  input m_axi_awvalid_i;

  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  wire aempty_fwft_fb_i_i_1__2_n_0;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  wire dm_rd_en;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  wire empty_fwft_fb_i_i_1__1_n_0;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire [1:0]next_fwft_state;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  (* DONT_TOUCH *) wire user_valid;

  assign out[1:0] = curr_fwft_state;
  LUT6 #(
    .INIT(64'hFFEAFEAAEEAAFFAA)) 
    aempty_fwft_fb_i_i_1__2
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .I1(ram_empty_fb_i_reg),
        .I2(m_axi_awready),
        .I3(aempty_fwft_fb_i),
        .I4(curr_fwft_state[1]),
        .I5(curr_fwft_state[0]),
        .O(aempty_fwft_fb_i_i_1__2_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1__2_n_0),
        .Q(aempty_fwft_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1__2_n_0),
        .Q(aempty_fwft_i),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEEEFEEEFFFEFEFE)) 
    empty_fwft_fb_i_i_1__1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(empty_fwft_fb_i),
        .I3(curr_fwft_state[0]),
        .I4(m_axi_awready),
        .I5(curr_fwft_state[1]),
        .O(empty_fwft_fb_i_i_1__1_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1__1_n_0),
        .Q(empty_fwft_fb_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0EC)) 
    empty_fwft_fb_o_i_i_1__1
       (.I0(m_axi_awready),
        .I1(empty_fwft_fb_o_i),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1__1_n_0),
        .Q(empty_fwft_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00DF)) 
    \gc0.count_d1[3]_i_2__0 
       (.I0(curr_fwft_state[1]),
        .I1(m_axi_awready),
        .I2(curr_fwft_state[0]),
        .I3(ram_empty_fb_i_reg),
        .O(E));
  LUT6 #(
    .INIT(64'h0101000101010101)) 
    \gpr1.dout_i[40]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(ram_empty_fb_i_reg),
        .I3(curr_fwft_state[0]),
        .I4(m_axi_awready),
        .I5(curr_fwft_state[1]),
        .O(dm_rd_en));
  LUT3 #(
    .INIT(8'hAE)) 
    \gpregsm1.curr_fwft_state[0]_i_1__2 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(m_axi_awready),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1__1 
       (.I0(curr_fwft_state[1]),
        .I1(m_axi_awready),
        .I2(curr_fwft_state[0]),
        .I3(ram_empty_fb_i_reg),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(user_valid),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT1 #(
    .INIT(2'h1)) 
    m_axi_awvalid_INST_0
       (.I0(empty_fwft_i),
        .O(m_axi_awvalid));
  LUT6 #(
    .INIT(64'hFFFF5155FFFFFFFF)) 
    ram_full_fb_i_i_4__0
       (.I0(ram_empty_fb_i_reg),
        .I1(curr_fwft_state[0]),
        .I2(m_axi_awready),
        .I3(curr_fwft_state[1]),
        .I4(ram_full_fb_i_reg),
        .I5(m_axi_awvalid_i),
        .O(ram_full_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_fwft_190
   (out,
    dm_rd_en,
    ram_full_i_reg,
    E,
    m_axi_arvalid,
    aclk,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    ram_empty_fb_i_reg,
    m_axi_arready,
    Q,
    ram_full_fb_i_reg,
    M_AXI_ARVALID);
  output [1:0]out;
  output dm_rd_en;
  output ram_full_i_reg;
  output [0:0]E;
  output m_axi_arvalid;
  input aclk;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input ram_empty_fb_i_reg;
  input m_axi_arready;
  input [1:0]Q;
  input ram_full_fb_i_reg;
  input M_AXI_ARVALID;

  wire [0:0]E;
  wire M_AXI_ARVALID;
  wire [1:0]Q;
  wire aclk;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  wire aempty_fwft_fb_i_i_1__4_n_0;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  wire dm_rd_en;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  wire empty_fwft_fb_i_i_1__3_n_0;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [1:0]next_fwft_state;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  (* DONT_TOUCH *) wire user_valid;

  assign out[1:0] = curr_fwft_state;
  LUT6 #(
    .INIT(64'hFFEAFEAAEEAAFFAA)) 
    aempty_fwft_fb_i_i_1__4
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .I1(ram_empty_fb_i_reg),
        .I2(m_axi_arready),
        .I3(aempty_fwft_fb_i),
        .I4(curr_fwft_state[1]),
        .I5(curr_fwft_state[0]),
        .O(aempty_fwft_fb_i_i_1__4_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1__4_n_0),
        .Q(aempty_fwft_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1__4_n_0),
        .Q(aempty_fwft_i),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEEEFEEEFFFEFEFE)) 
    empty_fwft_fb_i_i_1__3
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(empty_fwft_fb_i),
        .I3(curr_fwft_state[0]),
        .I4(m_axi_arready),
        .I5(curr_fwft_state[1]),
        .O(empty_fwft_fb_i_i_1__3_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1__3_n_0),
        .Q(empty_fwft_fb_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC0EC)) 
    empty_fwft_fb_o_i_i_1__3
       (.I0(m_axi_arready),
        .I1(empty_fwft_fb_o_i),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1__3_n_0),
        .Q(empty_fwft_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00DF)) 
    \gc0.count_d1[3]_i_2__1 
       (.I0(curr_fwft_state[1]),
        .I1(m_axi_arready),
        .I2(curr_fwft_state[0]),
        .I3(ram_empty_fb_i_reg),
        .O(E));
  LUT6 #(
    .INIT(64'h0101000101010101)) 
    \gpr1.dout_i[40]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(ram_empty_fb_i_reg),
        .I3(curr_fwft_state[0]),
        .I4(m_axi_arready),
        .I5(curr_fwft_state[1]),
        .O(dm_rd_en));
  LUT3 #(
    .INIT(8'hAE)) 
    \gpregsm1.curr_fwft_state[0]_i_1__4 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(m_axi_arready),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1__3 
       (.I0(curr_fwft_state[1]),
        .I1(m_axi_arready),
        .I2(curr_fwft_state[0]),
        .I3(ram_empty_fb_i_reg),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(user_valid),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT1 #(
    .INIT(2'h1)) 
    m_axi_arvalid_INST_0
       (.I0(empty_fwft_i),
        .O(m_axi_arvalid));
  LUT6 #(
    .INIT(64'hFFFF5155FFFFFFFF)) 
    ram_full_fb_i_i_4__1
       (.I0(ram_empty_fb_i_reg),
        .I1(curr_fwft_state[0]),
        .I2(m_axi_arready),
        .I3(curr_fwft_state[1]),
        .I4(ram_full_fb_i_reg),
        .I5(M_AXI_ARVALID),
        .O(ram_full_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_fwft_4
   (out,
    Q_reg,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    \gpr1.dout_i_reg[0] ,
    E,
    we_bcnt,
    Q_reg_0,
    m_axi_bready,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    aclk,
    awgen_to_mctf_tvalid,
    ram_full_fb_i_reg,
    m_axi_bvalid,
    ram_empty_fb_i_reg,
    Q,
    mem_init_done,
    mux4_out,
    \goreg_dm.dout_i_reg[0] ,
    Q_reg_1);
  output [1:0]out;
  output Q_reg;
  output \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  output \gpr1.dout_i_reg[0] ;
  output [0:0]E;
  output we_bcnt;
  output Q_reg_0;
  output m_axi_bready;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input aclk;
  input awgen_to_mctf_tvalid;
  input ram_full_fb_i_reg;
  input m_axi_bvalid;
  input ram_empty_fb_i_reg;
  input [1:0]Q;
  input mem_init_done;
  input [0:0]mux4_out;
  input \goreg_dm.dout_i_reg[0] ;
  input Q_reg_1;

  wire [0:0]E;
  wire [1:0]Q;
  wire Q_reg_0;
  wire Q_reg_1;
  wire aclk;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  wire aempty_fwft_fb_i_i_1__1_n_0;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire awgen_to_mctf_tvalid;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  wire empty_fwft_fb_i_i_1__0_n_0;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \gpr1.dout_i_reg[0] ;
  wire \gpregsm1.curr_fwft_state[1]_i_1__4_n_0 ;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mem_init_done;
  wire [0:0]mux4_out;
  wire [0:0]next_fwft_state;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  (* DONT_TOUCH *) wire user_valid;
  wire we_bcnt;

  assign Q_reg = empty_fwft_i;
  assign out[1:0] = curr_fwft_state;
  LUT5 #(
    .INIT(32'hFFF3AAA2)) 
    Q_i_1__1
       (.I0(mux4_out),
        .I1(m_axi_bvalid),
        .I2(empty_fwft_i),
        .I3(\goreg_dm.dout_i_reg[0] ),
        .I4(Q_reg_1),
        .O(Q_reg_0));
  LUT5 #(
    .INIT(32'hFFCB8000)) 
    aempty_fwft_fb_i_i_1__1
       (.I0(m_axi_bvalid),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_fb_i_reg),
        .I4(aempty_fwft_fb_i),
        .O(aempty_fwft_fb_i_i_1__1_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1__1_n_0),
        .Q(aempty_fwft_fb_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1__1_n_0),
        .Q(aempty_fwft_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_i_i_1__0
       (.I0(m_axi_bvalid),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_i),
        .O(empty_fwft_fb_i_i_1__0_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1__0_n_0),
        .Q(empty_fwft_fb_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_o_i_i_1__0
       (.I0(m_axi_bvalid),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1__0_n_0),
        .Q(empty_fwft_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT4 #(
    .INIT(16'h5515)) 
    \gc0.count_d1[5]_i_2 
       (.I0(ram_empty_fb_i_reg),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(m_axi_bvalid),
        .O(E));
  LUT6 #(
    .INIT(64'h00000000000000BF)) 
    \gpr1.dout_i[0]_i_1 
       (.I0(m_axi_bvalid),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_fb_i_reg),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\gpr1.dout_i_reg[0] ));
  LUT3 #(
    .INIT(8'hBA)) 
    \gpregsm1.curr_fwft_state[0]_i_1__1 
       (.I0(curr_fwft_state[1]),
        .I1(m_axi_bvalid),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state));
  LUT4 #(
    .INIT(16'h08FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1__4 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(m_axi_bvalid),
        .I3(ram_empty_fb_i_reg),
        .O(\gpregsm1.curr_fwft_state[1]_i_1__4_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state),
        .Q(curr_fwft_state[0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gpregsm1.curr_fwft_state[1]_i_1__4_n_0 ),
        .Q(curr_fwft_state[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(next_fwft_state),
        .Q(user_valid),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT1 #(
    .INIT(2'h1)) 
    m_axi_bready_INST_0
       (.I0(empty_fwft_i),
        .O(m_axi_bready));
  LUT6 #(
    .INIT(64'h2222222202000000)) 
    plusOp_carry_i_1__0
       (.I0(awgen_to_mctf_tvalid),
        .I1(ram_full_fb_i_reg),
        .I2(m_axi_bvalid),
        .I3(curr_fwft_state[0]),
        .I4(curr_fwft_state[1]),
        .I5(ram_empty_fb_i_reg),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ));
  LUT3 #(
    .INIT(8'h4F)) 
    ram_reg_0_1_0_5_i_1__1
       (.I0(empty_fwft_i),
        .I1(m_axi_bvalid),
        .I2(mem_init_done),
        .O(we_bcnt));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_logic
   (out,
    \gfwd_mode.m_valid_i_reg ,
    curr_state_reg,
    pkt_cntr_one,
    p_8_out,
    dm_rd_en,
    D,
    \gpr1.dout_i_reg[1] ,
    \pkt_cnt_reg_reg[4] ,
    \gfwd_mode.m_valid_i_reg_0 ,
    \pkt_cnt_reg_reg[3] ,
    \gc0.count_d1_reg[3] ,
    aclk,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    ar_fifo_dout_zero,
    prog_full_i,
    curr_state,
    comp0,
    p_19_out,
    \gc0.count_reg[2] ,
    curr_state_reg_0,
    Q,
    \gnstage1.q_dly_reg[1][0] ,
    ram_full_fb_i_reg,
    \gcc0.gc0.count_reg[2] ,
    \gcc0.gc0.count_reg[3] ,
    \pkt_cnt_reg_reg[5] );
  output [1:0]out;
  output \gfwd_mode.m_valid_i_reg ;
  output curr_state_reg;
  output pkt_cntr_one;
  output p_8_out;
  output dm_rd_en;
  output [3:0]D;
  output [3:0]\gpr1.dout_i_reg[1] ;
  output \pkt_cnt_reg_reg[4] ;
  output \gfwd_mode.m_valid_i_reg_0 ;
  output \pkt_cnt_reg_reg[3] ;
  output [3:0]\gc0.count_d1_reg[3] ;
  input aclk;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input ar_fifo_dout_zero;
  input prog_full_i;
  input curr_state;
  input comp0;
  input p_19_out;
  input \gc0.count_reg[2] ;
  input curr_state_reg_0;
  input [1:0]Q;
  input \gnstage1.q_dly_reg[1][0] ;
  input ram_full_fb_i_reg;
  input [2:0]\gcc0.gc0.count_reg[2] ;
  input \gcc0.gc0.count_reg[3] ;
  input [5:0]\pkt_cnt_reg_reg[5] ;

  wire [3:0]D;
  wire [1:0]Q;
  wire aclk;
  wire ar_fifo_dout_zero;
  wire comp0;
  wire curr_state;
  wire curr_state_reg;
  wire curr_state_reg_0;
  wire dm_rd_en;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire \gc0.count_reg[2] ;
  wire [2:0]\gcc0.gc0.count_reg[2] ;
  wire \gcc0.gc0.count_reg[3] ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire [3:0]\gpr1.dout_i_reg[1] ;
  wire \gr1.gr1_int.rfwft_n_10 ;
  wire \grss.rsts_n_2 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire [1:0]out;
  wire p_19_out;
  wire p_2_out;
  wire p_8_out;
  wire \pkt_cnt_reg_reg[3] ;
  wire \pkt_cnt_reg_reg[4] ;
  wire [5:0]\pkt_cnt_reg_reg[5] ;
  wire pkt_cntr_one;
  wire prog_full_i;
  wire ram_full_fb_i_reg;

  design_1_axi_vfifo_ctrl_0_0_rd_fwft_174 \gr1.gr1_int.rfwft 
       (.D(D[0]),
        .E(p_8_out),
        .Q(Q),
        .aclk(aclk),
        .ar_fifo_dout_zero(ar_fifo_dout_zero),
        .curr_state(curr_state),
        .curr_state_reg(curr_state_reg),
        .curr_state_reg_0(curr_state_reg_0),
        .\gc0.count_d1_reg[0] (\gpr1.dout_i_reg[1] [0]),
        .\gcc0.gc0.count_reg[0] (\gcc0.gc0.count_reg[2] [0]),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[3] (\gr1.gr1_int.rfwft_n_10 ),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg_0 ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(out),
        .\pkt_cnt_reg_reg[3] (\pkt_cnt_reg_reg[3] ),
        .\pkt_cnt_reg_reg[4] (\pkt_cnt_reg_reg[4] ),
        .\pkt_cnt_reg_reg[5] (\pkt_cnt_reg_reg[5] ),
        .pkt_cntr_one(pkt_cntr_one),
        .prog_full_i(prog_full_i),
        .ram_empty_fb_i_reg(p_2_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg));
  design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss \grss.rsts 
       (.E(p_8_out),
        .Q(Q),
        .aclk(aclk),
        .comp0(comp0),
        .curr_state_reg(curr_state_reg_0),
        .dm_rd_en(dm_rd_en),
        .\gc0.count_d1_reg[0] (\gpr1.dout_i_reg[1] [0]),
        .\gc0.count_reg[2] (\gc0.count_reg[2] ),
        .\gcc0.gc0.count_reg[0] (\gcc0.gc0.count_reg[2] [0]),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[3] (\grss.rsts_n_2 ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gr1.gr1_int.rfwft_n_10 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(p_2_out),
        .p_19_out(p_19_out));
  design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr rpntr
       (.D(D[3:1]),
        .E(p_8_out),
        .Q(\gpr1.dout_i_reg[1] ),
        .aclk(aclk),
        .\gc0.count_d1_reg[3]_0 (\gc0.count_d1_reg[3] ),
        .\gcc0.gc0.count_reg[2] (\gcc0.gc0.count_reg[2] ),
        .\gcc0.gc0.count_reg[3] (\gcc0.gc0.count_reg[3] ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .p_19_out(p_19_out),
        .ram_empty_fb_i_reg(\grss.rsts_n_2 ));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_logic_175
   (out,
    empty_fwft_fb_o_i_reg,
    dm_rd_en,
    D,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    p_8_out,
    ram_full_i_reg,
    \gc0.count_d1_reg[3] ,
    m_axi_awvalid,
    ram_empty_fb_i_reg,
    aclk,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    m_axi_awready,
    Q,
    E,
    \gcc0.gc0.count_reg[3] ,
    ram_full_fb_i_reg,
    m_axi_awvalid_i);
  output out;
  output [1:0]empty_fwft_fb_o_i_reg;
  output dm_rd_en;
  output [1:0]D;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  output p_8_out;
  output ram_full_i_reg;
  output [3:0]\gc0.count_d1_reg[3] ;
  output m_axi_awvalid;
  input ram_empty_fb_i_reg;
  input aclk;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input m_axi_awready;
  input [1:0]Q;
  input [0:0]E;
  input [3:0]\gcc0.gc0.count_reg[3] ;
  input ram_full_fb_i_reg;
  input m_axi_awvalid_i;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire dm_rd_en;
  wire [1:0]empty_fwft_fb_o_i_reg;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gcc0.gc0.count_reg[3] ;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire \gr1.gr1_int.rfwft_n_3 ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_awvalid_i;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire p_8_out;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;

  design_1_axi_vfifo_ctrl_0_0_rd_fwft_180 \gr1.gr1_int.rfwft 
       (.E(p_8_out),
        .Q(Q),
        .aclk(aclk),
        .dm_rd_en(dm_rd_en),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(empty_fwft_fb_o_i_reg),
        .ram_empty_fb_i_reg(out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_i_reg(\gr1.gr1_int.rfwft_n_3 ));
  design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss_181 \grss.rsts 
       (.aclk(aclk),
        .out(out),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg));
  design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr_182 rpntr
       (.D(D),
        .E(p_8_out),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ),
        .aclk(aclk),
        .\gc0.count_d1_reg[3]_0 (\gc0.count_d1_reg[3] ),
        .\gcc0.gc0.count_reg[3] (\gcc0.gc0.count_reg[3] ),
        .\gfwd_mode.m_valid_i_reg (E),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .ram_empty_fb_i_reg(\gr1.gr1_int.rfwft_n_3 ),
        .ram_full_i_reg(ram_full_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_logic_183
   (out,
    empty_fwft_fb_o_i_reg,
    dm_rd_en,
    D,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    p_8_out,
    ram_full_i_reg,
    \gc0.count_d1_reg[3] ,
    m_axi_arvalid,
    ram_empty_fb_i_reg,
    aclk,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    m_axi_arready,
    Q,
    E,
    \gcc0.gc0.count_reg[3] ,
    ram_full_fb_i_reg,
    M_AXI_ARVALID);
  output out;
  output [1:0]empty_fwft_fb_o_i_reg;
  output dm_rd_en;
  output [1:0]D;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  output p_8_out;
  output ram_full_i_reg;
  output [3:0]\gc0.count_d1_reg[3] ;
  output m_axi_arvalid;
  input ram_empty_fb_i_reg;
  input aclk;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input m_axi_arready;
  input [1:0]Q;
  input [0:0]E;
  input [3:0]\gcc0.gc0.count_reg[3] ;
  input ram_full_fb_i_reg;
  input M_AXI_ARVALID;

  wire [1:0]D;
  wire [0:0]E;
  wire M_AXI_ARVALID;
  wire [1:0]Q;
  wire aclk;
  wire dm_rd_en;
  wire [1:0]empty_fwft_fb_o_i_reg;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gcc0.gc0.count_reg[3] ;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire \gr1.gr1_int.rfwft_n_3 ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire p_8_out;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;

  design_1_axi_vfifo_ctrl_0_0_rd_fwft_190 \gr1.gr1_int.rfwft 
       (.E(p_8_out),
        .M_AXI_ARVALID(M_AXI_ARVALID),
        .Q(Q),
        .aclk(aclk),
        .dm_rd_en(dm_rd_en),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(empty_fwft_fb_o_i_reg),
        .ram_empty_fb_i_reg(out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_i_reg(\gr1.gr1_int.rfwft_n_3 ));
  design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss_191 \grss.rsts 
       (.aclk(aclk),
        .out(out),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg));
  design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr_192 rpntr
       (.D(D),
        .E(p_8_out),
        .Q(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ),
        .aclk(aclk),
        .\gc0.count_d1_reg[3]_0 (\gc0.count_d1_reg[3] ),
        .\gcc0.gc0.count_reg[3] (\gcc0.gc0.count_reg[3] ),
        .\gnstage1.q_dly_reg[1][0] (E),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .ram_empty_fb_i_reg(\gr1.gr1_int.rfwft_n_3 ),
        .ram_full_i_reg(ram_full_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized0
   (out,
    ENB_I,
    E,
    p_3_out,
    \gc0.count_d1_reg[7] ,
    v1_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    v1_reg_0,
    S,
    m_axi_wvalid,
    \gcc0.gc0.count_d1_reg[6] ,
    aclk,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    m_axi_wready,
    ENB_dly_D,
    ram_full_fb_i_reg,
    Q,
    m_axi_wvalid_i,
    ram_full_fb_i_reg_0,
    \gcc0.gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_reg[8] );
  output [1:0]out;
  output ENB_I;
  output [0:0]E;
  output p_3_out;
  output [5:0]\gc0.count_d1_reg[7] ;
  output [3:0]v1_reg;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [4:0]v1_reg_0;
  output [0:0]S;
  output m_axi_wvalid;
  input [2:0]\gcc0.gc0.count_d1_reg[6] ;
  input aclk;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input m_axi_wready;
  input ENB_dly_D;
  input ram_full_fb_i_reg;
  input [1:0]Q;
  input m_axi_wvalid_i;
  input ram_full_fb_i_reg_0;
  input [8:0]\gcc0.gc0.count_d1_reg[8] ;
  input [6:0]\gcc0.gc0.count_reg[8] ;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire ENB_I;
  wire ENB_dly_D;
  wire [1:0]Q;
  wire [0:0]S;
  wire aclk;
  wire [4:0]\c2/v1_reg ;
  wire [5:0]\gc0.count_d1_reg[7] ;
  wire [2:0]\gcc0.gc0.count_d1_reg[6] ;
  wire [8:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [6:0]\gcc0.gc0.count_reg[8] ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire m_axi_wvalid_i;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire [1:0]out;
  wire p_2_out;
  wire p_3_out;
  wire ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire rpntr_n_27;
  wire rpntr_n_28;
  wire rpntr_n_29;
  wire rpntr_n_30;
  wire rpntr_n_31;
  wire [3:0]v1_reg;
  wire [4:0]v1_reg_0;

  design_1_axi_vfifo_ctrl_0_0_rd_fwft \gr1.gr1_int.rfwft 
       (.E(E),
        .ENB_I(ENB_I),
        .ENB_dly_D(ENB_dly_D),
        .Q(Q),
        .aclk(aclk),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(out),
        .p_3_out(p_3_out),
        .ram_empty_fb_i_reg(p_2_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_0));
  design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0 \grss.rsts 
       (.E(E),
        .aclk(aclk),
        .\gc0.count_d1_reg[0] (rpntr_n_27),
        .\gc0.count_d1_reg[2] (rpntr_n_28),
        .\gc0.count_d1_reg[4] (rpntr_n_29),
        .\gc0.count_d1_reg[6] (rpntr_n_30),
        .\gc0.count_d1_reg[8] (rpntr_n_31),
        .\gcc0.gc0.count_d1_reg[6] (\gcc0.gc0.count_d1_reg[6] ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(p_2_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .v1_reg({\c2/v1_reg [4],\c2/v1_reg [0]}));
  design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0 rpntr
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .Q(\gc0.count_d1_reg[7] ),
        .S(S),
        .aclk(aclk),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_reg[8] (\gcc0.gc0.count_reg[8] ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .ram_empty_i_reg(rpntr_n_27),
        .ram_empty_i_reg_0(rpntr_n_28),
        .ram_empty_i_reg_1(rpntr_n_29),
        .ram_empty_i_reg_2(rpntr_n_30),
        .ram_empty_i_reg_3(rpntr_n_31),
        .v1_reg(v1_reg),
        .v1_reg_0(v1_reg_0),
        .v1_reg_1({\c2/v1_reg [4],\c2/v1_reg [0]}));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized0_5
   (out,
    \gfwd_mode.storage_data1_reg[31] ,
    E,
    ram_full_i_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \gc0.count_d1_reg[7] ,
    ram_full_i_reg_0,
    p_8_out,
    \gcc0.gc0.count_d1_reg[0] ,
    \gcc0.gc0.count_d1_reg[2] ,
    \gcc0.gc0.count_d1_reg[4] ,
    \gcc0.gc0.count_d1_reg[6] ,
    v1_reg,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    aclk,
    mm2s_to_tdf_tvalid,
    Q,
    \gcc0.gc0.count_d1_reg[8] ,
    \gcc0.gc0.count_reg[8] ,
    mcpf_to_argen_tvalid,
    ram_full_fb_i_reg);
  output out;
  output \gfwd_mode.storage_data1_reg[31] ;
  output [0:0]E;
  output ram_full_i_reg;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [7:0]\gc0.count_d1_reg[7] ;
  output ram_full_i_reg_0;
  output p_8_out;
  input \gcc0.gc0.count_d1_reg[0] ;
  input \gcc0.gc0.count_d1_reg[2] ;
  input \gcc0.gc0.count_d1_reg[4] ;
  input \gcc0.gc0.count_d1_reg[6] ;
  input [3:0]v1_reg;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input aclk;
  input mm2s_to_tdf_tvalid;
  input [1:0]Q;
  input [0:0]\gcc0.gc0.count_d1_reg[8] ;
  input [0:0]\gcc0.gc0.count_reg[8] ;
  input mcpf_to_argen_tvalid;
  input ram_full_fb_i_reg;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire [7:0]\gc0.count_d1_reg[7] ;
  wire \gcc0.gc0.count_d1_reg[0] ;
  wire \gcc0.gc0.count_d1_reg[2] ;
  wire \gcc0.gc0.count_d1_reg[4] ;
  wire \gcc0.gc0.count_d1_reg[6] ;
  wire [0:0]\gcc0.gc0.count_d1_reg[8] ;
  wire [0:0]\gcc0.gc0.count_reg[8] ;
  wire \gfwd_mode.storage_data1_reg[31] ;
  wire mcpf_to_argen_tvalid;
  wire mm2s_to_tdf_tvalid;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire p_8_out;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire rpntr_n_10;
  wire rpntr_n_12;
  wire [3:0]v1_reg;

  design_1_axi_vfifo_ctrl_0_0_rd_fwft_10 \gr1.gr1_int.rfwft 
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_reg[8] (p_8_out),
        .\gfwd_mode.storage_data1_reg[31] (\gfwd_mode.storage_data1_reg[31] ),
        .mm2s_to_tdf_tvalid(mm2s_to_tdf_tvalid),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(out));
  design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0_11 \grss.rsts 
       (.E(p_8_out),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (rpntr_n_12),
        .\gc0.count_reg[8] (rpntr_n_10),
        .\gcc0.gc0.count_d1_reg[0] (\gcc0.gc0.count_d1_reg[0] ),
        .\gcc0.gc0.count_d1_reg[2] (\gcc0.gc0.count_d1_reg[2] ),
        .\gcc0.gc0.count_d1_reg[4] (\gcc0.gc0.count_d1_reg[4] ),
        .\gcc0.gc0.count_d1_reg[6] (\gcc0.gc0.count_d1_reg[6] ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .v1_reg(v1_reg));
  design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0_12 rpntr
       (.E(p_8_out),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .aclk(aclk),
        .\gc0.count_d1_reg[7]_0 (\gc0.count_d1_reg[7] ),
        .\gcc0.gc0.count_d1_reg[8] (\gcc0.gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_reg[8] (\gcc0.gc0.count_reg[8] ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .ram_empty_i_reg(rpntr_n_10),
        .ram_empty_i_reg_0(rpntr_n_12),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized1
   (out,
    Q_reg,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    \gpr1.dout_i_reg[0] ,
    E,
    we_bcnt,
    Q_reg_0,
    ram_empty_fb_i_reg,
    \gpr1.dout_i_reg[0]_0 ,
    \gc0.count_d1_reg[3] ,
    S,
    ram_full_fb_i_reg,
    m_axi_bready,
    aclk,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    awgen_to_mctf_tvalid,
    ram_full_fb_i_reg_0,
    m_axi_bvalid,
    Q,
    mem_init_done,
    mux4_out,
    \goreg_dm.dout_i_reg[0] ,
    Q_reg_1,
    ram_full_fb_i_reg_1,
    \gcc0.gc0.count_d1_reg[5] ,
    \gc0.count_reg[1] ,
    \gcc0.gc0.count_reg[5] );
  output [1:0]out;
  output Q_reg;
  output \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  output \gpr1.dout_i_reg[0] ;
  output [0:0]E;
  output we_bcnt;
  output Q_reg_0;
  output ram_empty_fb_i_reg;
  output [5:0]\gpr1.dout_i_reg[0]_0 ;
  output [3:0]\gc0.count_d1_reg[3] ;
  output [0:0]S;
  output ram_full_fb_i_reg;
  output m_axi_bready;
  input aclk;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input awgen_to_mctf_tvalid;
  input ram_full_fb_i_reg_0;
  input m_axi_bvalid;
  input [1:0]Q;
  input mem_init_done;
  input [0:0]mux4_out;
  input \goreg_dm.dout_i_reg[0] ;
  input Q_reg_1;
  input ram_full_fb_i_reg_1;
  input [5:0]\gcc0.gc0.count_d1_reg[5] ;
  input \gc0.count_reg[1] ;
  input [2:0]\gcc0.gc0.count_reg[5] ;

  wire [0:0]E;
  wire [1:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire [0:0]S;
  wire aclk;
  wire awgen_to_mctf_tvalid;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire \gc0.count_reg[1] ;
  wire [5:0]\gcc0.gc0.count_d1_reg[5] ;
  wire [2:0]\gcc0.gc0.count_reg[5] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \gpr1.dout_i_reg[0] ;
  wire [5:0]\gpr1.dout_i_reg[0]_0 ;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mem_init_done;
  wire [0:0]mux4_out;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire [1:0]out;
  wire p_2_out;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire ram_full_fb_i_reg_1;
  wire rpntr_n_0;
  wire we_bcnt;

  design_1_axi_vfifo_ctrl_0_0_rd_fwft_4 \gr1.gr1_int.rfwft 
       (.E(E),
        .Q(Q),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .Q_reg_1(Q_reg_1),
        .aclk(aclk),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mem_init_done(mem_init_done),
        .mux4_out(mux4_out),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(out),
        .ram_empty_fb_i_reg(p_2_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg_0),
        .we_bcnt(we_bcnt));
  design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized1 \grss.rsts 
       (.aclk(aclk),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] (rpntr_n_0),
        .out(p_2_out));
  design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized1 rpntr
       (.E(E),
        .Q(Q),
        .S(S),
        .aclk(aclk),
        .\gc0.count_d1_reg[3]_0 (\gc0.count_d1_reg[3] ),
        .\gc0.count_reg[1]_0 (\gc0.count_reg[1] ),
        .\gcc0.gc0.count_d1_reg[5] (\gcc0.gc0.count_d1_reg[5] ),
        .\gcc0.gc0.count_reg[5] (\gcc0.gc0.count_reg[5] ),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0]_0 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(p_2_out),
        .ram_empty_fb_i_reg(rpntr_n_0),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg_1));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss
   (out,
    dm_rd_en,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] ,
    aclk,
    comp0,
    p_19_out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    E,
    \gc0.count_reg[2] ,
    Q,
    curr_state_reg,
    \gpregsm1.curr_fwft_state_reg[1] ,
    \gcc0.gc0.count_reg[0] ,
    \gc0.count_d1_reg[0] );
  output out;
  output dm_rd_en;
  output \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] ;
  input aclk;
  input comp0;
  input p_19_out;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input [0:0]E;
  input \gc0.count_reg[2] ;
  input [1:0]Q;
  input curr_state_reg;
  input \gpregsm1.curr_fwft_state_reg[1] ;
  input [0:0]\gcc0.gc0.count_reg[0] ;
  input [0:0]\gc0.count_d1_reg[0] ;

  wire [0:0]E;
  wire [1:0]Q;
  wire aclk;
  wire comp0;
  wire curr_state_reg;
  wire dm_rd_en;
  wire [0:0]\gc0.count_d1_reg[0] ;
  wire \gc0.count_reg[2] ;
  wire [0:0]\gcc0.gc0.count_reg[0] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[3] ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire p_19_out;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  wire ram_empty_fb_i_i_1_n_0;
  (* DONT_TOUCH *) wire ram_empty_i;

  assign out = ram_empty_fb_i;
  LUT6 #(
    .INIT(64'h888A0000FFFF888A)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2 
       (.I0(p_19_out),
        .I1(ram_empty_fb_i),
        .I2(curr_state_reg),
        .I3(\gpregsm1.curr_fwft_state_reg[1] ),
        .I4(\gcc0.gc0.count_reg[0] ),
        .I5(\gc0.count_d1_reg[0] ),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[3] ));
  LUT4 #(
    .INIT(16'h0100)) 
    \gpr1.dout_i[6]_i_1 
       (.I0(ram_empty_fb_i),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(E),
        .O(dm_rd_en));
  LUT6 #(
    .INIT(64'hFFFFFF2AFF2AFF2A)) 
    ram_empty_fb_i_i_1
       (.I0(ram_empty_fb_i),
        .I1(comp0),
        .I2(p_19_out),
        .I3(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .I4(E),
        .I5(\gc0.count_reg[2] ),
        .O(ram_empty_fb_i_i_1_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_empty_fb_i_i_1_n_0),
        .Q(ram_empty_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_empty_fb_i_i_1_n_0),
        .Q(ram_empty_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss_181
   (out,
    ram_empty_fb_i_reg_0,
    aclk);
  output out;
  input ram_empty_fb_i_reg_0;
  input aclk;

  wire aclk;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  wire ram_empty_fb_i_reg_0;
  (* DONT_TOUCH *) wire ram_empty_i;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .Q(ram_empty_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .Q(ram_empty_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss_191
   (out,
    ram_empty_fb_i_reg_0,
    aclk);
  output out;
  input ram_empty_fb_i_reg_0;
  input aclk;

  wire aclk;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  wire ram_empty_fb_i_reg_0;
  (* DONT_TOUCH *) wire ram_empty_i;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .Q(ram_empty_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .Q(ram_empty_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0
   (out,
    \gc0.count_d1_reg[0] ,
    \gc0.count_d1_reg[2] ,
    \gc0.count_d1_reg[4] ,
    \gc0.count_d1_reg[6] ,
    \gc0.count_d1_reg[8] ,
    v1_reg,
    \gcc0.gc0.count_d1_reg[6] ,
    aclk,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    E,
    ram_full_fb_i_reg);
  output out;
  input \gc0.count_d1_reg[0] ;
  input \gc0.count_d1_reg[2] ;
  input \gc0.count_d1_reg[4] ;
  input \gc0.count_d1_reg[6] ;
  input \gc0.count_d1_reg[8] ;
  input [1:0]v1_reg;
  input [2:0]\gcc0.gc0.count_d1_reg[6] ;
  input aclk;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input [0:0]E;
  input ram_full_fb_i_reg;

  wire [0:0]E;
  wire aclk;
  wire c1_n_0;
  wire comp1;
  wire \gc0.count_d1_reg[0] ;
  wire \gc0.count_d1_reg[2] ;
  wire \gc0.count_d1_reg[4] ;
  wire \gc0.count_d1_reg[6] ;
  wire \gc0.count_d1_reg[8] ;
  wire [2:0]\gcc0.gc0.count_d1_reg[6] ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_full_fb_i_reg;
  wire [1:0]v1_reg;

  assign out = ram_empty_fb_i;
  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_1 c1
       (.E(E),
        .comp1(comp1),
        .\gc0.count_d1_reg[0] (\gc0.count_d1_reg[0] ),
        .\gc0.count_d1_reg[2] (\gc0.count_d1_reg[2] ),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gc0.count_d1_reg[6] (\gc0.count_d1_reg[6] ),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(ram_empty_fb_i),
        .ram_empty_i_reg(c1_n_0),
        .ram_full_fb_i_reg(ram_full_fb_i_reg));
  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_2 c2
       (.comp1(comp1),
        .\gcc0.gc0.count_d1_reg[6] (\gcc0.gc0.count_d1_reg[6] ),
        .v1_reg(v1_reg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(c1_n_0),
        .Q(ram_empty_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(c1_n_0),
        .Q(ram_empty_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0_11
   (out,
    \gcc0.gc0.count_d1_reg[0] ,
    \gcc0.gc0.count_d1_reg[2] ,
    \gcc0.gc0.count_d1_reg[4] ,
    \gcc0.gc0.count_d1_reg[6] ,
    \gc0.count_d1_reg[8] ,
    v1_reg,
    \gc0.count_reg[8] ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    aclk,
    E,
    mcpf_to_argen_tvalid,
    ram_full_fb_i_reg);
  output out;
  input \gcc0.gc0.count_d1_reg[0] ;
  input \gcc0.gc0.count_d1_reg[2] ;
  input \gcc0.gc0.count_d1_reg[4] ;
  input \gcc0.gc0.count_d1_reg[6] ;
  input \gc0.count_d1_reg[8] ;
  input [3:0]v1_reg;
  input \gc0.count_reg[8] ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input aclk;
  input [0:0]E;
  input mcpf_to_argen_tvalid;
  input ram_full_fb_i_reg;

  wire [0:0]E;
  wire aclk;
  wire c1_n_0;
  wire comp1;
  wire \gc0.count_d1_reg[8] ;
  wire \gc0.count_reg[8] ;
  wire \gcc0.gc0.count_d1_reg[0] ;
  wire \gcc0.gc0.count_d1_reg[2] ;
  wire \gcc0.gc0.count_d1_reg[4] ;
  wire \gcc0.gc0.count_d1_reg[6] ;
  wire mcpf_to_argen_tvalid;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_full_fb_i_reg;
  wire [3:0]v1_reg;

  assign out = ram_empty_fb_i;
  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_13 c1
       (.E(E),
        .comp1(comp1),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gcc0.gc0.count_d1_reg[0] (\gcc0.gc0.count_d1_reg[0] ),
        .\gcc0.gc0.count_d1_reg[2] (\gcc0.gc0.count_d1_reg[2] ),
        .\gcc0.gc0.count_d1_reg[4] (\gcc0.gc0.count_d1_reg[4] ),
        .\gcc0.gc0.count_d1_reg[6] (\gcc0.gc0.count_d1_reg[6] ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(ram_empty_fb_i),
        .ram_empty_i_reg(c1_n_0),
        .ram_full_fb_i_reg(ram_full_fb_i_reg));
  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_14 c2
       (.comp1(comp1),
        .\gc0.count_reg[8] (\gc0.count_reg[8] ),
        .v1_reg(v1_reg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(c1_n_0),
        .Q(ram_empty_fb_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(c1_n_0),
        .Q(ram_empty_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized1
   (out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ,
    aclk);
  output out;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ;
  input aclk;

  wire aclk;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .Q(ram_empty_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .Q(ram_empty_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo
   (out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ,
    \gcc0.gc0.count_d1_reg[5] ,
    \goreg_dm.dout_i_reg[0] ,
    Q,
    aclk);
  output out;
  output [1:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ;
  output \gcc0.gc0.count_d1_reg[5] ;
  output \goreg_dm.dout_i_reg[0] ;
  input [0:0]Q;
  input aclk;

  wire [0:0]Q;
  wire aclk;
  wire dest_rst;
  wire \gcc0.gc0.count_d1_reg[5] ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \grstd1.grst_full.grst_f.rst_d3_i_1__0_n_0 ;
  wire [1:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d3;
  wire [3:2]sckt_wr_rst_cc;
  wire wr_rst_busy_i;

  assign out = rst_d3;
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gc0.count_d1[5]_i_1 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .O(\gcc0.gc0.count_d1_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \goreg_dm.dout_i[0]_i_2 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .O(\goreg_dm.dout_i_reg[0] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_busy_i),
        .Q(rst_d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d1),
        .Q(rst_d2),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \grstd1.grst_full.grst_f.rst_d3_i_1__0 
       (.I0(rst_d2),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .O(\grstd1.grst_full.grst_f.rst_d3_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_i_1__0_n_0 ),
        .Q(rst_d3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(dest_rst),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .Q(sckt_wr_rst_cc[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(sckt_wr_rst_cc[2]),
        .Q(sckt_wr_rst_cc[3]),
        .R(1'b0));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "5" *) 
  (* INIT = "1" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst 
       (.dest_clk(aclk),
        .dest_rst(dest_rst),
        .src_rst(Q));
  LUT4 #(
    .INIT(16'hFFFE)) 
    wr_rst_busy_i_inferred_i_1__0
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .I2(sckt_wr_rst_cc[3]),
        .I3(sckt_wr_rst_cc[2]),
        .O(wr_rst_busy_i));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0
   (out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ,
    \goreg_bm.dout_i_reg[32] ,
    SR,
    Q,
    aclk,
    \gpregsm1.curr_fwft_state_reg[1] ,
    m_axi_wready);
  output out;
  output [1:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ;
  output [0:0]\goreg_bm.dout_i_reg[32] ;
  output [0:0]SR;
  input [0:0]Q;
  input aclk;
  input [1:0]\gpregsm1.curr_fwft_state_reg[1] ;
  input m_axi_wready;

  wire [0:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire dest_rst;
  wire [0:0]\goreg_bm.dout_i_reg[32] ;
  wire [1:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire \grstd1.grst_full.grst_f.rst_d3_i_1__2_n_0 ;
  wire m_axi_wready;
  wire [1:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2] ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3] ;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d3;
  wire wr_rst_busy_i;

  assign out = rst_d3;
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h10100010)) 
    \goreg_bm.dout_i[32]_i_1 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .I2(\gpregsm1.curr_fwft_state_reg[1] [1]),
        .I3(\gpregsm1.curr_fwft_state_reg[1] [0]),
        .I4(m_axi_wready),
        .O(\goreg_bm.dout_i_reg[32] ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gpregsm1.curr_fwft_state[1]_i_1__2 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .O(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_busy_i),
        .Q(rst_d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d1),
        .Q(rst_d2),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \grstd1.grst_full.grst_f.rst_d3_i_1__2 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I2(rst_d2),
        .O(\grstd1.grst_full.grst_f.rst_d3_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_i_1__2_n_0 ),
        .Q(rst_d3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(dest_rst),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2] ),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3] ),
        .R(1'b0));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "5" *) 
  (* INIT = "1" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6 \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst 
       (.dest_clk(aclk),
        .dest_rst(dest_rst),
        .src_rst(Q));
  LUT4 #(
    .INIT(16'hFFFE)) 
    wr_rst_busy_i_inferred_i_1__2
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2] ),
        .I3(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3] ),
        .O(wr_rst_busy_i));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0__xdcDup__1
   (out,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    Q,
    ENB_I,
    \wr_rst_reg_reg[15] ,
    aclk,
    ENB_dly_D,
    ram_empty_fb_i_reg,
    p_8_out);
  output out;
  output \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  output [1:0]Q;
  output ENB_I;
  input [0:0]\wr_rst_reg_reg[15] ;
  input aclk;
  input ENB_dly_D;
  input ram_empty_fb_i_reg;
  input p_8_out;

  wire ENB_I;
  wire ENB_dly_D;
  wire [1:0]Q;
  wire aclk;
  wire dest_rst;
  wire \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  wire p_8_out;
  wire ram_empty_fb_i_reg;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d3;
  wire [3:2]sckt_wr_rst_cc;
  wire wr_rst_busy_i;
  wire [0:0]\wr_rst_reg_reg[15] ;

  assign out = rst_d3;
  LUT5 #(
    .INIT(32'hAAABAAAA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1 
       (.I0(ENB_dly_D),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(ram_empty_fb_i_reg),
        .I4(p_8_out),
        .O(ENB_I));
  LUT2 #(
    .INIT(4'hE)) 
    \gpregsm1.curr_fwft_state[1]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\grstd1.grst_full.grst_f.rst_d3_reg_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_busy_i),
        .Q(rst_d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d1),
        .Q(rst_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDSE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d2),
        .Q(rst_d3),
        .S(\grstd1.grst_full.grst_f.rst_d3_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(dest_rst),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(sckt_wr_rst_cc[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(sckt_wr_rst_cc[2]),
        .Q(sckt_wr_rst_cc[3]),
        .R(1'b0));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "5" *) 
  (* INIT = "1" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9 \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst 
       (.dest_clk(aclk),
        .dest_rst(dest_rst),
        .src_rst(\wr_rst_reg_reg[15] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    wr_rst_busy_i_inferred_i_1__4
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(sckt_wr_rst_cc[2]),
        .I3(sckt_wr_rst_cc[3]),
        .O(wr_rst_busy_i));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__1
   (out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ,
    ram_full_i_reg,
    \gcc0.gc0.count_d1_reg[3] ,
    \goreg_dm.dout_i_reg[40] ,
    Q,
    aclk,
    ram_full_fb_i_reg,
    p_8_out,
    \gc0.count_d1_reg[2] ,
    \gc0.count_d1_reg[3] ,
    \gpregsm1.curr_fwft_state_reg[1] ,
    m_axi_arready);
  output out;
  output [1:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ;
  output ram_full_i_reg;
  output \gcc0.gc0.count_d1_reg[3] ;
  output [0:0]\goreg_dm.dout_i_reg[40] ;
  input [0:0]Q;
  input aclk;
  input ram_full_fb_i_reg;
  input p_8_out;
  input \gc0.count_d1_reg[2] ;
  input \gc0.count_d1_reg[3] ;
  input [1:0]\gpregsm1.curr_fwft_state_reg[1] ;
  input m_axi_arready;

  wire [0:0]Q;
  wire aclk;
  wire dest_rst;
  wire \gc0.count_d1_reg[2] ;
  wire \gc0.count_d1_reg[3] ;
  wire \gcc0.gc0.count_d1_reg[3] ;
  wire [0:0]\goreg_dm.dout_i_reg[40] ;
  wire [1:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire \grstd1.grst_full.grst_f.rst_d3_i_1__3_n_0 ;
  wire m_axi_arready;
  wire [1:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2] ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3] ;
  wire p_8_out;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d3;
  wire wr_rst_busy_i;

  assign out = rst_d3;
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gc0.count_d1[3]_i_1__1 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .O(\gcc0.gc0.count_d1_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h10100010)) 
    \goreg_dm.dout_i[40]_i_1__0 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .I2(\gpregsm1.curr_fwft_state_reg[1] [1]),
        .I3(\gpregsm1.curr_fwft_state_reg[1] [0]),
        .I4(m_axi_arready),
        .O(\goreg_dm.dout_i_reg[40] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_busy_i),
        .Q(rst_d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d1),
        .Q(rst_d2),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \grstd1.grst_full.grst_f.rst_d3_i_1__3 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I2(rst_d2),
        .O(\grstd1.grst_full.grst_f.rst_d3_i_1__3_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_i_1__3_n_0 ),
        .Q(rst_d3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(dest_rst),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2] ),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3] ),
        .R(1'b0));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "5" *) 
  (* INIT = "1" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7 \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst 
       (.dest_clk(aclk),
        .dest_rst(dest_rst),
        .src_rst(Q));
  LUT6 #(
    .INIT(64'hFFFFFFFFBABAAABA)) 
    ram_full_fb_i_i_1__4
       (.I0(\gcc0.gc0.count_d1_reg[3] ),
        .I1(rst_d3),
        .I2(ram_full_fb_i_reg),
        .I3(p_8_out),
        .I4(\gc0.count_d1_reg[2] ),
        .I5(\gc0.count_d1_reg[3] ),
        .O(ram_full_i_reg));
  LUT4 #(
    .INIT(16'hFFFE)) 
    wr_rst_busy_i_inferred_i_1__3
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2] ),
        .I3(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3] ),
        .O(wr_rst_busy_i));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__2
   (out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ,
    ram_full_i_reg,
    \gcc0.gc0.count_d1_reg[3] ,
    \goreg_dm.dout_i_reg[40] ,
    Q,
    aclk,
    ram_full_fb_i_reg,
    p_8_out,
    \gc0.count_d1_reg[2] ,
    \gc0.count_d1_reg[3] ,
    \gpregsm1.curr_fwft_state_reg[1] ,
    m_axi_awready);
  output out;
  output [1:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ;
  output ram_full_i_reg;
  output \gcc0.gc0.count_d1_reg[3] ;
  output [0:0]\goreg_dm.dout_i_reg[40] ;
  input [0:0]Q;
  input aclk;
  input ram_full_fb_i_reg;
  input p_8_out;
  input \gc0.count_d1_reg[2] ;
  input \gc0.count_d1_reg[3] ;
  input [1:0]\gpregsm1.curr_fwft_state_reg[1] ;
  input m_axi_awready;

  wire [0:0]Q;
  wire aclk;
  wire dest_rst;
  wire \gc0.count_d1_reg[2] ;
  wire \gc0.count_d1_reg[3] ;
  wire \gcc0.gc0.count_d1_reg[3] ;
  wire [0:0]\goreg_dm.dout_i_reg[40] ;
  wire [1:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire \grstd1.grst_full.grst_f.rst_d3_i_1__1_n_0 ;
  wire m_axi_awready;
  wire [1:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ;
  wire p_8_out;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d3;
  wire [3:2]sckt_wr_rst_cc;
  wire wr_rst_busy_i;

  assign out = rst_d3;
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gc0.count_d1[3]_i_1__0 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .O(\gcc0.gc0.count_d1_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h10100010)) 
    \goreg_dm.dout_i[40]_i_1 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .I2(\gpregsm1.curr_fwft_state_reg[1] [1]),
        .I3(\gpregsm1.curr_fwft_state_reg[1] [0]),
        .I4(m_axi_awready),
        .O(\goreg_dm.dout_i_reg[40] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_busy_i),
        .Q(rst_d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d1),
        .Q(rst_d2),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \grstd1.grst_full.grst_f.rst_d3_i_1__1 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I2(rst_d2),
        .O(\grstd1.grst_full.grst_f.rst_d3_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_i_1__1_n_0 ),
        .Q(rst_d3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(dest_rst),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .Q(sckt_wr_rst_cc[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(sckt_wr_rst_cc[2]),
        .Q(sckt_wr_rst_cc[3]),
        .R(1'b0));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "5" *) 
  (* INIT = "1" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__5 \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst 
       (.dest_clk(aclk),
        .dest_rst(dest_rst),
        .src_rst(Q));
  LUT6 #(
    .INIT(64'hFFFFFFFFBABAAABA)) 
    ram_full_fb_i_i_1__2
       (.I0(\gcc0.gc0.count_d1_reg[3] ),
        .I1(rst_d3),
        .I2(ram_full_fb_i_reg),
        .I3(p_8_out),
        .I4(\gc0.count_d1_reg[2] ),
        .I5(\gc0.count_d1_reg[3] ),
        .O(ram_full_i_reg));
  LUT4 #(
    .INIT(16'hFFFE)) 
    wr_rst_busy_i_inferred_i_1__1
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .I2(sckt_wr_rst_cc[2]),
        .I3(sckt_wr_rst_cc[3]),
        .O(wr_rst_busy_i));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__3
   (out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ,
    E,
    \gcc0.gc0.count_d1_reg[3] ,
    Q,
    aclk,
    \gpregsm1.curr_fwft_state_reg[1] ,
    curr_state_reg);
  output out;
  output [1:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ;
  output [0:0]E;
  output \gcc0.gc0.count_d1_reg[3] ;
  input [0:0]Q;
  input aclk;
  input [1:0]\gpregsm1.curr_fwft_state_reg[1] ;
  input curr_state_reg;

  wire [0:0]E;
  wire [0:0]Q;
  wire aclk;
  wire curr_state_reg;
  wire dest_rst;
  wire \gcc0.gc0.count_d1_reg[3] ;
  wire [1:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire \grstd1.grst_full.grst_f.rst_d3_i_1_n_0 ;
  wire [1:0]\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 ;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_d3;
  wire [3:2]sckt_wr_rst_cc;
  wire wr_rst_busy_i;

  assign out = rst_d3;
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gc0.count_d1[3]_i_1 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .O(\gcc0.gc0.count_d1_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h10100010)) 
    \goreg_dm.dout_i[6]_i_1 
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .I2(\gpregsm1.curr_fwft_state_reg[1] [1]),
        .I3(\gpregsm1.curr_fwft_state_reg[1] [0]),
        .I4(curr_state_reg),
        .O(E));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_busy_i),
        .Q(rst_d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(rst_d1),
        .Q(rst_d2),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \grstd1.grst_full.grst_f.rst_d3_i_1 
       (.I0(rst_d2),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .O(\grstd1.grst_full.grst_f.rst_d3_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_i_1_n_0 ),
        .Q(rst_d3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(dest_rst),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .Q(sckt_wr_rst_cc[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(sckt_wr_rst_cc[2]),
        .Q(sckt_wr_rst_cc[3]),
        .R(1'b0));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "5" *) 
  (* INIT = "1" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8 \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst 
       (.dest_clk(aclk),
        .dest_rst(dest_rst),
        .src_rst(Q));
  LUT4 #(
    .INIT(16'hFFFE)) 
    wr_rst_busy_i_inferred_i_1
       (.I0(sckt_wr_rst_cc[2]),
        .I1(sckt_wr_rst_cc[3]),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [0]),
        .I3(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0 [1]),
        .O(wr_rst_busy_i));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_axi_vfifo_ctrl_0_0_rom__parameterized0
   (Q,
    \wr_rst_reg_reg[1] ,
    D,
    aclk);
  output [1:0]Q;
  input [0:0]\wr_rst_reg_reg[1] ;
  input [1:0]D;
  input aclk;

  wire [1:0]D;
  wire [1:0]Q;
  wire aclk;
  wire [0:0]\wr_rst_reg_reg[1] ;

  FDRE \greg_out.QSPO_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(\wr_rst_reg_reg[1] ));
  FDRE \greg_out.QSPO_reg[24] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(\wr_rst_reg_reg[1] ));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_axi_vfifo_ctrl_0_0_rom__parameterized0_128
   (Q,
    \wr_rst_reg_reg[1] ,
    D,
    aclk);
  output [1:0]Q;
  input [0:0]\wr_rst_reg_reg[1] ;
  input [1:0]D;
  input aclk;

  wire [1:0]D;
  wire [1:0]Q;
  wire aclk;
  wire [0:0]\wr_rst_reg_reg[1] ;

  FDRE \greg_out.QSPO_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(\wr_rst_reg_reg[1] ));
  FDRE \greg_out.QSPO_reg[24] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(\wr_rst_reg_reg[1] ));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_axi_vfifo_ctrl_0_0_rom__parameterized2
   (D,
    Q,
    \gfwd_mode.storage_data1_reg[45] ,
    aclk);
  output [0:0]D;
  input [0:0]Q;
  input \gfwd_mode.storage_data1_reg[45] ;
  input aclk;

  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire \gfwd_mode.storage_data1_reg[45] ;

  FDRE \greg_out.QSPO_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[45] ),
        .Q(D),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_axi_vfifo_ctrl_0_0_rom__parameterized2_30
   (D,
    Q,
    \gfwd_mode.storage_data1_reg[0] ,
    aclk,
    \gfwd_mode.storage_data1_reg[0]_0 );
  output [1:0]D;
  input [0:0]Q;
  input \gfwd_mode.storage_data1_reg[0] ;
  input aclk;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;

  wire [1:0]D;
  wire [0:0]Q;
  wire aclk;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;

  FDRE \greg_out.QSPO_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(D[1]),
        .R(Q));
  FDRE \greg_out.QSPO_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 ),
        .Q(D[0]),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_axi_vfifo_ctrl_0_0_rom__parameterized3
   (D,
    Q,
    ADDRA,
    aclk);
  output [0:0]D;
  input [0:0]Q;
  input [0:0]ADDRA;
  input aclk;

  wire [0:0]ADDRA;
  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;

  FDRE \greg_out.QSPO_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(ADDRA),
        .Q(D),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_axi_vfifo_ctrl_0_0_rom__parameterized3_57
   (D,
    \wr_rst_reg_reg[1] ,
    Q,
    aclk);
  output [0:0]D;
  input [0:0]\wr_rst_reg_reg[1] ;
  input [0:0]Q;
  input aclk;

  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]\wr_rst_reg_reg[1] ;

  FDRE \greg_out.QSPO_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q),
        .Q(D),
        .R(\wr_rst_reg_reg[1] ));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_axi_vfifo_ctrl_0_0_rom__parameterized3_83
   (pf_thresh_dly_reg_r,
    Q,
    aclk);
  output pf_thresh_dly_reg_r;
  input [0:0]Q;
  input aclk;

  wire [0:0]Q;
  wire aclk;
  wire pf_thresh_dly_reg_r;

  FDRE \greg_out.QSPO_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(pf_thresh_dly_reg_r),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_axi_vfifo_ctrl_0_0_rom__parameterized5
   (D,
    \wr_rst_reg_reg[1] ,
    \gfwd_mode.storage_data1_reg[0] ,
    aclk);
  output [0:0]D;
  input [0:0]\wr_rst_reg_reg[1] ;
  input \gfwd_mode.storage_data1_reg[0] ;
  input aclk;

  wire [0:0]D;
  wire aclk;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\wr_rst_reg_reg[1] ;

  FDRE \greg_out.QSPO_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(D),
        .R(\wr_rst_reg_reg[1] ));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_axi_vfifo_ctrl_0_0_rom__parameterized5_81
   (D,
    Q,
    \gfwd_mode.storage_data1_reg[0] ,
    aclk,
    \gfwd_mode.storage_data1_reg[0]_0 );
  output [1:0]D;
  input [0:0]Q;
  input \gfwd_mode.storage_data1_reg[0] ;
  input aclk;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;

  wire [1:0]D;
  wire [0:0]Q;
  wire aclk;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;

  FDRE \greg_out.QSPO_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(D[1]),
        .R(Q));
  FDRE \greg_out.QSPO_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0]_0 ),
        .Q(D[0]),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram
   (DOA,
    wr_data_gcnt,
    aclk,
    \gpfs.prog_full_i_reg ,
    DIA,
    ADDRC,
    ADDRD,
    mem_init_done_reg,
    Q_reg);
  output [0:0]DOA;
  output [2:0]wr_data_gcnt;
  input aclk;
  input \gpfs.prog_full_i_reg ;
  input [0:0]DIA;
  input [0:0]ADDRC;
  input [0:0]ADDRD;
  input mem_init_done_reg;
  input Q_reg;

  wire [0:0]ADDRC;
  wire [0:0]ADDRD;
  wire [0:0]DIA;
  wire [0:0]DOA;
  wire Q_reg;
  wire aclk;
  wire \gpfs.prog_full_i_reg ;
  wire mem_init_done_reg;
  wire ram_reg_0_1_0_3_n_0;
  wire ram_reg_0_1_0_3_n_2;
  wire ram_reg_0_1_0_3_n_3;
  wire [2:0]wr_data_gcnt;
  wire [1:0]NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_3
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA({wr_data_gcnt[0],DIA}),
        .DIB(wr_data_gcnt[2:1]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_1_0_3_n_0,DOA}),
        .DOB({ram_reg_0_1_0_3_n_2,ram_reg_0_1_0_3_n_3}),
        .DOC(NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(\gpfs.prog_full_i_reg ));
  LUT4 #(
    .INIT(16'h8A20)) 
    ram_reg_0_1_0_3_i_2
       (.I0(mem_init_done_reg),
        .I1(Q_reg),
        .I2(DOA),
        .I3(ram_reg_0_1_0_3_n_0),
        .O(wr_data_gcnt[0]));
  LUT6 #(
    .INIT(64'hA2AAAAAA08000000)) 
    ram_reg_0_1_0_3_i_4
       (.I0(mem_init_done_reg),
        .I1(ram_reg_0_1_0_3_n_0),
        .I2(Q_reg),
        .I3(DOA),
        .I4(ram_reg_0_1_0_3_n_3),
        .I5(ram_reg_0_1_0_3_n_2),
        .O(wr_data_gcnt[2]));
  LUT5 #(
    .INIT(32'hA2AA0800)) 
    ram_reg_0_1_0_3_i_5
       (.I0(mem_init_done_reg),
        .I1(DOA),
        .I2(Q_reg),
        .I3(ram_reg_0_1_0_3_n_0),
        .I4(ram_reg_0_1_0_3_n_3),
        .O(wr_data_gcnt[1]));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram_155
   (DOA,
    DIB,
    aclk,
    we_mm2s_valid,
    Q,
    mem_init_done_reg,
    reset_addr);
  output [1:0]DOA;
  output [1:0]DIB;
  input aclk;
  input we_mm2s_valid;
  input [0:0]Q;
  input mem_init_done_reg;
  input reset_addr;

  wire [1:0]DIB;
  wire [1:0]DOA;
  wire [0:0]Q;
  wire aclk;
  wire mem_init_done_reg;
  wire ram_reg_0_1_0_3_i_2__0_n_0;
  wire ram_reg_0_1_0_3_n_2;
  wire ram_reg_0_1_0_3_n_3;
  wire reset_addr;
  wire we_mm2s_valid;
  wire wr_addr_mm2s_cnt;
  wire [0:0]wr_data_mm2s_cnt;
  wire [1:0]NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_3
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,Q}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,Q}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,Q}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_addr_mm2s_cnt}),
        .DIA({ram_reg_0_1_0_3_i_2__0_n_0,wr_data_mm2s_cnt}),
        .DIB(DIB),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(DOA),
        .DOB({ram_reg_0_1_0_3_n_2,ram_reg_0_1_0_3_n_3}),
        .DOC(NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_mm2s_valid));
  LUT3 #(
    .INIT(8'h60)) 
    ram_reg_0_1_0_3_i_2__0
       (.I0(DOA[1]),
        .I1(DOA[0]),
        .I2(mem_init_done_reg),
        .O(ram_reg_0_1_0_3_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_3_i_3__0
       (.I0(mem_init_done_reg),
        .I1(DOA[0]),
        .O(wr_data_mm2s_cnt));
  LUT5 #(
    .INIT(32'h7F800000)) 
    ram_reg_0_1_0_3_i_4__0
       (.I0(DOA[1]),
        .I1(DOA[0]),
        .I2(ram_reg_0_1_0_3_n_3),
        .I3(ram_reg_0_1_0_3_n_2),
        .I4(mem_init_done_reg),
        .O(DIB[1]));
  LUT4 #(
    .INIT(16'h2A80)) 
    ram_reg_0_1_0_3_i_5__0
       (.I0(mem_init_done_reg),
        .I1(DOA[0]),
        .I2(DOA[1]),
        .I3(ram_reg_0_1_0_3_n_3),
        .O(DIB[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_3_i_6__0
       (.I0(Q),
        .I1(mem_init_done_reg),
        .I2(reset_addr),
        .O(wr_addr_mm2s_cnt));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram_156
   (Q_reg,
    aclk,
    \gpfs.prog_full_i_reg ,
    wr_data_gcnt,
    Q,
    ADDRD,
    DIB,
    mm2s_trans_last_arb,
    DOA,
    mem_init_done_reg);
  output Q_reg;
  input aclk;
  input \gpfs.prog_full_i_reg ;
  input [3:0]wr_data_gcnt;
  input [0:0]Q;
  input [0:0]ADDRD;
  input [1:0]DIB;
  input mm2s_trans_last_arb;
  input [1:0]DOA;
  input mem_init_done_reg;

  wire [0:0]ADDRD;
  wire [1:0]DIB;
  wire [1:0]DOA;
  wire [0:0]Q;
  wire Q_i_4_n_0;
  wire Q_reg;
  wire aclk;
  wire \gpfs.prog_full_i_reg ;
  wire mem_init_done_reg;
  wire mm2s_trans_last_arb;
  wire [3:0]rd_data_mm2s_gcnt;
  wire [3:0]wr_data_gcnt;
  wire [1:0]NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED;

  LUT5 #(
    .INIT(32'hF6FFFFF6)) 
    Q_i_2
       (.I0(DIB[1]),
        .I1(rd_data_mm2s_gcnt[3]),
        .I2(Q_i_4_n_0),
        .I3(rd_data_mm2s_gcnt[2]),
        .I4(DIB[0]),
        .O(Q_reg));
  LUT6 #(
    .INIT(64'hFD7FFFFFDFF7DDDD)) 
    Q_i_4
       (.I0(mm2s_trans_last_arb),
        .I1(rd_data_mm2s_gcnt[0]),
        .I2(DOA[1]),
        .I3(DOA[0]),
        .I4(mem_init_done_reg),
        .I5(rd_data_mm2s_gcnt[1]),
        .O(Q_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_3
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,Q}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,Q}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,Q}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(wr_data_gcnt[1:0]),
        .DIB(wr_data_gcnt[3:2]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_mm2s_gcnt[1:0]),
        .DOB(rd_data_mm2s_gcnt[3:2]),
        .DOC(NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(\gpfs.prog_full_i_reg ));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0
   (DI,
    sdpo_int,
    S,
    \gfwd_mode.storage_data1_reg[65] ,
    WR_DATA,
    \gfwd_mode.storage_data1_reg[66] ,
    \gfwd_mode.storage_data1_reg[66]_0 ,
    \gfwd_mode.storage_data1_reg[66]_1 ,
    \gfwd_mode.storage_data1_reg[66]_2 ,
    D_0,
    rom_rd_addr_int_1,
    \gfwd_mode.storage_data1_reg[66]_3 ,
    \gfwd_mode.storage_data1_reg[66]_4 ,
    D,
    ram_init_done_i_reg_rep,
    \init_addr_reg[0] ,
    CO,
    s_axis_tvalid_wr_in_i,
    O,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    \gfwd_mode.storage_data1_reg[0]_3 ,
    \gfwd_mode.storage_data1_reg[0]_4 ,
    ADDRD,
    storage_data1,
    \gfwd_mode.storage_data1_reg[0]_5 ,
    aclk,
    we_int);
  output [1:0]DI;
  output [31:0]sdpo_int;
  output [3:0]S;
  output [0:0]\gfwd_mode.storage_data1_reg[65] ;
  output [29:0]WR_DATA;
  output [2:0]\gfwd_mode.storage_data1_reg[66] ;
  output [3:0]\gfwd_mode.storage_data1_reg[66]_0 ;
  output [3:0]\gfwd_mode.storage_data1_reg[66]_1 ;
  output [3:0]\gfwd_mode.storage_data1_reg[66]_2 ;
  output [0:0]D_0;
  output rom_rd_addr_int_1;
  output [0:0]\gfwd_mode.storage_data1_reg[66]_3 ;
  output [2:0]\gfwd_mode.storage_data1_reg[66]_4 ;
  input [0:0]D;
  input ram_init_done_i_reg_rep;
  input \init_addr_reg[0] ;
  input [0:0]CO;
  input s_axis_tvalid_wr_in_i;
  input [3:0]O;
  input [3:0]\gfwd_mode.storage_data1_reg[0] ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  input [0:0]ADDRD;
  input [0:0]storage_data1;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  input aclk;
  input we_int;

  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire [0:0]D;
  wire [1:0]DI;
  wire [0:0]D_0;
  wire [3:0]O;
  wire [3:0]S;
  wire [29:0]WR_DATA;
  wire aclk;
  wire \gfwd_mode.storage_data1[65]_i_2_n_0 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[65] ;
  wire [2:0]\gfwd_mode.storage_data1_reg[66] ;
  wire [3:0]\gfwd_mode.storage_data1_reg[66]_0 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[66]_1 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[66]_2 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[66]_3 ;
  wire [2:0]\gfwd_mode.storage_data1_reg[66]_4 ;
  wire \init_addr_reg[0] ;
  wire ram_init_done_i_reg_rep;
  wire rom_rd_addr_int_1;
  wire s_axis_tvalid_wr_in_i;
  wire [31:0]sdpo_int;
  wire [0:0]storage_data1;
  wire we_int;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \gfwd_mode.storage_data1[65]_i_1 
       (.I0(sdpo_int[4]),
        .I1(sdpo_int[3]),
        .I2(sdpo_int[2]),
        .I3(sdpo_int[5]),
        .I4(sdpo_int[6]),
        .I5(\gfwd_mode.storage_data1[65]_i_2_n_0 ),
        .O(\gfwd_mode.storage_data1_reg[65] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \gfwd_mode.storage_data1[65]_i_2 
       (.I0(sdpo_int[10]),
        .I1(sdpo_int[11]),
        .I2(sdpo_int[7]),
        .I3(sdpo_int[8]),
        .I4(sdpo_int[9]),
        .O(\gfwd_mode.storage_data1[65]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFB0BF808)) 
    \gin_reg.wr_pntr_pf_dly[9]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(ADDRD),
        .I4(sdpo_int[24]),
        .O(D_0));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__0_i_1
       (.I0(sdpo_int[16]),
        .I1(\init_addr_reg[0] ),
        .I2(ram_init_done_i_reg_rep),
        .I3(D),
        .I4(sdpo_int[17]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h8A80)) 
    pntr_rchd_end_addr0_carry__0_i_2__3
       (.I0(sdpo_int[15]),
        .I1(D),
        .I2(ram_init_done_i_reg_rep),
        .I3(\init_addr_reg[0] ),
        .O(DI[0]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__0_i_3
       (.I0(sdpo_int[16]),
        .I1(sdpo_int[17]),
        .I2(D),
        .I3(ram_init_done_i_reg_rep),
        .I4(\init_addr_reg[0] ),
        .O(\gfwd_mode.storage_data1_reg[66]_2 [3]));
  LUT5 #(
    .INIT(32'h28222888)) 
    pntr_rchd_end_addr0_carry__0_i_4
       (.I0(sdpo_int[14]),
        .I1(sdpo_int[15]),
        .I2(D),
        .I3(ram_init_done_i_reg_rep),
        .I4(\init_addr_reg[0] ),
        .O(\gfwd_mode.storage_data1_reg[66]_2 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry__0_i_5
       (.I0(sdpo_int[12]),
        .I1(sdpo_int[13]),
        .O(\gfwd_mode.storage_data1_reg[66]_2 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry__0_i_6
       (.I0(sdpo_int[10]),
        .I1(sdpo_int[11]),
        .O(\gfwd_mode.storage_data1_reg[66]_2 [0]));
  LUT5 #(
    .INIT(32'hFFFF02A2)) 
    pntr_rchd_end_addr0_carry__1_i_1
       (.I0(sdpo_int[24]),
        .I1(\init_addr_reg[0] ),
        .I2(ram_init_done_i_reg_rep),
        .I3(D),
        .I4(sdpo_int[25]),
        .O(\gfwd_mode.storage_data1_reg[66]_1 [3]));
  LUT5 #(
    .INIT(32'hE0EEE000)) 
    pntr_rchd_end_addr0_carry__1_i_2
       (.I0(sdpo_int[22]),
        .I1(sdpo_int[23]),
        .I2(D),
        .I3(ram_init_done_i_reg_rep),
        .I4(\init_addr_reg[0] ),
        .O(\gfwd_mode.storage_data1_reg[66]_1 [2]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__1_i_3
       (.I0(sdpo_int[20]),
        .I1(\init_addr_reg[0] ),
        .I2(ram_init_done_i_reg_rep),
        .I3(D),
        .I4(sdpo_int[21]),
        .O(\gfwd_mode.storage_data1_reg[66]_1 [1]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__1_i_4
       (.I0(sdpo_int[18]),
        .I1(\init_addr_reg[0] ),
        .I2(ram_init_done_i_reg_rep),
        .I3(D),
        .I4(sdpo_int[19]),
        .O(\gfwd_mode.storage_data1_reg[66]_1 [0]));
  LUT5 #(
    .INIT(32'h00009A95)) 
    pntr_rchd_end_addr0_carry__1_i_5
       (.I0(sdpo_int[24]),
        .I1(D),
        .I2(ram_init_done_i_reg_rep),
        .I3(\init_addr_reg[0] ),
        .I4(sdpo_int[25]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__1_i_6
       (.I0(sdpo_int[22]),
        .I1(sdpo_int[23]),
        .I2(D),
        .I3(ram_init_done_i_reg_rep),
        .I4(\init_addr_reg[0] ),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__1_i_7
       (.I0(sdpo_int[20]),
        .I1(sdpo_int[21]),
        .I2(D),
        .I3(ram_init_done_i_reg_rep),
        .I4(\init_addr_reg[0] ),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__1_i_8
       (.I0(sdpo_int[18]),
        .I1(sdpo_int[19]),
        .I2(D),
        .I3(ram_init_done_i_reg_rep),
        .I4(\init_addr_reg[0] ),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry__2_i_1
       (.I0(sdpo_int[30]),
        .I1(sdpo_int[31]),
        .O(\gfwd_mode.storage_data1_reg[66]_4 [2]));
  LUT2 #(
    .INIT(4'hE)) 
    pntr_rchd_end_addr0_carry__2_i_2
       (.I0(sdpo_int[28]),
        .I1(sdpo_int[29]),
        .O(\gfwd_mode.storage_data1_reg[66]_4 [1]));
  LUT2 #(
    .INIT(4'hE)) 
    pntr_rchd_end_addr0_carry__2_i_3
       (.I0(sdpo_int[26]),
        .I1(sdpo_int[27]),
        .O(\gfwd_mode.storage_data1_reg[66]_4 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    pntr_rchd_end_addr0_carry__2_i_4
       (.I0(sdpo_int[31]),
        .I1(sdpo_int[30]),
        .O(\gfwd_mode.storage_data1_reg[66] [2]));
  LUT2 #(
    .INIT(4'h1)) 
    pntr_rchd_end_addr0_carry__2_i_5
       (.I0(sdpo_int[28]),
        .I1(sdpo_int[29]),
        .O(\gfwd_mode.storage_data1_reg[66] [1]));
  LUT2 #(
    .INIT(4'h1)) 
    pntr_rchd_end_addr0_carry__2_i_6
       (.I0(sdpo_int[26]),
        .I1(sdpo_int[27]),
        .O(\gfwd_mode.storage_data1_reg[66] [0]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_1
       (.I0(sdpo_int[2]),
        .I1(sdpo_int[3]),
        .O(\gfwd_mode.storage_data1_reg[66]_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_2
       (.I0(sdpo_int[8]),
        .I1(sdpo_int[9]),
        .O(\gfwd_mode.storage_data1_reg[66]_0 [3]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_3
       (.I0(sdpo_int[6]),
        .I1(sdpo_int[7]),
        .O(\gfwd_mode.storage_data1_reg[66]_0 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_4
       (.I0(sdpo_int[4]),
        .I1(sdpo_int[5]),
        .O(\gfwd_mode.storage_data1_reg[66]_0 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    pntr_rchd_end_addr0_carry_i_5__3
       (.I0(sdpo_int[3]),
        .I1(sdpo_int[2]),
        .O(\gfwd_mode.storage_data1_reg[66]_0 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_0_i_3
       (.I0(storage_data1),
        .I1(ram_init_done_i_reg_rep),
        .I2(\init_addr_reg[0] ),
        .O(rom_rd_addr_int_1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA({1'b0,1'b0}),
        .DIB(WR_DATA[1:0]),
        .DIC(WR_DATA[3:2]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[1:0]),
        .DOB(sdpo_int[3:2]),
        .DOC(sdpo_int[5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_0_5_i_2__2
       (.I0(sdpo_int[3]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(O[0]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[1]));
  LUT4 #(
    .INIT(16'h1200)) 
    ram_reg_0_1_0_5_i_3__1
       (.I0(sdpo_int[2]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_init_done_i_reg_rep),
        .O(WR_DATA[0]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_0_5_i_4__2
       (.I0(sdpo_int[5]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(O[2]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[3]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_0_5_i_5__2
       (.I0(sdpo_int[4]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(O[1]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[2]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_17
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[11:10]),
        .DIB(WR_DATA[13:12]),
        .DIC(WR_DATA[15:14]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[13:12]),
        .DOB(sdpo_int[15:14]),
        .DOC(sdpo_int[17:16]),
        .DOD(NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_12_17_i_1__0
       (.I0(sdpo_int[13]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[11]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_12_17_i_2__0
       (.I0(sdpo_int[12]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[10]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_12_17_i_3__0
       (.I0(sdpo_int[15]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [0]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[13]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_12_17_i_4__0
       (.I0(sdpo_int[14]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[12]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_12_17_i_5__0
       (.I0(sdpo_int[17]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [2]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[15]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_12_17_i_6__0
       (.I0(sdpo_int[16]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [1]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[14]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_18_23
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[17:16]),
        .DIB(WR_DATA[19:18]),
        .DIC(WR_DATA[21:20]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[19:18]),
        .DOB(sdpo_int[21:20]),
        .DOC(sdpo_int[23:22]),
        .DOD(NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_18_23_i_1__0
       (.I0(sdpo_int[19]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [0]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[17]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_18_23_i_2__0
       (.I0(sdpo_int[18]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [3]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[16]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_18_23_i_3__0
       (.I0(sdpo_int[21]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [2]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[19]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_18_23_i_4__0
       (.I0(sdpo_int[20]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [1]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[18]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_18_23_i_5__0
       (.I0(sdpo_int[23]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_3 [0]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[21]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_18_23_i_6__0
       (.I0(sdpo_int[22]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [3]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[20]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_24_29
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[23:22]),
        .DIB(WR_DATA[25:24]),
        .DIC(WR_DATA[27:26]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[25:24]),
        .DOB(sdpo_int[27:26]),
        .DOC(sdpo_int[29:28]),
        .DOD(NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_24_29_i_1__0
       (.I0(sdpo_int[25]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_3 [2]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[23]));
  LUT6 #(
    .INIT(64'hFBF80B08FFFF0000)) 
    ram_reg_0_1_24_29_i_2
       (.I0(\gfwd_mode.storage_data1_reg[0]_3 [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[24]),
        .I4(ADDRD),
        .I5(ram_init_done_i_reg_rep),
        .O(WR_DATA[22]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_24_29_i_3__0
       (.I0(sdpo_int[27]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [0]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[25]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_24_29_i_4__0
       (.I0(sdpo_int[26]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_3 [3]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[24]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_24_29_i_5__0
       (.I0(sdpo_int[29]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [2]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[27]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_24_29_i_6__0
       (.I0(sdpo_int[28]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [1]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[26]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_30_31
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[29:28]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[31:30]),
        .DOB(NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'hFBF8FFFF)) 
    ram_reg_0_1_30_31_i_1
       (.I0(\gfwd_mode.storage_data1_reg[0]_5 ),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[31]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[29]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_30_31_i_2__0
       (.I0(sdpo_int[30]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [3]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[28]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[5:4]),
        .DIB(WR_DATA[7:6]),
        .DIC(WR_DATA[9:8]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[7:6]),
        .DOB(sdpo_int[9:8]),
        .DOC(sdpo_int[11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_6_11_i_1__2
       (.I0(sdpo_int[7]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0] [0]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[5]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_6_11_i_2__2
       (.I0(sdpo_int[6]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(O[3]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[4]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_6_11_i_3__2
       (.I0(sdpo_int[9]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0] [2]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[7]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_6_11_i_4__2
       (.I0(sdpo_int[8]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0] [1]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[6]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_6_11_i_5__2
       (.I0(sdpo_int[11]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[9]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_6_11_i_6__2
       (.I0(sdpo_int[10]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0] [3]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[8]));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_111
   (ADDRD,
    \gstage1.q_dly_reg[31] ,
    D,
    ram_init_done_i_reg_rep,
    \init_addr_reg[0] ,
    aclk,
    we_int,
    WR_DATA,
    storage_data1);
  output [0:0]ADDRD;
  output [31:0]\gstage1.q_dly_reg[31] ;
  input [0:0]D;
  input ram_init_done_i_reg_rep;
  input \init_addr_reg[0] ;
  input aclk;
  input we_int;
  input [29:0]WR_DATA;
  input [0:0]storage_data1;

  wire [0:0]ADDRD;
  wire [0:0]D;
  wire [29:0]WR_DATA;
  wire aclk;
  wire [31:0]\gstage1.q_dly_reg[31] ;
  wire \init_addr_reg[0] ;
  wire ram_init_done_i_reg_rep;
  wire [0:0]storage_data1;
  wire we_int;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA({1'b0,1'b0}),
        .DIB(WR_DATA[1:0]),
        .DIC(WR_DATA[3:2]),
        .DID({1'b0,1'b0}),
        .DOA(\gstage1.q_dly_reg[31] [1:0]),
        .DOB(\gstage1.q_dly_reg[31] [3:2]),
        .DOC(\gstage1.q_dly_reg[31] [5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_5_i_6
       (.I0(D),
        .I1(ram_init_done_i_reg_rep),
        .I2(\init_addr_reg[0] ),
        .O(ADDRD));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_17
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[11:10]),
        .DIB(WR_DATA[13:12]),
        .DIC(WR_DATA[15:14]),
        .DID({1'b0,1'b0}),
        .DOA(\gstage1.q_dly_reg[31] [13:12]),
        .DOB(\gstage1.q_dly_reg[31] [15:14]),
        .DOC(\gstage1.q_dly_reg[31] [17:16]),
        .DOD(NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_18_23
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[17:16]),
        .DIB(WR_DATA[19:18]),
        .DIC(WR_DATA[21:20]),
        .DID({1'b0,1'b0}),
        .DOA(\gstage1.q_dly_reg[31] [19:18]),
        .DOB(\gstage1.q_dly_reg[31] [21:20]),
        .DOC(\gstage1.q_dly_reg[31] [23:22]),
        .DOD(NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_24_29
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[23:22]),
        .DIB(WR_DATA[25:24]),
        .DIC(WR_DATA[27:26]),
        .DID({1'b0,1'b0}),
        .DOA(\gstage1.q_dly_reg[31] [25:24]),
        .DOB(\gstage1.q_dly_reg[31] [27:26]),
        .DOC(\gstage1.q_dly_reg[31] [29:28]),
        .DOD(NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_30_31
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[29:28]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\gstage1.q_dly_reg[31] [31:30]),
        .DOB(NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[5:4]),
        .DIB(WR_DATA[7:6]),
        .DIC(WR_DATA[9:8]),
        .DID({1'b0,1'b0}),
        .DOA(\gstage1.q_dly_reg[31] [7:6]),
        .DOB(\gstage1.q_dly_reg[31] [9:8]),
        .DOC(\gstage1.q_dly_reg[31] [11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_134
   (DI,
    sdpo_int,
    S,
    WR_DATA,
    \gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[7]_0 ,
    \gstage1.q_dly_reg[7]_1 ,
    \gstage1.q_dly_reg[7]_2 ,
    \gstage1.q_dly_reg[7]_3 ,
    \gstage1.q_dly_reg[7]_4 ,
    \gstage1.q_dly_reg[7]_5 ,
    D,
    ram_init_done_i_reg_rep,
    \init_addr_reg[0] ,
    CO,
    s_axis_tvalid_wr_in_i,
    O,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    \gfwd_mode.storage_data1_reg[0]_3 ,
    \gfwd_mode.storage_data1_reg[0]_4 ,
    aclk,
    we_int,
    rom_rd_addr_int,
    \gfwd_mode.m_valid_i_reg );
  output [1:0]DI;
  output [29:0]sdpo_int;
  output [3:0]S;
  output [16:0]WR_DATA;
  output [2:0]\gstage1.q_dly_reg[7] ;
  output [3:0]\gstage1.q_dly_reg[7]_0 ;
  output [3:0]\gstage1.q_dly_reg[7]_1 ;
  output [3:0]\gstage1.q_dly_reg[7]_2 ;
  output [0:0]\gstage1.q_dly_reg[7]_3 ;
  output [2:0]\gstage1.q_dly_reg[7]_4 ;
  output [4:0]\gstage1.q_dly_reg[7]_5 ;
  input [0:0]D;
  input ram_init_done_i_reg_rep;
  input \init_addr_reg[0] ;
  input [0:0]CO;
  input s_axis_tvalid_wr_in_i;
  input [3:0]O;
  input [3:0]\gfwd_mode.storage_data1_reg[0] ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input [2:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  input aclk;
  input we_int;
  input rom_rd_addr_int;
  input [1:0]\gfwd_mode.m_valid_i_reg ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [1:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire [16:0]WR_DATA;
  wire aclk;
  wire [1:0]\gfwd_mode.m_valid_i_reg ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire [2:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  wire [2:0]\gstage1.q_dly_reg[7] ;
  wire [3:0]\gstage1.q_dly_reg[7]_0 ;
  wire [3:0]\gstage1.q_dly_reg[7]_1 ;
  wire [3:0]\gstage1.q_dly_reg[7]_2 ;
  wire [0:0]\gstage1.q_dly_reg[7]_3 ;
  wire [2:0]\gstage1.q_dly_reg[7]_4 ;
  wire [4:0]\gstage1.q_dly_reg[7]_5 ;
  wire \init_addr_reg[0] ;
  wire ram_init_done_i_reg_rep;
  wire ram_reg_0_1_0_5_i_1__2_n_0;
  wire ram_reg_0_1_0_5_i_2__3_n_0;
  wire ram_reg_0_1_0_5_i_3__0_n_0;
  wire ram_reg_0_1_0_5_i_4__3_n_0;
  wire ram_reg_0_1_0_5_n_0;
  wire ram_reg_0_1_0_5_n_1;
  wire ram_reg_0_1_30_31_i_2__1_n_0;
  wire ram_reg_0_1_6_11_i_1__3_n_0;
  wire ram_reg_0_1_6_11_i_2__3_n_0;
  wire ram_reg_0_1_6_11_i_3__3_n_0;
  wire ram_reg_0_1_6_11_i_4__3_n_0;
  wire ram_reg_0_1_6_11_i_5__3_n_0;
  wire ram_reg_0_1_6_11_i_6__3_n_0;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;
  wire [29:0]sdpo_int;
  wire we_int;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[3]_i_1 
       (.I0(O[0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[1]),
        .O(\gstage1.q_dly_reg[7]_5 [0]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[4]_i_1 
       (.I0(O[1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[2]),
        .O(\gstage1.q_dly_reg[7]_5 [1]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[5]_i_1 
       (.I0(O[2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[3]),
        .O(\gstage1.q_dly_reg[7]_5 [2]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[6]_i_1 
       (.I0(O[3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[4]),
        .O(\gstage1.q_dly_reg[7]_5 [3]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \gstage1.q_dly[7]_i_1 
       (.I0(\gfwd_mode.storage_data1_reg[0] [0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[5]),
        .O(\gstage1.q_dly_reg[7]_5 [4]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__0_i_1__0
       (.I0(sdpo_int[14]),
        .I1(\init_addr_reg[0] ),
        .I2(ram_init_done_i_reg_rep),
        .I3(D),
        .I4(sdpo_int[15]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h8A80)) 
    pntr_rchd_end_addr0_carry__0_i_2__4
       (.I0(sdpo_int[13]),
        .I1(D),
        .I2(ram_init_done_i_reg_rep),
        .I3(\init_addr_reg[0] ),
        .O(DI[0]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__0_i_3__0
       (.I0(sdpo_int[14]),
        .I1(sdpo_int[15]),
        .I2(D),
        .I3(ram_init_done_i_reg_rep),
        .I4(\init_addr_reg[0] ),
        .O(\gstage1.q_dly_reg[7]_2 [3]));
  LUT5 #(
    .INIT(32'h28222888)) 
    pntr_rchd_end_addr0_carry__0_i_4__0
       (.I0(sdpo_int[12]),
        .I1(sdpo_int[13]),
        .I2(D),
        .I3(ram_init_done_i_reg_rep),
        .I4(\init_addr_reg[0] ),
        .O(\gstage1.q_dly_reg[7]_2 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry__0_i_5__0
       (.I0(sdpo_int[10]),
        .I1(sdpo_int[11]),
        .O(\gstage1.q_dly_reg[7]_2 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry__0_i_6__0
       (.I0(sdpo_int[8]),
        .I1(sdpo_int[9]),
        .O(\gstage1.q_dly_reg[7]_2 [0]));
  LUT5 #(
    .INIT(32'hFFFF02A2)) 
    pntr_rchd_end_addr0_carry__1_i_1__0
       (.I0(sdpo_int[22]),
        .I1(\init_addr_reg[0] ),
        .I2(ram_init_done_i_reg_rep),
        .I3(D),
        .I4(sdpo_int[23]),
        .O(\gstage1.q_dly_reg[7]_1 [3]));
  LUT5 #(
    .INIT(32'hE0EEE000)) 
    pntr_rchd_end_addr0_carry__1_i_2__0
       (.I0(sdpo_int[20]),
        .I1(sdpo_int[21]),
        .I2(D),
        .I3(ram_init_done_i_reg_rep),
        .I4(\init_addr_reg[0] ),
        .O(\gstage1.q_dly_reg[7]_1 [2]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__1_i_3__0
       (.I0(sdpo_int[18]),
        .I1(\init_addr_reg[0] ),
        .I2(ram_init_done_i_reg_rep),
        .I3(D),
        .I4(sdpo_int[19]),
        .O(\gstage1.q_dly_reg[7]_1 [1]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__1_i_4__0
       (.I0(sdpo_int[16]),
        .I1(\init_addr_reg[0] ),
        .I2(ram_init_done_i_reg_rep),
        .I3(D),
        .I4(sdpo_int[17]),
        .O(\gstage1.q_dly_reg[7]_1 [0]));
  LUT5 #(
    .INIT(32'h00009A95)) 
    pntr_rchd_end_addr0_carry__1_i_5__0
       (.I0(sdpo_int[22]),
        .I1(D),
        .I2(ram_init_done_i_reg_rep),
        .I3(\init_addr_reg[0] ),
        .I4(sdpo_int[23]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__1_i_6__0
       (.I0(sdpo_int[20]),
        .I1(sdpo_int[21]),
        .I2(D),
        .I3(ram_init_done_i_reg_rep),
        .I4(\init_addr_reg[0] ),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__1_i_7__0
       (.I0(sdpo_int[18]),
        .I1(sdpo_int[19]),
        .I2(D),
        .I3(ram_init_done_i_reg_rep),
        .I4(\init_addr_reg[0] ),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__1_i_8__0
       (.I0(sdpo_int[16]),
        .I1(sdpo_int[17]),
        .I2(D),
        .I3(ram_init_done_i_reg_rep),
        .I4(\init_addr_reg[0] ),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry__2_i_1__0
       (.I0(sdpo_int[28]),
        .I1(sdpo_int[29]),
        .O(\gstage1.q_dly_reg[7]_4 [2]));
  LUT2 #(
    .INIT(4'hE)) 
    pntr_rchd_end_addr0_carry__2_i_2__0
       (.I0(sdpo_int[26]),
        .I1(sdpo_int[27]),
        .O(\gstage1.q_dly_reg[7]_4 [1]));
  LUT2 #(
    .INIT(4'hE)) 
    pntr_rchd_end_addr0_carry__2_i_3__0
       (.I0(sdpo_int[24]),
        .I1(sdpo_int[25]),
        .O(\gstage1.q_dly_reg[7]_4 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    pntr_rchd_end_addr0_carry__2_i_4__0
       (.I0(sdpo_int[29]),
        .I1(sdpo_int[28]),
        .O(\gstage1.q_dly_reg[7] [2]));
  LUT2 #(
    .INIT(4'h1)) 
    pntr_rchd_end_addr0_carry__2_i_5__0
       (.I0(sdpo_int[26]),
        .I1(sdpo_int[27]),
        .O(\gstage1.q_dly_reg[7] [1]));
  LUT2 #(
    .INIT(4'h1)) 
    pntr_rchd_end_addr0_carry__2_i_6__0
       (.I0(sdpo_int[24]),
        .I1(sdpo_int[25]),
        .O(\gstage1.q_dly_reg[7] [0]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_1__0
       (.I0(sdpo_int[0]),
        .I1(sdpo_int[1]),
        .O(\gstage1.q_dly_reg[7]_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_2__0
       (.I0(sdpo_int[6]),
        .I1(sdpo_int[7]),
        .O(\gstage1.q_dly_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_3__0
       (.I0(sdpo_int[4]),
        .I1(sdpo_int[5]),
        .O(\gstage1.q_dly_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_4__0
       (.I0(sdpo_int[2]),
        .I1(sdpo_int[3]),
        .O(\gstage1.q_dly_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    pntr_rchd_end_addr0_carry_i_5__4
       (.I0(sdpo_int[1]),
        .I1(sdpo_int[0]),
        .O(\gstage1.q_dly_reg[7]_0 [0]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA({1'b0,1'b0}),
        .DIB({ram_reg_0_1_0_5_i_1__2_n_0,ram_reg_0_1_0_5_i_2__3_n_0}),
        .DIC({ram_reg_0_1_0_5_i_3__0_n_0,ram_reg_0_1_0_5_i_4__3_n_0}),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_1_0_5_n_0,ram_reg_0_1_0_5_n_1}),
        .DOB(sdpo_int[1:0]),
        .DOC(sdpo_int[3:2]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_0_5_i_1__2
       (.I0(sdpo_int[1]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(O[0]),
        .I4(ram_init_done_i_reg_rep),
        .O(ram_reg_0_1_0_5_i_1__2_n_0));
  LUT4 #(
    .INIT(16'h1200)) 
    ram_reg_0_1_0_5_i_2__3
       (.I0(sdpo_int[0]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(ram_init_done_i_reg_rep),
        .O(ram_reg_0_1_0_5_i_2__3_n_0));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_0_5_i_3__0
       (.I0(sdpo_int[3]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(O[2]),
        .I4(ram_init_done_i_reg_rep),
        .O(ram_reg_0_1_0_5_i_3__0_n_0));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_0_5_i_4__3
       (.I0(sdpo_int[2]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(O[1]),
        .I4(ram_init_done_i_reg_rep),
        .O(ram_reg_0_1_0_5_i_4__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_17
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[1:0]),
        .DIB(WR_DATA[3:2]),
        .DIC(WR_DATA[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[11:10]),
        .DOB(sdpo_int[13:12]),
        .DOC(sdpo_int[15:14]),
        .DOD(NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_12_17_i_1__1
       (.I0(sdpo_int[11]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [2]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[1]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_12_17_i_2__1
       (.I0(sdpo_int[10]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [1]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[0]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_12_17_i_3__1
       (.I0(sdpo_int[13]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [0]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[3]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_12_17_i_4__1
       (.I0(sdpo_int[12]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [3]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[2]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_12_17_i_5__1
       (.I0(sdpo_int[15]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [2]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[5]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_12_17_i_6__1
       (.I0(sdpo_int[14]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [1]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[4]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_18_23
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[7:6]),
        .DIB(WR_DATA[9:8]),
        .DIC(WR_DATA[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[17:16]),
        .DOB(sdpo_int[19:18]),
        .DOC(sdpo_int[21:20]),
        .DOD(NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_18_23_i_1__1
       (.I0(sdpo_int[17]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [0]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[7]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_18_23_i_2__1
       (.I0(sdpo_int[16]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_1 [3]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[6]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_18_23_i_3__1
       (.I0(sdpo_int[19]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [2]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[9]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_18_23_i_4__1
       (.I0(sdpo_int[18]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [1]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[8]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_18_23_i_5__1
       (.I0(sdpo_int[21]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_3 [0]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[11]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_18_23_i_6__1
       (.I0(sdpo_int[20]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_2 [3]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[10]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_24_29
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA({WR_DATA[12],\gfwd_mode.m_valid_i_reg [0]}),
        .DIB(WR_DATA[14:13]),
        .DIC(WR_DATA[16:15]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[23:22]),
        .DOB(sdpo_int[25:24]),
        .DOC(sdpo_int[27:26]),
        .DOD(NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_24_29_i_1__1
       (.I0(sdpo_int[23]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_3 [1]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[12]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_24_29_i_3__1
       (.I0(sdpo_int[25]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [0]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[14]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_24_29_i_4__1
       (.I0(sdpo_int[24]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_3 [2]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[13]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_24_29_i_5__1
       (.I0(sdpo_int[27]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [2]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[16]));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_24_29_i_6__1
       (.I0(sdpo_int[26]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [1]),
        .I4(ram_init_done_i_reg_rep),
        .O(WR_DATA[15]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_30_31
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA({\gfwd_mode.m_valid_i_reg [1],ram_reg_0_1_30_31_i_2__1_n_0}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[29:28]),
        .DOB(NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_30_31_i_2__1
       (.I0(sdpo_int[28]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_4 [3]),
        .I4(ram_init_done_i_reg_rep),
        .O(ram_reg_0_1_30_31_i_2__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,D}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA({ram_reg_0_1_6_11_i_1__3_n_0,ram_reg_0_1_6_11_i_2__3_n_0}),
        .DIB({ram_reg_0_1_6_11_i_3__3_n_0,ram_reg_0_1_6_11_i_4__3_n_0}),
        .DIC({ram_reg_0_1_6_11_i_5__3_n_0,ram_reg_0_1_6_11_i_6__3_n_0}),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[5:4]),
        .DOB(sdpo_int[7:6]),
        .DOC(sdpo_int[9:8]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_6_11_i_1__3
       (.I0(sdpo_int[5]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0] [0]),
        .I4(ram_init_done_i_reg_rep),
        .O(ram_reg_0_1_6_11_i_1__3_n_0));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_6_11_i_2__3
       (.I0(sdpo_int[4]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(O[3]),
        .I4(ram_init_done_i_reg_rep),
        .O(ram_reg_0_1_6_11_i_2__3_n_0));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_6_11_i_3__3
       (.I0(sdpo_int[7]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0] [2]),
        .I4(ram_init_done_i_reg_rep),
        .O(ram_reg_0_1_6_11_i_3__3_n_0));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_6_11_i_4__3
       (.I0(sdpo_int[6]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0] [1]),
        .I4(ram_init_done_i_reg_rep),
        .O(ram_reg_0_1_6_11_i_4__3_n_0));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_6_11_i_5__3
       (.I0(sdpo_int[9]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0]_0 [0]),
        .I4(ram_init_done_i_reg_rep),
        .O(ram_reg_0_1_6_11_i_5__3_n_0));
  LUT5 #(
    .INIT(32'h32020000)) 
    ram_reg_0_1_6_11_i_6__3
       (.I0(sdpo_int[8]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(\gfwd_mode.storage_data1_reg[0] [3]),
        .I4(ram_init_done_i_reg_rep),
        .O(ram_reg_0_1_6_11_i_6__3_n_0));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_135
   (\gin_reg.rd_pntr_pf_dly_reg[12] ,
    aclk,
    we_int,
    WR_DATA,
    \gfwd_mode.storage_data1_reg[0] ,
    rom_rd_addr_int);
  output [12:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  input aclk;
  input we_int;
  input [17:0]WR_DATA;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input rom_rd_addr_int;

  wire [17:0]WR_DATA;
  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [12:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  wire ram_reg_0_1_12_17_n_0;
  wire ram_reg_0_1_12_17_n_1;
  wire ram_reg_0_1_12_17_n_3;
  wire ram_reg_0_1_24_29_n_4;
  wire ram_reg_0_1_24_29_n_5;
  wire rom_rd_addr_int;
  wire we_int;
  wire [1:0]NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_17
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[1:0]),
        .DIB(WR_DATA[3:2]),
        .DIC(WR_DATA[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_1_12_17_n_0,ram_reg_0_1_12_17_n_1}),
        .DOB({\gin_reg.rd_pntr_pf_dly_reg[12] [0],ram_reg_0_1_12_17_n_3}),
        .DOC(\gin_reg.rd_pntr_pf_dly_reg[12] [2:1]),
        .DOD(NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_18_23
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[7:6]),
        .DIB(WR_DATA[9:8]),
        .DIC(WR_DATA[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\gin_reg.rd_pntr_pf_dly_reg[12] [4:3]),
        .DOB(\gin_reg.rd_pntr_pf_dly_reg[12] [6:5]),
        .DOC(\gin_reg.rd_pntr_pf_dly_reg[12] [8:7]),
        .DOD(NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_24_29
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[13:12]),
        .DIB(WR_DATA[15:14]),
        .DIC(WR_DATA[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(\gin_reg.rd_pntr_pf_dly_reg[12] [10:9]),
        .DOB(\gin_reg.rd_pntr_pf_dly_reg[12] [12:11]),
        .DOC({ram_reg_0_1_24_29_n_4,ram_reg_0_1_24_29_n_5}),
        .DOD(NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_168
   (\gpr1.dout_i_reg[37] ,
    I147,
    mem_init_done_reg,
    \gstage1.q_dly_reg[14] ,
    PAYLOAD_FROM_MTF,
    reset_addr,
    S,
    \gstage1.q_dly_reg[13] ,
    aclk,
    we_ar_txn,
    WR_DATA);
  output [28:0]\gpr1.dout_i_reg[37] ;
  output [31:0]I147;
  input mem_init_done_reg;
  input [0:0]\gstage1.q_dly_reg[14] ;
  input [0:0]PAYLOAD_FROM_MTF;
  input reset_addr;
  input [3:0]S;
  input [3:0]\gstage1.q_dly_reg[13] ;
  input aclk;
  input we_ar_txn;
  input [28:0]WR_DATA;

  wire [31:0]I147;
  wire [0:0]PAYLOAD_FROM_MTF;
  wire [3:0]S;
  wire [28:0]WR_DATA;
  wire aclk;
  wire [22:22]ar_address_inc;
  wire [28:0]\gpr1.dout_i_reg[37] ;
  wire [3:0]\gstage1.q_dly_reg[13] ;
  wire [0:0]\gstage1.q_dly_reg[14] ;
  wire mem_init_done_reg;
  wire ram_reg_0_1_0_5_i_7__5_n_0;
  wire ram_reg_0_1_0_5_i_7__5_n_1;
  wire ram_reg_0_1_0_5_i_7__5_n_2;
  wire ram_reg_0_1_0_5_i_7__5_n_3;
  wire ram_reg_0_1_12_17_i_7_n_0;
  wire ram_reg_0_1_12_17_i_7_n_1;
  wire ram_reg_0_1_12_17_i_7_n_2;
  wire ram_reg_0_1_12_17_i_7_n_3;
  wire ram_reg_0_1_18_23_i_7_n_0;
  wire ram_reg_0_1_18_23_i_7_n_1;
  wire ram_reg_0_1_18_23_i_7_n_2;
  wire ram_reg_0_1_18_23_i_7_n_3;
  wire ram_reg_0_1_18_23_i_8_n_0;
  wire ram_reg_0_1_18_23_i_8_n_1;
  wire ram_reg_0_1_18_23_i_8_n_2;
  wire ram_reg_0_1_18_23_i_8_n_3;
  wire ram_reg_0_1_24_29_i_2__1_n_0;
  wire ram_reg_0_1_24_29_i_7_n_0;
  wire ram_reg_0_1_24_29_i_7_n_1;
  wire ram_reg_0_1_24_29_i_7_n_2;
  wire ram_reg_0_1_24_29_i_7_n_3;
  wire ram_reg_0_1_30_31_i_3_n_3;
  wire ram_reg_0_1_6_11_i_7__3_n_0;
  wire ram_reg_0_1_6_11_i_7__3_n_1;
  wire ram_reg_0_1_6_11_i_7__3_n_2;
  wire ram_reg_0_1_6_11_i_7__3_n_3;
  wire ram_reg_0_1_6_11_i_8_n_0;
  wire ram_reg_0_1_6_11_i_8_n_1;
  wire ram_reg_0_1_6_11_i_8_n_2;
  wire ram_reg_0_1_6_11_i_8_n_3;
  wire reset_addr;
  wire rom_rd_addr_i;
  wire we_ar_txn;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_1_30_31_i_3_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_1_30_31_i_3_O_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_i}),
        .DIA({1'b0,1'b0}),
        .DIB(WR_DATA[1:0]),
        .DIC(WR_DATA[3:2]),
        .DID({1'b0,1'b0}),
        .DOA(I147[1:0]),
        .DOB(I147[3:2]),
        .DOC(I147[5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_ar_txn));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_5_i_6__0
       (.I0(PAYLOAD_FROM_MTF),
        .I1(mem_init_done_reg),
        .I2(reset_addr),
        .O(rom_rd_addr_i));
  CARRY4 ram_reg_0_1_0_5_i_7__5
       (.CI(1'b0),
        .CO({ram_reg_0_1_0_5_i_7__5_n_0,ram_reg_0_1_0_5_i_7__5_n_1,ram_reg_0_1_0_5_i_7__5_n_2,ram_reg_0_1_0_5_i_7__5_n_3}),
        .CYINIT(1'b1),
        .DI(I147[5:2]),
        .O(\gpr1.dout_i_reg[37] [3:0]),
        .S(S));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_17
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_i}),
        .DIA(WR_DATA[11:10]),
        .DIB(WR_DATA[13:12]),
        .DIC(WR_DATA[15:14]),
        .DID({1'b0,1'b0}),
        .DOA(I147[13:12]),
        .DOB(I147[15:14]),
        .DOC(I147[17:16]),
        .DOD(NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_ar_txn));
  CARRY4 ram_reg_0_1_12_17_i_7
       (.CI(ram_reg_0_1_6_11_i_8_n_0),
        .CO({ram_reg_0_1_12_17_i_7_n_0,ram_reg_0_1_12_17_i_7_n_1,ram_reg_0_1_12_17_i_7_n_2,ram_reg_0_1_12_17_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gpr1.dout_i_reg[37] [15:12]),
        .S(I147[17:14]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_18_23
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_i}),
        .DIA(WR_DATA[17:16]),
        .DIB(WR_DATA[19:18]),
        .DIC(WR_DATA[21:20]),
        .DID({1'b0,1'b0}),
        .DOA(I147[19:18]),
        .DOB(I147[21:20]),
        .DOC(I147[23:22]),
        .DOD(NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_ar_txn));
  CARRY4 ram_reg_0_1_18_23_i_7
       (.CI(ram_reg_0_1_12_17_i_7_n_0),
        .CO({ram_reg_0_1_18_23_i_7_n_0,ram_reg_0_1_18_23_i_7_n_1,ram_reg_0_1_18_23_i_7_n_2,ram_reg_0_1_18_23_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gpr1.dout_i_reg[37] [19:16]),
        .S(I147[21:18]));
  CARRY4 ram_reg_0_1_18_23_i_8
       (.CI(ram_reg_0_1_18_23_i_7_n_0),
        .CO({ram_reg_0_1_18_23_i_8_n_0,ram_reg_0_1_18_23_i_8_n_1,ram_reg_0_1_18_23_i_8_n_2,ram_reg_0_1_18_23_i_8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gpr1.dout_i_reg[37] [22],ar_address_inc,\gpr1.dout_i_reg[37] [21:20]}),
        .S(I147[25:22]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_24_29
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_i}),
        .DIA({WR_DATA[22],ram_reg_0_1_24_29_i_2__1_n_0}),
        .DIB(WR_DATA[24:23]),
        .DIC(WR_DATA[26:25]),
        .DID({1'b0,1'b0}),
        .DOA(I147[25:24]),
        .DOB(I147[27:26]),
        .DOC(I147[29:28]),
        .DOD(NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_ar_txn));
  LUT5 #(
    .INIT(32'hFB3BC808)) 
    ram_reg_0_1_24_29_i_2__1
       (.I0(ar_address_inc),
        .I1(mem_init_done_reg),
        .I2(\gstage1.q_dly_reg[14] ),
        .I3(PAYLOAD_FROM_MTF),
        .I4(reset_addr),
        .O(ram_reg_0_1_24_29_i_2__1_n_0));
  CARRY4 ram_reg_0_1_24_29_i_7
       (.CI(ram_reg_0_1_18_23_i_8_n_0),
        .CO({ram_reg_0_1_24_29_i_7_n_0,ram_reg_0_1_24_29_i_7_n_1,ram_reg_0_1_24_29_i_7_n_2,ram_reg_0_1_24_29_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gpr1.dout_i_reg[37] [26:23]),
        .S(I147[29:26]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_30_31
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_i}),
        .DIA(WR_DATA[28:27]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(I147[31:30]),
        .DOB(NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_ar_txn));
  CARRY4 ram_reg_0_1_30_31_i_3
       (.CI(ram_reg_0_1_24_29_i_7_n_0),
        .CO({NLW_ram_reg_0_1_30_31_i_3_CO_UNCONNECTED[3:1],ram_reg_0_1_30_31_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_1_30_31_i_3_O_UNCONNECTED[3:2],\gpr1.dout_i_reg[37] [28:27]}),
        .S({1'b0,1'b0,I147[31:30]}));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,PAYLOAD_FROM_MTF}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_i}),
        .DIA(WR_DATA[5:4]),
        .DIB(WR_DATA[7:6]),
        .DIC(WR_DATA[9:8]),
        .DID({1'b0,1'b0}),
        .DOA(I147[7:6]),
        .DOB(I147[9:8]),
        .DOC(I147[11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_ar_txn));
  CARRY4 ram_reg_0_1_6_11_i_7__3
       (.CI(ram_reg_0_1_0_5_i_7__5_n_0),
        .CO({ram_reg_0_1_6_11_i_7__3_n_0,ram_reg_0_1_6_11_i_7__3_n_1,ram_reg_0_1_6_11_i_7__3_n_2,ram_reg_0_1_6_11_i_7__3_n_3}),
        .CYINIT(1'b0),
        .DI(I147[9:6]),
        .O(\gpr1.dout_i_reg[37] [7:4]),
        .S(\gstage1.q_dly_reg[13] ));
  CARRY4 ram_reg_0_1_6_11_i_8
       (.CI(ram_reg_0_1_6_11_i_7__3_n_0),
        .CO({ram_reg_0_1_6_11_i_8_n_0,ram_reg_0_1_6_11_i_8_n_1,ram_reg_0_1_6_11_i_8_n_2,ram_reg_0_1_6_11_i_8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gpr1.dout_i_reg[37] [11:8]),
        .S(I147[13:10]));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1
   (pntr_roll_over_reg,
    roll_over_int,
    aclk,
    we_int,
    ADDRD,
    ADDRA,
    ram_init_done_i,
    CO);
  output pntr_roll_over_reg;
  output roll_over_int;
  input aclk;
  input we_int;
  input [0:0]ADDRD;
  input [0:0]ADDRA;
  input ram_init_done_i;
  input [0:0]CO;

  wire [0:0]ADDRA;
  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire aclk;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire roll_over_int;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(ADDRD),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(roll_over_int),
        .DPO(pntr_roll_over_reg),
        .DPRA0(ADDRA),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
  LUT3 #(
    .INIT(8'h28)) 
    ram_reg_0_1_0_0_i_1__1
       (.I0(ram_init_done_i),
        .I1(pntr_roll_over_reg),
        .I2(CO),
        .O(roll_over_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_109
   (roll_over_int,
    pntr_roll_over,
    aclk,
    we_int,
    ADDRD,
    D,
    ram_init_done_i_reg_rep,
    CO);
  output roll_over_int;
  output pntr_roll_over;
  input aclk;
  input we_int;
  input [0:0]ADDRD;
  input [0:0]D;
  input ram_init_done_i_reg_rep;
  input [0:0]CO;

  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire [0:0]D;
  wire aclk;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i_reg_rep;
  wire roll_over_int;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \gin_reg.wr_pntr_roll_over_dly_i_1 
       (.I0(CO),
        .I1(pntr_roll_over_reg),
        .O(pntr_roll_over));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(ADDRD),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(roll_over_int),
        .DPO(pntr_roll_over_reg),
        .DPRA0(D),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
  LUT3 #(
    .INIT(8'h28)) 
    ram_reg_0_1_0_0_i_1
       (.I0(ram_init_done_i_reg_rep),
        .I1(pntr_roll_over_reg),
        .I2(CO),
        .O(roll_over_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_110
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    aclk,
    roll_over_int,
    we_int,
    ADDRD,
    storage_data1);
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  input aclk;
  input roll_over_int;
  input we_int;
  input [0:0]ADDRD;
  input [0:0]storage_data1;

  wire [0:0]ADDRD;
  wire aclk;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire roll_over_int;
  wire [0:0]storage_data1;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(ADDRD),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(roll_over_int),
        .DPO(\gin_reg.rd_pntr_roll_over_dly_reg ),
        .DPRA0(storage_data1),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_132
   (roll_over_int,
    pntr_roll_over,
    aclk,
    we_int,
    rom_rd_addr_int,
    D,
    ram_init_done_i_reg_rep,
    CO);
  output roll_over_int;
  output pntr_roll_over;
  input aclk;
  input we_int;
  input rom_rd_addr_int;
  input [0:0]D;
  input ram_init_done_i_reg_rep;
  input [0:0]CO;

  wire [0:0]CO;
  wire [0:0]D;
  wire aclk;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i_reg_rep;
  wire roll_over_int;
  wire rom_rd_addr_int;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \gin_reg.wr_pntr_roll_over_dly_i_1__0 
       (.I0(CO),
        .I1(pntr_roll_over_reg),
        .O(pntr_roll_over));
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(rom_rd_addr_int),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(roll_over_int),
        .DPO(pntr_roll_over_reg),
        .DPRA0(D),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
  LUT3 #(
    .INIT(8'h28)) 
    ram_reg_0_1_0_0_i_1__0
       (.I0(ram_init_done_i_reg_rep),
        .I1(pntr_roll_over_reg),
        .I2(CO),
        .O(roll_over_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_133
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    aclk,
    roll_over_int,
    we_int,
    rom_rd_addr_int,
    \gfwd_mode.storage_data1_reg[0] );
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  input aclk;
  input roll_over_int;
  input we_int;
  input rom_rd_addr_int;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;

  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire roll_over_int;
  wire rom_rd_addr_int;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(rom_rd_addr_int),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(roll_over_int),
        .DPO(\gin_reg.rd_pntr_roll_over_dly_reg ),
        .DPRA0(\gfwd_mode.storage_data1_reg[0] ),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_16
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    aclk,
    roll_over_int,
    we_int,
    ADDRD,
    \gfwd_mode.storage_data1_reg[0] );
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  input aclk;
  input roll_over_int;
  input we_int;
  input [0:0]ADDRD;
  input \gfwd_mode.storage_data1_reg[0] ;

  wire [0:0]ADDRD;
  wire aclk;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire roll_over_int;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(ADDRD),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(roll_over_int),
        .DPO(\gin_reg.rd_pntr_roll_over_dly_reg ),
        .DPRA0(\gfwd_mode.storage_data1_reg[0] ),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_32
   (pntr_roll_over_reg,
    roll_over_int,
    aclk,
    we_int,
    rom_rd_addr_int,
    storage_data1,
    ram_init_done_i,
    CO);
  output pntr_roll_over_reg;
  output roll_over_int;
  input aclk;
  input we_int;
  input rom_rd_addr_int;
  input [0:0]storage_data1;
  input ram_init_done_i;
  input [0:0]CO;

  wire [0:0]CO;
  wire aclk;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire roll_over_int;
  wire rom_rd_addr_int;
  wire [0:0]storage_data1;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(rom_rd_addr_int),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(roll_over_int),
        .DPO(pntr_roll_over_reg),
        .DPRA0(storage_data1),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
  LUT3 #(
    .INIT(8'h28)) 
    ram_reg_0_1_0_0_i_1__2
       (.I0(ram_init_done_i),
        .I1(pntr_roll_over_reg),
        .I2(CO),
        .O(roll_over_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_33
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    aclk,
    roll_over_int,
    we_int,
    rom_rd_addr_int,
    ADDRA);
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  input aclk;
  input roll_over_int;
  input we_int;
  input rom_rd_addr_int;
  input [0:0]ADDRA;

  wire [0:0]ADDRA;
  wire aclk;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire roll_over_int;
  wire rom_rd_addr_int;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(rom_rd_addr_int),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(roll_over_int),
        .DPO(\gin_reg.rd_pntr_roll_over_dly_reg ),
        .DPRA0(ADDRA),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_59
   (pntr_roll_over_reg,
    roll_over_int,
    aclk,
    we_int,
    \gfwd_mode.storage_data1_reg[0] ,
    storage_data1,
    ram_init_done_i,
    CO);
  output pntr_roll_over_reg;
  output roll_over_int;
  input aclk;
  input we_int;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input [0:0]storage_data1;
  input ram_init_done_i;
  input [0:0]CO;

  wire [0:0]CO;
  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire roll_over_int;
  wire [0:0]storage_data1;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(\gfwd_mode.storage_data1_reg[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(roll_over_int),
        .DPO(pntr_roll_over_reg),
        .DPRA0(storage_data1),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
  LUT3 #(
    .INIT(8'h28)) 
    ram_reg_0_1_0_0_i_1__3
       (.I0(ram_init_done_i),
        .I1(pntr_roll_over_reg),
        .I2(CO),
        .O(roll_over_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_60
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    aclk,
    roll_over_int,
    we_int,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 );
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  input aclk;
  input roll_over_int;
  input we_int;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input \gfwd_mode.storage_data1_reg[0]_0 ;

  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire roll_over_int;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(\gfwd_mode.storage_data1_reg[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(roll_over_int),
        .DPO(\gin_reg.rd_pntr_roll_over_dly_reg ),
        .DPRA0(\gfwd_mode.storage_data1_reg[0]_0 ),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_87
   (pntr_roll_over_reg,
    roll_over_int,
    aclk,
    we_int,
    rom_rd_addr_int,
    storage_data1,
    ram_init_done_i,
    CO);
  output pntr_roll_over_reg;
  output roll_over_int;
  input aclk;
  input we_int;
  input rom_rd_addr_int;
  input [0:0]storage_data1;
  input ram_init_done_i;
  input [0:0]CO;

  wire [0:0]CO;
  wire aclk;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire roll_over_int;
  wire rom_rd_addr_int;
  wire [0:0]storage_data1;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(rom_rd_addr_int),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(roll_over_int),
        .DPO(pntr_roll_over_reg),
        .DPRA0(storage_data1),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
  LUT3 #(
    .INIT(8'h28)) 
    ram_reg_0_1_0_0_i_1__4
       (.I0(ram_init_done_i),
        .I1(pntr_roll_over_reg),
        .I2(CO),
        .O(roll_over_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_88
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    aclk,
    roll_over_int,
    we_int,
    rom_rd_addr_int,
    \gfwd_mode.storage_data1_reg[0] );
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  input aclk;
  input roll_over_int;
  input we_int;
  input rom_rd_addr_int;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;

  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire roll_over_int;
  wire rom_rd_addr_int;
  wire we_int;
  wire NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_1_0_0
       (.A0(rom_rd_addr_int),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(roll_over_int),
        .DPO(\gin_reg.rd_pntr_roll_over_dly_reg ),
        .DPRA0(\gfwd_mode.storage_data1_reg[0] ),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2
   (WR_DATA,
    sdpo_int,
    p_0_in1_in,
    S,
    DI,
    \gin_reg.wr_pntr_roll_over_dly_reg ,
    pntr_roll_over,
    \gin_reg.wr_pntr_roll_over_dly_reg_0 ,
    s_axis_tvalid_wr_in_i,
    CO,
    ram_init_done_i,
    \gfwd_mode.storage_data1_reg[45] ,
    \gfwd_mode.storage_data1_reg[45]_0 ,
    rom_rd_addr_i,
    ADDRA,
    pntr_roll_over_reg,
    aclk,
    we_int,
    ADDRD,
    \gfwd_mode.m_valid_i_reg );
  output [14:0]WR_DATA;
  output [15:0]sdpo_int;
  output [14:0]p_0_in1_in;
  output [3:0]S;
  output [3:0]DI;
  output [1:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  output pntr_roll_over;
  output [3:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  input s_axis_tvalid_wr_in_i;
  input [0:0]CO;
  input ram_init_done_i;
  input \gfwd_mode.storage_data1_reg[45] ;
  input [0:0]\gfwd_mode.storage_data1_reg[45]_0 ;
  input rom_rd_addr_i;
  input [0:0]ADDRA;
  input pntr_roll_over_reg;
  input aclk;
  input we_int;
  input [0:0]ADDRD;
  input [0:0]\gfwd_mode.m_valid_i_reg ;

  wire [0:0]ADDRA;
  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]S;
  wire [14:0]WR_DATA;
  wire aclk;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[45] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[45]_0 ;
  wire [1:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  wire [3:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  wire [14:0]p_0_in1_in;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire ram_reg_0_1_0_5_i_10_n_0;
  wire ram_reg_0_1_0_5_i_11_n_0;
  wire ram_reg_0_1_0_5_i_12_n_0;
  wire ram_reg_0_1_0_5_i_13_n_0;
  wire ram_reg_0_1_0_5_i_14_n_0;
  wire ram_reg_0_1_0_5_i_15_n_0;
  wire ram_reg_0_1_0_5_i_16_n_0;
  wire ram_reg_0_1_0_5_i_17_n_0;
  wire ram_reg_0_1_0_5_i_7_n_0;
  wire ram_reg_0_1_0_5_i_7_n_1;
  wire ram_reg_0_1_0_5_i_7_n_2;
  wire ram_reg_0_1_0_5_i_7_n_3;
  wire ram_reg_0_1_0_5_i_8_n_0;
  wire ram_reg_0_1_0_5_i_8_n_1;
  wire ram_reg_0_1_0_5_i_8_n_2;
  wire ram_reg_0_1_0_5_i_8_n_3;
  wire ram_reg_0_1_6_11_i_10_n_0;
  wire ram_reg_0_1_6_11_i_11_n_0;
  wire ram_reg_0_1_6_11_i_7_n_0;
  wire ram_reg_0_1_6_11_i_7_n_1;
  wire ram_reg_0_1_6_11_i_7_n_2;
  wire ram_reg_0_1_6_11_i_7_n_3;
  wire ram_reg_0_1_6_11_i_8__0_n_0;
  wire ram_reg_0_1_6_11_i_9_n_0;
  wire rom_rd_addr_i;
  wire s_axis_tvalid_wr_in_i;
  wire [15:0]sdpo_int;
  wire we_int;
  wire wr_data_int_i_1_n_2;
  wire wr_data_int_i_1_n_3;
  wire wr_data_int_i_3_n_0;
  wire wr_data_int_i_4_n_0;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;
  wire [3:2]NLW_wr_data_int_i_1_CO_UNCONNECTED;
  wire [3:3]NLW_wr_data_int_i_1_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \gin_reg.wr_pntr_roll_over_dly_i_1__1 
       (.I0(CO),
        .I1(pntr_roll_over_reg),
        .O(pntr_roll_over));
  LUT5 #(
    .INIT(32'hBABF0000)) 
    pntr_rchd_end_addr0_carry__0_i_1__1
       (.I0(sdpo_int[14]),
        .I1(ADDRA),
        .I2(ram_init_done_i),
        .I3(rom_rd_addr_i),
        .I4(sdpo_int[15]),
        .O(DI[3]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__0_i_2
       (.I0(sdpo_int[12]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(ADDRA),
        .I4(sdpo_int[13]),
        .O(DI[2]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__0_i_3__1
       (.I0(sdpo_int[10]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(ADDRA),
        .I4(sdpo_int[11]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__0_i_4__1
       (.I0(sdpo_int[8]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(ADDRA),
        .I4(sdpo_int[9]),
        .O(DI[0]));
  LUT5 #(
    .INIT(32'h42444222)) 
    pntr_rchd_end_addr0_carry__0_i_5__1
       (.I0(sdpo_int[14]),
        .I1(sdpo_int[15]),
        .I2(ADDRA),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 [3]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__0_i_6__1
       (.I0(sdpo_int[12]),
        .I1(sdpo_int[13]),
        .I2(ADDRA),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 [2]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__0_i_7
       (.I0(sdpo_int[10]),
        .I1(sdpo_int[11]),
        .I2(ADDRA),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 [1]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__0_i_8
       (.I0(sdpo_int[8]),
        .I1(sdpo_int[9]),
        .I2(ADDRA),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 [0]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry_i_1__1
       (.I0(sdpo_int[6]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(ADDRA),
        .I4(sdpo_int[7]),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg [1]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_2__1
       (.I0(sdpo_int[0]),
        .I1(sdpo_int[1]),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg [0]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry_i_3__1
       (.I0(sdpo_int[6]),
        .I1(sdpo_int[7]),
        .I2(ADDRA),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_4__1
       (.I0(sdpo_int[4]),
        .I1(sdpo_int[5]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_5
       (.I0(sdpo_int[2]),
        .I1(sdpo_int[3]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h2)) 
    pntr_rchd_end_addr0_carry_i_6
       (.I0(sdpo_int[1]),
        .I1(sdpo_int[0]),
        .O(S[0]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[1:0]),
        .DIB(WR_DATA[3:2]),
        .DIC(WR_DATA[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[1:0]),
        .DOB(sdpo_int[3:2]),
        .DOC(sdpo_int[5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_10
       (.I0(sdpo_int[4]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_10_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_11
       (.I0(sdpo_int[3]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_11_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_12
       (.I0(sdpo_int[2]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_12_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_13
       (.I0(sdpo_int[1]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_13_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_14
       (.I0(sdpo_int[8]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_14_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_15
       (.I0(sdpo_int[7]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_15_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_16
       (.I0(sdpo_int[6]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_16_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_17
       (.I0(sdpo_int[5]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_17_n_0));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_1__3
       (.I0(p_0_in1_in[0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[1]),
        .I4(ram_init_done_i),
        .O(WR_DATA[1]));
  LUT4 #(
    .INIT(16'h1200)) 
    ram_reg_0_1_0_5_i_2__4
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(CO),
        .I2(sdpo_int[0]),
        .I3(ram_init_done_i),
        .O(WR_DATA[0]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_3__2
       (.I0(p_0_in1_in[2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[3]),
        .I4(ram_init_done_i),
        .O(WR_DATA[3]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_4__4
       (.I0(p_0_in1_in[1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[2]),
        .I4(ram_init_done_i),
        .O(WR_DATA[2]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_5__3
       (.I0(p_0_in1_in[4]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[5]),
        .I4(ram_init_done_i),
        .O(WR_DATA[5]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_6__3
       (.I0(p_0_in1_in[3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[4]),
        .I4(ram_init_done_i),
        .O(WR_DATA[4]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_0_5_i_7
       (.CI(1'b0),
        .CO({ram_reg_0_1_0_5_i_7_n_0,ram_reg_0_1_0_5_i_7_n_1,ram_reg_0_1_0_5_i_7_n_2,ram_reg_0_1_0_5_i_7_n_3}),
        .CYINIT(\gfwd_mode.storage_data1_reg[45] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in1_in[3:0]),
        .S({ram_reg_0_1_0_5_i_10_n_0,ram_reg_0_1_0_5_i_11_n_0,ram_reg_0_1_0_5_i_12_n_0,ram_reg_0_1_0_5_i_13_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_0_5_i_8
       (.CI(ram_reg_0_1_0_5_i_7_n_0),
        .CO({ram_reg_0_1_0_5_i_8_n_0,ram_reg_0_1_0_5_i_8_n_1,ram_reg_0_1_0_5_i_8_n_2,ram_reg_0_1_0_5_i_8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in1_in[7:4]),
        .S({ram_reg_0_1_0_5_i_14_n_0,ram_reg_0_1_0_5_i_15_n_0,ram_reg_0_1_0_5_i_16_n_0,ram_reg_0_1_0_5_i_17_n_0}));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_15
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[13:12]),
        .DIB({\gfwd_mode.m_valid_i_reg ,WR_DATA[14]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[13:12]),
        .DOB(sdpo_int[15:14]),
        .DOC(NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_12_15_i_1__1
       (.I0(p_0_in1_in[12]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[13]),
        .I4(ram_init_done_i),
        .O(WR_DATA[13]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_12_15_i_2__1
       (.I0(p_0_in1_in[11]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[12]),
        .I4(ram_init_done_i),
        .O(WR_DATA[12]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_12_15_i_3__1
       (.I0(p_0_in1_in[13]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[14]),
        .I4(ram_init_done_i),
        .O(WR_DATA[14]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[7:6]),
        .DIB(WR_DATA[9:8]),
        .DIC(WR_DATA[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[7:6]),
        .DOB(sdpo_int[9:8]),
        .DOC(sdpo_int[11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_10
       (.I0(sdpo_int[10]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_10_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_11
       (.I0(sdpo_int[9]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_11_n_0));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_1__4
       (.I0(p_0_in1_in[6]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[7]),
        .I4(ram_init_done_i),
        .O(WR_DATA[7]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_2__4
       (.I0(p_0_in1_in[5]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[6]),
        .I4(ram_init_done_i),
        .O(WR_DATA[6]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_3__4
       (.I0(p_0_in1_in[8]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[9]),
        .I4(ram_init_done_i),
        .O(WR_DATA[9]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_4__4
       (.I0(p_0_in1_in[7]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[8]),
        .I4(ram_init_done_i),
        .O(WR_DATA[8]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_5__4
       (.I0(p_0_in1_in[10]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[11]),
        .I4(ram_init_done_i),
        .O(WR_DATA[11]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_6__4
       (.I0(p_0_in1_in[9]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[10]),
        .I4(ram_init_done_i),
        .O(WR_DATA[10]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_6_11_i_7
       (.CI(ram_reg_0_1_0_5_i_8_n_0),
        .CO({ram_reg_0_1_6_11_i_7_n_0,ram_reg_0_1_6_11_i_7_n_1,ram_reg_0_1_6_11_i_7_n_2,ram_reg_0_1_6_11_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in1_in[11:8]),
        .S({ram_reg_0_1_6_11_i_8__0_n_0,ram_reg_0_1_6_11_i_9_n_0,ram_reg_0_1_6_11_i_10_n_0,ram_reg_0_1_6_11_i_11_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_8__0
       (.I0(sdpo_int[12]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_9
       (.I0(sdpo_int[11]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 wr_data_int_i_1
       (.CI(ram_reg_0_1_6_11_i_7_n_0),
        .CO({NLW_wr_data_int_i_1_CO_UNCONNECTED[3:2],wr_data_int_i_1_n_2,wr_data_int_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_wr_data_int_i_1_O_UNCONNECTED[3],p_0_in1_in[14:12]}),
        .S({1'b0,\gfwd_mode.storage_data1_reg[45]_0 ,wr_data_int_i_3_n_0,wr_data_int_i_4_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    wr_data_int_i_3
       (.I0(sdpo_int[14]),
        .I1(CO),
        .O(wr_data_int_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    wr_data_int_i_4
       (.I0(sdpo_int[13]),
        .I1(CO),
        .O(wr_data_int_i_4_n_0));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_169
   (sdpo_int,
    Q_reg,
    mem_init_done_reg,
    s_axis_tid_arb_i,
    reset_addr,
    plusOp__1,
    \gfwd_rev.storage_data1_reg[0] ,
    aclk,
    we_arcnt);
  output [15:0]sdpo_int;
  output [2:0]Q_reg;
  input mem_init_done_reg;
  input s_axis_tid_arb_i;
  input reset_addr;
  input [14:0]plusOp__1;
  input [5:0]\gfwd_rev.storage_data1_reg[0] ;
  input aclk;
  input we_arcnt;

  wire [2:0]Q_reg;
  wire aclk;
  wire [5:0]\gfwd_rev.storage_data1_reg[0] ;
  wire mem_init_done_reg;
  wire [14:0]plusOp__1;
  wire ram_reg_0_1_0_5_i_3__7_n_0;
  wire reset_addr;
  wire s_axis_tid_arb_i;
  wire [15:0]sdpo_int;
  wire we_arcnt;
  wire wr_addr_arcnt;
  wire [15:1]wr_data_arcnt;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  LUT5 #(
    .INIT(32'h4800034B)) 
    \gmux.gm[0].gm1.m1_i_1 
       (.I0(sdpo_int[0]),
        .I1(mem_init_done_reg),
        .I2(\gfwd_rev.storage_data1_reg[0] [0]),
        .I3(plusOp__1[0]),
        .I4(\gfwd_rev.storage_data1_reg[0] [1]),
        .O(Q_reg[0]));
  LUT5 #(
    .INIT(32'h84000387)) 
    \gmux.gm[3].gms.ms_i_1 
       (.I0(plusOp__1[5]),
        .I1(mem_init_done_reg),
        .I2(\gfwd_rev.storage_data1_reg[0] [2]),
        .I3(plusOp__1[6]),
        .I4(\gfwd_rev.storage_data1_reg[0] [3]),
        .O(Q_reg[1]));
  LUT5 #(
    .INIT(32'h84000387)) 
    \gmux.gm[6].gms.ms_i_1 
       (.I0(plusOp__1[11]),
        .I1(mem_init_done_reg),
        .I2(\gfwd_rev.storage_data1_reg[0] [4]),
        .I3(plusOp__1[12]),
        .I4(\gfwd_rev.storage_data1_reg[0] [5]),
        .O(Q_reg[2]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_addr_arcnt}),
        .DIA({wr_data_arcnt[1],ram_reg_0_1_0_5_i_3__7_n_0}),
        .DIB(wr_data_arcnt[3:2]),
        .DIC(wr_data_arcnt[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[1:0]),
        .DOB(sdpo_int[3:2]),
        .DOC(sdpo_int[5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_arcnt));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_2
       (.I0(mem_init_done_reg),
        .I1(plusOp__1[0]),
        .O(wr_data_arcnt[1]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_3__7
       (.I0(mem_init_done_reg),
        .I1(sdpo_int[0]),
        .O(ram_reg_0_1_0_5_i_3__7_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_4
       (.I0(mem_init_done_reg),
        .I1(plusOp__1[2]),
        .O(wr_data_arcnt[3]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_5
       (.I0(mem_init_done_reg),
        .I1(plusOp__1[1]),
        .O(wr_data_arcnt[2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_6__1
       (.I0(mem_init_done_reg),
        .I1(plusOp__1[4]),
        .O(wr_data_arcnt[5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_7__3
       (.I0(mem_init_done_reg),
        .I1(plusOp__1[3]),
        .O(wr_data_arcnt[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_5_i_8__3
       (.I0(s_axis_tid_arb_i),
        .I1(mem_init_done_reg),
        .I2(reset_addr),
        .O(wr_addr_arcnt));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_15
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_addr_arcnt}),
        .DIA(wr_data_arcnt[13:12]),
        .DIB(wr_data_arcnt[15:14]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[13:12]),
        .DOB(sdpo_int[15:14]),
        .DOC(NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_arcnt));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_12_15_i_1
       (.I0(mem_init_done_reg),
        .I1(plusOp__1[12]),
        .O(wr_data_arcnt[13]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_12_15_i_2
       (.I0(mem_init_done_reg),
        .I1(plusOp__1[11]),
        .O(wr_data_arcnt[12]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_12_15_i_3
       (.I0(mem_init_done_reg),
        .I1(plusOp__1[14]),
        .O(wr_data_arcnt[15]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_12_15_i_4
       (.I0(mem_init_done_reg),
        .I1(plusOp__1[13]),
        .O(wr_data_arcnt[14]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_addr_arcnt}),
        .DIA(wr_data_arcnt[7:6]),
        .DIB(wr_data_arcnt[9:8]),
        .DIC(wr_data_arcnt[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[7:6]),
        .DOB(sdpo_int[9:8]),
        .DOC(sdpo_int[11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_arcnt));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_1
       (.I0(mem_init_done_reg),
        .I1(plusOp__1[6]),
        .O(wr_data_arcnt[7]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_2
       (.I0(mem_init_done_reg),
        .I1(plusOp__1[5]),
        .O(wr_data_arcnt[6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_3
       (.I0(mem_init_done_reg),
        .I1(plusOp__1[8]),
        .O(wr_data_arcnt[9]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_4
       (.I0(mem_init_done_reg),
        .I1(plusOp__1[7]),
        .O(wr_data_arcnt[8]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_5
       (.I0(mem_init_done_reg),
        .I1(plusOp__1[10]),
        .O(wr_data_arcnt[11]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_6
       (.I0(mem_init_done_reg),
        .I1(plusOp__1[9]),
        .O(wr_data_arcnt[10]));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_17
   (\gin_reg.wr_pntr_pf_dly_reg[15] ,
    aclk,
    we_int,
    WR_DATA,
    \gfwd_mode.storage_data1_reg[0] ,
    ADDRD);
  output [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  input aclk;
  input we_int;
  input [15:0]WR_DATA;
  input \gfwd_mode.storage_data1_reg[0] ;
  input [0:0]ADDRD;

  wire [0:0]ADDRD;
  wire [15:0]WR_DATA;
  wire aclk;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  wire we_int;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[1:0]),
        .DIB(WR_DATA[3:2]),
        .DIC(WR_DATA[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\gin_reg.wr_pntr_pf_dly_reg[15] [1:0]),
        .DOB(\gin_reg.wr_pntr_pf_dly_reg[15] [3:2]),
        .DOC(\gin_reg.wr_pntr_pf_dly_reg[15] [5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_15
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[13:12]),
        .DIB(WR_DATA[15:14]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\gin_reg.wr_pntr_pf_dly_reg[15] [13:12]),
        .DOB(\gin_reg.wr_pntr_pf_dly_reg[15] [15:14]),
        .DOC(NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,ADDRD}),
        .DIA(WR_DATA[7:6]),
        .DIB(WR_DATA[9:8]),
        .DIC(WR_DATA[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\gin_reg.wr_pntr_pf_dly_reg[15] [7:6]),
        .DOB(\gin_reg.wr_pntr_pf_dly_reg[15] [9:8]),
        .DOC(\gin_reg.wr_pntr_pf_dly_reg[15] [11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_170
   (WR_DATA,
    sdpo_int,
    mem_init_done_reg,
    aclk,
    we_bcnt,
    mem_init_done_reg_0,
    tid_fifo_dout,
    wr_addr_bcnt);
  output [0:0]WR_DATA;
  output [15:0]sdpo_int;
  input mem_init_done_reg;
  input aclk;
  input we_bcnt;
  input [14:0]mem_init_done_reg_0;
  input [0:0]tid_fifo_dout;
  input [0:0]wr_addr_bcnt;

  wire [0:0]WR_DATA;
  wire aclk;
  wire mem_init_done_reg;
  wire [14:0]mem_init_done_reg_0;
  wire [15:0]sdpo_int;
  wire [0:0]tid_fifo_dout;
  wire we_bcnt;
  wire [0:0]wr_addr_bcnt;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,tid_fifo_dout}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,tid_fifo_dout}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,tid_fifo_dout}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_addr_bcnt}),
        .DIA({mem_init_done_reg_0[0],WR_DATA}),
        .DIB(mem_init_done_reg_0[2:1]),
        .DIC(mem_init_done_reg_0[4:3]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[1:0]),
        .DOB(sdpo_int[3:2]),
        .DOC(sdpo_int[5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_bcnt));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_3__6
       (.I0(mem_init_done_reg),
        .I1(sdpo_int[0]),
        .O(WR_DATA));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_15
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,tid_fifo_dout}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,tid_fifo_dout}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,tid_fifo_dout}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_addr_bcnt}),
        .DIA(mem_init_done_reg_0[12:11]),
        .DIB(mem_init_done_reg_0[14:13]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[13:12]),
        .DOB(sdpo_int[15:14]),
        .DOC(NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_bcnt));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,tid_fifo_dout}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,tid_fifo_dout}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,tid_fifo_dout}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_addr_bcnt}),
        .DIA(mem_init_done_reg_0[6:5]),
        .DIB(mem_init_done_reg_0[8:7]),
        .DIC(mem_init_done_reg_0[10:9]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[7:6]),
        .DOB(sdpo_int[9:8]),
        .DOC(sdpo_int[11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_bcnt));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_171
   (wr_addr_bcnt,
    WR_DATA,
    sdpo_int,
    tid_fifo_dout,
    mem_init_done_reg,
    reset_addr,
    O,
    \goreg_dm.dout_i_reg[0] ,
    \goreg_dm.dout_i_reg[0]_0 ,
    \goreg_dm.dout_i_reg[0]_1 ,
    aclk,
    we_bcnt,
    mem_init_done_reg_0,
    s_axis_tid_arb_i);
  output [0:0]wr_addr_bcnt;
  output [14:0]WR_DATA;
  output [15:0]sdpo_int;
  input [0:0]tid_fifo_dout;
  input mem_init_done_reg;
  input reset_addr;
  input [2:0]O;
  input [3:0]\goreg_dm.dout_i_reg[0] ;
  input [3:0]\goreg_dm.dout_i_reg[0]_0 ;
  input [3:0]\goreg_dm.dout_i_reg[0]_1 ;
  input aclk;
  input we_bcnt;
  input [0:0]mem_init_done_reg_0;
  input s_axis_tid_arb_i;

  wire [2:0]O;
  wire [14:0]WR_DATA;
  wire aclk;
  wire [3:0]\goreg_dm.dout_i_reg[0] ;
  wire [3:0]\goreg_dm.dout_i_reg[0]_0 ;
  wire [3:0]\goreg_dm.dout_i_reg[0]_1 ;
  wire mem_init_done_reg;
  wire [0:0]mem_init_done_reg_0;
  wire reset_addr;
  wire s_axis_tid_arb_i;
  wire [15:0]sdpo_int;
  wire [0:0]tid_fifo_dout;
  wire we_bcnt;
  wire [0:0]wr_addr_bcnt;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_addr_bcnt}),
        .DIA({WR_DATA[0],mem_init_done_reg_0}),
        .DIB(WR_DATA[2:1]),
        .DIC(WR_DATA[4:3]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[1:0]),
        .DOB(sdpo_int[3:2]),
        .DOC(sdpo_int[5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_bcnt));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_2__0
       (.I0(mem_init_done_reg),
        .I1(\goreg_dm.dout_i_reg[0]_1 [0]),
        .O(WR_DATA[0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_4__0
       (.I0(mem_init_done_reg),
        .I1(\goreg_dm.dout_i_reg[0]_1 [2]),
        .O(WR_DATA[2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_5__0
       (.I0(mem_init_done_reg),
        .I1(\goreg_dm.dout_i_reg[0]_1 [1]),
        .O(WR_DATA[1]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_6__2
       (.I0(mem_init_done_reg),
        .I1(\goreg_dm.dout_i_reg[0]_0 [0]),
        .O(WR_DATA[4]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_0_5_i_7__4
       (.I0(mem_init_done_reg),
        .I1(\goreg_dm.dout_i_reg[0]_1 [3]),
        .O(WR_DATA[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_5_i_8__4
       (.I0(tid_fifo_dout),
        .I1(mem_init_done_reg),
        .I2(reset_addr),
        .O(wr_addr_bcnt));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_15
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_addr_bcnt}),
        .DIA(WR_DATA[12:11]),
        .DIB(WR_DATA[14:13]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[13:12]),
        .DOB(sdpo_int[15:14]),
        .DOC(NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_bcnt));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_12_15_i_1__0
       (.I0(mem_init_done_reg),
        .I1(O[0]),
        .O(WR_DATA[12]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_12_15_i_2__0
       (.I0(mem_init_done_reg),
        .I1(\goreg_dm.dout_i_reg[0] [3]),
        .O(WR_DATA[11]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_12_15_i_3__0
       (.I0(mem_init_done_reg),
        .I1(O[2]),
        .O(WR_DATA[14]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_12_15_i_4__0
       (.I0(mem_init_done_reg),
        .I1(O[1]),
        .O(WR_DATA[13]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,s_axis_tid_arb_i}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_addr_bcnt}),
        .DIA(WR_DATA[6:5]),
        .DIB(WR_DATA[8:7]),
        .DIC(WR_DATA[10:9]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[7:6]),
        .DOB(sdpo_int[9:8]),
        .DOC(sdpo_int[11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_bcnt));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_1__0
       (.I0(mem_init_done_reg),
        .I1(\goreg_dm.dout_i_reg[0]_0 [2]),
        .O(WR_DATA[6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_2__0
       (.I0(mem_init_done_reg),
        .I1(\goreg_dm.dout_i_reg[0]_0 [1]),
        .O(WR_DATA[5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_3__0
       (.I0(mem_init_done_reg),
        .I1(\goreg_dm.dout_i_reg[0] [0]),
        .O(WR_DATA[8]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_4__0
       (.I0(mem_init_done_reg),
        .I1(\goreg_dm.dout_i_reg[0]_0 [3]),
        .O(WR_DATA[7]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_5__0
       (.I0(mem_init_done_reg),
        .I1(\goreg_dm.dout_i_reg[0] [2]),
        .O(WR_DATA[10]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_1_6_11_i_6__0
       (.I0(mem_init_done_reg),
        .I1(\goreg_dm.dout_i_reg[0] [1]),
        .O(WR_DATA[9]));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_34
   (WR_DATA,
    sdpo_int,
    O,
    \gin_reg.rd_pntr_pf_dly_reg[12] ,
    \gin_reg.rd_pntr_pf_dly_reg[8] ,
    \gin_reg.rd_pntr_pf_dly_reg[4] ,
    S,
    DI,
    \gin_reg.wr_pntr_roll_over_dly_reg ,
    pntr_roll_over,
    \gin_reg.wr_pntr_roll_over_dly_reg_0 ,
    s_axis_tvalid_wr_in_i,
    CO,
    ram_init_done_i,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    rom_rd_addr_i,
    storage_data1,
    pntr_roll_over_reg,
    aclk,
    we_int,
    rom_rd_addr_int,
    \gfwd_mode.m_valid_i_reg );
  output [14:0]WR_DATA;
  output [15:0]sdpo_int;
  output [2:0]O;
  output [3:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  output [3:0]\gin_reg.rd_pntr_pf_dly_reg[8] ;
  output [3:0]\gin_reg.rd_pntr_pf_dly_reg[4] ;
  output [3:0]S;
  output [3:0]DI;
  output [1:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  output pntr_roll_over;
  output [3:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  input s_axis_tvalid_wr_in_i;
  input [0:0]CO;
  input ram_init_done_i;
  input \gfwd_mode.storage_data1_reg[0] ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input rom_rd_addr_i;
  input [0:0]storage_data1;
  input pntr_roll_over_reg;
  input aclk;
  input we_int;
  input rom_rd_addr_int;
  input [0:0]\gfwd_mode.m_valid_i_reg ;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [2:0]O;
  wire [3:0]S;
  wire [14:0]WR_DATA;
  wire aclk;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [3:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  wire [3:0]\gin_reg.rd_pntr_pf_dly_reg[4] ;
  wire [3:0]\gin_reg.rd_pntr_pf_dly_reg[8] ;
  wire [1:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  wire [3:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire ram_reg_0_1_0_5_i_10__0_n_0;
  wire ram_reg_0_1_0_5_i_11__0_n_0;
  wire ram_reg_0_1_0_5_i_12__0_n_0;
  wire ram_reg_0_1_0_5_i_13__0_n_0;
  wire ram_reg_0_1_0_5_i_14__0_n_0;
  wire ram_reg_0_1_0_5_i_15__0_n_0;
  wire ram_reg_0_1_0_5_i_16__0_n_0;
  wire ram_reg_0_1_0_5_i_17__0_n_0;
  wire ram_reg_0_1_0_5_i_7__0_n_0;
  wire ram_reg_0_1_0_5_i_7__0_n_1;
  wire ram_reg_0_1_0_5_i_7__0_n_2;
  wire ram_reg_0_1_0_5_i_7__0_n_3;
  wire ram_reg_0_1_0_5_i_8__0_n_0;
  wire ram_reg_0_1_0_5_i_8__0_n_1;
  wire ram_reg_0_1_0_5_i_8__0_n_2;
  wire ram_reg_0_1_0_5_i_8__0_n_3;
  wire ram_reg_0_1_6_11_i_10__0_n_0;
  wire ram_reg_0_1_6_11_i_11__0_n_0;
  wire ram_reg_0_1_6_11_i_7__0_n_0;
  wire ram_reg_0_1_6_11_i_7__0_n_1;
  wire ram_reg_0_1_6_11_i_7__0_n_2;
  wire ram_reg_0_1_6_11_i_7__0_n_3;
  wire ram_reg_0_1_6_11_i_8__1_n_0;
  wire ram_reg_0_1_6_11_i_9__0_n_0;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;
  wire [15:0]sdpo_int;
  wire [0:0]storage_data1;
  wire we_int;
  wire wr_data_int_i_1__0_n_2;
  wire wr_data_int_i_1__0_n_3;
  wire wr_data_int_i_3__0_n_0;
  wire wr_data_int_i_4__0_n_0;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;
  wire [3:2]NLW_wr_data_int_i_1__0_CO_UNCONNECTED;
  wire [3:3]NLW_wr_data_int_i_1__0_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \gin_reg.wr_pntr_roll_over_dly_i_1__2 
       (.I0(CO),
        .I1(pntr_roll_over_reg),
        .O(pntr_roll_over));
  LUT5 #(
    .INIT(32'hBABF0000)) 
    pntr_rchd_end_addr0_carry__0_i_1__2
       (.I0(sdpo_int[14]),
        .I1(storage_data1),
        .I2(ram_init_done_i),
        .I3(rom_rd_addr_i),
        .I4(sdpo_int[15]),
        .O(DI[3]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__0_i_2__0
       (.I0(sdpo_int[12]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(storage_data1),
        .I4(sdpo_int[13]),
        .O(DI[2]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__0_i_3__2
       (.I0(sdpo_int[10]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(storage_data1),
        .I4(sdpo_int[11]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__0_i_4__2
       (.I0(sdpo_int[8]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(storage_data1),
        .I4(sdpo_int[9]),
        .O(DI[0]));
  LUT5 #(
    .INIT(32'h42444222)) 
    pntr_rchd_end_addr0_carry__0_i_5__2
       (.I0(sdpo_int[14]),
        .I1(sdpo_int[15]),
        .I2(storage_data1),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 [3]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__0_i_6__2
       (.I0(sdpo_int[12]),
        .I1(sdpo_int[13]),
        .I2(storage_data1),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 [2]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__0_i_7__0
       (.I0(sdpo_int[10]),
        .I1(sdpo_int[11]),
        .I2(storage_data1),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 [1]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__0_i_8__0
       (.I0(sdpo_int[8]),
        .I1(sdpo_int[9]),
        .I2(storage_data1),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 [0]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry_i_1__2
       (.I0(sdpo_int[6]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(storage_data1),
        .I4(sdpo_int[7]),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg [1]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_2__2
       (.I0(sdpo_int[0]),
        .I1(sdpo_int[1]),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg [0]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry_i_3__2
       (.I0(sdpo_int[6]),
        .I1(sdpo_int[7]),
        .I2(storage_data1),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_4__2
       (.I0(sdpo_int[4]),
        .I1(sdpo_int[5]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_5__0
       (.I0(sdpo_int[2]),
        .I1(sdpo_int[3]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h2)) 
    pntr_rchd_end_addr0_carry_i_6__0
       (.I0(sdpo_int[1]),
        .I1(sdpo_int[0]),
        .O(S[0]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[1:0]),
        .DIB(WR_DATA[3:2]),
        .DIC(WR_DATA[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[1:0]),
        .DOB(sdpo_int[3:2]),
        .DOC(sdpo_int[5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_10__0
       (.I0(sdpo_int[4]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_10__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_11__0
       (.I0(sdpo_int[3]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_11__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_12__0
       (.I0(sdpo_int[2]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_12__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_13__0
       (.I0(sdpo_int[1]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_13__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_14__0
       (.I0(sdpo_int[8]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_14__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_15__0
       (.I0(sdpo_int[7]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_15__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_16__0
       (.I0(sdpo_int[6]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_16__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_17__0
       (.I0(sdpo_int[5]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_17__0_n_0));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_1__4
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[4] [0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[1]),
        .I4(ram_init_done_i),
        .O(WR_DATA[1]));
  LUT4 #(
    .INIT(16'h1200)) 
    ram_reg_0_1_0_5_i_2__5
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(CO),
        .I2(sdpo_int[0]),
        .I3(ram_init_done_i),
        .O(WR_DATA[0]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_3__3
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[4] [2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[3]),
        .I4(ram_init_done_i),
        .O(WR_DATA[3]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_4__5
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[4] [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[2]),
        .I4(ram_init_done_i),
        .O(WR_DATA[2]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_5__4
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[8] [0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[5]),
        .I4(ram_init_done_i),
        .O(WR_DATA[5]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_6__4
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[4] [3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[4]),
        .I4(ram_init_done_i),
        .O(WR_DATA[4]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_0_5_i_7__0
       (.CI(1'b0),
        .CO({ram_reg_0_1_0_5_i_7__0_n_0,ram_reg_0_1_0_5_i_7__0_n_1,ram_reg_0_1_0_5_i_7__0_n_2,ram_reg_0_1_0_5_i_7__0_n_3}),
        .CYINIT(\gfwd_mode.storage_data1_reg[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gin_reg.rd_pntr_pf_dly_reg[4] ),
        .S({ram_reg_0_1_0_5_i_10__0_n_0,ram_reg_0_1_0_5_i_11__0_n_0,ram_reg_0_1_0_5_i_12__0_n_0,ram_reg_0_1_0_5_i_13__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_0_5_i_8__0
       (.CI(ram_reg_0_1_0_5_i_7__0_n_0),
        .CO({ram_reg_0_1_0_5_i_8__0_n_0,ram_reg_0_1_0_5_i_8__0_n_1,ram_reg_0_1_0_5_i_8__0_n_2,ram_reg_0_1_0_5_i_8__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gin_reg.rd_pntr_pf_dly_reg[8] ),
        .S({ram_reg_0_1_0_5_i_14__0_n_0,ram_reg_0_1_0_5_i_15__0_n_0,ram_reg_0_1_0_5_i_16__0_n_0,ram_reg_0_1_0_5_i_17__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_15
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[13:12]),
        .DIB({\gfwd_mode.m_valid_i_reg ,WR_DATA[14]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[13:12]),
        .DOB(sdpo_int[15:14]),
        .DOC(NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_12_15_i_1__2
       (.I0(O[0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[13]),
        .I4(ram_init_done_i),
        .O(WR_DATA[13]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_12_15_i_2__2
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[12] [3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[12]),
        .I4(ram_init_done_i),
        .O(WR_DATA[12]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_12_15_i_3__2
       (.I0(O[1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[14]),
        .I4(ram_init_done_i),
        .O(WR_DATA[14]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[7:6]),
        .DIB(WR_DATA[9:8]),
        .DIC(WR_DATA[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[7:6]),
        .DOB(sdpo_int[9:8]),
        .DOC(sdpo_int[11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_10__0
       (.I0(sdpo_int[10]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_10__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_11__0
       (.I0(sdpo_int[9]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_11__0_n_0));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_1__5
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[8] [2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[7]),
        .I4(ram_init_done_i),
        .O(WR_DATA[7]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_2__5
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[8] [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[6]),
        .I4(ram_init_done_i),
        .O(WR_DATA[6]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_3__5
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[12] [0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[9]),
        .I4(ram_init_done_i),
        .O(WR_DATA[9]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_4__5
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[8] [3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[8]),
        .I4(ram_init_done_i),
        .O(WR_DATA[8]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_5__5
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[12] [2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[11]),
        .I4(ram_init_done_i),
        .O(WR_DATA[11]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_6__5
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[12] [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[10]),
        .I4(ram_init_done_i),
        .O(WR_DATA[10]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_6_11_i_7__0
       (.CI(ram_reg_0_1_0_5_i_8__0_n_0),
        .CO({ram_reg_0_1_6_11_i_7__0_n_0,ram_reg_0_1_6_11_i_7__0_n_1,ram_reg_0_1_6_11_i_7__0_n_2,ram_reg_0_1_6_11_i_7__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gin_reg.rd_pntr_pf_dly_reg[12] ),
        .S({ram_reg_0_1_6_11_i_8__1_n_0,ram_reg_0_1_6_11_i_9__0_n_0,ram_reg_0_1_6_11_i_10__0_n_0,ram_reg_0_1_6_11_i_11__0_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_8__1
       (.I0(sdpo_int[12]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_8__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_9__0
       (.I0(sdpo_int[11]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_9__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 wr_data_int_i_1__0
       (.CI(ram_reg_0_1_6_11_i_7__0_n_0),
        .CO({NLW_wr_data_int_i_1__0_CO_UNCONNECTED[3:2],wr_data_int_i_1__0_n_2,wr_data_int_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_wr_data_int_i_1__0_O_UNCONNECTED[3],O}),
        .S({1'b0,\gfwd_mode.storage_data1_reg[0]_0 ,wr_data_int_i_3__0_n_0,wr_data_int_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    wr_data_int_i_3__0
       (.I0(sdpo_int[14]),
        .I1(CO),
        .O(wr_data_int_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    wr_data_int_i_4__0
       (.I0(sdpo_int[13]),
        .I1(CO),
        .O(wr_data_int_i_4__0_n_0));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_35
   (\gin_reg.rd_pntr_pf_dly_reg[15] ,
    aclk,
    we_int,
    WR_DATA,
    ADDRA,
    rom_rd_addr_int);
  output [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  input aclk;
  input we_int;
  input [15:0]WR_DATA;
  input [0:0]ADDRA;
  input rom_rd_addr_int;

  wire [0:0]ADDRA;
  wire [15:0]WR_DATA;
  wire aclk;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  wire rom_rd_addr_int;
  wire we_int;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[1:0]),
        .DIB(WR_DATA[3:2]),
        .DIC(WR_DATA[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\gin_reg.rd_pntr_pf_dly_reg[15] [1:0]),
        .DOB(\gin_reg.rd_pntr_pf_dly_reg[15] [3:2]),
        .DOC(\gin_reg.rd_pntr_pf_dly_reg[15] [5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_15
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[13:12]),
        .DIB(WR_DATA[15:14]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\gin_reg.rd_pntr_pf_dly_reg[15] [13:12]),
        .DOB(\gin_reg.rd_pntr_pf_dly_reg[15] [15:14]),
        .DOC(NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[7:6]),
        .DIB(WR_DATA[9:8]),
        .DIC(WR_DATA[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\gin_reg.rd_pntr_pf_dly_reg[15] [7:6]),
        .DOB(\gin_reg.rd_pntr_pf_dly_reg[15] [9:8]),
        .DOC(\gin_reg.rd_pntr_pf_dly_reg[15] [11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_61
   (WR_DATA,
    sdpo_int,
    p_0_in1_in,
    S,
    DI,
    \gin_reg.wr_pntr_roll_over_dly_reg ,
    pntr_roll_over,
    \gin_reg.wr_pntr_roll_over_dly_reg_0 ,
    s_axis_tvalid_wr_in_i,
    CO,
    ram_init_done_i,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    rom_rd_addr_i,
    storage_data1,
    pntr_roll_over_reg,
    aclk,
    we_int,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \gfwd_mode.m_valid_i_reg );
  output [14:0]WR_DATA;
  output [15:0]sdpo_int;
  output [14:0]p_0_in1_in;
  output [3:0]S;
  output [3:0]DI;
  output [1:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  output pntr_roll_over;
  output [3:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  input s_axis_tvalid_wr_in_i;
  input [0:0]CO;
  input ram_init_done_i;
  input \gfwd_mode.storage_data1_reg[0] ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input rom_rd_addr_i;
  input [0:0]storage_data1;
  input pntr_roll_over_reg;
  input aclk;
  input we_int;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input [0:0]\gfwd_mode.m_valid_i_reg ;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]S;
  wire [14:0]WR_DATA;
  wire aclk;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [1:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  wire [3:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  wire i__i_1_n_2;
  wire i__i_1_n_3;
  wire i__i_3_n_0;
  wire i__i_4_n_0;
  wire [14:0]p_0_in1_in;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire ram_reg_0_1_0_5_i_10__1_n_0;
  wire ram_reg_0_1_0_5_i_11__1_n_0;
  wire ram_reg_0_1_0_5_i_12__1_n_0;
  wire ram_reg_0_1_0_5_i_13__1_n_0;
  wire ram_reg_0_1_0_5_i_14__1_n_0;
  wire ram_reg_0_1_0_5_i_15__1_n_0;
  wire ram_reg_0_1_0_5_i_16__1_n_0;
  wire ram_reg_0_1_0_5_i_17__1_n_0;
  wire ram_reg_0_1_0_5_i_7__1_n_0;
  wire ram_reg_0_1_0_5_i_7__1_n_1;
  wire ram_reg_0_1_0_5_i_7__1_n_2;
  wire ram_reg_0_1_0_5_i_7__1_n_3;
  wire ram_reg_0_1_0_5_i_8__1_n_0;
  wire ram_reg_0_1_0_5_i_8__1_n_1;
  wire ram_reg_0_1_0_5_i_8__1_n_2;
  wire ram_reg_0_1_0_5_i_8__1_n_3;
  wire ram_reg_0_1_6_11_i_10__1_n_0;
  wire ram_reg_0_1_6_11_i_11__1_n_0;
  wire ram_reg_0_1_6_11_i_7__1_n_0;
  wire ram_reg_0_1_6_11_i_7__1_n_1;
  wire ram_reg_0_1_6_11_i_7__1_n_2;
  wire ram_reg_0_1_6_11_i_7__1_n_3;
  wire ram_reg_0_1_6_11_i_8__2_n_0;
  wire ram_reg_0_1_6_11_i_9__1_n_0;
  wire rom_rd_addr_i;
  wire s_axis_tvalid_wr_in_i;
  wire [15:0]sdpo_int;
  wire [0:0]storage_data1;
  wire we_int;
  wire [3:2]NLW_i__i_1_CO_UNCONNECTED;
  wire [3:3]NLW_i__i_1_O_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \gin_reg.wr_pntr_roll_over_dly_i_1__3 
       (.I0(CO),
        .I1(pntr_roll_over_reg),
        .O(pntr_roll_over));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 i__i_1
       (.CI(ram_reg_0_1_6_11_i_7__1_n_0),
        .CO({NLW_i__i_1_CO_UNCONNECTED[3:2],i__i_1_n_2,i__i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_i__i_1_O_UNCONNECTED[3],p_0_in1_in[14:12]}),
        .S({1'b0,\gfwd_mode.storage_data1_reg[0]_0 ,i__i_3_n_0,i__i_4_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    i__i_3
       (.I0(sdpo_int[14]),
        .I1(CO),
        .O(i__i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__i_4
       (.I0(sdpo_int[13]),
        .I1(CO),
        .O(i__i_4_n_0));
  LUT5 #(
    .INIT(32'hBABF0000)) 
    pntr_rchd_end_addr0_carry__0_i_1__3
       (.I0(sdpo_int[14]),
        .I1(storage_data1),
        .I2(ram_init_done_i),
        .I3(rom_rd_addr_i),
        .I4(sdpo_int[15]),
        .O(DI[3]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__0_i_2__1
       (.I0(sdpo_int[12]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(storage_data1),
        .I4(sdpo_int[13]),
        .O(DI[2]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__0_i_3__3
       (.I0(sdpo_int[10]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(storage_data1),
        .I4(sdpo_int[11]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__0_i_4__3
       (.I0(sdpo_int[8]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(storage_data1),
        .I4(sdpo_int[9]),
        .O(DI[0]));
  LUT5 #(
    .INIT(32'h42444222)) 
    pntr_rchd_end_addr0_carry__0_i_5__3
       (.I0(sdpo_int[14]),
        .I1(sdpo_int[15]),
        .I2(storage_data1),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 [3]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__0_i_6__3
       (.I0(sdpo_int[12]),
        .I1(sdpo_int[13]),
        .I2(storage_data1),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 [2]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__0_i_7__1
       (.I0(sdpo_int[10]),
        .I1(sdpo_int[11]),
        .I2(storage_data1),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 [1]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__0_i_8__1
       (.I0(sdpo_int[8]),
        .I1(sdpo_int[9]),
        .I2(storage_data1),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 [0]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry_i_1__3
       (.I0(sdpo_int[6]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(storage_data1),
        .I4(sdpo_int[7]),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg [1]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_2__3
       (.I0(sdpo_int[0]),
        .I1(sdpo_int[1]),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg [0]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry_i_3__3
       (.I0(sdpo_int[6]),
        .I1(sdpo_int[7]),
        .I2(storage_data1),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_4__3
       (.I0(sdpo_int[4]),
        .I1(sdpo_int[5]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_5__1
       (.I0(sdpo_int[2]),
        .I1(sdpo_int[3]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h2)) 
    pntr_rchd_end_addr0_carry_i_6__1
       (.I0(sdpo_int[1]),
        .I1(sdpo_int[0]),
        .O(S[0]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0]_1 }),
        .DIA(WR_DATA[1:0]),
        .DIB(WR_DATA[3:2]),
        .DIC(WR_DATA[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[1:0]),
        .DOB(sdpo_int[3:2]),
        .DOC(sdpo_int[5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_10__1
       (.I0(sdpo_int[4]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_10__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_11__1
       (.I0(sdpo_int[3]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_11__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_12__1
       (.I0(sdpo_int[2]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_12__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_13__1
       (.I0(sdpo_int[1]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_13__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_14__1
       (.I0(sdpo_int[8]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_14__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_15__1
       (.I0(sdpo_int[7]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_15__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_16__1
       (.I0(sdpo_int[6]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_16__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_17__1
       (.I0(sdpo_int[5]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_17__1_n_0));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_1__5
       (.I0(p_0_in1_in[0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[1]),
        .I4(ram_init_done_i),
        .O(WR_DATA[1]));
  LUT4 #(
    .INIT(16'h1200)) 
    ram_reg_0_1_0_5_i_2__6
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(CO),
        .I2(sdpo_int[0]),
        .I3(ram_init_done_i),
        .O(WR_DATA[0]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_3__4
       (.I0(p_0_in1_in[2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[3]),
        .I4(ram_init_done_i),
        .O(WR_DATA[3]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_4__6
       (.I0(p_0_in1_in[1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[2]),
        .I4(ram_init_done_i),
        .O(WR_DATA[2]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_5__5
       (.I0(p_0_in1_in[4]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[5]),
        .I4(ram_init_done_i),
        .O(WR_DATA[5]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_6__5
       (.I0(p_0_in1_in[3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[4]),
        .I4(ram_init_done_i),
        .O(WR_DATA[4]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_0_5_i_7__1
       (.CI(1'b0),
        .CO({ram_reg_0_1_0_5_i_7__1_n_0,ram_reg_0_1_0_5_i_7__1_n_1,ram_reg_0_1_0_5_i_7__1_n_2,ram_reg_0_1_0_5_i_7__1_n_3}),
        .CYINIT(\gfwd_mode.storage_data1_reg[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in1_in[3:0]),
        .S({ram_reg_0_1_0_5_i_10__1_n_0,ram_reg_0_1_0_5_i_11__1_n_0,ram_reg_0_1_0_5_i_12__1_n_0,ram_reg_0_1_0_5_i_13__1_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_0_5_i_8__1
       (.CI(ram_reg_0_1_0_5_i_7__1_n_0),
        .CO({ram_reg_0_1_0_5_i_8__1_n_0,ram_reg_0_1_0_5_i_8__1_n_1,ram_reg_0_1_0_5_i_8__1_n_2,ram_reg_0_1_0_5_i_8__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in1_in[7:4]),
        .S({ram_reg_0_1_0_5_i_14__1_n_0,ram_reg_0_1_0_5_i_15__1_n_0,ram_reg_0_1_0_5_i_16__1_n_0,ram_reg_0_1_0_5_i_17__1_n_0}));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_15
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0]_1 }),
        .DIA(WR_DATA[13:12]),
        .DIB({\gfwd_mode.m_valid_i_reg ,WR_DATA[14]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[13:12]),
        .DOB(sdpo_int[15:14]),
        .DOC(NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_12_15_i_1__3
       (.I0(p_0_in1_in[12]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[13]),
        .I4(ram_init_done_i),
        .O(WR_DATA[13]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_12_15_i_2__3
       (.I0(p_0_in1_in[11]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[12]),
        .I4(ram_init_done_i),
        .O(WR_DATA[12]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_12_15_i_3__3
       (.I0(p_0_in1_in[13]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[14]),
        .I4(ram_init_done_i),
        .O(WR_DATA[14]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0]_1 }),
        .DIA(WR_DATA[7:6]),
        .DIB(WR_DATA[9:8]),
        .DIC(WR_DATA[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[7:6]),
        .DOB(sdpo_int[9:8]),
        .DOC(sdpo_int[11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_10__1
       (.I0(sdpo_int[10]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_10__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_11__1
       (.I0(sdpo_int[9]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_11__1_n_0));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_1__6
       (.I0(p_0_in1_in[6]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[7]),
        .I4(ram_init_done_i),
        .O(WR_DATA[7]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_2__6
       (.I0(p_0_in1_in[5]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[6]),
        .I4(ram_init_done_i),
        .O(WR_DATA[6]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_3__6
       (.I0(p_0_in1_in[8]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[9]),
        .I4(ram_init_done_i),
        .O(WR_DATA[9]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_4__6
       (.I0(p_0_in1_in[7]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[8]),
        .I4(ram_init_done_i),
        .O(WR_DATA[8]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_5__6
       (.I0(p_0_in1_in[10]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[11]),
        .I4(ram_init_done_i),
        .O(WR_DATA[11]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_6__6
       (.I0(p_0_in1_in[9]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[10]),
        .I4(ram_init_done_i),
        .O(WR_DATA[10]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_6_11_i_7__1
       (.CI(ram_reg_0_1_0_5_i_8__1_n_0),
        .CO({ram_reg_0_1_6_11_i_7__1_n_0,ram_reg_0_1_6_11_i_7__1_n_1,ram_reg_0_1_6_11_i_7__1_n_2,ram_reg_0_1_6_11_i_7__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in1_in[11:8]),
        .S({ram_reg_0_1_6_11_i_8__2_n_0,ram_reg_0_1_6_11_i_9__1_n_0,ram_reg_0_1_6_11_i_10__1_n_0,ram_reg_0_1_6_11_i_11__1_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_8__2
       (.I0(sdpo_int[12]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_8__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_9__1
       (.I0(sdpo_int[11]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_9__1_n_0));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_62
   (\gin_reg.wr_pntr_pf_dly_reg[15] ,
    aclk,
    we_int,
    WR_DATA,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 );
  output [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  input aclk;
  input we_int;
  input [15:0]WR_DATA;
  input \gfwd_mode.storage_data1_reg[0] ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;

  wire [15:0]WR_DATA;
  wire aclk;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  wire we_int;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0]_0 }),
        .DIA(WR_DATA[1:0]),
        .DIB(WR_DATA[3:2]),
        .DIC(WR_DATA[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\gin_reg.wr_pntr_pf_dly_reg[15] [1:0]),
        .DOB(\gin_reg.wr_pntr_pf_dly_reg[15] [3:2]),
        .DOC(\gin_reg.wr_pntr_pf_dly_reg[15] [5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_15
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0]_0 }),
        .DIA(WR_DATA[13:12]),
        .DIB(WR_DATA[15:14]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\gin_reg.wr_pntr_pf_dly_reg[15] [13:12]),
        .DOB(\gin_reg.wr_pntr_pf_dly_reg[15] [15:14]),
        .DOC(NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0]_0 }),
        .DIA(WR_DATA[7:6]),
        .DIB(WR_DATA[9:8]),
        .DIC(WR_DATA[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\gin_reg.wr_pntr_pf_dly_reg[15] [7:6]),
        .DOB(\gin_reg.wr_pntr_pf_dly_reg[15] [9:8]),
        .DOC(\gin_reg.wr_pntr_pf_dly_reg[15] [11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_89
   (WR_DATA,
    sdpo_int,
    O,
    \gin_reg.rd_pntr_pf_dly_reg[12] ,
    \gin_reg.rd_pntr_pf_dly_reg[8] ,
    \gin_reg.rd_pntr_pf_dly_reg[4] ,
    S,
    DI,
    \gin_reg.wr_pntr_roll_over_dly_reg ,
    pntr_roll_over,
    \gin_reg.wr_pntr_roll_over_dly_reg_0 ,
    s_axis_tvalid_wr_in_i,
    CO,
    ram_init_done_i,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    rom_rd_addr_i,
    storage_data1,
    pntr_roll_over_reg,
    aclk,
    we_int,
    rom_rd_addr_int,
    \gfwd_mode.m_valid_i_reg );
  output [14:0]WR_DATA;
  output [15:0]sdpo_int;
  output [2:0]O;
  output [3:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  output [3:0]\gin_reg.rd_pntr_pf_dly_reg[8] ;
  output [3:0]\gin_reg.rd_pntr_pf_dly_reg[4] ;
  output [3:0]S;
  output [3:0]DI;
  output [1:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  output pntr_roll_over;
  output [3:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  input s_axis_tvalid_wr_in_i;
  input [0:0]CO;
  input ram_init_done_i;
  input \gfwd_mode.storage_data1_reg[0] ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input rom_rd_addr_i;
  input [0:0]storage_data1;
  input pntr_roll_over_reg;
  input aclk;
  input we_int;
  input rom_rd_addr_int;
  input [0:0]\gfwd_mode.m_valid_i_reg ;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [2:0]O;
  wire [3:0]S;
  wire [14:0]WR_DATA;
  wire aclk;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [3:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  wire [3:0]\gin_reg.rd_pntr_pf_dly_reg[4] ;
  wire [3:0]\gin_reg.rd_pntr_pf_dly_reg[8] ;
  wire [1:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  wire [3:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  wire i__i_1__0_n_2;
  wire i__i_1__0_n_3;
  wire i__i_3__0_n_0;
  wire i__i_4__0_n_0;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire ram_reg_0_1_0_5_i_10__2_n_0;
  wire ram_reg_0_1_0_5_i_11__2_n_0;
  wire ram_reg_0_1_0_5_i_12__2_n_0;
  wire ram_reg_0_1_0_5_i_13__2_n_0;
  wire ram_reg_0_1_0_5_i_14__2_n_0;
  wire ram_reg_0_1_0_5_i_15__2_n_0;
  wire ram_reg_0_1_0_5_i_16__2_n_0;
  wire ram_reg_0_1_0_5_i_17__2_n_0;
  wire ram_reg_0_1_0_5_i_7__2_n_0;
  wire ram_reg_0_1_0_5_i_7__2_n_1;
  wire ram_reg_0_1_0_5_i_7__2_n_2;
  wire ram_reg_0_1_0_5_i_7__2_n_3;
  wire ram_reg_0_1_0_5_i_8__2_n_0;
  wire ram_reg_0_1_0_5_i_8__2_n_1;
  wire ram_reg_0_1_0_5_i_8__2_n_2;
  wire ram_reg_0_1_0_5_i_8__2_n_3;
  wire ram_reg_0_1_6_11_i_10__2_n_0;
  wire ram_reg_0_1_6_11_i_11__2_n_0;
  wire ram_reg_0_1_6_11_i_7__2_n_0;
  wire ram_reg_0_1_6_11_i_7__2_n_1;
  wire ram_reg_0_1_6_11_i_7__2_n_2;
  wire ram_reg_0_1_6_11_i_7__2_n_3;
  wire ram_reg_0_1_6_11_i_8__3_n_0;
  wire ram_reg_0_1_6_11_i_9__2_n_0;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;
  wire [15:0]sdpo_int;
  wire [0:0]storage_data1;
  wire we_int;
  wire [3:2]NLW_i__i_1__0_CO_UNCONNECTED;
  wire [3:3]NLW_i__i_1__0_O_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \gin_reg.wr_pntr_roll_over_dly_i_1__4 
       (.I0(CO),
        .I1(pntr_roll_over_reg),
        .O(pntr_roll_over));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 i__i_1__0
       (.CI(ram_reg_0_1_6_11_i_7__2_n_0),
        .CO({NLW_i__i_1__0_CO_UNCONNECTED[3:2],i__i_1__0_n_2,i__i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_i__i_1__0_O_UNCONNECTED[3],O}),
        .S({1'b0,\gfwd_mode.storage_data1_reg[0]_0 ,i__i_3__0_n_0,i__i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    i__i_3__0
       (.I0(sdpo_int[14]),
        .I1(CO),
        .O(i__i_3__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__i_4__0
       (.I0(sdpo_int[13]),
        .I1(CO),
        .O(i__i_4__0_n_0));
  LUT5 #(
    .INIT(32'hBABF0000)) 
    pntr_rchd_end_addr0_carry__0_i_1__4
       (.I0(sdpo_int[14]),
        .I1(storage_data1),
        .I2(ram_init_done_i),
        .I3(rom_rd_addr_i),
        .I4(sdpo_int[15]),
        .O(DI[3]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__0_i_2__2
       (.I0(sdpo_int[12]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(storage_data1),
        .I4(sdpo_int[13]),
        .O(DI[2]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__0_i_3__4
       (.I0(sdpo_int[10]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(storage_data1),
        .I4(sdpo_int[11]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry__0_i_4__4
       (.I0(sdpo_int[8]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(storage_data1),
        .I4(sdpo_int[9]),
        .O(DI[0]));
  LUT5 #(
    .INIT(32'h42444222)) 
    pntr_rchd_end_addr0_carry__0_i_5__4
       (.I0(sdpo_int[14]),
        .I1(sdpo_int[15]),
        .I2(storage_data1),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 [3]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__0_i_6__4
       (.I0(sdpo_int[12]),
        .I1(sdpo_int[13]),
        .I2(storage_data1),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 [2]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__0_i_7__2
       (.I0(sdpo_int[10]),
        .I1(sdpo_int[11]),
        .I2(storage_data1),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 [1]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry__0_i_8__2
       (.I0(sdpo_int[8]),
        .I1(sdpo_int[9]),
        .I2(storage_data1),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg_0 [0]));
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    pntr_rchd_end_addr0_carry_i_1__4
       (.I0(sdpo_int[6]),
        .I1(rom_rd_addr_i),
        .I2(ram_init_done_i),
        .I3(storage_data1),
        .I4(sdpo_int[7]),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg [1]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_2__4
       (.I0(sdpo_int[0]),
        .I1(sdpo_int[1]),
        .O(\gin_reg.wr_pntr_roll_over_dly_reg [0]));
  LUT5 #(
    .INIT(32'h18111888)) 
    pntr_rchd_end_addr0_carry_i_3__4
       (.I0(sdpo_int[6]),
        .I1(sdpo_int[7]),
        .I2(storage_data1),
        .I3(ram_init_done_i),
        .I4(rom_rd_addr_i),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_4__4
       (.I0(sdpo_int[4]),
        .I1(sdpo_int[5]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h8)) 
    pntr_rchd_end_addr0_carry_i_5__2
       (.I0(sdpo_int[2]),
        .I1(sdpo_int[3]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h2)) 
    pntr_rchd_end_addr0_carry_i_6__2
       (.I0(sdpo_int[1]),
        .I1(sdpo_int[0]),
        .O(S[0]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[1:0]),
        .DIB(WR_DATA[3:2]),
        .DIC(WR_DATA[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[1:0]),
        .DOB(sdpo_int[3:2]),
        .DOC(sdpo_int[5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_10__2
       (.I0(sdpo_int[4]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_10__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_11__2
       (.I0(sdpo_int[3]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_11__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_12__2
       (.I0(sdpo_int[2]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_12__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_13__2
       (.I0(sdpo_int[1]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_13__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_14__2
       (.I0(sdpo_int[8]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_14__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_15__2
       (.I0(sdpo_int[7]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_15__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_16__2
       (.I0(sdpo_int[6]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_16__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_0_5_i_17__2
       (.I0(sdpo_int[5]),
        .I1(CO),
        .O(ram_reg_0_1_0_5_i_17__2_n_0));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_1__6
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[4] [0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[1]),
        .I4(ram_init_done_i),
        .O(WR_DATA[1]));
  LUT4 #(
    .INIT(16'h1200)) 
    ram_reg_0_1_0_5_i_2__7
       (.I0(s_axis_tvalid_wr_in_i),
        .I1(CO),
        .I2(sdpo_int[0]),
        .I3(ram_init_done_i),
        .O(WR_DATA[0]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_3__5
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[4] [2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[3]),
        .I4(ram_init_done_i),
        .O(WR_DATA[3]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_4__7
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[4] [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[2]),
        .I4(ram_init_done_i),
        .O(WR_DATA[2]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_5__6
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[8] [0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[5]),
        .I4(ram_init_done_i),
        .O(WR_DATA[5]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_0_5_i_6__6
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[4] [3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[4]),
        .I4(ram_init_done_i),
        .O(WR_DATA[4]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_0_5_i_7__2
       (.CI(1'b0),
        .CO({ram_reg_0_1_0_5_i_7__2_n_0,ram_reg_0_1_0_5_i_7__2_n_1,ram_reg_0_1_0_5_i_7__2_n_2,ram_reg_0_1_0_5_i_7__2_n_3}),
        .CYINIT(\gfwd_mode.storage_data1_reg[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gin_reg.rd_pntr_pf_dly_reg[4] ),
        .S({ram_reg_0_1_0_5_i_10__2_n_0,ram_reg_0_1_0_5_i_11__2_n_0,ram_reg_0_1_0_5_i_12__2_n_0,ram_reg_0_1_0_5_i_13__2_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_0_5_i_8__2
       (.CI(ram_reg_0_1_0_5_i_7__2_n_0),
        .CO({ram_reg_0_1_0_5_i_8__2_n_0,ram_reg_0_1_0_5_i_8__2_n_1,ram_reg_0_1_0_5_i_8__2_n_2,ram_reg_0_1_0_5_i_8__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gin_reg.rd_pntr_pf_dly_reg[8] ),
        .S({ram_reg_0_1_0_5_i_14__2_n_0,ram_reg_0_1_0_5_i_15__2_n_0,ram_reg_0_1_0_5_i_16__2_n_0,ram_reg_0_1_0_5_i_17__2_n_0}));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_15
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[13:12]),
        .DIB({\gfwd_mode.m_valid_i_reg ,WR_DATA[14]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[13:12]),
        .DOB(sdpo_int[15:14]),
        .DOC(NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_12_15_i_1__4
       (.I0(O[0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[13]),
        .I4(ram_init_done_i),
        .O(WR_DATA[13]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_12_15_i_2__4
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[12] [3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[12]),
        .I4(ram_init_done_i),
        .O(WR_DATA[12]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_12_15_i_3__4
       (.I0(O[1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[14]),
        .I4(ram_init_done_i),
        .O(WR_DATA[14]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,storage_data1}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[7:6]),
        .DIB(WR_DATA[9:8]),
        .DIC(WR_DATA[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(sdpo_int[7:6]),
        .DOB(sdpo_int[9:8]),
        .DOC(sdpo_int[11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_10__2
       (.I0(sdpo_int[10]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_10__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_11__2
       (.I0(sdpo_int[9]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_11__2_n_0));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_1__7
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[8] [2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[7]),
        .I4(ram_init_done_i),
        .O(WR_DATA[7]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_2__7
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[8] [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[6]),
        .I4(ram_init_done_i),
        .O(WR_DATA[6]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_3__7
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[12] [0]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[9]),
        .I4(ram_init_done_i),
        .O(WR_DATA[9]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_4__7
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[8] [3]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[8]),
        .I4(ram_init_done_i),
        .O(WR_DATA[8]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_5__7
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[12] [2]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[11]),
        .I4(ram_init_done_i),
        .O(WR_DATA[11]));
  LUT5 #(
    .INIT(32'h0B080000)) 
    ram_reg_0_1_6_11_i_6__7
       (.I0(\gin_reg.rd_pntr_pf_dly_reg[12] [1]),
        .I1(s_axis_tvalid_wr_in_i),
        .I2(CO),
        .I3(sdpo_int[10]),
        .I4(ram_init_done_i),
        .O(WR_DATA[10]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_1_6_11_i_7__2
       (.CI(ram_reg_0_1_0_5_i_8__2_n_0),
        .CO({ram_reg_0_1_6_11_i_7__2_n_0,ram_reg_0_1_6_11_i_7__2_n_1,ram_reg_0_1_6_11_i_7__2_n_2,ram_reg_0_1_6_11_i_7__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\gin_reg.rd_pntr_pf_dly_reg[12] ),
        .S({ram_reg_0_1_6_11_i_8__3_n_0,ram_reg_0_1_6_11_i_9__2_n_0,ram_reg_0_1_6_11_i_10__2_n_0,ram_reg_0_1_6_11_i_11__2_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_8__3
       (.I0(sdpo_int[12]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_8__3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_1_6_11_i_9__2
       (.I0(sdpo_int[11]),
        .I1(CO),
        .O(ram_reg_0_1_6_11_i_9__2_n_0));
endmodule

(* ORIG_REF_NAME = "sdpram" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_90
   (\gin_reg.rd_pntr_pf_dly_reg[15] ,
    aclk,
    we_int,
    WR_DATA,
    \gfwd_mode.storage_data1_reg[0] ,
    rom_rd_addr_int);
  output [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  input aclk;
  input we_int;
  input [15:0]WR_DATA;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input rom_rd_addr_int;

  wire [15:0]WR_DATA;
  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  wire rom_rd_addr_int;
  wire we_int;
  wire [1:0]NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[1:0]),
        .DIB(WR_DATA[3:2]),
        .DIC(WR_DATA[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\gin_reg.rd_pntr_pf_dly_reg[15] [1:0]),
        .DOB(\gin_reg.rd_pntr_pf_dly_reg[15] [3:2]),
        .DOC(\gin_reg.rd_pntr_pf_dly_reg[15] [5:4]),
        .DOD(NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_12_15
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[13:12]),
        .DIB(WR_DATA[15:14]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\gin_reg.rd_pntr_pf_dly_reg[15] [13:12]),
        .DOB(\gin_reg.rd_pntr_pf_dly_reg[15] [15:14]),
        .DOC(NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\gfwd_mode.storage_data1_reg[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,rom_rd_addr_int}),
        .DIA(WR_DATA[7:6]),
        .DIB(WR_DATA[9:8]),
        .DIC(WR_DATA[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\gin_reg.rd_pntr_pf_dly_reg[15] [7:6]),
        .DOB(\gin_reg.rd_pntr_pf_dly_reg[15] [9:8]),
        .DOC(\gin_reg.rd_pntr_pf_dly_reg[15] [11:10]),
        .DOD(NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(aclk),
        .WE(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram_top" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram_top
   (ram_init_done_i_reg_0,
    \gin_reg.wr_pntr_pf_dly_reg[13] ,
    \gstage1.q_dly_reg[31] ,
    \gin_reg.rd_pntr_roll_over_dly_reg ,
    DI,
    \gfwd_mode.storage_data1_reg[65] ,
    S,
    \gfwd_mode.storage_data1_reg[66] ,
    \gfwd_mode.storage_data1_reg[66]_0 ,
    ADDRD,
    rom_rd_addr_int,
    \gin_reg.wr_pntr_pf_dly_reg[13]_0 ,
    rom_rd_addr_int_0,
    \gfwd_mode.storage_data1_reg[66]_1 ,
    pntr_roll_over,
    \gfwd_mode.storage_data1_reg[66]_2 ,
    D_0,
    rom_rd_addr_int_1,
    \gfwd_mode.storage_data1_reg[66]_3 ,
    \gfwd_mode.storage_data1_reg[66]_4 ,
    \gin_reg.wr_pntr_pf_dly_reg[15] ,
    \gstage1.q_dly_reg[31]_0 ,
    Q,
    aclk,
    we_int,
    D,
    storage_data1,
    CO,
    s_axis_tvalid_wr_in_i,
    O,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    \gfwd_mode.storage_data1_reg[0]_3 ,
    \gfwd_mode.storage_data1_reg[0]_4 ,
    ADDRA,
    sdp_rd_addr_in_i_1,
    \gfwd_mode.storage_data1_reg[0]_5 ,
    sdp_rd_addr_in_i_2,
    \gfwd_mode.storage_data1_reg[0]_6 ,
    sdpo_int,
    \gfwd_mode.storage_data1_reg[45] );
  output ram_init_done_i_reg_0;
  output \gin_reg.wr_pntr_pf_dly_reg[13] ;
  output \gstage1.q_dly_reg[31] ;
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output [1:0]DI;
  output [32:0]\gfwd_mode.storage_data1_reg[65] ;
  output [3:0]S;
  output [2:0]\gfwd_mode.storage_data1_reg[66] ;
  output [3:0]\gfwd_mode.storage_data1_reg[66]_0 ;
  output [0:0]ADDRD;
  output rom_rd_addr_int;
  output [0:0]\gin_reg.wr_pntr_pf_dly_reg[13]_0 ;
  output rom_rd_addr_int_0;
  output [3:0]\gfwd_mode.storage_data1_reg[66]_1 ;
  output pntr_roll_over;
  output [3:0]\gfwd_mode.storage_data1_reg[66]_2 ;
  output [0:0]D_0;
  output rom_rd_addr_int_1;
  output [0:0]\gfwd_mode.storage_data1_reg[66]_3 ;
  output [2:0]\gfwd_mode.storage_data1_reg[66]_4 ;
  output [0:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  output [31:0]\gstage1.q_dly_reg[31]_0 ;
  input [0:0]Q;
  input aclk;
  input we_int;
  input [0:0]D;
  input [0:0]storage_data1;
  input [0:0]CO;
  input s_axis_tvalid_wr_in_i;
  input [3:0]O;
  input [3:0]\gfwd_mode.storage_data1_reg[0] ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  input [0:0]ADDRA;
  input sdp_rd_addr_in_i_1;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  input sdp_rd_addr_in_i_2;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_6 ;
  input [0:0]sdpo_int;
  input [0:0]\gfwd_mode.storage_data1_reg[45] ;

  wire [0:0]ADDRA;
  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire [0:0]D;
  wire [1:0]DI;
  wire [0:0]D_0;
  wire [3:0]O;
  wire [0:0]Q;
  wire [3:0]S;
  wire [31:24]WR_DATA;
  wire aclk;
  wire [3:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_6 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[45] ;
  wire [32:0]\gfwd_mode.storage_data1_reg[65] ;
  wire [2:0]\gfwd_mode.storage_data1_reg[66] ;
  wire [3:0]\gfwd_mode.storage_data1_reg[66]_0 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[66]_1 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[66]_2 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[66]_3 ;
  wire [2:0]\gfwd_mode.storage_data1_reg[66]_4 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire \gin_reg.wr_pntr_pf_dly_reg[13] ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[13]_0 ;
  wire [0:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  wire \gstage1.q_dly_reg[31] ;
  wire [31:0]\gstage1.q_dly_reg[31]_0 ;
  wire pntr_roll_over;
  wire ram_init_done_i_i_1_n_0;
  wire ram_init_done_i_reg_0;
  wire ram_init_done_i_rep_i_1_n_0;
  wire roll_over_int;
  wire rom_rd_addr_int;
  wire rom_rd_addr_int_0;
  wire rom_rd_addr_int_1;
  wire rom_rd_addr_int_2;
  wire s_axis_tvalid_wr_in_i;
  wire sdp_rd_addr_in_i_1;
  wire sdp_rd_addr_in_i_2;
  wire [0:0]sdpo_int;
  wire sdpram_inst1_n_40;
  wire sdpram_inst1_n_41;
  wire sdpram_inst1_n_42;
  wire sdpram_inst1_n_43;
  wire sdpram_inst1_n_44;
  wire sdpram_inst1_n_45;
  wire sdpram_inst1_n_47;
  wire sdpram_inst1_n_48;
  wire sdpram_inst1_n_49;
  wire sdpram_inst1_n_50;
  wire sdpram_inst1_n_51;
  wire sdpram_inst1_n_52;
  wire sdpram_inst1_n_53;
  wire sdpram_inst1_n_54;
  wire sdpram_inst1_n_55;
  wire sdpram_inst1_n_56;
  wire sdpram_inst1_n_57;
  wire sdpram_inst1_n_58;
  wire sdpram_inst1_n_59;
  wire sdpram_inst1_n_60;
  wire sdpram_inst1_n_61;
  wire sdpram_inst1_n_62;
  wire sdpram_inst1_n_63;
  wire sdpram_inst1_n_64;
  wire sdpram_inst1_n_65;
  wire sdpram_inst1_n_66;
  wire sdpram_inst1_n_67;
  wire sdpram_inst1_n_68;
  wire [0:0]storage_data1;
  wire we_int;

  FDRE #(
    .INIT(1'b0)) 
    \init_addr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(ram_init_done_i_reg_0),
        .R(Q));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \mcf_inst/mcf_dfl_wr_inst/wr_data_int_i_2 
       (.I0(ADDRA),
        .I1(\gin_reg.wr_pntr_pf_dly_reg[13] ),
        .I2(ram_init_done_i_reg_0),
        .I3(sdpo_int),
        .I4(\gfwd_mode.storage_data1_reg[45] ),
        .O(\gin_reg.wr_pntr_pf_dly_reg[15] ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_init_done_i_i_1
       (.I0(ram_init_done_i_reg_0),
        .I1(Q),
        .O(ram_init_done_i_i_1_n_0));
  (* ORIG_CELL_NAME = "ram_init_done_i_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_init_done_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_init_done_i_i_1_n_0),
        .Q(\gin_reg.wr_pntr_pf_dly_reg[13] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ram_init_done_i_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_init_done_i_reg_rep
       (.C(aclk),
        .CE(1'b1),
        .D(ram_init_done_i_rep_i_1_n_0),
        .Q(\gstage1.q_dly_reg[31] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_init_done_i_rep_i_1
       (.I0(ram_init_done_i_reg_0),
        .I1(Q),
        .O(ram_init_done_i_rep_i_1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_0_i_3__0
       (.I0(ADDRA),
        .I1(\gin_reg.wr_pntr_pf_dly_reg[13] ),
        .I2(ram_init_done_i_reg_0),
        .O(ADDRD));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_0_i_3__1
       (.I0(sdp_rd_addr_in_i_1),
        .I1(\gin_reg.wr_pntr_pf_dly_reg[13] ),
        .I2(ram_init_done_i_reg_0),
        .O(rom_rd_addr_int));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_0_i_3__2
       (.I0(\gfwd_mode.storage_data1_reg[0]_5 ),
        .I1(\gin_reg.wr_pntr_pf_dly_reg[13] ),
        .I2(ram_init_done_i_reg_0),
        .O(\gin_reg.wr_pntr_pf_dly_reg[13]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_1_0_0_i_3__3
       (.I0(sdp_rd_addr_in_i_2),
        .I1(\gin_reg.wr_pntr_pf_dly_reg[13] ),
        .I2(ram_init_done_i_reg_0),
        .O(rom_rd_addr_int_0));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_109 sdp_rover_inst1
       (.ADDRD(rom_rd_addr_int_2),
        .CO(CO),
        .D(D),
        .aclk(aclk),
        .pntr_roll_over(pntr_roll_over),
        .ram_init_done_i_reg_rep(\gstage1.q_dly_reg[31] ),
        .roll_over_int(roll_over_int),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_110 sdp_rover_inst2
       (.ADDRD(rom_rd_addr_int_2),
        .aclk(aclk),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .roll_over_int(roll_over_int),
        .storage_data1(storage_data1),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0 sdpram_inst1
       (.ADDRD(rom_rd_addr_int_2),
        .CO(CO),
        .D(D),
        .DI(DI),
        .D_0(D_0),
        .O(O),
        .S(S),
        .WR_DATA({WR_DATA[31],sdpram_inst1_n_40,sdpram_inst1_n_41,sdpram_inst1_n_42,sdpram_inst1_n_43,sdpram_inst1_n_44,sdpram_inst1_n_45,WR_DATA[24],sdpram_inst1_n_47,sdpram_inst1_n_48,sdpram_inst1_n_49,sdpram_inst1_n_50,sdpram_inst1_n_51,sdpram_inst1_n_52,sdpram_inst1_n_53,sdpram_inst1_n_54,sdpram_inst1_n_55,sdpram_inst1_n_56,sdpram_inst1_n_57,sdpram_inst1_n_58,sdpram_inst1_n_59,sdpram_inst1_n_60,sdpram_inst1_n_61,sdpram_inst1_n_62,sdpram_inst1_n_63,sdpram_inst1_n_64,sdpram_inst1_n_65,sdpram_inst1_n_66,sdpram_inst1_n_67,sdpram_inst1_n_68}),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_1 (\gfwd_mode.storage_data1_reg[0]_1 ),
        .\gfwd_mode.storage_data1_reg[0]_2 (\gfwd_mode.storage_data1_reg[0]_2 ),
        .\gfwd_mode.storage_data1_reg[0]_3 (\gfwd_mode.storage_data1_reg[0]_3 ),
        .\gfwd_mode.storage_data1_reg[0]_4 (\gfwd_mode.storage_data1_reg[0]_4 ),
        .\gfwd_mode.storage_data1_reg[0]_5 (\gfwd_mode.storage_data1_reg[0]_6 ),
        .\gfwd_mode.storage_data1_reg[65] (\gfwd_mode.storage_data1_reg[65] [32]),
        .\gfwd_mode.storage_data1_reg[66] (\gfwd_mode.storage_data1_reg[66] ),
        .\gfwd_mode.storage_data1_reg[66]_0 (\gfwd_mode.storage_data1_reg[66]_0 ),
        .\gfwd_mode.storage_data1_reg[66]_1 (\gfwd_mode.storage_data1_reg[66]_1 ),
        .\gfwd_mode.storage_data1_reg[66]_2 (\gfwd_mode.storage_data1_reg[66]_2 ),
        .\gfwd_mode.storage_data1_reg[66]_3 (\gfwd_mode.storage_data1_reg[66]_3 ),
        .\gfwd_mode.storage_data1_reg[66]_4 (\gfwd_mode.storage_data1_reg[66]_4 ),
        .\init_addr_reg[0] (ram_init_done_i_reg_0),
        .ram_init_done_i_reg_rep(\gstage1.q_dly_reg[31] ),
        .rom_rd_addr_int_1(rom_rd_addr_int_1),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int(\gfwd_mode.storage_data1_reg[65] [31:0]),
        .storage_data1(storage_data1),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_111 sdpram_inst2
       (.ADDRD(rom_rd_addr_int_2),
        .D(D),
        .WR_DATA({WR_DATA[31],sdpram_inst1_n_40,sdpram_inst1_n_41,sdpram_inst1_n_42,sdpram_inst1_n_43,sdpram_inst1_n_44,sdpram_inst1_n_45,WR_DATA[24],sdpram_inst1_n_47,sdpram_inst1_n_48,sdpram_inst1_n_49,sdpram_inst1_n_50,sdpram_inst1_n_51,sdpram_inst1_n_52,sdpram_inst1_n_53,sdpram_inst1_n_54,sdpram_inst1_n_55,sdpram_inst1_n_56,sdpram_inst1_n_57,sdpram_inst1_n_58,sdpram_inst1_n_59,sdpram_inst1_n_60,sdpram_inst1_n_61,sdpram_inst1_n_62,sdpram_inst1_n_63,sdpram_inst1_n_64,sdpram_inst1_n_65,sdpram_inst1_n_66,sdpram_inst1_n_67,sdpram_inst1_n_68}),
        .aclk(aclk),
        .\gstage1.q_dly_reg[31] (\gstage1.q_dly_reg[31]_0 ),
        .\init_addr_reg[0] (ram_init_done_i_reg_0),
        .ram_init_done_i_reg_rep(\gstage1.q_dly_reg[31] ),
        .storage_data1(storage_data1),
        .we_int(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram_top" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram_top_131
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    DI,
    sdpo_int,
    S,
    \gstage1.q_dly_reg[7] ,
    \gstage1.q_dly_reg[7]_0 ,
    \gstage1.q_dly_reg[7]_1 ,
    pntr_roll_over,
    \gstage1.q_dly_reg[7]_2 ,
    \gstage1.q_dly_reg[7]_3 ,
    \gstage1.q_dly_reg[7]_4 ,
    \gstage1.q_dly_reg[7]_5 ,
    \gin_reg.rd_pntr_pf_dly_reg[12] ,
    aclk,
    we_int,
    rom_rd_addr_int,
    \gfwd_mode.storage_data1_reg[0] ,
    D,
    ram_init_done_i_reg_rep,
    \init_addr_reg[0] ,
    CO,
    s_axis_tvalid_wr_in_i,
    O,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    \gfwd_mode.storage_data1_reg[0]_3 ,
    \gfwd_mode.storage_data1_reg[0]_4 ,
    \gfwd_mode.storage_data1_reg[0]_5 ,
    WR_DATA);
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output [1:0]DI;
  output [29:0]sdpo_int;
  output [3:0]S;
  output [2:0]\gstage1.q_dly_reg[7] ;
  output [3:0]\gstage1.q_dly_reg[7]_0 ;
  output [3:0]\gstage1.q_dly_reg[7]_1 ;
  output pntr_roll_over;
  output [3:0]\gstage1.q_dly_reg[7]_2 ;
  output [0:0]\gstage1.q_dly_reg[7]_3 ;
  output [2:0]\gstage1.q_dly_reg[7]_4 ;
  output [4:0]\gstage1.q_dly_reg[7]_5 ;
  output [12:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  input aclk;
  input we_int;
  input rom_rd_addr_int;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input [0:0]D;
  input ram_init_done_i_reg_rep;
  input \init_addr_reg[0] ;
  input [0:0]CO;
  input s_axis_tvalid_wr_in_i;
  input [3:0]O;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  input [2:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  input [3:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  input [1:0]WR_DATA;

  wire [0:0]CO;
  wire [0:0]D;
  wire [1:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire [1:0]WR_DATA;
  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_3 ;
  wire [2:0]\gfwd_mode.storage_data1_reg[0]_4 ;
  wire [3:0]\gfwd_mode.storage_data1_reg[0]_5 ;
  wire [12:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire [2:0]\gstage1.q_dly_reg[7] ;
  wire [3:0]\gstage1.q_dly_reg[7]_0 ;
  wire [3:0]\gstage1.q_dly_reg[7]_1 ;
  wire [3:0]\gstage1.q_dly_reg[7]_2 ;
  wire [0:0]\gstage1.q_dly_reg[7]_3 ;
  wire [2:0]\gstage1.q_dly_reg[7]_4 ;
  wire [4:0]\gstage1.q_dly_reg[7]_5 ;
  wire \init_addr_reg[0] ;
  wire pntr_roll_over;
  wire ram_init_done_i_reg_rep;
  wire roll_over_int;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;
  wire [29:0]sdpo_int;
  wire sdpram_inst1_n_36;
  wire sdpram_inst1_n_37;
  wire sdpram_inst1_n_38;
  wire sdpram_inst1_n_39;
  wire sdpram_inst1_n_40;
  wire sdpram_inst1_n_41;
  wire sdpram_inst1_n_42;
  wire sdpram_inst1_n_43;
  wire sdpram_inst1_n_44;
  wire sdpram_inst1_n_45;
  wire sdpram_inst1_n_46;
  wire sdpram_inst1_n_47;
  wire sdpram_inst1_n_48;
  wire sdpram_inst1_n_49;
  wire sdpram_inst1_n_50;
  wire sdpram_inst1_n_51;
  wire sdpram_inst1_n_52;
  wire we_int;

  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_132 sdp_rover_inst1
       (.CO(CO),
        .D(D),
        .aclk(aclk),
        .pntr_roll_over(pntr_roll_over),
        .ram_init_done_i_reg_rep(ram_init_done_i_reg_rep),
        .roll_over_int(roll_over_int),
        .rom_rd_addr_int(rom_rd_addr_int),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_133 sdp_rover_inst2
       (.aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .roll_over_int(roll_over_int),
        .rom_rd_addr_int(rom_rd_addr_int),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_134 sdpram_inst1
       (.CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .S(S),
        .WR_DATA({sdpram_inst1_n_36,sdpram_inst1_n_37,sdpram_inst1_n_38,sdpram_inst1_n_39,sdpram_inst1_n_40,sdpram_inst1_n_41,sdpram_inst1_n_42,sdpram_inst1_n_43,sdpram_inst1_n_44,sdpram_inst1_n_45,sdpram_inst1_n_46,sdpram_inst1_n_47,sdpram_inst1_n_48,sdpram_inst1_n_49,sdpram_inst1_n_50,sdpram_inst1_n_51,sdpram_inst1_n_52}),
        .aclk(aclk),
        .\gfwd_mode.m_valid_i_reg (WR_DATA),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_1 ),
        .\gfwd_mode.storage_data1_reg[0]_1 (\gfwd_mode.storage_data1_reg[0]_2 ),
        .\gfwd_mode.storage_data1_reg[0]_2 (\gfwd_mode.storage_data1_reg[0]_3 ),
        .\gfwd_mode.storage_data1_reg[0]_3 (\gfwd_mode.storage_data1_reg[0]_4 ),
        .\gfwd_mode.storage_data1_reg[0]_4 (\gfwd_mode.storage_data1_reg[0]_5 ),
        .\gstage1.q_dly_reg[7] (\gstage1.q_dly_reg[7] ),
        .\gstage1.q_dly_reg[7]_0 (\gstage1.q_dly_reg[7]_0 ),
        .\gstage1.q_dly_reg[7]_1 (\gstage1.q_dly_reg[7]_1 ),
        .\gstage1.q_dly_reg[7]_2 (\gstage1.q_dly_reg[7]_2 ),
        .\gstage1.q_dly_reg[7]_3 (\gstage1.q_dly_reg[7]_3 ),
        .\gstage1.q_dly_reg[7]_4 (\gstage1.q_dly_reg[7]_4 ),
        .\gstage1.q_dly_reg[7]_5 (\gstage1.q_dly_reg[7]_5 ),
        .\init_addr_reg[0] (\init_addr_reg[0] ),
        .ram_init_done_i_reg_rep(ram_init_done_i_reg_rep),
        .rom_rd_addr_int(rom_rd_addr_int),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int(sdpo_int),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_135 sdpram_inst2
       (.WR_DATA({sdpram_inst1_n_36,sdpram_inst1_n_37,sdpram_inst1_n_38,sdpram_inst1_n_39,sdpram_inst1_n_40,WR_DATA[0],sdpram_inst1_n_41,sdpram_inst1_n_42,sdpram_inst1_n_43,sdpram_inst1_n_44,sdpram_inst1_n_45,sdpram_inst1_n_46,sdpram_inst1_n_47,sdpram_inst1_n_48,sdpram_inst1_n_49,sdpram_inst1_n_50,sdpram_inst1_n_51,sdpram_inst1_n_52}),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gin_reg.rd_pntr_pf_dly_reg[12] (\gin_reg.rd_pntr_pf_dly_reg[12] ),
        .rom_rd_addr_int(rom_rd_addr_int),
        .we_int(we_int));
endmodule

(* ORIG_REF_NAME = "sdpram_top" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    sdpo_int,
    p_0_in1_in,
    S,
    DI,
    \gin_reg.wr_pntr_roll_over_dly_reg ,
    pntr_roll_over,
    \gin_reg.wr_pntr_roll_over_dly_reg_0 ,
    \gin_reg.wr_pntr_pf_dly_reg[15] ,
    aclk,
    we_int,
    ADDRD,
    ADDRA,
    \gfwd_mode.storage_data1_reg[0] ,
    CO,
    s_axis_tvalid_wr_in_i,
    ram_init_done_i,
    \gfwd_mode.storage_data1_reg[45] ,
    \gfwd_mode.storage_data1_reg[45]_0 ,
    rom_rd_addr_i);
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output [15:0]sdpo_int;
  output [14:0]p_0_in1_in;
  output [3:0]S;
  output [3:0]DI;
  output [1:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  output pntr_roll_over;
  output [3:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  output [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  input aclk;
  input we_int;
  input [0:0]ADDRD;
  input [0:0]ADDRA;
  input \gfwd_mode.storage_data1_reg[0] ;
  input [0:0]CO;
  input s_axis_tvalid_wr_in_i;
  input ram_init_done_i;
  input \gfwd_mode.storage_data1_reg[45] ;
  input [0:0]\gfwd_mode.storage_data1_reg[45]_0 ;
  input rom_rd_addr_i;

  wire [0:0]ADDRA;
  wire [0:0]ADDRD;
  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]S;
  wire [15:15]WR_DATA_0;
  wire aclk;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[45] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[45]_0 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  wire [1:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  wire [3:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  wire [14:0]p_0_in1_in;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire roll_over_int;
  wire rom_rd_addr_i;
  wire s_axis_tvalid_wr_in_i;
  wire [15:0]sdpo_int;
  wire sdpram_inst1_n_0;
  wire sdpram_inst1_n_1;
  wire sdpram_inst1_n_10;
  wire sdpram_inst1_n_11;
  wire sdpram_inst1_n_12;
  wire sdpram_inst1_n_13;
  wire sdpram_inst1_n_14;
  wire sdpram_inst1_n_2;
  wire sdpram_inst1_n_3;
  wire sdpram_inst1_n_4;
  wire sdpram_inst1_n_5;
  wire sdpram_inst1_n_6;
  wire sdpram_inst1_n_7;
  wire sdpram_inst1_n_8;
  wire sdpram_inst1_n_9;
  wire we_int;

  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1 sdp_rover_inst1
       (.ADDRA(ADDRA),
        .ADDRD(ADDRD),
        .CO(CO),
        .aclk(aclk),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .ram_init_done_i(ram_init_done_i),
        .roll_over_int(roll_over_int),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_16 sdp_rover_inst2
       (.ADDRD(ADDRD),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .roll_over_int(roll_over_int),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2 sdpram_inst1
       (.ADDRA(ADDRA),
        .ADDRD(ADDRD),
        .CO(CO),
        .DI(DI),
        .S(S),
        .WR_DATA({sdpram_inst1_n_0,sdpram_inst1_n_1,sdpram_inst1_n_2,sdpram_inst1_n_3,sdpram_inst1_n_4,sdpram_inst1_n_5,sdpram_inst1_n_6,sdpram_inst1_n_7,sdpram_inst1_n_8,sdpram_inst1_n_9,sdpram_inst1_n_10,sdpram_inst1_n_11,sdpram_inst1_n_12,sdpram_inst1_n_13,sdpram_inst1_n_14}),
        .aclk(aclk),
        .\gfwd_mode.m_valid_i_reg (WR_DATA_0),
        .\gfwd_mode.storage_data1_reg[45] (\gfwd_mode.storage_data1_reg[45] ),
        .\gfwd_mode.storage_data1_reg[45]_0 (\gfwd_mode.storage_data1_reg[45]_0 ),
        .\gin_reg.wr_pntr_roll_over_dly_reg (\gin_reg.wr_pntr_roll_over_dly_reg ),
        .\gin_reg.wr_pntr_roll_over_dly_reg_0 (\gin_reg.wr_pntr_roll_over_dly_reg_0 ),
        .p_0_in1_in(p_0_in1_in),
        .pntr_roll_over(pntr_roll_over),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int(sdpo_int),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_17 sdpram_inst2
       (.ADDRD(ADDRD),
        .WR_DATA({WR_DATA_0,sdpram_inst1_n_0,sdpram_inst1_n_1,sdpram_inst1_n_2,sdpram_inst1_n_3,sdpram_inst1_n_4,sdpram_inst1_n_5,sdpram_inst1_n_6,sdpram_inst1_n_7,sdpram_inst1_n_8,sdpram_inst1_n_9,sdpram_inst1_n_10,sdpram_inst1_n_11,sdpram_inst1_n_12,sdpram_inst1_n_13,sdpram_inst1_n_14}),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gin_reg.wr_pntr_pf_dly_reg[15] (\gin_reg.wr_pntr_pf_dly_reg[15] ),
        .we_int(we_int));
  LUT6 #(
    .INIT(64'hFECE3202FFFF0000)) 
    wr_data_int
       (.I0(sdpo_int[15]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[14]),
        .I4(ADDRD),
        .I5(ram_init_done_i),
        .O(WR_DATA_0));
endmodule

(* ORIG_REF_NAME = "sdpram_top" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_31
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    sdpo_int,
    O,
    \gin_reg.rd_pntr_pf_dly_reg[12] ,
    \gin_reg.rd_pntr_pf_dly_reg[8] ,
    \gin_reg.rd_pntr_pf_dly_reg[4] ,
    S,
    DI,
    \gin_reg.wr_pntr_roll_over_dly_reg ,
    pntr_roll_over,
    \gin_reg.wr_pntr_roll_over_dly_reg_0 ,
    \gin_reg.rd_pntr_pf_dly_reg[15] ,
    aclk,
    we_int,
    rom_rd_addr_int,
    ADDRA,
    storage_data1,
    CO,
    s_axis_tvalid_wr_in_i,
    ram_init_done_i,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    rom_rd_addr_i);
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output [15:0]sdpo_int;
  output [2:0]O;
  output [3:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  output [3:0]\gin_reg.rd_pntr_pf_dly_reg[8] ;
  output [3:0]\gin_reg.rd_pntr_pf_dly_reg[4] ;
  output [3:0]S;
  output [3:0]DI;
  output [1:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  output pntr_roll_over;
  output [3:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  output [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  input aclk;
  input we_int;
  input rom_rd_addr_int;
  input [0:0]ADDRA;
  input [0:0]storage_data1;
  input [0:0]CO;
  input s_axis_tvalid_wr_in_i;
  input ram_init_done_i;
  input \gfwd_mode.storage_data1_reg[0] ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  input rom_rd_addr_i;

  wire [0:0]ADDRA;
  wire [0:0]CO;
  wire [3:0]DI;
  wire [2:0]O;
  wire [3:0]S;
  wire aclk;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_0 ;
  wire [3:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  wire [3:0]\gin_reg.rd_pntr_pf_dly_reg[4] ;
  wire [3:0]\gin_reg.rd_pntr_pf_dly_reg[8] ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire [1:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  wire [3:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire roll_over_int;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;
  wire [15:0]sdpo_int;
  wire sdpram_inst1_n_0;
  wire sdpram_inst1_n_1;
  wire sdpram_inst1_n_10;
  wire sdpram_inst1_n_11;
  wire sdpram_inst1_n_12;
  wire sdpram_inst1_n_13;
  wire sdpram_inst1_n_14;
  wire sdpram_inst1_n_2;
  wire sdpram_inst1_n_3;
  wire sdpram_inst1_n_4;
  wire sdpram_inst1_n_5;
  wire sdpram_inst1_n_6;
  wire sdpram_inst1_n_7;
  wire sdpram_inst1_n_8;
  wire sdpram_inst1_n_9;
  wire [0:0]storage_data1;
  wire we_int;
  wire wr_data_int_n_0;

  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_32 sdp_rover_inst1
       (.CO(CO),
        .aclk(aclk),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .ram_init_done_i(ram_init_done_i),
        .roll_over_int(roll_over_int),
        .rom_rd_addr_int(rom_rd_addr_int),
        .storage_data1(storage_data1),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_33 sdp_rover_inst2
       (.ADDRA(ADDRA),
        .aclk(aclk),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .roll_over_int(roll_over_int),
        .rom_rd_addr_int(rom_rd_addr_int),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_34 sdpram_inst1
       (.CO(CO),
        .DI(DI),
        .O(O),
        .S(S),
        .WR_DATA({sdpram_inst1_n_0,sdpram_inst1_n_1,sdpram_inst1_n_2,sdpram_inst1_n_3,sdpram_inst1_n_4,sdpram_inst1_n_5,sdpram_inst1_n_6,sdpram_inst1_n_7,sdpram_inst1_n_8,sdpram_inst1_n_9,sdpram_inst1_n_10,sdpram_inst1_n_11,sdpram_inst1_n_12,sdpram_inst1_n_13,sdpram_inst1_n_14}),
        .aclk(aclk),
        .\gfwd_mode.m_valid_i_reg (wr_data_int_n_0),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gin_reg.rd_pntr_pf_dly_reg[12] (\gin_reg.rd_pntr_pf_dly_reg[12] ),
        .\gin_reg.rd_pntr_pf_dly_reg[4] (\gin_reg.rd_pntr_pf_dly_reg[4] ),
        .\gin_reg.rd_pntr_pf_dly_reg[8] (\gin_reg.rd_pntr_pf_dly_reg[8] ),
        .\gin_reg.wr_pntr_roll_over_dly_reg (\gin_reg.wr_pntr_roll_over_dly_reg ),
        .\gin_reg.wr_pntr_roll_over_dly_reg_0 (\gin_reg.wr_pntr_roll_over_dly_reg_0 ),
        .pntr_roll_over(pntr_roll_over),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .rom_rd_addr_int(rom_rd_addr_int),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int(sdpo_int),
        .storage_data1(storage_data1),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_35 sdpram_inst2
       (.ADDRA(ADDRA),
        .WR_DATA({wr_data_int_n_0,sdpram_inst1_n_0,sdpram_inst1_n_1,sdpram_inst1_n_2,sdpram_inst1_n_3,sdpram_inst1_n_4,sdpram_inst1_n_5,sdpram_inst1_n_6,sdpram_inst1_n_7,sdpram_inst1_n_8,sdpram_inst1_n_9,sdpram_inst1_n_10,sdpram_inst1_n_11,sdpram_inst1_n_12,sdpram_inst1_n_13,sdpram_inst1_n_14}),
        .aclk(aclk),
        .\gin_reg.rd_pntr_pf_dly_reg[15] (\gin_reg.rd_pntr_pf_dly_reg[15] ),
        .rom_rd_addr_int(rom_rd_addr_int),
        .we_int(we_int));
  LUT6 #(
    .INIT(64'hFECE3202FFFF0000)) 
    wr_data_int
       (.I0(sdpo_int[15]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(O[2]),
        .I4(rom_rd_addr_int),
        .I5(ram_init_done_i),
        .O(wr_data_int_n_0));
endmodule

(* ORIG_REF_NAME = "sdpram_top" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_58
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    sdpo_int,
    p_0_in1_in,
    S,
    DI,
    \gin_reg.wr_pntr_roll_over_dly_reg ,
    pntr_roll_over,
    \gin_reg.wr_pntr_roll_over_dly_reg_0 ,
    \gin_reg.wr_pntr_pf_dly_reg[15] ,
    aclk,
    we_int,
    \gfwd_mode.storage_data1_reg[0] ,
    storage_data1,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    CO,
    s_axis_tvalid_wr_in_i,
    ram_init_done_i,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    \gfwd_mode.storage_data1_reg[0]_2 ,
    rom_rd_addr_i);
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output [15:0]sdpo_int;
  output [14:0]p_0_in1_in;
  output [3:0]S;
  output [3:0]DI;
  output [1:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  output pntr_roll_over;
  output [3:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  output [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  input aclk;
  input we_int;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input [0:0]storage_data1;
  input \gfwd_mode.storage_data1_reg[0]_0 ;
  input [0:0]CO;
  input s_axis_tvalid_wr_in_i;
  input ram_init_done_i;
  input \gfwd_mode.storage_data1_reg[0]_1 ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  input rom_rd_addr_i;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]S;
  wire [15:15]WR_DATA;
  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire \gfwd_mode.storage_data1_reg[0]_1 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_2 ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire [15:0]\gin_reg.wr_pntr_pf_dly_reg[15] ;
  wire [1:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  wire [3:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  wire [14:0]p_0_in1_in;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire roll_over_int;
  wire rom_rd_addr_i;
  wire s_axis_tvalid_wr_in_i;
  wire [15:0]sdpo_int;
  wire sdpram_inst1_n_0;
  wire sdpram_inst1_n_1;
  wire sdpram_inst1_n_10;
  wire sdpram_inst1_n_11;
  wire sdpram_inst1_n_12;
  wire sdpram_inst1_n_13;
  wire sdpram_inst1_n_14;
  wire sdpram_inst1_n_2;
  wire sdpram_inst1_n_3;
  wire sdpram_inst1_n_4;
  wire sdpram_inst1_n_5;
  wire sdpram_inst1_n_6;
  wire sdpram_inst1_n_7;
  wire sdpram_inst1_n_8;
  wire sdpram_inst1_n_9;
  wire [0:0]storage_data1;
  wire we_int;

  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_59 sdp_rover_inst1
       (.CO(CO),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .ram_init_done_i(ram_init_done_i),
        .roll_over_int(roll_over_int),
        .storage_data1(storage_data1),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_60 sdp_rover_inst2
       (.aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .roll_over_int(roll_over_int),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_61 sdpram_inst1
       (.CO(CO),
        .DI(DI),
        .S(S),
        .WR_DATA({sdpram_inst1_n_0,sdpram_inst1_n_1,sdpram_inst1_n_2,sdpram_inst1_n_3,sdpram_inst1_n_4,sdpram_inst1_n_5,sdpram_inst1_n_6,sdpram_inst1_n_7,sdpram_inst1_n_8,sdpram_inst1_n_9,sdpram_inst1_n_10,sdpram_inst1_n_11,sdpram_inst1_n_12,sdpram_inst1_n_13,sdpram_inst1_n_14}),
        .aclk(aclk),
        .\gfwd_mode.m_valid_i_reg (WR_DATA),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_1 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_2 ),
        .\gfwd_mode.storage_data1_reg[0]_1 (\gfwd_mode.storage_data1_reg[0] ),
        .\gin_reg.wr_pntr_roll_over_dly_reg (\gin_reg.wr_pntr_roll_over_dly_reg ),
        .\gin_reg.wr_pntr_roll_over_dly_reg_0 (\gin_reg.wr_pntr_roll_over_dly_reg_0 ),
        .p_0_in1_in(p_0_in1_in),
        .pntr_roll_over(pntr_roll_over),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int(sdpo_int),
        .storage_data1(storage_data1),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_62 sdpram_inst2
       (.WR_DATA({WR_DATA,sdpram_inst1_n_0,sdpram_inst1_n_1,sdpram_inst1_n_2,sdpram_inst1_n_3,sdpram_inst1_n_4,sdpram_inst1_n_5,sdpram_inst1_n_6,sdpram_inst1_n_7,sdpram_inst1_n_8,sdpram_inst1_n_9,sdpram_inst1_n_10,sdpram_inst1_n_11,sdpram_inst1_n_12,sdpram_inst1_n_13,sdpram_inst1_n_14}),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0] ),
        .\gin_reg.wr_pntr_pf_dly_reg[15] (\gin_reg.wr_pntr_pf_dly_reg[15] ),
        .we_int(we_int));
  LUT6 #(
    .INIT(64'hFECE3202FFFF0000)) 
    \wr_data_int_inferred__0/i_ 
       (.I0(sdpo_int[15]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(p_0_in1_in[14]),
        .I4(\gfwd_mode.storage_data1_reg[0] ),
        .I5(ram_init_done_i),
        .O(WR_DATA));
endmodule

(* ORIG_REF_NAME = "sdpram_top" *) 
module design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_86
   (\gin_reg.rd_pntr_roll_over_dly_reg ,
    sdpo_int,
    O,
    \gin_reg.rd_pntr_pf_dly_reg[12] ,
    \gin_reg.rd_pntr_pf_dly_reg[8] ,
    \gin_reg.rd_pntr_pf_dly_reg[4] ,
    S,
    DI,
    \gin_reg.wr_pntr_roll_over_dly_reg ,
    pntr_roll_over,
    \gin_reg.wr_pntr_roll_over_dly_reg_0 ,
    \gin_reg.rd_pntr_pf_dly_reg[15] ,
    aclk,
    we_int,
    rom_rd_addr_int,
    \gfwd_mode.storage_data1_reg[0] ,
    storage_data1,
    CO,
    s_axis_tvalid_wr_in_i,
    ram_init_done_i,
    \gfwd_mode.storage_data1_reg[0]_0 ,
    \gfwd_mode.storage_data1_reg[0]_1 ,
    rom_rd_addr_i);
  output \gin_reg.rd_pntr_roll_over_dly_reg ;
  output [15:0]sdpo_int;
  output [2:0]O;
  output [3:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  output [3:0]\gin_reg.rd_pntr_pf_dly_reg[8] ;
  output [3:0]\gin_reg.rd_pntr_pf_dly_reg[4] ;
  output [3:0]S;
  output [3:0]DI;
  output [1:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  output pntr_roll_over;
  output [3:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  output [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  input aclk;
  input we_int;
  input rom_rd_addr_int;
  input [0:0]\gfwd_mode.storage_data1_reg[0] ;
  input [0:0]storage_data1;
  input [0:0]CO;
  input s_axis_tvalid_wr_in_i;
  input ram_init_done_i;
  input \gfwd_mode.storage_data1_reg[0]_0 ;
  input [0:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  input rom_rd_addr_i;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [2:0]O;
  wire [3:0]S;
  wire aclk;
  wire [0:0]\gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[0]_0 ;
  wire [0:0]\gfwd_mode.storage_data1_reg[0]_1 ;
  wire [3:0]\gin_reg.rd_pntr_pf_dly_reg[12] ;
  wire [15:0]\gin_reg.rd_pntr_pf_dly_reg[15] ;
  wire [3:0]\gin_reg.rd_pntr_pf_dly_reg[4] ;
  wire [3:0]\gin_reg.rd_pntr_pf_dly_reg[8] ;
  wire \gin_reg.rd_pntr_roll_over_dly_reg ;
  wire [1:0]\gin_reg.wr_pntr_roll_over_dly_reg ;
  wire [3:0]\gin_reg.wr_pntr_roll_over_dly_reg_0 ;
  wire pntr_roll_over;
  wire pntr_roll_over_reg;
  wire ram_init_done_i;
  wire roll_over_int;
  wire rom_rd_addr_i;
  wire rom_rd_addr_int;
  wire s_axis_tvalid_wr_in_i;
  wire [15:0]sdpo_int;
  wire sdpram_inst1_n_0;
  wire sdpram_inst1_n_1;
  wire sdpram_inst1_n_10;
  wire sdpram_inst1_n_11;
  wire sdpram_inst1_n_12;
  wire sdpram_inst1_n_13;
  wire sdpram_inst1_n_14;
  wire sdpram_inst1_n_2;
  wire sdpram_inst1_n_3;
  wire sdpram_inst1_n_4;
  wire sdpram_inst1_n_5;
  wire sdpram_inst1_n_6;
  wire sdpram_inst1_n_7;
  wire sdpram_inst1_n_8;
  wire sdpram_inst1_n_9;
  wire [0:0]storage_data1;
  wire we_int;
  wire \wr_data_int_inferred__0/i__n_0 ;

  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_87 sdp_rover_inst1
       (.CO(CO),
        .aclk(aclk),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .ram_init_done_i(ram_init_done_i),
        .roll_over_int(roll_over_int),
        .rom_rd_addr_int(rom_rd_addr_int),
        .storage_data1(storage_data1),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_88 sdp_rover_inst2
       (.aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gin_reg.rd_pntr_roll_over_dly_reg (\gin_reg.rd_pntr_roll_over_dly_reg ),
        .roll_over_int(roll_over_int),
        .rom_rd_addr_int(rom_rd_addr_int),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_89 sdpram_inst1
       (.CO(CO),
        .DI(DI),
        .O(O),
        .S(S),
        .WR_DATA({sdpram_inst1_n_0,sdpram_inst1_n_1,sdpram_inst1_n_2,sdpram_inst1_n_3,sdpram_inst1_n_4,sdpram_inst1_n_5,sdpram_inst1_n_6,sdpram_inst1_n_7,sdpram_inst1_n_8,sdpram_inst1_n_9,sdpram_inst1_n_10,sdpram_inst1_n_11,sdpram_inst1_n_12,sdpram_inst1_n_13,sdpram_inst1_n_14}),
        .aclk(aclk),
        .\gfwd_mode.m_valid_i_reg (\wr_data_int_inferred__0/i__n_0 ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0]_0 ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0]_1 ),
        .\gin_reg.rd_pntr_pf_dly_reg[12] (\gin_reg.rd_pntr_pf_dly_reg[12] ),
        .\gin_reg.rd_pntr_pf_dly_reg[4] (\gin_reg.rd_pntr_pf_dly_reg[4] ),
        .\gin_reg.rd_pntr_pf_dly_reg[8] (\gin_reg.rd_pntr_pf_dly_reg[8] ),
        .\gin_reg.wr_pntr_roll_over_dly_reg (\gin_reg.wr_pntr_roll_over_dly_reg ),
        .\gin_reg.wr_pntr_roll_over_dly_reg_0 (\gin_reg.wr_pntr_roll_over_dly_reg_0 ),
        .pntr_roll_over(pntr_roll_over),
        .pntr_roll_over_reg(pntr_roll_over_reg),
        .ram_init_done_i(ram_init_done_i),
        .rom_rd_addr_i(rom_rd_addr_i),
        .rom_rd_addr_int(rom_rd_addr_int),
        .s_axis_tvalid_wr_in_i(s_axis_tvalid_wr_in_i),
        .sdpo_int(sdpo_int),
        .storage_data1(storage_data1),
        .we_int(we_int));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_90 sdpram_inst2
       (.WR_DATA({\wr_data_int_inferred__0/i__n_0 ,sdpram_inst1_n_0,sdpram_inst1_n_1,sdpram_inst1_n_2,sdpram_inst1_n_3,sdpram_inst1_n_4,sdpram_inst1_n_5,sdpram_inst1_n_6,sdpram_inst1_n_7,sdpram_inst1_n_8,sdpram_inst1_n_9,sdpram_inst1_n_10,sdpram_inst1_n_11,sdpram_inst1_n_12,sdpram_inst1_n_13,sdpram_inst1_n_14}),
        .aclk(aclk),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gin_reg.rd_pntr_pf_dly_reg[15] (\gin_reg.rd_pntr_pf_dly_reg[15] ),
        .rom_rd_addr_int(rom_rd_addr_int),
        .we_int(we_int));
  LUT6 #(
    .INIT(64'hFECE3202FFFF0000)) 
    \wr_data_int_inferred__0/i_ 
       (.I0(sdpo_int[15]),
        .I1(CO),
        .I2(s_axis_tvalid_wr_in_i),
        .I3(O[2]),
        .I4(rom_rd_addr_int),
        .I5(ram_init_done_i),
        .O(\wr_data_int_inferred__0/i__n_0 ));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff
   (ch_mask_mm2s,
    D,
    \ch_arb_cntr_reg_reg[2] ,
    \ch_mask_reg[1] ,
    \gfwd_mode.storage_data1_reg[36] ,
    aclk,
    Q,
    s_axis_tready_arb_rs_in,
    curr_state,
    \vfifo_mm2s_channel_full_reg_reg[1] ,
    Q_reg_0,
    Q_reg_1,
    \ch_mask_reg[0] ,
    reg_slice_payload_in);
  output [0:0]ch_mask_mm2s;
  output [1:0]D;
  output \ch_arb_cntr_reg_reg[2] ;
  output \ch_mask_reg[1] ;
  input \gfwd_mode.storage_data1_reg[36] ;
  input aclk;
  input [2:0]Q;
  input s_axis_tready_arb_rs_in;
  input curr_state;
  input [1:0]\vfifo_mm2s_channel_full_reg_reg[1] ;
  input Q_reg_0;
  input Q_reg_1;
  input \ch_mask_reg[0] ;
  input [0:0]reg_slice_payload_in;

  wire [1:0]D;
  wire [2:0]Q;
  wire Q_reg_0;
  wire Q_reg_1;
  wire aclk;
  wire \ch_arb_cntr_reg_reg[2] ;
  wire [0:0]ch_mask_mm2s;
  wire \ch_mask_reg[0] ;
  wire \ch_mask_reg[1] ;
  wire curr_state;
  wire \gfwd_mode.storage_data1_reg[36] ;
  wire [0:0]reg_slice_payload_in;
  wire s_axis_tready_arb_rs_in;
  wire [1:0]\vfifo_mm2s_channel_full_reg_reg[1] ;

  LUT5 #(
    .INIT(32'h0000FFFB)) 
    \FSM_onehot_gfwd_rev.state[3]_i_4 
       (.I0(ch_mask_mm2s),
        .I1(\ch_mask_reg[0] ),
        .I2(\vfifo_mm2s_channel_full_reg_reg[1] [0]),
        .I3(Q_reg_1),
        .I4(reg_slice_payload_in),
        .O(\ch_arb_cntr_reg_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[36] ),
        .Q(ch_mask_mm2s),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8A20)) 
    \ch_arb_cntr_reg[0]_i_1 
       (.I0(curr_state),
        .I1(\ch_arb_cntr_reg_reg[2] ),
        .I2(s_axis_tready_arb_rs_in),
        .I3(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFEF001000000000)) 
    \ch_arb_cntr_reg[2]_i_1 
       (.I0(Q[1]),
        .I1(\ch_arb_cntr_reg_reg[2] ),
        .I2(s_axis_tready_arb_rs_in),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(curr_state),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h020202AA)) 
    \ch_mask[1]_i_2 
       (.I0(\ch_arb_cntr_reg_reg[2] ),
        .I1(\vfifo_mm2s_channel_full_reg_reg[1] [1]),
        .I2(Q_reg_0),
        .I3(\vfifo_mm2s_channel_full_reg_reg[1] [0]),
        .I4(Q_reg_1),
        .O(\ch_mask_reg[1] ));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff_157
   (ch_mask_mm2s,
    D,
    \ch_arb_cntr_reg_reg[3] ,
    next_state,
    next_channel14_out,
    reg_slice_payload_in,
    \ch_mask_reg[1] ,
    \ch_mask_reg[0] ,
    \gfwd_mode.storage_data1_reg[36] ,
    aclk,
    Q,
    curr_state,
    Q_reg_0,
    \vfifo_mm2s_channel_full_reg_reg[1] ,
    \ch_mask_reg[0]_0 ,
    Q_reg_1,
    s_axis_tready_arb_rs_in,
    Q_reg_2,
    p_2_in,
    \vfifo_mm2s_channel_full_reg_reg[1]_0 );
  output [0:0]ch_mask_mm2s;
  output [0:0]D;
  output \ch_arb_cntr_reg_reg[3] ;
  output next_state;
  output next_channel14_out;
  output [0:0]reg_slice_payload_in;
  output \ch_mask_reg[1] ;
  output \ch_mask_reg[0] ;
  input \gfwd_mode.storage_data1_reg[36] ;
  input aclk;
  input [3:0]Q;
  input curr_state;
  input Q_reg_0;
  input [1:0]\vfifo_mm2s_channel_full_reg_reg[1] ;
  input \ch_mask_reg[0]_0 ;
  input [0:0]Q_reg_1;
  input s_axis_tready_arb_rs_in;
  input Q_reg_2;
  input p_2_in;
  input \vfifo_mm2s_channel_full_reg_reg[1]_0 ;

  wire [0:0]D;
  wire [3:0]Q;
  wire Q_reg_0;
  wire [0:0]Q_reg_1;
  wire Q_reg_2;
  wire aclk;
  wire \ch_arb_cntr_reg_reg[3] ;
  wire [0:0]ch_mask_mm2s;
  wire \ch_mask_reg[0] ;
  wire \ch_mask_reg[0]_0 ;
  wire \ch_mask_reg[1] ;
  wire curr_state;
  wire \gfwd_mode.storage_data1_reg[36] ;
  wire next_channel14_out;
  wire next_state;
  wire p_2_in;
  wire [0:0]reg_slice_payload_in;
  wire s_axis_tready_arb_rs_in;
  wire [1:0]\vfifo_mm2s_channel_full_reg_reg[1] ;
  wire \vfifo_mm2s_channel_full_reg_reg[1]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[36] ),
        .Q(ch_mask_mm2s),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFE0001FFFFFFFF)) 
    \ch_arb_cntr_reg[3]_i_1 
       (.I0(Q[0]),
        .I1(\ch_arb_cntr_reg_reg[3] ),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(curr_state),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \ch_mask[0]_i_1 
       (.I0(p_2_in),
        .I1(next_channel14_out),
        .I2(\vfifo_mm2s_channel_full_reg_reg[1]_0 ),
        .I3(\ch_mask_reg[0]_0 ),
        .O(\ch_mask_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \ch_mask[1]_i_1 
       (.I0(\ch_mask_reg[0]_0 ),
        .I1(next_channel14_out),
        .I2(\vfifo_mm2s_channel_full_reg_reg[1]_0 ),
        .I3(p_2_in),
        .O(\ch_mask_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFDFFFF)) 
    curr_state_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(curr_state),
        .I5(\ch_arb_cntr_reg_reg[3] ),
        .O(next_state));
  LUT4 #(
    .INIT(16'h0010)) 
    \gfwd_rev.storage_data1[0]_i_2 
       (.I0(Q_reg_2),
        .I1(\vfifo_mm2s_channel_full_reg_reg[1] [1]),
        .I2(p_2_in),
        .I3(ch_mask_mm2s),
        .O(reg_slice_payload_in));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \gfwd_rev.storage_data1[1]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(curr_state),
        .I3(\ch_arb_cntr_reg_reg[3] ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(next_channel14_out));
  LUT6 #(
    .INIT(64'h55555455FFFFFFFF)) 
    \gfwd_rev.storage_data2[0]_i_2 
       (.I0(reg_slice_payload_in),
        .I1(Q_reg_0),
        .I2(\vfifo_mm2s_channel_full_reg_reg[1] [0]),
        .I3(\ch_mask_reg[0]_0 ),
        .I4(Q_reg_1),
        .I5(s_axis_tready_arb_rs_in),
        .O(\ch_arb_cntr_reg_reg[3] ));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff_160
   (mctf_full,
    Q_reg_0,
    aclk);
  output [0:0]mctf_full;
  input Q_reg_0;
  input aclk;

  wire Q_reg_0;
  wire aclk;
  wire [0:0]mctf_full;

  FDRE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_reg_0),
        .Q(mctf_full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff_161
   (mctf_full,
    Q_reg_0,
    aclk);
  output [0:0]mctf_full;
  input Q_reg_0;
  input aclk;

  wire Q_reg_0;
  wire aclk;
  wire [0:0]mctf_full;

  FDRE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_reg_0),
        .Q(mctf_full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff_162
   (mcpf_full,
    Q_reg_0,
    aclk);
  output [0:0]mcpf_full;
  input Q_reg_0;
  input aclk;

  wire Q_reg_0;
  wire aclk;
  wire [0:0]mcpf_full;

  FDRE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_reg_0),
        .Q(mcpf_full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff_163
   (mcpf_full,
    Q_reg_0,
    aclk);
  output [0:0]mcpf_full;
  input Q_reg_0;
  input aclk;

  wire Q_reg_0;
  wire aclk;
  wire [0:0]mcpf_full;

  FDRE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_reg_0),
        .Q(mcpf_full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff_164
   (mcdf_full,
    Q_reg_0,
    aclk);
  output [0:0]mcdf_full;
  input Q_reg_0;
  input aclk;

  wire Q_reg_0;
  wire aclk;
  wire [0:0]mcdf_full;

  FDRE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_reg_0),
        .Q(mcdf_full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff_165
   (mcdf_full,
    Q_reg_0,
    aclk);
  output [0:0]mcdf_full;
  input Q_reg_0;
  input aclk;

  wire Q_reg_0;
  wire aclk;
  wire [0:0]mcdf_full;

  FDRE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(Q_reg_0),
        .Q(mcdf_full),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0
   (vfifo_idle,
    Q,
    \active_ch_dly_reg[1][0] ,
    aclk);
  output [0:0]vfifo_idle;
  input [0:0]Q;
  input \active_ch_dly_reg[1][0] ;
  input aclk;

  wire [0:0]Q;
  wire aclk;
  wire \active_ch_dly_reg[1][0] ;
  wire [0:0]vfifo_idle;

  FDSE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\active_ch_dly_reg[1][0] ),
        .Q(vfifo_idle),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_172
   (\vfifo_mm2s_channel_empty[0] ,
    Q_reg_0,
    Q,
    empty_fwft_i_reg,
    aclk,
    s_axis_tid_arb_i,
    Q_reg_1,
    \gpfs.prog_full_i_reg ,
    \gpfs.prog_full_i_reg_0 ,
    \gfwd_rev.state_reg[0] );
  output \vfifo_mm2s_channel_empty[0] ;
  output Q_reg_0;
  input [0:0]Q;
  input empty_fwft_i_reg;
  input aclk;
  input s_axis_tid_arb_i;
  input Q_reg_1;
  input \gpfs.prog_full_i_reg ;
  input \gpfs.prog_full_i_reg_0 ;
  input [0:0]\gfwd_rev.state_reg[0] ;

  wire [0:0]Q;
  wire Q_reg_0;
  wire Q_reg_1;
  wire aclk;
  wire empty_fwft_i_reg;
  wire [0:0]\gfwd_rev.state_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire s_axis_tid_arb_i;
  wire \vfifo_mm2s_channel_empty[0] ;

  FDSE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_fwft_i_reg),
        .Q(\vfifo_mm2s_channel_empty[0] ),
        .S(Q));
  LUT6 #(
    .INIT(64'hFFFFFFE2FFFFFFFF)) 
    ram_reg_0_1_0_3_i_7
       (.I0(\vfifo_mm2s_channel_empty[0] ),
        .I1(s_axis_tid_arb_i),
        .I2(Q_reg_1),
        .I3(\gpfs.prog_full_i_reg ),
        .I4(\gpfs.prog_full_i_reg_0 ),
        .I5(\gfwd_rev.state_reg[0] ),
        .O(Q_reg_0));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_173
   (\vfifo_mm2s_channel_empty[1] ,
    we_arcnt,
    argen_to_mctf_tvalid,
    Q,
    \goreg_dm.dout_i_reg[0] ,
    aclk,
    mem_init_done_reg,
    \gpfs.prog_full_i_reg ,
    \gfwd_rev.state_reg[0] ,
    \gpfs.prog_full_i_reg_0 ,
    s_axis_tid_arb_i,
    Q_reg_0);
  output \vfifo_mm2s_channel_empty[1] ;
  output we_arcnt;
  output argen_to_mctf_tvalid;
  input [0:0]Q;
  input \goreg_dm.dout_i_reg[0] ;
  input aclk;
  input mem_init_done_reg;
  input \gpfs.prog_full_i_reg ;
  input [0:0]\gfwd_rev.state_reg[0] ;
  input \gpfs.prog_full_i_reg_0 ;
  input s_axis_tid_arb_i;
  input Q_reg_0;

  wire [0:0]Q;
  wire Q_reg_0;
  wire aclk;
  wire argen_to_mctf_tvalid;
  wire [0:0]\gfwd_rev.state_reg[0] ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire mem_init_done_reg;
  wire s_axis_tid_arb_i;
  wire \vfifo_mm2s_channel_empty[1] ;
  wire we_arcnt;

  FDSE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\goreg_dm.dout_i_reg[0] ),
        .Q(\vfifo_mm2s_channel_empty[1] ),
        .S(Q));
  LUT6 #(
    .INIT(64'h0010000000100030)) 
    \gfwd_mode.m_valid_i_i_1__5 
       (.I0(\vfifo_mm2s_channel_empty[1] ),
        .I1(\gpfs.prog_full_i_reg ),
        .I2(\gfwd_rev.state_reg[0] ),
        .I3(\gpfs.prog_full_i_reg_0 ),
        .I4(s_axis_tid_arb_i),
        .I5(Q_reg_0),
        .O(argen_to_mctf_tvalid));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_1_0_5_i_1
       (.I0(argen_to_mctf_tvalid),
        .I1(mem_init_done_reg),
        .O(we_arcnt));
endmodule

(* ORIG_REF_NAME = "set_clr_ff" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_3
   (vfifo_idle,
    Q,
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ,
    aclk);
  output [0:0]vfifo_idle;
  input [0:0]Q;
  input \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ;
  input aclk;

  wire [0:0]Q;
  wire aclk;
  wire \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ;
  wire [0:0]vfifo_idle;

  FDSE #(
    .INIT(1'b0)) 
    Q_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ),
        .Q(vfifo_idle),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "set_clr_ff_top" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top
   (ch_mask_mm2s,
    D,
    \ch_arb_cntr_reg_reg[3] ,
    \ch_arb_cntr_reg_reg[2] ,
    next_state,
    next_channel14_out,
    reg_slice_payload_in,
    \ch_mask_reg[1] ,
    \ch_mask_reg[0] ,
    \gfwd_mode.storage_data1_reg[36] ,
    aclk,
    \gfwd_mode.storage_data1_reg[36]_0 ,
    Q,
    curr_state,
    s_axis_tready_arb_rs_in,
    \vfifo_mm2s_channel_full_reg_reg[1] ,
    Q_reg,
    Q_reg_0,
    \ch_mask_reg[0]_0 ,
    p_2_in);
  output [1:0]ch_mask_mm2s;
  output [2:0]D;
  output \ch_arb_cntr_reg_reg[3] ;
  output \ch_arb_cntr_reg_reg[2] ;
  output next_state;
  output next_channel14_out;
  output [0:0]reg_slice_payload_in;
  output \ch_mask_reg[1] ;
  output \ch_mask_reg[0] ;
  input \gfwd_mode.storage_data1_reg[36] ;
  input aclk;
  input \gfwd_mode.storage_data1_reg[36]_0 ;
  input [3:0]Q;
  input curr_state;
  input s_axis_tready_arb_rs_in;
  input [1:0]\vfifo_mm2s_channel_full_reg_reg[1] ;
  input Q_reg;
  input Q_reg_0;
  input \ch_mask_reg[0]_0 ;
  input p_2_in;

  wire [2:0]D;
  wire [3:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire aclk;
  wire \ch_arb_cntr_reg_reg[2] ;
  wire \ch_arb_cntr_reg_reg[3] ;
  wire [1:0]ch_mask_mm2s;
  wire \ch_mask_reg[0] ;
  wire \ch_mask_reg[0]_0 ;
  wire \ch_mask_reg[1] ;
  wire curr_state;
  wire \gch_flag_gen[1].set_clr_ff_inst_n_4 ;
  wire \gfwd_mode.storage_data1_reg[36] ;
  wire \gfwd_mode.storage_data1_reg[36]_0 ;
  wire next_channel14_out;
  wire next_state;
  wire p_2_in;
  wire [0:0]reg_slice_payload_in;
  wire s_axis_tready_arb_rs_in;
  wire [1:0]\vfifo_mm2s_channel_full_reg_reg[1] ;

  design_1_axi_vfifo_ctrl_0_0_set_clr_ff \gch_flag_gen[1].set_clr_ff_inst 
       (.D(D[1:0]),
        .Q(Q[2:0]),
        .Q_reg_0(Q_reg),
        .Q_reg_1(Q_reg_0),
        .aclk(aclk),
        .\ch_arb_cntr_reg_reg[2] (\ch_arb_cntr_reg_reg[2] ),
        .ch_mask_mm2s(ch_mask_mm2s[0]),
        .\ch_mask_reg[0] (\ch_mask_reg[0]_0 ),
        .\ch_mask_reg[1] (\gch_flag_gen[1].set_clr_ff_inst_n_4 ),
        .curr_state(curr_state),
        .\gfwd_mode.storage_data1_reg[36] (\gfwd_mode.storage_data1_reg[36] ),
        .reg_slice_payload_in(reg_slice_payload_in),
        .s_axis_tready_arb_rs_in(s_axis_tready_arb_rs_in),
        .\vfifo_mm2s_channel_full_reg_reg[1] (\vfifo_mm2s_channel_full_reg_reg[1] ));
  design_1_axi_vfifo_ctrl_0_0_set_clr_ff_157 \gch_flag_gen[2].set_clr_ff_inst 
       (.D(D[2]),
        .Q(Q),
        .Q_reg_0(Q_reg_0),
        .Q_reg_1(ch_mask_mm2s[0]),
        .Q_reg_2(Q_reg),
        .aclk(aclk),
        .\ch_arb_cntr_reg_reg[3] (\ch_arb_cntr_reg_reg[3] ),
        .ch_mask_mm2s(ch_mask_mm2s[1]),
        .\ch_mask_reg[0] (\ch_mask_reg[0] ),
        .\ch_mask_reg[0]_0 (\ch_mask_reg[0]_0 ),
        .\ch_mask_reg[1] (\ch_mask_reg[1] ),
        .curr_state(curr_state),
        .\gfwd_mode.storage_data1_reg[36] (\gfwd_mode.storage_data1_reg[36]_0 ),
        .next_channel14_out(next_channel14_out),
        .next_state(next_state),
        .p_2_in(p_2_in),
        .reg_slice_payload_in(reg_slice_payload_in),
        .s_axis_tready_arb_rs_in(s_axis_tready_arb_rs_in),
        .\vfifo_mm2s_channel_full_reg_reg[1] (\vfifo_mm2s_channel_full_reg_reg[1] ),
        .\vfifo_mm2s_channel_full_reg_reg[1]_0 (\gch_flag_gen[1].set_clr_ff_inst_n_4 ));
endmodule

(* ORIG_REF_NAME = "set_clr_ff_top" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0
   (vfifo_idle,
    Q,
    \active_ch_dly_reg[1][0] ,
    aclk,
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] );
  output [1:0]vfifo_idle;
  input [0:0]Q;
  input \active_ch_dly_reg[1][0] ;
  input aclk;
  input \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ;

  wire [0:0]Q;
  wire aclk;
  wire \active_ch_dly_reg[1][0] ;
  wire \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ;
  wire [1:0]vfifo_idle;

  design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0 \gch_flag_gen[1].set_clr_ff_inst 
       (.Q(Q),
        .aclk(aclk),
        .\active_ch_dly_reg[1][0] (\active_ch_dly_reg[1][0] ),
        .vfifo_idle(vfifo_idle[0]));
  design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_3 \gch_flag_gen[2].set_clr_ff_inst 
       (.Q(Q),
        .aclk(aclk),
        .\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] (\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1] ),
        .vfifo_idle(vfifo_idle[1]));
endmodule

(* ORIG_REF_NAME = "set_clr_ff_top" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0_167
   (\vfifo_mm2s_channel_empty[0] ,
    \vfifo_mm2s_channel_empty[1] ,
    Q_reg,
    we_arcnt,
    argen_to_mctf_tvalid,
    Q,
    empty_fwft_i_reg,
    aclk,
    \goreg_dm.dout_i_reg[0] ,
    s_axis_tid_arb_i,
    \gpfs.prog_full_i_reg ,
    \gpfs.prog_full_i_reg_0 ,
    \gfwd_rev.state_reg[0] ,
    mem_init_done_reg);
  output \vfifo_mm2s_channel_empty[0] ;
  output \vfifo_mm2s_channel_empty[1] ;
  output Q_reg;
  output we_arcnt;
  output argen_to_mctf_tvalid;
  input [0:0]Q;
  input empty_fwft_i_reg;
  input aclk;
  input \goreg_dm.dout_i_reg[0] ;
  input s_axis_tid_arb_i;
  input \gpfs.prog_full_i_reg ;
  input \gpfs.prog_full_i_reg_0 ;
  input [0:0]\gfwd_rev.state_reg[0] ;
  input mem_init_done_reg;

  wire [0:0]Q;
  wire Q_reg;
  wire aclk;
  wire argen_to_mctf_tvalid;
  wire empty_fwft_i_reg;
  wire [0:0]\gfwd_rev.state_reg[0] ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire mem_init_done_reg;
  wire s_axis_tid_arb_i;
  wire \vfifo_mm2s_channel_empty[0] ;
  wire \vfifo_mm2s_channel_empty[1] ;
  wire we_arcnt;

  design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_172 \gch_flag_gen[1].set_clr_ff_inst 
       (.Q(Q),
        .Q_reg_0(Q_reg),
        .Q_reg_1(\vfifo_mm2s_channel_empty[1] ),
        .aclk(aclk),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_0 ),
        .s_axis_tid_arb_i(s_axis_tid_arb_i),
        .\vfifo_mm2s_channel_empty[0] (\vfifo_mm2s_channel_empty[0] ));
  design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_173 \gch_flag_gen[2].set_clr_ff_inst 
       (.Q(Q),
        .Q_reg_0(\vfifo_mm2s_channel_empty[0] ),
        .aclk(aclk),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[0] ),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_0 ),
        .mem_init_done_reg(mem_init_done_reg),
        .s_axis_tid_arb_i(s_axis_tid_arb_i),
        .\vfifo_mm2s_channel_empty[1] (\vfifo_mm2s_channel_empty[1] ),
        .we_arcnt(we_arcnt));
endmodule

(* ORIG_REF_NAME = "set_clr_ff_top" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1
   (mcdf_full,
    Q_reg,
    aclk,
    Q_reg_0);
  output [1:0]mcdf_full;
  input Q_reg;
  input aclk;
  input Q_reg_0;

  wire Q_reg;
  wire Q_reg_0;
  wire aclk;
  wire [1:0]mcdf_full;

  design_1_axi_vfifo_ctrl_0_0_set_clr_ff_164 \gch_flag_gen[1].set_clr_ff_inst 
       (.Q_reg_0(Q_reg),
        .aclk(aclk),
        .mcdf_full(mcdf_full[0]));
  design_1_axi_vfifo_ctrl_0_0_set_clr_ff_165 \gch_flag_gen[2].set_clr_ff_inst 
       (.Q_reg_0(Q_reg_0),
        .aclk(aclk),
        .mcdf_full(mcdf_full[1]));
endmodule

(* ORIG_REF_NAME = "set_clr_ff_top" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_158
   (mcpf_full,
    Q_reg,
    aclk,
    Q_reg_0);
  output [1:0]mcpf_full;
  input Q_reg;
  input aclk;
  input Q_reg_0;

  wire Q_reg;
  wire Q_reg_0;
  wire aclk;
  wire [1:0]mcpf_full;

  design_1_axi_vfifo_ctrl_0_0_set_clr_ff_162 \gch_flag_gen[1].set_clr_ff_inst 
       (.Q_reg_0(Q_reg),
        .aclk(aclk),
        .mcpf_full(mcpf_full[0]));
  design_1_axi_vfifo_ctrl_0_0_set_clr_ff_163 \gch_flag_gen[2].set_clr_ff_inst 
       (.Q_reg_0(Q_reg_0),
        .aclk(aclk),
        .mcpf_full(mcpf_full[1]));
endmodule

(* ORIG_REF_NAME = "set_clr_ff_top" *) 
module design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_159
   (mctf_full,
    Q_reg,
    aclk,
    Q_reg_0);
  output [1:0]mctf_full;
  input Q_reg;
  input aclk;
  input Q_reg_0;

  wire Q_reg;
  wire Q_reg_0;
  wire aclk;
  wire [1:0]mctf_full;

  design_1_axi_vfifo_ctrl_0_0_set_clr_ff_160 \gch_flag_gen[1].set_clr_ff_inst 
       (.Q_reg_0(Q_reg),
        .aclk(aclk),
        .mctf_full(mctf_full[0]));
  design_1_axi_vfifo_ctrl_0_0_set_clr_ff_161 \gch_flag_gen[2].set_clr_ff_inst 
       (.Q_reg_0(Q_reg_0),
        .aclk(aclk),
        .mctf_full(mctf_full[1]));
endmodule

(* ORIG_REF_NAME = "vfifo_ar_mpf" *) 
module design_1_axi_vfifo_ctrl_0_0_vfifo_ar_mpf
   (out,
    \gpfs.prog_full_i_reg ,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    \goreg_dm.dout_i_reg[6] ,
    Q,
    aclk,
    p_19_out,
    prog_full_i,
    areset_d1,
    sdp_rd_addr_in_i,
    \gnstage1.q_dly_reg[1][0] ,
    PAYLOAD_FROM_MTF);
  output out;
  output \gpfs.prog_full_i_reg ;
  output \gfwd_mode.storage_data1_reg[0] ;
  output \gfwd_mode.m_valid_i_reg ;
  output \goreg_dm.dout_i_reg[6] ;
  input [0:0]Q;
  input aclk;
  input p_19_out;
  input prog_full_i;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input \gnstage1.q_dly_reg[1][0] ;
  input [6:0]PAYLOAD_FROM_MTF;

  wire [6:0]PAYLOAD_FROM_MTF;
  wire [0:0]Q;
  wire aclk;
  wire ar_fifo_inst_n_2;
  wire areset_d1;
  wire curr_state;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \goreg_dm.dout_i_reg[6] ;
  wire \gpfs.prog_full_i_reg ;
  wire out;
  wire p_19_out;
  wire [5:0]pkt_cnt_reg;
  wire [5:0]pkt_cntr;
  wire prog_full_i;
  wire sdp_rd_addr_in_i;

  design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized1 ar_fifo_inst
       (.D(pkt_cntr),
        .PAYLOAD_FROM_MTF(PAYLOAD_FROM_MTF),
        .Q(Q),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .curr_state(curr_state),
        .curr_state_reg(ar_fifo_inst_n_2),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\goreg_dm.dout_i_reg[6] (\goreg_dm.dout_i_reg[6] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .out(out),
        .p_19_out(p_19_out),
        .\pkt_cnt_reg_reg[5] (pkt_cnt_reg),
        .prog_full_i(prog_full_i),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i));
  FDRE curr_state_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ar_fifo_inst_n_2),
        .Q(curr_state),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(pkt_cntr[0]),
        .Q(pkt_cnt_reg[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(pkt_cntr[1]),
        .Q(pkt_cnt_reg[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(pkt_cntr[2]),
        .Q(pkt_cnt_reg[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_reg_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(pkt_cntr[3]),
        .Q(pkt_cnt_reg[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_reg_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(pkt_cntr[4]),
        .Q(pkt_cnt_reg[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \pkt_cnt_reg_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(pkt_cntr[5]),
        .Q(pkt_cnt_reg[5]),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "vfifo_ar_top" *) 
module design_1_axi_vfifo_ctrl_0_0_vfifo_ar_top
   (counts_matched,
    out,
    \vfifo_mm2s_channel_empty[0] ,
    \vfifo_mm2s_channel_empty[1] ,
    mem_init_done,
    \gpfs.prog_full_i_reg ,
    \gfwd_mode.storage_data1_reg[0] ,
    \goreg_dm.dout_i_reg[6] ,
    argen_to_mcpf_tvalid,
    Q_reg,
    argen_to_mctf_tvalid,
    \gpr1.dout_i_reg[37] ,
    I147,
    Q,
    aclk,
    p_19_out,
    empty_fwft_i_reg,
    \goreg_dm.dout_i_reg[0] ,
    prog_full_i,
    areset_d1,
    sdp_rd_addr_in_i,
    s_axis_tid_arb_i,
    \gpfs.prog_full_i_reg_0 ,
    \gfwd_rev.state_reg[0] ,
    \gstage1.q_dly_reg[14] ,
    PAYLOAD_FROM_MTF,
    tid_fifo_dout,
    \gnstage1.q_dly_reg[1][0] ,
    we_bcnt,
    we_ar_txn,
    WR_DATA);
  output counts_matched;
  output out;
  output \vfifo_mm2s_channel_empty[0] ;
  output \vfifo_mm2s_channel_empty[1] ;
  output mem_init_done;
  output \gpfs.prog_full_i_reg ;
  output \gfwd_mode.storage_data1_reg[0] ;
  output [0:0]\goreg_dm.dout_i_reg[6] ;
  output argen_to_mcpf_tvalid;
  output Q_reg;
  output argen_to_mctf_tvalid;
  output [28:0]\gpr1.dout_i_reg[37] ;
  output [31:0]I147;
  input [0:0]Q;
  input aclk;
  input p_19_out;
  input empty_fwft_i_reg;
  input \goreg_dm.dout_i_reg[0] ;
  input prog_full_i;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input s_axis_tid_arb_i;
  input \gpfs.prog_full_i_reg_0 ;
  input [0:0]\gfwd_rev.state_reg[0] ;
  input [14:0]\gstage1.q_dly_reg[14] ;
  input [0:0]PAYLOAD_FROM_MTF;
  input [0:0]tid_fifo_dout;
  input \gnstage1.q_dly_reg[1][0] ;
  input we_bcnt;
  input we_ar_txn;
  input [28:0]WR_DATA;

  wire [31:0]I147;
  wire [0:0]PAYLOAD_FROM_MTF;
  wire [0:0]Q;
  wire Q_reg;
  wire [28:0]WR_DATA;
  wire aclk;
  wire areset_d1;
  wire argen_to_mcpf_tvalid;
  wire argen_to_mctf_tvalid;
  wire counts_matched;
  wire empty_fwft_i_reg;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_rev.state_reg[0] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire [0:0]\goreg_dm.dout_i_reg[6] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire [28:0]\gpr1.dout_i_reg[37] ;
  wire [14:0]\gstage1.q_dly_reg[14] ;
  wire mem_init_done;
  wire out;
  wire p_19_out;
  wire prog_full_i;
  wire s_axis_tid_arb_i;
  wire sdp_rd_addr_in_i;
  wire [0:0]tid_fifo_dout;
  wire \vfifo_mm2s_channel_empty[0] ;
  wire \vfifo_mm2s_channel_empty[1] ;
  wire we_ar_txn;
  wire we_bcnt;

  design_1_axi_vfifo_ctrl_0_0_vfifo_ar_mpf ar_mpf_inst
       (.PAYLOAD_FROM_MTF({\gstage1.q_dly_reg[14] [5:0],PAYLOAD_FROM_MTF}),
        .Q(Q),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .\gfwd_mode.m_valid_i_reg (argen_to_mcpf_tvalid),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\goreg_dm.dout_i_reg[6] (\goreg_dm.dout_i_reg[6] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .out(out),
        .p_19_out(p_19_out),
        .prog_full_i(prog_full_i),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i));
  design_1_axi_vfifo_ctrl_0_0_vfifo_ar_txn ar_txn_inst
       (.I147(I147),
        .PAYLOAD_FROM_MTF(PAYLOAD_FROM_MTF),
        .Q(Q),
        .Q_reg(Q_reg),
        .WR_DATA(WR_DATA),
        .aclk(aclk),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .counts_matched(counts_matched),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[0] ),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg_0 ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg ),
        .\gpr1.dout_i_reg[37] (\gpr1.dout_i_reg[37] ),
        .\gstage1.q_dly_reg[14] (\gstage1.q_dly_reg[14] [14:6]),
        .mem_init_done_reg_0(mem_init_done),
        .s_axis_tid_arb_i(s_axis_tid_arb_i),
        .tid_fifo_dout(tid_fifo_dout),
        .\vfifo_mm2s_channel_empty[0] (\vfifo_mm2s_channel_empty[0] ),
        .\vfifo_mm2s_channel_empty[1] (\vfifo_mm2s_channel_empty[1] ),
        .we_ar_txn(we_ar_txn),
        .we_bcnt(we_bcnt));
endmodule

(* ORIG_REF_NAME = "vfifo_ar_txn" *) 
module design_1_axi_vfifo_ctrl_0_0_vfifo_ar_txn
   (counts_matched,
    \vfifo_mm2s_channel_empty[0] ,
    \vfifo_mm2s_channel_empty[1] ,
    mem_init_done_reg_0,
    Q_reg,
    argen_to_mctf_tvalid,
    \gpr1.dout_i_reg[37] ,
    I147,
    Q,
    empty_fwft_i_reg,
    aclk,
    \goreg_dm.dout_i_reg[0] ,
    s_axis_tid_arb_i,
    \gpfs.prog_full_i_reg ,
    \gpfs.prog_full_i_reg_0 ,
    \gfwd_rev.state_reg[0] ,
    \gstage1.q_dly_reg[14] ,
    PAYLOAD_FROM_MTF,
    tid_fifo_dout,
    we_bcnt,
    we_ar_txn,
    WR_DATA);
  output counts_matched;
  output \vfifo_mm2s_channel_empty[0] ;
  output \vfifo_mm2s_channel_empty[1] ;
  output mem_init_done_reg_0;
  output Q_reg;
  output argen_to_mctf_tvalid;
  output [28:0]\gpr1.dout_i_reg[37] ;
  output [31:0]I147;
  input [0:0]Q;
  input empty_fwft_i_reg;
  input aclk;
  input \goreg_dm.dout_i_reg[0] ;
  input s_axis_tid_arb_i;
  input \gpfs.prog_full_i_reg ;
  input \gpfs.prog_full_i_reg_0 ;
  input [0:0]\gfwd_rev.state_reg[0] ;
  input [8:0]\gstage1.q_dly_reg[14] ;
  input [0:0]PAYLOAD_FROM_MTF;
  input [0:0]tid_fifo_dout;
  input we_bcnt;
  input we_ar_txn;
  input [28:0]WR_DATA;

  wire [31:0]I147;
  wire [0:0]PAYLOAD_FROM_MTF;
  wire [0:0]Q;
  wire Q_reg;
  wire [28:0]WR_DATA;
  wire [15:1]WR_DATA_0;
  wire aclk;
  wire argen_to_mctf_tvalid;
  wire counts_matched;
  wire empty_fwft_i_reg;
  wire [0:0]\gfwd_rev.state_reg[0] ;
  wire \goreg_dm.dout_i_reg[0] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire [28:0]\gpr1.dout_i_reg[37] ;
  wire [8:0]\gstage1.q_dly_reg[14] ;
  wire mem_init_done_i_1__0_n_0;
  wire mem_init_done_reg_0;
  wire [15:1]plusOp__1;
  wire \plusOp_inferred__0/i__carry__0_n_0 ;
  wire \plusOp_inferred__0/i__carry__0_n_1 ;
  wire \plusOp_inferred__0/i__carry__0_n_2 ;
  wire \plusOp_inferred__0/i__carry__0_n_3 ;
  wire \plusOp_inferred__0/i__carry__0_n_4 ;
  wire \plusOp_inferred__0/i__carry__0_n_5 ;
  wire \plusOp_inferred__0/i__carry__0_n_6 ;
  wire \plusOp_inferred__0/i__carry__0_n_7 ;
  wire \plusOp_inferred__0/i__carry__1_n_0 ;
  wire \plusOp_inferred__0/i__carry__1_n_1 ;
  wire \plusOp_inferred__0/i__carry__1_n_2 ;
  wire \plusOp_inferred__0/i__carry__1_n_3 ;
  wire \plusOp_inferred__0/i__carry__1_n_4 ;
  wire \plusOp_inferred__0/i__carry__1_n_5 ;
  wire \plusOp_inferred__0/i__carry__1_n_6 ;
  wire \plusOp_inferred__0/i__carry__1_n_7 ;
  wire \plusOp_inferred__0/i__carry__2_n_2 ;
  wire \plusOp_inferred__0/i__carry__2_n_3 ;
  wire \plusOp_inferred__0/i__carry__2_n_5 ;
  wire \plusOp_inferred__0/i__carry__2_n_6 ;
  wire \plusOp_inferred__0/i__carry__2_n_7 ;
  wire \plusOp_inferred__0/i__carry_n_0 ;
  wire \plusOp_inferred__0/i__carry_n_1 ;
  wire \plusOp_inferred__0/i__carry_n_2 ;
  wire \plusOp_inferred__0/i__carry_n_3 ;
  wire \plusOp_inferred__0/i__carry_n_4 ;
  wire \plusOp_inferred__0/i__carry_n_5 ;
  wire \plusOp_inferred__0/i__carry_n_6 ;
  wire \plusOp_inferred__0/i__carry_n_7 ;
  wire \plusOp_inferred__1/i__carry__0_n_0 ;
  wire \plusOp_inferred__1/i__carry__0_n_1 ;
  wire \plusOp_inferred__1/i__carry__0_n_2 ;
  wire \plusOp_inferred__1/i__carry__0_n_3 ;
  wire \plusOp_inferred__1/i__carry__1_n_0 ;
  wire \plusOp_inferred__1/i__carry__1_n_1 ;
  wire \plusOp_inferred__1/i__carry__1_n_2 ;
  wire \plusOp_inferred__1/i__carry__1_n_3 ;
  wire \plusOp_inferred__1/i__carry__2_n_2 ;
  wire \plusOp_inferred__1/i__carry__2_n_3 ;
  wire \plusOp_inferred__1/i__carry_n_0 ;
  wire \plusOp_inferred__1/i__carry_n_1 ;
  wire \plusOp_inferred__1/i__carry_n_2 ;
  wire \plusOp_inferred__1/i__carry_n_3 ;
  wire ram_reg_0_1_0_5_i_10_n_0;
  wire ram_reg_0_1_0_5_i_11_n_0;
  wire ram_reg_0_1_0_5_i_8_n_0;
  wire ram_reg_0_1_0_5_i_9_n_0;
  wire ram_reg_0_1_6_11_i_10_n_0;
  wire ram_reg_0_1_6_11_i_11_n_0;
  wire ram_reg_0_1_6_11_i_12_n_0;
  wire ram_reg_0_1_6_11_i_9_n_0;
  wire [15:0]rd_data_bcnt_arb;
  wire reset_addr;
  wire \reset_addr[0]_i_1__0_n_0 ;
  wire s_axis_tid_arb_i;
  wire [15:0]sdpo_int;
  wire sdpram_arcnt_n_0;
  wire sdpram_arcnt_n_1;
  wire sdpram_arcnt_n_10;
  wire sdpram_arcnt_n_11;
  wire sdpram_arcnt_n_12;
  wire sdpram_arcnt_n_13;
  wire sdpram_arcnt_n_14;
  wire sdpram_arcnt_n_15;
  wire sdpram_arcnt_n_2;
  wire sdpram_arcnt_n_3;
  wire sdpram_arcnt_n_4;
  wire sdpram_arcnt_n_5;
  wire sdpram_arcnt_n_6;
  wire sdpram_arcnt_n_7;
  wire sdpram_arcnt_n_8;
  wire sdpram_arcnt_n_9;
  wire sdpram_bcnt1_n_0;
  wire [0:0]tid_fifo_dout;
  wire [6:0]v1_reg;
  wire \vfifo_mm2s_channel_empty[0] ;
  wire \vfifo_mm2s_channel_empty[1] ;
  wire we_ar_txn;
  wire we_arcnt;
  wire we_bcnt;
  wire wr_addr_bcnt;
  wire [3:2]\NLW_plusOp_inferred__0/i__carry__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_plusOp_inferred__0/i__carry__2_O_UNCONNECTED ;
  wire [3:2]\NLW_plusOp_inferred__1/i__carry__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_plusOp_inferred__1/i__carry__2_O_UNCONNECTED ;

  design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_compare__parameterized0 comp1_inst
       (.counts_matched(counts_matched),
        .mem_init_done_reg({v1_reg[6],v1_reg[3],v1_reg[0]}),
        .mem_init_done_reg_0(mem_init_done_reg_0),
        .plusOp__1({plusOp__1[15:14],plusOp__1[11:8],plusOp__1[5:2]}),
        .sdpo_int({rd_data_bcnt_arb[15:14],rd_data_bcnt_arb[11:8],rd_data_bcnt_arb[5:2]}));
  design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0_167 empty_set_clr
       (.Q(Q),
        .Q_reg(Q_reg),
        .aclk(aclk),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .\gfwd_rev.state_reg[0] (\gfwd_rev.state_reg[0] ),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_0 ),
        .mem_init_done_reg(mem_init_done_reg_0),
        .s_axis_tid_arb_i(s_axis_tid_arb_i),
        .\vfifo_mm2s_channel_empty[0] (\vfifo_mm2s_channel_empty[0] ),
        .\vfifo_mm2s_channel_empty[1] (\vfifo_mm2s_channel_empty[1] ),
        .we_arcnt(we_arcnt));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'hE)) 
    mem_init_done_i_1__0
       (.I0(mem_init_done_reg_0),
        .I1(reset_addr),
        .O(mem_init_done_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mem_init_done_reg
       (.C(aclk),
        .CE(1'b1),
        .D(mem_init_done_i_1__0_n_0),
        .Q(mem_init_done_reg_0),
        .R(Q));
  CARRY4 \plusOp_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\plusOp_inferred__0/i__carry_n_0 ,\plusOp_inferred__0/i__carry_n_1 ,\plusOp_inferred__0/i__carry_n_2 ,\plusOp_inferred__0/i__carry_n_3 }),
        .CYINIT(sdpo_int[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\plusOp_inferred__0/i__carry_n_4 ,\plusOp_inferred__0/i__carry_n_5 ,\plusOp_inferred__0/i__carry_n_6 ,\plusOp_inferred__0/i__carry_n_7 }),
        .S(sdpo_int[4:1]));
  CARRY4 \plusOp_inferred__0/i__carry__0 
       (.CI(\plusOp_inferred__0/i__carry_n_0 ),
        .CO({\plusOp_inferred__0/i__carry__0_n_0 ,\plusOp_inferred__0/i__carry__0_n_1 ,\plusOp_inferred__0/i__carry__0_n_2 ,\plusOp_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\plusOp_inferred__0/i__carry__0_n_4 ,\plusOp_inferred__0/i__carry__0_n_5 ,\plusOp_inferred__0/i__carry__0_n_6 ,\plusOp_inferred__0/i__carry__0_n_7 }),
        .S(sdpo_int[8:5]));
  CARRY4 \plusOp_inferred__0/i__carry__1 
       (.CI(\plusOp_inferred__0/i__carry__0_n_0 ),
        .CO({\plusOp_inferred__0/i__carry__1_n_0 ,\plusOp_inferred__0/i__carry__1_n_1 ,\plusOp_inferred__0/i__carry__1_n_2 ,\plusOp_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\plusOp_inferred__0/i__carry__1_n_4 ,\plusOp_inferred__0/i__carry__1_n_5 ,\plusOp_inferred__0/i__carry__1_n_6 ,\plusOp_inferred__0/i__carry__1_n_7 }),
        .S(sdpo_int[12:9]));
  CARRY4 \plusOp_inferred__0/i__carry__2 
       (.CI(\plusOp_inferred__0/i__carry__1_n_0 ),
        .CO({\NLW_plusOp_inferred__0/i__carry__2_CO_UNCONNECTED [3:2],\plusOp_inferred__0/i__carry__2_n_2 ,\plusOp_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_plusOp_inferred__0/i__carry__2_O_UNCONNECTED [3],\plusOp_inferred__0/i__carry__2_n_5 ,\plusOp_inferred__0/i__carry__2_n_6 ,\plusOp_inferred__0/i__carry__2_n_7 }),
        .S({1'b0,sdpo_int[15:13]}));
  CARRY4 \plusOp_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\plusOp_inferred__1/i__carry_n_0 ,\plusOp_inferred__1/i__carry_n_1 ,\plusOp_inferred__1/i__carry_n_2 ,\plusOp_inferred__1/i__carry_n_3 }),
        .CYINIT(sdpram_arcnt_n_15),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp__1[4:1]),
        .S({sdpram_arcnt_n_11,sdpram_arcnt_n_12,sdpram_arcnt_n_13,sdpram_arcnt_n_14}));
  CARRY4 \plusOp_inferred__1/i__carry__0 
       (.CI(\plusOp_inferred__1/i__carry_n_0 ),
        .CO({\plusOp_inferred__1/i__carry__0_n_0 ,\plusOp_inferred__1/i__carry__0_n_1 ,\plusOp_inferred__1/i__carry__0_n_2 ,\plusOp_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp__1[8:5]),
        .S({sdpram_arcnt_n_7,sdpram_arcnt_n_8,sdpram_arcnt_n_9,sdpram_arcnt_n_10}));
  CARRY4 \plusOp_inferred__1/i__carry__1 
       (.CI(\plusOp_inferred__1/i__carry__0_n_0 ),
        .CO({\plusOp_inferred__1/i__carry__1_n_0 ,\plusOp_inferred__1/i__carry__1_n_1 ,\plusOp_inferred__1/i__carry__1_n_2 ,\plusOp_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp__1[12:9]),
        .S({sdpram_arcnt_n_3,sdpram_arcnt_n_4,sdpram_arcnt_n_5,sdpram_arcnt_n_6}));
  CARRY4 \plusOp_inferred__1/i__carry__2 
       (.CI(\plusOp_inferred__1/i__carry__1_n_0 ),
        .CO({\NLW_plusOp_inferred__1/i__carry__2_CO_UNCONNECTED [3:2],\plusOp_inferred__1/i__carry__2_n_2 ,\plusOp_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_plusOp_inferred__1/i__carry__2_O_UNCONNECTED [3],plusOp__1[15:13]}),
        .S({1'b0,sdpram_arcnt_n_0,sdpram_arcnt_n_1,sdpram_arcnt_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_1_0_5_i_10
       (.I0(I147[3]),
        .I1(\gstage1.q_dly_reg[14] [1]),
        .O(ram_reg_0_1_0_5_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_1_0_5_i_11
       (.I0(I147[2]),
        .I1(\gstage1.q_dly_reg[14] [0]),
        .O(ram_reg_0_1_0_5_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_1_0_5_i_8
       (.I0(I147[5]),
        .I1(\gstage1.q_dly_reg[14] [3]),
        .O(ram_reg_0_1_0_5_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_1_0_5_i_9
       (.I0(I147[4]),
        .I1(\gstage1.q_dly_reg[14] [2]),
        .O(ram_reg_0_1_0_5_i_9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_1_6_11_i_10
       (.I0(I147[8]),
        .I1(\gstage1.q_dly_reg[14] [6]),
        .O(ram_reg_0_1_6_11_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_1_6_11_i_11
       (.I0(I147[7]),
        .I1(\gstage1.q_dly_reg[14] [5]),
        .O(ram_reg_0_1_6_11_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_1_6_11_i_12
       (.I0(I147[6]),
        .I1(\gstage1.q_dly_reg[14] [4]),
        .O(ram_reg_0_1_6_11_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_1_6_11_i_9
       (.I0(I147[9]),
        .I1(\gstage1.q_dly_reg[14] [7]),
        .O(ram_reg_0_1_6_11_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \reset_addr[0]_i_1__0 
       (.I0(mem_init_done_reg_0),
        .I1(reset_addr),
        .O(\reset_addr[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reset_addr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\reset_addr[0]_i_1__0_n_0 ),
        .Q(reset_addr),
        .R(Q));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_168 sdpram_ar_addr
       (.I147(I147),
        .PAYLOAD_FROM_MTF(PAYLOAD_FROM_MTF),
        .S({ram_reg_0_1_0_5_i_8_n_0,ram_reg_0_1_0_5_i_9_n_0,ram_reg_0_1_0_5_i_10_n_0,ram_reg_0_1_0_5_i_11_n_0}),
        .WR_DATA(WR_DATA),
        .aclk(aclk),
        .\gpr1.dout_i_reg[37] (\gpr1.dout_i_reg[37] ),
        .\gstage1.q_dly_reg[13] ({ram_reg_0_1_6_11_i_9_n_0,ram_reg_0_1_6_11_i_10_n_0,ram_reg_0_1_6_11_i_11_n_0,ram_reg_0_1_6_11_i_12_n_0}),
        .\gstage1.q_dly_reg[14] (\gstage1.q_dly_reg[14] [8]),
        .mem_init_done_reg(mem_init_done_reg_0),
        .reset_addr(reset_addr),
        .we_ar_txn(we_ar_txn));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_169 sdpram_arcnt
       (.Q_reg({v1_reg[6],v1_reg[3],v1_reg[0]}),
        .aclk(aclk),
        .\gfwd_rev.storage_data1_reg[0] ({rd_data_bcnt_arb[13:12],rd_data_bcnt_arb[7:6],rd_data_bcnt_arb[1:0]}),
        .mem_init_done_reg(mem_init_done_reg_0),
        .plusOp__1(plusOp__1),
        .reset_addr(reset_addr),
        .s_axis_tid_arb_i(s_axis_tid_arb_i),
        .sdpo_int({sdpram_arcnt_n_0,sdpram_arcnt_n_1,sdpram_arcnt_n_2,sdpram_arcnt_n_3,sdpram_arcnt_n_4,sdpram_arcnt_n_5,sdpram_arcnt_n_6,sdpram_arcnt_n_7,sdpram_arcnt_n_8,sdpram_arcnt_n_9,sdpram_arcnt_n_10,sdpram_arcnt_n_11,sdpram_arcnt_n_12,sdpram_arcnt_n_13,sdpram_arcnt_n_14,sdpram_arcnt_n_15}),
        .we_arcnt(we_arcnt));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_170 sdpram_bcnt1
       (.WR_DATA(sdpram_bcnt1_n_0),
        .aclk(aclk),
        .mem_init_done_reg(mem_init_done_reg_0),
        .mem_init_done_reg_0(WR_DATA_0),
        .sdpo_int(sdpo_int),
        .tid_fifo_dout(tid_fifo_dout),
        .we_bcnt(we_bcnt),
        .wr_addr_bcnt(wr_addr_bcnt));
  design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_171 sdpram_bcnt2
       (.O({\plusOp_inferred__0/i__carry__2_n_5 ,\plusOp_inferred__0/i__carry__2_n_6 ,\plusOp_inferred__0/i__carry__2_n_7 }),
        .WR_DATA(WR_DATA_0),
        .aclk(aclk),
        .\goreg_dm.dout_i_reg[0] ({\plusOp_inferred__0/i__carry__1_n_4 ,\plusOp_inferred__0/i__carry__1_n_5 ,\plusOp_inferred__0/i__carry__1_n_6 ,\plusOp_inferred__0/i__carry__1_n_7 }),
        .\goreg_dm.dout_i_reg[0]_0 ({\plusOp_inferred__0/i__carry__0_n_4 ,\plusOp_inferred__0/i__carry__0_n_5 ,\plusOp_inferred__0/i__carry__0_n_6 ,\plusOp_inferred__0/i__carry__0_n_7 }),
        .\goreg_dm.dout_i_reg[0]_1 ({\plusOp_inferred__0/i__carry_n_4 ,\plusOp_inferred__0/i__carry_n_5 ,\plusOp_inferred__0/i__carry_n_6 ,\plusOp_inferred__0/i__carry_n_7 }),
        .mem_init_done_reg(mem_init_done_reg_0),
        .mem_init_done_reg_0(sdpram_bcnt1_n_0),
        .reset_addr(reset_addr),
        .s_axis_tid_arb_i(s_axis_tid_arb_i),
        .sdpo_int(rd_data_bcnt_arb),
        .tid_fifo_dout(tid_fifo_dout),
        .we_bcnt(we_bcnt),
        .wr_addr_bcnt(wr_addr_bcnt));
endmodule

(* ORIG_REF_NAME = "vfifo_arbiter" *) 
module design_1_axi_vfifo_ctrl_0_0_vfifo_arbiter
   (s_axis_tid_arb_i,
    mem_init_done,
    \gfwd_rev.state_reg[1] ,
    \gfwd_mode.storage_data1_reg[0] ,
    mux4_out,
    aclk,
    Q,
    \wr_rst_reg_reg[1] ,
    we_mm2s_valid,
    \gpfs.prog_full_i_reg ,
    \gpfs.prog_full_i_reg_0 ,
    \gpfs.prog_full_i_reg_1 ,
    argen_to_mctf_tvalid,
    areset_d1,
    sdp_rd_addr_in_i,
    Q_reg,
    Q_reg_0,
    Q_reg_1,
    mm2s_trans_last_arb,
    counts_matched,
    vfifo_mm2s_channel_full);
  output s_axis_tid_arb_i;
  output mem_init_done;
  output [0:0]\gfwd_rev.state_reg[1] ;
  output \gfwd_mode.storage_data1_reg[0] ;
  output [1:0]mux4_out;
  input aclk;
  input [0:0]Q;
  input [0:0]\wr_rst_reg_reg[1] ;
  input we_mm2s_valid;
  input \gpfs.prog_full_i_reg ;
  input \gpfs.prog_full_i_reg_0 ;
  input \gpfs.prog_full_i_reg_1 ;
  input argen_to_mctf_tvalid;
  input areset_d1;
  input sdp_rd_addr_in_i;
  input Q_reg;
  input Q_reg_0;
  input Q_reg_1;
  input mm2s_trans_last_arb;
  input counts_matched;
  input [1:0]vfifo_mm2s_channel_full;

  wire [0:0]Q;
  wire Q_reg;
  wire Q_reg_0;
  wire Q_reg_1;
  wire aclk;
  wire areset_d1;
  wire argen_to_mctf_tvalid;
  wire [1:0]ch_arb_cntr;
  wire [3:0]ch_arb_cntr_reg;
  wire [1:0]ch_mask_mm2s;
  wire \ch_mask_reg_n_0_[0] ;
  wire ch_req_rgslice_n_0;
  wire ch_req_rgslice_n_7;
  wire ch_req_rgslice_n_8;
  wire counts_matched;
  wire curr_state;
  wire empty_set_clr_n_10;
  wire empty_set_clr_n_11;
  wire empty_set_clr_n_2;
  wire empty_set_clr_n_3;
  wire empty_set_clr_n_5;
  wire empty_set_clr_n_6;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_rev.state_reg[1] ;
  wire \gpfs.prog_full_i_reg ;
  wire \gpfs.prog_full_i_reg_0 ;
  wire \gpfs.prog_full_i_reg_1 ;
  wire mem_init_done;
  wire mem_init_done_i_1_n_0;
  wire mm2s_trans_last_arb;
  wire [1:0]mux4_out;
  wire next_channel14_out;
  wire next_state;
  wire p_2_in;
  wire [0:0]reg_slice_payload_in;
  wire reset_addr;
  wire \reset_addr[0]_i_1_n_0 ;
  wire s_axis_tid_arb_i;
  wire s_axis_tready_arb_rs_in;
  wire sdp_rd_addr_in_i;
  wire sdpram_gcnt_n_0;
  wire sdpram_mm2s_cnt_n_0;
  wire sdpram_mm2s_cnt_n_1;
  wire sdpram_mm2s_cnt_n_2;
  wire sdpram_mm2s_gcnt_n_0;
  wire [1:0]vfifo_mm2s_channel_full;
  wire [1:0]vfifo_mm2s_channel_full_reg;
  wire we_mm2s_valid;
  wire wr_addr_gcnt;
  wire [3:0]wr_data_gcnt;
  wire [2:2]wr_data_mm2s_cnt;
  wire [0:0]\wr_rst_reg_reg[1] ;

  FDRE #(
    .INIT(1'b0)) 
    \ch_arb_cntr_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(ch_arb_cntr[0]),
        .Q(ch_arb_cntr_reg[0]),
        .R(\wr_rst_reg_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \ch_arb_cntr_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(ch_arb_cntr[1]),
        .Q(ch_arb_cntr_reg[1]),
        .R(\wr_rst_reg_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \ch_arb_cntr_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(empty_set_clr_n_3),
        .Q(ch_arb_cntr_reg[2]),
        .R(\wr_rst_reg_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \ch_arb_cntr_reg_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(empty_set_clr_n_2),
        .Q(ch_arb_cntr_reg[3]),
        .R(\wr_rst_reg_reg[1] ));
  FDSE #(
    .INIT(1'b0)) 
    \ch_mask_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(empty_set_clr_n_11),
        .Q(\ch_mask_reg_n_0_[0] ),
        .S(\wr_rst_reg_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \ch_mask_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(empty_set_clr_n_10),
        .Q(p_2_in),
        .R(\wr_rst_reg_reg[1] ));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice ch_req_rgslice
       (.ADDRC(s_axis_tid_arb_i),
        .ADDRD(wr_addr_gcnt),
        .D(ch_arb_cntr[1]),
        .DIA(wr_data_gcnt[0]),
        .DOA(sdpram_gcnt_n_0),
        .Q(\gfwd_rev.state_reg[1] ),
        .Q_reg(ch_req_rgslice_n_0),
        .Q_reg_0(ch_req_rgslice_n_7),
        .Q_reg_1(ch_req_rgslice_n_8),
        .Q_reg_2(empty_set_clr_n_6),
        .Q_reg_3(Q_reg_0),
        .Q_reg_4(Q_reg),
        .Q_reg_5(empty_set_clr_n_5),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .argen_to_mctf_tvalid(argen_to_mctf_tvalid),
        .\ch_arb_cntr_reg_reg[1] (ch_arb_cntr_reg[1:0]),
        .ch_mask_mm2s(ch_mask_mm2s),
        .counts_matched(counts_matched),
        .curr_state(curr_state),
        .\gfwd_mode.storage_data1_reg[0] (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[36] (Q),
        .\gpfs.prog_full_i_reg (\gpfs.prog_full_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg_0 ),
        .\gpfs.prog_full_i_reg_1 (\gpfs.prog_full_i_reg_1 ),
        .mem_init_done_reg(mem_init_done),
        .mem_init_done_reg_0(sdpram_mm2s_gcnt_n_0),
        .mux4_out(mux4_out),
        .next_channel14_out(next_channel14_out),
        .p_2_in(p_2_in),
        .reg_slice_payload_in(reg_slice_payload_in),
        .reset_addr(reset_addr),
        .s_axis_tready_arb_rs_in(s_axis_tready_arb_rs_in),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i),
        .\vfifo_mm2s_channel_full_reg_reg[1] (vfifo_mm2s_channel_full_reg[1]),
        .\wr_rst_reg_reg[1] (\wr_rst_reg_reg[1] ));
  FDRE curr_state_reg
       (.C(aclk),
        .CE(1'b1),
        .D(next_state),
        .Q(curr_state),
        .R(\wr_rst_reg_reg[1] ));
  design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top empty_set_clr
       (.D({empty_set_clr_n_2,empty_set_clr_n_3,ch_arb_cntr[0]}),
        .Q(ch_arb_cntr_reg),
        .Q_reg(Q_reg),
        .Q_reg_0(Q_reg_0),
        .aclk(aclk),
        .\ch_arb_cntr_reg_reg[2] (empty_set_clr_n_6),
        .\ch_arb_cntr_reg_reg[3] (empty_set_clr_n_5),
        .ch_mask_mm2s(ch_mask_mm2s),
        .\ch_mask_reg[0] (empty_set_clr_n_11),
        .\ch_mask_reg[0]_0 (\ch_mask_reg_n_0_[0] ),
        .\ch_mask_reg[1] (empty_set_clr_n_10),
        .curr_state(curr_state),
        .\gfwd_mode.storage_data1_reg[36] (ch_req_rgslice_n_7),
        .\gfwd_mode.storage_data1_reg[36]_0 (ch_req_rgslice_n_8),
        .next_channel14_out(next_channel14_out),
        .next_state(next_state),
        .p_2_in(p_2_in),
        .reg_slice_payload_in(reg_slice_payload_in),
        .s_axis_tready_arb_rs_in(s_axis_tready_arb_rs_in),
        .\vfifo_mm2s_channel_full_reg_reg[1] (vfifo_mm2s_channel_full_reg));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'hE)) 
    mem_init_done_i_1
       (.I0(mem_init_done),
        .I1(reset_addr),
        .O(mem_init_done_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    mem_init_done_reg
       (.C(aclk),
        .CE(1'b1),
        .D(mem_init_done_i_1_n_0),
        .Q(mem_init_done),
        .R(\wr_rst_reg_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \reset_addr[0]_i_1 
       (.I0(mem_init_done),
        .I1(reset_addr),
        .O(\reset_addr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reset_addr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\reset_addr[0]_i_1_n_0 ),
        .Q(reset_addr),
        .R(\wr_rst_reg_reg[1] ));
  design_1_axi_vfifo_ctrl_0_0_sdpram sdpram_gcnt
       (.ADDRC(s_axis_tid_arb_i),
        .ADDRD(wr_addr_gcnt),
        .DIA(wr_data_gcnt[0]),
        .DOA(sdpram_gcnt_n_0),
        .Q_reg(Q_reg_1),
        .aclk(aclk),
        .\gpfs.prog_full_i_reg (ch_req_rgslice_n_0),
        .mem_init_done_reg(mem_init_done),
        .wr_data_gcnt(wr_data_gcnt[3:1]));
  design_1_axi_vfifo_ctrl_0_0_sdpram_155 sdpram_mm2s_cnt
       (.DIB({sdpram_mm2s_cnt_n_2,wr_data_mm2s_cnt}),
        .DOA({sdpram_mm2s_cnt_n_0,sdpram_mm2s_cnt_n_1}),
        .Q(Q),
        .aclk(aclk),
        .mem_init_done_reg(mem_init_done),
        .reset_addr(reset_addr),
        .we_mm2s_valid(we_mm2s_valid));
  design_1_axi_vfifo_ctrl_0_0_sdpram_156 sdpram_mm2s_gcnt
       (.ADDRD(wr_addr_gcnt),
        .DIB({sdpram_mm2s_cnt_n_2,wr_data_mm2s_cnt}),
        .DOA({sdpram_mm2s_cnt_n_0,sdpram_mm2s_cnt_n_1}),
        .Q(Q),
        .Q_reg(sdpram_mm2s_gcnt_n_0),
        .aclk(aclk),
        .\gpfs.prog_full_i_reg (ch_req_rgslice_n_0),
        .mem_init_done_reg(mem_init_done),
        .mm2s_trans_last_arb(mm2s_trans_last_arb),
        .wr_data_gcnt(wr_data_gcnt));
  FDRE #(
    .INIT(1'b0)) 
    \vfifo_mm2s_channel_full_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(vfifo_mm2s_channel_full[0]),
        .Q(vfifo_mm2s_channel_full_reg[0]),
        .R(\wr_rst_reg_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \vfifo_mm2s_channel_full_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(vfifo_mm2s_channel_full[1]),
        .Q(vfifo_mm2s_channel_full_reg[1]),
        .R(\wr_rst_reg_reg[1] ));
endmodule

(* ORIG_REF_NAME = "vfifo_awgen" *) 
module design_1_axi_vfifo_ctrl_0_0_vfifo_awgen
   (ADDRA,
    E,
    D,
    DI,
    \gfwd_mode.storage_data1_reg[15] ,
    m_axi_awvalid_i,
    m_axi_wvalid_i,
    awgen_to_mctf_tvalid,
    \gfwd_mode.storage_data1_reg[13] ,
    awgen_to_mcpf_tvalid,
    \greg_out.QSPO_reg[15] ,
    \gcc0.gc0.count_d1_reg[3] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \gcc0.gc0.count_d1_reg[5] ,
    m_axi_awsize,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    aclk,
    Q,
    mcdf_to_awgen_tvalid,
    \gfwd_mode.storage_data1_reg[66] ,
    \gfwd_mode.m_valid_i_reg ,
    \gfwd_mode.storage_data1_reg[5] ,
    \gfwd_mode.storage_data1_reg[0] ,
    areset_d1,
    out,
    ram_full_fb_i_reg,
    \gfwd_mode.storage_data1_reg[7] ,
    \gfwd_mode.m_valid_i_reg_0 ,
    ram_full_fb_i_reg_0,
    \gfwd_mode.m_valid_i_reg_1 ,
    \gfwd_mode.m_valid_i_reg_2 );
  output [0:0]ADDRA;
  output [0:0]E;
  output [13:0]D;
  output [39:0]DI;
  output [6:0]\gfwd_mode.storage_data1_reg[15] ;
  output m_axi_awvalid_i;
  output m_axi_wvalid_i;
  output awgen_to_mctf_tvalid;
  output [0:0]\gfwd_mode.storage_data1_reg[13] ;
  output awgen_to_mcpf_tvalid;
  output \greg_out.QSPO_reg[15] ;
  output [0:0]\gcc0.gc0.count_d1_reg[3] ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [0:0]\gcc0.gc0.count_d1_reg[5] ;
  output [0:0]m_axi_awsize;
  output [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input aclk;
  input [0:0]Q;
  input mcdf_to_awgen_tvalid;
  input [65:0]\gfwd_mode.storage_data1_reg[66] ;
  input [0:0]\gfwd_mode.m_valid_i_reg ;
  input \gfwd_mode.storage_data1_reg[5] ;
  input \gfwd_mode.storage_data1_reg[0] ;
  input areset_d1;
  input out;
  input ram_full_fb_i_reg;
  input [5:0]\gfwd_mode.storage_data1_reg[7] ;
  input \gfwd_mode.m_valid_i_reg_0 ;
  input ram_full_fb_i_reg_0;
  input [0:0]\gfwd_mode.m_valid_i_reg_1 ;
  input [0:0]\gfwd_mode.m_valid_i_reg_2 ;

  wire [0:0]ADDRA;
  wire [13:0]D;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [32:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [39:0]DI;
  wire [0:0]E;
  wire [0:0]Q;
  wire R;
  wire R1_in;
  wire [44:13]S_PAYLOAD_DATA;
  wire aclk;
  wire addr_ready;
  wire addr_ready_i_1_n_0;
  wire areset_d1;
  wire \aw_addr_r[31]_i_2_n_0 ;
  wire aw_id_r;
  wire \aw_len_i[4]_i_2_n_0 ;
  wire \aw_len_i[5]_i_2_n_0 ;
  wire \aw_len_i[7]_i_3_n_0 ;
  wire \aw_len_i[7]_i_4_n_0 ;
  wire awgen_to_mcpf_tvalid;
  wire [14:7]awgen_to_mctf_payload;
  wire awgen_to_mctf_tvalid;
  wire \burst_count[4]_i_1_n_0 ;
  wire \burst_count[6]_i_1_n_0 ;
  wire [6:0]burst_count_reg__0;
  wire first_txn_byte;
  wire first_txn_byte_reg_n_0;
  wire first_txn_i_1_n_0;
  wire first_txn_reg_n_0;
  wire [0:0]\gcc0.gc0.count_d1_reg[3] ;
  wire [0:0]\gcc0.gc0.count_d1_reg[5] ;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.m_valid_i_reg_0 ;
  wire [0:0]\gfwd_mode.m_valid_i_reg_1 ;
  wire [0:0]\gfwd_mode.m_valid_i_reg_2 ;
  wire \gfwd_mode.storage_data1[6]_i_2_n_0 ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[13] ;
  wire [6:0]\gfwd_mode.storage_data1_reg[15] ;
  wire \gfwd_mode.storage_data1_reg[5] ;
  wire [65:0]\gfwd_mode.storage_data1_reg[66] ;
  wire [5:0]\gfwd_mode.storage_data1_reg[7] ;
  wire \greg_out.QSPO_reg[15] ;
  wire [0:0]m_axi_awsize;
  wire m_axi_awvalid_i;
  wire m_axi_wvalid_i;
  wire mcdf_to_awgen_tvalid;
  wire \no_of_bytes[2]_i_1_n_0 ;
  wire \no_of_bytes[3]_i_1_n_0 ;
  wire \no_of_bytes[4]_i_1_n_0 ;
  wire \no_of_bytes[5]_i_1_n_0 ;
  wire \no_of_bytes[5]_i_2_n_0 ;
  wire \no_of_bytes[6]_i_1_n_0 ;
  wire \no_of_bytes[6]_i_2_n_0 ;
  wire \no_of_bytes[7]_i_1_n_0 ;
  wire \no_of_bytes[8]_i_1_n_0 ;
  wire \no_of_bytes[8]_i_2_n_0 ;
  wire out;
  wire [7:0]p_0_in;
  wire \packet_cnt[2]_i_1_n_0 ;
  wire \packet_cnt[5]_i_1_n_0 ;
  wire [5:0]packet_cnt_reg__0;
  wire [5:0]plusOp;
  wire [6:0]plusOp__0;
  wire ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire tstart_i_1_n_0;
  wire \tstrb_r_reg_n_0_[0] ;
  wire \tstrb_r_reg_n_0_[2] ;
  wire valid_pkt_chk_i_1_n_0;
  wire valid_pkt_chk_reg_n_0;
  wire valid_pkt_r_i_1_n_0;
  wire wdata_rslice1_n_0;
  wire wdata_rslice1_n_1;
  wire wdata_rslice1_n_10;
  wire wdata_rslice1_n_11;
  wire wdata_rslice1_n_12;
  wire wdata_rslice1_n_13;
  wire wdata_rslice1_n_14;
  wire wdata_rslice1_n_15;
  wire wdata_rslice1_n_16;
  wire wdata_rslice1_n_17;
  wire wdata_rslice1_n_18;
  wire wdata_rslice1_n_19;
  wire wdata_rslice1_n_2;
  wire wdata_rslice1_n_20;
  wire wdata_rslice1_n_21;
  wire wdata_rslice1_n_22;
  wire wdata_rslice1_n_23;
  wire wdata_rslice1_n_24;
  wire wdata_rslice1_n_25;
  wire wdata_rslice1_n_26;
  wire wdata_rslice1_n_27;
  wire wdata_rslice1_n_28;
  wire wdata_rslice1_n_29;
  wire wdata_rslice1_n_3;
  wire wdata_rslice1_n_30;
  wire wdata_rslice1_n_31;
  wire wdata_rslice1_n_4;
  wire wdata_rslice1_n_5;
  wire wdata_rslice1_n_6;
  wire wdata_rslice1_n_7;
  wire wdata_rslice1_n_8;
  wire wdata_rslice1_n_9;
  wire wdata_rslice2_n_3;
  wire wdata_rslice2_n_4;

  LUT4 #(
    .INIT(16'h2AFA)) 
    addr_ready_i_1
       (.I0(mcdf_to_awgen_tvalid),
        .I1(\aw_addr_r[31]_i_2_n_0 ),
        .I2(addr_ready),
        .I3(first_txn_byte),
        .O(addr_ready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    addr_ready_reg
       (.C(aclk),
        .CE(1'b1),
        .D(addr_ready_i_1_n_0),
        .Q(addr_ready),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    addr_rollover_r_reg
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(\gfwd_mode.storage_data1_reg[66] [65]),
        .Q(\gfwd_mode.storage_data1_reg[15] [6]),
        .R(Q));
  LUT3 #(
    .INIT(8'h2A)) 
    \aw_addr_r[31]_i_1 
       (.I0(mcdf_to_awgen_tvalid),
        .I1(\aw_addr_r[31]_i_2_n_0 ),
        .I2(addr_ready),
        .O(aw_id_r));
  LUT6 #(
    .INIT(64'h000000000000FF7F)) 
    \aw_addr_r[31]_i_2 
       (.I0(burst_count_reg__0[6]),
        .I1(burst_count_reg__0[5]),
        .I2(burst_count_reg__0[4]),
        .I3(wdata_rslice2_n_4),
        .I4(wdata_rslice2_n_3),
        .I5(\gfwd_mode.m_valid_i_reg_0 ),
        .O(\aw_addr_r[31]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[0] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [33]),
        .Q(S_PAYLOAD_DATA[13]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[10] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [43]),
        .Q(S_PAYLOAD_DATA[23]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[11] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [44]),
        .Q(S_PAYLOAD_DATA[24]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[12] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [45]),
        .Q(S_PAYLOAD_DATA[25]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[13] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [46]),
        .Q(S_PAYLOAD_DATA[26]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[14] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [47]),
        .Q(S_PAYLOAD_DATA[27]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[15] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [48]),
        .Q(S_PAYLOAD_DATA[28]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[16] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [49]),
        .Q(S_PAYLOAD_DATA[29]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[17] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [50]),
        .Q(S_PAYLOAD_DATA[30]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[18] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [51]),
        .Q(S_PAYLOAD_DATA[31]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[19] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [52]),
        .Q(S_PAYLOAD_DATA[32]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[1] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [34]),
        .Q(S_PAYLOAD_DATA[14]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[20] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [53]),
        .Q(S_PAYLOAD_DATA[33]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[21] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [54]),
        .Q(S_PAYLOAD_DATA[34]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[22] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [55]),
        .Q(S_PAYLOAD_DATA[35]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[23] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [56]),
        .Q(S_PAYLOAD_DATA[36]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[24] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [57]),
        .Q(S_PAYLOAD_DATA[37]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[25] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [58]),
        .Q(S_PAYLOAD_DATA[38]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[26] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [59]),
        .Q(S_PAYLOAD_DATA[39]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[27] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [60]),
        .Q(S_PAYLOAD_DATA[40]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[28] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [61]),
        .Q(S_PAYLOAD_DATA[41]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[29] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [62]),
        .Q(S_PAYLOAD_DATA[42]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[2] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [35]),
        .Q(S_PAYLOAD_DATA[15]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[30] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [63]),
        .Q(S_PAYLOAD_DATA[43]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[31] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [64]),
        .Q(S_PAYLOAD_DATA[44]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[3] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [36]),
        .Q(S_PAYLOAD_DATA[16]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[4] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [37]),
        .Q(S_PAYLOAD_DATA[17]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[5] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [38]),
        .Q(S_PAYLOAD_DATA[18]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[6] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [39]),
        .Q(S_PAYLOAD_DATA[19]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[7] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [40]),
        .Q(S_PAYLOAD_DATA[20]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[8] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [41]),
        .Q(S_PAYLOAD_DATA[21]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_addr_r_reg[9] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [42]),
        .Q(S_PAYLOAD_DATA[22]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \aw_id_r_reg[0] 
       (.C(aclk),
        .CE(aw_id_r),
        .D(\gfwd_mode.storage_data1_reg[66] [0]),
        .Q(D[0]),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \aw_len_i[0]_i_1 
       (.I0(first_txn_byte),
        .I1(\aw_len_i[7]_i_3_n_0 ),
        .I2(awgen_to_mctf_payload[7]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hABBA)) 
    \aw_len_i[1]_i_1 
       (.I0(first_txn_byte),
        .I1(\aw_len_i[7]_i_3_n_0 ),
        .I2(awgen_to_mctf_payload[7]),
        .I3(awgen_to_mctf_payload[8]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hAAAABEEE)) 
    \aw_len_i[2]_i_1 
       (.I0(first_txn_byte),
        .I1(awgen_to_mctf_payload[9]),
        .I2(awgen_to_mctf_payload[8]),
        .I3(awgen_to_mctf_payload[7]),
        .I4(\aw_len_i[7]_i_3_n_0 ),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAABEEEEEEE)) 
    \aw_len_i[3]_i_1 
       (.I0(first_txn_byte),
        .I1(awgen_to_mctf_payload[10]),
        .I2(awgen_to_mctf_payload[9]),
        .I3(awgen_to_mctf_payload[7]),
        .I4(awgen_to_mctf_payload[8]),
        .I5(\aw_len_i[7]_i_3_n_0 ),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hAAEB)) 
    \aw_len_i[4]_i_1 
       (.I0(first_txn_byte),
        .I1(awgen_to_mctf_payload[11]),
        .I2(\aw_len_i[4]_i_2_n_0 ),
        .I3(\aw_len_i[7]_i_3_n_0 ),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \aw_len_i[4]_i_2 
       (.I0(awgen_to_mctf_payload[9]),
        .I1(awgen_to_mctf_payload[7]),
        .I2(awgen_to_mctf_payload[8]),
        .I3(awgen_to_mctf_payload[10]),
        .O(\aw_len_i[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hAAEB)) 
    \aw_len_i[5]_i_1 
       (.I0(first_txn_byte),
        .I1(awgen_to_mctf_payload[12]),
        .I2(\aw_len_i[5]_i_2_n_0 ),
        .I3(\aw_len_i[7]_i_3_n_0 ),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \aw_len_i[5]_i_2 
       (.I0(awgen_to_mctf_payload[10]),
        .I1(awgen_to_mctf_payload[8]),
        .I2(awgen_to_mctf_payload[7]),
        .I3(awgen_to_mctf_payload[9]),
        .I4(awgen_to_mctf_payload[11]),
        .O(\aw_len_i[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hABBA)) 
    \aw_len_i[6]_i_1 
       (.I0(first_txn_byte),
        .I1(\aw_len_i[7]_i_3_n_0 ),
        .I2(awgen_to_mctf_payload[13]),
        .I3(\aw_len_i[7]_i_4_n_0 ),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hABBABABA)) 
    \aw_len_i[7]_i_2 
       (.I0(first_txn_byte),
        .I1(\aw_len_i[7]_i_3_n_0 ),
        .I2(awgen_to_mctf_payload[14]),
        .I3(awgen_to_mctf_payload[13]),
        .I4(\aw_len_i[7]_i_4_n_0 ),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \aw_len_i[7]_i_3 
       (.I0(awgen_to_mctf_tvalid),
        .I1(mcdf_to_awgen_tvalid),
        .O(\aw_len_i[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \aw_len_i[7]_i_4 
       (.I0(awgen_to_mctf_payload[12]),
        .I1(awgen_to_mctf_payload[11]),
        .I2(awgen_to_mctf_payload[9]),
        .I3(awgen_to_mctf_payload[7]),
        .I4(awgen_to_mctf_payload[8]),
        .I5(awgen_to_mctf_payload[10]),
        .O(\aw_len_i[7]_i_4_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \aw_len_i_reg[0] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(p_0_in[0]),
        .Q(awgen_to_mctf_payload[7]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \aw_len_i_reg[1] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(p_0_in[1]),
        .Q(awgen_to_mctf_payload[8]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \aw_len_i_reg[2] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(p_0_in[2]),
        .Q(awgen_to_mctf_payload[9]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \aw_len_i_reg[3] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(p_0_in[3]),
        .Q(awgen_to_mctf_payload[10]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \aw_len_i_reg[4] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(p_0_in[4]),
        .Q(awgen_to_mctf_payload[11]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \aw_len_i_reg[5] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(p_0_in[5]),
        .Q(awgen_to_mctf_payload[12]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \aw_len_i_reg[6] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(p_0_in[6]),
        .Q(awgen_to_mctf_payload[13]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \aw_len_i_reg[7] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(p_0_in[7]),
        .Q(awgen_to_mctf_payload[14]),
        .S(Q));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized10 aw_rslice1
       (.ADDRA(ADDRA),
        .D(D[0]),
        .DI(DI),
        .E(E),
        .Q(awgen_to_mctf_payload),
        .aclk(aclk),
        .addr_ready_reg(awgen_to_mctf_tvalid),
        .areset_d1(areset_d1),
        .\aw_addr_r_reg[31] (S_PAYLOAD_DATA),
        .\gcc0.gc0.count_d1_reg[3] (\gcc0.gc0.count_d1_reg[3] ),
        .\greg_out.QSPO_reg[15] (\greg_out.QSPO_reg[15] ),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .out(out));
  LUT1 #(
    .INIT(2'h1)) 
    \burst_count[0]_i_1 
       (.I0(burst_count_reg__0[0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \burst_count[1]_i_1 
       (.I0(burst_count_reg__0[0]),
        .I1(burst_count_reg__0[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \burst_count[2]_i_1 
       (.I0(burst_count_reg__0[2]),
        .I1(burst_count_reg__0[0]),
        .I2(burst_count_reg__0[1]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \burst_count[3]_i_1 
       (.I0(burst_count_reg__0[3]),
        .I1(burst_count_reg__0[1]),
        .I2(burst_count_reg__0[0]),
        .I3(burst_count_reg__0[2]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \burst_count[4]_i_1 
       (.I0(burst_count_reg__0[4]),
        .I1(burst_count_reg__0[3]),
        .I2(burst_count_reg__0[1]),
        .I3(burst_count_reg__0[0]),
        .I4(burst_count_reg__0[2]),
        .O(\burst_count[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \burst_count[5]_i_1 
       (.I0(burst_count_reg__0[5]),
        .I1(burst_count_reg__0[2]),
        .I2(burst_count_reg__0[0]),
        .I3(burst_count_reg__0[1]),
        .I4(burst_count_reg__0[3]),
        .I5(burst_count_reg__0[4]),
        .O(plusOp__0[5]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \burst_count[6]_i_1 
       (.I0(awgen_to_mctf_tvalid),
        .I1(Q),
        .I2(first_txn_byte_reg_n_0),
        .I3(mcdf_to_awgen_tvalid),
        .O(\burst_count[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA6AA)) 
    \burst_count[6]_i_2 
       (.I0(burst_count_reg__0[6]),
        .I1(burst_count_reg__0[4]),
        .I2(wdata_rslice2_n_4),
        .I3(burst_count_reg__0[5]),
        .O(plusOp__0[6]));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[0] 
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(plusOp__0[0]),
        .Q(burst_count_reg__0[0]),
        .R(\burst_count[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[1] 
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(plusOp__0[1]),
        .Q(burst_count_reg__0[1]),
        .R(\burst_count[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[2] 
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(plusOp__0[2]),
        .Q(burst_count_reg__0[2]),
        .R(\burst_count[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[3] 
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(plusOp__0[3]),
        .Q(burst_count_reg__0[3]),
        .R(\burst_count[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[4] 
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(\burst_count[4]_i_1_n_0 ),
        .Q(burst_count_reg__0[4]),
        .R(\burst_count[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[5] 
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(plusOp__0[5]),
        .Q(burst_count_reg__0[5]),
        .R(\burst_count[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[6] 
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(plusOp__0[6]),
        .Q(burst_count_reg__0[6]),
        .R(\burst_count[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h2)) 
    first_txn_byte_i_1
       (.I0(awgen_to_mctf_tvalid),
        .I1(mcdf_to_awgen_tvalid),
        .O(first_txn_byte));
  FDSE #(
    .INIT(1'b0)) 
    first_txn_byte_reg
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(first_txn_byte),
        .Q(first_txn_byte_reg_n_0),
        .S(Q));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h3F2A)) 
    first_txn_i_1
       (.I0(awgen_to_mctf_tvalid),
        .I1(\gfwd_mode.storage_data1_reg[7] [4]),
        .I2(mcdf_to_awgen_tvalid),
        .I3(first_txn_reg_n_0),
        .O(first_txn_i_1_n_0));
  FDSE #(
    .INIT(1'b0)) 
    first_txn_reg
       (.C(aclk),
        .CE(1'b1),
        .D(first_txn_i_1_n_0),
        .Q(first_txn_reg_n_0),
        .S(Q));
  LUT2 #(
    .INIT(4'h2)) 
    \gcc0.gc0.count_d1[5]_i_1 
       (.I0(awgen_to_mctf_tvalid),
        .I1(ram_full_fb_i_reg_0),
        .O(\gcc0.gc0.count_d1_reg[5] ));
  LUT3 #(
    .INIT(8'hA8)) 
    \gfwd_mode.m_valid_i_i_1__3 
       (.I0(valid_pkt_chk_reg_n_0),
        .I1(awgen_to_mctf_tvalid),
        .I2(D[3]),
        .O(awgen_to_mcpf_tvalid));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gfwd_mode.storage_data1[13]_i_1 
       (.I0(awgen_to_mcpf_tvalid),
        .I1(areset_d1),
        .O(\gfwd_mode.storage_data1_reg[13] ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hAAA6)) 
    \gfwd_mode.storage_data1[1]_i_1 
       (.I0(packet_cnt_reg__0[0]),
        .I1(awgen_to_mcpf_tvalid),
        .I2(first_txn_reg_n_0),
        .I3(D[3]),
        .O(\gfwd_mode.storage_data1_reg[15] [0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hA9AAAAAA)) 
    \gfwd_mode.storage_data1[2]_i_1 
       (.I0(packet_cnt_reg__0[1]),
        .I1(D[3]),
        .I2(first_txn_reg_n_0),
        .I3(awgen_to_mcpf_tvalid),
        .I4(packet_cnt_reg__0[0]),
        .O(\gfwd_mode.storage_data1_reg[15] [1]));
  LUT6 #(
    .INIT(64'hA9AAAAAAAAAAAAAA)) 
    \gfwd_mode.storage_data1[3]_i_1 
       (.I0(packet_cnt_reg__0[2]),
        .I1(D[3]),
        .I2(first_txn_reg_n_0),
        .I3(awgen_to_mcpf_tvalid),
        .I4(packet_cnt_reg__0[0]),
        .I5(packet_cnt_reg__0[1]),
        .O(\gfwd_mode.storage_data1_reg[15] [2]));
  LUT5 #(
    .INIT(32'hA9AAAAAA)) 
    \gfwd_mode.storage_data1[4]_i_1 
       (.I0(packet_cnt_reg__0[3]),
        .I1(D[3]),
        .I2(first_txn_reg_n_0),
        .I3(awgen_to_mcpf_tvalid),
        .I4(wdata_rslice2_n_3),
        .O(\gfwd_mode.storage_data1_reg[15] [3]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hBB3B)) 
    \gfwd_mode.storage_data1[4]_i_1__0 
       (.I0(R),
        .I1(\tstrb_r_reg_n_0_[0] ),
        .I2(\tstrb_r_reg_n_0_[2] ),
        .I3(R1_in),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hA9AAAAAAAAAAAAAA)) 
    \gfwd_mode.storage_data1[5]_i_1 
       (.I0(packet_cnt_reg__0[4]),
        .I1(D[3]),
        .I2(first_txn_reg_n_0),
        .I3(awgen_to_mcpf_tvalid),
        .I4(packet_cnt_reg__0[3]),
        .I5(wdata_rslice2_n_3),
        .O(\gfwd_mode.storage_data1_reg[15] [4]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB3)) 
    \gfwd_mode.storage_data1[5]_i_1__0 
       (.I0(\tstrb_r_reg_n_0_[2] ),
        .I1(\tstrb_r_reg_n_0_[0] ),
        .I2(R),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hA9AAAAAAAAAAAAAA)) 
    \gfwd_mode.storage_data1[6]_i_1 
       (.I0(packet_cnt_reg__0[5]),
        .I1(D[3]),
        .I2(first_txn_reg_n_0),
        .I3(awgen_to_mcpf_tvalid),
        .I4(packet_cnt_reg__0[4]),
        .I5(\gfwd_mode.storage_data1[6]_i_2_n_0 ),
        .O(\gfwd_mode.storage_data1_reg[15] [5]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gfwd_mode.storage_data1[6]_i_2 
       (.I0(packet_cnt_reg__0[3]),
        .I1(packet_cnt_reg__0[0]),
        .I2(packet_cnt_reg__0[1]),
        .I3(packet_cnt_reg__0[2]),
        .O(\gfwd_mode.storage_data1[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hAAAB)) 
    \no_of_bytes[2]_i_1 
       (.I0(first_txn_byte),
        .I1(\gfwd_mode.storage_data1_reg[7] [5]),
        .I2(\aw_len_i[7]_i_3_n_0 ),
        .I3(D[6]),
        .O(\no_of_bytes[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hAAAAAABE)) 
    \no_of_bytes[3]_i_1 
       (.I0(first_txn_byte),
        .I1(D[6]),
        .I2(D[7]),
        .I3(\aw_len_i[7]_i_3_n_0 ),
        .I4(\gfwd_mode.storage_data1_reg[7] [5]),
        .O(\no_of_bytes[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAABEEE)) 
    \no_of_bytes[4]_i_1 
       (.I0(first_txn_byte),
        .I1(D[8]),
        .I2(D[7]),
        .I3(D[6]),
        .I4(\aw_len_i[7]_i_3_n_0 ),
        .I5(\gfwd_mode.storage_data1_reg[7] [5]),
        .O(\no_of_bytes[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAEB)) 
    \no_of_bytes[5]_i_1 
       (.I0(first_txn_byte),
        .I1(D[9]),
        .I2(\no_of_bytes[5]_i_2_n_0 ),
        .I3(\aw_len_i[7]_i_3_n_0 ),
        .I4(\gfwd_mode.storage_data1_reg[7] [5]),
        .O(\no_of_bytes[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \no_of_bytes[5]_i_2 
       (.I0(D[7]),
        .I1(D[6]),
        .I2(D[8]),
        .O(\no_of_bytes[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAEB)) 
    \no_of_bytes[6]_i_1 
       (.I0(first_txn_byte),
        .I1(D[10]),
        .I2(\no_of_bytes[6]_i_2_n_0 ),
        .I3(\aw_len_i[7]_i_3_n_0 ),
        .I4(\gfwd_mode.storage_data1_reg[7] [5]),
        .O(\no_of_bytes[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \no_of_bytes[6]_i_2 
       (.I0(D[8]),
        .I1(D[6]),
        .I2(D[7]),
        .I3(D[9]),
        .O(\no_of_bytes[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAABE)) 
    \no_of_bytes[7]_i_1 
       (.I0(first_txn_byte),
        .I1(D[11]),
        .I2(\no_of_bytes[8]_i_2_n_0 ),
        .I3(\aw_len_i[7]_i_3_n_0 ),
        .I4(\gfwd_mode.storage_data1_reg[7] [5]),
        .O(\no_of_bytes[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAABABAAABAAABAA)) 
    \no_of_bytes[8]_i_1 
       (.I0(first_txn_byte),
        .I1(\gfwd_mode.storage_data1_reg[7] [5]),
        .I2(\aw_len_i[7]_i_3_n_0 ),
        .I3(D[12]),
        .I4(D[11]),
        .I5(\no_of_bytes[8]_i_2_n_0 ),
        .O(\no_of_bytes[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \no_of_bytes[8]_i_2 
       (.I0(D[10]),
        .I1(D[9]),
        .I2(D[7]),
        .I3(D[6]),
        .I4(D[8]),
        .O(\no_of_bytes[8]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \no_of_bytes_reg[2] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\no_of_bytes[2]_i_1_n_0 ),
        .Q(D[6]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \no_of_bytes_reg[3] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\no_of_bytes[3]_i_1_n_0 ),
        .Q(D[7]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \no_of_bytes_reg[4] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\no_of_bytes[4]_i_1_n_0 ),
        .Q(D[8]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \no_of_bytes_reg[5] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\no_of_bytes[5]_i_1_n_0 ),
        .Q(D[9]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \no_of_bytes_reg[6] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\no_of_bytes[6]_i_1_n_0 ),
        .Q(D[10]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \no_of_bytes_reg[7] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\no_of_bytes[7]_i_1_n_0 ),
        .Q(D[11]),
        .S(Q));
  FDSE #(
    .INIT(1'b0)) 
    \no_of_bytes_reg[8] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(\no_of_bytes[8]_i_1_n_0 ),
        .Q(D[12]),
        .S(Q));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \packet_cnt[0]_i_1 
       (.I0(packet_cnt_reg__0[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \packet_cnt[1]_i_1 
       (.I0(packet_cnt_reg__0[0]),
        .I1(packet_cnt_reg__0[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \packet_cnt[2]_i_1 
       (.I0(packet_cnt_reg__0[2]),
        .I1(packet_cnt_reg__0[1]),
        .I2(packet_cnt_reg__0[0]),
        .O(\packet_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \packet_cnt[3]_i_1 
       (.I0(packet_cnt_reg__0[3]),
        .I1(packet_cnt_reg__0[0]),
        .I2(packet_cnt_reg__0[1]),
        .I3(packet_cnt_reg__0[2]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \packet_cnt[4]_i_1 
       (.I0(packet_cnt_reg__0[4]),
        .I1(packet_cnt_reg__0[2]),
        .I2(packet_cnt_reg__0[1]),
        .I3(packet_cnt_reg__0[0]),
        .I4(packet_cnt_reg__0[3]),
        .O(plusOp[4]));
  LUT5 #(
    .INIT(32'hFFFFFF80)) 
    \packet_cnt[5]_i_1 
       (.I0(mcdf_to_awgen_tvalid),
        .I1(\gfwd_mode.storage_data1_reg[7] [4]),
        .I2(first_txn_reg_n_0),
        .I3(awgen_to_mctf_tvalid),
        .I4(Q),
        .O(\packet_cnt[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \packet_cnt[5]_i_3 
       (.I0(packet_cnt_reg__0[5]),
        .I1(packet_cnt_reg__0[3]),
        .I2(packet_cnt_reg__0[0]),
        .I3(packet_cnt_reg__0[1]),
        .I4(packet_cnt_reg__0[2]),
        .I5(packet_cnt_reg__0[4]),
        .O(plusOp[5]));
  FDRE #(
    .INIT(1'b0)) 
    \packet_cnt_reg[0] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(plusOp[0]),
        .Q(packet_cnt_reg__0[0]),
        .R(\packet_cnt[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \packet_cnt_reg[1] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(plusOp[1]),
        .Q(packet_cnt_reg__0[1]),
        .R(\packet_cnt[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \packet_cnt_reg[2] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(\packet_cnt[2]_i_1_n_0 ),
        .Q(packet_cnt_reg__0[2]),
        .R(\packet_cnt[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \packet_cnt_reg[3] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(plusOp[3]),
        .Q(packet_cnt_reg__0[3]),
        .R(\packet_cnt[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \packet_cnt_reg[4] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(plusOp[4]),
        .Q(packet_cnt_reg__0[4]),
        .R(\packet_cnt[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \packet_cnt_reg[5] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg_2 ),
        .D(plusOp[5]),
        .Q(packet_cnt_reg__0[5]),
        .R(\packet_cnt[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \tdest_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[0] ),
        .Q(D[2]),
        .R(Q));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    tstart_i_1
       (.I0(\gfwd_mode.storage_data1_reg[7] [5]),
        .I1(mcdf_to_awgen_tvalid),
        .I2(D[13]),
        .I3(awgen_to_mcpf_tvalid),
        .I4(Q),
        .O(tstart_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    tstart_reg
       (.C(aclk),
        .CE(1'b1),
        .D(tstart_i_1_n_0),
        .Q(D[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tstrb_r_reg[0] 
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(\gfwd_mode.storage_data1_reg[7] [0]),
        .Q(\tstrb_r_reg_n_0_[0] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tstrb_r_reg[1] 
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(\gfwd_mode.storage_data1_reg[7] [1]),
        .Q(R),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tstrb_r_reg[2] 
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(\gfwd_mode.storage_data1_reg[7] [2]),
        .Q(\tstrb_r_reg_n_0_[2] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tstrb_r_reg[3] 
       (.C(aclk),
        .CE(mcdf_to_awgen_tvalid),
        .D(\gfwd_mode.storage_data1_reg[7] [3]),
        .Q(R1_in),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tuser_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gfwd_mode.storage_data1_reg[5] ),
        .Q(D[1]),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    valid_pkt_chk_i_1
       (.I0(mcdf_to_awgen_tvalid),
        .I1(awgen_to_mcpf_tvalid),
        .I2(valid_pkt_chk_reg_n_0),
        .O(valid_pkt_chk_i_1_n_0));
  FDSE #(
    .INIT(1'b0)) 
    valid_pkt_chk_reg
       (.C(aclk),
        .CE(1'b1),
        .D(valid_pkt_chk_i_1_n_0),
        .Q(valid_pkt_chk_reg_n_0),
        .S(Q));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h8B88)) 
    valid_pkt_r_i_1
       (.I0(\gfwd_mode.storage_data1_reg[7] [4]),
        .I1(mcdf_to_awgen_tvalid),
        .I2(awgen_to_mcpf_tvalid),
        .I3(D[3]),
        .O(valid_pkt_r_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    valid_pkt_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(valid_pkt_r_i_1_n_0),
        .Q(D[3]),
        .R(Q));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2_166 wdata_rslice1
       (.Q({wdata_rslice1_n_0,wdata_rslice1_n_1,wdata_rslice1_n_2,wdata_rslice1_n_3,wdata_rslice1_n_4,wdata_rslice1_n_5,wdata_rslice1_n_6,wdata_rslice1_n_7,wdata_rslice1_n_8,wdata_rslice1_n_9,wdata_rslice1_n_10,wdata_rslice1_n_11,wdata_rslice1_n_12,wdata_rslice1_n_13,wdata_rslice1_n_14,wdata_rslice1_n_15,wdata_rslice1_n_16,wdata_rslice1_n_17,wdata_rslice1_n_18,wdata_rslice1_n_19,wdata_rslice1_n_20,wdata_rslice1_n_21,wdata_rslice1_n_22,wdata_rslice1_n_23,wdata_rslice1_n_24,wdata_rslice1_n_25,wdata_rslice1_n_26,wdata_rslice1_n_27,wdata_rslice1_n_28,wdata_rslice1_n_29,wdata_rslice1_n_30,wdata_rslice1_n_31}),
        .aclk(aclk),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg_1 ),
        .\gfwd_mode.storage_data1_reg[32]_0 (\gfwd_mode.storage_data1_reg[66] [32:1]));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized11 wdata_rslice2
       (.D(awgen_to_mctf_tvalid),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .Q(burst_count_reg__0),
        .aclk(aclk),
        .addr_ready(addr_ready),
        .areset_d1(areset_d1),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg_0 ),
        .\gfwd_mode.storage_data1_reg[32]_0 ({wdata_rslice1_n_0,wdata_rslice1_n_1,wdata_rslice1_n_2,wdata_rslice1_n_3,wdata_rslice1_n_4,wdata_rslice1_n_5,wdata_rslice1_n_6,wdata_rslice1_n_7,wdata_rslice1_n_8,wdata_rslice1_n_9,wdata_rslice1_n_10,wdata_rslice1_n_11,wdata_rslice1_n_12,wdata_rslice1_n_13,wdata_rslice1_n_14,wdata_rslice1_n_15,wdata_rslice1_n_16,wdata_rslice1_n_17,wdata_rslice1_n_18,wdata_rslice1_n_19,wdata_rslice1_n_20,wdata_rslice1_n_21,wdata_rslice1_n_22,wdata_rslice1_n_23,wdata_rslice1_n_24,wdata_rslice1_n_25,wdata_rslice1_n_26,wdata_rslice1_n_27,wdata_rslice1_n_28,wdata_rslice1_n_29,wdata_rslice1_n_30,wdata_rslice1_n_31}),
        .\gfwd_mode.storage_data1_reg[33]_0 (wdata_rslice2_n_3),
        .\gfwd_mode.storage_data1_reg[33]_1 (wdata_rslice2_n_4),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .mcdf_to_awgen_tvalid(mcdf_to_awgen_tvalid),
        .\packet_cnt_reg[2] (packet_cnt_reg__0[2:0]),
        .ram_full_fb_i_reg(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "vfifo_mm2s" *) 
module design_1_axi_vfifo_ctrl_0_0_vfifo_mm2s
   (curr_state,
    m_axis_tvalid,
    we_mm2s_valid,
    Q_reg,
    \gfwd_mode.storage_data1_reg[34] ,
    curr_state_reg_0,
    mm2s_to_tdf_tvalid,
    \gpregsm1.curr_fwft_state_reg[1] ,
    \gpregsm1.curr_fwft_state_reg[1]_0 ,
    m_axi_rready,
    \gfwd_mode.storage_data1_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    Q,
    aclk,
    m_axis_tready,
    mem_init_done,
    D,
    \goreg_bm.dout_i_reg[12] ,
    \goreg_bm.dout_i_reg[9] ,
    \goreg_bm.dout_i_reg[12]_0 ,
    \goreg_bm.dout_i_reg[6] ,
    \goreg_bm.dout_i_reg[7] ,
    \goreg_bm.dout_i_reg[8] ,
    \goreg_bm.dout_i_reg[9]_0 ,
    \goreg_bm.dout_i_reg[10] ,
    out,
    areset_d1,
    m_axi_rvalid,
    sdp_rd_addr_in_i,
    m_axi_rdata);
  output curr_state;
  output m_axis_tvalid;
  output we_mm2s_valid;
  output [40:0]Q_reg;
  output \gfwd_mode.storage_data1_reg[34] ;
  output curr_state_reg_0;
  output mm2s_to_tdf_tvalid;
  output \gpregsm1.curr_fwft_state_reg[1] ;
  output \gpregsm1.curr_fwft_state_reg[1]_0 ;
  output m_axi_rready;
  output \gfwd_mode.storage_data1_reg[0] ;
  output \gfwd_mode.m_valid_i_reg ;
  input [0:0]Q;
  input aclk;
  input m_axis_tready;
  input mem_init_done;
  input [6:0]D;
  input [8:0]\goreg_bm.dout_i_reg[12] ;
  input \goreg_bm.dout_i_reg[9] ;
  input \goreg_bm.dout_i_reg[12]_0 ;
  input \goreg_bm.dout_i_reg[6] ;
  input \goreg_bm.dout_i_reg[7] ;
  input \goreg_bm.dout_i_reg[8] ;
  input \goreg_bm.dout_i_reg[9]_0 ;
  input \goreg_bm.dout_i_reg[10] ;
  input out;
  input areset_d1;
  input m_axi_rvalid;
  input sdp_rd_addr_in_i;
  input [31:0]m_axi_rdata;

  wire [6:0]D;
  wire [0:0]Q;
  wire [40:0]Q_reg;
  wire accept_data;
  wire aclk;
  wire areset_d1;
  wire curr_state;
  wire curr_state_i_3__0_n_0;
  wire curr_state_reg_0;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[0] ;
  wire \gfwd_mode.storage_data1_reg[34] ;
  wire \goreg_bm.dout_i_reg[10] ;
  wire [8:0]\goreg_bm.dout_i_reg[12] ;
  wire \goreg_bm.dout_i_reg[12]_0 ;
  wire \goreg_bm.dout_i_reg[6] ;
  wire \goreg_bm.dout_i_reg[7] ;
  wire \goreg_bm.dout_i_reg[8] ;
  wire \goreg_bm.dout_i_reg[9] ;
  wire \goreg_bm.dout_i_reg[9]_0 ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire \gpregsm1.curr_fwft_state_reg[1]_0 ;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire [31:0]m_axis_payload_wr_in_i;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire m_axis_tvalid_wr_in_i;
  wire mem_init_done;
  wire mm2s_to_tdf_tvalid;
  wire next_state;
  wire out;
  wire p_0_out;
  wire sdp_rd_addr_in_i;
  wire [6:0]tlen_cntr;
  wire [6:0]tlen_cntr_reg;
  wire \tlen_cntr_reg[4]_i_3_n_0 ;
  wire \tlen_cntr_reg[5]_i_3_n_0 ;
  wire we_mm2s_valid;

  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    curr_state_i_3__0
       (.I0(tlen_cntr_reg[5]),
        .I1(tlen_cntr_reg[3]),
        .I2(tlen_cntr_reg[2]),
        .I3(tlen_cntr_reg[4]),
        .I4(tlen_cntr_reg[6]),
        .O(curr_state_i_3__0_n_0));
  FDRE curr_state_reg
       (.C(aclk),
        .CE(1'b1),
        .D(next_state),
        .Q(curr_state),
        .R(Q));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized12 mm2s_in_reg_slice_inst
       (.E(accept_data),
        .Q(m_axis_payload_wr_in_i),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .empty_fwft_i_reg(p_0_out),
        .\gfwd_mode.m_valid_i_reg_0 (m_axis_tvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid_wr_in_i(m_axis_tvalid_wr_in_i),
        .out(out));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized13 mm2s_out_reg_slice_inst
       (.D(tlen_cntr),
        .E(accept_data),
        .Q(tlen_cntr_reg),
        .Q_reg(Q_reg),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .curr_state_reg(curr_state_reg_0),
        .curr_state_reg_0(curr_state),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.storage_data1_reg[0]_0 (\gfwd_mode.storage_data1_reg[0] ),
        .\gfwd_mode.storage_data1_reg[31]_0 (p_0_out),
        .\gfwd_mode.storage_data1_reg[34]_0 (\gfwd_mode.storage_data1_reg[34] ),
        .\goreg_bm.dout_i_reg[10] (\goreg_bm.dout_i_reg[10] ),
        .\goreg_bm.dout_i_reg[12] (\goreg_bm.dout_i_reg[12] ),
        .\goreg_bm.dout_i_reg[12]_0 (\goreg_bm.dout_i_reg[12]_0 ),
        .\goreg_bm.dout_i_reg[14] ({D,m_axis_payload_wr_in_i}),
        .\goreg_bm.dout_i_reg[6] (\goreg_bm.dout_i_reg[6] ),
        .\goreg_bm.dout_i_reg[7] (\goreg_bm.dout_i_reg[7] ),
        .\goreg_bm.dout_i_reg[8] (\goreg_bm.dout_i_reg[8] ),
        .\goreg_bm.dout_i_reg[9] (\goreg_bm.dout_i_reg[9] ),
        .\goreg_bm.dout_i_reg[9]_0 (\goreg_bm.dout_i_reg[9]_0 ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .\gpregsm1.curr_fwft_state_reg[1]_0 (\gpregsm1.curr_fwft_state_reg[1]_0 ),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .m_axis_tvalid_wr_in_i(m_axis_tvalid_wr_in_i),
        .mem_init_done(mem_init_done),
        .mm2s_to_tdf_tvalid(mm2s_to_tdf_tvalid),
        .next_state(next_state),
        .out(out),
        .sdp_rd_addr_in_i(sdp_rd_addr_in_i),
        .\tlen_cntr_reg_reg[2] (\tlen_cntr_reg[4]_i_3_n_0 ),
        .\tlen_cntr_reg_reg[3] (\tlen_cntr_reg[5]_i_3_n_0 ),
        .\tlen_cntr_reg_reg[5] (curr_state_i_3__0_n_0),
        .we_mm2s_valid(we_mm2s_valid));
  LUT2 #(
    .INIT(4'hE)) 
    \tlen_cntr_reg[4]_i_3 
       (.I0(tlen_cntr_reg[2]),
        .I1(tlen_cntr_reg[3]),
        .O(\tlen_cntr_reg[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \tlen_cntr_reg[5]_i_3 
       (.I0(tlen_cntr_reg[3]),
        .I1(tlen_cntr_reg[2]),
        .I2(tlen_cntr_reg[4]),
        .O(\tlen_cntr_reg[5]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \tlen_cntr_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[0]),
        .Q(tlen_cntr_reg[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tlen_cntr_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[1]),
        .Q(tlen_cntr_reg[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tlen_cntr_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[2]),
        .Q(tlen_cntr_reg[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tlen_cntr_reg_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[3]),
        .Q(tlen_cntr_reg[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tlen_cntr_reg_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[4]),
        .Q(tlen_cntr_reg[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tlen_cntr_reg_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[5]),
        .Q(tlen_cntr_reg[5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \tlen_cntr_reg_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(tlen_cntr[6]),
        .Q(tlen_cntr_reg[6]),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "vfifo_reset_blk" *) 
module design_1_axi_vfifo_ctrl_0_0_vfifo_reset_blk
   (ram_rstram_b,
    Q,
    ram_rstram_b_0,
    aclk,
    POR_A,
    POR_A_1,
    aresetn);
  output ram_rstram_b;
  output [1:0]Q;
  output ram_rstram_b_0;
  input aclk;
  input POR_A;
  input POR_A_1;
  input aresetn;

  wire POR_A;
  wire POR_A_1;
  wire [1:0]Q;
  wire aclk;
  wire aresetn;
  wire inverted_reset;
  wire ram_rstram_b;
  wire ram_rstram_b_0;
  (* async_reg = "true" *) (* msgon = "false" *) wire wr_rst_asreg;
  (* async_reg = "true" *) (* msgon = "false" *) wire wr_rst_asreg_d1;
  (* async_reg = "true" *) (* msgon = "false" *) wire wr_rst_asreg_d2;
  wire [14:0]wr_rst_i;
  wire \wr_rst_reg[15]_i_1_n_0 ;

  LUT2 #(
    .INIT(4'hE)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3 
       (.I0(Q[1]),
        .I1(POR_A),
        .O(ram_rstram_b));
  LUT2 #(
    .INIT(4'hE)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__0 
       (.I0(Q[1]),
        .I1(POR_A_1),
        .O(ram_rstram_b_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b0)) 
    wr_rst_asreg_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_asreg),
        .Q(wr_rst_asreg_d1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDRE #(
    .INIT(1'b0)) 
    wr_rst_asreg_d2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_asreg_d1),
        .Q(wr_rst_asreg_d2),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    wr_rst_asreg_i_1
       (.I0(aresetn),
        .O(inverted_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDSE wr_rst_asreg_reg
       (.C(aclk),
        .CE(wr_rst_asreg_d1),
        .D(1'b0),
        .Q(wr_rst_asreg),
        .S(inverted_reset));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_rst_reg[15]_i_1 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    \wr_rst_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(wr_rst_i[0]),
        .S(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[9]),
        .Q(wr_rst_i[10]),
        .S(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[10]),
        .Q(wr_rst_i[11]),
        .S(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[11]),
        .Q(wr_rst_i[12]),
        .S(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[12]),
        .Q(wr_rst_i[13]),
        .S(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[13]),
        .Q(wr_rst_i[14]),
        .S(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[14]),
        .Q(Q[1]),
        .S(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[0]),
        .Q(Q[0]),
        .S(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(wr_rst_i[2]),
        .S(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[2]),
        .Q(wr_rst_i[3]),
        .S(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[3]),
        .Q(wr_rst_i[4]),
        .S(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[4]),
        .Q(wr_rst_i[5]),
        .S(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[5]),
        .Q(wr_rst_i[6]),
        .S(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[6]),
        .Q(wr_rst_i[7]),
        .S(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[7]),
        .Q(wr_rst_i[8]),
        .S(\wr_rst_reg[15]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \wr_rst_reg_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(wr_rst_i[8]),
        .Q(wr_rst_i[9]),
        .S(\wr_rst_reg[15]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "vfifo_s2mm" *) 
module design_1_axi_vfifo_ctrl_0_0_vfifo_s2mm
   (areset_d1,
    E,
    \gfwd_mode.storage_data1_reg[33] ,
    PAYLOAD_S2MM,
    \tdest_r_reg[0] ,
    \tuser_r_reg[0] ,
    \gfwd_mode.m_valid_i_reg ,
    TPAYLOAD_S2MM,
    s_axis_tready,
    Q,
    aclk,
    \gfwd_mode.storage_data1_reg[65] ,
    mcdf_to_awgen_tvalid,
    awgen_to_mctf_tvalid,
    D,
    \s_axis_tid[0] ,
    TREADY_S2MM,
    s_axis_tvalid);
  output areset_d1;
  output [0:0]E;
  output \gfwd_mode.storage_data1_reg[33] ;
  output [5:0]PAYLOAD_S2MM;
  output \tdest_r_reg[0] ;
  output \tuser_r_reg[0] ;
  output \gfwd_mode.m_valid_i_reg ;
  output [32:0]TPAYLOAD_S2MM;
  output s_axis_tready;
  input [0:0]Q;
  input aclk;
  input [0:0]\gfwd_mode.storage_data1_reg[65] ;
  input mcdf_to_awgen_tvalid;
  input awgen_to_mctf_tvalid;
  input [1:0]D;
  input [39:0]\s_axis_tid[0] ;
  input TREADY_S2MM;
  input s_axis_tvalid;

  wire [1:0]D;
  wire [0:0]E;
  wire [5:0]PAYLOAD_S2MM;
  wire [0:0]Q;
  wire [32:0]TPAYLOAD_S2MM;
  wire TREADY_S2MM;
  wire aclk;
  wire arb_granularity0;
  wire \arb_granularity[0]_i_1_n_0 ;
  wire [6:0]arb_granularity_reg__0;
  wire areset_d1;
  wire awgen_to_mctf_tvalid;
  wire end_of_txn1;
  wire \end_of_txn[1]_i_2_n_0 ;
  wire \gfwd_mode.m_valid_i_reg ;
  wire \gfwd_mode.storage_data1_reg[33] ;
  wire [0:0]\gfwd_mode.storage_data1_reg[65] ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_3 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_4 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_44 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_45 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_5 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_50 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_51 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_52 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_53 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_6 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_7 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_8 ;
  wire \gno_bkp_on_tready.s2mm_input_rslice_n_9 ;
  wire mcdf_to_awgen_tvalid;
  wire mux4_out0;
  wire p_0_in;
  wire p_0_out;
  wire p_0_out_0;
  wire [8:8]payload_s2mm_awg1;
  wire [6:1]plusOp;
  wire s2mm_awgen_rslice1_n_1;
  wire [39:0]\s_axis_tid[0] ;
  wire s_axis_tready;
  wire s_axis_tready_i;
  wire s_axis_tvalid;
  wire start_of_pkt;
  wire start_of_txn;
  wire [9:0]storage_data1;
  wire \tdest_r_reg[0] ;
  wire tid_r;
  wire [1:0]tstart_reg;
  wire \tuser_r_reg[0] ;

  LUT1 #(
    .INIT(2'h1)) 
    \arb_granularity[0]_i_1 
       (.I0(arb_granularity_reg__0[0]),
        .O(\arb_granularity[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \arb_granularity[1]_i_1 
       (.I0(arb_granularity_reg__0[0]),
        .I1(arb_granularity_reg__0[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \arb_granularity[2]_i_1 
       (.I0(arb_granularity_reg__0[0]),
        .I1(arb_granularity_reg__0[1]),
        .I2(arb_granularity_reg__0[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \arb_granularity[3]_i_1 
       (.I0(arb_granularity_reg__0[1]),
        .I1(arb_granularity_reg__0[0]),
        .I2(arb_granularity_reg__0[2]),
        .I3(arb_granularity_reg__0[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \arb_granularity[4]_i_1 
       (.I0(arb_granularity_reg__0[2]),
        .I1(arb_granularity_reg__0[0]),
        .I2(arb_granularity_reg__0[1]),
        .I3(arb_granularity_reg__0[3]),
        .I4(arb_granularity_reg__0[4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \arb_granularity[5]_i_1 
       (.I0(arb_granularity_reg__0[3]),
        .I1(arb_granularity_reg__0[1]),
        .I2(arb_granularity_reg__0[0]),
        .I3(arb_granularity_reg__0[2]),
        .I4(arb_granularity_reg__0[4]),
        .I5(arb_granularity_reg__0[5]),
        .O(plusOp[5]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \arb_granularity[6]_i_3 
       (.I0(arb_granularity_reg__0[4]),
        .I1(arb_granularity_reg__0[2]),
        .I2(arb_granularity_reg__0[0]),
        .I3(arb_granularity_reg__0[1]),
        .I4(arb_granularity_reg__0[3]),
        .I5(arb_granularity_reg__0[5]),
        .O(plusOp[6]));
  FDRE #(
    .INIT(1'b0)) 
    \arb_granularity_reg[0] 
       (.C(aclk),
        .CE(arb_granularity0),
        .D(\arb_granularity[0]_i_1_n_0 ),
        .Q(arb_granularity_reg__0[0]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_45 ));
  FDRE #(
    .INIT(1'b0)) 
    \arb_granularity_reg[1] 
       (.C(aclk),
        .CE(arb_granularity0),
        .D(plusOp[1]),
        .Q(arb_granularity_reg__0[1]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_45 ));
  FDRE #(
    .INIT(1'b0)) 
    \arb_granularity_reg[2] 
       (.C(aclk),
        .CE(arb_granularity0),
        .D(plusOp[2]),
        .Q(arb_granularity_reg__0[2]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_45 ));
  FDRE #(
    .INIT(1'b0)) 
    \arb_granularity_reg[3] 
       (.C(aclk),
        .CE(arb_granularity0),
        .D(plusOp[3]),
        .Q(arb_granularity_reg__0[3]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_45 ));
  FDRE #(
    .INIT(1'b0)) 
    \arb_granularity_reg[4] 
       (.C(aclk),
        .CE(arb_granularity0),
        .D(plusOp[4]),
        .Q(arb_granularity_reg__0[4]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_45 ));
  FDRE #(
    .INIT(1'b0)) 
    \arb_granularity_reg[5] 
       (.C(aclk),
        .CE(arb_granularity0),
        .D(plusOp[5]),
        .Q(arb_granularity_reg__0[5]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_45 ));
  FDRE #(
    .INIT(1'b0)) 
    \arb_granularity_reg[6] 
       (.C(aclk),
        .CE(arb_granularity0),
        .D(plusOp[6]),
        .Q(arb_granularity_reg__0[6]),
        .R(\gno_bkp_on_tready.s2mm_input_rslice_n_45 ));
  LUT3 #(
    .INIT(8'h40)) 
    \end_of_txn[0]_i_2 
       (.I0(\end_of_txn[1]_i_2_n_0 ),
        .I1(arb_granularity_reg__0[6]),
        .I2(p_0_in),
        .O(end_of_txn1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \end_of_txn[1]_i_2 
       (.I0(arb_granularity_reg__0[0]),
        .I1(arb_granularity_reg__0[1]),
        .I2(arb_granularity_reg__0[2]),
        .I3(arb_granularity_reg__0[3]),
        .I4(arb_granularity_reg__0[4]),
        .I5(arb_granularity_reg__0[5]),
        .O(\end_of_txn[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \end_of_txn_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gno_bkp_on_tready.s2mm_input_rslice_n_51 ),
        .Q(payload_s2mm_awg1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \end_of_txn_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gno_bkp_on_tready.s2mm_input_rslice_n_50 ),
        .Q(p_0_in),
        .R(Q));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized0 \gno_bkp_on_tready.s2mm_input_rslice 
       (.D({start_of_txn,start_of_pkt}),
        .E(E),
        .Q({\gno_bkp_on_tready.s2mm_input_rslice_n_4 ,\gno_bkp_on_tready.s2mm_input_rslice_n_5 ,\gno_bkp_on_tready.s2mm_input_rslice_n_6 ,\gno_bkp_on_tready.s2mm_input_rslice_n_7 ,\gno_bkp_on_tready.s2mm_input_rslice_n_8 ,\gno_bkp_on_tready.s2mm_input_rslice_n_9 ,mux4_out0,TPAYLOAD_S2MM}),
        .SR(\gno_bkp_on_tready.s2mm_input_rslice_n_45 ),
        .aclk(aclk),
        .\arb_granularity_reg[0] (arb_granularity0),
        .\arb_granularity_reg[0]_0 (\end_of_txn[1]_i_2_n_0 ),
        .\arb_granularity_reg[6] (arb_granularity_reg__0[6]),
        .end_of_txn1(end_of_txn1),
        .\end_of_txn_reg[0] (\gno_bkp_on_tready.s2mm_input_rslice_n_51 ),
        .\end_of_txn_reg[1] (\gno_bkp_on_tready.s2mm_input_rslice_n_50 ),
        .\gfwd_mode.areset_d1_reg (areset_d1),
        .\gfwd_mode.m_valid_i_reg_0 (\gfwd_mode.m_valid_i_reg ),
        .\gfwd_mode.m_valid_i_reg_1 (\gno_bkp_on_tready.s2mm_input_rslice_n_53 ),
        .\gfwd_mode.storage_data1_reg[9]_0 (p_0_out_0),
        .p_0_in(p_0_in),
        .p_0_out(p_0_out),
        .payload_s2mm_awg1(payload_s2mm_awg1),
        .\s_axis_tid[0] (\s_axis_tid[0] ),
        .s_axis_tready_i(s_axis_tready_i),
        .s_axis_tvalid(s_axis_tvalid),
        .tid_r(tid_r),
        .\tid_r_reg[0] (\gno_bkp_on_tready.s2mm_input_rslice_n_52 ),
        .tstart_reg(tstart_reg),
        .\tstart_reg_reg[0] (\gno_bkp_on_tready.s2mm_input_rslice_n_44 ),
        .\tstart_reg_reg[1] (\gno_bkp_on_tready.s2mm_input_rslice_n_3 ),
        .\wr_rst_reg_reg[15] (Q));
  FDRE #(
    .INIT(1'b0)) 
    \gno_bkp_on_tready.s_axis_tready_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(TREADY_S2MM),
        .Q(s_axis_tready_i),
        .R(Q));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1 s2mm_awgen_rslice1
       (.D({start_of_txn,payload_s2mm_awg1,start_of_pkt,mux4_out0,\gno_bkp_on_tready.s2mm_input_rslice_n_9 ,\gno_bkp_on_tready.s2mm_input_rslice_n_5 ,\gno_bkp_on_tready.s2mm_input_rslice_n_6 ,\gno_bkp_on_tready.s2mm_input_rslice_n_7 ,\gno_bkp_on_tready.s2mm_input_rslice_n_8 ,\gno_bkp_on_tready.s2mm_input_rslice_n_4 }),
        .E(s2mm_awgen_rslice1_n_1),
        .Q(Q),
        .aclk(aclk),
        .\end_of_txn_reg[0] (p_0_out_0),
        .\gfwd_mode.m_valid_i_reg_0 (areset_d1),
        .\gfwd_mode.storage_data1_reg[9]_0 (storage_data1),
        .\gno_bkp_on_tready.s_axis_tready_i_reg (\gno_bkp_on_tready.s2mm_input_rslice_n_53 ),
        .p_0_out(p_0_out),
        .s_axis_tready(s_axis_tready),
        .s_axis_tready_i(s_axis_tready_i));
  design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1_154 s2mm_awgen_rslice2
       (.D(D),
        .E(s2mm_awgen_rslice1_n_1),
        .PAYLOAD_S2MM(PAYLOAD_S2MM),
        .aclk(aclk),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gfwd_mode.storage_data1_reg[33] (\gfwd_mode.storage_data1_reg[33] ),
        .\gfwd_mode.storage_data1_reg[65] (\gfwd_mode.storage_data1_reg[65] ),
        .\gfwd_mode.storage_data1_reg[9]_0 (storage_data1),
        .mcdf_to_awgen_tvalid(mcdf_to_awgen_tvalid),
        .\tdest_r_reg[0] (\tdest_r_reg[0] ),
        .\tuser_r_reg[0] (\tuser_r_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \tid_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gno_bkp_on_tready.s2mm_input_rslice_n_52 ),
        .Q(tid_r),
        .R(Q));
  FDSE #(
    .INIT(1'b1)) 
    \tstart_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gno_bkp_on_tready.s2mm_input_rslice_n_44 ),
        .Q(tstart_reg[0]),
        .S(Q));
  FDSE #(
    .INIT(1'b1)) 
    \tstart_reg_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gno_bkp_on_tready.s2mm_input_rslice_n_3 ),
        .Q(tstart_reg[1]),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr
   (ram_full_fb_i_reg,
    comp0,
    ram_empty_i_reg,
    Q,
    \gcc0.gc0.count_d1_reg[2]_0 ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    p_8_out,
    out,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \gc0.count_reg[3] ,
    \gnstage1.q_dly_reg[1][0] ,
    \gc0.count_d1_reg[3] ,
    p_19_out,
    aclk);
  output ram_full_fb_i_reg;
  output comp0;
  output ram_empty_i_reg;
  output [3:0]Q;
  output [2:0]\gcc0.gc0.count_d1_reg[2]_0 ;
  output \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input p_8_out;
  input out;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [3:0]\gc0.count_reg[3] ;
  input \gnstage1.q_dly_reg[1][0] ;
  input [3:0]\gc0.count_d1_reg[3] ;
  input p_19_out;
  input aclk;

  wire [3:0]Q;
  wire aclk;
  wire comp0;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gc0.count_reg[3] ;
  wire [2:0]\gcc0.gc0.count_d1_reg[2]_0 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire [3:3]p_13_out;
  wire p_19_out;
  wire p_8_out;
  wire [3:0]plusOp__0;
  wire ram_empty_fb_i_i_4_n_0;
  wire ram_empty_fb_i_i_5_n_0;
  wire ram_empty_i_reg;
  wire ram_full_fb_i_i_2_n_0;
  wire ram_full_fb_i_i_3_n_0;
  wire ram_full_fb_i_reg;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1 
       (.I0(\gcc0.gc0.count_d1_reg[2]_0 [0]),
        .O(plusOp__0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1 
       (.I0(\gcc0.gc0.count_d1_reg[2]_0 [0]),
        .I1(\gcc0.gc0.count_d1_reg[2]_0 [1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[2]_i_1 
       (.I0(\gcc0.gc0.count_d1_reg[2]_0 [0]),
        .I1(\gcc0.gc0.count_d1_reg[2]_0 [1]),
        .I2(\gcc0.gc0.count_d1_reg[2]_0 [2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[3]_i_1 
       (.I0(\gcc0.gc0.count_d1_reg[2]_0 [1]),
        .I1(\gcc0.gc0.count_d1_reg[2]_0 [0]),
        .I2(\gcc0.gc0.count_d1_reg[2]_0 [2]),
        .I3(p_13_out),
        .O(plusOp__0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(p_19_out),
        .D(\gcc0.gc0.count_d1_reg[2]_0 [0]),
        .Q(Q[0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(p_19_out),
        .D(\gcc0.gc0.count_d1_reg[2]_0 [1]),
        .Q(Q[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(p_19_out),
        .D(\gcc0.gc0.count_d1_reg[2]_0 [2]),
        .Q(Q[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(p_19_out),
        .D(p_13_out),
        .Q(Q[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(aclk),
        .CE(p_19_out),
        .D(plusOp__0[0]),
        .Q(\gcc0.gc0.count_d1_reg[2]_0 [0]),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(aclk),
        .CE(p_19_out),
        .D(plusOp__0[1]),
        .Q(\gcc0.gc0.count_d1_reg[2]_0 [1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(aclk),
        .CE(p_19_out),
        .D(plusOp__0[2]),
        .Q(\gcc0.gc0.count_d1_reg[2]_0 [2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(aclk),
        .CE(p_19_out),
        .D(plusOp__0[3]),
        .Q(p_13_out),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_3 
       (.I0(p_13_out),
        .I1(\gc0.count_d1_reg[3] [3]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ));
  LUT5 #(
    .INIT(32'h00009009)) 
    ram_empty_fb_i_i_2
       (.I0(\gc0.count_d1_reg[3] [2]),
        .I1(Q[2]),
        .I2(\gc0.count_d1_reg[3] [3]),
        .I3(Q[3]),
        .I4(ram_empty_fb_i_i_4_n_0),
        .O(comp0));
  LUT5 #(
    .INIT(32'h82000082)) 
    ram_empty_fb_i_i_3
       (.I0(ram_empty_fb_i_i_5_n_0),
        .I1(\gc0.count_reg[3] [2]),
        .I2(Q[2]),
        .I3(\gc0.count_reg[3] [3]),
        .I4(Q[3]),
        .O(ram_empty_i_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_4
       (.I0(Q[0]),
        .I1(\gc0.count_d1_reg[3] [0]),
        .I2(Q[1]),
        .I3(\gc0.count_d1_reg[3] [1]),
        .O(ram_empty_fb_i_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000090099009)) 
    ram_empty_fb_i_i_5
       (.I0(\gc0.count_reg[3] [1]),
        .I1(Q[1]),
        .I2(\gc0.count_reg[3] [0]),
        .I3(Q[0]),
        .I4(out),
        .I5(\gnstage1.q_dly_reg[1][0] ),
        .O(ram_empty_fb_i_i_5_n_0));
  LUT6 #(
    .INIT(64'hAAEEAAEEAFFFAAEE)) 
    ram_full_fb_i_i_1
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .I1(ram_full_fb_i_i_2_n_0),
        .I2(comp0),
        .I3(p_8_out),
        .I4(out),
        .I5(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .O(ram_full_fb_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h82000082)) 
    ram_full_fb_i_i_2
       (.I0(ram_full_fb_i_i_3_n_0),
        .I1(\gcc0.gc0.count_d1_reg[2]_0 [2]),
        .I2(\gc0.count_d1_reg[3] [2]),
        .I3(\gc0.count_d1_reg[3] [3]),
        .I4(p_13_out),
        .O(ram_full_fb_i_i_2_n_0));
  LUT6 #(
    .INIT(64'h4004000000004004)) 
    ram_full_fb_i_i_3
       (.I0(out),
        .I1(\gnstage1.q_dly_reg[1][0] ),
        .I2(\gc0.count_d1_reg[3] [0]),
        .I3(\gcc0.gc0.count_d1_reg[2]_0 [0]),
        .I4(\gc0.count_d1_reg[3] [1]),
        .I5(\gcc0.gc0.count_d1_reg[2]_0 [1]),
        .O(ram_full_fb_i_i_3_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr_179
   (ram_empty_i_reg,
    ram_empty_i_reg_0,
    Q,
    D,
    \gcc0.gc0.count_d1_reg[3]_0 ,
    ram_empty_fb_i_reg,
    m_axi_awvalid_i,
    out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    \gc0.count_reg[3] ,
    p_8_out,
    \gc0.count_d1_reg[3] ,
    E,
    aclk);
  output ram_empty_i_reg;
  output ram_empty_i_reg_0;
  output [3:0]Q;
  output [0:0]D;
  output [3:0]\gcc0.gc0.count_d1_reg[3]_0 ;
  input ram_empty_fb_i_reg;
  input m_axi_awvalid_i;
  input out;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input [3:0]\gc0.count_reg[3] ;
  input p_8_out;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [0:0]E;
  input aclk;

  wire [0:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gc0.count_reg[3] ;
  wire [3:0]\gcc0.gc0.count_d1_reg[3]_0 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2_n_0 ;
  wire m_axi_awvalid_i;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire p_8_out;
  wire [3:0]plusOp__1;
  wire ram_empty_fb_i_i_3__1_n_0;
  wire ram_empty_fb_i_i_4__1_n_0;
  wire ram_empty_fb_i_i_5__1_n_0;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_reg;
  wire ram_empty_i_reg_0;

  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1__2 
       (.I0(\gcc0.gc0.count_d1_reg[3]_0 [0]),
        .O(plusOp__1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1__2 
       (.I0(\gcc0.gc0.count_d1_reg[3]_0 [0]),
        .I1(\gcc0.gc0.count_d1_reg[3]_0 [1]),
        .O(plusOp__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[2]_i_1__2 
       (.I0(\gcc0.gc0.count_d1_reg[3]_0 [1]),
        .I1(\gcc0.gc0.count_d1_reg[3]_0 [0]),
        .I2(\gcc0.gc0.count_d1_reg[3]_0 [2]),
        .O(plusOp__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[3]_i_1__2 
       (.I0(\gcc0.gc0.count_d1_reg[3]_0 [2]),
        .I1(\gcc0.gc0.count_d1_reg[3]_0 [0]),
        .I2(\gcc0.gc0.count_d1_reg[3]_0 [1]),
        .I3(\gcc0.gc0.count_d1_reg[3]_0 [3]),
        .O(plusOp__1[3]));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\gcc0.gc0.count_d1_reg[3]_0 [0]),
        .Q(Q[0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\gcc0.gc0.count_d1_reg[3]_0 [1]),
        .Q(Q[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\gcc0.gc0.count_d1_reg[3]_0 [2]),
        .Q(Q[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\gcc0.gc0.count_d1_reg[3]_0 [3]),
        .Q(Q[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__1[0]),
        .Q(\gcc0.gc0.count_d1_reg[3]_0 [0]),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__1[1]),
        .Q(\gcc0.gc0.count_d1_reg[3]_0 [1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__1[2]),
        .Q(\gcc0.gc0.count_d1_reg[3]_0 [2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__1[3]),
        .Q(\gcc0.gc0.count_d1_reg[3]_0 [3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_1__0 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2_n_0 ),
        .I1(\gc0.count_d1_reg[3] [1]),
        .I2(\gcc0.gc0.count_d1_reg[3]_0 [1]),
        .I3(\gc0.count_d1_reg[3] [2]),
        .I4(\gcc0.gc0.count_d1_reg[3]_0 [2]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h0008AAAE)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2 
       (.I0(\gcc0.gc0.count_d1_reg[3]_0 [0]),
        .I1(m_axi_awvalid_i),
        .I2(out),
        .I3(p_8_out),
        .I4(\gc0.count_d1_reg[3] [0]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFCC8C)) 
    ram_empty_fb_i_i_1__2
       (.I0(ram_empty_i_reg_0),
        .I1(ram_empty_fb_i_reg),
        .I2(m_axi_awvalid_i),
        .I3(out),
        .I4(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .I5(ram_empty_fb_i_i_3__1_n_0),
        .O(ram_empty_i_reg));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_empty_fb_i_i_2__1
       (.I0(\gc0.count_d1_reg[3] [2]),
        .I1(Q[2]),
        .I2(\gc0.count_d1_reg[3] [3]),
        .I3(Q[3]),
        .I4(ram_empty_fb_i_i_4__1_n_0),
        .O(ram_empty_i_reg_0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    ram_empty_fb_i_i_3__1
       (.I0(Q[3]),
        .I1(\gc0.count_reg[3] [3]),
        .I2(Q[2]),
        .I3(\gc0.count_reg[3] [2]),
        .I4(ram_empty_fb_i_i_5__1_n_0),
        .I5(p_8_out),
        .O(ram_empty_fb_i_i_3__1_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_4__1
       (.I0(Q[0]),
        .I1(\gc0.count_d1_reg[3] [0]),
        .I2(Q[1]),
        .I3(\gc0.count_d1_reg[3] [1]),
        .O(ram_empty_fb_i_i_4__1_n_0));
  LUT6 #(
    .INIT(64'h9009000090099009)) 
    ram_empty_fb_i_i_5__1
       (.I0(\gc0.count_reg[3] [1]),
        .I1(Q[1]),
        .I2(\gc0.count_reg[3] [0]),
        .I3(Q[0]),
        .I4(out),
        .I5(m_axi_awvalid_i),
        .O(ram_empty_fb_i_i_5__1_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr_189
   (ram_empty_i_reg,
    ram_empty_i_reg_0,
    Q,
    D,
    \gcc0.gc0.count_d1_reg[3]_0 ,
    ram_empty_fb_i_reg,
    M_AXI_ARVALID,
    out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    \gc0.count_reg[3] ,
    p_8_out,
    \gc0.count_d1_reg[3] ,
    E,
    aclk);
  output ram_empty_i_reg;
  output ram_empty_i_reg_0;
  output [3:0]Q;
  output [0:0]D;
  output [3:0]\gcc0.gc0.count_d1_reg[3]_0 ;
  input ram_empty_fb_i_reg;
  input M_AXI_ARVALID;
  input out;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input [3:0]\gc0.count_reg[3] ;
  input p_8_out;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [0:0]E;
  input aclk;

  wire [0:0]D;
  wire [0:0]E;
  wire M_AXI_ARVALID;
  wire [3:0]Q;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gc0.count_reg[3] ;
  wire [3:0]\gcc0.gc0.count_d1_reg[3]_0 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire p_8_out;
  wire [3:0]plusOp__5;
  wire ram_empty_fb_i_i_3__2_n_0;
  wire ram_empty_fb_i_i_4__2_n_0;
  wire ram_empty_fb_i_i_5__2_n_0;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_reg;
  wire ram_empty_i_reg_0;

  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1__4 
       (.I0(\gcc0.gc0.count_d1_reg[3]_0 [0]),
        .O(plusOp__5[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1__4 
       (.I0(\gcc0.gc0.count_d1_reg[3]_0 [0]),
        .I1(\gcc0.gc0.count_d1_reg[3]_0 [1]),
        .O(plusOp__5[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[2]_i_1__4 
       (.I0(\gcc0.gc0.count_d1_reg[3]_0 [1]),
        .I1(\gcc0.gc0.count_d1_reg[3]_0 [0]),
        .I2(\gcc0.gc0.count_d1_reg[3]_0 [2]),
        .O(plusOp__5[2]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[3]_i_1__4 
       (.I0(\gcc0.gc0.count_d1_reg[3]_0 [2]),
        .I1(\gcc0.gc0.count_d1_reg[3]_0 [0]),
        .I2(\gcc0.gc0.count_d1_reg[3]_0 [1]),
        .I3(\gcc0.gc0.count_d1_reg[3]_0 [3]),
        .O(plusOp__5[3]));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(\gcc0.gc0.count_d1_reg[3]_0 [0]),
        .Q(Q[0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(\gcc0.gc0.count_d1_reg[3]_0 [1]),
        .Q(Q[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\gcc0.gc0.count_d1_reg[3]_0 [2]),
        .Q(Q[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(\gcc0.gc0.count_d1_reg[3]_0 [3]),
        .Q(Q[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__5[0]),
        .Q(\gcc0.gc0.count_d1_reg[3]_0 [0]),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__5[1]),
        .Q(\gcc0.gc0.count_d1_reg[3]_0 [1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__5[2]),
        .Q(\gcc0.gc0.count_d1_reg[3]_0 [2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(plusOp__5[3]),
        .Q(\gcc0.gc0.count_d1_reg[3]_0 [3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_1__1 
       (.I0(\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0_n_0 ),
        .I1(\gc0.count_d1_reg[3] [1]),
        .I2(\gcc0.gc0.count_d1_reg[3]_0 [1]),
        .I3(\gc0.count_d1_reg[3] [2]),
        .I4(\gcc0.gc0.count_d1_reg[3]_0 [2]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h0008AAAE)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0 
       (.I0(\gcc0.gc0.count_d1_reg[3]_0 [0]),
        .I1(M_AXI_ARVALID),
        .I2(out),
        .I3(p_8_out),
        .I4(\gc0.count_d1_reg[3] [0]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFCC8C)) 
    ram_empty_fb_i_i_1__4
       (.I0(ram_empty_i_reg_0),
        .I1(ram_empty_fb_i_reg),
        .I2(M_AXI_ARVALID),
        .I3(out),
        .I4(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .I5(ram_empty_fb_i_i_3__2_n_0),
        .O(ram_empty_i_reg));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_empty_fb_i_i_2__3
       (.I0(\gc0.count_d1_reg[3] [2]),
        .I1(Q[2]),
        .I2(\gc0.count_d1_reg[3] [3]),
        .I3(Q[3]),
        .I4(ram_empty_fb_i_i_4__2_n_0),
        .O(ram_empty_i_reg_0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    ram_empty_fb_i_i_3__2
       (.I0(Q[3]),
        .I1(\gc0.count_reg[3] [3]),
        .I2(Q[2]),
        .I3(\gc0.count_reg[3] [2]),
        .I4(ram_empty_fb_i_i_5__2_n_0),
        .I5(p_8_out),
        .O(ram_empty_fb_i_i_3__2_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_4__2
       (.I0(Q[0]),
        .I1(\gc0.count_d1_reg[3] [0]),
        .I2(Q[1]),
        .I3(\gc0.count_d1_reg[3] [1]),
        .O(ram_empty_fb_i_i_4__2_n_0));
  LUT6 #(
    .INIT(64'h9009000090099009)) 
    ram_empty_fb_i_i_5__2
       (.I0(\gc0.count_reg[3] [1]),
        .I1(Q[1]),
        .I2(\gc0.count_reg[3] [0]),
        .I3(Q[0]),
        .I4(out),
        .I5(M_AXI_ARVALID),
        .O(ram_empty_fb_i_i_5__2_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0
   (\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] ,
    Q,
    S,
    v1_reg,
    ram_empty_i_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \gc0.count_d1_reg[7] ,
    \gc0.count_reg[7] ,
    SR,
    \gfwd_mode.m_valid_i_reg ,
    aclk);
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] ;
  output [8:0]Q;
  output [3:0]S;
  output [0:0]v1_reg;
  output [2:0]ram_empty_i_reg;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [7:0]\gc0.count_d1_reg[7] ;
  input [5:0]\gc0.count_reg[7] ;
  input [0:0]SR;
  input [0:0]\gfwd_mode.m_valid_i_reg ;
  input aclk;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [8:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire aclk;
  wire [7:0]\gc0.count_d1_reg[7] ;
  wire [5:0]\gc0.count_reg[7] ;
  wire \gcc0.gc0.count[6]_i_2_n_0 ;
  wire \gcc0.gc0.count[8]_i_2__0_n_0 ;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] ;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire [8:0]plusOp__3;
  wire [2:0]ram_empty_i_reg;
  wire [0:0]v1_reg;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1__3 
       (.I0(Q[0]),
        .O(plusOp__3[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[2]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[3]_i_1__3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(plusOp__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gcc0.gc0.count[4]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(plusOp__3[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gcc0.gc0.count[5]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(plusOp__3[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \gcc0.gc0.count[6]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(\gcc0.gc0.count[6]_i_2_n_0 ),
        .I3(Q[2]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(plusOp__3[6]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \gcc0.gc0.count[6]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\gcc0.gc0.count[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \gcc0.gc0.count[7]_i_1__0 
       (.I0(Q[6]),
        .I1(\gcc0.gc0.count[8]_i_2__0_n_0 ),
        .I2(Q[7]),
        .O(plusOp__3[7]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \gcc0.gc0.count[8]_i_1__0 
       (.I0(Q[7]),
        .I1(\gcc0.gc0.count[8]_i_2__0_n_0 ),
        .I2(Q[6]),
        .I3(Q[8]),
        .O(plusOp__3[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \gcc0.gc0.count[8]_i_2__0 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\gcc0.gc0.count[8]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(Q[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(Q[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(Q[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(Q[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(Q[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(Q[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[6] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(Q[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[7] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(Q[7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[8] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(Q[8]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(plusOp__3[0]),
        .Q(Q[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(plusOp__3[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(plusOp__3[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(plusOp__3[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[4] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(plusOp__3[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[5] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(plusOp__3[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[6] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(plusOp__3[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[7] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(plusOp__3[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[8] 
       (.C(aclk),
        .CE(\gfwd_mode.m_valid_i_reg ),
        .D(plusOp__3[8]),
        .Q(Q[8]),
        .R(SR));
  LUT4 #(
    .INIT(16'h8421)) 
    \gmux.gm[0].gm1.m1_i_1__5 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gc0.count_d1_reg[7] [1]),
        .I3(\gc0.count_d1_reg[7] [0]),
        .O(v1_reg));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\gc0.count_reg[7] [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I3(\gc0.count_reg[7] [1]),
        .O(ram_empty_i_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I1(\gc0.count_reg[7] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I3(\gc0.count_reg[7] [3]),
        .O(ram_empty_i_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I1(\gc0.count_reg[7] [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I3(\gc0.count_reg[7] [5]),
        .O(ram_empty_i_reg[2]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_1__1
       (.I0(Q[7]),
        .I1(\gc0.count_d1_reg[7] [7]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_2__1
       (.I0(Q[6]),
        .I1(\gc0.count_d1_reg[7] [6]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_3__0
       (.I0(Q[5]),
        .I1(\gc0.count_d1_reg[7] [5]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_4__0
       (.I0(Q[4]),
        .I1(\gc0.count_d1_reg[7] [4]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_2__1
       (.I0(Q[3]),
        .I1(\gc0.count_d1_reg[7] [3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_3__1
       (.I0(Q[2]),
        .I1(\gc0.count_d1_reg[7] [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_4__1
       (.I0(Q[1]),
        .I1(\gc0.count_d1_reg[7] [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_5__1
       (.I0(Q[0]),
        .I1(\gc0.count_d1_reg[7] [0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0_7
   (S,
    Q,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[8] ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ,
    v1_reg_0,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    v1_reg,
    v1_reg_1,
    ram_empty_i_reg,
    ram_empty_i_reg_0,
    ram_empty_i_reg_1,
    ram_empty_i_reg_2,
    \gc0.count_d1_reg[8] ,
    \gc0.count_reg[7] ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    WEBWE,
    aclk);
  output [3:0]S;
  output [8:0]Q;
  output [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] ;
  output [0:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ;
  output [3:0]v1_reg_0;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [3:0]v1_reg;
  output [3:0]v1_reg_1;
  output ram_empty_i_reg;
  output ram_empty_i_reg_0;
  output ram_empty_i_reg_1;
  output ram_empty_i_reg_2;
  input [8:0]\gc0.count_d1_reg[8] ;
  input [7:0]\gc0.count_reg[7] ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input [0:0]WEBWE;
  input aclk;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [8:0]Q;
  wire [3:0]S;
  wire [0:0]WEBWE;
  wire aclk;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire [7:0]\gc0.count_reg[7] ;
  wire \gcc0.gc0.count[8]_i_2_n_0 ;
  wire [3:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] ;
  wire [0:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire [8:0]plusOp__1;
  wire ram_empty_i_reg;
  wire ram_empty_i_reg_0;
  wire ram_empty_i_reg_1;
  wire ram_empty_i_reg_2;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]v1_reg_1;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1__0 
       (.I0(Q[0]),
        .O(plusOp__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(plusOp__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gcc0.gc0.count[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(plusOp__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gcc0.gc0.count[5]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(plusOp__1[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[6]_i_1 
       (.I0(\gcc0.gc0.count[8]_i_2_n_0 ),
        .I1(Q[6]),
        .O(plusOp__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[7]_i_1 
       (.I0(\gcc0.gc0.count[8]_i_2_n_0 ),
        .I1(Q[6]),
        .I2(Q[7]),
        .O(plusOp__1[7]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[8]_i_1 
       (.I0(Q[6]),
        .I1(\gcc0.gc0.count[8]_i_2_n_0 ),
        .I2(Q[7]),
        .I3(Q[8]),
        .O(plusOp__1[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gcc0.gc0.count[8]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\gcc0.gc0.count[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(WEBWE),
        .D(Q[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(WEBWE),
        .D(Q[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(WEBWE),
        .D(Q[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(WEBWE),
        .D(Q[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4] 
       (.C(aclk),
        .CE(WEBWE),
        .D(Q[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5] 
       (.C(aclk),
        .CE(WEBWE),
        .D(Q[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[6] 
       (.C(aclk),
        .CE(WEBWE),
        .D(Q[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[7] 
       (.C(aclk),
        .CE(WEBWE),
        .D(Q[7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[8] 
       (.C(aclk),
        .CE(WEBWE),
        .D(Q[8]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [8]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(aclk),
        .CE(WEBWE),
        .D(plusOp__1[0]),
        .Q(Q[0]),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(aclk),
        .CE(WEBWE),
        .D(plusOp__1[1]),
        .Q(Q[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(aclk),
        .CE(WEBWE),
        .D(plusOp__1[2]),
        .Q(Q[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(aclk),
        .CE(WEBWE),
        .D(plusOp__1[3]),
        .Q(Q[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[4] 
       (.C(aclk),
        .CE(WEBWE),
        .D(plusOp__1[4]),
        .Q(Q[4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[5] 
       (.C(aclk),
        .CE(WEBWE),
        .D(plusOp__1[5]),
        .Q(Q[5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[6] 
       (.C(aclk),
        .CE(WEBWE),
        .D(plusOp__1[6]),
        .Q(Q[6]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[7] 
       (.C(aclk),
        .CE(WEBWE),
        .D(plusOp__1[7]),
        .Q(Q[7]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[8] 
       (.C(aclk),
        .CE(WEBWE),
        .D(plusOp__1[8]),
        .Q(Q[8]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .I1(\gc0.count_d1_reg[8] [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I3(\gc0.count_d1_reg[8] [1]),
        .O(v1_reg_0[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .I1(\gc0.count_reg[7] [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I3(\gc0.count_reg[7] [1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__2 
       (.I0(Q[0]),
        .I1(\gc0.count_d1_reg[8] [0]),
        .I2(Q[1]),
        .I3(\gc0.count_d1_reg[8] [1]),
        .O(v1_reg_1[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .I1(\gc0.count_d1_reg[8] [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I3(\gc0.count_d1_reg[8] [1]),
        .O(ram_empty_i_reg));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\gc0.count_d1_reg[8] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I3(\gc0.count_d1_reg[8] [3]),
        .O(v1_reg_0[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\gc0.count_reg[7] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I3(\gc0.count_reg[7] [3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__2 
       (.I0(Q[2]),
        .I1(\gc0.count_d1_reg[8] [2]),
        .I2(Q[3]),
        .I3(\gc0.count_d1_reg[8] [3]),
        .O(v1_reg_1[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\gc0.count_d1_reg[8] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I3(\gc0.count_d1_reg[8] [3]),
        .O(ram_empty_i_reg_0));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I1(\gc0.count_d1_reg[8] [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I3(\gc0.count_d1_reg[8] [5]),
        .O(v1_reg_0[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I1(\gc0.count_reg[7] [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I3(\gc0.count_reg[7] [5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__2 
       (.I0(Q[4]),
        .I1(\gc0.count_d1_reg[8] [4]),
        .I2(Q[5]),
        .I3(\gc0.count_d1_reg[8] [5]),
        .O(v1_reg_1[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I1(\gc0.count_d1_reg[8] [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .I3(\gc0.count_d1_reg[8] [5]),
        .O(ram_empty_i_reg_1));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I1(\gc0.count_d1_reg[8] [6]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I3(\gc0.count_d1_reg[8] [7]),
        .O(v1_reg_0[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I1(\gc0.count_reg[7] [6]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I3(\gc0.count_reg[7] [7]),
        .O(v1_reg[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__2 
       (.I0(Q[6]),
        .I1(\gc0.count_d1_reg[8] [6]),
        .I2(Q[7]),
        .I3(\gc0.count_d1_reg[8] [7]),
        .O(v1_reg_1[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .I1(\gc0.count_d1_reg[8] [6]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [7]),
        .I3(\gc0.count_d1_reg[8] [7]),
        .O(ram_empty_i_reg_2));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_1__0
       (.I0(Q[7]),
        .I1(\gc0.count_d1_reg[8] [7]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_2
       (.I0(Q[6]),
        .I1(\gc0.count_d1_reg[8] [6]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_3
       (.I0(Q[5]),
        .I1(\gc0.count_d1_reg[8] [5]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_4
       (.I0(Q[4]),
        .I1(\gc0.count_d1_reg[8] [4]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__1_i_1__0
       (.I0(Q[8]),
        .I1(\gc0.count_d1_reg[8] [8]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] ));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_2
       (.I0(Q[3]),
        .I1(\gc0.count_d1_reg[8] [3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_3
       (.I0(Q[2]),
        .I1(\gc0.count_d1_reg[8] [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_4
       (.I0(Q[1]),
        .I1(\gc0.count_d1_reg[8] [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_5
       (.I0(Q[0]),
        .I1(\gc0.count_d1_reg[8] [0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized1
   (\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] ,
    Q,
    S,
    ram_full_fb_i_reg,
    ram_empty_fb_i_reg,
    \gpr1.dout_i_reg[0] ,
    \gc0.count_d1_reg[4] ,
    E,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ,
    \gc0.count_d1_reg[2] ,
    out,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \gc0.count_d1_reg[4]_0 ,
    awgen_to_mctf_tvalid,
    \gc0.count_reg[3] ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    ram_full_fb_i_reg_0,
    aclk);
  output [0:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] ;
  output [5:0]Q;
  output [3:0]S;
  output ram_full_fb_i_reg;
  output ram_empty_fb_i_reg;
  output [5:0]\gpr1.dout_i_reg[0] ;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [0:0]E;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ;
  input \gc0.count_d1_reg[2] ;
  input out;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input \gc0.count_d1_reg[4]_0 ;
  input awgen_to_mctf_tvalid;
  input [3:0]\gc0.count_reg[3] ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input [0:0]ram_full_fb_i_reg_0;
  input aclk;

  wire [0:0]E;
  wire [5:0]Q;
  wire [3:0]S;
  wire aclk;
  wire awgen_to_mctf_tvalid;
  wire \gc0.count_d1_reg[2] ;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire \gc0.count_d1_reg[4]_0 ;
  wire [3:0]\gc0.count_reg[3] ;
  wire [0:0]\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] ;
  wire [5:0]\gpr1.dout_i_reg[0] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire [5:0]plusOp__1;
  wire ram_empty_fb_i_i_8_n_0;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_i_2__0_n_0;
  wire ram_full_fb_i_i_4_n_0;
  wire ram_full_fb_i_reg;
  wire [0:0]ram_full_fb_i_reg_0;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1__1 
       (.I0(Q[0]),
        .O(plusOp__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gcc0.gc0.count[2]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(plusOp__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(plusOp__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gcc0.gc0.count[4]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(plusOp__1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \gcc0.gc0.count[5]_i_1__0 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(plusOp__1[5]));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg_0),
        .D(Q[0]),
        .Q(\gpr1.dout_i_reg[0] [0]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg_0),
        .D(Q[1]),
        .Q(\gpr1.dout_i_reg[0] [1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg_0),
        .D(Q[2]),
        .Q(\gpr1.dout_i_reg[0] [2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg_0),
        .D(Q[3]),
        .Q(\gpr1.dout_i_reg[0] [3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg_0),
        .D(Q[4]),
        .Q(\gpr1.dout_i_reg[0] [4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg_0),
        .D(Q[5]),
        .Q(\gpr1.dout_i_reg[0] [5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg_0),
        .D(plusOp__1[0]),
        .Q(Q[0]),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg_0),
        .D(plusOp__1[1]),
        .Q(Q[1]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg_0),
        .D(plusOp__1[2]),
        .Q(Q[2]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg_0),
        .D(plusOp__1[3]),
        .Q(Q[3]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[4] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg_0),
        .D(plusOp__1[4]),
        .Q(Q[4]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[5] 
       (.C(aclk),
        .CE(ram_full_fb_i_reg_0),
        .D(plusOp__1[5]),
        .Q(Q[5]),
        .R(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry__0_i_2__0
       (.I0(Q[4]),
        .I1(\gc0.count_d1_reg[4] [4]),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] ));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_2__0
       (.I0(Q[3]),
        .I1(\gc0.count_d1_reg[4] [3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_3__0
       (.I0(Q[2]),
        .I1(\gc0.count_d1_reg[4] [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_4__0
       (.I0(Q[1]),
        .I1(\gc0.count_d1_reg[4] [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    plusOp_carry_i_5__0
       (.I0(Q[0]),
        .I1(\gc0.count_d1_reg[4] [0]),
        .O(S[0]));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_empty_fb_i_i_5__0
       (.I0(\gc0.count_reg[3] [1]),
        .I1(\gpr1.dout_i_reg[0] [1]),
        .I2(\gc0.count_reg[3] [0]),
        .I3(\gpr1.dout_i_reg[0] [0]),
        .I4(ram_empty_fb_i_i_8_n_0),
        .O(ram_empty_fb_i_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_8
       (.I0(\gpr1.dout_i_reg[0] [3]),
        .I1(\gc0.count_reg[3] [3]),
        .I2(\gpr1.dout_i_reg[0] [2]),
        .I3(\gc0.count_reg[3] [2]),
        .O(ram_empty_fb_i_i_8_n_0));
  LUT6 #(
    .INIT(64'h2F2F2F2FFF3F2F2F)) 
    ram_full_fb_i_i_1__1
       (.I0(ram_full_fb_i_i_2__0_n_0),
        .I1(E),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .I3(\gc0.count_d1_reg[2] ),
        .I4(out),
        .I5(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .O(ram_full_fb_i_reg));
  LUT6 #(
    .INIT(64'h0000000008000008)) 
    ram_full_fb_i_i_2__0
       (.I0(\gc0.count_d1_reg[4]_0 ),
        .I1(awgen_to_mctf_tvalid),
        .I2(out),
        .I3(Q[0]),
        .I4(\gc0.count_d1_reg[4] [0]),
        .I5(ram_full_fb_i_i_4_n_0),
        .O(ram_full_fb_i_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_fb_i_i_4
       (.I0(Q[2]),
        .I1(\gc0.count_d1_reg[4] [2]),
        .I2(Q[3]),
        .I3(\gc0.count_d1_reg[4] [3]),
        .O(ram_full_fb_i_i_4_n_0));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_logic
   (out,
    \gpfs.prog_full_i_reg ,
    comp0,
    ram_empty_i_reg,
    Q,
    \gcc0.gc0.count_d1_reg[2] ,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    aclk,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    p_8_out,
    p_19_out,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \gc0.count_reg[3] ,
    \gnstage1.q_dly_reg[1][0] ,
    \gc0.count_d1_reg[3] ,
    D);
  output out;
  output \gpfs.prog_full_i_reg ;
  output comp0;
  output ram_empty_i_reg;
  output [3:0]Q;
  output [2:0]\gcc0.gc0.count_d1_reg[2] ;
  output \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  input aclk;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input p_8_out;
  input p_19_out;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [3:0]\gc0.count_reg[3] ;
  input \gnstage1.q_dly_reg[1][0] ;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]D;

  wire [3:0]D;
  wire [3:0]Q;
  wire aclk;
  wire comp0;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gc0.count_reg[3] ;
  wire [2:0]\gcc0.gc0.count_d1_reg[2] ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire \gnstage1.q_dly_reg[1][0] ;
  wire \gpfs.prog_full_i_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire p_19_out;
  wire p_8_out;
  wire ram_empty_i_reg;
  wire wpntr_n_0;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss \gwss.gpf.wrpf 
       (.D(D),
        .aclk(aclk),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .p_19_out(p_19_out),
        .p_8_out(p_8_out));
  design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss \gwss.wsts 
       (.aclk(aclk),
        .out(out),
        .ram_full_fb_i_reg_0(wpntr_n_0));
  design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr wpntr
       (.Q(Q),
        .aclk(aclk),
        .comp0(comp0),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .\gc0.count_reg[3] (\gc0.count_reg[3] ),
        .\gcc0.gc0.count_d1_reg[2]_0 (\gcc0.gc0.count_d1_reg[2] ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ),
        .\gnstage1.q_dly_reg[1][0] (\gnstage1.q_dly_reg[1][0] ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(out),
        .p_19_out(p_19_out),
        .p_8_out(p_8_out),
        .ram_empty_i_reg(ram_empty_i_reg),
        .ram_full_fb_i_reg(wpntr_n_0));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_logic_176
   (out,
    TREADY_S2MM,
    ram_empty_i_reg,
    ram_empty_i_reg_0,
    Q,
    \gcc0.gc0.count_d1_reg[3] ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    aclk,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    p_8_out,
    E,
    \gpfs.prog_full_i_reg ,
    prog_full_i,
    ram_empty_fb_i_reg,
    m_axi_awvalid_i,
    \gc0.count_reg[3] ,
    D,
    \gc0.count_d1_reg[3] ,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 );
  output out;
  output TREADY_S2MM;
  output ram_empty_i_reg;
  output ram_empty_i_reg_0;
  output [3:0]Q;
  output [3:0]\gcc0.gc0.count_d1_reg[3] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input aclk;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input p_8_out;
  input [0:0]E;
  input \gpfs.prog_full_i_reg ;
  input prog_full_i;
  input ram_empty_fb_i_reg;
  input m_axi_awvalid_i;
  input [3:0]\gc0.count_reg[3] ;
  input [1:0]D;
  input [3:0]\gc0.count_d1_reg[3] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire TREADY_S2MM;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gc0.count_reg[3] ;
  wire [3:0]\gcc0.gc0.count_d1_reg[3] ;
  wire \gpfs.prog_full_i_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  wire m_axi_awvalid_i;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire p_8_out;
  wire [3:1]plusOp;
  wire prog_full_i;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_reg;
  wire ram_empty_i_reg_0;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss_177 \gwss.gpf.wrpf 
       (.D({D[1],plusOp[3],D[0],plusOp[1]}),
        .E(E),
        .TREADY_S2MM(TREADY_S2MM),
        .aclk(aclk),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg_0 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .p_8_out(p_8_out),
        .prog_full_i(prog_full_i));
  design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss_178 \gwss.wsts 
       (.D(plusOp[1]),
        .Q(\gcc0.gc0.count_d1_reg[3] [0]),
        .aclk(aclk),
        .\gc0.count_d1_reg[0] (\gc0.count_d1_reg[3] [0]),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .out(out),
        .p_8_out(p_8_out));
  design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr_179 wpntr
       (.D(plusOp[3]),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .\gc0.count_reg[3] (\gc0.count_reg[3] ),
        .\gcc0.gc0.count_d1_reg[3]_0 (\gcc0.gc0.count_d1_reg[3] ),
        .m_axi_awvalid_i(m_axi_awvalid_i),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(out),
        .p_8_out(p_8_out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_empty_i_reg(ram_empty_i_reg),
        .ram_empty_i_reg_0(ram_empty_i_reg_0));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_logic_184
   (out,
    \gpfs.prog_full_i_reg ,
    \gfwd_rev.s_ready_i_reg ,
    ram_empty_i_reg,
    ram_empty_i_reg_0,
    Q,
    \gcc0.gc0.count_d1_reg[3] ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    aclk,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    p_8_out,
    E,
    prog_full_i,
    ram_empty_fb_i_reg,
    M_AXI_ARVALID,
    \gc0.count_reg[3] ,
    \gc0.count_d1_reg[3] ,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    D);
  output out;
  output \gpfs.prog_full_i_reg ;
  output \gfwd_rev.s_ready_i_reg ;
  output ram_empty_i_reg;
  output ram_empty_i_reg_0;
  output [3:0]Q;
  output [3:0]\gcc0.gc0.count_d1_reg[3] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input aclk;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input p_8_out;
  input [0:0]E;
  input prog_full_i;
  input ram_empty_fb_i_reg;
  input M_AXI_ARVALID;
  input [3:0]\gc0.count_reg[3] ;
  input [3:0]\gc0.count_d1_reg[3] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  input [1:0]D;

  wire [1:0]D;
  wire [0:0]E;
  wire M_AXI_ARVALID;
  wire [3:0]Q;
  wire aclk;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gc0.count_reg[3] ;
  wire [3:0]\gcc0.gc0.count_d1_reg[3] ;
  wire \gfwd_rev.s_ready_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  wire \gwss.wsts_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire p_8_out;
  wire prog_full_i;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_reg;
  wire ram_empty_i_reg_0;
  wire wpntr_n_6;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss_187 \gwss.gpf.wrpf 
       (.D({D[1],wpntr_n_6,D[0],\gwss.wsts_n_1 }),
        .E(E),
        .aclk(aclk),
        .\gfwd_rev.s_ready_i_reg (\gfwd_rev.s_ready_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg_0 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .p_8_out(p_8_out),
        .prog_full_i(prog_full_i));
  design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss_188 \gwss.wsts 
       (.D(\gwss.wsts_n_1 ),
        .M_AXI_ARVALID(M_AXI_ARVALID),
        .Q(\gcc0.gc0.count_d1_reg[3] [0]),
        .aclk(aclk),
        .\gc0.count_d1_reg[0] (\gc0.count_d1_reg[3] [0]),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .out(out),
        .p_8_out(p_8_out));
  design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr_189 wpntr
       (.D(wpntr_n_6),
        .E(E),
        .M_AXI_ARVALID(M_AXI_ARVALID),
        .Q(Q),
        .aclk(aclk),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .\gc0.count_reg[3] (\gc0.count_reg[3] ),
        .\gcc0.gc0.count_d1_reg[3]_0 (\gcc0.gc0.count_d1_reg[3] ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(out),
        .p_8_out(p_8_out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_empty_i_reg(ram_empty_i_reg),
        .ram_empty_i_reg_0(ram_empty_i_reg_0));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized0
   (out,
    Q,
    \gpfs.prog_full_i_reg ,
    ram_empty_i_reg,
    ram_empty_i_reg_0,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    v1_reg,
    \gc0.count_d1_reg[8] ,
    aclk,
    SR,
    E,
    \gfwd_mode.m_valid_i_reg ,
    p_3_out,
    S,
    \gc0.count_d1_reg[7] ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    m_axi_wvalid_i,
    \gc0.count_reg[7] );
  output out;
  output [6:0]Q;
  output \gpfs.prog_full_i_reg ;
  output ram_empty_i_reg;
  output [2:0]ram_empty_i_reg_0;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [4:0]v1_reg;
  input [3:0]\gc0.count_d1_reg[8] ;
  input aclk;
  input [0:0]SR;
  input [0:0]E;
  input [0:0]\gfwd_mode.m_valid_i_reg ;
  input p_3_out;
  input [0:0]S;
  input [7:0]\gc0.count_d1_reg[7] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input m_axi_wvalid_i;
  input [5:0]\gc0.count_reg[7] ;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [6:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire aclk;
  wire [0:0]\c1/v1_reg ;
  wire [7:0]\gc0.count_d1_reg[7] ;
  wire [3:0]\gc0.count_d1_reg[8] ;
  wire [5:0]\gc0.count_reg[7] ;
  wire [0:0]\gfwd_mode.m_valid_i_reg ;
  wire \gpfs.prog_full_i_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire m_axi_wvalid_i;
  wire out;
  wire [1:0]p_13_out;
  wire p_3_out;
  wire ram_empty_i_reg;
  wire [2:0]ram_empty_i_reg_0;
  wire [4:0]v1_reg;
  wire wpntr_n_0;
  wire wpntr_n_1;
  wire wpntr_n_13;
  wire wpntr_n_14;
  wire wpntr_n_15;
  wire wpntr_n_16;
  wire wpntr_n_2;
  wire wpntr_n_3;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized0 \gwss.gpf.wrpf 
       (.E(E),
        .Q({Q[5:0],p_13_out}),
        .S({wpntr_n_13,wpntr_n_14,wpntr_n_15,wpntr_n_16}),
        .SR(SR),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (S),
        .\gcc0.gc0.count_reg[7] ({wpntr_n_0,wpntr_n_1,wpntr_n_2,wpntr_n_3}),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .\gpfs.prog_full_i_reg_0 (\gpfs.prog_full_i_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .p_3_out(p_3_out));
  design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0 \gwss.wsts 
       (.E(E),
        .SR(SR),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(out),
        .ram_empty_i_reg(ram_empty_i_reg),
        .v1_reg(v1_reg),
        .v1_reg_0(\c1/v1_reg ));
  design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0 wpntr
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .Q({Q,p_13_out}),
        .S({wpntr_n_13,wpntr_n_14,wpntr_n_15,wpntr_n_16}),
        .SR(SR),
        .aclk(aclk),
        .\gc0.count_d1_reg[7] (\gc0.count_d1_reg[7] ),
        .\gc0.count_reg[7] (\gc0.count_reg[7] ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] ({wpntr_n_0,wpntr_n_1,wpntr_n_2,wpntr_n_3}),
        .\gfwd_mode.m_valid_i_reg (\gfwd_mode.m_valid_i_reg ),
        .ram_empty_i_reg(ram_empty_i_reg_0),
        .v1_reg(\c1/v1_reg ));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized1
   (out,
    Q,
    prog_full_i,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    v1_reg,
    ram_empty_i_reg,
    ram_empty_i_reg_0,
    ram_empty_i_reg_1,
    ram_empty_i_reg_2,
    \gc0.count_d1_reg[8] ,
    \gc0.count_d1_reg[8]_0 ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    p_8_out,
    aclk,
    WEBWE,
    mcpf_to_argen_tvalid,
    \gc0.count_d1_reg[8]_1 ,
    \gc0.count_reg[7] ,
    \grstd1.grst_full.grst_f.rst_d3_reg );
  output out;
  output [0:0]Q;
  output prog_full_i;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [3:0]v1_reg;
  output ram_empty_i_reg;
  output ram_empty_i_reg_0;
  output ram_empty_i_reg_1;
  output ram_empty_i_reg_2;
  input \gc0.count_d1_reg[8] ;
  input \gc0.count_d1_reg[8]_0 ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input p_8_out;
  input aclk;
  input [0:0]WEBWE;
  input mcpf_to_argen_tvalid;
  input [8:0]\gc0.count_d1_reg[8]_1 ;
  input [7:0]\gc0.count_reg[7] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]Q;
  wire [0:0]WEBWE;
  wire aclk;
  wire [3:0]\c1/v1_reg ;
  wire \gc0.count_d1_reg[8] ;
  wire \gc0.count_d1_reg[8]_0 ;
  wire [8:0]\gc0.count_d1_reg[8]_1 ;
  wire [7:0]\gc0.count_reg[7] ;
  wire [3:0]\gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \gwss.wsts_n_1 ;
  wire mcpf_to_argen_tvalid;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire [7:0]p_13_out;
  wire p_8_out;
  wire prog_full_i;
  wire ram_empty_i_reg;
  wire ram_empty_i_reg_0;
  wire ram_empty_i_reg_1;
  wire ram_empty_i_reg_2;
  wire [3:0]v1_reg;
  wire wpntr_n_0;
  wire wpntr_n_1;
  wire wpntr_n_13;
  wire wpntr_n_14;
  wire wpntr_n_15;
  wire wpntr_n_16;
  wire wpntr_n_17;
  wire wpntr_n_2;
  wire wpntr_n_3;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized1 \gwss.gpf.wrpf 
       (.Q(p_13_out),
        .S({wpntr_n_0,wpntr_n_1,wpntr_n_2,wpntr_n_3}),
        .WEBWE(WEBWE),
        .aclk(aclk),
        .\gcc0.gc0.count_reg[7] ({wpntr_n_13,wpntr_n_14,wpntr_n_15,wpntr_n_16}),
        .\gcc0.gc0.count_reg[8] (wpntr_n_17),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .p_8_out(p_8_out),
        .prog_full_i(prog_full_i),
        .ram_full_fb_i_reg(\gwss.wsts_n_1 ));
  design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0_6 \gwss.wsts 
       (.aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\gc0.count_d1_reg[8]_0 (\gc0.count_d1_reg[8]_0 ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] (\gwss.wsts_n_1 ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(out),
        .p_8_out(p_8_out),
        .v1_reg(\gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_reg ),
        .v1_reg_0(\c1/v1_reg ));
  design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0_7 wpntr
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .Q({Q,p_13_out}),
        .S({wpntr_n_0,wpntr_n_1,wpntr_n_2,wpntr_n_3}),
        .WEBWE(WEBWE),
        .aclk(aclk),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8]_1 ),
        .\gc0.count_reg[7] (\gc0.count_reg[7] ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[8] ({wpntr_n_13,wpntr_n_14,wpntr_n_15,wpntr_n_16}),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[9] (wpntr_n_17),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .ram_empty_i_reg(ram_empty_i_reg),
        .ram_empty_i_reg_0(ram_empty_i_reg_0),
        .ram_empty_i_reg_1(ram_empty_i_reg_1),
        .ram_empty_i_reg_2(ram_empty_i_reg_2),
        .v1_reg(v1_reg),
        .v1_reg_0(\gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_reg ),
        .v1_reg_1(\c1/v1_reg ));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized2
   (out,
    Q,
    prog_full_i_1,
    ram_empty_fb_i_reg,
    ram_empty_fb_i_reg_0,
    \gpr1.dout_i_reg[0] ,
    aclk,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    E,
    ram_full_fb_i_reg,
    ram_full_fb_i_reg_0,
    S,
    \gc0.count_d1_reg[4] ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ,
    \gc0.count_d1_reg[2] ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \gc0.count_d1_reg[4]_0 ,
    awgen_to_mctf_tvalid,
    \gc0.count_reg[3] );
  output out;
  output [2:0]Q;
  output prog_full_i_1;
  output ram_empty_fb_i_reg;
  output ram_empty_fb_i_reg_0;
  output [5:0]\gpr1.dout_i_reg[0] ;
  input aclk;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input [0:0]E;
  input [0:0]ram_full_fb_i_reg;
  input ram_full_fb_i_reg_0;
  input [0:0]S;
  input [4:0]\gc0.count_d1_reg[4] ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ;
  input \gc0.count_d1_reg[2] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input \gc0.count_d1_reg[4]_0 ;
  input awgen_to_mctf_tvalid;
  input [3:0]\gc0.count_reg[3] ;

  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]S;
  wire aclk;
  wire awgen_to_mctf_tvalid;
  wire \gc0.count_d1_reg[2] ;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire \gc0.count_d1_reg[4]_0 ;
  wire [3:0]\gc0.count_reg[3] ;
  wire [5:0]\gpr1.dout_i_reg[0] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire out;
  wire [3:0]p_13_out;
  wire prog_full_i_1;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire [0:0]ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire wpntr_n_0;
  wire wpntr_n_10;
  wire wpntr_n_11;
  wire wpntr_n_7;
  wire wpntr_n_8;
  wire wpntr_n_9;

  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized2 \gwss.gpf.wrpf 
       (.E(E),
        .Q({Q[1],p_13_out[3:2],Q[0],p_13_out[0]}),
        .S({wpntr_n_7,wpntr_n_8,wpntr_n_9,wpntr_n_10}),
        .aclk(aclk),
        .\gc0.count_d1_reg[5] ({S,wpntr_n_0}),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .prog_full_i_1(prog_full_i_1),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg_0));
  design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized1 \gwss.wsts 
       (.aclk(aclk),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .out(out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_full_fb_i_reg_0(wpntr_n_11));
  design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized1 wpntr
       (.E(E),
        .Q({Q[2:1],p_13_out[3:2],Q[0],p_13_out[0]}),
        .S({wpntr_n_7,wpntr_n_8,wpntr_n_9,wpntr_n_10}),
        .aclk(aclk),
        .awgen_to_mctf_tvalid(awgen_to_mctf_tvalid),
        .\gc0.count_d1_reg[2] (\gc0.count_d1_reg[2] ),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gc0.count_d1_reg[4]_0 (\gc0.count_d1_reg[4]_0 ),
        .\gc0.count_reg[3] (\gc0.count_reg[3] ),
        .\gdiff.gcry_1_sym.diff_pntr_pad_reg[6] (wpntr_n_0),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] (\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ),
        .out(out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg_0),
        .ram_full_fb_i_reg(wpntr_n_11),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss
   (out,
    ram_full_fb_i_reg_0,
    aclk);
  output out;
  input ram_full_fb_i_reg_0;
  input aclk;

  wire aclk;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  wire ram_full_fb_i_reg_0;
  (* DONT_TOUCH *) wire ram_full_i;

  assign out = ram_full_fb_i;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(ram_afull_fb));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg_0),
        .Q(ram_full_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg_0),
        .Q(ram_full_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss_178
   (out,
    D,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    aclk,
    m_axi_awvalid_i,
    p_8_out,
    \gc0.count_d1_reg[0] ,
    Q);
  output out;
  output [0:0]D;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input aclk;
  input m_axi_awvalid_i;
  input p_8_out;
  input [0:0]\gc0.count_d1_reg[0] ;
  input [0:0]Q;

  wire [0:0]D;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]\gc0.count_d1_reg[0] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire m_axi_awvalid_i;
  wire p_8_out;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;

  assign out = ram_full_fb_i;
  LUT5 #(
    .INIT(32'hFD0202FD)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[1]_i_1__0 
       (.I0(m_axi_awvalid_i),
        .I1(ram_full_fb_i),
        .I2(p_8_out),
        .I3(\gc0.count_d1_reg[0] ),
        .I4(Q),
        .O(D));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(ram_afull_fb));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .Q(ram_full_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .Q(ram_full_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss_188
   (out,
    D,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    aclk,
    M_AXI_ARVALID,
    p_8_out,
    \gc0.count_d1_reg[0] ,
    Q);
  output out;
  output [0:0]D;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input aclk;
  input M_AXI_ARVALID;
  input p_8_out;
  input [0:0]\gc0.count_d1_reg[0] ;
  input [0:0]Q;

  wire [0:0]D;
  wire M_AXI_ARVALID;
  wire [0:0]Q;
  wire aclk;
  wire [0:0]\gc0.count_d1_reg[0] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire p_8_out;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;

  assign out = ram_full_fb_i;
  LUT5 #(
    .INIT(32'hFD0202FD)) 
    \gdiff.gcry_1_sym.diff_pntr_pad[1]_i_1__1 
       (.I0(M_AXI_ARVALID),
        .I1(ram_full_fb_i),
        .I2(p_8_out),
        .I3(\gc0.count_d1_reg[0] ),
        .I4(Q),
        .O(D));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(ram_afull_fb));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .Q(ram_full_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .Q(ram_full_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0
   (out,
    ram_empty_i_reg,
    v1_reg,
    v1_reg_0,
    \gc0.count_d1_reg[8] ,
    aclk,
    SR,
    E,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    m_axi_wvalid_i);
  output out;
  output ram_empty_i_reg;
  input [4:0]v1_reg;
  input [0:0]v1_reg_0;
  input [3:0]\gc0.count_d1_reg[8] ;
  input aclk;
  input [0:0]SR;
  input [0:0]E;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input m_axi_wvalid_i;

  wire [0:0]E;
  wire [0:0]SR;
  wire aclk;
  wire c1_n_0;
  wire comp0;
  wire [3:0]\gc0.count_d1_reg[8] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire m_axi_wvalid_i;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  wire ram_empty_i_reg;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire [4:0]v1_reg;
  wire [0:0]v1_reg_0;

  assign out = ram_full_fb_i;
  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0 c0
       (.comp0(comp0),
        .v1_reg(v1_reg));
  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_0 c1
       (.E(E),
        .SR(SR),
        .comp0(comp0),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .m_axi_wvalid_i(m_axi_wvalid_i),
        .out(ram_full_fb_i),
        .ram_full_i_reg(c1_n_0),
        .v1_reg_0(v1_reg_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(ram_afull_fb));
  LUT2 #(
    .INIT(4'hB)) 
    ram_empty_fb_i_i_2__2
       (.I0(ram_full_fb_i),
        .I1(m_axi_wvalid_i),
        .O(ram_empty_i_reg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(c1_n_0),
        .Q(ram_full_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(c1_n_0),
        .Q(ram_full_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0_6
   (out,
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ,
    v1_reg,
    \gc0.count_d1_reg[8] ,
    v1_reg_0,
    \gc0.count_d1_reg[8]_0 ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ,
    aclk,
    mcpf_to_argen_tvalid,
    p_8_out,
    \grstd1.grst_full.grst_f.rst_d3_reg );
  output out;
  output \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  input [3:0]v1_reg;
  input \gc0.count_d1_reg[8] ;
  input [3:0]v1_reg_0;
  input \gc0.count_d1_reg[8]_0 ;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  input aclk;
  input mcpf_to_argen_tvalid;
  input p_8_out;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;

  wire aclk;
  wire comp1;
  wire \gc0.count_d1_reg[8] ;
  wire \gc0.count_d1_reg[8]_0 ;
  wire \gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire mcpf_to_argen_tvalid;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ;
  wire p_8_out;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  wire ram_full_comb__6;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;

  assign out = ram_full_fb_i;
  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_8 c0
       (.comp1(comp1),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8] ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .mcpf_to_argen_tvalid(mcpf_to_argen_tvalid),
        .out(ram_full_fb_i),
        .p_8_out(p_8_out),
        .ram_full_comb__6(ram_full_comb__6),
        .v1_reg(v1_reg));
  design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_9 c1
       (.comp1(comp1),
        .\gc0.count_d1_reg[8] (\gc0.count_d1_reg[8]_0 ),
        .v1_reg_0(v1_reg_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(ram_afull_fb));
  LUT3 #(
    .INIT(8'h04)) 
    plusOp_carry_i_1__1
       (.I0(ram_full_fb_i),
        .I1(mcpf_to_argen_tvalid),
        .I2(p_8_out),
        .O(\gdiff.gcry_1_sym.diff_pntr_pad_reg[4] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_comb__6),
        .Q(ram_full_fb_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_comb__6),
        .Q(ram_full_i),
        .S(\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] ));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized1
   (out,
    ram_empty_fb_i_reg,
    ram_full_fb_i_reg_0,
    aclk,
    awgen_to_mctf_tvalid);
  output out;
  output ram_empty_fb_i_reg;
  input ram_full_fb_i_reg_0;
  input aclk;
  input awgen_to_mctf_tvalid;

  wire aclk;
  wire awgen_to_mctf_tvalid;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  wire ram_empty_fb_i_reg;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  wire ram_full_fb_i_reg_0;
  (* DONT_TOUCH *) wire ram_full_i;

  assign out = ram_full_fb_i;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(ram_afull_fb));
  LUT2 #(
    .INIT(4'hB)) 
    ram_empty_fb_i_i_3__0
       (.I0(ram_full_fb_i),
        .I1(awgen_to_mctf_tvalid),
        .O(ram_empty_fb_i_reg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg_0),
        .Q(ram_full_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg_0),
        .Q(ram_full_i),
        .R(1'b0));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`pragma protect key_block
iO2Bdkfy0dqqValMR4KhTWXpD0gDQF+kyoly3tZBTZTVs0CbWJ4Owhu4jxMCf8X2gbWR6iweF6Ks
B5dmLHZTDA==

`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
dbcEbgyZfx3YLmYpvjegvD9sRQCV1qBv0GqFBvCakC3SMR/H82zqo5uv5MZldBGUVmNHnxF3Vejx
zSqxUKfTNc90CS6quuoQe0eeq3T5XSdgwbNtjPZKvJuJTmQKT96yB3CfQOz13fGjaLrn/8NBUBBh
I7OEoGGg7ADph9V3vRg=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
bD3a4YgAnaoJx9/hljj2C1rODcUhawTVE1gtdPkNj8/YjemaFM6/sF7Q0CXbDJ7a+OBrB5pUgj3O
Vesi4yVmFp+mGmFarftWat5KmZiP3RVWrXwdzMj+f8T7p+lE3iD4njqUxIUz0TsUaNvFeW0xVNNb
OwTEX04nyt5HrU82dltJCclpFxE6yrP9YvI7l328bphwnC63xxk8T3yXwCrvj3VrIYuDT2yMRxrB
TBCv/Fe2f07JQyV73J7+DGAeJG0B1dTHeu48auQT63g1HsYaUXREihEUKgZe70QlOqlPbrr6Quhx
2LXE8LSdCA+FbJ7LlQc/Sgasj3ZYjM5lhEKleQ==

`pragma protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
GCfR7acMSeEtOw1DhZKkUXjh9Uw/vUar7CGDRG9rZcB9NFDtQTltJeuKjFg8eaeKH9HFBMryuX72
/tmzhtFaiSTjr2na4ncL2XV3QRXe7nQaiHdc7cKBcZDvdSSMzOSYcIxLunwLwQTLC7sCvINmlxO1
NXnYzJVL1xb9HP8QVnSYpo1p+gCXcRBZzrOjZjCUnl7F2t3ZZStSGjBEyXVLnV+ouU3+247oJAOa
kC7v+pOtG2ho4KclIg0MGijjPs+jyOFU+b5C+ufQp/zL9GiZ5waCjb/0Y1vkBc9jZKR7YRnv+ASG
ju1uP8oqEXR9742kXRnW4HkMKkCK1MLDgWYdqw==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
L+AGKmFZ1zoRJFd2cA+zxJhkgQ1R0aEjGQCGRFLNNhLHZXpzGDIjdSLjralBVRJ2rD6UcJutapF5
YaMoV9kphGGG2B07dxBuIimVjOxS3ZQJ7ru59ddfGBxUe9EHrv00Q5hTwoxig0lxqnmjSSnfsDeF
weTIqNnXkG5kqqezKC8a2FvUD5QWQBibhK69OAdmhhIOwZmpfvQKbEKgLX70BzcNlmLnttRL7G+q
XZ3fabZ42+JJHDLiIfveB3Gp2Lf2tzTH1u2xx5aEUr9154pnC9PWIwL3y3VBAT1oHR7ScdoGDOEy
HoYUiDibldOidIeKW0KrTeAIuBNmtM4R0R+RSA==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
V5ClnklUs5Wo++EDemG/KeowZlAfqB8SUrvSxPQGrdIwGfUvoCajhuABAWdS/L/pQl7Eyz51aiuw
KzPMrWtQozAEITf1xzvzgKbWZqoi4PQD3rThywFsFq60u8DdvHYM/kEvit0cZVFvG8rAbtlseHLu
0vU1kbrNgxb3bxjOovg=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
cRqAgScIUeXUwYGfCC0XDtpcc+mFNm3p8oTcFdtIU1nnlMagpBMqRm5ELc+m/Yw8jBwvcvt4tUFv
u/ypEEw+y12B+5Pr6SmnLJ+NVB3Q3Eyh4Q/d7p3jReIIsUxrlENpCTi4PVXMKr1B1Htzm8F8mXDq
y2UV+0SC+4yrBIntsdS0S8jPBERhfJhzNC5z38pPHANtM4wGGIUuKxIALLz1aq+2AjLbEgFHNrzw
2bJiDwRSTwrY4Yx2MSzYJk3O+cQBUe8nJDPx+aGEvDzQ4ZdJMNg2z+iaiE7OTaqK492Jb/1jvU0j
wlI+n35s2rrnc9QgfljdOJuueruPuYDi5vTTxA==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
DEpXbcIrpeSOfLNLoJxXa0E8WqM3XgBZSfhSMhy/7A1pvdUIYwYqozoiCBOcKwKhWy8pxNEIY3Et
im7oLEsdFoEfqk3x2FL1DWZudwQxejqH2+dElj+v8k+qMtW5P2NG52YUOew6dkxfuFw8krRHQ9eD
KJS755Uwyn4ZyEhnBmk+BvQxgLmZGPla3eIRdwXn7PPL7IMD9deJHub9F8KWc597dD6WtzQUGs25
yKnmk6dM1lGm12ZwLce20wjOdxMkVH2LvmlulxqQoY5rFJ/gxbgjgfB0JKpMvQpPNieeEtOWDvrS
GV4B0rbFbhH7rSxSQfOJ1YPMwKFz9wJ4dohVsQ==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
I3tVHJib3zgzC8yLwWjJlC9uCD5HjzwJzjHlmeJLN9P2URMg9fQgQfhsXaWpLg50+vQcQXdKus9A
ftNXuLMI+/hIjGLExYXZSUPJ2ucqWkxGOPebpyOn8uCHlzi7cxKnsMtVboKsTuhTZ5KSYBzzkuAT
VU22s6Iy13DT7uNGLUmdyog4Hrlj6Esl9y5y6b6zSfs8Hae2uygQrwXWQUaOq/B6kSFnl/ghRrTP
SY9Ud88Ra1/84f2e2SU/VV8N7LIskzYIOrHwZeJKb0kD9wvDvKg3+Tmj64XF+8n3Bs/x6T4WVgVO
Sa6gZ1oL3+HqDk2V5b3kbVC0T02imftfyNRs/w==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 239632)
`pragma protect data_block
w9A9ez4XwvEc16EyBnBjaRMcLTnKROmmFJQx0D34UYFTlBdY6Gyg4yz/opPTbmVwOXbmfn4xMF0K
MlaWFWMyA1kUURwcZ3qnsH7DOKw2kUyzBKXRsiErjcmyBlD+dqVcFrP+1mpJXhe5oAvN8tr/WUjf
GvQw5EdqhYJRVbZEY3QLkbXAySrzFIBEtvLioYoCwykdxxD33BaB8y+sQ0QVtWTFGYE8EsjyfkK2
dw+kdNL122xUnWHKUxUPrbYpehZJfI787H6USrgLtm/jPVgYmYvwGgBwHoXDMZip55duqwiuurgW
JUlSaOMq17NM8GSOzrcy5SOa8oFY5bewXGxOrbwwg9/AeT+a4dvM4A9JaIVFpg8XFFSSTyAZLgLy
Fyz+kptEeCVLtM/8qaS0AzdYEEcqShsh13UiyoZV1exYM5OTzHmEuJDtfrDiNXCiPx+Jcv52Gb2R
XS2bYLbIHXKtyvDm2cWj77KynSQh7oOudKHaJIUN6yfYUbN5Rm94lIO9FjIDPl2lJjKFFbEl2eIU
wWDflIXryO7VuxJclMEBXJs3HFAf8M/JNm4rvqv7w24MtaJG9OrsNEVFM/Ztq6C7h8GRetvzxH/K
YLgGCMM/qt/6e/MozNroMlJay1QCZ+ZGDBeLKHZU0w5t67hZbvBi2851UOUQj1j52jW3H/+nLj0b
7hCFBVV2tz3yibBZO+2/RVNtjBdBoeTqvQtUug/LPPhedRYzUljP4NZXKPf94WkgdANQCrKt76mS
SY4BJRxJAwFlfPCyZ+xcflwsctq8Cdusi+DLvJ+gNLSX3Gqv/fj44WXFcrnDkVNm3eKeLuUifnR+
DcQj9ZG3WtRVVtNbERfHk6dfBJxB6mNgnHCHjWdcBFYQjduzaspKUcW9/mpk/QFWBL/kCOOw2f/U
hBsvwW8bpUSha3j7AYx44qeH+WrKo0JrsCewb7QCV4hy86soE6Lom1Sz7bOBInOpmss8GKIC3DA9
m+rv2lgrl/BLGw0/LPBBV4nRxvRvt96e9J1qy9iLjV6INqeKn19EGUjkBxHV22jRcqGIC73izP3P
BckL4TUfxnpM6hgYpveSvczDqnK11RuZ7/3i9FVFZOEZJh/rmYLgPBck9tEqeWVyvbPRtIQgB0/2
tlfUqK66Vlx+zmfmrWJbWJMalABryLmK+KLrasX+roJdIEA53pEd/oeViM+KX+QX61RRs46CGWz+
NXexeOqYt2/I9rQzCRejGPrg5KeWD+ZGrd1gFY0Tyid924J8WBXiNqMSYmWleggmD8vs5sLwHeO/
ppfvmRKWzxIXXafvDmp0671dE0AxKNY0Cf7k5ieEjU/iJcPsPi41SmNYxcZ0rvajIB6xs893jMIF
nchkruTjjgu7Boa0917XOvj7eD1JExEPwHVDX4k+s5Jf4N6DBhCjKOOBE1Xaq3vRbOpJh47M806l
/jDpySiCJ+EaSWNpx9RwBEH1ila29dl+5bKSFSw0ldWW3Ii815mKIgs6xXtX22rq+kki1XTaKc3t
lXA3YIWLHwMEquJ4VvvsFXBzclXsLQYLAU0RKqIj6dfwLhen3m0ba5Ec6aLQJ6lyx8XrqiJ+0N3I
NP0hBKO3JyEP2D6JAkEu453FiBec5bjYBZaiy+lS9VpJ5Mv2v9Un8jYrtM3voKiPD2wQ6t+i2Glu
pVfQQd5AOg95NDQyDXNaa4HgZBykFB6A5SI1Jy3ceYKOBWpoErcjjxD3SbvUWuzv2DXhZqRjM61p
jlfo1GCEwRdiF9McnsZK9HAevk3f3sUgtZRdxsstxYeCbWloGA0tq0E61cN3ghwmOElMnBy2zCjf
7oYbXFn0GtgtK1PMx54kTlIMO/A3M93wn1Df6TRTQ1GmKnjy/otrtYUyaACZfzPj2HG+MUs9eUfd
k8Sw5uYMnCsZV1/rlZ71SWpiMk6dkv97gm5TqGvrxZaFbgVqFLAFytwuWdii1v0j10lgZ0zqF30W
kNhLSWKFq2fF2lWebBnmncDMCA2UkC1t7SWrw93CCHYax9IeozmHZY9rruGzPB13BewL8HkNAmih
0toVcaeL6BRnr7biF/pTKgs45I2isVEg7KL3BofK+HwYCzfzLXPlb/6WhadqnVEN7JzH95GeaBLD
NZK2WypmMHED8b2PQP1p8IhIPv5vh5qTMbytiSGXtBE2Vns/tMC74q+xAg2k5DjTGtTbgWxl+eUz
f2KZ2NRKET6Gw0nLv1iRBdCK+nDVhXyiCxIbH5wuKj/AyHzD36tpu2x+RbOH3AmgATRYtakg/k4u
7ACdbJgPCLqRshHclPlqdD7xCYCRwhKqr36G2R34Bs0lTazU9L1K7UO5swgSnFzgFEZSTnvn7UGp
Yerwi9qgJLVLw6iu19udmjB945CkZv6jTcTeS5YDa9KgaBa8sfQZRJNQCc21y33+o7zUHeqdudvo
cjbuaWTS21cP+VfHTMM7iyzbLhcUVlxNqUYk0aBBa2BQoPhw4ATDfMuGYYJ4hVM8S9vl0qQZCxhs
ZGCJG4oB8zTadzAFZXqpiN5ADyhMoPH8e4Hd8AOLj2IHBkG39XyWgAxYdWheFPSzNsvXG9HujTQv
v31NhWJwLBFOT4ocnT0xeTuKkIunYpf8CEJdTWszkn5jJnI35NPP+6dmSIu+bl/ezY/bqmxNtZra
GPBoxKtzwxFxLQeElK+1G3gvBUuy5Zrv1+t7NRpLfZPJEytlk3JJequvkMxu0CyNZcH+SG5maxjU
lv6a/a9cZvFKfHdqFP6Py9ImSXFPDQALthObLN94G2QiBf3LQyJMQbiZJfySzXHJ+0yNQUo8ply7
SRwRUKttADgsjTKDNnYhaK3z/c4yrTJdqt0KcoYFiwORLeWTEm36zFUIQwnM75Dyy84M2/0qChwR
RhEiAGolbAtw4EqVPTrLWScGXLRQiDEXfMQ36/UnIMV3lrDwUmWtxUInklLA9QoAQf77dCzQjZRW
VBCZCS5NalH7h/tffvGy78KE4S7imGLdmcxKHTz1x9rGQARCqQVktNNa+vU1RyAa4d0dunmCnsDV
1srEmzaiS18OarK54ymXDx8Ad0ZRS25m43dKH90xtL9xlic9rXcT/ZZxPFg3xGYi16vLX0/8z9T8
I2FSrMGdVUKDCLMwc6zMJD9MaLnpQlqHtE6WMr2WWHkxgy0vCWCv8tK5A4fcg6H3O1m0I04ZnV93
vIJSlilR03Y+dV3sNQqykaKe6JEaNauidqW37KpAtU6ZxHkp4xYt0/0eNmdmmfLyNtf4jJ8INjpi
GQFfGUvUP3rPul97AI44hmsI5J8SacLktJDJM6Ca6MaojQFjhbT7YJgTLxj14BJNZkUX9WJsu3Gv
pV3O3+8FWDM2nC9x0P/2eTvr3mc5g0hinlteuuZBquPhDoHHczsMUmLUbsXoqp49PBcozMkPvvYu
KEsX9M5BUo2OUP/xJ4TtQ02rFD0caumMHSNgMNM8Lj8Dqt2kgLAcoFLOrlnTS85XtOXp9stzxybQ
mOjnKAGJShkm9RNezb/3dmVwRW27WV4cX+LbD9WEYMSc9trVegIXILQqKZMyUAHYYPPS0LzYPz53
Lgidgvb1ZWV2kStTEW6DVlGPhSqmbLdWTXw29LCUayLcX5hx4CnvfgTv7W0S702jwUemHiL2wuAP
ZrzAM59Tm623cMoYgRVq+Y9WcZy9j+Ug4kwjOvnE285tmB1yaYSMpI6ChjMiAnnFkbdYb3ImsddN
iNsiRh5Vul8AVStsWGN3RS8zVcvv66opDWqI3UbOy4UKMM71rcn2zQzCJhpUCnGuDcNaxN+lMQSn
SU8HbjpHgbcIX1oRauYg1rc+lG5b6VJ/0OFCxYgMY7mYDByVyVJpjVugGZVWH3IN/dUSsZy2JcCJ
uZ0ZIF1TSd4VSIYuOU16A1g3CcKuCfGs8xzOSRWMTjbjfxKxn3Oqg9oMdC8yrqInGsIS15n4F1Fw
mSoU2znkViqXiThP+UnxpuQsy1dftbrZqrE04SooI3xAStaXbGz5qedYGhpmPHteA2PF4X37SJQ1
7gmwJ37syTrt6yQuV+BSAPl1V9xjtNU0/gOAaeK//WQwnKOrQF48kJLSr9lJvXB6yR+C7lSQxXnu
WrnfSDf9zuZDYbJbbkCYCvY9wU8u83IlobxKbAWuYUYd3eLAvVy31ruqMhPRLS3lJ5TagxbKFQ0K
FjnlvB6lpsaKn0XtX697BbRZoY7hhrCLhaDCda2qPkFKagHIvdOMJSbjYgIkquy7SKJRWZr8T+p4
w6Tf34avvxCWUpue0I8qFUcjUIyplbnkIJa2krQeHlvYDpUn62mfAp5mPKdGv8awaoua2JaEkUj4
E6QlhLLBKwSRN1H1SVq90TnpmCAWa1qaFLhvuZvbslsxTnUCbSpO6Cl0TWDEn4Ko8QwQrrOh/4Lz
grODx+ngSa6aBe1cVFKEcvHZf+fd0w7+S+Fxiq7uJv4u5tKzu+YhCSgZOfkPaA1T66jtW0DCAY4P
13brk7pUqppHpoouF8CWhm/eCdFRGYIctWlBPejx0vaszVCjSg5T3TtyVqy/C6oTKk4Wah7fsiz3
GMgw/TQ8/cfSoZSvjQCx6rRi17vuw4RUIs/EFbMM2Rzj7KrfRsCdEEOdEuSXbeTRAgeNLxDtMedR
0QwGpGW/gNttZE3hx235FTMqZEknAGBgB0b/oBvtHNuhBs8KntjcDhKscBDIm6uZHmdwlDORQo9p
9pquG+cfVkSCe2D287Z+v9yNnAKv6DBMRACLnRvyETQXaBQ9wSCdQnPhng/DYkjllH5qn1oZAASF
YV4HzemicRNvkbcimQw+mX12TYY6NQQ18Q5r/E89UHiosLTq5gfqEpN7xM/lzTO6D1hdw1+Qzx1V
7VLFXQzyJBfnu/JMenGFONcyNQ2DgZU/hz9oPk14hhD0SGxHLcWID4UuQ5v62VriM7NRZEDXCmuf
QP4xiB30DCbL0ww7iJVtvGWTx/o3BkOQRsRjtl07wUOBtUw3y9oAIgHQdZnsXG8nlg+JeFnQt6w9
6aS96hDJltXC9nDiVYLoy2EhGZLRssStTGWAZSzVqTxB6v4NvxmSAw5j1Le/7tzdq4QXV4LYOCDp
tlACuTSKWTNwdf48UPHEHx+fGI6d+KGi+/DrQ8zkKf9GF8f+/hKrWG9UvO6hpRxLoXbBWtz6B/Ox
P2zR/Z6SPFvaXko0vz5KRn6qiccPqQjLPjiB59wlNxoK5Bnv89N8aj1ObUGaSSLhy3YMgj+98JQX
Phtum2UIvhrHFRSQ/qn/MPyPjQShsjWSN4AiovHFoj0yaKYk3/QUdOQdEF9eCIQjADzMShHFITuV
wZar8cNRi9GAJbMa9wo6Dp2Z7O4WdJzPNDQt/MtFOf/J1ZvwiiPrjHBEJHLuyjOkyaX5RpXcBbqY
2fhnrvqk6u/ji0E4KbVBg3A3cnpwVVh7dTb9jRAFYWCWjrQZYLn2FX5MkrdYNkBQTk4CtEFenIU1
bEunXWPO76BYl39AfNkhYmYnj6oMh+/rM512y/cw60TK2MQpSU4LM/v568KU79pN/63BGoj61Gbk
JSzFpHtSIEZDA1pHLESrbjFFX4dzkLHVoSS6gqtQaPocCqGHX9SpzRdT8vgvh0BT7vrEpG3AYrNh
obKldZ/O+Y2DoANrY4DnLIXRXv7rghZF6rdTYIarvra+57ScP3WZPbMGKkmU+K7moFsfH+/36dsI
CpbxcfSVJsY+bHTHGe1AT9krdzuNcIYw1qrVPv4KmayPE7KlUUYx65txFzJTs3BaYD1KE2kBNe5K
8Ub/5ZzXQ+TO0MrsIJwK779Z5AewSiqikeIlZ7sYDIKxiu5dV20Nyz6EHh2REErXR5E1bu+xrasZ
BoiNP70+cJKQLq+K4qdjwuXdHkWjFkTST56hDMPUrKfNMUpPfr/uIcAOZwEh79iTem9/LxtuuOt+
ZbUd9ihARlcuPKKY/+YKD82LEWvtJ0+/qDhaaQsPD++tQTHvEVOKsOGpsj7TFK8gjIv8wll+kyGT
LS95Zi9w69mTQ3GMfaRDfuTvKIsBwrZ4UHQ2VD0PDXIIZFPYIFXkkZllzbikLIf+/V8r8oy6045Y
Q48s/4XAzre826MosX6ElXZztVRoS5PKEU+aoKA/Ga/bT4FbNsv4m7mzQloGd0AG8gE2wvIaSPke
PoVJDXAW1sInqWtEmdJzoL4MeNE/X6prktwfkToBxMW5m6nvOCZ+NwFUykMujvpn/rtuXfuWTa5m
DUWw5siaAaQ4L2CNypA1uUdcXEL/BtQbt+C8PhjsZvGo5xgiCA728nFsqImJlYwz0z3D1By4ye5a
yYXzxmbPSo0SMLZZHPtDCiMHd5UZjm2xRiZ2TCKuTROUfZFKgtJzZi8u4S2mnMZZ1HsLR+eGwFh+
35b2dnMJBryK4OfkR5ahLSj4q6e+utueKmuG3N5/ZTEQHGIvvmHiQadkrtZ3uCitQPPdv4S2JLtB
Ji2e+8ApTqXkVSZ0OqtXRQqAfW+ozBvyfmC0y7SEB7mof1kfMYfOk003TkD7ogtxQmfpcOyq/1bR
jlkrT6WEO9qnrK701OMofIaZwHqD/PRLEuYTig/b+H8VeCafijU5LSQF5xwa/OoXyFaaGfF8LM8A
imzNg0U4/Y8iSEiyWvnSmlbhfvB3AxwyoTB6aX1Hu5wsik6qhqjGBqeYku21U6MlLqcXgKxBFzEi
Ti9rckmaPc7J8NjME3sAPuqyUt4Po5wpW7FpysRcLCnzRaVidXyipYAFQkLmoMY9sd4K0TN7xZsT
hSV2EIasLJmQAit9YnbGgd2yHK9isd0pFundAFePMO3r9U/WpZhHeQLYX3WCot9y6BRuTGNigZH/
LwhpCsv7YePHDRGeus6zQKKKqKQlj9wAojaHao+I+8IpsdoBRQawc4ol6AIe9zjlr9QNDluH6jUx
dd067Dt+wlrgxEJK2qGUx+HMMT5ru912Ze8CmlSVGHjXJ6f61h0Zm4E7tpDOF+vdMl+/AY2ViSAm
WvNpirHD782+CUIclRo0DOWnvp/D7slsWG8pkWzoq0IX8CWfh4aSSovbFfeanFF8WmpnRnVDM4bt
fFbcYL590Z3NoNvrOXPTOSJdijPCAln/7ukeggCzX4N8pMP8FqNtCU6iH56msOEFanYzazAjo7Fm
EETXPM6BGHJH8nftGMaH5d/vvpAzOyfxrAOGT5HhUo7+tP1XPEPJlvJs3IFCY+twBYRC2gBPwzT/
GkDWJyRx89rWRJULycDgTsf+W/jTxGKmt3I//SSdZxmDoOWaTV3eJOqzeoyf16/lyJnsLg9q8UUW
fXdqBQMflqyv98Q4MKWX1c1gwSlsi/3HRr4B1OXv35siYCZI2sudMEuIsIney0w/wVJVSy8EgQkM
G/aI0eekIvyKwWgl2nnmO/l7JhTrykA1pTRl0J1crhl5s6h9mLi7ovAKreBok3IpUFfmYdikBCHs
MA0jygzOWtwRlsxLQfU4z50LKz44LXTyT8PQ+xEUdgrCkfXYPrIeivCbHFlml3N0JHpHkPgjOUKi
1dAGaps5nk3UqoK4MBuhl64vGglwTaSy5/XJ5krBKNWoABRBCZ5DEaf6MHg7BFltlvsNNOUwcdTV
0XjFVmDxjgkduaeAUdoLofT9jgVC1wMOgWQ+Jd6iIuy4UnxbveMBKPoMUAnRcPKieFLrIO6uC2QK
vU0EkrekJdgg9hjPilg+Jw59ess7Dty84vqJuC+qAYrEL0g1LcZOPeaKlOlFyAi/xMItWNbPY/VD
jS/BuB+KRmT7mU23Lf31IOY66//72vPvA0COhBNXn9tsHsJoWciuzmQ/mXM+8sEl013A7Z6fpd0I
p1QblsH2uMz4MLX72TWVpylyiYlygHG/s5nlEBHAsQdedeoeXTI9AtbHiExNI+DP+NPMpXW09gbU
IWtlHrhnpPmzR4G/gHERDkXemq62xz3Nl08ahfd/vcKNKmNFpB/30YYTHpPtwtfm1lI61GXE2BQw
vMW1/HYGZ5WPvrhcWWftc/wEhd90ixTbDgMZsNF6y/lSyoIaZMKfJhv/RGsQgAjC/gowY6R2gHYW
0992CbTauwwP4vqi86sUn1d/zGWh16RZZrPV9zCNyeGruOfs+LEIgeZ91X4IFkS0hgfALvbdoYli
uL4in8Tc0W1phf48F34dfYcU02cWWD+ncVNGSpDU4hu7ID+vehcr/ZgfRPb3ideCI6WQW2tnODCy
OMOQXZ9Ftq63IVfma3DIWFGIutbwy53eEle4PgoT68HmV40jYVCApfa8qMlM9Ia4D/fYveQ9xdvF
gCOVtjkNHNSVdV6E3cIHAhPEJLRPQzNYyObzR268PTRBKWZC+RDFPaDrfHEGsJWYCdSVsLdrj8gG
E5rX7aeh8/iVnexsq06/gWq4Ezx6EMIr4H1pKZn8WgG8kiLIhFHnOq5YdwN5xhsjz1GQyfk288B5
llzwzMdIEpymV/re8aC0tw5EZq/B2LnQXpPPNn11JOlURTjNtp1uV1uIlgSzhWuRh11eTkCUh4ZK
hgdXIEBjticOv6oZNc/RCZad4wnYXizWbx+oyHAUIhcT8PCyTVrQLlMlg70MFArRVCI1RYsJt/cN
ZVPQgC9gdBI3Y0XicTKO/43aXQDQ2O+X8zBjRPntXXRMpTqh+/BKWPaFbxAz7BI7RQfIF+VV+SEN
TkQ8dMZEHaAYzUat9ymptkgJCTpRpvxDPoT5/uEdKjqvHeZB3knDUtjw3xG1x9PXWaSZwTFg649i
PWkf65kMvNlrWOiMFwN7QZ/3VDg/mcaJCZ9WIy6/e6FXY5NdcTUfj8uM2m8kWvLRpv4Yx/T+Kt/d
x1uZfhg9KTwc7MLeyrwYj3Dp9lpUbQvL0rBTA5JbVJhBUcy4uiLKdLzVIyZ7n4d2GqEcmw/JotJm
CnaXhd4v8z1sOOjCGGVZWb4ZeiA+jeTUjv+r9kZqEzmCiN1bkboDtxmspPoBJBFkHc6xXgllMiaL
JNfVPGl2Ws3EtNl0h/aikFdX8wmxjy2wrR5nMxxsL3D+i/3oiptyrDYEEj/ml+xnEmgR87ncyjTs
zQI0v67fpipMLcimjJxXoZbLPE47R8kGmWqxqGzChI98mnnetJs6JyK/Q7dGzNkVPaqXl0loBjLP
ILZcNF8a5J9AJq8oCsFpelXu5fUDnm6GTA4NvP1lClcxMpQrr/dpjdzKppZHeb5qYU2ZV3lTq5md
16g/p0QKPpCsHp10kyJqI617cQDrsk+lBi0AqjA6uC1GmzsGUjNpQMnJFM7wkWUs9jna9+mGcJ48
JDsTj4gWv6g4ABBNRZzUvAaChSe3dDrvC5nQArMiieGR8ZUzsUJfPJMb7UO9oHDOpMVtJQfjPUvM
zJl5igN68TNBdVA8Ri2uG+fs8mP5jeQZ36muE2A2IXBDUKRwpK2xLqIc0d57OTiCXvKVAlmBEKb7
9C2Jr1qHXlthJJf4mH2KgxLel9D6vEwWHEdq7EC9V0JhUM7bFj7/2bhQutTUfscXA3h+vpH8KHDw
s1DYpPunMCfNtBLwrwHfE8Xfk6nmbp9l+d84Y9wKcjdeJXr47RRtipxeLGscPoruNS7uVltopHu9
5t4EJ+QAEb6A82Dp9Ku1o/WdgTvbxJoEZ2JiV7M9vBiwwc4YEhgetwKaeIe8TwCYR5Ylhqdrxgx8
oviqlLXx4g0uUlhSmNXgYuv4aYsUxCHYxhtDrAASbZmTr8IQhYrnoYRqvmizEsorKSHZjBBqp9cs
WOUFRVPBNBveEG3ArhS2qOhe1WcjaCQrdhAxIGqiQEW8EChgPBXHEFpY4Eq8Tgw66yAsDAEkGb/3
tyElpJpr7MkYLsYzG8A79zllzfXNd8OEu6LsXz9CcncBjtRN9XiuPsd+xvugZYuvD6i9m91LxgXY
2LjeMWnD+vDYRYxKays/60ye1y4NSnQYmvA+0Tm2RrFhQ8O9RB56Qtj+CP7vQcZCGkBwis3wLgOo
lDSHQP9OeOKpa3ebKAiRULAzW+kQLEqOEGn7/22eeuZbiLfhFYG5c9tPcgx7bPP2VDcLDsTIfMoY
jM/0HQ4biG/8BeNoqpIurMQyaWW4ZxJYx7lnOMWEasG16X2wNaYGiK2XJzdjy8Q7zR4vRhqqIaJB
mCD0DzfiguXZ/vua01GSdmAHOJGFsPQHNHF8HROeLGvJDW+4HGizaGbWwZWq5Gr1ZC1/th0lNhf2
xJz9rkNFRcOKh/TXu8PkVNdO+l3v3LaYBgDyvbllw2H8rAekYWDT4D3vOI2OugEij9FpRyokZNqm
H2G6QhE6rBuoy4pMhqa6dEzRfzYE5KadSFpGQq1s5W0q5ZWeKz/PF1dlPN4/r4uTxsSSuhVhVwB4
Pm91RxgzOIvpaE3+8msx/hLMtKVpf5jx4/pJ4ZPpkYX0wkhfOXEzGMbRnTq4c6fW1Mw5/GtT9pt4
Kr2fhcZRNnA1T8Smmir7c9G63rmC/2CRuyksechvtO6mWm2qdS1Ki8LgTjY7YdWHpb2J4iVo04RP
e7hglynLMzSW+3T14udJ3zdF9ONfPEhKO5iGsygX0aAyojQgMIU7d6VAy1S6BX5VI39r3mhxsz5D
s5x/E/WOq/hg69s71cZNVFfON0edShVRrvPd/G4By9M8J8c63h+vN+rqXvSyN+BjvZhZLQI/smdo
x9/u4Cora0edIl4LScfNWAAV635kKENW+ykeDwl19Z/Fm6pEfFaLeYUfx8ATdazdnfWMk8rNyAdR
vbqtClGIfis5W6SV4IWPvieSiXO/Q8ma126l2d9avd5FQe+K10iM7ZdAJPvLGk139wL0yMJIDxcQ
azEsKzzfNHyONc9EGaCmP1qzwMsHma87dNB66+G0OwIVVj7fUFaRvZ2lgBTlGFy6yn3Y15iVQ/bR
K7i6/lzMKD/njAtHUn5h68F7UA3WTPazMXUBCOfdZIR7wjJATrwNsmQB2k4CXDK+sMlFZurNtAHC
z2ao1PKoiFQoN+9IhlEjNeV4HThibnVkZHkFXpphHz4l1o9zS8GwbzBtHl2kqcp0Mxi0OvmFp0Z7
Y5miYXC62t+Trowc/ncVGa4n6JdUBO1fngyILWNDEGmSgdhpbLTevlSUjPjwKer4or/erLbMX0qH
45i0x2XxC0xiTPGBGUE+ZYV6fGchEYgmJwhqh5XPcuOKWY7CEhKOskjs66l+ixNMfgGFZQBoQ+Ly
cVdihKKjJ1JBH61Q3gmjxSI0Cx+/qsL+bJy3BSJCwFE/NdSdLklEikSWs+gKV00XZCDujV+VeoJ6
E/ld0KQVPX4BNb9FoBO5uHzjTXEx7oEKDmkwm4bIa85qwoacRv8YpCM+ts2S6y/benvhYRNph0Gp
xDIkgVxW0t0tw8TxSXkLBKFBjHLsz+5jybZ38TiIirz1zTtaX5Ar/gJGr2vfmz5OQjgwb574wfDB
6NRL/TDFeIinYZ3rPhbcqgAFyB6Jirs92qZ3enyHU+GVk/8M2cXoYszGfwAZ0aR0uE3RP6aPGnYk
TT9Io0itnY0bXcVIlGenlvb8ARDuGHa0j2OUJG0aSJY9VR1K6EC28cF+rQe0EBAyjZ89sdiK/X8i
D33vMH4ZpWI0+cZBf8+W+m8qHWgJoDXeqvoVAPARICZtjyVJ2mFkqG/oXt5EVs7M2To0au4Tj+II
fJdllZpOI7pWxXmif5ZCT0wL9h7y1wKo535yaZ+GSJRbwkz4xBbFVa1qttDou5AyT4axn7yDwJKQ
nhaBuOC1HA0W7pedgeGHz/jxAtA8XJSuzy/Z1D0x+X8e0T1sKteJ7gNb05OlCBeJukIpQBYcQjvf
wMrLkpAXpoHeiFKFsaRTOF7uZW5S4m+bUK+Z3gqFaFOew2jkbsq4caJ6jcZB+RcyT3gRFrOq6sjp
Kn6T6vedp90rxYrIqP4F+0psgImXAiv9UXSfdzW7h7LfaTAhbL7JE4ODjISEPFNr2XxGBdKgJyXg
o81fY2hl78n3T9lSxdy2ibXL8m89JxhOfisHuCry3jRELafIBXKuHfDmzHrQiMoaFwmgD9R11yhn
kxpLNF6xZpxiXl06QcEuERCUeoVEkP/7qIeS6kQhMv4C/r4pX/G7wjSk8RWQjA9RXufvSYSpWdRe
ezBwDb8XsbbNqSPx7E1VSMGmTtwN8VOrMu6Xc2XpWeJy/UwaGBKycFBP15UNUiY29PubMfOVciLj
PhL+Wl0ktkr9722CsXjQd5gllhxL8daBEudcZ1q6A2mBWXBAT+o2B+sEJQoqb3U6yXeV/k0PUtVK
w0gtZeRoWFvzWuqJYB1zkj2aEaW2TAKTKccGFRV2Hqp1fx6Cxt+EWJc1mgm0L9OgcehP+p0N5rGB
gPExmJaecKcIldTac9V5Sm6xsWzeKF4Wijq7CKkCVeoAybG52gqMIQQx0Fq9K0FRqROGhrGnehfO
fRqFe1/ywB3XgI4pyd0ams3nVww3/vBXZ/vzY/27rcG4Fh/A7C4Phg2aKQr5A4yX7mL+5u08uBv7
Z1b8++VhfJ5H5CbDjW1qFmdrAA8e2jZ2qe8UYU+83mn5yccUH04UvOTWxYu3Cn/ijbio3Pxl2vs1
Qkl94rRwVseBzT/gt5JHbRo2Ran0HuHY5+dUcPrqQkk7+qVLTicFQy11Ao0BUUPfJuJyp4d2vVio
Vwj0v1n1juoo8nh5miqTc50tmgNBWJQq5LtFZYb3P3bT14eJoxhl3ydxCikH/Z2B3Aa50vB6zxMg
2TiQfREVEh3V0TDnNSa3AY5efS6Gje/CrENqOozi969foUSBZKs53hJelWarIw5urEwmd44E5Wnd
8ge1r1bJJ/pXZmUEDiR+0pndR9QhYtGrRulLTB7vihooaAeNhVXOjUuInZtcfSEG7PW+6G+5LVaG
Wai/mJzUC5C5tG3M5c1NfHHI2AnmwmN5yPLAWTK9Gc+kTXcUPeTlHYZsv1nAbuhNyLztTJDwrpsc
di0PKv/HcqRbf4BuBE5dM0p1r3L0zRQY0Pzn29n2o+kVA8SPlv4AdasEYx6t3iZTvD8s2MbkgIJ9
Gahxeqz2TjWYXWhnNtDEm2E6EU7AWSayGEjuokMuWjaKXifMzc+HNl9/wVe7/5qyXepma0l4xZ/X
vjdpRitqc3TrraBU2dgnZQEynrvAwKGPpXru5TDbEYlWcoYKUmPDl+OaLjnvmhQgzeXfwn9FuD8f
hz+Qk1beIU2dqTf33CBcEnfAzAtuN2tDDoGr81UJViE2Md/cnuYXbDcqDdnPFupld+OJDdYm3LiG
Ko2Wjk0W+iNImU8lVt1fpg0+tsR0tlSFyX6TLTCRIoNmeEP/ayX/OKkR8dvJgpuTvoyh4ax26V5i
y5RArElNDQrmYCErXDxXir6J4DHct1lvWbs31E9nbn6l0l7s7SPWSZmjqaQwiVl0tpXXXko/3+zU
C6kZypjIgNQmKPs6Jgv56JWFd52ICxlZWf58Bk1t1V6/EFifX5lLFPOV31Jq5ov7U6Cas/byNLVI
E/e0Zs98GsW+UXa+9vGuFkSAk2PWWpnLE5RDpS2qPwMbc2Lbbs7aJQKVi6dDAtyoiNMhKCKlwuIM
tHuLuuPAqOM1n+o+C7PtYsFQ2n+fBxemNHQEdm/1MLCNxdW+v7eIlNRg8LoHYk48X9XHaIZV4y3j
EZt3DEqeNCjq0ral0nPKaDOCwnGAJRBIR0BnfmExbvOQdAJK4rES7Ww1qBDbgKGwJ0AJjPGkggKh
omukZGIyqN7SPWmUszE9a79wY94r13s3d4uhn2ebBxwrkBiyU/+c6APzGHWf4Rm1kxesmENfvDu3
XcE1uO2qWoOOTlisguFwL6GyuH4tGjk/JEFgrOtzLS2stQvglAJgmjI4n9+nHNZws4m7/RH1hUCu
+xM0QRvfMA1d7xj07lh7SFljePKISL90zUhqrJnEiq7/DChuC7J0/O1q6hCnvZpv980dzBbvSfMk
gzpuJE1V507S+4TbPwDYAZe2LNji7ui+FSh4+8GGxtKWgkd9BUA7MqKGwWpnzAvuyrX+fK1/h2pp
hWRopCTo+VbUMT9QvGZpkZ6AxOxlCtmNK0Odn7k+CB73KOZIGgTvyr1fgclncLhjJyX2uLwQkxIp
llQ8/QZQ2mzPQbeDz2z5ckqXhB6l00OsC+jfkpQKC3G2fePAvIduYP3qaBeKte6ztsL5A/mAP+0c
6QbqigxzeTgxVcL6DhPpAcH0E6YTS8FU022XSqtvclzfBYT8LO0se2EO3eGGuap8k0kmaU1OIRjs
4cHcKuorNXKCXbrBWXr0VZP/DSE+K5xs2aF+bYcnzvmKAS/JA5mtbUqFpRSInQCGbhVvScnlo47i
Wjx8B1yiGpy8o+i6N9XN2lpu4iVz7ot7qt1ToFalMPTC3QlB2+w+Ai5RhXB3RfcXJR4sU6JdLvqd
Rn+NiByOIxe6k6zfOXxy1mlPSScVlev2ToUhHnCYomKFktW1RQ/G3PmcdcxMg7AADf7AT5ubAJaS
yQQXAikh6piBDwHDcOWK9yMWIsr4Xs7AtzRr7dltoDhII+qmNrMTdbl/eWDlVx77ezXNnWdX7maF
R+/aJ6etzsd7vfZby02Hhgk2tl61a6nUpaUgd0nnjjKHkCGynXrSiVt7ZCKxSE0LjPsFYaCAzYNA
QkG5fp0cf5wQ4Qtuyet4GbnAQG3FTcVS6fA5mTstrS8YwFm2gW4AY4M16Qz6RTPo2vXgDFbRFoXn
ZEH72EaymGEHjdreRs4hGAkXQ64fR2icuaT+I7y7o7I49oOKhcCIdBbMN9P7efVJQ5dUQzh8oaQs
9wiYR4PPc2thnS43XhK+iMWJaAH2r86WMbX4DOXVSaoon5XeTBCYn7zy8zvTqX73kWc834Jz8NLU
tgIe34Mn0CtXd6HLq1gUj5M9r1Aq2LAEzamnQz801EpY+I5KLnQe6Zcd0KeBfeCdm+W3G0YggmrQ
RnGBPyORymtzZLL/nywdy3EFKTIxCosmGkkrEBxAZLiiwJcIC8rOcCLpKwMTzlhwzZBmYM/JAoxm
JoaT6o9HXURRFVR28shTOKV5FyMcDGwQa9i3WrBaaMnfwYPXR7zUhutV1NwOzQE1MpCOvvM6b/CO
HUry71+iw7qqaibugmX4BZlqiIvnB0+MCC3W0QKySWSs0z3c9w8dXX6MR7PqbnPhwpWh4V1qZI+1
HqZkWthVo5qFHECKTW+TQoYzq/4Ry7iQdqquAHV67EAPXjfYKRt94ksjZhmGl1P+w+FEHLz3qTll
L7zqzk6lW/M7x9AUTLRdSRSpkHnvOlr2LpnsX87Uk9IREFZDu6GtmexGU1Zxf7kZkUOpxM+aOyAl
JregsoawRdLszmN2RO8CAEt0c/XljFgeDRwLCneXfHRztuyN5PVoPVT3806QOtB/ubrUkM0Is3/a
3PolS4lWEwYez+JU++lPRAlCAAVWaXhD6xhTgqTxpfVKjTZcsS/uA++cHDl+6i7WCZbySasovN5g
ZMBImVwyppUMMihiHozvFf7aXAwGdeJMr54P+ewS99TEhTXC+/omULvo5myosEyh5rvKmMVTxnbM
xJ2KLajFoNmrnX/SSuSdCt2eoPQqeWtEu8HA2A7y+5yosMX+uC9rwZL14nOSnBb2spMBgVr7I2gI
wAX3T5e9vBuGzBbO9qgxJNqCuhVYtguxwC5RbedlD/qSivrgN1FBVDXwOfmu54FX+mLXfdNFsnjk
XeF4wEhHmwNzBhuyy11jozqUOIJpPmqBQekYJ3nMSmZEWOjeFPol6M3afUqTT07ubHJ4RX1y3lx3
JS7vSVm+lJwSgccI9N3hW16PIMmcLOZjfGz7PAVODSBnrF3uCsECHw9e4UWH2iSM+clNrbeb6h3W
fHQshRTLSCMW+Oa01MMV5NDE8dBwmECgckySyWwtZ5W+DoCMBXZDnDBXlxtqUdb41cyjrpl/U2N0
NTXL8dx7b+RyCaOz4UK4BF2ePeLoOTerad27pmFS3QcH7GARQ9wFBZ1E/QpKaclHkoA2SeDvZ8hb
qw9pXWOYECitThlWeZuRx2ivkobQ1cX5KUxQJ9c95Oca/tmghAfOaXl+P2sR4gmzzCBCi2B2ItW+
uuzZvVdLyyjs1/CNpxuNAKzFJGBUnVVxjlIwqav7jeAqnYSA3bSjqLhyptPvGCLUyxL7du+pgL6z
n4/Rp4LCS1hoqLDvtV3ctN++fHdH9gbbLw9+xSODkCKgAkh65dUhdntqiNEjfSr15QvqCWmzMOQH
r4N6UzrUpmo13Hn2VOv2Y+CRNQhg81/YfarfUvDdO+6znyVyd7VhT8InqXGpZQNlrwphHWNtfHoX
Aw/FhDIB3bDASeoZZes4OEIxAeHJx+VC3KCfD667SJxSFlOP5pGAV++/jf88e00iZkDCW5rQB5i3
eMH6QyvL8BnRqUgkRfNs2vaBuMNc5hn4kcbzKSzNoDyvU1mBIyTfnZVjF/gaEsW9peVfoktO8jRL
zS5fV/Z07nW9jDUvkjGcJnnXHYHCcA/xiEugZNQRXwWnwn9+TO22YNCvDxosHSoSWyuqD1AdDWKu
wm4TxVzvINTNH79U+ZdQ6Sc5ErwNSGC/yQQnbOuM+prIOzKq39S4FtmRJFZmKGqnYJheXox+dDNY
okhMhcSCnykzi5tQBqTEGvFHvu/u/A2RX8P+K/PMuf0u9JSyKytDXDg8a78W3ILz1meb+l845vgl
eosHipJaIZTHfofPh4JhSPT72hXvrJjjF3eOkN1HVGb2E3xaQjmuckHhaMYB8WsD+7ca+LDVIKK3
bri81Dw4e8rkgneq6SEO26b9/7wiXxiv92SsdVu+CV8CUFeaSb6aioQL4tOq1AREdflnLZZf/67e
yqFJBfy9lBo3lRbVOJjNU1nIFpoRi289GisLiTHF6hs8exEIcGv+XdITlmnKgD5VGwJEUnTUZypu
dxGM+bQswZRixcMy4sh4QY5Nob884jCBrZlPvSU6KzXw60IKPgZnfvf20hFmQ9gfcJnucpZ/PtUL
uS8MUpajczhKJBzdbX9fjB9FW/xi9COaWgESPdSOnnpcgzydUfNOdweH/eIEPAhizaNpLqSLmcN5
e6+6tX/xy5tTCEoLz/d35v376vGVIDI0JI3hbKTW/Nl2yfmlIv14czP5E45UJgAM54WgRVrqkcZz
37VwySfSLPjNEpaf9X0J+oemNZImxejUD/IpgskiGGgElgJD7ZOA3sdbi7azSm0gBtIbcEPe7/7U
M1TEDobphxLqw/iOgVynVjJ8D8CkRzCMHZZFgz7Djzf7hBBG86Lz2DToG9gBqHtsGC8BAVnBnTry
RYyoAG76uw6kVjnRoASIHr12hSE7vjmA3JHz/zUUSmFu6/VjphBV+FC8uDGoAlCrf0rO1AqD0dla
jC5jeZHMzvLqdvzETwM4W+1dNptnmBlyOSU2X/ReE1eyjFSGct8Pcw9LTidjoT0uateLxcdeoRL4
nDZvkkpOBY0oGtOZ/VLXVrNb8ppurpeGHp2Z2jqqMoiyIHgCl35HN/CGbn28NFOBohCOGsDMZtDH
5BC3tTBxx42QXlrmU4vj8TRVTKojlIQcb9+dDYCSsLjBV75dZAvJwq5z8h9csJn5KTFy1bFA74UI
ZljwyJXKu3DqZjqE/ViR97z1lKIkQiTHT4CmDH/d4eUppEi28fFJWH1hQ9tgi1n6CCEG0YXo18Xl
BhwFDj2L89legLaIc4zKZHsAZwFmun8UO2uC61d+lFZLdfdL8I9B1RGak2IIbCh8kHcDiw4CKeHF
JSHM0aW6AnaFAysUxYmQS1pEcUGDpO+1aasoBF9oha54f7kNmoR8J6IZqU7+/G2CS3MNmAXXpNP3
PTJPaKYkM6urAFz+pe2qWRzZMNC5DnQzDgUxYnz6Ff28vLVlL6RFOUqp96OplQ18w1AMSX7wuuFV
No/Z0xBFS5sx0nLBmJGISnnjh2WFbcxDP/YuaLp3HX7iNO/X9HA2to+4x3zLGQqJyVpJiX29t0r0
KkqOBSCA3S2UxK8P8tUviy4rRfkGjc/clUMNlznPT5Ciaq11QpDyP5HvSxEfzyUqCwdp+bkzSSW2
wVw59IpJNLiHy3zVrSr0R3gL0xUVQRHoTeV0vuvF2mSuKQS++gPQ1C7qYwcItRvJxTLgxheqTcSO
CQIl93umXcNH07ZCdk8sgZu5dlH6GMTrok9fod9574YOor9lh3bhnmpZFAqSXGb4rpAuyKislIWt
O6I6n6mcQfoDwlX9fwNbfnOgrA1ZJNq8qPIiHeNTrK3ssIZjGfJj0BCujDjWb+Q4dkiTC33XkG46
BVufjHYoXCW7iQ3pzMYmEbjADD7HVuKv6GkC0P9dsGLsguOMOwyWDHQBSqJRoBpnDVrxK1moBmdA
lVb6Gg9bGy6HWadXMJ4jRG3BpBfBLfyd/v9oXADMGb7dh2BLCurcFDJ7dYgh85aYqpsTVOErTgfj
Rm6k0qSNiUv2Matk0YWM15uNwguvbhNqvpE9uEYJlgRfvGzVeBxGTRmje9c1QGEShx2RPDsBvSwu
r3dd8qD3cSANfHf/5dVKmOe1Nt7vQPVAmhu6QvfWB/2/1uMF8SFEYOFsN8bsojPTWh9/P2lrioIs
i5sch2omgEhkW3l9c8VRXU6WOOV+HdXQihwTb/MzOx3VIuRLRu7q/d159wTNoDa5+K2hqb36T+pM
ztJfQMYVV1B+UJ0pFFcaOf4ekFg7xMfbWfOni3yrrWHWpgtMnZxNDN5RpuFcQR5lCovrY7jKnrOp
KD1j4TA+pB/q4PwHnBjGDGyCa4xJ17LzYYUzeGG5KNFxkjNyNKe8qD5p0MQlIRm/EWU7eYNxBPCp
hPegpJxLIOHobSZwj1Oyd2KGWQ+C28VBDmqFvxxVvBIgposbsAO89UwMvRKsXnNO0MDpF86RmZvA
B6hWrQ9MirSUcFvWO7/ZOtz/Beo/MXj7uX+xj2z4CtlmKeKafzKYc6XrMfWlLMGlV9y8/k3Qz/km
4hFtnNSUxKTQCAXKeRlnGqdpzXNztgUS0MCQBDpIUXjr2ryn8Z9o4JOQL8M9aFNXiG7CH3+83/nA
4FfQw8W+an8teruECwaRwJSTxCnOoFkyzwx6xDHChjKzFaXGppDHQceDuNiu42qu3748a8Vn31ZU
z2wJXjOjrEovLEDHAL1+FnUWwfU78ZRryT/SMemCC0yzXdlUFq1FTAyz67Yvvqx0pQRTSQUSOLtH
ZD9uNb8Iqjrreb8sDxCu871UfkJo44nHNrEZ1fvuT4q6ByFmUQBsAAC/sxXOG1AdGeAkbzX1mUqr
/6xTEHYvzj1ozEA4Hh3lHCcLpJIVouJ1W+SNFBjNxGsZIe0QjIRuN9cOPigXYccT2jxSIZeuB1ND
KW8Bb2vsy7yDycuJZB8Mal+7QhFh/2BEityiztIbyEQBg8yOg9mXI24v3mxoqLj0PtIPfYZo9PUK
oxwKuTkhmjkSL8MK2e4gRB6IAsp+Emz4l9ZzqPlM+3jPElcC3Ffpi4EHnRvrL5KV/kquEAA+do+c
ZgDqT5mntcy/tTWSTjtdvsO6CJsJXWG51d5qT68cDYHyCFqhLUjZOw1WDbwY7YYtzXvnIfMT60XY
cEY/9TF5upQ1Xy1X1EfFM3g48JjbsQJ59ekNPtG6S81CQpHRMT8udeFs7IWcxxdda8JgS43OiMtx
XmAvgLB/pTvC7vdzWKssk9lghylq2kvb6oLPMSMgXI4fO02cZhJoznskz/CdJVLXprcrZQ1evZG+
kdwPll/4SvgusWIdRqeoINegp62zpsowgKM42W5HpiBDj05qSd0Lmv7vepCMOOfhFvLnHbz3QLu2
ajbLcqUkrpGHDoWNgfzFgHDn9auby6FRBwGGPR2Xc7bq4yvq4d/OTe6n5W4aYOBZ0EBMcAhhULOz
qCps/W8gWBWdrQFTBTWc8uR5PNVLQMF51nzkEM8qSw4Adpitni3uQP75aD4p/cHMvlXdkcg9SjXU
1vHxOd5lC4gV2tlpGQ/0pdTidZiw1w7JEUssjLBOPOnSum7z5K1aHHMnwhr0bscVkLHk2yXbnyRC
61OpLZDKFFAGJu9C6EC+808qeLefkfLBUpYw6n4Aj9raGMO+0wZp7XRC5ctYQ7wjYR0M4tgB0pkv
xRso4OglN4UTh74TVZCgLVlEBkuihVoLFzFTIolF0QVBw9rR3DJRm+e0u/0R+E3R52fZ9gTU1FF3
/rS0ytcFxSAEfCAEUDnXFuZtJh/RPELjPNxDjbbuCyn+RC9zPx4+lu7c4kEgCbrFz/txMmStiGn3
ZwNpQmlNEaumN8GHZGfJZN3Sjx0QAB1IzKvwdya1YopEUEcS0CFcaMVMzUZFY6poKdz7bVxZsmEF
8T61RSi2UM7M+4jJfgWigBtuXLHMa1iPb5XJVJPFGvrR2b6v9SfYZ82p2mdNpOytE2l+Apieh1EJ
0p3O7aG8yjQ5LgvNAeWvBxy/pwHxB7cWMrdcsy6KgYZWpAo5IRRa6oMfpAkgNT2a+pofRN3Ei9Tj
EZH5oaYMpzXoZ/CK5kCf+GB7MnZYF6RXkF5nT35g8mDbepA+h69NbcwaVaAap0Iw6vk7HtKmlssd
VNBg33AXzUFWG7CYkXom3JY1l8HJAu0xKUNl2but5gvSyXzqsTjZQY+S33vfeBoLVZ6fo0c+hy6M
sWG2Wes821dCWcxcsEGWaLM+a8YXGu60sp+fZigYay0hN8wr6guzkgcUaz2OYZFV4J5J20ehufuT
5zVBm/vEkRSpSOK6qmfEjrRoUICVBoYdLrya5222aKdOwwmCWiy7PzYH5I0bHYITi0Oxtp7XwLgj
jbNptSHSd5QPs93S4Aq0H28pWYBZqKep2J6hOxLA2N4VYcQOI16bJW+DaZTe/hBPKbRJH4Ijc8SR
1Nk1omvi2M51qiPbK8Puy/LB1KsQnuAKMHVLW8OuGwyxWQYrKFW7yoywzkHvKJ13y7hVIecubL1q
3QF7uXNXDmaSzWx1z7y1wfOAnCb8xMdjjynoYrlru2C96IzuwyiXmKx43e8Wc8ik6pWQoWmmmIse
W6E/dFrCmjdr9+7l63LPgRw231B5A7nMLNKcGlKQ47hLNEGOBq2MFoiihP/cwDkP3Qq7IQR6XLOU
yNC22wOCbC3VC2uij9L+hJ2BVvuoD62fT5gjgO2DqXqhU5b1Tzqegm1XkxzTcTb5BPH/WUZ++D8F
xL99w8Il6THdk9qpTDLXAN0RginmVYFKhVFPry7jtKI9RH+31NHzkGf884fJik9ewwg6JUuj16B2
u04CpCEXIq+CE1ezzYCF8CYUKwU4Q8NzHTWguoTvF2krZGhrHazY9pbFQIrEO7AfrLwL4vPsi7g2
WCIUq1B6vbUiyF4DTzDwQQZlt+1PrMBj0PYC9s4toDkNVmGc1IgNT3LucpjT04nIpGjhPnpQMoY4
6hTyjHEQoAae1f/QKkbIfEzaGvfJ9uBMaQGAl1F3f6MDNMDmgpd8c4iFjI7jsOicB7/WL2qqVv4w
biov++b8GYoDtE4nZXKB/mT+NCGIlAWs1MDvEY0ZBeDqPcUX4XX1SOT+rKc3t/hJASX9u0HOm2GX
nzDz8MTCeiR4qEpUbjoz/Yj9pdBpEKC/Wq03FzS7nf07QSSQVKWj5YBP/EE/IM2l4Qo086NbxjB0
vAig3R8qG4kJOsWRxWM3+iwwzU0BhFZtLM3+s/54A2UdmGwekn8ZSZC430AuyCmrm11eZu1jzeD6
bRd4YnAdOE7Zx/eFx6Wbb4ZHEp2mAdWsbwauWWodpPUrbkwDQuKHm5mIJC185Votb6Er40b/e2v7
6NsWsRj1q85SBVzGlQKKvHHzcEhGfj/EGSogIl8gPcDCOhC6ine0TTV78o1IX8Pmb9yEq11LtTV4
v7cinaJZ+OZlOlDuZ0YyHkZoIn0Hq3TMQ91dxwW+1PsR1HLYITkJMaPTbVxGHr19uJ29tcdt43gn
ym8Od64fj93y19GbMbhyjoN1ZyCC6r9I6qI2hD3QYUJs8FqTFe0uuiAk1V1BDd0gVRAWnnznwycd
GEAK1JKLf6mqrllS2YpdP7RWm1LVDOys8BcWxUt1XQupcw23zuvIv3P1M836BbiY2NnBoeFWfWR6
VZkZYEwhYPWMynuPM3bj0CYnHSlfYBC5cSkXAXd4fplFGtWR77Nl7OQiun5MEH7NVzOBr4dxS+Mn
jF+CXRr3GAab3c8rBRtLtQw2QXFDBLlnaMU5tC0TXWnsvBv/pegzllFz3hU1O6fMsS/mCvHf0o9Y
uGsOEgE1uahD++mtbONF995/DHCBFzYxLpXL+g45/ibYud1EmgF05iMo7NMavtOAujug3f0Q6aFk
V0iGUDUtJIh6mhT+7hCsHCdPvrpO3BXiuw5aiB08vSMYVqXwRGmzuTCRxcdJR/V6OoEQ72Nd70wB
n1LHVWbbXO66O8sgCCAk/bou8QL17V16U0XI36UMTVulwgC1Yfe0ZWZNCiqcvfLp2p2tpAUWEL+a
BNVSVHnMTfU2HI4SePUOzTNQpEIkIBCIljhrLiXQ08STe81XRHDG+6Hz71ikkjF31mAko9V/4Kxu
w30n7/4Oc4J4oW04mR+RTQh+M0Ov3/ZHqOSJHXw7WYkQj2GhW1lFo6NrRR8e+Z09bDR2qXftHqAI
dosfjxLl+jkOSwyxC7MSWjEICTVOKr7stO9hhBbD8yrgSxPCEsyYK6E5nN1IaliveWC/2zYup27X
oFFjbmljOoyUD55T/fB/kKs2CyxLk6vo2+xrctZbCOu722rENJJMTALdPw1tcRCVhc/Sr2cY04C/
yO0bWk0amTW9jj0n3Mphum85KVhY6ITXcpCvyMRlvBae2wlu9Y6hfR1L0qLazMTMEFaS2TxvqGwy
qfqTFJoL9Hf50Aax+Q5eMXs4y8o/UVljnzRiJCe4AWE8bQUoPd617RwBkXg8Luuyl3/6lANNl2SJ
sR4egv78DkrnD63Ar5w+vGc4aWSXqeub5Di2C05mBCJ3+ed+KowAquKJd8h6aDRkXVyerX+9raLq
GIGorIkDXj1xdKJWyLLaiNRDc9HeD8mXhsC44ocy3aHmqCp4gE8sT1J7k0Xxc7WRvTQx2z9J4Ce6
5averxt7FBFBtyGWNvKTSJWKecamCi1Wm1B8Vscr4hMre+GfNn8/XfR+tidVp1D0Rq4ZikfWS8+l
vMV14uguCBJE0bKgRZVrV6M+F9+Ch1NrhhbDeOfzgdTa7bm171aLbelgYfeAUFrb+9sre81ZogVX
foQuri0JXnJ5s6EMUQVzLJcXnw64DFtH7gLoUC7JjVvtnb0oJpC8SdiTii2V2Gs2QUbQyCACe7HQ
oTi/LlBFB4u+aIGkjty3V70vMkvrOE7PtkWnWH9Z3QQ+sQZ5ebM4lEetgde0wN1Y0Ml5IM6cTNr3
TAhtHdzeamZLkvuP8s5Hb4P/vpRX/+U0mAmSaohI9LKC1xervi84ll6l17wlNgzBwAq3uSLK2fo7
yzTtuLm+IzI/RBzq+DcaGCIl9uCiWwXDYXCgw/4FIFZoaiEsbF1d1yl1hoWPKWjEAWQ+0L1buu4b
MlN5lXFiAI2r9EWOkrUGk724FKhm6iR8dZGD7mGJtN+IaODafJn7vhFVYYyL5mLvnFv/CR/5LUHN
odaHjgkPJpDMIkI4Fg9t0PH7mYwYhicZcLoivTrMolpntWz45wh0k3j7+7JSxeFVt1c7DR2Fwh1x
4DFKgbntqVRBDhuBq0CgYWMR/umMzOz33fgvRautvx42rLuyVdZB2FG/U6ifQuLhoiUwHDoSYkDC
HH3WfTsLtUWaysFS8MSfB+3MCdiS3SWYM4QHQL/5BZIytq02umPLI2AH8h8I8wxaDVbJEKqMMkyW
TIu1qEjy6g+qRn2gvSTztQB5IWuY8Eo5LPS69ryxtmIVR3Xw05FdWJC3m76QNNg42FYPdbeT6fkZ
JM+QnNXwp1qITpaiwKB2Pb1HJnRgtsCqPjZg5gfsSLVpV9UA9O+N4sd5HkFDLrmF7X/yp+3jSv5B
hnANvpKd2JiTnDkVxW7u3YTgAMJTM7iW8A4ACd2c+44xMAujfk6RoJF9zYLBbMHInHi54pCJydnD
eyBJU91Wd6RY9QtXhifCkJFDg009rBiNBnIq6iNX5pTI3sm5sv32iXjBKD95GoJKx2V1/gbd9JW9
TJhn1X+cg+Sq5F2tLZ3Hj/d2uoGrchBCfvCJUyKwjeKGK/hEGEC4iA2gpWy6R2XOBV3erdDnI0CC
vrmiZMSEkDS0HQsHaqcSqOdR2MUe+Ldi3Y07ZSGSygnU/buWwwdZnn3wdE+kr7MqFwWILzypKk15
5Oh1ZbRb/wkyH8Dmj3O/E7VCS8htp1tSUIOAnGWCWtKGrc/ugqO4YTA8mBSUD7eWWKB+adzoMkgJ
mb7/uk5Pw6Uvr0tjfpmx5M00QydSPclKH+1J429HpBL4W8d5ap8+19LpfArmAb8E6G08rD2NafWB
wHfE+/QJ0g4e10/99+InIga6Jcvts8B1Jm24UlL9mS83KMAvzUcqEZFc0/fki/7C+OiYIMaAUb0G
O5bGwWvHlRifHB1/oCwjZE093hsYA88wM1CkxhOFLfYhoV3KUbnr5Ar1bHrzJmB03vmSRx3+lfxE
flUClh4Wl2jhTjHmo3uXW+hQFtc0jB1MUywGDscJVhJnjfo/wLth+sqLY9W+gfHx6NyOPTlJCxUa
GbalGiRMRQbdrJwmQqSei8nJxyhBIvYMyPvxVm3iXvaxVRlBHBRHfjWa7zEPpPBQCKK7hbWPpbrW
ejeg6B9+IPl3Gxqzq8Kwv8pJ0qYK6OYLvOMdcawTvDKymBhV0CZUXALLPiRPVQR0s8qo6Ccrw/++
0m6MIAT9AGxeooiLdaw49hihCcAxlFflXSZyT28LCwEQeMveTQ+3GQbH4Nxodc7CMjSfkpoT6+HB
Y+HuHbQ9l7RpFkufuCujqCVoZTfJeVOlHHluhO3JzlyhE2cVNOIYORigbFmjU1PFf2I3p1RAtvjL
sednG0DLbxSCU67mBG/XWDdiftRQEpN3knR4ly2kZtt8pO1rH2SeuFNvYdCmsf9GXK1YRRLuqEp9
p7uSjOryj/rWPIoV+sy51z2yV/GAK/7WIXNY73a9JCtOIRYZhA9GybAPb1olhDnAMDoJe/QnOYDy
ZxprRitsZSeAX32S/BZVmz0UadB3EfMyBcdg9lTgcRpEH0UiqP4vifvjQVKNBPi8ODiz6YMuUQk0
8bNBshL2VsqKGD7jEJAsN/BX6SUFFt/m4ellImDyu8qlVIfwrLVmAoApKPKcfS+4wJiIB4yTkvsq
5Fy0P5Z2/jYtRypvIk78Ouc8m5VE7Yg333CPbmttUcub2PLDXv3KfHBlsPz6EM3VgjhzjOAsHNNY
QkjHeretXIR9l5djwpLjLtJwdHZFc19UAmH5Ff9NKjsM74RaOT90SFiuCxx+tCQx1zTrINex4UgQ
euAAopV/o4GCbfhiQa8Ed4Ns6PzkSv7S3WuItoW4kW8LDNCzu2V7BxK8+SOZo7S09FQ67UvcKi+E
3kc0Yjx/tamAefuqzRcsF/6znFibHnE7aQgAwH5nHBbctP9pvycxco8PkhUfSj+2Wc1Gjc3TNNAg
LwT8ptap4m0MUDavKxiai4yl0zpjtxiLOlIYfWga+ZC1gZea9Yhmq5CYWt1ltGCOdb1kBao5rheC
Glpp4q7UO3khclQ8bLWyg5ahRY9ZO01oTZ7QPjbP4w/6ZxUCo2jwQXPP7sqAJ3TFZ2VY5Muh9OGC
/WYCm2TxzWEY3MxV/TqvUT/PcNLv8xiKK0ydY4LhhLvxaxQVwoGSVJ0C8PnKB6eHmmssV+mRrbrI
PkB8arM6c8TY/TqZlbQTjfYbqQmW5izIujGDfUB8qncVP2QyqZ6Q5ozX0EwQNYnlG2zurE1gvCOx
4za8M1ERRyNf+nm43wMJyZN+THGvalaHQSYfMlYkxWzPqDhc/zs/mZhBduRRD8+tl/FTrqlaAqIN
5wN0NbjslOhj+HmdGxsouQKBTvpDYOXAZV3rr4Y/unMxh0oVqu3UPqYQSeSqVA1L+FISiLI2ltmh
5paC2zAuouPvNcFsCrfDXPXauhEQPwbcUi4u6nmsdFP3N4O4NHb1c7QuQyTkQbf32ynqGpQOK5cc
PneyWhZtgIe2c13mvAH7Bvpw321Eff1GmMmvyUkHNzgNDWaoZxKrNBs+FRNcG3srQowzFgr+SKpM
d1h3nBx4YSZWwwjW5HPymHYqpwEOSFDXPPfQnpzJIgPgNMptpXpvn44TmE1OhQwghUX4gzOP09I1
wFaw3mXDPX259bJhPy8SNdvuzwkq8G926pvbiCO+fHdzhkI6tyw50+dEtC7u9qljx4hoVy9cJGqP
xZ71VO9rml18SL9rDLR5Pd7eoli4dm9a5p3AW13ZmDWGeaqecACO1BOQjHv5Y8h0VECFus8X0dR8
lfo/yZbN8Zy5Mk3SCP0wsDr/DyTOByP7k4EZFiAOSgqO5LV6ohSAMoYQsrPoZzawKMLyhOP5maBZ
g7T/GyRDaUgxuaYKPUaduQIcV7AD9NLriwzNFtFP1HwQ5lEOPAsHPFmpwcZnDYOAw2tpt1BkNstX
i8DIkG2i4LPnNcpVDHlEeHdATZRQ8tFXfjHjw+SdJckwxmErw1+gDOHX9Y9OUe4cpZiEEdVFiZJU
fg+9BwKShvzvHxQ9SboFXq+YMMFJ530186J7WCG2FaggQ46tLo0TCxuxUHUtSjv/5Mbc0A3GByVh
P8Ps7bNEqDoMXtqI3GzWaZsK+JcSlPZ4hNjpjaLTjG4s4nELY41piM4nQmZOEEGqaoJI93DxQcfN
mRRSVRfPTPQtO31oVFaMgdhYbEkt13kwpFXstR2iFAGAkpF0r6MD6ZccfDbhKOL6P/F0XpMnGtRJ
Tszlqbzz4VjMRacbdx1KxYbqo4LXhZ2DjSqY1vl4Wzt6A+xeWbuWetUENC/35mQMNUI5JlMHT07+
giJPie6HsyrR/kfhAgL7ic5CgpseZgAhIcYD2e2oCwiDhn+TN6jc/fG99m94s0hCH2KDWgd7bsTh
D/cvPZG+GfgQPZUjptSBgQCmwrDvgOAWSogvfQisrgkNN8EC9xF4qY/MhKOiiH/DtWZDYAUofT1V
3d6TsK0b/TI5PLoBm7JBrdfjxIupol2x4Apv6CUfVMjImM8NQw9IZU4zdfteyMNAWGa+jBqqNwwW
hqg3QqqRaunelNUwCWqnRL2likMtuT4NOUcW7y/JN/yzNI5GG80zP39ZmbdUSRkx26l4vqLk+kjB
JiylZ8GmHbIq+zh/c4QEVf8ovXff4RnW+i67cx2TCar2Feg2A6J7QlXZ1uoZnIR6oZ0x+U/15apl
BOuubusge+PHwWo8W5+ep9rb731D+axbb9QoOFjB1A4Q7Ez6SBahuzk5IlgM2KhBz2H7/ZxXgDyN
IAgHl6gLp0VpVpv9z0nvSr6jv0HQthqYQAMbUd2W1zs4NPxJCeHUO9Km8Osl06y/ZlElGI8eE20T
giRHzQttRO62nKuX2vJibW9zEegn859Ykx6EvUv5ZDSFz8cNxbNFOov3jm1VA4nf+35CKYKTZIGK
640JYGoFM4ZKsHoWBFEn4LTnOvZaPp8NbKH9cfwArh64m870LyPvFdsxWawQzk3VUJ5dz6h5hFz0
QB+lOgTSIpTELw22vTau1VGyi5rb0Y6QGAbtMBJfUXbDQkOPwHm+KP+hhHzrrz3ijFZBd5RTNx6z
0hE9o66PRzyzSrGz9pZ8nT/II1B9kIYgDczBhnyXbpZLjCsA7rSq5MIlf7yDJO7k7lztGqEMPyDR
bmDdv2fy++E/Iaczcx09wVPPpbEQGIB1JRUAz2p3Auztk6+OgAwUYtk5jU89yrIQg7+ex+wEZ3O5
5tm6BZKMbyxn06mQ1pYPkXJOPej7XkJKfWYKjIIAv5jZIYiOyT9ke+uy3CThnjMVyZjCsAw7xAUf
NQ0UZZA7uSu7oySWhjtcY9+B4nUbRbABrW5ueb1C8Ckypwqx20qciRm5HOeHUF4wIGlm8RbiRFEF
XQKzPRsH49/xIVcFqDNCHnRZGG0FCOGelI4wsoAerBMkD6Dim2IC2gZS4OaBUKkNgV6oL8U4JBDI
0cjiyvZ/ocZX4Ae0t/Mx+VsDUwcf7M0D56LujwJ6/VrHS+wBhEve+V4tEUdAJ1e0eQ8K1XJMvCm/
nmq9HjUeoZM7nPyE/DYzjn1CcZxMajIYVBPF8r/SpPc2bfLGwQqtIYiSgy+WqvflovzM9PokKxJ6
7dOl8OJV+r5Xl8JHZcUtWjJ8F1OdIX7oYXVA8/3eCHd60i9Sl+zClfdj+T/kCXX24jyb7z63Q2Mm
iwZRnUag8vRVeqdWjhbVYePBtm06tKMQCAVkG582Vp7Ar1kGKRwC7RAyqkvp/kRKFP2kNaZ2ExcP
3IBGf0KbeMads+cftKoQ3R6UEbU6OcSDvha8Zb+5BiqsBnBIkDtgLZMmcu7koZ1alolqBDk/G5b7
xzmbKr4VYfq4iXwfefCmO1wJJ6HAxA4nGF7B6yI9aRWRaRMbL0uXlOvzmiilZEt/4pcoCwAZvR1R
Pdbu/cf1fLzu/PnEYSnKIiQMIdAQo9l/w46DDRuRtZIctvljCBOXPK2TjiI7k5MIQ/pdi9K4nwgp
ILoSK8Kml3ilCxebpk0biNO91Y4qCwU0a5sVar7xntGUI9xkDLkfy9qLKHfSZQLm+Qu+dPp6jy4e
SYDkKWLI7G2hjSqzTuEA7Af5zbnZcywWWslnKKLh4Xq5rEEMfVHhQqpcY2BCdwqpvolcQhobGPna
ZMDrRSvwCOoT2DX8J3UP45zOy17sRTVbU42/jJ6esO3CJCk9h7SwCcVwUk1JIlFUootM+6CPjqnh
HKCubM5LKbU+UJ8wKve+EfWJ1qP5cDzfH+8VRJ30e9Liy1DIUt8hlcwjl+4sRPN38R3RNPTErlCw
b/u+sCSHIkF9/XlN+6mSvDvU9lGi21H1fAthxlQUqKq0RInCWSuLfl3wlHBCuy69JUn5ZSCM0xKk
yXEzCF5c//1mQBnaJ45oAcficLDnP3c36ZUbLNvu4IwtmqJBWQja1tKoBxN5nrt7m5fF1q/O209j
Nu0CB0P5tbjLkgC1RDFsTlNrLnir5NerwaVkm8pcaGSS6LOrGb4jinP6rPBguA01DwX+3ac04E7c
33v1/NDQu9/SiV9KDfrNSFgDk8zNENQuWUTc6JgUY23VLp7QmcvqP9bLm4KnW5fvG3w39TMak//A
3Vb+jUI6yJpKFNhsKRedoPifJAS6LBgbIsfGjVhZNPRYCAIGQ6EfRtMS9eULs75H/BE2/K8ziCl2
nuMFpXD3lneFAba8jwLz8ALkSqialpH/bWxxw8x1TTvmOWAx+c/I1ujfHUKrgeqag2k2F0bB6LWU
t9QOw5GVwtM5iFFvDng3KpM/EEFMBVVFzAWhFFWvMf98Kxt9+Q4/oSLPEN1DjV+8y8vLILG+EVTT
ilHyQB+ANR698sWV6ktqy6GOLUB49z4yEaA4u+CE7wVCf6SOs9SK3WseZX6314AcnVuSWdJpFZO4
N/1zYLi7YzGkyE2Du2JcavM5U+TvnVbGOm8cixFn0rwgPNgmE5AtH6zkRLDV1tnR6AdI8OE94tcz
3eqPsWsfTwUBkBJ0/xjk/nsVWsLt94go1+5O80L+Mr9IjF3VkSlnbX1oMP+eEgPflQmQdXUKaIap
2nTzDzcZ6yRF6UMCCr+8QB0S//RyGImCmU7XjLnYWaSVIGgt96hgSkz4lXU3h+RiZhsfxqNsclrt
pLRyPn/RpIALe7O9yhSF+No2zRR/8NJfBH19LE5KkejikKidAhGStRs8Xjx/Z5b8EM1e9936lAqc
vzXL4b3OuuOkQJ7N9iCEP1q8OeJ0OYpWQXo+DrB1bOEgFb0MdbxvIFYRegNCfSpyeia04AZJU/cE
+6DsjEzIPHtlnhjeO0KpSmi4mzP173PpGFtQT2vvQCySFyU9pa2hrpqdoe6+1TWxfnrN+pJlp/fi
bFjBcGuw5CohTfMpDEsdiOX/YIdrWNzjkjX+V6VTZ4LSYzdknnNRfdzmoRZd9wICB13ADUccIJnk
XeHjJuRg03ORIer1Y2VT6FNRRsFbR5jU7EsIdkRq8hmtujCKlUaP2MnqpSgG76ecqD4ykkhSbu/4
qXtzK5MmgWJJg8H2X1fOVdutfwOQawzxuyF496Ne2Vjo7I0YKdNPirBbbvw4ilEmvv0WQ1YTBXjS
tCRJSK2YYbBlcKWBshI90uwSQOzw9ywIHmpfBXvkYdtn2BPIbefcoFBYYmWrQFprWnFf4gT8PoXB
k20YPQ0sXuakdnstkAQLsgLQEmx8e3GRuIC93Riksg5rH+Bb5njxoFu5ZzmRqXuKhlmG4Qu9Y7Gj
ldXBKLRxjV7XUQX95PuFX3UCeNb7aaE7Ey4oxDYpP4RA60dMc5rxPiZKf+yicMFza5wejakTTnkO
gT/QW57rBCIjaJ6F+1j6vgzrKtYTsBlkSbQ45HuE87Q5bvS323rjotwJyGijcrnrp7/wC3lLXjq9
bcXTpcwlOsRz4z+VTY18CLgvQdbL/6C/EqZdMu0vRlE1EgXh9BzJWKKbrPSPf7/9DvFat2qsWn5o
lUMBskoHKwkoT6lCgponFVIzD3E90ACfYSiRMl2crGRrsjAmewG/zJkwlFBNlmbmGbjx/iyxmHUK
1rKIUZCH9BvP85CQZMzR+WlGfS1lc3Xo4XPrSD4Z7BNBxoMVkmmEbVyzx7ul8V6Y9ImQlLKTtFGU
x9fLn8DqUprEQGT3SInt2gnCf3+1PhMfLnLoRkW/bt/uF3vNSc9vIqWwa8IHp+h1zbUHMoTKh9pQ
R8OZ2CYsi6Wg5gl6ORV1zf5hKQjhlh3tBPIlCizslfFa9/fxJgGz638ariqZac2qGQskdaPuEyDM
BUZyrJ5KjdvyGlqDHQWSOJOxfxTKiaCvHhtWsqzHFfQumLL3C5VAehO4KhkqchoSrRJxCVIMANG1
8q0VVc+T619piQt91rYgvR+Ake+2MjGfvLlKpmwopcUyR1qyp0A3BxSjAL5Gugy8c10WgUKxSfEl
DNvwnXwcQSicb9qVkBjERHYDZm+ipFjtadPIdyUnGWtyicd8j/qkkeFzTqYWTaEJwbDKgVIFDnUo
VbYF8VrUd2bwB8w2+EBTEy4q6lCHztJY3+pUxOydMAGkM7kvkmELAAbk2jXDp5FhFdveVYvmoE1M
Y1iXcSH5NXA/k+yGByFja4R7AWcUwr/og0pT3r7CJi6s8Rf9avOgTBT/Tdx8PIMTM/Gp18rcyNYh
3R/ITVmqkUDchY+nNoMHpInpFjHJ/i1yrs6X937hJ24JP7oC02dr/2gmkUPc1Uu8mO5B0GVfNDFR
fiM4wYaKFT65NCQ8rrjCp0CZe8T0Tk+MjcjJwBcdCf+N37u0Szfv3MptN5E5x7adSKBm2gTYA61B
agzE/I+ofQ62hvbuVlNp+4H/9F6DhbCxj0rI7FMalebQTsJqX2AobUUvBfhzJlyN713e9qIZL+3Y
Ay7+fC4TPAVMov5tvhe2+0tZVzBf/qa9WwavbGiv/2nExR5AH7WnKe4fjpmnR3zVONbU5J6OObhx
2Fb/UG/RnvehI6xJzDNH4ObZJTIBlPNFBX1WHRXQQJLnVd7aMAJ9jyImH4LATwpkxPZo+LDoEnI2
Q7jOc2k/MmrIZG03MLb7tvbuu9xC5t2vSmw4zt90vME3yi4i5ua6Qfsr6dM5lWVlojSbHPbMUyzD
wmYL2eut6vN7BjSPaIxUOmUUkWezn3ti5lsf4i/eSVNobCfFURPTkgNAEJ2j/Ke6ExcTQJ5AoqFi
wiLh4vLy8BFV4dGGNI1xKCrm2RGkr7Uu+9wyY0o7Bs08XXCtrLocz7o1wxtykedrSEBbRzb5ERvd
cLdM6baOG5NyjO45pnCpy2ynydfyeBq5C5x836sV7CA+H98et+Lxje+8429Pir28p7g4yaZpQflN
ufomfImZWYePkE4mGRfWNBDhwADoQTBWc8M35b/W6YXwqW21BzddWKJcB4Mj0uK9Mm8ZwntPdZQN
8aW4uEtZKx+A5+GmSm9nUDlyUqDJbszUrpayCD2haYrfQDVtD3LziEHCgKe1d6pb+AE3VhrnlwPc
jyWQ1bcEiDHndwMQo8DBPUL1uE8spEyz34OlhTfJvewVbaShevURS0KPO4NKyZ4+0fFt7iNMcWPw
5pYAkktATKrVUDFah6idjrS5fUtoA8DduFv0M7165xwQeTwy0qYMgwzZEN/TNf4zIrvoXIlvivGE
iOUR3Eft58Fs7VRadWrrpqtpJF6BIOJAQkXS2+IYkT1lA1Ma3ffjkTId22Dk1M3SZQU9jkio9HMq
5ZXhN9+ZJaFGoLWBISaQBrF9EzAiRYes0N1mnslSHsiGPfQGf8vo/J6RQ1YuwqRVzc2W41+HYpIG
amjeizN+7W2kPKgHdvK1FgiuoRtAz78OPfNfioD4x5VLJu18HlDl0w9guGyhIc/yzwgAscIfeR4a
BrKS9P8sPq6zVOip563/YINOjBjLHS37n6HRBflLNrBsps51ph+AURac34fZuQ1SSoeRDY7PmB6i
f50MBsxJs3SVpAR9axOXCt2KvjXOz9RTlhgpPsu6PC3xeKdPJBwXqPjTRxIqxQZHDmFCD4xcNlXI
k363/mfaHd5NVDSuHtnTB6QK6ALhWsZzvPbrZozyMEtcU6taA+627bOiorWCNAVcJ5wB8Qxces1m
CKeUbMudpDPhbAcMuS3ux+/LuMjS/X1AYQTi+CU3Ed1Go1F+GxUwaQMcacO0NSnlD0hb7oWv2UtE
w/fFbkMBN79HH8DS1dNk19lo/WkqaZZ3Wo1UWwAgJ/vaOODeEAT30eG60lkcRYK8UdtyHiERQqYj
l6H1QgSI7rMzKfSSwo49Xu/essdaZ8KmryU1mqBOQO+Q7Pdk2R5XOupZ6upxKKpi9GmSF5Vp2zWZ
Xlqy5mxPWTFllCoVAOU2q5GSyn7fZR5z+QeDQWbOEe+DKzWqaFLbQprG0BYbBoKKjG3/8TvA6Bkd
b2ar1vqVNbBAk8K7DF82dz+ESTkc3cij5ijEO+7aHSb9Us16KxTD/Acxj4EChoQnd0VZff9cfsiZ
o5FUoUCYvUfPKAQwUPgwR9mBZ2JLyjsldLhLEp+9gylqP0GlWdu7PRTtzo1j1nf8zUR6tMncQe/u
dLaMGz6mugnvhrCF5Gy47AQWmmhqr0zQfXQrBL5ZNmPCj4Ld7Ydg0uL00SZdYYXr64XDGQGu8oPF
0FTGDZ8QviIyPIVHohofsIxy7tYC/O8bUKr+cqlX+7qUATkb+4WJLoo2hdxAuPteA2ZgV10iOQB4
c9oA7HcUMTEwyYofGjNiC6/TfwIdzv/dsI1REN9Uyzrl0OvXCO3d9ZeLoQCLH82AVrZUa/ePnDgG
06Li/jUofDZr8wRzdCuEkZxlxD3UgHZiclAU9UR0MISOBApkUKPJplzfLZM/WwFhUIoOsAbW/P5S
5jyelZy/+7jsClUu3URDEvlrW2umJCzZMi3zjHqQXg4r3l0o8HXqA5mxNJYvjTMjzn8nDwgI7K1M
RUxE1xiZuznMg8OMnfJyTgqkDpHuXqTPdIo2BpMOzmqSry+8rJH2jCCKL5h5Hn4MJgRQastd7y/o
bUneZeAadtI+w3NGEpn8t3RDEpHe0ZvMMXgefkxbbpjPI4IOEFK0xYKYq+NMc08H/DI9zmTTo7CE
E8qiYVHwP2QH0jtrdfy4opic6Kby5XQRDDm+v/KwlWbtLDkAF0hGj8PPC7ZKghbJQfbzfpp64juF
UQjJo7j3UXy5X21lLWH0z0KDTKZcUDbp6ZMLHUUf3rxbCmzh3M5qejxpNidwP6PfQEjMKrbihtcS
fUdntXDOJWrQBqU+iAkxvVUIdvPY2F7NAMW/M24q6g44tdztTRhK+mVZPZ1/38PC02fftMf/c1Ql
Ysj8UR8uAb9YQgUKdW/LyrAQf/CDJrIO9mybXSOH8nzpMiQ1uu9+F7VoP9JtmlhY4W1/K2xkhQzi
AzITR61n89MCx37yBOvULf9gL9fYjiQOoe8mb48r9+yIqSZNM0D/BWdK6EFDaGQzXBHasL7fuUHS
pb6KrDoG+2TuY8UwEp/v0AKlN7y7JaCueifluXekJKIUk59xdHVzEEVr1WbM//UTjF12NgAzUBnN
KzX70VOp0dhVojnqnXlmzLQzOxCjAAo3TwT6JiJuLbBGuhtmrf0yPQlpR+qlp5d+n+ofjSEcgCRP
AgvzT47LiQEIIvwMpIEbQu6r5HHNseYPvzaD1UNKdK68iL/LTDYU5+5X4dHXNvf67T6SGZvMbvpc
fo6QCjut2oLVnqcJvEP7aIpRphYcM6fTuCf90lYMRKpcFhEKJyCh1Epi3V2PoyaE6Hpkj00P+uRq
j4Aq7nkGxgENuXy3stej8WwECVGdJz0VqPit7oNQOPxQB0J7EnEa0PQSZEtOGW8yxdks1WKmVIRL
uFVKLsNFa5fcFUTOkb9NMvuNlfk8Ql2sWkR3BykGy7MfnPzNPkOetQIGTVdi+LnLgCNCuaqQ7xBS
PPEf/Ji4suqrxHfEIbbgFlUVBbfrCTlRw0XxGq81Ww9vWxn2Du2J9kGOTn9pwIao9eRKC6OM0fSP
KeJ6ysZ6eV5Z6A1xtIGrKWtZ/pqftrw0jW2hgsFAtUijEakUp37BkfkIZA6loCo5aVA9Iash3qyH
SAFqNimwwBisy7jOUL+r8+Ag4rahd0PTIYLLaKVJjytcEkyiXnxS3ZrC1qYWLSIWW+MN8dnd4v/t
yK1QVl+w1irl5mZG/yFKFmTz56znxD7Hf4LDxtgIOjDwpv97loDZFyWJrcJG2wulrmDBCXr8U6LJ
cebkJiDIZiXkw9lhjIceg4G6piLqm2okqyE8IOotPJaB7pwKOR5vYpX4PtVmRt+5l8FlVsJ3f1/g
tqy6qTojdaiHfG8+8uareT5J1GgNazjSDiFOrS51fDb/zGgO6VrSbcPUf8jlgzaSnaJLxKN8LJN8
bHN8E8Sokff68tB+XkP0u3yC6d3N2vd6ibz0ly7Sr6ZVVPh1I3jNmus8xJmk6Y1+J44IH3rri2Od
I5DQUqn1JW4aM1T3pQQvKJ9d8rwV39BTCqMDh8csJfFXOnHJTa1TDwgS97MWZkcEWfFPYWkNuOAk
tnx4g2tu5aCTtwWZh39aNAZ2IdImHrEr5KepszCLpRycQhH357vGJnZ1ANkl/07OvsHd7hGgtUs+
BKDqbSDVNcsaNlYZYIjCbZ7Z9os6b1unsOnpG2bYcNxPBW4ttGmOi8EqqZzjquDdv/kW0VnbKeEP
744135MFvLAknK57LrJj9IghqMkb5zKqy+MRqrr4RvwsLaKkPWD6sVE+jOf0isFnmTUB1blmSFHp
4RjloBbqjtGo2j11Ya/mTWTnqRArxzNSFpUpr962XegK24Sz0FIDih6RIZs5ixatPh0jOt3gwayu
HPG1Rry+YCWYiyihnwvEKu5b6An38EGEDc6be4JZggc0usL9iSm1nsNTrSmGJZgmZPp717vWZgX7
XvbAk9ahe/TLu0mYhlLbW1iTAwFs+ppywjv8tqbd0bDJCbhc6w0dZoDLI1+ljiDSzIWcE9Tyq0GZ
nc3FD2Btf4CPXAYlK2IfJpdrTG3+TJS4YkOGoFmrwzn/8xyBvHXiTFv4ssjqD3OG0Ih9H+VvtWlx
PqXs0le73b/z4MA9B8cW8WbRI/75uzewZeQYA9YtjJVWmP5A1j4MQtCJGyAUfZYBd+EJY14EpGz2
frLGC1CPJE4+qqYELyZ07KM7R/zOn9ZSgMKHysWI2Ur4I4s6QKdchkCLg/8w6DmIfL2BPADv2fdy
CMZdePNZFdAbibuPGWLatMaX24oXhOIK16lqiurC1xuJZ7qVxzX5XCQA/iaSI0B+F6PHXP2LaKDV
02zCUlk/pl82bEt9Bj+AM5dfI32/yDUtag70D6F+iF3cg7dob3zXKgTiSvdlyEYuTwJMXx20YUth
s3OatSVPynKwb5As/iq1hfja8v/8PxQAObYhnRAe4wHEEXezFryFGtJzL6jhScBs0SO3f15KA+Pa
ukHZtGml69/evDkxmDEeTNN96h+Dcx9DetGQuTySZENz+ilkay9QVlegMjrDAbe4vFllIdSM7lkv
yV0dz5s5ptTGQ60G6HpbatdCsUL7ZeUBzZ1u0e9OQqm2hK42OwBX1zhmOPgVOe4VGo5/3QSrSDYs
q7tqdChe5tOC2iV0F9D8nlnis4LqgAIiQbWxbR1nfjcJtsIEqNczIqH9D/Tuxhdgqlzm+CULAZ43
0ZlNeFMB2m+ERko9ObfC0Qg8u8ojLc8T8vnEn948DD+oPKAmVZgGhXHxv0PbX8v0R53uMsR/jN0W
kTMcFY501wypNMDxe6TGnAvS/ARSMgaZLGjZeE2zNA/d6rSBRFXtJp6UdE4CvJnuzKBtdnRs5/ud
fu5Swev4jZX/gST+A9FWEkppkekV0PyzleqoBfUJ7RCBNz3qnndNEr7Y8RDRaKkWmW6YvFM/fYiO
wq/iuc0uxRS/j5g8eNjPjNIDA7CFzySZcgHvpcyp1ZuocZjGGYA7KeKqiJVkWjfgM+AWAcIHEX40
bwIOXciF21qiWwHlHRl1m9sSC8Y+LUfSFecriO1XEidywOlrLVY9CQ+CF2eL4zCnCEV5xw/+sdkw
sup9pNQAjRnY4iUJH+4HHQwJfIDFLI9yuVPXNXGFeCzAWgj7UxjoyMdfj5f0x/9t5coLCHsH+TFG
i9cKELwpWZlhCvGM9cPgffhvGkxEJpU8K7UQ+5xtaG+NVuOKfc8WNjLLne8UkXT9HVK2YzBbzk0I
ODLqK9mMSUDHGxdKUUmScrAFXiensU+ebUy/H5JLBz254M4O4KDYn0Q2OdQLEgpFT/ze6qTGL9NC
sjeigQEGGr5+UydEmH5Jh06qF9euuHQ7jX4vZvqLKkIbcCwivl+/VMwn2vsW9dXshwCfmiRK8FBW
OiKPQ1HYwpdMa4oNQ6R6nKhboZceRsaljX2LwR6H7tR3a6Vvwu4RXPehDNO3J3biyAo7A6YZ7Ioq
srqOksgRbOaG4fxojSbe0RF9rjgOciOgiL9l0kmCzeZIk269xlAsvWyvmt3tHzGaa1PjJBn0fDwG
DDUSO4ApANbCDRYzBrfq6rBj+AeUN41lFm+PCZPR+SHyt5WnowvHK2zbCoFjcsEqNBb9CPQAVvrN
c2inLl5WYtIaB8Sli4g6SPG17fQb8Ps87HqzJb7ySIxysSoNJdKApgL5p5HMqvSvX+NsqFDfawGf
FIr9TbxSQi0hU16Cemz4KkekhTPPm6VkYzyABO7gY39s6vR23utRtEyFdAo4O6JugngngbzSWudB
Q2fGhznPjnM+2UofO6qTRMMozjotAPgDaUagIXGjF7xT+to7lSH77Wa7t3/keArprhiydwJ1r3Wl
bABamFoc3sFx+2kK5R5cw0yUQoobTgBYYdMvm9aoGDolJaJb0WqxuvvLctnxPDVn5c79bVGhyUf3
2DSNlP32/UVSVrxiJ5WrZ0fEpEAqydRSkrVSutL8/4R7vsMBiaz2vg26PD9srkXnxpXdOZTmxA8W
HGZBNtyhRDL8BVruks/fm3UIwqV0CaXs+4w70xJughcll9ohj9XMFDbeVRvdY7Bb7Z6loeqoabmm
JS44Glw+yI+yvgY46+UXq27tkdDedMZe74xsL1IWtCqRBsNWPNYl3YCYDBt/7S9GX6cXsDYaI8Y9
OmNct2qNPr+w/VtCE3fw4A8bS0dtmSvHVNjY4eJ7C8C29MTML5P2/zfjg3HoqN04EaI2/AjMWUHE
fr2q8ol/khYPXvthJGwwuBe20qLCnP0KGOOpdZX/9lZyalAwwbmRsro7kVM0adxHr7CJDzrYmg4Z
RADURmR1KmOmj7QrUmtem5rmHzvuum4S0U35ieHFKo2isJZPFlXmJJz740vnQoZDeL0wbC9m/ZwI
ywqTImtict8zToUhLydSFizCfKaxgRR8Gvbznt0a9P7zFQslzXfKnFkWZA6HI2/mZcNkmHBcSGvk
fBLiBLg0lj06oVeBp3kW0nv6tdFXtvu9hJt9WO/XKEJ7W3dc/kBjE+G1F4LxBiqo5SY4gKtj/K2Q
oq8x6Yx017b6NdmFkw9u+KsKR1qNpj9iWpViAYiUn22G9rkmbOi8oX13AHaDXRZhwWCdiB/yRkzs
QL61vOIQ70YPb9xWcVFPySNvqb6FBkaDV1myVU8RfbayMgwjwT8iShCoXLieuPSGaC7tCUBwcT42
hLq2BqJ4XD66lpfj9Z8J59Gx7RCNx13687hlwjJjddM7lp6R3A7N9y+cQQn1vvFMixzV+Iw9/eir
5s0xSg+QJI+0gbKGQBkbq+IDp6Nrm6RdKO7RojbfvfgapVnLirl6JKydFBopE4QqmhPBk4+nE05r
9IB1L66C4JbXQ384iMi6LfBP6bGdJth2MttH+zo4ITEMg8ouW3QThhm5AGseWPRPQtlrTemOP+Xw
OP7DhhtYzzRrfVDsjvlfXmcWSFGzVSUL1jKLES3C5/OgwUwjuoOmiDfHTxkWsQ8/HjHF46Vm9J8R
Vbsq4mCEcDu/r0Qpwbr+YNp8Y2Ldkumo7AfsZqKEnhf8vB6sOcGoEZpm3FGKMZqoFnFZwZd4Ay8I
GJ6ExCNtr7QXItKzuWndxqnil1gchKl7wy/YNQIF/Ar7LtuZjLnEc3nD2bTtUJtJbdJ90Ax9ihey
77vAdb9fdWGSkI95w2n55Jn3OB7bujQjgziFHPIB4Nh13pXj37iMX9UzkMB+MlRVdnEK6lu4RyIF
6e7AoQbnX0BxR+ddguiRwSY+J/ep/KKRYdtYv9iyXwYIcNNhIvPfZU9CaJJhulzUax93x7vmXnN0
bI+7ixLgRFPdyUjpUNnzNMS04VH47TtHJ9b0Q4XcxA9T49+dDTlIWW/cKHOWANAMGwkAZNM2WMD1
cUcbnp0CBfFjpEIZdIoyoVOH4P3zizab5kDFa/Bz7py/MwtbYJKk8ec3jc7NTMJxNE8+YyJc94ci
5krGA/G4i5/LSixKgWGPdYS3c2B8vXSPSXTaMWzSGzb0RaIXx0Ms+EBNZLIZpvfkic1v1qZ99fsg
6qhnXn/S86bQQAsf+x1H5u2kAML+itQ5GmiUAxjNlDDCyYfylD6e5Lg4ANrwhQnY9flBGiFCWZDd
RSQ5iiHwyzAw5pGTzKiB2FCQvAPAANEHJAkw3wtrXcZVv6orsZ1V/FW1MiKvImpmbDVVfNzYQ4xQ
ahP8hB1KOkzkulVwNUXL3wY5Y1Le7GzKvNK0CUkXl6MRbHHIB4YbYd0a8BOhMN3le+o/2FMfqO93
O7NppxavqQzBYhZzbTndYdQz6RHKHrl5aAUe/7UtRtRVZbIRlDXhlcFuFy6dPX3/okgF5dvZMnB1
55h2q19Kfdpauj6KsXZtfgSZTK83oAku2bp9FxPmRKY0MgpQznH3ZJftz7iy7hxWFskyucntOarH
HzCh4C1zR8KPxkwFsfttsNQ2LgHSVUY+CIiFxfX+b+yLi/b+4w8p22jtQ2eitTDncanLCstu6Jwz
WnWaozl7CIYowkAAHOA/Nu3k04iKpZr7ucsRtzaHFG3t3Xfzgw/DepJTJ8tYsZwKS9T5S6dZ3syI
SkDn3JbqtnKpTRp2fL9h0VfykVco2ye5rJWh1Jg7zFPlDUJdXdr8rXxt8ZmSsUyd1aSZ/Sce3nbs
xSckAQwIDXe5ag57mB7hWGJNwuC1TzZw09mjAV17AXwxMFD3JgpOjV2wSt2z1TOzzCfzZkbQzD8C
Sv5JyBLIQRs2jVeudmA6MWy9DEJX/eGndNotEJxwjNaTXRjebaBxMP9zvT2YiAx6Hs0to3wb5kvg
67wYfRDWrZglJk5KXrXBJLqGb0XkxsQAIIuE8wyZVehoKOUFvlPGNoQa4AwRWwYiXkIPQJ+p1UoD
fMdUx5QMGcA4ZXYg14Q3hXcX/IQ3OSyFZIPGslhU00JOMfaoaNOZXllZePSn0+PQGZwmlawzWC0Z
ZLP2/Pt7e9VJ/CXh244lRiXVfgDPaODb79DsQ6RDBARKA0Dp2O1YAthGOXnxdWFJRYlLXpwNBgkc
19s9ANpbCdQ3b+iMQwV+5GPh/JFFMEoh5yB0Y0JsowFmjspZ+wM9dpE3gzuK8vcpSgyG24WPNlL0
2tbfDNdcyqeD/JZ9sSxf4tiu9fsJQIoNRJckYzus4NbB1uN+VwY5aku7xGF2gv1Rl9yeFHoRp4Ji
ucULOuToGvtt0sK3OD1MWqpIGDxixle9kWjP/k27zayDJYyEJbgmpSgB8wskp7vSghssmf+rMUhJ
Z5FJXPciRSFIo5A9l0IYM/dfuJIH5Kc6qH1ZnAyw7n+uxnmopk9gQAByu/Ln7mVBsogGsF6jJeMw
brLwgofAi+5pNgg4OPxYkz1pxWRLl5PtSn7yG/v8H0ENP4LJMsIzkCEkOgO0SxtAvHYL6GFpFYFz
unA5fpRiVpAR9XmFdE5K6Nh1qnUYQnnzQMbNzeiwNcoybtBxGP9wKdJjVIu/ddiyKsIn8k6arRz/
JP9I5neiIq3XKLK3zFvvFA650dhW+Vx+DFMLvQwFhsyh4a91HU2eNrxNIwW/39kY/wRXi4K2qAmH
CYOI4eK0ubu16vCn+Ow7y25x/UQEpRv5Z0+aNszg1ZNw/2ubUosNWL2Nmkvab84+boMmuaHhY8Qj
oqru194P+NMophCzCzH2zbhKbaacn+VVlxb3dHDuyH3s8il4DQgOc4KflGM6lhPXm/z03Br8IrPo
ERiWatcrfsU2jairJ8Bd+dUZaaQW3InjY+PdumfXp6garcVpBnSYtm0bAsEhs9cS7Splw6nwkCjj
OkYjNXy4qcRZB0w0e8E4NVU5OQdQGJNV+g5r0bG3OKf8BbcyMjcH/VQn4UXjaphRcD8OuxI0lxh2
xRCm3ntvOcfymiXCXlCFyV7ddwjgiwHrVluoyBVq8Wze2/TZeKc2ZaHOXx2qjzPAxWD6eov+g++F
6vfBPUqMYwozGGVLlWpG93KQso6Dej7wbxd/4EbQVI5p6fWHk9kq/ArfdITnQnKPRjYe39gPi5O6
I5SF+0Ixi9jmU5+tp0kPasjXRnnVG7ACucV+IrbPo3QqWx9F+Gl1LjPfaDelH2BoRDc72Hm+bPrl
YGQ9T9NkmuA2mxckiHKqp2T1gOFNVFGPF8V+Aludncu9611qInAvuMAM0RGDFM2ixu29CWoFpSed
xHwbnSfmYPhEQnsQaD5i6cl1Y3hM4KaFz3yaTiiPpFAeBo5Qa1E+n8jBr1epVWAv+LRlme263l3v
REXmZgfYvYFhxk4Hzrr3efkiyqH921Z2/+r4odTWfgtUKK9x6Mfi4SWDs4Ys7hZEDkVQTgjFRe1b
CmKfxDKcuFScreLoGkJgbrqmyfUzr+DjcznqrBOaU25hwi1sa+joe0RzMtoMnQdgqMYO52m16AVs
sqHu2T/iotQkWJF+Qe+kjgSBweuMYggEW2+n5jlvVTzLunkqn7hcpOUfYy4WNwdzrKEt1AVZTehw
FuRaUFslrnF8SLMujg0XrkN/rToK9hj+biH5naWrQ/v4lop+2tgAIDrzg5DjA6GsL0z2OAHwAYUT
sLnOMkzmquIR9edV9DGV6WvgZKfHEmH5BasSthfYzR1bu66bOAFhc5t6e+b3Kps+7D/VuxrhV1Lh
xCzBzMNDn42OFt7r7Evf8ydbNgi8UMLBeXeWs27q5jeCR9zZUvvPIhdNps2cB0mc7Z/a7w3phY6x
4AXI8fXIEAutJtYnt7CvLZD+uZf9kVIjmA4gc+AAQDCNYEd+XjkguomHKJ3N5rBxMg6ZQqOWxCgZ
Cp7X1UhTnUnOCNe7Td2EQzN10sRtR5ynA42PD4VU0V3jHXOqRA7J5JVclxFVxJxVd/rj2r7CsgvU
EiOMwzyDDMxThflDYKwmqQ3OwnEv/xoKrfE+nlp09OmsL+7iCRIXhuw7dhhJpUyaZ9GRFg0iI/hb
qyC3MzBljFSHYmD/Db0f3Wgp/+9gyLyzdwELeyUybmQucxlSHyuC1dYqFPqllLtEx6/92pQLHrAr
1BoWjf/3jxPzVZ7eSf+zPeThvOudz1gbFIWRX4VDPk1OTu3jmfX8D5X43VvFDRQRSogO1WQxHgnU
wf7limk1Tnh6ElngJktbmJXukaVsvFvZg5H/keShrNifnNR3ItAreycIiRlPC3Q/0U9v1VY+Wcx/
ldcPYapNcj+nDRdGxs52/jyzIsEc+KwH3JPOj/2y2iIPdDKp/WVz1kSRQL1N5LnIfUsAy+PZFG2U
ZGZHCguJ1w+au0NKkvuPdtlDLi++la3EpYv/GUY3/VUEIAxcnYPnczPsMx7UcAT6Y34lyKjF8hWv
pV3iaXYI3+RSvsI+Op6Hhyp+fDFyPItZq4bD240sJNukISz3GB/ku9yJD7ao0XE323ws5rRvz9CX
LRWnWftVjQEH0hGkHS7CWGrOWrk40+7roUVfi/2AwcLkt6FtUkw7sqYZlBNh0m6N0PlsO1VITwe+
djQvyzbJXb1ipXny8XTiH6IlJi5oCeNxeloYftedxnNgBuNtOYPc50vU13MLgcIE7DxD7MaKZhl2
+XN4IyAn1ua4XDhqZrMa/FK9jW9rlKKGZzZfRFTmYQwKLvmvjBcp7D3BapSHCR2Q2TjF3S2OyU0f
iKECzQGghcMUEu12FJRj3KgXaNUHg8I/SUR1vPVvvcdaRqRvaYmC2aqI3DlnSZxWHMwOCVJwitUC
xDYCRA44/Nh+I3NhhAAOktZt9JBezgUwASlGmSfSCwVCk3hDtaAeVIFvtamhcF9Cb8kciBFlvOti
5LOd/HlBBooe4fY5PJrc8NVRqa8pDz64gGcpKHrCrupiO1HoGLLEPcQ2Ev527JtzprMnIdGMlBfB
MUpzI7NklGCVDeFLIqqawyVoj0JvX0llUS1XN1lwgRhTvHUBKPEBAOG2igAH4B+4o4WM9qF3tc5s
idR5strqPxuJIeDSe9WaZIPCrgTpKO4TdKBHdQhQphUM5UwWe8IhFC8lDFfMd+qKA7EpiaeYlwMo
1wKuGMXhDxmhDtcGHFHhE/2pHcVe6GWCJPJ7GZpr7TRC6MB5+U0Hm9YS2Cnb6AyYtBUIR7/gqGjr
UzzZzhv8IQ/pwqhRdklMQAlm8LRg6vUhKcLAc1BknNxqBL1MhnV3s49KNr1MCEJ2uP31ZU7tdlzh
ftEmfeyTSrAjQOEYl7sMI8jLCmYHfUsp/MfnkxV4aM7NOiTIGACsbbkNrM3EES6AqIAd/bVIIyWm
LcbeU3utVQrXsSzUAcZ+hcIOTLehuH2qYZpauciDVyy0v7jLvCUD/w8kEij6EnVvIpfBlkNk2/17
onfWMynorJiL8okw+w6qsAoCqQR1ZmuGZG9EmnW9wFdmuTy0GKzuhn8QrecCzPTHHYV2eKr1W68y
F/cD9aSgZl7m32qejXKhTpXfQQtehUwT0SuoYhNfLiWTVMx2tcyVVo/P7SU9g2vno1WyjF6y6BMD
ME2dM09pCm1m6enHXSifl7hdy3oWy0rJtVVAljcRB7CBb/BAeghSk+Ixm/8rx9zYF0qyn/a4MttJ
6DTMWXruDakpOK7sgsuag3HIMFQdO7XFqmyaFtEtmT+dcxjVLa1+l7f9n0WkJCPjwfA+7La1/LKI
DaszNCd+yMHOYAXjztEQR0owCkuETm17kGYJT/gkCiklU2yrzms/q4kud/VhETCImD7FUg018s78
7OXUdK0q5BYHxeC80IZYDnz070qDBEj07vKYIX16qtQ2MxumpZhfYF3p678Zl1kflY+ZiaK/pwoB
0guWGyGRZlLkqhjs0fsay9Ulq6uNnPTMHmxi+A/7YaQBDv6AAJfCoOFrAsAYq8A4lnkw9IKyGs+X
Jc+oR5iuHqnrw9y1XVGkjDAkBXKmm7vRxumoXhOuW5bR1wOnskLgmwCQ1zd3TI0c35a5VZQ00mU/
EeYtha6dnMeIbuvtDN0BwcrjxDyO4SFjSa5bCwn9/ZA3qPZMcwA+UasepldN+YRy9IrcvZO5uJGl
Aa/mXezwxgKANClf9ehIlzK3Ep5BsRPZKtcWo7B231przpRbsYTxPQLiDmAaj4k9RR07UfEJyNqr
qmr/IgpKpqCKj65HpB8goZRHVwqr0XXf6p8VMA4SMwYlfR1/bxx0SzdnJ//xn/2xwXZl6MBUbMFB
C2c0ayzPxk9uLqm1/ztzGya97/YYqnlPovqYjM3t90Bm5ZE6hwg//z2riaS+hXtA8poeU7jQnwYh
Rnt18z0c4PSG3pyBK/IUa3fAsQ8b5M6gp32StZhXJACz8kkk7Lq4jlSsNyKgE5+7sWQfhiIEiuhM
T0kG2sgmLW43T2yYDlb8ClvTTcMk0UijHEOxb5bVtc7h7Y1bHftUIZ81JgTdyzdzoCChtiMgG18M
dpzTlDVvtb2K25bnwjNi6nQamZllohpsn7WG7uJF/jmA0MWYTjYnw53kttTsz81LBK5GdPSmXimS
KVMZd/qz2w4cU8PYl8KlmokOpy25kNDTfsglqe/WadRx2yGUpN89geBz3pZI6p3HsDnZjK4nAJW0
3EfOg1PerNmJFkRZvztbPVvSFTJIqKYWAlBSkpg/yW7Jq9hChrt62688oLtAe5pcsBDk++6TsS2V
9Yc5gwybyAURtV3hoVhVmaIxKj/mzm7LRQOYnnqu7/ZE/qBP4FR/XOD/2vfjLe3hVX3J2fUIWaW/
9g2aFpsJOtBuppKiL7gCOlo0+QE9CIPnlFae3A1GD3m2YZGB/Q4mPh7wK01yNf8xULo7cgCjk3fs
O8YQMDLJvz4tH0CZGvS5PVJTp9ByP5WyWpmwbM03DhCu1D7xs6yHIlDMOCFJkxuYQa+inn8LD9vj
vWSx9ltkzJa/nsF3MLCwLHWPqOfGSiHHrYlRnEilMvoXe0qVSnuLoa1o+ZXcFBwlDyVAYu7m6f5J
SzVf1NfCFkXixMCIeLXBIZ8U+IW4mDx093iUJnpt52iXn8yjH7llt8XXVZQrF4iqlKrxvcWKK23N
Ik5mY6R3CnbTxh2596P0NKgJdtSvrgoLVd46dOUD2sWBXxH7Ac8GsHqWn1JZkiGDrlbRc4oL9KeF
WzM9FQV+MEaiXoirNBJcnuJowCW8md5Pj6nXS2Zr4dL5VSTmsJrdxy7b14lwVI92oeY86+pBXVGB
Mo70vVRfcEx9Ki8V02kUhlE6HK7x0Y+AjZQIiOidDpONSTcknB8hbriD5hd6zL/dM3UMEDS2jrua
JQsPFwSYuvouc1H7Bo5mwhfujFSnvTULHPhIDH2WbPY9iJqDWmHMKJNHmzAGkqg38K3q5Hyc+rtm
PLzVIhNVJ0a/pqNlC9US8R66YyXYUq2KFNjcqU4aAKMw1epzdDYQiyxzMOkRZzNIgbG9frHqFY9m
Ca9GjDO5MZlAREVFUguGFNzQo71WT0ZQwZDVY9vJNQDAsJBwYNq217jtLgSxf9qm8f4RlYatLU/g
VtrtaYnJgF3xgFcv0CKV0+RJ/0cC98sfP52q3z1NkEdz9/mUN9YhhtUFMH7Ggsdq6qzgQn+kGnR8
bP/awGaIYdwy6oiv1Pk/zdZSBdm5RFSkBWXIuNATFcHlKTSVDcoHC1YLuPLzY4pPyHLnTRzvYlzU
cmHC4N1fz0ClXaZNEbbr3JoH3lnru83vgtkwMNWPXJLgcWUecV6DrA4bqqzy6bdBGMl4y7uZ2yEe
0nka6+yvivRD4qyGL5PyvwoZn4EFpP1zPBPhO1nCSR1U8WFmQq/HtfEWVcdhhKCpVzLlWsZoveML
X/LBGfc9mxlIFF57PPUYq1BDItovC7QzZgj2Ldywk7DWI51GqOpS61/4ZbeB4dYSRMi5yFent3Ms
9KRBd+F0Xu8NnZRBOKkDwiGfuQl+B9yHXDxjHhrnKKc6236WfbCO551R2T5jT9DaRP+hfL0Hvufx
3Zh0OXtw0n9vnyv+TWK3xOKWlVY4ZjIZuMACuV0QTZe3s5sFfk3okJW0t2C2xfmkjo0bOmRa/p5+
FbPzIbBf/e4fhzRRG8YBdiFdhnDDlXCv5G51PzZGR1QRPwUmZgDOHvS4lVBvLzY6Dcw6RrtQ4zsE
K+sUsxmjn1MhhMhbXM1WU77cPTM3+gGoP5vy84e3B2+XvbeJh0XpfWkM4uZ0I4k1fOhPctzeqlNJ
AYjZm8JkEfQ4oyw604xfgYkkG/r9pjG5SrKCNQzF/JQYkQ53Gdl7xjF4KpFqOCGj3Za6uutzjMR0
m2WJiLoIWqZZWU65eANowRo8RZU4u9Ox+VCz62/ds2vVOzr8RE67yMxHNY8HuyRL3+Wl3x0VlqR8
b3oVLC4hhki7dXJ0DCnT8VxNuHGPeu4NFiJKEXbYrS/WPsbXW8tFor7tolZ+eZbquDEYCs1LNpFr
SGfIrADUKdK7tbQcrvKMPuQEC938YExLDD/nHkEgun995QA6oqmYLGxetX84A4R5o3fG8K6DC7a7
uZLjRuk7iXAawKJOiQf/wo9MrGBkJzI0/mMRlEO2sJmADffa/S+jSLJJmUbmyZ6QgXvgEFjWQYva
NOhZG1Whr5Lpbu8knhESxEgK7V9u767fcQ6a3OQIzDIcjgPUHW0SgChSU1336nOh57Kwo3iPUPZV
FmC8xHE/HmRfaLioZWgEx10uTmne7evVQSyX1uQaHWFiMSnKqS3taNeCDT2JRdtZW6L87Krh0Mrw
N3JRBrkFhU9ti/rXeUH2R3EvRaCWaDX+rZdmHpz4lHtl7jS+xAA19a1LWFby8kIgGwMK/smbjcGb
3nQCa2tQsx6z707qahtNJHzlTZPIDdUWGp2Om+c2bwyra1BMDsI8ZOssITpEva1DS9bNl8MOiIVU
j/un2n+4rJAiRPE6pI50goRdRWpHfY5me0Ozh60OWa0rkdJKXllOo8JWh9w0Kd8c6mWH0mFNGrcG
U8tYNZvQsz+Jrta6IOX6Bxur8HeC9fOtok1nfLdAYXCNTxP735MRwQngJylAOTJFGxGDNCfU1jYB
stPtOIHv72ApbSmDtV+4lcdKKJtyyibI1NlxKKXTczxYs/FFIianW1i5UH7S8yKvAGysNI8/YZ51
9+156cvGT4b5OqJnxX4CbpueUr9NSrJnFbruNwuxpI3P95lCTdsorpH0FKYCTL63TtvKLFChdqpI
9ll5GIIIoDVLE/xTqgQCRZXEBRTJS2e2Wo6VM4phK3IaQWcxLl/2LoJ2yzhNJ4/oRqLSi/3SmHA/
dPFH9ptcnirrik1wMfjQ4ApP5HHY0GcXAkhNWGn2XYwGjyxC0Ia8zFn9/DdTAPc3p36LCWYdPN91
PflI2A+CK1H9eOGcsXBgbRYzXzaBy0pYsZk5F3efVjay451HUrib7V994A0jUQyQR+0Q47lSrAAR
cJjy7BpXq5kS16SLZW9MuYxhmzk4bsngfqeBW0JoKHO0GEm6yPasWScpkxXUC4KL9JJL9a82fTGS
yCz8wLzKwBnMVbe9FdzbDn8GRJtKIBTyfIodfDIRjm10JkOVPpUZhaMUVW107dgVt69Lhd3hhxJN
CejtEueKFoF7xT3f2PPOFSzeyT1vXkp8Dwsd4H+Xoivre9886RdS/83xaoogFPAtdVf0kjeq43DC
D3T8dgC38ksfp7NfIegJQffyCnoOnO/2WwKRhG24uMTRyDyZUo5MXtMgAWRfUo686dm0CqAI4fKO
j8Tdt86R9GAcYSefiru3UeHzdtNMaNMQYeWU4ZfCjX0cb5wXHhxiF0m/lLPWXNqoY1KTPE4heIp+
us7c0v77c5Cd0IjTUiRrWQDZJT5v/y678P42c69b72AAv9F5AtCoNx6qBAeDIYVvQDeFGNwFp+Ir
MOFQ2ZF1PWeuRq0jl1nf61SpKz3MlT5hy4OP0kRbhDq0+qlqrUbpekUy8jczAG+cwi1jJhqieAtr
58vo7zqOrebVXsAe4ZbJPo/tWHhru02oLUAeSWVz7eq3GyMaeoo5yI7o31T3Yp74+jipja6oj6Hi
VSU+x40JFqwjE+5P6iUBj4qLeLnTrAJ5qYX4/dwEeiAzOcdDv8yJDs9pcXlztSHS20zRDoiJfQ1t
XKutQzsKIJ82Urj7OnT4zefvVGm9SxRoU1VwNPdusPlcx9azFkn7IZ41CootAgQgMda6/2Hfg31p
WS+mmlRh9kVzM2PEuhAmCfsIVuTTCY3Q11wY4Xwl+TF9ltV6gcKDPcrp0Qn3tUSuLafaM+y3Qcnv
hQLJqDSvg//CeAmC7IuCXElUSZ4SU482NXV9cwfI3nN49KwvE74g8Q+s6eHkCzGRVdDFKrZhWbEC
zz21ixllYf34uuNQMpQu/I5Z8ml+fDlm/Wx5ss8FdqYhknQOEDB+VH31snTWmIp9G2xPw4jOj/Sr
zqDIlO4dT7TM5eSL2hewM5Xegd+qpnqY8IRmO8Shtm/M2sceZkGuIdefJulTHDdzDVL+bQiNZPka
wCE+TvW+20yVFb4/DxjL9mPLL/a/+PzOhD/5X5uYyssYyZoQjtN14Ph9mCwC1btcuvxRThkEMeIr
mjIPf0RFufq3RN3WOhvpPUw/rz/cEZHu/g6ceHRyFDIsheT173scsKSJCpwSnqMwi7QmXXehWz+y
rqGrjYQSLY47qYrx4/4/FOXRQ8Qcr/EbGmVAQp88TU3jChqCIrw5oGgMLiQcodVkybjJou+rn1Ig
UaQVZw3I6AeTyYJzPO0bNOzg9u8K1qC8fSBqy27qMtOzTm99E00cLDi62GreC8ckSQN4A4XfJVnC
P7PboPByoEIM9Jmgw8GacAz9p3690XFVU64RdDMIw0WZ6jHZyTcdi8chwH077byw7m+wTZlarQq8
txAxHC9q0R2TpaLOsShjSdv7hW68TLWwiW5nh7ngihkbRzt7qkpfd0dZJPzTu3KTRRdly8fqkINQ
huoLLVflsKG9pLQggieciHN1H4PK4SMh/pgmraANTJ1g0yz5wiJtmt/i14KcJHbdWhbnUUufx/BY
Zha+9qNPDh2/EHKJax7vhoFI6iu6RzzirmAdfXKMICGXwQjdOnl5x8NqyaDjbpBdmuKpgAf/NsBm
0+ZY4YXzwujn7FcRe1uUy1H4eHLziZCWKrCO43UHYSsH56Tz0X/y+WuULX6jccsdprYV9H+gPAsl
spfsfeeB4gT2zfWyxYkpDe0OWAgoli4DabjQW2eWrwKipTlUpD00S306BDvhM0x4FIKgLjh6J42J
woxgs98JHaQJq1rVUs0tXOxBi2UsU5LwP9dGGZiipjcvbA+gkbLs1Vbr2ROJ2xp1UP8NGvsy8Hfa
y3iYrQ1mmFTVd64PtxvmGXNCxZ7pbkyDdQ81f7hUKK7fmtzIN1b0uzfmOAFP48YALKs8gFDB+khH
SWhDcNJZxni6ikbtnhXhT04d+O8jrfpbAm1U1jkQTu29AqF9o7Q5E8FkqQD1rnSehZIciBS+x5Pg
DQppcCnIBxXDRvRC/uMFSPXf7Y/NkNF+UP19OtNteFSnvvI9O/5C+UENitxdJFpp+LWynIIQ6czk
2egK3Q6QP6FSyb1yaVJnfZ4pqFbnoOx0ywZzjjA+If6T1HeeDUVjmpAE9vDrTsoRhwo23vbzGtmL
eaEU1TvPKLR8bqiD9bNxpsLS2xLWO6Y8iR0/Z+f1jNQn9o/4lAy8AUccLf3yLyTBJE3lgBygZi77
sCUGx43WWrHQT8HyYeGq1A8YXuAW4HcgI9TiuYvUBck32x6whfRx36jse6XiqDHutVxWL+y8cF6f
iZ910hYJ7UP2n+4q3EnWr94Y36O/GAl0XR0UzBt/OBtIU8+OChZ2h02Et7KOmKNpV4DdjZobbVjz
Nict4MprVIZZx/XipHk3k+e/BId9FS44hSJdwV/HFQyQdTsQaQ5M6B7FZmjgb+CzQOmZedIL0Z6X
zIYwl5A/zlK2undQXdxR+cTzIajXn0Hb+1vHsvvwh2tPBAB1l9dt9XzeqLgF5O8jAWEstri7dS6N
DDytpdqHfdgsJMxEPtyWIKKKg03J/dSFYFlgFgog8DRimY25GqWYSg9oqhcMRV09yryOf66yjhJM
mYUL20yGzUjhWjpgrB7sRR6dJ9Ly/7Dgt0u06sKTlIdwIpj9VPCbiT+A74dAC7O5/c8kIhw5p3U7
l9Qqvt+vCSvZ5HFRgxkBkPD+VFReEtUPByB28VJsb37hN67MOi1TpUpJ8XyThcHDjNu8hW3m1IOg
7tE0PXVfuqv7xXD/EXOlvlBMAm2pZvCNsfyJbvlN+hMwbpVYMyp2cnrnmIspKmI1Sqj6/kgC7SNI
jlfXLznDbj3ThyOQbKsWuRgX3rweCpYWeLe8CjLhqapIr7CRs9UnFG85VvMV2SBA/R5+8GEWlM+r
vm0lJFSw12jdBgOhajhYbu5weKEnaRsve5n/EPfwY9n50+6oYZjcFmjyJxwCO7pxOiVO3ERAgkxZ
UKeVotcOpf7XrbqwvaRU3XheAbgcCmpa4Bo0Rb/LQEjtO9+xIBAB68Ync3/KSS4L5MH9uOn6caHT
H9s6lRJ3Z0EXNIkUUX8g2tKUtVYD2BU6fsp+lrXDM8jLqWswhQoGCIWppaQ/mqxsGVpNr2Y8BdS+
hRdLs/yo3iFtIcweocmxy/oY+nCvsSvxJj/UNA9dRV6XWMIGDMewJ+Y72OWVfqVN0Ete5etyxVgU
LRn987vdEOdsFYUB3YuD80CcwXei5kGH2KFrg2FwL7uX+tT0VCI6p4cN/IhB/qnCSm/pt3ryp4CU
WkulrcJPxK1wUlqKPnHPU6A8d9LsF5+gGUFu0evT0fNI6Kql9bbQ89BiVKg+bmg34JzuSyTNwZcD
HdjX3FJTJTgX7LLTTWa1Q/qYBRJlAEkxzFmamhrZL64bylh7M20x0w3NF7GSuMky9D0i9pBfi+v2
of67fsAENruzX5D+YHo8Q2HbN6bA/HCikspzHSeOu6jfKP3Z7xFTp5mABVGzcyo5e7qaKSz6yuX5
IqJVYsHgRzOEYTBoBVaJr+KhrRgU66xfquWeOFCSHaxFhvR1JwWdePOPOYnNGlWvH0tH5dXa1N9a
hhFGN0A06cqluNDDAjxArjWyEmfgEkLThB2mOXgfOem53BL/4ISwuX+D4yk3RNbK9krv9slaWcWh
hXLPPO8PDSfdmw5m+51zDi1LEO1Q6VKp4jvjypeL0T8MdmGOTFti1Z0CGy+9CFT+No/ldP1ayiGE
kpt5+hh9at5j4v5ffQMKzyZ3XC2rdT1VTyL8D0oKtwwy8x7ijxlGHiBA9P4SbGahoRA0yNwdMJqF
Fe0Gbi/wBeLcr3+q5cOwCL5xBvdY/8PNdNJujhxnMBvB6o7tPbvRRLIGeDJmrowycOZChB6NWglL
mwUE4Y/YzcymdDury7MAvQXwyXtnVALEsgIV7XvEBnzsR6PaNgYOJTDcreg/ruY0/Osxe2msieU5
z1APlw66S18H5Ty2z5MTQIxAmQFWivwT2MBR1lbOZinynQ84hL+LENDiXsAzcDluAp0mYvQmiU9Q
271rdlvb1+qGDvj2vXiEAe2A6QhbRmtodrx8h1mCM2iK3BceKgNtjjF/ns6OAisIDnDrs+PCsBHy
CihlrDCCFRdmecyp0XwZBEAJzrjMlkNMu0Dwpj6wRf3969IT92ufiN5wgkNZTeWwWcEWRutJXSP2
hoi1oZB38fITLl1dsRfmlEAFdbmYv0gwh7q6Tb1y3t7STK/eSt3f02arLGJmdcUThYJwCqMrInvu
IB1YzhQdAcToRx+InVuEPKp/ZbPzq3mFWEJ2G8H5h0sQdoOG35MGtmymr/XcBdk9pWbcfsVuzkfC
zjoFtBcSQZhKIK5fYMsAJSckCB6fx+8MqAGvdg5eWQL6nvGPQf0mSqHUdUVPspPC0wzjSFpfaH/H
ZOVzyccl0dCPHkoFbcRbQdw+lVYpXTH3zVvdMNlQSipO6cAdJewWxw7wyuSTzLU/7H6bZVflrAXc
qsUmXSQs1Xc8AibzH62x7KyULrFKjou7EWJV254b46BnhAUnpSAZuqqrtFzbPv9dOCk21QD7i3Id
mcqahtENv4XDbcX2fCqli/PJLTvAqJL/xIz38r5zqXFVDL1qXxCcEzJ1oV7/bKXF3JQjTnr8cD0P
U3xkIBwfQpO8sGNtBOsFUc62+lPeDqHDBZC6KaK3/szZLc08Myt/8nYyQa7WfeAKAzLVI5edWS6f
PzzmqKmCLy7xibHssx+ET3XQAY7CaLqtZ9B5dbKS+6czP59CMDwEqNkk359M6i9MYN4EZHoONkXk
+LWdDYZSvUUN9eDdh/UJuwAFvQoT0tzoLjWqv7hugjx8TCK10eXZzhZ7lUS8dz9BbOa8Z5yF8oDq
0b+V0uyQjGThkJHowYubX2rsiyprs1lgnlK/tqpNKb31PraLUFZvqDniwePVQ0VfJSKCvoDHMfei
kqmHvo4qUjO/8Fcb+QthLQrbrGR/gCQo7avFfqhmnGEOqRDjW0s8pz+YQoJa9pB9bzkQ21hitPl7
/Y1YDOe/ATQELououliZ0YHwidGZui34soS6tpfQFnTk28wYd9tkeqFUKzvUOyMUk0dSQYZXeZbl
d45hbblE/fuSSjhtNR9aeAL6utCQY25z8kGe0JwFiLThQeq0WgCQNEH535sYMtaAya8T0T2SGc7v
fGn9mY0oPyqI0/jNTGOE99fG/ud+MtwRiAgcfjzEk/AEMiGW4fUty65P1AFl1Wse2hrjt38dvkCK
5YrbMgLE//GFf8ZJjTgDkf1uzPI6HRtkgVHwqOCTjldTkXfuYhbzt9SQx/rPZGjcpyB8Igoip7Il
QCDl5S2iarLS2EJ/luLssif5XV2rotu4jsZfICaywASNMYn6GqZRaEeAocDnUkH2/nb68IpMlBkp
nRtHF7KkMypdc4GiaV5qx9AMhClS63dP2g3CCVHRvEYujHjt7AGvm1odbA6iShgRhXMIrXKUTjlL
lnaLsHAJd/fvIxvkjpgF3yZyWJyV699AyOkB1yHqZ8uRsoiCHMOktizHSmPBnRDZlQ/8bfvc0U6y
E83UJefZLpbkY1ceEaPnHO1pYuNgdas82nvesHJCoBW5eaQsRk/O9ikcd44n5+Cu72TJKu278+P8
8pmGb9mu8Jb5LXXVhJ9nTrOME76A0FTpT/CtqGRWBK/X/ioQn7LoMVyAcnIuWzhx6Vf3F7T2yJvQ
tIPuHPUnJmGXoY/ZehPGdKXebObkzRK91uJXH3Clsluc19N4agvl76NMSuql65qt6Fvc/6U/wD8a
tjEkK7BsyrOWkddZTyUceP0lf25KP2vQN0I18FGtQnhXH5s3R8fvI87uepwmEmMsMdwLUeNlfN5H
Aj6TF1LWatw6ulzv4/H9vbZVt5IMcZlTYA8ltA+Ul6knwzA3lDOYsEzBubSTxhAvOMxWKfIIHLTQ
KzlsJq3rjBgyMt4RE3dMnUOVMMWtL1f9TaKGWTtdoiFYVj37cMrM0UQ7agQ6N4G36H388tgEmLi+
O5O2wArdjCGY4k7wu9mitAld+bD+BgSzJkxW8PknTuTqaADrfVGLqG25TR9F6as7aJWcBYMlQYU7
FFb3EL2Og3clqmmr91TNARYCgJIFqF50RikM2fXWBjVSQr1jpJcss4S78dq8u/HuVK8wrD+tK9BE
stvpA8sY+MwfNQmU0XoJ/DSQVvbZMVyB9Xr8pxane1eArPfUuicLEp+HnAT2tekxRpBC5XAlQ7Y3
PT8xWbJcsHIpVQfDP7aS/DiWev8f/woXR4rgkq1xva067mbDEBhNv2GFa7A2ExZFZ1WpCaHX1z6D
ah3vKPy8yHB+juC+9Bk0j4jgLadYQTvte21gbqRfR/B4tiOL9TVpqOpbUUMW17gekVZ52aI/MAoc
cQ1rviBR03NTzyXyHzoYKbsl/iUQKK2X5dPjrv7WXcbksQk7oO845IN7on8bvpI1gLyo/gveV4RO
62FKy5bI/CRjVopnE+eLherAPq13WfS5+m4cBLpCd+X4HnA00sJ+Da58vRAtIgnM/SoIhq8Hivcf
9ktk3cr6WHzUgV+U38f8w6F74U1moiRyA//4FHFHHkT0lGfgA15d3Gy6WTTgOZkc9A3qIFqSoGds
w3n6BvqzkT/CqK9yB/ch0PMdJ5ShKnr8F1xBG9Y/C4dTP1eX0SojdOPf5QictPjwYg7dlrUXwNow
+6ki/NQMh0sNyHkmk+RntXefimox1vBHoCCIMzhtVW0YdWs7qE7Yt0KFAIfbD7tE2h6PIeUIdmb/
MPfHwJQitQ6yhRCanfhLqSpNr3tEelaBrKmGBmKA0N+iG0tPlhAGT4O/tHP0/RE1eNscQExLYh5d
7Of1JYtWmA0QbEkRP8uDmJCrWZfpoUi9iDpFzZugejlk7CK7Dt3awJHPA+lSCi5iySbAZSRvgvOP
qLOfMFvI3N9D+bz+Cd6Mmg1vjyPb/Gj/Z0TXzfJJBeigDT7goy+ha9GK2few5NoxZX2Ih+lYbbYb
q41x7+YWKFqlCMhGcIsiOIakocWIhvI0ayPpq5Lw4e6H/pfDWHzjkZk1x9cWlZQNJYkOog/BVZ70
518haumDdkj/zLk/J/gLHaOWkyUd7kimtRTbd0VwOLJlNOdgS8HuZ4tp29kL4nj/Cl0AgWBKI7W4
lp15utmIkJXNz6Vy5Mxsz+kBkmqMBW7XmMiPPHnwpBWXrb8XLa+ECATGP99G/noOHwNHmv+FiD5U
3Ol7fSnKd6w58fuKPw5yk48S3bT+BSp+E2Kz8p87vCLUXBhuzbtra1zhMICrpUOIYXmkZ9RqXq7v
t5WkPQIp2Mu5I2AFTx8h1w9jrwcelYw710ofcaUDz5OnmN0yY/vWa8PwQjT5jw7dEOYEFS2MO5zT
sOP1T4hOq99rShNzAHzQoEnTmt+0uc91kYNSScakjdw417yKyma76XlytnlpjrndB2rZeiiQaWd6
pkbdU9TLZ2OT2mtFm9i5dRomxdFyTYYPTX8oofcEE+tROU2vXOtOxsw34vk2c+Yydlw35z70fun0
IDTDmzWVe7lJ9ajDOte6zZGdCyxTI8KvSQpexPidMpqi5irvKBi4BgWKuNENFyUzR0p6Z0gelMou
n8eTnDXnL3drqrPk3p+/cN7VS1plYzvjVFsa0WLDiArSjwGakD4G+cqNEruB5SDXfBwGiRZe5lQx
ixwhDhi9sLBVCIdmyF+2l8keIcKSLwbZlbP7wjdjdNtDdbtgxVzWHHwk0bLVh64aUNFelDbPl2gs
r/et0oS4eSePp4HBgM8yu/FIS8KUnqsEyj7vyFEYG7bAw5QNvYeB763etykTMDr+xnB9YBF+pjA3
wA0VJhG0h7hdHZorMNruyp9uROuM1lRx9MPasF9/EURxREC0GXjGH0RUWcNK3Ika+rhjjr3Se0DM
WdqiXdzk7gFOfYV/RlUq51x8toBXuf2numYhZwJoHbkXZnitttmPpoUG+KjnEoODb7Tt040AIA7y
vsHdDnHsX3zJBYsxw5v5Czi0BBI2kLTXvnQnmj0RvpKoVbA+EWE78zpUwEoT425qfsYJyHuR4a0T
Ix/0tLAY98BpJcbZu2FwcQynj3Oe8HF/KEYjJHFUlzJbGx06sLEtPnMsryzk5QS6kvIUcNi5pfqE
1LUKjlrEZFmpZ0NT+3ZPUQ5cv9hrJMX/RD6CJZBw6xx+uxWGpisQOmNBuUQMma2TSatAROcMzhGO
8cQtqwpN8mc8zSYf3tDjCQyqzIkkjXb7phRUiAnKJiWCOy27YWnUt0WShtNvxL9XikDZZZx2hFuD
A9F2jbVQPKZMkY1CK7oerFhakLogxJm4oT/jndr9e0LqIuIjKfsR4uV/hmsWKckDaGbev2+ywUKp
dX7Pi3X9gCaOujTEh5g0+5CieRI6PgJ2Z1URZhQoh4DsazoBbm+u3pjJL5j6bfOuZr3oA4++K3mK
hF2n+PX5ftEsB6TSdjNb9/7pOpmNclQhKuAWDNUrbx+uU48K5loPOAr1fy7bkBhixi4M2i7MFLaW
czN070sB1H99241RIbkqKJLHuLD1VMDO6fjRLxrXJNW349q7n+IO8rDAtnoJN+KG23QfoyXzKXrQ
fYnRVDbcu5E/NRT4E2HrdyJ3lChbBO2aD/4/URpfwIG9yi0C0F0Xi6JG/T1k0ZbbmmJlle86QCyj
mGrMTFwHpxvKojBwtUzNVIBSHAT7pWyFhcyTI1zVhGhonK/jFHDDQnGadgLRYbrgeP59bDQYJZrD
Y9IHHWTY+3oZTlhrzCf7OkRZXS38ZyhYnfAg6sOlCP7Wz7KPORQ8IvBYxunotPVB3mquN9VjqWFy
U+gz7t1cJvJc5gxc9jyupTlhHo98f87YnQFhmTseRD0B8R6Rmh9R6RXT4o3aVt8sGXewQl2+/PAP
lIyF6kQ2EN7/+i/smWAEMRWC+6rcWIzWqfvgX8NFuDHrvL0CM+BwPQ+KEIxbkARN39wK3gCjydgE
D5IxB/rQPtdFzd1ZqATecH3F0am4BkDe4VF1070mGBwk72SQKAjH52SkpPMAc8ASRS0mpLXY6l3H
talR1FMTGtIuKN2sTQAcUXf9/zPkWI7A5/YXAQGXXmk99kHlf78WEg7UIbSMxDoNZZWri+cMhNbK
6GsklAApQctj+LvQDbuKLSBLzz/COYUWtnOjzuidG48oOXK6/DUAXxRbQ/rAfrdpHVWMsrYYXBC2
r0DhWppxcpHLDWp8eZsycDXsV+4x5vR8HJcQUIBe/idy0SYss9W+LwRC4Wpz/wIuK/8+1/QOnhvp
7l22LH+4PcP09kVfFNy9yvethzX+sQJdVYNiIO0xq4R9ORqwnBgd5Mc6Rmjot/TZbs83q0dRwjxv
UcRkNpTWfGx6/VNP87KESAeyuSQUsSf00eREjRkMtEn6Y4bZiBtdWhr7+LItpSFc1X/BTUai0UIB
wehJbAKLlwbGeX7fX9uh1lVbUmUwQOMKUxMEixYspzHkH35VvHJGoSFizNNt91Vlr0b38l7gSnde
uhTE9fluNii6y1bGxguqyP0L7er+zuQydWLL2C9Xijh+BKssp89zzBleus4hFk2hckE7F5Pb7hRF
62STO9QG49jC2JZKihkKYYSYzXrQhrzp2zazl/7LDXpLPyM9CpcyDyZ7Xp/Y/GD12nHAlGRAd5H/
NEznZkCCDxlMFAhVDQ7gXiK+URhMdTZxxTS0tPZLglJshuQlIvjWOs8m5fgYISrbDGL/L5yuo267
s99KaJ3jj/Ez9VjcCgiqP/MhInnsH+0ByULtJ9+USB/TQqOMLLF6+Oq44g2vBvLNiknOx9YtTlZx
2WdgaFz4DbklPMKB4Jn3w6tjr0Uo3cdBkCrOdijAl9ej12FeoqdNB41dHuV9kkRYA+5cCqY/UIQo
Yv1zDb7uVycftYHPuA/rLVmJWc90rJY5nS8TPLR05SOjoKQsZRLt/Ouw+Q6c0iL/+XErjMcwHbdT
sYXecoy/fdLUEv+qAeVZgfatM/fpccLxtiEv0zZ+uWWvgQHprnGOXkP+APzz7WLBkElAgawJHCUe
CjVNJxpoGlN2znyRxAOmTXVbkaE08F53nT+j8FFOgjk0LOa/uKX4c1+y6/mAvJMRXMl+7Ggt4Q1q
h8/k6wNkn+2mqfQCZijin55jbymDQlZYdK+3Of46A3h8+F3PFOFn/F8Pjz52uLKIicKRFTjm4OCi
57D/hIntq+p89C9Li6ruFyGW1ltGeFOu04+mP6TBFN1AYD/NBImXBlvBq9oB/obPDjwo5U2lRLug
wkmUL7mxzJIXyicJwp87vHlSxF48QoSGBbGpyQWsEAq7Pt8iiqX7VKWERSapJJP++eatxKhXzeTI
oIPwtzoqKBaCec//UMAtbbzl2/B0/4/XxxA3dCXdETjoObwO4qk3BHCPNylzkZtzioqVTqTibjYm
FhRIfvfE7VuGzG8/5JnzkXoNVaES8T5jCYX3ty80CbdXTSmAFMo/HOOZkVJRv+GhcEfQkHdxNQeI
7HjCtDEe4B1mRvtrd4hYUU8TccFnhxTo/0h+AUqcrVw08eKJoU37AiC/lwpjbALCVGTbjeJMANCT
2DIo/M9WH2SojE2pfLyPtVVxjPaj497242JYq8OSzvibIHKIp4eYw7JAse3k8TGS2rYIuXQshmRX
+Qz63SIteuI46Q7UhkzlYWSpx2ZlKHyeawMmGijTJEwEQv+MIc0jPbjw2EQbLHCumahd1eYxp73r
Jh0fgTRdwS0nPVTzR/wN8tbxoVuuXu3yD7PdniKRmqLRKkR1OZzpA4OEarRQ8phxObibQRQ09OnC
wlK190gRyf6XLy10qRE7X4tiOl/xtksciaY23hVFi1joxMhOQ4SmJhYmN7/TMcSr1sQJ7pAm8In9
+xshe2NFmJK/m2nv8IttGFeYtkrj0xXv9KwPxYWdKmRDdInOCYAXt82zzPZxJhy3KjZWN/BCSDP1
nKYb0/6iO3j4PWFMwZzmEOjacmZO8uV7c7+XaqZTeQaYRtnLi6wSldJI3h6IsoiwqBimAXO9yLKN
zQ0jSY17FQja07b8GzrHU9DNNPvT2yHmYw2TBWB9Y260EXsfl42Kju6S8kAhllPo1EHoqOlV0kID
2vP8h75XlnMfWzQCBsDgtFN4MuMEQOBx2MBsHk/2F08BntUurX+jPAvTBFzfDzJf49LDwhiVBpxE
jhqO58wGjBsFZtBpWaKY/DNrm52tLrw2N9NJOlD+UslXilxiV6/iTdM4exaESVbzrLVuq1eNspuT
4uOM8OvJKkSnJkv7KqSeiZ9p7QkZqkzcdinUhRlsBBfWPD9hoE6JT/uKQySRYpQOufrD5Tea/14l
zWDqsl0FXV12LZSMLggZlOeRJRYXuDpnfH94BVMFQ/w6pf+XadId+8GnsyoFJV8vKkUuQmuFLzwh
pnoP5GWGKM5oQtjpoU9u6WrZj6Q4lght5cM0CfJrmimhfCQZJNR6nwI5/8D8xG6h7haoWy+hXOoW
R8zdhwPu341TmSoR3aMWl7iEv2/sQ3BsWnkbcaWVBUvDEEAIfk+2hA1IQVr1eNqb5R9f/eoPx2WW
3zVLMJ5Odg5hKpTfMwyZFhg40Xzekfa+Z4rQjO0dz7vSuD9WRmOhOegVheVrq9uS95rjqgkZMVGK
gGzD2L2vqb+PS9IXWdo8TB7ZNTozGm3+Ibc9Cc30qPCRyYDQymjDa9qd3xkrAQHH33Skq8158YvU
phV5HpvzKFuNKERHrSM5OQAM0nV/din5ePAJ+m1zUR6BsTm5IahU0qEpbhm7qj2RjoIfHY5T6ymf
xAXSK9qwby24dY7OGfO8potXiVBvY1ct3tJuTwaspU7jwJID+45cpj92OAWsGp6RqUjC/kba94b7
HdTQq8xi12zgLM2DHTuKNzpKQz5MY75VliDfLUvxVfxLvhkqlh43F/mzmDf56oc72Ac0c62ol0gs
KU+b0RQ/vrG4XFRMQGlkJIKKcVfQ3KnlnzhBtWYnjki7cGNteEY9LquQLMhRa0GM+JMV2sYsqX60
8PFweKyWvrlPKPgWIq+m7+7kS4y4ilHFGsVAfo0OpmmRlYlXR9feklqupmyn/Xm0IUPWTeHn4MX7
SgKtuJlwJnjL1vHSg4WSB11mq3ef9Hf4+Cm0MVTMIpBgbhu/Fs32Q7fsy8saazrt2r2uTObIZhrs
KNbriLmSVT604mYySavLAHtdFabngxbGkIiqff/TyI2LigUMv5Q5PWVLrYJsSbK9pRoS7U6ZjOQ6
xowBZiDPqGe9zi99g4r171dxJYj2BV1xUciKpwFiCts4KU9gbJLgNXVICU9tMda+hBclgHaCcDhv
tqbFawCpUH22RR+irWgTTXsfa+O0g85kS0H3hV7shFs8OZb683UbxywE4lfoPbx161aVK6c+/8VL
93zh+Tb3kMYgf5Vqz3UthOnEeWxgpccEYkKYifEOBMfWHSg2VBMKxuIQe/VtOo0L6fLiIFeAk37u
2OPQKy2ep1H5iv6b4Z/eIbIJlTkFXvwu69s8js/aJngf1RZEfz8StTfVhUk7ciqK14n9hTZJ1f4z
JJ5oXk20owFvuM8wNqJpvjVFwgOPKPggKrtmOwCMAhVkqE2agtyEoXQk04lCosotGGmPuc+i6/dw
FPatu8Hyfy4IZiqs1X1kB1/+8HdZdJfTfEtLg9nGLJG52xeovwIDeY9WkqfYlfRhF4beHhoDjicx
vtiaatqDYC/Chch57UycNLmCeQrojCuP6XekqW5ZLzgB70o1Afq83CZvlVbZ4UTLnxUZxSSMotOK
RjX8O955Ku36e0pE+enEh8VBrvmsitfIbaQ0X0l4G8ydpc2+2ZERgjlgqLLhnoGbnD7a0ml1xDec
4oIGK5L0dnSbYOunofp6fOtXw+2Sg4iplcKPIW62CUz7M4iwtiSXX4tZ+pO3ELNJ/KRclRhLX6yJ
iMvRatmollhbjRbIFvCn5re58PLa57YmtSGsKtff2C95coDrpqqlZ0QlHPruYpzaw3bUsNS1SFd/
kYmObEvjZ2KkIDL9/zEsxnqViZY86lEbTgplVfwiCcpbg74Wr4LoG07M+c4EztmCQ1qv91SiQGxp
yzydr/MVG7vhp+fvo5PIY0EJts/b9paCjZ0JoY+GlbhQUIMfGXeNyNcasxGEzROh5lQY0HTQeV4t
r+4bCHsAxBEb5AVlbZ+IJvufZDUC0sT1wBYY0n7kgssHyWcRtaIsRXLAAfvUjvfXwafYXcOvkzSU
CFvYNytEA29Cne0EX/MqE6t9ZhBPW/ZpJtwuliTADb4nhA3gnmWViB5NORIcOjn4h2Gnw/b9+2aw
tvpDcJQsJAoN1gCf36qECvXT0wJbjmQMK6aK0Rf3ZUP9vmdwdkKegOvSTsjb7rd6CH1XCnIRwl2u
uMNbpoCAwkUSKRgpCupBkArCSlADTE3zL9sHo7pRCkIw0gPECURkStf7mMmjzkvuvvGN9juxc1Mo
EAPVmqeCQ99XjLgyJd+9r8LMwCL/0KyHGb+FA2knhQHOcYshRYCNhTdiuS6bifjjkabtRyP1JT0m
Nz6y4Z1iKGSy2AGrXyNLUzfQL6TsOGgWXX9hTH1ncj2w+EUQy6We2TwhzX8o2J170AqesV88IF9m
9OSG8zkPJuo+HNox1AA41g4GHcTfjx6mqVLgJlhg7bsPwYYphBt5EGJtScjNdROZV3WpFj4oaWcl
gsBGXplH5b7sddWvUdec/awa1eUmpL6D6KUdby2OpBGnpv2OpW2Vef6vqBuzBOIkNAb/UxdDY/zB
UAf4sJsaamMmgIXvQqBkEseYXMocCSz1wk9d6s0Y/uj4P5rM81AIyATwcFwd81kksaRdOKf9ZY5u
pSrXJvYwRl1BSdNPMu0gWe9ishFEXsjkNrtsOOng6GapEIrcGkAPcI6SJ9fCWwDSQQetsnHkMHgF
K/kVKn4IcKCss+YlymL3HhE2AshmJHlNb1LpXhMCfIbSAP8MjDL6CQfMKl8T7BrLAp9XrIh+IbSB
dTir+eZvtqP0X2yYfUA355JztUw+GPqUWSmdC32KOxgEZbXSdrA1jjY8YBkTX8lfRJocG5O6sm1d
z5ji2pEyfTo6nHB7aTUvnUZ04ZirUvfwv/NbEmF3cPgaJzMD5tLs8wwizoGY/vOCPH1KUFpBnFs4
Cfb98Mb2cNM25hUbBSaiBZSbGT18OTof8wj1C/RKci9ymckdJOQ6MfLOSYsGxBTliUV3IwCdzRa5
3mtdvSLbPg+nPoO6QHk0v1G6pXDLMZoLyIip+vP3SmgH7TO76tRO6hwX89v45gt9yAhTMABZ/Qpe
xug7vZUYxumZdzyZNS7f5wodvXPkvorH4xqfkyGMdGjRUW047uK3oxsRN2fcp/QdPHegZJaYwGF7
46yU1Jnt1WcsSX5gSsf74LrK/pa/aEp+tmNcbImI2oogwhJTAbqQgU3F6yDR6R+9ei1DpNIITSn8
YqAEq8oLyfkUVNGzkeblkbtpnX0z4V8LTwz1UY4otkPR9+za382ORibUBolu9kJCfy42niQF/+it
zW45jFpkdgluPX8L7FcCL3EGzEVxceIOnJo7w+YGyfrjNzXcRYrEcheqxKRAL7vJ7os7vOvjOiWQ
OMZFW7FeNkX2RHXQE6sxnESFxJqBnFvPPIiftt1abNybRR4MYt3mnBYuPdrD15tOadK02r64uDE+
pAj6edM/ZkySJrIIJ+L3QRIQi15HNRYINo0xobedUkKae0f9wMlVc6EglLsymo3w/ZU8JJMIbSAo
kUPnIk18TNu1q8U5yP3j1wbtkwnaAXuefGxEArC+1ppZwbC6QbGBRfQ4RYhwz4QOxXVzd1MAiJU/
YaDHpZtwV0qo7OC8SovbmlZOF4Ld4MHy2L9DzuwGVywPV3aXXF6j/mdRRhKlwTdW49JJvOm2s0Nr
9hRekM0LfHHSQdB2D5xK0nRjzEVWmcGjn277IXO01aBC61C5Gg91/3P4t0+4EfquU0g9RavriRSM
+dDycoG/Gmtjt10UCCoZONsvt7oJVu+y5mX7jhYcH1Kv6g10X+qbBgZRqJlupADFwYREWk5JjsgX
BrlJ1Yz2jaZLkVPMoI6QeNn7cWBtJuyF9BJrTmGcTImzaQ1/Pe5fp6StheJH7XBr+yhYpEYBOvYI
5xXjv0dJd6u2/MwbZGEfj/PP4HwpkewMZVmlFkDNjZURivbcaVxNzi5TQsMtrDQZ9ud9Si7xKfxG
GARELL6dkAPCJYRSo8YpamhkX5p8Mrzm9giczN7WhrsSiVNpcVRtaPDTNNlWE2evcjwZpTXkC6cN
zIx59wQBmqxJ3JtKXhOdigaSLI0WYJ3pAm+E0UHYyZIJqtRZp7rI+AQ+TsnPrfgR3Cdblqv6mL6R
fXDlIg4wpG4q6CslInioJqId6JC/87KYL2iGOJmkTdJYOVuBEVAElERz8jG6b6NXalcpDNmGGjlt
cKfyp1uIbNa3Sspn7tszZZlqoA1mb7U//CE3iAAQ7bG4MqLo2x7d7DcLj7gZH5xyJEQ2Pg26oPT2
hnvbkg8BpKXVgUA9ty/DI/R2TCoI2Ut2G0awNwSvkH8dBdeSU0TCQF1qodAyao8XYicTC1V2vE/H
t5hyWCm85r7Tg1W+ofNepogIzVuJyjOmVMzzuXcqrWJHmNfzBO7jHYLAM89fbqk+/JyjmJZRzreC
vACM1fsmblCRwXEkksfR/rVbY+9mIg8rvmz67EkEIappAzwcPxRiohfkKurLGyJUI7itJYRW+iXB
9j90hVMUL3Ala49p+dOLU2nkZGqYOhgDLSViH8cWkpBVhItHpO8nP56Nvg0hTFs5yyPRkJ1sZWuO
islr0Q2k9hlVJWIslyKrCHUvGkwhhObNb/vhKeRRWpK2qyeuvYfAiTOb4NkRP0pEdrrs/W9+WiWm
mX8jxH7pNlotRq5v+p2avUWBM8H2izjepzmbW4g8RubuD09dhrGeXKkK0feMjStfV9u8HZ5LmUcc
yjorN/tcD3rp+IatVIaVT1rSFoyEsoS6mgQ1YJRMEt5/mOl5vZRwt9vnvOM71VKbTXJ8GU21noS5
qc4CMupxq2qw6iiApwQN5invL0V57ALy+zwlOqfomW4lZCwdFeFX/4NCkPmJJ/7ozOJvp4RzT8k9
RP3heV2S8anJfZgbWKmpd0egUpB7wR4fmUJUPQeR7Tobkup9oVOX0R7TQq8otWrJ30RmAYiVOheF
L1+Mf+4PkqbX2udUmZTj1PgJuqDIuWqs+Je/dxRPqoPIdddrTFyExQq4v4XxW6aifhU2x2RtVnle
Y80K4xsrfFZzzRoPnCRfymBOOoCCYOPz11Ita6mLXKXyPZ1BB8Y/L4Suwcr96xfsK1n08wlwAHTK
PRGFam4y+uEViFvPTWxjH26IyuRNLAgjae4kNV+OsPbsjV/PdNj8yyhlyY9Cyq8DQgMtL4SapFJS
gvfEXSDeLuzJxi7pwfHEEJUAQLmKwp/OUeHThPCYK4ysij0YTXWfDKVxS75qyrHRLfoxKxeEUWu5
1oXolT6SbQVeWg5G7JzUh1zvTAnOhEWMGB98eWs8Fau12BSRnR0rA68IIYDOBnFcq5nLgxwV2GvK
Qq4KgD5ob0RYnEDqsH4qVmiBkZZsO7+CALmQ2uFNIsrhZJFpJh9q4fLn/w4zIYTDdMKyicaETdjW
Dfe0cnEaGi9eV2AJqNjUEH1IHn5vg7weCz1y8zKaIPh59KMhK20DSHQpGDy6seBBfz2fRbyoB7N9
LXyENJ9H193soxyvNCOZpmSc6ecraMa4uixmcTzXe8O9wyiBiMqYD/c0DJF78AA9Gh/JodxTVuO3
XtCEyw9ldtzhsxWlo0/clFf4ZXrNITGZ0Mk4y3kWiV3bq8IKjYwMU7ugIT1S8YPo41jNXsvvJYAc
Qa79sc+dPdtvYoZnAgBm3XsdEKseqmAJylYUfnc6CMsSdTfkg0VQvr+DM5dJQaUXCsBjmv94ZKl8
eXj1iz3kmlEouF9ZWSNMauHs4yG/NuV7JhcG8tnzALORW2sm+f1pPfDJs4ia986zk7ekXR9QCrEJ
Fud5HxB2qEOuAss2CGCO0za941KA5l8/p2s6RtwcHhn7aZ1e0TIoL7Q3NMJ2hsy8ceJzBsCFlDkY
XUYcoNKcc+0BNH7yUTv2vsCUmxsOBvS3X9FXt9k+Y0FccnCcZdzJnxZ/f7O4CuA3wWOh04Xa08zZ
sFRX0nQckx++IkgKF7h1Zmf6HC8ANdtF3udMY4yX6gwX7dTk/vd0JeaaW6QGBG89XzntJ3MjtyFc
AJEIgcJosd+lWCn3UMEqTp3jpdm9sycMZJm+cbf4O51Ww6YEBabx/10s2Jkba8WEobMfj8TXer6q
S5wADOIxNiQQiFJ8ObC2urCjvkIfPpjUGXFdzl8spUBn8c6BA945T06GydULoyGHK7aSS7iB4W0V
CAYUB/kXQF9f7epbwOlPctHUoEovsbkBZQV917u2wak+GZexjlVOV0qT4us368NTRi9ogyxdUYW6
GXVmPZKRTmfJYOzf+LbL057H9b7LHhlWWqk5WLNEvZZ8Xk7QXsTEOR53m9mNLcIqsQLeRf5LjZDj
U9sKAEFJBfYDZVeQMloODpzFYipRkk3Jh5q9HPsKmW+jkR8fstogXCwc+Rj7G7DZORvU3imkeEMn
z+Srb1+BdphBKiGnpAxMz1ndTLHmpnOjxueUidv2YUGh2JCSHcIQcfrPmpcbGHheSM9XKMS7yroS
4JIC8JOtKAk/AHbVpRffYt9iiQldMFtohO13+pW5xbA3eMjcBaOSgHcfceKUxK33S+XANQCgRwiq
gYhVwacg2kVI9N0EQAfLBFA9SV5dljtfKzx1FQ189a+47nCYygqQVOHLo2sdVK/sdHYn82IVA/c0
m+l4/m7Gz/poCG9sZD8Cy3IXqQfjT7LbU0UUd7YMIlc70wiHbQwy1FOkD4f5diKSoFUwfkf65NHI
vO43B+5pP1AqdbYXXoezgSC7GBSTAj4bdIcIJzip7WIyWiUKD4fxI/gbMbHzVq4i4KfXF3bOd4vP
vMML1FsCPleBJPKAIsCIT40ALeg2pICPyZDmS8Ie3J/MmVhZSH/LuIdsBQojnISyiyLLr0b/QIGv
vgrFW9IqcEJClwFA2ddafSyESie8Wlp2ISvP0lfS0aMYpNWApimie44uO+LBbYecgFYy506EFrlo
fPvh0ygp0QWa7gwO5AvEEq67Bxze6ASe9+hADg5vDrV0u/TfNFkjbK5dPsMgpfeXwYpc7hSTCPxL
gDLGkrqocsA/chmfSKfeRluLXe22DhPKXgMFoDl8yZgwhSc/GjszL+uVE2dLE+62dDg57Cq56tE0
5q5P5svPbIac86xlT1eYDiJgrSE4hsxHPJycFSj1kooSivUj6/bBrtmX59zU5V0wD4CZSVYARaYY
cuor+SHBbnp061pAUbzNCCFQNA7SfASyjt/kaJuaHBD70iKZgnwMn5Hnokcc/q+HAhbvl7Qv6Qrl
VNBgQeTYgub1PHjvOVrBFC2geb0IEoHSgfpWdHvwxKfHGDT8s9oVYZXIFK9by2S2y62KNiFc6FSp
p6DdNL0XfsImNCWG1u4Bj+nU3qIFoeFTgb5bXibZsV5v4FCFlzQ8rXRWcxpNFFxTkCKazqWfukPd
FlO2MVuGo2g9tF9Hnby/Cu5hVwCxtYbeq6SgU79KnMmYR8CyzljJt4nRpT1pz/mB8gVelKAPqkZe
NhWHVJ3s8KDbobiuybSU7VKXMxXDoErS3O9rXDB+4cMiZTXUqd3r00v0xnvSK5guWr/Oljw/iMtD
u09Uy3pl9MVE/vs890zOechqE47bOL54TjPiYcslVexYZRaxNo1IAFY3o1BxE3Px3t3dBdLNtxNw
Rysx5/2w14BpU+opCZJ76FNRfPmA9A1u0E6lqnxHbrAfNRUBXpiZE22xhZRBhnZuIeb/HtpwAmEu
ArGPAlLGrmYcvDr7Kg4OjnmZKJu4Qcyjh+o4FBtG3zM2HTPYwDX9fjzWWw1boETJTFYCM9uGz7YT
NGnIRhMHBUhAuqO27FFSD9RBH/DM5wEzvb68UsyjpAPLE2Vw4x4ryAYrfXYBDj4IRWHAmyrpsb04
CdNMjAriSton5ofA/ABkOhu9dFR7+p6c0Q5aJ1LW9TY8ef7383a52PHNyOdMebpMP5G4bPzyPse7
r8JPS96218BeLVDHzNhC/7AQULjbmwLzLxMIdskhiJZ81mfx2ariLwU9BQv7W33MuIF/3iZDw6I/
c9OVlC5kvUfNbWSIJqWdhbFIs57KbsyFuqkUkZcnAvW9pUp5BXZJfzijS76mV1X3W4YeJubd/5uJ
70mH0UUfmJGrXCdnBkbCTZCM3ntyyYOUgHPWp/QH2dYB5tpaa2T4i9ps3sHkCbIUwtOl+KiqjObc
TZu8pdcjlxjVaIR+YXe6wUjuzo2323uZdokv8NbHhzz5AeiUEEU1O/2Z5dHH2x7I6q80yafTVZ1r
5vsomTzwyX40ZE5cJujFJ/4wQfM7lOFjnoqkCvakrmiLacSMmkqQ2fcy1WPA4ehNkx89yFpNciw+
qIGSukOAI6zX5fxNTc7SNKNVHa3XZrhQ+2a70An5f1wnWmIPl9TxNQVfdoYhX3Ky1tcRNrq1E+ro
IbfLxCYElcbvCTfrWASupb0ickpcDukpERUJjlZ/FQaHRalIGHEaq+i+svq1LMWxUNb2QVzYBXAV
abJuoD5JnUHbOrTvp2lCzZzS9q/kYO2dWQP4vz2D7ZfW3miqb9tWNq6uCLnzpqI+Ym6Ks0Bl8TF6
7yIBnegh3OUxJpI6mUqzQ4TAJF2HhKUXhqfgLTUctF/eCQqLuL9wzI1UX2Fl9AKnhe/ebArxOz2/
/JKyrOM+Rg8hG5J2M6WwDgYXmS29ix9O5Gndua1k35uU3k+dnT5AI2R6+cYjAfnQ8AAJS/DMKET2
huM66uj7OTIBMmgylr+i/Wkdaq2pCPNwgjKvfj4OTTlYvm+3m/OzMqJ+IkiDWRznQTurO+fDTfnE
hRJkGrsHhIiQBSy2aR9L75fNyMN+K79UAN2EEnkE8Njly6R4OShjA6FugPZVs7A4WQc0DMsj7b8D
ma+P0+v0IAzG7AuhvziSm+ldPt7zMCpIp4gOKjuhQz2nIyX9BlwNgeDdFJ/3872UHXDBo8PHRUgn
iBSGrjhc7UHOUUitmMH6NRzSj7gU9+f87H4qNAc0rMWi4p014b4h2sB3FdbwPJAh0LeEPMoz6oQH
j45TEm6apecXV/DZjRWEBgBCcJwF1K2hYg2P8hNsmo6sj8FSXbPqYc02/Iif5h7oZF6CcC3nizOM
CqL9oGXbee/7dQv7qDTQo9suyyb/rEigqDrmbqSuyruByYyRmt2/AVV8Rdu8XYB91+Pyt/ize4Hx
66yy+J4H4hGv56cO1SqvdH2uFSHfQld7ozx4v69n1rJgvI11FG2oKya7hav1Cqp9LxoWKZlWO4gH
d7sNWPUNO7BfmCkqHcnxWJdZOJwPB70azzgxWzyBvTPh9nCbRGDK6BRiLoALXzSJdvsDT8q0nyE+
QQpoE5Pr7082fIUY/hzHDJ6pBxDcJ8aB7SztpBsFHw5QB2BLRfVc4epzOV2YhQXTOZuaAL+x6fAX
C7CrzcKpyNnb3Ql4YQ5vxhpGOEaqCEfbmhtqPgOpBhlS6DB3z1h/cxoTpbB/+hj98omTrQOhSFQY
u+yTPsbT77TxyyFEce/IPYRBLTwcnBIgCTJonxeq7G7pbzExkVeu0ATi/ReUf2dwqrBpUbZZb28V
iy7vSQzl5yp8ZNmkhmSlQvTTrE+1Mp/mnfVMreQYuFXgOUcZ0ipytUgggBjtDREZw0Mo7BdPk9IB
kCWW4fsOdVOonpHybaXqy3c0/U2KNGf/Nw2XHxocFOwYZV4rJi06XRPNdVZahE9Qn7yJa7X3Dp4p
Z6STL1zCNgZZ2kzLZoAAtjiqPSJ4RuUQovSLPjY+AJY8t7BvZB8OEETDvw5SLlawpOS/pWd0w0+w
3lMVbfFlVcE/hUYM84n7qfAMJuE34Fe4mXtyARXG3OjDYNqLqLRyTbr/Bd78poW0rPd82HomQWrj
0wzEOg573MiB6JB25lq/o5ZTdpaO1naB1PWBlSbfN0uGxc/0Q0CIN4AplDWmvxMvOGF2LWUStuEO
HzeGcJSGJeabnynKoXZRhN8xE+eh/GFl5b18EDUT4wEPAyyXN08HIQ+QRoYIPcoi11ui0izFgQXI
oxpkbUE7rSSuEm/cXtpsskE0lDfj3YexvIF2jlOmOWklc4hSLUWxD/fwWU38K7RWQ6KdkLI3ciTw
gG5ibhc56ROQFmFLRIEaTS9H7S2jGmewUQQ+aDqoerbA/lU5DWeDXQ7qU4//vm6LZQzGkV+pqI3E
lWRY2u0Fh5GNf0bxFrZZwAj2arSEbF7FaMfqURyIAX1TveRY687ULHAUGgNrEkfmL//V6mmktSZs
zrWkntzt/hpAjob6tlkRrTSAfZDj7uw7UBpJn42JwGFzf8VSgeLeEAVMogtW+ciSno96cfNokC10
wrLdIxMj/vr3mzMJRiqEOPr+Vyhkno6QXD6/XJJz1WommC+O6y78nhWc6krqt8oLgrfSyUxrfIok
1InuUBeqM7PhHEs8D1sMRWr1sAFCF0pQbZtYCgQ2ZlqxeK5tWGro3WpJa6MNNVjHN9TqR4AewJIA
RvQqZlreC+ck+SAAw9RfpWaXRWMgHnDpQEXRL8a3BE2sFmLamD1s4VgEvODwAtGcu1Axv3R9cfE2
RBeeY6zFQ7u0Q5hvOTJahZJwtQv6KOJ5IZI0ie5HZGdf2HFaxh5C8zHy16THaibN/+997Ka8UA4A
mHwrR0NdpC0Za36mMlE+xdFMVQU2izNA0HUS8m66/zNNU/9bzr61GfNEy0qCSf1BrMkoFcYOcD1K
YlpY11LVQ2VaHpVmum1HE2Md5Be7EQ7KbgBonZu/6z6e1Bh4nwOWHSQAOCQ+00ot/4UA5XtoK/Ge
DqneOmWiEiVHCY7g1Kd6xrh8garQP3MStNBN5wJ0YzyWPZ5ynWtFZNgURCvrR/JxZ1klAxIqZat7
mqZ5orerRCfGY+mhxytyUXo5zq0dGbGKDdw9Y5UB+2zhSCRHfbtQVsTgxfd/TXOMkdTOWWwQ55ef
YhgUbhWqxLY5tVUWtFSfGbCF0WXERBegWVpA2zLeMIebPQdtQwHqorqx7SF56O4LIZZdDrH6YFsD
Ndb5867cY4e7abfV1nMFB7FApumAcYAzGEVPOr2femnr7mlZLTp0Vl0/iky6wLohNwHo5D29Fcf3
IxuQq23+i2sW5s4YME5rmi2EVWdU0iOahAJakzpzJemwG7hULp6Os0gZv0W02nITNnM6a8ClbZ4z
DMv/d0e8ppNspI/oBuUzU1rSN6S4PlWCPVStxo1n5OVH40wxtHkHKY5mzCSBQ3I902LA7nbMns0d
xNNpFCWoO7fGTdBkdfWZDFJwwNHr4PpRaCq8Se4JQJH3182jwvkNGSzQH1zNY+bkwytcoJ/IQkAJ
24VjupgBUp5OAG/Imjv7RZAuXLjG7lZNe6akwlHHPwOgWZi7jlPchEi/whEWEGAlnhNXlIqFGfeu
guanNjwuhDEMdvmriosKKXffUHjvmUQzn/JbYrtieEmwnAefrX6BNoFCgL/15sg7BgwMNQyivlCE
WeE2gsdRhnnZ9TdPvHMv9JM/ZHnrF1vSLAABFf5gmbCJzv5WefA9VHDKL3hMC1lL9WabPCdJukP3
o4ygCb+YwkZzdizeJ4EHzYjX6T728tBbU1zrVVC2Cpl3yxnnlrd10a2yM/2qtcF1q3PjDRhZ5qa/
plEjT0dfAxJFs9ymoe7F+vZr1gsX/5G7VdVzl1x95nD7pvJB4agTp3OTotv6SswgNvdCoR5jjreD
gFjbNDFsN3/KyE4JaT3nDsNyRyHMaut12+hXvIZxutRL+v4I6AgJLwwUXJAMFqXxMjCeVx7afxxD
3YePcvRw42PZf6huJ7kNFA7NV2hFRrLLm+gfjY2TldbQSsvdMIJeJeEqQRo1MJOplQTtD/wMuD2W
G5wZavIhCU+EVZGDRCNOscoYftWevQcgLGNnerBycMPCpeOCfbE5BECUCauQ2iGijyhx4QTwzd2O
ywCBxECVYD+pQ76ralyqdOslVb/8G9LfDIv3CZYMvTHrG73D8OmVd+tcZ4CGd9bGMGtdYeyo49lI
3aFfWwEwsJbstCVnBlTn2XN+UexvnyO4EEdcVIn01lfNnrA7C+FSh1GUYdTfiAUP6hPxd5XAJCUD
D7ZOksp00gUc9mzRK83eCpW/HfLLAnTf8GM7hUdaYA3Dn93a2a3gspdUHyBzDPd1S1pS4gUE/5X+
cFVW9rzgZDsD2m8SsQU4DbuDKo2FIog81cuALnB0ZoQtiRBMFSSLQDFhIVB2DGdjjrbsLmrlAtUf
K1SJ0kujRHJGNFQuYCnlYHQwhWBN5NgPitLhMU2onmagdWuUoli6L1084O1vA7ImQXQFuG0X4aeq
SC6aidbtunCskHDictN1mPH9dzvgYhT1b7u2h5sA7kMpU0LBwZnfYKfl4WXQuB4S0xdod+pG1LsC
O0UxQwh2Q4kBo+QNBOJuRcqF7Ubvk6V3237eVJUoEy2ASmVlstF+phY6zarAAQ09OgKAnHppu8sh
Joth2BuTcmXPZSYK9JwWofqvbGbSw4xUk7aujxojzun4P0g0hikm/qxV0lRc9CWLo+xrTCzP44/U
euwGo4G7scTbalSfKVnXX0ZoaGt2NKV8+ggdD4x0CCQLaTLpFqHb68yowzkOMQQS+cAGUJyR+K+D
XXI810t1GOwGv+BslqJkepb73wxfpHAs0hPJ87IZPFdSJLZ1SXWLCG5mMWy2Dwmqu/LuxdObjt1z
xUwGI9s1oNI6qkZ0133otec1hmaIhGDm1jJ9s6vFFDM6b8WOpXKqiijL6PpxFqp9KWU1+ACxBWyY
Aio8XHwblrgzyAoy5WW10ewfrvLEu+lnJPAMlyqtYJK2SSMG80TrK3oww1R8mQoopasghWVWFfpM
YD5d1SCT+qjX5sv5UhhP9IBs3c4bXYh+2tsUgIL29JreQGYOixEtNwJetPzkt7J/K/X1FDDoOqbs
jDs/gqVUSiCiYSqm0YJsq4eEoHx9MArlsudqvrTwJR2G/GKaOPU1keOD1CiXWT/Jjeq8clh8aUJF
8Jnp9eJPFJ6zvygXM3hfyZYGYufLsIWtXU3kEE7rm4XkJpdzZT9KhSJdWBwOaL4XoEX/GoRvFIlG
f2AFBZMM9qNxAIFkeIGsdraMCxW7YbfrB9ZluPAh03CbqZU74RQQbMjIvmQ7f49ydEz5OMGLOyfl
3s33ruQkvhYh8h4lppvEs7hzVY557KqEyw70VtIiy61/2OOrqw22/g2+s0wVzGr5eJ06nexxi79P
s/a7oKndbOWIaBBDkzmLl/ukcs7UO8WhT1PY4qd2V+W1kOBQYkYJsBUqkBP7L+G2t6VBCi+xdbXL
QDirhvQSPPGrKs2SHGBaX8F0s8FV7CqNi9qAjZg+uOjAqd15aprOlRAzFQPIuUBOvm88z/qQ66Wq
t8Hf30Uc8X9A8J7Dr37qKjQbb5G4g0bte3ztrI47zRzD6mXj5wJzE1iaz8cmugq672ULl9KItELW
+UH9LmCAK6dVMRdWZYGCaibfjilsp+Ydk+fDplxIuwR9P1v1I1KcJOFYY/6MGXn1LQUMq+643NIl
gnLmI6hUJr0X8lqM8MXiZxWpp5d1JXyjku59lRyCq2r3XS0erP3JPVr0sBYNiYa3OztS4cXi1sFh
Ua4vp7avWa5s1SPP4B8VQASPps34odmNTVyUYJ0Vb4HIY8Gp2gAAZltvzcQFSbXCkP+oOsbo5+zI
+CI3J/cVE705V7I/yJflKRl2abRi1OEVnm+GBQsmbqk6vQzP2pLxVigY9xDY01pNqUmzslqzm4tj
uspjiYplvizSrH40844R7VRfRifMbwys4OwFGlLk6oQAW/3VdIkLMa9R+bSpiw461dStVzZKr6EO
PCODPS4U9AfjAaiA4ffLrSruGROq9dT4WGR+qQO5S/vXVHpWSl3uzkSFyQGQVqyXRqZ0hFeHkYmD
GpV9Qo3nPdXXzuVloHH47ypGKqrmf7psK7Dp0lG2FT+MzAjPEQMYopSjYmZ8tOvAH89pE6Yp8Hnc
q0P4COqkQK/JDBImrU9t/h51FTsyMr159JXtpcHl8Qa+o0V+cWUcriwdHwLBoGdag5jD28pRiJ+W
9C4FrdSbhVcveFCioCECCUn5h8phUHUf4769BtFq/c+bIw9jzLxGmOgwaEM98+uQSgDbgzmnpD4N
HulkWNnkBhN5L4vgLuHVNRfMuVRYWHlDN2lE6CUhuaUUXCSH4ko/XUR/GZejTmFy6UzurOF/muop
ArHKAXZuYtRTd+ZZ88tk+65bErLVlH5DKr8XFqi4dhraCY5IEhExIBoEWVJB/NgR4QpbqSVICGjR
Y4CsXfdEdtrT8FyeLOAuwWw+h+4MX0A7EO03Bljy91mpxMOE66rCC1Qhixd/H/yWEDxhKV9z9AbE
52fc5/BPomaI1NNQfAjQbu/7tGboncsNIxXE52loYybGECmNukrMCETj2qcmjnush6emeqQ1+yF+
oznAkw8Wb2G2f1olt36n5/at5yiMlE7+VfNy8z0DDJ4+ZyRaCKbrcPx9MqlnRd4S1+xUHPcqK2Dc
BkIDsqvljBrLVhDw/p43fmWamf3Hz8iGahif52L+Wz7qAtEFdlXZLueMjDXOfmJlibNJrXFtT6hm
Gd2mWo0WnkPhGX2RXU8rBv3KR2JvGUdad1UNMLLLP4JrgZ1lPxwXI5J8b28Xhib6cCy5LOJZLvAr
Ps/gsQxXXdRM6kkoP5ZthK+02BAUyy/hahzlnz/rGrJOhRw8+GOI313ACiKvNeRqBAzNe0+0mpOC
kdQo32HV2kUmC31WArO3ULMIq2eQR8UX0JeHGHGUZcs3r4mXQddaSIggR9chxJ4oQyCN+ZJ9Sxhh
JmqRg3Ud6YzAahry5C1e2EVj1YeksJHhEuLh1NdzmSQCPU+gCI1WZ9RKhM8dvo3h/MPm1OlXtfOc
gQa6IpWG2IhJZxp82XKfC7ho/QDhrUxt+nUZkr7JUdA09l2Z6RwFmV/C5jHouMYycnn6u/9AgGDh
xPvKVFgoC/LcQloQ21jiNwdR9Udrm8dRmUCXMnZgvlkXHbWoozBiuY6+KzPxFG3ZqSog5T1oX8xf
uEc99fINaGFuzghOz84fkQiUjo1oKref56N2ksSihPS8mdQ6zctc2dXupL0MAEexCHQfoRgLUgeJ
Qs2TjXmnArjzNfHmGpd0aLmt0djXqDPC7fEXjus9o/4XjrEeQQ0oegRBIBygPrwG2427dH5FLpPf
GESNyxXzzvgq07OrhYZHEzRUV4LPBqrBvU9CtIhnRYsm0bQgd0n+U0m2izUGpba5wwqeNpPQivAO
3es3040SbcZ5rBCMQnbrOzC/dtQB6dDAUC59YoS76trNOEI89/ppThhEkZlCTmgv8LnUkr5oYkEb
6DwN9M7eO70UhmZvxnyNVTNcOUfGxEAy/2iZDJn3KeOzOoF2iGUl0WTIw+2H31l6wLs/qwMbKhUN
ixQstRje2L3Z9614LqPT/ni5yU0IUPJ8epZO184zdM2CPDNsbyp2qD7IU1pfqiSaij0gXssThybV
7u8UJkohA5Y8yahlbgYswUupgyjUSwqS4tLgTviLQu1e6vMibF6714TVQbja7HIZKWOlsTCuC7Ll
Sng49Ruq4sWqpK12aF+UkjAcD046RZTetZLokNLBiQ49FfEcfnTR0QmbH0eF+e0rj0tIGdAoNgpW
9l4jqGOLnVpsWeVn13QaONzb3HRZF69PGhjfPmaHEvO0LzvNxVsc0r0E5/s0Bcwc6dwASX/HubEN
1ZNvyrMx8Wil4vbb36kZBvAh2vhN69kCyQoTqymr3N5bosxx1Lm+OwJJDSZ0HE9lPvpIilTck/Ru
KCccknA879IX3W9WwCYkQVo5VFtGN6zJk0+8vmslRhseterV3vzJD87V1StfjXNq+foJn5u0gzUW
D6MpNX/eZg2uj9L2NEJaOZQFTqheh1f+oI2YpUtGT61Pm1a6TEvqQzE6reqS8Koe3sBHzy0gHZcn
OMc9Hd30ES8qvIzsV9oEZxMvjz81DVS6pb5Y/aG2tcwb1AuUGzUpBetqkneTRsHBEt61rVDkltoK
Wayu1E0G79FPyq5Gk8CiBtAjG8R/ETgPwB1LKBAwrca6i/UMhx//+IyF0z5zkG2eqGRPf/Uwlbis
vhYSXvWMH5wNuJdLLVMFhem6Z+oCO1Tr09J/IUpfIt6MSpNF2T0lqEkJelt6w50OMdm2oK6uSFza
ZL/gu9u9IYJYQ49W/lWF+6pOOertOdWujhKpm632yo8613SC1GGpkrj0EMKZ1gLnbGApNDT0sTR0
i1uFOKu7LPTxH2/pGryuLwDl8vP3GJ7E4DpVKwCWSMHSbP8JMoNJXhamw8oVp1H04S9DLlR5HUsF
TS21WWQzRnjwsMAdIUBgtGveIWUmG+8bJevIcWrkUuF52dQIZ+ata5nGUyX/hUjyTg40A3WXGRuV
SzAL9qnx8vcZ9iBLWXH/bQedujOYPretejHXMXQilBDL3dqWep/AVFbqhBmrzzkNTdYEfdHFxesG
XTKUN3ZFA5kN+VtOC+EaJdM9k64xnCQ4W3tv8lY2IA7aS89mH+2DXTojDjJeL8TF/rZ+dPvcnQNf
oQxQ93JojrroQ6HVk2ve+7LQ4xRlc57jeBlBCE1oHA3XVKC3lMJjrHqfHXaq7Tttqvas4Hkwdxxc
Nj1tOTDwVLI20XskuBn/vwcblwoyjhoQvYFnR4E1aQw0PGZOxxPjsuIb+gYmZzeJ8INjUQni0Cdd
G/F1Qab0j0vePu6DzW6F+D0KTfouuom7wK9H5x3ZTkOnpDjltErAb1ouzONKB3bENSCXgczxmkk2
E6VBD8tNGvdJTayr0GhqJnlL2OH5t8Q7flUGbKdREySu2r/ijEGfcuh2qNODOBy7bnfPTALpvNWD
JJuGQY+CedI872XBqqFh9NEZ1Y/ZDNoMN8V6/MIJlr60td/GalPhAtMF058MM1cCpBdWs07BKC50
Jn7Eow4CTkdHCdH9tPMYGwFlxfvgbbZSi04BNz1k0JS+fd6wjLusGA4YBcuGccqOG8Sp48257xzf
Robh+OoDNfY3wXTpXbnaDUS25p1j9bJf+IE4bzOJxnwjKssvCqhFOreHqi80ZEf9eydLxp9oTEgx
o2iS7g5FDTcZKeWG0EU/x6cznPYlj0mkXptuRSx6X7FYByW5hiShpTmZq4nf9JtRJFvdbwf7yUja
8M7OKLCoFHRWjIjcw90qAgM/HW9BG6tLWOZmni6it+BCAyXmHKVkCBU5CQKvlfRUL+QwAN+o1njL
v8tQoMdnGqEJ5TDYO7naBKxZY2Yg0MCqiRnvCdLnOQ3XhQmADD23y2Lc3LLyLvwEILq9PfPUKip2
zF7G0dQN+OKxQGk9ac8BHQGkoWsJ8D6Pe00ymEvVSwiNtYjTkHyDrY3nRCqCIEz1eEIh2mimJM7T
qF+Iu1O5RLAgHdufRPKT1hrsUlnsAvp/4rTwmcHxBILSmHtKVou6/yAACAs73uX77IIWLh1LBjcH
kf10ZfO4V7YuxZS6cGbwHXdgr4Y/+fgMp3cK7FOlFvI+bEkQ/1wBYpj5bQAlm9Ag8I0KMfh4Khzn
XAPljKzsiY5eBpH31EcQLIihKySB88a8MUWY88I0VTWeAVqrKwphhDRrW8aYXRcuBgwFCTmcsz4O
xL8gY7HVpPtzrCEfgB7kUr23xpeiybAKYM+U7YgXw5qlZfe9+rOJ3chewO1c5LDu8ZDI3Qg4zCdR
AvJ3v/NlZcgFILrF82a+1WZEK6rgNKd1s+FyUFhLqC9srJjZX3GZ5Z5nRjMMLYyCr44nmOR2KcgX
cl/nTi/+t2dHGRqtUWTDeXKaSM5Z/E0KJh23Ov+Hf9hfoi8E/BGWF+2Z9evv50tZnlEx8hZZl/9y
ZCPOodwjkp7tJfZ2DJUqJrI9t5XDKtKjEN2XqlgY1frGku0gVtkuofUSYlRCH5X67vGoet1Dh3Hq
Cbs3ZGdRzK22PJpJcJ6wnfhq6uZVNqibxqcHY075XLSL9+y6SzeivESfzeZaNgrOKy9k5NGmf8EQ
AywAc4I6z1oZotW66KqJOoJvWFgBCBV6G4+YZLSx71qodJ6t1nF5IxvCXQPig21+3N/GgBq1uF3k
VxgyFV/vQMhTkfKa4q46AoBgWpDax3IMexMxwxiBNbRWrikZysTAxXwesPp+hYglaWoL0K78HZFY
8xWgBpJPIwDX+RpQaj11j2lJFdrfv/8XnTgZmLdEuZRLDYNUvZMwCX/vdwGCr6zgoRb2GwlFzuA2
3Sr6gEIdM6Q8VphmHFYuv1brT353siiI/sNA5KT93pyoH6VXKFNJXeEht9nRaz+kYSuZXut0NsIk
l9Ga6bnfAWu+m05rsNrPC6LIpgNjXhZ7H43FSXPWqU9Nhk9tQLRKrBmbrq+RNJZJPBs+V/KCZYAt
HPaOnoKfrCZ85zJL6iKJKyCB0a0JeanJid4ahL7sZG1/Y9q2jeMmVkHgsLF9YVYWtrCOXE36GD1E
ItpyEW2jr8PH3DPTU6EOU8VJHgNjGLt0Y1oGJI+XSylm8d2pZqpUtovxPRiIAOWe0VEBPqhgs9Sw
QbmfoV+pT2gMOQNAdzgM6GUwObIhTFG/ewDetSEar9SNGfDa+3XJJZMCVW7WMXMlxmmCVk3LHxL3
G0u5UcrBdsJppC+y4s/+Oc5bf65yLxlvHwQF9gx+vubJVADOgsN+KKvySSf/1E2MnDCLO1hs9VWm
Yo4rVa1BUcnsdzqT7GPXvp63dq1C3/WNeuE/orWuSMN3KnpPDrMAkahh7C/hOcnLCDkGWNSHqGN2
WL39C9OWa7AXtpJlzcBuJi3BXGK2f4jwVuPRKABA1kXoacHsgwZHARPX0YPQz5KrsFYFSS/l3JOP
Yo/r4ApMa0/+0xRA//b3+txC1xkcoeYBl5RSw6j+tMdFKbEhfz9wFQ7xbqrIPBz/L+R9MuCVTh3M
mpDA0j9nC9W3x9WEoxcAEwHjGUrx0w+gW8BKkvL/tDOdOpYAIHb0u26AhoJd4e+YGUI1zsBj5lGz
Vn7veBvUceLvQnU4T6AXJjVIhb6j7YZs8weSgc2Zip8s5N5pWiEmN95Z8yhnRJbeaOJtuUik2ANT
7ReTM/7sUdTKuWZNkl80TUggk28FSscHk3xUgWYCTlBnOlX2w/olvOGjLxuWD+mAdiy0g7Mtq5uL
zHh8jjoW69zmlNBjS718v3VKTUVGPwrgCncKLeOXe0zYbZ4Dskt5XZVidMbgpYmkEOYz6q+S+BFS
E+HYIsQLTOIJFFdBWE1Ai/2jCyx9VKKssxwyJCdFtGz2wyPk6qS+DY0jU3JY4Bf8KT0gj/BEkr5X
XIkgpLOmRrNXqcORadCcbP7MVTX1b/WcAzCDd3EDPNlYfSdJlUQzX5Y1mO7Mb3NwVoqepFq8u4Kg
QjUQcYojHRMxEjKlf03eyd5100oTEynkr+YbV4Z3aaG8APVZPBRGR+0J9RyADDxTKSYD3E/A5hJ4
KRc7CvzkeCdOf6nsGwBP3TZPhQeATYk8kgKu6NYieKjqZCtgFpx6eFyAlpJq0mtADEFrOI0MaLeP
WIBdyO6CgvVOvPEBc8mu8VIGLp8mM/TM9iqg7iRi2eobfl4YyfDQFTE5+HgvSofvIEwSjt4n4X2y
OQhVN2rdrZlJaR4/aanlv73ICI+HsdJRiPkfGVrSnZMifz/8qm4jI7y+tw32+9AD/56RRTi7Oebd
DyHU8ujk2KiYnKpq8LeLNTIvO83mDFmC5wHbIEtbVW6wAST34KX57aUORjer+anbJD0doYBsK+WV
qVE10ZVdsMTSs0v3RYEK1gslU7GPpe9oqs18cPrkUv83fFI26utSIm+zwdslnh3Ve3cz5JST9Pz3
WlA99CnT1CJxaOykwXxpEZrbvEJZIFiRgfV7D9yGH92EYFans5uIKlib5x5SkzLVOy644pekPEUV
RGOoELXkdwg/npANwrB8bDJc/BgLZ9z6yY77Sr8FwSK6FI1t+1/u/xO304LaxZ8MawG1uBgxuHhR
uGGqxyGoG2C+rmcK37eQKLuOQXuu78HQ0xoSsXk0uFu7ixKNtLdEp4iRQKbmNYhfVmWkcJAtPGdT
Ozvu4cq01cY3qRve4hNyz6q9Xni6xkydqljQZ2BCq+M85aApPmH4fQm17a15YUIwRnXo4uVptm9+
yjap9qCSuzXROJRqL2eEyV71jyEQ9gbYFNJs1TSWMs6c//zvfjbSH2L4A+t1VAEpNVDu4LQUkwLo
U+4PKh3DbKjTagfR+CLnNUuFp9ZCtPLWCx1Jg7lNefXVS1mbnf8FXHytDzvjhVeu6z6NIvzcMoWP
WfiUJ2pwcyNF+7eH2cys3weyBFFro2slYKzmsps5Ar6aIDZNk7+3jYe22/jc4oUYy9a8L2ww/PIh
0Dk2OttnewmmyXT0om8MbmftNiSilOUpgppgkS+kTIbshjDvwPqAjo544J0HxG99q8Zf0gkX2qIk
5kjvvnPIlx7AsTq6ol7Xhs2+TM8KE/0Ib46Sp2UITZkL4wdyqrB/F8y4nzJ8VIROb3gmcl2fqFiA
Bt1hOl8wxYKjX7Uid6JS5LWWXo3wk9d7MDMmLK2BKjMqndeipeoN6PVrvd7qcqv00U6cZtekyj5q
Q0Ww31/In9BIO65kxYgWiaIdD1r+F7p9/8FiBg4Rp7egE8yTlCZ9MTKEL4Srfc+NDTaPnrwyiDD6
VlZrQo5akBTJzh76dPusSEA1D0EMGD1dFNmzFZQFX4dR61LW4o2mV6dQ/PzEGB1khAo2r54w/LjO
/33cC9zjg8zMEWHWAkcWRwZlCnz0Cyy9l2GRWG17w5ffr0DDEUIEDhdss6+bDN9gP/u2xFvScQo6
sJOMd/zvs/pQhSKk5/yGa42K2ofhiA9C6e/G3M/KknsaMHUUMdhuR3Dr0wCydZnD22YmRCnYhqw3
eBgyELEtfT8rr9HDAUIQno7Q6p/SjcJBTNDycRQVSGnddpb6SHm8XV+J2eKBmVa0YCAOBM7c3ql5
+wUI0Kjmi+eh4u+f3ARBYYENJSh6gzsqjYV7Xuu/UfNbpwyhld7FysBkkC+2EaVWIMTL9LtkGGU0
N6y4hipIBPHyu+JebamJDYUZRVggWX5yjw2RNGLgvR+km4T4rNFDNHBE2+clqQS9B+FD9nKVybH3
WljDGhldWP8XL7S0kyUzjbr0Pst09DncPnP7FdQiOA6Is46iLeJpokhBJoB+9r53XCI1nX3MLic/
rXjtq1Jnxr2cg5T9xh3tm1ahVBoLJLARZ4Ftz+6J/iJs0EFIiyDZbVJS9GOciVdZWQSL7DiEQmh+
9umJ8IprxSqrFv5Q96N5dIv1Zi3Ttb7ttAMKhvF34xZKppNu0dcuI3PllWa/EYP56EtivlR19Vi6
K0RnP6tAJTBfl24BwHFX2AoZQCQ/Iy0I0lfdZ7YTlyL2lMhWcjugc4XdnjMmMUUUDctt6wziQHJd
gceDRk65+Y9NPZEPJop3F9EDUJRGFpECrOzX1uKK9YFqSH457UFskAiib4t6Amvw2/URxskcFPft
8LonbjvdBsatwNMo+/dVyntkOvnbSEvYAoL8yLJ78qI06Y0C8rtqAYopiJBpE7XivyKcsLFbreec
mjBMeH4BxTNVz275nEapYIoM62vKVQWQCWFXaU6eF2rlfRUNB4rycfnaFnmXJhXbYmw5ab7ir1g5
vUDHGFJiDFINPyac00DhbA8Lwq/fZaXgQaWiRKG9cw3djvY/VeBpORBkW4PfHfVwQ+B0J0SbUBlj
D2shFOm3duCKqJZLmuo+XgAUUrbq0R7JjymQIZ6CkOXZCKdGlIPx/lPkMjSY24jeOUQLohwrBsle
f2EtJPLNLFFCeRtqvU9AYqNpqOMNqmVVyld/A1cuRKV7a9brGa0ZyfQ5pXIgfCtd+nE79xCDP5/c
14qFRqv1ZR1DKHodBjR06D0vGIfVLIXsS7Csb5lhHLLEM1Qzyfm9ct6A36FgoeWlLxHYFLoxQUQ4
gTUpwHHCQ+IeUvrIDBTkccDNl2P09IyX1oINY2C5+9Zfcvdkn/BPPvz1GK6WcXuDusfKTEXRVgfb
q2WJENsFFNKWLF06OFWc9j2UL/KjHhrWPIGd0gbHfT2CvrjSnqQcplBGAAO1LUwfO3pUL8iCKyDy
5i5mVRmh+J+E27Z+Geh2A5WLtYRMZQSpRJs/Z/5TcYPF1gQVHns4556oWe7Oumua6ZLIMOaC6yWV
ZdwumCvuukkJPWTr1uOWgv6jmuynIs3sIIWy/XZsnrG/rhre2zY0qXC8ReApPfS8Um1STVLddN/j
QYPuRxYiFsq8ZzaXqgQSVqD6NDVzjME0GKL/6jan+C1Hq4+x7OCLdkBGOX/q+8TsS+yXTGYLDxyC
XaSLOejTRkcrIwaFp8LojcFlyjFqsLhBAOHMcsCxSbfYZ4up006bVrqynfNuPG0BU/gbU39WlQIK
gtJNy2GWIN+OcC9pUkC/Mt+6MA+r/TN05g/Bl1PvX4O/S1D0Jofd4gHm1xBbd2h/OydXT+aqZcaA
ZIE2EIr6k5BVjsmh7FMd1IBwjJCBWfwawUV6ieQRqXqQpoHogMsCTxYvxkvNQ0RP4VSeDMA6aHEp
7+fQXiiD182QIShpjwmyqoEZL2JTIMsvo+1ZI4DdpF33bmxFssAzmHPnHwV0IVjwrguk5kVaOTcK
IgR5j03Vdn86QTNXfkqhR1Jzp8I3uX3pc4ejt/EINnaEVnEpASwjVlJwhcavrPZyWZoNqQDxo7YM
RgiACikeFh6algAkgIiOTqR5VjMZQIxC7d/y+B6C+q8imCL2Mjrg89V+UVuubDtS7CUEUDBX64L+
clerrPnUMzbD8Kmh/mgUSVn22dcELJ+umMJMpOrp0/gf8E9LGpC7qihhaaOF+/uEMutbPkY2kU7y
iyf1qQm+UpZ+/kWW7Y17Zd44mXBC/7pAWAiRZ0E96B7cKdaK1HQr/aMvpbQjGbe1SQNZYWOFsqFu
V9oO8T6y9XZ+1e4eT5CwKlJTkK62qTsasc6tZ5hk6XjwZiLZu/8bZUzwijBG7bq1Rb3ndv3BHlZM
fBq/Cw4g7AjHqckc0p5GgyAN5J9rCiFuFuxE+51gKw7M7T9yJxQRgPtmaXWI4EuEH++cOUOxlVpp
47ihXJW+TgBqlSP5HXDKztuH+6AVqYTwpJLQSVCt8Lm+zrXh0JLWF5UdUoJ5RhmW6zohgLnoAeZg
Z/ZcFdSEcDPhvl0+brg/ifp43P6sE7C0WtPeVveQsRL9CNxer5obUai5QhtIALuZKxh7aj46fpX5
XJ6KfPW1yoArvgmXfPHUCZQyVzEAQQ5BBM0DI4LCUrbCHb8RRY33ij7gDmanMRAKYQeun7b/2lKt
CVjQXU6eLaIe34gvAtT+oC/DdR727fu4JL3VL+g/dbBvEX0cwLEp/T8C8JTnEJKXl6dHF5YXZbGj
rKyscesWYdPBkEi7u1UA70vRlOku6oQbpU7ADgms+W/uh8y2QkDcb/biYSP92AW9YvlQ8aAXzw4w
LaRi3BheuJzTE52EzoaHNI5/r99OC5dZMGb43CV5apVlsn5M+G5QhI7pBY+ZRxYjeSYMEmk0i8L6
QvBV1gQvt0Uuf0QCaJAQWvLjPjZXB7/Aft27qzGRvR3G+k8geCHELkZ99d5rzxEf2586eWdp1bPF
kEcD2U2igSiQ4iroFnCELuOppnu5bIirksNdaRgxkk2Flznpzq1Qkyd/SYJxqYU4iauFyU/klyN+
nS1jiUURAHC3PTpx3jD+OaTNxUqRfz+dd1RVJWOXREfgwVNF9AmUCeGrjyVumz/ni8bVXY5LW7rd
uZhkuBpSSR57ozhR9rL+PLqfsLH4i++23YWMqeno9xUmUFzJm+zVJ3f/djnLZp3X0zrpagTP0Kmr
66n0Xf2H6LO5a4HiYVCDah6W0BlUKrSsQBpbNCoNlEdkcvA5I/tm+NIf9iwRIKih/vZeEC2yEztJ
hprz9BQRMQ8FSDIa65g614TBlqPBu8giyrFyMwRCaFk3uOaMsA8h3aoOQ4xHatmDb9kMqVjeY1QD
mCVx4g/pI6Za0mecI3toipV0b46UXlr6tl23ah0nlbbNhPSxLaYj9RXDrVW4jOeQjTZfO0KqNP4L
PC379YvM0ZNnf8/nLNn3wME6sGDZgq4ewVCRqJGUadkc1cm8mHbkbwIgPnoWT8M27GtdEsQZvChl
DSCyFwrmNj/PN5vYk0SuVqSLEPVZ4S08Ap4prorYBAxdOmE834QQdYmZ72qZu05LvOu7RWBHw11S
zNYU329H+oNwIri6cGerQbAVoBnVnVygfPFyyPB9m9vG/XyfnZ0YaHSM9Fgruw4kcRL9PRUQ/VfV
fZKwofG84OJYztpj6B3rxs67/HhaTMtLd3qO9T43Fo+oChmNaQ5zsFT74Ox/vOs/48M0gO6ie5bv
f6qzhGLa4WmelkzV1/pJyXf9KZ2/bVBH6lpr82Xc5VW/h5vQIVSJ3dfW6FlWNzETJ32fRMsqjcCv
dNiJpnSyfYDRAi+4SuzKUmtFVRbVqPo8GEFDCDPOtB5Ubqrs8HBvlDHtPRuVPiSk6jciy7R7RrNv
yjyrkreZicpB/1HKkAFvtu3h0sBtuA4nqFQpBN2/F935XelvzGaZQVZQDsaNe1XMXh9dJ+1Xm5LK
XtJXxcW6M/Ufqlte8DButD8cqIXWC8HTAmErpkxckDPaVvBDR4r5z6nGxl5JrnEnF18SzcQsrY5D
bYbeP8c0gpY+3j7b1vA/RtY9J+g1GgMhbHyGuPzWgfID2QPPDGpO1jOi3M4KVXNxt0IwS66N6Ih1
Bg8D8P+2JuKOaNRx61M0dcrOK2I8uUrxxnCaEvu9C21fK0wMF28RjNvA7OByhzjf0zHLJaXdtrGn
7hAz5P78iSALr8e7NfMZokjphZNebsU9gds36AZDBQXsXKzsEDmcw5CGTJNx+tdVEI6wZq23cjIA
dKWBJXGvsT/RWWx7s8JLN+SHRD4i/ilX+pRWfwZJXg8F3CIxbbhmgdfwsOAM9CH9WEsO8RM0giW9
rArd71S542N8NtJBBF9nGJoI3acGnqnWPsiMcTq9FQ4ku1VvjlosrHJ5fYniv52BjNy6eBO3C2j0
FD6yGfiWQG0qSJy0vCx70szobCRbas0tnwzNUdb4gmgo+GOHzp6lt1RfAlFuFJGwW24JuQsrvRbT
oANNIS0vonDcqoCUtYBkSIC01E4Xu4inndXsPNwMUmTgcbjwMESJouUYCSaTTLBSTBDLoWTIsn88
FnW2pz51Jg2vWiJEsvpo3n3FMmSRAYEqjOkEXigJOIaf+n3Kq6h1+o3eULLZeRa1JM9FzfQ9YmVm
6ZATvvVEtUUcOnW9Cmq1ByRvM+afnzWM2DPb7rny3L5q5wZZ4fRv1qHlP9lSuSkYw59RR0qh5cv9
Juxj/ZmWlv9BNdpKA5y8SCh9hhPEE4d7dmeS0+vZMKKuhutDe0q6f5iApXrmsg40SjCBJ9yiSwRl
SRxy/7XKVVSqrek+DmP3/luxKCzjuJRA8dz1rkU03tyT3MqZd3eIx0oOkOImXHKy6/NC0J3btKx9
Dqb02fgkKVzLcucSpC7PXNwm3AkveQeVE4i0ZVq2peOvCgbjcJJGNmIMCDICknYxaCNkgO+UVQ6N
Yu9vQ6g2aThEvvkS877p70xAn45dhwCEuJ3zUAK0GuKgJ4I8JbdmsMjT7s/2Ea392F/JyMvS/q/i
R4Y8APBVu7tfZcqCxwlPU+YNfK4LHLscYzG10iHir4bdzG45s6xPnF7RAE2ElBrT/uPm7OWO2fxO
tx7rrj+UeFuPVKPF+kbcgrXsz/dNwcnUIpB/UMCCpuVV4R4Yru2AILBHkHE/4Ml599uQjQaJq2vC
qReN5CMb1JsHGT1b0ddFv5/aDpcZb1jpcd+uTK64XL/ZVxWHX3GAOrI4/fG6II6xe/PFHPHTC5MD
c+ODePzFoFqDKIzaSQw9JIVsAe2KTz1IcdzePCpyl7oyW16TJS5TEGKATeu5MCfcdIYLUv6jX7r4
sxYLs2AuDNXo2A9GuXOfEXrAErVfqWzDs9NSgqkUojtevbTFPc7fFk5lSVfRdlin6SG4kkehid0P
Wu7OSjAabNeQk3jk237gxz+fJ+ds4kdV3lX9ZEG3mOfBhwmoFr2mnz2oDqc+/ysVezhTU9Z4CWnF
Ly5dG3IpxEcgwQj21RHJH6ctgW8HSUY957gGOEXzzxta0wk2X98t+5lTdQWpvsneJvIcGlpmrpwo
JklQjAg39VFK6AJzYN8ysmzlazLsOc1LwVQyYV46mE7yco5hNEgXXLVt/1i+bJ/Ot+K+VhReVZcj
dNiYDSqR6PZcKJx2/XE2ozZQSLDBuqEdjAtEdgG/tFCQgducJ73uX9wlwhAUC7SjDHlzjPkxsz/i
YWFzfjXnb5o8O5mKny/3dMSqGrVxfIGn5YkG66DTp8k0V93ThCrk4FXD2jg588YfSBVgdc8osP7M
mnNwvxr7pNCKtc9w+zXf+1YZMeulSiex3fZvA+gX4ZMIvwYwyYgKxmUpPUl9oHNgXrL1gEnuuuXR
jnOfzwUARf0VcKxE57exjz2ts+3RsuYfxdEKIFeBgKKDREbUJFOeQvnyTHx8g7bcDzkhbda9QvI/
qrOcyYeBAfKbaiqwDmD7anRfscoCOoVI9UUXCAuWzUCT9E+5xx9Y75tPV1kLTsdSoNm5eFxYM/4x
oAumK4tERZ4EtyJN+fh+/hEJHHvEuzc8VJx4miB76NXlp88rxpgYz93KdTbQ4NfoDNGFTFNWBsuS
wheaTFMZNXW88rbDdOzylNG+vjOQS/gqT8m+b3F7cUI8fCB1lc5i9N9W7YP5ssjcQHXiULzKVXSl
9wgsdF8NUZynH1/yKO7jLTJ1p4SaKfDZtPKFZL/j17oBClirYJryE+68AtR2htF8fRVQdxEG+Qjs
nklfAVtD0fzSWOCdLdxtHBsI5P/oRavhgaIhc87scu0GI0xmTpx8wCSvZrmGCl2ho7VYFlQ+Ptl2
dRD2fxGi35j///tHHGGhztg2z+VaQPSSDiZfAKqFbc8jodNWCyQzBeytccYS+h6WLj8ptRNlHwTL
N+cQvtmmd4ybStUHuRha5easv59slwI8WQbiZxpXK7zdKjpvtafHppw1Hkk9mcMSIavE8TMm6rax
HHefG1Efg0265qwYn694fIFkViPcGQW8hMie6uV32+BxqS09hibwYgeGQweBsWy5wGsbteYRBizD
yCrTlHyNHYDjbJsO2N7zwnuSLmpfC6B74GUQ/ghP2rgNEHCWxHZLyAJzWhGIb9nzEhFBaHvubAI3
HpuWn73GoD4+aXMlr89HeUKMrgNTqu5FyEqYUUIJFPAHZowTyD4M+Ej9QQ0hcXbdvlLPZLfqKmKi
E2C2b+i2vQY5/RQzWftUBjqV/ioz5HPMsuTh1Y3q+uYlHCOnio7O4UGFJI+ol9YnvQlBmmQz/xMd
QuBW8GVpMf+XspnQwMvNqSgF5voAu0xWkQWgLPxX8LjXSA+qZkiRCA4pUJ9yd37lypmt+AF6g7sb
y4KKeNZwM83hhHRyvd4R1cNzsH9lue9+0DQFjGgJ/uU1HhHe+NQbBQup93Xkr1RdlPp+KIYqY0E2
5hsACDlB2lZRiVg3O+39GvOFKhwRfS0ODeV4xYStZnIE8GrpAny35dM2bbZs2oVBl5EppzshCBYm
xpuaqC+I3judncVbQNwGvZikwPCjMQFlunAXUJKDdum4sqgA9i2f3lkOQ86EaOeNz6DOlQ8Daauz
mIGX5Fjrnxf9vKGsemM5SYESVdk5fI2IpfMDlAUwO6ViOZQpCEAY3pMiuWGuUnV7SQMe8tQrFZmx
0QQepswFoiYuzJrkVz1lVzpDqxaZ9zJw+aMQujWCT8Py5eHUicK7aMhZqpQTTdtwP8mk3Kp+k3e5
udgrW3iJh+mvFD81ojp2l6pUt+ZJ+yHtebETOb5K098rGKCSPtef/0qtuBTWF0/MzihV9/Zlg01e
DOjj9Yp2Pe8DTsxu+YI+Lz+gXkq+++vgEsu4+T0ldMsUBANshqPlOmwdCZjAV4zaXG2ILJnTsfAW
bRo9vc3Dd8t/bCs1gWH7zqJidaUrw6IHqiLTWzmkoCo0OyHvfFJK9U6ONmDvvxVkICSlwUG3qi/n
MPqYuDKFHcFxXDXWxU97XTDClLFmPB8BcW/ZFotB1KqLEq76yi0okvesdsYfqirig7CLzANUH1Yg
VjbQVTVANpVFLFpV6f7xkkDfMiMOUCUwUQyH5yYskPu8DnWMbkNrCqxAdMHcuPhXF6qxbACFUVcX
Rbm0cutvc84ua6ydluVeXq4rWodkJYAxGXVnf6e3IHoRVyedaicydpdYc+ZoTx/s6HEuRhHDnr95
dUh2v06WYgj+yGGVoEAFrDe0ZYv7E/jijPtIz7fhThX0dzOR4LG//YyEYBlXsyv4IxsdRD5qTpgr
ZHTkY8MZSmQQjf0TJIVvjXoDdyN3a4S+zqBui/im4zLKZLtEMru8K/dwpmFSW75OF/GmrUosknkV
KvI8VFMM8DFje1Ln1M7XKbF+N/YbERxGaAEQUuTDohmpR/QnFGwwPjiVX96AkjlDtLFqXaGEBZZ6
HmP2G70AzRmEbtTr4+vgS9BPQn0oT8xZvfNmxCyE1ig7ufWaqKZl32V0W613ARpxUFlA/WyccEIV
qPNsM0hPp0VXKfVBG2LOaD+WY7eIje4s+5qNaENtSkcXaOstf2dc4aGddolrAVKcUKT+ITkEdDwE
chwC9cmF2WNq3EUsKaY1D3HEMadRuenZrmZLq1qmhrkkJ7pZ8IwgTN3t0EMTK4dd6TWIg0XIiiyy
nKboxzBBWBZV5cEpQCRciFN0z9yfEzikCZ5bXpYxv3DsbbyFKavJQsgtd4qxSs09m99z1JLE/rOK
U23Hg9lL3xdkVxy/NQeZnpcaz6rdipIWScm3PCvW4L1Bz4hv+mLVG3mosbcMdSQl1GC7KSSGRz3a
ZQ8ezjMc9iSZ/+PtnBzBxl4LWJGYe+6KRtv1Njs2tM5fFISLVTcWmgBvLfMKX4ivSEajMYWaorpA
Im/c4wVLbJKHszOkzsGn9C1dYhS3uFPuSzWT62gPfb25VgOx3Q0yxeNearB/YbQzHRsvNudS2Az6
WXcTbnKO1dx+4d3LD20zvX7HsAc1l38UfNWWoIHf2yoMIXSLekwGfVAaRJQX20dFbITdvKcfKDDQ
WFlKfgWnfNbBYDmFBRTtKFzsTaitPfvWFPft8Hl82a9R6FfLRo0td4UJQvMCJBfT4jWLzjOPL4Fq
OnlQx/CoLVlcuACgWjPpgwDn0pfRSg3EGgOe+AcynvmavTEY0J08Q47aikv54ZEVLDMlCXKYj1cT
cboyj3rLmAF5c3+Hqp9+PhwG0iWZ/zFovp+FtS6uyAeZE/y8kJBeiFaRBLpFsm3a6UkOYrU8hqDE
fRqbmizs3uHyjR0GRrbwXx3g+JXRJDuyC1IDFXQISUqWjoeeKuB79kJLluVHqerL+vgXigBzp993
YVzliwkddD/373nt52it3LUtVTIMpUMzLKQMRDUTKwtIhINHKdpjg/tC+Aes6TVoUkLa/crNL0Xl
bf56TKlZNaS6bAKDlQ/uHcs/bjNSWq0hI50TlzHmoPfSWTMcXaOw08OfBvDNNJQQKiOHQn/zQpsj
1tne73mqN1jrnkStYrwLue308tLN3GP4YTC9AzajVE7LWMGm54Nb3FrTF5c4OvH9dee5nV/Uhsew
E59U3mR3hcRA1oKy05mRQCGGZ+C52Mre+1eJIlehHCSRZvvfd25zZi86hRWnl4KCF5klhUS1nU/5
dM46XT3EqiKvtM6oZ/6q//Ak3k4tfvAeJIhkW4lZvvi26ZyiC/1qs7IZPwDuB3eaJQqUUTZ9DBHf
5mkWtV6saQ3EXQTZwsbgd5X6eqdhSzNDPnaz6eSjHCK4oKvDTDzystNvalvyC/7TXvh98bzRiG6M
v6yRlmSLsjg2QuMDEnWCymsSr6YRDXJ+8enMNtMjxYOBrru3o02HcKk+1MQ5Wn0cB+I/hKe7zVld
ZRoDjzKxKOF5u7kskXVJR03GGf+R1KyYuq6pGRPAtbM5YJTTW5Jk6cgPA9aAcq/DcuIfRIXw0XYU
H45cSmO2yJ2zcXfCzRw9aQdLgaBj0eiMtEoF35luUIvPzf2y6wKulI18KzMu6wSxH8xJEYZh2PVw
0RtY1w4Nn7Z/6YM7sVzDjmdWEj7v7Br0yvJLznHZESWK6+t2oWeTSVZpP+gx7PXjaRcmiuW7OfAt
zQ0F0QFMLVUoYWeLmH6McedvpSuB6rtMuBV4f7KxsTZArWGTy0Pw8vIk4UKDRn6x9U7GIjpBHLTA
hKhXTEUT0Gx2u3ZBFLD/Bn4YY6wrsDn6Y9d1lk2KasAX5SRqrqhz/Z9V1Ajgesrrez4APE5kVyMF
OJdKjW3BhDpoJoKqPSNCMBPyLIMX7hD5IFgSSVPKcpyLxuMj95zr5A+rzC/oIWKhyDbWlBXDBaMB
jKVx3ANtASFNqBqIM4bttvj/mzP9c+MSoyMHTwNPJ+OCZXCwen8Ku6qh2ZYMAkNEELsp6lH1nukD
cvpvokXY0lYR86e0XKNXXC9FC6+NNe6Jd1zzbmgBFFJUjzKIwac+k61hPJ6vps7lWJcDXCiqXaNU
QJu6QQwlk2WrkKI5nvpZCOYgElBuTRkr2mjKB+adzuTxMBaKHaFJkvqkOF83WG5ORYUB5A9Z56RT
ZCl5ZBDsEUj2rYU2VETv+NDhH0Sqbyyc9y1YjwSrHE1OhCJhV4uKwFHK5wTNdvMOaON3bsiyiEFC
Ev1pQjl+sopNCKxIq9pHkkPyX5FAYvrmZM+n5uD3sw8MUeM78xxD4qVn2hQeWicR96wrsZjYlnC4
l73FWeOv7F7JnQ6A5nLoWHSemXGPJR7EHuGDXCuHSdEeETXFGIHhzdWGV9aLs0X+vNSF1pJX63n/
p00bv2WWLlGXE4cfa4Lxar9cuyLOCB3Ut8UfP/0s/lCf0plx7ZjQGXHiQ4jVOafFVsE9sd5jOjry
dioUSxOgGKkw4rUcb/oWLpslBKPbLGEjLUixqUbY88clmADuiCjA2LCAVefv74XL8E+P7KleBm1w
DbuQ3pWcjYYApFxx3uFV85+qLE+LQ8FMUYnUhB+KQj8vV3lzpJrnJzx1DvFB0ls1nIE0541ZaFNK
MrwMozJgzYpqx85vQrTn8yaRF2QFbc6CCA2xBvHb/pb3d6ZonPB7JGZefSM+nv1bQSprp3X8V+1n
IlAOn4mDSNQ4cN/Vf1P4XrKIUajRVPNBnWmr3Prm4Q0/3TbMqriA8RfAl4Fu2nGwdA74EJuzwUIs
EMQKEZi6SG6YCxE+2YJO5Ggeh31UvS/hhXWTc2efKonYpfaLp0u/xy9Qe+jTxsqLEpLa5CKEWoXX
aFGP+yMfKFoMRDbvyV7pJzDcNWc1QqzMC+Wi/MDEAlrl8VPFQxluHx63XzL1zl+oFEBqV6GzgDK7
+t2euRYEsr+WJSq8MslZsS3/J9OwZ8Q2tY0i4hF571ulO4EI/WPhf7MyAZ5McjFBKgtAv9TvmVNt
tQfEwvOyFaWWEARZfJMYdiOFKCs8yDg0BRApNhNNuqBQ1+vUph2y8P3gjI8+P6tY9SYSej8XbJL5
Qplr5DoSvOS3pBdCkInidhQO97VEB9owX7V/9Hcm9LSWjugpUNR9ImxYNMH4ASmaD7I9lXWeG6V3
jiKo9TxITfVS4mEa6R/nRyWWXKKQ2p4ji3X8O88gMCuqRS0ybw3j9kZfbYnOzRqAJpfl1q4t4eM7
NdWzWNgQYxDDfUX2CMIe5LyZBERTln2pGKTr+5HA8QodmFCN0noedXPV+1dSlKtduebZoCjz1iWy
B7fRXQwehUi6qrqDHn9ttlyE5j0xw7anaC37iIne0b+Re9AQRVDkuVEMcekj1W9xdI2TVxtojiCn
E0p9yJOKA8oZIUvn50X7PMNYkGJeSltoaUGWYTkDDyWsS0auzHE3KRASwKlgpVWHCPFbgT4+J1qg
s6tqBleayUoMNvWbsHcaTBwdllqSidFVRrBFL9pQNROfHddc/syh7F2J74SiO7N3Z2kzOyy3DFS5
M3outwzUagrW4JXxfZIAHhCjdhvR170VK9TtaO5dMu6z5bbh2ibGc8p6eRK9lp010YzSikqFWS1l
xpkDp79U25nFSFG9AdJtla5LdkBZ8T4n5LazT0sDYo0NWU83VuTfDICA+2Mw99NRWuQMAcHCEE3R
WAYJ4WAOEGt6Yi53WWyLPy/H+/KyCtk6ktxC600UZOuUt2Fn7iF8gHtDm1/qe3fDlQn90s7GHr1z
WRGyqJQSsGRyIXkC9yfR3R5iXbCkWbZKQyq1UTyfvA0NkkUKaBqsXkDmM/rDXn8MIq2SPs7cf3OP
PXjZUg3j82LBqHumw7JzcYhZqPk3ErMZPJlb1CAGTKfYrZ9HXIa2qLH+Y7YpFJqB/OQ/Lt0/wXTF
kNuzf31Rnzxd5A/ie2NZYLA5G7+wPFB5R1AFKVr2I/OP8fZwgUWyyaOzF1RIthhoZKsOYzcc2L97
8D6yQnLciYPZ+z3Ob6vP+CPGNaa52Bh0DlixzA+qETOSs+azNELi5BVQd/bX430PIqHgep+Khheb
TRLor9I9QJLgtOHr8CvOQPAo6/y3gUUDGQnuKPRWAIihRix1alEuMqB+PHfuiKyjCQiMua7/e8AN
u9u0QhmFkQuWXyaX3iEnaenZescj43jC/NQMVWQlwbA9NFkzvrEcYrdMXzJU9uLMaMXqy9GHrY5E
NSUaHVo5PJ7M60QUOAH3DvMHVZJ/XLayjQOyAXCX7mUgcvCXGipMO9PiGuXvgd2ARc4EtFUB6qX4
xbqJvBi5hqzFIu7Arz0Tjitdzwpbh0J5ONWL09nr3U1Mz34pVJWhRqRy5oWVW8ltbYjfs2FXxxFR
MKJ38B/ePL196ZJax+RfAWTvMPfmlK1saEqz2hhNr01d2/8FSR0xmxs1zZ8XDHjTvsGPT/yYTpdE
KrTTRtpSL6lm2a5mZQQwMdfTZMQCyMflPQUiJmRgD8T3mrK+6kp06PlMXYTkkq7mfA+vXGelSvER
E8gt8g6R++sKUsfEHKoc1qulJaj3arfDimO4bc/LTWqanUjnlqsuDHj6+4gj0RCkckW1rBA8hn7k
W5OC3zTtGcwa2bVqjhsuIETf+T8CKXN7vrerai0V0glHaMygbHlY+fpiAw/v6YBaW0rC+dz+PX2V
+MtgSCsMoRfdsUMGEPK+o4s3uY7jxA/0+vvKi7r2Ckf+uztbfAAZIJPRW08s1cuLuiSPH3v8SsKl
qsaL8oTXtHHkGB8gyopJtTbRgSN5rP4UppGc7uBWoq6n81lPhxtAA/eYtyszEZGZRIjqigfJIVMg
Ad9J3cmWmri75jNMBCEat7kdyqO+6Q/GhCfwRlbmgshuMAF4dSgGumX3QArg9qPQS1NoJcndFpWS
KPtqAQf1xAcQyQViSVLUemsVTFAM6Tc3ax1keEiMkDQ2+sDIZV2kzXvdOO6an8OMyi7ifGfdumGg
24pC+Eo765y1mc1Pd3ILOvpXhApSQ0ud3h5ITHyPYO8IK7icC3W38yRd5wxYBHvqfr1bwlsWzU7s
M5OKdVnLgt3RdqT3xxpYaU3Bi0g6hQDr7W2j87PhDpp0dKRmRyhpt1Ck9IHf+Dm/0EUvj/7jlO1G
jkAi9jmzm03iml723rhWZXo2d9IH8t3UHeyvT4cMYjHMKls4lLAeIyKbXa4ucVVj3gfO2aszO63a
wE/rB4g5GxQU9sdZUXQgiZ9ZLR0q+TLGgQOLOOkrbiLy57DezOJSBg5qEoqVhNdnlMZy/ykuJr9G
Ijdcnfh24UdGhfCwTZWQ2WRYLClbZJO4g56LfYZ30KOplzce+bwJ4X3pYvGpCxsiBY8wjrJz/ppS
HSv4mWmJtzRx1G+3SVmb7JuDGkUh5pW+LnP2da05ScZo6WUcHHDpORhOjcPyp9qVBcI0QInn7TDo
42Sl5yx1yLdDdcWDFYLhpc3Rt4B/mEdeS4CpBXOQFhCDNfXkbd4qM2K3lUQBAFvC6xhvu7k/3Pzc
pfbuZQHunn966/zD7MlBzbgtBtMNVPIXzRHNd4eqPvERMwMTI17EJvP8fNtLAn1hIMBoZoGTh3SH
Q6pOU7kz6xfPLa1E30BPJLFE41f4CtqzRbJbI+62s3WbjyTz/zWAKALCR6TWifyIZ68fnuqLR+ho
HinFvV9fXxRrJgylmAjmrUrAIRoUSIqEnHgH553iQ0S+GzE9er2VEroMn3Hze4hQBb3vKH2bmaJv
00s+lxHB7kW2fCR6OyV26IYGIsAmF18u8FP2wlbRpR9t61B2MM8o7NRam3J3i2rw5kRhNzi5RHtF
EOFE2LKfwpc6BaGUqOsv7swYxU5NGzTZnEBT7dL3cKjMZJRmYC80xFUxje+LhP/jOQWxChKvsIxY
+YXLgSUe8u60sBmaC0XN5t/T3I21EmJbrFVO9q6X8ckH/DNEelmQNmGZub/mjxp5pDR/sA9t63Dd
E4lSKj49O1bnSz6oAWF0IRt56phKngwd3XpDxMs/k3PawHm0BK2/rC4UiA/fLr0ln5DyadPTeTS/
1rUo1mkFd0CM3ufjML3o2Fcd6EpyZj6ZrKqHyIWD1Vq8b3CPRakkE4yrK96u6HB+VZ7otB7+cwig
2HhO0truxz53yj3jUDJwqiIhSRFdhZhe77T15SVdubiOfssCMGoqN88JhuIdrihZ8qPmZlHYhoaW
3d+7wGLZCa99WAYjGXPC85TfX1PR8yn9d+AtLMEw156MXcK2c6CBKwWbteCcQhJ+2HNeUK4CtGeS
oda6P/HaSEa/0mYQclDbr/HsK8+bhhB2OOR51PuAQjNwuTJLtRqnq7zPY7y2VbCQ1sNEMbTcgS3Q
L5cRzo2pikulZsFDrPzfSK6prZU2n1Zx3sgBpeOx+NY9OmIH6FqjnYCSVlSUqNrZpdhpS8/D+Q8/
1FEyERYNE6chHVczL824BKQ2b9guVeOGqebfxhE9vmMkJAKCbJ1A7TN6oW5n934dbxIxGGGQcXwS
paBuuncpbR3TBCBSoM/bYZ6XUtaUEfGsoMFmLIfQZV5XKC1bYry66AE13Q+cAVfmPVsn0J0f121x
taxyCPno+Pk1Etlovm3Kj3OJjp2vaphmv5Jf9r0eWWYWZ7mKDJ+DTXQjTynGsNZ8KdkIES+u4tQp
JiceI5xNTvsZHGBs+v5yI9Q46SjMdKPEyQv0A0N3RkH8qYTOjLN2iu/VkB2TqlCl6d8FneKA68rS
kpj+2rzBUiQu6gLOOytZ1ca8EB56wNGIX7bsx9Zseo624ng8mR5VG+8LyWMjoWcZLGwC26NMUg/G
bYFmkCIbsKubhYCTShvEaMuzzmcv+02KiqTA9AVERwhwko3LwW7OTL4ZfIddvJHOR869g1g1DMxC
3Wc2RHw+YTr/aLGIXha5lu4AulQkGdU+D/JaiUjdfGCYs5z6P+GIeMlHN3y4qpvHWxw54Fk+PylE
DWt+dVJ2UTw9FLBE6hZAbmLmnF4yH/cSRaVTr7p0vyMq7++tpOdayZLZPr5WAiNOMIxA+sGzIET6
CcK2kKkQ4/fA+9Q96eEGk+VZzs6TxNrRvTfDwKJh86Kap/c75PfH9rrOet8iIG1Upk1B/mFFVd86
2AoTRt9rY3xadYYMdavsNq+9s6KpXxpdz+/0uDVgu1T8W15xTHTO/kHRLuq7e3m7xyNE9fywOu4Z
fBJtxJrPsl6rQNYVsvV7TX0Cx1PwvTKtFhxed7EDBobUbdRodhrOUIJDYHrd4Go+H5vua+kDSeGK
QaYrx78mgTJHTaD+/9J0R5n+jA3Nkj0ijCIFtigH3czdiu1zqTQP4beeDQLgb22tRx9qKVs2SqjA
bAr+1XdLO+cd0cDSE3dNKgwT6owDeY/9CUnR9xOP200OAUHUHD8yi/51egy7X77de5GXmPk2sMZw
mruHsKf1EyQXtlvPBk3C3Gy5Bx0WFEs6kvSk8Ru1fnjHu6gzfbE3Z6yujxHBll3KgxsTQOQlXXkY
3sDXoEjxqy3tmADvqVIVVeBfCNp3KZcpoe4ZvyXyRilmaclO/pCq5MiLQrjRTNx9pGUqppzgzRSQ
IHQXfd2pUxBHt0/ikkPHRupSvCdBa+9b6M5G5kNpZzkYfRuhRKnSuimW1hF/zyWTXcVgBYltDUfi
lTfHW+Z0zpE0R0JItV6QfDkPvmEp4rESUFcqF8GO6sNyxRB7MNPv7dqWM/1+1mnH9CzBTblq0hKm
+QLDMoDTKwcNAm0fPwAjHoL5AsI8BnBpdXGKEVFll3PiJ9kt+xBLzVeA8rhudJ9RQArjnyqUl1uu
JEnkxQjLNU0oIaobxgJK+5ugHRzN6wigPj3T+UWE/DUfOP0O8BwRGbEB73c/VD7+5GrNM69/AOCQ
nf/XQnrhdyms4iIYoNm44H89OryWUc04bajNRON5dhRKt0hERWkQtF62Z8kq3eq4bbJoMJ7mgsGO
uUImjTmgBWqc/lgnjz/JKgLqzDgovEnS+qVZo2WaIW67p1R1CVTkoJ6bocmjQXGGbjO+4oewIMp6
2YAdQyK5NOoDY9QUG6JloH2hjjVv/HB9npRNx+LTxGaddaTDNMcbyGolicAc4aDy182OkVoZ7D+z
2olRCuvXDqlpj2ogncFxzDzV1MhaUJZBm5UkKldSdLodpAdZrsgcTsC0EmliIzIhANiqRMYDxkFM
WfnIBId5vr/SP/Doazi2v0JbIs3++MiY0i94oDtQYKwXIfW3t90OdgmnmHWKdTiurbtuVvSLoU42
Q9s8CIshFDyWV+wzMDUuXF/VTGq0h7xw/9v4RiiviWJis5SzTwX74PGVkFx77ZXmPkZehHyZu+/2
C9EddSSfyscs1cTfAs44asVh5XfdG1dCijHylX3bj9HkSkLRqgEbBZJvMPkGl3RCb0njXs1LIRPW
AptJIHifqcNeWVKt+ows9eSw9EJtqW8PYMLNe/z5PsQ7nuGa1yiZNxLwvwUhTrWadrNVvhTBFxq3
G4ImHe3r5TL1/5q/ZLWp0iM8psgjeZ8q3cA48DCdu5YP2DMtlMb4jrQ5AdOwYK34dIM1B4oSemZ2
XBuUIyWvxOjJsvEyfEYHnlzJdhI7+zPr/nE1bhE9YO5k53hs9LywrHHpMDitvRyNseL1wa1AozOC
xnWVD0hhTH8BjZSuRaPNenl13ygAz94p/EWM0PfGJMd9hhg1M7BKupuIHWhSh4Ibok0c0QyKAnt3
LYX2vPyMGQZQ8NPSr0Ml/+wpGQbVE+qBaX4Y88LC6lY1jWh7NacIQa8He2PjlW7Paj1llzp1bObc
q1eLVGMmLO2JdftmApnfyb6k8aLZ1hf7JoxY/Xx9XrAO+fn8jHTEuvdUJn4FgF7Dj3UVpXtx35BI
vJBXa/5XaQfCfBLUhAOoYPO8wgj+YA30uame3Zf5mZ93bGqaj9a6aAsCpjphN9dj47rVf0coCWeI
gzQt89b7Gnyl7q+xDcFNYjBBbLGXCj7q2o10C/vJWLT9H2xOH37JDPyGXDMZ6jtxUtDasSEkAa8W
DA9+4sbxScMzH6CmX6+TZXnc/JAoOWUH7IAqByWkXbcEXATBKkultF73fzZ0ODD9WSa/UumQpl/L
bp9dooQYlUJ3WgZOO+SwrTJ/J0rUE/Q6ycL102GAraUEhZoMK7EnYEEfg4amCe5osCKjQmVnuPoN
xHXx2IE+UbL7ngP2txaB0WVy4QoqF90oyD/GaKrWSi8FWbg64hy3c8/Vw7RLxY5bGGpPjjhiBdif
ZliiK9z4Y3l8IYQL3mNRtQtc5lu/gM5rvD46rOcDKQpaAqCmRF4BX7aFTFUz+mJBKMTQ7rw2w6di
G40AWU2f0kGM8g+yOoNfDFvwKHNP6gFmE8r7lqebQjCXKeyMB5XY4f6PctSZGhxOwH1FxCayq+dg
ITZf51Dm0MF9hGhL2aBFkmmGRAynGjN0SMKbM3j83F2nY3KFy9xpFkkl8zn/U8DkEwTQv6NdcVLw
+/VVDi5iYsnsVc+Pt2qdr+Tn3k3eNctkHuATs9MDM7cWZrAfeRFGcYao+4ryhY3rj9cqcHX7aa6n
qUmozX+5DunwU84m5ubLHKCObTV+atG2g3p25OsYOnEqfXVxi7O9LaCyv9iyqc/cbMucaQSxp7M+
bN9/gMiWHHhwgq+OMrFDggBDyCLhQOR7f1eDZEOA7zOMUe3hPetVRULM1m+e0DYgPngKryN+GRMV
E/m0VK7B/UdeynyC4NNHrAmc1EbKOR1GdMnLbC0Iuw8CCkIJeInoqXQkXfAOMpzyanHD8jfkPjBz
Swr25pnmoOGoBsDn92wquFr3E7VtftQPNsb3OEBW9r1AAUtJCyb+jZNxXP9qw2YgepKN3bzcruDp
/ycFeujMjywfat2sGPq5WKfpt8HnybW/Fv9k/oXaJVjA5WoGubv49aeCnWJMV7X9UvFab1VKu2NY
2lOr8ZWkANBVZgtN3e48qOenCmgm6rYtOhSQtIP1O/Sr1VwCRlXpLSr3LR8IcxZ6SJgeBo1Db23C
97H9NL+sl1jWUTehGD2KhJkIpBqPvCcBkm0jqzxtJZd/RcRAlkSlA5PYLGrU5hVped5dJhKcNdry
pkxwXJau1zERojeFDZEDVALILlPadnz6HohuegTTGYEKlPTii71TDGR37aouHxO6fNMLEZWj4gpJ
o9S2wFEcJckID42L0aCVINnfpU9YVvAaHRhVvcNhhERp1c7LKJnSK4KKcAyiczikK7D5EQhAot+q
4p3fdx6UQQWrPmRTG0UHFCILO4b9rfx/UIese1LF/dvmUt9PP0aGSRSZxpIealWe9am4unV7F77/
NvdFs1ZMfbvSG5aMo4Hvmymz8RmLGJTh4jiHXuFN5gMrs0xPAsMi1nuTJme2AAYDBg/af0dKWkz5
3WiqS1sRAz3zWCPYO2ZO7TQlzcDsLAHJQRvZBF6E4oqlqJDGNKVrITdOeanqR1EeYt8bm3r+3qGp
HQ8p0vAr6fQVfdjAADpLrQ8OVurorhTvKb+xMHPFtK1ebYUoA41+jPTH79COpFI6Q3eSFEpQnvwT
o8YDffCJGYVXjEBynm552hFt+t7qXWEvj6BldNzCXVfr9IIqEFu0X3c1ZHNdsZck5XbH9jRne7dw
XHwAZbZ3OgN0hquXkPyAYGCC6NQxdA8GXW5HT/kYmtCMuU0S2i+TC8CBTRXXliR1JIOzB3MHUVXj
LrZmw7lJtKEMAQkFf7bDpGDOM0yVnF+uW9wgWM8lk2Xu3PCuhnp4sC1Whz2Q46jVF63HtkjoAnOJ
aWtyUjdbiojf7ZMX/1/rtWAy1p1ne9T387Tce3p3CwRco4m417UWVkEe3tkDskvkdabhVccLj/xD
q+8092KRkc8UaPnU5DjvdTssevoXBl71noSdzcG8WCnbYplBg9ahhrZhPUbRRBQhadATYwwefFs3
4cZkgGg7mvc7LC9s4E/Lf3LhC9fueKt/L+eCPLCzgtfYeaELOrkdcg6cgo25QzmFGCY+HoXyt9EQ
6FpRheLUHCZz0w+4/g4YZonuuqRdL+30LmrQjD126LPwtRoCQlQ5DMJQB9VHrauz0umKZqTN6WPF
MK6Q9mYBrBuVtTX8FKbZBP7mDuZyaY7C33INZcH3YAEM9jNn2NDzuDdbooZc+SyZEEkR7GlZbenW
6pgKaSbeupgkzOogOjSMaCCdtMTIMD1ami7gQy1oCvLNetuELUMLu7JY3fX1kO5KOv4L6Zgz77O9
X2RrT0vQ+9xc4lLAOJdenzyPp4YogufQHnw0xncKTDti1ItghYJ9RNcOg6Zg13GAnv99XbIWck4J
w0LsMYkRULqQsWQdJdUNptB8mc6xjDf5xk/CcGUnlR7kG8mrZer3nIyLBN6L4Pnzjim5cu6jxSFZ
ZHln8MTijBXh3uGTCbyOClU3Iq8/Z5w6rqionpnp/m9dseloJreZpYbHeR+qUTQuWKOR1QIfYKnf
BsVerLRzVb2FuFQBjARFw1JnL2Hq510t0gNzQMB1NtX8B97Gu5I/LbApKZGEVGxzCj63Q4QKWOzc
cKFXQvJjjiurHuObZLdoLXzXIR8VT/4s4mApKwnPekhRTINUNRZTbl8pl0hE2YlrN5S+Wo1d3MM7
9lOrIuS1erRTvGsZcOKZpjBCr6Uy2aczUBb748MB7yXAtu3dxpCyhjSdGvN1fQEhpX3vK2AzohFW
BG/7YfVxRJKDlFBNDD8SL+Ck+gErQlM9PhfssHGHvPewUfpcetcxLgzJ668KwshHbTwkbyGOjxVO
1Sgk2xILu0mRNJZ3EZElwxh9CGQDxhfl81Fz+WO9rR7r6KyZoasTWPGmRhylGEgVPxlHF+aJ4TQC
Mr2CK9NZuxNe+aIKNtZTaiFKEqVTNCZqG6NvXbUabKL+tElgaxguScw2k0ssIj6KhT1CUrI7swiQ
Z8bHFuL9wp+LpFvhDC0/xKI+At8HbuHLhpy+jjFNh+b6jr7ZpRBeqvqPM3gGAm7IR0suNM2PMWDS
vE5q1kjVsXLTr9vpiWPY01SLO8l9mQk/yN940yKCsI5gtPuqKWcycCTfTqKy4x1yux+miKgtDkSn
+8xmcKE60vbnQgAQ8l7b0esw8Ka3hO5dU5Hl0UYbhqffmgyZXWkPykANyFpiR06C3h5rxZWZ2eUh
Ngn8dCTPxYXDzWRj/SW61yWw5YP+yqS1dw2zAyPfeAoXN9diVSYk6LwFiWu6JY51J+di+BRNlSYv
ivn+XAE571STK8EhehWo7XQ4XmtzRuJt7N8w0gJeAwC0XA15o0Xv1aA4eA52tFudjD072bHfRz15
Rf0JgPFQ4soqMcMSOCwBse31NcbM71EHAS7XCjEzzRvB9vstIbYcCUJs0ooxW6a8DvW7WQkvkiNk
u4jdDsqeBrg1+HSO4Pjy4lY14ol/62mjPzrdxSlMMKoMyUFeDVPGmM/1Z8zeWEebLdqm8Hzofg4G
XoiHLTjTrCYEZ/F5P9j82LlyOjAONfC6SRcurZK5kyWNYQPVkBNAs4d9sM3w2UFZu04awtdvzDFP
gjR2PH0I4SKx/LgRG6TBpbYK3gMyhCEKwWkEFwZsELRu8LzFzndDJgdufpasDgQGfGZskuU3c7Il
6xt3Kz1FbAzoEgjQAhOtmMf4wqauMiV/tDtRdqtofHCHrmtAx7lrsS4FKyZRIRP0/rJTjwwczKrp
6KREC7ACYifT+neGoELzJnvGuOXCcYzmSXXwTi1wW3s1a1ism9n81s1hE24ZyRm4fXEGfyv15W4s
PGGwc5kwo4Ktyna60JDIfWa1o42NNtAuij1wWR2QIDMLxhw5zvplERhaUJPZdCAwFdFp5yCPoHKo
62v6zgDzYkesFN/IQxMLaPBc7GaEJFbjOZ9CbsoYsrYYIj4zb2wKsT4TCUG9es6+hAZ6ZaetEz/g
CRl97fh0K5WexHc1uF03YGxFuyqWrcrHBY73zOapJLWcoV0xO5/VnDYsGws0srxOgqPrvZUuZ+fu
sEv6rGfi2CcmZwdqB0oZrNzdOpmBWSASLqrHGL7las/Q57LD5IskwRIeRc3JhBBpqdFc5cvwjWrv
WKKKIp8XMqDolkz0+E7Q2yCaBov09iEC1G8rp7w7dAgvmJ3Sd1z7OV9zC+SxIOZMR/FmatJzvl0X
FlUJmQO92luTdYsjjBF8QVB4k52IymrOnz0EnH4H12vhs/4/gcLNCVqzrPgaQ5iCsZ5Zi0xMzLkP
BQGIPfuXVqluOBb+ae1CdqgkZFcNyUVRnSFH2Lpfa2YtfWg+GDLX3o6OhjNgdmtHqxi3chv3LV6K
QqvZTagZqmMxV6sCZ4Gm/NnQF/snqbtHf2R01m2dzcw7FLLY60nJc1TWiGm6fyqtegDMS3mAXa7I
3vd/lpdLqeIw+V6cujGlat//sAXbO19NodoSxtVEY5jxJSB8uJalLSkMjrUUPl7RYCnktsGJvYM7
4bMLb6l3v50ClPQBq3fH3rPz4KLoq98rSsCqN/wDMe/6nOCvYsV87H17xZ2GBGZGhG3wxawtscaO
Ghbkhi/glv4D+hKpL0UuUhoa1zb75C3SPWNIPGSwSFsxjLNnWyq8NJLIMOVe9bSQtFAihPyOJE9r
o1qk2EhYlaPq6QkprELsqeeMAbnCT3rQRYgxorUR9Dzppti/Vjb1jdw46UOYKkIX016rfqJdewVx
EJZhES363WM/54CET/34gLIPGMGlD6It1gE4DNoIRhPq3Qy116bNfQFbCKDYqkRGiua6d7eX8o9y
27hXafIIkrwQppDM1Q9bbJKH5qxs1YVLZFKvm8rRa9OVdrs6lcYDeihhARRPeT3qyIMO7YyTWfWq
odiKeJsApgdM++ad4QvQzG6NEEGbXEP6GALxcXvptdWbdXCsDYZCIKC+dYgTuSPbNki1ie9xdezR
xl7uY+/+2P8V3STdknfqAPcPK7dMfoAJwajTLb/YmabqvdU8alb2G2pjQRST2b2YrRgzGv9CaP3j
bQTtX+BtjHP7ANoT3KOzFKsO1k++ClHhng2Mr0ew7g+ySNb7RToak5cP+5qYRvJhORS5+h/VNrZH
eMrpPHdOYzzXoK9AbNLwJiBxinb8tLMyL4/rl6hdZR9/0X5YsSgVYDn3xONXqB6P6AUz2NZwnTqI
aBNdKgXYC3e+I5usyyE5fBNJmIUQtmBMC2jNQUFDbtqUKJ5wWeVdeC/79NylISKYlAZ9VCnqfJ7q
ZCMjbiA7gpZ43TihR40UzS6b7Jx3ys38pYpigbynXgsUPpi7KNmrEPjaYWC+CQwbkun+/xwOpJNc
0ZffbQWwCDg6HBAUh2CpbQiMK03QiD8vqz1rxdqgsR6uqSydOkSg5cWLB0VO02HkXCMvsRcl/e1m
VAnslszJGoprkROI69GsrdXDrpJhr40WchUR3bqroVhH5E5MUYGqNS79I6t1RsYrD/Ih31e1U4ni
nM82FrPe7dNCHqaLkvJB7f3hfsc+RQ7oPRHeWmJxlV91cEcgm8xg0wzAseAxfc6LP2hvNkchT6A/
i6PrX5XSHvehlNmuS0AwqO9cBSyOMMW34cb/Ed5nsPwWcvtz1c7YIJzMKV5uHygP0JFk7jvlTfWO
1+Lp0dvvyb42O5+e8cQlB12VTv6ipLtseMvwoo1NTXuEF41IAE3st4kn/IzUa0jKDupKywp7N+7j
tJz2Zv9am1VFMA1CCdm3yBqp28kbLfqe0WrsP64KwjusEqlxd6W+WBlv4ZLR8ea/6PmQ7VoRo395
e0OST8LOYIfeh2AMKd89QjvwGlpZMobRJOwOELUV0x5/I7i7fjBVF6UMfzSieUkYGmjNLj0gk4ch
7q+S4jtA+Y/WWjfDE0A5sy4Wwez+o45Di07ukQMRw4gKEoe+WtO4ji72DNkvBUbfNXNl83gpcXDj
1QjFSOmdsxuEZDKItSjy1ZSpA+mPE97+tYCBTSVEh8DYwH+A5vyIga9ODt5fl1L3NFjXiKL6VOTO
U1G1mxyPpxtsyOdvbP/g/9dzjm6RSrHEmrMhy+0rCBfupXom0N3o4dQEOg9rS2PRW2D0MjwWhf3H
erV7VBIL8llZHDuKsx1+6KDdUHw0oHWiY77KBIX9YmjmwlO46l8Pe/6rCRO0c6oxs7sSLjoP+2ie
YplO82n+revgbWhlmLpd+iJk/PyrOa4oYmsW63xOIiHZ/wDn18+C3mvMk2Blivx3ndOk2CPq3xj0
OLleL6/u5rhAbjvPf7+XO9JF7nJBsJA28OzxQjV874GGS2dAaAHurMb6pE2C84xayyHf9EwkjKck
4MbZuyg0BY+wka0F8MukVBXjpsMslgrNIvVUjjhWNR/EaKy2Vhq/eHLpb/0Wsl91zT4bDxUKHwR8
3WbcWtcXh5Eli8+bdlOnLrufbMUJo7fhV545+vVLPXs4cqzdR6gOEgzT7EK6lQt6/c2VOpFX87HZ
7uo6m5mmLo4d9NZqEBDhUOQfk2NUp0WQHQscBge54C3tHMjueM/7vDeuNW0hsQnxO4eTjiWtwx3P
LxcHihDLmMiXgbnWJx/igALMYqN8ZfatmjMTO1/AKGrIlDK87VHUSYswoPGAoEKi1cjqZZpzsQh1
KhrGkyzzQz0TqPltRYbxKaAkeoQ2Ik01a6IvqduT9VMx3bqLwBtlfbFliR/e565o7B+pXQ9mIOxg
PNyBcbFkrF1Uq/UbI48CZ9pO0crFmg0eHPrKpRdCEfTUutORS9vAQHaZku5YyhkjsLfIhEDuLB0Y
dzkxS9OkZbxLFD14YMnlwU3RtXofw/p6/PHj+FWLepUy4VTe7J96nZO3Sj/lpYfyZEUh+UcOy/hV
lwQtG5G/km+eXgA/rhak+hDOd84HgQzWvByrtNC/FK2zzXDO+iHqZSKUljkfliZZmYh7leDOHoqn
/MLL2ZfhL1JSbSeaXXYQt80LSyuGJAUDaou+KqNFh659fTpPid010NzyhbbOTpXfqbLpKib0/yTD
sjE0WBksrO1j/42zGAdo57T/bRKCgslhXm7PESc/ARec+8/xTcNbsIchShtoTFB1w84Zhz5OXPf5
f5ftqYLPTRo1DBMVSoos57PFr9oy2tUpkxfOT3jb+UcCuxWIRk3tnjSeywXl0ZfB0lXy4XyCh9lj
7oMbEUyumxcymX80t42irHkk0un/8u7ZY9VUrTVdtulyIie8hZx+vaxpiYB3c3GfzsIerejhynTL
RpFt044w/GhcbAe7RJ6U8iDYxvSDgwuuxRIpLuv9N461hFSIcnamgWZN8mkBiBwNqsZJ3s5ttKyv
1z+GtpKh/CmY5Rt/8/m49FWw1uX+Rg9CFZ8h1NNr9Jc8NvnRI52igeDC7iQuDgpqUVkkJpSz1FGV
8gUhkQiFL53B0z2unN2psQb83d13jB2pHhxBQNL7vMvVkY7VArYKTiyxtiK5q7Cs1Gc0v+o0Qs3Z
mbnqPC14uAANjGABIO+kJpMtqr8CPpAXmR+Euca4AdnTsH8R5fvN8iRNSoCoI/aPp+UdgJE7qh9H
5nnNma2PywKHUB8mAl4fqzXHRoXOfDpu4/II0VhS9w7UJl+NebRq+yXUre8MEf2Nk7FF+7Fbmfmo
k9a5w4wt7fN/PM9OL4OE6JVAQsnbPNk3gpcm6cpr0lZpPEqBXYFmb3wgEE7T8B4Pbr2KRhQoClQY
wyrgS4PrUuq0vjGqDz77d/5wkqYypXXEu0FSm5KYCMDo1BJcNkd6Ri9sRrGvr6U+DDYX+PBmZiV9
FqKwRis1WtC/LTMAqwUVA8tsO5LMSqn2d56BY4ejv+FKHqiWU+ZMJKWiWQ9txUFJtM70zGiyoYOv
4JkzlCGhZBizyBxX37unqaW6yqBk3Gi9KFQD64iO14YbfZc7RFQhV4fEUNlo3AISK6BnViHpkNd6
YuEHSKgSvwtUySrsJjXBGTFLA3lRuVmsU37THvuBkSQMFXB9Tc58gxQRVP741vUVRQXQhHPXeH+J
PFQJry9yuuAmQI6gKmu5nkQNmJeVY7+3zjmdEChGIebk5Z45+fLPSsBBmg3k2evM04dAtcuH0e9n
M8KY35TrfAdXRj7YzpApHSCKB/sl6bEMuJ9sHXRFJ97FRf8vB5zIIfWiXCy8UjuAGJyynevOK3oH
8xsNAT74kS9d0Ansv8CnI1n3pgV2DFuXtwszrlddTTAcc3OCvv2TASSgGPGP1ti7x+cZ5wiV546w
pMhvtoyW9fO6HgbMjSLW+eIlyyX5hpYbwfwrZ0dw/EjRFa1yQ7nK6fLn6Y9rpClgBBhknFWkyUjL
d+ZAyi0kP97La3PlAe0HyMKgNPm+TYDhOnmz7qWyfIhF688vE66hkc7ChyhkbdNybb4/0Zq/n+7T
s3/V1v8q0iRoRtTHxtikjeR9e2xzx2txhv79QWLUJJFNXG+psSP/vKbbyLWo+QDXvuuiCwiKyE2q
O0Ru+fWoegLM7xNzPIw0NRaZB7CaZgoXjqB2uKx6zgZKy6dOY9sSlUSavQgQdxFgPbGSM9cDmrvi
g06bbkZetgGVnsJaHJjK1mwcTsVSYz93u6MMox6UmBijQPmBmI3ammhbXtB5Two0cJQJv2rczHe/
epqdWoIVS4y9kAiUBp+XoYo7S21lRQYWbqueedVC4iBgbQVzo80dQktkROLar6By9EM12TzSljMI
5ISj5qYrCwZuMjD0sfbpeQFTBf0WN7idqfF9RaqJENj12l75u2pit31mzvyZbssj5ESEteYUKsxO
cBQPacHzmRFsiyGzwdy3nE5pfiOKE7Xp0ChGreXdT0OtfcP7lBFfYioIfFVxlYJKHIvkkaqT15ve
f7pBd9I+XLVcPBm5TdB8o+M4SF4pQwZyW7uuqIphHZKDwNuL/sM4SB/IGPu4u3iIKI4FS13nbyRd
1U9Aod5yfb5suXh/eUMvGWgt67lfHC1oKDcVumWd26f2I9oJJqUSeNrr2dv/44QN+gxSRdo/mfUl
QaRtMQwbQ/pbsEfNIXs6jKtu8A8T8KaD0FPILR1jLk9cmbkrkzrapArfRwEKlqdiGZ3oreTzaDIU
kmINSbY/+HEKOfT64K226UhaRsD7wD+2QsdDL+N6GhH68u51ww16VW629YdJPgwZWm+DnQmMbe+Q
JM7bhJcSQHpocMXWLL6CmQxaYDHcxxOaLmSsesTyYke62k1iS4/rcYxKEFgUqUXRHmWQ9V12wh6E
BfE1gw7HkwwmL2YnUiUmNnu1VCxm/XvQ1G3I2lEFk443s+mACADCXw8zZMp1uNbdPBo4O782Pw7m
rDC0jGsZX7TvAe+XwJYhHib3WboDVTtZm/1ZVI3OLSbB/CBOVOLhcm/QMjbGgdIgia6vvNjtNn6T
sCcao7LKJsR3JYZJnQ3wbN8YJWc/g3xnPijkhcEnUrgFKHg/cLg4vViT1ETLqI38Pd+5rGskwIAm
jP1wQytGKScIalQ44dXZYNEiqKjh6NgAccnGe9PIDOgyvzOFv18pShcZCxcfiLEppfGmJSzfjBZ8
T6LCm5OYKDcMQPgdSSJ5iCKq5YkPg5cSkkBJ4RuLQjgOW8B9kXd8Z9A2B5yN49p7rEtr1U63Da08
KWPhSuA5ECE8CEMrzKkiB/Jfx4F+6Db5NRTQqiegynJuy/IpJBdzWh7fxfnrgTch+pEtEmoOAeJg
DqeHyLm4zVmj4e8QKbdNCROzhp9Kc1MWfU71ASxGA/H04EFGPAxBRIP7JqDvZbTNzD87TuzSA806
hUDlaMtziqiCgjkPseLfz/agwp4xKwDJQ30ajvMgCBSXgYuTiQoV1WeSX5KhWIjtJ+qTlb1FttRW
xa6vtl7blfkVu/HcVXyBO7mEaV8KM5zFs3lh4yQ+/bPDy8bGyF+dYEP9atmNh5m9QWeWDXC1vG+q
mXLDFYp3Rdshc5poOkDr5cQWwGA5437ZREbs+9k+Ccl3BWPRAUyq2iDpl7lbw8/CbtNPdHPQcHCU
m2v1WixK1y+cH4Z2ZLeslF6b00TaUr/2AbEJ2exrxQXawyckAcxHiWUd00nxxg6b7vTAk3jTu/e5
1uO26jzkAJdi9giz2etQc80lDcqwJgSAX3+N+P00D1CeH+fYBvAoIcvINq+2BmwrdBkFlU6LgwFi
dKDHVCsl0NeZzpQKR278O9/5ZxgzHIRLuQ4JK2K0MOBTXuXndhvwuUb+hfN0GlAz7gFI6SbeylBC
HjNOSNsRzi6SzhNj2L/2KyDB1Rn4E+7SuT6RgCfcK1B6y9dJiOzkNB5etCGpeHbTIlds96otIXrG
nSeTfskAsD40g5B1lEyKcIoSDb7+fGVpbE1ys5fpQwHbrciwbi+Lwozw6FseSQiABpWHuZuLTcbY
jDxWELm4Gd3jO9KYKIm+WAowXZeYAdKxKURzahz/Hm3g4N1mqtF5iKohBhh9QoOKVATxGXb+ARId
z8fWbPiEOpGZ6hwCPPRqPnV0UTtrbLbf1IdBv+9GPDg3sgJj2IFCzGT/Xsnlg8wGnjblVztzi34Q
9zW+W9uDYPn3bQoekyVYklywY3x0XxEUj1+wKd0SNfD7RBnGpj7TjeiztgWHVG/hMDNPJlKWzWSY
Q6mSGVqdLkrum5aAvQpQ1eX05O19eZ0J2R+yYW5HLBR46WHMkYzKOlOMu86D8umyODMTQBqKWx/K
V+3kGTR+CGSc40Wklrg37HVIscI0KXA8XInDhN+xl4FoxXbJFQ1xWgmcT438tzo74odFRNmcGdYd
ND6WxE/vWJp6bFgF1ARnIWEr209WcN8F58RBTbQBfYSZXUnQheWRUVGI+PIG31rMS81xBSPDJ19/
sOp2tV1GaYvb/ma9XGKcN9iX7lN0b076XEOKORwnXxAZkxMiI42kTKbeSbXjo7TBbVBirnU+J+Rz
n7gcDOTjdjTPUYjvqoISnxpX7iD1QB3Cn6Misljs/Mafk+5flWpQtY/af5fLnYNlpBVyvgcMfXRj
j1MUAe3SQ/BkIHErlCD3hYAxo3APw1cCiyN7Z9yzPa19aDaGNjoX9iwg2Ke+T7/bA2DuYVYr8yFK
7Gu2LfWPw/YWu3Tm52WvTMt8DE4t7m/xpzMA55EHLi32rg33RPyFlm2KRDjdhE1bOAUF64/I3aJ0
n2j6TlM3eCSKhRBeZdJoczf1Mj+yYPB5Q4nyH+zNufOGvjey78BQKYg79+cs1pSUc1JuEHoZzYHM
XriXzLeJYhNyBY2z4iuikD61kfJeci8psW72ZmFurSpA79/YswKSx5BtQeAlgTchKW52mHkMd7m8
97iOXJBrTQLRemwDPLDseXlIcEczYlLs6ZqmS1AyZJ8960ioX/0rrHMiJ4LpeOsVt9UDymUuzhzd
vNHsHBA0Hxu3mW+J8l5K3QAp/TcwwDUedpup64eXs0KAKuVWIPPp5f9MBcr76t3+3IZRI2dZKzvL
d1v3RHCRYQZTg/hRETNkpjrBVrW79h6s6z7valcDgRJ2i2HPCmEqgEr911c1hEQcxOCWVNL8MLie
qED+kSHTw6zpKt9SviqcbjevMhryEqnh0JBPMaaU5+sdCiaqTTfG1h7Vu1Jf4FwBKaE8plx0ztMk
wnxVwak/LgByz8igXUpxat3LsIkGPjT6XXy+5O4k3BQ8Bue32E7A5hclzZFOkVk9BNSclw/ApxRs
duD4DpuZJLRkhFanuEdKwYopwbDZ1ccEtICU5Oxz4mmq/O/Jsp3skz6gQCCMSXrujHoOpVT5Q2g2
ArBLUWBwae2qLrP3cZMXUE4YR5PSzlWDWtjNSw8xSk+GUt77YjtWtFgYQ6fSSgnXzG8TbpK6OksK
h3ck9S34H5Kfxb99dFa2nZkUHM3IBENRDAIigXS9mr7+n2le/ONhzzS7Ytf/0UhCTUSUn6l3k1My
1U3a4opyVeOa25jsQsODSRHXaGCa8w9tE9YqXTNY2zHk4NBLGb4SqgUNTn9Y9MbTwJqm9oqQ0NkK
OHlZQRAEFcxSwR1XdqKr7Js20+0RtlrYlHrDrrwjXcQZ714LrLAqK59Q72ie29B6sH3lMCW7aL9h
/I+Eln2qV49t9oVeAyNQFQiPCy73yxTbU53qGkoYxhivYnjiJL+ngLXapG0aTZx1ds/d+RMryHOo
W334wTqjh7bkrnUBiuGlolNd3UoEezDNySV1PgqoxrrpZ65uyYfCn6rT7S1OIxrPAwJd1Yd6DF+2
OSoywlcFOXcZQw0GLqPIzWt4pOG/eI8MFKA/8vCngY8YLMPiehCWJvYns1GGGtDvI5Ge6LJRFujl
DM2v5bwNL19077MSVoRrk5iPLekRONZH6oeshHDzgdWAOrfZJyJhi0TB0PpfG9hWf3Zsn7hhQiep
fkwXX00GnOrgXc7gaGpVoicMPVhupkZdwNHDxSWVEgV5G6l4MEOBeE9WU17MdgZ/aIf7SjBWNvJL
ZngqaoDOkieo9bHgK3zUB98stXYfdjvRrySLWpdBVGHTcSThLokiumL5QB01/cwSzbbqO24AFtHe
MgX9QDLFpHe1AKuamXwuh1cbT2uhk0GuJE0hYN5AHdwi3JB+eb/feQzg9J+uJrgyFNhsYqQ9CXwh
9dyNuTRB28/30qEvfHVmwEb3K8NC5dctz9Rjf1/Qi7CgvSt1bJZpyyx4XJc6lJj2UIPyf1Pi3/ya
SFslFBR/WaBwbQfWW9r9rvVQpv402z2cKxq5aPu1EFMsaDQSLGfygrowWwsb3beHjc0i6FZISfrD
Ikdczq/ZVRhZXggwX6b/ernKnLxjV8JBTqanDWpS29ku135gltzAcm5A2bC0GljaVa4Dd/R7FWGA
68kIssLu0GfcicxiF/BGI+AInRnwAkZOpnmQCEIWllWdodr5/31pS8h8vNJEJftgZVyArXcWlIdq
pYp1Jcd6rpfFEr0yI8TY/FhzUhYUlxxZdAk/+Aa/txuzuEphPlDZQaKi6sASmWOpZZVhP3pMtvCJ
emNVoVhyIFn5dirp45GhRet85drF0pYmBB57f0ccztmDPRbo2kG4rbecvBbZQPovE0qErdSzNwQt
AT155qZFkM5pRWzs2zaCF66mwStD/x3JpBxMB6EiAyCd6fxRxXYbwm1ZHwuy/uH20WFlVdZk68GL
/ww5WwzlQa5zcJWMXQSBX4+Iq0jQIN7NwfeUUDlvb5btkUNxiAh9j6/1cRH/kxGsjLWztEkEKTJX
1f65hG+QEDE9bpwuABFtGSv9ZOWltq/vzcImhkF7P1p3akPDDQG65HdoquomrG0Ez+UikPSZNKLe
0EFzZZGvF//9jtGQpq95IRsvB7B0t8w5NT26++kCjAWRr4EOh7cpYW8C+jV0DqWpld9k7oeCiCQH
Hy+h/1uI6NqyZ9w1dIkCJRuunxuKpkbYWqWDaxeNzY23MbN1g3PMnDdp+zNa0w3KBRpZGNO1eVYb
/G0bWxA1ikd4SBCllIa6ratMLRQ/zOopV9jQTAm7voDvMlZ0Xx0oVl7/1DXGNCFx9JMveefFHqjB
NJSOxd0Uu5fre7Uwn5n0Bgbe4FZfDmsRsflnNpUVuzZuul+NkAkveuBsnzCEysz08u/bQ2Bo1c+F
60CGJxfr7IhKJeMOPXj6jDtQBATLQsHeyC/gQaSnDlcxnSW+kclxFDYOV72FmQIfLbC3nOjeVzUV
pXtsURkF6TooyIvzK00XVAUtihgkVfS7+/JyRIBZG9Va/3sla5uSEDrIOhaCcGUEpjLGlPZh1Wo3
eVGQ/bJGJtIhrbxrRq2WMpJxYAj5XVuCXW+lPkiClZGAwGO38Ie9jfeYSdkPGMQ1iHNVQyxt7fc4
qq7GgeLr78yoWXKm4tsXPD3uZy4+Nnqd56fLZhF/Y1AwT4vtjzOlfwT4k+kZUVMWGYOJgsvAx58j
KkgYJNnNxc9waYB9Lhn1lqITf5u43iwsus4tRPBrueoTxAEMqdlVlcbJ2/ZKfcu65wPTVrr6PCFP
XbfSW63cp438yBzUAM9CGhWrsmPdwp+dwgEhfhsktPhcF53LdowQFWqbdbc9bApRx6fkjCNjS4Gc
MPwEfzA+L4RiUgFTgrU2IHO3nlCh9Auoj0swLrAmqSi2NkuQTGfFqKB8L43g4SV1xImkaIpvAQgd
ZyTS+EFm+P5dOA3DZkP4y9g54vxnESSMouuV6oI1bAkKtegBqBW4rg9oYVMRztQTpUWODAlUeB5Y
X425H2TxZ+HQEGB2CkKRcZB20EEwkV+2ulRVMq6rhWIzuRIMPf4sS3KBwUYYOAIbW8AqP5xG21iK
86fmm00Clrv+vHhIcVtWSf8RwuagrgI8KYX2aGUu4O0VEKX3zjS1N/ZaVz8BK7FeXe1R2zoUwCkV
lE1p2Bdux+bBXLAy/Ir1ocgEhwgxH+qbsw6T9ZvPu6OJO3gLPLoeJR6q6Ixoq65gtgbWOiCZMzdV
qaJ75jb/Kg9s9MEszUMe83rKliGc4sGHz9ieL2Heicc2spMFrjWLNetkR4f7R5IAyybvxcHvWkLn
n1JiEVis9mUwU8STXmwCH4CrzeABGU7FQ6GFN/wZI3Ok8KRTxboOzLwAudsEx6OJzh4e96ogB3HT
0zTBJ9s44KGEWIOEE18BFmENBYua79pS4hrlMK9l8pWIOorXvVS84Qea8/qnVDBtBbc+QBMnsp3V
Mt0sHfWZsARpOnuQyuLQDGFwBEvEINB+GIr5DUudbcXi0K8ohp+fSsGK43a3bwcx32tH/rOrtCOI
lm3row0vW6siGxL7ZaPijQB6MlGyYa5d4S+Q+yOKCZI3MIH0oELGOakKYaLIpDiNA8uHGpw0qPlx
4vVe56DBQv1dfO5UzwR3XxZf8emUtEQLAhtmbmiYU4MeA/piMRSZX2xruTCHAg2vh/sl/7vQUHLT
a7gkb8Cvk9rr0F7foO3mW9QFQf8bIRcUnqpbHr5FJV8pdD0gssScsuK9GoyURHYqPobvq1T4UiYc
w3cQq7NlSqYpI+ZJt0h3UMxKXGS2nJgXYZyqW7s2o6cX6m2S/iSxx27OWMQG8R2vlbDi4mGxVYfu
VwwfbkXolUqKTUQZpcudCW9U9LQ6BKAcKHZszIz/7aqvV+KY0+um8LGNKqVUG5A1jeUmX84ePP4g
SxME3Q1Eyjnkbq30Pq1V+TRFqhydGTGxZSfhTsQidCmdursTBm5kf0dlkRt7jSS+3pJB9CZtXeLL
s4mydJTNH89f0/whZV5lWzf9DfznNBC+1J83PCexV1Slt7dFBHxQEEkUs/b4X0W68KnN4jVzjxin
MIVmrwwvFeZClBeVNKsgeQQcHnhClj8W+S2bitB3Gx2IiGWIN/MaAZxEimdATkXXIuYl+Pb4W4PK
gbgBWjzEPiwPOhmZfTk5WeEjfRSrMuki1eFsu7Fpd5vPJ/L2Lspj4Uj96AMhrFICYMNYidgMsRzI
5yI93+l6zKtVdOEFj1FsA7lr9yIIwNcjxiipAysOJghOLjqTVbJsgiH2Tvpan3pWf4eypxk2Q/RX
iLLUbpiZIcdt33wdUj3O8IhbcOd+vuEKXf+F3195PRYRsx35OK5d/42S0J9TixrqtA1Tjuhl9oMJ
XqxRTKzkLZkiEaM+p4cueHeXphbBK3CheXcfLURAVBaY7hmtp24t0R9hRZ2SkoZQLkfgRiFZdSBY
s42LAoky/5V2jrezeAisgLO5T3mIuwiMjJxj3luvO489I7EC93L+WCsxDPfPZgzbLd+IZ6rG2raT
8C26Q0O0iPvXRd00r3zgLZQKlDNHPJ4E4Mm6rzI5eSvACSuSz8bA3bncuKP13zzeXu+maAQjr4qq
NC77lSX24Y2slVXOu6S+GPglb9BSWa6eu5XB508oNzjuI1T8rdK82+SBKjADnWeuyZJyQ34bibc5
ZKCtqYbfoGpCGXW7zhiH4kPYh0tiprOkb8SDDKsed+V/RWvRILgMI0UAd8Bz7TJP5x6y4nF7kYa1
khAPqA4V6WQwXrcbGefhCmoedO8MQ8G1KPR6f9mfD0PIPk1it1Dvhl7bYmJl5ETVcD/T7ypl1rs5
EN2gp4kNBslEVERB1otGJO0cRN4VozGO2RIxl8hSifMTo21UgJg78f8aEPAtPh+j2Kfc3Q00qJz8
OhisVlk5HpYIJVbKUVz/IBH8MS4l36F084+e/NEXtQYwHaMyApJUML6lw5ZAidYQsnlFqRZ0Rgv1
PRUuDQGI+X4lM04A0K0ML7JS+N2X/gVxiOZmeXlJONEPJ4ivm5qRFjijHgHvBmsOszHrEFf2HOR2
lDbUbvLbhFjJys5yoOMDWPMgDIoriudvlJTayNlbz+vEUV09gczhc8j2+Y+eQKvfHsRe0dGH+8/Z
tZzZHhnK3l5P2QYidyo53YxVE2wGcenI3W5v2vYjy9w1MsMND+kN/XgOs4wt9+zwh9daJ7ftRNWq
eFh5SITQOTPwN99NHDltxSFWsBQwcY0acHdk6ZGJ37WtShHfNmuzmVE4v+cQ0fJjerG0BOg5zh7z
Rhip6Ix8/CsFljfvvLcwDDquDTES7jlTaqqxfdJFO+eAYUD8EgiH3LIK+TczF15vDLDWwQ2Mblyd
yU0YcOznxQ0qhLdawzyqKSJ2AIGFlbngasyb9sFdO2oKyreQvMImvoWfRjfV1mR4SGhzLpisy3UE
udbrbBx6CkJlchOjcKg/7GnN6Kj9gaFooMsQUBe1LO2DEX/5pcDQk6Zw0r42ij3QfynAmNockbvK
xZ0h3aRwUEoEDlzItuSoyx2LPL0yHU0nUiadQXPzfIhZhmYx5g+N7OqrYUuYYqpC4yZ5JRwEvfon
nOXj+AP086oO60WEVkKlQk3pt7r4OFs4W2p2xkU/UWzQaalcrcHa5J4VaGU5p+G9YZwNGgYXypQg
08hnIpfvtIeCWqGxsCc5K0LKxSNjr2h7rod46SJl2PIPT5lCJVRL5owuZoRxqnXb0lvFlhBI8S9z
ARmJukz9Qbs4z0SuW0V4ijxRbRCm8433EgQCU9TfCEhFrpzR/Uq5omwm7VilMRNg+NYt2HQEJvnP
AeXUUdZ5fhcEx7OpT9GrDCBqBqWo62X0w4UqmWw6i+KDMKTaw+PNUX9Yf4J/BdE+C4nenYbmN4EN
liJ9Vyf0pOUf6WrgPYbeAXt3iRS/p/zHdjlEGxNyGmMCCR6u2gfSyuN1Rfj3GJQsCbNtx3E//W5D
lI7OEnVvEgY4MgiILBbdI6QCQLJNYZ+sLjc5KVTgRri7wmGRkmDKHKhD6PBq0g+NqEwDXH9U1ink
nEFBLjU0ujc85eXhaYUNN+jvvLezd+mEBeFhqAnjYQEl3KLvPi7ebnZzUJYsHmIe4C9uXWNvK1V0
uvH2s9a5GQyRorMurAwUHLV64FL7ydyr9J/THMw4StZiiLC1OQzVSMiPFKOvl4R14Sk4eN2dz5Xh
paXrAnKO6cXPJJgUSHqB7WwLtUDua9RfurvSPvmKigNZUZASTavuadlBB/yxjsplYQb2mGcYtsUq
FWJjtaUr3QZEx7wCQwxPhV/OnNV8sWHkkkOKb0DiM8MoEgUt3bjy67xTtd6IH0YoFUW0b4lI07ir
pa/9qF0XX2dXrpT0PTGD+YMxU2VCjwwuIZoK5CbQNbZlwaHTK7tieGmKHkFuZ345hq1xFB82g6/X
2w9ozxb0VcqqkUK9sJWedA256VgSbEV6UlVdw76kbZr7Qk6TiOJ8rpSPe2u9o+d9w9DfqnUgu0IN
a0kaNkNQSTSVce3lv9UCTpYYxGu7B/IgzkjrhobU2o63qadFwbkII7L8TA1vAA+kP1SmYOQTosnN
svplRdPR2mbFClxN7GCtN5n3+mK53CtEkLDcM+Z9KDh8UWhlT+ANl2UFdWxrG+/y0OiQQcsEl8Le
Lya3FHQQRlhn2NEZMDyE3tjinCIk0yxjEhk9stvBaFR3jxSRD7ygjlY2qu6ll5H+12bPEUqNfx2a
dpyVW5XtMCpXJrUI0gLQvdEOFdW9i3wwKlOD1BFZWWvsEHM/vTvIwFUNVsGfHqYBzUHaQ/SDq9tX
ESiO1/NURKeeipnoboY0SWb7YB2Qb2yuLrJ4Bs0YobkOsvegA3BaMBfITtzArj66vwVg/f6gbLyu
1QdkUQn+baK4/S9MmKOC9IfRuYo6qutSa1TfxoVHr6akjXjyPbqALDBLCuo1TjirBvL9CMNlVQgU
QeSAvsHbcdEGLE497hVvGLbPIBxFzQr5UtE1KKH0ssNnK7XVk8u4Y1Umwy/DfW09sOdzNghAsyxQ
2oCVrjzam6ztrBe42vNQdVZ5rF/GzwnxtOKaWApsNcNgL9aN2iPT3Vl8Ere3uPpxnJfl9GqqF4ad
a/Kxs3aO6wQZfMryASgrauQJHfjkBid4OpVvNEYaYQoA+W7k2B9aTu3yS5bo9/T7VhZ14lxvX+eo
J5Oum8Q1cCuvLUJ/HQQEwtYIEC7eVt+E9qrRLpuwKbCC9DbRCEPhA01Ui3C7CD127sY/eGCRCuHM
w5jL3OhoKuhIMfa9+QaHh5OL0zrNIgImZPZ25DoOupNfypdA/07V4LP5u4VyZ9EycG3GABIc6FyG
ur1prCKXpvy9/GsbYoChSbYy70jXNe/WPe9zzhWTeKRPt1hYURHPEEncc8Gu8OsVuX1cnMTE1gPd
9tLXddHl8+3gG0LXSdyxnh8vTEOVC9/hU71FDWaNIaPnI7gCD+X1Qeuad+KCBhdXr4LoA+9vl7o0
chcI3K8WS//U2hfxzKVYgWxM3MOwwax17S2KbxU2+NYlQZEvNuifECNGIGXLVhfwjsMJj6pb5Xl0
fXT8TMjpCG4PdflhUZR+wI6Yhq77P8ivsTtYwEYYdzC4Ug9Z7QEk2cX7IsrVYOtimMAMf7KnM9NU
MiCXxtP7X7nLCJ4tWNyEijcCZX3CpY3ElkmVa0gVA1p7Dpmp9MBpVbdVzoROHcWP3qs9xqNCNtI3
iqWRo6R3jVfmF6epdU18PRQ69WxlS2YZFlKthC1orNdzAYSAx2XOcEcB605SlvFCsOy/a83qL23Z
RSauzJqhAcv9uDbjCH46jvNl030lziJdWtK4Qqikh0RzvJo0/Ac7cJYMB8LEzu/HUWJ8jwGWM28q
Or9oG0ZZXrUGs8zGNqf5t8gKWCATCiQEvkvaMI5/guLKE6ehuJvOJ5Gp/UcA6ddMaIuGk3lTMAs0
5qWP0shF3UfSH/4JfdEdn6ZXzuBnd4nCkTDKLAO31yhYCFzcRLQdXlrxbOzzeSpPSCQLiyAYkLoK
QT4s9wpAvaKDrlLOCcHvVit5cChIgWSm0MFZe36+D0HoneQ16muoRDgLir/i5zMRgg4zYPp7Fu9w
bIVvVzNlMBG0/01M74a/6M0tyoFi3DiMpR74v5dxblU082Hiy/iFu+/+TFUwE2Nvzdge1bbeU1qr
2ukREA6lX3JoUvA+FY4sG9zzYzPQno2RugLnFUbKFoFJgEqIG7pSIXN19TiryFum/ROuGHrFtRqA
3OP5+fTn1d7VHcWtffTDR3C4Jwhs4821i7gt+KDI5Ztr6QJ21ByHkrUK2WQnY4a5j6R+jJNMZAsw
x5s9SOvsg8cWaTZne/7HtlczRQEPI8skVydoSijAgZ8KkjJKgiUTyXzBurR3E50YkIietm3zGo5E
P9md7juckb/YLJaiTPVyf5fpGstubC89tgmNb6KoYvH2l+CkGAYQMVmBQlyl7E5Pcsld+aGBzwsZ
MEvENKjleoAKlV5E+Nm6fS3OI3DDFQ5440wCPjlF/4ZZcNXyfLUFWblw3e/0eH/+fUlxvHTRB/Ev
hRz8CX5aWpLtLsth7b9XoorJfHHgSvA4Uoy9LHGXSJHt+q+qO+EDohNwBsF8eJ76b6vwwBvEOBO1
l57ivujqaR5XH4f2x55rUuEK77WtFZc2AS6oGS6HLr3iuc9XvgbG+XozCdVcLKuDE6jPZIoQM9tP
NHnaxd1/xG3qr+4FRe+PCtaXVaxp+fYvn9XZbwgxflluJpHm3pY971qwU9o94kMolAOgNxpYKpS4
Z2AXb9/wzriv4vt/y1FoldsBfcKm2akdityRVSULfu7KNosszy/tclHBYqZ2+p4soa8FYVphgSBy
CyOmR/Ina3J4HgtoapS7+VXCFpk957rC0YD79UZxcmOizJDWpV4uL+NoN/vPWz6kbuhWsbJXsxLM
5jDQxvsXpd1+L3cOqvCosXCcPObZMXRxno03YozCyBJqEX5LF3zsmUMqHIZlpkFbfi3O+MkfBJZI
OvtweMdRazESIl+u4H4oUDFuDvzpg/cI3hHN4thfiSLh2JUl5vbg6pIKpYM/M/urEQ8MGsZGtUpN
xNmfzyP+IjCeW9fK/M6p7rs52UYErQVKE+IjtXnXyflRni2LWAUJNJQt3r5G3kilJfz+MSm1t98K
X2AZjLEifgsK8uoP0cFKNUm/25gjlB/jlfKPnRscRJKPDW9y6gMvTSao7lBjL9alFJm/mAEfmtoZ
eN+bkHvm0VTWOInvoRpaieA85t0miVz5CX24GFH6bGpkbucbLRezUAc13Bd9bpd+QoueibgcmW8t
Tj/gRcPDCMKGJCOpa35nJJpCee25YQQTW/FJlgbuI2bVnoh/83YFfM447R0QvNGUhslYwglazvSu
X6T2o3yVQETApgns4VgzBMLJMepeyhnGjavxf6pzY4lOWZmRwgCNUMTQr13NTefJIzwvkVS9qPbP
bRzN+hetVNlC5C1jAxy5KGpjTCK4CND+/tAvyettSSDrCOpgSdFDo/y7XF5zDa6iUJOoEvk+Fjwl
WVQPGDrwOSEggeg0mDZwmHffQQUKBQ6OdsbMKNQhIHq5bl74i72WvuqxTKz8O67o6YysIxcvFedv
Bq0Sbd2uvr0QL70P3letr6e+0UU5GCcQpUQ9rKaLM0O6aA6Y9K7bbh5dpZdiVEuM8s4FHh13k9UO
+JrTB8LG4Aq2KzG7faRIimDaaprXIjUwO2o8FEjVxpewe5mhCrByoPCEBZvTHMHy2BAqj0LBYz24
yDCNY7b1btprqBId9PrTcj42DKVK7B2tvx2MOxy9LQeT65HR0FZnayoYKOgt3j8wS/ierWZSqUPn
SHp48N3tAXBNW709SdjOdn2Ty44mNkqwIWM2k8GNFPBSExC4rZcHCSXnqQAkUEeOE7Lb3x/QNeJy
RQzY0FJx0VGLMarN0IgNTC8far2toDjn14Ze90d8xUNzUeynYh1rxH6z3cl1Krt29NQpoZFKjxn1
FqQv75YANSoH4RRyXCwV2/uYMKr9DgAagMzCr4QrP9HWc2UbraNf5+mnF6dxdcBc05F6VU8IaxO6
onT3WApQPpM1pioUxwZRChqLXjTbN/KIEvHPAfHfoNmRWV08Yi0een/xLJdDGnc7Cw/MPejvhNlS
5JXszrNlOi+wzqsk7LpijWABSonOP+20Oi0hqbpwJ6AYm3HFudFUXbMHYpPJk65uP+dbe5if+mNO
i1yqY328sU4NRbmxoJkF2YTOEqE2uVwmBo9Mc7aQeLZYrat7m15S5H2qwe34E6uFmvWoYCsmPxRa
Mk39OunM4MGnRb5b4Tpr4+KieuRn0OjEhGojbieEIELHFYQzlYu4Zu8DyqNJifR9qp6U+D9tFL9R
JCGBkAUSGUY3eIHdhM0DgGE1Yh6B7yEOpZDOe/LDxRPCsV14pEOJJ0v0fV90vC3SLvfMwG2Gi7z6
eppMkpD/vu1X6PLs+Qq8CZWMUaDj8MFS/4MZH6k671X0lVP/1Gd94bfxbloj0K6eZ/SKq9CSZ676
7jfmY6RVVVMtHNPDuD3+bpZbYkqwgUjMj4df/Xm6vBkFRDEAPni12JzoijUryslLir57wlVgmnKN
/2aGA6m6wMu4fggXWwbIiuXNdDq1ofNh94nuXp96r51KeZ+Mk8OkW4kwDVx2rYtEbsHBO9/IUt7f
UN2N4Fk7QMvqYkTc8/xGR10w8YQmelfo16G2MzRYmW+quGuolJXi0Gex+BOEAjLLHfvCc1pwBO78
m2lFf4wy/08ne0WdvpAsH4i9O7RSvX3P9eBld/JcNe3We717JdesA7q3+Tfkg1QlTxCWVcK96GTr
ST8TSDZi4LF8wMOuSGRrRXkWDyUCLeR5A9JPPdeuwN2cki1p4qID4ghpZ89calMZ7OGSaEgwD5KW
XvTSiLrQ9Lq6zdFqkoyIRf1Q/xpVhS8IzD03bSgVLGCR2FLGIKe0AFKL9u1bzHC4K7vBqC+mg8b+
MjHD2LlgsXmAcZx4B4tzyug5xb6Chcopg+2bPlthGPcNgYTOe7C1qThPAAWZWwCgamurTk+BkgYE
HIxY5GSQu2LmwkuXCWjxL8vh6LMgWcGg83fVOnniCRQ99y1Tz0IR6bZHMHEc7ncxnM8cDt+tjEPf
2Ge/5w3dQCQhhmTCm+IvD15svSZekM+VxJWmkmLQrb47uvmSUU1jw+kHbSMn3ORGw6P8BnuVwlXD
C/nIN4ec+uGCpB//HyQN9Z5zC3FJcRe5i36MjWc4l9/PiD4gK+3eRfLZJDcf3/5kLeQiznO/uJuU
qHHKQDwQAL4FTb/Of0vptFb+r0Emi3C3rFLhvHqDzaRo1STfvkyiC2xrBMaXcadaPw0KKPeGaKVZ
upR+lwjRJCIASQt9wtK13FHEhoaG+KizpRglZBvibnMpyZKvVRxk68g6HvudzMui0pNDC/QmhwZl
zr9xibiDJAh6j1mfNuwdMS7hC5+ozQOyLiWxqsxEL5tJiDqTdFLXGhulXhujWBb817fsmtKRPi//
EjTg5S7AsnMUOqszxR1cyz1VMeo/ZDLByhgOGd2k0Rh3kkVyBMu7QO4TVqVGe9zqln7PJbQmaWsd
0N83GeDvPNI+7IIepmAGRqamFD9FwvQQiGQFvJnqaTZlaiejgrT5Oa4dUfrw8W6R0KuQD7eUsE13
fq2elrsV69Z5KvyF5d7ZBD16yH2i+ZMG8/H4gTYFhGmqL9VrWBcY8EK2rPUkrNca75Ex3s6rXNDL
Op3EuxgFr8NARlm8FlHkhoZNq94FxtIinD1KnOR4S+4XQ/8qVtFeRpeo8kY+ACy9UkpFEutGme5r
N7+/+YUgk3JMm4xj5PCvjNsU4UQdYPrzBZWkRBzP3QCISmx6SG6vrwmU1Zw9HRyojDrbuSwZ6zM4
O005Cmdl+phHW22TQ3GkPQS3lBuNUwKsB6qkKxjLmwiiAzpUM1crqTOSjbewVoAF2itGPF2Pp5Vw
zWSPArKrNDYm4957RXOd43Z7uhRL/pFh6gC4ogJt5NJhIq+PVtQQRK4d+PiN9sjl8bv5Qudqhqf0
Pv1GJTClNmsrSmVvcmboMX3faDe8Y86Zyc31NTriAwoF9LR8DamrKhQKYOz4tZ/dtASHeuGf0mgN
4aH7DjMba+VK5228w+C8Cnwfqtr78fdJJ6Ef5sYGfDllmIHXh4QhUEmysnb2cKobLuuQa5jn1Dg7
EZzdYnyPTd9wGR8TIBUdatg939qzcY/dKQ+hZBXSvSl2fxHt5QAOSDF087V0ZnPiV6NlM9zAZ4gF
qUR3l1zekAfPCceszzdUUpJq21ITV6io6hSbR4DHK8elOcxcTCNH/51sYxjeVgNpzi37/ATSKKIw
EodwDGUYxqejpxasShZy0QgWYuS2BHoM9gNEsOUdF/FQlXJ18F78c/uOQGVBHxZyCUKpHuWrBij5
CZbWA8SYBa/Jrpb+X/XtqVDx+wChFkxS/AcJUTwSsJ8Y1Z7zIY1lqLymZZ9xrgCAPTNzXbxUms5g
Lj6GJr1nHT7HzvsBQzdBkvmnqlm5jw/h+bMCrUOpuoh1xjcT8yXSmD0kxLtc4DywcAhDoWLvhYsT
WTg2JqH461Mv2d1VlT753FuLJ7j7iBvai1F+SDDwj4bBtJDWQEwXEf2bedulb5PHaH/fLIpqf6x8
hJwOWWElYxlJGZKugH6bbVKf5y0F6BUO33ai/cT0nq1kVD3nIUZyeXnu4l+L6ucIyea5UgiR6SAq
424dZr99tY/sRZde3mJSg52b8+nwTY4J3EV9aTBR0fulYU9PHS6Tg9B0fAfzEQS0s9ikAFPIA9f0
eD24JxInF69Iw2o0fXON978nguUveYUXnlLjCKpSTtNXor+tusJU5QQljzLMRtQIWve4u1jJfT7K
E4pIiE0wSEbdR0qqtq5ZQEY5srmX7NCQBLNXbrnqg0oOJFoCm9VtVtbfLapBM9g+zMC/KGdVee91
8KY2BjCkZ3OePX1M7XHvKFBpFe6xgUtMVU3JQn14XnJZsXVTP87u2ZS/P9QMsgT1ZDz9mxAeKC2+
1y1+X8SCUy6fg4QAT3x0QOmvRismZ9O7NGvXh9WjuY/v2DE19G0ai72KUEG1HUpx9bx5hHVVqoft
NMYZEVlqr/syugJeqji/Wv96O+MXryVOzHOyJudwwm3ObRUTHNYsED/YX7c5rSXhg5WHOxSB9iUq
GQQ443mkxSYP8av6Ghppdz49HO5dH1H+nJyw9Rx/7fMCVp9G3N304Bw0EPDydP6PAVL1w7YojoO2
x4l+3cS1AgHznh+3lFa/6uYwQUdQ36NUHXsilOB8KoLMGbxp45mnjDCz/NXLOziNyidvxyqmYyyH
kfBgGbI7BePcStYYs/I+PVb9wkndTclHVM4RrNo5QeflUis8j1NeWr4xLEaImd0rD//EmXWZWbAl
Nm9EOpCByGNbxbwsPNw9gI+/pzMms8tXoKotlAExqGpLRQdweRYertUbvBbqqfQtx4zg4IphXewv
3yrSQLlgbPL1+RiuAHPvGIIQiiJOMiFU3XR9MNTugwTBbHnKyiPIzsE+VHaD7PtxvnixqliKkgYn
eJLzJzq9+FCuuV+fMTy77B1H6OCr8LWZOVrJ6GsLnnqeSd317Rq223e04wdW8RgkbpH3HoorjIBl
SD75zFds9NZmHHM/zWyX4w1oXGe/aaqcsGH0Kh624KVtP5d4lNvAwp2+USVRep3ipIxOJeIqozm2
4OZRabUSdz6AGK1a/5TuMDrwyv1yfSIZI8SJ/VYzlcIknkXs3PfS5zOMMR83N5Gv7TSIO9wJIkMQ
n1HznVfJYpRatQDFvaN72lnp4Nzhrkk+rWEpKqJvvLx/k+DcmqounW4hAP5dvneoNhc3BwIYMYDX
TIwabLnnJ8rbZGyueugMhduwGbQaDU8BpX7OIkOJddElekcGq28jKmxB/gCv/mj2vWf4phNhEsw5
K9cQ+p3aiFsjJniQjOkf0j9CwvtlC6l6Ic83vVqV1N+L+y4l/3GQlZe8zJ0RngjAVrxngddtZ1WP
VqXKOMnrXBlfXqHkQJqnuzdEQ4ADUnJ9Y/lx6/NrVllas7gv97fTL2hJDTp5Te88jr3Qt6NI/9HA
B7hWBh1FREbLBPXMkSypPTPRmPD9kNQISl2ovPKaubaX4AA+ONq1WyDDFZkhPoHm4j6ZBvu8jOj3
HYzbXrtYxhG581QfcA/zHHAiYW3ZX8/Ack2hdvcLgTUYzSoC7Odws4fB+CFbMJsDdm0Afpy+/Ih2
lwRMAlAOiMp+JmphHQvAUL0IKTK+IyQ9Si2N1Il7qY/HVY5bAW0jx2jNgGCXtRV3FbXeXWv8e52k
Sx7ApZuXYkYJUZGy37FOR6bszVXiytygnIAGK0rqLngqoxDY8k8OIKjAM5MEfL688xQ4z3MmR5c7
gPZKYBafqZJQJMVsFUbGfgC1qd4zEKN+TpeSE+m6yUdOKV5lDEDLRF0IgKwBRZ3ErlD62CrUC4q+
gVD5IOLWK+zpcMewLjNn4s+93IdSHRrmHhDp74BxLRUx9BXYwkO5jP9Ti/tB0qr7G4N76MD2yiWi
gk2UFVdH42/2yYKu/EiaoTQSijRe45OtXvt/d+KRNSgXRFe09vae1hkSyDUMRTh//9V4nxN/Clki
36VVUAxv+o4CVegD0E7DjIuQAD4wfmEyCdgVavzKc1OqehFp4wzyK1ruXFKReUex9VV0drATyPvn
e7/LaALNHYxZgmdbLUUpKHaAO92baw1E8r4whvRNhhELXZXZXFwPuHqQoMrIg3J2HAeI7HQAJwqo
cuBcmVUJUpV9AXmOM4HcMRGMiyauINBW/3Hxtzpq1JvSvtQKxMzbagUCZWKAlwjnR2SVMekCuMCl
PGkpKZSrLOZvh13HnbubAqaOjI/pih6qLk0UAz/PYSxcCrqQ8xLV/f20jvu7WFArDP3pQzsXbLwL
ZMvDC7sBtPtAjIGFGVcplI+ivNF7VAhfvTLYK7mkV2/9iphEfzcgpLSImD0GJU7IDN46sp+orTWD
PK/Vhf0XufTt+aCdoi+n3IjDpmfysmb5yayqSSQDcpC2KsLG08QgoZvwptX9+8vbkBQWzfc8henX
N+TQgbpePBQvI3mGaLQp3IBHTgfodtRj6VZKayisrTknYgt+tvwRLp5kBmztgp10PCp8T/gacbtQ
q1dXz7L3+4Y9rQTT5LzduFkjMJotH1DNVxPhPhp11t+CSlmUwo2JtNVaUGL8NUHd8i4c31cMVXY3
EFq+St03HoWYjP69m49XWuGPeBVrzdV/ykxrEXvPYXq3/7HqiBpaNCDkZNVEX2u1GwFyjVtzOpZj
s+3zrcxZAKVZjbvxmJNS7ln1Bo/0s9dkbZYlz1sH3/CrTkHFwPxnb9dEzCUKEbpZmqGDojr8XWqG
OSM2hKFUDv9ni6nLg+QlOm2C6hFjn6Exgp3MkvNf9CmIDCCWfzLqGnp/ELP4K0iyJCYqe2eeFnE6
wv8Gno9MQ44WMKgP8y+1Gk/y62QySLR6Vh/XlXismieBzZ0oiOC/BHwQi0x5ohj4zxOl8ua9Spkq
ZI4L/cCNi4Kmn2atc1wFF5GKbidRczo0t+9YMMhYiBWET3ahIQsab3VxHH4paPdOOlIrM6FuSjfF
FwzDNeDLXv2yVLWmYdfpARznxGHRc2aD3zI55w+8zzir5S1ZCgEn/2fIKmYA1acTZM/hsfK9U2V4
DCxjppyZd8kv7PrdPVPY7Ao5zO3GtDctJjrxyiaP//1Q6aFdX1CRbCRJUwQikeVIVtfG5iH7Alm9
q++3s8/e/+ostxxerbXNI99ddG8njLaJkW2M/yKrBLEjca1b+VM7mnVgFaZKSg2sN+P+uJuj0Oig
gfl095nnAU9raGiqOS6lPvyZGbCZI9vtKoT7ACggTw82WEXPBoG/kM8TrkIB+StnAo1+g/NgDGie
5Fhcy5oMgjvTTIOI9HnlLVHo8s0JfSWIBeZT+wx4AapbqkmYJr/o8FsS7n7+4O2wYn+JBkCWkRv5
OR0x06paOU9rTG7LeTLev7iP03cPrCf/bMsohhRV5s2EGtaSKp+wG0QSNzj+PKVYQ+EhMwDPFQMf
9+uX1lGOO0CSSA5MCM3Z+f6oXVFRgPUdCJcd6WZEzqwIIbHYj44ctbFEzMkWNyP/SmcOLWV2EVbv
JVdWxYvEc8ErQcHZ5ASzJFgGktblY6ij7lm5SJh1mCtC3EgbDz18v7MncaCAmTI0H6osWQNVbQ6h
yMtuWCa7g7+2epsPEayy0cGNI6GpkMCcvMCB0dQVGYrQJggXZnIcbJll3PDLjOpaLXfie2x+yIeD
F9rmUeudOeVcoXFFZdBP3OqjdxC5YjUWnxWMmaKefL3MCd8SCcfhVQZ4h5PtuLuuZM7MpiQxdwyZ
Z4WYHA1rt9MZk9F5wpHJmLySOy4PScQwfMvqmRuPsLrVVEErV/3Hl8MF2DqowkYRDgKp6CXCqSbw
zpyWiMUyJDUVuEjk+0kVvcU0l4Pyaeq1YcbxjFjLMDIA2X/6uoWsaFfltRmRZL6fRPEQjYJEDkJF
wzeeTFShOlCds/x2jrcC48Of2MUTuAUUZ/cVZpUIGQyXp97T1IjaPufjhhVeBvq6DSo3XmQjbAfF
Y1yQPx5vrC29FVChC20n9VlcpjBatgbiPiL67OQ9GXvex1cLxK7lnz+9p4QxMuZvDhDh/yKICpzA
gnVUJLRL84/u9VYVnjflVJJxii2ufv5uhmjkW/nSGmTzWEwuGe+3Lsi1iFoR5mI9h0Vne0PC2Ehv
wpvuIE8b9rCH+zH00L/ncsPUsjCSQAR3b+7FyXT8IptoQR6W2u5bCIoAgWwjboaD7TU2l076cjZW
wk9lO8nSIdWryPcEdDvGujvNx4D1m+iWtXziXCp8q8wZS5vYCHwARC2dohFGurIGZqM6GQI8unXy
kkbXzp5z08haXEbzsFAu5xSJrZpJ0+8wfg4e5H6P5tSnQ6CltoXixeoDFg9ttaqgree7PmvDApyI
3sEiIfrUj3i4CBl9RWTRWolUXazP/vl25f8xQhTpUppbVlmpG/lmEvN4aOC/SmE5HGXTMLWTGAoK
S1qPK9+dlizc2NresABiTkNydHjqzbXURG8AwTOrksNd6YX/ruKsK6qY1MYoqkLOvVkyhxWfFhIF
LwxzXtc3tXi3CVS1sKnUJ5MK28kTLQNeUgDJy6fGJkUccphIkrb/OeDKg4FN9d62LWy1caBUMPcz
eYWBd+0Id782eaEEE9Oej3Lr6HNK8TDrLxvwiIfqQ/W9DCmyQj+WoGRed+6ZEmIcxY8FsErYWaKR
PJt10AB21/Ai1T1TWDU6vBC8YZiAiOj+DmkfJ6AeA1hFbYwy/9LNfKD8Dso12v3lYvobJEs1++pA
H14FIb3RS+GcwZJOFGkUx5omXkfg03A8kC5u/eCMXsoYl5srnBJMDG0zi4yL+y7RFQhkMBMeCfTB
68uJyinXKCDtTAfVoguwIwdPapdo158yKiu/Y7hWmLX2O4nGYv+yo/jdzpjrX6h6VJCjevkQ4Tba
2pclTtDF6YVqdMtouAU44uoWSwrUkUYlWnOkprMRolDEV1zVlv4inwESZ/kfU1id1Ye45nDO6i2s
V/F9rmz/EjVtBtkYwKZXGrNHjNGokk8816lSc8HxHQv9dDfBw3mSiV2NiT6MrxeYVHqi0uQzpL7I
KN0canuuybqywJoJchl9YPf6fww6Q3TtUsDqQB1Gs/0wTxMnYylYloG9f+1ISDBj/dhKIgKSsr6D
T5+vWwzchafyFq63osCLHZohYywjUnnhwXrQgGvHAV+Uidmoz09vY0bpu0guq8uRZBLvER5pt6CX
kfz2nseIOFVkWeSVoBEwcYFPUkEZu/zG/IsHBZ2kqR4u7e15WEylUf4Voyo63ql6pCoU4GN6WJWK
KH1BkneFEh5NTft/xrWssN1uXt4YvvMSdMnlPnFADgV8kBtpNVPmcabA0hLo/CAlWeA/95gZePEc
XVdicjIF5ECTcr2TdbPb9+XWYqHa+BDOAcoddFCGLBx9RuKVheZl/BewtulAC9Se9Rj9noPol2Sk
5/SmAQOw9zzuZ50AMRrep8JLlOvLW2V3Ow1ehOZdz6pE92y1UC1LF9uxpj7dBbE7ktkRA7XYVyo8
DieK9ORERsZt44/NLlb17xwaeKZKDNt7qrPlqpNaCNKy0z3gXlUa9cpEmMhptvqgzIejhy7Zx0wG
FKthymqeU+Wu9AP0cz3tRqCsEiDdVwkpJwI38ClGiSIQAQ+tJGmdjntqNeze48dYsAAXd8ilSUkl
NzI/QAp/OvpfvFyeSe3ArrnmQyoULiWcI9m2+lPIRGeXrqtVVQKrXIhydt+G3dg3TOg2boqVfCu1
IWrT7fkfEMKHNL7555CaXa+Y6axePT7JS7AxRxgFYM3pdYMGZVXJKdHUMgQ9CllRwIpSsTFtYxwm
hD7lUwAtnhSRirvaVqkKJqDQHwwQLNCj8MjvUnRbjlzg1QDr/efPLOylKwuVlXhSixZqCz09Qsja
NpBW1f3JDViRUUK3Mu6l4mrfC2aXDelg64vA57W70MDdLPTEIfjp3Z/zkgveAlX7WiwgMOj8hg88
F1YOJLhhqEO7Y+uQTAJTW/iyrw8fMSL+W/8g372WBIlG5+lI149UTgVVfQ/ybVNJTM9UQkFUrHEG
3YSwAxXJTUUnV/3moli0uFSkOcMOf+30IvtIVQrZrSnuKdhuGLKaxHNhVzQA5p99/K+prudNeiUh
9RJAaRstViqZ/6TdRscviBP2BxBYT6/ceeyG8rtAp8EAmWdsIv4YU0N7dPPB4GhSvjug+HQ8kCkW
IPPa8F1SYuadnGVrhGlQ/SJJFJrL6k/SJrGYZBG+o6zN5VNgTH+FIM+H/WWkLu6JGAiYdQFmN3fu
ARrKgnk4AxRftA5vbg8FCFFrDcEmJOICoSI77Qvg2qTfkjMFwOmfdqN6QXRY/3b01DLmh2Vv6kaH
PEW8qFdPZphEg2GeDQwSdZLO5a/x+iqqx1bYbEj3d4D4FO8Gigt4tUYEUmGlg/ZHMSybFQWZZWYx
c+ebPw8S4oURBOY91t4Uq0mEliUXki06x73E+7+cU0nlyw4tK2bF9CLe+PlhTRDoDAJUe72y62Xq
F8otIgwxB0DgIsxbHlbDepN/bTvZeb9y5KoahOgFt+0OwgX+uYKt4KJHhK23fMsdHBSINEtLKE4l
ukmPC6Jw3HHUMUwBZuPMvnDbIYLAfm0z4xjM0K43gax1OVxmGDLXb2liQu4pI00dlvgEj3Dm7DAp
8mGC0ZR6y408VpMcmYq4dwwmtyIuhPtXK+8pEe+cD5MvasuAmHDnhv23WBAd2cgQ1ZryMaZLGaYQ
5bynefObHcfU0qBz4m12K/cUalMdVllv5ixvFBz5Ipjs1PDE3oeQBBVo2KEZIz8EcwZ1VdOSR+qh
OAkHYBOMnbI9NpD+wc+Q0z7z7zZ3oB1B/xDD0VYqcXFK+/4rUF2F9ofeP4UqUMS3iYe9wcWTvxpJ
SI5ZN50nUld8ZYLsQMDlKVLOB7f25rbaUkLEwziMyFd4IqJ5OEE/hfvNKL7UCdxCUsxqdbGLv+tV
D+MPkw9okdU0VA5H51lvPHgtbC46AsfEIju0f7+ATImtLkiQ7/MExI20mcXe7VW2tUmU+BlFUxla
pWogRS74LheNS+P96gPGBMKm0evccJWIXZMyjxBECiqHI80XfaluiZg6qMxu9VrEqu44W8crwT9n
+saxD+PYZLKrI3aE6GU82nbhX6EX5Isi1+9lfaekrHlMpb9BO/B7TnKiE5aOQ7EXbFzIlJYouK9a
oU6Vet6TSSZmQHR39I5fOyDMsstjaehGtEyje2DoqI3mOQw1gtsN1ldWw054L3oomzXtJ8OwNfdo
xJ85tug+DSXbURv6uUL9rFfiJv38nuLI5Lmf7ezST9di2zzWUwIxKPd5+MhKaW0FvaUjw1ji++Ky
fEDjxv7g82gYvSDjWRsOr55437EkaNephNBx2DaKHqWiH6oZVRTl252W/Awjv7kc2ioNSUcVJXGO
9Q8pMsiF6VdWwaSARAvEZLBD+LIoVPLPZZvno+c5VkDFaiZHibKJlkLYsmdNmpsNU4WZwulZluiu
eUGwpzE7Uw7V3syEi9bKjpVgNJm2mnBBoZpK8VeCoY23OXE6qsZwThV/hcDihJj/ZUqzY26xT9u0
mgp+xFVQqpMxpZJtFQzxxELdNnubEIesXjBCJ1lFwWBkzngAKseDHQke4AP6QrPhZZCeQBo4kQzS
qLS/BinmfoRTthYd7l6pVzDODg9zQ2Vvr+4e1wtE5C1z+qOz3MH4/CfV9DHObl1BzW908n4HWwJD
N0ss6vtYGGRomlogriVLI1YPouVHFKmWCeW4yCt2TNmRjBroYYRON15PAK/ax7KTG09PAYC4uDs4
m5Fsaak+dYtLk9WSD0x+6aiO78aZtTB42NeEI3GlPvtBUV6/FtoAbpYzznVbTtZ/dabeo0nq4vXD
p3lk0sZ/pF1M1gqzVzX7y8m2/vC3RgL61SKOdbqJyEWrN4D6hkoS5UQ/ZnBu2asYnuQLC1VNFEJE
vUql4phgoUjO/ce4JFziWtTr33b3OQY8YBG5JacrGee1k095PrXSZlHGWt0w9JcVsDShjP3I2w6Z
4IfgLJesuGfOQdhdxDw/NZO9iOw3sFiuk9Ffji+9A0a3T3BBzd1L1HwJRDsLmTQFvk45FH7wUP4B
ihhZ4P+IoeBUVhirzZHCFKTdc3/09ZbINJ3jgMqouXk6t4b2Ua8hP+3dLHQNWIpUXFJ7e6e/BuVV
i/67lELDUusCWRsKCT20Kwp5ndx5jn1gT/ZM5TtQWEoHMOq9IsPoCJFw/xxdeIwviB3itL0Bu6ov
H2oubZ1JDj1BEJ4/CLvcdZ71rrdPx+0WVQdkTE0fQf2PhpR1HZPYSxxdKr+g5K56Ob1uom5N8CSo
u/k8ZjN5Wh68dNm6s2R4UhHv+Bcow/xhfnx7Hc0hMQUuKsJMdnQ9HR1Vpjz8ZxdY0kb+g7SNzivf
BppXsS0/SINtpNADH6HTlMdQ4BOJaRegmss6Ux+hLGd8y8jNPNJlrCiao0a9dlupkk9Eag0CX50D
8d6uASsA+n8U8VY6o+0fJpyYSDMmMrvGMRCXW1SbpUQu0mB+zp9jOzW35s9Gij7ixuD3fCl/LQhO
JSDK1V8CSlILL8lNsg9VlPJBEwC3qJWy2zytBMdOHTxItkE3nLJJ7/FnsJuHVs6QwiQYbZ6v5eTb
2Kb2MygfJszqmPCcfiWDFMzKBgBIMu5ngD+xwoLlelmZkQ/hcr8Jefyb9n0N21tjAPgRGdzgB2NA
HiN7KIuIFOWusCtfL7TAC0o2c0dnrS9nanAFcAKUNsVTqKIESn2HqQdF5+TgqNuPtx/3aq16Dj9Z
isQ7jnVxQUoK41gqrF4b8QZxHRjpqkysb0zh5WrP0RXrOuEcsFANWWMkh805M/oOdNW4L/IrFE6J
vz2XqDhc7Cx/HG9U97G2KLx+ry6lJh/6sDsDeCqXFZtYMCMBjSAFLhcbZNuw6R4kZ5OVlZYb59ZB
2Yuwb17WNeJ2v2149HtYF32TvU+HwEMlzpRgwDT7O0VQ6G2m7zOJoEJWFM3yqNTnAiUZnVq5EaVJ
UIYTQfI7U0CM3+tc6ZG0MfkGw2QPmdZfxFpNy9X51Ubco7M4/aO/UkJKnSAzJlE6VVIdEj7FcBrs
FqFs8hhX0u5QzJDcuEyy7vXTDZrzPXcPhDd3ZUihOE3XuPTae95BqxeeBbAEZijp5xG89taF+iAl
x26Jkdks9SHeOHfi2nzL3LdBRGd7sR0JasZcpiAkrzGQYYPzmCpooUskT5UFOK8hpq2pRMEi5O2x
VAWqoWo8PkhdFPNhs0rt2cDOPWd+YBXf1p++Kiq2BazmB9ziUg8Qjor+6TZNW2vcz27U7wOnIZT3
FyHqiSc5IRNwrCoIUBu2RMxY6Y55PH8Ef79/1IohOYbZQG/jWLs5HAOSCH8agruEJ+yrS+vxrocl
2XwusSdmRJ0lrLni8q1V9mvopaBcydp8JBefopkD07N0iYXQJ58sp09T7eL3HoAM97pepAy3AOwy
qGSdYW6XBJk6mnmPkys7+hbGdMlyQopOxuS2i0Hnb5qLmuGbA06vIcOwnPCL0miw9T8j4XZzBz+h
L2fVuEIC2COodhjDUKw/2rByrYDt4PWNu3cd019vFv8rwuwmR/wc27HZL8iGmqLfWOyBruU+lVfg
9XjhkzHMA1d5IPK+u1quG+t8g5SCdQW/MaWYxVGmKoql6I6SiprIKPkrit8Hbc9NiXrNmANrWEM8
UhpVAf1ikZroq+X6Y31ZiUwE6ZY3+ObrSGZOx2q7Fc30/jtR1Lp3//7H2PqMiFnF/zBg1xCbe+8h
M2tnKOfa/S/5BZq/ql0u6lG/gEwwaw4fh7Bb4PEo8KFXWRCwrIT3qWe8GERhPIw0M7bmHrFpPIzb
5AAPN6xeLlIegCrVxc/7pY+2Gc9j3+uI9g7Qpg/JasYVKDoiMi62UGxGAO7KLR7b2ewwv5A5a13t
21Qu2CIS8UdAlM+O5/qhiyXBS6yE/itlF6fUZBUEueiNwNVSB86Sjrsj5Db8PnwKsxmOB9BUnqZd
SU7jPSTNtw/iPPFcmCIkCs7MvdmcPDSX3wM3m+YKdt1t0OY39RHYO2BmFvfJ16QcEOfp6UDTHQ26
lNKm8xmerh0Y6pm1mea/tr/R6ZcE/5c+CtnJlsCLQrwAf6qFeCaAhe6k9IEzJsdWmgpQIywmEY3G
WM1eHqyr8b+YE4ts8wjQ8lfE8hW909TqaFRz3q36UerNCyArxXibSVcZVPFKhK8212VIvZ+uPP1N
16Ko02PnR8OnkOOgMGY3tjrwgaXDEClQO6P4n1aNvfbqK/9XWUreIx0fbx3LlmdJ134m+gApmZAu
Ydu0gw/z4mJxHXze3XnZKzMf0LEjpS2uzlYdj7kPHm9UsjAHUZBKPJ6+Aa+euWTPCwjJ9rOiNCSn
bZq5CFSDhqAtAJm4v6IMLiQVKGYLtjkXkAbpBiR2Ic5j5vVUE+EgtFdrLgSrFtVJE9/H/KsP4DDE
UNpz6BNt2uIV/sgd27B3bnvcIph77dfq9dAmQiYJ0Vbcb7lkvN3pi9N21Bm0WzKHzMHfCmLBS83e
DmYtg5N9fGtdWFK5QYNWtxZO1iKJMoTLFBwH1ghBsZHMi26qOcY1T6Lb1pEHcUvX3U88V+iJfe2Y
0v38ivfu4IFIgzIXgYqIwKk/Cd4qDiuYaAIUHz7mE2GCjI8YXBWB8bDBpwl4x1h2tJfgqJtpVwh6
hXcG8EK6iwicmBeEZK2HAYXkGHuAOp7TzGg2+3HOotLCCGVkmoJAWeMOjP3OXBqlOTvPUfHbIbBB
2pb+wBdnNfpi1E/Yi2TR1BkHTmficn4JGBW7TNCeXvQJ84V22Tz+hWkns5G6U9hcM+Ft/WxG99AS
JRnoZ/FwVAK73uPrfOyB8pJXMOZCSArZxf3bvEDNw6Z2GcuU4bKH/Ksr8kXBn58feBXfVOcOZC2Z
2EB2uoQKYZkW6ZntjS/N6k+/bk8KuHi2UEDB6bWqOaTwcPkHuJdB9+8FMQ/qiMdjqtN5BMUfqdjd
tS4vJL3chEGLAj1RnrRZquaCjXd1lJCA+fPIZGA7IOfxOKu75a1bZAqN+2bnUTo7Z4BPgjslP3bf
PcsX3JspptJnfqPjsSBLHd+MdNXLmStv75uiWh+VFGJVpN9CubWaTOs1qHYfRxcGFImBreDS+m4h
uLcugKCNkgr7z/SjzPHHi9/zQBAOHejNEsJDeY6/dd/NrUjdHOzt2+6LnhnYvEi8t4EeWxTZrNbt
9vcUpfuP2ZIRf404RO+LsY3myMZLjgwDzzjsfe2UpZ4Nm39V+gzbRm7JfSRhXZFe1dJ6WgEiZBQD
EVNTF4DXtorASt+UKrIrq6wEyOtLwlKJjBU4IvR/18bULAY5SGJfuoFkBnjrwAh/HdJbchJ00hlH
IexfroCtxEEoqjmzNOpU9rhRtjbclYCh8r6lGrN+7hmETVR+zNxt+k4Y5dwdZKqo5wbti1LVWg7d
vFY7MnGFmMd0XGuQHmhjsGfa+io+/MXSSU5q8ntP94BY1eiu2LJWQo4x4QK8pPNOVK4Z+un1GWXN
10M6gArXMTm/lyK72v+d638a6GGUoRJOdMgVT2Xs93Dvic/qei3tXdDwZRyvrQmieOHRuk6w91NA
BGW6YzgzewTPgE7e1hguWK+XFbfD/ZfXKh0UTx6UsJNDI5mf1+wY4tiGbKrI5rEj6SbErbPDb8BN
OFfmX+5IOgyczX8oEIe1OtE38lSdUEyWc0g4Mrg8lR2THvP17EEqJ8VoyvVZN3ZDBr+OEOkXSbKe
DX00nTWv+fXfKCYYyKC4xI5XijP2JJzPaFWpIVv5chbqLlQ1ZA7dLDvu4b4/hrLbVVO1v8LFejDu
bWVIb2qtn3UmXjaBruJJD74QmjUdxxz6akNwRue9Q6GzQVwcXkTt0PxQhA0abyDlpzsinufeYIG2
akSOvtQT1RegBznUCRj+YC4kpB2V2gE1VkvnvPJMTluu6m/JCg08/I/PTm+SIwIWsQG/EV8GqzV5
8T0kI+LiN9XnKO3mW6Nb3X35WVEDCeNvuVqkS9K/P83IJhwpim5oVTOTdvNW0PhHpWAyAfLxBrNE
GGzgqz31N3q+9GJUD3Q30TMoSMFhAICzLxD8GYRdiE+1Y7FNoS6nue86QEnDnk4X7tPPOf3uHffI
am94NFp9yTO5qrbpRu/yL4kp6jsFRS/nft47/CQIpVKhg4dyLZVYNgXHeIiH8yRooqtbZpmijeuj
wr+8ROisJCMJCkceP4ColDwxwEUbwdSkKbCTGbpUb69zvvz0dcFf23gqthz79zVC/t1dKhOxfrIQ
kRV4Ozdr9ePfJv4cqHAlex311A9OZ8d8QnjNt5J85mGJORJRUEeIa+65dprcFAD0SNR/wbHdodS6
1xovwvcr+Bd89C+hUI5NrjMPTEq6oNHjMamcLsEu/73w5jtPA0PLtUbLi11IvWb4eCc5UoUDv0k0
2LfzV9ufpc4JkkBzgqRHULUMe1Ut83pbWYeyBkDcX+ZDTllv/kCiz28Xh2j9kHG9JS3snhkg52F6
HVtTKSeWb87vbP8XZjtD8DKTXa9/ZeKwrU1HGg8gYf6R6gRbkxboraHhlCgFhtqhm0YjEUbQ7xr9
EdDnNs4RXJO7eW8TE8ukSKnPJJFjDTjB4ItVl2Mr9IWbhE4bXH8M/amw/qEMqNlkdD7TkyTrnQEQ
jLpmuvkWZmYdQ5yMKqJeKaFOcfxG576iP+hhD+lgqHb+lYc1t7aaLZYBMqdkowH7affjwjuAD4qd
DMX63w0GcEWjgUd1LL2izjv2qnXGiD4HDxvcbB7N7AKL1hK4wNOHBG8QOmDErUO7+zGgClKxRBa8
1wxkecRhtWlIftybuUSZxSnzGOk8iThhlhb44sHzwlPSGZKETYEZMIul7H61dM1FGv52v+hRq3+c
05zgCcwFkVrWAyHzOsHxIK3Oy5H7hNYAobC8awo7GKa+xZdMNj9R89nQoLVyN1ZZYVkeesuSNRpb
coVW9IDfzRzMypq3z7uMLJinLnCDtHCv6WZFt9JxsfGdUVsEhSwnBgJKalSNy6+3F9BRN0iYJ1wW
lIyxAG2KYEiM4MRDiugJHdF32WgNmW/QabrNMRq7VTMj9EDURc0wqw+3gljr/oVQ/yADGv0D0qVd
JU6bzXZYeAl7dYTK9CzmuRbyA6HGT8qPKWJeY+KvRYV1tNA6+hDSUUivE8rwJI2kyVyN/aKAeTU8
GnztdoYGnWNa7IkoWexlzzT//ntf0SC2igNz6KWnfSDu3kpPpkN6v1S2EHDMD7vFjMvQhDF34uWp
7zPQrRjcr3JjwG1iWrfBH7wYnGXiDlp4U1C9eWwiRCBa93iPqYz26VMsOBzEJmMEp5tIMRbPYkIk
YCGyMpvFWgnh5QttRn4GY+ShuBDNWypyZ8EspLA75JW0Af8P/88l0FHxiMTYcj/VpP+XmCra5MGE
L51xC5I74B+pCt4yqawYw/xjet9AN63kGxwNN80evfs4l9Jq0VOnzjNJmlsda76cG2Y3vxNSIQ7a
gQq5sTrFXlqiaGJuDoQ5BnCIxKTody/+oSRX2R+5qODlljr0J2dFrE0l79OIacwML0UCxuUavd9T
eddsHmzd2uPsug/37jyhQu24sxMCK+GXiOMen+ZVZ7Pv+8BYTUDoti8Zdajo1jMyo2WrL4+5OYec
pIh3ggidWAUtXZ5Qys1D0JY7a3fLy1xqPAKqJjKqhpanLHmWXfKHwYp5Jjt/gw1hx2tqZiGS/2jK
a26Wrf3dHoS+iWRJXDTTKKOJr6KJ7Fzh4y3FK7Ur4F6YJuVSwyF4CYV5aejacOrhG0yxNGA6CdNZ
EJOwBTB1fYyIZwmPa9PEC5mlo3e/TQIQkxwF9XFbhzwENvbuQuJBIbW0D6eG7KeLt6LeJniQcnrn
+8qNw6L+z8pePwMZqPDavY4VVsxCbz5zVWf8zc0y/MwV1IYqre9hxh/wQWoy5lzDKV911kqRvRaF
vMGO50L2gFhXBQ8hS9O5TuQywGHsMJWlYC5ViDPdo04JO4RmpbpmSe3McJcf6R+ZLPG11QuG9tOY
8kO64JbEyac/U4LANkN0b2v5b5Dn1cXnTTivpTObIYUVNAvucdbD8A6CO1pFz5+Yh5+ED4ULNhN7
mM8L/WF4IZTOnkO7FJJcvxXlS1RVW+N29GVt+rLOuSBtSS1apMryEcjiDqG56U4AWWBzlb3/g4Q1
nKmCqMqmNz1nd8m+MDWnpjivt0XMYc/FeNeQEn2DKdhcSck9ixxmMlA6RyAf44x9fR7JmdYm8mqz
nF363UY5glYsO93YWKgowO49YhSlAlOrV7L6fjt0cl0qnfObF19jAc6W3kXadeoyrCffHwCt6Wr9
Eykc9zdOwdlupMSAO0uJV5keNGBSf7inKOaLZKUshXD7/PSF8jsyvR1ghz4rkr1KL9vIK12fksE+
miWX4Z1RdT2gNmuN5t9PfO8RNXPP3kLsf0JW16m5+2fB2HcOvRgXquQf7X89AVaFaq9SmI/TTmRG
ku12zdabqjM/9LpVzeZr0zWVtJUpM1CjCzyRWzH1IfvgB4AmxX+pgkkT5T3GZnUW39PwtzCnlu8U
qswVUYIfFBfbftAKfJ2NhwyySelyJl3OeRfIto2NiSz7NkfqwoA4pbpDGnExiL3yhpCxrIxsl08I
6iCa5SOSLf2QBFejckW95clf4IUySVljrBJXW0tDxzhXT5g4UQRT4IvtsxdMZDrsn01utz6pQdaH
GuhDqo4FQdMQSHCCmcJRf75kd5wpuUvlVBiefgL6YrodZwrZYD5Y1P56ikngrjTTrZluph7n+XIU
+ow44Q/nO+7Wi8hSUVq5FffxjPHp5KdvbUligM1tmCOljhOBq8x21YZ2FPxO7+lZ20wuAcTHa9m2
/nK+zRLj7NlgSwnW1kUpuGb5nNtePd9O9CwvktLn8DhmG85gHMiJXL5XBQ4djvw9f2qKp4NtF1HE
Uje2OxfOQXZ+ya/IBWfAZl74d9Jnk31631jqqA2QSpZ1jUgFzUwnWBNc4KwpbYhWHqVL3dFgDeV5
UymaBurqfbKHk2ObpXvtWsKmqScrG+h7t8m4cnDTCJNgYMzA9L6d8WIjRxxY7FKd8+eDITRSTokN
gpIGaVo6JHRti/GO8f2iW3h9zGDcQXFPrxGCo27bGcK+rvoajebYkQlFUeuCdYwLYouGx49lRTs+
p/y1xNDIUdR2r8Ibz1iyqZNuv2njaT0A7KrvjVM/HkYenLSdgWHKNdjUnsTM9d2eMLfbbm2qth/g
eQnJ2ke171AGeZpeXkP+nhp2uXzL9qGrnP6NrgfoIp6tn9VREh61VtuX9bse2kPeLtpAzR4gv9/t
DqE+JdJlFSDiFNoxZlPTPixCF3Z2emsmiqTdsjnJwT283CqcE5jF4J1YQ4dJKdrC7cTOkkflyXwR
KH9Zn7diI01Kv7Yu+qfIQWVvpPEMUTx2dqt9AEYOfFKizbC57fyhuv4YY7c3pRU1ofait/iLXbr0
lKlnmHwFxmNPIEjnjQZvyoWvBMjpSGOjfPhr+SiYpfkapInhDjv3KJTEIogIkBObJCMPd7F4Llus
dQ4EpvTaTS1sViKbv2i/qfB5f6mgK/TpNkR08xX4ETjISR0Fo0ZYH95/0jCv4oordauG8EoJcANk
4zwA6CZ8KsAIQRnt/tUvLQhl31pV+lYpUDHuitnANUCZ9J518+2jeJpKMG2+f3LgkbAUy67VLDNv
CtTtl6KFx+duZyhB49waPypDGD/oirqmCDFJl+Lk6HvCjYvcI66RIHwAeKSh44oeYpbgW4KCggpB
CvB0LUz8plE29RMNI2Mf7IsHD7Oh7RRnpGf2rtKn72t78NUmtEC8RHBvAxbD7U9WgieGviAShBHX
t2ecY1VPemdQVI419O8bUSuMU8Ti4/LsDWUDXD15qNTP6HC7ZElfhMpTbbGVNEbW51+qXSC/rgdj
/4CL17hMWH7LFnTxP3DNCCdEDQdkyGZCdrsy9nTFc1ZT9Hi2JenFlUGjWrnDvrrLAxXr7f4QT++1
cAIVosS2qKUEBCtqbGBgLFnjIu+qshv7o0FgINbXdGX20E7Lh7LSI1Pg2knXw0pmSlel69eB7QL5
Hujf1lJVT+3LA8cX1iuXMBhTiLLqTbPOasdi6fIY0HppCPojPdBTow9XaCPeaPI3LkObcU0RZKk4
9PKD7QhUM7Ssia5TA88MAdyBca+Byhm3xPWogii/B22EGHAzVHWiN0J089ZPx0mXaPqjQizFA84P
IK2ot59W4ct0WTwsbhKhBElftXDF1Lad6mwfE2XuJBGcZReB+GPxrIwNf0uzjrgLtlmkxjaGzgLP
U8ZTf55yGVsV2ELAi9d5jlyRpzJqmyW67pI19UbM3nKpHyyWjUmHttkDu/RBzKEO7HKawris1Lkj
m8BMdbqoMHVUMJ8Iz/Y0+OonoJytuIZZ84/0iEtunZHfN0Xq4dg/C1Hkt0A1dsYUj45Yxv2y+UBq
FPO+++wltJYEHVq9D6oBXAJoKQ24Lkpx5PXU8NABL7dtlodFEt+WC9VsyBVrYtUlJ96GWTX0ivX1
1dqvadNlSR1jFQknOPG/vT58+xXUg5QXkx0a5OLSPTry25JnN5UeVEdF1z9Z/gJdWi+ZicEUB0D3
MAL49rRR4Q5v+RIQSqNGdggoWNuJMFzNe0ZLtJrZGc+tenjoSp4Gnxyy+zr8Jnr1eB6kT4w2NyRH
6XZ2+qH2WcNX/+/xb4E8issKMkWq3gnlHminAKFsASmyHeOlYVyXCaWNI4mF40LaRQBrGbRQjvTz
HalplHqMvhoy2yCIxi+DzVeHqnnxEN2fmP1uLb36Jt4jNqfXCS/ujZFnLDbdyOJXDFJWBLzBtz4v
HkwO2Ddbzsk/edRKyOOt/KzSNpd7L2qV6a5e92k52OErBeiuZwf+7BNCHjhFRBWxAHr53P5yq3jh
uHrUBsXrsr0LcjtJBu8oCOBSN2N3gbC1LK1MGaBc9cZrYyFyOagd1hQVz60GEmoNITU5doKO4RFT
s5XgigkwBjslwyVhstUlD90lYec/goeRXXRpq8XpKX6F8RuL7DkgUvYTHWjfVDiioRoNyJU/vDYK
66LRcTmYtOGg9I4Xpk9TtSsm156fIx3VltGQUGgBWEV0sh0JADfPkCpo7T5JqChqi//GlOEf/+24
zMgRkycuPWjOIh9RaUrVC/+nu33gEGeXdcQoVjXIU3BH3NqDi9t6aFjMV5iSQYEwGgqoU0jDAiVV
jqdBLiupvUwFKRNIDTlkcFrGNbEQMtke7nJnVwjhRrQmYpoaCNLcn6aAZWNXnU+zvGJLHQIo97Y9
vPOMjq/n8I+KFnD+yhwktvo01AO8Yl+YJfSEH7YoCYuqh57D5nqnbIRnKFPjK49CHS21sj71NwKO
5YeD8PqBXEzP5F13RMAXatx/KMVKPccSCUohorkSxTeEFMJweDub+Z4/Nrpsotosn7ErkHJSBBDZ
NleY5jaq6wFrPVgUk1BIkKOdA3V2ftziejmCSVKk4U3mGgM5QsAcES6C2VF183SHXmEPPnq+LgHY
TtUbcp3aY/d1sUS3CsVUrzBNxH5jTk2rh2CSjHp34ia3K3LYAqwy5zJVLo/BalhjfrWnHwoHwI8S
KcRbrsWb4PjAtmI+rKeodc5yuMOyEtKtVgx2YPT/sw9bBzJkTvPp/uFuaAIL06W1QBkgTjIUwQsT
8QVAMHJMJIvt/LWsQfGMnPks1cqbEF86GkYt4BYDtVwd4bjF4AOJ+bUtui3ZnPhg7WqfM2BfYHLm
We7xuS0N3QAnA3ecZkwOJmtzgKTUPPYPedbN/CLDcoMkHFi6XNC8P0n7myYnoXSjA3yYRLX7eYHA
x+0Ma+FQviev+OI2/TjihiYIZl3BeZhCxpXf8X2/cDyYoAlbfh6DnBmph7E1fPSuDzoQBWrVMSF0
0d/O7pdtiPJ4AzfreMQylZcD5Yb7LNbRRuIpu9akH6jP64Ms2XkoUuRLSfIGwf1QiuIN5LokOeWM
QCVZ/JQWSPzf/4Gd1eemF3AVPFOSGEEJvexeSL0izdLJKP9sOawf2NiycQMcEn5SED+Iz17kRCiL
EK1zJLB+DwJMkXfuP6Kg33sLq1/vBtGu7gE4ibOm3nQcsnZXvhJUq5mmz3wJliKUyEbeTBqfEfWm
vSaed3sGNKnuCSDOtSJZC+rEINvI4eADmFLkWtwMQsFgnxjGOHHCaGBk8pp+B/CYNA67hIFwDh65
Mem7dlgN2hKzfRzhQYpiyRv9L/7utgqDFnaZdoWtM7TPQgo9dExN+S7kly2qp/HudPKfqUKe+IKO
l17YYW+HMyjKztSiMms53qOTYrF3q2+/OEQGILeeq7deQ8x8CIcMu0DHbBl+P5EI0e5e25UVyChk
Igo+OSR9lOt1qFmHENrtT/AQsHz6RAvi1CjphoaZiGo0RdQ3a2n8uU8Q8SRyP3UHwKpd2Oxn2WS8
vrj3NGp58ljXhM88Ddu3U+8AWcD7neZ9oWQBNWY4kpy/AziFHtH88BF1YMsM7jSUNc+g3MYvv8Ge
9LuoR5Uli0O91RkS0p60+/Q6/Nvuvot6b/skWiMRv9G02E5kW9tLddMOnNeKA3ADshW0ydABflED
I5hpCF8dZbPH1bYFg8cGnyoZ3bHZi7F9rl/oyOQXVNQD0iuXlsPJ2chkG09gL3ZBbp4bP1BXttOL
9YRPL83VNpM7IP+WDjhDdSpLjWLRcFN8bR+FqfRbbPzaVorNcX6pWtDz8IInc2xcXOYuT6W/z6a1
LDv0J5QX3r1utE7kwJP8gaOT5gcbnOr+Zn8y3bJ8OC0wqmmtx3xMxkTyalGT41vCnjt5sAYWw+PH
kEDgcfGNA0pTtjQmbwLMij1KQtZr5+W61tb6CVtJ551Kz4+8ywU+xK6ZWpbKX05iWeX+xpKq5jNv
ajm+7emf0W+3TRPVShj0O/8UqGcq2R27zoN4YdXvAeEvnralONDxo3Ig6gKt+5RUln7wgU9qawLq
G5opF9BmCFVCnT3WiMqe4fduNe6LtAsu7D0S5HEGLPMFFfJLomwcE3HO/UHBiAVWzTpKBJSSg/XZ
MaaOGCPRk7YZRIP7RlZ89mkGxMk0fs5WirnEc6YbIY8ehTUoT/rz9DvShAspjCa7Yf7pwtF1Wqh1
4J0uOmPilEqs9O102fd3rjjBHxXMXuzlh5JoRJ0dodfkZeQFYyCR6XQ8tweNb3w2J+DzUo26FaV/
arbgz6FktR6ctusRgei69wtTRhQGTvifehwmIsISlcONrLb9UmTyRVwwQFqJ9t6RrqmJ+jmudREj
Kf1al9ZtdRtFq4inMeRF5Zq8lu0k/8a4GNGALLO30U8IX46QW/ISaf5FCWGxbXCRoCPcN7/TZDK9
wkmSisLzxDjR0PeuF3Dv9hFJ2PJ7aCoOAMGBI5g9mcGER9koiTfhiDR7VQ3v6An2mRTCMv3MowT2
I+pxPvP1TXh9MW/1DhWB0GIA/MWLRdQ4ZpbHw1s2YbH6CSnWqQsTy8sVHWdSjB/UHEr995cfNvPj
+hnwzMfDDNM0fFa8tUB72F3COLg3ZXjudaNxdeQWhZTkeqym8cVR6L+1NYQF0lImXIB0Zge19pUA
yzY1ONdPS9SOqSXq4FST6ip8X8rshInF+Ge0jXsuSXv25SP4Bwn209IfhiK8HVzopZERy7kPiRxG
a3zGybGrEXuDs553CyemUfEDMH5yj87od//EY3WK8tEILkEHtFJcnnWncrFBKLnD2n8zZhp8N/zF
EBD1DSeEx3og+jpCnfxz5fc56tgBQyzOu57RuG1wJzDMFi/Z+MFBFvej5YGKbBcmGhg9+YxA3FjP
sklI9hR+Hgcs3PCqhmxU/yea+y1weeqcc5DIYFqFJ4mlrCBVTNIavbf9XmGhlTZAGUte3KGt+gej
HUfQAFHwXMyEGScz0RoLP1Pl52rN4fyCUJ9Z4QJzk85xaInpERP2c/58nLyZEp2mmxc0JvKMWK7p
nHNH3XWDr50O39QNoZamaPGpJCb0OihE0nL+x23Y5/QfkqFJzIrDJ/N+6OCr3EsBbu/yq6Nqj7L2
4yBT3EV14dTOAkz0+x8EQiREC9cdBJxpz0MYuQLmMvusia2Nj8j/N63M4bnRSuGXaWUDXdn41Wv4
HioahRKNIC9KamYLm6sVVNQqrN+e8bt3aD6KDYm2S2RwyZOBpaZPGZSwsUgtT4a3m8MB21MT9ht5
C5BIUGicypsLlKF1I+w/6QTrRf78KgAvHP4roHgWC120hgdiG5LusMs6dna0NfEwsDtsa/vZoi6a
YiY3SgOuNiviXbW1/bchKGI7Z3P1Ho1QPKDbojyGnHUa7dqaZPNu/vVpJsNxjocNEkE5Y2qv6Phe
WGPN15Zv3eSFojwN3UbzuF9zDL4AnmQslStaWKe4poCDIoXR7wSKh35Jwt0AzBKGM6CFi1SoVSUd
mvehWP/Ij9u+D1D6qQCrpyiHb48I/9iKFLtb9P4KQtRYa5lpN/TY7KDbbht1/qEiQe5iEEPXs/ay
7V/x7Yar9msJUeONp3oLv/bdf1K8v4tqgcVHLG0zhFo2r0FDcUpgfELWmi1IYGXrxqJpj/IuP9Kz
1mBU3r5gLH6mSAer7QZbpigBbN8UGDeccCLYDr4TAnwYXLztqjh+UxYhVeZWIHdGgXIScZ45d4sK
Is8J42zBHuL5NXgwy5HDK7vygD+otATm2QiYXXaG6TuE48BcIwKfHHFKaEYz4Lesl34jWoketw9r
Zg3jn2scN4Lit8yjM42De2y1QtsRnIWf5CfGnH4e36QjRZSbHWPpRProNP/S6J8KYJ+yT5xFwLo6
fOKApsz5E7vI0J0aLlJQWMl87RP4unO10Cp8SmgpOVa/iuEqMsm7MYLWpFVNbCz1SVdC2Rp3QQfo
U6K6VswbA1NB/RwPZtjMR2QszF+tqIRXZPYDd3J68mpMr4kl0Se4D/bJcNGRWW6st70zHqPbYB/s
JxFlztFn11fEhs18qfMXL5Z8ALWjTqMijo6BEhT3kYeOJ1pIXlwiPV5KgbAljTRr65LDxewmZqpt
2fBCLljb8/s2mmQ2+abh4aucMp0J792A30tx4asMIxhYouCNf72Q6cc4jzd8tQhE2OUmf5gMsXMU
dZxZKKW8Hp1Jq2O0ZwI46mZmyRizHuJk6PqAmXMAhaky+tK2FVpaJBkEKvY33QUhss1a96xKqMKE
PPk1qHANZFSbxCI+dGIfwnzxIxpwzAb+lYTvpl/u0raFQkVwZqbW8Zd3cOUyouh0oMEQOHzETEj+
mALfZ5GoueVxBtYrQzZFEprB6xG1mAMh5c1bqaDrtXgCha5aRsq/2iZVfPqHCnm2ushZoJveMeT/
dV0h15B/qHjValbdbYlv6GFoCe0oOpkreUXmqew4+WxQ6i6YqZvAxkDePAveOGH5pFrAIegTrRRS
yr0h90ChiXfkZC4Q72r/7f5s0TNhFbknuhrMcYjdN+lMejmv+kCoCvX7CkomimXFVZ9tFNE3lm1S
VfWjO6n3cnV4hcyzP1sBvkT6nwc1LTYOkiV0H9AfPwy2P9+E9xFKsPZr6D0mkODVWxm/7TJWA09M
5mWDr2WaZaK9Rq88XFQafu0BzDyaN+gXqeO25JAH/n+oKzu10UOmXBE7CSi+uTIlPGbN8hYIasfI
n6hGa04/iy5JMd8w13jlZbMPjx7fi3fgFLkYIns9cFonfGbWXurHkpLdiGuSorsoNrDImmik8qj4
H/BXMYaEux0aEA4AHEtaD1Qsw6BUfm7fFP8At4O8gm7BueTfBTNfEjSZOJYws6e2TC0p75lGW3t8
xm1lwRFiC8CKVpZu2mXeLUAs3qOqNzfUOPT+CEB6GlMH8cOX3JOBt7dSMyHZ5o7SpaGDLF64542I
F5siFLro6+q72BImSnDQY1YP9CwH/SNJWVB1yCNCEZ2hdSUJhukKtGAEONwKTjJdEjxtIJXoGWo5
RMaH5cWw1P5aQQxQT31C5looSxktGJsqhzxUJ1za9/IyBmfgGaFvRU0KuPYiZ/si/2uQzhI0Ls9D
RTIKXX4Pv1se4nSpDemgy4uTZajpPFEOg/VY6g49uV+y16/7gQQZogPdGMmrJDf3WrL2lhGnxnFU
SqwZLsgqkd4/lHJXg+buw+bBUQ8wQ3+kbTxxyv9wZZsY9RC+r4oxGAK3WAKShb2ru1pBKbCFACDo
LOsqqlLlcJvsc1/ZzN1BG9hkofnNeWq+qEZVbLkwq8UFlzwprV0wkEb2P3nONSIuzsmVNdE9XPU2
FEZXmPtDsUShWoOri2c64XDpd3Fdf3VQosLAEuwRTr5wpCW/SPV2FEz2ot286SkHL0QpSdA6tRM8
jPp6eIsFOkFQ/lJLtMfgJ3wCGBFBVvD+i/NHvov+QvvE2Jvi02Rhj1HuS3M9pChjmFXjk1zplGJX
a8oDMFxmAzczGXyxHpiy7Tsv+1J6EJZiepUdKZ09pXjbYdM7o8lVA24xErMduJwG5/vznJx6YFrM
OiC2YS0W+e0cbTFpylHTM+BVnyqxzP8K8r6LXV0dmnQUsO8m2iCDKntJP6YBKe/9HW3UEzG1SoOi
uu0YWzXKZsfE9WvXrvD1/0bNRW8+IWTAehbZJ0vwJvdKsYlu0pEJGucKDy+uTxlM+kf+t1CddRfQ
jxNS9HRaS4eJIJInIZwOHMGCCIWnMM9Rg5CzgJhM+DCH2ImdRJN4EajPUoYvoAoDYbabRW3wZ+3k
7EuN7YntyzyFUIBsKzdxv88CGBNPvWc3wAkvY+JWANvNrebfjY635I2192WKSqMW5ytj0mG3of3d
1Ar5FApIDHGbLe9tPUHbW9WDgPrme0gEexPzi+RTaD6mG/lIiV88+eWE2YntgG/QQWsgrjYvKKgY
ReqlMoFwQDCZ6q1qk482/x427rcqBpeytcD8gg4QbnNxHX6Yd+3AhVkfnmFroJYQFu+qb9U9carW
M1BEdEzXt9B78DLuJxG1CLu3JUO8iZiYgkhhyrnefWA4AUkXHfdsQyGxF0galKM34nuSvT9U2yMR
Kl1HuZ25B9G7CD+v/l8rqXo6Dg1PfNa5k3KYJBkCSXuEL5VWlp5Vh3Mu8uvd1p7Oj0jQpqXc8eNh
MrrVzXTqD1YDUsLhj9ARvPsmS6TOhXQ0togajWfUmKPEUsChyycYqgxg18tzEyfXqH1ILihplkjI
FNKIPFACK+NVeUFxCOxcSNawMTb4esfhkv0RzY8hgaUGkUIs6VdKeObeS3CBiLGbccVphiySrZZM
ku24hAqVS22A4bVxRo+Y+CXvw/Hdnr76Ae02BQm9xJW3+xDaPX0wi+AWrDws4gjzz9UrK/gIeH2q
dPYlRZ0OdGeekZ0lUPaoY6iXt4LDEtC+8CPp04EWTQCjg6k7zacGyiEQA9/AKkBa1xOLM45vwC2M
Z8vBsUlcSLvjRgPAP5XNvemxdpX+VguSrlpj3YPkzyd+WjutgPuKKPHBAFuhj1xT48QzSKJfXbBl
kCA9kzYi5VbIy+wNoTGTrXVVL9IzFuGgDJuktqp0ilXvILY8WCEqgaAVomNhIpGMr7hvorcf/jdB
33LFuQAl77Xkv4K2czmVjJXwmbkKKY67AhTkZCFBY/DTPcLnaJBtK8ay2LlTsZwRZrasLsC838Yh
6fZGqykLlZ+BuTx8DgRRwYLZfZa+1Y5/OKq4iWR+3TWm8RlSbGc2lMmzKs69uGIsJ/WrNEXgNuK2
ASODyFNhSPuCEkzI7FIU6trn990LkbEc8M2rEuRQKvgNFZfnTEPHI559d3cNZ1vdtrTD3MZaJHds
n1VmFwfsyaGTm6kG8VbVKR6mW+QiycnWkqIQjQOybU7oRJMJnbAEJAd7FoeEuze6mKgIhojitBr8
Bs1L8YSFnZ/7jVkHGtHpOWUFX6HrpZIvqSHW/7JKqfJ7MC9c23OJVkEH0bkBUvkxBZJERCHGG7UH
n+49mbq1tNqJHVrSt3+4KVbrJCAxCzNIWWvU4S0I+S5wx7YYz3gHjiYknlViSM/xIkXQv/rhaNs2
zRMWklDCBPhMC2k3VYMfUop3L6RVmY8qKRCg6JaXCh0xXYL+nP/Q1HjkHpg/5QYmYHFfW34B5Y6Q
Y7TRiz7KOCfjVZ6VIKLdJH72TqpCp2FSTEzKMzGZ3+X5rR3vZmYcWjedQko7Fb0ZVKOqPCLcERh/
ogWb0WKKZTXmYHv72UALJ4o0dMyj6OGt0ezH3xMwz4LHoPXdfNmIIo5iJYTASCaNAVqz6gv4b9IM
q4HCz5tCSqGB56FGzGBGkGYVoclWaOd3MbBXxgTnTiMwd9De/XeX23gVEs7d1VLDdUU948bS5yxQ
DYjEpRileGs/Q6SYpUwDYN4Uukz3JJrA7c4vd/S4M3EDsgNAPABCeZGw4aDRPJ6cp1uIjX1EVUnz
llOp1mjXEc512VWhxflin9h/9wnsjKICIGQCVbX/o0KHeVm1FRBW4+AdzVwfNIwvTbn7/7JXd7FD
TcG555eZPJtgm89ReVeFPFf1/Aa+GVGfmKafGaGMXNYN51cOMMS9cGiUNCLVG4/9e/bD+UuO5d1W
Dx1gV6Q0dm6qUYSFmjapBEht+IRbMMYTnYxD7wkoov/pSEKvQWqqR1GPj0Q0Y1dwXVpGZ4floGFm
bIDILThMDWfvW3Y1yAIVb8adjLz+khppib4q+NTMWDBKtmoa4wGIeNOvBrS+WdDpyjUCrW5j9uaR
fLCM1LPSzxpDCxF4yDcuN05ae8bnQLG9grYJ7sUhIQPqgrzAv7fUvlyo0UXELHk+rHd0DE8ZPxJh
tvo8ZRr8Yi6yPn6b5PcNR+KRLY4otJJ0fuRl+Ro4rc5ApW7IPR/RxwCUGVqoTWKn0SpbmiUQZq1q
WEIiO54FQdjMAVGTILd7OKEMAdsuHiBXntAfh2hvNRXIbLPayqYh2CTHgx7ay6dMSPPGcLwtsaAQ
rlpbqnTIOMyM5PxIJOyBfFjwpldyIcpWmEdmOLIHoCJZ43UQkhffMbX5LaOcE/9g4PVkm88EHOHn
cbQIoo794K42EdokZ5eNcorRb8NJ23nlh8bgnPgdaMtR2301cB39+fVkrg6L0xdUjFH4knh9ZgiW
Ky8VShtBjVum5JJWAlaFykYzTZzjLrk6HgLDCSV6IpTKZFVSX7euj6LCL/IfvuGjkfcZyc6AhgRP
ohlvWVAyLNRb7me/cy/VMpxxdA0Bk8ydldpNGiMgnVFDT+rwlMgfSEM3TbrR7bo/yq+GXwDqTg/l
9pAWlGFsRqYi5GFLkbm2VvQJPi/CZErYugpRjcUp0mt9lYRreAcyWrOr3QuLjasw2JN3XvwsL0gN
+FDbS2S+jajAiQa16VvPmQMq4gmhg1EcEd4v1mcKHwds10DNHrbgrYDPwRG6qsjLmY4kBR3QFiwl
sfnfIKbJR6JXRzuU1z8W+UCtG53Eaq4f6phFzX38XNS0prqLoYwq5tokqDiVMqFT1zuXDhFx33K9
iXsnAnxmgU6+YqkRD3pvmUAU9/8ZbCSQN5ZGhIAmB7rOeoO15zraGJReEezAp92l5rt79IwP//Fj
1qdWg7SEKjj6h0JDt6TmEgXWPW33O5NMQdmD33D0+j42Q/sGHSJp5qMbRkKgxafJEP1Ba6nHIemQ
f+Hdo33nFlDsYoqo8CHcpvvasNXDq1HV788BN6J4qXc+2tcodNGT1Oy5Whd3ZSBcTb3I3t0ELrUl
pPoHy3cjN4WPSWoJEz9+r+Ep4tHxUSjrUT2CuIu5dsQrPTFu1l0dpSXHEES4EHz0RuTvBS8eGj6r
KlcArWXP/f2hTQiHBqKho5siHl19nf/OMqiSuv0a+sox/uxteJ1tYEYBx+9y+7eghuVHruvb+lXJ
BiWGo1dacoaJHX9YY/5aRr/3bYhKNBeq3jnaPhlWCE4n+kvr/yBBZnwUxDyfG25rpJBHJoFXPwy5
HYydKUVQ7A3kDIwXOCq7g1ir66/lVbb5apgjVD8M+S+Z4ACgNYXpX+cinlapUl0q8itZ8ZbosrM2
uPUzYb+anebg0kB896LnAbqahKhXST8WpZzF00NCHN/IBWrTYno8tOEw9NWAZAWhBQBaybwpqbgX
i64p2VYttCx/GnRXuVDrQbgCY6WB5g3QuvORdKEs85Bv5VgR3bstzqNWfRzu16LWAMgT1VevQF7K
hMusSFkv9DusO2j6fOcNCpwUuh/LpnDZlYyFCIz0h8DXjdNL8P/maiJx6iGpEYzzNuXs7B0+EDeJ
gwzE46+oP7Dk1jxT85m1IDtsuqFpZNnXbyVxx8xY88hSgoH6C9bsEPkImh6wiPWo7qV57PKP7rSB
GIXIV8aoDI/dEuamLi1K9wXHGWmILAmHs0ALcQEoMi6CVCIdqI0a9UIjiDOCwoEWn8FX1imngI73
IpJlQy1vqUhPjXBInFHnQO9oi1Ot2GXvmYb6RHRLkEtUuAm6K9M2dFVS9k3U38merXa+tViYbV9d
bZoOM8v/lw7J4Y31bt2K4i3OeshYoEjchVawz61i3FZA3rPCDVOHWuJtLr/kngrgPSTWZgiSialR
dexGeUoskVpVPBubNEqFjh3+HqcVDGo9xOlR9i3m2KUjZSyJDYv292upGKqqh8lt50gyn+joCdCi
gJdc6uWrRgqCzRST1RVf7HMBz/U26BBVALoHkl/xlphlzlfurEejCdRal+2vwXX0qWA/c1NMubIa
5cl51Yqtrn/KWnUsOxEPOZ5Hruwipu8vLW2Ay6RmncnhO41tKGwOBFTLSnpJ5Vx5L4ps7B22s6fs
2vOlw+scv1t4CYnXBaljdWhj6jl+Ls3fAOlAg/GfkBQYKteO0MyTn9d/tr9kKpJ59p2k6pBdpw7V
ZWAXxwWOqBaddEE+LyqCDtzdhDFh9kw3ChmZFqpovfAc3bBvZ9ZvMBOtEy9gX92dEHf4T/4i3Uos
L0xNug9PL9b4e4H2+xkORVB/LlbhF5JSxgfUP3DFxZGyQv8dvZ+BnTOK6EB9WPIsxio6rBC7KkJ1
TbqXQGar7c5zNkKTfR2u3bsct+xjE62lZFHRTuYL2SiklVpHavSd0y3+MtO7LZiJbVQ0ALciaekG
r7hCOU5/o+Clz2EOZcLK6tBPsm5cBAVqByty4ZA2SaQ55ocMo8Y13dOA1b+NAuE7lQe2h8fIuC9W
Vb2Ize5fYTjrlRGpkg/9GWkTSMuAs8AMFNWnp60KPr/EUo4KBdawzuYxlYOhW9ViVAmAJfHVK4SQ
uvBpJWkoUU4dmPYkhYaFM4XwWYaXDd0fwE5kSCmbRVh32gYPIxnACDxkBPuE9K5RhP4fAn2Z03zM
Hh0oubykD5W0YVZRdd9L9snBU4eWD5LlFcY1pnmMwH+Gou+r2aOaAFfTQTL/x/xWMqMMMNlFLzIn
dVm39ZuxJwuEHpWizudWKTpmRdsbU83ab2t7pCjNVqcxkvCGDuj6tk0SUUzk/aHmBVdut6qlS/Vq
wo4fhEWKTdyHxVP1LZfMBffBiamgSmP9u4QSNL30PxnKECxHo+Qb6DchWf96XXf9PyQAIDSxirhL
nEipUbFzzzDa/ZFsOHhxjMNUpLGmL8MRAar/hQHKtyO/1QEwfwuVsy1zm5HpfCSFcvNWRrFPqZoL
lEabaGSE6v+a5y/yEh69FDbq/fXi74bG7WsNeex/hf2v6kyOEtNr2ZHkQ+kXOiL0mZaCp7gTmaAI
r5Rv6ozzcd59v8gC9Xj/Y6edUzczu20rPd2W+M+htgDcT08nYnSq4lvM2DqMYKtIQJZwcN6tydnC
/Gg0aZykaXbiUdbZJSrKofiioo7qRm1XjhkqooKJkYyBTYBfOoTaOoM1ukT5tqOhmN1TBmyQQDup
Cnlj+tC5ZvG/zM9nlrXeR/dbWQnkku6dP/U+uKgC19D7XINcYpeJQRrQ4T2mqa3QS1u0C5ucP6JS
8+BfFgDNPSdNyeYOWRNKDTjS7KMxKvw7TDwoOcD4Kt2wHDcvDA2ymeMsSHL1p/EC8DH7xVBeM09X
ZBU2ZqAUpZk35dAMh9Gk7LwXVVnRmXBE2M5nUj7eNKSsWR47KVomngIFwb1OIV9RmCcOd5rY5M9q
ZyO+tSxa5m1qcQjp1FT5vTaXGcHbCnqVUmLbz3FptLGIRlSxlWB1na23/XbTcpSJC8IoN+JUYQIZ
XwTv4XGrzzpgX12hpQ7jzTIvHG1RS1SB4aAKlZYf4cJ9NtSqLcL/iouEcHOGVVMDeCykk5ISJV8/
44hvPEYj7QvfU4ADWkcGnA+zLLHf6EA1K2PANrCDX6m8o7Vi5C4VqzHv18f01g/VZ0G4EqPB4aaO
eFiUIib+uGnK1A0NKoh1dni6GbwrwocnftKc8uaynjBA7+Py8t2D+SLUtCw/JZxBo5iYj8P5/NBp
6+gSuwHIrd4KoyylmRQIRNtzV40efvw8u0jOtkOelGxL939LEvjd9BWZPcNWyDM6y2OU1luBLGb3
y/ShWRPXHpKBX/j200bXcNJO0Ypd/SHZ2I9p2gsYTdWnSjNdgJhxGU/HVATUy6FekzkAqgQeCnyL
GEtV38dTx8uPl4VGHNG0TDBvAVMbLRokjBeFiXbhyGis9+5f08OmRnv02/yUV6TU+KavKDIEtDL/
GE6w4yZgM0nTcgPuDFL/h+5hivNe8BS4MiRU4SVyRultS8YLAtt23vGdkYspq9hMCOl4a2h4mvGH
67aWb0g+2xX+gYFglWip1PGEd0vVtQ8CkmqLcNYl9sX1Hw5yrPHe8tvTQPRnjs3LdRPOWIIoO89h
knFmzkKcaWi3WD9KRd/+AjEBC+MBkKjQkZcu58hDRUKj/h3gxSu76xErdy/4ctFsRApVWpwdIW4V
Ty5BDnHTnml9fWAl4IdxJPlyZassZfnI/GPe3ZceJkWbSuRFJacWMePeb2dL6RAMtW1KpzZ2sDnZ
zSq05wdPUjrUX7iqhlSNp+CPIe4RVI9/uz9t34QLLcMWvX0XUthmunTX/uAS//7Kn+YVQK4xPvkf
y9zrW3B29im8E7K3uWJxCApMzoHjtJO0mhCRMeA/zr7XLvcHoABbzYeL65SI6ZQg7Kq5/a7vliKl
Z173qyj54rkUiqGoo9sKbyxhJKSLd7tciG7G+YAf6Z7t7bLBGiypQbrHTiIvhS7Bn5aHDVIRA8rX
JQWLdqfbLO+KGBZIEumBFrYXsoIr/h3LJSsupZL7+Car2oumjBYUhhqtvQObIo5UQAQzQcDKMR7h
VVnJV7OGdyfKljMB/lBRduHVZcY33dDHVVMe6vlgZqhvO+uXAlznuMZup9RssbdAx87vION0al6U
tshQtvrfKf3hnsXx7l2n6L/blBeyVI37iCfTkgIPzWsDy2zdUm9ETLeg4oyS6ajW+qnhhWllX8tz
w79H0Yac2FdETk2tNfFK/HVA+sDggNnoKlqDQZiA+sLjJQqkABJtmdnbyF1y2asHjPrs1Esq/cNq
5agP4C5FkYyZj+5hQZZl4KaWcRpnqTQfhskEH/R0LspMF8DHgf8LjsQlSM2CXIzj2wehFq4U8P68
YUbXT7yuK8OSbhjo19UgNfSavU3LxZfdBFdTeNOCUTU7LJX2s+MIfjK2BODql1KYwIRodMpYjdqE
r5J2ndeSnshwx5J7drWvQAallmnj3v1cGbFOpp8X673hcsRK9hh4jmAVEO8tb8xwhQTzaYvcofhA
IMU8REdYha82SEsByl0trrdaemaf4hKPy4gXzhWuC+fyRwQMPuvNpXv4fKv1N1YFQVff9wfeewQ3
tlXaFDYfcqizMSRUijCFHCvIMjEBrRO1zEdT7Sgsi3e8ONEOMiTPKqvZXgFSc5hjyYPvwg2z/Ywx
kkpWnCjEHmP6k5tOdiQzrUNW7UporKsRgxvSwQPiJzya1V84CHLvNmzmp9hpfAwAUGfPMsnO/HcT
XQTmNh1LJUQhFSm+7JMm7vTmZzGH7g0Lr13r2Ia8uABiyDEEzBPtp4WykGCqrhTHkEJPRX0qTURt
k2hOf759h9wRd8MUIDmWuYxeB4qFhdYitNjKuo7Nnjh3dNgn/ZKWRBG4U0eQXmcFIHB3ToQZnJMd
YENCbHrWOfSbxkSZFZiF163YzOvb72afKyJCMpgb7Wzmu5HFzN2ULZLcU3MLRRC05exgh4032LRW
K902IN3ty4x5WZqEikA4VHbXMiXHqFrk1NNRLIm/8ym8BEntfY514/Ct4QTpAHql2EKqdRL0K23R
o++6XygCuG2nMbLnlz+pl9Sg7d88MDrex32wXL1lPXEgJF1uNEEriQZnp6alcpSn2pOwGHer51XF
nKr4a22mdN0lOd6J5PsOp0CdScz0lSEoIP3eUt6EiUAKTbu+h2eheTqHQdlbUpYDbJVWZb63l+LJ
1k4QgglzVUIwybnqNVwgPXwpwpfy3iMW5l8n4P03gyLJKyqm6Lum8X0Xezn8HOCRyYOw42763uH9
MeEf06Xww567UQTEAR5jB+DS0RozC6hw0UEMEzA/YajMIMwIOpWxQZh8zHpez2wHuLVxopycjuKZ
oCWCcL0DNwocSqUUv9nLimFAe5Hlic0kdTMHyU45pCrP/LN67Ml2+i28NrjSuN9w0tYwf/Tb6p51
OBghLlTZ/o+LfOi+E9Zpvp0uQ5HTC+7KxsCcrrgaZKYcZ5KspZG7lkyiXdzwPVEuNjixQddXPVeQ
Br8vKPTOUYuMaHRMeUex255WyJFZtzbf/20L4l0NadbqQcDSKiZqjdW3uldWhMxVBFBcREUpFyuA
DV2MxOgKla4wgx8FTqRKJEEg0QakYg1zpo0Om/Nb+uBcPTjTM/6YMjrb0lyrJcm0ppLs8ZA39lNr
K4YIaULg7Zb2xfG4CD3/a6b7gZlBYELHo4gG60F+M1uYQnxDOgDWAk/43fwaESCvaV93lDDoplQo
83mAxl0bCBFW2KQw/o+J4d+RocH6vg4hk9D3K/lI3TdNEVRJshoxEkqRSuhKJnrTV5K5WwhAiLBM
xWAVXliS89uWM9Fd/T2fIsyHWZZvg8t+3Q0vVy51E64/C8+1xjje6PKK0PAHODsdC3OIryl8OF5P
bWEegOjOUJZYSYkoEkY7IKcpjy0INwtPd229Yk4n4XM9udf5wWTYh8XakdOvUPF9aKZTLlEY4tbx
SiNxEe+Q/5SquahQnkfmVhnjysJiknKhhH+NGbzOsRAQUL+bYwIzSXkXuM0uN39tIRtC5iVOviBd
AcnInurTqdFah3m6CnddVcBVFyCIMD9sJ51M0CZ/34DysjdWY3yZZ2uh7NqqeXOUU3Xke/Gsu2i6
QL6a6n5eNlYUbW4VO3CT9ZhgoJ1IDLWS4s5xWhLwXdNitw2v6REN7ut7Y4OJPCohz3oT7FLChG64
Yo27PJ2gR+cetPd2ptDwXM6OIjonhEP88tUOW3MFnD63EDtgcvR+pGb0QngwC5g6z1zOmhlKLcyq
E8PRA94FuS04aid//08i/nePYLGZzRQ32zuPdHnbxwAYux8U2Iv/Sm8JSH/qyK0Fmnq35eKXBjqj
nOUQuZzCkaxLE7PRRQwi4/DLrQXijLTu4Ye7gmwfmYsGwRXoKx8nocR+l5/neymGhpF3TvAV8kTe
GWHGJSf9bYG5u3I3Z7P2b2qdZqVuwE9mx954SZLbokDwhKHPHCab66bWxD9QHaOh23fWBKIzJ3Nz
k0F+gtpqnZVBaFY9a7ZqVSZeuci/FpmdasBF/EnZ9vbXLp4NvN6cpeZ73mGMiKU5/EAB3552DNEJ
3SAa5cwqHOicJlECw5R8UhKigpvV0b+KAkeg9/IiWOdlhNYCaSOathfXLUEyDpTAzXm8AjXphOi7
pIFRSR/6HsgjYUwlZk0JZDR0fDEScl61e3nPaYI1NPi3dcIaAvXGFTDhIP4P40me0ROfEXERxG7m
QuKhaS28bXzAbH5NJ3nEn7mn2jX02eJiCqiFM1LT+RUaoX9DQriAchk3Z62LRyJwVaD0+VWpa7zD
Gni79Ccins5EPsasthRpVQ/2BTOAi+gTkwF0y4CTDJFRhvZW6Zx1+28ebvzy12KLmka/YwDC3J8e
Kfg2vd0MkWE/3WJUJ62Y9gjyudLmS9f9MnMKeAt/oVRSi69GCI1oBM+cdFFeKdIr1F5vi+rGq0He
42JQXYAI2UcY+ZBdbDD3ldSZgspZSIL+9ezAyXztoJYEchlpIltsSTxBMin7N/kiXg6ERxjqMzrb
0CTrLFYfPj+yXjObbzRcgv06GMabaa5w0YDLTC5HUt9VOgP+SGRnBt2HmrAN4U8lqZKK7UDBhYOk
+/B7nwrywLVh46VR2MCwvNkDttuJph0c/+iI3JHlu1HeN/rVwhzO5F5w9ClZzeqZydTZEGMdeZ+w
Qf/bXDj4onMz8dKbTXOHLUY74oqckp04Z5mQuDw1DQVq4UdzDrfxF4IVXys53QtnLQtpqUoP34QE
0N+0K5XZps45LPx5uNIIb82eZek8LC5NF46PfTly7CFI0fYg/MC4RhmQ3JcFSF49oNeFDxvdFT5e
OxdN4pTvjM4dfZCdKb+WorBWOqyP4Ah/qiw2oeITrqHwskyVu+7MnRMvWP6Oueo1Zcbmomd+2724
6pYwVEFYZYUMIlfNCFtVObC9QGXDyEetlEhEBh+dIy5V43YQBVQ+/jOiCAYiJxsJI6iaUPjnnJTQ
WJvQFrH8TyxM/NGBpSaFGA/gZaSgDXbKzwjh50+qu3W5xpjCtKM+K104FU5xEasemAWQyGGro58y
C3pXrSrddsGQ79UWjpCj3R2bmSjIiUgB49lEaj8cEoWBLLLGyaYauZfQ33Dto8yC4rI4YzEuL/x2
YvEdGDHTF1u4O1wOOEZKlN4QG4HZ/Iw+OknmHNm8fGqArO+Vs8vnSRavjKYu1VVq1X8VkHCEfuKt
tZWBLhilX6lQJYQgaOv2TiQchfSfb7Q4hychwobVNkYEmQI/LTxjfQwli4bE3HV31fHmdAFkvJQ0
cEKmPrqWvaoq5H8LNDWx+yzIkrlTsz4oSFEt2+lsgqp3fahl1+cW9tTCyfBq9K3hUN2mf/r9c3aq
H+Lb9Pt6luiKsmMjJA3Q7+TA9elaZLmXI/C3E7+e07j4lpxyZ7C+SI4qaFyTzvYgCV6NBG1vxWjf
QK309khfmXlS1EVO9hfqw3iSEPfEhH1vPB+w5HwD6Mz1a8Kys8aN2kskzbKRX/lwbd92wEFuZKLG
F470wFiaUETTmtz37vzAzKMdBcxL3yyvpepjflvfe79Xi6eC9zvregoIAAXs5hsMM3uQ5nkNHGVV
fsyxw4wzJgdFurH0Qi5HFTS405dYovN12o0g0/aahtJY8IEmGbu3XLdABEs8zLUfruBuX68WBpB7
sxcUQLJAnp2J03c8+N3xlP5fZSNqDAvc5HgXPyocD18crCEIyuAcQQdVIyx4Tb0EDpEIWlfBRWLd
R4FZqUgCINGTBy7Qq2iO6by79J3f3ESOKZIGaZk8eFI353zvjejnAESjbtE8JVz1vErE06jc8gxm
2qDLZ9JYv+AnU9klYyqczKVdNatSHF6K6oR1ashLEQKtDT0P1dYFJAxaEsbCAnCF2D5feJVZPhEk
QTXUKgaiVzGYWdHuuU0C6YgAGzZsWh9D1imc4n30ARQZl56WrNV68BIcK/H0MYXPYFp9D3Oy6tLF
vkaKJhA+IubOWEawSqwN8mInzwRPju45MeP144pYLALfrXBqRAPmCMnQocX9Ii+D6gvZiIytiVhC
qb7gGCNoiMtGos4JKSnkZhjLReWPaDrQFUA1RBIo6bNklqceu569ZZpAiCHD5T0bhCoAz7rmL4pX
tuFRvyzfuG3VTTzcOMptUrUQSH+xFSp0Q42w6gvQUbipeHwbQjCdI2ARXykXhN4sr2UuoPjfhdRF
nTXmFMSCb+izyoyX0GM7uOAIaYvF/mMO8DGPbYvbi+lKS0cwd9VpiJtazOanoIlzs1RvtQSIiOHk
+frMYbHe439noc6zU08OlMtU8wdcuCxCrdDjwlWuI/xr8zXNPhAiHwoAxEsp4uDTr5EvldRXmYGQ
XbayOSR+556sTv9V3yHpep8S6uvjmXG9/7OpDI8jMB8dpa4Ju7kEzNJGhthkLMPaGY9BVXEe0+uo
PAJswICIGAAA6qBihhwnDVafRzIFUOD5RGWjMHxbeoiEbhd1wkuPcdUSlgIKOas3T4Zrv6+Mv5CK
hbQVcfzb5LeBWM2WVwKaOh4fEfyByfxbr34R5fApRNYgm3AZakNBnoXq/rSwvu8CsHjCmw67IjM7
qdNR45FiY/qJ8cl63S04Kf6DTMfGv0+YBDoqI838577eMiMwu0wKRu66mQWba26QSPzMH/gPmFa2
CcaveVEV/J9+Aw1yB0Q2rq3GAdAv7T8IbRhzeysULDXXm2BPJl+ZMK7+zwEvI91TGg4fm8bG2X1V
3H47ZH9bydpRA1H12Thxrv2u3T749897ysHY6VZOMK9PzJCEDsixPVfDgIZso/zUpNs9zbmuQnJ8
IgLvOqi8G8fs7OSDIvcZyO9PnU61gVhqQaDwVhRsgoltg9mCxHe0O9nvNAqv2Lv43jpTY+Lq9DFL
bH3Z5E2jY5SzY3II+KSHGO7OwLsVj2oqGUSFycjkXJzXou8T7RHGfRoi4qAYDQIauQgGE/7HPLhC
cUBOaPDPMz6VoT/d26y5YqSyjpDpUKYqHtLj+GSo5Dnnjfx1TElbYowKogHAvCHhU7VT1m8f+UDE
DO6LvEFL8mSNl2HEPg7WmUAZUYOUCrI4+5jy34IJkot2d1JtipinWcR5UXV0o9/HaOfWEISteBkl
HNxDy7S+ZWuiX6utpuFBqUprIH1wXxsK9pPT+DxjYNjfwceYWf8ZV6U5XFukxc6TGsk42LErhZXM
fOE0YzGGz5h0t5Q1EfqydgA84Jtp++Lx0bJlK3GHkilo53KamAo73dLKaEE8lWTiB0nJokCAnph1
uEDMZI9q7cqfxWMEQCCjfKa74+2cmnI+zme9y4G4T2CQqs5MlcgCkJq9r2DO1xtVvQRz0kCVI7ay
HDkpRfbreUcOn1HbcAP/06fkxK3JiWAyVPV8397/8YZQSiO9u6AbD1z3IHQBe69fwzySD9EC4reo
bfChAeglDkHlpSx9EJpfSRhVHAui3xuT/+n+yx1UJTOKBkoNAf02fCGPlr5f0mV0WU444MvijtLf
UREExz0P6E/q8mxx/d4yGLo+9b4qM3xyjYAX+haV0osZCg6ffPBM9cSSUWkm5gOxJvdyTzwg8pO7
IbDVpbFBFsA6QChiDyj/tECD21q5bpRHCZF2JEWSWTkVB+D07RB3rPW/KIsm5HYZYLMV2kscMsGt
eDpz/nl47E8wQixi2kJxEcq1Molb5+eB/ejfAnSLRr/x9JFGCJfYsVTlua7BBmrpDrtM40z44IDD
19CK4Z8tNINC2pQnAfs6VURGDFHFKuvvVI9VIPBx2nvONukl+n76soSNhv4NaL+7zm0oq9si5wdc
bOafahsFQiwu5umJGoezidQAgeGTb6ZP8r0tThFU0o+pR+spfr7PiIrv3DEqmaxBSfQyM2hzoF1b
IHoTP9kNqQXUbn8u97MJJRcOLFYHNiLTiZcahw82go2GAd9Q4aCLM8JDyTxkJCTbXpyngM95P1n6
YKj4XD/luiXaEtbgSypDlyC5aikiR0OQfqoBkx4dyjSVDLafa2Iinj6x65ljKqSZk2ORL3nyFibv
iTkvfxDp95ZUONGYf7fX2wyHHwvClgyuRQj4OFMDyaK0JA18RdWCERkaBVsSh4JCJjUG931CDxoT
NDinIzuwFm+bIfOq+9KvqZ7XKWb7gVs54Z5uePlOyMH05Pck1ynqQ/SmFeIKxRJpi5v2Hna/hilv
6F1NNtcQ3JRScz2DgeYGipz4yDCvMuVdXyZQ8d9XgOwyebWzZakGHU70axa2AqZqVzRupWiwVR2h
6hHbYunfd6uqC1+BpSU0k7WwYJE1hVWw7yZ/J+XbKmmGUlNZm5XeXzYDfIU8CJCZW58fpY8a3axh
DrYfmuKWW1+6eica5ATPmHqZFpG1u4KoSCtqLj0/7/yoBEy9mimCsmw95hBA/AloYrSBaLMzLqwo
KwtqgeJI9lunW2176qUDVTr58NBj9X9WtgvtYSrVbJMKn1LR9kPgbC2dyVlxagdVF5Dl0ecm1Zz3
YFAyE8zDvRS0sZ4SvtK21VfeTSy3sQ+SO6ie+fyBfIiY9aU+2CbccQvAE1OPOLHq/FFCikHPz3K6
GUSAsRPj3KYkSDZskw6sl/qshm3U/dRxbv29hbsPuyj9eXtKVDadqXsHB26mxqE2gm8DweiTiDl9
ZY3L/1+aOzZ2B9iP8aZz/VbIyhKmMLjgk9Iq0QTZV5URhslZmaJrPUuZ6x1CTU5+ltlo9sY5ih3p
QMQXOsnkjdrfBnta5LyabXzQDds1G8NPx0im17BqtjPafsV1Pss3Re1ZwdrnebeYptSnPnA+7nmN
/7WhcPEs2VQi0far3inbu/+0dvbRKkqmCR1MfRd1QPcBCWmM8xMYtmeGZ4rNVqRK7BAqNAvfD9LO
D5xkPC4lf5DBmgMf/ThwRZqKyKqBn501RzS0FKc1AoLLyGeFwJoqDMr5f7GAcB63B6omwEjNATZH
IfdMpBW2SRqMFbLVtqVzIjRxM+zSdIwBhcEPoF1qtFZQkYqeBYMK8Z6uqJFQG/rPxT5by7ugxDeV
HmTu9WjODaqFh0MDV8MVejXiijFVEdYKcBHGX/HT+DUs7uLWDxDhjfE4U9DNoj3YuymA2Fa9YoX0
FuAwrZJEAUitrm60tCxMuSx1zDteN318kNIcI4WoJFi3QN43Vk4AWVEPuLvBRHMWIyzZ8k1rodUR
LR0IVLk2G6NotmZdNDG8qRV+jCLiG9xXVSv4UjiGuc9laqHXD0cZYmycevA6WuhlZXzz4se3cZRF
e74GMD9dVsEOFCqEXWhA8Iu9mxIvC6o8tOiB5nssCl8tEvBm+kmFQKiSWNAnQ9v1aO6LydsB79NU
6oEzmBlk1W+8CgkuvynartXWFVO4QkLBxqKGgWOfTkC2Qjztq/6T3M5QdVmR34vgvyPgjwlHR/FV
WMiKVhIE5YtnM+wjDYYVN7gkqjBJoTvqB5qYHZ1Ivsfx88sI31etIeLxzzrVIfFgy7QsuH8giO2Z
JLywMzO15OPD+TQQpEDphgHfxRq2t95uqS8KHbZjOufUg0caq6vXy1wKkg4yPR/DUelmQb1ziH7/
5r5q72ZhewoMjJnvgOcUnLbReWiaFyXjdnpmwVHX9zIB3lijSJFNn9yQn+kHtCUCfHdKKmJTzPE3
ePLWniKd0O1Pms6fW22z6H+Jtqi0JvWtJU9An4i8eSgsOPXCd8ya0YgLUDUWGpTYNl42+CEeEdoB
6g2wMdoFDi+Dtzpk9B+2U8sXY1op0IQzbIItdqsdPew3sX4A24Vqvs5NgvU9Xi2IFsZ/kjkpGyIo
5wBXGYyWUSGFT3ve2Fylwt3japIr5vXUoq6KxGRHSiyEvEeWHY9DVj923OfKU6R0iS0fJAJIaR1y
dnJ/PCD67SEmysu598IhaaFQ4WQvVF0UV6NNuq0/BFUD5zOq0ojF1lp1zV8WMoFLUyISLg1qFxrw
pjyCaVpuqS6mV0HHx2cl9HKFv58dfU5m7intl9hQ+bPBOPckf/58je3Vh2HXe+b9gcQeam4P0l1g
COVm0yet7eSrXbIqSX8RChzTrSaJisprI6E2mAEGLaQpiCoZnMFsWkG+2pYzpcghw40EXLPMvLKw
MP33/nEGJR1qB4NTOiBK+8mZ0C40yx/KJ11k/ZaRvi8HJHK15VmPutiS0He3HzbRzBBuzooX+83R
Q4KvniWuDOcXZAnc7wI4da90qt8DzNpGyHF3TckzN4pL5BR3VNH56ZaX4wHmEtj5NrMr2JWikX2e
1khPXk5B70B4852S/TZT8C1Op3AqKX3AvWrp2ZD989BGl1iFo7N+2A+7BRkhqEXb4/07uvtoMjKZ
KgQMoc+lF26IevNjCM/BXv96HWKef6x0ybf95w6Ejt4kURk4VnjOpEoi6lf/09avbbILH80vhUiL
y+ZMbPe6EDVee1e9GdQGnj611gMS8EEMUy0rbrGDkT4yLWAGqTq3osqVIZL7VATRkAoPsBkf+plL
FJr9LljPtyLP7ylOVH4PhmXammI7jdUqsJFHG+mQeR8LGCO1IQojipR6VORqDrBWLbOZ/EuFUCM7
EK714Ph89eDmT/s1paHi4IBE5PqXHTg25PSHwGmH0hz3EsJDU9YuN+jW+tkHSC0/4KTocXcKBQzQ
p/POWvGrrbl+0gCNMDH5w6lF3O4c+Dycfvo1+T9nWGkIewK9PYh4RtWTxLMNqvLKpGEzFH0qqMcB
B7c+37U6mEzlVf7OCADXpRnRUeTWdEy4ogBckO0VfaSkxuScegjlxDKfavUq7/vzYEVF3rBglNJh
0I8VQr4q35WM9OGUioNSKK+Zz0bEH60knasLR4YXAQGhK3eRrvt23TadpBRGUcrG2CONMn/j2sTH
iGJadOgKDFSYCx6W+OmRlKzAEa2ikkcqDvNEMAyOP6lq69sQHJmVZRxObqbGubkQsjGGHrSrYPrp
DdwU8uB+elJdog7bcWF0sCHtxUELY7hYFMikF2k06kH+o0JOmZddNZmXo48oSo/3VH0tFBY/XqVx
Po/pRTPaRaDN7Cv4QuFk8iSeSztO2SbmES1sdOG2/+39oq3sy0J63Mdbq16lvGN22EpDyde0dgg1
xiqccWIoZWJn4k42I5de9RUdcMoAYN4r/1Tq2wFaJe43cLHCOXvgsFy1eFuzlSnkG6UMmlN8k70b
oxp56Vg7BpIAKywVtkMR9BhdWwNeubaf1yORp9+Z9ItyabbNobIjMeHNA8jvkGPj1WB0DtV26Rf6
QwS8Sc5PcnSwo05wnbAnhWQZMZnJMIkzFJeMfI3TzmBaRdJRhx+vJiGUKF3tH3Id+H3NbCcyp2V8
G5w/DAl78JB8zGeTHoFceLOeb6d8OIzYBLiUSJ8rfx6S0aTmcfJa+xRsrR+9eNk0QJYhU3my2qcB
Q3bdvLvjNp0Q62yWA47RpFHsAHXxLKVwVQUf6tWhTAOxSgG07ZRJroTPFuxpPtaoWcuHuLnsTTIW
dARvP2j5piq8TuOQQew0rBK1XRdRUJpJl9rzA4HmMGTM5ArSiKetQA6cO2J7WlXrCKmWWRS6KWHv
HSLS6prpDRuAX794WB8Yga44gdUFXfhzJfgVZ5CclNBVMcyNfp4Cp6E6M7OkCxqLnrWJ9bHrNG13
7fQLuy7WEzToespRQfnUx4lxnSmU5t/VfLIx3k0Bz13bTRaFUtpsohZQLqt6kJBpJXA4NSpPJAzz
bcZbXssiuminNTVfdzr+deuUmfIQJ7OfavztT427a+NSEXCr/RAPKcMokYc9+d5jpRVOD/nnjwz6
0kNKGmwxYNc2eF0OjfK0bAPNKl43QBIxRn+NGpp6SDhgzpS2kty5rHY9NBx2fEOrOcFhKpPmNsnP
+7P47euut0KqDOiTcpvz9ji5CrL3gsGwzaYG/70cjBNFoPVS+8usUrc8ifX+yyHkn4851SmZ/dHp
Jl8tdvKoWqwIZbS21B5Tco7Za0YkPOvP77VcPpQtSjAErgMrX1daBk02iTBoDDI7msWVHNHibkA2
x4QfemJFmAGG5DJGHOLJ14smPT4Ovg3L1y+R0WLmQs9xFh3S9IJ31TeqydC00vruANjs3Vq2n7pI
lWIc/YaXkYsZNGw1k77qYBF0G/+U4XafUPy+ygcprVaK8UfYGXxwTNA0PSjSSozdu97rrBeOsbC8
j8YksTDC0HGsceN6CU2mcDDeRi/BYAABiSiT8B2WlP27AvnJwnZNdrLPRcswtPIziAMfkpCT3bbG
UArE+o5E8YB3f6AFN/lIrMonWoMK3PhDFgLO3glC/U6EgCHQ28QcGizWhtXDG5C7qK8BsziiFTmu
Udt+lfcmISCrsUMXkNZ8/A70AiS5n1/WcyqcqLtZdfolvY+hqeXwTVGONXP+Jrt2Gno0m90riDaT
InwcabUU3WHI8WDJYw+IIXyR11hlpMoDBU11i+RzOfnRxbhymuWBsdehsrc3tSopiHg3wrCzb7sK
DvjmPfPUjwBrv92mMz9dVOfhkSNNEDge+vNBKbH9AvuIcrmvO1JvKx54LSwq6eBcIYkrXTS/9PkC
yuVUIHIDo7oPfFNLSnRSTLXzpaBiyHAQiquREAkgKilYn3MjYB7RRZLqGk1UXOHHgCIpBFiWLsAw
Lnt5spcZWw104eq80IKpyG7A1XX+RqlcyenEtGek8AYQAjSJYcmkhfUPBaCOeEUGHTWai6sSaRrQ
fhf6KBdV/z+aHQPqRW6+O8Wgjgmhc1bRc97YP6lDmxb+RNWL36Ew6IbAl0aQYloZwhia7bZ9MlSh
PrbasCWYaN/M3H5zdCiBCUWVdz0zFuKFlhxc4gWg5CqyOkiLvksuOaer3CabG5Ca2saT+a6UgH7/
KpHlRA5yfljnUHhRt1/6b6h3FphuZndI820oNgcqp4GsnU59um0Cg2lUjq6sZJT+J+xiX84ad3LN
r51jG7Zq0yXAFkQF5TRBfzGcayWRdR2e/Xx1052kkj3LBRClT7vYLwydolAOPdc3OYefpAyPLuK4
/slU7fCpxXk4tof9AmLXV7Np3A9/mXwPO4gjE8uT3ukp6wSirFEXSlA6MvksDtYHfJM/Oz3GMZ/M
EY7+W70zpmwXtwguR/QvEJOvKqTkzyepWTRKW46DqTE+c5HtCOfNHrRHjbQt0WgswIZS8MkkMDX+
LEBxaH0ZpTNlo4g9ZpQQXrHfzRIm/I24Uzu3hv5NduVIF9u3fvKjy6LCVyyVxB24mC6JzgdIzhCN
DCtQvUJ+xLvar0o+/m+OO4Q7EY3LZK611Fes0TtFq0vwAL3xWqg3+a+c891AmzeZk96TRTAgExGN
0DExHazy5ITr85Ox8m77r252dcvSaO014EZyS+2JfIvKfhDdBGzBhwt+XW+HQc+bdNDdfVc/3+nR
kyZB1+cc9x3OtoGCk2WpTvd7GOaRN6LVD660QxO9AG3TMGGedLX//2umU/sGbbAb+qHC7g4LOHUi
GXITi2Lg2TpjQPYmS3cA+k9eK+Fezp46h3Ya3u3v327rWN/j6+Xxkyb1UoH29obQCN2axvyrckgZ
uF7nGHB9vi+4Oaa4j44ASI219UoQtEjtwONCm/8tXXYiZWYbxVXvn92BGc8W3aQcU3rMwj4GCugt
Ezx66/SL6iOIrQJt2jjl6W70hdJYiSqldJiRZ5xcV4KCBwMGYhFyFaGpYxD9Kms/64VhXKRsqfFq
9zKX1mEoNOueMThAIWr4je7MSAFeRCaQoKvzJH1xIAIS8pIVtClgGc1Ny4RMrIEzVbr8ZpFCSnM6
Ix59ChgSCncNdKGni1J0ewn++ibgjOAFHu3mMdlpW3NM3YD3vD/wgv6uOdH93gFTjruArQaNGbjt
DIlQapS3VVlTZBOKX/lTD+nQHzqJKPN2eEiFWR3jgkOQsjh07S+soRzVofN+JU7Q5z4ALPBSzIgI
j9S/70pFkqYrkKME4OClC4Ke/uJC/ucCeqPb3yPWe8Ib3a4qv+196x7i448i5AVED62bFGM0x10k
NWoXtFBnIE07WCHXQzuDMZUgkyPAUWk4Bl73VIfdchWVgjfUdtbDYiysN/jgVwpKrAVlsS3n5QPc
v/PMHb3U5A0VWwnjq59DFT/ZYWIUJuqxw2pVbmpDX8bbuKcPmGPUdMcIsSyUGLvXIrPRX8e26hMI
LneRCMYokN4hllN/O7j+hFuKWZOn+zFVeLozFzGSirIXs9sKfgrrrZ0/5ZoWoDU/sWodVN72nvMM
B0baYVqLovHNKyupNVqZ+LKWiXEr9pRSf7X7814PEn6KKjmLB9ZTnwiSYsQt2aQXcclZ6Jtt6wsY
0fHozGSYQvyGEbxpMk4pn/koW/SB5+GE22T6dlhjC4i8Oha56DWBD13E7mKuSZr0M8pX5mb51aMU
CTfTrOpPtEzfF3/6XoDhVmVfqvXVPs6AAIltFZOCBkuhpA27LDYci8DkSSVZ0c4PfXk4vSev+I3W
O/yrxpuqK9gdJrM/HVyVEglJUIob16nP554a5gCGgZuslmgZlT7tVR9Nwxu5anEqM6uFDGEO6wtp
wa9bm31EHEDEp2nj8iVNfJfI3wR9sKmCQ6kOYPqHXrQpjCHP7wSDmADBS3whjMgasW8Ussg47MAQ
QeKOhvg3qSbDqc5sQk8udyEufuADGcAzUMThJuW23leG4JPy1OP6zBjKDNe7eE1bYpd+MJv1P6MK
EF3FsMJAYrcVR6kMn+P/kkvXJ6boirM4GUNga8dXAzj4OcyCm5qw0lcg7FJ/Bb6XUqjoi0w08nTF
rCRVuaMsGGEi/e05gIaihYsXztL0qt9jEAzfaXM92h5xsUifiIu42uzQyHBUsGdN9EtD+7aaUZLP
WQO60tAeqBWAzOQ+xBjqYc/c+Tbqj46IhxyJ20ANl7ML0d2vdMBT/JhsNELupiVYWn5En8OcpmJG
BO9k6U92SGKxod3WMpUyv84XEXEdJm5R++JapN2uCWoE0aYiMqtz3jSnF3NiYi28IJjVtBOU36u6
1Mwt9fRPeBd7ENaaP6U+0+43rqnZpYkj+ekqlgbZ98U4kyLtKLOUY/YWSWku4wTDiYbgrpQmW1+R
OQWnU/FqzlmbjDgNQb/qHnjqbyc2v2LIZfadj3bjncIh/Jd/wcFIuYTqlR/AWmZMkVKCkuDL9DhR
r/KsL30u8yGlqSOIzbN+EE3q9alGBIyi7wf023H/ifRf2aBT1cljTtgMXaPzzOLq2y5qVpXa8mHb
VO/XmwfY4sKyAig9MuH4NuBL1gittGXWHnT/RSfLEso4PXFfV826QQtYcci2SeWNYNNyaba/yqPo
zRC/HkP1v1Amo/WTFR1iWV+FkfZCU+51Sa6PlsNhc1zO1fHEoFt4zTcK0UOrN2N8Rmg8MFvKVgEW
04FBoEX99tov66ocOLZa2Y7912BGKQZhVd/LXtLcpwIfYdYZsMEixQ0lNoNHmGMlH38FjvNpjBpT
z8G5LgEX5H2RtzyI+1fcaj/ptAcZhTf1c6Q6gGytYc5amLVsaG1hJci6WT2Xhkfitwg6XR8i/Cr+
KdSfxaSfoR/HVInOIxyflkfY0TVdYsgS0B/c7HQ2Oewe0+svuojYgMcCVQikpi8rd1IDCYxOUCm9
5f4FPlb0UfNFFzB6BFWgkkSB/miaF7fOnDvYAyy9f/piCmttkH5rt4q3/LImDDuHUH1AV0z9oWvs
odo7L0QaKF7gEKiEeGlXTP7L2TZDkuv7ZlqtnMJXOJJYEQ7PBGo5PI63cm39zqQFzikrFxfGMYv2
FPl7VfQy8CubyoE+TU6drI4hENTH0A4FRhvte4U6kQGmcnFF41c5aO1UGXe30Hgr5reJmzabu0YL
k34u4RoIn60XHsaAxqIPhbYoSPCNiCj0cE2HhSmkKHE1hT4Qc4lJZLeUZt3oHl4+7GAvDu6eOR1r
DYO9pEG/N3mOOovxmi/ViLgquWDgR6Ki05u18mrTIKybTOZNlD2n17rfQgHKAQ0QjGmJmSgamPro
pJk5e02t+K3VsRzdYWtkg0ZxY2vjpapgUn0n8/22ZRiOHTPgA+NK4Gb7eftuZ8WjFlAVjL/I/N/m
Ex2pr3OZ/i2lm5RuR5E9vNyoiDjHkJ2jca3ACZmybVZnJvU2KoDW871MGZmK5VPHTjw/K6luNheS
vOUC2oppH/wTom78a1YS18K8KR1KyBUl7X27TrAwHtsHzSwK5ASGBZl4SS3uTZtA3jilrj8Vdthc
Jn9x8te14wg842pw1HrHy8ffqU+PHsTDLWeCsS1wzmK2YjrYy0G0QCwWtB81e+iJmM7NEcMuu6i4
iGVB15MpH0CTCd7N5bReewx0+xwKMi1GvxoWc8L6d0Mq9prL4JvsPzVYuKPMqC8Q9GCyfocm/Kv6
WKPwo8ha/f05UqsSvan9aSK6rO1jwnTPjfa86JqfrPUroZMNKxjyHHiORwOSkRv7fBAEUR431kCq
9uGgTcLy+iJGF462qRTRZxL44azJkCRYOjcRzf/OAyFRfJNclMwbyroIDe128IcTYsFWW4FgLN0c
6r+wJRcGp9ytt8M75AEjzpdyVlbQtmurC0/ORTYgpfoEUpOgLcvLdzibgeWHDYVr9dMZm8y6d77W
S/J4+k2m6lzK9ObKax2U6t/5tsmUGs3oYR5icMCL0/6ycajvJFsZ8DqEjcOiJVsoUW1pAvZxdBIZ
hDH6dBJw74TEdhMMkNTGLNSA8oPhH3QVN82P/ndvOmfQWfCxXjicxj2sVBzo49rS6RGCDTu7rCxW
Ppcb6Sc6EG5TWi/w7Li6ipHgEbBjmGQHMTFA9PCSn+HfqdR7TCMRRo45Ee+2dDuxVgkHxI9Gm28N
IVe6oxrHctNG2p1HVGVgAJuiEYUdqK8UTJPKtMKsscppGBPtHm8xgKw3U4mz2Er6U9QgtQED1M1M
WoEwbLPMOnSUlZDR3w5TelUluIyjJxV7KzWdg8bHdnIVf2ijfr3FmMmT5uLIrvcv61hB+vvUz7DG
IRZcFxV8+BX0Xz3HozMYyF5C4/lNMAENi3Oj8rjx0v9qTTTt40zk3zT4GZsUqRk/U2KtACkF+Kyo
2zuNigFeLF6+/51yki3lZKJkKKcdVdcLHWZnVml8SBj1JSyT1aI/yTcAzHQPVjJek/VWe1cd6Dbz
WXKeTGcA7JOjVGubBDA4Y4lsWEuG9Pg/IxlDQy+K9bhZ5Kvs34vGgEbHKcsTV4AawLRwidvhpL5D
mu3Z/dAClSiP5tr8AytJxMoAWeQRjkWQLi7xKnpRCikl4ZVTPn/WEEZdZIWYY9X0JozRt6+XHjv+
HJOzqN7NmM2ZbSM5NssPZgxlfJCHIfAw+95yJl5FoAnBP9IxZ+ZAO0apReVbJIc51Ozyq8gvOY6y
tb00yOlbuhhuUSqFG9kedpHBYSZtaPwPUuBudrKYVL+4fHpTw/Dx4SBjgUDre/Mmwd65M2IgMi4S
6PFD+L3briB5CO6rXlTlhPKzH/6OnOz8/LYdi6YJ4ZameutQS/L7nc9q581oxjv/clS8FArN6v/4
HPHj0J2UU4NwYsAxsINC1HYstDfkC4kpYCAQAXLXhd8gomv9Fo8D4XU9QV14m8oY3zrWyixadgtz
8w1aJgAg564OVy3kzdhBJo5XXKNaJi4bcDARdBOxtfQnXV/FOyrDJ2f+O4fpKQJor/TS8+cQsG2+
JUedAyyu80j8XnREStYOZs1wJG0adr4ensSKX7Z1eUcjBI8lUmO3EixsyaxhmD4kbE7w8G9ju1h+
xPhAeczPKhKeFUl0zWxLBIKQXpTYzPgKgdp4fZiIkn18oMkNsiheDgkSFR5gqWNyZcP/zdws/FPK
vGrIuC6CkptlrIgKXivBHrTUVEAc4OXGbd+CoIJbz5sg7rf86rYt0wDuoHKBwJ+o9rdCBgHggWs/
b4jOG8CDxeb+GxmRESHhi9JtQ5ndIFKWYfnP1kdD/Ng/f88GkBLc8eFoGvyBKQS1JIgcmvGMcu7/
r5KTw132rkz+dNCy9JmFPPU99TIwJW/BGx+JxaGbT+lhTLUx7wl2upR0ZC0vhnA8741zJFQo3b2N
sLf90+Ezr5CNr7BTMA65Xlgk2ksrFjLe+srYMpbwFaSur9NmO3gPoiycZOj4/diGehsH2UjG/mpf
mInjuC61C0FPbyCAZHfVUcrbUX6cckh06Bmq4f5S255fWS3iuaM7eqhrjEoWUHWTnx0RNLTdGpVv
MKnE2VvwxhBG1YFxZeSrvfSYaPCg4kqQO9jl20hjbP79P/kGSN1h0S3CsxAaTu3wnEb1ektXbU5T
YJEHZxmkb2kFl0sek8xE5d+5x5vpGEhEEY46vygEbdHuJUq7ldtAVWBHp1SOsRigJ3FOpOCFjFzb
5AX5+GiuLSjvnLaW7xRlROjktnDfsyV4tBZTFl74t+lcQUy4r/DNn+XUDADyB3X39grlDlbMwjld
uKM8kKV5lzWOGbW6NVT1SVmVTbXD1Ao8BEv7z7dZYM7Hfj2OAQQP8umNsSaXcnQRTWuKeNXfX1zQ
e2E16YHmAnTFMuVf6XWl2n1NmYuh6PzazAwBnnAo7vp7lfokMm0shGmEEoH6KG06eWkcrRjS9gFm
liUiFq77gBHsocTPF7ZFWIZi23Qe+TcI2cZF4V3eLeZku1DivPZNodkUxc4p1tpyey6hAJ95sWgK
0ai+4EJjAkEKVg7VRmL9vLzU6voYA53VM8vBCvbLduPgi0JksCUEsWAJQqfrGatDjhqhnM7HD9L6
8t6WyWOq2dVwB5WovGq2ajUQN44Bv38Dddt4qLMuYh109d4bSuMXs8SMQWewJXeGwMGhMDqBeTZv
aGwKShdlvHAmw9iu+elWy0kkkfYTy06tM0mqbDMU0ccZUMAxMDJYy8do1zrAGL8YwAg9EcVIkxrU
pFusepRNDVP5+0JHyOuVmj2+RP/pkBSnAAHAb6x9vwnMhOSSNwvbKH0uBBOywSp1LzDhnP8eGSd+
ODYSKFftCzgJKrvab050eKGm2iGTwgnMyOCMfk/buiTAZcT8kgvZOfk5VDmGqUV1MmXwWJefFUCt
B6zcE0TOKwaiDCCGlivXkbrj1LSmnGHZh7HA4k6rWwsVt8RHSS8dEjJvxFeufOrxBULS+7883opE
p+RQhNDVSFO6/V8UHrnWrgIt8bolYLkJTobgiguyQ0Ai6wrEFYWfYjxFp3CLtKdNI6Me1az4iOCd
HkoVoypERnnYmE4pyDAjVWqW054pGFtjOwVjoI5oVLLp9tKZuBAbXiSn8Txn5jelA1iPeEe1SUK8
0wVX94gHQX8I61pBFiPC96S1bDypblCmlCbZYym1UQ19CrOFcD1h8HFC0ipCNedzE0Hr6jK+Q1qc
6VfomYH9WgQVECJXiHhADn1xn5Iq2IWnB6ImcKBEZWVCLqUIPqTPrfGAkIRqNcm42GTfI778v8Df
oroJ66sUt9cPBM16lXKcRNYOd3j708yAwMzwDqgtI439iaH3H2fzmqHfw3ESDvw1fCbo4cbsqEOy
MVwGXTLSlVQSq1JoXwCnNJKBPdxR1Wp+aJznaV0tSAkxcY1pEA0PMcFQRtHot7VnaNIWWxSAcs/P
oQpb1SdIq3myJFjc/7mOuOPpYIO6dx7tpplGYPXsafVdqsqv3x6oJdBTYCBBoT8uS1ORUByh2ZJf
HcdzNWMR/JavVdn362KjcLlaWxzLOluJx20rG8hDBvKNwb4hj7t4oV4sOMER82Tl3m3pZIFwEBBT
u8z0hkXk/ZAMqs04XI2YL+aOG0gBgt7WvPljQTTPcp4Ysl6/QjgDLWcOKL6+PKJFomjT2zqqhbFc
BAxWeXTqrwomUxcVDVC++eZiBxK/Uf3Y5C8WxgOoR0uV15anUXXtOjy8LBDqU4sokrYXs4vbYNaf
6VwlWuBqA+/Fbo8rYRml1pUO400vkSCG0fpSeTLM2JfaC9O3HtB7F7Dx8I6KYPdSoxIKm/dOFspE
+1AcY3zd9iBhaFMGcXNzXeP7CIC9REVBo+YBaoDCR93ZujUv+ZW7u/LK9la5zs7XIw8ULrhkE1ci
NBEA34lX5ZR6ESxz82OdIEf9Lq3gDM2tGpIBknXrsUHxbD+6YSGduvBo3ZyrfuKG8B6vIBoy0B/q
FeySxweGbULJyytXCUbDcgdN7owUi2iLC24Nm72pIQM+sJrezyd0UmEEXIkLyKTidRBnSDLxMJQ7
FrmMozSvaa9Gch53oxdm/q95WbFzv7CtT9GKf16ae+6C+iJ2xF4UBz5hOEgY2GN6MYTCEvJgqQGR
xzTqcHBW38Wvqi2v4MB1/XfUPIgZnG2viAk5jecP8kNRhMzERiM7TQgt7UZWl6LON2qk0GHzvgj8
euAhl/Pt//iWgbmxeZR9KQkGG9wxC2bhfCn7Phrm8uCWxQblawkee6TCzvrC46FMEYyU63AZhnbW
ogcyDwq6S8BVeTVv2Rr3VDyB74L0vq99Ms0x1yi4E8Lj8TiVgPYn35sZQtSv2PNzUFlFqNQuIBIt
PW7RfrWKis4ykB1DgNy4Q+81RhpJWKU6ByDdZGKP67LLUV7NVGN2Q/+66RDipY/NvipFll7V1SVe
cfJSEvmx2wOlqLcnLlvbY2664CKj92HCxPrkijrlR7JvrqzLA5gys/5xBi157qOLJFqVnoKEfv+x
dUIm8PSuFkF+qpBENnKxMtGO+f7GTWgXiN9GMfSooYEFB1rNawaq0yBRHdoTyyRyTNELTql/06c4
m0DBDY+w1RUJD0cjzb4LsIUN7bng7YSABqgh8QEKElbGXoAbZfOUABZkQdCCPwgB/Z5eTYIvwChP
Z5aCo2OV2eK8mo6G5ajLG37d0qVz01hrfaF6RTLMGM3ppyo+X6lQiUlWolhpXQNPlBPpsmEiXqEm
Babi1mF2knp1XKZlzErxucTLHWZkb5t6t4gni/7aoPPoDSSLwh1udZhy76APUM9/XCLaBYx9k6GF
hDFWGnj81fgU9A0aIuTLdnPEQBP99NcypWMi38j6so0nj9CqKmWxdD2NDOfx45g6eQpvf8oPq2hr
LRiUoxZ0EbFu0Pl2Kgpyoa0tx+X9PcaYalmgz+Zbfq2Xw6DGI5efVf4GfAQs/HOW/aLIBfvNiTUk
0eOlwGvXYy0jiUIdZC95wL1pRLhFxyG/cOzT5w6BNawBHP+gG4ppQues/N0tbo1mQxsXzZ3zv9Yg
xXrXKLgr/kB6fYMa9RJ3i7Rzq9O2skTKAe9JWVgFVGsaIIspeKPnbfHvvL/H3Euy00RaStLNPDw5
85p/z69AdHZKTeyvFM6vKnEqQJkO7+2CEDjUzluvqqozDn0hEqzwbyDjiGOnMdd1QacAbmYB8/pS
gc9gwPzSvGTi+DZDo6UY7nzXYx4bLQi2Dxi4pRj8qSPHyV9cOaZKFqUYYJJHJzHHW2rbM029YLC8
7LebTCTEkTx1G+9mJk8GlgsLR4MLfMRGpnPPdZjARhwgtzOiT3n7tkMVgvLS2Ipxgb+73+mv+K0b
gPV+KDJCM1HejydxFyzDf4aoFApFWgtg1eP3Y5PSN2Vbjp1TropHr7YTv/88j2ae81V5UOK+WJ2e
D1+VJVOioyE+B2K3z7u+5Vd3oSnpgh2xcUGsK8SUhtWZ9aVv84E/izm/SAiIkHb6cuFd5ylKSvVT
mP6t4dSUiCjqjkX0/5loQdm3N4HAbLjjrzvcMCH0LNklp26HTJDwda6fcTpi2nkws47zbciDGHPE
bikv5X+Qa9eNqTBTwWiVBy2g22rJL9uOwBgI13Y26u3KUY6PMt1ZOaCOwJOhozowvnJy1PjTWT4A
IKVU96O2smIPQ2X88uYToEyAjfd1dQanUKJy0otKPeq318vNQ1gErb/jKFQgw8jAIVdZtJobsoFX
OmjVQE/EDJuVmV2Vu/L3ImrMKnekzECYwmpZ5S079pw1/nbISP9ND+47fFZtEq0HtD8dtH1AW7Ww
W3q4wBK7U086SwZbbTDzqaA9eZpgslnUhYKV9w3/SQR+EisD4ikBoPmrCCa0iOCdaJ+PJ9nE7G+a
Dz8VI/Sxsxgg0LRuqSRXImEd3WVf+ijngz0n4TxWmzhBNZSBoQ/LfTwAx+TJg2SNLt43yQeAIt+G
nwOUYXFBTgdGsuH/U6cC0TfviiZUPbbe2SmpOS9P0xwPpc1Y+rrl3mDiLcTi5UvAhSCrHcevPu6h
lBniVf4L1Mht50rsB/U2lJvCpnqUJSJ5/pfBKGKZem5aH3nBIwBqgBcEKu+BFuiSnqS8imZWsPKJ
fgKD7lBZZ0TBCHgTrPrsznNn3zTT+FRDe7FDikoiUrhuTbEW6Gc+U71ShTZJASNY9ttZbABS0BSa
IeNYqEuLBlEoEDbX/1W7gp0ngHCeKd+ZNalimu9ZNHgB4DqVtaNi3mT3RmX1tg47Hx+/ktDSJdfw
4ff0QGN2X7OEU4V8wlKlWIlpbSiNe6gvZnsXSPIhb5rtiAwpnV0NuQK5j1/r8Qjqc3Y9CcRXDFFJ
O9hnIaw1U2xyi6HHHEirH9XIkdAAZR6BFSJAVcjtG0D/AZlQqQCzdgr0JpHCXkfVQtXP/4pAU58b
3J9KsVdEekpLESk5X4ztL94O59BAeqeQ7nURHttoZIsjNA1ntn+TCBFTnt/v0TdqEoEUh3aq8440
JQMX/g6FnnwoevCPe1x6UFctIx5C+VOdMFzuDd+xQbNA4f6rPmwJVcU+1i5FJaWIgk8oWcRf1lBb
kIb1J4XYyoX4oSvz0jzWmAZFf2PTNmEaKIRluuBHs6/owpitrrfqqDUMzgpEs1F4O7lRRhUsV8jK
/f1oGcjL72Bm8Hhgz3uVmrA4JNIZkdaYu+tpTHqm1w1UzbCoY4ruknHN81N2td9lWSuIQZjyYZlS
j8n77JQr4KpWyKFYdiNiV9RmU3xfTCROmx2+UBfk27f/FZkdEfV/f9g5NC1eQ449zzm2fAi6C07s
CUHgkRyozqXiowS8Q2OeBUdIGROw3lWLtVmxtqcwk9KCAOKMEADVv2QBCai23GtwG5GaZK1l4/Wh
ru7kAl2k1v5Fqwjz+MIGlek7B95gGFPPSnHJJVCxkztHnvk4MTws1KdZb7cW4IXfeAFwhTtoXWjT
Yr1JZrFWnDwWjA+ISp+AUhY+Ag33AWhJ+lpDW4fD8IKzEKnAxMyyBbAAezViGoa/LggNFbgynTLq
DS6RgjWF7eu6sok8bvyfnKRiWaWEAQZcf8Or7QMrf8E4M8bDMXBMjxwNQsrLWpdxibsjEAdEaOrF
brOWbtTAvlvuVvmI4fg8IOVDNE42eMXm4YhE4QB1jxyf6OujM/r+inPFH+XYsu4rZIhi3flIgWrt
gVec4FfOTG/q9Id1/LmpxoXT0UD7TUNw+Wff8voRcxdUdFTuQB05X99NthumMV+GJP0UvVjnQ07U
LDdWdDXXFnHdIeJKcRR3vZWtRtHaZXRciSieq/eq9Ku4rF2s8ZJQRfBR892x9+rSjfaHRQ9F21IL
cj/lld4EsqZS1ofUGvS61PNpwcbwnmglLBy/TrDH6sS2BMWFSktGB/2LDzMliu/DmA5K2/kEo962
NUsrg3WuaJUbQX2kYofHQoHf3f6JCLIHUgU+KGi5FvkiHg8mZHejLuBukGDsWMBQgVq368lkvwRc
aKJEApYaYZVVJDsXqAT8TRa7usOh+QEp2Ndyl1Av8L2tbP3k2lL9TmW56yio2HKSvAzkJSjVvbvG
PcOTX+yK+nKFgXFmsn8qgyDqhRk1H2jAldIwmiEdUOei5myToBiv8lXUezZoVTJ2LFmeV+MwWXUb
XTz6b0DDG2KHqjc5st7FgzaSomJZZiVmYQ1qVgJBTxcIjacg1hWbGk87/CNMN5Zxqv7tQjUWWqWW
d3cRemGKQ6fBOqp3y0DV8hS0IpZVdKVGDmC7TI8MDpFO61NQiSYhuubKGXdDQRMpxQFm6MqxXk+F
K2dDQsc6BNKcH+1mh2IyDplkNz/knaoCFKYPx1NQskUzWKNeSmRuBjX0n5aqvD696jm33t8Z6IWA
twIr/Y9k/JSVdMnpAw/ENftPZ3fHYOtdm10eLkQVOizFVexSbNDYUYwYXdaxrNY38VfmjQzvi7R2
nS3vSVQwMNOfUITQlzBXcizSd/MEv/5lqGHUqVaX21Ffq2gj7w6yt2H6jyxUVlhBNhd0A7Ws160g
kBORbkQnz9XCUeNoiB+IN2wcKz03Vs5c6S2oFJULK7oCb1lmlWfmT3YkG0ioAh+fwKcH+g0q4ZUm
61fKVuhvI7nsz6Q6W5JBbMLkKMxZXR7tgFcaYPo1OnN1yxo8YL9DRqnXViNahhamjOPs+OVfYTI5
uvNKJb2WwDlhuhXa2YZdEvXSmYJKQ0sfenoOnh0gw1AZOhNGUms43eZhGPcTRIWGAZj8Kqflb0gG
lmQvm5vlXKbc8z7+TTFekiaNpuB+CronmJSBB69fKfO1rPzIcO6g37t12jyvFpR17mLZUIhXVcxp
MPbaYtQSscn9b5eWtrMCP15O4pylySFYW1d5WfpAw+zz/XYSx+o4A3O2tbODOvjhZ2Ptnq9BlHlf
ecI0COJ8g12wwBLH5PIFwXHlWrmSAD2XzwNg4j572t8a0kteOoPzqqfj89i+F7yp94i1sxLUsLQx
Twu1ZCu69efJaSJnhbs0O3VCKN+A4E634JU1oXkfnn+nGMEb0uGK67uWAU2jP/Og85eqcHhSVxV9
tFtce8BtTR18BgHI/AP29GHPH1LD3yq++QWlDvStRu25BXqNNA1u991bnYnhf1LN6ZZKM8Pggnsr
IqDq6VYxYyDYO3TUwtD/vofws2tsuzPu+Eu5ceTqmuNpHSZOZM3iQacYSiXnJ4O3h1PEsjppqY1K
tuYT2mTHUZ8h6JfcMejWx3GGf+1g2m2snszpWToatb0yG6kCnKg7DeLv66Odb44spp0UlZjJxot/
ge3JnWy0SScbx+0SRQU13oWY+RRDVw3fIlUjdKRbv/KleGwe/heiRngLUgxA8zf1i4yGxxIUVVdF
tjyzfuDYrIkoS/FU/6bHFrQr2h6ujxRDDKxPrJ7CPlFm4DW57K6ZitU/NbDuJd/51/MO9wSseB33
uW5RdXXlvuWxqUVeTKx8FGP2ySx1WMaYy6ZD+vvjoiUOniqzGSJhQl1IDs4p72OHJ8Qa8I9n/nz1
Sc/37mF0r49c5DYoMHY6gT2fy8wxgEzRv0xmvgEXi4N/Vxkx4GoEhk0i/5QM42gKQ3KEaKy7ieIc
rB/a6jtW4DQINQCFFYYuoaoIbAk1sxoMRxgoreIzFNERQKnJBPqTgEl6b2nUJoy2nHZ7LVXuSV92
7mALzDd8eeYgf/OqpYNNN873kBPxM06Omf4ZH2zxvlBEuv3aQH4qyfB4SEBeb3/mEDM72Sam6z5a
noRb8rpcYynPsQOR4AJ2RljlZNRUlGpF+Wsl8mUzwXNZ1l+qETeEdHT8wzCN5THVoDd8LZwkx6DM
VsgUD9m/Tr9nwn4tWNNKKzJymk5HW9AtKS6enLeN8UE6IibpjCp2SZr64OZUWBj6w9kLhzzws7P8
229tAPMrtTdWct/1OlmmUKb94ea6EAlKb7HVh2LXYbptOiDRrDzkMY8CZFuwCsJZTdG2nGKM7Frv
zwy3hUJYAFxiHJZmQyQ1vEnkPheiy5BJdMqG5dvnAFEcbK9TVnVE68PqYQplkRDSNLDR7xY0Zmhe
wtkFPbsUHyHbVGEGcTIRQEUzFh7EBZE1UBMJAnzUAOfN2LpzJ/cQI4ETqkkceiBUvzeRBvflE60w
v3ddikf013SG7LLetMXLfd3aj9K0w/J4qspEEmewNJ+llwHBpqXDj3m1tIatx6Y5mxuOxs2ejEdM
Y7uBOEjdx6qSAhUF1NEFJvxfVgnTUHpTCoXIs6fKTuDtf56Fb0JugehPGjaZA8JXJupw1uzN+YzF
sL0N5h/pL3n3mvukrOU3pyD4olit7u9N2Fn3lPy/nIIpGRCkzooFTQPVYaQ28ddIV1u+MPZjb0yg
eAEFHpXksbO7zwxcygxNBWE6D1o4Y/QI4/CNO28Z4B9yhgEci+kKSaxjp+NE0vCldWaQh7erPuyE
xNBxxqJsNSjpyF91Ko8zwmYfYNwpc8ZK1cUtvl+feMbjMlnSX9Wgjal6W4VupobvLNJvQ5lhoFyL
DLfmmIYrn1UIeTKuaucUF+T+pXZ5QOx7sTyEGya0dAdUaIfjCeIhZZYd3NDkC4s+b9McxWEJTExO
Ve2vuY98wye3IyJlZyNOH16i/vFyMTbRPSU5ItWX4ATiSq6ALPskE/uM64/D7bB5LqGIJoOo9Jk0
AfGjb37CLZ30IJvBjd5P4Gd1XHAzuJr1XRE13U6o5KoO8k954unh0B3QM55Bj6428u2egk0DVGxO
SYEaEitAqxCNmdU2B38K3Bdrhidf7qJpyDgF/4opwkotLEERkp6/3mk4NBto845xQVNLJbHaIDPX
qYJ3bsck7+O3moejsihm1oeApdtBezNkml3PzioUXhpmIhnMTlIKplqkCL0Hu81DQLciSIer88s2
CdKupMSCdw57AQ7fw37jAXV7X3BVUq4nDhHgxdXI/hTSRu/5G65wD2t51yuM2bwkOLwPQLeLvQyF
ICl/cuqlE17bCqNaIMxJP15lxLAhBOU/lbsherRPdXgLjnqltMVcfLK6UIxDW63R6rzcjRQqdR6I
2Yqrw8JD2ZoWRYDpcEg9gZ/ESzgd9jm14vTRAj5qXdG0Wrq8Xb5ldpePOT6yr7g5/gkNddtar3Ks
Jc4D6PSh6bkGve7agqb7wWUzwD786EbkLrhtPHMRTCVWmTMkw/LMYqDGYlM50mO+4Up2+wN3uNq4
K3xR9WsrH05nzbewP0Br5MAaWcjBjEky6f9vgfA9tVrOWz/5+1ApIOpRM8qbZH27IKAKfJAHNX54
CWwG0kouCcutez1KCmDMBvch4EdD2nRfIV9z9lWIsLHvjzNiLXp80BRGOFNsdWJ52P8UO3SeIR+x
9f+CIwTNllxDPaUue+525xdH6DPTOw3vFM540vptKefTYC+gKzh+A/V4tybxwQ/OCxrdq7CbKssL
BYKi7PlY6Pn74x0gzBPjWNkrRwyL0N4m2HytU6MvopMJjngHfJqA3PlavhXSJ+4Agc5+MulP8WeX
HT/jJt5Og4VqkLCrBUkl2S6eKcqhczw3hCFNHmJdqS/ISdnuZnPuRIEfQGAzEkJDWjGAkEKmXi41
0oqmEL3Z8VZgFtJVePrU5GplhjSe5pQrONFMztUFriaWAHbW/4vRP875GUTEWuCvZxcJOwn6c0Yh
UZRCC9As2584tnLifOQJg9DXuhFTXiXv+D6KKts2o8ozRIunsylxGKt7xlrw4Ach4y7qsH0Df60P
s7FDW72yQgSeV2tk6rKsNjo7/x5gXa4W45ulK5WVjWIOcoBCMZynOOFkge+PcCmO31PuXEldaycY
zt1Gpc8wmOf/rSpbC/pJmBV83v9stGMXEvJQqHUMuMdy76YTXRs+Oj/PfgQflGtv1aw904IWfTck
nZKys1AXI/rbGacoJHBTF+amM/opUnu0dBUbkAonxkdbVUIgwHG+9Svth3To9xjdzSDrZmY1BW4Z
qfTpfru3x7vA9ptwC6DMvQfGFIstmbpuYDIQKmbj6c9+ha6d8uPhJR1qDmk2nwLa/FSbsz2DRbZr
ROlkep5ab8kX9d/4pWU856IMvKfEIkWzXjnHrFpg/nTNS17yAi4Jf/RxkNAsXnIRiJv42vdDWtWQ
Ie15FQ0qrQ3mcXaF+Leuqsdpm+5nJLBJXOrP/HAHjixtEzkDF3Bd0TaxJQyjJ+fmPBlDqAQ1Gd0O
9aeVtlsybrfPC3Oa9tgCUyzGQtPUCL/cn3wsaFbL77EPfEcu6WgzjJme8rbofmXI0vjYyTAq6uL9
d8DawTnKGTwQf+0A84h8liTe9MyQK3yHb9eO2p7198YKL9oVakdRR9qzJ9P7GP9AjSO+BY2FFBfF
4Z9JVTWlzdUfEIB6ECPxxna3klXMK/h/flFOjycISjUVdS0jltcQ9/TGUpuWnx6DclPp7onaqJ8s
PGJXxhWPy9dqucJjZ+Z9EyqImIHNxmukypJs1mLXGF3e0je+cYlciAYx9fSsAy82eZqt0adkDoYy
e+xj93AAy71M802sjSkYsyWc+uCYL/OenTFaVKvu1GWbNSLi6B7BKcsD5FCQTyaqCysUhNHxNlw6
ewGLon+8wkw75XJtZPRbiiiAu9YxkmaGQfB/8NKOxCNqYF7MuylXqpk8rLYSbCnMcxZy3tr+/rEv
C1Rb2UXKkR+oeFA0H2g1yGuy3aCUEvoVFsLMseUx3qb6NvVCR9jhUsr6v92XfN3M/pbP/vqe/OIk
NAIyXlKL3ifi8IdBh+lDAsgIRH1g2MWgwibT9zAKV1x99zlIca0k/kTp76hUeAcOK06KrwU4TI0j
NeSkgN/ri3p1t8hwkxsiFdsVVeUucy/AQm73IJEW71XSYsXF5DExNIG3+O4iCbXJIrI5VDxKDqZ8
8NK3ndTTH/OYuCkxW+Lal7x/P14LCweK6qwsRaox56nDqekdCctFT4ezN+47YuYQUbGbgnDa1727
d6/4wDL4mWBISscJ7mmtd2WOSG6ugb27QjmVa9xAJ+gOPqdig41s1us6EZhv91plbZe6AZZMO4s+
SPbaw38l2w44YUkiUt2a1BW9DCXHXB7bX7G13rHCVaFpgayBCjvtXxNGgnOZD8ebwwgalZ3zgYOs
RJNeutE8w0IjGtyEajkR4xsxCo5RdJMsTF+MVgU3cC1P/H3DDltecPGsEdvU2Bzu7bVjXeCSd0Eq
hd4myi3l2nTQNULIMlqAkAR5nQT2R6tPaOlVQ0gJYonze6dHAxLZew1IqUUj9lCOu6hq1LyxBEix
vPaJiXXpw9o7H9ZXF/TJAxo1Mqhsf6QIO0AcKoGJ0EwXhp0ju/gyY8DqNZV99cdQA8cp3wNYkHek
bYZr48CPSdpFlMziHFWVE13qzog9cs8SMrAJjt+mbVaKCQ+lfoqf1YnE08v/ZnNXQVhiEpGTnfLi
0ogzBp2joxSS8vGkzGtP6dQbgTverkRbX2TF1Ky85IvCQUggDQE7zoblge1uRviZ8N6i/08hCZaM
/HGIo+A+vezq8I4gG596bx3j+a1Wp+dqAqQEUO7mfKiNYotkt1KSQXQ1ZapZ6o0T/IWMYANAZR4N
8ET4vaXRKggurKHmyLLSM4V75E0UNGJ+TVP4RSYWxFy+dxOSWIN8YmOkooYva47uu1qSOamF9/ME
oN8Fea9EfGGA7Zg8P1G+PUrI3oRpvPoeEaBNnNnlr/mzNkFdhx9wHPDOfIMYCD00up68aWBl1ekJ
RB+0ZXgLxPpZSDWMrRiJXeKQF1qE7Il8OZun+PVpmdmeKpwUGDtHtZ25084NHulcidRc9ec6BzxN
orB2swf/KuDSql7gILHcBQuZffvJ/THAlGqMvVgI/h1IaybcizHyX6QfY1QURqQd4ORzzdMUCkF2
Xgg2A5HuwnbqyKy4Ct/Kvx4oMbsPLg6yCVp1jArYIR0kwcO7wrkbqv7CLWYbOn/9mx4ShAmbWfvu
6KvjOm1xqgVsqDZIRLMu7f2kTphNcMtoG3P1R7qUFWZKNDkqeNAb19KufKCW9W8NUx5BHCL/kg/b
k2Rle3BBldcYeAj/2rrmaaaX072DwdhSMOgDJgUDF89Pmw6dhl7hWlUBqvkdmIRD47w4rS1cCA6c
71EAjjGBgeccEpws/rUEAUnrj7PFWJlJj6HsVivebr17gvNsIPG33eG3OpngmEJkZm/hFp26ZgsB
f7mLsJx4l6Apd7ZDZPUy3XC4b4F1XQSe0c2nW7f8Dqms0FnPEerXuuGhlo9V2HbkHccuQQc0j4th
m5nsRk48kujGLtf2cc/7cvzIBsViHW1awo5kwSWLhN0E44YR4whDIS93OeJkkMlo+O/00RJzTVaD
RCGyjM56854b5i8nBgrLJg93F/mxgmXWLjlldE2iPYlB3cAxGhP4cGkjUuTH8ivKlef2T/RS4207
NHVE0b90O96kkuVEjoT/ZzfBQ9r137HTsRrUvxsfflmf/RYjXBsCpInOQt7Nv0Jf17XwgVSfqvwI
HJR6Twi9Tz1eW1DpsmuW+euuyd2Iffe7iQKZSMI5UjC+BPWu86wlb34QdygSaU9X4gs+Gb2A8RNn
pZMUVxbSfesXQtADj3Le9LOcJ1k5tBDOh9CT+N+dAmN2+8CkTIMlupJAQQmZ6ocfAcEpDx+0E7vU
AyFU4SFb/OiahMcM40mxlLMHHKNmae8xHbG2TKrlzoRBQevefYZpd40+SG86/D4KfPjeuguS8hHJ
EFkCGQKwL7rPIzMTsaKLxOjaFK+3/WQH0fhW2tBsLd+nfeSf8IQSqyP5ulByPqqOUrB/+Y8Cxckq
V5TSHe3G2aXiggKVn5Q0+GbGAoL0PWZzBizzbVXmbtz6vRblnRFNl0J+eySkS4NaaaB3DCKrkXtW
ICGd+lN80JwaVwpo5yiS09sUa2rf+0tAGen7bY2R9e3mF1OV6oeaion6N3DEiMqQZGEkJXZfoiFu
AT1omjDIxq4WLr4gzvlCtkrcz0P/Qhn9YnvpZbHlW86TQY6oDCeIKbyTk321WKHYNS6Tq29k6F9l
mXD1UG1b2R7vsSn7XjQLGNmOZpztNdzLAlleVRbA7FMPjvjWZBVBX0Nnq39poZbbz96sjE+44A4C
hYzU3Bf9pxkXa0gL0f7XWgCBCGcqnlpL1xFO6bDw/2l/Hi6kJQ90w5sTrFeTq7iLqHnLaC94lH+i
vXQ0Gqcyc2FqcH8t4LMTnW8jBK/tZa0nmwnbroQY/GVdkmMB9OWPMzV6FdPXk2MtSrqf/pDYF2ea
RCUuOIWYi8uW5qdiHDAS3hyvw9yeSRxkLJoHOG8Oc+k0loYiydO/Tjo3GGtD4TCMmoJdD++FRVsF
E7jZMScb5O+c9tMQfHdi27ujwwnuTyj98dpjwUac0iO6GCX4yGT8iaQtsccBMFcIutzBrPRwXK1t
jOVYvNCbwHcqAh2di2XWnsoUoh7xb1k4LZ5iXYecLQCL5NHZ1JeSZF3HCBDTA+24dZHjt9LYQgrW
6iNljmnOHbNqAeocF4rC/kfy9DuPwRmnRluaDsLYwKjne/5uZt+Cy6sSg3WocTw8gWa+SCkcRUaF
FQC/Al/mbahfIUIB9TlhGU7eFruUUcInJ5BYHVsIwR7QCQ5oCvziUn8VU/6aDB3xWXcA/UEDMtWE
mFZk7h/VkbCu9Ekn70jLx4U6vvWzPdEsOuPUtgOOtyy57hjBxJlquzP7oGo7OiMUiKjqE6ZPVT7C
x9ZkYlW16OhkedkaIMffkxsqI3JIirOyiV8Aalx9Gb64oXBiU2tfwQeyMUQppX83OW9DZ0rCiqNS
skqxabiPTvVYIBrNq5PvrEVvNgsgTV0+MUPZVdwo5DOJdpPfhJm6fGQVs980E35errDoukXuLXSA
wAG9mtDHYHYSzV9Fep/jnOTLb5w0Xx6WJxNeYizm5oPaeonPIw/UDAM8IMxubigb8iiBrfn0rH07
f/HNnsoGrbWRjk0RL+/73cgvzt9C6DsO1dDt/gi87LwgBk1oGW2ErilIkExcpagxisAOMGlX+JPF
S/jM7fUuaPr+oPSd3PsGYuW4XfILm8S0wupilO5hQBHrFc6v9bifnihOUMR20CJQ1CaVsFdCNDz8
e2S4s1shIju+gROTNDxRnZTsmChtPmC3ZZ4xi0CSRg5p6mtpuNL5N/lrpOCm3bnXDZj0uH+z8h7N
Ww97z8rKc8HfDGqyQEuw1eQ66gC6xR+Clk7KsmDa4zSHc6jAcY2xlkExfc7NoRlPDe/MIFCuk1Nf
A8JH5V0WLQaipkMs+dgJ5+IqoBco59BBqlBFjCfR9rHd7nWwe1HgXVCqDb62WKzKbYlugxtIlNp/
xH+nbTSHA9ai4P9lEyPWSXlhA7Gf9eK8iwjkzBPSc+PEoN8Ae2RfMETGnoNdbITeSv9pu3I30mqR
gP4GdMPi+81b89Sv/h6AmA0d7b+vMPSqWT2twq1qGOadXINVlL1XGJSu169/r2hPEVGJTOQefOWt
xT2qs8mE1b2DrnuvTHo2id4x6PF6KTXTSEBeV1Cd7khu5EmmaCgd8e6FRBE37JE+FxYVJj6Tm6Q7
M4wHe4FSYGqUyFllGbqRmTa8noOCRDNVPn7eacSmcdBuS2WmDrKy+WpaIYr8YXWkqcp6XZd84APu
dYUHjV9oGuBbLEyaVPl7I42GeH6HY/i0ChKLY9YArKyVGjV/OrhQXEqwsRH7Ra/hvEYg4Fz74qH3
6HUHSMQH+aJQxnEbW5xP4LNDchosCJeKGl2Agc+ZagfA0B7jevQn7P1kzjEC0080fJJMve5EDemf
5BjZKEejwDXT7l4yEPQwmE2Kh1aRqh3NqWDEDr9NJxwKT2Lg96+n3QymuTkWzXQP3tK4WAVm2zcy
/24Bfrs2NIrquRmtRCaEcUpaowBtCLb93mQWkppz4ZDAWEvRWzag/Zr7BQOVY0jte82U6jw2grx1
ia9tFJksF+NOtP89YYSNZEHbAkOsPgPiPa3FO8jCQLHIKcC6KB1J9tHn/HOwQ1/mhfopaoAsqLg/
Hv5Zx6aPITCBz9SNnE33LO0KevpmauMkgFCWI9TD/rOvUcT55ZoKUeOcSKDmlId8i5OBadYtyNRx
N9h7M6KQ6xMlumPvj0Zs/XkLpht/n20QF4tXWeE/jmn1P3V9Y3o/Hk7XyLE2yj7G1oJ1j2Q9aCSb
r+51fag9usjYLXbUatF8I+V+ZuZ1kmSFClSCywUEgX9WH27h3Tvx257crwDo08S+QnybHiGozweS
ioLh8JDFVzVL+VbOvGHDx7qv6cCt5ZSC8KUaxpudbWbTeyQBnpYQ7PE8/vSoNLXazmsMbNq6Xd/Y
Hbjn6HU/cm4BuLxw6X/B/0hZhVIspN8U50HDiMoiVBvj4XMHVYg+iGgU+V36j9mbC4Pm73zX/Drk
EPQDcLv25SfkqhXI/rRoD/5bXzJc/w3V1S2n/ii4xRZtuERJBY6webwoDw3Yan7yiDVB3jeTy6k1
F/R/8ZXTjcKk2TVhJLjRoEjW0DRAfaJ85MsMFP19Y7fFsAM/S+fF42HiTzbbE4eq6K2bDo5a2FA+
hrbrdm9BV+5KFoHDK+lDx1PUSzg36DamD+q2TRhbaXbl/lLam/oWPaInLbxGLbzIRjH1ZUnCUDA2
z2/qt/BEOMaZ0o0HtvH2iOIQdd1QT/eaWm8diSMw6YWZu+bfOHMMjt+Zqxmr9vlawu1cHtEVil2L
C0l+fM3CPDYiNZYsxyTWPL05VHjn/NhwemVg3y0mOaKoAkXH3GjdtaPojiAWSG8xBle6+u+3N07K
dgSZ1JvyMBlgVal2CICRAlH1aISEECaORXyiNLLnk5a2XQUcUEiY5XRFytuWZPfiwbzSuNdVsaJB
1I+G0By04tRihYZ2WOSRakJQznrbZxpwrTdZnetNGgEoMw4i563CP78x3Zm1AIOqCnY1xBxuQF19
SIs+Yrh24ZToAI+01B4xwEw1jpP95dkZSk7+6lXHRnorAvDodccbI55fmZM8ilvQeaho7bogpRVX
bZvIJY+xvQ53DHxPlIXAdvKehEcZNdhF8fln3D2Zt1wtjvPnmEeWgNEOPYciMUzUvJL6PCbLIkpw
b/uOGeNPgVhLhmUkhMEua9qmv8fOgSltiE1aWVkYzw/PPCRogFE8xiGPlk+un57n+Db0rDpuJizy
1g12k3Ydf6ROERmVLbZCx7F1XgFehkBLSAdctWk0VWZSoA/jHgaqbAE4XbaHL26U61hPDvKEuDA/
0Hd5xsLUWPwTCKnBpTOW1HMRkmNiZXz1Kq2CcmklBP/d5jPf9QjeYSi6xPIsDzPHpAszohdqpYst
DAkYhBeekXFQQPGr6FZg2JQid3Nv5aRy4TA7CY9OmuRnBI2QnR2bqLF8uM7dHy/WfAAbxj5PAdf3
3tfLB5Ag8XtcqM6IsdAzaIk37a+1kUdMv4vfZok+SEBMJxwU6vlTXthreB8JzvGBuU3NNODlGb7Z
LbosO88Oz0k/Pl3LQExzVM+NncCklmDm8iSatjVZ59iNre3QXdox4mG4VR59XKz+KbA6uBLRkrJe
Xbxobg0bPXheXbzej+YBmLA8SP7Sd0q+pEQPCcfLZtJWWgxDGuBzN/m0PiT6XBXKnkVrUS+tHdrB
NbXw4drG77zHeig0gZVsXURePYVBqmxtan72KBAa1R7y2FRz6w/Mehb6AWkGlVXC6QLleBj16Grr
I9D7/cBvzzoVa6IihYie1L35oFGoDHVxTvIqbqPBz14qazn2rgZNY0ZPw2kBJ2mh+nE8QNytMooW
iPHlxLgwb2/kW96wF5bQ8VLc4Kc/EWhhYfmHQfTzKC1Ojk7DznNR69jXxXUmxBAer9KX0N7oH7eX
xqfBHuM37Cpom2y0ryu0gWi0VZ/dmHy6h6e1rHO7f/k584f7puH+AT2gj9E9zSrsQn4eqSnX9ApD
uH0oKTYN+mJ0Bs90WsdG3NjnOkaGN8r9LXUPyyLK40vU0TjzASarJgUE7TonQR3r8oPqYE/iEWrz
iMEUmXIARNuvMOEl/1FaXx551144eQO50P57NLaTxKySXFlWFQ8Zb0A4xtnx5VIFOzgesC05HYCi
63wAy8Me7pP73Rirp1pBZveSuWqoGI4apuGM7AX/tNI/XoOY8p/5K3CYldwsadYcDp+ovYX/LR3C
hvdOfNGX/3NjUkZX4dwIJCr7+4VW/vW3TAM7HWVBpXdcr1FqSo3dXpD8EQAv+LLhGB2io/Krcye9
LopHFJbuIWjCoY+gEBCT8VWb8ctXBTXWfZC33w6BoU1kTyi3N7CnkEFpNS/0TBQ0Hm5+rLQJffHd
yh6tOX5qZYaFRSqvOl3ZAfnJjnNzscrvCTt5mbkh7DBynpRCP63UfDr7OKSatBA8fMyp1hiCmvj4
3qJNxQ+jq/VzRgYaQHiMhYEo4sVq1HBt3i2QF8vAQ8CcOaJwA0nwxCzggB6K1pPk6zwLppOUtveR
ervPdd6fUvfZmP3Cd2OLPiw4WjhS0gf/fh7G0cbG71bmvSzkvjt3Rj2JNhjVNEsK2i5BMYrkTkoc
tk4lCbqTKnR4Sr9/SJZo8zPn5eUTbqEsZPUfBXND3ye0OuR9FYJw0L+1nSZTisRISNhC5A1/mT8/
Ps9YGGd5E8FW7kFXJJu0OvzFSxKo+M/YNt3IuYkpNCTmw5B+TSTBzPEaQXGZZ8Yb9H48c6aEm91B
DEmrenV+8BnVfkyvHgJh6jRSl2GJwh1cjV4E+0QpbqBqSKFlrVLYIuJwrZ02CyiWdrppYOW2Zdoh
FETZ/kNE6vp9ZpGXgeANmTZEEj8wQRvt213InHbv8HHaMcHbPddFqFGrZ3URyFnoqU8axzvpm1gm
DovBdEZV8jlXHOlB4TlDp6DFQJdm7XiYojSjxBTDTuSzOmIxjkuBZULygbm9nDUyfswajpdh948R
qd4/ZobYtGNeo9NxZN4+GfC4Boik9AYJx1wM20++Qsrc7rhnYuljEbdEzDaC3Zd2rk1g8/0Xge7w
ALNfpoje7D9kIWFDwDcnRifD4f4DKO+Tm2hZbvxayVVtuR/npO1vf6vAX6WuS/1XRc6U6vlpu1X1
9yhmjOrKaJc6pHU+3GADjqtlbcG3xwqvPa7/NTMENF2o+qBHS0ntvXEckWGpVSVzuwZ9uJhqjQLb
aY4nmH2S2N+ucsCPSJpiqvbao/N7TpbcmIYwWIyRSQZTaGcAS11gUCOqZztWRlObwHmwOmZDkWZD
49t3oqInT1TLz0FOiCp9qghDQerOu7bhtGa96yJFA8xrc4+AWvz7P/zTKrHyKQn4dxb+vHpQ4wX4
wPS+ed875Ki2DYyBqRJKvSbzG9bQmtmlt6XGChcLuBZATRU+iT5uxK0SQWLZCbfEPFIgQNM6FwKw
FN85eR16BDcR3KQ/MW9L+DrGnTTxe4AkeAQwjLVgLc+K8D1EVYxeW9ktpnMJPqDhO7PTRxD4hfXG
njq95k1SDGCdDnqmFQ4t1oL87UN/hyBYMR/kkycmgDdUZRyA9PQsjoekqGUBgf9HUSqE8wPLv9oe
aRD2sGbYscVjSn7gBc09YpFT6ghrTrUWyE3CIVfBlcaxIi6pt/gH817IDRf7k+0o1CVH8MjtDzqp
VytI7WEKU/GorJi4Shx2Ub13f937k42cltHk3ZOsYAmEpBx5Nzmo40BZQk3ToshsBu30PPoL3T6L
ELIOSotLqncKoO+Gxa6d62Kr+WwfuJvQzK0yTe9Kms6zYXPQ2M74I/Rzm0vAwENP5NAskw0rVRWP
g7bZmzCMYrU0rE12ZVW/dlA77J2zvHZ+sU/ERIe/G7Lu3Cw2miylPvbQ2z9XsAqWb2iNGH4tyYnk
7au3PBllqJlKDdUticsa1UneATnayKz/CHk93xZYSuqxDQG9YAYJ5jZMYnUZjJ1bGSNoRN3it4aV
+ke8KMyZHTU5tN2u5Ptch7ly4kirHxywEFt7FU2G5lJskbjABZ79i/TA643HwEaN1n762W5u79SW
kfD3YdM0/j5xg+cvrmPMOiTL3a1tYDi8yxTFGAFLQV1VlcWJjfLFx5lBGgRslH+zELI7n4hfgjQb
U2VttWufY5CQ96UW6J4N1L7i3fM+QLERB3m0aFwaNz5Cz9drEdSlJwEGs90akajKXiFGZ62rawpq
QjNkvESh07JlcFz58ocktJux/gCQTjG0BpA/HkKQtMebHsZ0f/5APifBI4BCcrhy3O6g/cc/5IcB
CXcdC9DfoseDvrcuHM0MoSYqVqFsIeZunaZwTSTXHPEk2mb0bKs543k7Pe2cGOeKCxn7r0+Eo8Ht
X6mNsURFMPxvtmqidS6OPe53Sw4IyaUxYa98vorz/zS/S6FXB9QRmi0xcISkfP9SHhqizEaN0X16
WRSdQHr7IdtB2+1R3kDsPRRxmwc/tmWkAXs0djSQPJBavRiAclxd2rpIU2GskzVUsQCRrZKpnyo4
bpa3h9ADH4bbhCBeVIpVzPSK+Bx4/EZ8I4epwUUdJY298LRcJZNff/+UI8XthV1WUrlc04v0cnQf
1ris6++HrNeb6m+NapJKfqWZEAl5lpgwnG8XspRiRruUxp1cgxFiDNvzoiqQGtPaJvZHX6KHM8HN
SPwqJNZCTjFDpeLP4YvZDISnROdS223XqXC3VitdgaBZ5zbAJKsvHW9t10LLpVG3A+XhCBp95BbN
Xi59WpS+SNe0mJH8LGppmaRYrA7rX/Fu2JBTAsy9FJRTB5+MSE+gQukrgQ7McQbFkJmsG0g9RU9S
8Ou2CS+Eb8TTTmQlJ3s418UzFP49SEbkFaIuji7AlxVu1wBOemLBlgqAb/oVRXxZsfYG9Zznj+t3
ltXUP3CvOhQ8PVIg0h2hCPJd95pvMTAupWy5jJ7q8MVPH15vBb/ZlOAiKyEEcltKXDCsiBaS9rya
LmPgpXatqJZbvrAXciC9znkVJliK+t0VFHVv/qGzF/5nzetNJ+DwDqo8vJ799a4HwFkJ5v2kHzz0
mx3AAFMPBUK3pDHjZZs6RTuSbZhgkLB5L74q17nutC4c7V7qugP5dipmbW2UCtn2iZRofGu7HfQJ
nCh7p3RgVBw6EF6AlOJBZilrQVrNJVw6h48NMHaSSvmflGfqJLpdl5FTG7vGZVnxkBFipjo2iqyW
gORnXZE3W6qfFN3UgLkB+mqIvxE94fid9tL1brC33LLtPK1HCGqvZ4BxZF6bzS7I0W7GuUmcWBZO
eSdGoiAJINB2EUovottOa2hRPuoFEkByYPelp7UCqbZAfKQ9juPtXYvkAtzceCc26dbeV5bw7sMJ
JQ4yhIpxCQwAX6tcHws7inghYZFZFMiRRzfd54yLqZtKAAdtN1fcggIU5pV7bg1WSplcvbVjwnNH
hM/s84CCrrXb+oJX8KrgyMoje72IWWOTOqLgLZy1aaGfKsbp/SORsSgdPe8mGrYFSf4XJH6jpR1n
jCfTL5yxVhCcU8j9BLaZS+sr90LR8bZZRmKj4ByUelQfij2DyUYIWXjYyVINHPKrr/AAjrzOIEhG
nsuqCxYYJxFCpJGFBi6+Tdegyj7sdr2+hDEOhpSEo1RYXONxbA5CgmkOe0zNFdJAR8jxv+DJzD9r
dWL1L9j1yE1ha1c5bCXwT+BS/l3TgRDuZ5ym8dMjNXH6vn9KKWdeWwM+oz61ZcsTDqEzYUYHpY+Y
ktJz31RAnpiEYdikWzotEpueFG+ILbVwmYMOghm8Rf5iEqVX2vbkxRt6PpFKQ1ASCN3pCEyW/xXt
kbGaS+hrXUTr0af+eVS8f+L4y5uiWZ9JojmbZQ4STD5bq9E/slPgychFCEsoWQpVZD+2XVdMDnEW
DiYXUX3d7/0QaV1Fr79JAZmoVgguDDNZ4FHiOXehNNQdtxJf2Y44JOUJ0p1EGdpp8/2hsSHqXHwY
ytvy6EVbG68atB93UTa7QYTdcg/utcGbd2uWZ/Hzvu+da+tTRnboAKxQ4ZkI+GN6lQiZuefJqZ0u
tf1xq4dmOy3S7M81zbOD8QdpYEdEhflkFMmUd/sBMcg5aDEaYZhRe2B99NNLD/6IIA8tYLAUQGx7
AlT54/i/OiR5X/KCfiy2A8l0/XZw30LDIOjkRONeh+gx3CKVzsHmURauxNNYIwlFeGA6cluRAz+h
oktaG0qiqoURxwnYdKGpitZgcx1WlhzIbmtexHMIOZ/iq6ht8mR7LA8YFwd9y5BSDXS5CZw6amMM
rm8epqwc3WRkzIZeENTHJfuVOcZZFjOU51idu4ypFM0LUZz9PsRJ0zXbwl27VFvUHqScYjf96B4y
XpOPNaSQG5dGuvEpThKucfMg44rC/NSzRwRSRseWJgoSJkNNnvg31T3IHQfmr2/tWR4av2zAxUPx
tAAz7Y7X/dLMSc89kdYLzYnDlNmZIeas85nyYhri6+1XbjJwebvZaEcPVQAlcoOJYQWxaVd3+08N
3Vh+xyYH46NWXawaSrSmZm8mWXbVnR+P6Aw8Abt+tyciN7xGzmf993hds8My+/+/b9Sd9V1Qjs9i
B/CkNJ/+ooj6JB9zkPH1uxMzrQZ/bnXkLrn3PlqoNaMdANEWE2bSq5vg9SMAz/tIFkSLuZnmqCqv
cjfeEAzyUDt+vcj4VwREJzbWlvcfDxZHYLW1e9CTyYKj7OK5qVahcQbdcuTWD5bz1DPQYZg/bYL6
BOvwvO9rriBQLXjTkLr69eHvo/k3MS38SKjJtYyqsloAQQI3Y31/1BywdElikLMa10j9KOqN0WXL
2I7iu3wCKGhTajnMZUN/4W0/brfxjxp65BOe4nNpk7d8xg8flMh47F9O9Abfdsw5ztHgEIqsUJdR
aViQS+9g8SRnuTUEqU9pXaMQZv31OgqwI23903SJjCQUpfb+qchNACJUI8RM1CzEb6RjqYVA+E6J
MzU7z6Ru/stvk8fiL+DKO5hMAydanaIWGr/OgGK+WhtwB6dgB4Ff2Fmp2nAQMjKaAD/60DSOQ+xw
q8eXVYFPVrweAscMzc2bPzoVT1OlaJLCiNeYbtq4fYEJBxiKGev/UV7AEy47/GxiyJj4ftHlzqpE
6hRVisO8Crby58Ro+wDQdaQF9yU+yBROJVQI7O6TvQTctbYjIKJcVmyLg+7xO+JmWn1ck+CxoDP5
+IQ2YZ5jDMEL6hSszG3zfPwNP8jAPd/WEy75J6mKcTrNa3FEeW6OJLSkjgeyYWmbIbo7GSs2MxQI
DTFjWoqp1mNak6yDNuDArNaJIUnPqjCSOektSYRPf2u69FlLk1e+0mqvKCiZQn+/HUMduUJ19ahT
lZbquY1dAqyDSvJFYSFrumcta5BS3IBmzc2/CZJBKuNTK2/ugP19MHavD4kB1RT9M0IwOwurFL3X
x2x2eRaQhr4n2C/tm9qNixT8Y9mOSxNPsLUBG5idUtyeddDKmDVbZpSgw1yk8zLPfkz7EIel02vN
89KTfm/ZBqrl5B3vZlAlptFQhXM4xGWfHoFFVC4aKevCvRv+I7RS4k3+berR0UpS7B+O/QtF4qeJ
YuT3MiZrTvhoMwy9kHv1bT/6RPSiXuMuXxfy3TKbGWFdmEdoUrlwS7RAfnKVDgjuCZQ2pEwSCXvw
jODEkjUzi6iV10hF5ulMUabIOpjzVxlwvjrFqML/iJpW7hRem0smWJbKSZxYUfP9cuuAH/dMUO3A
4qg1kMm6G0o0W6UQWXeODOjLutmu+bFnPdZAkfXyJPALbhegwy/tuZpVtRY5TS68KCSYjvC/uyI4
KpkYUhast0qEjyUD+rO+YpgEpj+wNyKxlcQrvl1iTce2/JJ1+lY7DCp+c0hvexBkkPOwa+3CnBiA
p+JgzgmsoseK/mnQ4K7248eCnO+jFCH7VtbOOEDHTvU/mEMSV7gUF9CD2Ube/TzyaEl4tPNbBNBy
DPrYXaV4OsJPBWJmPYwSivlVXvFUDb7sBwL6lJGuhBO1wYjErLsYdQb51CMTFWySr5sgbvQkkovb
kIo+LlvZYsIdQdeWyPtU3oNM98bEwytqU0NSWp/MMUBmobv50kZL0r+R6FAtQbDVu3XzuyG7sGbg
PgS2cFaxpPmOBjH65zm1OQIEu6VDARoXg5wn5yBMjNkLNu6c9TKbV/YOsprlzfDHbYczPVVfhXxg
tdBOuJxg5QNihMfC7sycbm7pSi7lZJc5UsSHBuIfHmHYfD98wPKd1R3hbosHJovU29pDmB/trnW3
h6El1qFxRS6NQjV1ndc8eV1JUIrEITppSnY8b5FJ1sNQ3jak96HZqcLUCRPzIsRFnteqKtYJglmL
ZeI1jX4rtN07NXUbr4OfRKIJ9HtzOX0LJdfIHgCRnFF7PdcAXXvf2NYbrbBZFSNxpCKfulsYJeI4
ye+Plmvw9JBEaVqqvw1gUZ4Gk2lVnVtGduabB2DONoCPS4PgzQoX3WysJyxR4dT9Q9deXBf7UCaa
bplcOiVyuc/fkVvf9WM476lCHA4b72/J01aLG20AwvYf0Hu1paScni+L/++5yvmsoVLHZZ9RKQjO
LSsdI9H1naj32oLZ6cXKMYvsmMrU71YHmOxQAjh+Ng255ihmrw3q1rp2hJ/NWjq+DiR+YMIl4gSF
ZFzKvC069jnmjM5XHvrHwyD6BG4VEM0M+14J79XfOae059TuyVFd93MSKpVhZMjbsSSZeMToYk2Z
aEK0NwVj0Iz5GQgKXnVfvtGQ7T/ebEFJkml2Z9ovTK279zhmweIilEOalEkwha5yQh71CmXBX+DR
2V694H1oRtphGts3knwdDIh8dPUnenNuA/LUTRfiBaM1+3roBrTvEwYcHaprz226PUzwgje40H24
haou3rjb8psdmWQCPRJkk4Kl50RcscufiANv2Y9z99CFHeqv7y5T0BoNgsjE4rIM5wpgpWgBaM5u
B9nbSbPzS59q9hNxsrXrAqUIP1OfER1ThsFx9+4GovwacbbOJ5XLfA+r9/Bw+FVY6LOLYp5F5yfo
3QPgUJ2qIcGvLNOE/WV7qZyr/RYIEqX61mbJnu0MMaw8TXFQOtDteXaj6pGPO63lskYeJPkhKts/
A9+2XJLayRXS/ffKvS+a2CxstxiHnBVt8HLhQQvtF4yotX2kBiCqDBvBQABxyKXRZ0MQ96DVQp8O
TsClpIY6/VfFTZPpPyO0/mlLe1SYLStRHx/vpGLLpBvQKl/JzB4ESb1KSxiUfpd9zPZvx1r1P8Jr
AjZBlnQtUFY1QoYF/Zz71IwvGxW4eha8TvgH1z9wshjR+0vGqaumDe0NHI4JL2DdBc3yrSP+vjpQ
vc0b/DRHO+K8xdcxHeNnB+8drG/0sVERvDtrboGYyWNZpomHlwmNI+2X2qOercgIwGDo6xhgV68O
mGjb5I0GfzoMyLPZyw/yXJYchvpQc6qh7cZuoKHAfDYXriS1SFC3dZW0A3HwOLzG71afVkLnucLT
2X+Av1W8+9pNd3P8L/Aj8vAx8f5GnMlrarKRV/1bW0FhF6CxqWcCNNtvtEXjuQlqK4UGcF/J0dfR
Kfeu4bQ5trl93h4urYjPkV5H9wTXgzyVcjFiogu8H8SL52iy9a11D1LB7hCjOuZ8rpLLPRKaSbvf
HzsF60BiQjdeVQ8rxhiT6TqDZIcPq/6x0vt3hjPKXa4lamxHBmYNec9AkoIlBdwwmDE9QMpM8XI9
MtvTV9UpvTlyYQdDlkWLheSTGXlW/jMFUQuFhn37utZ2Lzq6QAeerGO6BHSMMvh/8xCc4r90lqBJ
neNkg7PykrGUe01taiBr56i+K9XotsTWrUBGGEJBsVEnyltGNBSZcz3d+AB6TjYjhVDiZUPfWmzr
zwy7OWdlCDV8y6ndrzbiU13KqCHnqV61NRVLScqikVMJg+IbEwgpn60PDgCQDzgzN+NBSRtBs//9
gACHeU/5Dyc4UtsjGu+EFqt1daHZPQJYWsKn1wSgGB1CRpnyeKrBnKzF0o0wT70gJIekfiuiZJUR
FuWfyKNK3O/Y+yvYNPQzO2ap5qtBvggil31oK1m/qaa31lxSUqe0We9R8RCZTQXV2R696a/qat14
3IkDPylziv2WQNXsjrsqDdFtXhapKAusVywlsDAfkC7atYXvTZA/7wBYxYQrphGeetf7q9Kaxgy8
eHYE5HVze4VdIa9w/T1R8C1XTcKS/BycLu7QXOAU3VFKVaFHcdhFeBIHHrh6dtGrJWXFwQBiBgIO
Vs1nJLW6syhPpZmUC/Z0wOsM9RycTHEROFh7NzuhOOVwEX7mCCLoSX/RqgyH0UhB4HJ8Z1e/WNVF
sUfx7vgEh0ArnRj5PLqMrXw/Q/leCeXrucg7mEP3UyX1ySTl8Qq77Y1lwdKfHcRgR7frP6uKaEgs
g9gP4oR7KlA79ybPSZHcGqty+NHBjiBpSd77uCadFDtX6RmJctqsJsdvuEXVj3izrd8xvMk/mfYW
ZseimyT5uCQbkgYd9KityLrkvCGXOfLZg98PzWzHNxnpHJ1svMhC/KVYQei2R+WavkueTpmp0tQV
4GspNKZKH2+5AD9y9xwILwW4stxNIYo11FlUtOEQJ/130XKlvw3DsmHb6fTTqO310UwfkNgkqzJm
7qgWNuxmhHyjEwVsjhfP4minwdIhROC3Bu/bs4DUPvBdorNSOdBMs2Lgha9hDR5LXplj3aUzd2qw
TZkWl8R1LWajAFOkewQS8H7KZukMMz/CWmit7RSr39vXKhCQcMQ6Ye1L69K5aORSeNoxFG7mOT60
yLc7+ED4evmIIrcVlwuAb4Ur1J85aTHcoz+LHn9fxntMrcThLnHu3P/VbzW9eUgrAh1me1RoixyQ
V7oVntbXuCUwmeoqxj1Ub7t8nh+y+eJx2LpFARk+mno11yNg94TSkxfCqWD1wokU5iNt5TLVrUYD
/u8TbF92s+61i95fIt62Lj8YVrC9CpbgVzv4TJZ5QIyAQvvSIMRLBp/c2Ao9bJ+jjTwwHKGYWTsH
IZTt0RzHEatv/F43HaAdDpNSVJhXgR3pyuJjjloBZ/VzxsByIm8dBK7ibqt5unAHIBZ2kfLG0Twt
dq/MLU5XigKbNiXRboL6jHPhDqHvmSOQGxEnE/y6kQh/pQyf0zAGOCfZ+XtR5crGHrnUDXlW+iaq
M6I3wIcQIiIe71WFdv9imabJkjiWPUXInmK1iQjj1nym01yGVbp7Uc+s+LHmHv9EGoooMnhq06LA
koFjstR/JWuXVsn0FgQhUVQTVgRLHiNdqSNTZHTp2oUblkY1pZPBAtSNEVofK98SLROLOQusAiQQ
sajabqYzFzlgSayWkYlDJ50t+x5ezpFvjYmtussiS+yKDfSIfykcZp1W0ZgO+CiZ9HKVA/D3zbcd
qjF6VsIwHtTCjxVDzIrejd1axfZGW12enhruCWUnAksnIK/sCzm8pjv2GoQUVn4sewp/WGAdr8le
SDb46RaYWJ3VhrWYJyA5yOUju2sRY+jSSoxSeqePWS/HXYwZy/d+WFkoEvygkxC3JRUJ5gWYx4oP
9BuTMAYP76L0B15DRLJDmKPiOxdI8OfCRc8f0mwRURXkFNCFIegt1hB1I/Q8A/pMKVnHvSCprun8
t26g/lOla1nus/PIdSxfwmOFakCUFsVrhpCbkf9D9CCjeChPPd4AIFU2cVFU+ECjwx5Etpr6/58d
RUZGBJcipaxlrMxOybcuJb4/ndQWZBdMJFMQTNTrAaFOmgQsAlaaaJkxrMfaE5Uogu7z0WM/kO+d
khqHYdwW+Xegre1dKUyR6c0vdPxJLmkwKIOkhLHdStRqPv1Wnc8W7pRp0BPNolwayJQNsFFjrMsh
JKOA2kgLpKzxDlmUTHXups2l7CE8WyGB9WyCbExXJiAuGUSbLYQCDJOTtx6HneFPgIZt+IeTU2in
kK9m679TxMzKJT1CxAhE911yjprxzWCkqyRWhjq8b5XHSYa4bciCmpzdkQuugITnX6ThxgRTR2VV
QQz2XTBKS+3Rig9BIokI28pd8F+kcf7efT3YB/7BNxdCLb66vH9RHl1rQuP6h87d3cCIioV+tWw3
5w1nIVbhEiTJXTC88NDBtJrySUB3D+Kd+uMVLcT+yOpSS0MP5+eiQ7DSRT0hx/coosNytR4pxkhk
5uuDsd4gTFpBZ2t3fGSTVERra8Onidw+XYJlMfk1aP7jHrLNjqC8FH8y1aZPhCF1BiaTUgrbgTaN
oPIn7P7gkyV7E+NsR4hMFJy+EAlDdPBiaTga3NguEszi8aostOyKJOVl5qC0g9LWVhsq8IytKYv/
ZTz/O9epw5a4DgaL5dOkH6/OS5ND9kMi/uJaT5sOCNWY5JacIv5QTwG84EZ/Jz2+r71eJCNWIy4X
gokHy2mS/8Gq5eng5lxQnIfIOW/1kOuWRgFcFnYfiwLdGP7Cdp3SCgGuDjpnt7GvaMVdasuRDHGk
CVebwKeC91XXvfnPMJjOxlHub53rKK6aTb6Yz4ZTV6HXHcIrpoaVHv04qfPnEHN2JXwiS+zRUptQ
eRwsDjRja0hGTsmBKkCtyUvozDa/0ptOYSr5xymMpzjPl2p8o4fDSLH7+bYai0OewVh0dxLQj0i4
URPwUx6r0ShA69r9ZvRbAuXKU6vHchOW+PX3DB28/EMTAfpV8IcTCr1P9yl8PgCSvlcNpXRdZaYe
vz5Q8vkkGZGGTBgwiQz8JQvGlu6A2PcgIe+6A+R80+gKz8AF34S6jDupicedirBKN3ZfoB8PegEl
Dqs6KN7VpC7vY1IxRIVU4bz6cj5jL0LB0qX/VxUJE8jDyBgi/4grGIodmOlCMvu+txL2DWTAQBJ9
y482p+zLszRuBHV26tUVn6nJcrT9IzbWx7NYnRKrFxRJxB3RQusEzlBh4KYe2ODX5y8Nq7kM7svB
AxLz0WKrCX/Zy3rtVGzWUs57UKxAtxeLECz0UGogZK+n0hkxlNGXzTG2tw2LZzIsG8U1XfPOY+dM
+NMsrEuyVY56ibuG1Al0jhR55u/RCTy+tX5K03poEQbsnPWfWcCE2xAbQgyKA0jhiBjR6dIMFPZ8
6f5Drz9XUGhA7oP6V0wgBvmU/1pb0ZJ+xPk58KhTed/D8vkXRexMayVS9g5XiZlj5g0Nzpp5+XVn
MptaAtUc7Ot3aRkxxDNeKB/7hfFr4oWcMBoJuKhRgAUKALTjYFWX9eRUJ5pB/jwMVYL4PErHxsxY
FggQKMApEE14g+Nzmj03Qu3YWfhV+PTge+rFNj6ybyBFgSJ9HNMCwi8dKHQB5V/jjgPYT3d4Ln5n
1DcV/iNFbY9VlK7hlEDWw5/K39yoH+AmVpX07VROSvWFALK1vel4kYiiOwMWnCX8WsUmcLdD6r+X
lqeKyACT/8JREflkSXAIKMuIwkD3SJcFmPypMoox5A58J1knbxxxXNAK6O17TkDTV623nFc3EeaU
IJC+QueSRYwhmff0L3PEbSBwKCcEYZQB3mZXt3v3aTwcEqlFcs29A4X0amTz7Poy+s5UzJPUht0r
DeBPaMR3/ZwPRd/YoGKO22v/fAdMlbQRr2Esx/Rj0Uw9u1skqupqYNruiR88qSZGgg2JIopjRMZ3
SuFIs/mw2Vf71ldoI9nc2G63vw847tzliPMRKnGl8JC6JGFvl9CaYAn+Bkh+8fq3QgYAH7ObjbUQ
zNEfbzjRAGjisV/qSeHpb1PSC+dVKVigZfmtB2k0/Fb0Av84THqRRHQdUO+CaIdcure86qqgzMvj
ZBeLYkcG7sTHaeWJZwWSwfAzi7vmST7BQGeRP33sGUvKQ1yFFsAPKU78ptlwcZI6AEdOuwbJ2Xxw
IBtesxeO8pQBk0sp4lBTHlUSEMZC37ZhW+3FXDbVg4ZDpsLiGxtI0bQZ5gxtLY8wuWDVwweqo6Z7
wA6PA9Xrb6wv9HB+9oLlPafeu0sjxvoUbbup9JKu2LRBNwdIgjwWdk14shvsV1EmcJO//fXsr0+w
z6LkgDrHfl9YM5I5+4fwh4Q7p+zvkcEwPVzCEnx5vSuhBMJEKnsg0qdNGwUEc1C3wUhCpXiHvQPd
/peQo7bIX58ngdXaTdyx8towjlYG0viWXzXuWQjbF+7jGyzT4edlVlRHJTOZoNyqBPUH3uf0hBWY
0v8fGYWr9hAzu9d4qEvZ/GBwgwfPT6NVCPttmY2LxpbgTiAnpdadHlBqqCTDSPduJGYa/Uv9kSTD
v1I5CpfUVJpZMl0bm5yaWYpPV1W9WQf/uoWukJAx35H351ssurxpPoyLwxUk73q6jEIMzroHurpv
g38/G8aDNn4AWnp+WzSickyWvpSm6iPWlUCU0bj/f1Fn2PHDIVf9PzRGy4UVyi32QU8ahP84Kehk
PwVYQMimR/ow9D2NgxzTqDkSS6rusEpO4V3BZmajO2NfTk3AiKmd3jWt7xUBY/xExJFeWZ7SFcfM
v6K6IhhQtZ3lBD9c7U29Q4GKE/iW2nif+vPQctG9ZPxD9OfQBZfudDwCQX187pFHvgcI+JA2sbzR
c+64ilaVn+xvb+Xx3+pqCaGQroe3HoP3EwHPaKKi97TLjQKTaj/Ax9RFEt94O8xSfoufHhUBTRwR
O6IC2SV+yOdbokxsYDOOWrzlrHzEGKFAAwyRWdpoMlCjcXj2kdTN/mIfT47YX5bbRHDTfQXatWS1
UXy0xmpiPFkdgpjgmKqE95AEh4qBpUj/2uRe+Qv8gSpmOO9DUn0nOR8vXRxTLhfJt9Kt5v91o0vf
O7R5Abl/hOJYa+X2mbgOkDrCzcqHMqdOd/FFCDhMMzT4zNedwTHhLS8FseXPDaFu9eGJMiqAfDwy
/dCAg8XjJS9TD7kKBMXzl+/wMgTXnh5Brh0DqfepgVJt8JRh03XhPV/bD/hN9aow/pCwfXpo9xex
Rh07GewVEldpvFFBuetTosSllDwi06EtL8tvQdiEmAfpDhI7k5XYZINicl5jirjwRjbAt/gu/DJV
ybbBN+GhP9+eMTwefSgC4/q098SeSWjeXK6NQuOY5Tcdw2Ky3zEdxzAB/jTbqDiW1+7mIWdOlQG5
+mwOU7bVjSfQL8/JZbe4PmuIHnVbqERKp0Es8DrHXx4eJZgkglwqsTUyccWg5g/CGsUeJY5lDocB
G26tGYF24R+UFAQMXV7/rRe/RUVlBktFNv9G9uyYxwGHxLy3gEwHh3jYsWrsm+EL82tEYkEjG/pP
pCzEksttGYN9fh5dUGz7LaAaTgntbPvOF8IMik9yCgWfesGGG7OPyDbmTRQvRr5ukO6zKhQsd/nq
6xo5DCoziCKHwHwQ2EzHhFTe3hRfZtrLnloF+Fx435LBGe/QkWKLzoGM6pL2YvHlHqBsQTN1RLdf
Qu/1LrEa+aiJsmmf9atnUvkduqdbbFwuMEHz82J1qhYi996nFpurQz9P3VB96v5CWkSf4oA3nfM2
TXZSwJp7hDBMPg5eotDClIH+xxU7yc2tGI9Qx5PoWkfWHX0K83dN9pClEHuh0Oj6kDXkSxvKpL1H
nV/oTS/1hcrhSnZFY6IqgEfOvY30jIDSpdxDtPBkeWB+1s0i5oGh2rBzp4XLu7BjJa7BUPjQUasa
qzVIpjFDLri9LdqhToa/YELxkly1gfupXSffdwyKTZ6f5/SwnEsJgmeS/WBR+2XrJQmLz6fA1iIR
pOud+1bsoFsQtw0YPpCOm8wK4h15JDBmVqi/c0AJ6nIrhRI0/uxYYs5WAoJhtUcv/tBXHPmvKFv5
mVnSwHtV1fGap+6dWivU1EXjQUCuZ1AGI2YSEEmAhILFc4okL1zM3/YvsXxVC0jku9S90pG3Rg7p
LorKI4BU8L3SWyJ1rCBWgSa3NTvPuyxkmwKtRgio+lPumPWePZnnwgpiM+9kRD1jMQa7rxE/7cMI
S1S+ioWd3bWknzbF5uLJBnBh1z5WPRUCUYmNfHTTRm0Gfb1CVOg4h5FaFmWmTgUNmZnz0TotfvZj
x0al2X/nr7OYdflaaKwAABshRgTMXBPgnyuhH8Hh0F1fijMw8c4C/0bgDRzhPhqERLcjsNOTOJO3
sGDbjALpib3SwuWhhicD2t+3frW/YHPEDF10uJDPyWHZqUZe76ErdRP2JzVZpTWbS4Q3KYHJxGxR
VCWx942Pe5/MzTjflWo+HrfmsCCzWtdBz7zd3b7EhDhixtbiWMh1CHskljN54veCv/Epm+Q5UT09
rXjpmRdeWNyh+w2rfCz4nrQBjR2P5yql0+5/qI3dWCDAYP0YbVUFvu4T1O1Ysi/W9/Qv0LL+LcZB
e40bCBF0nhFEb/353LwfQpmzSpGXIVWZmsJGR05JVRt2Zxa0J2OqQFmsJF5gb2sHdvgd68oc45FZ
WGD6RaHMEZyIOLbDa8fERShQHfrPHRtww166Jmiaj/gBqgqNuvuuXsRpUMqAABQe8P3uaFwjcZyL
LlvAmBrdiJj8EtCSR4ZDN8DOdAV+8jyMyksaT+SQJ8ry6uBRE6ZSIyJjCht3bXb8nbLVJDOwxmrG
EwZzKXn2wNrBJ56lQRhuyqjZB6FWRcQ2jDifwnDPdHt0mWRmDXeR4mETYbQvJeGs4s9kmUNYar62
57cVipP0lE3IGecuo37zvhCku8CT7dHyU4MEjBsACAP72L/VZrvT3u8X1yRe89XIeE1PyhThkYKv
ii7eWqrFJeWgl71bXOS/XnEDWfTjG2HOQ+apEzrWsktm2aOc0xLB8IH0S4BSoLpQC9ivQjbZTF4H
8Wq2WwKjarvu/QMKLIHOx4KMCn34/QoRKOpF/LH5mHIRyzqH1yHdZTfbS9LF3VrrtjwHd7TIDlnr
Jela03zfpuUf3tTs4DTCEtTCDOqEaJKR7S0Rni6Bf9CV3gCM6a+PHdoB1ttw27zOENZjRU8knyB+
q7yjkEmmQytcmeD8s3sEz7M7JAwsnCyqT6Jh7Jz2yEHIZuro0ipo/DtHmNLWqHAxewCMgXOy9ifH
8Sft9ZlmTj/r80Su2orbcl1ov3DnFmnvHRBvSVD6BdOU+iTY8vBLu69CVVQYmkth92qGeebnL7JA
xJd5/yzOij3y+4cd4IQSh0q1oBTlYr7/Dpt3s9Uxq88yfPObZ3r6zrLODgtFHKeJLTOiiHL14Phn
CuOeEZOOFQ+bRuMzmOL2jxgxecTz+UKaDtj+2d2skSFjsx5cCAxkrw06xCis7uqCGgIEdP4cmO7p
wxXnK9n2leuyYlEi/nPOf+qxOZtpsGZkIRoAT8i/ySw+NS54ljAmE0DfiIXUthqueuGHqKUfz0yG
n46Ab+cWb83K4IwXSdBTnVoL1dreJSn7WUx6ADHVw1YmkRtkewzEuTUwoM1Cbp5+yYnTRerJA+uP
6YnpiYtVL2lctlxzUqfaGhbxgaqXMEVt1Hhnf2M7kPhR6Ig59QdfZBKVetI8qLb+xqcuHWypoVPA
g3DIPJISwV6Q1UMwzofy22HC+IIt1BEw+bk+Wrj2gj01G2mHMYa6GclrWoVB+6ADIq/4TlEfENGa
M2/KF73LG5SFgC/fHSrNT1JPGcaabEnFbBGuwfAVPo3p2JEp8I3jlSiyum88mXhbKwgEDYMl8KdG
zYc4w+iBfINNy5/4jaeiuRtnMrl80MwvEDMJjja3sBkj8BnhY/DDknYOu2DGRzdV2bpXaI31PEN5
sKPRPlqIJC1cTCp0tBSAq2qcVkDsKeTn6tRUubOPSqmQrGR6HfOBnSfeIX0+DtoEhsnkG1Q5Mu14
FpzrDWAKMyeX85IrV00cM+I6VIZymVreKZZ8/STmdIfoNp3tynVR00B326HL5cTKQquFrcrf9qzx
Ojiyt4YGrQySD712fQGOTrKu6zJ/vWMi5vQblvT31cL2wajV2qxcWU1l5ILeOmJJU4hPVgP+eih3
msrfpKAiWBgqVto/lusBUWfPC4hHcZtChqmE0c1Dk9UiCt7lziE5D/zIyu25OrurRlBtLC2qyHM4
7Ppn1M2p67pb1FZ/LCSbdLEUR1++vo6cFI7GLVg1rq2uPwmz4rWrajivPjSq89FrWmZINfDYfk1z
cF8v3Cz7TZJN2gicWPipST3wo00QFgjmuKMVqxITrdVMjAncjX6X3j2kt1QU2uh9hjWy9SGFp3F5
j+bYblRlqxfanh62e8CZacA1Ni+dSompMjFYDTySHLlohcAT92iXCZEn1quEM3w01Hrj9pK659/W
4QcP57V/H6Pim7PvZumbNX1hkyhpe7OApy6HEUFQQLYjjJkfR319DSTmBGu+xyDQd4tIoTAG8xnF
PXzx1eLxW92n0ISXApBA3O6r91t2Jea5sBmkjLQ24LbsFuq9YFudau0tEs5JOlbgtu60EsoCn5QO
LfubjKjRS6TNK/jR6VLdlpEfJ8vsDYyne5COZ4EiDVwCbGN84W1OrTc/BjrtA3OQvqdfcehwW/7m
GzocjPua2MyTIbqLT0Cjw8K8uDl7K8ExyCdF9KVP8DfQLWBl9SvvYTPmajYWXuah76vgFokmU01p
+tK4Lz+NeCP/b0Qsgq31jneWo6tH7uHXcbk1N5lxLgZeo6Fyu8blnEvCEm8zV30dtbFDXJChy6HM
/CHfD39w8H5aXtdKkjv3nhpDBJfXPiqBTblaH4yGxuBTbnZ5WhE0wAZz+Z6VTYxluNf3VzwM4esx
cyL/4QAIO7mK/WdWXtU12TtTA47djdQC4tnPNJMurFozcfkjEKrcve8VLXxYfJ7A0pXun4eAUaPP
UFRN/HCJLjfs4GvvZJDDJ5ImCzQ/Ft2XV8DOPfqeDr/0Wk330ntXCrmO54ok0kLkS8TpDUnUVD1l
zM+tC1kx6rAiqzMSqH3YMd6sjW1xwTZzTc1QANXiq563FhuztEuyyUcQorGuh0aRXcyyQmy4ZA7y
NihJQMFHuYYYWs/EBZcYegyoypdhd+Wd2ITrWxg9RxkHKcbgc8Ix8qUTJcwkCSwvMnHk91rAbAI+
taAqvh6whiuJZeYyYlNUrksUKmuidVyCM/vwe03g0lmTk5bMHrySU+tKoLJ3dw96ioomMi4VbovR
aRsTAf5l3nyiL4TN4Iv+Xc2RxrUyTWQlPYpBZOu4EENlCH3WZnsSJZtFLEtBj7hO/tk6JcRN2w53
gVp6wni35fEXBCacNqAHtWoK/K4V192Li7xc1U0QbBgxC3fcQZ5vl2ZbzmrlsRLELiqoYcNU6Xdn
bEQonddo1ymg7jBmu9MAYvtVlYjeEmz8ZkzBJbzPLUWX8WbOynj4KZOFLlEVAxYoyyACoW9KyVFq
Oy1pSdoVMEnz630E72CfL8fW+PM4+In8IVO4f/AvlWsJo+lkMFh1LCTAAR6j+AcvkK4q3ukaNwHE
Kn9MFTYufvOurV57ZS8PftboD2nyjzjEJBquVzXiCQfs5mgXMU2X2kBV8hKBD9i7WANy2hdp9zf9
rX7Afs720IMXGw9s8Q+BTRwGZIw4yDWRLq13E3AmaO4vxbgdHZJ92W3ha/Ta6VGEnMVkIEyvjxNF
xtXHtviba6OIyERo6GFwe5DiYbCwMNQ+7nTjmkdtRHjXEFzkx+5+75HIrFkyBDtyluF5r6eYEBe9
vTXV0m9UNzXokyrZ3zDC85WhZAe554mzF355a67kNbGXAA8oSf5DaMPAHAwbTWnTfMvCwXTbFRvP
GLYKKwa356tnTtPyYLatu4jyD7JU3rN3mTwDq39avQabs2dp4wVFkgESUl2faWymU0sOXp6NC7np
36eZTFmEgAZt+Nat2ZX+FAsc0TGqBsMnAdps04d+9bG5GYRMz8L/gzzC2J2eJjc2TTi+W/HqpOlK
XtMPz0YQSc1BMVqb9gxu05y6keyO95A+lQONblF5gLiazMyYM3nuNTNOSxqa+Amco3u3Pu7y5YcS
UDvzmTnDbx+o16DwpGR4QucjvfK8nFzYok+00nF9xnQMzLsv8JChiKdPLq08oQPViDAltIvOsLHz
LMdmViwV7OfA1pswZ+1pAbQu0b6EG7U5ofIyTnUSLT13pK84tON8Lq21tcOVfnXWkQJMTtKAc5Q0
4mz6E+j8l+k/7Lby5oKQSzhEpZ3Gh6IynLHX1OREkA6SlLwgjdoQXOxF+U3UZ+VKej0EN2BB5tox
qpIbk552pUxbq0TgajSpcTaQr3OvmFMdcsYmhSD97mtrFXqyURQ57AhVPVn8FbiQNM5Tk5PiCKoL
jMbIkWr1NEBoz+BXJoyQs0/NeJQcsgP6nMDWH1DuTeghYPwqtwYgQ6BG3jBW/x2ITY8HfPwyK3Y8
4Ip8Y1uT8KDt/riQGBiHkLfk8W93rum9gRyrb7aBa77GYqg866MetWWY29AjsDR9IgjKskHGohaE
cXgTg49pByM1BsoWm/NEj9aS39FhVjyM/fkSwh0SvWfOxCk3S14ulBHsH5h72HNsumafhOmHUOjH
yytGS86/JgCFEINJRBqh+YCbJvIagir0c6dsFg0Q8J26slqGoJXdM4VbF1iPlIHJwH3cF8japyaj
cgDqdhw2xwLG9yCyh1ITv44EqOfRkhEJ7sMoCuz9hZETFeEKFypEyPHT1b7WKFjzyPDAdffpECws
kGGGKnZMW6RBhrEoE/R6+NKNXg18bdgsoUEsrjuwwDAs+ayZuajnIxwFSgSTrW8GpXFCYPltekqQ
RoVp82ITmEvceVx3cuoSvDz6+w6nfvHh3F/LO2yUjHW4JhtN7VkPyrN5PCAOsDZWaHICgUP+QEyW
+/qNzGsO9N8IjUDhzEez1s1xemJsesIYhMp5R3T1/F9pXGpgqrxFWsGTVNKY1CziZMXheJ1kfAhC
Gp51fAP1sVmR2IlLwn99ga7Xz1WursJ6i16eobnBf7tUVkWPSAA9UKziBh7/eHakvBK24YgHpktn
0YJPCG7XLNB4HC/eVgWHucqnS+5HvJPVbMoMACdiS0k2LwtmlqoEN+81jsn6l5EmsadRvSS/KnTT
Ph+ia6TmSnLyggkMB/CXYscnok2H5ClZwE0NrYxx5CeGOHIhnWGXRofcqXx+3Qb/JUigb1xNhg2e
dHijIyyJiS0VTMlfpPNb6BTQpvx0VFFMX547NKNdH7IKl+wXMDWtPQBXH+9qApm4DPio/+r+V6V4
G2wN9smmZHn5WzR0pr8GGhXPulATMpSebrNs7qc92axWOLnJqBMkD5Lu2UP/NUZWC7y0ZE+cYxao
eE6sQIjXUJ6bWl/a6heZIxsJon1+fWlpjKTSVkU6luUUM5dci4gfJqSo+jlx8NzinQLPFGWq6c1i
KLUPYpXfBp3ns+NI6IqwrPnrRySTz3OOmYZN4O1cfigBROSASZA3/+4vR56l9XCdPFo0TPp2Muii
VqXmXENTXPDf41paQE6n/D7d/TdpSHZ4Od+90Hb/aRuo+MeoZvGFpWdec8SbODQMWKLvvalHxbjf
4N5TormEniWP47oUGR6OKBccSXlv3x/2VukL3YSBnxoOIvbdnA9VPs9u9QyrDjJgNdSdJ4BhRRDs
6lT81hu9jsfWQ2zuql0dW4HIVkO8ea++kT4z0YmKarj6ZKGGnV8NX4v04PvZZF6C/E1l+vyqueNQ
NAQQ1611dvKIgQsWH/vCkBMdO+mq8RvuuY/11W2XX2H33QF7bmc6gq9WPQ/uiC7Zol8m5nh8DWuY
LbZgn836qMzVAvLORKl0ccK4fFDLArlDFUey51pLc8YjOeHINKVhP7dKx1U2wGGJnYSa2P2gC2eH
U500bctY2827O4QsX6+dkq/Zd7hMZJRlq2C7gmaRtHdxrmz9pB4rBNFUVQIUhjGh0TjIuQO1RRoP
XiN5W3nOJ6D/j7/GWytwrg3KIdZiwYvsljP5dKxMqs6Xzqgv3+Um4fyO+VKCNPw7d8TEPuud05+F
hq4q/JkBnqlPFz31dJTVufd5Z76WXqehttz7XJERVnJ5n7st8fbvG8UKpKtjzSt57/E69P4VWvvl
JTdNEWn2OR2Na2hNxZ8uZOnm0KobQCVFp6EWZXDeLBBGpH5g3GjbriXP/d5NIBa3nYQzcGZ6e4nh
xl4VcabGPXEeRooECvADeUZQb/tW5Sq89CXw0CyfCTF8iCwtj4fBmL5d7PuaEkeOjax/U+8UjHjM
Qng+PO/HjG6k/zUX7l0pTVqF4wLcN7wLDS1kn1tBszI8UlOL08FpNDS2j4y6lwv8w7qsUSey9Psr
WuQfleLmv9n8EVKQSv+UFjCWg+SjPyBUwkWu0t5HbWsgIpfNHtcihMn/XBdGVTgmswHeghKiuiUj
0K2efKWr7rO+0UqM5xvpBTsnNNp0Jixq610lFsejvZ6DqCtvqXAKY1YBvEWKU0ozmXVduiJ2VEE4
q/JEg2/wzK/+BZzFqcMvD3OHUodvO9ctrSMk0XAO4KemEbgYREL4wmRPzTP5Pu3UWKoTITCnIHv7
HEkEgEnftx7f2/RyccVWnsNpVRhJd+IR7KVkJ1x744OMDgYBbGwHc+IeSsmt6xI2kNz9/F/gowT3
X0THgDREPTKIScH7F/2HqivHkFUCEFMNoBRaL1qtd0kyoyjSLPT9WBQXKD6JqWvgfIIhvJ/kVpeo
g+hjPP7DSDuVSuqkgmDmrUHYyzVqLJfpO4fc/Mif/Oj87BMwDQrCzJRcNsg6EFUP6lNWlCVH5Cb+
RGgbNFsq7jQiMVd8k3gtrcRb6j/ON9+vQMtjDvGUqnS6pFqIHUVYL4u6u8tWKOVgEh/rkq05z/wO
9BOfXWxTIttTnSPA7ORTzK3jFtLcdTT2k+5aEUuxNdnFuVytBNfmypsnn6JEww1weWKhAqjXGXr8
EZov6BODt7JR/fltCuZ86rliEa6+yWS9SpIzlwPCyhDzbuf5kw69NZ62nbosTsL4P2Wn4JkmUuCX
ghIehQNyU37XpAwOuGne6phkfUs86W520Q8mUVDIpy29t9tqIq8MEK1cf0CVMaFa7q4q4kwrtE/T
m9T2I1tPupr5zPVRA5PMmgwAYZW2tHYzFP9Tzdomw20Cll83RcDtouHM24RuGVF5/5Gd81QqqxOL
BuWpTCrPGPP/5ngS/mT4gPxeOnJnwMLAAGLXQZiQebTr9XB19JuTawyvSKf47r7ouwQpMwAZCS9G
gKRcJgaS+KqlanPdGKfApd1yzrrsGcQE38ykldp6K2lzzw1FeMgyVo1rjun8NZJ0pqxp+AggCG52
idfj3+vsBdJHaBx6EzMb/NM8GYjSEaJqoLa+5XEXS/GrBKIjSGwmVIR1bNsykunAIM541on/QCDE
nlvzeJTMbA+wOjMAuA8YSO6IjjT5wPUXJGE2eDsYpKUr+9H02+TKQiEVj7l70zzrpQo9vtkxXPRe
VMkPuFgL6j1l74Dh9AhIkv0eKmwdjwD0AXbmNLU9ZAG93sF8JkNXJhbB7MbhX3mktq9ub1krGKfQ
xP7vMporCz0mSlLMfazWtSYw+r8OCMAALhUNq8a3w+87TCgWbNEpQUI+K02oX7vHoO+zLD6L1j3Q
Szg3F2M169/gXumKo7iaDQZt3EJTS1QlSZHYIJp9vxcvjiwTGsAZdoYj2jSXFZqxAUluydJdwcgD
o3lWCwKTGVEok7EmCYREEHJtm5SkQxlTbN639+SvP55gixUorpeWWe0fmFOenxZLiG89SZMxU84o
EWAE7QsWs6vVAKj8+S+F9oofuMn3WRAcZWa8gIffkaf8o9OhTya295Ai8m5/Tg0yGxu9Z2YpVybI
nDt7qsKOYw9rkvc5D+MxayldFUqR4mbOdVr7Ll+pDwZ2o8MGz/01h5vGrcswzV0gj4H7qUtyAUY2
xInRqOhF+6i5JOVPlYKDeYS9xPSf2/qW/zh51i6VD8Hc9xri1iGhZ7Hh0l+c7ly34YjSZyfdhuMx
ciCHKysyya/Ge0dBsdtSKB2qiTYrUklw20XyOYIWCu7F6J8PQTJUOLEpd09qxD888B8a97i4yx6m
fiNfvSILOuWrmF2azMLtlQKNHE0M06N6P9fdVI+LsLNvNvclot1hNwJMD8YGfIIftzdSEPvj3agt
tp8mFh6Li5nKPecKcCYxm38AA+B3A59sqhsBEIW1z5LEvqnzaV9Sjkn4NEBrdS5+IP2Gbks3vbfM
16vfYLZOWaHlSgfG3CNiMXowLoO38w5enWGb7muciFLB5t+lrln1ssxloLcuQfKFu/8QkMg6ot9r
x4bKqp5QlwWJJ+rZfcG/9rPM9MHVdtysva2SmgCaTjQNO1iTGhSnin4hxGCtqobWaSz+vbnH5RkL
FAhU0maaugxr6TgJNBHe7nXGCWGkZ/id3ovMp1ndJ6i3qzSwZHMm8EA9K7jA11H/DZ5fnGUCwODx
n8Z4yesR6vZSKc6/tuAo12wFZwbreZnpbbaOZ4Zv4Oh9/ScpCuQg9Mf29vojRKMZeeng9smFSUdp
t1Uc6k3CSM7FFCe1zpyuphcKdAFxIxnqSE4GBURHPNCGgy7G//4AtqXiDpj/XJNQ88PMvCh3vvla
l+2EE7jxK/4ghO/6WiYGqc0EDUYI/0t1Ba9bA9oi/BLGdwx+ff3u4bLJLO6T/A5HuMs1cPaG7k6n
gB/1J2/+tiUo4eTPTjADyNf7Lu5fA7JDznB0Xd3d8kF58EXeMX05S7MBEZTcScdY6nx6mmHUgMmV
ATEhQoh4AMj5JzU0X9rlmtzaSZtOCstOCmrKSAoR9Gw5oLyS4sT4iEC/TFtrZabk6NT5PJ8tYMb3
o058z72fFKbDix7qTe8GaObItxp8K4n3kPkV7IS+LRY0bf6ktgv/T310X8Lrbxw3X497vjlzyyVA
wgzXoTtoH7ZKKf3+kO4R4L3V6KWFP7RoZ5qNVB6MWcswVQ93PzTN2V2yJiZeGG2z6GaYLX0iMPA8
rqiZ9ucsG0WjeXqFJqyBE3G8s8KhAg5tqzo0Jj4sesva7468XcstS6Px0PYAxFrUAJ5Yo0bIPan3
i8ebpt7p1g2Aw8/UwgAXb+/YjqQ5Nh64rpli7l3B4/un3AHHJP5IexRbJomWxcDomMrlV1afO5zB
VXV/IZqqIRVMkgwsIeWRz6SpvAeoPFXeUy0G/1o+TAnInCE+5xplhGxEVA5mbYirppvuh7JPpGjW
1VOk49hSybzvJl4ebqxCdgf+HqoeiHRkk/Nzg1ZzU8KiDtudjx4+kUc8AvsZGeLcj8DQO8EKgzMN
qMUU49xWzYEeFZWctSOxcq7eKkiv7zKURYUBLBxhzqP4+9mDlFzLXRvltO029KjNWzNJBoz+W7Lh
tkkgEBPlWUBJ4+c38sH0LncQ/B3KHEl2CCKG2aQS7MyDD82gboLBGaGqV8Ms0B0mceqYpzS6h2sq
pWu/Sl0RYNqf/qgKjcLQ3zLZ053Atb1yWcyTMv5APKCVERxsWf+jzh9b9Hl8+Ha/6djbc1S8kDPF
tWLSUVg9e8gFZOslH4OJuDhEcBhLqhkCUk5eOcyYmu7+daK6vtpwXkMbIBwXpjidvJOakW7W6M74
WlASIkDKyOMphei93dQm/VE8dNxbCAjL2bkJcrqv0fhhk1RACFpAYakS6WKfp60/7pAN/dwVmOrU
mN7+cBHNSAHDIqxjcNK3TKgud6kxM17gZdVuc5cHBEGGL/bKW0tA9LYEqyBRFczdINrpx4nlfTHQ
iNOofy6JuVVggYYKhCFUS6tHhyBc40JeEYyuZm1m8k9LHb0FydvkUUCmmfCnyi1vWiGQkXh7NqQQ
6tRLQ71v/QJ/9mCd3cVHwhkmYuvYqpnZAd9vVXpQya4GynZb9PMxsxgRPQa7dNrIEhqR8ZIUPAiC
/o08H9sFazdmDwlgA0l7uGAbrDXis5vF2PbGnH/ily6IevUgnXSvN6P+Sv87LELJDcooC0HJkj/4
QKYqDMxWeilNjrN2TiQHeEt4SWeemUA6jtwQH3GZBqsYlegfCYG2rYT9iTld5tQhv59ESOYSax6x
PyAiNyL72CP3j7XIn+xeoj/HW0h5Eg1HytYUnYxmHVAL6XWHuJRCWq+c1BEDzNYpNZP5csGnA1do
hpxhuClBRMHSaUpe0VZPE1ZJ8REr1js3SeZ0joQB26LjYRqLhIm2x8zqvekYGVgAvMI9Lkc7SdUf
e7tCFh/FCuyduLMVAsHIfKt3uJVPBrY/KRnD2vs7KWAJHOODmvTdPjzJkygTl4o32HZo8FJvUcJt
G4mf5td1UTAK7k7FGi0xNzs5so0+TYuQ62xqAW3Yz+Qoj4yMrVwNOLFuluX86Wee3/THKrVlB/Ny
8eP9aKXax9KoABqElR/PYDl2FCivUYA3gy5GETcilNQY111m+1nUL/pVWGsAbSzkyKYXhmuTOijL
VeqXRZHQAm7lut3RyPD6/qJ3ujVdt+sMOcbe+kUyQqK2h6+tKyol5d1GOpZXMy1bMQPDqgVQhbEK
2xSMO9SwFNIf/PsYFbuA1iHaIzcou6AO2EKoq9VK6kGuChehlRPECrrxGdqGA0O5pYM5QINJxTp9
+/B4tvEDdzZ5GShYhTnxO/+GZbAPIeOQREoNdIf6ZKeC7FeN0dE1nfbW4ilTw3s2aN2mIKlFscUA
Bu591t53uei7DmM8WGWLstonL0ZQCZPhz32t0siVi2waRRY8rSlwUgwGEAcWP4bKfJ5V9Q+XQPl5
lwBAWBdYaTWUkQuYClKR12is5n+Oy5zW5f+AyCD82nmVtWToaf5TFX1sXRwy/EyrAlBfouQ8yphM
z6LDigYz26dSjfWO2kVttXeh8ZFMxl2Y/STwN71JjjzinHKjB/UlNYaDqvf7EPPNRrVyWratDkCw
kQ04aum5SzFM1GZ3MJhtfJacXHA1Ps1rarePuxg89+LM4Lto8QvX61onBBPOPQMImEWUa0Pm9DnL
xDDjEUebcKqRwJyn2L4pP2AI9Hb3q2DiH0UhF+raxzfcNwTCMvKyv7Vi0+I0uzYt9DTiFCSc1xUJ
G9bRHzXgWnWq5sk0XMfccv4v4LEOoJ1l/qn3IWrTfpsNmWhNLRKP0bI13XiorsaXvAxl8sB4vo/o
M3c0QQQDF+WxUDcLhSTzjm+KcnFqKdbDuzGTRLp/78JnhIPqHY37RZxhRTGiZQuutRK2JjSMyJmQ
+aTXvfTagKfM8lY/HIzv06sr0lED+2ynQgjUSTce6tTs0rfALp5x/QP10HGe+VrW/tA8HF4UqkO6
XxsvN6DlAilpVG5wJRL+Jh+/sftrC4vuXqiCjTiiOcVWRRoUMF0xQhKNmABi1z2jWJ79FXG+Hwtp
knzY61/8iHPRdSQfTsogD8R+BiojM2Do6Y/rBgBy1q9J9YShvaEe0tmw7HL9WmyPN1QoWEWSQF+O
Qi4+w+xrGsoUySqTZllvLFq4REJA5Gmi/bgbr4TwNrt7B69dYJQxLH8gG4D2ZHe/gdTO5JqKlZtW
k3K8EF1+nO3lTBrbGibkdu5Jr9pLS2f6pr6PWsnysMaD42LAnTV01ZhXwY/ld8rrvB94NmrVZOpK
XZ1hXWKAoMdPfVXWq2hO9LWrzlB6F8bCBNrZ2HPJ8L+etPZ3TEXTUuJ9CGta9SrTf6QST4O1VPYq
FnvJg3RcFYEV0rZlsEzLcx1GFbuV6uS0Yy1dj+wziRFEPoo1JTMAx4vAmH43N2M2qEt0dUeHQNSR
2FIxVbs3M9a7cNs9STAtJ3dKfU5xZyf6VsQRB8MQExjSA3Ngb7lftbz59tyozq/YDR14KZ3SBfQ1
5bjf6m7nrTx1p2Fu4wgwBPC5Zd1u6FNvuNxsW4aQsYZwfuSYhrcKMY+8T7c9k+PLcUufkqb+38sE
F9mK7x3GAEVXlWeAdWr5ni0BS+EZsSw5HPpKXvYWXyYqz7sUgU1z5yFn2WWZQUAW/4GX3TZqCKrY
izwSNUj8qGwzKgEAbTeF7pkP2uca1zWHqyI2YDwkPe8RAu0yE9gM2bDSvy1l9myE/I14ESjDkMKZ
1j0owfPOuYg0fWer37Pg7pKR8DDYOcRDHF08hZ5V3Hm7F9NrT+GH3QFvdDB+pagoZQ8/56dryK83
qgs1z4qMyO+5jbtvv1qBMZr+CsnpUHEfV2eMX6tQleF4d+8Y8LBPNeVXbm390jyNrn9Z8xI4boUu
yka4dmb3gd8YF1+n04sHR4xoxqwFown6lqLWBg1sG5JSO1x7ZHkAO85ccEj+oIp6G3agCmGeGhjO
0jqn2PeFBXeDg5i6J6etbPXQ23h+JEgamcdXmrm99NwYB0D8tspOdu1dSUqX2T5sClT5dIoiDzhb
IkJizXi9Rv58O1lMD/FzLhmRN1dFDKYIY4y7wsyiUXdKcavAoMANrK7wysNygEfaoqQWG3v+YuBc
9IlnzA4bnH6L9nEz2BUiK7WbE4+5LZ/gRqdKdL/m/RxU5tibo6uY0f2MHYJYeWaesGVG8wFNEoii
c0BP66mjAGVfvHESR1QP2krnVd6m35urorScgSpoP27tWHsDiRKR4xkZVvy2dKaq1y4PkVN8g+sN
LmoYlymfM+l4Frxum1ypct5GjcW0jgplfEIXDcN1BtqrxtB223DLZPNTUfiCosO10XFXXN0M8rNL
2q8ABDUAZGjJeEA7BGYebL5o33CB7iAA2xocR0jONidgnEWOaqSWU70ai5MfbIhr60jHcT0X3Za0
CKmh5KrEo7vGo0mwPGsIxrvHX9rLVsd/EggCpY7DJdZsKR8jLrugPEHBqcFpcjwF2a/Xua4KaiXr
c1TnJpMreUJc9TKJZJCmwshWIhj8t/LLkyGG9uDMV0G1eYFPR+2mP2NO5VE+N5RcJQl78zj92OQr
J7AJ//RtVvyfGosQTDfgU65UHu87C/o328Wz0YgmjW4CxYr2QBso+uc7/Qs8B2U2UX3Pm95FK4cg
c3ueMA0SCosqi5/fGc9Xrk6Wj+ehYb1SbNsZyzoHHfmFfC4q7mFImD9hWRkJwVuq5f10xHqV0kFz
3g7CJqCGup9H0POeRoFE+vy1m6V3t0dAGmc73yDMf/HNBozuGL8/m6Jyn2xD4cPuzGNmnqxmeejn
Dxzeh3ZvLeTHHS2Q54xgaP995E49BmVTInkxw6NwGog9JbWhvpEGDBXosQ4Xi6StG/BmIsVjvOm6
CQGDHaLbnAzMzN7bFO+9ZKGa5IKFrDk3xf/XyZrG42eaiAXnkj05XvTpNdcztnnojcO2aNE30cQi
opAzod8OGvPalNH1ok5i7DPPZE8TPx/uXppMiA6ML1N8ts8ONM3gN7SKpZM+SKfAv+V0M/e/YqbS
1ow/4/U8IbV9aKQnSV9m/XeS91n8DcMfNY1H5DAg6riyCNJmEZw2FQU1j55SpN7CIizMV3Pig85r
2gbEHyyEXhBgKizzDcpntKM79drDCBuOGDtKb7SSeVvgUEW8U7pKUdHWMdvfkVWexP0LuCpoiuY6
UpLtiBrV99aoIyXUWAdpvlRTYh5774vQzH1B6m7iVArw576Gm5zBgKIncLUy338vxeDLFkKyOcAJ
XOpgxATzK/nh2spyA5e6ran+bKQ4LOuTe3rJUpkMRl3eHBwHCHePhUju1v/tjLKNm7GrjZpiAokC
76FVpecD/KTFTUak6o1ahAM+r0UJ3SOmxjQji/9mfW9QLO03VRnlYVXMA9ol/MGmLqXN9+EqqPj6
gZg7uz6gDP6OHkbR2uagEyekK2nE28JGDX23X3NgIfwYpwZJWb5G8Aos8mL1cHbUZV3NqaaQEoq8
855WhXy19CHkoPp+v7INfUb9jjTZ5YVCQxwE8UiL2d8TALEvnfBE/5IJ7v4BH8etsoPoZ/DpQ/N/
J+yya48pmU3Hxnp9piF3GwXzUGNue3I5r6MpNo5i31RQBi/ZH5pkRmfqt70ZvuXphOT0EjuQXN/r
anh7HVWFs9kNjf0QUUOKz6xO2jf7vKQp5lC2RL6xtRxSWdV+k2KrvAXjqSEsHxGt4egp5z2sIAnV
8BVcl+fJv0saBR/Fh9Flnz014xFPDuGDfVZUsAOm1UJYTxbb823NPOeFB9hlVhIifcjJQ1rBdiFK
IXfwtR0o6DLxEIIip2Fi0fL5ewxdv1/OQ38VWRbZcsXKz0qwhZWX56vR6k/4+V9BMvWXzBJQI1fM
Xb7vVKSgt5ALvbNfvv3QcEJxgqcCtn20hsDo6JANFB7fEj/NMjMeoTNygP1cNnQm4Z6rPKD3s2rq
tl3YrEUIgFrNwkFN3l7/8tWOVgHowZcD2e4ZA2Lq+UUsMNqG6Zf+NYuwK98BPlUq2s7Sug3GjCg7
s9mN1GIpeZ9ULBDJVs62+eMg0K4Fy0XMcRLcVL7TKqlfYdjyjKc8BQG35+0AziXAe8jZR3HqA/wh
aaorKNbGuSV0nEO0hOkcsGsFXbzMMe4s2kZbX3p6LZdq8ngOFsbjXs9yvkwqNcG/xHTlo6k2S7Le
MMOdeGoq7pkrtI4Z7xaIDWN5Nsir3G7EMlnFJRW1T+2Hl38UESeTwVyBgqoANJcUwnu5lKDzuJUf
YggEoxFbJQNimxrxxxxry9H1BlXvc7hdcQwhgVC2hzK4/elpQrGk2afc6YyTMm63DiDpyHEutRR/
AYgXFVSQzVRVes4wMq499Pn5rdfl8LDuUhk8TkrJMEqJtwer3RdMK0Dc3n/sTp+ZW4qVzHxYS8b9
TldcpOoMMM9lWS5VHfnASIWRJPCuHjCk5lG9QZWOOszPvhT8SqsgvJfyYTF0tR66dHQ6cPJDdxIp
n28Hsw14713doLaIa7fv9YDVK12VVFOfqlkA9CBrTWaz0tINcGX74xMMZuIim7SqUtXpbwzglFtB
D6wrLE1kFOA5dlXQQ2vRjdTrdLJQtCR7xgHgZ9B6QPQiAtgzxgOBDjOk7QEX+zeGpS6JNykXwKSx
fQHfOdKC7woTGZd5sW3TWYVkNDgpSSgzi3rS6XQy5kVQl4bww8Aj71rqdSi0iWz3PU3aujLEMsxF
G5iLMQyUZmo5Kf3KwMsn+INk3wzjHUDCgVhle+alt4FkOvO0UTNfExojYuPDZ6mTuC283XF8wKll
CI4j4pSz+iixGZMsJij2iwLKfkfXQEGI+DAtQX73pIPqYLv+xQtCBg3Gk8hfQmMH/XibWhEqNgj6
MP8NkPmLAA7LQsEdzNnf+AIijf3nt0lG/93mL5WirukbmVdU45QcaZ/T3+xmJT2k/KgZePKki6HP
y/d8CmlAL38oiWGyZgVzPxLWCpvOuh0djHu6kASRq8TWfRwF9L2VY0ruFJCgipwDmIeqalD+MXUD
vAxVimtPJuMJWYcHDVLQ2vwMwTUfx3R0ZG0lcUnDRUgnqZ6S5b3I6uHyApY4PxWRG1s+JJTzqFoW
h2kTLF77IqOd0aa4aDAUZutOAWVJ2aBJFK4MWNCIpKrrjtfP6zB3MP9Dp6HKKs8dv3x3H6uPdP4i
ttXSSe9WvUyHDNJSy3pkpXGvuU5LPfaQm936Yb4OUT6MwIupssLRXum8Wjzz9aOGOJNLRmToKC/o
Gb3BLiPhB8WKWNZtS+XMTFkFeSR5toHHcTwWehQIBY9G8cQjipuqMv2VUuX8VYJqxh06mH+TuRzy
fBntSBzk3/AyNZ/W1IY8lXKm15geQUa0oy6ice3/UhmgD00OQ8LopIZl6EUsTgPAihzYqbjuNcrf
J7Ab6SEE6DK8zZwPHuJpQV/JrhYXYxq8BMxPFtdH9CZrnVXcmo0xiX7NJji2Gyxe/SuClPfl+IRY
bQfFCANuM6yCaBEaeJKfPJaJjITaU+c2LvHnCeQ9qoKRZRiq3SUaDILONR6oUhIwCfwnqkvDCZcQ
1BeexH8NQ1y6hcDZt7mJugOvMpiL86+L5L/PyLLvUbrR2MakZYAsb2FYdK0zntEc4DJXXuUWyA7l
hyQobS4Y4E4IGtp8TQ9IG5i7EXnETyfOQnlo9RV0n7CL6zSJ2D8tzMRra/Jq5L4M1n8tvsC664Qw
tFktXB9FxSz3GOtDziXZLKtOftDRG3OA7wGAaYvJ3/0azsY1mCoVKX5CvFS/+kBnIowXv5GqOdLA
lNbA0x7NPeUjfcG6x804bh7gX/l0Unzi22O9uf9NUCZKzndMn2S8JNbQOUc2SW9jaynTz2Cp7Noj
fFmB2Lx4JYFS7SB/JlbhOIVUDJ1KVQDd9XZAzCAQxq9aLEYz601/VTGKUIxDV7rg7XgdaiE1nxYH
MjU7lyKKgQe7O/TjKHx2wmgzKqgZIrRHmyNLKIZz5nFJ5LO1LNSAQ5rpSWXamGh8Z4tUf8sw8u0e
lCkx6AISrnltjugwrlfsUc2PqnkWoTr2xdUtAPoV3/RAVcPdMpkFxg0um0+PGFFx6sSmf+DBKwI9
thkVv7obgKfvMVdpgAMSkj1Fea5LK/am2HmsuccJjw8meJ4JF8GAd7Fg7Wp/U5cECcon0rsInHMw
uiaiOY2silQQdUTvn/zZ8UrlAMMvsoESOGSRdbT+qpJLfE1I+V6LxzuKe9P1fBv1i7GXEKkzrlCX
02m60/ixKDPeYaW24HiDjTMgJpOYwL1uhiENF2lTZBhWDOdDIrDwSke0ZXkZXiela20YTyTcRvwq
CibcIG3UvI8bvxAlu839j+ayP68uKxmvoRm8QTLnpLvR2nejUPlNsHBef4dRR3FWr61RoFpqrF6A
2zIDBiElHHIQ0B6B2WGQgXUKn5qJHmjH49+puSQuPPlrqVDFqfdWbioBJTMXL/i1sgSKL2/RFr00
H7bmH4V/pB1geOi40YKbaLfxkiynibnV3rH+K9e7Rn410BEQf4lQ3qgvzkGPHPZOLBOvJlVQwrMt
xZp15DLmH/aIA6gb/M2Bu80wjYBEh6mS545lmbnwmtTS3vQ/Q3X2UZo94s952SAmtU9Z5eRFNFI9
fXDZ+yZQOOGfAg+WS8w8UCZVxWNRYSCoZ+NXJxqz4KLl0VTUyZ2GKfmuYxQOvebMGaRI8FDqV1ba
Fb5RLvRJexE0HbDkQ8otYqc7xgunS+PoEyXgX7KFGm9g0WGAmUtRCRpDtOfxeMV6NCP3MJ3Nt91i
g49OlYa2HfRc2fG3s5d8ReXxjIsUp3ykZ1bRVDXUOQPAwkybY+LwA7AkoOCXg8P9onkvaRJw37zV
h5eT3WxUTIfPt2YMpLx6gXUo9zALtVsmfPXkCECr1mI4Lsjc4qopekYOJRw5EzSwISjk05tzVdKS
BTdO2wnwUZR+zZ7C0keNYTIyBYNdR8qqcZVdt5yaKGuJqydUcl0eYOTqgrk2Ov5UVrEq47xPdn8s
DioUpEOPhPzas5bXdGnbt6x/pQqHeQsfNKg4GMtTYCP/JwBrMts319WWc9jphVm2vTHLmo/xVCaK
JSGbDnkq/3xcBoXjcbdk0pFmC6+StBs0qUcRM7YYwrNYTLdL8GalmK+EDf/7bGBED48uqsZm2pxm
lZ+4SZKGhvrJ8QaGDa0jJTg7Oc15j3WfalS/MtCY5SN8WpfF4IVjGeCs1XJmkodE/wam1fXU3vmH
r0XQucrH+XdNK0WnwJl0BliOsCe0F7okp6idCxu0rPMGqFsTOtelJEa9Lbx2/uP2LeEIQRGA8AOS
4jAmeis7UbHAliUrFF7tE2goKk41Ux8Q3YNNn5wpfx4Hq/zEBOAZ/Lk6kBkmUpoID3ErCz24DsKJ
UHO2DjoUKaRAWB7MJag3HXNtouLwnGRBHrNstNXQMb1y/Z34tqyg35wlvLkPkoFL/c4EEFNVrPGQ
TnjdH9RVeYNfWlPhdVTeKz0EhcvRm1jXN5lJUrkO8RL+YcfTm2AMON6l0Ei7NhEjR29AGvMkGB/5
1x5zcEoEX3BLGpzgiO3xtMIipif8w5F7RK4VllCH/tWpeSHZjDuPd91zyU7Qm3bAV9o8uC1CKASt
8tlnWQ56v+r6zdo/PjQCoXt03G9WIUdvxyDipcU4eM5eU44JCILDGfq/Qo7krguZ4sqE1ZCHDKhS
+5Lmu7UG+70eMAWsEkUQFaNK8Kmo36vNewCaJMtFVw1Cj4GL3SPQGN3mAXAi5IsT/pNm2jxWo9xk
lZ2A8gwrwq6mUpEGyWU/hzt9eipguZGEYmK9lzFY4OAsSiM/sknLWi+ZI2z6cHWkFfxIxzIXUNCX
5cihfhCNOruEXbNeW2bHmKOxKeusCWVG8CCVT/mEpQtN2qXjmeMRAM5GLVNcZrDn5f/Mv6Z5mzD2
ph5Ntx8eFjqac20v2rIe0RgCs9n1fqf6euyNdRL6mOYGsqqJrwGm8V9j3vyO7ExLVv9mLcGAJ5wi
94Ry5uaLXL/wBMRjmydHr9j2yWXcG5NwA0DUsHORCUfdw5kvy8Hv5mT41xKVz4kbGdNoasxWE4kT
hBEq/Yi2k41X8YLNr+Ao0vG89zhC0MA5OmtuYQ2DYKLvbYVt3qGkPFa9R+i2eRp3QrtqmebWDOGc
kMpGgvzwsW0Mjm5ILnXHURucH8k4c6aU21FoxRFRbCk49+wjxw8+IXzM6/sAWvJGsjUrL7js0zeD
fQpzimt+/5KMYDVN89DMgq8GG9LB8Or0YSbHxlv856mXjnC5NK/N8IxRrIVMUocrbhhg83WmxKNE
KlpZB4HcVWJy6sJhfN4ZWFA9nys20+0KaIZT/gXgCna5m+3s46nUKSAI0WsFuAawvJawFd45ECLT
cVHfOUvbLbJmNMQhIeOjK20UygNI0HUqkd7hxZdLEHzoS/r2XIGlUBXcLSt6FBafDafPL7g8XSw0
Dmidhdgo5XttV/0Quob21TUHhdRb9AhPIx0JGakPLzpFHAUwODRC5NQOy2n6D8sBO8XOCoWbHSGI
4gsRQP4zUM4MNxZvk9Bgfgh1eUz1TW7Q+EIanG7/fmVK9j1kp8kMopAHNbQr3h3kZFGhXdJQ5hC3
wc3FOXSSZzi18Zmm0Nu20gQ5VpIOgaSiIJH/EWceFJl9ABnsK5ma9VZJTXXB67WoGp3gLMgxq6l0
ltAMCw6hzamkANdzPUtMPFfEHhnIeiXqXtZ0swRX7eehsb6iStj8BZ2TgV+T/Bij1zQ6tOyA6nlc
5bbLTSObfCYSaxoxMwRvw6hHRmITOOo587cqTDUVMrlQvbFFvj4bb0a9OyqJgTD/k27GLjWCY5wC
uPgty0p75NSAQ/CbgX86HY/4Jbw53ZR1rJkm28X3napBra+aWE2l1fDbLTZ4f5drWOQk+x98DZUD
zGP66IjxEHhhlDJMlvrRFH9TT/Epkwf+lzcBApGp0/01wFnSn7BFroYEVFIBgWSotyWT29jIN+zN
MZWTF9Tmy9ia6R2SJAbKCH7/Dicj3TzNMcZnTP7aBqRzNjim4rAX8DpojUJofEHO4jECtzx2oZsf
AwIC9eqShZtDMXkrLYcdXyPYxaX4bDluWQztd0Chk1BwYOg8pZXTnYSd4p6Tk+iOIwmhBWlnKi9E
EDjhY8ZZHGUPRphsSy58Mvz6j6xRKAuCZK3jYDZGEwmhSPPFoh89fO7RiMMNGvzbicUZk2hAA9AR
8n9ptde8bI0Vz5oyd4MYBVZ4PH8YQLU8Hltlq7mxKZ0uLoPHJbwK93BFzO/WIf31j1pehkkgACnK
NG0StIsYqJSDBFxxkBrK4UpV+hqGFntqzfsyUQn+M0MmS7g/HoAelCibUCaPJvD4Rl9UAayNQsD7
Ct6QZxlMMmPI5elWatXYMsBtm0HyjC8FeMF2BCHnJHC6ZW27zN2Yn+pmkChwdMCxb87t0+DGqCfX
XVxIe9TC75vQn5Nb8WbmJwBQ2Tttqp6Hmat/+ExNqPHhUp2UuDxjrOPiIX0cbwdz07ziscIQFmrp
yGLPDCx46y0r2dmtHSJ2HNBqLixk1+vGsXzfjDmNyqSPDs0toWTHGWwAr/0O7uVAqEhphkohofLh
kyaKHtCGGc0kh8qTIPuK7Y6iF2R7KydDMaDUvtJKcQ64QAAuAyy8FW3CCIZcrPd+rw/0zg+zcYM+
imnalIeeDo3+iVSw1GzRXGU9URCz0DGWStkhKlwP2BO077c/zyBBqAskO47bLE+3vNhtjsRI7sOh
fRDEMKkFU3sXTd/KMY+KseQCZqWPxKlxhCNYLcDI73PQVRDa4LgkO9pPkA6YByMC6fOWosUUyF+p
A/l7Q69EIv7VA2lD7lqKcygRPkE3Gm8+0L2lk+Le9Qj64L8Og17q+77sXo3aUWLfd8c/OPVtNec6
4HKu7dw33S8V4+YUUsyxJJDzh5jwsrP78QIRso48VEBkglXGoxGBAykF8nQ87jKCl1W60QM0fSth
5bzG2aMdQwYvsc+vlfI/J74FPzjXLuLHmYGFkzGPGLzOVXM2EB5pKFlF0ovT8GrWEc97WVLDFtJa
U9wdFab8H2QJRkWxzoOmxRXUInllsrCqXADHamrfhy4EvWbCBGbvXkGONB/ZcvCIIwkcB5yUS/4X
4j38+wwD9/kYncf/pj/fHqMT8WyfOwb4gU18JLcLr1qSX7cF/t/4/KCHbmTfxXLpJ74WF4xZLTi5
IoXuK/5hX0da1/N1r4/qX3U02/3ghUXQaaJp+qQtXoLmdiEr/M5AZFf09eC9suycQD2UcW7nnIi2
OK9ELweySr1deJy16rf5KxHf1BwBJy07/700ZsZQi3ts9JAgPaZ1pztIn6dLR7lUWBNDY8I1Q2vy
lblj83Lr9mjlp5RYJVLkY/RxNQrGWAeAG08Vl0OQKuPzQkNr/xJLfNaZ9Ab3L6Swbk6nJ+LiODlq
FoACNwLkNk2KsZuxMjFQRz7ise66l7iUfVZbn8Gq121fP38oWJuFxFDuD/ZyR/kK86s46P1coPCb
fg4vlChpzrCIBtuaFfaj1eWhM+otSRVHIWgIvH1FiuO4eJEsHRInibnCZoH7yRxnOLv91ufHJZM7
jGLXlbW9WqZgi+ZB2rLitQs3l2a2f4j/Mnl3XVKvSmmCRxz8aeXsFbmUDTwvracE3WuW/oDzer+k
rIUrQ7mOztjMeuz8vwQ5B8iq9UsAc7jVCp4OKpvNYYiyHkqrkZ1AYtUVGMZvmXQ8768WZO+iM4Kb
JztRROIgHGz7Lig8DNwtrfhEmvzJxC2wkT/xpGlPixlXqzgC/5qTCLlPpdi2bqVer9HKX3SuP/k/
ZXRCyNAzqz08fa5eCf+5wRuN+3pzWeqTx9CQTzSw6vtRmB/QYw2RQGBSm9o+NAm/prutojdZuWUb
t3JldiC5072vZYO6ko4RT4JeaIEp/BBtyDqeucwv01dpNicHNT18lsvcCODnrX1MUUhCPSQ9Fb6f
PzGFbCWEtYzVmpfjPD0n+LmPXky33n7OK73SF5Xabpx/poldhtM0yThRHBc+9kTFdlEctTdCwFge
NBRlNXplq5Jr/bZv4zTluYGzK80aoSs+dI494sIvs11OZFwpf8/NP7L3+RGKrNiiXR6DqN2C+eIu
cYnSa5JjFetju51rHCxXOEO3ktWdcAAewsbJLwRFxlQVLQb2O6/BO2gRx5WNj5ZOVhUXwzkoMwj/
SqRfXiH2bCXzJgE8G1dn2+l1su3YTr+jQJ/XqVk89WArJ+JvHgb+bdRtzpgbwNtVfTBKA8tsCr/j
0TmoVnG3EsOKeB+1l8qyB4eDes1Z6hDCUB6b1YoBcXev8L4kUvqI7BrARHlaXrha8Z7W85vE+3eS
R3OWHsOJUp50/180oo2GnAq7acGqc8Eav0nCkyQDOWfVimfL7p5JN4WAuf61umQlZpFqQLWJf7Qv
hktEckhfv6GsPmOX9OFxabO24Pq4f0ibcsnwIm82rfG4oz7IV+6+hBv71FLmsWTJ2SxQJ7HEaTfc
oHDSbTZ49A5FXqdj+wy+KMadAekBYLN+sXsPMxfnYqLjco0Iaj3J0KLTX25Zvz1YMGlyxV9IkyD6
kGAZc9OJlC3UJ4jXVUEAorl2gePs/Y3tA//361eYf9cTJ0xuUx8gj/FokATrV0QdnNSDgt4dXJJV
5aYCO0LqIcUa9lVyMrnoZzJ9FjihhZAOLnLB9M32Aw52aZwQXI+l4jxUqRLmnfntp0Qmmqj+hSCv
SLQRz1QRC9WWcuVZvNgQciScXmV4Ac4UAa+uEuFewl/FyF8d2ehTMhdDNeONU2zH4etbmjVIQPu6
ZIgDXaZV2UJc0J+Qgr0axcZbmOY9MWP6Xqmz7yfXK65Odn5zpNj3hbpoXMjpdJ2ToxxOt8jhbLvE
5YJfeBJ5q+lJBrFbF05VhcVOdSKAIcBYcd2EeqzfncA7lL6N8l8AYReaT5GaASi82AnWsZeprueJ
yny0GgaZWNEB65B2KN+9Z8xLqecGOfhCSBrdoevVzEIOa/ELE6mjnTG9Ph6IOtt0a2qsWJEFrYdp
GA9sMf6D91N40LRDsAcOrQCFq4IGKkIG/bwgh1PKh9+UdmuvniLHclUadQ2ECyR8hvHAgU7sxl2r
SL87pUfShnSQgKNvo1oja1MW/rIPvjxkTMinSrZF+wSDqRjCENY3LQ5qIl+zpw/Uu92URSGMeU8e
vMisPfavzMuJ5B/sGZQmQJqbASIbjAyVEfXnI2hrJHj0PZIsvs6t3nTeJsQYHn7NwqPvS1loJre4
m2mfEvwyZh6w+HG0YAfjTJKcYxOA9QjtPXh3lkMFWlGKm5o0pt1Roy+/Kj4LyB60kFVVdXNrzZLD
HSWbcoYkRdhFY2vtvWjK2MPLnE4tQlwb69WOm8i7hVqQZwrYLnszmg3l7N8nO0xnUk1Bho2XCIIB
rcFALW1uctsGq6sCqjfiEjh/5Le2C6rKujExR6VkNxCg5+Nij3BVUcA/cK3BSl22Ov9rszZoR4CD
qPQhK4y+BQX44kLWyp646GPb7f2vAbPezqDbPqhcLzNp0fBbel8dHPHgLo3BbIZ6qaKvlfnchppD
C8DucKQfO+bPZ0lDzZHMwOfyG+13KJXbilQYXJMDN5i/w6hA6AhZdhgUaZlu8He21re6kP93YtGt
S0pr94oxaeZHTDPjgVEXZIuIUk+s+wRvB+PsgiB+DiwpjkkkE6TBwjlBtqaLx6YE/U4rkfcuyMV9
/RxOcupwX4Nn/JD0wQTb9J/CPhZ0jhP8CiIJzZP6d8AIkbVOg0AE/3OVJQ4Y0Q0Z5r73ZXHkCn1l
yM8D7iM6G5SYuaaLFtJWSY/ymr07ekQHPH/hDzEpQJbbGSZx4P5Plp7BevQHYJcwgXWhbFlfB6T+
/b1DYZKuQAkzWviwWUqQcVlELwTcxNjUHrS6uuMddEfzb4ifjnHK3WTSwu0JdfTOVla10J/3ztGF
v2YbvgzIlSN4XmXZ/p6RWKewhbc7LN3GEie+itoMNs7+YxR+FiIoHIEm3fv8j0YLY0r9lqkLsDFa
RJzGmmz7UELwqT8hLCheMRFyYZ/EFJ+kylkAE4qVayhm2XPUtB6w8DZKSZDwe4pcf22k/uxcXh/U
WsANBUwG2BBBxe81eeSDZh2yFdg6HO2VsTLlHbu0blTmiNR670r2bvQ+HkP/B7L2bZaT6Qoo7lgi
MTRNsn+4juRryH0bKAoV2HOa8ndIAlm0A74Np74SycHUCDrCPFiegGk2iuQ6RLoVLUBpuBDHoXWN
5vAr09jeYxLyqFYo6yQnTV0gjUQRoLndq0v867xUTSET1f8zbWXfBcpZvdiYs9FDdMBeSAQsIz4p
I5XuAPk9Ev2x+dZ2QV0PNPNHs5DX0QvbpQv685xpgeYGIBx8Og0IsyHAXyC7DbyuSmdSIKuCaaqd
CDZ9jkrMfB5T6yyQSG6bF+jryxJjsnG8U7O0dvgYd/vAEAS0SBW7jYCTBZN6QIKQfkroqbQ/Ov54
+lH+kx3Ook402Ox3J3yxbhGkNTiSaixou8b8I0G3aXX3kD19YJt9SnUBfnHwIOUWnR7e5PrcTjVk
Q+ki/cNP0CcBc1y8SwXS7B74Pw7kHfwLsKPgLj8tX5uz7BFVcEpYVg8GJDXxOzgZgUjP7u61Ck9a
SA+TLlaw4q4vHenEkAKKuhpw/C+fSgbEV3cq9u6KkC7iRzTdbv8tbBTPgC5sQ6H/2gfD5ZiIlSgs
BNShQ+qEAfbcTmFouYFvjLQRjyEG5YsaVneDooGDrkal+tPJxZWE6UAIVNQSboaG5yyCzaSfhniM
kXVq6/QM6xBSNQDXmrBpB5wGCcAKE519kU0ZCYy7xPXuGx+Q8DGVnxoxacJmYCxHnMJ1Txl7cbwg
deaWgY3hpGOudP58vKbNbmWFhcICk8goi3imgXHtRQmB7ecCDHTYHLGU/xzkusudSoiquSLURfIe
xGCkOJ03YSHZRVsJCsR5xhPY+4tDydpyVeDdJYgKMKq2dWYWL1mdPnIJbKXS0D8y1KyYgx2rjwcZ
N398rjmaw2LQM78bpbLWqVeoGPfbs9uqZIFcbJt5hahtkaGVr7nboZTB9e8oOw86UDgDv6Xtvh5p
sIH+Tu4Uy8XchaUK/sJ9a2gSLXVY5U3b+QkmZQt2cfKttxGqZ/b64/UqsUixQYpy+qYeej+lWQUy
yBZ6q6243r1iL2AOhT+v9SUdmCFsZ+jQTySXRVAd0S2EEdjm/JPiOXgsPAfNkFYlGLUl1J+ozA0v
VeLgDBZmJYmo2rJrhVfwVLAHG3ygB4dBJbpkSZUPLK3PxRMzp7nskQSoJvhdTEvmpLKf5aAqdI9a
Lxu8dx0mdGfZFgo0vyEIPn+y9K1qyMkF55iSuTNnUTSIOkrsZIMqMQVbEEXHUK8CUvczGgBlv6GC
58vK+P56NlxVe4w7Xh4vx8cKLJzjCH71yaDg9zufsT2PRJ8nMC0MuESgjTt0TicltqMiQyMftBZL
OTRUZPDoTL9of1ylMn9gw1Q0eAoAUQe95o69rTSRKE0KUG2hOgtCsC1c64vACDP0Wsn+Jp+7b1ue
D9uEzTMlJVCOlB0l7u8ykl6xtzIgdtTOJLC1TkVPgT5EbdGr9VJxrCwvhYvRmHrj4PrKj7n8qyJ4
dyyEUYo0kyqfHrcG/kzkIOmZWP7a5uZfFZbbY+chorDNl+trZOhifIu79OCWvchLIqgk2dzOk+wk
jn1bjOacPcZ1/QEljsnR1lc+WHbHqQQJYxseKetLZVBPScDw5fRWgGL7hL98vkac0fwz/Sjy2HIT
eMBBdUqvtGRq6x0YkfynIbOol3AlVXjpCC5mHfuFau2wTvv0em0f1bfjJ7nNhw1BNIrDIspedLPi
VFwAnziXHURCv+MtY6SkLVoK92g/l4GxGJ0a1T/4KlH8EQH1tB+9gGhTvxjjIKr+wbR3rc72Pjxu
DEB1grJQc1TgGHGL0bxtJsuOcb7S7EIY35naXa+wcH/7spOVfRl1wWABA/CDwse5Mz6Hjo6WQGqz
xXWXnXIioPB6hFOz4KGV5M8OzOJ2TwPk10YwMe9NPMGtNxSBMXdJi2wKDiPweODLeYJIvvXrfswp
lFKT2Huz7AlwXL+4Us+Jw04TyBRkbwdUXj4g5jcQb7AuIkVQLQP14IphoqazFRctIlYvF/bRYJYs
R1o8PHtZQgT26btVkraktEM9/DRqAJSSSKhnka/pRVt+z+LbyHWNZug8kGn70d+6/qz233YnnCYs
XxcYl5mWspJ19sM/01yAHmnzodPxiZ+M51tUcvNwbByBfjN5o3RDPOv2TWzqeDH9cIJcEwQdxnKS
zt+RanCezNbmnlREwfT0WtjayRMkYXLbHpZE9TcxfZrdy5wdAF3MT29mUTJ6w4jwbIOu1PCCv1hf
NzF9LD3iSBTz5TZ3vwfvmMej5BmRrmFDYdtPR+9/iePC8GGDQUzg3YqxVk/zhJzrWWBVzGYwDhr7
CtY7TWVXWJ0m/aiUK8Y5GQ6jrXS1k4buqwMSYcowJpxvKfAYQQDNZhJlQQHRZGGFDFhrApcmNy9k
IiUDEg1n9ZgrzCLHmZ0uoDOrGe/nREJgVGQLA9y9/qHl1wixMapLXiEjoBIvTRSxUdM81WmfS3pe
1n0zBydGJLuW6kC8zzzt25WU5dxztHLge/iCNGVt1t1oYGNXB8dCi+s7QYUEb2BIFDS6pjf0Ca9f
d6+WzsjIFROVJMnrHzcQUfFLjbmr17j0ARVhfQRn5IiHwX+xr/VWKhkY/dKRYEJWvb5uYZI/c0rg
qxucgyhrrXQlIW0X+9dEcwoIWjV/SLSyceWQ/MPQxH3P4RtTzJNBj1tFozA2gaT2XxJ52bBefARG
wIaJZ69PRJJbHkFX77iDRVWe/ddr3J8/injvqxXD0Ctb3UV+8F18p2ImwBO+yxkrgDlJKxhNLuP9
cgZfXbaDl4lOTRWZgkjYKfG59EwhFHscy+j1KroA+QmNYp2Cse0mQSvB3EBTsm5DlIxrm+0Uyler
PgML007kbYhd8OTw5Q1ipzvNHbjfxoFMY1H00AvOMgcBoXo2DKYvuxmlQcbWGMQ8z0t1i4397KbC
OaH1BdTDjUfeEKs9otR6fMdm6DEA93G8zDMrqsmHHCl6pBqTnNQieIO4W/ciZ3580l6mDQykRk6f
Vdxwp4NOKWgCpqwRmb/GB0P8/Oi5hgpi9nOcU5BMbfZIdRETh0jiz8ZOYjQdBZ3X5m2kkkR5I7Jg
YtzsQGzti+RBLY+gtCCMdBApfRmfFzMGeMvnS6a9Xt3kL/ZOo6vhOI8SPw71AbgPo+RLavH2ll9J
s90v8cHE07d446+AV6lytE4irTLJcWgiERKnL1eFXgXBFlUQBxZr3jB10MRIEXqGJ747f1drcJaz
V7CmckiTCLExZEEgCDR4AcaSdTGpVfOYgKfKhOxASL9d3pHwSt8d8x50l1DwUoNVdOU7mQmOZ/7w
J+SpnLZuzUwUuBig8sTb8q7pe1kbyvNTqgpZQ5pjuqGG3YZZPhux2d99ko7M1rQu9WvTdK9LKgQ1
sUZQe2JODf1/DVbihyyigBXamXFAWoJ3NSbQlPq+qyPoo3nsoi6ofIV0sJPv8vz+rnTDsNJpVzi+
oiXGl/xK55UzNGIEd1sS0v35FVbMKqanGVgM8W7hFUfX5EGv26MB5PYWpJaoSHXg/gNXsgN6vJ5/
1NZboN6uhUefX4T40BvOW45oUKre9P+Kr8xlIJvk1ISaMc/NMHcUX4+y6P8OVdpiPVm2nz6g8eBb
yZ8YK28tJP0bzzFTwLo4tIXwf5XzKGTIcaGJT4UtI3QTh6ZMpOsqgWvgBSaxqcFd1UA7q0dx4yG+
bqHzIID60tQ0LutZ4sZSLpdclfsBDQLtDHG+CeAObH58P3zJy8iVm0DgZlQioBni6TQTjSYytCxS
V3ytVgDJM95AR/6gcqrHSwdgJ+pETQRZ4QXDVOePFEUZ6Vzu8NNpp+Tp7PBjY4zxCR+zV6KD+h9q
aqaGDgr4i77cnv4w28ZAjch4VCBU8oQFwZUKHWW+qB0/WeU2CHKhtDJu5RZiKmPE11/2Htp+4JbC
c3w0F+uyw30cDHwRoY0S15bjuzLrOYxSEnWXAgMFg7JKBXlv8Xlu8VK2OoWp5w1w1b898BNmhtTe
TxDfy4poWDi8Lt/xXLkYxRnLSHvH44OxAfBhsACoNaQ3WjmOGSIkSUSrAgu5sA5WJyRguOdUyF+p
5tuk6EJYJXpUj3lcmNNMpPbDnp9UMcl0Hyx9elK51WWAus0mCEWTKkQgGFKDu/rxkaRE0t5eek0R
1Sq83NQ9hGlSdmeZOSzUht9xTLUXrdGBl4FIbK5Bjv2WNkotdURcS1uGELqPhkgn/BjrLcMV2FA9
ZsaRehLGhrtrhCab/yDwxGwbQx4PZU5gepRKTleqobEVo+2RZopr7Ws90NKloJ0svECsfZ3b91L6
/Vtbozo8TH0fxEag20tr8WfdxQGZkTvXZuzEf6g2Adrx4FL2VLNSWpZxq/KvqUPuhuDInCZ+GXrM
W7KImBPg/vp8FEHsWSXVAuVQ9AAxzfqkHe9vrYAPjg8V5hBmVEOotQWtmBVvTb0Z7JZl3u+T4X5p
xVYTEY3KOvFhdzq4wnSRc5TJV3TDxlxgdegxzpd4fgaDxdSosCAKinL+O668iDRv9uRBe72xRNh/
M5+GwyEN06DmUnhRtkI1i69pCXPCAXJP/VDP+J+TU0EWLxgwRxzXKe+ciaJvAFKhW+3aOqo97v5V
RcckqJ5CdvDOBlmtkUBd9KNoLI6Ky7Io+YXvV5itvKKIwW9+9NkrjRws4P/rC3GQSuTHR8W117lD
Dr5wa9ipDjdU1zkMjKB1vu6JQ1KHHLdD5miAm7SYY/PnQp32A+CNTh+qTkH63it+h32U3ADi8fyX
BQ4TDUXW3NrbgkP+ElN+g8hwmTCWpKEnJ7seJHJa+Nml4sa/CXvEaA8cqOB7CQi9BfqbfPJ50Bhf
lG8Ndz2CWo3OWUbfLIW3RrVvcZj96tBcmOFcEp866S6Fr1EH2nacw+W/Zr0WrA2M57zDCYJa4MdP
NVXCkV6v5XnCGc6f+K5S634wREeBOt8gtpMnRMu4FCb3BlP65wu/5lfdNfz7eoXFfnOXK6u+tVy0
W1q8+eYesmtUebH87iVBNDSrZYkgz6IeMWbQMk27cy5RuEbA9oCSlMQNufteBVnUPcPworYMG8ne
EjLUlHw1T2ib1Tbgln0Yt2ZfnmnWjUhXhMq//1FJuhANVYQgGy961s+7CMfVErLRAjq7MsONwIol
QUrdWh+LIwHGkjzmXOkK6epYa5QHElAptdJIfVaZ8kUVp4VeFbLlkqYU1BLTteuWIAd0uWB2OW5X
kvGHDBY6fkuhM2QBKQ6CT45WhFwP496G1NC/V3Tr0ZLIfQ27ShpcVl6i9PCSnLIwsMmlr8w3rfIW
fR4FGe82Q96E+1LFdLU2JFVPfT/ukZAsG8np35EkYYYe7+O5VmuR47CaqQCSowLYcBFvFBloPtKS
LpbHuvx7zY6/veYc2F6xEuBDN6Z2Vk09QJFg9q0sMQQ/2QjUDXbVMNmmxsU/T1G2qjda9tKuww6k
KW3VHczSBencwaaHqO9mE38F2hR61qgBkGejCc6KPQ7X6SyVC/UK5lADgYyFBa2RwZZ4k8/RsFb+
7aIo3uQVQxgu6rDPlJpLFTIfiuESax+uWot1KhDpv/9DQiMypG8l4r/REgJSqSYTVlTzWuks3c9U
KpVOcX4pHjUECcZWqMCcGeZOycRbs9Rfxv12voHx7IqkSUDhhsQfGavBCgixQjoXte5TEwwlrJHl
+KoAUV9oQoQJlnQJq2IDEfWsNP6AFhfPztADXl1l0EsqTVv+tVtZrtqFdcunhn8GxqjQ6a/A++/r
pmBDrmWzhSnHfsR25G44k+w+qegvqj4Zbr6rNgdIjbAx9gL30mQIo2TeSUY5mP0N78ttlEaiqrnm
edk8RQZukI3jBXQvgur4MLlToss3mX3o1lECksWkfrJDgAlmxTaVJWxiK73eE0LwAKq3d+AaIu3v
UgUYnc2I0QexWNaztf2dL+8Zw162hmPABbnGR5DInMmTN7V2XegQyH/8zkmO8LGEMV90mUZmXC9z
Xu+sil+taL/gCpvhk5kZIOJqD6vKZ8Jt7zKOFzpT/McuKO/++Qq0qbBQKZ8GrhF2UzUncRB3qJnl
MvHqptZ8NdLvcmB2gBtGBh3eNbJu7kMkxElYvCRP1PNyBbTz0zxw9LuRBeheS/LTe/gXm/IImGr8
2DcHOWKE106++pMicXv5Vo6WshHA/kaj/IIF+ZqwO+otWHcsmoJ6qaU2/1HqtmrhFoOvQBQeQBzv
feN0RzfBReM8yciI873LHTpBpt6rDLtF8RDNeNG1YSghCOOU27ugjJAEQB/nswLbeN/GE/R31QZi
WVL0X5Bb7fv5Hq84Dg/dPri8/4A9D8RdQxZBCyfXVmeNk3LnQdgC0so91roHH+KYgSyvaYJKCSf5
zBpPni/z7nNjpNLMj1PGpVDVOPWPlcNnOkfhkpnXfVuRlXalEfNEAajtb3aad2P30Dr0ARwD12VP
90zSBtEXO6HruaZ5Hc97R5zWuQs1HZpItztjnzRHgu6JnBKzvQeE5i2iCF5ohaM9oOJwSgtUY1Qb
JRYkx2hMuQBt4yKtaVLL4uLLC6GChbz0YzdjfxPEnIeaHCDTAFyFXfWfoTdYQA3Ln5J3VDy1o/tq
yNlCg3CpOUQ8Dm0i6mDoKwvaFR+ykUvLSCJRA1fakqLxAD1fWKaXbkjPK3sUB8Q2JGWoz/PjjCT1
osDXD1jT6/d+5CF14hTR6RxjTHkomYAowO7k7Fuq+8jo5ReA6jvcztfFiE3+VUEXcSkiMXQAg7i7
dEbE7g/jwf9wnnMlD5G0RRo2NZRDXIUo7kWA473Kpj0/4kSfDzg8uQ8CDejMQcw5Ptv8rAgiC0M5
RwImEz757UIy8qPapG7ckvrOeCJwG/XATZQvsYIYbzQD6QL2Car/p4zn/yTjlDNv9YMr/9/mrvUn
fuo+WcjQNYl5DU1UbO8a4J8UqizkkriLSJYwi6Bwwm6TxSLcSGtx0XUbGU71EhLsm/jL5ssFsHRE
+16qbu2BpCnfnS+fuvSl9huPGYIG0vyNiaddBe6luz0WsV0ZoWMGvoCMPolG2N084btjO8Zxmp2A
/9ryU0Cf8QZl8q9OQ9Es1Kl+fDpa0Oq6Eb+20xfjbF2Zntmf5pHsEMUKbFYu93qd93rCh+O/sSbK
eWG7IEF4+22mwGuuuSSkyYrBSQ8RgO+/AVjQlw0FxJgHE5wOa1ru2gFn8ZafskT4UMHVSG9lFVh1
JLQLGiw9Tnb4dS4oZfJc9Kc5dqQSfaRdMbh9INz9/DUNMkNmRbk3BIoD7CGH5Hx9D/6/97nl+zhF
k8dfYkixL/TwxK9kLyNjNsKSFeFv1iqVfTKUtF6vYXOCowI7gvZhAyvVA1rZuhAQTAv+NO1n6C9s
4dVOqtTm7gyh1UNVr9M5+T4brydSJngq0jzCZ7LpBOrEqAc3soFuK8EKoSM06s7xP1dBP6sbuvkj
0n7xu9KQz3MRLwU8/UMCngj9lGGGYeUZGhKXrpE3pTgjtBg1/5FXHbsWO1Ue7KARkR06aXCQOBcU
QpYZ9iKGWxgigWWWUwtwCI60/QJy7siwIzyQq/YScQWiZNzP6C4o4DrpZpueV8FEcLDusrf0Rcea
PQsOpUMwSYOHPUXmAMPserliKI1xv3+ltGlhCUSsiAV9fCLPCt4/Rv7QMRBThTgaL062KZu/4o3l
gzOxP0RW3gxK3E6zSv5KIyXyF3iwchsb7X+GEzDzRWknKeicPDaeCAGPNizLfj10oBZd9P57NmMD
PLi4sIs/7S855r/BxP5y9WMqHAxlmiqm5dKyXLkve2v+EPIqR+k19yA2RRlKVHtkC03Rboo+cME7
xmDtpWoBqUAypTWVZUWbRq+hfmSaJondMZVVEgOsh0CcQTMHUGkvCVqHQrAExlt1MPWJjXoohY2Y
vHby4gOJjtUKCvFOV+buZXvQjjMCAG8WS/lyB8dl6jTt1SxaiZXJ4sUT0K8EV4aTWuvg3tCMlkJb
bnW32G8iPHJ15gUYslyibUn7Gy3QtvFw46g9jX7IMkoj8lf+JqhELaz7BQx3hK0ADIZcSO/mEw2E
M+0/pbiIp/4S7iaMtf8K/2mrlCSeggL54pC7Sl38Yqa2K7DCQrphI4U7YnoIA3cKi1w4msevOevd
5qoOPxB/IsBbQ61KCDWRRYtz43t6j0AxFJbN3snHi92SXoAQd4t5PGgLxOpKyaGGAVxTChmv1E4j
FapjV5XtREwTvMbxijOgnTMaxng9ePXTyB2RKyQRid9LOL40bQBI74RE9w6Pfwpw1mbK25iwmeZY
SOfNltiZ5VByM5Nu6mMnTtamyAJ/HB4DXN9X6VemNJmkM3gIncYSxF/M3GjfpWJ7JiLEOV2HxtI1
hZSmaIK1HZ4b3pQRaNtMDBbYgtsDuZmbLRhQ1x284KegP5TLl0pO6aZuDSfF8H5xuuqygA/75qHA
yhIGI5pj5fUNOl6AwWxz1+wfKIgd4K3KI52DDmuumyidZQuYPdd+iU6jppjMVcZ2/DTuzvb7Y0QX
Il029M58QvYVPLteeu4N3/3JEt2GGgCrHAvAjwLvKYpT/vaoul9nnS73Bopin86GhLtA396xMG18
76s8zJQXAohRZf8dj2XQ7QQ4N+QJ9oTj/GZNyz+AOLPwe5aBTA3AShDvF9UhFoIKiSkVTjUpKJYy
MAtJSOMSIExaR6hAxQiUUTXWV8WY4oAzx0e54PKx2CwZJlSB3iF+xXLWZmnxizHAYQaFrW7gRQaF
x/nbAkCIAwBI6zK+8VplFICyJfkwSUY2j02von6guj3PyNRVRPWCWqI7nT84pPQpmZw8ZO+abSsd
otYSTfp2g0iJZSjAHojdm+eGMrHJ3lJd/V3pw+AkMxEAjTjVD7ZR6+gylJY+l4CWYaVBIcpeV5yx
o/bSzhO2svAty1MAQNft4UoIpj01/9Hg738ZLnpE0fSU/Te37l6lyV/F/qVI/UuBD7B0FM7H/1ow
lWl5NIoy2i7FPxEWrVHUXGx0Wzm0e2PbZJr6oHLEDqbEJWmMPqpqfDhfDYCCANZVPEhgjfUB4Plu
PUg9giagIYt2atK5ji115M72tYYmd4ShUfuPdnorMIKrp8fvJ/e1mMPALl2Ttpto3Zo2xj5jy31x
jiXrhEnh6wsWv+zQX1q3ARo6pRNFd0/Ylv3XkqTMD0yFqafkrcEiQui/f6XbTJTY7r4IfGRjfWt9
5/QwMeMeqdHl+o9+Wxs39KzpXKO7ZkOlbzqVIsLJw/9iD0q2h67RTxP07z6EPAlxBjhFlw40Mk/4
2U4wYeekOKm7lWvw+N012H75Aa0qId3nct1pD4aUKOX7VtG7Lh8/ew0NH/UV68sfhvSHjiqeYQBq
2oqCxbpSxm3QwnxOzhRwUqRhmX0s1s1dHQqx39HlG7FnExU+NrJRb7gb71gXfMR18UU7uEpUYlyg
wfvVMhdMgM+2g4cF5qd6tVGK9bquv6Wxl+dOKhz4rqTLdiYI62onoW4k3iQ2QPbbzUeGuL0sCgfK
wlod/4AWePFJE/iaY2B0Ysfk5FvMeP1uStPXR8+WSNGW5Xgdnx2Wrxav0Z13B/qQNJpdXt3wrZcI
l7OY2xzwdaE9ksTUGNUURAQyYsDIxwOariJ2jDMe2X5/rjgqZEytHw02ej/Dc0YJTHk8uTG7FLaK
FIPAT6cvWFf31TL/9Sc9ljvodGplwiJZhvelWCaNVHXfbiqk0O9W9OCJl0a5fta4ajYRegOUfHBl
xyMeDk86WrkehMhzUsyAMKoiMHYoCo/Zu2qVt1stehcZ7eE9UBk6qW9uYWZN/rWjvxvLMmprlK2H
+hvCfvtoMIlXFrpnb9J1WS+cowYRBYHLakk6b+PMEiadJ1Pww2KUJQXNB7L3NsPk5WzvX4efuNqC
lrHr4472r8ji2yrn6S3aiScrIw0ZcOVdQjiO5kN2O5uCaTdMw8kVggf4HZiJ053QfoMcOpBW7u0j
CP35QCQnqbGDCpyd2WUKXMGWYWtAiQn8bN4rOSKFmCkQTFlRMCc78kvqAwRuIQqX2Vn1isDM+PkA
4TnOEzZQPpP8XXZhU3Cr5Esay4oVOLNYM73qBGoQy8C2LwjxlSK8aS2obD+65S8oENGpuu7PC8xz
rS4BQ/NR+xv0DoofYXu8KIVcVHdDy8ZTnNp8WdXUt6UBHERi+bjCRrlNkyrz3XsGxDP0knVVg1tm
Q91snp3iRjGcOb2WWuAKwBZShzN1ztB4xkK3WwPDam0OqyMxEpvD4fGxQuo5To+xEPqx23aYj0nN
M8UmrYog5smI8FLelfJyTDosZw0sFw8ng6IyDfHon19AJHyW1t1BGTU8uWZoWlRkltAdIexccSrI
LAUMBADxiHExHt4n9m3LB2VL1d2IlrKHjHW9BQhXmXYZqAS8d+PrZC0X80n1Lc+w90ntf044c+Hh
/tJNJ3hnev3Q9Cb/EZB4gWx8GSbz2Ww97Kycyi9Ra1413LFdVc4+JC32UGqik0LRKH2bOYkMxF6Q
uPWVFs/rHkO20PmwFIF+2le7MfsiMSlVqhPZ2mTSYS9+Ja57HKA6zGgMc5IQyLojDAlYF173/Tn7
6PS3cBZaOSuJJ3XNevDfaa0UVPtuEvYl+7HzMb310OfR4vmq2MsZ53PxGvu8bi31BI/jD1K5SCRO
X9JQRonCOjmk20+cuIoycVNP7Z0tiizuV1iRS7VTTJWt2u4xkjlKMyttchPemsaArV6UFP2hkwVd
yYmDyafUZqMBy1lS5ANO2dThlcZOlAddTuX7/PdglxJiUbX/pF+THnkd/FZckgVxZlumZbFMwksc
VtDZvh/T+r5yrGQIXqEayd0xuALTqLRxXiR4P3Y/fydQI/aKZ4gsGM67P/VrN7j6087RXjA/BRSH
Q1kQzvZ+Rd8xrUa06ZT1hcIB/4wJ1y/fY+btqbyVXZUiMkC5drmLEi3p+hvLyJ8+lwruBNVwlx9T
m/fUmUr++xks9wdZSZp5KfXdwX2/V+emdiiEyGUyuxf7+xS8dq5XDExMzzkP4CAqmuEgN0N1QYxP
fzxHPwMZcDSi1hKmpeczPvVRkcGEk6LfKbMa5mtPZyfNrQ+ZrhVKXSZlD50x1DZ4vIqvJWXL+iQO
OpnrWrqCzB3haabFKQJ/4dvPRybA+YytPnk5ktnx1f5Pve3ds03fKT1aFfMjSsEz8Bi9ExcYtS2v
ED96ltiRAo1BnxdhsQO7XchmxgCzYqlpgyCAFTKtqLxWChtE7dvDGgGZqrd522t/knVA57qYqqgb
6qfxr7MSaDWCJ9S6GpEKnsp4fxpFVvpfaYL7P8WUL7AkA0wG+TUvZpLlsffLTEjHBDiMCtzC3ezy
UXv8Yn7ideacC7SDXVRGjSF6w0cPMVqoRIgx7+PFRzb/WWj15Oe2FXDfU/dLj88IZo+y6FQigGZi
/HsxQ++JPH/kKlZWJBLOxDSYXtElLMYNfwCWWmcJ7kbDwk+Vk1LswoHROjzKkhLrLC1dK6Aqxg+H
h38qVpKqbiFcMnjw6XXGqiaPRWGQeZTRmtJio1bCoLJJb8FfqkcyavMTIDjBmd7I9FkK0mBtJ0Ol
6Xyu9dlAmHb218V2WXtBhVsdydEZmhU/qldcqEy6FbhMQBxqjgiDRsHHT7EWpK6iauunSk2zwDLE
y9ahW1v1p58uwofwu08ZW/zi69G9Kq+WiQAvSi3R19cJyxYnhzdEkXzAOUup5uDElf7duxok7EhI
NMZWzVjxi5iLVSGogcBK4DFYUGONO3p4npE4YX/6EfbWOIcDG++snrtk/ScHfU83t36Q3SEhpo1T
afA+tJR0g+765J1ZNP8UMixgxsHL3H0u7OeBUNap8dwvDG18Pf/3dI0RadZ+JpL/pe6Oe+9WYnZl
pTKI2UALBk56TRGRnexsqmGbqH1yAe75bErZevoCK793LK2NBsc+rSrP52PP5g/bUAqCx3mU8/y4
j6Atj0RLAmlc304jNiFOeZeGX07tpm/GBSB1uKkAR5LfzONaIy5caY9JHZqawc3etMwY3bbsT7ZN
WxIIT+TvrFYt9EIqei5uhZjTINXVZioI+SF6vwSq4Hgdp+C7QDCmDQ3usMU/1xEHoF5pNj46H/F6
QbxAzBjO4Hnat7FPN8n3Yzan2GwtIHgwuT0CjasI5FkIYDPrPZPk7icKZImBtFI6MAJpZ0duvUya
a+o4H0xXV9UCk2pW+srHQab27kF9dMyfyXE7ofqfxNzwihSkxgvFsQNG+mIPV22Ar1MqVqhAZPu6
ppRMjb2ZoQOzMZ+CZ7Xr4fa7ZgKgaO4MfDsIaPTYnjM4RBbiDp888ZKdXP9qK7EG4MZPxB7PPz01
iSd6BaVzlBR7xmYOZv0mgq+vn1dvYnLRzvCxfcXnBBj9h282/58jfdPmcmJHxj/0nn/rM+rb0wxc
h2hARSUAfOsPIz8NTHljtW2nDWDuwRmIalLFopNL1SuPc4HASifBn55AXlOBGKQOdxR+1dmrhJ7B
42So2kB5HpVkdYODrhpE0DUh+gjGUSP7mbq3XpbD/Js0PsHZxj+f5ws8gjhUnhSVH0IoF7DWQauk
2jxBAnZtyGpcGNXFtPAQd1BG42MN9uQ5UcwdB9BhJSRMDQLjWwmlxHxt/skq1s44z5pbK18V0E9Y
fbFtKPiHICiwqRe246Q02gy2SsMrYRU+ouVBL+H08HsW9OfTbq6TbsEhzHXxx6GzZmj+bWPYPIZl
wmgz7Gu2fLMtyJpnvmDiIJqMaQPEdTu6ZzvTSXOxRVIm2+eHGtP+rQUbqVD/q9iwyXA6EnazdvwH
MQ6EIynD0YPVKTtE0geTcoe81VmcwNXkXnZaB80kDLn2M0vp+8/hUgRwUR5G1H3bese8wPhCB8M3
3xxjNS5MdnlvMEvf9E++3HYVJ7f9NfttdnEJ1TKhbWcqUqAQ0do5be+ol6AC6uOsHZk8rxB8rGtj
2ipe4/8jCCdS+F9LtJyHsW9v1alKkGQjDZSndex6qx1hItI8HhxF0fMoAqtB5soT9A0jv491pkUL
86tZJoIJc/CIQkRg+rJTIxyifbYdKcltomjT6bVt+IsYNUx1oAyHBxAcccjKgBTCqFdtYU4ZeyYS
UcuG4isPBd2hJx3XB/cDRQV6FBHHqa13NbDhTsU0kCF3SLhtyyJX33i5iR4/quKxoVm7SQcEMtqs
dSx2c2FsgWn1zrZeQ1Aa0VCFPW6jlpd8vTRfQWTt7mIN71clXBLS/gqDf0C6yTMpdIA7NvGoULQ8
UHvMPpvXG4AI0KVShT7IKI6+6MdPKbNEWtQEDQB2V4/YcKkLgHmK20CU7BY792V5xDxpMLoRKJ/x
xijNdVsBeR03pZU1MVSwqxaVhUJkZFM9evXL4x/ZXV+UcuQL/HaSjQVd5Oc8QqwepoA2NWky+Qly
iBVQepe3w4YXBq0SweP9WfCbvi6tSTNMEd2Z37Vcui7FhCbcNcyYK56Y9pxyFsxvt5tODPF6DIaH
al8fcUAwPRfFWIiZRLYPW3cueW8zI7OhZ5qRHqK3ExYtzUNUwYEGkWXDbb8XhIYlEuJ0ha6bAERi
zKG3LMCRs7/uIw7Wg4nQu0jAkQyl7RDhwoKcOtOti4e5XAAOKbjioY2xsract0XaJuOcib4oJDCo
i9WAFF4uakrhSgiJl4Wot7agPJj77Z+e8PjpCx0EWHqgvCFvNa/Ojc62U3+rw1BVuC6imfnzq6n2
1qznC+Aky3nhs+LXVWSVPGYa9ej4+4LGaw8uUk9aU8n2rLpJHWEsjDteLe83TbJ8onu8U8FyDWsB
Ab0UsatDXkB61LYV2ikP1tNDVlEEby0X6tvzws/9+1umQSratWyYAjAecS7ZXD60xL50wcAF1kma
eZupgYjaGKZuhx5U69y1k0cG4/Vu5/Wgf2N1MvZMz4f9Zqiv1H83bxOJa2a7v+fpcVYhU2bdmCYa
kNVQ/uyWCm0DLFWefyckAew5l560AiGxNqVqMrErx32LROekxUfm5yTAwOGoRfn4Y1GUgET+fzpq
PMa6UxqF9yrXvxyQrqn1zLkJVeo7cExtNu6NOViPQax8pXYwnLjPJrdsuBSXUZOBU7K4tUJsHUWA
TFPjHuMho+vtH+0nR+Axzz5o+q3PYNjEOesAQUMqOyC4PsRqmyc1LGlH2r6ByG8ex9UXyquF8KCu
ThJNCvEvjB0BvFwTsoNwC7uLjjMzoRuLilwS0WLCOjO1YBUoSxauhL0VFGRgia5koTV2VYQMmkWL
D83FuR4Zrew0qqZI+EY+byPTnYZQmFWHF4FERWAlylGnnrIaIRVfY1VnTCGl8Ae5UIF207/GdV0R
IW2ljW+3ksUhzA89HSeY4u3rs4TH5fMklxqXN/wM4+U2c2xePnHQFStQJ6ONZ/LwlTiF98EFRSHi
p/Q/KhNHYJC1i1Mvndr3BcWxfjVA/2F7KINfdkLgMNfgzEmfRVlOMVyu4dyDrFjhMR79cdzGTNXS
QgDKWB7JVW5vCyeC4gDGogFwdM16hPrBLJlgc8PmvUtN2D7PPR0a9o02tFTG264Ygba93L1DNU9S
sQ8Hq7peK7vn95ILalAhEI55L75NQJOIcAVs19BZmRwjkbiuMFhsQXTt0ejJWNCQ3trRrVq2RuIL
OoQy4EViP6Of+rFK4z9y4bo7LGTdVBtH1TRZ0cB7HSF3p7C+JkzYEUsmXtAv//S+nLjhBmQCv367
EU2sDn2lfT/4F1/UDaXCFVgfcypRivrhtU+VTdXA+wtp8I/Ds3j22z/7sddT9chw0yQSHL97nQzH
2hZTKYabAw59YHF2Wp+B212ePzUS/kY+P/Md+wTjQ1WgeRmZZeOC8eoifiiAllFWSw0iOGKbPX5P
kp2K75WiKn6fsG0hOqRuyT/bIIypoZOB8A2M3UF+zKDFJh0ChDgGjD0Q/h6BXgrmNh27UBjnUH5w
M2hjpe5P0gGx0qV1h4qqoZZCE9UgZWvIRnhUfcDFtvJrzFpQoebRUcoDT9h2v5IZSlPRCB5gRlYG
+uKOtYMsuBTm/yxetxUnap1uR3cXsQ/mo8GAD6E11gnnGOazvcfBTa597P7K/54jJChG2lWjSita
f9j413g0EULtxUQ/XCv2bFAcQLFlgFva7YKN20SgD1LzEzBpAu9uYWD+ko4cJrHJG+OQfS1dLjxZ
Jhf5NK/qne/EN2wN31DiPOWzpgOKWomtrNb5JUx1+J2xBM7vIFE4q84dJ93srxPcN8FnC4Gm/RI1
Fh7i42H9VivYme3HnCg6lNdeVnHn6bl7lInL3+y4C39c+6wHdVwYn/sGbY2zVSzm6KAF1ug+Y8u5
0wO2dJAD+FrJWO0vU4Unimcv6Y05LilaBL+7OirUhSY45aCzMjjJuxnxU8flisGpM8YAEtioW/pr
0SiJN7AJn9X5GD7YsScdnbZsf2LcHeRU1YjhtV3e57TgJ4i1KoQ+Q8KnxRL1Yji8L+e9Nwa/rqUu
sLfBD1H3IlLMKi9QzMfdUQTincNVrCW6/WnuthKGVWaFHRXOnHsHoF6lBZ1cmSlt6L7t2kA2CrTR
ImhHrhrt4ElP7qSl2TwOpK8h2blHmw+Rp6rIr9wtYeM7FO8LKg9ztyMKbvs4hkpFQR+aqncid+1q
LQjxbTqCjDzAQCOhkCemXv8RdBC6dKdj8lNsksDAoT2JC+eqbSPuMYqHjbZOzZDT/BkWITdZkv0X
faSy3WxxxEvjps4OHAkbOPux5uJ7IqhHYDBiIgBtNrIaen2MTFWbQ4F1NgMUbyOR77Tb5qw3iBSg
90Qf3nSUs0iLyNRobgwtAITwdgBh8vgBGDtItk4Sv9ZJBFrrEbhs77KK91GITKvN/pmndkuKPvQg
4MG/TCj4QMOGzFK76VLg8WkuJPm/+5ivv8Fu/BXH74k5PhjS1KRsqxFm941rvJw8NNY5z2fHvUHp
zLJcEA4fwKD0sjBFVJzW/vaf6jtoUij886L4CjeBgd5bx8dolM0xWaVHyYhHPi/WsxlWdUWFqAq7
dHRx2CFyeMZa7VlwP1pOtSORegumrmCUFgtA8g0OMpNBuBl4+c/wDvWlrV+d7tsrLgiVtlvKqveT
+IE0j6Px8zaJIsLZhmt77fsNVNPM/lSYA9pVZs3k6fJe1FBOTlN0nY57ijuc/RqJPHMB6RNisY0J
6usGEsAozpdzLkNt7vJHjnl6qkm8EljI8P0iAP0WzmzHWxze9W9x6OowrB52mHquKDs36rRygd4p
oXyVwIGR/TiuvmJn4eHv/F6pt+ba9ph34v6CQagQrIbY5saTZM29CROmwHsaE65s/kYpsYhujlOq
nnuJ8FuXSn1scOVeoihWoP+oyK+QiujSp9XHf0sQSt3SsywFGVqkUo9uI9eEheHdw/1W6fWALzgU
9eJTRdqRrn6Xa2K6IQKrRzj0vefnTGulHQjwL0/QYv1KCmfklUCcvn8X87XRd/1CqG3QC2EU1a4S
YDVQIeLQpA5bsmsrbF2I+A6HLp6OTWsKPuxSg6eEe/yS15PSQQ/NG/CW6RNsKd6hVBmBuIN8idvT
LBTW1dihfqOSh4Wscg6DKdzQeuzwor48BMMI8eF7IhtOEyqlPfqkIIcxhTdN98+nj1KtZcHvDJa0
8gMB5DvEkdPSfAIGRka1NxnuxPU7Nk+G9un1zvI/na6eAMe9eJWhzT2OZK5Ct7SvwMETpmmWq3C4
LPMRGSIMlq/Ij/uBqxfEZRXeecXX3QN5Q+JDHG2hF2TO2OWt9qoSCvhVQtb6jgA7wq4vCcoM+n3R
T5Ff3x5fHbC5AGQVVMBqkPqHi9qGVocJeaRz4/XfxQx/8IC5+8c0Zfu7n2LsCVCYgurn84J2JFcZ
3bh1VzFz8CjyPKmalKE0qwUUB1tOyqgqF4YNO58R+MZ7CsleK0mizRO4oHXmcYBuBHi0n+OLuRt+
ESNe0hcu5TrnkS48/QflDz/3QLNRVNdFIzJ0Ygdem1NwNLjn2RJYP9fmSJStpKsCCbLfXCF8XxoB
PowZOOdSPhuSEjINy/us4ScDWU40I+GU5Jq3+vFTwHjopHmnVGVNHEgT80Zm6QJ6fcwCq5xdvx5d
x8likGmk5y9PFDDLQ8hUu8MObL3fXVwEOE6XH7Et+/pYfLo6lz1G5lfQM3xNiWznPtKb6th35nap
9tULzYiw6Xgsi/K7k2vNsZuI3A0i4xD5eKkbOYdTCHxnoN0VMPJpnIwWOVY2fLZfo9jpXaMWGDDp
26BxKYjqF7/BjOEPZ5VoPu2MAm4ml7no2MngE0ChPIGyVTInP78WQGSWTxD5iFS6iNsnF2sW5kBl
WX5/gwUO9SBfGvG0Q8Nd51wWc3769NT4xvw2ZPHsAHzRQEBN5Kd1ytoh0Lt8zKa7k+gmx0B8v75U
KKRO7pqiiegT+7CfVC/hyhgvMPDzBuh5yZu1CcOkryEaEW7DDHYecj+oiv9TxFLlWy/QeX1VL0Fb
GuCOEF6PkKnl6fNC4PEgKd/ZsX3iV8+d+e46X5GInQX6QaALFxkbZl7VURPx0QU5nObaNJ2EilY9
SvXJ+vyFZbrwZOwFZvqo8NdEJBdmn122XeJ+GEHxeVT9BCmn0qdd6TSReOZDaZE6aD0G7K2dbZZL
DI4kWCnD0TR0U1qvxl4bEPIhn+m+JYosCNdvtwzajKm6q01MrQ8M1Gbr3hiYxPomYLPYng9AS8fN
SvohhK+bTqwt6n/tZxvBcg3ZyoC6X5RNfULkvJ60tTwvJaIalpr5c8XB3Z0j15Ppos1rX5gysW/b
KWzKEhBeKPIevfT1LvAKLAPzLi/5KgDMG4Euc6yZqHolaGFI6c9oNVSdBdPlUt4pS8ref4NTwAfQ
7Ka3KXUsjruRfhGAP6xtLMJDnIWXHO2TOeFBfCejbtH5mCpfNBZ1IOLIND9LZaiBgf/vc4afy4Yl
DXMObHP/HFyzpBcSxmI/iZ/S/18WWuBcLNZfqUrmL20U1h9Eq7Gmr1Q9N1c/oLa0qevsFR1Rv2E5
eZBwlQIlsHv+Pr+Bn76pRvqCEtG/xO+Z8cCIZn6W7kvmlkLqiXlHgZwxgshaL6bg+bXfEklCiEld
HwNhWAX0CLed2FmeM3/eD30HBRHC8OR3QK2p1VpwhL1NCIm8xWcDqYkya8BBwrIeyK6my4CTOp4R
dEXnBHXbXAaLUrUPbmqhsWEQURFqwDQxUYzGGJ3oUkX7CJKfATPDaihEcCPalnn9FxIv8woSrMxl
t+8Uz8VZAe9qLbqfTYEjkPQjRsTKYy8dP8WEQD6SGtPMXTLkDFlswUlkLOdaJLgajjndk17cstyt
uE/4uamjuvF2haGMJPWsOndN8j/YKKw2j3qLEkdB8CQq3CRlrblEosW2lvu0frTprJSjubfmdPVC
yXNY5hIsquqVCXPhP5Eauly3RrtehP+o5D5Cv0OZXtb3Ybcrkb9Y3YWTAU1UnQPVY2V5fDsnNsF2
/U7jWWXP5uK06QB6C5/egToS/2kMB1MQKoAfLKArH3PM1cMYEXIQS+pAKBxGIqN+bg2x2fIbUsyw
uRAAA2BUgzltYPTIbK1q2sDoHvKilEn1Sv+Ztckra/KatM6RbYFLB0MEWwPk3jjcib/b0WyV6EJq
TayvhiIqmf3E2TqPIyxeUrJ0HadesefgX5Yzm3LXlDP/RLcCIRX5LNN0zc0jzwiQr9O/4VwATmuH
8sr5D4srCTZ4lOjo9Tl4IKhOqcHAPXEWtNgWvkU71vQ5mswD2eqJfm1GFrybjBF2w9i1jEzAzg2u
87fkLFBcbujT4doeJHC9hCDBjz4VJGJ6FhuOUb1SyCklNZCw94pIvHWYwIMnc/fTooWTk0XW/ETT
Z5EmrOV6rziTD+kgb+21v/Wjg3SSbr/8jpyD/ayqmCfeNs5ERP+ACVlf2p4BQAwerB18I2L0SSBn
jeCSGHPlCiOsiBU3lW0EXbviK0BoG5IBtR9K/pvtgPdUKtk7dYnnCBHJhu4dy88/R+J6ap3wWbV/
TsnbwxWTYEYrjoyEwoVPQ8hlUCvkUwV8zx2CfeFV6OUueni0QE8GHJ78SRiq3fDu5YFL7mB6SXiX
pK02/ggHJGe3ASbcvAxGeIX56ZPxXCEnt8c3zQsqPRcz4DSJwi2Th/XUzS3w/SoE2bkhxsEC1tnV
8ipyCoQsfZtd5KdKYYOpRko4PhFQFz0iD8klbofvcB+defqhg2mIX8ON11uSHm2VPr0wHtyRPh6C
39SA9s+y85bitPZ6w2+TzEKEY9ySwfePgGu6qfZ2GbB9QlDWuxXcW12VCdkHOembYXePz/riBgZ9
q+7O9Cv0dp70D7gTE0Cm8/43/IGk3eeDxxQznQCuYycAifxpsteRIwmtawjtL1oLrTU6hso+h/zP
p8zCB91NX90L1ZofPrwPX2wsMzCc1AqMBxr27pvnwQBMnInZEzB6HMAqbVDrgoSg1Vfk3yTm4Zi7
HsnRNB8wlqCDS4pqymGlifX6rdlzOpVF2x9FmiCapfhDo/nJpZ75dYYGEyQ0ajaDIiG+usxj/0RH
wx0ui0VZaU45drU+SiD3aloPret5oPC4oqrYwc5EmohhhnZX22FajNoXaP+TGP/enJ8BnTbKpHbI
lgIiW2dRRay2oyerM+cRCyybAHPjWMOy8QXXq+tFTFAwjqOOJe1FJPM+QztmGOSVrDJT4WqAtP1r
zchhWQaZdYdgod2BU9eYTaSfmd5D8ZHZRPJWYOenC42hV6p4lmEt68JjHN8cCwNObnVPIdk4I1EY
undg6HbCKON+geHW52M2xjpgnor34mrYY6lz7cvsyIiedXvY5hgi2pOg2XfOAuYlMTJTpSo8Zdea
/gULDY6GPTMXYkyn6h1YcsBzKcvwEW7ePCtewmRq/AKfxKqiZr4CWDoXmvLEdUqOccMx8QLFAa3B
vnmOlxRzOKO+ciL5cqtdoY9WhnUjjdnAXdQMmXqz25qn7G8gD/8rPUuHSeD9TkRHt3DzM+eK7z4r
JIW5d3dlGTFSuppN5Qi6ue+9LJG2hasFzICrpESCSeUqE2FXk6ex1h/KEDZzc3RA26mdB16F3M62
SiEmZmzDNuqnsNbJr7P6HtQorM0gB4EABfbBDLglf5l+fHIizeOKwHh5TwtpcHbelKqQhuNaUedC
h8jsIEOGhARSTECmvnU2SQz7/VAJ5/DH501/tFGs2crmkmdxi2frbyZoSGof1JdAthect60Hnbjh
GfBgmT1OIXaAixZtyPZ5BSvNh/EYTCjdmoRu3Y+e2QsrTnn2rvu1S69CxFN6Rf97hEkslpW2EPNQ
zVLJ8FKdO0H48pNZZGHhowJQ+p4GZ9d5GgbXSjFXMmODInjKDNZy/y38b39bMvV54nNvan1KHre0
AEj+I67KJYhM0corUO+2oSJHZjAW/43KjNR94SGEMJSxltfrs/iitnHb8Q50vyEJAcm4exLulXsi
lgeUTo3LTWgPF6hgGOzPki8nw6BJi4k2ZiCQQ8jBfx3ZgngH2AuOx/9ySly2gM9K0SwaxytA8e6d
TuAjIIeJydm08SE8CeOxgz0Os2h7qVQVwsgu1jaWlSGQIu1J6dOvHlF93e+a2AWfuWH08aNLCyqF
+1/iPDtCUC495otIJEVSxUW/YOtU7OCVXYmae8O33KDPZrM55EigYe9jn68yk4zVVHHVF7ULZbre
lksEqaR3c3EN4xgXvHWzkKUz+xc1pu/H0wPOv193RfuXsNlLV3zfKf9k7nSjCHpysMeN8LmxAYQz
Pql71dGv5CVaBI3ObemDAVlG8UcbyS52WFZRUar46+EHUhVr3itERCbszAnfdb0UuKuucofHgVfI
jhc6MGOLrr8N5DPc/Nhpo3XDIfI+4yBjMOS1fjsdZHC2Xf1Aby3sdxwkXGRYLnamLeSgRG5o/r4G
7pqmVlSwr8rzMGqOOO2TJA9R4SGtBz6mlSMNBPMxcvRorbqkwgYFk0Saz5lgG2MOmTmjQyyUGtU6
mVbC4mvOySMYR141nUEd0QqkBHfCsfnewvdjbRvOamShj12Erx085A27S1BJ5ZdPUJ8p8ykwTSwo
JJLorSjBmMbTRvjodlWVlD0+QmvsLoUAzEmkNK1MTCaTzMIFcSvMB0hylquSHIK9oBIVGNyKmww+
nWa5qHJE+EjwoWtAU6dkCaHMhN6EA1wF/+g8Etk6a5rSEngv0N3IFCKMxkPSlriP9DTs25Gl5SfN
zyr76wpu634S9I6FkngvUvFxg/biq4L1J7nKMscGN7nW8hvSKX4Fau/KDgJfCrcnUpK55UBIkonr
yZc3f37J0ZdAPh0rdyMpj7+l0gmMi6COeaefJrb+zO3aHVAws94VO1/qoZLkM6YJfZUUt2Ryt4ew
oiphCj7LZZcIBRyLIkzA1mQvRaQCTGkYZlZisnxPLu6joSFXJe9tfEswc6PJ92SSXNp1Os0c1Z32
UOU287dLIPxLQv6HE90qkswdk5PnR8c308HXQOyMaTiJRSdqruaPllHlbNI76EntsTzYoyoYvc/2
Lo9I9uxR86+EthMyDxwJT1hQWPr++3GUK5AtNRmRbZz+lXsp8InRDtYwAD5jxTAZeRlfOS6T6+l8
Pz0zjZgBBmd4gdwgY64sgJLUBBO26fL1e0prhn6hIs0CdTGdF3vp937LmU3yWIeoyzpXnaDbIihS
R1SmTqLIK5/JIPK2iY39lOJ5w2CbQu13qFWl8fXnlcTLYF7aJvLv2LTN6EAotfXHVPkEyWuZYvSA
cGEaH2o9D66gyukYwhK0Sq8FqXNYJY9HPPX14nogj7PA0DcT/r+HlK69X31zeJH2fa0eWC51MmMD
Tb60lCPR46NLxfyMDQo6RFRo8hXFEzAASl8suHIPZ9COGCAq1DScGLD7y2pFqznSwQxF00edkemD
mHFB+lBPNijaThjPmR4phRuFAdZ2O1GYwc8UxKYJHR1HMSuSIjlP2T6uyyXQgrqpphAr9mY79b91
JDdZBfw5gu9Rh0cHpzukXiWR1P0Mgr9qzTYj6ZGuyQSn/rQz/IQWKcx8TUO14FNV/mblGYeUIiYi
ZyGn72dZIQHNVE6byzre2EGNk/6k8EL4hns3SgzwfMOJEx+A8M3mGYwGyF+Cw/BMYu+4dD3qiZOV
C4aWAWHAUa8QfvP0QWZbtCtbPMMpINcmoyDjwWZCjVx1WF3tx1rBKIH6RwgiU1a9j4t75atktLVw
IOyqxl6H5JuakPjdlYf6q2nGB/bRy5En/3qrQFhtb5xe9zTCUz1JfyzrfrljdtbEMQue6OTnFDzs
5Pub3eZGmLfF2rCG34GWKHgXyyYFCyRqVKVIJuZCrnTcQYDtWdKYIhpHtPep77werFRowuj3XsU5
gRqFVMvGw15vuyRCZwUZRW1f5X5L+ILs79hZ9HU6AvaN4YaOTnXGFrfOFUdPCMLT52Vm2jbYLomi
jbisOLz90Z4Oryevq7gIuYWTZA52IzJM/E2uMBm2xprk2PPnLq4aAaBcmh+q3Mu9YfU+1HjP88Ww
kBIX2LFtEldfonfJhVfeNcnr/Ns6nMbuSRN94+qSl6THj4+bn9+yM5v0U/ZBDAHDuKiGBpaddBfa
/Z+lkpzWACuiTmKPr1zdSOmrgMqgEQvpwwMZHN+9Dxx5GCK8blLQodWmMnPPSUSVprG9fdhh/ZJi
CNzAyp/0hhxBDOu8kTPetQYNXoviCCeb1cczs6gX96GG4+vWVXpmL9WcAdtiOMv1xLwI8hV2eH5s
nTXUTSS364GapEh11EVjVOQK+98pvVmI0gs+bigjCjHrIMo+ugOxyWKbvYgrbsz6F3+X1b15Tdbz
iri9PNeaVxBGm3nwtg2vxGkgv/epO5fNNhdYaOr39uyAtweKr/Ox2ElueVHcUvQB1ivqg3k+iexI
ZscmWs4W5tkfbN2g4x47QsdtpPF0LTwS0vkxVYYt9CZu4NuVqF/MN+ksdbYBwE6+Mat8TG+1N7Rj
yXKsh9ioB+eR8cnfXu+68CVTdc0Ic9y7VE80vkNRN5y1ZL2230nauLDO5TXP85Ro8EGxDHvxvVoq
Bdea2XrS6/gcRAmxs24SzyAkhQ/kFUEqOh3oDB7m+x+rgQacN07AX39wAKNJIzKwtaHliVDvlCu8
XKqhBixigCa97jH1ln44Ne1S3Jc5FgAqeUkjUDg/o5ynd8PQr/Hg86FIO/SqLSy5t8h7SoSAi6y8
C90tQeqy2Rd1xVwV2RXjqjMeRWk87QWe+HzhpmBiYlkGdIsatEoS8eF5Z5ipHvpwA4T1WQzl7Hs3
8+kAVaPfszXE9jPX9cRnhe/EHSD3Dk11Lr0i/uRBOYiK7uu0d+ET5c2p7Fn1WdFxk3/eWvUhL7Dx
KwuLXvBpcn49OR/ZsuXdLj9TuFoKRNbDbSVtCAHAcAcwPgjaNhvptFo/s7i8OzC6lb2F2rQfnvP8
N8yrk3G4HhphgRb92PInojvepbhz1X+IjgKVUdGWQYv6C1Edl3/DQHcVc8dI8g5pzJLrCijPuhW1
zXbx1WeJobZNRPc8WbAKa2VMZuqcV3Bz9bTUEaB35L1s5I7COmcjl+rrj6wd4MJ2SxZMyibJxZJT
b8HNbR0Aag1k+knQyojMFp6FC9Zlfm4tDjxazdXI+0ro7mArUuHL48wNjn0tQZemNhGCjFQZZH+y
i89IPKogbtRs4shkr19EWyfZJZRaUGzp+hcFYuRNQULBhXOeDC11w7DE5UUc3254hvrqE0g8z36H
Rc52l47xUQPZDZh7QEVIY1tSFscURUaex43Mpiqo+e2SeGS6WCQz/l00Nm3l9mKQAhq2JEvMq6Ky
q9dPe6rD2Sfa66tIY6rBdwBIl1FvB3085ce3Tke6i4osWL8HXqDfmXSYxydTCNcSDuB0hxnY2sjG
U3JTUCQMmIE5IRtntBkk6M/DKFaWP95+fTHSdt2nmQCiAi4JzAv8LASmN5fLO65eUaIcDg2XXWJp
7jXrqRidPrGrJgC3L+LoZgSdwe3AjrGRlb+4tkwxfG77D5Wok3goGHDXnI423da+SCm5r6ud3W8q
l2hWS3fMxJktnYbpZ1nm2g0Y0ecitaG//vv8qjMjV9dnt5/3BfP/5u/nWmgoISuWxYAnwpKJZ0BT
qVqm0+oI+RIPB31i+VbMgeeILZBsQJM6Kr30sThnmpnBB5MEj/j0wOXpwouq2l552CgXGh+76j3D
xT+9dS7hEUUKig6ozzFSY3sWPBXiVkztb+T8sIYf0nXHX7G9AhGKsChJYPBBrPNG/6YSdWWY/qO/
t3TkcKzB5jt9Fzoq7L+UW1hMqF8bHypJrvEuF1N0VsQL6AoPFc7+ukq4wNH0cEJzFmEzuZryraLS
3aqYnuBW/cmHOC3jExVb9s03jfwmFR4qjeS59cNndsAQ4q9EnlYUworjdpQFpgfeahn0e84zmFTu
bF1qzEnR/JDJskNn+bxSuBSEDeEGFhiBOVD7JpyJRVGqdG7XIDvnzVGsI6iPIjmQ5McMQCydaiOI
e9S6dYVBOXN5auBws+daQsWEPB8fp0503p0B6UFhgW2Qfzr8jMTjdEped++DNVTfmq30JS+Ob77h
3yXSUw1CEojw+U/E7Jj27/RbrtATFaZjOyCCeifQrvNBTDE4Msyfz73tXm4GP0ZuJ/MVwcmnXxhk
EQuKZp+5ADyZTK5cAsmuxsimksYgTDQAYEKYQMv/XR5Yuecc66CKnsWbhITYZbae7aS8EPapYTes
EXqRO44y3EME69Rbz/HzCttJ3Dbcc0A+hdjVDe/t6kVbX5SsKEfwwLEgBcvRjvscHH6dE9OmGw/w
jS68ydRFnCW+QKrAvPgBuQPK4yGg3RbeV7bN1Q9B9tQgKgdbGs7z3bJTAw/QEr7OxqUAONwkU5Fg
IUQA1SUoAzftayf73WwsuU4J0hvITEO07D6oz3WuiFZWTwTBKbYPp6j7Im0TLu6NS92nRc4mXrLs
RBG6vxELppl8rSGvPquWT1V5V6lYoWUMbzrxWdhvJk6B0DO2OiOdaHNzvN1ZhTg4y1RWqrK0CoDx
GH0qxc5GjojHzqKWrQfPHWdcPbluMWmV0R7M9WdMqqJt3J7diAf8FvmEnjp8X2B6Wx2obakEhQo0
DUXIFcDm4org2xvLhxdf/sgtzyJw02xQPFXSYuLS7qSNiFmAZfIjETZrLPqj3E4uUQJFBLIbVW07
GLxiM7ms7YhSTVEx6cF9ud5QbiRKRbVmM1LvI9GfyNgoy3tRBWd5rHWnbsWrfaBxYw3INzit944i
AtlTBlnPqMrJcosRfE2nc5yOokdUo2/xliUrVujfUtfL0cpyfpkWG4NML/9ga9mIfKqrNA5l8/+j
opAVsl8qatdbBvc7osYBrC7R1EY9nwLp8hl/19KIQNW29LKp8PghxNJUZSaevBsBKlH9SpS/x8Hk
lQT8463KzVvFEhCWIDMGwXgdD0mg0BoYRLBQSNlebSf5tu3oDVjbv9UEL60nITbxqoomto5mDub0
pLD4VEVU/nGtFT+IP3vX6+dQsHcO17+BWqJiFHmlBlyUf4XNB8XRLLo3hpAMLQaQWO+PgJ8A7/ap
VpQ0hLVlYnCBsnHF2xUkgQYv8DenaGC4eOBWr7MPQJXsXBc9biKeaHK4F3aXGrtnyh9CaiaYHDC0
gdPAdeG6eBRxayS1VyI81OMUPDSRnnbxOAvypXwD4/I7ck6EcG747FL09Nz1k865iKDuWwYxNBuA
SPMkrFmaeSG0XrSjOhvUBTYrdsvtznRf0pt1Y9R93El/kXCrG/xQ7EwGMtJEX0WVvgsH0+QaB/W9
naogoeN+i2nOl1294RyWEayoxWfZ+lhQZ30+R8gRaGgAjwBLep/vhgx+lR0h6rb1QCylHMl4gHw4
J/3GC9NePjZAdEA0Egsxuc3XwugTWAuTrA5zGofHhWsgazT+SSbZ1Wes2CoDXAEPST9Rcmx+/6wd
rKoGpD7IrN74owIAlM8iM9bGyyCJxflPoCKUKox5LtyubhWnHlyCtHIfXyUakOeEYuD/OAOuEL/H
OlJvEXuEq6tsiUPeTtSw+L3Z0LpwqCea17RVTtWxlEuZ1qJirRE8pCpIW9XLAoiLFn6B0rX3o0e2
E8LrDsGgWs1nUxY2O3mj5sDM5sR3IK/AIenjuRlMkwL18jvdTQm2UiVPs3Ztl7mApODtUj7Jen5D
whGsB7syWKX7B0CMG9V+gy//JGE8sfwEQkWQULZoR9hK4Bsccw59Vr8gHpOP2HErP/GkCrYbbk6l
G+LSq3Aix5JwTw5cU1BgZAXTKX4tlI+dCNiVcYuFVxg4Ev2DvomebOJ77xD3mpHM+JEHc7q9bdM+
p1ANUrl7gajQ3Bi5ErDl/V2YWvfYkJWmyhSq7Rn7IptRiQJKJMQsCpiLx7xSz96tpsIg6Cug7AAe
vncuOngoOeltOMAxjmpEGtnCysvOxupeopbpD6gU3TlJU7cAWO5WKOYFHUqF+iVjLxv5SCEL8XfN
HzqAmI1aeyHnNLoC59+iD7MhfJcrXr5ZKTOBnDhKRe5sj4VS1QX3xjzQBaosSK003K6sSau7+3O/
po775AfZqoT1ME4yp5DyByWxinMuuQ6U95gHTceHGvUYPblFnmHDki4uB+SbqW3D/80yh0UHC9Tp
lvZRc08wYxv1kqfBH7SoSAQ8L9RM61a8mgD7Cu+o4q/LiJdb5E2MXsZatf3gtbypx0Kyb0WL1EL+
uRX1rAuWDx7nR/2DhVrOgZI+5qQszMyunRBVfGnKTmUA8122znh1uXHhxNm8Tq8CZwrn9xajfnae
tzt9fXRuaYF90NB0Sgmk4jSEJWMFLiExYA22dF/AkYCqt+grxH017OQHloF0Jwqk28di8moj0jrP
FA7cF6dI2xEU/OEcppKdnYIMQdtSSFDxy6JiM2Y1FVpv3ZMJmDhqMGcVYH1UqVDrVelT+k5CJLpf
D5eb0X1jHBE5xhRozvkqhXhxyrBA3rlXCHFp3seTDicMQyaBii26VIyMQvwSGjQnetV64sOnifnY
S3Oq5s/kI6k08GyMLTZxETXnh1RyfKFYhhD7iTPdvJAxHx392/tUcw+ajlZ395J9wDOf2Oo3qWFv
/dvP7qnC0qhBgFOttAKytiaLo1zBGT5jI/wfaX/CRTUihegLOuR4JuT6XyRqhCW3NVGvJe18QXva
m6yc+z8t6mlS4PyVOSD6CdrV/Sx5vv9/DRIRACJidsMpwzZPrOcYLE9xvJdOLSatIZ/fJ/np06yf
yUrcSqsMeBt6LaGwlocCZrcNFqg762IqmwVCS62BP9CMF/W04yfkZ17LOa7HPUL40/xBl7dNfxkP
4DlSCQzxnYzvBx2kjsUNaj4/N49/suenWUO5/40MNp1GIJ0ZYEd9wYhI5KUuKcoO4eAaXwPwKXbW
Ecmw3XdTk9N2TLszeZuWAC301GfzWfM3ffIWLfhqEhHHlEGJIaVFTZaFQvC4BDOvHuigRNUOHu4u
jNHaAui4SyW5Y8pJpAlH5AjL20CVw68SRMgAxa77pLsXzhFMGN6DzJ7sOwink0qQnSl0TZKO997g
OG4y7aJuMiuyvpXLXw6uaTkBV1nByC+h6QsGhy5GELnAC2FL38OuvZIH+FaaZfo9qtj4dOhNlxBk
24yS7/k0WVlNlkMqNZpv83D07evvMu5T9GP9hnEnblqIzzpXFN+s8c0f1mwfgQb/Wqy9U95A7XbB
J2UDSrCoSwnfjbKBS0BqX7DMXAoRi/js37LyQPsvZ+FVRGPvQWV02fsvX+VmTHLRl3m4MvISQcS4
m0m5hc5Ror/8ernQ3xv/Cp+GhMb+pIF2Dq9+unOrMzYl1G1yRiVD/MBy9NVykZoztMUxEeFDjrvo
gIOVMbW/5Ac1OzVLaMGQ3Iye1ZCAf0Mvts4tdhy+rgREIExytPH3aRobmylYqBDbL/WJ8pjg05Rq
wEQYwqzkQWxu6OHx0BzhSpS4dp4ZS8Rz17oJmkqAGdQBaxp6133jfxeKGIBSaQ8CmRzadbsvAomV
ndcS+TNKgxvkcX0n7CyXrMhDBjnqh+xXrFUrCHEdI9demd5BMrsEbXnBfjgqxwNwqrd5qETbrIZQ
2zHqjttiwj2KiR2YkIc7DUDgkq7cewFsEUNgkIyRBepg4Nbd5fgyR6Z0xS7pZfuuO7pl05gK1Giq
/9lSHB+H4D0HImHZ/MkLrmi9Uh280mTt9NGHGLMdaWT7dnTh9Nfa9ZHzxmCt8khOYn9HjHDA1hwN
b48OX9CrWk8kjLS0eNKawbuSYJ7AFR/taz29MGAfcme9/7IazmXhiIOhew0LwbF54bBv0PoGePsi
2/7/DIAfLpHLR5WNIAP2T1GEnQiYrt7RqOAGbaNBhsTvwtmOADPERUCPT1i4A4p2jiiRsTxju1gu
2/jIJfYcXkbXAewTZyZnWZ7cukunPFRmj0hsgDmC3vlV/E4JlCrVbhWiioGWjJagbuPzYIb2r6+J
0qmg3zH/2eRvH4zE5qhNksn+6JMwk433a6Ojz0q8dUFQ13uJjQ9xI09E4GHQPo7VZ2yNHeVjHZ+C
S4o48RENmsBkrgzXd3bL4zOxSW++Ro6z3dCTgha6gk+sj/JT9vslYDmgtGHHJzmYS8hrPKzTxfir
mYFI6c94LUI5hyWEtKwwkOL4uwc7pj7zy6cfYnOrE3x+yKAHBLY9dUbNiXYr1DHEDdWEo+5Yl5sr
axJsw97+NPeQ7P5uDOgTt44KJo5EUjCI0Sgx+U8rNv7VLtPIHsymyqhvxMSr9HEJ2rs5BrZ9nmBV
5ngBl/1Q51JdI+Vrr0onOuJ4KtifXQidVoelB8uS5o/x99KaBehgH1Y7IjFAAYa7q/QXi4avJNCz
1xy8Vp21mrd3t39izDXuIMR3MnzjcsWdR8bqQblrh5Z3iyrXjac0HkrLLEko7OsHzWH4A9fsrhnI
I+qQaeZSqI4uqHpQDTWBc2Z9jNSBH6qG4NOTCTuF1kqc4OsHl3H+kZpam6gi+FA2rt5U8eZY61d0
xnIsxsOwLN1PIPfC1AoIXk6up4/0/gEJaDvm6fNVowSNc6kmdlTcW6BxoIeS3mQhVJeH3C9JqrdR
sxbOCpxQ7B0SKCz7bsoXhzEjfyikrLscaqmxCjgRXUA93S4kDQC6K5RatALWkGjQfB/24IgRHyi7
Yit/b17Eg9cd0Vt3peJEGOlKK5Uv/UCNWAwElLWwnE1OWNLv5HpFRUiyTwRjpr07ICADjsBx/w38
RDGCB5Me5+FM7zM7CzaS6sHzQUxvbXtuCE9v9TZQt1FEHyaT447WvC3YG+QPzeaw7HJ997nErDTY
QYD1np9SwSlF7vTIYh/pW0AwC/ixrF0X3kbrEGkghaiUMItbPGr3qcwCRcbiZL7QIhQELedUOvd9
ajwfbG0MQfhn4oqFre7XYc0b0jhGBahNwa7o+1YTwGs0Tey4JLItDkZnCIrp8TI5T4Unsj7PcHoy
ly50SFhujAQ/37wq3Cl+BLdSbrqqYbyi1vBBPUGNlL1Bubtby9I0raq8wvRlVIpeHtQ40xQ7fq5x
KzooRWGbHbDNUwgJ2qJpUpHHaIGc54FDE2D65fIK5RAvhVEZSybzLWWX/bCfflGz3fkEO80gM31X
LBlryauWsCFfB2zrQAMo6Vvnxhyp7g/M2WyJwHikM7VvDwfF/kyS6oMp3q3a2iKM247brq7gAKIt
PoZXOI6MGg1nxlTRizA5aTpZA2YvlyZupwhRjTKfoVvyS2WW3rAdVC6T7NEgdEZwmV6f+Wh+5JjG
q4iDT2BWbdmXq7Wj3dtkoBPbF4HbB1EJ1NS4Pcc4nLwbMxR9Tr/mAUXPjkV9KaYDsDWONivBvJ9t
VZULgCvnRf7RXKiXL2gxH8AbwDi/fjwenQ3B/C6R2ru+Pm1xrLXfU6Cp7/VX8HdPGA5HCiTpSfSe
nqlPPpI7u7nt13v+3LOuVXY92u3sU9YQr4mELr+SMJZhGijrrsvMPsCelDjVEfI+JxZAwMsTJnRc
X582TEVLRrBtXePZer2x7CjiE/sw62sdH4ceXpPnP553kCKbUtkdfObk7ckeXSZYCFItgB5x7kGM
/rapDqz7dFqMX6QE7pakFe0JGJJj0/cOnIzJ5DnKjfp/RnThXrqmepQdeOf4v9dZ0pcTCXCq56I/
5/IxwDtrjnwDsqkO2qToyZEMTJbP0idq+qcAvTQEf3oayFFvfXfg4UEAoRkxnlDq9AJc+0cfpFri
d/2LzQ3VUtHMhMlXr85y97TVK8e1lKacEES/bKXoGmUG38UUKYszagAO6vZPW2h3oAohOWMeH46q
3RGKfX5/poM5ZAwRnrEgzZf0TBZrZ3R2G5SPIsP83tJ3UARvpA7lykAxsWnvJWRc/LbNNY9dl0jf
UgQlkiAH4umj5b6Mhe060zYkt1HULG0CjpijIthNavGGbfhcitMfX08bIe1qjbWYvg4jh80wUsPG
oWyWYDMm3lnNXeE+x34jFXDC+AqJjt2Dxi/l3SbEZpo8CU2W/SgWM3O23dlExRj8dlkYALWztkqE
MlWeglWS4Cri1Y3ty6JXA1FuEiRkHnQormu5fm5MMs6SthKyOXv2IkKdprlkZLW0rDSKlmg6Bz0/
jB+A50tKa9bOGFRGNqQA5wMUOn/mAD+qgiRHtQD3fr8VIrCzDJw/MCSZrL/4onJEWLbe1lJvN+IY
Da9suci2qtHkExZCDURHMYtY/A1dHly6yTpHKZ0BuLi4q4DA3ftH+GRqhHXgp7DqGepYg9kYB3qi
bQJH7wGm8eO+dQ+qDlnsyJLdQee27iOF5OzWmFgmu9mvAKw0ezUMsq45AY0o7Udaf9L7KAgLMSVv
sB7h99PrNRBozIVBWKuBWvXtx57Zb+ENKUUnm5QiSra+jlqxv3BD4uEHPb2GOydk/EPavdmJIgKt
TF+/ccvI2aOJR9wlc/OgZt8ELdNY5NPe3c+6z5QrRFogmMTpEt1CJm05QsoZciUcYDFRxNRapqJw
WpDh9MoluRubHpfc9zp7K7kiFuJG4JxgyKM6gobLv/TsMRLY2Iu0vhqxVH44CIvxvfK5NR5sfJkS
ZEZcqDhD26gswIE/3a884ieDItlVnmEw2o8wV+vyYMd8133jjpaDv3wrnkM3f7Ax4wxCowTDKRd9
V5Q2ikgOnHTupvY1i5NoYLqeBubUlLv3BaCetfUmsfxlY33VyCrUyiJAN7AfOATxYJ7aRQPec3OE
GJsIor+QtT9EBtVzu6rTxWLTfunAUIEvfnNMooac+u/G3wTq2v73diu7O2HGEUsBKzelVMSyBcVc
/fsdTnFSN13SU4X8P9qcKMrZ+8uX8MkPiVbsVO53spOjNSo0sul9SX3bbkCPmNRZv1J7+TQAkwCc
s6Hz71p5aiT+PBSks9bSXmZIa5SeIXTNhE72gTzH9sE4cWmbrk5pPYXAAS7jMTWU65VPA6+KlJ0/
HDY8ZRKq8IConx4whm0eJSk8AttQPNPbZlKdOKWMGvgpTCSW5r3GDfZe0MsrsUFYuf9usgDFzzAe
7ehHxCM6BkQWCsnqNt8tZcL2NSwcySFzxMy6UaTVUIXjAHUjlElNcE9fWu12gSpXQA7j/Fby/jr/
v/VRzGUtVSZm55qjqy1Yq4HRX0GP9SkK5f/zu5JuAFSPDAwbZDepAKmkdZNFkzHVMI8UKyKCugaC
vixkKA9A4EJT8bdzBuIt4URw5VwlXjsPZboAltkYIAzrrlbt5I6P31vTO/TLKvub7VHW1OCfV/Re
dOOQOVMA3gzkJVQnfEuEuSw7KdsKZEOA7wqFAwkgZuHc8qImahcwGGKvRjqSFn0dWpFEWUFgCwtN
b73+ys1rx4hVjx1U7ORUrAW/gwlPs7e8Jd5L8l6NDKoEnZP+jjlHj76PuwAY/YpZ9t6bmHnvIYLw
N8buEVXwahET59moj72atDp0+7tOrr4CGL/W4k6Qw1gwpLP7rjNb/Fk3OVszPCbkptuX/UndP4if
Vmuna5nSOTKebtgWkLwUuAsFpK0IJh2+tP3ELdjX2I+CIVwPsVI658P/XWdcreL2DmFtAvB+UgXm
3brCAD0lzSO88HPRAQV/GdCSOTPUYhwlmdHUdD6/2fKP/0Aq8r94n/SW6EFYyZZqULPp/LxcAv4w
pVa0x9LPZkepKy9tOqS+DpM62rXMGpoc90ks0yV2nuzuOL/48paIiVz8Tfw/Se0K0e47vQdj/sTu
ZdwgWi2HcUwLJA5X/Du3nWvAk0B8SABDdO1NhFdhb6t3JefMijEL9lrRQwqXpdLIib3672c2uqnq
gJyOCP7WK9/NofehHle/A7PESvBsXh21UkvjEyG2N8ZNVmyLoQLHX9HnpmgA9rWHQye/MpDFwomr
KoTfSHs0rb3YDhubRExsOhFsdtMBA1Lp82yZuAq3TbHsQ7IKINvyVk5OcmkiD45vc+vOXWgMZPBE
EbBECjva+HhT6Dk7w3Mng79GMWAArlIoIg3Hm6A9oBNWRLMD675mNq/V5e3kZSSdaR6Z6VYMP5mb
pyg3vBrJaC0jotHsT1pViH5+RvxVLwsV8SbZEabXgKayS5IwpPAgY5gcPb+sKzyix8xpnH6I2pgI
MawQQ7YKV2PO1wJNFe1DWrFkOjV+M3A3zLC/zVmAw0uCKLa+ECvYAKgWZRJ8c46J0LWQMS848tyh
olwDSt6CG6oDCyxcQ7fnJjy8y3vc10M4apz2I1EG1FqHqhkeaxwszfg3bU1Lj5b4vUQYLK/2ek9F
ToONyjzLWkTgpfPmsXBaX8gn2xDIGvYV9FaGyoW+hiWcOajyjxfpWcB46dZyckvXLrhiKWA517cB
bW3iEcxgZQOxY3nxqax46KPz0YFhs/cH9RczrQpPkCqpyBX5ptExUGtVJOtGztBHJ9QUE4td8xss
ukMwv2IxFTRZYejSiRfTyUpcEk2YFUBGZKy+j19NAg1giJFoclNFWQ6mNXn0zxTsDFa3r0MKW0Wt
Mkl/8E+rKe2iYbLiM6URHrfNZ5Qqy23jRFkG0bpOGn9mneAyw4U+JWkJamoi5+u33/4Eog4FcZq5
lcpH8LVJZoBdsojE8wzlIlVGzfvbOXkphEK9QJq6YyDTbNMKWM1UmjhqKCCi35Mgv2v+nm56KEmc
5XAfkQnrXjP/JESU8WBacoqSQQKI0UiJjsRc24UIy3q6P2+7jzsNEhZ5zvGu3l3xEJPjUt2OtxVn
v5qtYPozPZj5E4L6sU9l+INANsKcFJ0mM0VsKOIE6LJchCWh2tnG2iF67AHhIdstkfZlAj1pv8Bp
lCoSSuNYu8TK8GGcUFA2aHPnR4dWT6k2mlPo5+H1J+0u9IlvqTF7fAZc4eNhsua2UHlMWNJRijBI
v13VmEfarh8MlYZSTQrhfCeLrLQqUhCR0k/KmxSBKAh9RvQuDR4Hgu11EZsEyCFZmPcv0ymGVokv
cXwVPiywRt5NVaNyGiiio38lXcQgqipEMsiQbx7jk7Eq/kZtU1aY0tErqGmFF2uxULqTC6SXkUHP
KyVphPs9ieD6/PmlU6gMG9GrxoH4R3sXs9VMpiSWq6F2LX3sJ0cYEPxRc2PhoHePsCi4Wz/0qlud
V6JdFuKJKntNR+1sMAuTfbU5jjBbx6jrm6r+xTYjXjFOBezSNlfVUEPt/UzmKELIm3tsYJUQJlgu
duBtPpUwZTCHJ3hmpz5yGFvV55SJRNHURB1dODjc4UZCNml5lA4d2Ll9KYI8lq3YmLEu7qDwGYmo
nXwfJf+zteiTsR4WWTRQ3TYKD0YWC/K20K4WO1JjB27wDv3e41hd/ShVQ5llSyNjvVq4uhaM+BgF
4Ik67ik06ycjL2oaIUYq6OtXx8ChCY5W0MVH8Ckk+xbhgRnPa5UKegO8OU3dzUqddbscl6MhSmCU
eNhPELOHKPyNrWJ/Q9An7JQRY3e44vhzgDprxeURWPrI/TUWvw8x5JOMCCGXCDUQThpRpbcUwwap
WNEWFXnWlQBMoBpMpYcjnpYEAprryf694+h9nLWVe86Y88grkIGStpHcMhDUF2AwJKGBUuq6aecx
8+OcaAkBtiPxTfDkW1FGJv/uvs3B1Tslp/wpPep39zbe6BoY1NBI4yKZvXioDh7zpkfMgyVQtP8z
Ccwt/XUfQUSP4b03Om5ej3uA+kHaANw1dBpO/txProIoge3fUw8XbKjAcob1lbE0W8Q61y31nm0d
fr/bq4/Zo4Hu2ZrCWoMS9Mn6Ojod50enaHR6AySsEnbx2dGhxmlSp5gfpnO7NWF/rp0yRwH8yh9A
XeMHcByieSJ4NLtOx92+DLv9TYgErGT4He7I/fWuHrf8lTO1Cj/j6B0E8MoUAyRQ/XMZwixyDmUU
hZb5IoGQWyVN1r0wJdqUcGiz1ajPpIc8UAIufqTh70Pl6WxM48/FAaQHyuWm8xmqeITQ7nn7ypbX
IUuXgXPTX20pQngpIXBtjQ4sTy8/oOIFGvltELu2xoo0QVfD+x3YYP5U35mZYNYxJ69gNDo6ig6R
oxFfq8wLnj7KQwyBYAjtwJNAmt4xSgDCpbiaZTd/R7arTCw9HPltmsP3yOdvdgzFvYS7ixZSg9Tz
wP7VlYddRY4AByZ+NZtWjnsVF8EwCPKETrIibXEWa24kuuJsEBrwMtYyKyeXY4CMW5HYac5HEg50
S4/7zGzm7xyRWrqiYygqkae88BCfOrTYTbCJUC6Em3YQh1G6D6Ftqs3N2DgClpNe8tkDDU5F2cfk
yS4fgBFwJU2QZdR02Ub6/jxdZexAdpV4LwivCfhtyKwFsNiUU2y3ETdVqx4VAfCNRFZMkMpg8DkX
PQZD0z6qFlsJk+ddoAe5mN0g1dBcfSQFVnokGj99wB5YL+hQFMCid6eztrhnFHy9/fOezX6EhGzl
py26HbcvLsfZYkRnL5XmWaF5O3xeJF7lCOAyViecbAnfwOYxs2uDmfoynEYewQyK1ez4GwqfgUf0
CMr1EOUegrVkET0tEHR9Gf+lay4Njn/R770wR6NUJYbvL8i/qldCIUKR8Xex1rGrl2tP100ge/b6
mDIGUWR/XgYZ8C78cRbUtnCVyK9VqS0KtxUQGJDjIGhfk4BBHXgOrqCtDPEhs3l+JYL9imZVQwWZ
p7HNUSjOVyu/yiNXMGOGCPA7S7deoShgDwlH8DqLAD8IvPsPeCI9gJ0bkjcnLfIwqQ2KAM5YX9r0
rz0ffgs7hRI2P3f7bSVcmum++i5u2k7TIQYSrkCDNhYgUiib47I+rh4bol0/ODF756a6ULcTXdpx
puRyE5AwvMsNXK0g9I+wW1de553iVBfUsYfLoEWjtik9IDKOOxmuOsxWWP+hQHu4Blk9EEATseuF
xyxL0Q/0KaKufoMyHvn47kMwzYcNg9u3C2N5XCTCibKeh/mCLIEdjT3ZETZAJnhEpd2qzDE3HN+J
X0/AXWxmKJMytXNror5hJdBl96XpyDyfDzQqHj9+YLf1Yz+jibgKnXvUozoyEVT00vM9qo0gCEih
VaCs47u8SaShgpcTX0lG/h2jkg4ZHbOholuz2X6J7BZQPTsNIRgBSTGNvYeQHd+DQNwYdGmRNzgs
k4UT/ZBdob+06o1FJkuul0NhKy6NkpQqVzzhG79KD/4qeiwH+Z04fTbKuveVMX0mUNuBv5lIBRLf
2Fy61fM5D9rmOHVZ5kRs5UiCqmtCSz9jznolA4LcTVH3R2ISMPYtYbn04jd1c3RUkpMn0cxNZmw4
GG4iZlHgkHjzVFAX0xjHaiXK9sQXyLGmTVLgFpC9A4TUFphs8nT++xOyVfdVUJAlQ4IRLVc6zDwq
3MNoCTAENA5dh+3VnzOUAGQpM4Ht8nOAELoOFDz9O9P8S29dJ62Q0G/HbXwPC3EJ0ZWpfoBEwtfn
63308ZtpCegvWc8DWo2W31KV/5XwldFfLfL5TC4YyjG9CPdkxbn5XNhXo1a7tzAYtTna5i3L2gd7
DDiwCpxamtoicRrlR/k3ckvAjQGYjdvkVAOfm3qxrwwyg6DrH3U5da3N+UTzw5zxRcGAZyAQlEs2
QZIQSplHvjElKy31GMuAhfO8eYea05fy9GOurd+7KlGfuWO1Kvoev41KSNm6WLYgwbOL9zw2um/W
bUwPSge/mOb6Kmm5UXLdIwDFxsrHomjRxtkci0nxW6uQuhdAAHWbpz7lnFgxA749/HCMMVYfaa6B
2yul9ZMFc0oD5q+XuXnxBA591GdhVih5pAkLNbwininTFr2gzEPdLCQNWDr4ONFlFM/g3Gx2XAkQ
7uVTeR7pb4SZ8xHu+V5q047shUVMN9Fwkcfce8GasY5SEIxj00OWNL7ZbWEyiECr7SMLIVV7FHZz
pv7oD5tmaeHXpJXWDe+PaAV5tMJ5Wd8OQFtlRg1PbLUbdlY3UDRgzd45zQ0qDDrz8lUGyc+ct2rH
IAK3mtaYrMB2HR8T1jAqxrFJALiMAqERRRNgpQRRg5n6MLibFDu99INxyOIwxBBGPCepK9CDS+5R
XOmKTlvQkWyJ3llH907KokV5/hJ7OtP1Wi+CbzNmd4bt8hNFIQ6LZ1fYbsgDj/m/dI+JE3xce8U7
G3gZhkf/yp8MzSLtMpB/M8vQ9CcczksNl6Kk/BgIdgEs/AFzfXP9kSWXLU5pkE/9AIBUAsMkTKrA
2wZgZBVZ5YIJeJsq1JYfBHQ2D2UDwHqXIErNh2VqYL12+Nt+CsDAU8h0lAigf08i8bht5mwd2BUw
lLvng3O27WAvlKFPNYeXL7l50yeIOkQzcVvtnUjtH3VGqPOVoqnfYRzisfxOER8f0cqfaVj+3rxq
79DJBsbkEBG/PFVwZAHAgSE8WbqkCgpw2zU8JQMj+cGqjgH48YTtJBacSTPLdyUfTATSunDCzpGH
lbLFGfNSB7gMphgHLutV9DBv2Os9tzq7Wd3JLdTsUdewtuIlw2CrMY+PHlKDwESZROAMntUukg3Y
BRhkqG6IAcniYpx8/ghhNfFzQLkO9aLapjqJX6Xa0AlrrLWB3z8I9sEL4pIKWZebYGt++XlG/a9z
zT7W9EuHJNAFFQdxUFx1/K45puS0BqJNLSzfhr1v1v5QQJsI221cUQfxeSfpNg2gj//pmqmHiPjB
Nxj8I541co//I91ze9HR6DZtRNGSbw4r+OWk369l8CMSNhZ+UQB0hmbDkwfcteGb1OHIJBMCklGH
IMltls6qMnHhtCvMELwSGzVrTwqIyPi3Y0TBEWdpFO9uqidlUbOMVLJ7lQCqU6zL7ekRYB+zusPa
XWBDZom6BLLa3Cmw8Wp907d3bc4r0JvZI5EnI58gi8vDSxnymwI9jfcNSGwJWNaDmSgDDakRk+NQ
T5brzZf534JWNthmQWwHY3d3TfcqKJan5caKUlsk/Jdj/f+1PKVa1ghpS8WSkx3Jd+hGGMLRFYFb
xNzMOLXzbytbkQzlx6BC70aHzib5IqIpQXY4FuXNLBqIUULItOh6ORmZ4g4wzPXUqGzi5G7BgLRN
ee4Rm3NEkMk5W2OM61hJk/iPakkb5cAbX6kE0NMKhgj9eULNqvzaJoiMTv15o+7EzhcXjWnp1Kbk
vH4h+lr3RAks+R8Pc8FBe6z6j+EdqESIfVPmGNR0jzUJrSCgCQ2HNZxEmA37ql50bs9dKl6cjcAz
XN96RlAGTTvanafVg3yXjSU0nO/YcIFHByyBQHLndwI1VxNEyBIBf2D+X41L/+YdIJHv7qSQCiyi
TTutsvEVOxStGfXa0aDqqWCA8xml8vU/inl9XrajVvJ2fZ8UJ9Qwpy0MPVetLZXzY9mWlzTnBxLE
HKK24NUhEWmp9b5qB/XNBP7s1qcJBNP41m2fUajcsWShNTyKFlG7aVSflEjRIMQQH2erFyqCzczZ
eknUZ9T/aeo8b6ZGgc5bsOoISdB+A8HJTxaWONtqVhI1HUYYo/hKgKkDPJjANGtyf5PsD6DWLRSO
h/fotYDCTO/Ta2wqp0uU3k9mxhiaE57xR6LHaUi7bneIxd91hUOXyKJZTaQ7QEVbwuwkNuqxOxiD
moRn3r25h1oITyc8zlh3dTiiW06i5LoKE01dwKQ85jXZ0MtUMRc+MJek7URAbZPw28MV08Fwvfzu
XSdl8UC4hG1rG3vXssx3w8aTjOZUEM264sHbpdrA6hw1tKZVzSIi480pAcH7/7Jay8HadKMdGb2Q
xHMKxqIIGUwzEONRRyMlaPas4ysPhaO1u13vgLo9FFyxVpORS9U2veN4YhJk88EfPmFQAHYJ2j/k
CyNrxV8uSqz+uggx3TUa6mmz4ksEHmJrZxaiX7NvJ6ThtLhFTKvnYYqy7xmRdi/Qga8hM1X1pw5N
FXyf/kNXbfStChHKfpF3HN4xwGZKPmViZP8yYCarZA6E+IL1iTouh3SFkJXDUrrm8lMR8D3Jq5qG
kS9m4Sm1vxHW2wn4BjMyyXuAo4zLOp71Ae4b5UHNzYPbEtA05i2tWw1ZLGiIsDIdg4wnFWczpEvg
gMEL7GV6n9iS3Jn3RCU0Uo0VzslVJXRIbx9EZloFQUPv36YMGfOAIyAMv9gqrs9d2e3bmLQAPS4E
27sPuyn0Bk4tFJhjV+VQXVJ9hHau7ipS41ZIsiqhZD1QWEomljKsLToWquOMJnpA8g7YMmjZxDuQ
ZAgKLWzTi6FC3ro0QkmceNp3POi+lbZ9BdnSkjcg0oTIM0TOaMn+ltIM8caWK3zqm/Xz8HQTteRo
jrFLwauQJ25/CXaJnGKOhmKukMxNP678UNMK/oUEhzrConEuw8QpnCSUPvnq8+Nb+/KhMq92Dqu1
FaKtAfsiPuTzTLRhaTODjLxfJY5Oj8WmWjeaATTHkFN5OiCK/1e/g7DThF5pW2+kdiIDI/3rykBM
necWCfdytuTftzQG0EBbWwZcHwsC0gT0n9eZXLPA8rLb/eKAbEEqykHbGg4ypN+8dVtfZRZRcxO2
7/jY4GnnaI89rYbaedPk2BMChDqHgrl8TgdQURnIwDRVLD2SbQFQo7s2Lwpj4tBGGPAZ47ItfWo3
5R2t7RtCPiEXjbvFGTF/UCFTiRojp0RsmG8LVibjxL9qHYBshsMX+ClahPJx4WOzziFmzAfKcLb2
LzY73jDnJS4ToSuCCgAxigPhhscupneJeD6CPRnBusQgguFAbLXFzJ8kQ7ItqF+JbpVpzCgS1AXm
VblbmHW6FUoIoXQYFvAziYKnCqXQ74r/A0BGMxpeF6hQXAtiSDeTGYJ6/rmtmv6UeLguoZayOK+X
DCxVvdwuzXrfrkdOMf5DwS9yJ7YaLkwt0WE3Dcaz/Pst8iPLI2GyapVZWwYVJ997+2xhACBfzJKP
pEUgOtgsuKVeDC7k0k089z1mIUt0q5dnCjWwhtslgFvzBSN7GoFVdzEHuyF85oazdlV4TykJxJ7e
/3n92M7bHR37nHIu+eJ0wvEq4UqSHidh9SJWZHa6CK5Hu7pwkInNrd7RMbj/x1nXggmpFtSyJPB4
TlaOthHUcPbmVUVZq+2W2+0vtBm47TTdRK/HKqlgqKgAojwIy8rUP2YQ2Rz9JnOVTob51PJiwFv3
jLYNnT1ozMDYV52yAVfAzIf5C9R8H+IQwly8HkdNkRA3pTnn6SI5GHVvEkHRaEM5bplHSBBG5HPF
EYQBChJSfhYXmuQ24aeAM76q677bD65NYfx8+3UyMTQKMl91e6vZdttkOBjJNnF0CjOrwR4XBOe1
4um8/tWeR+0VaRVIe1QD/yNcLSR2uZouQPi4qOFz5PLbpwZ99wQPihpuJU4iiBoqGbPCP21oYTbm
r0iH5/eSfvaPA9PtoyS/tJj3XxYnPdNxCYbyCpgYtckcMTr1dnUBZaOifsUgQ/zWq5Nh8PpLP+ng
nrcE2LAXizf6bQmcGAfP/kCD98rPMqgdYpzVfJHBF7C13FatSmF4VDTIDPrDBzUuJKGDoZgJ5AcO
buLdtEK3hdpWDgIqmQL852R57Zcg/i8FIXwgCttPit+kDj8Wvn7fS28OzHTgrqoL99Ii0kO3Sez8
f9vcsDKiIm7m+AVOHnulv1Ju5eRKPbPhaSlzaWc1mS8GxSWntaNkqEF/2nEKmPri4Abx/jSv2CNP
AmT1Sd9fWKQH22rxE/ja6f7BRI1PIaw6NaH7j8hop/Hnrqj67/0GdLSN6OrCQJ9cCp0lVeW8GdWH
qvfn9C/RgHwV+8p/+iN3QiDuo5noClHirdAVtGZqkdqsM5eFk9xcIeFeqwCTeHnGR+klgGD9WGhx
HzHituRF536Ew7QCDacUpurk5tGzgKEQqHjZtgrcyV0Zh5iDGU/EtKTFA8pi229hQ2mNQBmoOx7r
McX0H0aznsZ8pZIV8ihSEROLCUIM5/cPTi7cv89u1tRHS50u7E/QNIckfCyc6ZkfFt3+ajaERzVM
BBxky7rybnuq2zWZWPl61EznoSqtbTutVg0h188oS4tDcAMpov3XndWJon1gkAzcKrLoNmCVVUiS
hx1ZvE85cWWnOdrDkDE7bpwJ6we6hTkbDhqZISEDHKTa1i1t/gCdJbcqrGk18HHFQ/goABdGzyI6
NAx3cz+qhX9csXX2Vfg/kwmP3P7Un3SU1e4RmA/2caq03BByP3s2knng198AJBTLMvGJ1ThaTJhK
YCknRD2r3VYbYh3o5+zpQ2u0LNcI8lFopvjjwTM1s08JiEBK86K31iDSMlZKnmayf187sBQeQBDb
yo1lHSGvM7c9a2FtXPqbEKGvtH99w4bZEsakJwZd+zBdUUR0KLTlZR+RvBhXg8pvcu27yEAJbZYP
a2hkJy5YaOrSa5nX0/bgDMf4SNPB3I9vU2brvZCRg8n/rH3WFdG84s4VB6xvrxKW7fSCb6acus6i
SFqL3N40O1cLb1G32/CvdWXEFkvSvF/JmCIbmQlJwZtW10TKRsvPXIvK0w/ALC5PV9zFa7EGQv/x
M39NDoaHVzF0JKvREYDNinWU18YEJUSDIpV50DywYGRvcHya/+h00iJ11OmJ/BaSjEUrvspipO3M
zpYxOGqEB34s5hFAvGa4ZbsCj/OtDdRix0IvCVSMkwwnBgjFmbLDZ7yuUjq96800FpkcX8tXOTCi
Q9wqnvGht3JTgaHjDxwdE/rRlEzY0iSShq0E7U4LfIs6yBjHxhxWq33avRIk68ucfyrNUvzd/Wil
/YHYjBiRaNYQ/AqdWz86mrDG/exS6i8EDr4G+iW3O+cYb7AZpYeqgRmWNL4uY1CpLEIa/d4JOXbi
pzmg2xCTg2/ND8eaIevT4vqGASlHgJj66/u0qutpSp/lpq/4GGTVWjOse79ZWHCvr4VFULbcQEP7
fSosRozv9AKPJqIT2hsDNZEz2ih2Qpj5hgK5kWqcWszkFLcmy8xBwhJlktcul8V233r4A1pNgsls
cuZBdx01kr/T4jW8yITx89/2uIX5nVzhLoKbrLl0UUUlm/+dE+p+xaF29OYtpzw3vt4YC7Z8bbm/
Qa84ZeXk2RSBpOp7xWrdf9l+Z8GynISVEXKAbxmWWllM+eKM+aCZWHJC6OrIzKwklhycsw7i3EwH
sMZhSS32D6fkk+SBxYEpmDxKK7W11H/8OSTSUvrq5A1z/k3s0aus1S2tc/7TYgI8VdV3SzmBZUIu
N7Y36u6/EaNSvMN7sA+66/uasZauRGGm3Y+gRQbNBSXIsmbCEelweEO16SLxbk/lE58Mk/S3KscJ
lBuythIM+yfNEx8xCGaKpUdeIcyOhFK2GE0s0Z2ug8PFAjpA0L+I6MTKtmkunq1Q2+EV0qbLQVrs
qaPEmvSF18wPP/4pOoO3q4Ahur4fs9bEmoouP610xkckhAGeglqO6PIVFFcZ9wt0dCN/mz7MjhP1
U3t2VavnGoCffujpU7xx7Tt0H6GNIlbKQ+hyuvoOJMXMHIEYLvRwLwvYS0dO1O00CqEkxqDYAJhS
jpzPdzs1cpZWoZ7fveQjXkxGah3VkvbZcD26etT7CUsopg9wYrlM4bhg4xj7zo1iYOEhgutRGfsB
vX9XiVMJrnDMLYc6q26YXc87qhLkUmGnas1LmwwYDAaCSXdero0JYDZu282L2YcbBVhRlwp9Tkr1
kqMIALGDzupA/JuaRNP2jnERsJhV+fFi0WysNyx40SoTSjbFZjzmtQW9el7Oe8bFQg7drI3hpsjR
W/QN3daCT9bxGI5fkJBks1YVLDRUE5+BX/06GcftCYw4U6zwXv6zUnnd1a9VLOxaZ9IRFMDwWUV0
tVJka2J63mFuGdzGyfZoo/wojInJsksFv99znp1y+LSR86V93z14lKHjR4+KJdD8YurEF6fIjbys
JteDbCK3+0f/aLqPsp6+G/wHX1RDl6Jghs5iaMWsptP8a2iHf35g2rnzZYncqan25u+ZQteX+qgD
75RiimoTSS2NUZTNm3S4hpaYZK5Kcw8XOPGwXb6v/BenzPmg2hojtom17kn7GVkYQEml33J5KpA4
NvKwv1ExIhFYLGspiMzkxsMf4uddgJmwrfe771gK/eTWk6uCg2HesBHAA7o93vTkZ/gkheKro0Ye
0s3j7qLveqBLRs9kakvjd6ivBkqey1yyqshG8j0IsIcIBQ+Q7gdIwRXzjG8QNv5AbuktRKRwhnhE
s0+Ev6Tq+PKji3Wa+FUtwWuQK6WUj8YoB2XPxD8ZEY/AMiy/tlrnfE1KmsLxiJcz9kQx3ikhQQsM
GkPiFBXqkQEhD/tq/zGUGIXeSvwSOAkatvKkf6KoJo4DWMgxenZGSsIP0njCJaMhO+QG4SyVKK+/
ZqNSN51SdrAgpt0IDkfnywAAgWx6yHGAFzAA8y+y4D8OPMQqf0Pe3NuyqrNr87pd+ELV3eGhuJ8Z
sPfesRamfWUPPhmSKBJX/woiSSgEgglKlvt73e2w/Qgr71kMSoRNEj1GLd/zu3JhfOFVUsUcm/A3
XileW4pDJP4gLJHH1ojZwC3XTgXYjOGc7NkRrTH4BHmHp0lNFB51wp5tB9L5s6/IRObme9zJszCt
Qkn+nROG2Rg9nvv2kvST5WO7qyURKyQdzlEIz6Suq4VTzGr96ZjMWlph+ucoyQMwx5V8jlcfb247
ybtORDyqzf1ubMpptXNxXBVHdsRYxLVhKUe7ndlfvabSZdhopEeH3V6JOIM8qzVVcPrZODHtlhnz
GNfqwfVWr88oBuWxbUlYKOr8uo75PEGgIl4YGXMOoQlZqqqnf7w1h13eln4lmGWsZoT2d2v5+uoG
K0Bf6Eu5myIg38gTZINNsYkrLxIABxB5xBi37HnhPOG6IAEc64v3cCkx3NB+Qul1MBmTiliLBRyg
zhQp2JjCgIZC6QaNcvSLXfpV8H4v3Zi7JCFNiSqubkTOtKjceN0NTVe8PQv+Gq0NhRTjaKgZPBfK
WebMyrGyy09F7WDXBI8yYv+S6xX2jc29epAdOTK1/sTchPb/gNf9dyzqYRsArH3tAFPdTYaZQ3Nq
x3Xuwo8FEkCQF9eFK/62MDWdV7NYGH7Yv77yEpV2jxhOYz37GB/WGyaHLVp1LElrVaLB4gngZ85J
Jp+p4L0c7ptqVahVWPXPEABlU4dVvomovYGFf7AeIhs6kt11VOpFw2+qROaPsMSxQFVxn5e+EwOL
RXNh7Vnr5vMkbwaZHN63Dz0t0+4ytlZi8fdP4Vhd6POgslBwrmHcCwxeKXoQZ0Utby8RaqH/D6hZ
DbfmUvxqz1PccZ4+xL5MVGehbfLCc5bYt47FThZE8JE+mNkSqlHF/aRnKvFYmWk4KFJKPkx7S4F5
Gl0qXvtVKuydUDMBu7RwETwnbTHVKlFryMuL20ng9B8dQov8t2pV1921bonqc2JfrEWm9WezYG6D
TSjof/JKG5ob/UtAG25ICmglujQj+IFl5Y3IYCUP7gZCxG+Q/iikey497IRvU7vyyqoZV+lrzrYh
Rk9AMZ73ALxcyiDmgwgZH7byl4pLz/ICnCwxHkjihkVM4ej+l9cQyL/En/FTivgKjtAZpOs6t2rN
OqKkSLwjrfLwDh8NnL6uz4QTx4Qh3Fzhw8qBaDP2VfgA+mlVg7Ptjl1H92NjkcdYKBAlx+35RnMS
7X3jISfeAOHNVm3aavI7PB46EjfS/fHA7Lns2aOqbzodma29gyZ6Xah8HTZqXJkbUKVYUgjVIxQe
ogqxahhN3Ip4Vcy8ahnX3p6iJDb5WSb7qmOxQ5T/B99iSjVnhgUGQfxO+vdjOzINWrUMwcbePzPj
+whH1dwb9y3JZT8ikt+ML6YWSF1xg1xTbvxf9334KgHEPosbKV1HwVQCZzNPaGnZHIE8lpcbgb5T
XHUwH0492ZCJ0pKDKw22CTGkBkqbsavR2QWPBUHEje1DdRl2ruBeCvJDOtsRpEQOSB8hMotm7TT/
uuexS1ZESOTVSi1/7GdLrKQGOuqxy40YJHnhVpj25/eRlP6qLtrdq7zvRF2yWPFIr53LIvnYm3A/
rioGNbpyl+WaemhiQ9WtKs4z2mepWQWXfJQF+uxK7PzfRln5yviXGxN0yyzfDzIPd9ifVUPJdSoQ
n1dE6agMw6z+sxd7Ip7msMIoGZZDBH85PvJj9WOXuaotS49+8v7fJ/hyhAzaRZHm+7jLQXb9o1lD
7fgPPzLCjbCE5t0kT1/U0M6YYybBE9SHyS23jaqDCmrEi97gfw4DPazywQfLNY5fTAy2tVbjA7G3
EeH9wQ1dwmN7AA73uZnMDhEI+VQjlMUsyTC87ANAfWSGpnV4bgtq8oSSZ0hpmisPUKDzvckQekEi
UHAOYfwu/+7nLmJ9FTY5Ml4NUL3erbJIKUc7hQ4/ehjy8QoRPSksTTtEHaI1gFLDAtRedZvW/So6
Zt2R5cBRlayfiUaD/OaN5wH4Lyq7zJN9faWeFKG1WDIch3/Oi46Om1aDJnnT4Gvgzaj9Ao8vo0B/
/LO3yRTTyBefloBPk7FDEIAr+kZKfUJZEpNXBAQ3ejiTnCpfm+c29pap/G4sdAJ7LJ7ghVjQPJaZ
86vaeJuPQObui2rHOXymC95DSNa24ua4tsAZHS50ELUPTUCmdHT3qQqvE//9AgTnu5ibf9JJmPdB
8EhYShq66HGrrcBpqiFx0MX+S8LBsq9oEo32wN93X6RZ+aU5UHb72E7T2HZzs749Tcs/U9ThTZEa
vuGcvA/O2XcovUj6n4hogYFQERROTu+Y0QGTkcgDb2NPs6mNXW2+WUfhGCBwkJNfuogcvamnf/+9
U4CzD/jAcqbYnZwSU7fHBTY5rUlxTFO1ME1MtiM/xHC97O0Az4DHcZj48hI6W9BDrAG4Hil8Syed
6vBYrKi5TCqMYTFOpJRcYxFyFbAQp5IlFA2lK8a4DylmRyCnI66tWfGquE9dgZIzAYIr1Q11MS1i
4X/8yFn+kwaaqUVs3D2le73za9boQwKPZ987RPFhq5Z1yysz7+ILdBIW1qGxbx2KMIN/a/oJemwR
unfTlG71IeeeFWvHDN2Jq8DzNcZzqU0g9TrKoMaMkKNH2rRdlVdx0uoorNvPFoYnQkNjRcrQ9QHh
cJVQYJeAF5zQsR5ATJAxYrbKufVe8BoSlnF5t0TTb7qcDbc+rvj6K7uu5b8QxUQh+rRoWkzbMhLO
WU+XqCqU55kF+G9aB86vv3bocYi6D0f62ECqaODgzBeY/Xvotnht8EbjcTtFk7bXDHDM9OdwpOEZ
LAy1SeMBBCFSGrlHm/96DwzLU+qE+zzzqEjJiZa/T6npm39UPwwYyg+WphngFcwy6OTuirQaWscr
zhO+7/DpCiWPJXLBwZrlpZGyOmnsYKiu5VuBWBzWcp+7H9JcDaGPCPmYEERb3Ym81DSHt9UZKSFh
v02BtJcPii+I+awf7bsb5fNDHvxjuGImwbQccONqRaGXB7x1wH30RkYKYzd2MZcxD3EX0o5EQ01w
YM3BfjO4eKWV6qry0DzBhKVmDd6EhxxDTAsoGJYtrCdTmE1PgAc4nWjB2PWxTA3n25fE79M3CdES
SMG0LKfRIb8xnFXypszI221DZ7qwuFlt49CaHZdgcnVX0lTXgBe8FxJOcXadt3veUwvaycddrZZ8
rDKtAzyjHWZg6H9Nk4NBQTD3hqq59QrreCxbImZNnnYAfxzN5Ep8fM7wURn3Uw2qBHDHCmz5wub/
lfzTbKcqwbd1MiuKKygb4QJkuf9p66Oy+/YICn+DeHCuWiNgpbNOZSZw1qP7wCxCGwalMdb3duGQ
mk3pwP/I04f6QkAGxKVP4uDySf89XxPB3Pb/T49DeE2Co3HXMWmp4Ww6QuuJZuw///MJz1P12Z6y
lhJztdwuoO9kOQcVCHjVCK8IevpPc+g4ppdxY1auG8PW8VHYrgUeT/YQrQhB4UUcu6S/M4C2mGXG
hZsTccwi2OqVBgdhnwGcEex6R93GlJBGm8nuQRRyxgYk04fzP0D/KR2hJHAskW5HCEjsimpKRD25
HFwn8m+sUUFKANsV2AwRVgfXqICohdgsXlJCsTbHB44BVtru7PrmF7VQUF6r7125NCAFZmyepEM2
4t5Zd9LOc/IY+ZOgLfw7ue/WzzxJ9qJ2eGOLjC6HbNbUbeK6o6ophRTRUE05kxMN222yTS5u/IC6
M6w3X68Pym2Nae/MAReZctQqaRUmZcASP9jgCGNrBiuwrbZkQMjGvHbPKwAGtSGplaEzd06tzwJv
Ag8h3IwgFoQF6gfHFNJHat1bzV3YkGEiMhW3pw4boRXDTrAxgJdgMoUmOFw8vrnRqY5/Of8pwvJn
oVYe8wdqqUk+lJ9aL0NnKC5CsSe6gBxgBNofEWLgeFfkoHjOPf5JEZzrDmwC1uf+KAkt8DHA6w63
7Bm5vvxQ7RimlYYbusjmzxQ5kpyxVrotSLGnhsI/gTEO3TgQE3QosDM22PwmVLIckblu65W2AK13
Sm0RjoUoo7KeqLxzjLno6zmdFVrP4RiBIkgIgulrYTQSEOmeSncIbWbLyqgo5PU/QV4YR/bYOGle
sQNvNUbzCN1Mm3EFnuyUawIoVGHCA/giUNumSqY9j7Pum1TVBzaXncuKDg4CZUGWuPVMI0WIhn58
qTkRNDiEMXl9fmvx8AX1tX61dtFYC7VpGpzohEtXw7YKfb4vWkKwqrl94Ehq6txdeSYxhryx9bd+
gkEGf0GQwKZTtMRekOGlhL8xZNIq1yyg2KPvjBPEw/x2ZjcOfVH6vDo8rsoUKAPLziUOEY0A5uDq
JGU6SIQ70DH0s5ZCNN+cRjfDAcoswJujYXiAXQpmg+tlYfg1VJGLlC/7+ym5sK9BG21RndKQVVMS
R/6yCYpV+MMTmebUZxV1aJqTbrAAwlVs+Oy/u/Z5ewm7sadQOn9oOokpGmMh8kixEIB4dR7tYR69
F1WLkekqFVoRCsAKmY9tvS2RIbdjw5vL/GaHmzc7lRLiuvKz8WgLWBjMjjYNO8SFcTHE01+q3roq
rjLkvIJ4t60KkYk9RCIEYVNxgYwk4T4t86mzWffgNcufXZyfM7kl5YqBmVstdcUsENhS/rko/s0U
4JEXImHsl7mM2NqIhafnNlQ0Pt07WBriLkatbmZf94hudyiET5qBAoM0ZfTzjSx+Z7ZKmhYrn1+p
QLPtdVa/xXbM3WU30UiAYgvioWMlz0iPpqpTdMGSU2ca2YJx7LGDGTz4JNNPJOWv4DhX/pZv2I+s
krTQkzNVl4gXdwKheQHtli6VJwpZZsQkvTk9Cg7XRMqj1hynkwmYK4/gIz9hfjaE1kM2VyZTu8Rs
g5RJH7QtSwIfkWfa8XoIMxcUOp4CEE+KthgJEHSf1cSe1ew+pj1gj/Cb1H8TurP6mMwxIup7rkJL
E37Drt8GzZ1YAKshlEoyyr9qfNSExl829RNmLE8Im/+92NYIxynLeLfT+y7cEZhfEgJU84eXYR7B
GLZS7tAloknPRJmbaV4oj7noSuo7meZ99ncA82mT91z50usjVyuyAJC54o0sZYTi3ALYuOYQIACh
+mgDo45HNnzhmjU0f1BqT/Gk/gccnUrFjYIYmLe4yCqHuRhP8bFhdLks+DAZTIHjfDBy2Jdx8sKK
KSyaVKl5TRCI5F9WVt29JzTsV06YhRCs9h95UZdYcystRsNqv6h9Yqt7tiAEsEAkNJXBQD2HF41H
wYzHbG0+iIJ9aOq8djzmVOT5SK4ubXtsNPgcTq5uwMHIEkJOB7dKjPSP6oszhC5lMPjSqZ+Ton1w
z0xyQIBDLv6JKL1/ryLeG1XymbStL1lVCFpjRqYxM4rgI+b2mMqX2I3EEDKynDeDj5O1pJnYKMmB
JmcKcijsrQV7fWglN5QdhVhk3N+8rMDYU8/AuCr1dTt63qH49BAgvpq2YpZ4TLhreLJK55RzrwM6
i5WlIv7AqjMjhW+Mk6TrsxO2n0Brvw/FfLRYXox4xmdqshVhOFhyXF7j3aBTbD5BIImB1cigAgwo
a5ZiDl64iqTBSefEdNN2JKJrecmS4mlyixVDfeAnQO9NElbQJIfobZpGY6GSOzW2iOMwf3NVV6uh
IUR6e96WbA+sBzXO0+G3BzYVMZ3dTr8eEVl0UCy/dz/Xf5TuTynt5TlWjULJgFp5ER0bULSfZsq+
+rfoyP44+eA19pNssSanP0xXmdkplhNam4pj/LYyC7M6uosKo3MzUFO1DKLhXruOSZf7XPTtxfTd
evhS3PymH7B+122SeJ9eul1+5TYqVjFamymFv8zQF6GGxNl387K0HXTS1WYlTZsEF7qyynNZ52Uu
8/bzMQV2LE8LQ6EnO2gwZC1xGGaNPO9zDs6cX5j1GnJY7DKg+ksnLkP0+8TPh4ztvqzwr2v5055p
5Os/9s8CXUUH0iL3PLV2hYHSdsh3WoTi1rwwcGng1fx+YIcfmQXQVLEbX/tU5NLzct1FuZipPYhQ
tNB/IdWOBEtWqo6kXmBjVkwDM8wgAovYCUi2NJJy+fpf4us+964kuY6BhlohdJlO9kRdIDnefN3S
S7Hgg/xcBmRwtYBegOei40ch1mh0qWuht5tPixxBP7mjUyJ7fWcAiz2JsodEI5QC5tlr5MEsf9p2
mqQ9ZG7hd8ornq1/ldqUN1gdVKcquwtUX1efor0Nep9//u3UAzB4+q+QdxsnYW46MYLmXx05xGH6
2Ybz9H2awLR5E6w9yIfbN1nyCiLTFIxfJFrsAPGpNJtzSkM33SktpThAjpi9eJM9mow8bbbtYL7Z
+gPj5RO+P5+tPKhgDOlu5GcYyfqwU+0w8AQw94uWvzJKWKDk/e1TUje2YjBiI2faVJlWoPX5kgW6
5DwHlVRE+ZR6Je9gr3s2Q1J83vz66jilU/miZbvqxJfpn2aeWYJ8ums3LgGLop3dgorBQ8jnp3sT
T9UOBiWBxT+u9Tsmv59EuV3AKk0VqUM/qy/w66oqpDl7MG1S/ZVOpJtSEa5TRzqmHV0FvphJbBKO
LFiq9CQQ0XIZVzOJCnIX5JIcCkhjo1vSWEgaasPhWn7BvGyHbXsEzb1Xdc5mCH5CJiGEBborc/0C
TTw+Arf8M3LXtSNpVLt7KXqqSutnqPMrhzAaRNpuUFPUu39LfPUYUFWui9d0fmckoEcxxZ6QlC1e
0ozIzVrcflshKh0hDp09YTEjrKpmJYbSHNb5nx9jNHH4kpuLT2fnq6X2k14MH0aFy1bgxWXMAmL7
LaPfUh+C7RnycUK4j8Sc//m5/5ZPUKUR4uPutlphlPhrUKNdJ/TvdL3wpIbYF2Q1NxNrnYQ2xiPI
Yz/iDbB5wpgHeB8+4lYHWCCQTLnV8FttZKyb9/I0DxBUKTMJsLwGqOjA5vOrWJYjVBqa7kLmDlsT
6u0rZA2weqiKp8sbCJc7aSEA7MWLDKH9FkUVfx+JfymbTiUzLAQkAW/j+ioUOjkmo+hRX7oTP7V0
4yKlatesEWamiDKqtMxylx+Ko0e7Okv3Z6InVC1HzKiD0++Iq2JIHbnltxmUWH6c8bvcHuL/fxAk
YqR0XexhHHV77AD1NkU2Zm7RzK1F7+p8YsRKYcrMDNHYltRwD4PyJi03P/7YOJJAUvcd3Xri+ECg
RUsEDqMF2ZuOOF159iVvAAK88EboYB0tyG52/q4Ho48HWtrMXf7SvidpiJ9BqDiOnel+77lF5Ucq
sv59wLKOoAETjC8QbdOFPc/1JZow9GHPJ7/k081qSleATpig4v93CSIhZ9DQ9ykB/EwiiOHFmYjb
inpgDcRGPLvTAfHMk1QuF6EGItxti9mh/3VhRIdetw31YoxGdRloWrtF+9UTxPjX6wotY7D3WpMh
zieZL/0ahkQ0mIDCmjo5pc4l+fDuJCSYIdDfZg4M2OTDs6ymPGxdLvdrxtjTktlzksb78+qhUhyy
WrLeYCzMUGgS1smWiVjdpBJvb9HTXcuUleUBsg0c/2C/WlOr4womYB/L2bmATw/PmIxKrlJnhi9D
4Owqk+oK0i5ZVHZc/RwxMzWq+P6c7PWP60cveqvMp/br75xGTQoDQ5ibOmBcvyaR51jF0OJoCPPp
A6nFSaU+Pe8wLjW6iZ4SxtTvDe4tO7rgPvs5Lzk2WEU6rXa52SRS17BjWf1qlMxWHs8HpKF1qqab
dinXT/pYI1whltr7pzMitaBORdbbPF1+GqvxBa5xKLXusD0cF0DbRUELtSbCDvhB0zJ1evCOkjx8
hwaEdlxX8Hjc85PXA6/M52/R0mMwxqYEU848Kl/kt+JCeCs72BAVBGdcxQAM0MP0pgxUFhszsyrm
9NubBeg8zfCncJRRznJEsu1kT91dbhdvUOOO747Z+wzCLz/OfcnNS/x8N6tRY53b9EhNtteyq41x
NFy1K5qoLRRewD7d3fEtiJl2u9e6AMQMAeB/Scu8BrC85orsstNouqf/UEpt6o39kAgtbYvo6F5W
OgkekM+2jgpd/6mHaNbtj13vRdDIgrs4112YZN//2GCA6iAwgJnfRWHqqzqSPLBDVtlQPKIIKzRd
uEcqnbYRMtws7C6D8exRwHUUXIVHlxwiKwJMsMpl6szTt7sWGbblo55fvYB1HAK4VCJSAt9xghIU
UBYAftN3dllSP2gDeeReFnEOzTdp4DaryVsXHUxfMpGKnQW0JHJfFNPJS3QmmfY95at70onBH4qy
sBbkIOsyq//8zPOkjVhbK7T0BTHlkeXuJFV7L3tcMr0RwzgfkI4b1StL7qCBpCk0CYO5OJkUic3U
n36GFYKiltNFX9dhaimSPN/9T0PwlBLnPDpcZQZ206ZmniCyU+gP38CVv74coowI4d80H52n15r8
Go9v8zvTKEIvmq8pGxm6pfoBt36vlMpEY+fstpQJCV1zGonMmnO6EOCjvbMKNkuWyL76qnKxWj9/
LsLW2vIs8guvySm35AysamefS78nA+W31FvA7TAQoukJqJgq0XvAxN54SKyJZkjKW0i3IHMxIEl1
ubwFwRQ9CAEd2Vtb856NRp2CT4yq+NBSgKKNnFoerKR2Xel2cWTvF2U6bCTgwCUYfhplLuwYfnKQ
upXNyjxTZ5oGLp1yDm4DWhElQWrzBca3YrAO1F+lCmq+Xslna8/T0mFKbajSLmYVNtIuLF7hc+5z
Xu1rqY6Wn5LCuhFSW1vM0DXpMHZ7e92bTFmEPZ5vFcgDjfSzIM5iYdbu9J3Ck7yQJJz3bKm7afx+
jXTTP4whTDXod+HmNlek9HPDMQiv1KUQhIkgiUj/JctUfXZqZuvydFjQIPxKoUaYFOoKQ7gDbTF7
Qji0ltKdC2v+Mo/r2VYwwT+aSl60HMwdYGqXcdAlFrp3xI3YyC4mK2dKUXmvK4lps58iM82EdhsM
um7BsFy7SBgA7LJHbYJ4VwJrnxwF0blFXbLjvbZdrxfxbcahmdf+nmaDeQ21W6d3hpD4ACxYSI+c
j2wV1/Iir8fqbpXcBoWaKdwym1aF4hEnHSb1XaTIqE7yFeB2LS1jzu+EYJH++11BaElqr4zej9Az
73y5S7UHj0Ob+ozxC+KufBaS878IK8lDjiRHPVhrAVZ7lYeIfUyh6LqE5VmwaSC6sHWYEYu5sU0f
Yu5jhfPj0fk/2QeyXKqErSJpvgIt7wFjJuOS+/FdnSYZR6BRZvt2G19Cv/gVMvkYPjI14fAyWPNg
4NEcQrBuXFegPNLoPm9tJmOrwXWLqw5zL5lle/G1LJ8DEcbi0neCMTD9CGYgLWJwQhUwkS23x7gu
ivxgIGmlUl+8DsTeZk7oLqBSU65ydfhmRE64NLN59eSV+i2syLkLP56ML4wnGrMPw5f+Uyv/mhHC
srQEeUGeSQ9Dc/dS3+LG5TnLqmxzXUTNgi3dQTuxei5bNWo7b3WUvCZkD+sJww/oqYHFbrC2UxYF
d4kSk2/hJmcI0sPBUBMtXGTKkrcLHz310tIjNWN8MCd5A4Ug1ZB45MHcwwgJGRzMQinJBLlUStBj
2OqBTHBZiXFCc9S7Fm5nAzVjwwEGz4AFOurrKZWu+anGZ3qrE4KmeyzNDfu/0/OAe7M3rrEUlDpw
eIbJWK3j2IrDxPnUGBrBO+hNTBAFo42hSYW62JQuv2vDskXfJPFXNQEdIJrd6JvTCtmBCw9HU/do
btf1mciiyBYqx5+G7b6zB+kTjOyrbKV6VHp4KvkafkJwfhaVTfkugYRFJfe4QpK0mhPe3i6qe9bh
xcTDtFfu0gttlLW/vx3dM7bKUOjg+FTJaY6wYZs7/W4F5pq7s4UN9dH3v0zaFktI+ywyduUQtA25
t7AFg6umeyVnRKp2ZrnDxCbuCkznz7VqjEgcmhzWa4kSN6aMUr3q9+xx3e8CeE7UWVIhW0mfFLcr
aJhp4VdL/ekO34/896pcZoVIbntB0RUW7A1HCh9kR/IzUsa1WWJfLJ9gF7naPVDppv7uRtbU3MS9
Zf6hrzvg9l92uEmK8F66GaZhZQYMCu5JIZ8zsb6mumLECsLhEt/fxMbTVJtRhFGB8rrjh9UYnVH2
Y9WFK/KUhWIBXPY5D7CjonX8igrTSHiR4nOqcTcheoeNs2fQY+j5MnHdBHBNMGzLPi/H0yXknClW
tk0Fcq9cYCYjIsClOlsyeOsA6wyLizCi17Zpx/9Co2kNVZxEh/D+FWi8Of4s+uw20BMwkiH2lNGC
IH3htFOZT62ll8m1r7skQoB1zAAXdBfrk/O5fjU+S7xFHdGPhX2PzaSS8OO9sV50jIuGTuNp8kKO
E0prFE0a5gEC1kg0EpPyXxLNt68Jxz5mnii7TprBwkI3wwAcFZzVJfVPgE2brjHgQsUg3JvkXefS
c2xR8kPbfiKode/xm5YXq9o8rJacJUO6t6ffJbU9BCIk63TTx3BnvS7RI+VGzBOIlqP7PpQ0/V67
kk+KsIc8HxS+gTRSWCvaOhH8W0EFxY3BmfUeljAqivgsPX4O9DuU0TucAJYX3q0uEMWrEsv1zQWI
adqNZKsodCUCF73uH/96vwJATCMBk33vT6++9CZfb6Odj6wWD8kbA/em1hvOq2ikWOeVrzXsQaUk
4FQjC7A0eeqtEJK/EAdpaPWo1VgNykY7DSA+5WJF/qiCjNpVCgzroulQKcvE1E1LHLPMLRgmUvdI
c5m6H6KFUOFh4dccCaAKCB5+ONl4WecX2kJUnXa11oDDcUOjv044KNiJrz8HERGwT/b23mXguhRc
rsaTx62a7lIXivi78xXkyAyegiVPZ4OFYoEw0fY71ZDTyuWPZURpMROmLnLSzGXZMgA/K9fUkDDa
hOBOUksnyi2Cnu8l4V0l6pulROmfHZOGVcG/pgkLOoiN3PqZ4obAMu3PCqtBd9feWy6QDQbhLQup
oTCLLVB5uVWFtQvkNwbCMzyphZKHTrqWFq4CWV3BBih5dT0Eqbyn6nZE49RDZ0iAKO4yNuYfkCUD
F1p3sBq2Y70zsqlzgQLA61pny0FUwZB1gNQ/lgp8MxUL+PE9B9/48qGLN4/77gus7umYKfMj3l0d
GTK32dJVCyRCiFnuprbBg0RCBb10tZz3obf4xVucs4gW5w+a3VFNvy/yjj9JOdRrw3RjMaYWc/4E
fgS1H8A3SpJM6an7xapfHB5HtmAE4rq5CQ1T54CTXQrVzMHWzKiIn95PwaI81acIBPmyJxg/zPAA
8OQHlOn91wKc/vIFuN6x7AUi7EEpG6/jqGE/SpuQMAi0EIacR/+L9ob0lWjY8sjT85E7eV0pvb+G
gWyuVqEnBXV+D4j3qtmiKL4qilR3QhiakmViTb2DioCexfkooe+zgcK6HdkVZiQJlnplFigNN0Xk
4LERngv2uvTDqIJsNIJms3Ra/OyEATud8DyFW0QdsybQznLWSSsjc4aEW9nmn49O99qWAl/yLnOD
bo53OKxN8MEzLYprww8zXBR2GAWegHH7dj5+kcymwkUUwXw1GO5Z+7RSkQqRQMJHkMKBaoOI2wCi
BYuiKvcsqA39KBmonPnVC3U4IpikhhoA0rqqhNg8FE4fiTaxr1n1Wf445lgjHzpJCJWjowmrUhld
OUldx5AKrjXx9IzWXps9Ns/xxB8tskQdmzKsOlU1fEF2RhontHRwl2YIjYw19gNq3MWtxHwUng5a
8PW14ak2/i1K/wPwDVAXPWVucgMEPeuX0RbAmTO1GUfT2yHzTOls7L6UemxTGqFR1SrRPCofozAC
nlsqMDZu990YFms4Aay723PgOpE3jthMCvGS3WmLRWJJ3No2i0MLUAoh7tucGHEIdUuFbrv0F2IS
U0ubmXltsAPP9YwKNy4r3l2q/NelP69+s4jxzTx+3hHJxoLIKjoNQ1/O4dfeq+CuLb+BPAPhmGRx
VFVJGteJh52VuXmBPyro0eXvCDTtsq1v0cZbHm+ZiywbIP7VfewHEObUnKMfZcd+C4FmmPYvCVMb
D6h+fjhPEApqXhLf7PxBUkMIi927fce1FLdOoOwp7HKjuUKPPaVygDrhr8mhYj3l85fd5VAV7Nhn
7Pehf3S++pGITZLT7oeAwD7KRtw3UafaA6gB1zHQcVwapqEA/TPvN4EqS0A2IiF7Ha9rtakY4jO5
CEmRCAMpx0iPYHnSW9BLw9Ar8ev+TxIc73LPK+jRQefrg/LYI4e/OL6HbGqgDBV3ge/iNVz+JR3X
VAwR/L7mZuaywlSCwBuaPvpRg8SgaK5RiJw3Kieq4BvQRFyx+qYOXBrEEerYPq/GQOCascfOL0GM
/C+U9YqF0F9LF6I/ibkfzAkk0NqBQCcxsrXla2yXVfgVd1VKOO3n2EjoVAZpPTss+ymr+SM9Q/Dc
79vLQRGAS1lURAG/rvmp3kasOUrSG4pIs5izgfXRxpMcF+WV+AbB+KbmwW/P1J8ha98UkSmike8j
pTHqInARvAcyGTzJ+tXpQydBw1Z/BcfnFvarV4OVIPvktCh/s3p9+E4d5dVexx7SkPLOAOWVK2dn
YMtR7911lvjq/Ilj+zBypEkGV6XgD3f0J6vMoccudsyJ7q/Fnk0osRgLufJxYreHMBevvgtoLFOq
besylXqdHGiZb/7I/fmAc89ShumDhH3LNAf0FJy734P6Z5tsar/U86IzI5NJ/Iyo5DTBDWxETHIf
sIbhRZYp3DvMPUmYPnG+/KV9PBkyJaABJ7JzzwHvajVTK4sYcER0/uf495dQZsgOAs5bhP1B9lac
aikrABKCmwJvtx3+S+DSxDc4CR2SlyhaxrHn9xGzYESjjNsVNj2boHhGOkzJayCUF/nS2BvDj/VR
pEHhvY04GLpx551aZAnqdxwkYUfpSRDBuADXbqSBkjaA2JyfBaZDPrwIS4L23kZgfosLM4TDfI6l
FI/bZEy5dUl5mOcfMUbRtvKpeGSuRHan9mwRTFddPE3wuVtIv5XAoQsLef1zfVQDn2+plnRFqzmN
Evjx1wpctkm05h+A+EdolPa/I3e+xHjeHIYdDfiU0tzWPIplttc1AkwLAMmwf8A6Eg0H2mBtWlge
xS6NeEeUHcX5AtCGV+n+oda7Ll7mrddOhhZJvbExzc7iXUjzc68DED6Qqx9e+EjiVb0kZUzoirYa
aY9UYTf/4d1jqpR2Jj0nHnaYRf/oBjkXPmtYpHMyTTyXisXcTCusRcT4xv9e+EUr7V0oEJRiII5a
eSC2l36iIf7BY7zrIC221qrHNk2fyKZ3K8nI/22R3yA72wbGZwj0B/ggMktT6I6/07AVyX/hi6MR
rkX28jimSaLa74RGxUKo36prfY7iUMhOfSi2ZLbxoaa7SN9qw5INvCkz+/JWeyTt+Oh3BKqmsI12
7Xd/s59mn6szb9QJHEY2QczqY86fTWZk/DEGSflKPPhYnYKbK8sTWLT42PfmVW0rOG5ld6FLkCca
qnwf82U99oUdYFw5lskN/UPdEgyn1QsVjLmqFedOr7QREiQSC+Nn4/M7uFk+hwNjWfWMWNeGkkdh
HuCzlvtTHIA2JP16k/+mnwtc7cP80fyY9Q5uGKGcalkShW0pOYo28Jp//WNNio8n2ocJFxVssmf5
aJybUHqqFoRuicN7T/yrcLd2lm01iY++aVaqd3QRoFghPPdvEhdYmZKeB5VcOySqa1R91Nv6Nr/C
OyX4Q9xudIJyupli9/aC/z3jq0sq3abEdK7mLL3kiIlL5pTLYi4PRBhitV5ajNyg8/vtp0hS0M44
e2LuQZ0qzONl8JWO7HfjpgUqT7mgf8KCgMFqUjQAkUEiYYaeg8NhJikJ+/Y+YOMTRIjA5/NpkALS
SgP0/1joAnbxiYRo1Lu9yl5APjll3MsVcoUtREJOdk+swMEBLZ43V8wZ9bX/rT0yruO1t02tZ593
L4k1JTz7bq3j1uTD1n0+0mJER2dA6b50leILpNiyVY7oV/N2piVN6mR6JINlkSI2d2C2+LQtd/xp
+X3KIoMlNQ5eHVKt+kSFEA611GVFg8spmUyOTgnusF0W/KQ2hVSihwquceJ4sMJsPVW1AlAXq9wy
UDh3t2T1CACFGANvGap4j0o1RuSQxFqJBMWHr5TuqimbN3XY2FxNv0uQff8uX5x8PXC3SWcFA7zw
M5HyAHde8FzYO01E0OW+3hNNxv1GXw25UwpsUIH4rj922lKMeWYLLhxluIWGliIN1UHNf3uaXiKb
shxaU0DMGyzBQ0AXby5QTmHyYR+ADYaA11IG3JcIKKEqvmMGUQx/99Nm5s1bxLGdPHIQqo46nS39
TDLbdydAzV5e0hwD2DPgm/nmYoD3TePFcPHx9EYzE39QlNrkfx3STMF6xRsohD47q7RD/2m2/lEK
dgM4jGLmcR3HOa/bQNNMThbp36QS4ctxJII4t/IQL3DH2aaSrpnqYPTbsjYwe4S7zHI28qlJkE9f
8lQk93WBoWlXKTYSTwvcYN+wSFKilPls1vl4rEn+SEcqRJPCPpbgmmUMsqQU2nPEnmDdnwMpsJuO
TTFJ+xLdNOV70ChxAjvVfyZoez5HfQcf8tXIbDPjkj1Tvsb71EfuXzK4fgFBklHJQUGcSzeqnYsx
w3GoF4EqK9hLZ/GMjVXDvFmqMy+OWKIBafweolprzAARmNT3n7Z7ks7KMjmags4qW7TRxzbFj+As
Wj/9qRZI8/FKk31CKzSIl4I2DjMNCrc2bmiP1WP+/soaRgdFNuk7ciaN4SQIPDCG01yZwVaxLO4R
9Wqzd7B1XxYCeZ1rIPYh1uJDeAfwsRCJSrvymgyOcTac/JE0GMpxACWbgolHGP8qwfT3895tf1kk
gEnPue+5G+dRsSuTr0gbSkZW1LeIERUm5vdG5ntxcpz1S9RL3QBYTkljnrE4EUQJT6xyYzgKSEeO
vd7Su+tpdF+mkruM1HWxvOoCfXdcZUSkHj/biH19reQjDaFUDebaw5iO8PoIcd9oyFqTPKmwzHW3
87rytInTkLA7KpIvNpKy3TGdBJLq9pmxJ1Zd/fF6oc/W29ULpTYEfpDGspogl6ig2yrOSvgmTXER
vhLTEoEZrqbAJeD6w4ePya2CYB3MXqbXw2gJtLcIkkvjk+gp9sxly8R2iMLEHh9P1Cnc2z8gFiGQ
QbSuJcPV5wDv9TqV5KXrq6pIWOrmFSFViWGpjJbNwj5X/heT9bhGZhd0/Wzlz7vwMBe4EmQpd2rd
nFKymSQHvAUQb3UPmrI9AgbPR8R4cxG5XtpqpMWiY6FAIdHpmjWaox/8xdK9B3BOFRWSva7BXxF0
zYQLfxsOaRThVnqXkETvv64BP4T/hUXgxO5MuILp4r9l2tTAJRgQByMQWiFIRdvCSV33OPMCI9rt
Mila+ZO6QJj4NRT+g5t9bdktBjPsc+vS+RqQknoYa4Vhds4gnT2vSqDmsOgOp1rkFwpwtaJjQpkl
f+XgcWKnMZWaK2u9PJmocx9ybwYaZ82ZfqwcAjJ/JlK3iYrOS6uFz9NejBQX4HeYMLPAvAvWO5tj
aMQ4SW0a3cyg3suGqgYKzzg2eZTNGEOgs0wdT0uwc8YeCgoLjqJNRW9gI+7zNWil7Aax1qDeuSfe
Ki2Yzkv0X5WFr3aKGCBDwOnEo7n1lh4RLkqPn98/6EC7ZxZQtfUAo/EiyF128IeyW0aksy8IH8LA
psr+oyE2xQOiDMrKKgkpJO5WFnORVQK4elCObjGkwnNa2swaOha6BnyMwuCjMFBE5e4/KV+Ps+AL
B3EBQqQKUDEWrpBoMNemNqxQmiuKx+R0PWj/WoUh1/udNowaDLcM7RIaYimfB5jZJNVFt8o97drw
JKoHjvyhsWdP9VOMMYPajNSYCUybPO/oYv5/gNmSUv288x+o//rrsZF0gVZrt0claJOK+60khJ4I
19zLXTJ7QfOILxB6JSHRnpXwh6mwJfQJ2dndgTVmqM3VxBkdf6wrsEdWHMzomkg2+oxTcNBqgBwQ
KOI8jZwa0Cfn8IukxouFvzAsAhFGxg/teUl/7RKzQr7qe1I0qMK70uOuTwBMX2ftOGiwxJAO7uc5
f4fgm+r5pcQA7+Kfugo5GZv/E7l18OkTA7hsuZOzElg9UArUJZQAJhPt3lqWbcjkyJuSRfFKu07Y
aSdeFduiHUGPEIjsx5UoWOvAJs4AG6nBpVh7uHssVJjGr9J73WFBWkcv7reBU7gFq9sIIlu1VT/W
qxnjEzNWue6yOPuLpNdBBxRX0JGd+TUqoxH/awLmCTWjYP8ATlRqwspJ7hwHpYr9/Dl1Ukfed8au
n0A/bTALCtSk6OfEWKiiBp/QYxpXF9c6QLsjTcovERP4FgC92R0uCN8KlK++ZNZ+V0y/Os5RKgT+
2hN9c4aFJ5wtHWhZ+o0GAQmiVnFnUQJS2qDm3zlUuadCEXPPiQLaKn0iJ8eIa6zEEACWHch+bX2y
1dzPi06RdbWbQywcNZOxOa+HE5W91gK9ALpcLNWXpS7NOBt6SQ5oDqdB+Ey7E4ptotULd0z3Rfm4
3gMdSPYuwGd/n12Lj4+uKAZVO3Nhwcq9NbUSAtpIol2Ok7l8tblGXiHOdF/DJggTdfXjR1GcmdYS
9ShlZjrpRpYD6DcgWGrLSKwjf8mnbT5dyc5njvBn7o3pEPz0f1/MxO0evO8JZhof9TxnkrNZOlcK
uJO9DKJpOLzkjn+ES1jfHOw5gyjHj35dot00FSzXyxpxZ9ry19x2k7bMhtnpzUdbob4VZVagLvpG
9+YudMAZnjn6gs25CXTjONB0aPoybOsjTKsu6fQuD58soJHHe3/iLVu+UoHp0jTv9sle52XUog2M
8F4bhkV2h2f2A+9G39Jeq25XbuLjIwkBNH83NdT+GBvzvxMadOLT42QlPr/rcpjQH3CPnDRyTVbr
thxeO4D0L6TgzMpf49b9WBdjziGK78guvsKexRdx+yk6k/HiD2gaJPxM3HF3xu2cjtxNYP7pPTzw
+xwX0LBMxagNDGp7Pq3xHVFkZ9Nmk0obh9wpp7lxrzAHpANZ2zH9aSihUcAUygB+2Nz3b8LulwNX
E3Ssy1XLfGuHapQhDIyF4AyN4oNySsD4cdeRvhMqP/QYyUxE2ehxRnP0qNaN7eHbUHm/Y/IqKLXv
DHDfANPyYzJn80QwB23/dbilPr2cAtMktcWeiOad2zOtJ3ZOAEA76b1xbxMvkvUhXrdrpOjrWVrw
hrAbp3jwlqamKefeRyNbGS7fZPvZUR60e+oz6yM5H8ptWnfIxiv2kVZo0aPBE7zqIPSJCtJUpOFZ
LXSaHZT9f8NAeED9JngHwQNfJMwYJQIbCg0QIG4kZbl1bsFDCWSLVfE5meeYsT+WXRR2blfrS4Sp
Y+pkd6CHP/vGXK2D/NwdMJV6ow6tXxoVfUnOPSnM6S0xUTRCy8vHlN4+BljKmcgNKvaXV2YwK/nQ
9rPi4jHgyqeSz22F0kQGrfxAFWTugcX/uv++CKoW07N4fT1zLbAbYx9oMgK7fvt3Ge2or1hznWrJ
a4AGl/5JIXFODvyb1BMaYW53xGcNce5g4jBHyioS1VEy4YvzP2/yDdXsLaO1wcfesigJO8KWKbfK
IOaYzguVgqiBFuEyFPU6XyA/ZV0C9zq2OS2hXiMIsAl8rMnj39CnJQEMvi2XYhNEn4DWZGdM3GHK
3CDyDcTIF4Yn/h88dbUWi2U81R2ootkp23fYh1rfXN7905GR3bBMiZxeaQ3noamZUtFRa5Dxs+RQ
/AEMrT51W5dwbx3qK244RktTfH+nfumHiHp2Y9JtlCkr+gOHieKf4XrUDshbpnmHpoy0GDLIOYus
9+vxvNRrj6HS5AYTMRjQkUoXxDM9x/t3OXrVb6MFpoeGCXJYQ+FzEJG7swwBY9uj70ACAuw9U7hO
eqLRYSQEivHToEbEopyMpu/xrhCP0gNOfSu3JiV4ZB+c+LMqsG6hTA+88DVvgENr5PfCNVW3hwDn
iogx0cTPSZiZUOn9LXnhbCek1jKMZMbVRn1NRZN7Qaxv9eOT+Ae4kal1myu709C8pgeyeqdPwoT3
m+DyBosVryQ5SSOiD4dtyoW+U3bKPWz1ZSOQ5EWPPO+pZnmGWz0Vzp257/IPAua11HPi0BYW3ROa
87MBKXXcscLrYJxgntlFhYvKr2XLx81uBCdVPO9Yz1+n1eVblC35ZaS+dvX7Hs7X2aOOuCXxevUG
vFLxXn2NbQePZG1HIfI8q5+akxdb8XDl0k4P/V8f3mDjp05ytL4YSo/Uv2GWkKkTUKzmYNfLT9/T
M6T6AIWxgO62Oxg/sHMRCp9NpHBY25FgFmUKKHYX+mBJEpDVZ1UbqyblCbsgf4xhj+eWrI5BTFXp
RZ5H3cpbLAF/6gtnldHDzYwSs82HC4/xXvtteLZeCHDkcza8p4ZqkFT3jzwjBj5eskQkOf8A7rJB
Mqy6LpogA/w6IUbrAdT4r0U2d+rMUHdl8ZGKd0EIVtR0Wkxbw6/mAIEFWn402WGbbT3JH+0Wu+gC
jNF0q0ySd2ts7P0HHzLAX2gzYXH3u8U3fzq6SIr9TL27G/HMGjGGT8r4affhBJbxRn4KI9JISB3M
J81We/IcqK+zYI+REx6M2lf7NdsbOOBKvPO/KuBTkGLsZldcsw1Q1u2FBYpUe6GABlfxlPNzk8Z0
SbwuAgdxGPx0cJ+IkUSy4L05WSGbrE0NRhL9jtYqusgzst1cgiK518Lae02qyYmrV+uIi+hopMO3
m0wtw+WKH3rEs/HARiWgJ9k8QRfe/wAcHjYpD2I4CGX+nd3ltEI4OIcFDMGx9JtKyAfZZJMxI/Y+
mwJ02nB9uLmqUS1T3Zvqd3U1ugYVB6t6uvcWyx/HvlAAnubpvxIg5pKYfBc0bVfMw1x1sAu/Y+fl
ZAhlVPzUQjzNCz3J3Po6sXGAoRajekfs48cCvfsZrmixr0V1u84Wn3fBN5cWwalKfkKSpP3Fi40d
hrO1vVWYd8wmBII7jFzmI+JNm585fi77jcJDWxdnK/p1E9xxffer4CP3io1+830BQrtG+8xg2HeC
OmZm2VeRSbMFZ9LX20WC2z0s4WgTx/wcbydqHCIVbPKW7zq0IY9rPOMQ4lpjsOJwdZns0aHQlw7X
U4RQTgqS00iuAtG+BQ7gNOre2a2rn4gDxSSks9ezqBERKuaZ4IFJsnENVzBHCgILxU+dFfQepscZ
+aE+hzcqUP6Fkholh04vJSn+gK4D2eeA9JmnMajhdgik0jfEhuBLTmJIfvn7nNf8Lphzyj7mX+S6
a06aEq0oaH/SI3Yb1deVpFYEbglX+JzaYmEjX24JDiEQf7Zb2Ltd6Zwo6k6GF/bGXT2VewBohITF
FZnYx5V+UBNUId/nhgTLeSGEicQobKENKF7EH4Ol5gq30TwqxgzT8lkJyR7ARUdTW5qybccXeY+5
mjxltbd1qMmSlNlUvvDhog/GsaQ4FWtkpqfpxiOYeFG/yNajYoQt+Vs+qCPb31+1ojLAshxEpAZ2
n0pu5BNiwHvTPvArdCOoUSfC+KwgTyCy5iKzAFbmF380+yIjoAfEEvMwhrIg2tycklgWsfo8aJSH
HeByc6rgVz+ouL1p0juMOq7ZuWLVjHtEI2BkYWHh4IKPvrC9aF9AEzKzJPxMA6keRjFGo4jdCB0s
s70/EDsBsURslJorRv5eJN2otSk9UhYrHONxfVXf1AL5/hcFAY++jwYc/uf0l7as2a87ApTqW8gs
zn3jUwLv5qep8swyV0MquxKdPKAjt7S2ownosDysgv/J7gr5sLXXOlS/lqF4cvZDx9FjVYvh6QPA
XVy3e9kmkI7mbDCiRqSx3r0mx4hm/eNtNIEAhFRQZTRJj1th/ghHHDowiYbTpZkx6gdZjIfFDMQ1
KGa8jaow+LqlXn/sQhML5udyZv76vennKHoKWKtTTdmTXYnP0THI/0x9NW925+M/4iZDaM8IGUeF
UWGN6DuCpj/FPi1yoLfctonZv/rdwK4GEiYETHw4mjGncAec49DzBQTm4aFduZW3VMud6qxrYfkn
j8S04KuYQij1bYPubIA8Rb3tRg0HmPxC8l/oBkvptxnaDEf/F8DduedAx3vJsuwfC/0XIUjPMhTM
FEu0smmforuRX0Iz8tPL+27M+cf+DFpoTF7kIekEBV99mRvQv1qH8qrh42tsc/zc2CoA1iZqMrja
6VJIpDl3hZwpmEWNZKw87KXH7/e7flzbW1R2b24OWPXylMPTC7iszdmfVTosJUw66cHIhse4dK1+
V/GMYPJ+BKy/FkoLRdQLhCN6Zw5y/6fvJuhJn/1ZIW+HIxBM5caYwkW5TocTeP/HGBXLIQ/qAGa0
LtmWGIuvYqvzbHIOEiwWi/ZRPEA1Ljd44treJG3vutZwwnK3CiPGTfb80DGKZUNV9YtqErLyHTOn
N/CRQJFdQP2BwnMfRgVCgNk2vkBMWqP0FJ1hm4lEf5oZES3NWic23AxcLCxewJUv6uEgwA1qEoeL
T/GiZpjHbilNdy4cBhY1Ti31xPiWNFNJV2yVuSCMGCvZSzAKFj/KUsTH27GnqvgrcfljJGLuEt3w
VgbtLwE1rIGpLYVE+rsSr45+1DgTKK4zi9yRLT8YBg7GXDRYAoj2sqgEKOLMgCOAa5O543KWH1Sm
8TeiEhm6Yf6YIbtjw4T9PSZCnjMfmA/VQta8YNkBgdSwtLdWSdWnkkh02bgeIhTX3jY9BagB9p/r
th0M7QfQr2U22TA9JCF6dccfEu7ut2JJBjx2mH/xVAHPwR9VOe5H+arpLSw3MoPNxfx4/dDtkJxt
t7kQ03PUGIEwUlbcM7FXkhhQU16EXhCNX/OsDnfERwrLjxuhlup5ydDwrefsVdN0R/UbG/oqiuCK
gxc4G7GlPJcJf73CP0i30WKBlUamwZUrevMnWUlScyh97R5sCNKTx+8ZzD0f46iE5MD0jPfyDh8B
HsM1Tdyfe/gIVIj9jS1c/pzmRTq6BUiKp4yrAS19qEIyDHJk1sQnGwJ298leiq2UKOZ0OnP8BPXl
bMOJ/ic6MjOcGpp+nSValcAfSQzkzgsbZHLEKQwsGMybsBe0pTltRVlQ58h77S1HN4kRY5l/aKaU
zIl/LtCiu04qpyTGcImb9qtGmAed91Ykt+R/bs9LGYnz7QhH+0D7MGUtgftwyHMOEewECaE6suSy
O0XEAXqpOxnXlOpWDlim10yHbgl88mhmlRSeSDoo9itU1TCgdA8Zc0k4BUhlQmI5xshA+PwfcaGE
D5HUj/IUo4DXNGx8k4ILuQR+8n/aKyCmE3qilsyoonq4SF4DHO3qNRA8zPwBSIKvrkJXEk9Ip7jW
AHQvGPmbu+VkjBCYOqUjFZJHSyY3agkf/e3mnYwpzbfuC8Qx/jqXfLo+/ACzkoSiL4oMxpbf+V6X
xSZXGnQrh7RhoXZJscaixXDr1E6UO4jxH6V1NQXuE1UPwOD87mLDIMV+XdX4vVwsbNE/mp4rPr6Z
kL2fTDZl6JtfUODCIoCIqlBB1V7sd9OeuaTxwyfgu6DuTRbY/fTF0d1PUsrr/D5c7lfE0J2z3/xC
VPDCKF4AS7Hc5bMinjKIariFc56V7hbfEYaPyJSK5snDDvkPPmANgmiv6lPpT3ZOptUNG7Ptxbip
JhMuS/hajuwYAC4dByD+N9oNlwjQrLM4G+3TNg2C0gsf3dacea5YAb5QSJeDXtfhdZa1CLj/mDnY
OfxrNZYED1RS3TZ5r7rPeZYF2SEqnnULVzUAJzfiKMW0SlOKJrZ2Pk5f0vEOpOaZcw4uMsY6EHUm
LlHUxW9T9yT3el+zQw7u5AjHlIz/dS6V31mRHtyXbhWqYOsZbXaIXoF20GgkYNWH0UjQeJhYJCPM
pxgvk/TugIoVCJxc//JPSauo8wVcA2XGBseESWa7shxWZN2fwyifSrr3RPfptHYnhyYlll7Aw5Cq
sReQ0fg1SbSEaIUsT/GDlyQau1Je5QqeN39hSN6xenWbnUm9M9+fQOARYER0wKJlpHGW1REgU80P
HBBwktbQb5QM28o1c2+Cqqw52qfvETXWYGY2EHgqUk58jtDDzqwrH4vhrSUVHOHes5naNP85nQSI
EYq6ySw3roFlTrx7ngv9ZZBZaLm7gaHK9q27tqw7SKjkz/dEW4HkR9zWOy6ki+gDKzhwH64bGK27
rmBq6q7XMGpdugruduftkp0htdPw+sd8da0ZHw3NUx0Vb0PtbV3Ge0dpPlWTrG2OrcjhegR13Mgw
flAwj4bLJJsN2vuONoUcp4gKklG5Sg6+a8zwFvdObe9Axrrz+cMpdNYPEUh1DEO/YTycgsODFkG8
BKRve9t5Q6zqFdpMQgiSmxx9DnRY4YXDGWE03VY0190LS1CNRlpaW2wUmd9VGkfnYxPvfd6/CfSp
mZECCukq2cxqEIdYdUfO15osOZny0cPSMk2cVMpTTifxmJ+9qDP0uRwF5Tpc3OIJUcYdgSwMqucu
ux/Sq6Ay1xu5QJe9iHU6pbi3BcIpIMJkz929QwBuiZLKASQlgKWRGOgpGaszcRh6F51sNH0fOa6R
s6LUnaXfqgZ66XVr6mgG8UEvbiqULmhe2Mcgg6K41PGlI8GOukr4C4X/wr67XQ7pPkrkVauDakYF
2R5CCJBdNt+SpycfbgRqYWrqhjjngdI5+1COMyhnDbroesOEsGZkg02Hg4u6ppOofDFyCvJp22xA
/xH/J9B78K4ThTdYI0+e3XBLJXD/VMPc2C1gqeo+XWRT+pPNfesZH8grfeV07sy2H/YeyjZd4f4a
ztTEHSaAQBw+vTij0CDi9FjxSUQNueVlMXWgzrSVSNoH+DJPeNdrT/AWRfUQshPrUwlSOczYRQJ+
F83cx7UgdBK4VvHUCIklrw3d88eKHTrtz4CENLx7JqPSSpB0x7H87BGoXSuw/CrIffUeZdzK6pkd
rgR//ht0QXWEZ8FoqkQ7ajkFkLHDZmjOmxv56sQr+OW0rfYED6VPRwAWEI7hKvHH6j1vanr0aFNi
+lkNPzBuDgBt4EHdlTNhjCBT6AY1s8ABcHoDQ1/ShTXQX5q1HXjIjJiwG8KvwHrJ0EgBxLo1IBuV
ZQl0VHuiq7aXTZqQ/DPwr7N6DSYc/giOvYruMF59tVvP/9QgfJXPdVq8g6l/n+42nb2lBMC5zIzT
lQnvN4Ie2T05Xu6JmPPwoQGQwVN++WEGVZbUelZuvVku3DxZaUN8GmyrAsoRDRPlLpWSeAFN50U/
xHA2OT0AWMoNejO6ESy3kJmMNobnmqr79wYNKeG6j8Tbg9iWGsFy5cTudv0YhgYW+wPfC+TgSo6K
I6QkoiMJrs+VK0K2d5AvjuU2Di6PA3KwrI2xR6nAWe1CJDGwrnshV+GPezFm6EPUMCIOFna43fgA
x3TqcTnkb83Obi3rf+Y57cbc7PQRqVrPSh3a6AmsoUfNnHWIQybt/8EGPpkQpaP40Uvjpnrw9j+6
ALwYv066QFi51sMgXMNv6Y30JIXADTk61RQK7KQCpmJMDueriHT5g6XzlF9wHrdOSfRdR9om3MXF
1InRWumiFq52jRvwL5wdKZgUKWMp9lb7eWVybVnZk8xqYWi1JWa3xa/DnugRNd5gOFeZQdsgRH1u
1PJFcL2UNdZRC7HSsoUVuL8lAedUKO/4xZJOnXsq3FJZDHqR3x5Ap42LmWYrKdWua1ebek5124QW
opxeq3gplByFraEZ9FtdiHMArVDNhX0XrvPY4SRVn4SIbpkRHoQOUQzZy0akti2Y1f17E0OUSDjr
sdXPRHZY+sO2cvBDPnLXeqP2nznwlv/7z3r78vUAnNHrDZ9r/F9f2QcYU+O6PF1qh/0Fwx4CWO76
lNJ9efWrEw46HGjlph0DzO+sz1Md0k794R8VnuwHUj8xCsmOJI7F8M05aGQSo9xg1uCz75c+uPUt
/GnGZ5QxtKsMjuDOetKBDjv2nb5+ZOIh0LVHZZjytKuz9VZ2laJnAddNDeQZaMWfNboC/IYoDJEt
lb2O2U7wVte0TAcoXm/uEPo5vhcbUeI0/Uj7fOnv1MpA4GzLdRSB3KgVk2sx0LtS/LI6pKcUpvK9
qrWhznGzXkLYeuSTOGI5jZiEpWG0+hMdjTrq5nh+tz38gymAbgm7Ohz9Nm5RvfMweo5uVVDnSL0l
f0XlYOChpbmAD8RAePXV3IvqY3SaUhwQeBrhk25Aj/9IcpAxHQeYjhIB0fLN+CizsfMYx88ckj6u
O0u+eOej2emCOndu3tcbjq6o5H7JctuNiNt4kIhA1qxNAmaw1GTIZrY5izptA1svJAq3AAWCv9Q0
bM55jGnQowHMMhZ+8S4ats/bZDAdjtwe1i8b8V0BGlX27ruvlGqm4phde1HzsOJ6vWusaoXbgZ2F
y6n/7Mp4BTUSk1eAZiTetStnMtM3yteuRgGrUjeIXbjs8oivmHCqZuReid6xoNZ3YJS8am01zoPE
xzjK2WVsVVLOVLTz+t9hASiFodHlymjI5cVTuVAwxuKB1u4PpLsZTxDHqC7QWPzx3PCmBqI3ZByn
6AjKg0ILlhYFVnT7r4x+HlIzMguLMI5KY8b5foNt6fr/0dN4U5zGoUn+1UnDJF3+0NlF2Sb3Y+ST
umtuzE7Gw2yGrSkQlh5OBkTV20F7pCO3cidc4Ap8fbeZMcvf8366qlkW6eUCxhHTIhe5OEV2bgxn
YNulO6yN0tZYV3liHcYjbUGyKzoaEh6ebDGqexom64JQ7L589krvEyOuQxpjrVO2oLN0A27zVfod
1k+GCXyQOs1zsBqKLfHJGdJypL+MPOjhrLEdMEk8TLyGfa5FR42jOtbbhXPbbWwI71ayhNZ6EozY
/dh+th5DuzyQY6LxT41MajbcmnXJmQ7fX6Qg2C5Ip+cGgZalPKUVA4ULS5diPAAT107kBRCtkHE9
8YZheNOfo88xky9S5nKZALUq/AjLp/fvyQTVqGjQGr9+EF3nDqWlivMgG5/XXRXOnPgo1YOzx2lb
gCqi2rpXL2g3FG8eUdp7v2SMxjPu5uyb7nRfsxQO02lLZaV+iFL85ZrFJRL+Gg/IQ+oeScid9UH8
KJu28lOW82PP3F9SGVEONVfBOODp2mUAcfFbmdBtn6S3OYN3Ch/i5jsUK43WcBCjSWPOMKd3Pjht
tZMSpHBltAgizGY//pcvYuYL4UC+GBydpVi/78OUlOfqL8elPrD0xB9nEZTe1+JvUqZzJ2PhBt2t
EAwt7qKY5rXGJ9MDVFEIsl1xonnmJU6r1HBY54K1bDFI0myA039BScdfu4owKKTNu9GOZ+KoH4R8
2CuQ7RZ1WrjO7Y2M7361ApKxjAr9c+5IPEn20KgPawP8WeSMYU9FsrrULx7n0L9bBaR8xDWz4BX/
yrxJFC4wqgiJP7bE9EzDSAu6fW7lc9cJNh3euq9sKK/s1Udrds3Va/k4kluhi8UUTmY0/yqTGsU3
FbOEnXKGkNr9MmHoFFKx6CSN8nM+uCR11m5pJiIsxp44bCoAHyTFA/6Tr0CgWEwmQc1qKowVQfYP
eJmW7FJsWHFDj6H4QLZgtGnkakwDA5tEEJ+o+f0r4DFEFjiKfiEQflQuz6K9EZHkBP6mu2wee7oX
7Q+GCtOIhjMhBkcOc7MBhZxjLncoFWAJGbXX7uuQi0z0pL2DsNW0JdCk6bf2z9fp60hOmQ+YPRHy
zVteGNbYm8uBAcUQ+u6KSkeRtNMIja/F31X4kqiRPBZtvxNLcoPWIdJmFFo5QmsAufihFeZIJI5l
owE81IxatekfNpOJN36Tg09c+HVLptR4jGCkw4tkIKjap/GCcidyTkBdtsiK78Oub3wGh8LmPf+9
2I0Vp3qpcNtNLynLCiprTMGxzIL7f5XAaf50KIQ5qKhGDFitvhXe+B88x363dZGgNg9gw/VqvUVK
BDdjkGab35IBadDLD2sSciHvbBsBdx3xX6Op8sDPdWp4YF9mrNTUvXiO3SpXFr4YpQINUic4EoJh
HhfiDRBnvYRMGRb5GTzOI2yWcuhXsgFdwjNtgVpOnShQ2sUyOfijq64twewERHjkl0UxjpkZk2pO
vE+7yXr4Jvw/tINt625SUGHHwlDAiacjdkSuEfP98ijQZHHHoobe5rqdMVg52P2UkhG8iN9HuiaH
9FtR5Bp5NOU10+VBqzi8ZCiEq83KsL7Y5pdH7f/Vv/fB+tkGNTI9tRMwdOWxxTgbVVOuHvU+jcE7
Q7ZjQTOdpJ2LB2RHiQJ2dfS4xxNHyhNlR5IkaxWP7frT/DkaGdS6v0t06UGYwN3wTHZ3knn9n+va
EVUIuACUU1ZXN8+CvNBC8TNDHJ+H3rNBGJxKpE+wYVKrKElP4BbS2i6V8oFHs6YpTp8gGQAbKieo
gkcrI7k1naXDwsRfeD6DoT1umLIFPX3PTwIpaioUbB845K1traqXseGB1bxBlnzOSRiFprYiqPkW
IGIR+h/s+5obGN4O5bWe/tGBv5BSx1ATElfMmxDv5uTsAMeQNk3cimopYVudU27pOwhPNyEvcXD4
4nqRY3Wwliq8f1ft6qN5CD1x6PspWZvNg9vRvS63b0mOWSc+FKUlA8p6qNGGAB7/26lIiNxRKG05
3eXevcZIeYiTobas7E8r3Vepppa82u86Wz1BcV0tuwWSAqZkODOGn1y/+5i4cT+gbfv/A9hbd/iE
UMwLFU1u7GCCc4Pnqwxigxn2GSoSX8Cx8oWgcYHqdI+uP7tQocd2Fxou0ojGYfjQYoWnntoKZT7R
+PGDXrXOABr73CGGpPw4nsG5op1IvM4f4CTgm6L3Vn35d6NnPEhG/krawDicijIaxhQlOLpnqo+3
5vnFoMhBB2OYWlho6Qw5NLDHfjq9tvFjAN8hTC57HdP0SW6MPjCV1vOOFDx46OZsdmfUdaZ0gQdp
JhFTa//0O3KIFU7fLZXgBOtEm28jK26d8kUHa6IIvmVcGtIqVdRwFmbU/hONHysmGFVDJZFYR37Q
nda2BhR9504ixy8X/nWw0vV86x2ya4wKH3B4lXpw3XEcNTFRqNIws5IAEcWJXM/qJqKrenOsA5Gw
Q1bd9TFDz3234/FhG95e9rH9WxYQMDTkpl1mRqLD9HRGy1mqONCetLtPHdceUAaoPL7pBCfdtuwQ
nbtE4E1r2HwWTF+RkT/VMzC0hTUmqWTT6bU/4Ik+YtAtw2XqH61hKJ5S9zp+ZW/42disX30/EYqU
392gY5C1I6ZIODDHSBt9Sdrv+W7NYybEM6oWy3HqiZX9ywuJp55ESw77bH7GRCw/TFKZIWbRkZIC
DpMtFA6tQAfxBIbzJ5yzfAcqGIXbvDWoeMqh9SWUVTIPMiF9jtjIOY/BtEUQzeKuMj4gRbCmuH0g
pqBmTSloOSKcWLPHpcN/oEdKLmWW1Hced3y9U8G+5rBTagh4eDt9LJwWTAKzlj0enlV7u+O5D8+g
Bwa9S3158pyRec5j3WuvKKCGpVfqePJ9WPIsJCzVjXMdjsXEqNYIeQLanjiM/6FgF9MlwYc8Qkrw
RoAXwoOiPOqEw9JhLfrAzQLTndfBmes/ziDJoCTlhNMYbUx6Alu/vrHOSGWJpaO2Z95jPDZA+0nH
djLxVJBpoSX7uHUu/XCJ3tyeBLVnJD3WPtrHjR5hp3jmorLIUgN/geFPRPpJ3oFAOgBmTBQ+aSpN
7tiPAzXithE3k6vWBtQpAvchDUmkCbhcZ3l/6WFh+DPH8wT50U5eC5LbOJyVIZq8aLOj17x5Yj0X
E6pH3NX0i3tA9UQvUVex4vz0sr7YDoIWuX2Msma+WO8YgpWKJLJ0f4tTrrwp52qKhMqHQsBDebqm
TRSAzm6oQ/7M6obs0I2+reoiVYVerQzdkap05+5wOFPhpCYDv8BGgmVyuM2epPR38mXuSJDUyafo
Kw55RVbv/1BE4I5oGp1cTyfnLAo6t2zB7RIEZ4Y55XvYm6qP0JrIa9ocA8p7ezaWV+uT0Hb/ZyJD
FUW1Vwd9fBJE2hb1pFyRBSUbCRV6jfrrw5vH5MGGqEVnEnncDDa/tFyY4BJG8eNZQEWtjAZnkocW
BQ9rXMeMoowChEjqkVt+lG6FQ9BBTZ5tU47p3dJEjhG4qbesEymt4BgQXZEtE0yFTq0qaHdBhlic
84ea4nuoveAN/6cuUx/6RiuZ2fpOMNHgYl/8A71fg9TPSSWWNJfRhm6MLcioL7qakXtJOtOIFohn
abS/LbIXeGmlzu8keMCFeeEtYQzpVs5Za2MVh9LfhyOrIyrezG/+WRTJEoysP5LKcL160rzGh0q/
U74Xf7UesoO+OtRiLLoP6orpsB/pcH82WYab+GxQhOeRUrBGJKR127zIxBpgoqxWcnCXzdgRPMFe
Td7z0DQ0gieuI619kbhxJCpZ/u6w/RoQV0vsLFVhNmp6EGTXf0kblbwWfV+LzcuTy+7ElMcv+LPk
f2X7wW2axFgbigeB/zyMmWS+F2JLEech8ZK+sidCaijxXjf89hHvIY8VTUKRF60IohNzzvsVJb2m
AAczLQpXW3sAaUQAJ90TbOSmUCASFOdIOBcGi0alJfJWU5flhqL2r3nVCSYP46nsr635nY/5JSfo
QCOxiHbguOrzGVkLQuAO3V4QFTiUMtP1II74Ln5tjvcVVEPVbNkjdqvUqzztF0pFs0cZpdcAOLUs
0FszEJ71QgvpdYX86aRwuorKDWUiB41V035ESI3FfPgKq0MyKnPhMIONdBaz0PNewcMLgFFczytp
q3GwMdwhMrJ3G3qbgyRwpPbEKcwL7oc/L0143o2eAmCluXXBqsxuXBJGEtN38iR7pxsrmGJ3Gcaj
pdbY6g7T2BzZa/x4o8ps5vhEf3t1D4kYIfT0av8PrkBrIm/1YloVSEk6jmHt04cUcuAO+U9TjZ8O
GpiL+iqCoI+rNe2SK+cZwosYB/kGgMCa1QfHA5GRUv4hP6zAy2XFF9rUPXykeVUcL9DZaTF/h/so
69PvCBBEk/7/x2Wrft9kB7dGjwkQUnUkCKzFdBkbkz9GkQl0VC9qaLBqlbs1yFTpDTc9aofqohoX
aIoEYFf0ugH+hcbk9tuDnVn0bSb9s8zFzIUwzg4237/kg8byj5HK11+wvhw9bXDbvujRH1DYbl+k
ot6twQxNaSWjKNnOgqRTkXJ8Pynz9K80wufYMulGLifRcsf+YrvdFiiKF2bwHFt/31YWyHJI0Ugl
ddW5tsR6puWLet62Am/pRlJVz8wUJiAzK9dDmzkx4uqEHeVZ+0aJTUQIBGEZXDzwsOnugRb05prZ
lS+VJyjOE1934zkOnFoYBydT0H1P3oFQKRsMwwNEXiozNWHvArb1pZI7LqqnSgxpPlXnp//Jd+XE
4lMM8zQCh8kkirpp3wRG7obiDC51vzfXAFz70IxGvzI74Q/bkBzsitK2NvyhqQG/AxASHRA8aJmy
q/6fC5oLgmNLGAe9UqP0mfZCt19s3oN+jqC6eSFIuBRbuc3jj9TWssHnUT4lD4UjBfCWQlx56YHZ
du94JqblcUVx1/baDhll4MSquVJdf/nsg7Cb6khbnzLsOtsgH6aAQoLq8HqUFiYiS2IpQDBXdbuQ
H+DLzooTCWBBIfjI3+5WRc1qxmw8VJ2eYB8mrSjkn6ndQHuLb7sg2qxdySAl7mBvd5qcY6tflA1K
J8hy1mt/cNKr3KbS52wmVVIY6vuWFyjcV1lRNMJSI8/SsZiz8fNwy9cUVK5lbM0ISuiQeoxPIyNQ
eHiOn8eWYa5Dn8frkI4Gq0zlqjodY82PY9l/D8AP6f0no6Sx+udxSvAv2N8fAovVLQKgEcp2xfbh
bGgKj99OHaMQpTrycqEMxzOkZCDQoTGRgFWk61l35ATKIFVzEUGrZHvPYHn6kWlilC8yLphfpCB1
0okMBLoakigvXk63iKnShmfqLdKXjGzORL5h9eUp37uiywSvSKOaOeB7s8402lJ5bvoBuwE/YIBf
LIoQNIOLasgioCoaB3XiuQAYrpNzSL0O3+h++iw4XDpLAQx5fge94+dDsG1SFYoGMAy1rUIer3ru
A9IpNTFyWG4tZyjh77+FA4Yc60Xf8kX5jDt7rP0FEx9GzHAsAl+kXLJf0oIloC9TV37yQhX4GG7i
i4pT94oVQORfGQAGWcXaESgi9hxYj9wXkEtB5HjflXvRM2RWoR/px5dnTVy1Ui1uy84n8qoa7CPC
j5X1FMeq86NumqAZLLHddhrefigduQ18A3Y3OI8ZHlR6Jj/ksGxxS7kAoIxyYagFCF0u9HVrK7Pz
JBcHdis8Ykd8OXAugkG50O1jmHEvMtTrKjxoqi/QXkjNlm55n1z9kZ2cmMBMr/YzECzye4X5azH3
sPqG8ewjiodz7kjaBA+yGodHKgISR64uqsU6AUWhuFfrVhvozkbWWkiG3unhXF2RbC99zfOSYovJ
/VMPs415C3jsw/+jUaEyfaEdD3ZgbQBvKOUrzYlfWbZh+9flaikCwH52wIhxZmys7bLF0Actud88
KtwL8oqBHqpiLHIOQawnBncRO/uGfODxckabM6Shvzpmm1kFCj45920G3PS1xCVvLjv2BSHvL/0R
ipC/dGxKVsC/9VM/PCkyWVxFivm2UhK6rdjDumo8at9xrK9Ahp4jqcbvFw5EaENTmcRN2eBuOA+w
zGXRbtYr7nuzSZjmRwomYjZiBWf7b05X7fan5gZe1RYAQ0JLsrjUBOR0mVg8YwC158rLWLFPeERk
W0QLRKYM3bzut3h8Ae+U7fANuczg/SqLM1SbFGpwd6fcynzvi+sdUCV2y/Q9zBhVgG906OpVOXrE
6w1SfyXYfmvVmUlClYAU4qmbjmHlV1S/Dr3QzPgDBpgqF0lyfa904eVDGm5ASpgEzSDiDOPTR1+y
5p4rZdlZ67jJcPXxYuxUIdQw4axIpSIvW760XvquwfphqiN/RL4PMPikUiFZOrkdTGpSSu5u1NNS
UUW0OO+O+I9IMUbiFz1xy9znmhS4/PKAczSir1YK1xhsaS84bZwk6Nf1RzpRdCE/nnE7reQF2s+H
rH3KG6hYFCT/8JFJsHU5MgjlDLNawWwP59j80f8tFFQxoMt56Q2TLOXAP66YWzX+VIUcS4u/DRdd
ZLGDhT5+LjBl9Fl53GhdXBZ2DMBX/uC48WwGER8t3eauIomlX0w9iwXPF8atewpnbqHu7CEJlazi
gyz0eH/c+9Oy03/NoNTmgmMGMKiicvssoaMhh8USLYGYsVNi2ZC7zOxlw1TiMXahWzt6op5kDkfh
8XlRnnWahCKQN6ZSkuf2GvUx9rTuohdMo7pxvGHrXBvkr6CJG7rlxpOj0OzWzdupckplM3Lx/Tm7
dRI3yhyKTyg+q13f6C2VMObswVSrokkEOGDAz6LC36yjmKt0d257m6aDFchlS6UrUdsyFDhvH3Xs
j24g8qa6CktZ6Y2WkEiXsi7VMxUZvCxNHKotDUuNhAXBHG1cmWqJPvZWszzvJ1YhsOpthE07oDO1
DDUWUpk7jyroyPDMbof3J6xFU0LrCymAhbuAFPuK47hx33KbvyWeHYugeaiZryChe3OP3H0XfRBJ
XmD9OOltyYrp6pRds0Vh1Qw5P8ZMGdP66qgeHgsU0ezR6mVHR6fPrcAE5nshd6HQOhIxRBPNEgyy
cV+MR7ThyZGf5zFJEw3wBElJhHuHhcT/bcon8PbZE1Ca7kZ0HDjDUBQXLNSI9NO9ig1HXcJKv0YK
6WR7URcuPbTz+A4Fc5Y6V+T52qxuiUkwEWVz6MuS/Vu7JhG/fdcFG6ywfP2j7ss4g9rYp+kD+2rC
f4xBkPvh9FBQxdl7Hy2wgA6rClt79u5CPKZxuxNnVgbSgOy6nAPs4E10mtbGO3OJ0HKrDttFw0vG
Q2APYA/iyhzMwyWUG6O8NUe/JLFI7/FqprB5aY9PpOgtoe311s1GYqet669M+0I9mNvSSyCocPew
0dSXjkbHY3GuzIoQ1CSyJ4UVeiYim0nL3ibVtS4pjdkTs+ZYLPcdrFUJBeZ+n+bxCmziViSZPPlh
MaTUKCLi5tDml8gVl8Tc0g6+lrNVOnHe1PTNmvRBJWqNyMctI3UlbHWP1/uukzv27NIbDtAl6dKS
7X5bXRIJYr69JZKJqdwGUfSBz6WOtK2xvvn2uuouq7Ok/aLbvJuvzMRFTrZlc44zx1/h3RjbhPTW
N1EFOPJKCfL1MO9OE+HB4b/a6M9UZzD+u+K4cVk2f70kw9CBxey9cbsCrqX0eMwgtWpY8KsDcELM
G5QfkquR28gj/2OA/SV8VaXmBeiFtzm4huiPQlBtU9V6Gv9JLCGlh4So1PF0iHk4E5GNrZisnTbL
/K7Rp61UbNAIVA+0ZBb4HmpCysa7wzO7fqpXOylWFO4lHDda+UEH+CFGxOiecXMxzLRzRIkQ0ql9
FpoQZ6hUPZMVtB8z7ujTGQDf1lUl25qktHHBjJnF+Hkx7l3rwMU0HJcFidBpwOQ5TGdPnf9MVGyy
3X+/Wn2He/j9TCoNr3paGkb6Vu4+g9LdkhnnQiEAxzys/21mv5CPYaSoSmXzWvTAgGeNRCGqSwwN
/B/WpjecK0ew/YLQ1FYBvXeR5q1quKCoKTvSwaJS9CCJlqFSbv9KdQ4E0Oa6+af0dnCXXXJj0vNa
UXKe8GMZpxuZ9T9ZlmHBdMKfDIsAamhYLFOiJZyIJEYmi9Ddxs3eXRjRTwXe4oaQJltDCW3V895U
tyBfPZ3TSWr/RFNre6zsIWBzOI5mUVowrJ+SWBhdnZnkyAEV/xiN9ie+SV1g43p6Y5gJueXybR+U
Ax+ZrQuOdLoW7Zdw1uRaz6JxSgnvBX9RcR1XZpEPIHU+uf6az0UbNGUdRHn3pb0Qn5sj+r5dNryz
cqSzRhUjhoOpeGBHVMASQkZR9QeWHm/KKrWAza95BO20LeL7OOwW66e4Xu2y/Z37eUQQ9rlI7XYk
p1MQMbtrdF/8iI+nxaxjnM+MlfpgO/FAu01DRpUoSvWKHuf0/9SME4kk/G92GY846DlGXStpBzTK
7oEzbNyvhjjUhNG0Z4qIhAtJVhd0bo836MKlgKYOvojEmdLbY6CcQxo9K8a+YEsYe7AyGVp4953Q
sBdDH3h3msWtZ9hOO5iL6OItSatG7YFzO8d/+2cYRmNMBgxo+Wpnks/2mM2Qm243hwIw3cIrewUa
5TXLVUaFJtsfpc1rSWE/BYE0hv1CM+mzKjeG+IXW11rHQvVN9GjzzVcirWgIUfHgr3pJhSxZaVt7
e1pgOHuw1faASovl/UN+04oSMJuhxcSUH13PsQU6B9byxihxGdkyy4GSDLTrbQUk/imybLOSlW20
IeuTC+rQuBwXxtv6btl8w0qnV8uWMSpNDigFJO7pisgSCTrszGBGQ6ALiwNqgHjXxzxz3hF2whRu
QnT4KshYZXrwNSQPZ9ZgYews/RezIrWFpHGp1A14vgUDOValanZpw2c5+YACi1JJHK0jE6QQ/k1u
SgekKINXyde8e5NcT0klIiPDm5gXvvwxsbsPOTWtwBwGD4d3oY3mTbS9fOWcwaibWwczcI3HaPX4
eMjt2j28EiKeyUJUFqs8lERBYD8tT0vLDWy/fr4QIMTu1RpZY8T3KHrTuQyuYOdv0rDBDovTzWF/
VYrjHwK/Ak4/CvoJfyUKcYoTSok4B8/c/MO78rSP/GZaop5YjZqOTiOTVoJ8zHX+EwLPUERYOHCc
tGw32FckGs5ns6ffpXqCpMiViIQJ/76/CNaLhEQeB7u7ioY7hImWVQjs6aRbubEV10n7IluTqw8Z
HoFkkmLyTwtfmq2qAXBszdoNDh7xWjbxki8S6mMUHs/DfnNH97XxGLj28aogLxAG4NKGgoCULxQ6
boh+tlO6RDJk5vX+DPEvRkHWdDjD+tEC14mGZtnahcR7VDS9A0DWchNPZ4ry0/idv/8dUY45wnaX
uRFIAoF3pvFS6j0DjJ6ByUzmU1AxCmyXP4moXepzdF91TAKDfWFW8tcek5nrQFKQmW+aDiNnqLe6
ajQp6NeQ1uNl5mmxrpvoGS5LME6lCVjzgCfYRzKa5vgQZztWhR3y/SRrarvKY4afX8g3AFGgJf9r
ZbWwZXtGeKwivZtrFRT/gDYodMb4/CFGe+WQhlK5K0MdCcEzjVI8ok6FPm6J9/ym+girYO/PQrWT
74rGS+VLzhwffTVFobeNGGfpOZ4QlotaGsnWWlNajQF1jovvODtcZS9HUTchkwUehtiXKWvEkfPk
JwGCJbwHLnVVhNFDq0/KgPpTPhvJMLHNCYKr/Vz0s2xa+7oghfq5tnnD/BND95e8zRoFl9uHdBIW
+HCMUUW/HivsUstc+wlWWf8SI6xC6BmxABxB8n4U21e5B+HT7QipJkrZfpjMqKX/2zjVtvZDJmW6
SQNjxP5vVym5VPb+XWOFa6sE3fkhEsLByq0QufVYHzeAq7VeO8+iG3VsXWmjR57aukDCve3BdDxw
TE2ccyl7IapN22q9NOiWqwgZqykw7YdPysVnguJVfuoGUjXMJ7NpUtrR+tYotfznYCFDQrEDBose
UrU5I9atvKVhswMfaxmAwvvhzZTiQXEEv+UiTaNlygUUxT0J4HSASzSaoiOH2JAPKZKBKzJjuxUB
T6Zdn6+KcbL9ZsrntT5+jPcvydiiyn6rk17LDH7xs/G9VWg18l1nAMl1PsKYCpdr4aWIqw1gE1ys
M3Plhx/L7HbiuzGkhJ+sxXWSWFIqW6oTkGSo0H7mM45LTqtXwijtqCdkSvKfeqWzKjkeTkxola2Z
usyUVVzpWD3TT03PtwyQG5Z2HKYdDOAQWzkXGukqaB9RhMhluEq0rrbRo08VEIqnnTINh+Vx7ZKh
j54QxjYBWXG48+Tq5CN26wOyYOv8KayJFT+wQR2j9bqK5LNlf90d+Uz8c9vo1OaJ7UchQeOVcBW8
OE8tzmAYjaSv9xS6QxK1xsHZbw9ibvfp2nID+VYWxLyVXzMlcSwLRgys1bPcXNCBkVlGk4240G7i
ENvY5utMTi8v3nYpT7p0h59iOeVJiQmVyHbIdlddJdjM4EDHLKm8QsAGLbHlAfHs+Z4J2ji7N33O
dJrS5toAxknXjf60u6uv3oJaZuPUmL4EZjO219BGaKSt1ebDlaYP5myTp9eAwqq+qBivNgogDshI
fNdPbmYX/btaRJq86kz/P8glpu9vyRL1iIppnbSX1FFxhGyGxS8PGBFj9r8tgiNy1DYOgKmsDXMU
wDrO2y1fxB9LRFnwzz4cshD39pq98cGUTE6NwdAHGwWQ9O1RAOGhiEGfAdi8G/inNSc9S2jz0fU8
jtsDUSmfcPzTj0pdQed5c1ihDHxM/5sv67oFTC3qwMNuUypzxoWLbCeCCsKmEIlYs/bKMm9nz6nH
46nKPir8e7gjWD7P/PEm4gDb9rKaxfi1KdWejkBi5U6pfolhZ63jiam53DphdwVECed8RYb/q9h0
I1n9WCeqqyLgn8lLdZ32Pdq7RHawXfeM/hBn7DetFdasqEzYVsWBVPcnFm1mYUs7h7GeuJhCDePK
Onys7xB5wX+OpgbJSYnkEho8LmtKN/qzq6i3oy6x9B2ixiEGbejvPXOM2jNU7wOfKqCvUTq44NHL
KAqkKypRg5F+QZRe0jGGAPFebPIyoy3up8VVl/232C2dI6iKrnpyTznQkTnmxLwtic8kRoPgQm1T
GGwoLW/brVJDksibxWtlJnMpgfcX+GhdVt3loWtkLgCrf6jnJtmaRxdlE89PpR8I6ZduYMAhKfm9
54Hs9a3tB3GPF8btvD1LkteZzf2aDkc28HTgg0BTJYoRuZUhZRnNKNq+i5+w2PD6OpVRsM6nfQTS
vp2+z2UL9IiKlGt3vpxjgCGhQ62AVYZuNszJFoSmLzfcCk1wDLOnPXAXO35+YPEZvVnulL/DlAul
3TnWCoTVnRGPBndIaokb2sGqueQaW7+xkxtNncUSP8rEfdS1bJenR0JRFOhl54mJsR5ExJ98UmKK
tg9+tcGvR1edDz+sZpJMhQ/leRK08Je2Os994wHJKnVsXSzT/eRDdXMh16xvb/+PiU/wZ74liar8
WGfR4KwKDHi5X3/eVtSIVBvf7k/iv4Su2fQuEId/ZU0UdQOn+wevA1Ttg2kCtKyBUPjcS8K6Ae6W
GZV5wNdTn/1vTy97RkmGghKVvRi8WGIQB2vOpjeuup2e/xKjTPUwLY78Zg3KWTFw9nyKeYYyqqHz
+9hMgq3RMOUlt7Tp/fmktRYogJC4EDzJHbpU/6tqJ39FOgE4Vt+8vmoF1y4gm1x853y44WdSzDrU
SmIxyxTeoQHquZdkkFYO04ZLUzKJwZl8EoomSfFfjPZH1nxmwhJ+M+4GaJC/9Z7PmRrjoF9ibewS
oMpw3Kx8h10lZJFmkOv06Aj8T7mtGc6BkBuPFz4E/S0foxS4JUiOMxnmFtWzVWb4IiUnby0X2gpI
9RENvwTx3gzAsHycPI3giBGMM8H0KMMksmBdlPvvGNbu8QnWR7wC+A9jKhgbMVmkq3C49QqjHZgh
T8VqVnD70tYSPulPI/nWNRXMsSd44Quohx442mlY74fuvZAl2KJvR1RAsRXsnuG0FO+qczqyCm5Z
1D2Zp7IBXzObgcZoYMF6uWnoIAY6qj+MDEex22VUx2OcCki1la1SB1MI2SJqgEeXIhTaFfOetiLN
6ewZQIWq6x6FMbCMEsBx3SdqZRR3oTHmy9IsPlXRRjUjuTeQozAOWGHn/iSwCpu7vRN+9amcR8eX
yH2EDYxNzQcNbRIHFjEf02AAEW6Fr0fWGI+pXM+gm6GvzSpWjHAsR0fnVoLhDNBsXtNTj8YoX+aX
vmp21deDWfrHUdt9QDedgxsrFo4aOPPVSGcdSA9P+mXHZiXkycET+lwAY6MlA32XU/bPZ8ieV9ut
v+Pp3DfZfC1J+8KSUdIifIqkDJYI+iqMmR7/bhYh5doeFLgEwm4TKAJGzhNJjr3h0jPy5Cj/N6oa
6Ynib7j0mvhXqBzL1xdudSb/nyjXfBOljf1q5UL3g03OEMhEGLXi6cPvuhqOd3LvJamVYFg8NqtQ
pP8DPHjMBbHpLQlLJ5+4hUg/hkPesqOAnpPYe84zvekkyd3cpUQoT9+hdBnL2SOmGdOw9V/ITBv2
7MEl41gxt9q2UubGI2KQ50JFCdBNXw9e3LIh0Tlknr5jBSeN6zd0QIdMw+XS/71wSe5e8zIG9o/2
UoUe2I1Ih+QJgYDu/GuyiudW3XvQxkXDc0pSxqGNhfT6AejBwxCw5xSVe28wF+2rOC5OrFmwqq8Z
5qgARf39kM1DaUfrlvqsK1fsjhActGZtCzPBUfUXeQlq+aNRmGdFRXC2P5HcMDTbWMtDrsxqfBKO
N5TFUYKZuRetT03Y1NHPufm7+az5XmM/lgvwquirib9EfBVYqjSXtGOkLjPXOCeTJbRB77VsOoQS
qrexymVYBZYsMNz6/2fYBxduOruHgJ6wepsX/0MCfdq4cYdCl4+xQlqqSiEmvrKbjaTKG6A7NbaR
f4BNTILECnj/1Ez5au144qXbqDPOuM1M9k1h5o56oDNOTgBohHNebV7H6smvUQ4GDRsEtaOLmeaj
OpB82+5EXtUtlGfUQ3eOw5hbZcnUHzbhxJh8IKqYpr6kNVZ+/CJABd6to/PfbWlhQJjhCki9jDpg
rmD2bb6W+X80ITY/Sb51sFBAUBpFdLNiT/yUdhulkddwksNiy/BX6S0Td2mqDNwmJoefPTruugWI
ou5t+/z++gYgqFafUpgLPaODTpFv1jVv99dNItA3bEygZqO3S0W8DK6GaTbbQlmXJhA7U79rUrbR
JGNOEghgoPlALxzLcMyEcrDTZNjOlFv0W0J5xVQw6jTY2fjUnGbmUxBDcwrzO9ckKdXSbvUe8c64
AknYN77ptLREUKcm4Hbn5s43t6RiE0MX6Og2Uc06qY0kcB5kYvsroYs8t0pPLmD6sT1ppwr2vL9s
YE2E45OIEGDSRQAJcjmiJ7vYnrv7Ld1gKQ2wYbUS13sydJRZzoditi6bAhLp6+ik7qkC98j9b8b1
2DETIde/nXwdD+o9HOEdvdA4NDdOTKxoJ9er5Z+HlvjZ2eGHYmk7uY/UVsolagP3LcSMLp2n6S0u
+Cgr9Ck8JAYv412ef3NDWmMMSQGQ4BP1iHLTjHF+XdkNWRCB4MeOZPRuJtU40NXY8wttKTDzLzvB
HE3Qzfr2bVBkP+9KfYSAOCJCNUeI4y8GHpC0GidhCnuZN+t6ir3wyjx5tQsN+VqXxmZzaePA1Q0J
ws6znhIB8VilDPkGh/fambNoDB3HrxNuWDjxSSIVWw3u27gvtANF/FXrJr4NUf6ccsmZQUWWSEwS
bthkgXdmkWpkhbAzExq+4OrpGu5dnJcfQAWJSDh1nVWzI+mMcuH0pIS3MSMSnQkuJIbGCO1nT+Uq
gvUIaTSogSNK8F2e7eDBDYkHAWHTN8baoFWYHywocF4hbGnKxdcdtd41alJVvbme6pkfJXxE+SOd
CwVj2qvu5uuUuaVRHtql2WlBPi8iHYkRlKesafroRyUJRzQyqnStv0W0dOGHjKwHBPmT0frT3bem
saC7Z0kE7yGUJGs3w7q7mMuvXGAJgTl4WFHTXCZHP5gvjfN5v7WbOM1MMGhTlvKce+Gea5KP4lXb
gjr9b8i4UpQ3LuFaQg1qME6abciMRKdG29QrW4zVGJrY8iss9UOVwmcGtHkFX1EcSCZzcISbb8zc
AJvZHt+1TIIZyUWQHNi40z/A3RKEackCJxPA21T8HfxYSxNcKhYgmPnHXv9TlaIu4a79lm58KDcb
/gK6ZuzUawnMuLVMDAhMyGp03dkKTdzVgOyxo5WSq7WCUG7hkqJKc2VU2bM96fwCVo5VbXYsZZ3b
L4xUdblYbpCutzMIW1/sCT5R+9QYRyCKZCeIL3MP/1P2Q5/TLC6PENdo6b1J18mdoTDrfmsRfMPz
C2N2dKx7RTNPQ6WCdl0QerqivQ2xn+9mD7HkO/22++MmrWAAKUMDD34/R94YaqnOKg2bijhqy6HQ
L/zPcFYDvfLunWGm9LvfYH3Q73OnmkMlxCNJlR/9nrf0XwXXhp+4n8dvTMr6YxTgYjsNjMXxA6xH
GhkLDJRCY7VKg7CN6B4wAnKExEh5iz22kP0IcYTwuKtInLun2IsRetCnSIntutP1yvS89Uo4DXRY
A09jA+0VZBtqnaUxr8nN0/oDaGa3ikhOG/qIMVGz61dPFC1jUaLMmAekC8izn6WKZjv6xpP12xBj
gQ1YYCiEu+MVn7HeOAWlI91OrloNcjJcInSzFaUQYjjiOnq6z5T5DQUcHAq8JhsLKiVj/9CaaJBS
BF4RqLnm5jTQT9mZnJAYY/8/sQOhkVR4gl4PPQne+3es2TFSlnsjILzlatoudzZfupD49cwvKHXx
cjpFuQWT2gNb2j2oUoBxsWOFPAmYbAcm+f/MqyTAWnxjV4nQa0JYcr3qAuMD6Av49JM4RijEybMK
9nVFmYr3nYIwo44erilUfZrGz/+VNx98xp49e+TNEHZOq3VRi+XJD2KNZzGX8FiE78tPuSI5E8vP
JwD3vifT36aJZgI5OgEZhJHIR+ZR7qovULxL43oHNKk/UwBwkr8/3HCelW1ALtWfhPZuNk2m6Aob
bEZ0vSZ0qnrsc4d1XqieRmbv4lIivbkFuKssdi8GSJV8fySjinLIiJ3miXG9pyg+qa1CMs1RYnz/
S0kRzY5iMoUgZ0JFJUBMWx4vaZDG61Tcewq9WcC0ZmEa6cdDCyrib167i4CWo2yntjF1Bb23d8gJ
9diszFWCu9/Yo87yhFQKSZR2i+/1mdKTWFBbLJ9TyPiA8hnPDSpvW/gSN7XXyv4ei27pZE3P5OSs
NB3yM3rg32jostM5lLxkjUlXLwS97ytRxlP1t4F4aHwlYsnlQ0ir110GvhCzEEAfPhwzHgBEyMmX
ibOvdUs8KVmKG5zeebdCpejIv32kN7sS72GNUNG1bKQBKXq0sLvCsg3o8T4pkcOn494eKfdwPFH4
hHQqejEaZqEAlA26kA5RIg0L3R+i79YRi5RhWqMXZa14yq8c3jyJI0LB+NjOfTb87GKtzW+ylTDV
/YHBF8usHmhODXdVyOzpoQhMxS3GyeZtV+lPjK1EOgCb7a2ZezCR6NVthbOzY59KcqxNTOYDf3lK
FRTpbIqjIufzO5gPmKMT5AOagEeXtmoUd4BHwnFd12YNHV1MM7hjdYsnW9jNdetXeqm2a/h7yMEB
TdQTgZu2Mv9bV28v0FfwX4c/7M4L2u4Ux2xnD96ktNku4HY1S8S8hAFcWxmiBJWaVbdve5xbt+UI
9j1mzJtovjAzWldaYEcxqe2YlT1eV/oNOi/AVCOuTmU4UgeFamV9aeWielEWff1schealuAdhAmY
uvLLdu295v4WEgYIJhGyOR2i/rs3i949rgS/G7Wj1FTFsUVvchtfU65gYCkyAiQW5kTfommpcKsR
CgU8jZ/cXTDroljhFPuiZ2kqTNLD4hvtwBc0jHTbfxfcjQ53wx2oR2UHzjZ5dXoTOlqa6SU/cLnD
64qe7kWeUXaq3HJ2sREGrS7G2k+mzz5zuMWBFkDhpfpR61eTQATL9w5Q81GKJ2+5myS16WlTWs8g
u5ujMfxghWZbR93NDPWkMHxx5yovo3gltykd2URK+G97AlBvVCZujtqJL15Mae8SmETOZnvp47bi
lXGNlFZxVb+zBQNG0gB0btBHQWoAW4K5UjZRtZbwYyogQIxFkm6Y2KDGOXPyjZc/55eSrw3ZHo5h
oUuBp+gGfmPzqoEtJXhq0Y2dhXAThfM9OVSNCfliMBMNogv9dSay9AfFlZoizBA8Nqa6UTfVwjf0
RNclK2jW0V+WQBNfGzOuxHVKzA5k14jGfLBLl5CB/QSLD4VjrEUKgy8S7QLGonDvbU2ybxH+9XTA
ZNoafrl/w9kF0OUC+lD/4MZmy1wDDaGyvjl0m8tFi2MrQxat4P2wvgwnFkezjqwJKQvT+/jF6SGA
YmAVBJEpGgGyYpuq2Zh8WXtl11tHo54xrftp7belOQlee0meG/EL5/a/7JoYw10JWG6FCcKVaii9
CZw2wXToY/qV0j4A3EfhDzN3TulD1VUZWe9Qbgo/CUyQ4IvAU8PEeG3CWErJF3NdEayu21mVCyEN
bZ8lV8YTcCF65kwqDXee90tyExe+FkSfc201v0S2NFx6BGY6FQGhg7+Wx1N7oAyGE4SvCHi0HfgU
fOEo2Lih1EqUX0JHRA9rZ8S4KPha7al46JeF0VkBXcFzCkkYUvMCtkr3CX0Q1GzwGUaXZ3ovgYgL
8175pQj3Es5D1hXNzEJaZDg/8y5lry5j5hgb+hd6CqimoL/ZmzD9Yw98ghWoj72pFFxrZlIPiQDa
ZXVPCFEpJsszP1XyqbN7lC0/cyQcz+fRpfBVRieAfzMINIK55rO76TsgSJrCzdTjqZE3IFDYV+5y
2FUz+5/+RNK7W8x1doz/SJswT3MzSEQgToMIDcM07p2Hd0Utp1vvlWspGjCv3kUzmJTONO4oANFf
8nRvx3+qS9AAwaKMgyd+fNdZg0UTmuW03zQIP3VowVIahBcCMppZ+jc1rMlqwrFqUOwlE/sN3CpR
rPJM9spvoiivPPQevFSnTfQ4A/8bXa/PQdzztGNaT/M2D7EwaTIDC2vD0eMpB3PC3WSDE0wB8uZv
KgCX+9DiN9kHy6eId6nc5ati7yHjOjuTjLiwo5mXNU5L+Wv2VbEKM9sXO+D2S9oLSpOvzvHWpycW
7B1ey0pRcPs+9ZYQN3LY2PS1g/+UBkfidKYXV7HvLsb8w5S6e1UyB65TEjYN7piB4Rt11PtjCJXF
hISSzW6hL7LoE60s/F1OgyjMy9u5HRVFPFbKpII+MU58scweqLckPYEAYJWksR+Tyk9qd/tDco9I
D5jBb08Cbyya0eXw1nRykxFuzbPZCPQTtd/b8QohOS1DRUvzwba/Uz/JGz5UV5H8dqsBbdT0bkq9
gQ22iBThW8lo8SN+GD5wTd3ORJ3cSY1ubzIZArUSzd0A5SYMfK58utrbYiTTAe+zwhhcWeB7S3EG
ecTC7pr7isXbIW/vVz59qGu8U595/r5AQQJ9EjHzvx1tAgphdoEUx8LCGsb9tQP0XWnhh/fqt5cN
7Izwfb/+aE5TJN+Sco8wUyYw8SmoH9XoEmq++T419F9ackY2qhNCStH1KEeC/FG7QMYnxPdX/4P/
eRNgJm5PvhdjW8kVruXixBehuZdKQRNYk3ZrIMQAVnfPa+8Co6KMjqggCbOtPTsDf7yvj9tWAQuP
/j7x4o3O3iDoc9q0DXVKI+/5H7tyqBMb3uG7MredLC2ZyFKMsO1NoPJvn/qwLZpDSjBDBRKb3bPx
thjzmvDySQjLz0a7vmb6jH5ZE/d0U5PjKmiticKeEt7ZEAMZj+qo2WWwGU6LcLSbsTNeOmWS8lZV
POGqrPodGVk4fecLCRWsaoRQaTmjjecYG+c2gPsye2Xw0vcQ12hvmeO02M7Wm+ebWFzoQYLOXT7k
fd/XE/ZXU3eEZY6Mnr2pLFZ9/tkGm4P427Ur6IkEihTthbpx/KW6foimMADpTI+lBAJll2Lu6UdG
KAQgtVPMq+Bt7INdzhON2AR1uvKE8zL0aFNkHcEdH66QrQWohRZagW/196TEcXOTskfnhl8CY0l9
JrSHGdsX97KL6ck0HklAKsPjhY+PpViiCbP7znG8Fvh0wETNHSSR6fvmxhBahFMcviSIu831t0Kf
tg53/X0YgGBvDuojppSDCAYMkSlX1ThGDRnZ+slrCAYG/niiqEQSyZfY+gN3UEV8oniFeBKNL2rP
cHufa+UZzt9B4tDmJYbH3FEwl6XMFlTn+l2jZFvtHwOupo/D4wKFBz9UK95Kj296MHvRaRfd9CEW
zfX6G7vUVyvtwTmcKyFacGkaDISuDsKnhRKXzWbizVqwzXPWf+ix/3Xpia2Iyn6LVFocnW1yuKb0
ky93Lv2P5DgL6/Yiumx5GWOTop1vRpn/sSCq9Vp4+QP9+8h8ny4tIw4xzHwgJe5HCTX6PHVfUNn6
xlb9Gnm64dNeDoro6lcuyDRuSj7b1DZjG0fyWDMilhG+QPXTjKGEUQlaOXQGrIDuHUqQGhXsPzNq
SCIHp6mAAJ/XXzYQBs47bvAq7NjV3IkbmQxGZ8edOEvQLuNwiloVnbEe1K3m1mrsv3E4cP3NeLRW
7mSzocbY5QKEzCNJdxBEiXoPYU8El1JXcomrzkpfftH19sxyNrHeMMiJlJpFw6bd7hwTcytVG1wN
YmfrlzSDgkMQwk9e8x4VKIcQ04Gjw0+43rkPRtcFf7JKE4E0cCMscKnYTf2dzEAHNq9lMbnQuFYw
GRIzE1sBkAPp0V8QBU9XntxNu7hJ6hbu0SosYG0XaRrCB3O1CKsMOx3IOf85/w+59TXDNunHC+7j
5J8FrYBUkZWf5+zDq9Ke/pKNJ3vWHlU1t457gg8xhTdqpwvlM1k9m4Ps3DIJxo/1oPOiaxwGUqpJ
hCumi8R/tUujxZzykhEZAbGmkmjLeh6hLk6ihp0TcszeLykr7ccbtdNchYc2xRQ86VXLlaIebxeU
QTUAMIwn5Ont9HS+KG4sHldnH8ZMjcBeM1MMcrCoEBP7jxnpyUSvDD+NGLkdnUWs9O0cpE4+Dcq4
yuTik0y1OgAXING8tmsCaiYl2kr3KNrTXUms+Rs75Fhf1/gNxOmbwqKlYfofSaa5k48AmmXxny/O
KkLowCp5ckAZEXRP1ULUjJsTTtCMB9klHSmLVs2hrWnJsEph5mZwC6GM4ph5w5Loxpq6QxjBK5dq
G5KGS9W/Q2vaHSHX0uGXrrHTOXePnPS6NnBO1/wWsDhaVzU/gIal9/mBnx4LTaNbqpT94G8C5i0+
apy2bidm8Rlm5llAduZJ7/JNcdZMSQJkKmmhIPKNVGRtSvTPhxjDdVJ7tq47shSJ2DQuFZHbAcbr
QugdB+b8Xnt8mp+ukwSIDoRYEnjKjyhXXdw38mzuo5FqGVCtxwMg2uh+/esMy7rnHKILCOt7udoz
ZJQbUVxujd4V5kyjwX87cJWGAt5aAfvX1XMGOR7vDJANv1y3c+ya8rzrA3X6dPQJ3oN2zY5VU1iN
kth8ugBPgsRUfK12lMG+iXjwmLYWIEsys9ftzryxJyNrmFIDQkenTXcQyBr8KyB8i1zLADFIkgLu
HCwTwa6+iqJ88+llrVcvN5loTUjIdJuP3VUpW5bW0fFOgjC/vADGWKf0LeVktlTSoFMUAny3xBMu
+zb6sDH1tu/YRbPbyoXmQyAYFj2mPiXphTTRx0T7FrEdjqgCluNMNqBjx+F/2E2tR7cJDgiYEb8J
lbLH1gYoWpiH2mm6gtUqtoV0dN6y0c/IFmJmYKgPSbEzTllPlc+bbM9JfD++s/BBRt4lNCxGcBL6
VHP+7xZk9CVxW9fowP2hHNue6MHnzPQKbOkWR+J/XFDXhK81nT6S1RjBNpAE5M0j9z1if47hE1uj
M806B37DGFsZfOn8DLjdliNSMXXogisiV5zpGQFpO/IHvNoAQU/Jm7lONIx7WHSrbF7q21gg4HUV
RXOaFa62Zo2+vQEp++hGIi9eJy/WQX5ldYhafBaKMvnPdbzKA1CRIsUbMlsdLgn6Zc5FrHoxYE8t
bGGzek/zOWxP0sMBOEb2wA7QQj4NpQXo6WTe87fxjLxbHMxj4h1Nq167QAvYgz/3AS44TUNl+F5U
cCci/lyhJ4iTaRdrNQjM6FLLduA3pjZ8GLc9mNCMxiMXjMQ1s7Db1DM2YsoZ3Hc537YQ1hgTfac8
srOBQiw99bTQjXRR8sub7grTAW1W8n6LWp7x4kocAhwceSKUTTXhZLmQiM0ho73LYAfUwDGNTZFK
SXvghSI/fIsyTwPOA1lVQ2h3soLw5l5am9WY+uwJWc7lONlG5LqVWXgUetmicXomrvTGWMvG9r9U
/JSEi5qwMjSWV+Wbfik/CAJcSHJQe/xTHFmhprDrgHOj5BWh4chvOQJBAMb/qSQWx67CdXjwhGVj
b3g0ywsBFZeMSdVsnWzSkppX4JwJuSLF8Qf8nRFrJTIgJoEN87H+TbX72o+9AlCRVp57eEc+5WHI
IfHtNRaA/XQsVDclKqhyKC3Wa5KkhRg3/Mh3B9niF4QFs/VE49IJncxxZagp4Mm0hZRS3VRej/tc
B4IWLOv6Ou1ZHG+391nDg/F2fVgYQRKJF7BkaS6mWuJBEB29xzD0jc+jMzR4hYXNrN649BoXOU9s
RBeG5wDEq1wQMUORMe9zLRxprai7X76NMX3U6Goe8ak1RkvLUSxkkDZIKxmRkxLNVTzVVsrnwtjq
SiAKONVt9JHM0pfjXAb305fniK84B1iALAGxs3Y1saYb76PngQRnJVTktboRLsVnsMqUptdYvbbQ
61z7pMvjZbPa5DFuHFzRqNkxvwwPKwGZ95dNSdGzq9rKR7umMlYmOZ2cE4nTdVkg3zgvfLkoq8l/
yWdWXCmZz5MmkqudbTOz68GShyWcKWtZIgO2vdffoVim1zKYvqlB65C2JN5sCEdXjpCJJvqppkY0
UpKK7eyNQnppferKSURggRPIJUsx7L+q0CmqJco2yHQlq8ePCjsarHhevXv2cTgaQIWO5hqBVExT
myyG3UQmI0qCNBlMokFdOQjr9uEkPtLiCMD3PlHvhT8G5iOooU1K/lFkIyGLUVXex1rr6Fos3ooQ
Ss271Lis2TymT0ZzLw4gIjVbNDocxzjNFc4vm8Nyu5dxe/IOpjQOtw6hav6U0VBHbhVGIYMJBrxH
wdIRhihSy1mEDpdv0HJs5uSC4PkWyEZhVzyZ0bGm8nb3zV88CogLGD1IHHa63V49cu0aItK2m7xS
1g8kVKh9SULBEGazFwAAwd9HfMUXXkVcfsgLjrLvb2FcWQQseYC4yFfccectG9VItJKO19iNhTR9
fuPlhyPWLfBx4v7maiMpaTaV+IMiMZHPrnwVGm2YMfQl87Kg15ZZtTx2GiAWQxoAM+mfzj//KBNx
/azbmFCPn+oRLS/0LQA985vB1Komh2l9JHmmAl9JEIpuPIUKGL2NzflG2nMumVBzgsQVSZXfOqvC
IZOdMaCRwQCkJNjUle2SnJ5WhziO+E/F2aGrfR1Yp5hrn1li/kKp+8iKYkB2UCv0JfMysZNgeOpi
gC3fauy3QS9MdNoWeDdK3vdBaI4bt80hysM+lN8p7uCd66RsRG6pvgV9QWhiniauqEZtuRAwcaSc
r1nxKGIkFmGotydZQplIIp1HBBgVxoM2tk9XL4zRMfc5DF6k/jKCFhUC9HjZFandYzv2g393Dwdx
lNTQ0kGXS3Wz6ZNiclWyWFeAATekkc6fHdUWU+xtNXxHx7s+klITGmDMn0saq20tnBY/VRfTV/dc
p67seTg/tOAbuMuxXNoc0Gk2FZqVCvH5Qr9QWBi5dHRKiR+/n4PXF6U8HeHfgtMt2IN7qGyn/4Of
qeloTHEqwoC1fR5/QVSGYoGTp7kX7FAMlIcbqhJ1+GKLdDJdwuQkk+BiKJOJ6ncdCuS8TrBB5AVA
Xc0TSJ2bSv+0THaikWLnLv2XTMLHeSI84m86aPw7wUlocss5QcwJw9Lmyq+qJ9anlSm2tfZhItsg
bVOowuc3XteqE8ZAhvOahV5kvlYzuLiywAnhnjbo6eN+DxnNX+YvoZlg1yKbQ47V9R/uPEfk+229
w0JgyF6Pk2oUZdPZwPCSKuLOLld0HTpvmq3N96d6mDO9y1u5MY55BOa1ho1L8zgj4faCPy/8VlGm
eodjx8tXgSiqqwkCuQt8Rdh4Kkcn/mz71Nw1rOAnY8wCEkD/HHt5XITLaJ+NoAOlJKXutvCPyjBq
MDMAqKJXAOeCwpFgF3TqMrwMeOnoAZAG9m1qz3IQ9AP8YhvDcXDxR6YWpnQgN+eLiQInLjeemHkm
myZCQdliQakBsrTtMFvXJCpx0rGi5QWLAoysVRdqavwB/ve8lCZDDp/Ye9pJvqnLjDHQL1Cb44B/
+PGjuK10jiobE7u2Nv9C3BuTJMJrROPia1jfv1U5/5i02Uw/156kJlVUkocVtGmk/Jftxa77tWjQ
zBE/O98/jJESp4YglYxoKjYFf/nl32CL/1g2Y+5JYd9P7q6pTe7iHVmfHkbivNMRjWDxFu779/s3
ncfXi5LJXI/EKp2BBBnTbpwnlBa4U5JqOUPHM1hfBtkD1wNiDshi+6L2t5qPoi1CeCQx23sEdH+x
Tckoaqdl009c3qcg5A9vd8ty48BCfWRuylnZ2FGwmu3vOsZv+f5NnlH7DHELoUWf63v6BPpUDEg/
ckgH/3+M8p7acg8bvHIAhbIK2yvZBBUDQnU4VezNd/NSMq7y3VY1Cylb22inbnYFUQUdE1NPQ3iC
EB8o9OgA8vUjmj/7R4Daap06WzzHJf7UT8Gp0240lAtL982+xpA/Qo4JVRrrefSonFIw+ZcjKzpH
absU3ItCvQg7ELcutVlzGl7gJQuunwk9QDJ2E+H/6Id6WKk/k0nx5N1j+u3kXVzo2QlI8pJSuw2X
fQOCsOzu9v/8afsPqdSqBQhY/LvkBsxPBwDh4YjrAvLoegKC8H7qRjKR7tbvtO9i7EVVgqmBL/aq
HtgIvwpf+8iXVe8EucI55WYrKgCILIuez01TCPt66W3olpOEq+ydyKCmrLOMOvNVY/fjV/81zcTe
cZZT5kWLTANlYCMKmsdUvqmLiBte8mtqin2zsi9lpE7FAhf+0SbcxCTvAzGJ+tWb6umwDGZ5OtT5
GFKBPn53jGg414r79g3utjRwtbp4a3BsvxsKntXn2iJdDr6wA8GakNCZxNoIMgyuAx8YbT6yhmKU
DBwyqPdg7snmNiG63RliNIU/chifagGGw9Mgz7FphTocaiXRW9Guy7XzTx1zjSoeaZgpcr4tudYy
4iRR9IwKcd2uQUk2Eii5of/bUOgXfUQhVhw/QPx49XGgl7IzXs+U5zFGaFabJ/ghsPpaATXoahjh
p3L4LhaOWQFP42bl6xbl/YebqpUmV0hvAa8Elh2RCkTyJgWZj/HbM6wdluYM3/yNLSi/73/yahRM
hFbXkZR9wy5sfLwhErb738xcGE06JiGo31eAITjUGnTtM+rc2oSs+DTTv8oErWaVXsuZzGhAQYrK
8R9mZApkMHnoLNxYiDYleAP/nQver1ML21QykX/SLNyk/ad6A1phi7Df5JaNOAvzK6jw8CbTF8q8
HKjnwEqW3xc1jEohsEs43R7MOtb6OmMqCPgau3hScDO295cl0iaEAZ/+qe+Em/kYpD6mz7Hvl7Sn
6nmHf2zv+MWLQApSXGVXY5RenoqGGn3MUq5m9hYxVZBPEcH41tgvpeK+DTyrRIAo2ZlW3vpgSLjQ
k/rWytAEnQP016FeZEnDiuvEoy8GE/wauT3bz4S9Iz5kksRb2B+VrkEFo/7nHP/3m5PkgIJ/S40L
YV4sXi8oym1iXMY/TiiGcyULq2vLvRJfnktat3TkUZJiYF3fdMahYSW2TbKGpxsEAcr6coLzwQW0
v3rDX3zNSWrYlEl3+we4E9d/XedcsCm1i06kmLpmieNjfrgJ6Jb4w+kjPlSwnAbMzUrEhyb2Zgr0
dtEPlgGY1hhtKWHQyH8bVuunT9YT1SHNK2A0Px7mvRUtRtnYZvoWkGkV6lwUpdiwB/B63cxbLplI
HYA4MYj9n89p58GLZflCfdaBidGx/IZ509LCGEe3JZInKNjtHmU03vSwW+f4evz8NQmODqwARV4Q
ZLBGMKjeWGGWX0RhE90dOAcHhiCPo+z/LABx98KGJDr6kPH8ro+xBtb5ez2blHDDsQe75YcnmuQ4
b8nBVWW66ezhLxTo1WmXVNT0AE/eK6hGQAgaPLJasF8+ie2lMsGWGX7d5Tc+mSMxhiLeHDdgLtm/
nB7B7FZ5jlpXQLN+kUF4vQUIAFvJMzXfCIOJQhuiFW+gNiMHedukUW+FTLY+y1IcYqa5nDwqrpY0
rcacbOK2aDG25i/kcIwjxAKJxA5C/Q6CSisu07CuZ6SnRrT/h5qS7b4NP/M2jCSUIxD7QnTGvMqb
rPCH3F6e40bvjbBR430+sy5AyFSyok3/BW1s42hcK5Gjk/lhuw7R8SNfPUaGbLpw73Wf5kaYxtok
jdnpjtSM5JXsu8/wmrf4y0mkexKfbeUOjtEL/qW5tIiXWgttSzj9KKzMhAdky73p5UY91u9pMD/2
C3ml5TeOV48wnRiwlEKXY6frHLrz8ZlZeEzd2/ZhqnrU3umiUvCP/oX7sDW0W1x+vC66tsRPZKz0
g2eJQaSn5IcCSJGq7UhODUAdV+A5ooPkjLB8WFzyAWZ3NReaLnVxmfirbO4nES+6GxzUTiYRm6Ku
yY4fxl+rkBV2b94pOJ0Rk6CiQMukYXiIr08MHZiIC+daHCLPuJ9zLmzFOSMffpYkSSeDx0DTJ31u
ZthRjP20PFpexeEKqTeCE+3ZnJ7Djv5o0bdZKtFuVrQ1fk/aHeGN0muNRM/h+/rTa9gXYxHqojHG
mFjtbgBqWpXEPozxg6D/NYXBO3vNWN6wZUKAy2QB9V5Zn0Bii82/yJ4s+yQckO/+KMAlIRaO0sU4
uW+daxZ7BfywWtoUyN2RnHpaSoMHtf0BU4WsnMJJHTQb3opeuflT5CVFXx/VY4J/CD2QZQ1VfcZl
LeqNG0gL2713DkOWsGaPAr4HXRGS++aSdxKhJENgD9OuoVj3yzBQxXl7Obg+EYyDSNptZhnKMcB1
+VI6PEJJlqUhV500GZwp411u1UzpHwW8KxxlNeWB8iIZQJSo0Ic6dnVbIgxSCKPlOM7qQ5mIjktn
LjxcrjnwZ1LqQcxLSFz57n3ptDyrAQvH7NQTnALU5+stWcKPI27SlaMB7U5UITRllo558riqWQo7
DFPIoYAwo2dlYtloDFefmsFeXGPlk8EqYOvePdN3Av0UGljuuzdNYEEY3jNWo3h/rNM9ImcEkOwx
ONjJzFN7hdcQjQUgQ98wQ3B9UzhgfWBimFbKLwx8i8+2AEME5bdVu89ivKu9eZA4ZRx524frm55S
dVhBizh9yNLbYO8VlQGo1tzUjQUgxTsAlYKRSNtEAv5TGM3DLp2KQRXftLnDDKSVbDazQtfJD+kS
FwpCLTn7D8E9C/zzeQMjFHaD7RgFzBr+n3mEaW+1lIxnw/xyiSMZVdWFOT3blhdM8AWUBNerE5CT
x6A/GDZaXx7VVI0idc2PEnL6l80CwW+7CbG0fmeHw/I63piNNMfAMUQLSdi29N3rOTdtw3qXtdzR
hwrGDbJkHlVkoz6UM57N9UdCmY99TMsHibH8Nb9j4NY1HbqskDmv1v59F5RKFqyFWFF9PB2OCnv3
wxv87EiOLcuCBQH25jx/yqazRoG963fDSgmgTH8Lvo47y5iclCt0iYdk1IKv1Owmis8yZRZ7aLy8
uqB07RjRKgeJ5eK9dtOX8n1b7nnGFSoU20Igi7MaFj8eOLCYfkZdWaXXVh6lmxlNv18vviBLf0pn
C2RGZs2jXoaVGJb9BqvIGpR6hLB+qdT/yedsuTbQGrwLG/cy/KIbhakbP6+JO1g4Hb1wcRrw5G7w
ZCBH/WwZ6P/u9diyVTlYkCERLR3+5UhqiV32Y4eEXivOUdWQ/tRSvbX6YcQlAv26fWtdOR9QnNpI
atZxIDatOfYYORJPOMuDpw/e0okX6A8k1BOHxdnIvL/G540a5152V0mNvDf7EsGBf+6jKGA47+SV
3pBusW4FW2csCSJrWpmbIiTXIB0hIQrzNFkztYdo1zUskenTRaILlLCgq38NrTGD+WfkhIZsMzMm
BTQUeSCtdL7PR4Y2W6LlwHb/KUrjxn8XfeS3PkeM/Q+qdH+8AHuq1DlbL0gGTWX6Kxput2hgWYxq
WDPAEtZxGXARnptLuGf26PpaNTB9AB0CvjO3IFGHc24sn4j8lXx0Wmz/T8gTCJ3Nx3wobh8NqpXK
OaG51Ec3OpbV0OsF7ALibI3h/OIspFj0XJP8RC3vQoS6TS2x2BY7kTV9tgBnKcKOfO7Uo9rHq1Is
RdZyTUwf6WK8YjkyySiKyM7V6e92DkrZXXgcb+wIdz4okHfTIvhfDuyD7y/N1tsHZj24muOmmtDV
99BKF+zybdJdMpZO/OSBYCK9vDwpTB+j7wC6oh+jH1CrBdWrFiHD1vyvOMXY74g10okaFsauXPsN
Yy6wlb4AO1y/34WPa4jR297ZkJ503RkhhrEs5I6yxNTazQbPjF7BB+EDPb4IKEAYX220gUpIa8Rl
5g32zz3FycewKu5/1xvpXem/1HoqaaIQjU0qQcYv9aGxBEvTy7J3RXisx4EBiz80fmeJNsEnoE0e
w5vIrX/7Y2HQl3VyHO89ZM4XEZHiCh/pNTWODjpnsyf+lz3Hhrr1whzZQpGOnGD5L3JTYrBdbaGi
PQcFUodcIaDk1ho8E/9QxEtXWuex3E+TBRWf5GoOsPEunsSpFK+xJ77e4t/oawTrQNATLjlz6Jtg
Df1nBZ04ckPF0xJmW4KUCA1+VOTEkCl8F5dA0Z8nMEhnD7ISEjEnpxQQXSCFJ1Kduj3Usoo34xU9
eupJRmXQr1pl8tGkgIwFrsvvNE7W1r3MMAy+HBQSpVVJSOf+WoVRMUYoeK0+9mwYxGpxKzWSqili
Q50SupUiJhCB9/1dxGP18WwB2IguT5JqByxzj7M0JN4kj1KPtukH6aFZhECBCphLSYP1/fexLaa8
9Yib4p/ORnrkSbax+Fhurmk5NJb7fwO4d0N/mzVtcfkA6F8K0lNcCtBvOAdnLZT+AtVXEzN0HcFd
6rJAF5iMUoDdaLHj1Apzj3kQvcep/0Z1gVnRv9+JWLPNSuhoRggyvv2LDJQsxntXy3VqDaZljzVK
ZE8OZtvUE5gmsamzhoT3jmDvzARomVRFSiWgUdXQ7ooNaUaOr1jQJSPLsyXPa24DjxYIU8udm30f
ulAe/ldeNkNz9YzWz1tUDxNRZS8lom5xMlh2g8QyOi3VcftZSnPs1I8meLqgRFy2Z+GJJI9mESHC
fuUlfalgqFq2Gx3zm7jncA/VSEkSlgRNzOfWvrS0MA6aSpK9BGA+xFSzSk26wZQGfjDTJLczEKQr
RXiyFk2JVNoNVCrlJkJN3cdp2PVs6CTynD+Qtck+Go70ilKlcn5WAgV2L5weXrH8WNQZEsW0bQZy
SOjxFyUB8/ECpMgQYmWncPI64YGjMnat24f0y50QTAg1xooBmDDOvxkv1mLpyQM0Tvu39JykXAAE
Og8IIQvI5zjL51HK74VwUyOTFpvoMocO1N/NputABjjmcNdG/NXH4l5hDq9o+saq46zruG9eAtsJ
K/yPCr7K9zt6QvMaQZPZ9qmZIGsh5jjHD5xNfGv2YcIXDn3MCKFoov3HMqR3gAQDc5UOuqMvHvLR
qskqB2KIgieHI2tmGV9T1WJUNtLjbbseXayrC+WnSUNAnpMcvS7t8ULm6WsYePytv3D6LDe2BcHx
wf+QIJNfiOjKct19X1V8p3WLqzTd1FB8HsoKuP+s0Zn+YNw+61YNhRGLnMDPYH00vt9lt2eRjFFV
72e4DLz1Uzfc4eSMOyF/NMuBfcWGUFA/VZmmeuBGDduXmSuv6pLt0PKlvAWOMPpDYbjj1QjjGZxk
2txOAjUxZC5AzIgCsu2L17A+mJfDOL+3elYNl/giflr11dtdHbitPYC9x+3JK+cdoanQ1PHtziw4
WWy5gMDo7F2js7mNPJ0vgACTT+QF6s+y5WwYhIDuqG2wkv5FVCOjATrzGfS+PcSGJkGjC30QDJkp
A/g3UqgrmMq1pJz3zHHE2N41VHLtHj11OnI6k8khJn1bQstEcEWO+RFIMn+BLHhaqGxqdNOp2Ndw
nDargzImgo5hzyuf+f5AwwbcSyKTSOHbX+hw4XAzsSbEcQ0OklZhyKDyikqAnDBmC9eCiFhHDCXO
NBFXUNtb9cbIeaEQvkFi1eR9zd2WnXK8PestHpWkVlGOnVTep+vxyW8yTlnvj5Gh7IVQVH0zAfP/
+LhbkrHWMj1JcJ84o9GK4wiBhcs821127Rb6MEnQX3ZUivOlVzKiNE1Uw1OaBqQPjaFvoOxqILhL
//qqv3RI6pkwESneOHxTwK2GM+DUZrHTg8PZYKDQQi4wQGzMTDq1gWqrq3gtrxpHOJniYcNo2dq5
jWCMBNv3RYvwntt/7WJvkWaabL+JCmT8QCm4W/ZUUo4dS1jARu4pB/WyyDgFaRD/8oD449kLMOh+
vd9YqLhyYhBRfv/3t1LwsEfKOpS7z1UE4n45OVlt9btZSr+xKm1D4z3BYUZ8pf75x6HsgHvs5B9q
UYjQVtSF1Onk4C/0gtYqhy6v+FwDpkM/N3ETmgIhfeXViOS0CMu6tYEAAc7RXm+dc5hTKYkujRCJ
Us/++usJacl1qTgdY1Rv5x7YVB7D2waRVkA2spM1BcMJXxaexRI4NbWwB/a4TCW0WFYR+wOl70qI
iQSw8/UVtiVnyQ20zySax7nBsbk7JeFcroDWBG8g63KpdOywEPlaHlF3eTUPHny28JCbVPU2QXd5
e9gwr1p8dQkoM6mP5duhRS5VRZxQZwYHaMtQd98kmMAC8oPySWfkvVZWHYd59s4N7OIAFwSwjqA3
ze5DVoQZgg2nirLebcH52ZZBdiLtzAmDnHO+1q0+x4nh9edw8JhmRDYAF13NbjdVgImBbOwUsrQH
BuzfoA9s2bp23raWHOj4RIUzdnjmfrCObGABdCdFtejsyF0sJOYN2ViQ8AFSwAGiGVPv1Jtu1NH/
clmBN5unzo0AwWGTEfMZwmJ3cZMxdu6w8JYVLALzLGEZ0lwXC1YSedwGHNmweT9F5KTsqRhFqMah
38tf9hjAyoYR/S5hWlCASHpaGTGaigtg5vSKmPfs/pukg/EszgEDUKM4R6gxUsF5giOPJ0BLNE/b
JT9QyGcNVdwS9dqxLOhPesyh3yrbxmT0D/aCjJKxp4fq5EMYKYmJvKFw0stVbNYrWS2SxtkS0NBe
aLLtgys9v0O/MrecG4QAzJDLE3/+94t8odvokv0moeVHt/4Uy1LF0WkZqQeu3L5o52H7GDDgQBSO
Brw5rfBwkNtOy8crbg6fulXqeBdgsQy42tCf/GB25ehQQGm3e1H6p5m+fL8wXJ3E9R6bWQARj8U8
A5+GMqHhEQNQz1emw9DHggjR2MM/47HwNGlUBfceVCbORxSFDG+nYqzkoViRHUznWl26I9Dm2ARP
um4552/zDiM3Bms87DPs9yJki1XuVJ8dYqoaWs5KfMMrKKiqhG2lNUw4h5Aus8wnEjniarpqhmvf
b3L4TEv43eAJry4VKktGWvoNaL7YwQYikMe2Fin4HbDszc1AgXeNEPoMBVFNGMmbYG/THliDKubX
yR/IA1W3ui64gdyi7EnKtOf5wBxDYIe3LjgEfZBTWj9zG18v0w6ep4R7P+HlxiXbKagPyjFHgoqL
UBdWspZnxk+VEidatLqtw76N9vBxrwvt3mzb3s3uddC4YO97dNqhxhn7syHOmcdwAwfjXSfpYxnv
0X3mycpfi1jUcbaoJ2zO+TYZzGDXXYJwOYlN6494TA/wHI5VcMEm/GgTde4YfldiP3OKqoLrjwCa
x5TKGBGUviE/Je6VKxIwR87pFxLXCO35Mpv40soIfJBQa9O824Kur2ZE3gEqAo8v53VvKx6FGpJU
ZkPnNK88Wnc0YlV+pz3IBbVWWEkc59Jo946vn9g+vzTkREneq+qQ4Dm44CYCQ+A5AYWL0bXWPpjF
m3ZQcNvZhP4W57WGAhlYedxkzpsZd5HpNwuNvYnBpFkJW0FbN8kfVPd9GT+JZ8wruObhDghSG+ZJ
peCqJfLOVSOXyE3dRjQIDl0c4Dei2qEKx8txi4ZEaEBqIEbFF0Y7FQnDmAUhsmM9DxCbMIzhnfRX
FboxZNV6PNU91TfPsjQ16AM+zYBibFh7jbTI8orKVo7pTpWVkMeX9iDZUyFCOkCv0J/DwimX/zr4
xEttPzwgHw28gc6oa0IKaR2OlMT31r88V5mWGWEZ54Tj7DmYBMKik0RQh2R4915bID+eIgjx60t/
GIFzt0Yi/9qrFrz0JJC4Ag0qH0m30KvGEtjoZCPf0pgWf60A6/UEouKJIcuVhrFMiVk8vkHr2xwQ
73PUYratPv2I+dJUAjez+37DEGfFkwPMOjkpUaJScu5vV1QBvkBvbb0xQYcilFqp4YQ/3CBkHZRZ
5MJSk0GLa+ytWe5IW0WRpauTXkj2uRe7yClIppYsCsONzYME8FoT5IR3pNV0pTq1lPDIZo4XNrqY
EYaDBKIR/KTubUDB5PvKlxd5u8EWNs5MbFlVtnPp7aDzub1jcVUJJQs/MkxRTuPRT1Nm/McexrqD
913wf559k1lO06W/G+Q1Cej6hNBJoQtpwbVGvvW+uybqW0dZy+TaDWwxpDFVLnT3HUFG3jZdrosj
5xlNQQ4LFjY+5QbsZ1t5RyVfQ7CoGttsKykZ6u9glCpNqICjxai+0hyTCpX5mmyvb17UjAZKfqil
RSqayosYxyMofEz4lR/kwmZbdXDKtYZa+X47F6eukIBdrhlsXMipWv3KWtEbTh3DmIWs7O2Kr+of
sTRd75IMLFdWij2gldKBLfZlekEubUQnwwhY6ktiUoUDfcgmczxQ7gb8j6KGISK5KHhTMxcxhNvG
WR7iACHN0UNv9djrZHyJ/nsdpiVAe/PPvi/JEGsrqbmMYfrRwNi1SJ7V6LJobA6AUH5xKQ/4zuB5
m6T0jvn/ih+9dx0iIvk5rkaYaDgedss14tSwxPZf54c56XPNUEjDKU/nkyzXlYg/gFaynf4J/W8M
MB+psvpkMz9RGspqOadyR9U7YWQzjkg469gLVUvB7T16RNwP4Wu+/fTwfRJz9mJGcz7tHa8lsq9P
732US+hCLcY3uKUvpRihuB2fqwwNs67YEBDvRoVT6qtNheOFx3Vt8Xm5AAt3y9nuvNmlIbu/soTO
nJ5txp4XK/2sIu9HNfvo0eWk1ITNF3yu84HACjHF1rfnHOVVNBolizeh6hjnpJ4EWDl0hzIENXEx
H+PwP1VynUlYz4o/UsnIT+p62DU5A40cTO4x96DPgG1RlqH+dJ5t7Vok0w7Kvv0l3CvmL3Vv6YFN
GByYnIsVCJdJYzh/IujE57Y+1Ecp9ize6/bW7wQwVzBuBax3D+mSJseZPoT07AtCXi0/w5H7Uivj
C4iHeXSgEiQj+F5VokdPgEnIGi4ADWlcFUzmn5K4DNSCvGc1PcOBmwaKZQ92qjNQonZL4Wfxfcc4
ieY4YA1ah251JC/ewHwUQWpUeNi2b3W9/RSejL8lKyrdQXeH5I+YaxR1qnN77ldQPnbepaxPgvP/
+M9hLqje3uEnoOBNwflw3x7FxsSKG+shQDblkLI1qk6kUn9VJRS9sytC7EhNZx4f3lFuSRl28VGZ
dw+ieFPbEibWk+t/ZqJXOY5BcIag7CDD37VCPgwdIKEIJzfQaPl8F7LMy5ZdjalpHS+4TIZ5dfDB
NsmBlvSCDMwXkq5IwSM4yenpxYpLaIlO/iKYuggfCCdY+iKnLX8k7v5WIZe9Wa1xiJKQAa5n4t1x
KuNy8IWOQX9GP5DfZ2z3wtlbLjetg05U+7ylD+hCeQYop/cx84vqXkUSz/1PvP1tohBsZujiKHcN
JEqvLRYctHgRWdaOHotBFFzgu7wDwBDep/jOb+9TPDEB/lfqHN6uU1knu5g/apSMVYqOz186iarT
6i6WnMzNW1penwbPnnJm3GMJtnE7uODuiCR0iJXpdkvozgHOcRgMZgff8r/s7GHH5nNY53T4g2be
AEW6Dk2ITsqAtJJEUiwUIhhPD59SKpmVgMtk5Pl1Fx5CpzfpQ3w6HepC9y/zOKwsVCmwfd/Up16d
YfXzb7e9tzTmqAmp00TlW4qqc10mCmk5E1l4C+4eVIptQBsZ9adIDLVvuDhhpIBnuC0Ea0ZBtTS2
7C5Ocmfa2NV9tB2lvRPgWjHokkcki363ct9WCx2nEKHTp1BIth3DZqXr774fbYYvy4GWBST/5Qsz
WxIx8tfpH/l6MLxbS4M9DEt7vf7OPtgSULJFtYjusruvfe8GYuRIK+01RPZYM4fLuvNykDCnwN4y
QpCsYlECdpUMjtui0WgP3P5ws7asxPHpLSQAA5pAXJ2ehyjehP9t/xLoCHuJIGpb0zJ9GEyWFvYV
YD1p/GSAk/c2Wvlv86MM04m/JMaGIJ5H4ZlAWP8vqyn7L0ydUBjx4gSZ5SJA+72yrXIqBNWiY/D+
n9kKAQUFVMatEfE/j4FuWqFxzzm1bzSdzVnDmEsM31BnpNDYrgtqmN91BeOj+Erx/755eUAl12Er
/i7Tmi54aedwamQbPCrGqZxC8Gnaw5Hsuj5ncB4z6E5sc9Ey4d42VqYHPlDh2awjWebzP3tnYjZ5
wf8pDrFBof8i1LhcUVVnPcSE8V8GnT/s23WODA1W0t7QhauLNr0XMg0Im9pmCGCqPcm0+nj8maEp
C/C9HYWtdYvReyn08f9oKjLNHzdjdSRrcvT1LUHmgmjIyFkKHIBUKkERnDaqj5PCdFsISGKv/z4p
bx0Zg6v30LbswCY711dzDDfU+B1Go/4QvUjs8WOG7GnWbPOG3rEqUvwUYUFhizLy0Djvo3xsB9Nl
gfReRV6I6SzTSxRxhJmKtkMMCArx9j9K/zi1bBh7fdi9/PRrdf69KHu8fKc3yCm0Lxvw0VPKYlCn
7GOieOkNUvO1DapXDcOg+14ZSuqghYAv9gqvGrSustvJ2lWSQukrYL45pqGyzh+fNG/PYkB8o2IX
WYpeqQhGafpbm0pDBpW3In6NFBYFzJkIOgLKhIuW1Mvrdg3j7yKDleXMEQE80dC5FZ7bJgLHly4P
pzwmkHYA1DenP2xyBdBJF7uh54AiZa7LkbhRLUVnMRAbmLca1d5QhHP8P3YB8z3MCenmrZ5svv9I
8QS07lOPVSfQsX3nBUWSsmHJX1ulv5xaTHuHYkCmNnU536iXG68xP4G5n1EYQJ+Rjw5XHHseahdA
sBJyXxRFdT46Vt7Z2CRVuQ4OfSxQtaGjAWHmIPPzvElpWFlCbnETLcLAMjsmNqLraqsUb47f4Vqy
V7DvmFffl2v+y20ZqHqAmKaJB7T2xLe3p2W64PzFZpZbhFOWiIGdvIPlj2cs5BcfEXEYW4tZEt5t
aAq1pw==
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
