-- Test Bench VHDL for IBM SMS ALD page 13.73.01.1
-- Title: F CH FILE CONTROLS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/17/2020 4:41:04 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_73_01_1_F_CH_FILE_CONTROLS_tb is
end ALD_13_73_01_1_F_CH_FILE_CONTROLS_tb;

architecture behavioral of ALD_13_73_01_1_F_CH_FILE_CONTROLS_tb is

	-- Component Declaration for the Unit Under Test (UUT)

	component ALD_13_73_01_1_F_CH_FILE_CONTROLS
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_MASTER_ERROR:	 in STD_LOGIC;
		PS_2ND_CLOCK_PULSE_CLAMPED_A:	 in STD_LOGIC;
		MS_F_CH_INPUT_MODE_STAR_1301_STAR:	 in STD_LOGIC;
		MS_F_CH_UNIT_NUMBER_9:	 in STD_LOGIC;
		MS_F_CH_INPUT_MODE_STAR_1311_STAR:	 in STD_LOGIC;
		PS_F_CH_IN_PROCESS:	 in STD_LOGIC;
		PS_F_CH_SELECT_UNIT_F:	 in STD_LOGIC;
		PS_Q_OR_V_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		PS_F_CH_STATUS_SAMPLE_A_DELAY:	 in STD_LOGIC;
		PS_F_CH_NO_STATUS_ON:	 in STD_LOGIC;
		MS_1ST_DATA_STROBE_LATCH_CH_F:	 in STD_LOGIC;
		MS_BLOCK_F_CH_FILE_START_GT:	 in STD_LOGIC;
		PS_ANY_LAST_GATE:	 in STD_LOGIC;
		PS_F_CYCLE:	 in STD_LOGIC;
		MS_F2_REG_FULL:	 in STD_LOGIC;
		MS_F_CH_RESET:	 in STD_LOGIC;
		MS_LOGIC_GATE_B_OR_S:	 in STD_LOGIC;
		PS_F_CH_END_ADDR_TRF_1301:	 in STD_LOGIC;
		PS_F_CH_INT_END_OF_XFER_DELAYED:	 in STD_LOGIC;
		MS_F_CH_UNIT_NUMBER_4:	 in STD_LOGIC;
		MS_F1_REG_FULL:	 in STD_LOGIC;
		MS_1311_F_CH_END_ADDR_TRF:	 in STD_LOGIC;
		PS_1ST_CLOCK_PULSE_CLAMPED_A:	 in STD_LOGIC;
		PS_LOGIC_GATE_E_OR_V:	 in STD_LOGIC;
		PS_F_CH_2ND_ADDR_TRF:	 out STD_LOGIC;
		MS_COMP_DISABLE_CYCLE_STAR_FILE_F_CH:	 out STD_LOGIC;
		MS_F_CH_2ND_ADDR_TRF:	 out STD_LOGIC;
		MC_1301_START_GATE_STAR_F_CH:	 out STD_LOGIC;
		MC_1405_START_GATE_STAR_F_CH:	 out STD_LOGIC;
		MS_F_CH_1ST_CHAR_2ND_ADDR:	 out STD_LOGIC;
		PS_F_CH_END_OF_2ND_ADDR_TRF:	 out STD_LOGIC;
		MS_F_CH_END_OF_2ND_ADDR_TRF:	 out STD_LOGIC);
	end component;

	-- Inputs

	signal FPGA_CLK: STD_LOGIC := '0';
	signal MS_MASTER_ERROR: STD_LOGIC := '1';
	signal PS_2ND_CLOCK_PULSE_CLAMPED_A: STD_LOGIC := '0';
	signal MS_F_CH_INPUT_MODE_STAR_1301_STAR: STD_LOGIC := '1';
	signal MS_F_CH_UNIT_NUMBER_9: STD_LOGIC := '1';
	signal MS_F_CH_INPUT_MODE_STAR_1311_STAR: STD_LOGIC := '1';
	signal PS_F_CH_IN_PROCESS: STD_LOGIC := '0';
	signal PS_F_CH_SELECT_UNIT_F: STD_LOGIC := '0';
	signal PS_Q_OR_V_SYMBOL_OP_MODIFIER: STD_LOGIC := '0';
	signal PS_F_CH_STATUS_SAMPLE_A_DELAY: STD_LOGIC := '0';
	signal PS_F_CH_NO_STATUS_ON: STD_LOGIC := '0';
	signal MS_1ST_DATA_STROBE_LATCH_CH_F: STD_LOGIC := '1';
	signal MS_BLOCK_F_CH_FILE_START_GT: STD_LOGIC := '1';
	signal PS_ANY_LAST_GATE: STD_LOGIC := '0';
	signal PS_F_CYCLE: STD_LOGIC := '0';
	signal MS_F2_REG_FULL: STD_LOGIC := '1';
	signal MS_F_CH_RESET: STD_LOGIC := '1';
	signal MS_LOGIC_GATE_B_OR_S: STD_LOGIC := '1';
	signal PS_F_CH_END_ADDR_TRF_1301: STD_LOGIC := '0';
	signal PS_F_CH_INT_END_OF_XFER_DELAYED: STD_LOGIC := '0';
	signal MS_F_CH_UNIT_NUMBER_4: STD_LOGIC := '1';
	signal MS_F1_REG_FULL: STD_LOGIC := '1';
	signal MS_1311_F_CH_END_ADDR_TRF: STD_LOGIC := '1';
	signal PS_1ST_CLOCK_PULSE_CLAMPED_A: STD_LOGIC := '0';
	signal PS_LOGIC_GATE_E_OR_V: STD_LOGIC := '0';

	-- Outputs

	signal PS_F_CH_2ND_ADDR_TRF: STD_LOGIC;
	signal MS_COMP_DISABLE_CYCLE_STAR_FILE_F_CH: STD_LOGIC;
	signal MS_F_CH_2ND_ADDR_TRF: STD_LOGIC;
	signal MC_1301_START_GATE_STAR_F_CH: STD_LOGIC;
	signal MC_1405_START_GATE_STAR_F_CH: STD_LOGIC;
	signal MS_F_CH_1ST_CHAR_2ND_ADDR: STD_LOGIC;
	signal PS_F_CH_END_OF_2ND_ADDR_TRF: STD_LOGIC;
	signal MS_F_CH_END_OF_2ND_ADDR_TRF: STD_LOGIC;

-- START USER TEST BENCH DECLARATIONS

-- The user test bench declarations, if any, must be
-- placed AFTER the line starts with the first line of text 
-- with -- START USER TEST BENCH DECLARATIONS and ends
-- with the line containing -- END (and the rest of the line) below.
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

   constant HDL_C_BIT: integer := 7;
   constant HDL_WM_BIT: integer := 6;
   constant HDL_B_BIT: integer := 5;
   constant HDL_A_BIT: integer := 4;
   constant HDL_8_BIT: integer := 3;
   constant HDL_4_BIT: integer := 2;
   constant HDL_2_BIT: integer := 1;
   constant HDL_1_BIT: integer := 0;

procedure check1(
    checked: in STD_LOGIC;
    val: in STD_LOGIC;
    testname: in string;
    test: in string) is
    begin    
    assert checked = val report testname & " (" & test & ") failed." severity failure;
    end procedure;
      


   -- Your test bench declarations go here

-- END USER TEST BENCH DECLARATIONS
   

	begin

	-- Instantiate the Unit Under Test (UUT)

	UUT: ALD_13_73_01_1_F_CH_FILE_CONTROLS port map(
		FPGA_CLK => FPGA_CLK,
		MS_MASTER_ERROR => MS_MASTER_ERROR,
		PS_2ND_CLOCK_PULSE_CLAMPED_A => PS_2ND_CLOCK_PULSE_CLAMPED_A,
		MS_F_CH_INPUT_MODE_STAR_1301_STAR => MS_F_CH_INPUT_MODE_STAR_1301_STAR,
		MS_F_CH_UNIT_NUMBER_9 => MS_F_CH_UNIT_NUMBER_9,
		MS_F_CH_INPUT_MODE_STAR_1311_STAR => MS_F_CH_INPUT_MODE_STAR_1311_STAR,
		PS_F_CH_IN_PROCESS => PS_F_CH_IN_PROCESS,
		PS_F_CH_SELECT_UNIT_F => PS_F_CH_SELECT_UNIT_F,
		PS_Q_OR_V_SYMBOL_OP_MODIFIER => PS_Q_OR_V_SYMBOL_OP_MODIFIER,
		PS_F_CH_STATUS_SAMPLE_A_DELAY => PS_F_CH_STATUS_SAMPLE_A_DELAY,
		PS_F_CH_NO_STATUS_ON => PS_F_CH_NO_STATUS_ON,
		MS_1ST_DATA_STROBE_LATCH_CH_F => MS_1ST_DATA_STROBE_LATCH_CH_F,
		MS_BLOCK_F_CH_FILE_START_GT => MS_BLOCK_F_CH_FILE_START_GT,
		PS_ANY_LAST_GATE => PS_ANY_LAST_GATE,
		PS_F_CYCLE => PS_F_CYCLE,
		MS_F2_REG_FULL => MS_F2_REG_FULL,
		MS_F_CH_RESET => MS_F_CH_RESET,
		MS_LOGIC_GATE_B_OR_S => MS_LOGIC_GATE_B_OR_S,
		PS_F_CH_END_ADDR_TRF_1301 => PS_F_CH_END_ADDR_TRF_1301,
		PS_F_CH_INT_END_OF_XFER_DELAYED => PS_F_CH_INT_END_OF_XFER_DELAYED,
		MS_F_CH_UNIT_NUMBER_4 => MS_F_CH_UNIT_NUMBER_4,
		MS_F1_REG_FULL => MS_F1_REG_FULL,
		MS_1311_F_CH_END_ADDR_TRF => MS_1311_F_CH_END_ADDR_TRF,
		PS_1ST_CLOCK_PULSE_CLAMPED_A => PS_1ST_CLOCK_PULSE_CLAMPED_A,
		PS_LOGIC_GATE_E_OR_V => PS_LOGIC_GATE_E_OR_V,
		PS_F_CH_2ND_ADDR_TRF => PS_F_CH_2ND_ADDR_TRF,
		MS_COMP_DISABLE_CYCLE_STAR_FILE_F_CH => MS_COMP_DISABLE_CYCLE_STAR_FILE_F_CH,
		MS_F_CH_2ND_ADDR_TRF => MS_F_CH_2ND_ADDR_TRF,
		MC_1301_START_GATE_STAR_F_CH => MC_1301_START_GATE_STAR_F_CH,
		MC_1405_START_GATE_STAR_F_CH => MC_1405_START_GATE_STAR_F_CH,
		MS_F_CH_1ST_CHAR_2ND_ADDR => MS_F_CH_1ST_CHAR_2ND_ADDR,
		PS_F_CH_END_OF_2ND_ADDR_TRF => PS_F_CH_END_OF_2ND_ADDR_TRF,
		MS_F_CH_END_OF_2ND_ADDR_TRF => MS_F_CH_END_OF_2ND_ADDR_TRF);

-- START USER TEST BENCH PROCESS

-- The user test bench code MUST be placed between the
-- line that starts with the first line of text that
-- begins with "-- START USERS TEST BENCH PROCESS" 
-- and ends with "-- END"
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

-- 
-- TestBenchFPGAClock.vhdl
--
-- Process to simulate the FPGA clock for a VHDL test bench
--

fpga_clk_process: process

   constant clk_period : time := 10 ns;

   begin
      fpga_clk <= '0';
      wait for clk_period / 2;
      fpga_clk <= '1';
      wait for clk_period / 2;
   end process;

--
-- End of TestBenchFPGAClock.vhdl
--   

-- Place your test bench code in the uut_process

uut_process: process

   variable testName: string(1 to 18);
   variable subtest: integer;

   begin

   -- Your test bench code

   wait;
   end process;

-- The following is needed for older VHDL simulations to
-- terminate the simulation process.  If your environment
-- does not need it, it may be deleted.

stop_simulation: process
   begin
   wait for 100 us;  -- Determines how long your simulation runs
   assert false report "Simulation Ended NORMALLY" severity failure;
   end process;

-- END USER TEST BENCH PROCESS
   

end;
