From fc57693b270112e54656ca4cdd59995d8d2ca822 Mon Sep 17 00:00:00 2001
From: LongLuu <long.luu.ur@renesas.com>
Date: Thu, 8 Apr 2021 11:00:22 +0700
Subject: [PATCH 159/180] arm64: dts: renesas: r9a07g044l: add GPT5 support

This commit adds GPT5 node support for R9A07G044L SoC.

Signed-off-by: LongLuu <long.luu.ur@renesas.com>
---
 arch/arm64/boot/dts/renesas/r9a07g044l.dtsi | 26 ++++++++++++++++++++++++++
 1 file changed, 26 insertions(+)

diff --git a/arch/arm64/boot/dts/renesas/r9a07g044l.dtsi b/arch/arm64/boot/dts/renesas/r9a07g044l.dtsi
index 99e0259..0633cbc 100644
--- a/arch/arm64/boot/dts/renesas/r9a07g044l.dtsi
+++ b/arch/arm64/boot/dts/renesas/r9a07g044l.dtsi
@@ -549,6 +549,32 @@
 			status = "disabled";
 		};
 
+		gpt5: gpt@10048500 {
+			compatible = "renesas,gpt-r9a07g044l";
+			reg = <0 0x10048500 0 0xa4>;
+			#pwm-cells = <2>;
+			interrupts = <GIC_SPI 283 IRQ_TYPE_EDGE_RISING>,
+				<GIC_SPI 284 IRQ_TYPE_EDGE_RISING>,
+				<GIC_SPI 285 IRQ_TYPE_EDGE_RISING>,
+				<GIC_SPI 286 IRQ_TYPE_EDGE_RISING>,
+				<GIC_SPI 287 IRQ_TYPE_EDGE_RISING>,
+				<GIC_SPI 288 IRQ_TYPE_EDGE_RISING>,
+				<GIC_SPI 289 IRQ_TYPE_EDGE_RISING>,
+				<GIC_SPI 290 IRQ_TYPE_EDGE_RISING>,
+				<GIC_SPI 291 IRQ_TYPE_EDGE_RISING>,
+				<GIC_SPI 292 IRQ_TYPE_EDGE_RISING>,
+				<GIC_SPI 293 IRQ_TYPE_EDGE_RISING>,
+				<GIC_SPI 294 IRQ_TYPE_EDGE_RISING>,
+				<GIC_SPI 295 IRQ_TYPE_EDGE_RISING>;
+			interrupt-names = "gtcia", "gtcib", "gtcic", "gtcid",
+				"gtcie", "gtcif", "gtciada", "gtciadb",
+				"gtciv", "gtciu", "gtcih", "gtcil",
+				"gtdei";
+			clocks = <&cpg CPG_MOD R9A07G044L_CLK_GPT>;
+			resets =  <&cpg R9A07G044L_CLK_GPT>;
+			status = "disabled";
+		};
+
 		vspd0: vsp@10870000 {
 			compatible = "renesas,vsp2";
 			reg = <0 0x10870000 0 0x10000>;
-- 
2.7.4

