// Seed: 1411469619
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  assign module_1.id_11 = 0;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_15;
endmodule
module module_1 #(
    parameter id_6 = 32'd50
) (
    input wire id_0,
    output supply1 id_1,
    output supply0 id_2,
    input supply0 id_3,
    input wor id_4,
    input supply1 id_5,
    input uwire _id_6,
    output supply0 id_7,
    output wand id_8,
    input supply0 id_9,
    input tri id_10,
    output tri id_11
);
  logic [id_6 : -1] id_13;
  ;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
  assign id_2 = 1;
  assign id_7 = -1 !=? 1;
endmodule
