// Seed: 105055376
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    module_0,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_10 = id_9;
  id_11 :
  assert property (@(posedge 1) 1 || id_2++ ^ 1)
  else $display;
  timeprecision 1ps;
endmodule
module module_1 (
    input  wor   id_0,
    output uwire id_1,
    output uwire id_2,
    input  wor   id_3
);
  wire id_5;
  module_0(
      id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5
  );
endmodule
