$date
  Thu Apr  2 15:17:45 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module t_top $end
$var reg 1 ! clk_t $end
$var reg 1 " reset_t $end
$var reg 1 # instructionwriteenable_t $end
$var reg 16 $ instructionwriteaddr_t[15:0] $end
$var reg 16 % instructionwritedata_t[15:0] $end
$var reg 16 & startpc_t[15:0] $end
$var reg 16 ' instructionout_t[15:0] $end
$var reg 4 ( inr_t[3:0] $end
$var reg 16 ) outr_t[15:0] $end
$scope module test $end
$var reg 1 * clk $end
$var reg 1 + instructionwriteenable $end
$var reg 16 , instructionwriteaddr[15:0] $end
$var reg 16 - instructionwritedata[15:0] $end
$var reg 16 . startpc[15:0] $end
$var reg 16 / instructionout[15:0] $end
$var reg 4 0 inr[3:0] $end
$var reg 16 1 outr[15:0] $end
$var reg 1 2 reset $end
$var reg 1 3 clk_t $end
$var reg 1 4 reset_t $end
$var reg 1 5 instructionwriteenable_t $end
$var reg 16 6 instructionwriteaddr_t[15:0] $end
$var reg 16 7 instructionwritedata_t[15:0] $end
$var reg 4 8 inr_t[3:0] $end
$var reg 16 9 outr_t[15:0] $end
$var reg 16 : instruction_t[15:0] $end
$var reg 1 ; cregwrite_t $end
$var reg 1 < cldi_t $end
$var reg 1 = cjalr_t $end
$var reg 16 > writeinput_t[15:0] $end
$var reg 16 ? pcinput_t[15:0] $end
$var reg 16 @ r1tooffsetmux_t[15:0] $end
$var reg 16 A registertomemory_t[15:0] $end
$var reg 16 B pcoutput_t[15:0] $end
$var reg 4 C caluop_t[3:0] $end
$var reg 16 D a_t[15:0] $end
$var reg 16 E b_t[15:0] $end
$var reg 1 F isbranch_t $end
$var reg 10 G alutomemory_t[9:0] $end
$var reg 16 H alutoregmux_t[15:0] $end
$var reg 16 I outmemory_t[15:0] $end
$var reg 16 J signextension_t[15:0] $end
$var reg 16 K branchadderoutput_t[15:0] $end
$var reg 16 L incrementadderoutput_t[15:0] $end
$var reg 1 M coffset_t $end
$var reg 1 N cmemtoreg_t $end
$var reg 1 O cmemwrite_t $end
$var reg 1 P cmemread_t $end
$var reg 1 Q carry_t $end
$scope module rf $end
$var reg 1 R clk $end
$var reg 4 S rd[11:8] $end
$var reg 4 T r1[7:4] $end
$var reg 4 U r2[3:0] $end
$var reg 1 V cregwrite $end
$var reg 1 W cldi $end
$var reg 1 X cjalr $end
$var reg 16 Y writeinput[15:0] $end
$var reg 16 Z outr1tooffsetmux[15:0] $end
$var reg 16 [ outr2toalu[15:0] $end
$var reg 16 \ tomemory[15:0] $end
$var reg 16 ] pcoutput[15:0] $end
$var reg 16 ^ pcinput[15:0] $end
$var reg 4 _ inr[3:0] $end
$var reg 16 ` outr[15:0] $end
$var reg 1 a reset $end
$comment register16 is not handled $end
$upscope $end
$scope module arithmetic $end
$var reg 1 b clk $end
$var reg 4 c aluop[3:0] $end
$var reg 16 d a[15:0] $end
$var reg 16 e b[15:0] $end
$var reg 1 f isbranch $end
$var reg 10 g outtomemory[9:0] $end
$var reg 16 h outtoregmux[15:0] $end
$var reg 1 i reset $end
$upscope $end
$scope module control $end
$var reg 4 j opcode[15:12] $end
$var reg 1 k cregwrite $end
$var reg 1 l coffset $end
$var reg 4 m caluop[3:0] $end
$var reg 1 n cmemwrite $end
$var reg 1 o cmemread $end
$var reg 1 p cmemtoreg $end
$var reg 1 q cldi $end
$var reg 1 r cjalr $end
$var reg 1 s reset $end
$upscope $end
$scope module sign $end
$var reg 8 t input[7:0] $end
$var reg 16 u output[15:0] $end
$var reg 1 v reset $end
$upscope $end
$scope module incrementadder $end
$var reg 16 w a[15:0] $end
$var reg 16 x b[15:0] $end
$var reg 16 y sum[15:0] $end
$var reg 1 z cout $end
$var reg 1 { reset $end
$var reg 17 | result[16:0] $end
$upscope $end
$scope module branchadder $end
$var reg 16 } a[15:0] $end
$var reg 16 !" b[15:0] $end
$var reg 16 "" sum[15:0] $end
$var reg 1 #" cout $end
$var reg 1 $" reset $end
$var reg 17 %" result[16:0] $end
$upscope $end
$scope module offsetmux $end
$var reg 16 &" a1[15:0] $end
$var reg 16 '" a2[15:0] $end
$var reg 1 (" sel $end
$var reg 16 )" b[15:0] $end
$upscope $end
$scope module pcmux $end
$var reg 16 *" a1[15:0] $end
$var reg 16 +" a2[15:0] $end
$var reg 1 ," sel $end
$var reg 16 -" b[15:0] $end
$upscope $end
$scope module regmux $end
$var reg 16 ." a1[15:0] $end
$var reg 16 /" a2[15:0] $end
$var reg 1 0" sel $end
$var reg 16 1" b[15:0] $end
$upscope $end
$scope module instruction $end
$var reg 1 2" clk $end
$var reg 16 3" pc[15:0] $end
$var reg 1 4" writeenable $end
$var reg 16 5" writedata[15:0] $end
$var reg 16 6" outinstruction[15:0] $end
$var reg 1 7" reset $end
$comment instruction65536 is not handled $end
$upscope $end
$scope module disk $end
$var reg 10 8" addr[9:0] $end
$var reg 16 9" din[15:0] $end
$var reg 1 :" cmemwrite $end
$var reg 1 ;" cmemread $end
$var reg 16 <" outmemory[15:0] $end
$var reg 1 =" reset $end
$comment memory1024 is not handled $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
U#
bUUUUUUUUUUUUUUUU $
bUUUUUUUUUUUUUUUU %
bUUUUUUUUUUUUUUUU &
b0000000000000000 '
bUUUU (
b0000000000000000 )
0*
U+
bUUUUUUUUUUUUUUUU ,
bUUUUUUUUUUUUUUUU -
bUUUUUUUUUUUUUUUU .
b0000000000000000 /
bUUUU 0
b0000000000000000 1
12
03
14
U5
bUUUUUUUUUUUUUUUU 6
bUUUUUUUUUUUUUUUU 7
bUUUU 8
b0000000000000000 9
b0000000000000000 :
0;
0<
0=
b0000000000000000 >
b0000000000000000 ?
b0000000000000000 @
b0000000000000000 A
b0000000000000000 B
b0000 C
b0000000000000000 D
b0000000000000000 E
0F
b0000000000 G
b0000000000000000 H
b0000000000000000 I
b0000000000000000 J
b0000000000000000 K
b0000000000000000 L
0M
0N
0O
0P
0Q
0R
b0000 S
b0000 T
b0000 U
0V
0W
0X
b0000000000000000 Y
b0000000000000000 Z
b0000000000000000 [
b0000000000000000 \
b0000000000000000 ]
b0000000000000000 ^
bUUUU _
b0000000000000000 `
1a
0b
b0000 c
b0000000000000000 d
b0000000000000000 e
0f
b0000000000 g
b0000000000000000 h
1i
b0000 j
0k
0l
b0000 m
0n
0o
0p
0q
0r
1s
b00000000 t
b0000000000000000 u
1v
b0000000000000001 w
b0000000000000000 x
b0000000000000000 y
0z
1{
b00000000000000000 |
b0000000000000000 }
b0000000000000000 !"
b0000000000000000 ""
0#"
1$"
b00000000000000000 %"
b0000000000000000 &"
b0000000000000000 '"
0("
b0000000000000000 )"
b0000000000000000 *"
b0000000000000000 +"
0,"
b0000000000000000 -"
b0000000000000000 ."
b0000000000000000 /"
00"
b0000000000000000 1"
02"
b0000000000000000 3"
U4"
bUUUUUUUUUUUUUUUU 5"
b0000000000000000 6"
17"
b0000000000 8"
b0000000000000000 9"
0:"
0;"
b0000000000000000 <"
1="
#5000000
1!
1*
13
1R
b0000000000000000 ]
1b
12"
#10000000
0!
0"
b0000000000000000 &
b0000000000000000 '
b0000 (
0*
b0000000000000000 .
b0000000000000000 /
b0000 0
02
03
04
b0000 8
b0000000000000000 :
0;
0<
bXXXXXXXXXXXXXXXX ?
bXXXXXXXXXXXXXXXX B
b0000 C
b0000000000000000 J
bXXXXXXXXXXXXXXXX K
bXXXXXXXXXXXXXXXX L
0N
XQ
0R
b0000 S
b0000 U
0V
0W
bXXXXXXXXXXXXXXXX ]
bXXXXXXXXXXXXXXXX ^
b0000 _
0a
0b
b0000 c
0i
b0000 j
0k
b0000 m
0p
0q
0s
b00000000 t
b0000000000000000 u
0v
bXXXXXXXXXXXXXXXX x
bXXXXXXXXXXXXXXXX y
Xz
0{
bXXXXXXXXXXXXXXXXX |
bXXXXXXXXXXXXXXXX }
b0000000000000000 !"
bXXXXXXXXXXXXXXXX ""
X#"
0$"
bXXXXXXXXXXXXXXXXX %"
b0000000000000000 '"
bXXXXXXXXXXXXXXXX *"
bXXXXXXXXXXXXXXXX +"
bXXXXXXXXXXXXXXXX -"
00"
02"
bXXXXXXXXXXXXXXXX 3"
b0000000000000000 6"
07"
0="
#15000000
1!
1*
13
1R
1b
12"
#20000000
0!
b0001 (
0*
b0001 0
03
b0001 8
0R
b0001 _
0b
02"
#25000000
1!
1*
13
1R
1b
12"
#30000000
0!
b0010 (
0*
b0010 0
03
b0010 8
0R
b0010 _
0b
02"
#35000000
1!
1*
13
1R
1b
12"
#40000000
0!
b0011 (
0*
b0011 0
03
b0011 8
0R
b0011 _
0b
02"
#45000000
1!
1*
13
1R
1b
12"
#50000000
0!
b0100 (
0*
b0100 0
03
b0100 8
0R
b0100 _
0b
02"
#55000000
1!
1*
13
1R
1b
12"
#60000000
0!
b0101 (
0*
b0101 0
03
b0101 8
0R
b0101 _
0b
02"
#65000000
1!
1*
13
1R
1b
12"
#70000000
0!
b0110 (
0*
b0110 0
03
b0110 8
0R
b0110 _
0b
02"
#75000000
1!
1*
13
1R
1b
12"
#80000000
0!
b0111 (
0*
b0111 0
03
b0111 8
0R
b0111 _
0b
02"
#85000000
1!
1*
13
1R
1b
12"
#90000000
0!
b1000 (
0*
b1000 0
03
b1000 8
0R
b1000 _
0b
02"
#95000000
1!
1*
13
1R
1b
12"
#100000000
0!
b1001 (
0*
b1001 0
03
b1001 8
0R
b1001 _
0b
02"
#105000000
1!
1*
13
1R
1b
12"
#110000000
0!
b1010 (
0*
b1010 0
03
b1010 8
0R
b1010 _
0b
02"
#115000000
1!
1*
13
1R
1b
12"
#120000000
0!
b1011 (
0*
b1011 0
03
b1011 8
0R
b1011 _
0b
02"
#125000000
1!
1*
13
1R
1b
12"
#130000000
0!
b1100 (
0*
b1100 0
03
b1100 8
0R
b1100 _
0b
02"
#135000000
1!
1*
13
1R
1b
12"
#140000000
0!
b1101 (
0*
b1101 0
03
b1101 8
0R
b1101 _
0b
02"
#145000000
1!
1*
13
1R
1b
12"
#150000000
0!
b1110 (
0*
b1110 0
03
b1110 8
0R
b1110 _
0b
02"
#155000000
1!
1*
13
1R
1b
12"
#160000000
0!
b1111 (
bXXXXXXXXXXXXXXXX )
0*
b1111 0
bXXXXXXXXXXXXXXXX 1
03
b1111 8
bXXXXXXXXXXXXXXXX 9
0R
b1111 _
bXXXXXXXXXXXXXXXX `
0b
02"
#165000000
1!
1*
13
1R
1b
12"
#170000000
0!
b0000 (
b0000000000000000 )
0*
b0000 0
b0000000000000000 1
03
b0000 8
b0000000000000000 9
0R
b0000 _
b0000000000000000 `
0b
02"
#175000000
1!
1*
13
1R
1b
12"
#180000000
0!
b0001 (
0*
b0001 0
03
b0001 8
0R
b0001 _
0b
02"
#185000000
1!
1*
13
1R
1b
12"
#190000000
0!
b0010 (
0*
b0010 0
03
b0010 8
0R
b0010 _
0b
02"
#195000000
1!
1*
13
1R
1b
12"
#200000000
0!
b0011 (
0*
b0011 0
03
b0011 8
0R
b0011 _
0b
02"
#205000000
1!
1*
13
1R
1b
12"
#210000000
0!
b0100 (
0*
b0100 0
03
b0100 8
0R
b0100 _
0b
02"
#215000000
1!
1*
13
1R
1b
12"
#220000000
0!
b0101 (
0*
b0101 0
03
b0101 8
0R
b0101 _
0b
02"
#225000000
1!
1*
13
1R
1b
12"
#230000000
0!
b0110 (
0*
b0110 0
03
b0110 8
0R
b0110 _
0b
02"
#235000000
1!
1*
13
1R
1b
12"
#240000000
0!
b0111 (
0*
b0111 0
03
b0111 8
0R
b0111 _
0b
02"
#245000000
1!
1*
13
1R
1b
12"
#250000000
0!
b1000 (
0*
b1000 0
03
b1000 8
0R
b1000 _
0b
02"
#255000000
1!
1*
13
1R
1b
12"
#260000000
0!
b1001 (
0*
b1001 0
03
b1001 8
0R
b1001 _
0b
02"
#265000000
1!
1*
13
1R
1b
12"
#270000000
0!
b1010 (
0*
b1010 0
03
b1010 8
0R
b1010 _
0b
02"
#275000000
1!
1*
13
1R
1b
12"
#280000000
0!
b1011 (
0*
b1011 0
03
b1011 8
0R
b1011 _
0b
02"
#285000000
1!
1*
13
1R
1b
12"
#290000000
0!
b1100 (
0*
b1100 0
03
b1100 8
0R
b1100 _
0b
02"
#295000000
1!
1*
13
1R
1b
12"
#300000000
0!
b1101 (
0*
b1101 0
03
b1101 8
0R
b1101 _
0b
02"
#305000000
1!
1*
13
1R
1b
12"
#310000000
0!
b1110 (
0*
b1110 0
03
b1110 8
0R
b1110 _
0b
02"
#315000000
1!
1*
13
1R
1b
12"
#320000000
0!
b1111 (
bXXXXXXXXXXXXXXXX )
0*
b1111 0
bXXXXXXXXXXXXXXXX 1
03
b1111 8
bXXXXXXXXXXXXXXXX 9
0R
b1111 _
bXXXXXXXXXXXXXXXX `
0b
02"
#325000000
1!
1*
13
1R
1b
12"
#330000000
0!
b0000 (
b0000000000000000 )
0*
b0000 0
b0000000000000000 1
03
b0000 8
b0000000000000000 9
0R
b0000 _
b0000000000000000 `
0b
02"
#335000000
1!
1*
13
1R
1b
12"
#340000000
0!
b0001 (
0*
b0001 0
03
b0001 8
0R
b0001 _
0b
02"
#345000000
1!
1*
13
1R
1b
12"
#350000000
0!
b0010 (
0*
b0010 0
03
b0010 8
0R
b0010 _
0b
02"
#355000000
1!
1*
13
1R
1b
12"
#360000000
0!
b0011 (
0*
b0011 0
03
b0011 8
0R
b0011 _
0b
02"
#365000000
1!
1*
13
1R
1b
12"
#370000000
0!
b0100 (
0*
b0100 0
03
b0100 8
0R
b0100 _
0b
02"
#375000000
1!
1*
13
1R
1b
12"
#380000000
0!
b0101 (
0*
b0101 0
03
b0101 8
0R
b0101 _
0b
02"
#385000000
1!
1*
13
1R
1b
12"
#390000000
0!
b0110 (
0*
b0110 0
03
b0110 8
0R
b0110 _
0b
02"
#395000000
1!
1*
13
1R
1b
12"
#400000000
0!
b0111 (
0*
b0111 0
03
b0111 8
0R
b0111 _
0b
02"
#405000000
1!
1*
13
1R
1b
12"
#410000000
0!
b1000 (
0*
b1000 0
03
b1000 8
0R
b1000 _
0b
02"
#415000000
1!
1*
13
1R
1b
12"
#420000000
0!
b1001 (
0*
b1001 0
03
b1001 8
0R
b1001 _
0b
02"
#425000000
1!
1*
13
1R
1b
12"
#430000000
0!
b1010 (
0*
b1010 0
03
b1010 8
0R
b1010 _
0b
02"
#435000000
1!
1*
13
1R
1b
12"
#440000000
0!
b1011 (
0*
b1011 0
03
b1011 8
0R
b1011 _
0b
02"
#445000000
1!
1*
13
1R
1b
12"
#450000000
0!
b1100 (
0*
b1100 0
03
b1100 8
0R
b1100 _
0b
02"
#455000000
1!
1*
13
1R
1b
12"
#460000000
0!
b1101 (
0*
b1101 0
03
b1101 8
0R
b1101 _
0b
02"
#465000000
1!
1*
13
1R
1b
12"
#470000000
0!
b1110 (
0*
b1110 0
03
b1110 8
0R
b1110 _
0b
02"
#475000000
1!
1*
13
1R
1b
12"
#480000000
0!
b1111 (
bXXXXXXXXXXXXXXXX )
0*
b1111 0
bXXXXXXXXXXXXXXXX 1
03
b1111 8
bXXXXXXXXXXXXXXXX 9
0R
b1111 _
bXXXXXXXXXXXXXXXX `
0b
02"
#485000000
1!
1*
13
1R
1b
12"
#490000000
0!
b0000 (
b0000000000000000 )
0*
b0000 0
b0000000000000000 1
03
b0000 8
b0000000000000000 9
0R
b0000 _
b0000000000000000 `
0b
02"
#495000000
1!
1*
13
1R
1b
12"
#500000000
0!
b0001 (
0*
b0001 0
03
b0001 8
0R
b0001 _
0b
02"
#505000000
1!
1*
13
1R
1b
12"
#510000000
0!
b0010 (
0*
b0010 0
03
b0010 8
0R
b0010 _
0b
02"
#515000000
1!
1*
13
1R
1b
12"
#520000000
0!
b0011 (
0*
b0011 0
03
b0011 8
0R
b0011 _
0b
02"
#525000000
1!
1*
13
1R
1b
12"
#530000000
0!
b0100 (
0*
b0100 0
03
b0100 8
0R
b0100 _
0b
02"
#535000000
1!
1*
13
1R
1b
12"
#540000000
0!
b0101 (
0*
b0101 0
03
b0101 8
0R
b0101 _
0b
02"
#545000000
1!
1*
13
1R
1b
12"
#550000000
0!
b0110 (
0*
b0110 0
03
b0110 8
0R
b0110 _
0b
02"
#555000000
1!
1*
13
1R
1b
12"
#560000000
0!
b0111 (
0*
b0111 0
03
b0111 8
0R
b0111 _
0b
02"
#565000000
1!
1*
13
1R
1b
12"
#570000000
0!
b1000 (
0*
b1000 0
03
b1000 8
0R
b1000 _
0b
02"
#575000000
1!
1*
13
1R
1b
12"
#580000000
0!
b1001 (
0*
b1001 0
03
b1001 8
0R
b1001 _
0b
02"
#585000000
1!
1*
13
1R
1b
12"
#590000000
0!
b1010 (
0*
b1010 0
03
b1010 8
0R
b1010 _
0b
02"
#595000000
1!
1*
13
1R
1b
12"
#600000000
0!
b1011 (
0*
b1011 0
03
b1011 8
0R
b1011 _
0b
02"
#605000000
1!
1*
13
1R
1b
12"
#610000000
0!
b1100 (
0*
b1100 0
03
b1100 8
0R
b1100 _
0b
02"
#615000000
1!
1*
13
1R
1b
12"
#620000000
0!
b1101 (
0*
b1101 0
03
b1101 8
0R
b1101 _
0b
02"
#625000000
1!
1*
13
1R
1b
12"
#630000000
0!
b1110 (
0*
b1110 0
03
b1110 8
0R
b1110 _
0b
02"
#635000000
1!
1*
13
1R
1b
12"
#640000000
0!
b1111 (
bXXXXXXXXXXXXXXXX )
0*
b1111 0
bXXXXXXXXXXXXXXXX 1
03
b1111 8
bXXXXXXXXXXXXXXXX 9
0R
b1111 _
bXXXXXXXXXXXXXXXX `
0b
02"
#645000000
1!
1*
13
1R
1b
12"
#650000000
0!
1"
b0000000000000000 )
0*
b0000000000000000 1
12
03
14
b0000000000000000 9
b0000000000000000 ?
b0000000000000000 B
b0000000000000000 K
b0000000000000000 L
0Q
0R
b0000000000000000 ]
b0000000000000000 ^
b0000000000000000 `
1a
0b
1i
1s
1v
b0000000000000000 x
b0000000000000000 y
0z
1{
b00000000000000000 |
b0000000000000000 }
b0000000000000000 ""
0#"
1$"
b00000000000000000 %"
b0000000000000000 *"
b0000000000000000 +"
b0000000000000000 -"
02"
b0000000000000000 3"
17"
1="
#655000000
1!
1*
13
1R
b0000000000000000 ]
1b
12"
#660000000
0!
0"
b0000000000000000 '
b0000 (
0*
b0000000000000000 /
b0000 0
02
03
04
b0000 8
b0000000000000000 :
0;
0<
bXXXXXXXXXXXXXXXX ?
bXXXXXXXXXXXXXXXX B
b0000 C
b0000000000000000 J
bXXXXXXXXXXXXXXXX K
bXXXXXXXXXXXXXXXX L
0N
XQ
0R
b0000 S
b0000 U
0V
0W
bXXXXXXXXXXXXXXXX ]
bXXXXXXXXXXXXXXXX ^
b0000 _
0a
0b
b0000 c
0i
b0000 j
0k
b0000 m
0p
0q
0s
b00000000 t
b0000000000000000 u
0v
bXXXXXXXXXXXXXXXX x
bXXXXXXXXXXXXXXXX y
Xz
0{
bXXXXXXXXXXXXXXXXX |
bXXXXXXXXXXXXXXXX }
b0000000000000000 !"
bXXXXXXXXXXXXXXXX ""
X#"
0$"
bXXXXXXXXXXXXXXXXX %"
b0000000000000000 '"
bXXXXXXXXXXXXXXXX *"
bXXXXXXXXXXXXXXXX +"
bXXXXXXXXXXXXXXXX -"
00"
02"
bXXXXXXXXXXXXXXXX 3"
b0000000000000000 6"
07"
0="
#665000000
1!
1*
13
1R
1b
12"
#670000000
0!
b0001 (
0*
b0001 0
03
b0001 8
0R
b0001 _
0b
02"
#675000000
1!
1*
13
1R
1b
12"
#680000000
0!
b0010 (
0*
b0010 0
03
b0010 8
0R
b0010 _
0b
02"
#685000000
1!
1*
13
1R
1b
12"
#690000000
0!
b0011 (
0*
b0011 0
03
b0011 8
0R
b0011 _
0b
02"
#695000000
1!
1*
13
1R
1b
12"
#700000000
0!
b0100 (
0*
b0100 0
03
b0100 8
0R
b0100 _
0b
02"
#705000000
1!
1*
13
1R
1b
12"
#710000000
0!
b0101 (
0*
b0101 0
03
b0101 8
0R
b0101 _
0b
02"
#715000000
1!
1*
13
1R
1b
12"
#720000000
0!
b0110 (
0*
b0110 0
03
b0110 8
0R
b0110 _
0b
02"
#725000000
1!
1*
13
1R
1b
12"
#730000000
0!
b0111 (
0*
b0111 0
03
b0111 8
0R
b0111 _
0b
02"
#735000000
1!
1*
13
1R
1b
12"
#740000000
0!
b1000 (
0*
b1000 0
03
b1000 8
0R
b1000 _
0b
02"
#745000000
1!
1*
13
1R
1b
12"
#750000000
0!
b1001 (
0*
b1001 0
03
b1001 8
0R
b1001 _
0b
02"
#755000000
1!
1*
13
1R
1b
12"
#760000000
0!
b1010 (
0*
b1010 0
03
b1010 8
0R
b1010 _
0b
02"
#765000000
1!
1*
13
1R
1b
12"
#770000000
0!
b1011 (
0*
b1011 0
03
b1011 8
0R
b1011 _
0b
02"
#775000000
1!
1*
13
1R
1b
12"
#780000000
0!
b1100 (
0*
b1100 0
03
b1100 8
0R
b1100 _
0b
02"
#785000000
1!
1*
13
1R
1b
12"
#790000000
0!
b1101 (
0*
b1101 0
03
b1101 8
0R
b1101 _
0b
02"
#795000000
1!
1*
13
1R
1b
12"
#800000000
0!
b1110 (
0*
b1110 0
03
b1110 8
0R
b1110 _
0b
02"
#805000000
1!
1*
13
1R
1b
12"
#810000000
0!
b1111 (
bXXXXXXXXXXXXXXXX )
0*
b1111 0
bXXXXXXXXXXXXXXXX 1
03
b1111 8
bXXXXXXXXXXXXXXXX 9
0R
b1111 _
bXXXXXXXXXXXXXXXX `
0b
02"
#815000000
1!
1*
13
1R
1b
12"
#820000000
0!
b0000 (
b0000000000000000 )
0*
b0000 0
b0000000000000000 1
03
b0000 8
b0000000000000000 9
0R
b0000 _
b0000000000000000 `
0b
02"
#825000000
1!
1*
13
1R
1b
12"
#830000000
0!
b0001 (
0*
b0001 0
03
b0001 8
0R
b0001 _
0b
02"
#835000000
1!
1*
13
1R
1b
12"
#840000000
0!
b0010 (
0*
b0010 0
03
b0010 8
0R
b0010 _
0b
02"
#845000000
1!
1*
13
1R
1b
12"
#850000000
0!
b0011 (
0*
b0011 0
03
b0011 8
0R
b0011 _
0b
02"
#855000000
1!
1*
13
1R
1b
12"
#860000000
0!
b0100 (
0*
b0100 0
03
b0100 8
0R
b0100 _
0b
02"
#865000000
1!
1*
13
1R
1b
12"
#870000000
0!
b0101 (
0*
b0101 0
03
b0101 8
0R
b0101 _
0b
02"
#875000000
1!
1*
13
1R
1b
12"
#880000000
0!
b0110 (
0*
b0110 0
03
b0110 8
0R
b0110 _
0b
02"
#885000000
1!
1*
13
1R
1b
12"
#890000000
0!
b0111 (
0*
b0111 0
03
b0111 8
0R
b0111 _
0b
02"
#895000000
1!
1*
13
1R
1b
12"
#900000000
0!
b1000 (
0*
b1000 0
03
b1000 8
0R
b1000 _
0b
02"
#905000000
1!
1*
13
1R
1b
12"
#910000000
0!
b1001 (
0*
b1001 0
03
b1001 8
0R
b1001 _
0b
02"
#915000000
1!
1*
13
1R
1b
12"
#920000000
0!
b1010 (
0*
b1010 0
03
b1010 8
0R
b1010 _
0b
02"
#925000000
1!
1*
13
1R
1b
12"
#930000000
0!
b1011 (
0*
b1011 0
03
b1011 8
0R
b1011 _
0b
02"
#935000000
1!
1*
13
1R
1b
12"
#940000000
0!
b1100 (
0*
b1100 0
03
b1100 8
0R
b1100 _
0b
02"
#945000000
1!
1*
13
1R
1b
12"
#950000000
0!
b1101 (
0*
b1101 0
03
b1101 8
0R
b1101 _
0b
02"
#955000000
1!
1*
13
1R
1b
12"
#960000000
0!
b1110 (
0*
b1110 0
03
b1110 8
0R
b1110 _
0b
02"
#965000000
1!
1*
13
1R
1b
12"
#970000000
0!
b1111 (
bXXXXXXXXXXXXXXXX )
0*
b1111 0
bXXXXXXXXXXXXXXXX 1
03
b1111 8
bXXXXXXXXXXXXXXXX 9
0R
b1111 _
bXXXXXXXXXXXXXXXX `
0b
02"
#975000000
1!
1*
13
1R
1b
12"
#980000000
0!
b0000 (
b0000000000000000 )
0*
b0000 0
b0000000000000000 1
03
b0000 8
b0000000000000000 9
0R
b0000 _
b0000000000000000 `
0b
02"
#985000000
1!
1*
13
1R
1b
12"
#990000000
0!
b0001 (
0*
b0001 0
03
b0001 8
0R
b0001 _
0b
02"
#995000000
1!
1*
13
1R
1b
12"
#1000000000
0!
b0010 (
0*
b0010 0
03
b0010 8
0R
b0010 _
0b
02"
