LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY gen IS
PORT (hex:		OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
		outpins: 			IN STD_LOGIC_VECTOR(6 DOWNTO 0));
END gen;

ARCHITECTURE g of gen IS
BEGIN
process(outpins)
	BEGIN
	CASE outpins IS
		WHEN "0000" => hex <= "1000000";
		WHEN "0001" => hex <= "1111001";
		WHEN "0010" => hex <= "0100100";
		WHEN "0011" => hex <= "0110000";
		WHEN "0100" => hex <= "0011001";
		WHEN "0101" => hex <= "0010010";
		WHEN "0110" => hex <= "0000010";
		WHEN "0111" => hex <= "1111000";
		WHEN "1000" => hex <= "0000000";
		WHEN "1001" => hex <= "0010000";
		WHEN "1010" => hex <= "0001000";
		WHEN "1011" => hex <= "0000011";
		WHEN "1100" => hex <= "1000110";
		WHEN "1101" => hex <= "0100001";
		WHEN "1110" => hex <= "0000110";
		WHEN "1111" => hex <= "0001110";
		
	END CASE;
end process;
END ARCHITECTURE g;	
