#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d5611c20c0 .scope module, "SPI_MASTER_TB" "SPI_MASTER_TB" 2 6;
 .timescale -8 -9;
v000001d561239f30_0 .var "bit1", 0 0;
v000001d561239530_0 .net "net_done", 0 0, v000001d5611ca890_0;  1 drivers
v000001d561239ad0_0 .net "net_drx", 15 0, L_000001d5611dee60;  1 drivers
v000001d561239cb0_0 .net "net_sclk", 0 0, L_000001d5611dea70;  1 drivers
v000001d56123a570_0 .net "net_sdo", 0 0, L_000001d56123a1b0;  1 drivers
v000001d56123a7f0_0 .net "net_ss", 0 0, L_000001d5611de920;  1 drivers
v000001d56123acf0_0 .var "sim_clk", 0 0;
v000001d561239fd0_0 .var "sim_drx", 15 0;
v000001d56123a110_0 .var "sim_dtx", 15 0;
v000001d56123a4d0_0 .var "sim_en", 0 0;
v000001d56123af70_0 .var "sim_len", 7 0;
v000001d56123ad90_0 .var "sim_rst", 0 0;
v000001d56123a390_0 .net "sim_sdi", 0 0, L_000001d56123a250;  1 drivers
E_000001d5611c0d10 .event posedge, v000001d561238de0_0;
L_000001d56123a250 .part v000001d561239fd0_0, 15, 1;
S_000001d5611c2250 .scope module, "dut0" "SPI_MASTER" 2 74, 3 25 0, S_000001d5611c20c0;
 .timescale -8 -9;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "ENABLE";
    .port_info 3 /INPUT 1 "SDI";
    .port_info 4 /INPUT 8 "LENGTH";
    .port_info 5 /OUTPUT 1 "SCLK";
    .port_info 6 /OUTPUT 1 "SDO";
    .port_info 7 /OUTPUT 1 "SS";
    .port_info 8 /INPUT 16 "DATA_IN";
    .port_info 9 /OUTPUT 16 "DATA_OUT";
    .port_info 10 /OUTPUT 1 "DONE";
P_000001d5611ca520 .param/l "BOARD_FREQUENCY" 0 3 33, +C4<00000010111110101111000010000000>;
P_000001d5611ca558 .param/l "CPHA" 0 3 29, +C4<00000000000000000000000000000000>;
P_000001d5611ca590 .param/l "CPOL" 0 3 30, +C4<00000000000000000000000000000000>;
P_000001d5611ca5c8 .param/l "DATA_WIDTH" 0 3 32, +C4<00000000000000000000000000010000>;
P_000001d5611ca600 .param/l "TRANSFER_FREQUENCY" 0 3 31, +C4<00000000000111101000010010000000>;
P_000001d5611ca638 .param/l "clk_t1" 1 3 51, C4<10>;
P_000001d5611ca670 .param/l "clk_t2" 1 3 52, C4<11>;
P_000001d5611ca6a8 .param/l "delay" 1 3 50, C4<01>;
P_000001d5611ca6e0 .param/l "f_sc_t" 1 3 57, +C4<000000000000000000000000000011000>;
P_000001d5611ca718 .param/l "h_sc_t" 1 3 58, +C4<000000000000000000000000000001011>;
P_000001d5611ca750 .param/l "idle" 1 3 49, C4<00>;
P_000001d5611ca788 .param/l "sc_t" 1 3 56, +C4<00000000000000000000000000011001>;
L_000001d5611de610 .functor NOT 1, v000001d561238700_0, C4<0>, C4<0>, C4<0>;
L_000001d5611dea70 .functor BUFZ 1, v000001d561238c00_0, C4<0>, C4<0>, C4<0>;
L_000001d5611de920 .functor BUFZ 1, v000001d561238700_0, C4<0>, C4<0>, C4<0>;
L_000001d5611dee60 .functor BUFZ 16, v000001d561238520_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001d5611bfdc0_0 .net "CLK", 0 0, v000001d56123acf0_0;  1 drivers
v000001d5611b9a60_0 .net "DATA_IN", 15 0, v000001d56123a110_0;  1 drivers
v000001d561106850_0 .net "DATA_OUT", 15 0, L_000001d5611dee60;  alias, 1 drivers
v000001d5611ca890_0 .var "DONE", 0 0;
v000001d5611c4350_0 .net "ENABLE", 0 0, v000001d56123a4d0_0;  1 drivers
v000001d5611c43f0_0 .net "LENGTH", 7 0, v000001d56123af70_0;  1 drivers
v000001d561238340_0 .net "RESET", 0 0, v000001d56123ad90_0;  1 drivers
v000001d561238de0_0 .net "SCLK", 0 0, L_000001d5611dea70;  alias, 1 drivers
v000001d5612387a0_0 .net "SDI", 0 0, L_000001d56123a250;  alias, 1 drivers
v000001d561238160_0 .net "SDO", 0 0, L_000001d56123a1b0;  alias, 1 drivers
v000001d5612383e0_0 .net "SS", 0 0, L_000001d5611de920;  alias, 1 drivers
v000001d561238980_0 .net *"_ivl_0", 10 0, L_000001d5612393f0;  1 drivers
v000001d561238f20_0 .net *"_ivl_10", 0 0, L_000001d5611de610;  1 drivers
v000001d561238d40_0 .net *"_ivl_13", 0 0, L_000001d561239b70;  1 drivers
o000001d5611e1228 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001d561238e80_0 name=_ivl_14
L_000001d561280088 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001d561238480_0 .net *"_ivl_3", 2 0, L_000001d561280088;  1 drivers
v000001d561238b60_0 .net *"_ivl_6", 7 0, L_000001d56123ab10;  1 drivers
L_000001d5612800d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001d5612388e0_0 .net *"_ivl_8", 2 0, L_000001d5612800d0;  1 drivers
v000001d561238fc0_0 .var "c_next", 7 0;
v000001d561238840_0 .var "c_reg", 7 0;
v000001d561238200_0 .net "full_data", 10 0, L_000001d561239170;  1 drivers
v000001d5612380c0_0 .var "n_next", 10 0;
v000001d5612382a0_0 .var "n_reg", 10 0;
v000001d561238a20_0 .var "rx_next", 15 0;
v000001d561238520_0 .var "rx_reg", 15 0;
v000001d5612385c0_0 .var "sc_next", 0 0;
v000001d561238c00_0 .var "sc_reg", 0 0;
v000001d561238660_0 .var "ss_next", 0 0;
v000001d561238700_0 .var "ss_reg", 0 0;
v000001d561238ac0_0 .var "state_next", 1 0;
v000001d561238ca0_0 .var "state_reg", 1 0;
v000001d56123a890_0 .var "tx_next", 15 0;
v000001d56123a070_0 .var "tx_reg", 15 0;
E_000001d5611c0550/0 .event anyedge, v000001d561238840_0, v000001d5612382a0_0, v000001d561238c00_0, v000001d561238700_0;
E_000001d5611c0550/1 .event anyedge, v000001d56123a070_0, v000001d561238520_0, v000001d561238ca0_0, v000001d5611c4350_0;
E_000001d5611c0550/2 .event anyedge, v000001d561238200_0, v000001d5611b9a60_0, v000001d5612387a0_0;
E_000001d5611c0550 .event/or E_000001d5611c0550/0, E_000001d5611c0550/1, E_000001d5611c0550/2;
E_000001d5611c0910/0 .event negedge, v000001d561238340_0;
E_000001d5611c0910/1 .event posedge, v000001d5611bfdc0_0;
E_000001d5611c0910 .event/or E_000001d5611c0910/0, E_000001d5611c0910/1;
L_000001d5612393f0 .concat [ 8 3 0 0], v000001d56123af70_0, L_000001d561280088;
L_000001d56123ab10 .part L_000001d5612393f0, 0, 8;
L_000001d561239170 .concat [ 3 8 0 0], L_000001d5612800d0, L_000001d56123ab10;
L_000001d561239b70 .part v000001d56123a070_0, 15, 1;
L_000001d56123a1b0 .functor MUXZ 1, o000001d5611e1228, L_000001d561239b70, L_000001d5611de610, C4<>;
    .scope S_000001d5611c2250;
T_0 ;
    %wait E_000001d5611c0910;
    %load/vec4 v000001d561238340_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d561238840_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001d5612382a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001d561238520_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001d56123a070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d561238700_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d561238ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d561238c00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d561238ac0_0;
    %assign/vec4 v000001d561238ca0_0, 0;
    %load/vec4 v000001d5612385c0_0;
    %assign/vec4 v000001d561238c00_0, 0;
    %load/vec4 v000001d561238660_0;
    %assign/vec4 v000001d561238700_0, 0;
    %load/vec4 v000001d561238fc0_0;
    %assign/vec4 v000001d561238840_0, 0;
    %load/vec4 v000001d5612380c0_0;
    %assign/vec4 v000001d5612382a0_0, 0;
    %load/vec4 v000001d561238a20_0;
    %assign/vec4 v000001d561238520_0, 0;
    %load/vec4 v000001d56123a890_0;
    %assign/vec4 v000001d56123a070_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d5611c2250;
T_1 ;
    %wait E_000001d5611c0550;
    %load/vec4 v000001d561238840_0;
    %store/vec4 v000001d561238fc0_0, 0, 8;
    %load/vec4 v000001d5612382a0_0;
    %store/vec4 v000001d5612380c0_0, 0, 11;
    %load/vec4 v000001d561238c00_0;
    %store/vec4 v000001d5612385c0_0, 0, 1;
    %load/vec4 v000001d561238700_0;
    %store/vec4 v000001d561238660_0, 0, 1;
    %load/vec4 v000001d56123a070_0;
    %store/vec4 v000001d56123a890_0, 0, 16;
    %load/vec4 v000001d561238520_0;
    %store/vec4 v000001d561238a20_0, 0, 16;
    %load/vec4 v000001d561238ca0_0;
    %store/vec4 v000001d561238ac0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d5611ca890_0, 0, 1;
    %load/vec4 v000001d561238ca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d5612385c0_0, 0, 1;
    %load/vec4 v000001d5611c4350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001d561238ac0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d561238660_0, 0, 1;
T_1.5 ;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v000001d561238840_0;
    %pad/u 33;
    %cmpi/e 24, 0, 33;
    %jmp/0xz  T_1.7, 4;
    %load/vec4 v000001d5612382a0_0;
    %load/vec4 v000001d561238200_0;
    %cmp/e;
    %jmp/0xz  T_1.9, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d561238ac0_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d561238fc0_0, 0, 8;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v000001d5612380c0_0, 0, 11;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d561238660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d5611ca890_0, 0, 1;
    %jmp T_1.10;
T_1.9 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001d561238ac0_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d561238fc0_0, 0, 8;
    %load/vec4 v000001d5611b9a60_0;
    %store/vec4 v000001d56123a890_0, 0, 16;
T_1.10 ;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v000001d561238840_0;
    %addi 1, 0, 8;
    %store/vec4 v000001d561238fc0_0, 0, 8;
T_1.8 ;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v000001d561238840_0;
    %pad/u 33;
    %cmpi/e 11, 0, 33;
    %jmp/0xz  T_1.11, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001d561238ac0_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d561238fc0_0, 0, 8;
    %load/vec4 v000001d561238520_0;
    %parti/s 15, 0, 2;
    %load/vec4 v000001d5612387a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001d561238a20_0, 0, 16;
    %jmp T_1.12;
T_1.11 ;
    %load/vec4 v000001d561238840_0;
    %addi 1, 0, 8;
    %store/vec4 v000001d561238fc0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d5612385c0_0, 0, 1;
T_1.12 ;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v000001d5612382a0_0;
    %load/vec4 v000001d561238200_0;
    %cmp/e;
    %jmp/0xz  T_1.13, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001d561238ac0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d5612385c0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001d56123a890_0, 0, 16;
    %jmp T_1.14;
T_1.13 ;
    %load/vec4 v000001d561238840_0;
    %pad/u 33;
    %cmpi/e 11, 0, 33;
    %jmp/0xz  T_1.15, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d561238fc0_0, 0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001d561238ac0_0, 0, 2;
    %load/vec4 v000001d5612382a0_0;
    %addi 1, 0, 11;
    %store/vec4 v000001d5612380c0_0, 0, 11;
    %load/vec4 v000001d56123a070_0;
    %parti/s 15, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001d56123a890_0, 0, 16;
    %jmp T_1.16;
T_1.15 ;
    %load/vec4 v000001d561238840_0;
    %addi 1, 0, 8;
    %store/vec4 v000001d561238fc0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d5612385c0_0, 0, 1;
T_1.16 ;
T_1.14 ;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001d5611c20c0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d56123acf0_0, 0, 1;
T_2.0 ;
    %delay 10, 0;
    %load/vec4 v000001d56123acf0_0;
    %inv;
    %store/vec4 v000001d56123acf0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_000001d5611c20c0;
T_3 ;
    %vpi_call 2 30 "$dumpfile", "sim/icarus/spi.vcd" {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d5611c20c0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001d5611c20c0;
T_4 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d56123ad90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d56123a4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d561239f30_0, 0, 1;
    %pushi/vec4 49411, 0, 16;
    %store/vec4 v000001d56123a110_0, 0, 16;
    %pushi/vec4 1288, 0, 16;
    %store/vec4 v000001d561239fd0_0, 0, 16;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000001d56123af70_0, 0, 8;
    %vpi_call 2 44 "$display", "tx_data = %b, sim_rx = %b", v000001d56123a110_0, v000001d561239fd0_0 {0 0 0};
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d56123ad90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d56123a4d0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d56123a4d0_0, 0, 1;
    %delay 150, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d56123a4d0_0, 0, 1;
    %pushi/vec4 16, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001d5611c0d10;
    %load/vec4 v000001d561239f30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v000001d561239fd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001d561239fd0_0, 0, 16;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d561239f30_0, 0, 1;
T_4.3 ;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %delay 3000, 0;
    %vpi_call 2 67 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "src/hdl/spi/sim/SPI_MASTER_TB.v";
    "src/hdl/spi/SPI_MASTER.v";
