# digital-logic-design
This repo consists of 6 projects implemented with Verilog language, ModelSim environment, and Quartus.
