

        *** GPGPU-Sim Simulator Version 3.2.2  [build 17315] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    1 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              3072:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      owf # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_reg_sharing_approach                    3 # Approach used register sharing (default=3)
-gpgpu_reg_share_thersh_hold                  0.5 # Thresh hold factor used for sharing (default=0.5)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                    0 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  114 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat             5000000:0 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 575.0:575.0:575.0:750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    0 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    1 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 575000000.000000:575000000.000000:575000000.000000:750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000173913043478:0.00000000173913043478:0.00000000173913043478:0.00000000133333333333
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
0ff4c0b1dbd42652df0125b156265026  /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/CP/benchmarks/cp/build/cuda_short/cp
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=src/cuda_short/main.cu
self exe links to: /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/CP/benchmarks/cp/build/cuda_short/cp
Running md5sum using "md5sum /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/CP/benchmarks/cp/build/cuda_short/cp "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/CP/benchmarks/cp/build/cuda_short/cp > _cuobjdump_complete_output_pKDLuG"
Parsing file _cuobjdump_complete_output_pKDLuG
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: src/cuda_short/main.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: src/cuda_short/main.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_10
Adding identifier: src/cuda_short/cuenergy_pre8_coalesce.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: src/cuda_short/cuenergy_pre8_coalesce.cu
Done parsing!!!
GPGPU-Sim: WARNING: Capability >= 20 are not supported in PTXPlus
	Setting forced_max_capability to 19
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=src/cuda_short/cuenergy_pre8_coalesce.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z7cenergyifPf : hostFun 0x0x401da8, fat_cubin_handle = 2
GPGPU-Sim PTX: converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: DONE converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: allocating constant region for "constant0" from 0x100 to 0xfb00 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "constant1_Z7cenergyifPf" from 0xfb00 to 0xfb04 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "atominfo" from 0xfb80 to 0x1f580 (global memory space) 3
GPGPU-Sim PTX: moving "atominfo" from 0xfb80 to 0x100 (constant0+0)
GPGPU-Sim PTX: PTX uses two scalar type intruction with literal operand.
GPGPU-Sim PTX: instruction assembly for function '_Z7cenergyifPf'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7cenergyifPf'...
GPGPU-Sim PTX: Finding dominators for '_Z7cenergyifPf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7cenergyifPf'...
GPGPU-Sim PTX: Finding postdominators for '_Z7cenergyifPf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7cenergyifPf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7cenergyifPf'...
GPGPU-Sim PTX: reconvergence points for _Z7cenergyifPf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_2.ptx:4057) @$p0.ne bra l0x00000118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x148 (_2.ptx:4092) l0x00000148: cvt.u32.u16 $r2, %nctaid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x108 (_2.ptx:4084) @$p0.ne bra l0x000000a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x110 (_2.ptx:4085) bra l0x00000148;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x110 (_2.ptx:4085) bra l0x00000148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x148 (_2.ptx:4092) l0x00000148: cvt.u32.u16 $r2, %nctaid.x;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7cenergyifPf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7cenergyifPf'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _2.ptx
Adding _cuobjdump_2.ptx with cubin handle 2
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_QSf5lJ"
Running: cat _ptx_QSf5lJ | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_IlYqdM
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_IlYqdM --output-file  /dev/null 2> _ptx_QSf5lJinfo"
GPGPU-Sim PTX: Kernel '_Z7cenergyifPf' : regs=15, lmem=0, smem=0, cmem=64048
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_QSf5lJ _ptx2_IlYqdM _ptx_QSf5lJinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6161a0; deviceAddress = atominfo; deviceName = atominfo
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64000 bytes
GPGPU-Sim PTX registering constant atominfo (64000 bytes) to name mapping
CUDA accelerated coulombic potential microbenchmark
Original version by John E. Stone <johns@ks.uiuc.edu>
This version maintained by Chris Rodrigues
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x6161a0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x6161a0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x6161a0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 3200 bytes  to  symbol atominfo+0 @0x100 ...

GPGPU-Sim PTX: cudaLaunch for 0x0x401da8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7cenergyifPf' to stream 0, gridDim= (8,48,1) blockDim = (24,8,1) 
kernel '_Z7cenergyifPf' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7cenergyifPf'
GPGPU-Sim uArch: CTA/core = 14, limited by: regs
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:13 initialized @(14,0)
GPGPU-Sim PTX: WARNING (_2.ptx:4049) ** reading undefined register '$r124' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim uArch: Shader 3 finished CTA #0 (54905,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(54906,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (56489,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(56490,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (57471,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(57472,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (58149,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(58150,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (58403,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(58404,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (58492,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(58493,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (58620,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(58621,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (58660,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(58661,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (58667,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(58668,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (58981,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(58982,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (59130,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(59131,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (59218,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(59219,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (59328,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(59329,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (59950,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(59951,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (110767,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(110768,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (112736,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(112737,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (112755,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(112756,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (113689,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(113690,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (114816,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(114817,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (114828,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(114829,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (114840,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(114841,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (114999,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(115000,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (115004,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(115005,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (115645,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(115646,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (115824,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(115825,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (115860,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(115861,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (117066,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(117067,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (117373,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(117374,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (138413,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(138414,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (138465,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(138466,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (138803,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(138804,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (138866,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(138867,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (139934,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(139935,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (139973,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(139974,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (140722,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(140723,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (141538,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(141539,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (141594,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(141595,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (141645,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(141646,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (142494,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(142495,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (143001,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(143002,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (143054,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(143055,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (143614,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(143615,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (194262,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(194263,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (194592,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(194593,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (195171,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(195172,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (197407,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(197408,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (197484,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(197485,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (197520,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(197521,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (197769,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(197770,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (198135,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(198136,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (198273,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(198274,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (198543,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(198544,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (198844,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(198845,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (199744,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(199745,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (199843,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(199844,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (201062,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(201063,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (214059,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(214060,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (214574,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(214575,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (215357,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(215358,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (215434,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(215435,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (215498,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(215499,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (215771,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(215772,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (215875,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(215876,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (216220,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(216221,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (216260,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(216261,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (216387,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(216388,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (216621,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(216622,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (217542,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(217543,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (218070,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(218071,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (219218,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(219219,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (251586,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(251587,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (252459,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(252460,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (252704,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(252705,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (252767,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(252768,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (252953,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(252954,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (253078,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(253079,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (253200,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(253201,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (253283,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(253284,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (253321,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(253322,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (253748,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(253749,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (253813,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(253814,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (253908,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(253909,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (254568,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(254569,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (254778,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(254779,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (255253,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(255254,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (255641,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(255642,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (255931,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(255932,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (256225,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(256226,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (256238,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(256239,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (256751,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(256752,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (257280,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(257281,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (257484,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(257485,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (257832,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(257833,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (258253,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(258254,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (258350,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(258351,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (259068,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(259069,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (259234,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(259235,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (262443,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(262444,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (289836,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(289837,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (292388,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(292389,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (292792,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(292793,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (293208,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(293209,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (293254,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(293255,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (293507,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(293508,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (293543,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(293544,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (293599,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(293600,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (293923,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(293924,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (294248,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(294249,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (294444,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(294445,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (294853,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(294854,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (295133,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(295134,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (297655,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(297656,0)
GPGPU-Sim uArch: Shader 13 finished CTA #8 (297683,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 8 initialized @(297684,0)
GPGPU-Sim uArch: Shader 4 finished CTA #9 (300348,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 9 initialized @(300349,0)
GPGPU-Sim uArch: Shader 1 finished CTA #8 (300479,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 8 initialized @(300480,0)
GPGPU-Sim uArch: Shader 0 finished CTA #8 (301675,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 8 initialized @(301676,0)
GPGPU-Sim uArch: Shader 10 finished CTA #8 (302225,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 8 initialized @(302226,0)
GPGPU-Sim uArch: Shader 9 finished CTA #8 (302277,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 8 initialized @(302278,0)
GPGPU-Sim uArch: Shader 6 finished CTA #8 (302338,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 8 initialized @(302339,0)
GPGPU-Sim uArch: Shader 2 finished CTA #8 (303738,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 8 initialized @(303739,0)
GPGPU-Sim uArch: Shader 12 finished CTA #8 (304129,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 8 initialized @(304130,0)
GPGPU-Sim uArch: Shader 5 finished CTA #8 (304639,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 8 initialized @(304640,0)
GPGPU-Sim uArch: Shader 7 finished CTA #8 (304752,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 8 initialized @(304753,0)
GPGPU-Sim uArch: Shader 11 finished CTA #8 (304816,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 8 initialized @(304817,0)
GPGPU-Sim uArch: Shader 3 finished CTA #8 (306858,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 8 initialized @(306859,0)
GPGPU-Sim uArch: Shader 8 finished CTA #9 (306913,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 9 initialized @(306914,0)
GPGPU-Sim uArch: Shader 7 finished CTA #10 (330186,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:10 initialized @(330187,0)
GPGPU-Sim uArch: Shader 8 finished CTA #10 (330349,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:10 initialized @(330350,0)
GPGPU-Sim uArch: Shader 13 finished CTA #10 (330895,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:10 initialized @(330896,0)
GPGPU-Sim uArch: Shader 3 finished CTA #10 (331244,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:10 initialized @(331245,0)
GPGPU-Sim uArch: Shader 12 finished CTA #10 (331292,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:10 initialized @(331293,0)
GPGPU-Sim uArch: Shader 5 finished CTA #10 (331347,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:10 initialized @(331348,0)
GPGPU-Sim uArch: Shader 11 finished CTA #10 (332010,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:10 initialized @(332011,0)
GPGPU-Sim uArch: Shader 6 finished CTA #10 (332357,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:10 initialized @(332358,0)
GPGPU-Sim uArch: Shader 0 finished CTA #10 (332487,0), 13 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #10 (332487,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:10 initialized @(332488,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:10 initialized @(332488,0)
GPGPU-Sim uArch: Shader 2 finished CTA #10 (332743,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:10 initialized @(332744,0)
GPGPU-Sim uArch: Shader 4 finished CTA #10 (333092,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:10 initialized @(333093,0)
GPGPU-Sim uArch: Shader 1 finished CTA #11 (334269,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:11 initialized @(334270,0)
GPGPU-Sim uArch: Shader 13 finished CTA #9 (334563,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 9 initialized @(334564,0)
GPGPU-Sim uArch: Shader 4 finished CTA #8 (336150,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 8 initialized @(336151,0)
GPGPU-Sim uArch: Shader 10 finished CTA #9 (336283,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 9 initialized @(336284,0)
GPGPU-Sim uArch: Shader 1 finished CTA #9 (336858,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 9 initialized @(336859,0)
GPGPU-Sim uArch: Shader 0 finished CTA #9 (337395,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 9 initialized @(337396,0)
GPGPU-Sim uArch: Shader 9 finished CTA #9 (337894,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 9 initialized @(337895,0)
GPGPU-Sim uArch: Shader 6 finished CTA #9 (338174,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 9 initialized @(338175,0)
GPGPU-Sim uArch: Shader 10 finished CTA #11 (339090,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:11 initialized @(339091,0)
GPGPU-Sim uArch: Shader 12 finished CTA #9 (339960,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 9 initialized @(339961,0)
GPGPU-Sim uArch: Shader 2 finished CTA #9 (339965,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 9 initialized @(339966,0)
GPGPU-Sim uArch: Shader 5 finished CTA #9 (340586,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 9 initialized @(340587,0)
GPGPU-Sim uArch: Shader 7 finished CTA #9 (340663,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 9 initialized @(340664,0)
GPGPU-Sim uArch: Shader 11 finished CTA #9 (340755,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 9 initialized @(340756,0)
GPGPU-Sim uArch: Shader 3 finished CTA #9 (342293,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 9 initialized @(342294,0)
GPGPU-Sim uArch: Shader 8 finished CTA #8 (342616,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 8 initialized @(342617,0)
GPGPU-Sim uArch: Shader 3 finished CTA #13 (358909,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:13 initialized @(358910,0)
GPGPU-Sim uArch: Shader 10 finished CTA #12 (363020,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:12 initialized @(363021,0)
GPGPU-Sim uArch: Shader 8 finished CTA #12 (365307,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:12 initialized @(365308,0)
GPGPU-Sim uArch: Shader 11 finished CTA #12 (366276,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:12 initialized @(366277,0)
GPGPU-Sim uArch: Shader 13 finished CTA #11 (367029,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:11 initialized @(367030,0)
GPGPU-Sim uArch: Shader 2 finished CTA #12 (367258,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:12 initialized @(367259,0)
GPGPU-Sim uArch: Shader 5 finished CTA #12 (368862,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:12 initialized @(368863,0)
GPGPU-Sim uArch: Shader 4 finished CTA #11 (369131,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:11 initialized @(369132,0)
GPGPU-Sim uArch: Shader 12 finished CTA #13 (369348,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:13 initialized @(369349,0)
GPGPU-Sim uArch: Shader 7 finished CTA #12 (369568,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:12 initialized @(369569,0)
GPGPU-Sim uArch: Shader 0 finished CTA #11 (369600,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:11 initialized @(369601,0)
GPGPU-Sim uArch: Shader 1 finished CTA #10 (370695,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:10 initialized @(370696,0)
GPGPU-Sim uArch: Shader 6 finished CTA #11 (370820,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:11 initialized @(370821,0)
GPGPU-Sim uArch: Shader 6 finished CTA #12 (371009,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:12 initialized @(371010,0)
GPGPU-Sim uArch: Shader 2 finished CTA #11 (371588,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:11 initialized @(371589,0)
GPGPU-Sim uArch: Shader 12 finished CTA #11 (371843,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:11 initialized @(371844,0)
GPGPU-Sim uArch: Shader 1 finished CTA #12 (371973,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:12 initialized @(371974,0)
GPGPU-Sim uArch: Shader 7 finished CTA #11 (372111,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:11 initialized @(372112,0)
GPGPU-Sim uArch: Shader 9 finished CTA #11 (372135,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:11 initialized @(372136,0)
GPGPU-Sim uArch: Shader 9 finished CTA #12 (372275,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:12 initialized @(372276,0)
GPGPU-Sim uArch: Shader 11 finished CTA #11 (372381,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:11 initialized @(372382,0)
GPGPU-Sim uArch: Shader 5 finished CTA #11 (372647,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:11 initialized @(372648,0)
GPGPU-Sim uArch: Shader 0 finished CTA #12 (373060,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:12 initialized @(373061,0)
GPGPU-Sim uArch: Shader 4 finished CTA #12 (373860,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:12 initialized @(373861,0)
GPGPU-Sim uArch: Shader 8 finished CTA #11 (374345,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:11 initialized @(374346,0)
GPGPU-Sim uArch: Shader 3 finished CTA #11 (376602,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:11 initialized @(376603,0)
GPGPU-Sim uArch: Shader 10 finished CTA #10 (377917,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:10 initialized @(377918,0)
GPGPU-Sim uArch: Shader 13 finished CTA #12 (381523,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:12 initialized @(381524,0)
GPGPU-Sim uArch: Shader 3 finished CTA #12 (403935,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:12 initialized @(403936,0)
GPGPU-Sim uArch: Shader 11 finished CTA #13 (404220,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:13 initialized @(404221,0)
GPGPU-Sim uArch: Shader 8 finished CTA #13 (404476,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:13 initialized @(404477,0)
GPGPU-Sim uArch: Shader 2 finished CTA #13 (405550,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:13 initialized @(405551,0)
GPGPU-Sim uArch: Shader 12 finished CTA #12 (405764,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:12 initialized @(405765,0)
GPGPU-Sim uArch: Shader 5 finished CTA #13 (406865,0), 13 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:13 initialized @(406866,0)
GPGPU-Sim uArch: Shader 7 finished CTA #13 (407294,0), 13 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #13 (407642,0), 13 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #13 (408606,0), 13 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #13 (408645,0), 13 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #13 (409213,0), 13 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #13 (409304,0), 13 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (409534,0), 13 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #13 (410041,0), 13 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (415544,0), 12 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #13 (416499,0), 12 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (417653,0), 12 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (417844,0), 12 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (418454,0), 12 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (419013,0), 12 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (419047,0), 12 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (419061,0), 12 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (419095,0), 13 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (420772,0), 13 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (420970,0), 13 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (421148,0), 13 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (421630,0), 13 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (422649,0), 13 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (429422,0), 11 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (433054,0), 11 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (433218,0), 11 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (433820,0), 11 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (434269,0), 12 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (434579,0), 11 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (434687,0), 11 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (435103,0), 11 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (435190,0), 11 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (435384,0), 12 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (435463,0), 12 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (435792,0), 12 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (436033,0), 12 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (436810,0), 12 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (440950,0), 10 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (441467,0), 10 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (441621,0), 10 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (441830,0), 10 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (442025,0), 10 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (443063,0), 10 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (443537,0), 10 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (443844,0), 10 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (447300,0), 9 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (449528,0), 9 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (449534,0), 9 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (449866,0), 9 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (450168,0), 9 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (450717,0), 9 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (450824,0), 9 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (450847,0), 9 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (451442,0), 11 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (452986,0), 11 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (453032,0), 11 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (453128,0), 11 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (453536,0), 11 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (454748,0), 11 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (455164,0), 10 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (456104,0), 10 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (456435,0), 10 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (456609,0), 10 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (456829,0), 10 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (457605,0), 10 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (461538,0), 8 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (463419,0), 8 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (463551,0), 8 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (463622,0), 8 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (463680,0), 8 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (463734,0), 8 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (464126,0), 8 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (465478,0), 8 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (465679,0), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (466349,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (466451,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (466987,0), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (467108,0), 9 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (467292,0), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (467364,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (467718,0), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (467852,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (468016,0), 9 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (468133,0), 9 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (468460,0), 9 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (468820,0), 9 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (469218,0), 9 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (475337,0), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (475440,0), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (475585,0), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (475841,0), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (476458,0), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (476558,0), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (477243,0), 8 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (477345,0), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (478956,0), 8 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (479228,0), 8 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (479562,0), 8 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (479655,0), 8 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (479831,0), 8 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (481943,0), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #8 (486557,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (487522,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #8 (488126,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #9 (488324,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (488647,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (488933,0), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (489216,0), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #8 (489231,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (489670,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #8 (489848,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (489853,0), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #8 (489899,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #8 (490009,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #8 (490989,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (495798,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (496009,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #8 (496058,0), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (496083,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (496137,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (496289,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (496385,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #9 (497144,0), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #8 (497388,0), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #8 (497542,0), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #8 (497580,0), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (498792,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #8 (498797,0), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (499404,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #10 (504177,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #10 (505155,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #10 (506152,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #11 (506315,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #10 (506525,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #10 (506596,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #10 (506972,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #11 (507293,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (509601,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (510922,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (511304,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (511807,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (511807,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (511874,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #10 (512122,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #10 (512265,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #10 (512462,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #10 (512804,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #10 (512818,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #10 (513776,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #12 (515534,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #12 (516182,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #9 (516315,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #12 (516390,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #12 (516400,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #12 (516522,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #9 (516836,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #12 (516904,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #8 (517016,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #12 (517031,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #9 (517083,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #9 (517166,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #9 (517397,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #9 (517418,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #9 (517827,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #12 (519002,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #11 (525056,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 7 finished CTA #11 (525364,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 6 finished CTA #11 (525400,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 1 finished CTA #10 (525585,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 4 finished CTA #11 (525701,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 9 finished CTA #11 (525737,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 0 finished CTA #11 (525816,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 10 finished CTA #10 (526145,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 5 finished CTA #9 (527271,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #8 (527826,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #9 (528068,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #9 (528142,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #12 (528259,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #12 (528318,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #9 (528481,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #13 (528595,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #12 (528612,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #13 (528640,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #12 (528726,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #9 (529404,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #11 (536478,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #11 (536650,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #11 (536704,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #11 (536755,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #11 (536905,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #11 (537272,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #13 (545307,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 3 finished CTA #12 (545388,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 11 finished CTA #13 (545396,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 12 finished CTA #12 (545506,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 5 finished CTA #13 (545513,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 2 finished CTA #13 (545526,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: GPU detected kernel '_Z7cenergyifPf' finished on shader 2.
kernel_name = _Z7cenergyifPf 
kernel_launch_uid = 1 
gpu_sim_cycle = 545527
gpu_sim_insn = 209313792
gpu_ipc =     383.6910
gpu_tot_sim_cycle = 545527
gpu_tot_sim_insn = 209313792
gpu_tot_ipc =     383.6910
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 225
gpu_stall_icnt2sh    = 442
gpu_total_sim_rate=307362

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3733651
	L1I_total_cache_misses = 1171
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6832
L1D_cache:
	L1D_cache_core[0]: Access = 1620, Miss = 810, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1620, Miss = 810, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1680, Miss = 840, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1680, Miss = 840, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1620, Miss = 810, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1680, Miss = 840, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1620, Miss = 810, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1620, Miss = 810, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1680, Miss = 840, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1620, Miss = 810, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1620, Miss = 810, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1680, Miss = 840, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1680, Miss = 840, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1620, Miss = 810, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 23040
	L1D_total_cache_misses = 11520
	L1D_total_cache_miss_rate = 0.5000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11520
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11520
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3732480
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1171
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6832
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 
distro:
5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 2841, 2841, 2841, 2841, 2841, 2841, 
gpgpu_n_tot_thrd_icount = 209461248
gpgpu_n_tot_w_icount = 6545664
gpgpu_n_stall_shd_mem = 13824
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11520
gpgpu_n_mem_write_global = 11520
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 147456
gpgpu_n_store_insn = 147456
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13824
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5772266	W0_Idle:262876	W0_Scoreboard:2374102	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6545664
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 92160 {8:11520,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 780288 {40:6144,72:3072,136:2304,}
traffic_breakdown_coretomem[INST_ACC_R] = 448 {8:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1566720 {136:11520,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 92160 {8:11520,}
traffic_breakdown_memtocore[INST_ACC_R] = 7616 {136:56,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=711556 n_nop=709978 n_act=27 n_pre=11 n_req=770 n_rd=1540 n_write=0 bw_util=0.004329
n_activity=8934 dram_eff=0.3448
bk0: 68a 711367i bk1: 64a 711336i bk2: 64a 711401i bk3: 64a 711331i bk4: 84a 711310i bk5: 84a 711216i bk6: 128a 711209i bk7: 128a 711096i bk8: 128a 711215i bk9: 128a 711071i bk10: 128a 711213i bk11: 128a 711067i bk12: 108a 711251i bk13: 108a 711151i bk14: 64a 711396i bk15: 64a 711332i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00155996
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=711556 n_nop=709978 n_act=27 n_pre=11 n_req=770 n_rd=1540 n_write=0 bw_util=0.004329
n_activity=8527 dram_eff=0.3612
bk0: 68a 711361i bk1: 64a 711311i bk2: 64a 711390i bk3: 64a 711335i bk4: 84a 711307i bk5: 84a 711199i bk6: 128a 711196i bk7: 128a 711022i bk8: 128a 711186i bk9: 128a 711078i bk10: 128a 711208i bk11: 128a 711083i bk12: 108a 711240i bk13: 108a 711116i bk14: 64a 711396i bk15: 64a 711342i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00281074
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=711556 n_nop=709984 n_act=26 n_pre=10 n_req=768 n_rd=1536 n_write=0 bw_util=0.004317
n_activity=8879 dram_eff=0.346
bk0: 64a 711407i bk1: 64a 711356i bk2: 64a 711405i bk3: 64a 711352i bk4: 84a 711325i bk5: 88a 711248i bk6: 128a 711229i bk7: 128a 711127i bk8: 128a 711219i bk9: 128a 711091i bk10: 128a 711196i bk11: 128a 711042i bk12: 108a 711222i bk13: 104a 711131i bk14: 64a 711384i bk15: 64a 711328i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00127186
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=711556 n_nop=709984 n_act=26 n_pre=10 n_req=768 n_rd=1536 n_write=0 bw_util=0.004317
n_activity=9069 dram_eff=0.3387
bk0: 64a 711404i bk1: 64a 711345i bk2: 64a 711406i bk3: 64a 711357i bk4: 84a 711324i bk5: 88a 711226i bk6: 128a 711215i bk7: 128a 711129i bk8: 128a 711213i bk9: 128a 711103i bk10: 128a 711186i bk11: 128a 711078i bk12: 108a 711227i bk13: 104a 711149i bk14: 64a 711383i bk15: 64a 711335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00133651
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=711556 n_nop=709984 n_act=26 n_pre=10 n_req=768 n_rd=1536 n_write=0 bw_util=0.004317
n_activity=8494 dram_eff=0.3617
bk0: 64a 711395i bk1: 64a 711340i bk2: 64a 711388i bk3: 64a 711309i bk4: 84a 711331i bk5: 88a 711219i bk6: 128a 711213i bk7: 128a 711090i bk8: 128a 711220i bk9: 128a 711104i bk10: 128a 711180i bk11: 128a 711036i bk12: 108a 711218i bk13: 104a 711121i bk14: 64a 711394i bk15: 64a 711346i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00242848
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=711556 n_nop=709984 n_act=26 n_pre=10 n_req=768 n_rd=1536 n_write=0 bw_util=0.004317
n_activity=8839 dram_eff=0.3476
bk0: 64a 711394i bk1: 64a 711356i bk2: 64a 711402i bk3: 64a 711343i bk4: 84a 711323i bk5: 88a 711238i bk6: 128a 711200i bk7: 128a 711114i bk8: 128a 711207i bk9: 128a 711064i bk10: 128a 711206i bk11: 128a 711057i bk12: 108a 711246i bk13: 104a 711156i bk14: 64a 711379i bk15: 64a 711314i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00143488

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1948, Miss = 386, Miss_rate = 0.198, Pending_hits = 6, Reservation_fails = 213
L2_cache_bank[1]: Access = 2112, Miss = 384, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1756, Miss = 386, Miss_rate = 0.220, Pending_hits = 12, Reservation_fails = 120
L2_cache_bank[3]: Access = 1920, Miss = 384, Miss_rate = 0.200, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[4]: Access = 2112, Miss = 384, Miss_rate = 0.182, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[5]: Access = 1728, Miss = 384, Miss_rate = 0.222, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 2112, Miss = 384, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1920, Miss = 384, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1920, Miss = 384, Miss_rate = 0.200, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[9]: Access = 1728, Miss = 384, Miss_rate = 0.222, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 2112, Miss = 384, Miss_rate = 0.182, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 1728, Miss = 384, Miss_rate = 0.222, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 23096
L2_total_cache_misses = 4612
L2_total_cache_miss_rate = 0.1997
L2_total_cache_pending_hits = 71
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6853
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 59
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4608
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11520
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 333
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=69400
icnt_total_pkts_simt_to_mem=44600
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.54826
	minimum = 6
	maximum = 50
Network latency average = 9.0121
	minimum = 6
	maximum = 50
Slowest packet = 16691
Flit latency average = 7.89251
	minimum = 6
	maximum = 46
Slowest flit = 41244
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0032567
	minimum = 0.00297694 (at node 0)
	maximum = 0.00387149 (at node 15)
Accepted packet rate average = 0.0032567
	minimum = 0.00297694 (at node 0)
	maximum = 0.00387149 (at node 15)
Injected flit rate average = 0.00803739
	minimum = 0.00574857 (at node 0)
	maximum = 0.0116145 (at node 15)
Accepted flit rate average= 0.00803739
	minimum = 0.00580723 (at node 23)
	maximum = 0.00927543 (at node 2)
Injected packet length average = 2.46796
Accepted packet length average = 2.46796
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.54826 (1 samples)
	minimum = 6 (1 samples)
	maximum = 50 (1 samples)
Network latency average = 9.0121 (1 samples)
	minimum = 6 (1 samples)
	maximum = 50 (1 samples)
Flit latency average = 7.89251 (1 samples)
	minimum = 6 (1 samples)
	maximum = 46 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0032567 (1 samples)
	minimum = 0.00297694 (1 samples)
	maximum = 0.00387149 (1 samples)
Accepted packet rate average = 0.0032567 (1 samples)
	minimum = 0.00297694 (1 samples)
	maximum = 0.00387149 (1 samples)
Injected flit rate average = 0.00803739 (1 samples)
	minimum = 0.00574857 (1 samples)
	maximum = 0.0116145 (1 samples)
Accepted flit rate average = 0.00803739 (1 samples)
	minimum = 0.00580723 (1 samples)
	maximum = 0.00927543 (1 samples)
Injected packet size average = 2.46796 (1 samples)
Accepted packet size average = 2.46796 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 21 sec (681 sec)
gpgpu_simulation_rate = 307362 (inst/sec)
gpgpu_simulation_rate = 801 (cycle/sec)
IO:      0.000000
GPU:     681.243637
Copy:    0.028099
Compute: 0.000183
