<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.38.0 (20140413.2041)
 -->
<!-- Title: G Pages: 1 -->
<svg width="741pt" height="638pt"
 viewBox="0.00 0.00 741.00 638.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 634)">
<title>G</title>
<polygon fill="white" stroke="none" points="-4,4 -4,-634 737,-634 737,4 -4,4"/>
<g id="clust1" class="cluster"><title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index&#61;0&#10;\full_system&#61;false&#10;\sim_quantum&#61;0&#10;\time_sync_enable&#61;false&#10;\time_sync_period&#61;100000000000&#10;\time_sync_spin_threshold&#61;100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 713,-8 713,-8 719,-8 725,-14 725,-20 725,-20 725,-610 725,-610 725,-616 719,-622 713,-622 713,-622 20,-622 20,-622 14,-622 8,-616 8,-610 8,-610 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="366.5" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="366.5" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster"><title>cluster_system</title>
<g id="a_clust2"><a xlink:title="boot_osflags&#61;a&#10;\cache_line_size&#61;64&#10;\eventq_index&#61;0&#10;\exit_on_work_items&#61;false&#10;\init_param&#61;0&#10;\kernel&#61;&#10;\kernel_addr_check&#61;true&#10;\kernel_extras&#61;&#10;\load_addr_mask&#61;18446744073709551615&#10;\load_offset&#61;0&#10;\mem_mode&#61;timing&#10;\mem_ranges&#61;0:536870911&#10;\memories&#61;system.mem_ctrls&#10;\mmap_using_noreserve&#61;false&#10;\multi_thread&#61;false&#10;\num_work_ids&#61;16&#10;\readfile&#61;&#10;\redirect_paths&#61;system.redirect_paths0 system.redirect_paths1 system.redirect_paths2 system.redirect_paths3&#10;\symbolfile&#61;&#10;\thermal_components&#61;&#10;\thermal_model&#61;Null&#10;\work_begin_ckpt_count&#61;0&#10;\work_begin_cpu_id_exit&#61;&#45;1&#10;\work_begin_exit_count&#61;0&#10;\work_cpus_ckpt_count&#61;0&#10;\work_end_ckpt_count&#61;0&#10;\work_end_exit_count&#61;0&#10;\work_item_id&#61;&#45;1">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 705,-16 705,-16 711,-16 717,-22 717,-28 717,-28 717,-564 717,-564 717,-570 711,-576 705,-576 705,-576 28,-576 28,-576 22,-576 16,-570 16,-564 16,-564 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="366.5" y="-560.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="366.5" y="-545.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust3" class="cluster"><title>cluster_system_membus</title>
<g id="a_clust3"><a xlink:title="clk_domain&#61;system.clk_domain&#10;\default_p_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\forward_latency&#61;4&#10;\frontend_latency&#61;3&#10;\max_outstanding_snoops&#61;512&#10;\max_routing_table_size&#61;512&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\point_of_coherency&#61;true&#10;\point_of_unification&#61;true&#10;\power_model&#61;&#10;\response_latency&#61;2&#10;\snoop_filter&#61;system.membus.snoop_filter&#10;\snoop_response_latency&#61;4&#10;\system&#61;system&#10;\use_default_range&#61;false&#10;\width&#61;16">
<path fill="#6f798c" stroke="#000000" d="M374,-354C374,-354 498,-354 498,-354 504,-354 510,-360 510,-366 510,-366 510,-433 510,-433 510,-439 504,-445 498,-445 498,-445 374,-445 374,-445 368,-445 362,-439 362,-433 362,-433 362,-366 362,-366 362,-360 368,-354 374,-354"/>
<text text-anchor="middle" x="436" y="-429.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="436" y="-414.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust12" class="cluster"><title>cluster_system_mem_ctrls</title>
<g id="a_clust12"><a xlink:title="IDD0&#61;0.055&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.032&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.032&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.038&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.038&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.157&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.125&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.235&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.02&#10;\IDD62&#61;0.0&#10;\VDD&#61;1.5&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;4&#10;\addr_mapping&#61;RoRaBaCoCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;8&#10;\burst_length&#61;8&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\default_p_state&#61;UNDEFINED&#10;\device_bus_width&#61;8&#10;\device_rowbuffer_size&#61;1024&#10;\device_size&#61;536870912&#10;\devices_per_rank&#61;8&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\in_addr_map&#61;true&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\mem_sched_policy&#61;frfcfs&#10;\min_writes_per_switch&#61;16&#10;\null&#61;false&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\page_policy&#61;open_adaptive&#10;\power_model&#61;&#10;\qos_masters&#61; &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\range&#61;0:536870911&#10;\ranks_per_channel&#61;2&#10;\read_buffer_size&#61;32&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\tBURST&#61;5000&#10;\tCCD_L&#61;0&#10;\tCCD_L_WR&#61;0&#10;\tCK&#61;1250&#10;\tCL&#61;13750&#10;\tCS&#61;2500&#10;\tRAS&#61;35000&#10;\tRCD&#61;13750&#10;\tREFI&#61;7800000&#10;\tRFC&#61;260000&#10;\tRP&#61;13750&#10;\tRRD&#61;6000&#10;\tRRD_L&#61;0&#10;\tRTP&#61;7500&#10;\tRTW&#61;2500&#10;\tWR&#61;15000&#10;\tWTR&#61;7500&#10;\tXAW&#61;30000&#10;\tXP&#61;6000&#10;\tXPDLL&#61;0&#10;\tXS&#61;270000&#10;\tXSDLL&#61;0&#10;\write_buffer_size&#61;64&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50">
<path fill="#5e5958" stroke="#000000" d="M36,-163C36,-163 149,-163 149,-163 155,-163 161,-169 161,-175 161,-175 161,-242 161,-242 161,-248 155,-254 149,-254 149,-254 36,-254 36,-254 30,-254 24,-248 24,-242 24,-242 24,-175 24,-175 24,-169 30,-163 36,-163"/>
<text text-anchor="middle" x="92.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="92.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: DDR3_1600_8x8</text>
</a>
</g>
</g>
<g id="clust15" class="cluster"><title>cluster_system_cpu</title>
<g id="a_clust15"><a xlink:title="branchPred&#61;Null&#10;\checker&#61;Null&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\cpu_id&#61;0&#10;\default_p_state&#61;UNDEFINED&#10;\do_checkpoint_insts&#61;true&#10;\do_quiesce&#61;true&#10;\do_statistics_insts&#61;true&#10;\dtb&#61;system.cpu.dtb&#10;\eventq_index&#61;0&#10;\function_trace&#61;false&#10;\function_trace_start&#61;0&#10;\interrupts&#61;system.cpu.interrupts&#10;\isa&#61;system.cpu.isa&#10;\itb&#61;system.cpu.itb&#10;\max_insts_all_threads&#61;0&#10;\max_insts_any_thread&#61;0&#10;\numThreads&#61;1&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_gating_on_idle&#61;false&#10;\power_model&#61;&#10;\profile&#61;0&#10;\progress_interval&#61;0&#10;\pwr_gating_latency&#61;300&#10;\simpoint_start_insts&#61;&#10;\socket_id&#61;0&#10;\switched_out&#61;false&#10;\syscallRetryLatency&#61;10000&#10;\system&#61;system&#10;\tracer&#61;system.cpu.tracer&#10;\wait_for_remote_gdb&#61;false&#10;\workload&#61;system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M193,-24C193,-24 695,-24 695,-24 701,-24 707,-30 707,-36 707,-36 707,-334 707,-334 707,-340 701,-346 695,-346 695,-346 193,-346 193,-346 187,-346 181,-340 181,-334 181,-334 181,-36 181,-36 181,-30 187,-24 193,-24"/>
<text text-anchor="middle" x="444" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="444" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: TimingSimpleCPU</text>
</a>
</g>
</g>
<g id="clust16" class="cluster"><title>cluster_system_cpu_icache</title>
<g id="a_clust16"><a xlink:title="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;2&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;2&#10;\default_p_state&#61;UNDEFINED&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;true&#10;\max_miss_count&#61;0&#10;\mshrs&#61;4&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\prefetch_on_access&#61;false&#10;\prefetcher&#61;Null&#10;\replacement_policy&#61;system.cpu.icache.replacement_policy&#10;\response_latency&#61;2&#10;\sequential_access&#61;false&#10;\size&#61;32768&#10;\system&#61;system&#10;\tag_latency&#61;2&#10;\tags&#61;system.cpu.icache.tags&#10;\tgts_per_mshr&#61;20&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M201,-32C201,-32 369,-32 369,-32 375,-32 381,-38 381,-44 381,-44 381,-111 381,-111 381,-117 375,-123 369,-123 369,-123 201,-123 201,-123 195,-123 189,-117 189,-111 189,-111 189,-44 189,-44 189,-38 195,-32 201,-32"/>
<text text-anchor="middle" x="285" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="285" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust20" class="cluster"><title>cluster_system_cpu_dtb</title>
<g id="a_clust20"><a xlink:title="eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\size&#61;64&#10;\sys&#61;system&#10;\walker&#61;system.cpu.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M567,-155C567,-155 687,-155 687,-155 693,-155 699,-161 699,-167 699,-167 699,-288 699,-288 699,-294 693,-300 687,-300 687,-300 567,-300 567,-300 561,-300 555,-294 555,-288 555,-288 555,-167 555,-167 555,-161 561,-155 567,-155"/>
<text text-anchor="middle" x="627" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="627" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmDTB</text>
</a>
</g>
</g>
<g id="clust21" class="cluster"><title>cluster_system_cpu_dtb_walker</title>
<g id="a_clust21"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;\default_p_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\num_squash_per_cycle&#61;2&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M575,-163C575,-163 679,-163 679,-163 685,-163 691,-169 691,-175 691,-175 691,-242 691,-242 691,-248 685,-254 679,-254 679,-254 575,-254 575,-254 569,-254 563,-248 563,-242 563,-242 563,-175 563,-175 563,-169 569,-163 575,-163"/>
<text text-anchor="middle" x="627" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="627" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust26" class="cluster"><title>cluster_system_cpu_itb</title>
<g id="a_clust26"><a xlink:title="eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\size&#61;64&#10;\sys&#61;system&#10;\walker&#61;system.cpu.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M415,-155C415,-155 535,-155 535,-155 541,-155 547,-161 547,-167 547,-167 547,-288 547,-288 547,-294 541,-300 535,-300 535,-300 415,-300 415,-300 409,-300 403,-294 403,-288 403,-288 403,-167 403,-167 403,-161 409,-155 415,-155"/>
<text text-anchor="middle" x="475" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="475" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmITB</text>
</a>
</g>
</g>
<g id="clust27" class="cluster"><title>cluster_system_cpu_itb_walker</title>
<g id="a_clust27"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;\default_p_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\num_squash_per_cycle&#61;2&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M423,-163C423,-163 527,-163 527,-163 533,-163 539,-169 539,-175 539,-175 539,-242 539,-242 539,-248 533,-254 527,-254 527,-254 423,-254 423,-254 417,-254 411,-248 411,-242 411,-242 411,-175 411,-175 411,-169 417,-163 423,-163"/>
<text text-anchor="middle" x="475" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="475" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust32" class="cluster"><title>cluster_system_cpu_dcache</title>
<g id="a_clust32"><a xlink:title="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;2&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;2&#10;\default_p_state&#61;UNDEFINED&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\mshrs&#61;4&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\prefetch_on_access&#61;false&#10;\prefetcher&#61;Null&#10;\replacement_policy&#61;system.cpu.dcache.replacement_policy&#10;\response_latency&#61;2&#10;\sequential_access&#61;false&#10;\size&#61;65536&#10;\system&#61;system&#10;\tag_latency&#61;2&#10;\tags&#61;system.cpu.dcache.tags&#10;\tgts_per_mshr&#61;20&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M460,-32C460,-32 628,-32 628,-32 634,-32 640,-38 640,-44 640,-44 640,-111 640,-111 640,-117 634,-123 628,-123 628,-123 460,-123 460,-123 454,-123 448,-117 448,-111 448,-111 448,-44 448,-44 448,-38 454,-32 460,-32"/>
<text text-anchor="middle" x="544" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="544" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node"><title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M439.5,-493.5C439.5,-493.5 510.5,-493.5 510.5,-493.5 516.5,-493.5 522.5,-499.5 522.5,-505.5 522.5,-505.5 522.5,-517.5 522.5,-517.5 522.5,-523.5 516.5,-529.5 510.5,-529.5 510.5,-529.5 439.5,-529.5 439.5,-529.5 433.5,-529.5 427.5,-523.5 427.5,-517.5 427.5,-517.5 427.5,-505.5 427.5,-505.5 427.5,-499.5 433.5,-493.5 439.5,-493.5"/>
<text text-anchor="middle" x="475" y="-507.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_slave -->
<g id="node3" class="node"><title>system_membus_slave</title>
<path fill="#586070" stroke="#000000" d="M460,-362.5C460,-362.5 490,-362.5 490,-362.5 496,-362.5 502,-368.5 502,-374.5 502,-374.5 502,-386.5 502,-386.5 502,-392.5 496,-398.5 490,-398.5 490,-398.5 460,-398.5 460,-398.5 454,-398.5 448,-392.5 448,-386.5 448,-386.5 448,-374.5 448,-374.5 448,-368.5 454,-362.5 460,-362.5"/>
<text text-anchor="middle" x="475" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_slave -->
<g id="edge1" class="edge"><title>system_system_port&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M475,-493.37C475,-471.781 475,-434.412 475,-408.852"/>
<polygon fill="black" stroke="black" points="478.5,-408.701 475,-398.701 471.5,-408.701 478.5,-408.701"/>
</g>
<!-- system_membus_master -->
<g id="node2" class="node"><title>system_membus_master</title>
<path fill="#586070" stroke="#000000" d="M382,-362.5C382,-362.5 418,-362.5 418,-362.5 424,-362.5 430,-368.5 430,-374.5 430,-374.5 430,-386.5 430,-386.5 430,-392.5 424,-398.5 418,-398.5 418,-398.5 382,-398.5 382,-398.5 376,-398.5 370,-392.5 370,-386.5 370,-386.5 370,-374.5 370,-374.5 370,-368.5 376,-362.5 382,-362.5"/>
<text text-anchor="middle" x="400" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_mem_ctrls_port -->
<g id="node4" class="node"><title>system_mem_ctrls_port</title>
<path fill="#4b4746" stroke="#000000" d="M109,-171.5C109,-171.5 139,-171.5 139,-171.5 145,-171.5 151,-177.5 151,-183.5 151,-183.5 151,-195.5 151,-195.5 151,-201.5 145,-207.5 139,-207.5 139,-207.5 109,-207.5 109,-207.5 103,-207.5 97,-201.5 97,-195.5 97,-195.5 97,-183.5 97,-183.5 97,-177.5 103,-171.5 109,-171.5"/>
<text text-anchor="middle" x="124" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_master&#45;&gt;system_mem_ctrls_port -->
<g id="edge2" class="edge"><title>system_membus_master&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M369.706,-379.216C313.189,-378.054 194.706,-372.44 165,-346 128.524,-313.534 122.752,-252.844 122.755,-217.652"/>
<polygon fill="black" stroke="black" points="126.255,-217.662 122.914,-207.608 119.256,-217.552 126.255,-217.662"/>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node7" class="node"><title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M209,-40.5C209,-40.5 269,-40.5 269,-40.5 275,-40.5 281,-46.5 281,-52.5 281,-52.5 281,-64.5 281,-64.5 281,-70.5 275,-76.5 269,-76.5 269,-76.5 209,-76.5 209,-76.5 203,-76.5 197,-70.5 197,-64.5 197,-64.5 197,-52.5 197,-52.5 197,-46.5 203,-40.5 209,-40.5"/>
<text text-anchor="middle" x="239" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_slave&#45;&gt;system_cpu_icache_mem_side -->
<g id="edge3" class="edge"><title>system_membus_slave&#45;&gt;system_cpu_icache_mem_side</title>
<path fill="none" stroke="black" d="M446.59,-357.241C444.111,-355.969 441.567,-354.86 439,-354 425.193,-349.372 187.139,-356.453 177,-346 162.224,-330.766 170.974,-175.349 177,-155 186.037,-124.484 208.23,-94.5792 223.456,-76.5863"/>
<polygon fill="black" stroke="black" points="444.83,-360.267 455.205,-362.413 448.432,-354.265 444.83,-360.267"/>
</g>
<!-- system_cpu_dtb_walker_port -->
<g id="node9" class="node"><title>system_cpu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M583,-171.5C583,-171.5 613,-171.5 613,-171.5 619,-171.5 625,-177.5 625,-183.5 625,-183.5 625,-195.5 625,-195.5 625,-201.5 619,-207.5 613,-207.5 613,-207.5 583,-207.5 583,-207.5 577,-207.5 571,-201.5 571,-195.5 571,-195.5 571,-183.5 571,-183.5 571,-177.5 577,-171.5 583,-171.5"/>
<text text-anchor="middle" x="598" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_slave&#45;&gt;system_cpu_dtb_walker_port -->
<g id="edge6" class="edge"><title>system_membus_slave&#45;&gt;system_cpu_dtb_walker_port</title>
<path fill="none" stroke="black" d="M511.617,-367.682C522.924,-362.53 534.6,-355.453 543,-346 579.331,-305.116 592.065,-238.679 596.19,-207.577"/>
<polygon fill="black" stroke="black" points="510.171,-364.492 502.284,-371.567 512.861,-370.955 510.171,-364.492"/>
</g>
<!-- system_cpu_itb_walker_port -->
<g id="node10" class="node"><title>system_cpu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M460,-171.5C460,-171.5 490,-171.5 490,-171.5 496,-171.5 502,-177.5 502,-183.5 502,-183.5 502,-195.5 502,-195.5 502,-201.5 496,-207.5 490,-207.5 490,-207.5 460,-207.5 460,-207.5 454,-207.5 448,-201.5 448,-195.5 448,-195.5 448,-183.5 448,-183.5 448,-177.5 454,-171.5 460,-171.5"/>
<text text-anchor="middle" x="475" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_slave&#45;&gt;system_cpu_itb_walker_port -->
<g id="edge5" class="edge"><title>system_membus_slave&#45;&gt;system_cpu_itb_walker_port</title>
<path fill="none" stroke="black" d="M475,-352.16C475,-312.613 475,-240.589 475,-207.703"/>
<polygon fill="black" stroke="black" points="471.5,-352.394 475,-362.394 478.5,-352.394 471.5,-352.394"/>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node11" class="node"><title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M560,-40.5C560,-40.5 620,-40.5 620,-40.5 626,-40.5 632,-46.5 632,-52.5 632,-52.5 632,-64.5 632,-64.5 632,-70.5 626,-76.5 620,-76.5 620,-76.5 560,-76.5 560,-76.5 554,-76.5 548,-70.5 548,-64.5 548,-64.5 548,-52.5 548,-52.5 548,-46.5 554,-40.5 560,-40.5"/>
<text text-anchor="middle" x="590" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_slave&#45;&gt;system_cpu_dcache_mem_side -->
<g id="edge4" class="edge"><title>system_membus_slave&#45;&gt;system_cpu_dcache_mem_side</title>
<path fill="none" stroke="black" d="M512.666,-379.425C569.224,-378.422 671.937,-372.841 695,-346 750.323,-281.615 729.333,-232.636 695,-155 679.752,-120.52 645.225,-93.1424 619.91,-76.6937"/>
<polygon fill="black" stroke="black" points="512.29,-375.93 502.339,-379.567 512.386,-382.929 512.29,-375.93"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node5" class="node"><title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M201.5,-171.5C201.5,-171.5 268.5,-171.5 268.5,-171.5 274.5,-171.5 280.5,-177.5 280.5,-183.5 280.5,-183.5 280.5,-195.5 280.5,-195.5 280.5,-201.5 274.5,-207.5 268.5,-207.5 268.5,-207.5 201.5,-207.5 201.5,-207.5 195.5,-207.5 189.5,-201.5 189.5,-195.5 189.5,-195.5 189.5,-183.5 189.5,-183.5 189.5,-177.5 195.5,-171.5 201.5,-171.5"/>
<text text-anchor="middle" x="235" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node8" class="node"><title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M310.5,-40.5C310.5,-40.5 361.5,-40.5 361.5,-40.5 367.5,-40.5 373.5,-46.5 373.5,-52.5 373.5,-52.5 373.5,-64.5 373.5,-64.5 373.5,-70.5 367.5,-76.5 361.5,-76.5 361.5,-76.5 310.5,-76.5 310.5,-76.5 304.5,-76.5 298.5,-70.5 298.5,-64.5 298.5,-64.5 298.5,-52.5 298.5,-52.5 298.5,-46.5 304.5,-40.5 310.5,-40.5"/>
<text text-anchor="middle" x="336" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge7" class="edge"><title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="black" d="M250.052,-171.265C261.305,-158.215 276.936,-139.739 290,-123 299.544,-110.771 309.706,-96.8471 318.044,-85.1602"/>
<polygon fill="black" stroke="black" points="321.097,-86.9065 324.025,-76.7244 315.386,-82.8579 321.097,-86.9065"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node6" class="node"><title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M311,-171.5C311,-171.5 383,-171.5 383,-171.5 389,-171.5 395,-177.5 395,-183.5 395,-183.5 395,-195.5 395,-195.5 395,-201.5 389,-207.5 383,-207.5 383,-207.5 311,-207.5 311,-207.5 305,-207.5 299,-201.5 299,-195.5 299,-195.5 299,-183.5 299,-183.5 299,-177.5 305,-171.5 311,-171.5"/>
<text text-anchor="middle" x="347" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node12" class="node"><title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M467.5,-40.5C467.5,-40.5 518.5,-40.5 518.5,-40.5 524.5,-40.5 530.5,-46.5 530.5,-52.5 530.5,-52.5 530.5,-64.5 530.5,-64.5 530.5,-70.5 524.5,-76.5 518.5,-76.5 518.5,-76.5 467.5,-76.5 467.5,-76.5 461.5,-76.5 455.5,-70.5 455.5,-64.5 455.5,-64.5 455.5,-52.5 455.5,-52.5 455.5,-46.5 461.5,-40.5 467.5,-40.5"/>
<text text-anchor="middle" x="493" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge8" class="edge"><title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M366.388,-171.37C391.912,-148.817 436.927,-109.044 465.835,-83.5018"/>
<polygon fill="black" stroke="black" points="468.356,-85.9453 473.532,-76.7011 463.721,-80.6995 468.356,-85.9453"/>
</g>
</g>
</svg>
