<profile>

<section name = "Vivado HLS Report for 'Mat2AXIvideo'" level="0">
<item name = "Date">Thu Sep 28 18:05:24 2017
</item>
<item name = "Version">2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)</item>
<item name = "Project">cppSobel</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 5.95, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 1153, 1, 1153, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_height">0, 1152, 3 ~ 36, -, -, 0 ~ 32, no</column>
<column name=" + loop_width">0, 33, 3, 1, 1, 0 ~ 32, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 87</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 222</column>
<column name="Register">-, -, 122, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_V_fu_197_p2">+, 0, 0, 15, 6, 1</column>
<column name="j_V_fu_208_p2">+, 0, 0, 15, 6, 1</column>
<column name="r_V_fu_181_p2">+, 0, 0, 15, 6, 2</column>
<column name="OUTPUT_STREAM_V_data_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="OUTPUT_STREAM_V_data_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="OUTPUT_STREAM_V_last_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="OUTPUT_STREAM_V_last_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="OUTPUT_STREAM_V_user_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="OUTPUT_STREAM_V_user_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_flag00001001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_io">and, 0, 0, 2, 1, 1</column>
<column name="OUTPUT_STREAM_V_data_V_1_state_cmp_full">icmp, 0, 0, 1, 2, 1</column>
<column name="OUTPUT_STREAM_V_last_V_1_state_cmp_full">icmp, 0, 0, 1, 2, 1</column>
<column name="OUTPUT_STREAM_V_user_V_1_state_cmp_full">icmp, 0, 0, 1, 2, 1</column>
<column name="axi_last_V_fu_214_p2">icmp, 0, 0, 3, 6, 6</column>
<column name="exitcond1_i_i_fu_192_p2">icmp, 0, 0, 3, 6, 6</column>
<column name="exitcond_i_i_fu_203_p2">icmp, 0, 0, 3, 6, 6</column>
<column name="ap_block_pp0_stage0_flag00011001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="OUTPUT_STREAM_TDATA_blk_n">9, 2, 1, 2</column>
<column name="OUTPUT_STREAM_V_data_V_1_data_out">9, 2, 32, 64</column>
<column name="OUTPUT_STREAM_V_data_V_1_state">15, 3, 2, 6</column>
<column name="OUTPUT_STREAM_V_dest_V_1_state">15, 3, 2, 6</column>
<column name="OUTPUT_STREAM_V_id_V_1_state">15, 3, 2, 6</column>
<column name="OUTPUT_STREAM_V_keep_V_1_state">15, 3, 2, 6</column>
<column name="OUTPUT_STREAM_V_last_V_1_data_out">9, 2, 1, 2</column>
<column name="OUTPUT_STREAM_V_last_V_1_state">15, 3, 2, 6</column>
<column name="OUTPUT_STREAM_V_strb_V_1_state">15, 3, 2, 6</column>
<column name="OUTPUT_STREAM_V_user_V_1_data_out">9, 2, 1, 2</column>
<column name="OUTPUT_STREAM_V_user_V_1_state">15, 3, 2, 6</column>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="img_1_data_stream_0_blk_n">9, 2, 1, 2</column>
<column name="p_1_i_i_reg_162">9, 2, 6, 12</column>
<column name="p_i_i_reg_151">9, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="OUTPUT_STREAM_V_data_V_1_payload_A">32, 0, 32, 0</column>
<column name="OUTPUT_STREAM_V_data_V_1_payload_B">32, 0, 32, 0</column>
<column name="OUTPUT_STREAM_V_data_V_1_sel_rd">1, 0, 1, 0</column>
<column name="OUTPUT_STREAM_V_data_V_1_sel_wr">1, 0, 1, 0</column>
<column name="OUTPUT_STREAM_V_data_V_1_state">2, 0, 2, 0</column>
<column name="OUTPUT_STREAM_V_dest_V_1_sel_rd">1, 0, 1, 0</column>
<column name="OUTPUT_STREAM_V_dest_V_1_state">2, 0, 2, 0</column>
<column name="OUTPUT_STREAM_V_id_V_1_sel_rd">1, 0, 1, 0</column>
<column name="OUTPUT_STREAM_V_id_V_1_state">2, 0, 2, 0</column>
<column name="OUTPUT_STREAM_V_keep_V_1_sel_rd">1, 0, 1, 0</column>
<column name="OUTPUT_STREAM_V_keep_V_1_state">2, 0, 2, 0</column>
<column name="OUTPUT_STREAM_V_last_V_1_payload_A">1, 0, 1, 0</column>
<column name="OUTPUT_STREAM_V_last_V_1_payload_B">1, 0, 1, 0</column>
<column name="OUTPUT_STREAM_V_last_V_1_sel_rd">1, 0, 1, 0</column>
<column name="OUTPUT_STREAM_V_last_V_1_sel_wr">1, 0, 1, 0</column>
<column name="OUTPUT_STREAM_V_last_V_1_state">2, 0, 2, 0</column>
<column name="OUTPUT_STREAM_V_strb_V_1_sel_rd">1, 0, 1, 0</column>
<column name="OUTPUT_STREAM_V_strb_V_1_state">2, 0, 2, 0</column>
<column name="OUTPUT_STREAM_V_user_V_1_payload_A">1, 0, 1, 0</column>
<column name="OUTPUT_STREAM_V_user_V_1_payload_B">1, 0, 1, 0</column>
<column name="OUTPUT_STREAM_V_user_V_1_sel_rd">1, 0, 1, 0</column>
<column name="OUTPUT_STREAM_V_user_V_1_sel_wr">1, 0, 1, 0</column>
<column name="OUTPUT_STREAM_V_user_V_1_state">2, 0, 2, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_reg_pp0_iter1_exitcond_i_i_reg_268">1, 0, 1, 0</column>
<column name="axi_last_V_reg_277">1, 0, 1, 0</column>
<column name="exitcond_i_i_reg_268">1, 0, 1, 0</column>
<column name="i_V_reg_263">6, 0, 6, 0</column>
<column name="p_1_i_i_reg_162">6, 0, 6, 0</column>
<column name="p_i_i_reg_151">6, 0, 6, 0</column>
<column name="tmp_user_V_fu_100">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Mat2AXIvideo, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Mat2AXIvideo, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Mat2AXIvideo, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Mat2AXIvideo, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Mat2AXIvideo, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Mat2AXIvideo, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Mat2AXIvideo, return value</column>
<column name="rows">in, 32, ap_stable, rows, scalar</column>
<column name="cols">in, 32, ap_stable, cols, scalar</column>
<column name="img_1_data_stream_0_dout">in, 8, ap_fifo, img_1_data_stream_0, pointer</column>
<column name="img_1_data_stream_0_empty_n">in, 1, ap_fifo, img_1_data_stream_0, pointer</column>
<column name="img_1_data_stream_0_read">out, 1, ap_fifo, img_1_data_stream_0, pointer</column>
<column name="OUTPUT_STREAM_TDATA">out, 32, axis, OUTPUT_STREAM_V_data_V, pointer</column>
<column name="OUTPUT_STREAM_TVALID">out, 1, axis, OUTPUT_STREAM_V_dest_V, pointer</column>
<column name="OUTPUT_STREAM_TREADY">in, 1, axis, OUTPUT_STREAM_V_dest_V, pointer</column>
<column name="OUTPUT_STREAM_TDEST">out, 1, axis, OUTPUT_STREAM_V_dest_V, pointer</column>
<column name="OUTPUT_STREAM_TKEEP">out, 4, axis, OUTPUT_STREAM_V_keep_V, pointer</column>
<column name="OUTPUT_STREAM_TSTRB">out, 4, axis, OUTPUT_STREAM_V_strb_V, pointer</column>
<column name="OUTPUT_STREAM_TUSER">out, 1, axis, OUTPUT_STREAM_V_user_V, pointer</column>
<column name="OUTPUT_STREAM_TLAST">out, 1, axis, OUTPUT_STREAM_V_last_V, pointer</column>
<column name="OUTPUT_STREAM_TID">out, 1, axis, OUTPUT_STREAM_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
