/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
/*
 * Copyright (c) 2026 Samsung Electronics Co., Ltd.
 * Author: Raghav Sharma <raghav.s@samsung.com>
 *
 * Device Tree binding constants for Exynos 8855 clock controller.
 */

#ifndef _DT_BINDINGS_CLOCK_EXYNOS8855_H
#define _DT_BINDINGS_CLOCK_EXYNOS8855_H

/* CMU_TOP  */
#define FOUT_SHARED0_PLL		   1
#define FOUT_SHARED1_PLL		   2
#define FOUT_SHARED2_PLL		   3
#define FOUT_SHARED3_PLL		   4
#define FOUT_SHARED4_PLL		   5
#define FOUT_MMC_PLL			   6
#define MOUT_SHARED0_PLL		   7
#define MOUT_SHARED1_PLL		   8
#define MOUT_SHARED2_PLL		   9
#define MOUT_SHARED3_PLL		   10
#define MOUT_SHARED4_PLL		   11
#define MOUT_MMC_PLL			   12
#define CLKCMU_MOUT_PERIC_NOC              13
#define CLKCMU_MOUT_PERIC_MMC_CARD         14
#define CLKCMU_MOUT_PERIC_IP               15
#define CLKCMU_DOUT_PERIC_NOC              16
#define CLKCMU_DOUT_PERIC_MMC_CARD         17
#define CLKCMU_DOUT_PERIC_IP               18
#define DOUT_SHARED0_DIV1		   19
#define DOUT_SHARED0_DIV2		   20
#define DOUT_SHARED0_DIV3		   21
#define DOUT_SHARED0_DIV4		   22
#define DOUT_SHARED1_DIV1		   23
#define DOUT_SHARED1_DIV2		   24
#define DOUT_SHARED1_DIV3		   25
#define DOUT_SHARED1_DIV4		   26
#define DOUT_SHARED2_DIV1		   27
#define DOUT_SHARED2_DIV2		   28
#define DOUT_SHARED2_DIV3		   29
#define DOUT_SHARED2_DIV4		   30
#define DOUT_SHARED3_DIV1		   31
#define DOUT_SHARED3_DIV2		   32
#define DOUT_SHARED3_DIV3		   33
#define DOUT_SHARED3_DIV4		   34
#define DOUT_SHARED4_DIV1		   35
#define DOUT_SHARED4_DIV2		   36
#define DOUT_SHARED4_DIV3		   37
#define DOUT_SHARED4_DIV4		   38
#define FOUT_MMC_PLL_DIV1                  39
#define FOUT_MMC_PLL_DIV2                  40
#define CLKCMU_MOUT_PERIS_GIC              41
#define CLKCMU_MOUT_PERIS_NOC              42
#define CLKCMU_DOUT_PERIS_GIC              43
#define CLKCMU_DOUT_PERIS_NOC              44
#define FOUT_MMC_PLL_CLKOUT_DIV2           45
#define CLKCMU_MOUT_HSI_NOC                46
#define CLKCMU_MOUT_HSI_UFS_EMBD           47
#define CLKCMU_DOUT_HSI_NOC                48
#define CLKCMU_DOUT_HSI_UFS_EMBD           49

/* CMU_PERIC */
#define CLK_MOUT_PERIC_IP_USER             1
#define CLK_MOUT_PERIC_MMC_CARD_USER       2
#define CLK_MOUT_PERIC_NOC_USER            3
#define CLK_MOUT_PERIC_I2C                 4
#define CLK_MOUT_PERIC_UART_DBG            5
#define CLK_MOUT_PERIC_USI00               6
#define CLK_MOUT_PERIC_USI01               7
#define CLK_MOUT_PERIC_USI02               8
#define CLK_MOUT_PERIC_USI03               9
#define CLK_MOUT_PERIC_USI04               10
#define CLK_MOUT_PERIC_USI09_USI_OIS       11
#define CLK_MOUT_PERIC_USI10_USI_OIS       12
#define CLK_DOUT_PERIC_NOCP                13
#define CLK_DOUT_PERIC_UART_DBG            14
#define CLK_DOUT_PERIC_USI00_USI           15
#define CLK_DOUT_PERIC_USI01_USI           16
#define CLK_DOUT_PERIC_USI02_USI           17
#define CLK_DOUT_PERIC_USI03_USI           18
#define CLK_DOUT_PERIC_USI04_USI           19
#define CLK_DOUT_PERIC_USI09_USI_OIS       20
#define CLK_DOUT_PERIC_USI10_USI_OIS       21
#define CLK_DOUT_PERIC_USI_I2C             22
#define CLK_GOUT_CMU_PERIC_IPCLKPORT_PCLK  23
#define CLK_GOUT_SYSREG_PERIC_IPCLKPORT_PCLK 24
#define CLK_GOUT_UART_DBG_PERIC_IPCLKPORT_PCLK 25
#define CLK_GOUT_USI_PERIC_IPCLKPORT_PCLK  26

/* CMU_PERIS */
#define CLK_MOUT_PERIS_NOC_USER            1
#define CLK_MOUT_PERIS_GIC                 2
#define CLK_MOUT_PERIS_GIC_USER            3
#define CLK_DOUT_PERIS_NOCP                4
#define CLK_DOUT_PERIS_OTP                 5
#define CLK_GOUT_CMU_PERIS_IPCLKPORT_PCLK  6
#define CLK_GOUT_SYSREG_PERIS_IPCLKPORT_PCLK 7
#define CLK_GOUT_WDT0_PERIS_IPCLKPORT_PCLK   8
#define CLK_GOUT_WDT1_PERIS_IPCLKPORT_PCLK   9

/* CMU_HSI */
#define CLK_MOUT_HSI_NOC_USER              1
#define CLK_MOUT_HSI_UFS_EMBD_USER         2
#define CLK_GOUT_CMU_HSI_IPCLKPORT_PCLK    3
#define CLK_GOUT_SYSREG_HSI_IPCLKPORT_PCLK 4

#endif /* _DT_BINDINGS_CLOCK_EXYNOS8855_H */
