
---------- Begin Simulation Statistics ----------
final_tick                               92852972701000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  20093                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827576                       # Number of bytes of host memory used
host_op_rate                                    32560                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   497.69                       # Real time elapsed on the host
host_tick_rate                              144422851                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16204568                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.071877                       # Number of seconds simulated
sim_ticks                                 71877274750                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   16                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  33                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 15                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             4                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     77.78%     77.78% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::MemRead                        4     22.22%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1887594                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3779306                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      2086056                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       186607                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4477862                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1636798                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2086056                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       449258                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4489946                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             286                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        35722                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          12981857                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          9477071                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       186611                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1904056                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        508760                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     16296882                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16204550                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    141524271                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.114500                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.680254                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    134988734     95.38%     95.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2989493      2.11%     97.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1317988      0.93%     98.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       885331      0.63%     99.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       552975      0.39%     99.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        87292      0.06%     99.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       151238      0.11%     99.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        42460      0.03%     99.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       508760      0.36%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    141524271                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          16204186                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3567032                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     11575705     71.43%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3567032     22.01%     93.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1061813      6.55%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16204550                       # Class of committed instruction
system.switch_cpus.commit.refs                4628845                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16204550                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                      14.375453                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                14.375453                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     137269112                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       34199897                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1708405                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2803671                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         186760                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1785560                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4752351                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 44408                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1624683                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1625                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4489946                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3073933                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             140367119                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         19736                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               24906978                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1960                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          373520                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.031233                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3197674                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1637084                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.173260                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    143753517                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.276638                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.354712                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        137252730     95.48%     95.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           134953      0.09%     95.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           632359      0.44%     96.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           337970      0.24%     96.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           510644      0.36%     96.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           410800      0.29%     96.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1180749      0.82%     97.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           173415      0.12%     97.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          3119897      2.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    143753517                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    1011                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       200126                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2359882                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.173232                       # Inst execution rate
system.switch_cpus.iew.exec_refs              6751877                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1624683                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       102917203                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       6976744                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         7044                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2473916                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     32493364                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       5127194                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       188759                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      24902897                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         482795                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        876510                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         186760                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2019430                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       179272                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        33505                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          209                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      3409688                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      1412103                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          209                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       105097                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        95029                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28323104                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              24208282                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.630826                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17866944                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.168400                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               24218771                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         33514329                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        20213362                       # number of integer regfile writes
system.switch_cpus.ipc                       0.069563                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.069563                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        21383      0.09%      0.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      18233164     72.67%     72.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         3084      0.01%     72.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     72.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     72.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     72.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     72.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     72.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     72.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     72.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     72.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     72.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     72.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     72.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     72.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     72.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     72.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     72.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     72.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     72.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     72.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     72.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     72.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     72.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     72.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     72.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     72.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      5149789     20.52%     93.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1684237      6.71%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       25091657                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              264041                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.010523                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           65822     24.93%     24.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     24.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     24.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     24.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     24.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     24.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     24.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     24.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     24.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     24.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     24.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     24.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     24.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     24.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     24.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     24.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     24.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     24.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     24.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     24.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     24.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     24.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     24.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     24.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     24.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     24.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     24.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     24.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     24.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     24.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     24.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     24.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     24.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     24.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     24.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     24.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     24.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     24.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     24.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     24.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     24.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     24.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     24.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          66278     25.10%     50.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        131941     49.97%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       25334315                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    194218740                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     24208282                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     48782294                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           32493364                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          25091657                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     16288729                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        17869                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     29169903                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    143753517                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.174546                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.724983                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    131843004     91.71%     91.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      5876929      4.09%     95.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2681479      1.87%     97.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1497193      1.04%     98.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       836770      0.58%     99.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       441379      0.31%     99.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       320823      0.22%     99.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       166242      0.12%     99.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        89698      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    143753517                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.174545                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3074223                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   292                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       472245                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       731073                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      6976744                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2473916                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        12771914                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                143754528                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       129081648                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20622243                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        6231479                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2179068                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         470841                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        120135                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      88652054                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       33320570                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     41959045                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           3687334                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1971952                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         186760                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8618698                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         21336688                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     50662429                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11360097                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            173516943                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            67236485                       # The number of ROB writes
system.switch_cpus.timesIdled                      19                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2092291                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        16075                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4185625                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          16075                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 92852972701000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1812608                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       137421                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1750173                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79104                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79104                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1812608                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      5671018                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      5671018                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5671018                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    129864512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    129864512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               129864512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1891712                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1891712    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1891712                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4792662500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         9852699250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.7                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  71877274750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92852972701000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 92852972701000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 92852972701000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2013594                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       277976                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3705456                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            79739                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           79739                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            18                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2013577                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           36                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6278922                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6278958                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    142967680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              142968832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1891141                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8794944                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3984475                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004034                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.063389                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3968400     99.60%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  16075      0.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3984475                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2233365500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3139968000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             25500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 92852972701000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       201622                       # number of demand (read+write) hits
system.l2.demand_hits::total                   201622                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       201622                       # number of overall hits
system.l2.overall_hits::total                  201622                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1891691                       # number of demand (read+write) misses
system.l2.demand_misses::total                1891712                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           17                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1891691                       # number of overall misses
system.l2.overall_misses::total               1891712                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      1515000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 153099224000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     153100739000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      1515000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 153099224000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    153100739000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      2093313                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2093334                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2093313                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2093334                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.903683                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.903684                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.903683                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.903684                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 89117.647059                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 80932.469415                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80932.371841                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 89117.647059                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80932.469415                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80932.371841                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              137421                       # number of writebacks
system.l2.writebacks::total                    137421                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1891691                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1891708                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1891691                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1891708                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      1345000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 134182314000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 134183659000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      1345000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 134182314000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 134183659000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.903683                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.903682                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.903683                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.903682                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 79117.647059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 70932.469415                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70932.542972                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 79117.647059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 70932.469415                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70932.542972                       # average overall mshr miss latency
system.l2.replacements                        1891141                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       140555                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           140555                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       140555                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       140555                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        12529                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         12529                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          635                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   635                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        79104                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79104                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   6755240000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6755240000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        79739                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             79739                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.992037                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.992037                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 85396.945793                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85396.945793                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        79104                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79104                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   5964200000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5964200000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.992037                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.992037                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 75396.945793                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75396.945793                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           17                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               18                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      1515000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      1515000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           17                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             18                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 89117.647059                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84166.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      1345000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      1345000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.944444                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 79117.647059                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79117.647059                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       200987                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            200987                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data      1812587                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1812590                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 146343984000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 146343984000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2013574                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2013577                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.900184                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.900184                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 80737.633007                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80737.499379                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1812587                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1812587                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 128218114000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 128218114000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.900184                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.900183                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 70737.633007                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70737.633007                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 92852972701000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4091.267966                       # Cycle average of tags in use
system.l2.tags.total_refs                     4165724                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1891141                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.202757                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              92781095427000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.601878                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.001474                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.006045                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.038303                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4086.620266                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001124                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.997710                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998845                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          229                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2272                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1595                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  18637737                       # Number of tag accesses
system.l2.tags.data_accesses                 18637737                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 92852972701000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    121068224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          121069568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      8794944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8794944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1891691                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1891712                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       137421                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             137421                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst               890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              2671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst        15137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1684374156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1684392855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst          890                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        15137                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            16027                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      122360566                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            122360566                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      122360566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst              890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             2671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        15137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1684374156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1806753420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    137420.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        17.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1891436.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000278952500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8549                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8549                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3843868                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             129021                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1891708                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     137421                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1891708                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   137421                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    255                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            140535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            132144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            119168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            106102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             97498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            100782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            108881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            122603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            134014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           124651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           117607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           110963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           103431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           127997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           151854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8765                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  20111400250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9457265000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             55576144000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10632.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29382.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1651467                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  118268                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1891708                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               137421                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  878634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  748786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  232067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   31964                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       259115                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    501.110503                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   298.081799                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   414.939303                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        58058     22.41%     22.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        56935     21.97%     44.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16641      6.42%     50.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11549      4.46%     55.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9389      3.62%     58.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8344      3.22%     62.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7395      2.85%     64.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6772      2.61%     67.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        84032     32.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       259115                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8549                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     221.228916                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    115.222176                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    295.989645                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6241     73.00%     73.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         1239     14.49%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          511      5.98%     93.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          314      3.67%     97.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          127      1.49%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           65      0.76%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           30      0.35%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           15      0.18%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            4      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8549                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8549                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.071938                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.067274                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.405963                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8259     96.61%     96.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               49      0.57%     97.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              167      1.95%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               64      0.75%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8549                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              121052992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8793536                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               121069312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8794944                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1684.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       122.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1684.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    122.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.96                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   71877147500                       # Total gap between requests
system.mem_ctrls.avgGap                      35422.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         1088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data    121051904                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      8793536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 15136.912240819203                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1684147102.419183015823                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 122340976.763312801719                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           17                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1891691                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       137421                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       644250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  55575499750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1755204916250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     37897.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     29378.74                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12772465.03                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            797530860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            423890115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          7090876800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          361960020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5673741840.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      31332309480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1215710400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        46896019515                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        652.445709                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2786160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2400060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  66691044000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1052564520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            559451310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6414097620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          355262760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5673741840.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      30063826350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2283941760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        46402886160                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        645.584941                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5483395750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2400060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  63993808250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 92781095426250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    71877264000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 92852972701000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3073906                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3073918                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3073906                       # number of overall hits
system.cpu.icache.overall_hits::total         3073918                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           27                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             28                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           27                       # number of overall misses
system.cpu.icache.overall_misses::total            28                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      2064500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2064500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      2064500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2064500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3073933                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3073946                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3073933                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3073946                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.076923                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.076923                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 76462.962963                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73732.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 76462.962963                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73732.142857                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           17                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1541000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1541000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1541000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1541000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 90647.058824                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90647.058824                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 90647.058824                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90647.058824                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3073906                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3073918                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           27                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            28                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      2064500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2064500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3073933                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3073946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 76462.962963                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73732.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1541000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1541000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 90647.058824                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90647.058824                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 92852972701000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.013928                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      92781095427000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000774                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.013154                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000026                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000027                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.035156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6147910                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6147910                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92852972701000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92852972701000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92852972701000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 92852972701000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92852972701000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92852972701000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 92852972701000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3323674                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3323675                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3323674                       # number of overall hits
system.cpu.dcache.overall_hits::total         3323675                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2443265                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2443268                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2443265                       # number of overall misses
system.cpu.dcache.overall_misses::total       2443268                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 182040961623                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 182040961623                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 182040961623                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 182040961623                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5766939                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5766943                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5766939                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5766943                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.423668                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.423668                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.423668                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.423668                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 74507.252231                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74507.160747                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 74507.252231                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74507.160747                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     11328720                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            364202                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.105595                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       140555                       # number of writebacks
system.cpu.dcache.writebacks::total            140555                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       349952                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       349952                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       349952                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       349952                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2093313                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2093313                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2093313                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2093313                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 158763017123                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 158763017123                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 158763017123                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 158763017123                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.362985                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.362985                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.362985                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.362985                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 75842.942323                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75842.942323                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 75842.942323                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75842.942323                       # average overall mshr miss latency
system.cpu.dcache.replacements                2092291                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2341602                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2341603                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2363524                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2363527                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 175074019500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 175074019500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4705126                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4705130                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.502330                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.502330                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 74073.298811                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74073.204791                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       349949                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       349949                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2013575                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2013575                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 151875926000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 151875926000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.427953                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.427953                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 75426.008964                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75426.008964                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       982072                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         982072                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        79741                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        79741                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   6966942123                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6966942123                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1061813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1061813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.075099                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.075099                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 87369.635733                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87369.635733                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        79738                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        79738                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   6887091123                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6887091123                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.075096                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.075096                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 86371.505719                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86371.505719                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 92852972701000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.792419                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5415730                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2092291                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.588421                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      92781095431500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.792417                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000774                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000774                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          227                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          797                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13627201                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13627201                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               93058956238000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  30869                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827712                       # Number of bytes of host memory used
host_op_rate                                    49689                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1295.82                       # Real time elapsed on the host
host_tick_rate                              158960059                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000010                       # Number of instructions simulated
sim_ops                                      64387774                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.205984                       # Number of seconds simulated
sim_ticks                                205983537000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5679777                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11359557                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5213268                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       397553                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     11086148                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      4113359                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5213268                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1099909                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        11103080                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             480                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        52559                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          36195985                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         26771770                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       397561                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            5534160                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1457278                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     36342846                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48183206                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    407066222                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.118367                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.690524                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    387441896     95.18%     95.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      9228881      2.27%     97.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      3816233      0.94%     98.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2638332      0.65%     99.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1579012      0.39%     99.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       201294      0.05%     99.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       496951      0.12%     99.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       206345      0.05%     99.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1457278      0.36%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    407066222                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          48182480                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10410174                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     34222063     71.02%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10410174     21.61%     92.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      3550969      7.37%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48183206                       # Class of committed instruction
system.switch_cpus.commit.refs               13961143                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48183206                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                      13.732236                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                13.732236                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     395386193                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       88182438                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          4383833                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6679388                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         397888                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       5118839                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13081393                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                120251                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4922361                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  4363                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            11103080                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           8161069                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             403136510                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         46990                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               63517693                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         2804                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          795776                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.026951                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      8428933                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      4113839                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.154181                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    411966141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.243544                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.267011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        395266976     95.95%     95.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           349222      0.08%     96.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1808464      0.44%     96.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           806156      0.20%     96.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1466478      0.36%     97.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1232078      0.30%     97.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2956954      0.72%     98.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           459391      0.11%     98.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7620422      1.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    411966141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     933                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       420704                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          6610179                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.164655                       # Inst execution rate
system.switch_cpus.iew.exec_refs             18799268                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4922361                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       302156217                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      17807618                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        10342                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7083500                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     84510676                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      13876907                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       432518                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      67832427                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1202339                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2448154                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         397888                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       5617882                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       390774                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       130035                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           95                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          474                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      7397453                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      3532513                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          474                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       209367                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       211337                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          77447203                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              66339859                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.612088                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          47404497                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.161032                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               66362276                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         94667391                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        54797712                       # number of integer regfile writes
system.switch_cpus.ipc                       0.072821                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.072821                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        31595      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      49209674     72.09%     72.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         5014      0.01%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     72.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     13911933     20.38%     92.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      5106731      7.48%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       68264947                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              751160                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011004                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          166333     22.14%     22.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         180281     24.00%     46.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        404546     53.86%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       68984512                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    549285647                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     66339859                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    120838608                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           84510676                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          68264947                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     36327467                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        38454                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     63970028                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    411966141                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.165705                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.692901                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    377950865     91.74%     91.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     17991754      4.37%     96.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      7468144      1.81%     97.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3811093      0.93%     98.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2116922      0.51%     99.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1162187      0.28%     99.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       843397      0.20%     99.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       409611      0.10%     99.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       212168      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    411966141                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.165705                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             8161555                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   487                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1476378                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2212723                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     17807618                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7083500                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        34752010                       # number of misc regfile reads
system.switch_cpus.numCycles                411967074                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       367915225                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      60917994                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       19445593                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          5612633                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1001704                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        201244                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     229981440                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       86263494                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    108138745                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           9315050                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        9295072                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         397888                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      28725345                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         47220754                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    132812573                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          32966120                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            490134996                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           173958576                       # The number of ROB writes
system.switch_cpus.timesIdled                      12                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5705060                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        44563                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11410123                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          44563                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 205983537000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5461564                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       399584                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5280193                       # Transaction distribution
system.membus.trans_dist::ReadExReq            218215                       # Transaction distribution
system.membus.trans_dist::ReadExResp           218214                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5461565                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17039335                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     17039335                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17039335                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    389079168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    389079168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               389079168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5679780                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5679780    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5679780                       # Request fanout histogram
system.membus.reqLayer2.occupancy         14401675500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        29592891750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             14.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 205983537000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 205983537000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 205983537000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 205983537000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5485072                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       809756                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10586026                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           219990                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          219989                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             1                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5485072                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            2                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     17115182                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17115184                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side           64                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    391374848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              391374912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5690722                       # Total snoops (count)
system.tol2bus.snoopTraffic                  25573376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11395785                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003910                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.062411                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11351222     99.61%     99.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  44563      0.39%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11395785                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6115233500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8557590000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              1500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 205983537000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        25283                       # number of demand (read+write) hits
system.l2.demand_hits::total                    25283                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        25283                       # number of overall hits
system.l2.overall_hits::total                   25283                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      5679779                       # number of demand (read+write) misses
system.l2.demand_misses::total                5679780                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      5679779                       # number of overall misses
system.l2.overall_misses::total               5679780                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst        97500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 465067042500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     465067140000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst        97500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 465067042500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    465067140000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      5705062                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5705063                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5705062                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5705063                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.995568                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.995568                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.995568                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.995568                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        97500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81881.186310                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81881.189060                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        97500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81881.186310                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81881.189060                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              399584                       # number of writebacks
system.l2.writebacks::total                    399584                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      5679779                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5679780                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      5679779                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5679780                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst        87500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 408269282500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 408269370000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst        87500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 408269282500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 408269370000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.995568                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.995568                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.995568                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.995568                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        87500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71881.191592                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71881.194342                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        87500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71881.191592                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71881.194342                       # average overall mshr miss latency
system.l2.replacements                        5690722                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       410172                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           410172                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       410172                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       410172                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        33617                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         33617                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1775                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1775                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       218215                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              218215                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  18728346500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18728346500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       219990                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            219990                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.991931                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.991931                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 85825.202209                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85825.202209                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       218215                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         218215                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  16546206500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16546206500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.991931                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.991931                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 75825.248035                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75825.248035                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst        97500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total        97500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        97500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        97500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst        87500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total        87500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        87500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        87500                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        23508                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             23508                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      5461564                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5461564                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 446338696000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 446338696000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5485072                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5485072                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.995714                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.995714                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81723.604447                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81723.604447                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      5461564                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5461564                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 391723076000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 391723076000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.995714                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.995714                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71723.608109                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71723.608109                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 205983537000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                    11383875                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5694818                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.998988                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.547595                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000133                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4090.452272                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.998646                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          327                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2949                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          820                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  51331214                       # Number of tag accesses
system.l2.tags.data_accesses                 51331214                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 205983537000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    363505856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          363505920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total            64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     25573376                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25573376                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      5679779                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5679780                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       399584                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             399584                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst          311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1764732567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1764732878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst          311                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total              311                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      124152524                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            124152524                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      124152524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst          311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1764732567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1888885402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    399477.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   5678599.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000486766500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24868                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24868                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            11460217                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             375093                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5679780                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     399584                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5679780                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   399584                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1180                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   107                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            387760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            380966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            376178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            371008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            363919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            351845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            337358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            325701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            345926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            363622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           350610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           338357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           326440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           312808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           351887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           394215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             25027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             25213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            24926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            25201                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  65159713500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                28393000000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            171633463500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11474.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30224.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4929863                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  342359                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.70                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5679780                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               399584                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2488096                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2311497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  788718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   90289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  25031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  25095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  25082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  25052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  26236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  27113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  25289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  25423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       805848                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    482.717257                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   284.292859                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   415.775119                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       168598     20.92%     20.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       217640     27.01%     47.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        47035      5.84%     53.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        32146      3.99%     57.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        23442      2.91%     60.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        23626      2.93%     63.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        19424      2.41%     66.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        17737      2.20%     68.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       256200     31.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       805848                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24868                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     228.350571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     90.485424                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    451.870362                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         19610     78.86%     78.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         2119      8.52%     87.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         1276      5.13%     92.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          822      3.31%     95.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          284      1.14%     96.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535          147      0.59%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791          103      0.41%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           84      0.34%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           76      0.31%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559           92      0.37%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815           58      0.23%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071           70      0.28%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           39      0.16%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583           36      0.14%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839           25      0.10%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095           12      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351           12      0.05%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24868                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24868                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.063696                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.059556                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.382653                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            24114     96.97%     96.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              144      0.58%     97.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              417      1.68%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              168      0.68%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               23      0.09%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24868                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              363430400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   75520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25566208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               363505920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25573376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1764.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       124.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1764.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    124.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.97                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  205983560000                       # Total gap between requests
system.mem_ctrls.avgGap                      33882.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data    363430336                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25566208                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 310.704442365217                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1764365935.710677623749                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 124117725.000517889857                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      5679779                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       399584                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst        46250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 171633417250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5066087464500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     46250.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     30218.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12678404.20                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2539619460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1349843550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19876796100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1047956760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     16260301200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      82189968390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       9885073440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       133149558900                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.408741                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  24376448250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6878300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 174728788750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3214149540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1708349610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         20668407900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1037287080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     16260301200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      83925435990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       8423627040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       135237558360                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        656.545471                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  20409029250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6878300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 178696207750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 92781095426250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   277860801000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 93058956238000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     11234974                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11234986                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     11234974                       # number of overall hits
system.cpu.icache.overall_hits::total        11234986                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           28                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             29                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           28                       # number of overall misses
system.cpu.icache.overall_misses::total            29                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      2164500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2164500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      2164500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2164500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     11235002                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11235015                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     11235002                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11235015                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.076923                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.076923                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 77303.571429                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74637.931034                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 77303.571429                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74637.931034                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           18                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           18                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           18                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           18                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1640000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1640000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1640000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1640000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 91111.111111                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91111.111111                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 91111.111111                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91111.111111                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     11234974                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11234986                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           28                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            29                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      2164500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2164500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     11235002                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11235015                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 77303.571429                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74637.931034                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           18                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           18                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1640000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1640000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 91111.111111                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91111.111111                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 93058956238000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.055181                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11235005                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                19                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          591316.052632                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      92781095427000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002986                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.052195                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000006                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000102                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000108                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.037109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          22470049                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         22470049                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 93058956238000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 93058956238000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 93058956238000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 93058956238000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 93058956238000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 93058956238000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 93058956238000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     13388865                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13388866                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     13388865                       # number of overall hits
system.cpu.dcache.overall_hits::total        13388866                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      8857000                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8857003                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      8857000                       # number of overall misses
system.cpu.dcache.overall_misses::total       8857003                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 708338490899                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 708338490899                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 708338490899                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 708338490899                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22245865                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22245869                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22245865                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22245869                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.398141                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.398141                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.398141                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.398141                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 79974.990505                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79974.963416                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 79974.990505                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79974.963416                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     38448896                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1396378                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.534733                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       550727                       # number of writebacks
system.cpu.dcache.writebacks::total            550727                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1058625                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1058625                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1058625                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1058625                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      7798375                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7798375                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      7798375                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7798375                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 633733759899                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 633733759899                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 633733759899                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 633733759899                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.350554                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.350554                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.350554                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.350554                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 81264.848112                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81264.848112                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 81264.848112                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81264.848112                       # average overall mshr miss latency
system.cpu.dcache.replacements                7797351                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9075823                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9075824                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      8557264                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8557267                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 682058634000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 682058634000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     17633087                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17633091                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.485296                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.485296                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 79705.222838                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79705.194895                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1058614                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1058614                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      7498650                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7498650                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 607753889000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 607753889000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.425260                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.425260                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 81048.440586                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81048.440586                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      4313042                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4313042                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       299736                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       299736                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  26279856899                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  26279856899                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      4612778                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4612778                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.064979                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.064979                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 87676.678474                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87676.678474                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       299725                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       299725                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  25979870899                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  25979870899                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.064977                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.064977                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 86679.025437                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86679.025437                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 93058956238000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             3.057262                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            21187241                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7798375                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.716879                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      92781095431500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     3.057260                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.002986                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.002986                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          325                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          696                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52290113                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52290113                       # Number of data accesses

---------- End Simulation Statistics   ----------
