
DESSA_VEZ_VAI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b20c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007a8  0800b320  0800b320  0001b320  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bac8  0800bac8  000201e8  2**0
                  CONTENTS
  4 .ARM          00000000  0800bac8  0800bac8  000201e8  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800bac8  0800bac8  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bac8  0800bac8  0001bac8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bacc  0800bacc  0001bacc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  0800bad0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000580  200001e8  0800bcb8  000201e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000768  0800bcb8  00020768  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020211  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000dba4  00000000  00000000  00020254  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000024b6  00000000  00000000  0002ddf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f50  00000000  00000000  000302b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000bf8  00000000  00000000  00031200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000199b8  00000000  00000000  00031df8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000126da  00000000  00000000  0004b7b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00091e59  00000000  00000000  0005de8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005814  00000000  00000000  000efce4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  000f54f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e8 	.word	0x200001e8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800b304 	.word	0x0800b304

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001ec 	.word	0x200001ec
 800014c:	0800b304 	.word	0x0800b304

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd6:	2afd      	cmp	r2, #253	; 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	; 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	; 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	; 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__aeabi_f2uiz>:
 8001024:	0042      	lsls	r2, r0, #1
 8001026:	d20e      	bcs.n	8001046 <__aeabi_f2uiz+0x22>
 8001028:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800102c:	d30b      	bcc.n	8001046 <__aeabi_f2uiz+0x22>
 800102e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001032:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001036:	d409      	bmi.n	800104c <__aeabi_f2uiz+0x28>
 8001038:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800103c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001040:	fa23 f002 	lsr.w	r0, r3, r2
 8001044:	4770      	bx	lr
 8001046:	f04f 0000 	mov.w	r0, #0
 800104a:	4770      	bx	lr
 800104c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001050:	d101      	bne.n	8001056 <__aeabi_f2uiz+0x32>
 8001052:	0242      	lsls	r2, r0, #9
 8001054:	d102      	bne.n	800105c <__aeabi_f2uiz+0x38>
 8001056:	f04f 30ff 	mov.w	r0, #4294967295
 800105a:	4770      	bx	lr
 800105c:	f04f 0000 	mov.w	r0, #0
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop

08001064 <__aeabi_d2lz>:
 8001064:	b538      	push	{r3, r4, r5, lr}
 8001066:	4605      	mov	r5, r0
 8001068:	460c      	mov	r4, r1
 800106a:	2200      	movs	r2, #0
 800106c:	2300      	movs	r3, #0
 800106e:	4628      	mov	r0, r5
 8001070:	4621      	mov	r1, r4
 8001072:	f7ff fca3 	bl	80009bc <__aeabi_dcmplt>
 8001076:	b928      	cbnz	r0, 8001084 <__aeabi_d2lz+0x20>
 8001078:	4628      	mov	r0, r5
 800107a:	4621      	mov	r1, r4
 800107c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001080:	f000 b80a 	b.w	8001098 <__aeabi_d2ulz>
 8001084:	4628      	mov	r0, r5
 8001086:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 800108a:	f000 f805 	bl	8001098 <__aeabi_d2ulz>
 800108e:	4240      	negs	r0, r0
 8001090:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001094:	bd38      	pop	{r3, r4, r5, pc}
 8001096:	bf00      	nop

08001098 <__aeabi_d2ulz>:
 8001098:	b5d0      	push	{r4, r6, r7, lr}
 800109a:	2200      	movs	r2, #0
 800109c:	4b0b      	ldr	r3, [pc, #44]	; (80010cc <__aeabi_d2ulz+0x34>)
 800109e:	4606      	mov	r6, r0
 80010a0:	460f      	mov	r7, r1
 80010a2:	f7ff fa19 	bl	80004d8 <__aeabi_dmul>
 80010a6:	f7ff fcef 	bl	8000a88 <__aeabi_d2uiz>
 80010aa:	4604      	mov	r4, r0
 80010ac:	f7ff f99a 	bl	80003e4 <__aeabi_ui2d>
 80010b0:	2200      	movs	r2, #0
 80010b2:	4b07      	ldr	r3, [pc, #28]	; (80010d0 <__aeabi_d2ulz+0x38>)
 80010b4:	f7ff fa10 	bl	80004d8 <__aeabi_dmul>
 80010b8:	4602      	mov	r2, r0
 80010ba:	460b      	mov	r3, r1
 80010bc:	4630      	mov	r0, r6
 80010be:	4639      	mov	r1, r7
 80010c0:	f7ff f852 	bl	8000168 <__aeabi_dsub>
 80010c4:	f7ff fce0 	bl	8000a88 <__aeabi_d2uiz>
 80010c8:	4621      	mov	r1, r4
 80010ca:	bdd0      	pop	{r4, r6, r7, pc}
 80010cc:	3df00000 	.word	0x3df00000
 80010d0:	41f00000 	.word	0x41f00000

080010d4 <read_calliberation_data>:
#define atmPress 101325 //Pa



void read_calliberation_data (void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b08a      	sub	sp, #40	; 0x28
 80010d8:	af04      	add	r7, sp, #16
	uint8_t Callib_Data[22] = {0};
 80010da:	2300      	movs	r3, #0
 80010dc:	603b      	str	r3, [r7, #0]
 80010de:	1d3b      	adds	r3, r7, #4
 80010e0:	2200      	movs	r2, #0
 80010e2:	601a      	str	r2, [r3, #0]
 80010e4:	605a      	str	r2, [r3, #4]
 80010e6:	609a      	str	r2, [r3, #8]
 80010e8:	60da      	str	r2, [r3, #12]
 80010ea:	821a      	strh	r2, [r3, #16]
	uint16_t Callib_Start = 0xAA;
 80010ec:	23aa      	movs	r3, #170	; 0xaa
 80010ee:	82fb      	strh	r3, [r7, #22]
	HAL_I2C_Mem_Read(BMP180_I2C, BMP180_ADDRESS, Callib_Start, 1, Callib_Data,22, HAL_MAX_DELAY);
 80010f0:	8afa      	ldrh	r2, [r7, #22]
 80010f2:	f04f 33ff 	mov.w	r3, #4294967295
 80010f6:	9302      	str	r3, [sp, #8]
 80010f8:	2316      	movs	r3, #22
 80010fa:	9301      	str	r3, [sp, #4]
 80010fc:	463b      	mov	r3, r7
 80010fe:	9300      	str	r3, [sp, #0]
 8001100:	2301      	movs	r3, #1
 8001102:	21ee      	movs	r1, #238	; 0xee
 8001104:	4836      	ldr	r0, [pc, #216]	; (80011e0 <read_calliberation_data+0x10c>)
 8001106:	f002 fff1 	bl	80040ec <HAL_I2C_Mem_Read>

	AC1 = ((Callib_Data[0] << 8) | Callib_Data[1]);
 800110a:	783b      	ldrb	r3, [r7, #0]
 800110c:	021b      	lsls	r3, r3, #8
 800110e:	b21a      	sxth	r2, r3
 8001110:	787b      	ldrb	r3, [r7, #1]
 8001112:	b21b      	sxth	r3, r3
 8001114:	4313      	orrs	r3, r2
 8001116:	b21a      	sxth	r2, r3
 8001118:	4b32      	ldr	r3, [pc, #200]	; (80011e4 <read_calliberation_data+0x110>)
 800111a:	801a      	strh	r2, [r3, #0]
	AC2 = ((Callib_Data[2] << 8) | Callib_Data[3]);
 800111c:	78bb      	ldrb	r3, [r7, #2]
 800111e:	021b      	lsls	r3, r3, #8
 8001120:	b21a      	sxth	r2, r3
 8001122:	78fb      	ldrb	r3, [r7, #3]
 8001124:	b21b      	sxth	r3, r3
 8001126:	4313      	orrs	r3, r2
 8001128:	b21a      	sxth	r2, r3
 800112a:	4b2f      	ldr	r3, [pc, #188]	; (80011e8 <read_calliberation_data+0x114>)
 800112c:	801a      	strh	r2, [r3, #0]
	AC3 = ((Callib_Data[4] << 8) | Callib_Data[5]);
 800112e:	793b      	ldrb	r3, [r7, #4]
 8001130:	021b      	lsls	r3, r3, #8
 8001132:	b21a      	sxth	r2, r3
 8001134:	797b      	ldrb	r3, [r7, #5]
 8001136:	b21b      	sxth	r3, r3
 8001138:	4313      	orrs	r3, r2
 800113a:	b21a      	sxth	r2, r3
 800113c:	4b2b      	ldr	r3, [pc, #172]	; (80011ec <read_calliberation_data+0x118>)
 800113e:	801a      	strh	r2, [r3, #0]
	AC4 = ((Callib_Data[6] << 8) | Callib_Data[7]);
 8001140:	79bb      	ldrb	r3, [r7, #6]
 8001142:	021b      	lsls	r3, r3, #8
 8001144:	b21a      	sxth	r2, r3
 8001146:	79fb      	ldrb	r3, [r7, #7]
 8001148:	b21b      	sxth	r3, r3
 800114a:	4313      	orrs	r3, r2
 800114c:	b21b      	sxth	r3, r3
 800114e:	b29a      	uxth	r2, r3
 8001150:	4b27      	ldr	r3, [pc, #156]	; (80011f0 <read_calliberation_data+0x11c>)
 8001152:	801a      	strh	r2, [r3, #0]
	AC5 = ((Callib_Data[8] << 8) | Callib_Data[9]);
 8001154:	7a3b      	ldrb	r3, [r7, #8]
 8001156:	021b      	lsls	r3, r3, #8
 8001158:	b21a      	sxth	r2, r3
 800115a:	7a7b      	ldrb	r3, [r7, #9]
 800115c:	b21b      	sxth	r3, r3
 800115e:	4313      	orrs	r3, r2
 8001160:	b21b      	sxth	r3, r3
 8001162:	b29a      	uxth	r2, r3
 8001164:	4b23      	ldr	r3, [pc, #140]	; (80011f4 <read_calliberation_data+0x120>)
 8001166:	801a      	strh	r2, [r3, #0]
	AC6 = ((Callib_Data[10] << 8) | Callib_Data[11]);
 8001168:	7abb      	ldrb	r3, [r7, #10]
 800116a:	021b      	lsls	r3, r3, #8
 800116c:	b21a      	sxth	r2, r3
 800116e:	7afb      	ldrb	r3, [r7, #11]
 8001170:	b21b      	sxth	r3, r3
 8001172:	4313      	orrs	r3, r2
 8001174:	b21b      	sxth	r3, r3
 8001176:	b29a      	uxth	r2, r3
 8001178:	4b1f      	ldr	r3, [pc, #124]	; (80011f8 <read_calliberation_data+0x124>)
 800117a:	801a      	strh	r2, [r3, #0]
	B1 = ((Callib_Data[12] << 8) | Callib_Data[13]);
 800117c:	7b3b      	ldrb	r3, [r7, #12]
 800117e:	021b      	lsls	r3, r3, #8
 8001180:	b21a      	sxth	r2, r3
 8001182:	7b7b      	ldrb	r3, [r7, #13]
 8001184:	b21b      	sxth	r3, r3
 8001186:	4313      	orrs	r3, r2
 8001188:	b21a      	sxth	r2, r3
 800118a:	4b1c      	ldr	r3, [pc, #112]	; (80011fc <read_calliberation_data+0x128>)
 800118c:	801a      	strh	r2, [r3, #0]
	B2 = ((Callib_Data[14] << 8) | Callib_Data[15]);
 800118e:	7bbb      	ldrb	r3, [r7, #14]
 8001190:	021b      	lsls	r3, r3, #8
 8001192:	b21a      	sxth	r2, r3
 8001194:	7bfb      	ldrb	r3, [r7, #15]
 8001196:	b21b      	sxth	r3, r3
 8001198:	4313      	orrs	r3, r2
 800119a:	b21a      	sxth	r2, r3
 800119c:	4b18      	ldr	r3, [pc, #96]	; (8001200 <read_calliberation_data+0x12c>)
 800119e:	801a      	strh	r2, [r3, #0]
	MB = ((Callib_Data[16] << 8) | Callib_Data[17]);
 80011a0:	7c3b      	ldrb	r3, [r7, #16]
 80011a2:	021b      	lsls	r3, r3, #8
 80011a4:	b21a      	sxth	r2, r3
 80011a6:	7c7b      	ldrb	r3, [r7, #17]
 80011a8:	b21b      	sxth	r3, r3
 80011aa:	4313      	orrs	r3, r2
 80011ac:	b21a      	sxth	r2, r3
 80011ae:	4b15      	ldr	r3, [pc, #84]	; (8001204 <read_calliberation_data+0x130>)
 80011b0:	801a      	strh	r2, [r3, #0]
	MC = ((Callib_Data[18] << 8) | Callib_Data[19]);
 80011b2:	7cbb      	ldrb	r3, [r7, #18]
 80011b4:	021b      	lsls	r3, r3, #8
 80011b6:	b21a      	sxth	r2, r3
 80011b8:	7cfb      	ldrb	r3, [r7, #19]
 80011ba:	b21b      	sxth	r3, r3
 80011bc:	4313      	orrs	r3, r2
 80011be:	b21a      	sxth	r2, r3
 80011c0:	4b11      	ldr	r3, [pc, #68]	; (8001208 <read_calliberation_data+0x134>)
 80011c2:	801a      	strh	r2, [r3, #0]
	MD = ((Callib_Data[20] << 8) | Callib_Data[21]);
 80011c4:	7d3b      	ldrb	r3, [r7, #20]
 80011c6:	021b      	lsls	r3, r3, #8
 80011c8:	b21a      	sxth	r2, r3
 80011ca:	7d7b      	ldrb	r3, [r7, #21]
 80011cc:	b21b      	sxth	r3, r3
 80011ce:	4313      	orrs	r3, r2
 80011d0:	b21a      	sxth	r2, r3
 80011d2:	4b0e      	ldr	r3, [pc, #56]	; (800120c <read_calliberation_data+0x138>)
 80011d4:	801a      	strh	r2, [r3, #0]

}
 80011d6:	bf00      	nop
 80011d8:	3718      	adds	r7, #24
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	20000308 	.word	0x20000308
 80011e4:	20000204 	.word	0x20000204
 80011e8:	20000206 	.word	0x20000206
 80011ec:	20000208 	.word	0x20000208
 80011f0:	2000020a 	.word	0x2000020a
 80011f4:	2000020c 	.word	0x2000020c
 80011f8:	2000020e 	.word	0x2000020e
 80011fc:	20000210 	.word	0x20000210
 8001200:	20000212 	.word	0x20000212
 8001204:	20000214 	.word	0x20000214
 8001208:	20000216 	.word	0x20000216
 800120c:	20000218 	.word	0x20000218

08001210 <Get_UPress>:
	return Temp/10.0;
}

// Get uncompensated Pressure
uint32_t Get_UPress (int oss)   // oversampling setting 0,1,2,3
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b088      	sub	sp, #32
 8001214:	af04      	add	r7, sp, #16
 8001216:	6078      	str	r0, [r7, #4]
	uint8_t datatowrite = 0x34+(oss<<6);
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	b2db      	uxtb	r3, r3
 800121c:	019b      	lsls	r3, r3, #6
 800121e:	b2db      	uxtb	r3, r3
 8001220:	3334      	adds	r3, #52	; 0x34
 8001222:	b2db      	uxtb	r3, r3
 8001224:	73fb      	strb	r3, [r7, #15]
	uint8_t Press_RAW[3] = {0};
 8001226:	4b27      	ldr	r3, [pc, #156]	; (80012c4 <Get_UPress+0xb4>)
 8001228:	881b      	ldrh	r3, [r3, #0]
 800122a:	81bb      	strh	r3, [r7, #12]
 800122c:	2300      	movs	r3, #0
 800122e:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Mem_Write(BMP180_I2C, BMP180_ADDRESS, 0xF4, 1, &datatowrite, 1, 1000);
 8001230:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001234:	9302      	str	r3, [sp, #8]
 8001236:	2301      	movs	r3, #1
 8001238:	9301      	str	r3, [sp, #4]
 800123a:	f107 030f 	add.w	r3, r7, #15
 800123e:	9300      	str	r3, [sp, #0]
 8001240:	2301      	movs	r3, #1
 8001242:	22f4      	movs	r2, #244	; 0xf4
 8001244:	21ee      	movs	r1, #238	; 0xee
 8001246:	4820      	ldr	r0, [pc, #128]	; (80012c8 <Get_UPress+0xb8>)
 8001248:	f002 fe56 	bl	8003ef8 <HAL_I2C_Mem_Write>
	switch (oss)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	2b03      	cmp	r3, #3
 8001250:	d81a      	bhi.n	8001288 <Get_UPress+0x78>
 8001252:	a201      	add	r2, pc, #4	; (adr r2, 8001258 <Get_UPress+0x48>)
 8001254:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001258:	08001269 	.word	0x08001269
 800125c:	08001271 	.word	0x08001271
 8001260:	08001279 	.word	0x08001279
 8001264:	08001281 	.word	0x08001281
	{
		case (0):
			HAL_Delay (5);
 8001268:	2005      	movs	r0, #5
 800126a:	f001 fe19 	bl	8002ea0 <HAL_Delay>
			break;
 800126e:	e00b      	b.n	8001288 <Get_UPress+0x78>
		case (1):
			HAL_Delay (8);
 8001270:	2008      	movs	r0, #8
 8001272:	f001 fe15 	bl	8002ea0 <HAL_Delay>
			break;
 8001276:	e007      	b.n	8001288 <Get_UPress+0x78>
		case (2):
			HAL_Delay (14);
 8001278:	200e      	movs	r0, #14
 800127a:	f001 fe11 	bl	8002ea0 <HAL_Delay>
			break;
 800127e:	e003      	b.n	8001288 <Get_UPress+0x78>
		case (3):
			HAL_Delay (26);
 8001280:	201a      	movs	r0, #26
 8001282:	f001 fe0d 	bl	8002ea0 <HAL_Delay>
			break;
 8001286:	bf00      	nop
	}
	HAL_I2C_Mem_Read(BMP180_I2C, BMP180_ADDRESS, 0xF6, 1, Press_RAW, 3, 1000);
 8001288:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800128c:	9302      	str	r3, [sp, #8]
 800128e:	2303      	movs	r3, #3
 8001290:	9301      	str	r3, [sp, #4]
 8001292:	f107 030c 	add.w	r3, r7, #12
 8001296:	9300      	str	r3, [sp, #0]
 8001298:	2301      	movs	r3, #1
 800129a:	22f6      	movs	r2, #246	; 0xf6
 800129c:	21ee      	movs	r1, #238	; 0xee
 800129e:	480a      	ldr	r0, [pc, #40]	; (80012c8 <Get_UPress+0xb8>)
 80012a0:	f002 ff24 	bl	80040ec <HAL_I2C_Mem_Read>
	return (((Press_RAW[0]<<16)+(Press_RAW[1]<<8)+Press_RAW[2]) >> (8-oss));
 80012a4:	7b3b      	ldrb	r3, [r7, #12]
 80012a6:	041a      	lsls	r2, r3, #16
 80012a8:	7b7b      	ldrb	r3, [r7, #13]
 80012aa:	021b      	lsls	r3, r3, #8
 80012ac:	4413      	add	r3, r2
 80012ae:	7bba      	ldrb	r2, [r7, #14]
 80012b0:	441a      	add	r2, r3
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	f1c3 0308 	rsb	r3, r3, #8
 80012b8:	fa42 f303 	asr.w	r3, r2, r3
}
 80012bc:	4618      	mov	r0, r3
 80012be:	3710      	adds	r7, #16
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	0800b320 	.word	0x0800b320
 80012c8:	20000308 	.word	0x20000308
 80012cc:	00000000 	.word	0x00000000

080012d0 <BMP180_GetPress>:


float BMP180_GetPress (int oss)
{
 80012d0:	b5b0      	push	{r4, r5, r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
	UP = Get_UPress(oss);
 80012d8:	6878      	ldr	r0, [r7, #4]
 80012da:	f7ff ff99 	bl	8001210 <Get_UPress>
 80012de:	4603      	mov	r3, r0
 80012e0:	461a      	mov	r2, r3
 80012e2:	4ba8      	ldr	r3, [pc, #672]	; (8001584 <BMP180_GetPress+0x2b4>)
 80012e4:	601a      	str	r2, [r3, #0]
	X1 = ((UT-AC6) * (AC5/(pow(2,15))));
 80012e6:	4ba8      	ldr	r3, [pc, #672]	; (8001588 <BMP180_GetPress+0x2b8>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	4aa8      	ldr	r2, [pc, #672]	; (800158c <BMP180_GetPress+0x2bc>)
 80012ec:	8812      	ldrh	r2, [r2, #0]
 80012ee:	1a9b      	subs	r3, r3, r2
 80012f0:	4618      	mov	r0, r3
 80012f2:	f7ff f887 	bl	8000404 <__aeabi_i2d>
 80012f6:	4604      	mov	r4, r0
 80012f8:	460d      	mov	r5, r1
 80012fa:	4ba5      	ldr	r3, [pc, #660]	; (8001590 <BMP180_GetPress+0x2c0>)
 80012fc:	881b      	ldrh	r3, [r3, #0]
 80012fe:	4618      	mov	r0, r3
 8001300:	f7ff f880 	bl	8000404 <__aeabi_i2d>
 8001304:	f04f 0200 	mov.w	r2, #0
 8001308:	4ba2      	ldr	r3, [pc, #648]	; (8001594 <BMP180_GetPress+0x2c4>)
 800130a:	f7ff fa0f 	bl	800072c <__aeabi_ddiv>
 800130e:	4602      	mov	r2, r0
 8001310:	460b      	mov	r3, r1
 8001312:	4620      	mov	r0, r4
 8001314:	4629      	mov	r1, r5
 8001316:	f7ff f8df 	bl	80004d8 <__aeabi_dmul>
 800131a:	4602      	mov	r2, r0
 800131c:	460b      	mov	r3, r1
 800131e:	4610      	mov	r0, r2
 8001320:	4619      	mov	r1, r3
 8001322:	f7ff fb89 	bl	8000a38 <__aeabi_d2iz>
 8001326:	4603      	mov	r3, r0
 8001328:	4a9b      	ldr	r2, [pc, #620]	; (8001598 <BMP180_GetPress+0x2c8>)
 800132a:	6013      	str	r3, [r2, #0]
	X2 = ((MC*(pow(2,11))) / (X1+MD));
 800132c:	4b9b      	ldr	r3, [pc, #620]	; (800159c <BMP180_GetPress+0x2cc>)
 800132e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001332:	4618      	mov	r0, r3
 8001334:	f7ff f866 	bl	8000404 <__aeabi_i2d>
 8001338:	f04f 0200 	mov.w	r2, #0
 800133c:	4b98      	ldr	r3, [pc, #608]	; (80015a0 <BMP180_GetPress+0x2d0>)
 800133e:	f7ff f8cb 	bl	80004d8 <__aeabi_dmul>
 8001342:	4602      	mov	r2, r0
 8001344:	460b      	mov	r3, r1
 8001346:	4614      	mov	r4, r2
 8001348:	461d      	mov	r5, r3
 800134a:	4b96      	ldr	r3, [pc, #600]	; (80015a4 <BMP180_GetPress+0x2d4>)
 800134c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001350:	461a      	mov	r2, r3
 8001352:	4b91      	ldr	r3, [pc, #580]	; (8001598 <BMP180_GetPress+0x2c8>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	4413      	add	r3, r2
 8001358:	4618      	mov	r0, r3
 800135a:	f7ff f853 	bl	8000404 <__aeabi_i2d>
 800135e:	4602      	mov	r2, r0
 8001360:	460b      	mov	r3, r1
 8001362:	4620      	mov	r0, r4
 8001364:	4629      	mov	r1, r5
 8001366:	f7ff f9e1 	bl	800072c <__aeabi_ddiv>
 800136a:	4602      	mov	r2, r0
 800136c:	460b      	mov	r3, r1
 800136e:	4610      	mov	r0, r2
 8001370:	4619      	mov	r1, r3
 8001372:	f7ff fb61 	bl	8000a38 <__aeabi_d2iz>
 8001376:	4603      	mov	r3, r0
 8001378:	4a8b      	ldr	r2, [pc, #556]	; (80015a8 <BMP180_GetPress+0x2d8>)
 800137a:	6013      	str	r3, [r2, #0]
	B5 = X1+X2;
 800137c:	4b86      	ldr	r3, [pc, #536]	; (8001598 <BMP180_GetPress+0x2c8>)
 800137e:	681a      	ldr	r2, [r3, #0]
 8001380:	4b89      	ldr	r3, [pc, #548]	; (80015a8 <BMP180_GetPress+0x2d8>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	4413      	add	r3, r2
 8001386:	4a89      	ldr	r2, [pc, #548]	; (80015ac <BMP180_GetPress+0x2dc>)
 8001388:	6013      	str	r3, [r2, #0]
	B6 = B5-4000;
 800138a:	4b88      	ldr	r3, [pc, #544]	; (80015ac <BMP180_GetPress+0x2dc>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	f5a3 637a 	sub.w	r3, r3, #4000	; 0xfa0
 8001392:	4a87      	ldr	r2, [pc, #540]	; (80015b0 <BMP180_GetPress+0x2e0>)
 8001394:	6013      	str	r3, [r2, #0]
	X1 = (B2 * (B6*B6/(pow(2,12))))/(pow(2,11));
 8001396:	4b87      	ldr	r3, [pc, #540]	; (80015b4 <BMP180_GetPress+0x2e4>)
 8001398:	f9b3 3000 	ldrsh.w	r3, [r3]
 800139c:	4618      	mov	r0, r3
 800139e:	f7ff f831 	bl	8000404 <__aeabi_i2d>
 80013a2:	4604      	mov	r4, r0
 80013a4:	460d      	mov	r5, r1
 80013a6:	4b82      	ldr	r3, [pc, #520]	; (80015b0 <BMP180_GetPress+0x2e0>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	4a81      	ldr	r2, [pc, #516]	; (80015b0 <BMP180_GetPress+0x2e0>)
 80013ac:	6812      	ldr	r2, [r2, #0]
 80013ae:	fb02 f303 	mul.w	r3, r2, r3
 80013b2:	4618      	mov	r0, r3
 80013b4:	f7ff f826 	bl	8000404 <__aeabi_i2d>
 80013b8:	f04f 0200 	mov.w	r2, #0
 80013bc:	4b7e      	ldr	r3, [pc, #504]	; (80015b8 <BMP180_GetPress+0x2e8>)
 80013be:	f7ff f9b5 	bl	800072c <__aeabi_ddiv>
 80013c2:	4602      	mov	r2, r0
 80013c4:	460b      	mov	r3, r1
 80013c6:	4620      	mov	r0, r4
 80013c8:	4629      	mov	r1, r5
 80013ca:	f7ff f885 	bl	80004d8 <__aeabi_dmul>
 80013ce:	4602      	mov	r2, r0
 80013d0:	460b      	mov	r3, r1
 80013d2:	4610      	mov	r0, r2
 80013d4:	4619      	mov	r1, r3
 80013d6:	f04f 0200 	mov.w	r2, #0
 80013da:	4b71      	ldr	r3, [pc, #452]	; (80015a0 <BMP180_GetPress+0x2d0>)
 80013dc:	f7ff f9a6 	bl	800072c <__aeabi_ddiv>
 80013e0:	4602      	mov	r2, r0
 80013e2:	460b      	mov	r3, r1
 80013e4:	4610      	mov	r0, r2
 80013e6:	4619      	mov	r1, r3
 80013e8:	f7ff fb26 	bl	8000a38 <__aeabi_d2iz>
 80013ec:	4603      	mov	r3, r0
 80013ee:	4a6a      	ldr	r2, [pc, #424]	; (8001598 <BMP180_GetPress+0x2c8>)
 80013f0:	6013      	str	r3, [r2, #0]
	X2 = AC2*B6/(pow(2,11));
 80013f2:	4b72      	ldr	r3, [pc, #456]	; (80015bc <BMP180_GetPress+0x2ec>)
 80013f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013f8:	461a      	mov	r2, r3
 80013fa:	4b6d      	ldr	r3, [pc, #436]	; (80015b0 <BMP180_GetPress+0x2e0>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	fb02 f303 	mul.w	r3, r2, r3
 8001402:	4618      	mov	r0, r3
 8001404:	f7fe fffe 	bl	8000404 <__aeabi_i2d>
 8001408:	f04f 0200 	mov.w	r2, #0
 800140c:	4b64      	ldr	r3, [pc, #400]	; (80015a0 <BMP180_GetPress+0x2d0>)
 800140e:	f7ff f98d 	bl	800072c <__aeabi_ddiv>
 8001412:	4602      	mov	r2, r0
 8001414:	460b      	mov	r3, r1
 8001416:	4610      	mov	r0, r2
 8001418:	4619      	mov	r1, r3
 800141a:	f7ff fb0d 	bl	8000a38 <__aeabi_d2iz>
 800141e:	4603      	mov	r3, r0
 8001420:	4a61      	ldr	r2, [pc, #388]	; (80015a8 <BMP180_GetPress+0x2d8>)
 8001422:	6013      	str	r3, [r2, #0]
	X3 = X1+X2;
 8001424:	4b5c      	ldr	r3, [pc, #368]	; (8001598 <BMP180_GetPress+0x2c8>)
 8001426:	681a      	ldr	r2, [r3, #0]
 8001428:	4b5f      	ldr	r3, [pc, #380]	; (80015a8 <BMP180_GetPress+0x2d8>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	4413      	add	r3, r2
 800142e:	4a64      	ldr	r2, [pc, #400]	; (80015c0 <BMP180_GetPress+0x2f0>)
 8001430:	6013      	str	r3, [r2, #0]
	B3 = (((AC1*4+X3)<<oss)+2)/4;
 8001432:	4b64      	ldr	r3, [pc, #400]	; (80015c4 <BMP180_GetPress+0x2f4>)
 8001434:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001438:	009a      	lsls	r2, r3, #2
 800143a:	4b61      	ldr	r3, [pc, #388]	; (80015c0 <BMP180_GetPress+0x2f0>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	441a      	add	r2, r3
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	fa02 f303 	lsl.w	r3, r2, r3
 8001446:	3302      	adds	r3, #2
 8001448:	2b00      	cmp	r3, #0
 800144a:	da00      	bge.n	800144e <BMP180_GetPress+0x17e>
 800144c:	3303      	adds	r3, #3
 800144e:	109b      	asrs	r3, r3, #2
 8001450:	461a      	mov	r2, r3
 8001452:	4b5d      	ldr	r3, [pc, #372]	; (80015c8 <BMP180_GetPress+0x2f8>)
 8001454:	601a      	str	r2, [r3, #0]
	X1 = AC3*B6/pow(2,13);
 8001456:	4b5d      	ldr	r3, [pc, #372]	; (80015cc <BMP180_GetPress+0x2fc>)
 8001458:	f9b3 3000 	ldrsh.w	r3, [r3]
 800145c:	461a      	mov	r2, r3
 800145e:	4b54      	ldr	r3, [pc, #336]	; (80015b0 <BMP180_GetPress+0x2e0>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	fb02 f303 	mul.w	r3, r2, r3
 8001466:	4618      	mov	r0, r3
 8001468:	f7fe ffcc 	bl	8000404 <__aeabi_i2d>
 800146c:	f04f 0200 	mov.w	r2, #0
 8001470:	4b57      	ldr	r3, [pc, #348]	; (80015d0 <BMP180_GetPress+0x300>)
 8001472:	f7ff f95b 	bl	800072c <__aeabi_ddiv>
 8001476:	4602      	mov	r2, r0
 8001478:	460b      	mov	r3, r1
 800147a:	4610      	mov	r0, r2
 800147c:	4619      	mov	r1, r3
 800147e:	f7ff fadb 	bl	8000a38 <__aeabi_d2iz>
 8001482:	4603      	mov	r3, r0
 8001484:	4a44      	ldr	r2, [pc, #272]	; (8001598 <BMP180_GetPress+0x2c8>)
 8001486:	6013      	str	r3, [r2, #0]
	X2 = (B1 * (B6*B6/(pow(2,12))))/(pow(2,16));
 8001488:	4b52      	ldr	r3, [pc, #328]	; (80015d4 <BMP180_GetPress+0x304>)
 800148a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800148e:	4618      	mov	r0, r3
 8001490:	f7fe ffb8 	bl	8000404 <__aeabi_i2d>
 8001494:	4604      	mov	r4, r0
 8001496:	460d      	mov	r5, r1
 8001498:	4b45      	ldr	r3, [pc, #276]	; (80015b0 <BMP180_GetPress+0x2e0>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	4a44      	ldr	r2, [pc, #272]	; (80015b0 <BMP180_GetPress+0x2e0>)
 800149e:	6812      	ldr	r2, [r2, #0]
 80014a0:	fb02 f303 	mul.w	r3, r2, r3
 80014a4:	4618      	mov	r0, r3
 80014a6:	f7fe ffad 	bl	8000404 <__aeabi_i2d>
 80014aa:	f04f 0200 	mov.w	r2, #0
 80014ae:	4b42      	ldr	r3, [pc, #264]	; (80015b8 <BMP180_GetPress+0x2e8>)
 80014b0:	f7ff f93c 	bl	800072c <__aeabi_ddiv>
 80014b4:	4602      	mov	r2, r0
 80014b6:	460b      	mov	r3, r1
 80014b8:	4620      	mov	r0, r4
 80014ba:	4629      	mov	r1, r5
 80014bc:	f7ff f80c 	bl	80004d8 <__aeabi_dmul>
 80014c0:	4602      	mov	r2, r0
 80014c2:	460b      	mov	r3, r1
 80014c4:	4610      	mov	r0, r2
 80014c6:	4619      	mov	r1, r3
 80014c8:	f04f 0200 	mov.w	r2, #0
 80014cc:	4b42      	ldr	r3, [pc, #264]	; (80015d8 <BMP180_GetPress+0x308>)
 80014ce:	f7ff f92d 	bl	800072c <__aeabi_ddiv>
 80014d2:	4602      	mov	r2, r0
 80014d4:	460b      	mov	r3, r1
 80014d6:	4610      	mov	r0, r2
 80014d8:	4619      	mov	r1, r3
 80014da:	f7ff faad 	bl	8000a38 <__aeabi_d2iz>
 80014de:	4603      	mov	r3, r0
 80014e0:	4a31      	ldr	r2, [pc, #196]	; (80015a8 <BMP180_GetPress+0x2d8>)
 80014e2:	6013      	str	r3, [r2, #0]
	X3 = ((X1+X2)+2)/pow(2,2);
 80014e4:	4b2c      	ldr	r3, [pc, #176]	; (8001598 <BMP180_GetPress+0x2c8>)
 80014e6:	681a      	ldr	r2, [r3, #0]
 80014e8:	4b2f      	ldr	r3, [pc, #188]	; (80015a8 <BMP180_GetPress+0x2d8>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	4413      	add	r3, r2
 80014ee:	3302      	adds	r3, #2
 80014f0:	4618      	mov	r0, r3
 80014f2:	f7fe ff87 	bl	8000404 <__aeabi_i2d>
 80014f6:	f04f 0200 	mov.w	r2, #0
 80014fa:	4b38      	ldr	r3, [pc, #224]	; (80015dc <BMP180_GetPress+0x30c>)
 80014fc:	f7ff f916 	bl	800072c <__aeabi_ddiv>
 8001500:	4602      	mov	r2, r0
 8001502:	460b      	mov	r3, r1
 8001504:	4610      	mov	r0, r2
 8001506:	4619      	mov	r1, r3
 8001508:	f7ff fa96 	bl	8000a38 <__aeabi_d2iz>
 800150c:	4603      	mov	r3, r0
 800150e:	4a2c      	ldr	r2, [pc, #176]	; (80015c0 <BMP180_GetPress+0x2f0>)
 8001510:	6013      	str	r3, [r2, #0]
	B4 = AC4*(unsigned long)(X3+32768)/(pow(2,15));
 8001512:	4b33      	ldr	r3, [pc, #204]	; (80015e0 <BMP180_GetPress+0x310>)
 8001514:	881b      	ldrh	r3, [r3, #0]
 8001516:	461a      	mov	r2, r3
 8001518:	4b29      	ldr	r3, [pc, #164]	; (80015c0 <BMP180_GetPress+0x2f0>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8001520:	fb02 f303 	mul.w	r3, r2, r3
 8001524:	4618      	mov	r0, r3
 8001526:	f7fe ff5d 	bl	80003e4 <__aeabi_ui2d>
 800152a:	f04f 0200 	mov.w	r2, #0
 800152e:	4b19      	ldr	r3, [pc, #100]	; (8001594 <BMP180_GetPress+0x2c4>)
 8001530:	f7ff f8fc 	bl	800072c <__aeabi_ddiv>
 8001534:	4602      	mov	r2, r0
 8001536:	460b      	mov	r3, r1
 8001538:	4610      	mov	r0, r2
 800153a:	4619      	mov	r1, r3
 800153c:	f7ff faa4 	bl	8000a88 <__aeabi_d2uiz>
 8001540:	4603      	mov	r3, r0
 8001542:	4a28      	ldr	r2, [pc, #160]	; (80015e4 <BMP180_GetPress+0x314>)
 8001544:	6013      	str	r3, [r2, #0]
	B7 = ((unsigned long)UP-B3)*(50000>>oss);
 8001546:	4b0f      	ldr	r3, [pc, #60]	; (8001584 <BMP180_GetPress+0x2b4>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	461a      	mov	r2, r3
 800154c:	4b1e      	ldr	r3, [pc, #120]	; (80015c8 <BMP180_GetPress+0x2f8>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	1ad3      	subs	r3, r2, r3
 8001552:	f24c 3150 	movw	r1, #50000	; 0xc350
 8001556:	687a      	ldr	r2, [r7, #4]
 8001558:	fa41 f202 	asr.w	r2, r1, r2
 800155c:	fb02 f303 	mul.w	r3, r2, r3
 8001560:	4a21      	ldr	r2, [pc, #132]	; (80015e8 <BMP180_GetPress+0x318>)
 8001562:	6013      	str	r3, [r2, #0]
	if (B7<0x80000000) Press = (B7*2)/B4;
 8001564:	4b20      	ldr	r3, [pc, #128]	; (80015e8 <BMP180_GetPress+0x318>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	2b00      	cmp	r3, #0
 800156a:	db41      	blt.n	80015f0 <BMP180_GetPress+0x320>
 800156c:	4b1e      	ldr	r3, [pc, #120]	; (80015e8 <BMP180_GetPress+0x318>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	005a      	lsls	r2, r3, #1
 8001572:	4b1c      	ldr	r3, [pc, #112]	; (80015e4 <BMP180_GetPress+0x314>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	fbb2 f3f3 	udiv	r3, r2, r3
 800157a:	461a      	mov	r2, r3
 800157c:	4b1b      	ldr	r3, [pc, #108]	; (80015ec <BMP180_GetPress+0x31c>)
 800157e:	601a      	str	r2, [r3, #0]
 8001580:	e040      	b.n	8001604 <BMP180_GetPress+0x334>
 8001582:	bf00      	nop
 8001584:	20000220 	.word	0x20000220
 8001588:	2000021c 	.word	0x2000021c
 800158c:	2000020e 	.word	0x2000020e
 8001590:	2000020c 	.word	0x2000020c
 8001594:	40e00000 	.word	0x40e00000
 8001598:	20000224 	.word	0x20000224
 800159c:	20000216 	.word	0x20000216
 80015a0:	40a00000 	.word	0x40a00000
 80015a4:	20000218 	.word	0x20000218
 80015a8:	20000228 	.word	0x20000228
 80015ac:	20000234 	.word	0x20000234
 80015b0:	2000023c 	.word	0x2000023c
 80015b4:	20000212 	.word	0x20000212
 80015b8:	40b00000 	.word	0x40b00000
 80015bc:	20000206 	.word	0x20000206
 80015c0:	2000022c 	.word	0x2000022c
 80015c4:	20000204 	.word	0x20000204
 80015c8:	20000230 	.word	0x20000230
 80015cc:	20000208 	.word	0x20000208
 80015d0:	40c00000 	.word	0x40c00000
 80015d4:	20000210 	.word	0x20000210
 80015d8:	40f00000 	.word	0x40f00000
 80015dc:	40100000 	.word	0x40100000
 80015e0:	2000020a 	.word	0x2000020a
 80015e4:	20000238 	.word	0x20000238
 80015e8:	20000240 	.word	0x20000240
 80015ec:	20000244 	.word	0x20000244
	else Press = (B7/B4)*2;
 80015f0:	4b57      	ldr	r3, [pc, #348]	; (8001750 <BMP180_GetPress+0x480>)
 80015f2:	681a      	ldr	r2, [r3, #0]
 80015f4:	4b57      	ldr	r3, [pc, #348]	; (8001754 <BMP180_GetPress+0x484>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80015fc:	005b      	lsls	r3, r3, #1
 80015fe:	461a      	mov	r2, r3
 8001600:	4b55      	ldr	r3, [pc, #340]	; (8001758 <BMP180_GetPress+0x488>)
 8001602:	601a      	str	r2, [r3, #0]
	X1 = (Press/(pow(2,8)))*(Press/(pow(2,8)));
 8001604:	4b54      	ldr	r3, [pc, #336]	; (8001758 <BMP180_GetPress+0x488>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	4618      	mov	r0, r3
 800160a:	f7fe fefb 	bl	8000404 <__aeabi_i2d>
 800160e:	f04f 0200 	mov.w	r2, #0
 8001612:	4b52      	ldr	r3, [pc, #328]	; (800175c <BMP180_GetPress+0x48c>)
 8001614:	f7ff f88a 	bl	800072c <__aeabi_ddiv>
 8001618:	4602      	mov	r2, r0
 800161a:	460b      	mov	r3, r1
 800161c:	4614      	mov	r4, r2
 800161e:	461d      	mov	r5, r3
 8001620:	4b4d      	ldr	r3, [pc, #308]	; (8001758 <BMP180_GetPress+0x488>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	4618      	mov	r0, r3
 8001626:	f7fe feed 	bl	8000404 <__aeabi_i2d>
 800162a:	f04f 0200 	mov.w	r2, #0
 800162e:	4b4b      	ldr	r3, [pc, #300]	; (800175c <BMP180_GetPress+0x48c>)
 8001630:	f7ff f87c 	bl	800072c <__aeabi_ddiv>
 8001634:	4602      	mov	r2, r0
 8001636:	460b      	mov	r3, r1
 8001638:	4620      	mov	r0, r4
 800163a:	4629      	mov	r1, r5
 800163c:	f7fe ff4c 	bl	80004d8 <__aeabi_dmul>
 8001640:	4602      	mov	r2, r0
 8001642:	460b      	mov	r3, r1
 8001644:	4610      	mov	r0, r2
 8001646:	4619      	mov	r1, r3
 8001648:	f7ff f9f6 	bl	8000a38 <__aeabi_d2iz>
 800164c:	4603      	mov	r3, r0
 800164e:	4a44      	ldr	r2, [pc, #272]	; (8001760 <BMP180_GetPress+0x490>)
 8001650:	6013      	str	r3, [r2, #0]
	X1 = (X1*3038)/(pow(2,16));
 8001652:	4b43      	ldr	r3, [pc, #268]	; (8001760 <BMP180_GetPress+0x490>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f640 32de 	movw	r2, #3038	; 0xbde
 800165a:	fb02 f303 	mul.w	r3, r2, r3
 800165e:	4618      	mov	r0, r3
 8001660:	f7fe fed0 	bl	8000404 <__aeabi_i2d>
 8001664:	f04f 0200 	mov.w	r2, #0
 8001668:	4b3e      	ldr	r3, [pc, #248]	; (8001764 <BMP180_GetPress+0x494>)
 800166a:	f7ff f85f 	bl	800072c <__aeabi_ddiv>
 800166e:	4602      	mov	r2, r0
 8001670:	460b      	mov	r3, r1
 8001672:	4610      	mov	r0, r2
 8001674:	4619      	mov	r1, r3
 8001676:	f7ff f9df 	bl	8000a38 <__aeabi_d2iz>
 800167a:	4603      	mov	r3, r0
 800167c:	4a38      	ldr	r2, [pc, #224]	; (8001760 <BMP180_GetPress+0x490>)
 800167e:	6013      	str	r3, [r2, #0]
	X2 = (-7357*Press)/(pow(2,16));
 8001680:	4b35      	ldr	r3, [pc, #212]	; (8001758 <BMP180_GetPress+0x488>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4a38      	ldr	r2, [pc, #224]	; (8001768 <BMP180_GetPress+0x498>)
 8001686:	fb02 f303 	mul.w	r3, r2, r3
 800168a:	4618      	mov	r0, r3
 800168c:	f7fe feba 	bl	8000404 <__aeabi_i2d>
 8001690:	f04f 0200 	mov.w	r2, #0
 8001694:	4b33      	ldr	r3, [pc, #204]	; (8001764 <BMP180_GetPress+0x494>)
 8001696:	f7ff f849 	bl	800072c <__aeabi_ddiv>
 800169a:	4602      	mov	r2, r0
 800169c:	460b      	mov	r3, r1
 800169e:	4610      	mov	r0, r2
 80016a0:	4619      	mov	r1, r3
 80016a2:	f7ff f9c9 	bl	8000a38 <__aeabi_d2iz>
 80016a6:	4603      	mov	r3, r0
 80016a8:	4a30      	ldr	r2, [pc, #192]	; (800176c <BMP180_GetPress+0x49c>)
 80016aa:	6013      	str	r3, [r2, #0]
	Press = Press + (X1+X2 + 3791)/(pow(2,4));
 80016ac:	4b2a      	ldr	r3, [pc, #168]	; (8001758 <BMP180_GetPress+0x488>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4618      	mov	r0, r3
 80016b2:	f7fe fea7 	bl	8000404 <__aeabi_i2d>
 80016b6:	4604      	mov	r4, r0
 80016b8:	460d      	mov	r5, r1
 80016ba:	4b29      	ldr	r3, [pc, #164]	; (8001760 <BMP180_GetPress+0x490>)
 80016bc:	681a      	ldr	r2, [r3, #0]
 80016be:	4b2b      	ldr	r3, [pc, #172]	; (800176c <BMP180_GetPress+0x49c>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	4413      	add	r3, r2
 80016c4:	f603 63cf 	addw	r3, r3, #3791	; 0xecf
 80016c8:	4618      	mov	r0, r3
 80016ca:	f7fe fe9b 	bl	8000404 <__aeabi_i2d>
 80016ce:	f04f 0200 	mov.w	r2, #0
 80016d2:	4b27      	ldr	r3, [pc, #156]	; (8001770 <BMP180_GetPress+0x4a0>)
 80016d4:	f7ff f82a 	bl	800072c <__aeabi_ddiv>
 80016d8:	4602      	mov	r2, r0
 80016da:	460b      	mov	r3, r1
 80016dc:	4620      	mov	r0, r4
 80016de:	4629      	mov	r1, r5
 80016e0:	f7fe fd44 	bl	800016c <__adddf3>
 80016e4:	4602      	mov	r2, r0
 80016e6:	460b      	mov	r3, r1
 80016e8:	4610      	mov	r0, r2
 80016ea:	4619      	mov	r1, r3
 80016ec:	f7ff f9a4 	bl	8000a38 <__aeabi_d2iz>
 80016f0:	4603      	mov	r3, r0
 80016f2:	4a19      	ldr	r2, [pc, #100]	; (8001758 <BMP180_GetPress+0x488>)
 80016f4:	6013      	str	r3, [r2, #0]
	Press = Press * 133.3;
 80016f6:	4b18      	ldr	r3, [pc, #96]	; (8001758 <BMP180_GetPress+0x488>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	4618      	mov	r0, r3
 80016fc:	f7fe fe82 	bl	8000404 <__aeabi_i2d>
 8001700:	a311      	add	r3, pc, #68	; (adr r3, 8001748 <BMP180_GetPress+0x478>)
 8001702:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001706:	f7fe fee7 	bl	80004d8 <__aeabi_dmul>
 800170a:	4602      	mov	r2, r0
 800170c:	460b      	mov	r3, r1
 800170e:	4610      	mov	r0, r2
 8001710:	4619      	mov	r1, r3
 8001712:	f7ff f991 	bl	8000a38 <__aeabi_d2iz>
 8001716:	4603      	mov	r3, r0
 8001718:	4a0f      	ldr	r2, [pc, #60]	; (8001758 <BMP180_GetPress+0x488>)
 800171a:	6013      	str	r3, [r2, #0]
	Press = Press/100;
 800171c:	4b0e      	ldr	r3, [pc, #56]	; (8001758 <BMP180_GetPress+0x488>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4a14      	ldr	r2, [pc, #80]	; (8001774 <BMP180_GetPress+0x4a4>)
 8001722:	fb82 1203 	smull	r1, r2, r2, r3
 8001726:	1152      	asrs	r2, r2, #5
 8001728:	17db      	asrs	r3, r3, #31
 800172a:	1ad3      	subs	r3, r2, r3
 800172c:	4a0a      	ldr	r2, [pc, #40]	; (8001758 <BMP180_GetPress+0x488>)
 800172e:	6013      	str	r3, [r2, #0]
	return Press;
 8001730:	4b09      	ldr	r3, [pc, #36]	; (8001758 <BMP180_GetPress+0x488>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4618      	mov	r0, r3
 8001736:	f7ff fad1 	bl	8000cdc <__aeabi_i2f>
 800173a:	4603      	mov	r3, r0
}
 800173c:	4618      	mov	r0, r3
 800173e:	3708      	adds	r7, #8
 8001740:	46bd      	mov	sp, r7
 8001742:	bdb0      	pop	{r4, r5, r7, pc}
 8001744:	f3af 8000 	nop.w
 8001748:	9999999a 	.word	0x9999999a
 800174c:	4060a999 	.word	0x4060a999
 8001750:	20000240 	.word	0x20000240
 8001754:	20000238 	.word	0x20000238
 8001758:	20000244 	.word	0x20000244
 800175c:	40700000 	.word	0x40700000
 8001760:	20000224 	.word	0x20000224
 8001764:	40f00000 	.word	0x40f00000
 8001768:	ffffe343 	.word	0xffffe343
 800176c:	20000228 	.word	0x20000228
 8001770:	40300000 	.word	0x40300000
 8001774:	51eb851f 	.word	0x51eb851f

08001778 <BMP180_GetAlt>:


float BMP180_GetAlt (int oss)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b082      	sub	sp, #8
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
	BMP180_GetPress (oss);
 8001780:	6878      	ldr	r0, [r7, #4]
 8001782:	f7ff fda5 	bl	80012d0 <BMP180_GetPress>
	return 44330*(1-(pow((Press/(float)atmPress), 0.19029495718)));
 8001786:	4b1c      	ldr	r3, [pc, #112]	; (80017f8 <BMP180_GetAlt+0x80>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	4618      	mov	r0, r3
 800178c:	f7ff faa6 	bl	8000cdc <__aeabi_i2f>
 8001790:	4603      	mov	r3, r0
 8001792:	491a      	ldr	r1, [pc, #104]	; (80017fc <BMP180_GetAlt+0x84>)
 8001794:	4618      	mov	r0, r3
 8001796:	f7ff fba9 	bl	8000eec <__aeabi_fdiv>
 800179a:	4603      	mov	r3, r0
 800179c:	4618      	mov	r0, r3
 800179e:	f7fe fe43 	bl	8000428 <__aeabi_f2d>
 80017a2:	a311      	add	r3, pc, #68	; (adr r3, 80017e8 <BMP180_GetAlt+0x70>)
 80017a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017a8:	f008 fea4 	bl	800a4f4 <pow>
 80017ac:	4602      	mov	r2, r0
 80017ae:	460b      	mov	r3, r1
 80017b0:	f04f 0000 	mov.w	r0, #0
 80017b4:	4912      	ldr	r1, [pc, #72]	; (8001800 <BMP180_GetAlt+0x88>)
 80017b6:	f7fe fcd7 	bl	8000168 <__aeabi_dsub>
 80017ba:	4602      	mov	r2, r0
 80017bc:	460b      	mov	r3, r1
 80017be:	4610      	mov	r0, r2
 80017c0:	4619      	mov	r1, r3
 80017c2:	a30b      	add	r3, pc, #44	; (adr r3, 80017f0 <BMP180_GetAlt+0x78>)
 80017c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017c8:	f7fe fe86 	bl	80004d8 <__aeabi_dmul>
 80017cc:	4602      	mov	r2, r0
 80017ce:	460b      	mov	r3, r1
 80017d0:	4610      	mov	r0, r2
 80017d2:	4619      	mov	r1, r3
 80017d4:	f7ff f978 	bl	8000ac8 <__aeabi_d2f>
 80017d8:	4603      	mov	r3, r0
}
 80017da:	4618      	mov	r0, r3
 80017dc:	3708      	adds	r7, #8
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	f3af 8000 	nop.w
 80017e8:	ccd745e4 	.word	0xccd745e4
 80017ec:	3fc85b95 	.word	0x3fc85b95
 80017f0:	00000000 	.word	0x00000000
 80017f4:	40e5a540 	.word	0x40e5a540
 80017f8:	20000244 	.word	0x20000244
 80017fc:	47c5e680 	.word	0x47c5e680
 8001800:	3ff00000 	.word	0x3ff00000

08001804 <BMP180_Start>:

void BMP180_Start (void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	af00      	add	r7, sp, #0
	read_calliberation_data();
 8001808:	f7ff fc64 	bl	80010d4 <read_calliberation_data>
}
 800180c:	bf00      	nop
 800180e:	bd80      	pop	{r7, pc}

08001810 <MPU6050_init>:
int16_t Accel_X_RAW, Accel_Y_RAW, Accel_Z_RAW;
int16_t Gyro_X_RAW, Gyro_Y_RAW, Gyro_Z_RAW;
//float Ax, Ay, Az, Gx, Gy, Gz;
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly
void MPU6050_init(void)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b086      	sub	sp, #24
 8001814:	af04      	add	r7, sp, #16
	uint8_t check,data;
	HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1 , 1000);
 8001816:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800181a:	9302      	str	r3, [sp, #8]
 800181c:	2301      	movs	r3, #1
 800181e:	9301      	str	r3, [sp, #4]
 8001820:	1dfb      	adds	r3, r7, #7
 8001822:	9300      	str	r3, [sp, #0]
 8001824:	2301      	movs	r3, #1
 8001826:	2275      	movs	r2, #117	; 0x75
 8001828:	21d0      	movs	r1, #208	; 0xd0
 800182a:	4823      	ldr	r0, [pc, #140]	; (80018b8 <MPU6050_init+0xa8>)
 800182c:	f002 fc5e 	bl	80040ec <HAL_I2C_Mem_Read>
	if (check == 104)
 8001830:	79fb      	ldrb	r3, [r7, #7]
 8001832:	2b68      	cmp	r3, #104	; 0x68
 8001834:	d13b      	bne.n	80018ae <MPU6050_init+0x9e>
	{
		//Power management register write all 0's to wake up sensor
		data = 0;
 8001836:	2300      	movs	r3, #0
 8001838:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1,MPU6050_ADDR, PWR_MGMT_1_REG, 1, &data, 1, 1000);
 800183a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800183e:	9302      	str	r3, [sp, #8]
 8001840:	2301      	movs	r3, #1
 8001842:	9301      	str	r3, [sp, #4]
 8001844:	1dbb      	adds	r3, r7, #6
 8001846:	9300      	str	r3, [sp, #0]
 8001848:	2301      	movs	r3, #1
 800184a:	226b      	movs	r2, #107	; 0x6b
 800184c:	21d0      	movs	r1, #208	; 0xd0
 800184e:	481a      	ldr	r0, [pc, #104]	; (80018b8 <MPU6050_init+0xa8>)
 8001850:	f002 fb52 	bl	8003ef8 <HAL_I2C_Mem_Write>
		//Set data rate of 1KHz by writing SMPRT_DIV register
		data = 0x07;
 8001854:	2307      	movs	r3, #7
 8001856:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &data, 1, 1000);
 8001858:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800185c:	9302      	str	r3, [sp, #8]
 800185e:	2301      	movs	r3, #1
 8001860:	9301      	str	r3, [sp, #4]
 8001862:	1dbb      	adds	r3, r7, #6
 8001864:	9300      	str	r3, [sp, #0]
 8001866:	2301      	movs	r3, #1
 8001868:	2219      	movs	r2, #25
 800186a:	21d0      	movs	r1, #208	; 0xd0
 800186c:	4812      	ldr	r0, [pc, #72]	; (80018b8 <MPU6050_init+0xa8>)
 800186e:	f002 fb43 	bl	8003ef8 <HAL_I2C_Mem_Write>
		//Writing both register with 0 to set full scale range
		data = 0x00;
 8001872:	2300      	movs	r3, #0
 8001874:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &data, 1, 1000);
 8001876:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800187a:	9302      	str	r3, [sp, #8]
 800187c:	2301      	movs	r3, #1
 800187e:	9301      	str	r3, [sp, #4]
 8001880:	1dbb      	adds	r3, r7, #6
 8001882:	9300      	str	r3, [sp, #0]
 8001884:	2301      	movs	r3, #1
 8001886:	221c      	movs	r2, #28
 8001888:	21d0      	movs	r1, #208	; 0xd0
 800188a:	480b      	ldr	r0, [pc, #44]	; (80018b8 <MPU6050_init+0xa8>)
 800188c:	f002 fb34 	bl	8003ef8 <HAL_I2C_Mem_Write>
		
		data = 0x00;
 8001890:	2300      	movs	r3, #0
 8001892:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &data, 1, 1000);
 8001894:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001898:	9302      	str	r3, [sp, #8]
 800189a:	2301      	movs	r3, #1
 800189c:	9301      	str	r3, [sp, #4]
 800189e:	1dbb      	adds	r3, r7, #6
 80018a0:	9300      	str	r3, [sp, #0]
 80018a2:	2301      	movs	r3, #1
 80018a4:	221b      	movs	r2, #27
 80018a6:	21d0      	movs	r1, #208	; 0xd0
 80018a8:	4803      	ldr	r0, [pc, #12]	; (80018b8 <MPU6050_init+0xa8>)
 80018aa:	f002 fb25 	bl	8003ef8 <HAL_I2C_Mem_Write>
	}

}
 80018ae:	bf00      	nop
 80018b0:	3708      	adds	r7, #8
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	200002b4 	.word	0x200002b4

080018bc <MPU6050_Read_Accel>:

//Function with multiple return using pointer

void MPU6050_Read_Accel ()
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b08c      	sub	sp, #48	; 0x30
 80018c0:	af04      	add	r7, sp, #16
	uint8_t Rec_Data[6];

	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 6, 1000);
 80018c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80018c6:	9302      	str	r3, [sp, #8]
 80018c8:	2306      	movs	r3, #6
 80018ca:	9301      	str	r3, [sp, #4]
 80018cc:	f107 030c 	add.w	r3, r7, #12
 80018d0:	9300      	str	r3, [sp, #0]
 80018d2:	2301      	movs	r3, #1
 80018d4:	223b      	movs	r2, #59	; 0x3b
 80018d6:	21d0      	movs	r1, #208	; 0xd0
 80018d8:	4853      	ldr	r0, [pc, #332]	; (8001a28 <MPU6050_Read_Accel+0x16c>)
 80018da:	f002 fc07 	bl	80040ec <HAL_I2C_Mem_Read>
	//Adding 2 BYTES into 16 bit integer 
	Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data [1]);
 80018de:	7b3b      	ldrb	r3, [r7, #12]
 80018e0:	021b      	lsls	r3, r3, #8
 80018e2:	b21a      	sxth	r2, r3
 80018e4:	7b7b      	ldrb	r3, [r7, #13]
 80018e6:	b21b      	sxth	r3, r3
 80018e8:	4313      	orrs	r3, r2
 80018ea:	b21a      	sxth	r2, r3
 80018ec:	4b4f      	ldr	r3, [pc, #316]	; (8001a2c <MPU6050_Read_Accel+0x170>)
 80018ee:	801a      	strh	r2, [r3, #0]
	Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data [3]);
 80018f0:	7bbb      	ldrb	r3, [r7, #14]
 80018f2:	021b      	lsls	r3, r3, #8
 80018f4:	b21a      	sxth	r2, r3
 80018f6:	7bfb      	ldrb	r3, [r7, #15]
 80018f8:	b21b      	sxth	r3, r3
 80018fa:	4313      	orrs	r3, r2
 80018fc:	b21a      	sxth	r2, r3
 80018fe:	4b4c      	ldr	r3, [pc, #304]	; (8001a30 <MPU6050_Read_Accel+0x174>)
 8001900:	801a      	strh	r2, [r3, #0]
	Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data [5]);
 8001902:	7c3b      	ldrb	r3, [r7, #16]
 8001904:	021b      	lsls	r3, r3, #8
 8001906:	b21a      	sxth	r2, r3
 8001908:	7c7b      	ldrb	r3, [r7, #17]
 800190a:	b21b      	sxth	r3, r3
 800190c:	4313      	orrs	r3, r2
 800190e:	b21a      	sxth	r2, r3
 8001910:	4b48      	ldr	r3, [pc, #288]	; (8001a34 <MPU6050_Read_Accel+0x178>)
 8001912:	801a      	strh	r2, [r3, #0]
	char buf[8];
	LCD_print("Acelerometro:", 1, 0);
 8001914:	2200      	movs	r2, #0
 8001916:	2101      	movs	r1, #1
 8001918:	4847      	ldr	r0, [pc, #284]	; (8001a38 <MPU6050_Read_Accel+0x17c>)
 800191a:	f000 ffdf 	bl	80028dc <LCD_print>

	float X = Accel_X_RAW*100/16384.0;
 800191e:	4b43      	ldr	r3, [pc, #268]	; (8001a2c <MPU6050_Read_Accel+0x170>)
 8001920:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001924:	461a      	mov	r2, r3
 8001926:	2364      	movs	r3, #100	; 0x64
 8001928:	fb02 f303 	mul.w	r3, r2, r3
 800192c:	4618      	mov	r0, r3
 800192e:	f7fe fd69 	bl	8000404 <__aeabi_i2d>
 8001932:	f04f 0200 	mov.w	r2, #0
 8001936:	4b41      	ldr	r3, [pc, #260]	; (8001a3c <MPU6050_Read_Accel+0x180>)
 8001938:	f7fe fef8 	bl	800072c <__aeabi_ddiv>
 800193c:	4602      	mov	r2, r0
 800193e:	460b      	mov	r3, r1
 8001940:	4610      	mov	r0, r2
 8001942:	4619      	mov	r1, r3
 8001944:	f7ff f8c0 	bl	8000ac8 <__aeabi_d2f>
 8001948:	4603      	mov	r3, r0
 800194a:	61fb      	str	r3, [r7, #28]
	float Y = Accel_Y_RAW*100/16384.0;
 800194c:	4b38      	ldr	r3, [pc, #224]	; (8001a30 <MPU6050_Read_Accel+0x174>)
 800194e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001952:	461a      	mov	r2, r3
 8001954:	2364      	movs	r3, #100	; 0x64
 8001956:	fb02 f303 	mul.w	r3, r2, r3
 800195a:	4618      	mov	r0, r3
 800195c:	f7fe fd52 	bl	8000404 <__aeabi_i2d>
 8001960:	f04f 0200 	mov.w	r2, #0
 8001964:	4b35      	ldr	r3, [pc, #212]	; (8001a3c <MPU6050_Read_Accel+0x180>)
 8001966:	f7fe fee1 	bl	800072c <__aeabi_ddiv>
 800196a:	4602      	mov	r2, r0
 800196c:	460b      	mov	r3, r1
 800196e:	4610      	mov	r0, r2
 8001970:	4619      	mov	r1, r3
 8001972:	f7ff f8a9 	bl	8000ac8 <__aeabi_d2f>
 8001976:	4603      	mov	r3, r0
 8001978:	61bb      	str	r3, [r7, #24]
	float Z = Accel_Z_RAW*100/16384.0;
 800197a:	4b2e      	ldr	r3, [pc, #184]	; (8001a34 <MPU6050_Read_Accel+0x178>)
 800197c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001980:	461a      	mov	r2, r3
 8001982:	2364      	movs	r3, #100	; 0x64
 8001984:	fb02 f303 	mul.w	r3, r2, r3
 8001988:	4618      	mov	r0, r3
 800198a:	f7fe fd3b 	bl	8000404 <__aeabi_i2d>
 800198e:	f04f 0200 	mov.w	r2, #0
 8001992:	4b2a      	ldr	r3, [pc, #168]	; (8001a3c <MPU6050_Read_Accel+0x180>)
 8001994:	f7fe feca 	bl	800072c <__aeabi_ddiv>
 8001998:	4602      	mov	r2, r0
 800199a:	460b      	mov	r3, r1
 800199c:	4610      	mov	r0, r2
 800199e:	4619      	mov	r1, r3
 80019a0:	f7ff f892 	bl	8000ac8 <__aeabi_d2f>
 80019a4:	4603      	mov	r3, r0
 80019a6:	617b      	str	r3, [r7, #20]
	sprintf(buf, "%.2f",X);
 80019a8:	69f8      	ldr	r0, [r7, #28]
 80019aa:	f7fe fd3d 	bl	8000428 <__aeabi_f2d>
 80019ae:	4602      	mov	r2, r0
 80019b0:	460b      	mov	r3, r1
 80019b2:	1d38      	adds	r0, r7, #4
 80019b4:	4922      	ldr	r1, [pc, #136]	; (8001a40 <MPU6050_Read_Accel+0x184>)
 80019b6:	f005 f917 	bl	8006be8 <siprintf>
	LCD_print("Ax: ",1,1);
 80019ba:	2201      	movs	r2, #1
 80019bc:	2101      	movs	r1, #1
 80019be:	4821      	ldr	r0, [pc, #132]	; (8001a44 <MPU6050_Read_Accel+0x188>)
 80019c0:	f000 ff8c 	bl	80028dc <LCD_print>
	LCD_print(buf,20,1);
 80019c4:	1d3b      	adds	r3, r7, #4
 80019c6:	2201      	movs	r2, #1
 80019c8:	2114      	movs	r1, #20
 80019ca:	4618      	mov	r0, r3
 80019cc:	f000 ff86 	bl	80028dc <LCD_print>
	sprintf(buf, "%.2f", Y);
 80019d0:	69b8      	ldr	r0, [r7, #24]
 80019d2:	f7fe fd29 	bl	8000428 <__aeabi_f2d>
 80019d6:	4602      	mov	r2, r0
 80019d8:	460b      	mov	r3, r1
 80019da:	1d38      	adds	r0, r7, #4
 80019dc:	4918      	ldr	r1, [pc, #96]	; (8001a40 <MPU6050_Read_Accel+0x184>)
 80019de:	f005 f903 	bl	8006be8 <siprintf>
	LCD_print("Ay: ",1,2);
 80019e2:	2202      	movs	r2, #2
 80019e4:	2101      	movs	r1, #1
 80019e6:	4818      	ldr	r0, [pc, #96]	; (8001a48 <MPU6050_Read_Accel+0x18c>)
 80019e8:	f000 ff78 	bl	80028dc <LCD_print>
	LCD_print(buf,20,2);
 80019ec:	1d3b      	adds	r3, r7, #4
 80019ee:	2202      	movs	r2, #2
 80019f0:	2114      	movs	r1, #20
 80019f2:	4618      	mov	r0, r3
 80019f4:	f000 ff72 	bl	80028dc <LCD_print>
	sprintf(buf, "%.2f",Z);
 80019f8:	6978      	ldr	r0, [r7, #20]
 80019fa:	f7fe fd15 	bl	8000428 <__aeabi_f2d>
 80019fe:	4602      	mov	r2, r0
 8001a00:	460b      	mov	r3, r1
 8001a02:	1d38      	adds	r0, r7, #4
 8001a04:	490e      	ldr	r1, [pc, #56]	; (8001a40 <MPU6050_Read_Accel+0x184>)
 8001a06:	f005 f8ef 	bl	8006be8 <siprintf>
	LCD_print("Az: ",1,3);
 8001a0a:	2203      	movs	r2, #3
 8001a0c:	2101      	movs	r1, #1
 8001a0e:	480f      	ldr	r0, [pc, #60]	; (8001a4c <MPU6050_Read_Accel+0x190>)
 8001a10:	f000 ff64 	bl	80028dc <LCD_print>
	LCD_print( buf,20,3);
 8001a14:	1d3b      	adds	r3, r7, #4
 8001a16:	2203      	movs	r2, #3
 8001a18:	2114      	movs	r1, #20
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f000 ff5e 	bl	80028dc <LCD_print>
}
 8001a20:	bf00      	nop
 8001a22:	3720      	adds	r7, #32
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}
 8001a28:	200002b4 	.word	0x200002b4
 8001a2c:	20000248 	.word	0x20000248
 8001a30:	2000024a 	.word	0x2000024a
 8001a34:	2000024c 	.word	0x2000024c
 8001a38:	0800b324 	.word	0x0800b324
 8001a3c:	40d00000 	.word	0x40d00000
 8001a40:	0800b334 	.word	0x0800b334
 8001a44:	0800b33c 	.word	0x0800b33c
 8001a48:	0800b344 	.word	0x0800b344
 8001a4c:	0800b34c 	.word	0x0800b34c

08001a50 <MPU6050_Read_Gyro>:
void MPU6050_Read_Gyro ()
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b088      	sub	sp, #32
 8001a54:	af04      	add	r7, sp, #16

	uint8_t Rec_Data[6];
	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR, GYRO_XOUT_H_REG, 1, Rec_Data, 6, 1000);
 8001a56:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a5a:	9302      	str	r3, [sp, #8]
 8001a5c:	2306      	movs	r3, #6
 8001a5e:	9301      	str	r3, [sp, #4]
 8001a60:	f107 0308 	add.w	r3, r7, #8
 8001a64:	9300      	str	r3, [sp, #0]
 8001a66:	2301      	movs	r3, #1
 8001a68:	2243      	movs	r2, #67	; 0x43
 8001a6a:	21d0      	movs	r1, #208	; 0xd0
 8001a6c:	4840      	ldr	r0, [pc, #256]	; (8001b70 <MPU6050_Read_Gyro+0x120>)
 8001a6e:	f002 fb3d 	bl	80040ec <HAL_I2C_Mem_Read>
	Gyro_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data [1]);
 8001a72:	7a3b      	ldrb	r3, [r7, #8]
 8001a74:	021b      	lsls	r3, r3, #8
 8001a76:	b21a      	sxth	r2, r3
 8001a78:	7a7b      	ldrb	r3, [r7, #9]
 8001a7a:	b21b      	sxth	r3, r3
 8001a7c:	4313      	orrs	r3, r2
 8001a7e:	b21a      	sxth	r2, r3
 8001a80:	4b3c      	ldr	r3, [pc, #240]	; (8001b74 <MPU6050_Read_Gyro+0x124>)
 8001a82:	801a      	strh	r2, [r3, #0]
	Gyro_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data [3]);
 8001a84:	7abb      	ldrb	r3, [r7, #10]
 8001a86:	021b      	lsls	r3, r3, #8
 8001a88:	b21a      	sxth	r2, r3
 8001a8a:	7afb      	ldrb	r3, [r7, #11]
 8001a8c:	b21b      	sxth	r3, r3
 8001a8e:	4313      	orrs	r3, r2
 8001a90:	b21a      	sxth	r2, r3
 8001a92:	4b39      	ldr	r3, [pc, #228]	; (8001b78 <MPU6050_Read_Gyro+0x128>)
 8001a94:	801a      	strh	r2, [r3, #0]
	Gyro_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data [5]);
 8001a96:	7b3b      	ldrb	r3, [r7, #12]
 8001a98:	021b      	lsls	r3, r3, #8
 8001a9a:	b21a      	sxth	r2, r3
 8001a9c:	7b7b      	ldrb	r3, [r7, #13]
 8001a9e:	b21b      	sxth	r3, r3
 8001aa0:	4313      	orrs	r3, r2
 8001aa2:	b21a      	sxth	r2, r3
 8001aa4:	4b35      	ldr	r3, [pc, #212]	; (8001b7c <MPU6050_Read_Gyro+0x12c>)
 8001aa6:	801a      	strh	r2, [r3, #0]
	char buf[6];

	LCD_print("Giroscopio:", 1, 0);
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	2101      	movs	r1, #1
 8001aac:	4834      	ldr	r0, [pc, #208]	; (8001b80 <MPU6050_Read_Gyro+0x130>)
 8001aae:	f000 ff15 	bl	80028dc <LCD_print>
	sprintf(buf, "%.2f", Gyro_X_RAW/131.0);
 8001ab2:	4b30      	ldr	r3, [pc, #192]	; (8001b74 <MPU6050_Read_Gyro+0x124>)
 8001ab4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f7fe fca3 	bl	8000404 <__aeabi_i2d>
 8001abe:	a32a      	add	r3, pc, #168	; (adr r3, 8001b68 <MPU6050_Read_Gyro+0x118>)
 8001ac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ac4:	f7fe fe32 	bl	800072c <__aeabi_ddiv>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	460b      	mov	r3, r1
 8001acc:	4638      	mov	r0, r7
 8001ace:	492d      	ldr	r1, [pc, #180]	; (8001b84 <MPU6050_Read_Gyro+0x134>)
 8001ad0:	f005 f88a 	bl	8006be8 <siprintf>
	LCD_print("Gx: ",1,1);
 8001ad4:	2201      	movs	r2, #1
 8001ad6:	2101      	movs	r1, #1
 8001ad8:	482b      	ldr	r0, [pc, #172]	; (8001b88 <MPU6050_Read_Gyro+0x138>)
 8001ada:	f000 feff 	bl	80028dc <LCD_print>
	LCD_print(buf,20,1);
 8001ade:	463b      	mov	r3, r7
 8001ae0:	2201      	movs	r2, #1
 8001ae2:	2114      	movs	r1, #20
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	f000 fef9 	bl	80028dc <LCD_print>
	sprintf(buf, "%.2f", Gyro_Y_RAW/131.0);
 8001aea:	4b23      	ldr	r3, [pc, #140]	; (8001b78 <MPU6050_Read_Gyro+0x128>)
 8001aec:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001af0:	4618      	mov	r0, r3
 8001af2:	f7fe fc87 	bl	8000404 <__aeabi_i2d>
 8001af6:	a31c      	add	r3, pc, #112	; (adr r3, 8001b68 <MPU6050_Read_Gyro+0x118>)
 8001af8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001afc:	f7fe fe16 	bl	800072c <__aeabi_ddiv>
 8001b00:	4602      	mov	r2, r0
 8001b02:	460b      	mov	r3, r1
 8001b04:	4638      	mov	r0, r7
 8001b06:	491f      	ldr	r1, [pc, #124]	; (8001b84 <MPU6050_Read_Gyro+0x134>)
 8001b08:	f005 f86e 	bl	8006be8 <siprintf>
	LCD_print("Gy: ",1,2);
 8001b0c:	2202      	movs	r2, #2
 8001b0e:	2101      	movs	r1, #1
 8001b10:	481e      	ldr	r0, [pc, #120]	; (8001b8c <MPU6050_Read_Gyro+0x13c>)
 8001b12:	f000 fee3 	bl	80028dc <LCD_print>
	LCD_print(buf,20,2);
 8001b16:	463b      	mov	r3, r7
 8001b18:	2202      	movs	r2, #2
 8001b1a:	2114      	movs	r1, #20
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f000 fedd 	bl	80028dc <LCD_print>
	sprintf(buf, "%.2f",Gyro_Z_RAW/131.0);
 8001b22:	4b16      	ldr	r3, [pc, #88]	; (8001b7c <MPU6050_Read_Gyro+0x12c>)
 8001b24:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f7fe fc6b 	bl	8000404 <__aeabi_i2d>
 8001b2e:	a30e      	add	r3, pc, #56	; (adr r3, 8001b68 <MPU6050_Read_Gyro+0x118>)
 8001b30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b34:	f7fe fdfa 	bl	800072c <__aeabi_ddiv>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	460b      	mov	r3, r1
 8001b3c:	4638      	mov	r0, r7
 8001b3e:	4911      	ldr	r1, [pc, #68]	; (8001b84 <MPU6050_Read_Gyro+0x134>)
 8001b40:	f005 f852 	bl	8006be8 <siprintf>
	LCD_print("Gz: ",1,3);
 8001b44:	2203      	movs	r2, #3
 8001b46:	2101      	movs	r1, #1
 8001b48:	4811      	ldr	r0, [pc, #68]	; (8001b90 <MPU6050_Read_Gyro+0x140>)
 8001b4a:	f000 fec7 	bl	80028dc <LCD_print>
	LCD_print( buf,20,3);
 8001b4e:	463b      	mov	r3, r7
 8001b50:	2203      	movs	r2, #3
 8001b52:	2114      	movs	r1, #20
 8001b54:	4618      	mov	r0, r3
 8001b56:	f000 fec1 	bl	80028dc <LCD_print>
}
 8001b5a:	bf00      	nop
 8001b5c:	3710      	adds	r7, #16
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	f3af 8000 	nop.w
 8001b68:	00000000 	.word	0x00000000
 8001b6c:	40606000 	.word	0x40606000
 8001b70:	200002b4 	.word	0x200002b4
 8001b74:	2000024e 	.word	0x2000024e
 8001b78:	20000250 	.word	0x20000250
 8001b7c:	20000252 	.word	0x20000252
 8001b80:	0800b354 	.word	0x0800b354
 8001b84:	0800b334 	.word	0x0800b334
 8001b88:	0800b360 	.word	0x0800b360
 8001b8c:	0800b368 	.word	0x0800b368
 8001b90:	0800b370 	.word	0x0800b370

08001b94 <microDelay>:
uint8_t TFI = 0;
uint8_t TFD = 0;
char strCopy[15];

void microDelay (uint16_t delay)
{
 8001b94:	b480      	push	{r7}
 8001b96:	b083      	sub	sp, #12
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	80fb      	strh	r3, [r7, #6]
  __HAL_TIM_SET_COUNTER(&htim1, 0);
 8001b9e:	4b08      	ldr	r3, [pc, #32]	; (8001bc0 <microDelay+0x2c>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	625a      	str	r2, [r3, #36]	; 0x24
  while (__HAL_TIM_GET_COUNTER(&htim1) < delay);
 8001ba6:	bf00      	nop
 8001ba8:	4b05      	ldr	r3, [pc, #20]	; (8001bc0 <microDelay+0x2c>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001bae:	88fb      	ldrh	r3, [r7, #6]
 8001bb0:	429a      	cmp	r2, r3
 8001bb2:	d3f9      	bcc.n	8001ba8 <microDelay+0x14>
}
 8001bb4:	bf00      	nop
 8001bb6:	bf00      	nop
 8001bb8:	370c      	adds	r7, #12
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bc80      	pop	{r7}
 8001bbe:	4770      	bx	lr
 8001bc0:	2000035c 	.word	0x2000035c

08001bc4 <DHT11_Start>:

uint8_t DHT11_Start (void)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b086      	sub	sp, #24
 8001bc8:	af00      	add	r7, sp, #0
  uint8_t Response = 0;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	75fb      	strb	r3, [r7, #23]
  GPIO_InitTypeDef GPIO_InitStructPrivate = {0};
 8001bce:	1d3b      	adds	r3, r7, #4
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	601a      	str	r2, [r3, #0]
 8001bd4:	605a      	str	r2, [r3, #4]
 8001bd6:	609a      	str	r2, [r3, #8]
 8001bd8:	60da      	str	r2, [r3, #12]
  GPIO_InitStructPrivate.Pin = DHT11_PIN;
 8001bda:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001bde:	607b      	str	r3, [r7, #4]
  GPIO_InitStructPrivate.Mode = GPIO_MODE_OUTPUT_PP;
 8001be0:	2301      	movs	r3, #1
 8001be2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructPrivate.Speed = GPIO_SPEED_FREQ_LOW;
 8001be4:	2302      	movs	r3, #2
 8001be6:	613b      	str	r3, [r7, #16]
  GPIO_InitStructPrivate.Pull = GPIO_NOPULL;
 8001be8:	2300      	movs	r3, #0
 8001bea:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStructPrivate); // set the pin as output
 8001bec:	1d3b      	adds	r3, r7, #4
 8001bee:	4619      	mov	r1, r3
 8001bf0:	482c      	ldr	r0, [pc, #176]	; (8001ca4 <DHT11_Start+0xe0>)
 8001bf2:	f001 fe89 	bl	8003908 <HAL_GPIO_Init>
  HAL_GPIO_WritePin (DHT11_PORT, DHT11_PIN, 0);   // pull the pin low
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001bfc:	4829      	ldr	r0, [pc, #164]	; (8001ca4 <DHT11_Start+0xe0>)
 8001bfe:	f002 f81e 	bl	8003c3e <HAL_GPIO_WritePin>
  HAL_Delay(20);   // wait for 20ms
 8001c02:	2014      	movs	r0, #20
 8001c04:	f001 f94c 	bl	8002ea0 <HAL_Delay>
  HAL_GPIO_WritePin (DHT11_PORT, DHT11_PIN, 1);   // pull the pin high
 8001c08:	2201      	movs	r2, #1
 8001c0a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001c0e:	4825      	ldr	r0, [pc, #148]	; (8001ca4 <DHT11_Start+0xe0>)
 8001c10:	f002 f815 	bl	8003c3e <HAL_GPIO_WritePin>
  microDelay (30);   // wait for 30us
 8001c14:	201e      	movs	r0, #30
 8001c16:	f7ff ffbd 	bl	8001b94 <microDelay>
  GPIO_InitStructPrivate.Mode = GPIO_MODE_INPUT;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructPrivate.Pull = GPIO_PULLUP;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStructPrivate); // set the pin as input
 8001c22:	1d3b      	adds	r3, r7, #4
 8001c24:	4619      	mov	r1, r3
 8001c26:	481f      	ldr	r0, [pc, #124]	; (8001ca4 <DHT11_Start+0xe0>)
 8001c28:	f001 fe6e 	bl	8003908 <HAL_GPIO_Init>
  microDelay (40);
 8001c2c:	2028      	movs	r0, #40	; 0x28
 8001c2e:	f7ff ffb1 	bl	8001b94 <microDelay>
  if (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)))
 8001c32:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001c36:	481b      	ldr	r0, [pc, #108]	; (8001ca4 <DHT11_Start+0xe0>)
 8001c38:	f001 ffea 	bl	8003c10 <HAL_GPIO_ReadPin>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d10c      	bne.n	8001c5c <DHT11_Start+0x98>
  {
    microDelay (80);
 8001c42:	2050      	movs	r0, #80	; 0x50
 8001c44:	f7ff ffa6 	bl	8001b94 <microDelay>
    if ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN))) Response = 1;
 8001c48:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001c4c:	4815      	ldr	r0, [pc, #84]	; (8001ca4 <DHT11_Start+0xe0>)
 8001c4e:	f001 ffdf 	bl	8003c10 <HAL_GPIO_ReadPin>
 8001c52:	4603      	mov	r3, r0
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d001      	beq.n	8001c5c <DHT11_Start+0x98>
 8001c58:	2301      	movs	r3, #1
 8001c5a:	75fb      	strb	r3, [r7, #23]
  }
  pMillis = HAL_GetTick();
 8001c5c:	f001 f916 	bl	8002e8c <HAL_GetTick>
 8001c60:	4603      	mov	r3, r0
 8001c62:	4a11      	ldr	r2, [pc, #68]	; (8001ca8 <DHT11_Start+0xe4>)
 8001c64:	6013      	str	r3, [r2, #0]
  cMillis = HAL_GetTick();
 8001c66:	f001 f911 	bl	8002e8c <HAL_GetTick>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	4a0f      	ldr	r2, [pc, #60]	; (8001cac <DHT11_Start+0xe8>)
 8001c6e:	6013      	str	r3, [r2, #0]
  while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 8001c70:	e004      	b.n	8001c7c <DHT11_Start+0xb8>
  {
    cMillis = HAL_GetTick();
 8001c72:	f001 f90b 	bl	8002e8c <HAL_GetTick>
 8001c76:	4603      	mov	r3, r0
 8001c78:	4a0c      	ldr	r2, [pc, #48]	; (8001cac <DHT11_Start+0xe8>)
 8001c7a:	6013      	str	r3, [r2, #0]
  while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 8001c7c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001c80:	4808      	ldr	r0, [pc, #32]	; (8001ca4 <DHT11_Start+0xe0>)
 8001c82:	f001 ffc5 	bl	8003c10 <HAL_GPIO_ReadPin>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d006      	beq.n	8001c9a <DHT11_Start+0xd6>
 8001c8c:	4b06      	ldr	r3, [pc, #24]	; (8001ca8 <DHT11_Start+0xe4>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	1c9a      	adds	r2, r3, #2
 8001c92:	4b06      	ldr	r3, [pc, #24]	; (8001cac <DHT11_Start+0xe8>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	429a      	cmp	r2, r3
 8001c98:	d8eb      	bhi.n	8001c72 <DHT11_Start+0xae>
  }
  return Response;
 8001c9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	3718      	adds	r7, #24
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd80      	pop	{r7, pc}
 8001ca4:	40010c00 	.word	0x40010c00
 8001ca8:	200003b8 	.word	0x200003b8
 8001cac:	200003bc 	.word	0x200003bc

08001cb0 <DHT11_Read>:

uint8_t DHT11_Read (void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b082      	sub	sp, #8
 8001cb4:	af00      	add	r7, sp, #0
  uint8_t a,b;
  for (a=0;a<8;a++)
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	71fb      	strb	r3, [r7, #7]
 8001cba:	e066      	b.n	8001d8a <DHT11_Read+0xda>
  {
    pMillis = HAL_GetTick();
 8001cbc:	f001 f8e6 	bl	8002e8c <HAL_GetTick>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	4a36      	ldr	r2, [pc, #216]	; (8001d9c <DHT11_Read+0xec>)
 8001cc4:	6013      	str	r3, [r2, #0]
    cMillis = HAL_GetTick();
 8001cc6:	f001 f8e1 	bl	8002e8c <HAL_GetTick>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	4a34      	ldr	r2, [pc, #208]	; (8001da0 <DHT11_Read+0xf0>)
 8001cce:	6013      	str	r3, [r2, #0]
    while (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 8001cd0:	e004      	b.n	8001cdc <DHT11_Read+0x2c>
    {  // wait for the pin to go high
      cMillis = HAL_GetTick();
 8001cd2:	f001 f8db 	bl	8002e8c <HAL_GetTick>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	4a31      	ldr	r2, [pc, #196]	; (8001da0 <DHT11_Read+0xf0>)
 8001cda:	6013      	str	r3, [r2, #0]
    while (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 8001cdc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001ce0:	4830      	ldr	r0, [pc, #192]	; (8001da4 <DHT11_Read+0xf4>)
 8001ce2:	f001 ff95 	bl	8003c10 <HAL_GPIO_ReadPin>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d106      	bne.n	8001cfa <DHT11_Read+0x4a>
 8001cec:	4b2b      	ldr	r3, [pc, #172]	; (8001d9c <DHT11_Read+0xec>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	1c9a      	adds	r2, r3, #2
 8001cf2:	4b2b      	ldr	r3, [pc, #172]	; (8001da0 <DHT11_Read+0xf0>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	429a      	cmp	r2, r3
 8001cf8:	d8eb      	bhi.n	8001cd2 <DHT11_Read+0x22>
    }
    microDelay (40);   // wait for 40 us
 8001cfa:	2028      	movs	r0, #40	; 0x28
 8001cfc:	f7ff ff4a 	bl	8001b94 <microDelay>
    if (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)))   // if the pin is low
 8001d00:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001d04:	4827      	ldr	r0, [pc, #156]	; (8001da4 <DHT11_Read+0xf4>)
 8001d06:	f001 ff83 	bl	8003c10 <HAL_GPIO_ReadPin>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d10e      	bne.n	8001d2e <DHT11_Read+0x7e>
      b&= ~(1<<(7-a));
 8001d10:	79fb      	ldrb	r3, [r7, #7]
 8001d12:	f1c3 0307 	rsb	r3, r3, #7
 8001d16:	2201      	movs	r2, #1
 8001d18:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1c:	b25b      	sxtb	r3, r3
 8001d1e:	43db      	mvns	r3, r3
 8001d20:	b25a      	sxtb	r2, r3
 8001d22:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001d26:	4013      	ands	r3, r2
 8001d28:	b25b      	sxtb	r3, r3
 8001d2a:	71bb      	strb	r3, [r7, #6]
 8001d2c:	e00b      	b.n	8001d46 <DHT11_Read+0x96>
    else
      b|= (1<<(7-a));
 8001d2e:	79fb      	ldrb	r3, [r7, #7]
 8001d30:	f1c3 0307 	rsb	r3, r3, #7
 8001d34:	2201      	movs	r2, #1
 8001d36:	fa02 f303 	lsl.w	r3, r2, r3
 8001d3a:	b25a      	sxtb	r2, r3
 8001d3c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001d40:	4313      	orrs	r3, r2
 8001d42:	b25b      	sxtb	r3, r3
 8001d44:	71bb      	strb	r3, [r7, #6]
    pMillis = HAL_GetTick();
 8001d46:	f001 f8a1 	bl	8002e8c <HAL_GetTick>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	4a13      	ldr	r2, [pc, #76]	; (8001d9c <DHT11_Read+0xec>)
 8001d4e:	6013      	str	r3, [r2, #0]
    cMillis = HAL_GetTick();
 8001d50:	f001 f89c 	bl	8002e8c <HAL_GetTick>
 8001d54:	4603      	mov	r3, r0
 8001d56:	4a12      	ldr	r2, [pc, #72]	; (8001da0 <DHT11_Read+0xf0>)
 8001d58:	6013      	str	r3, [r2, #0]
    while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 8001d5a:	e004      	b.n	8001d66 <DHT11_Read+0xb6>
    {  // wait for the pin to go low
      cMillis = HAL_GetTick();
 8001d5c:	f001 f896 	bl	8002e8c <HAL_GetTick>
 8001d60:	4603      	mov	r3, r0
 8001d62:	4a0f      	ldr	r2, [pc, #60]	; (8001da0 <DHT11_Read+0xf0>)
 8001d64:	6013      	str	r3, [r2, #0]
    while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 8001d66:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001d6a:	480e      	ldr	r0, [pc, #56]	; (8001da4 <DHT11_Read+0xf4>)
 8001d6c:	f001 ff50 	bl	8003c10 <HAL_GPIO_ReadPin>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d006      	beq.n	8001d84 <DHT11_Read+0xd4>
 8001d76:	4b09      	ldr	r3, [pc, #36]	; (8001d9c <DHT11_Read+0xec>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	1c9a      	adds	r2, r3, #2
 8001d7c:	4b08      	ldr	r3, [pc, #32]	; (8001da0 <DHT11_Read+0xf0>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	429a      	cmp	r2, r3
 8001d82:	d8eb      	bhi.n	8001d5c <DHT11_Read+0xac>
  for (a=0;a<8;a++)
 8001d84:	79fb      	ldrb	r3, [r7, #7]
 8001d86:	3301      	adds	r3, #1
 8001d88:	71fb      	strb	r3, [r7, #7]
 8001d8a:	79fb      	ldrb	r3, [r7, #7]
 8001d8c:	2b07      	cmp	r3, #7
 8001d8e:	d995      	bls.n	8001cbc <DHT11_Read+0xc>
    }
  }
  return b;
 8001d90:	79bb      	ldrb	r3, [r7, #6]
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	3708      	adds	r7, #8
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	200003b8 	.word	0x200003b8
 8001da0:	200003bc 	.word	0x200003bc
 8001da4:	40010c00 	.word	0x40010c00

08001da8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001da8:	b5b0      	push	{r4, r5, r7, lr}
 8001daa:	b088      	sub	sp, #32
 8001dac:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001dae:	f001 f815 	bl	8002ddc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001db2:	f000 fa49 	bl	8002248 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001db6:	f000 fbcb 	bl	8002550 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001dba:	f000 fb1d 	bl	80023f8 <MX_I2C1_Init>
  MX_TIM1_Init();
 8001dbe:	f000 fb77 	bl	80024b0 <MX_TIM1_Init>
  MX_I2C2_Init();
 8001dc2:	f000 fb47 	bl	8002454 <MX_I2C2_Init>
  MX_ADC1_Init();
 8001dc6:	f000 fa9b 	bl	8002300 <MX_ADC1_Init>
  MX_ADC2_Init();
 8001dca:	f000 fad7 	bl	800237c <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1);
 8001dce:	48c0      	ldr	r0, [pc, #768]	; (80020d0 <main+0x328>)
 8001dd0:	f003 fd74 	bl	80058bc <HAL_TIM_Base_Start>
  LCD_setRST(GPIOA, GPIO_PIN_3);
 8001dd4:	2108      	movs	r1, #8
 8001dd6:	48bf      	ldr	r0, [pc, #764]	; (80020d4 <main+0x32c>)
 8001dd8:	f000 fc20 	bl	800261c <LCD_setRST>
  LCD_setCE(GPIOA, GPIO_PIN_4);
 8001ddc:	2110      	movs	r1, #16
 8001dde:	48bd      	ldr	r0, [pc, #756]	; (80020d4 <main+0x32c>)
 8001de0:	f000 fc30 	bl	8002644 <LCD_setCE>
  LCD_setDC(GPIOA, GPIO_PIN_5);
 8001de4:	2120      	movs	r1, #32
 8001de6:	48bb      	ldr	r0, [pc, #748]	; (80020d4 <main+0x32c>)
 8001de8:	f000 fc40 	bl	800266c <LCD_setDC>
  LCD_setDIN(GPIOA, GPIO_PIN_6);
 8001dec:	2140      	movs	r1, #64	; 0x40
 8001dee:	48b9      	ldr	r0, [pc, #740]	; (80020d4 <main+0x32c>)
 8001df0:	f000 fc50 	bl	8002694 <LCD_setDIN>
  LCD_setCLK(GPIOA, GPIO_PIN_7);
 8001df4:	2180      	movs	r1, #128	; 0x80
 8001df6:	48b7      	ldr	r0, [pc, #732]	; (80020d4 <main+0x32c>)
 8001df8:	f000 fc60 	bl	80026bc <LCD_setCLK>
  LCD_init();
 8001dfc:	f000 fcf6 	bl	80027ec <LCD_init>
  MPU6050_init();
 8001e00:	f7ff fd06 	bl	8001810 <MPU6050_init>
  BMP180_Start();
 8001e04:	f7ff fcfe 	bl	8001804 <BMP180_Start>
  HAL_ADC_Start(&hadc1);
 8001e08:	48b3      	ldr	r0, [pc, #716]	; (80020d8 <main+0x330>)
 8001e0a:	f001 f945 	bl	8003098 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc2);
 8001e0e:	48b3      	ldr	r0, [pc, #716]	; (80020dc <main+0x334>)
 8001e10:	f001 f942 	bl	8003098 <HAL_ADC_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  MPU6050_Read_Accel();
 8001e14:	f7ff fd52 	bl	80018bc <MPU6050_Read_Accel>
	  HAL_Delay(2000);
 8001e18:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001e1c:	f001 f840 	bl	8002ea0 <HAL_Delay>
	  LCD_clrScr();
 8001e20:	f000 fd7c 	bl	800291c <LCD_clrScr>

	  MPU6050_Read_Gyro();
 8001e24:	f7ff fe14 	bl	8001a50 <MPU6050_Read_Gyro>
	  HAL_Delay(2000);
 8001e28:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001e2c:	f001 f838 	bl	8002ea0 <HAL_Delay>
	  LCD_clrScr();
 8001e30:	f000 fd74 	bl	800291c <LCD_clrScr>

	  if(DHT11_Start()){
 8001e34:	f7ff fec6 	bl	8001bc4 <DHT11_Start>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	f000 80d8 	beq.w	8001ff0 <main+0x248>
		RHI = DHT11_Read(); // Relative humidity integral
 8001e40:	f7ff ff36 	bl	8001cb0 <DHT11_Read>
 8001e44:	4603      	mov	r3, r0
 8001e46:	461a      	mov	r2, r3
 8001e48:	4ba5      	ldr	r3, [pc, #660]	; (80020e0 <main+0x338>)
 8001e4a:	701a      	strb	r2, [r3, #0]
		RHD = DHT11_Read(); // Relative humidity decimal
 8001e4c:	f7ff ff30 	bl	8001cb0 <DHT11_Read>
 8001e50:	4603      	mov	r3, r0
 8001e52:	461a      	mov	r2, r3
 8001e54:	4ba3      	ldr	r3, [pc, #652]	; (80020e4 <main+0x33c>)
 8001e56:	701a      	strb	r2, [r3, #0]
		TCI = DHT11_Read(); // Celsius integral
 8001e58:	f7ff ff2a 	bl	8001cb0 <DHT11_Read>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	461a      	mov	r2, r3
 8001e60:	4ba1      	ldr	r3, [pc, #644]	; (80020e8 <main+0x340>)
 8001e62:	701a      	strb	r2, [r3, #0]
		TCD = DHT11_Read(); // Celsius decimal
 8001e64:	f7ff ff24 	bl	8001cb0 <DHT11_Read>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	461a      	mov	r2, r3
 8001e6c:	4b9f      	ldr	r3, [pc, #636]	; (80020ec <main+0x344>)
 8001e6e:	701a      	strb	r2, [r3, #0]
		SUM = DHT11_Read(); // Check sum
 8001e70:	f7ff ff1e 	bl	8001cb0 <DHT11_Read>
 8001e74:	4603      	mov	r3, r0
 8001e76:	461a      	mov	r2, r3
 8001e78:	4b9d      	ldr	r3, [pc, #628]	; (80020f0 <main+0x348>)
 8001e7a:	701a      	strb	r2, [r3, #0]
		if (RHI + RHD + TCI + TCD == SUM){
 8001e7c:	4b98      	ldr	r3, [pc, #608]	; (80020e0 <main+0x338>)
 8001e7e:	781b      	ldrb	r3, [r3, #0]
 8001e80:	461a      	mov	r2, r3
 8001e82:	4b98      	ldr	r3, [pc, #608]	; (80020e4 <main+0x33c>)
 8001e84:	781b      	ldrb	r3, [r3, #0]
 8001e86:	4413      	add	r3, r2
 8001e88:	4a97      	ldr	r2, [pc, #604]	; (80020e8 <main+0x340>)
 8001e8a:	7812      	ldrb	r2, [r2, #0]
 8001e8c:	4413      	add	r3, r2
 8001e8e:	4a97      	ldr	r2, [pc, #604]	; (80020ec <main+0x344>)
 8001e90:	7812      	ldrb	r2, [r2, #0]
 8001e92:	4413      	add	r3, r2
 8001e94:	4a96      	ldr	r2, [pc, #600]	; (80020f0 <main+0x348>)
 8001e96:	7812      	ldrb	r2, [r2, #0]
 8001e98:	4293      	cmp	r3, r2
 8001e9a:	f040 80a9 	bne.w	8001ff0 <main+0x248>
		  // Can use RHI and TCI for any purposes if whole number only needed
		  tCelsius = (float)TCI + (float)(TCD/10.0);
 8001e9e:	4b92      	ldr	r3, [pc, #584]	; (80020e8 <main+0x340>)
 8001ea0:	781b      	ldrb	r3, [r3, #0]
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	f7fe ff16 	bl	8000cd4 <__aeabi_ui2f>
 8001ea8:	4604      	mov	r4, r0
 8001eaa:	4b90      	ldr	r3, [pc, #576]	; (80020ec <main+0x344>)
 8001eac:	781b      	ldrb	r3, [r3, #0]
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f7fe faa8 	bl	8000404 <__aeabi_i2d>
 8001eb4:	f04f 0200 	mov.w	r2, #0
 8001eb8:	4b8e      	ldr	r3, [pc, #568]	; (80020f4 <main+0x34c>)
 8001eba:	f7fe fc37 	bl	800072c <__aeabi_ddiv>
 8001ebe:	4602      	mov	r2, r0
 8001ec0:	460b      	mov	r3, r1
 8001ec2:	4610      	mov	r0, r2
 8001ec4:	4619      	mov	r1, r3
 8001ec6:	f7fe fdff 	bl	8000ac8 <__aeabi_d2f>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	4619      	mov	r1, r3
 8001ece:	4620      	mov	r0, r4
 8001ed0:	f7fe fe50 	bl	8000b74 <__addsf3>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	461a      	mov	r2, r3
 8001ed8:	4b87      	ldr	r3, [pc, #540]	; (80020f8 <main+0x350>)
 8001eda:	601a      	str	r2, [r3, #0]
		  tFahrenheit = tCelsius * 9/5 + 32;
 8001edc:	4b86      	ldr	r3, [pc, #536]	; (80020f8 <main+0x350>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4986      	ldr	r1, [pc, #536]	; (80020fc <main+0x354>)
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	f7fe ff4e 	bl	8000d84 <__aeabi_fmul>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	4985      	ldr	r1, [pc, #532]	; (8002100 <main+0x358>)
 8001eec:	4618      	mov	r0, r3
 8001eee:	f7fe fffd 	bl	8000eec <__aeabi_fdiv>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	f04f 4184 	mov.w	r1, #1107296256	; 0x42000000
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f7fe fe3b 	bl	8000b74 <__addsf3>
 8001efe:	4603      	mov	r3, r0
 8001f00:	461a      	mov	r2, r3
 8001f02:	4b80      	ldr	r3, [pc, #512]	; (8002104 <main+0x35c>)
 8001f04:	601a      	str	r2, [r3, #0]
		  RH = (float)RHI + (float)(RHD/10.0);
 8001f06:	4b76      	ldr	r3, [pc, #472]	; (80020e0 <main+0x338>)
 8001f08:	781b      	ldrb	r3, [r3, #0]
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f7fe fee2 	bl	8000cd4 <__aeabi_ui2f>
 8001f10:	4604      	mov	r4, r0
 8001f12:	4b74      	ldr	r3, [pc, #464]	; (80020e4 <main+0x33c>)
 8001f14:	781b      	ldrb	r3, [r3, #0]
 8001f16:	4618      	mov	r0, r3
 8001f18:	f7fe fa74 	bl	8000404 <__aeabi_i2d>
 8001f1c:	f04f 0200 	mov.w	r2, #0
 8001f20:	4b74      	ldr	r3, [pc, #464]	; (80020f4 <main+0x34c>)
 8001f22:	f7fe fc03 	bl	800072c <__aeabi_ddiv>
 8001f26:	4602      	mov	r2, r0
 8001f28:	460b      	mov	r3, r1
 8001f2a:	4610      	mov	r0, r2
 8001f2c:	4619      	mov	r1, r3
 8001f2e:	f7fe fdcb 	bl	8000ac8 <__aeabi_d2f>
 8001f32:	4603      	mov	r3, r0
 8001f34:	4619      	mov	r1, r3
 8001f36:	4620      	mov	r0, r4
 8001f38:	f7fe fe1c 	bl	8000b74 <__addsf3>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	461a      	mov	r2, r3
 8001f40:	4b71      	ldr	r3, [pc, #452]	; (8002108 <main+0x360>)
 8001f42:	601a      	str	r2, [r3, #0]
		  // Can use tCelsius, tFahrenheit and RH for any purposes
		  TFI = tFahrenheit;  // Fahrenheit integral
 8001f44:	4b6f      	ldr	r3, [pc, #444]	; (8002104 <main+0x35c>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f7ff f86b 	bl	8001024 <__aeabi_f2uiz>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	b2da      	uxtb	r2, r3
 8001f52:	4b6e      	ldr	r3, [pc, #440]	; (800210c <main+0x364>)
 8001f54:	701a      	strb	r2, [r3, #0]
		  TFD = tFahrenheit*10-TFI*10; // Fahrenheit decimal
 8001f56:	4b6b      	ldr	r3, [pc, #428]	; (8002104 <main+0x35c>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	496d      	ldr	r1, [pc, #436]	; (8002110 <main+0x368>)
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f7fe ff11 	bl	8000d84 <__aeabi_fmul>
 8001f62:	4603      	mov	r3, r0
 8001f64:	461c      	mov	r4, r3
 8001f66:	4b69      	ldr	r3, [pc, #420]	; (800210c <main+0x364>)
 8001f68:	781b      	ldrb	r3, [r3, #0]
 8001f6a:	461a      	mov	r2, r3
 8001f6c:	4613      	mov	r3, r2
 8001f6e:	009b      	lsls	r3, r3, #2
 8001f70:	4413      	add	r3, r2
 8001f72:	005b      	lsls	r3, r3, #1
 8001f74:	4618      	mov	r0, r3
 8001f76:	f7fe feb1 	bl	8000cdc <__aeabi_i2f>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	4619      	mov	r1, r3
 8001f7e:	4620      	mov	r0, r4
 8001f80:	f7fe fdf6 	bl	8000b70 <__aeabi_fsub>
 8001f84:	4603      	mov	r3, r0
 8001f86:	4618      	mov	r0, r3
 8001f88:	f7ff f84c 	bl	8001024 <__aeabi_f2uiz>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	b2da      	uxtb	r2, r3
 8001f90:	4b60      	ldr	r3, [pc, #384]	; (8002114 <main+0x36c>)
 8001f92:	701a      	strb	r2, [r3, #0]
		  LCD_print("Temperatura:", 1,1);
 8001f94:	2201      	movs	r2, #1
 8001f96:	2101      	movs	r1, #1
 8001f98:	485f      	ldr	r0, [pc, #380]	; (8002118 <main+0x370>)
 8001f9a:	f000 fc9f 	bl	80028dc <LCD_print>
		  char buf[6];
		  sprintf(buf, "%.2f C", tCelsius);
 8001f9e:	4b56      	ldr	r3, [pc, #344]	; (80020f8 <main+0x350>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f7fe fa40 	bl	8000428 <__aeabi_f2d>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	460b      	mov	r3, r1
 8001fac:	f107 0008 	add.w	r0, r7, #8
 8001fb0:	495a      	ldr	r1, [pc, #360]	; (800211c <main+0x374>)
 8001fb2:	f004 fe19 	bl	8006be8 <siprintf>
		  LCD_print(buf,1,2);
 8001fb6:	f107 0308 	add.w	r3, r7, #8
 8001fba:	2202      	movs	r2, #2
 8001fbc:	2101      	movs	r1, #1
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f000 fc8c 	bl	80028dc <LCD_print>
		  LCD_print("Umidade:", 1,3);
 8001fc4:	2203      	movs	r2, #3
 8001fc6:	2101      	movs	r1, #1
 8001fc8:	4855      	ldr	r0, [pc, #340]	; (8002120 <main+0x378>)
 8001fca:	f000 fc87 	bl	80028dc <LCD_print>
		  char hum[6];
		  sprintf(hum, "%.2f", RH);
 8001fce:	4b4e      	ldr	r3, [pc, #312]	; (8002108 <main+0x360>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f7fe fa28 	bl	8000428 <__aeabi_f2d>
 8001fd8:	4602      	mov	r2, r0
 8001fda:	460b      	mov	r3, r1
 8001fdc:	4638      	mov	r0, r7
 8001fde:	4951      	ldr	r1, [pc, #324]	; (8002124 <main+0x37c>)
 8001fe0:	f004 fe02 	bl	8006be8 <siprintf>
		  LCD_print(hum,1,4);
 8001fe4:	463b      	mov	r3, r7
 8001fe6:	2204      	movs	r2, #4
 8001fe8:	2101      	movs	r1, #1
 8001fea:	4618      	mov	r0, r3
 8001fec:	f000 fc76 	bl	80028dc <LCD_print>
			}
	  }
	  HAL_Delay(2000);
 8001ff0:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001ff4:	f000 ff54 	bl	8002ea0 <HAL_Delay>
	  LCD_clrScr();
 8001ff8:	f000 fc90 	bl	800291c <LCD_clrScr>

	  LCD_print("Pressao:", 1,1);
 8001ffc:	2201      	movs	r2, #1
 8001ffe:	2101      	movs	r1, #1
 8002000:	4849      	ldr	r0, [pc, #292]	; (8002128 <main+0x380>)
 8002002:	f000 fc6b 	bl	80028dc <LCD_print>
	  Pressure = BMP180_GetPress (3);
 8002006:	2003      	movs	r0, #3
 8002008:	f7ff f962 	bl	80012d0 <BMP180_GetPress>
 800200c:	4603      	mov	r3, r0
 800200e:	4a47      	ldr	r2, [pc, #284]	; (800212c <main+0x384>)
 8002010:	6013      	str	r3, [r2, #0]
	  sprintf(Pressure1, "%.2f Pa", Pressure);
 8002012:	4b46      	ldr	r3, [pc, #280]	; (800212c <main+0x384>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4618      	mov	r0, r3
 8002018:	f7fe fa06 	bl	8000428 <__aeabi_f2d>
 800201c:	4602      	mov	r2, r0
 800201e:	460b      	mov	r3, r1
 8002020:	4943      	ldr	r1, [pc, #268]	; (8002130 <main+0x388>)
 8002022:	4844      	ldr	r0, [pc, #272]	; (8002134 <main+0x38c>)
 8002024:	f004 fde0 	bl	8006be8 <siprintf>
	  LCD_print(Pressure1,1,2);
 8002028:	2202      	movs	r2, #2
 800202a:	2101      	movs	r1, #1
 800202c:	4841      	ldr	r0, [pc, #260]	; (8002134 <main+0x38c>)
 800202e:	f000 fc55 	bl	80028dc <LCD_print>

	  LCD_print("Altitude:", 1,3);
 8002032:	2203      	movs	r2, #3
 8002034:	2101      	movs	r1, #1
 8002036:	4840      	ldr	r0, [pc, #256]	; (8002138 <main+0x390>)
 8002038:	f000 fc50 	bl	80028dc <LCD_print>
	  Altitude = BMP180_GetAlt(3);
 800203c:	2003      	movs	r0, #3
 800203e:	f7ff fb9b 	bl	8001778 <BMP180_GetAlt>
 8002042:	4603      	mov	r3, r0
 8002044:	4a3d      	ldr	r2, [pc, #244]	; (800213c <main+0x394>)
 8002046:	6013      	str	r3, [r2, #0]
	  sprintf(Altitude1, "%.2f m", Altitude);
 8002048:	4b3c      	ldr	r3, [pc, #240]	; (800213c <main+0x394>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4618      	mov	r0, r3
 800204e:	f7fe f9eb 	bl	8000428 <__aeabi_f2d>
 8002052:	4602      	mov	r2, r0
 8002054:	460b      	mov	r3, r1
 8002056:	493a      	ldr	r1, [pc, #232]	; (8002140 <main+0x398>)
 8002058:	483a      	ldr	r0, [pc, #232]	; (8002144 <main+0x39c>)
 800205a:	f004 fdc5 	bl	8006be8 <siprintf>
	  LCD_print(Altitude1,1,4);
 800205e:	2204      	movs	r2, #4
 8002060:	2101      	movs	r1, #1
 8002062:	4838      	ldr	r0, [pc, #224]	; (8002144 <main+0x39c>)
 8002064:	f000 fc3a 	bl	80028dc <LCD_print>
	  HAL_Delay(2000);
 8002068:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800206c:	f000 ff18 	bl	8002ea0 <HAL_Delay>
	  LCD_clrScr();
 8002070:	f000 fc54 	bl	800291c <LCD_clrScr>

	  HAL_ADC_PollForConversion(&hadc1,1000);
 8002074:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002078:	4817      	ldr	r0, [pc, #92]	; (80020d8 <main+0x330>)
 800207a:	f001 f8bb 	bl	80031f4 <HAL_ADC_PollForConversion>
	  readValue = HAL_ADC_GetValue(&hadc1);
 800207e:	4816      	ldr	r0, [pc, #88]	; (80020d8 <main+0x330>)
 8002080:	f001 f9be 	bl	8003400 <HAL_ADC_GetValue>
 8002084:	4603      	mov	r3, r0
 8002086:	b29a      	uxth	r2, r3
 8002088:	4b2f      	ldr	r3, [pc, #188]	; (8002148 <main+0x3a0>)
 800208a:	801a      	strh	r2, [r3, #0]
	  rawVoltage = (float) readValue * 3.3 * 2 / 4095;
 800208c:	4b2e      	ldr	r3, [pc, #184]	; (8002148 <main+0x3a0>)
 800208e:	881b      	ldrh	r3, [r3, #0]
 8002090:	4618      	mov	r0, r3
 8002092:	f7fe fe1f 	bl	8000cd4 <__aeabi_ui2f>
 8002096:	4603      	mov	r3, r0
 8002098:	4618      	mov	r0, r3
 800209a:	f7fe f9c5 	bl	8000428 <__aeabi_f2d>
 800209e:	a30a      	add	r3, pc, #40	; (adr r3, 80020c8 <main+0x320>)
 80020a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020a4:	f7fe fa18 	bl	80004d8 <__aeabi_dmul>
 80020a8:	4602      	mov	r2, r0
 80020aa:	460b      	mov	r3, r1
 80020ac:	4610      	mov	r0, r2
 80020ae:	4619      	mov	r1, r3
 80020b0:	4602      	mov	r2, r0
 80020b2:	460b      	mov	r3, r1
 80020b4:	f7fe f85a 	bl	800016c <__adddf3>
 80020b8:	4602      	mov	r2, r0
 80020ba:	460b      	mov	r3, r1
 80020bc:	4610      	mov	r0, r2
 80020be:	4619      	mov	r1, r3
 80020c0:	e044      	b.n	800214c <main+0x3a4>
 80020c2:	bf00      	nop
 80020c4:	f3af 8000 	nop.w
 80020c8:	66666666 	.word	0x66666666
 80020cc:	400a6666 	.word	0x400a6666
 80020d0:	2000035c 	.word	0x2000035c
 80020d4:	40010800 	.word	0x40010800
 80020d8:	20000254 	.word	0x20000254
 80020dc:	20000284 	.word	0x20000284
 80020e0:	200003b0 	.word	0x200003b0
 80020e4:	200003b1 	.word	0x200003b1
 80020e8:	200003b2 	.word	0x200003b2
 80020ec:	200003b3 	.word	0x200003b3
 80020f0:	200003b4 	.word	0x200003b4
 80020f4:	40240000 	.word	0x40240000
 80020f8:	200003c0 	.word	0x200003c0
 80020fc:	41100000 	.word	0x41100000
 8002100:	40a00000 	.word	0x40a00000
 8002104:	200003c4 	.word	0x200003c4
 8002108:	200003c8 	.word	0x200003c8
 800210c:	200003cc 	.word	0x200003cc
 8002110:	41200000 	.word	0x41200000
 8002114:	200003cd 	.word	0x200003cd
 8002118:	0800b378 	.word	0x0800b378
 800211c:	0800b388 	.word	0x0800b388
 8002120:	0800b390 	.word	0x0800b390
 8002124:	0800b39c 	.word	0x0800b39c
 8002128:	0800b3a4 	.word	0x0800b3a4
 800212c:	200003d0 	.word	0x200003d0
 8002130:	0800b3b0 	.word	0x0800b3b0
 8002134:	200003d8 	.word	0x200003d8
 8002138:	0800b3b8 	.word	0x0800b3b8
 800213c:	200003d4 	.word	0x200003d4
 8002140:	0800b3c4 	.word	0x0800b3c4
 8002144:	200003e4 	.word	0x200003e4
 8002148:	200003a4 	.word	0x200003a4
 800214c:	a334      	add	r3, pc, #208	; (adr r3, 8002220 <main+0x478>)
 800214e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002152:	f7fe faeb 	bl	800072c <__aeabi_ddiv>
 8002156:	4602      	mov	r2, r0
 8002158:	460b      	mov	r3, r1
 800215a:	4610      	mov	r0, r2
 800215c:	4619      	mov	r1, r3
 800215e:	f7fe fcb3 	bl	8000ac8 <__aeabi_d2f>
 8002162:	4603      	mov	r3, r0
 8002164:	4a30      	ldr	r2, [pc, #192]	; (8002228 <main+0x480>)
 8002166:	6013      	str	r3, [r2, #0]
	  current =(rawVoltage - 2.5)/sensitivity;
 8002168:	4b2f      	ldr	r3, [pc, #188]	; (8002228 <main+0x480>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4618      	mov	r0, r3
 800216e:	f7fe f95b 	bl	8000428 <__aeabi_f2d>
 8002172:	f04f 0200 	mov.w	r2, #0
 8002176:	4b2d      	ldr	r3, [pc, #180]	; (800222c <main+0x484>)
 8002178:	f7fd fff6 	bl	8000168 <__aeabi_dsub>
 800217c:	4602      	mov	r2, r0
 800217e:	460b      	mov	r3, r1
 8002180:	4614      	mov	r4, r2
 8002182:	461d      	mov	r5, r3
 8002184:	4b2a      	ldr	r3, [pc, #168]	; (8002230 <main+0x488>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4618      	mov	r0, r3
 800218a:	f7fe f94d 	bl	8000428 <__aeabi_f2d>
 800218e:	4602      	mov	r2, r0
 8002190:	460b      	mov	r3, r1
 8002192:	4620      	mov	r0, r4
 8002194:	4629      	mov	r1, r5
 8002196:	f7fe fac9 	bl	800072c <__aeabi_ddiv>
 800219a:	4602      	mov	r2, r0
 800219c:	460b      	mov	r3, r1
 800219e:	4610      	mov	r0, r2
 80021a0:	4619      	mov	r1, r3
 80021a2:	f7fe fc91 	bl	8000ac8 <__aeabi_d2f>
 80021a6:	4603      	mov	r3, r0
 80021a8:	4a22      	ldr	r2, [pc, #136]	; (8002234 <main+0x48c>)
 80021aa:	6013      	str	r3, [r2, #0]
	  char corrente[6];
	  LCD_print("Corrente:", 1,1);
 80021ac:	2201      	movs	r2, #1
 80021ae:	2101      	movs	r1, #1
 80021b0:	4821      	ldr	r0, [pc, #132]	; (8002238 <main+0x490>)
 80021b2:	f000 fb93 	bl	80028dc <LCD_print>
	  sprintf(corrente, "%.2f mA", current);
 80021b6:	4b1f      	ldr	r3, [pc, #124]	; (8002234 <main+0x48c>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	4618      	mov	r0, r3
 80021bc:	f7fe f934 	bl	8000428 <__aeabi_f2d>
 80021c0:	4602      	mov	r2, r0
 80021c2:	460b      	mov	r3, r1
 80021c4:	f107 0018 	add.w	r0, r7, #24
 80021c8:	491c      	ldr	r1, [pc, #112]	; (800223c <main+0x494>)
 80021ca:	f004 fd0d 	bl	8006be8 <siprintf>
	  LCD_print(corrente,1,2);
 80021ce:	f107 0318 	add.w	r3, r7, #24
 80021d2:	2202      	movs	r2, #2
 80021d4:	2101      	movs	r1, #1
 80021d6:	4618      	mov	r0, r3
 80021d8:	f000 fb80 	bl	80028dc <LCD_print>

	  char tensao[6];
	  LCD_print("Tensao:", 1,3);
 80021dc:	2203      	movs	r2, #3
 80021de:	2101      	movs	r1, #1
 80021e0:	4817      	ldr	r0, [pc, #92]	; (8002240 <main+0x498>)
 80021e2:	f000 fb7b 	bl	80028dc <LCD_print>
	  sprintf(tensao, "%.2f V", rawVoltage);
 80021e6:	4b10      	ldr	r3, [pc, #64]	; (8002228 <main+0x480>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4618      	mov	r0, r3
 80021ec:	f7fe f91c 	bl	8000428 <__aeabi_f2d>
 80021f0:	4602      	mov	r2, r0
 80021f2:	460b      	mov	r3, r1
 80021f4:	f107 0010 	add.w	r0, r7, #16
 80021f8:	4912      	ldr	r1, [pc, #72]	; (8002244 <main+0x49c>)
 80021fa:	f004 fcf5 	bl	8006be8 <siprintf>
	  LCD_print(tensao,1,4);
 80021fe:	f107 0310 	add.w	r3, r7, #16
 8002202:	2204      	movs	r2, #4
 8002204:	2101      	movs	r1, #1
 8002206:	4618      	mov	r0, r3
 8002208:	f000 fb68 	bl	80028dc <LCD_print>
	  HAL_Delay (2000);
 800220c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002210:	f000 fe46 	bl	8002ea0 <HAL_Delay>
	  LCD_clrScr();
 8002214:	f000 fb82 	bl	800291c <LCD_clrScr>
  {
 8002218:	e5fc      	b.n	8001e14 <main+0x6c>
 800221a:	bf00      	nop
 800221c:	f3af 8000 	nop.w
 8002220:	00000000 	.word	0x00000000
 8002224:	40affe00 	.word	0x40affe00
 8002228:	200003a8 	.word	0x200003a8
 800222c:	40040000 	.word	0x40040000
 8002230:	20000000 	.word	0x20000000
 8002234:	200003ac 	.word	0x200003ac
 8002238:	0800b3cc 	.word	0x0800b3cc
 800223c:	0800b3d8 	.word	0x0800b3d8
 8002240:	0800b3e0 	.word	0x0800b3e0
 8002244:	0800b3e8 	.word	0x0800b3e8

08002248 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b094      	sub	sp, #80	; 0x50
 800224c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800224e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002252:	2228      	movs	r2, #40	; 0x28
 8002254:	2100      	movs	r1, #0
 8002256:	4618      	mov	r0, r3
 8002258:	f004 fd29 	bl	8006cae <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800225c:	f107 0314 	add.w	r3, r7, #20
 8002260:	2200      	movs	r2, #0
 8002262:	601a      	str	r2, [r3, #0]
 8002264:	605a      	str	r2, [r3, #4]
 8002266:	609a      	str	r2, [r3, #8]
 8002268:	60da      	str	r2, [r3, #12]
 800226a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800226c:	1d3b      	adds	r3, r7, #4
 800226e:	2200      	movs	r2, #0
 8002270:	601a      	str	r2, [r3, #0]
 8002272:	605a      	str	r2, [r3, #4]
 8002274:	609a      	str	r2, [r3, #8]
 8002276:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002278:	2301      	movs	r3, #1
 800227a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800227c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002280:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002282:	2300      	movs	r3, #0
 8002284:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002286:	2301      	movs	r3, #1
 8002288:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800228a:	2302      	movs	r3, #2
 800228c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800228e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002292:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002294:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002298:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800229a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800229e:	4618      	mov	r0, r3
 80022a0:	f002 fd40 	bl	8004d24 <HAL_RCC_OscConfig>
 80022a4:	4603      	mov	r3, r0
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d001      	beq.n	80022ae <SystemClock_Config+0x66>
  {
    Error_Handler();
 80022aa:	f000 f9b1 	bl	8002610 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80022ae:	230f      	movs	r3, #15
 80022b0:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80022b2:	2302      	movs	r3, #2
 80022b4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80022b6:	2300      	movs	r3, #0
 80022b8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80022ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80022be:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80022c0:	2300      	movs	r3, #0
 80022c2:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80022c4:	f107 0314 	add.w	r3, r7, #20
 80022c8:	2102      	movs	r1, #2
 80022ca:	4618      	mov	r0, r3
 80022cc:	f002 ffac 	bl	8005228 <HAL_RCC_ClockConfig>
 80022d0:	4603      	mov	r3, r0
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d001      	beq.n	80022da <SystemClock_Config+0x92>
  {
    Error_Handler();
 80022d6:	f000 f99b 	bl	8002610 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80022da:	2302      	movs	r3, #2
 80022dc:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80022de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80022e2:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022e4:	1d3b      	adds	r3, r7, #4
 80022e6:	4618      	mov	r0, r3
 80022e8:	f003 f92c 	bl	8005544 <HAL_RCCEx_PeriphCLKConfig>
 80022ec:	4603      	mov	r3, r0
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d001      	beq.n	80022f6 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80022f2:	f000 f98d 	bl	8002610 <Error_Handler>
  }
}
 80022f6:	bf00      	nop
 80022f8:	3750      	adds	r7, #80	; 0x50
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
	...

08002300 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b084      	sub	sp, #16
 8002304:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002306:	1d3b      	adds	r3, r7, #4
 8002308:	2200      	movs	r2, #0
 800230a:	601a      	str	r2, [r3, #0]
 800230c:	605a      	str	r2, [r3, #4]
 800230e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8002310:	4b18      	ldr	r3, [pc, #96]	; (8002374 <MX_ADC1_Init+0x74>)
 8002312:	4a19      	ldr	r2, [pc, #100]	; (8002378 <MX_ADC1_Init+0x78>)
 8002314:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002316:	4b17      	ldr	r3, [pc, #92]	; (8002374 <MX_ADC1_Init+0x74>)
 8002318:	2200      	movs	r2, #0
 800231a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800231c:	4b15      	ldr	r3, [pc, #84]	; (8002374 <MX_ADC1_Init+0x74>)
 800231e:	2201      	movs	r2, #1
 8002320:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002322:	4b14      	ldr	r3, [pc, #80]	; (8002374 <MX_ADC1_Init+0x74>)
 8002324:	2200      	movs	r2, #0
 8002326:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002328:	4b12      	ldr	r3, [pc, #72]	; (8002374 <MX_ADC1_Init+0x74>)
 800232a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800232e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002330:	4b10      	ldr	r3, [pc, #64]	; (8002374 <MX_ADC1_Init+0x74>)
 8002332:	2200      	movs	r2, #0
 8002334:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8002336:	4b0f      	ldr	r3, [pc, #60]	; (8002374 <MX_ADC1_Init+0x74>)
 8002338:	2201      	movs	r2, #1
 800233a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800233c:	480d      	ldr	r0, [pc, #52]	; (8002374 <MX_ADC1_Init+0x74>)
 800233e:	f000 fdd3 	bl	8002ee8 <HAL_ADC_Init>
 8002342:	4603      	mov	r3, r0
 8002344:	2b00      	cmp	r3, #0
 8002346:	d001      	beq.n	800234c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8002348:	f000 f962 	bl	8002610 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800234c:	2309      	movs	r3, #9
 800234e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002350:	2301      	movs	r3, #1
 8002352:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8002354:	2300      	movs	r3, #0
 8002356:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002358:	1d3b      	adds	r3, r7, #4
 800235a:	4619      	mov	r1, r3
 800235c:	4805      	ldr	r0, [pc, #20]	; (8002374 <MX_ADC1_Init+0x74>)
 800235e:	f001 f85b 	bl	8003418 <HAL_ADC_ConfigChannel>
 8002362:	4603      	mov	r3, r0
 8002364:	2b00      	cmp	r3, #0
 8002366:	d001      	beq.n	800236c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8002368:	f000 f952 	bl	8002610 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800236c:	bf00      	nop
 800236e:	3710      	adds	r7, #16
 8002370:	46bd      	mov	sp, r7
 8002372:	bd80      	pop	{r7, pc}
 8002374:	20000254 	.word	0x20000254
 8002378:	40012400 	.word	0x40012400

0800237c <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b084      	sub	sp, #16
 8002380:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002382:	1d3b      	adds	r3, r7, #4
 8002384:	2200      	movs	r2, #0
 8002386:	601a      	str	r2, [r3, #0]
 8002388:	605a      	str	r2, [r3, #4]
 800238a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800238c:	4b18      	ldr	r3, [pc, #96]	; (80023f0 <MX_ADC2_Init+0x74>)
 800238e:	4a19      	ldr	r2, [pc, #100]	; (80023f4 <MX_ADC2_Init+0x78>)
 8002390:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002392:	4b17      	ldr	r3, [pc, #92]	; (80023f0 <MX_ADC2_Init+0x74>)
 8002394:	2200      	movs	r2, #0
 8002396:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8002398:	4b15      	ldr	r3, [pc, #84]	; (80023f0 <MX_ADC2_Init+0x74>)
 800239a:	2201      	movs	r2, #1
 800239c:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800239e:	4b14      	ldr	r3, [pc, #80]	; (80023f0 <MX_ADC2_Init+0x74>)
 80023a0:	2200      	movs	r2, #0
 80023a2:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80023a4:	4b12      	ldr	r3, [pc, #72]	; (80023f0 <MX_ADC2_Init+0x74>)
 80023a6:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80023aa:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80023ac:	4b10      	ldr	r3, [pc, #64]	; (80023f0 <MX_ADC2_Init+0x74>)
 80023ae:	2200      	movs	r2, #0
 80023b0:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 80023b2:	4b0f      	ldr	r3, [pc, #60]	; (80023f0 <MX_ADC2_Init+0x74>)
 80023b4:	2201      	movs	r2, #1
 80023b6:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80023b8:	480d      	ldr	r0, [pc, #52]	; (80023f0 <MX_ADC2_Init+0x74>)
 80023ba:	f000 fd95 	bl	8002ee8 <HAL_ADC_Init>
 80023be:	4603      	mov	r3, r0
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d001      	beq.n	80023c8 <MX_ADC2_Init+0x4c>
  {
    Error_Handler();
 80023c4:	f000 f924 	bl	8002610 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80023c8:	2309      	movs	r3, #9
 80023ca:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80023cc:	2301      	movs	r3, #1
 80023ce:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80023d0:	2300      	movs	r3, #0
 80023d2:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80023d4:	1d3b      	adds	r3, r7, #4
 80023d6:	4619      	mov	r1, r3
 80023d8:	4805      	ldr	r0, [pc, #20]	; (80023f0 <MX_ADC2_Init+0x74>)
 80023da:	f001 f81d 	bl	8003418 <HAL_ADC_ConfigChannel>
 80023de:	4603      	mov	r3, r0
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d001      	beq.n	80023e8 <MX_ADC2_Init+0x6c>
  {
    Error_Handler();
 80023e4:	f000 f914 	bl	8002610 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80023e8:	bf00      	nop
 80023ea:	3710      	adds	r7, #16
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bd80      	pop	{r7, pc}
 80023f0:	20000284 	.word	0x20000284
 80023f4:	40012800 	.word	0x40012800

080023f8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80023fc:	4b12      	ldr	r3, [pc, #72]	; (8002448 <MX_I2C1_Init+0x50>)
 80023fe:	4a13      	ldr	r2, [pc, #76]	; (800244c <MX_I2C1_Init+0x54>)
 8002400:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002402:	4b11      	ldr	r3, [pc, #68]	; (8002448 <MX_I2C1_Init+0x50>)
 8002404:	4a12      	ldr	r2, [pc, #72]	; (8002450 <MX_I2C1_Init+0x58>)
 8002406:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002408:	4b0f      	ldr	r3, [pc, #60]	; (8002448 <MX_I2C1_Init+0x50>)
 800240a:	2200      	movs	r2, #0
 800240c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800240e:	4b0e      	ldr	r3, [pc, #56]	; (8002448 <MX_I2C1_Init+0x50>)
 8002410:	2200      	movs	r2, #0
 8002412:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002414:	4b0c      	ldr	r3, [pc, #48]	; (8002448 <MX_I2C1_Init+0x50>)
 8002416:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800241a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800241c:	4b0a      	ldr	r3, [pc, #40]	; (8002448 <MX_I2C1_Init+0x50>)
 800241e:	2200      	movs	r2, #0
 8002420:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002422:	4b09      	ldr	r3, [pc, #36]	; (8002448 <MX_I2C1_Init+0x50>)
 8002424:	2200      	movs	r2, #0
 8002426:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002428:	4b07      	ldr	r3, [pc, #28]	; (8002448 <MX_I2C1_Init+0x50>)
 800242a:	2200      	movs	r2, #0
 800242c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800242e:	4b06      	ldr	r3, [pc, #24]	; (8002448 <MX_I2C1_Init+0x50>)
 8002430:	2200      	movs	r2, #0
 8002432:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002434:	4804      	ldr	r0, [pc, #16]	; (8002448 <MX_I2C1_Init+0x50>)
 8002436:	f001 fc1b 	bl	8003c70 <HAL_I2C_Init>
 800243a:	4603      	mov	r3, r0
 800243c:	2b00      	cmp	r3, #0
 800243e:	d001      	beq.n	8002444 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002440:	f000 f8e6 	bl	8002610 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002444:	bf00      	nop
 8002446:	bd80      	pop	{r7, pc}
 8002448:	200002b4 	.word	0x200002b4
 800244c:	40005400 	.word	0x40005400
 8002450:	000186a0 	.word	0x000186a0

08002454 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002458:	4b12      	ldr	r3, [pc, #72]	; (80024a4 <MX_I2C2_Init+0x50>)
 800245a:	4a13      	ldr	r2, [pc, #76]	; (80024a8 <MX_I2C2_Init+0x54>)
 800245c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800245e:	4b11      	ldr	r3, [pc, #68]	; (80024a4 <MX_I2C2_Init+0x50>)
 8002460:	4a12      	ldr	r2, [pc, #72]	; (80024ac <MX_I2C2_Init+0x58>)
 8002462:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002464:	4b0f      	ldr	r3, [pc, #60]	; (80024a4 <MX_I2C2_Init+0x50>)
 8002466:	2200      	movs	r2, #0
 8002468:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800246a:	4b0e      	ldr	r3, [pc, #56]	; (80024a4 <MX_I2C2_Init+0x50>)
 800246c:	2200      	movs	r2, #0
 800246e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002470:	4b0c      	ldr	r3, [pc, #48]	; (80024a4 <MX_I2C2_Init+0x50>)
 8002472:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002476:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002478:	4b0a      	ldr	r3, [pc, #40]	; (80024a4 <MX_I2C2_Init+0x50>)
 800247a:	2200      	movs	r2, #0
 800247c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800247e:	4b09      	ldr	r3, [pc, #36]	; (80024a4 <MX_I2C2_Init+0x50>)
 8002480:	2200      	movs	r2, #0
 8002482:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002484:	4b07      	ldr	r3, [pc, #28]	; (80024a4 <MX_I2C2_Init+0x50>)
 8002486:	2200      	movs	r2, #0
 8002488:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800248a:	4b06      	ldr	r3, [pc, #24]	; (80024a4 <MX_I2C2_Init+0x50>)
 800248c:	2200      	movs	r2, #0
 800248e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002490:	4804      	ldr	r0, [pc, #16]	; (80024a4 <MX_I2C2_Init+0x50>)
 8002492:	f001 fbed 	bl	8003c70 <HAL_I2C_Init>
 8002496:	4603      	mov	r3, r0
 8002498:	2b00      	cmp	r3, #0
 800249a:	d001      	beq.n	80024a0 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800249c:	f000 f8b8 	bl	8002610 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80024a0:	bf00      	nop
 80024a2:	bd80      	pop	{r7, pc}
 80024a4:	20000308 	.word	0x20000308
 80024a8:	40005800 	.word	0x40005800
 80024ac:	000186a0 	.word	0x000186a0

080024b0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b086      	sub	sp, #24
 80024b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024b6:	f107 0308 	add.w	r3, r7, #8
 80024ba:	2200      	movs	r2, #0
 80024bc:	601a      	str	r2, [r3, #0]
 80024be:	605a      	str	r2, [r3, #4]
 80024c0:	609a      	str	r2, [r3, #8]
 80024c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024c4:	463b      	mov	r3, r7
 80024c6:	2200      	movs	r2, #0
 80024c8:	601a      	str	r2, [r3, #0]
 80024ca:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80024cc:	4b1e      	ldr	r3, [pc, #120]	; (8002548 <MX_TIM1_Init+0x98>)
 80024ce:	4a1f      	ldr	r2, [pc, #124]	; (800254c <MX_TIM1_Init+0x9c>)
 80024d0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 80024d2:	4b1d      	ldr	r3, [pc, #116]	; (8002548 <MX_TIM1_Init+0x98>)
 80024d4:	2247      	movs	r2, #71	; 0x47
 80024d6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024d8:	4b1b      	ldr	r3, [pc, #108]	; (8002548 <MX_TIM1_Init+0x98>)
 80024da:	2200      	movs	r2, #0
 80024dc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80024de:	4b1a      	ldr	r3, [pc, #104]	; (8002548 <MX_TIM1_Init+0x98>)
 80024e0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80024e4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024e6:	4b18      	ldr	r3, [pc, #96]	; (8002548 <MX_TIM1_Init+0x98>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80024ec:	4b16      	ldr	r3, [pc, #88]	; (8002548 <MX_TIM1_Init+0x98>)
 80024ee:	2200      	movs	r2, #0
 80024f0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024f2:	4b15      	ldr	r3, [pc, #84]	; (8002548 <MX_TIM1_Init+0x98>)
 80024f4:	2200      	movs	r2, #0
 80024f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80024f8:	4813      	ldr	r0, [pc, #76]	; (8002548 <MX_TIM1_Init+0x98>)
 80024fa:	f003 f98f 	bl	800581c <HAL_TIM_Base_Init>
 80024fe:	4603      	mov	r3, r0
 8002500:	2b00      	cmp	r3, #0
 8002502:	d001      	beq.n	8002508 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8002504:	f000 f884 	bl	8002610 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002508:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800250c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800250e:	f107 0308 	add.w	r3, r7, #8
 8002512:	4619      	mov	r1, r3
 8002514:	480c      	ldr	r0, [pc, #48]	; (8002548 <MX_TIM1_Init+0x98>)
 8002516:	f003 fa1b 	bl	8005950 <HAL_TIM_ConfigClockSource>
 800251a:	4603      	mov	r3, r0
 800251c:	2b00      	cmp	r3, #0
 800251e:	d001      	beq.n	8002524 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8002520:	f000 f876 	bl	8002610 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002524:	2300      	movs	r3, #0
 8002526:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002528:	2300      	movs	r3, #0
 800252a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800252c:	463b      	mov	r3, r7
 800252e:	4619      	mov	r1, r3
 8002530:	4805      	ldr	r0, [pc, #20]	; (8002548 <MX_TIM1_Init+0x98>)
 8002532:	f003 fbcd 	bl	8005cd0 <HAL_TIMEx_MasterConfigSynchronization>
 8002536:	4603      	mov	r3, r0
 8002538:	2b00      	cmp	r3, #0
 800253a:	d001      	beq.n	8002540 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800253c:	f000 f868 	bl	8002610 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002540:	bf00      	nop
 8002542:	3718      	adds	r7, #24
 8002544:	46bd      	mov	sp, r7
 8002546:	bd80      	pop	{r7, pc}
 8002548:	2000035c 	.word	0x2000035c
 800254c:	40012c00 	.word	0x40012c00

08002550 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b088      	sub	sp, #32
 8002554:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002556:	f107 0310 	add.w	r3, r7, #16
 800255a:	2200      	movs	r2, #0
 800255c:	601a      	str	r2, [r3, #0]
 800255e:	605a      	str	r2, [r3, #4]
 8002560:	609a      	str	r2, [r3, #8]
 8002562:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002564:	4b27      	ldr	r3, [pc, #156]	; (8002604 <MX_GPIO_Init+0xb4>)
 8002566:	699b      	ldr	r3, [r3, #24]
 8002568:	4a26      	ldr	r2, [pc, #152]	; (8002604 <MX_GPIO_Init+0xb4>)
 800256a:	f043 0320 	orr.w	r3, r3, #32
 800256e:	6193      	str	r3, [r2, #24]
 8002570:	4b24      	ldr	r3, [pc, #144]	; (8002604 <MX_GPIO_Init+0xb4>)
 8002572:	699b      	ldr	r3, [r3, #24]
 8002574:	f003 0320 	and.w	r3, r3, #32
 8002578:	60fb      	str	r3, [r7, #12]
 800257a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800257c:	4b21      	ldr	r3, [pc, #132]	; (8002604 <MX_GPIO_Init+0xb4>)
 800257e:	699b      	ldr	r3, [r3, #24]
 8002580:	4a20      	ldr	r2, [pc, #128]	; (8002604 <MX_GPIO_Init+0xb4>)
 8002582:	f043 0304 	orr.w	r3, r3, #4
 8002586:	6193      	str	r3, [r2, #24]
 8002588:	4b1e      	ldr	r3, [pc, #120]	; (8002604 <MX_GPIO_Init+0xb4>)
 800258a:	699b      	ldr	r3, [r3, #24]
 800258c:	f003 0304 	and.w	r3, r3, #4
 8002590:	60bb      	str	r3, [r7, #8]
 8002592:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002594:	4b1b      	ldr	r3, [pc, #108]	; (8002604 <MX_GPIO_Init+0xb4>)
 8002596:	699b      	ldr	r3, [r3, #24]
 8002598:	4a1a      	ldr	r2, [pc, #104]	; (8002604 <MX_GPIO_Init+0xb4>)
 800259a:	f043 0308 	orr.w	r3, r3, #8
 800259e:	6193      	str	r3, [r2, #24]
 80025a0:	4b18      	ldr	r3, [pc, #96]	; (8002604 <MX_GPIO_Init+0xb4>)
 80025a2:	699b      	ldr	r3, [r3, #24]
 80025a4:	f003 0308 	and.w	r3, r3, #8
 80025a8:	607b      	str	r3, [r7, #4]
 80025aa:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 80025ac:	2200      	movs	r2, #0
 80025ae:	21f8      	movs	r1, #248	; 0xf8
 80025b0:	4815      	ldr	r0, [pc, #84]	; (8002608 <MX_GPIO_Init+0xb8>)
 80025b2:	f001 fb44 	bl	8003c3e <HAL_GPIO_WritePin>
                          |GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 80025b6:	2200      	movs	r2, #0
 80025b8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80025bc:	4813      	ldr	r0, [pc, #76]	; (800260c <MX_GPIO_Init+0xbc>)
 80025be:	f001 fb3e 	bl	8003c3e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA3 PA4 PA5 PA6
                           PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 80025c2:	23f8      	movs	r3, #248	; 0xf8
 80025c4:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025c6:	2301      	movs	r3, #1
 80025c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ca:	2300      	movs	r3, #0
 80025cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025ce:	2302      	movs	r3, #2
 80025d0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025d2:	f107 0310 	add.w	r3, r7, #16
 80025d6:	4619      	mov	r1, r3
 80025d8:	480b      	ldr	r0, [pc, #44]	; (8002608 <MX_GPIO_Init+0xb8>)
 80025da:	f001 f995 	bl	8003908 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80025de:	f44f 7300 	mov.w	r3, #512	; 0x200
 80025e2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025e4:	2301      	movs	r3, #1
 80025e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025e8:	2300      	movs	r3, #0
 80025ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025ec:	2302      	movs	r3, #2
 80025ee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025f0:	f107 0310 	add.w	r3, r7, #16
 80025f4:	4619      	mov	r1, r3
 80025f6:	4805      	ldr	r0, [pc, #20]	; (800260c <MX_GPIO_Init+0xbc>)
 80025f8:	f001 f986 	bl	8003908 <HAL_GPIO_Init>

}
 80025fc:	bf00      	nop
 80025fe:	3720      	adds	r7, #32
 8002600:	46bd      	mov	sp, r7
 8002602:	bd80      	pop	{r7, pc}
 8002604:	40021000 	.word	0x40021000
 8002608:	40010800 	.word	0x40010800
 800260c:	40010c00 	.word	0x40010c00

08002610 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002610:	b480      	push	{r7}
 8002612:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002614:	b672      	cpsid	i
}
 8002616:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002618:	e7fe      	b.n	8002618 <Error_Handler+0x8>
	...

0800261c <LCD_setRST>:
/*
 * @brief Set functions for GPIO pins used
 * @param PORT: port of the pin used
 * @param PIN: pin of the pin used
 */
void LCD_setRST(GPIO_TypeDef* PORT, uint16_t PIN){
 800261c:	b480      	push	{r7}
 800261e:	b083      	sub	sp, #12
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
 8002624:	460b      	mov	r3, r1
 8002626:	807b      	strh	r3, [r7, #2]
	lcd_gpio.RSTPORT = PORT;
 8002628:	4a05      	ldr	r2, [pc, #20]	; (8002640 <LCD_setRST+0x24>)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6013      	str	r3, [r2, #0]
	lcd_gpio.RSTPIN = PIN;
 800262e:	4a04      	ldr	r2, [pc, #16]	; (8002640 <LCD_setRST+0x24>)
 8002630:	887b      	ldrh	r3, [r7, #2]
 8002632:	8093      	strh	r3, [r2, #4]
}
 8002634:	bf00      	nop
 8002636:	370c      	adds	r7, #12
 8002638:	46bd      	mov	sp, r7
 800263a:	bc80      	pop	{r7}
 800263c:	4770      	bx	lr
 800263e:	bf00      	nop
 8002640:	200005ec 	.word	0x200005ec

08002644 <LCD_setCE>:

void LCD_setCE(GPIO_TypeDef* PORT, uint16_t PIN){
 8002644:	b480      	push	{r7}
 8002646:	b083      	sub	sp, #12
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
 800264c:	460b      	mov	r3, r1
 800264e:	807b      	strh	r3, [r7, #2]
	lcd_gpio.CEPORT = PORT;
 8002650:	4a05      	ldr	r2, [pc, #20]	; (8002668 <LCD_setCE+0x24>)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6093      	str	r3, [r2, #8]
	lcd_gpio.CEPIN = PIN;
 8002656:	4a04      	ldr	r2, [pc, #16]	; (8002668 <LCD_setCE+0x24>)
 8002658:	887b      	ldrh	r3, [r7, #2]
 800265a:	8193      	strh	r3, [r2, #12]
}
 800265c:	bf00      	nop
 800265e:	370c      	adds	r7, #12
 8002660:	46bd      	mov	sp, r7
 8002662:	bc80      	pop	{r7}
 8002664:	4770      	bx	lr
 8002666:	bf00      	nop
 8002668:	200005ec 	.word	0x200005ec

0800266c <LCD_setDC>:

void LCD_setDC(GPIO_TypeDef* PORT, uint16_t PIN){
 800266c:	b480      	push	{r7}
 800266e:	b083      	sub	sp, #12
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
 8002674:	460b      	mov	r3, r1
 8002676:	807b      	strh	r3, [r7, #2]
	lcd_gpio.DCPORT = PORT;
 8002678:	4a05      	ldr	r2, [pc, #20]	; (8002690 <LCD_setDC+0x24>)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6113      	str	r3, [r2, #16]
	lcd_gpio.DCPIN = PIN;
 800267e:	4a04      	ldr	r2, [pc, #16]	; (8002690 <LCD_setDC+0x24>)
 8002680:	887b      	ldrh	r3, [r7, #2]
 8002682:	8293      	strh	r3, [r2, #20]
}
 8002684:	bf00      	nop
 8002686:	370c      	adds	r7, #12
 8002688:	46bd      	mov	sp, r7
 800268a:	bc80      	pop	{r7}
 800268c:	4770      	bx	lr
 800268e:	bf00      	nop
 8002690:	200005ec 	.word	0x200005ec

08002694 <LCD_setDIN>:
void LCD_setDIN(GPIO_TypeDef* PORT, uint16_t PIN){
 8002694:	b480      	push	{r7}
 8002696:	b083      	sub	sp, #12
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
 800269c:	460b      	mov	r3, r1
 800269e:	807b      	strh	r3, [r7, #2]
	lcd_gpio.DINPORT = PORT;
 80026a0:	4a05      	ldr	r2, [pc, #20]	; (80026b8 <LCD_setDIN+0x24>)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6193      	str	r3, [r2, #24]
	lcd_gpio.DINPIN = PIN;
 80026a6:	4a04      	ldr	r2, [pc, #16]	; (80026b8 <LCD_setDIN+0x24>)
 80026a8:	887b      	ldrh	r3, [r7, #2]
 80026aa:	8393      	strh	r3, [r2, #28]
}
 80026ac:	bf00      	nop
 80026ae:	370c      	adds	r7, #12
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bc80      	pop	{r7}
 80026b4:	4770      	bx	lr
 80026b6:	bf00      	nop
 80026b8:	200005ec 	.word	0x200005ec

080026bc <LCD_setCLK>:

void LCD_setCLK(GPIO_TypeDef* PORT, uint16_t PIN){
 80026bc:	b480      	push	{r7}
 80026be:	b083      	sub	sp, #12
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
 80026c4:	460b      	mov	r3, r1
 80026c6:	807b      	strh	r3, [r7, #2]
	lcd_gpio.CLKPORT = PORT;
 80026c8:	4a05      	ldr	r2, [pc, #20]	; (80026e0 <LCD_setCLK+0x24>)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6213      	str	r3, [r2, #32]
	lcd_gpio.CLKPIN = PIN;
 80026ce:	4a04      	ldr	r2, [pc, #16]	; (80026e0 <LCD_setCLK+0x24>)
 80026d0:	887b      	ldrh	r3, [r7, #2]
 80026d2:	8493      	strh	r3, [r2, #36]	; 0x24
}
 80026d4:	bf00      	nop
 80026d6:	370c      	adds	r7, #12
 80026d8:	46bd      	mov	sp, r7
 80026da:	bc80      	pop	{r7}
 80026dc:	4770      	bx	lr
 80026de:	bf00      	nop
 80026e0:	200005ec 	.word	0x200005ec

080026e4 <LCD_send>:

/*
 * @brief Send information to the LCD using configured GPIOs
 * @param val: value to be sent
 */
void LCD_send(uint8_t val){
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b084      	sub	sp, #16
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	4603      	mov	r3, r0
 80026ec:	71fb      	strb	r3, [r7, #7]
  uint8_t i;

  for(i = 0; i < 8; i++){
 80026ee:	2300      	movs	r3, #0
 80026f0:	73fb      	strb	r3, [r7, #15]
 80026f2:	e026      	b.n	8002742 <LCD_send+0x5e>
    HAL_GPIO_WritePin(lcd_gpio.DINPORT, lcd_gpio.DINPIN, !!(val & (1 << (7 - i))));
 80026f4:	4b17      	ldr	r3, [pc, #92]	; (8002754 <LCD_send+0x70>)
 80026f6:	6998      	ldr	r0, [r3, #24]
 80026f8:	4b16      	ldr	r3, [pc, #88]	; (8002754 <LCD_send+0x70>)
 80026fa:	8b99      	ldrh	r1, [r3, #28]
 80026fc:	79fa      	ldrb	r2, [r7, #7]
 80026fe:	7bfb      	ldrb	r3, [r7, #15]
 8002700:	f1c3 0307 	rsb	r3, r3, #7
 8002704:	fa42 f303 	asr.w	r3, r2, r3
 8002708:	f003 0301 	and.w	r3, r3, #1
 800270c:	2b00      	cmp	r3, #0
 800270e:	bf14      	ite	ne
 8002710:	2301      	movne	r3, #1
 8002712:	2300      	moveq	r3, #0
 8002714:	b2db      	uxtb	r3, r3
 8002716:	461a      	mov	r2, r3
 8002718:	f001 fa91 	bl	8003c3e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(lcd_gpio.CLKPORT, lcd_gpio.CLKPIN, GPIO_PIN_SET);
 800271c:	4b0d      	ldr	r3, [pc, #52]	; (8002754 <LCD_send+0x70>)
 800271e:	6a1b      	ldr	r3, [r3, #32]
 8002720:	4a0c      	ldr	r2, [pc, #48]	; (8002754 <LCD_send+0x70>)
 8002722:	8c91      	ldrh	r1, [r2, #36]	; 0x24
 8002724:	2201      	movs	r2, #1
 8002726:	4618      	mov	r0, r3
 8002728:	f001 fa89 	bl	8003c3e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(lcd_gpio.CLKPORT, lcd_gpio.CLKPIN, GPIO_PIN_RESET);
 800272c:	4b09      	ldr	r3, [pc, #36]	; (8002754 <LCD_send+0x70>)
 800272e:	6a1b      	ldr	r3, [r3, #32]
 8002730:	4a08      	ldr	r2, [pc, #32]	; (8002754 <LCD_send+0x70>)
 8002732:	8c91      	ldrh	r1, [r2, #36]	; 0x24
 8002734:	2200      	movs	r2, #0
 8002736:	4618      	mov	r0, r3
 8002738:	f001 fa81 	bl	8003c3e <HAL_GPIO_WritePin>
  for(i = 0; i < 8; i++){
 800273c:	7bfb      	ldrb	r3, [r7, #15]
 800273e:	3301      	adds	r3, #1
 8002740:	73fb      	strb	r3, [r7, #15]
 8002742:	7bfb      	ldrb	r3, [r7, #15]
 8002744:	2b07      	cmp	r3, #7
 8002746:	d9d5      	bls.n	80026f4 <LCD_send+0x10>
  }
}
 8002748:	bf00      	nop
 800274a:	bf00      	nop
 800274c:	3710      	adds	r7, #16
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
 8002752:	bf00      	nop
 8002754:	200005ec 	.word	0x200005ec

08002758 <LCD_write>:
/*
 * @brief Writes some data into the LCD
 * @param data: data to be written
 * @param mode: command or data
 */
void LCD_write(uint8_t data, uint8_t mode){
 8002758:	b580      	push	{r7, lr}
 800275a:	b082      	sub	sp, #8
 800275c:	af00      	add	r7, sp, #0
 800275e:	4603      	mov	r3, r0
 8002760:	460a      	mov	r2, r1
 8002762:	71fb      	strb	r3, [r7, #7]
 8002764:	4613      	mov	r3, r2
 8002766:	71bb      	strb	r3, [r7, #6]
  if(mode == LCD_COMMAND){
 8002768:	79bb      	ldrb	r3, [r7, #6]
 800276a:	2b00      	cmp	r3, #0
 800276c:	d11c      	bne.n	80027a8 <LCD_write+0x50>
    HAL_GPIO_WritePin(lcd_gpio.DCPORT, lcd_gpio.DCPIN, GPIO_PIN_RESET);
 800276e:	4b1e      	ldr	r3, [pc, #120]	; (80027e8 <LCD_write+0x90>)
 8002770:	691b      	ldr	r3, [r3, #16]
 8002772:	4a1d      	ldr	r2, [pc, #116]	; (80027e8 <LCD_write+0x90>)
 8002774:	8a91      	ldrh	r1, [r2, #20]
 8002776:	2200      	movs	r2, #0
 8002778:	4618      	mov	r0, r3
 800277a:	f001 fa60 	bl	8003c3e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(lcd_gpio.CEPORT, lcd_gpio.CEPIN, GPIO_PIN_RESET);
 800277e:	4b1a      	ldr	r3, [pc, #104]	; (80027e8 <LCD_write+0x90>)
 8002780:	689b      	ldr	r3, [r3, #8]
 8002782:	4a19      	ldr	r2, [pc, #100]	; (80027e8 <LCD_write+0x90>)
 8002784:	8991      	ldrh	r1, [r2, #12]
 8002786:	2200      	movs	r2, #0
 8002788:	4618      	mov	r0, r3
 800278a:	f001 fa58 	bl	8003c3e <HAL_GPIO_WritePin>
    LCD_send(data);
 800278e:	79fb      	ldrb	r3, [r7, #7]
 8002790:	4618      	mov	r0, r3
 8002792:	f7ff ffa7 	bl	80026e4 <LCD_send>
    HAL_GPIO_WritePin(lcd_gpio.CEPORT, lcd_gpio.CEPIN, GPIO_PIN_SET);
 8002796:	4b14      	ldr	r3, [pc, #80]	; (80027e8 <LCD_write+0x90>)
 8002798:	689b      	ldr	r3, [r3, #8]
 800279a:	4a13      	ldr	r2, [pc, #76]	; (80027e8 <LCD_write+0x90>)
 800279c:	8991      	ldrh	r1, [r2, #12]
 800279e:	2201      	movs	r2, #1
 80027a0:	4618      	mov	r0, r3
 80027a2:	f001 fa4c 	bl	8003c3e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(lcd_gpio.DCPORT, lcd_gpio.DCPIN, GPIO_PIN_SET);
    HAL_GPIO_WritePin(lcd_gpio.CEPORT, lcd_gpio.CEPIN, GPIO_PIN_RESET);
    LCD_send(data);
    HAL_GPIO_WritePin(lcd_gpio.CEPORT, lcd_gpio.CEPIN, GPIO_PIN_SET);
  }
}
 80027a6:	e01b      	b.n	80027e0 <LCD_write+0x88>
    HAL_GPIO_WritePin(lcd_gpio.DCPORT, lcd_gpio.DCPIN, GPIO_PIN_SET);
 80027a8:	4b0f      	ldr	r3, [pc, #60]	; (80027e8 <LCD_write+0x90>)
 80027aa:	691b      	ldr	r3, [r3, #16]
 80027ac:	4a0e      	ldr	r2, [pc, #56]	; (80027e8 <LCD_write+0x90>)
 80027ae:	8a91      	ldrh	r1, [r2, #20]
 80027b0:	2201      	movs	r2, #1
 80027b2:	4618      	mov	r0, r3
 80027b4:	f001 fa43 	bl	8003c3e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(lcd_gpio.CEPORT, lcd_gpio.CEPIN, GPIO_PIN_RESET);
 80027b8:	4b0b      	ldr	r3, [pc, #44]	; (80027e8 <LCD_write+0x90>)
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	4a0a      	ldr	r2, [pc, #40]	; (80027e8 <LCD_write+0x90>)
 80027be:	8991      	ldrh	r1, [r2, #12]
 80027c0:	2200      	movs	r2, #0
 80027c2:	4618      	mov	r0, r3
 80027c4:	f001 fa3b 	bl	8003c3e <HAL_GPIO_WritePin>
    LCD_send(data);
 80027c8:	79fb      	ldrb	r3, [r7, #7]
 80027ca:	4618      	mov	r0, r3
 80027cc:	f7ff ff8a 	bl	80026e4 <LCD_send>
    HAL_GPIO_WritePin(lcd_gpio.CEPORT, lcd_gpio.CEPIN, GPIO_PIN_SET);
 80027d0:	4b05      	ldr	r3, [pc, #20]	; (80027e8 <LCD_write+0x90>)
 80027d2:	689b      	ldr	r3, [r3, #8]
 80027d4:	4a04      	ldr	r2, [pc, #16]	; (80027e8 <LCD_write+0x90>)
 80027d6:	8991      	ldrh	r1, [r2, #12]
 80027d8:	2201      	movs	r2, #1
 80027da:	4618      	mov	r0, r3
 80027dc:	f001 fa2f 	bl	8003c3e <HAL_GPIO_WritePin>
}
 80027e0:	bf00      	nop
 80027e2:	3708      	adds	r7, #8
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd80      	pop	{r7, pc}
 80027e8:	200005ec 	.word	0x200005ec

080027ec <LCD_init>:

/*
 * @brief Initialize the LCD using predetermined values
 */
void LCD_init(){
 80027ec:	b580      	push	{r7, lr}
 80027ee:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(lcd_gpio.RSTPORT, lcd_gpio.RSTPIN, GPIO_PIN_RESET);
 80027f0:	4b17      	ldr	r3, [pc, #92]	; (8002850 <LCD_init+0x64>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a16      	ldr	r2, [pc, #88]	; (8002850 <LCD_init+0x64>)
 80027f6:	8891      	ldrh	r1, [r2, #4]
 80027f8:	2200      	movs	r2, #0
 80027fa:	4618      	mov	r0, r3
 80027fc:	f001 fa1f 	bl	8003c3e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(lcd_gpio.RSTPORT, lcd_gpio.RSTPIN, GPIO_PIN_SET);
 8002800:	4b13      	ldr	r3, [pc, #76]	; (8002850 <LCD_init+0x64>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a12      	ldr	r2, [pc, #72]	; (8002850 <LCD_init+0x64>)
 8002806:	8891      	ldrh	r1, [r2, #4]
 8002808:	2201      	movs	r2, #1
 800280a:	4618      	mov	r0, r3
 800280c:	f001 fa17 	bl	8003c3e <HAL_GPIO_WritePin>
  LCD_write(0x21, LCD_COMMAND); //LCD extended commands.
 8002810:	2100      	movs	r1, #0
 8002812:	2021      	movs	r0, #33	; 0x21
 8002814:	f7ff ffa0 	bl	8002758 <LCD_write>
  LCD_write(0xB8, LCD_COMMAND); //set LCD Vop(Contrast).
 8002818:	2100      	movs	r1, #0
 800281a:	20b8      	movs	r0, #184	; 0xb8
 800281c:	f7ff ff9c 	bl	8002758 <LCD_write>
  LCD_write(0x04, LCD_COMMAND); //set temp coefficent.
 8002820:	2100      	movs	r1, #0
 8002822:	2004      	movs	r0, #4
 8002824:	f7ff ff98 	bl	8002758 <LCD_write>
  LCD_write(0x14, LCD_COMMAND); //LCD bias mode 1:40.
 8002828:	2100      	movs	r1, #0
 800282a:	2014      	movs	r0, #20
 800282c:	f7ff ff94 	bl	8002758 <LCD_write>
  LCD_write(0x20, LCD_COMMAND); //LCD basic commands.
 8002830:	2100      	movs	r1, #0
 8002832:	2020      	movs	r0, #32
 8002834:	f7ff ff90 	bl	8002758 <LCD_write>
  LCD_write(LCD_DISPLAY_NORMAL, LCD_COMMAND); //LCD normal.
 8002838:	2100      	movs	r1, #0
 800283a:	200c      	movs	r0, #12
 800283c:	f7ff ff8c 	bl	8002758 <LCD_write>
  LCD_clrScr();
 8002840:	f000 f86c 	bl	800291c <LCD_clrScr>
  lcd.inverttext = false;
 8002844:	4b03      	ldr	r3, [pc, #12]	; (8002854 <LCD_init+0x68>)
 8002846:	2200      	movs	r2, #0
 8002848:	f883 21f8 	strb.w	r2, [r3, #504]	; 0x1f8
}
 800284c:	bf00      	nop
 800284e:	bd80      	pop	{r7, pc}
 8002850:	200005ec 	.word	0x200005ec
 8002854:	200003f0 	.word	0x200003f0

08002858 <LCD_putChar>:

/*
 * @brief Puts one char on the current position of LCD's cursor
 * @param c: char to be printed
 */
void LCD_putChar(char c){
 8002858:	b580      	push	{r7, lr}
 800285a:	b084      	sub	sp, #16
 800285c:	af00      	add	r7, sp, #0
 800285e:	4603      	mov	r3, r0
 8002860:	71fb      	strb	r3, [r7, #7]
  for(int i = 0; i < 6; i++){
 8002862:	2300      	movs	r3, #0
 8002864:	60fb      	str	r3, [r7, #12]
 8002866:	e02d      	b.n	80028c4 <LCD_putChar+0x6c>
    if(lcd.inverttext != true)
 8002868:	4b1a      	ldr	r3, [pc, #104]	; (80028d4 <LCD_putChar+0x7c>)
 800286a:	f893 31f8 	ldrb.w	r3, [r3, #504]	; 0x1f8
 800286e:	f083 0301 	eor.w	r3, r3, #1
 8002872:	b2db      	uxtb	r3, r3
 8002874:	2b00      	cmp	r3, #0
 8002876:	d010      	beq.n	800289a <LCD_putChar+0x42>
      LCD_write(ASCII[c - 0x20][i], LCD_DATA);
 8002878:	79fb      	ldrb	r3, [r7, #7]
 800287a:	f1a3 0220 	sub.w	r2, r3, #32
 800287e:	4916      	ldr	r1, [pc, #88]	; (80028d8 <LCD_putChar+0x80>)
 8002880:	4613      	mov	r3, r2
 8002882:	005b      	lsls	r3, r3, #1
 8002884:	4413      	add	r3, r2
 8002886:	005b      	lsls	r3, r3, #1
 8002888:	18ca      	adds	r2, r1, r3
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	4413      	add	r3, r2
 800288e:	781b      	ldrb	r3, [r3, #0]
 8002890:	2101      	movs	r1, #1
 8002892:	4618      	mov	r0, r3
 8002894:	f7ff ff60 	bl	8002758 <LCD_write>
 8002898:	e011      	b.n	80028be <LCD_putChar+0x66>
    else
      LCD_write(~(ASCII[c - 0x20][i]), LCD_DATA);
 800289a:	79fb      	ldrb	r3, [r7, #7]
 800289c:	f1a3 0220 	sub.w	r2, r3, #32
 80028a0:	490d      	ldr	r1, [pc, #52]	; (80028d8 <LCD_putChar+0x80>)
 80028a2:	4613      	mov	r3, r2
 80028a4:	005b      	lsls	r3, r3, #1
 80028a6:	4413      	add	r3, r2
 80028a8:	005b      	lsls	r3, r3, #1
 80028aa:	18ca      	adds	r2, r1, r3
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	4413      	add	r3, r2
 80028b0:	781b      	ldrb	r3, [r3, #0]
 80028b2:	43db      	mvns	r3, r3
 80028b4:	b2db      	uxtb	r3, r3
 80028b6:	2101      	movs	r1, #1
 80028b8:	4618      	mov	r0, r3
 80028ba:	f7ff ff4d 	bl	8002758 <LCD_write>
  for(int i = 0; i < 6; i++){
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	3301      	adds	r3, #1
 80028c2:	60fb      	str	r3, [r7, #12]
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	2b05      	cmp	r3, #5
 80028c8:	ddce      	ble.n	8002868 <LCD_putChar+0x10>
  }
}
 80028ca:	bf00      	nop
 80028cc:	bf00      	nop
 80028ce:	3710      	adds	r7, #16
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd80      	pop	{r7, pc}
 80028d4:	200003f0 	.word	0x200003f0
 80028d8:	0800b3f0 	.word	0x0800b3f0

080028dc <LCD_print>:
/*
 * @brief Print a string on the LCD
 * @param x: starting point on the x-axis (column)
 * @param y: starting point on the y-axis (line)
 */
void LCD_print(char *str, uint8_t x, uint8_t y){
 80028dc:	b580      	push	{r7, lr}
 80028de:	b082      	sub	sp, #8
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
 80028e4:	460b      	mov	r3, r1
 80028e6:	70fb      	strb	r3, [r7, #3]
 80028e8:	4613      	mov	r3, r2
 80028ea:	70bb      	strb	r3, [r7, #2]
  LCD_goXY(x, y);
 80028ec:	78ba      	ldrb	r2, [r7, #2]
 80028ee:	78fb      	ldrb	r3, [r7, #3]
 80028f0:	4611      	mov	r1, r2
 80028f2:	4618      	mov	r0, r3
 80028f4:	f000 f830 	bl	8002958 <LCD_goXY>
  while(*str){
 80028f8:	e006      	b.n	8002908 <LCD_print+0x2c>
    LCD_putChar(*str++);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	1c5a      	adds	r2, r3, #1
 80028fe:	607a      	str	r2, [r7, #4]
 8002900:	781b      	ldrb	r3, [r3, #0]
 8002902:	4618      	mov	r0, r3
 8002904:	f7ff ffa8 	bl	8002858 <LCD_putChar>
  while(*str){
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	781b      	ldrb	r3, [r3, #0]
 800290c:	2b00      	cmp	r3, #0
 800290e:	d1f4      	bne.n	80028fa <LCD_print+0x1e>
  }
}
 8002910:	bf00      	nop
 8002912:	bf00      	nop
 8002914:	3708      	adds	r7, #8
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}
	...

0800291c <LCD_clrScr>:

/*
 * @brief Clear the screen
 */
void LCD_clrScr(){
 800291c:	b580      	push	{r7, lr}
 800291e:	b082      	sub	sp, #8
 8002920:	af00      	add	r7, sp, #0
  for(int i = 0; i < 504; i++){
 8002922:	2300      	movs	r3, #0
 8002924:	607b      	str	r3, [r7, #4]
 8002926:	e00b      	b.n	8002940 <LCD_clrScr+0x24>
    LCD_write(0x00, LCD_DATA);
 8002928:	2101      	movs	r1, #1
 800292a:	2000      	movs	r0, #0
 800292c:	f7ff ff14 	bl	8002758 <LCD_write>
    lcd.buffer[i] = 0;
 8002930:	4a08      	ldr	r2, [pc, #32]	; (8002954 <LCD_clrScr+0x38>)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	4413      	add	r3, r2
 8002936:	2200      	movs	r2, #0
 8002938:	701a      	strb	r2, [r3, #0]
  for(int i = 0; i < 504; i++){
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	3301      	adds	r3, #1
 800293e:	607b      	str	r3, [r7, #4]
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	f5b3 7ffc 	cmp.w	r3, #504	; 0x1f8
 8002946:	dbef      	blt.n	8002928 <LCD_clrScr+0xc>
  }
}
 8002948:	bf00      	nop
 800294a:	bf00      	nop
 800294c:	3708      	adds	r7, #8
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}
 8002952:	bf00      	nop
 8002954:	200003f0 	.word	0x200003f0

08002958 <LCD_goXY>:
/*
 * @brief Set LCD's cursor to position X,Y
 * @param x: position on the x-axis (column)
 * @param y: position on the y-axis (line)
 */
void LCD_goXY(uint8_t x, uint8_t y){
 8002958:	b580      	push	{r7, lr}
 800295a:	b082      	sub	sp, #8
 800295c:	af00      	add	r7, sp, #0
 800295e:	4603      	mov	r3, r0
 8002960:	460a      	mov	r2, r1
 8002962:	71fb      	strb	r3, [r7, #7]
 8002964:	4613      	mov	r3, r2
 8002966:	71bb      	strb	r3, [r7, #6]
  LCD_write(0x80 | x, LCD_COMMAND); //Column.
 8002968:	79fb      	ldrb	r3, [r7, #7]
 800296a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800296e:	b2db      	uxtb	r3, r3
 8002970:	2100      	movs	r1, #0
 8002972:	4618      	mov	r0, r3
 8002974:	f7ff fef0 	bl	8002758 <LCD_write>
  LCD_write(0x40 | y, LCD_COMMAND); //Row.
 8002978:	79bb      	ldrb	r3, [r7, #6]
 800297a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800297e:	b2db      	uxtb	r3, r3
 8002980:	2100      	movs	r1, #0
 8002982:	4618      	mov	r0, r3
 8002984:	f7ff fee8 	bl	8002758 <LCD_write>
}
 8002988:	bf00      	nop
 800298a:	3708      	adds	r7, #8
 800298c:	46bd      	mov	sp, r7
 800298e:	bd80      	pop	{r7, pc}

08002990 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002990:	b480      	push	{r7}
 8002992:	b083      	sub	sp, #12
 8002994:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002996:	4b0e      	ldr	r3, [pc, #56]	; (80029d0 <HAL_MspInit+0x40>)
 8002998:	699b      	ldr	r3, [r3, #24]
 800299a:	4a0d      	ldr	r2, [pc, #52]	; (80029d0 <HAL_MspInit+0x40>)
 800299c:	f043 0301 	orr.w	r3, r3, #1
 80029a0:	6193      	str	r3, [r2, #24]
 80029a2:	4b0b      	ldr	r3, [pc, #44]	; (80029d0 <HAL_MspInit+0x40>)
 80029a4:	699b      	ldr	r3, [r3, #24]
 80029a6:	f003 0301 	and.w	r3, r3, #1
 80029aa:	607b      	str	r3, [r7, #4]
 80029ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80029ae:	4b08      	ldr	r3, [pc, #32]	; (80029d0 <HAL_MspInit+0x40>)
 80029b0:	69db      	ldr	r3, [r3, #28]
 80029b2:	4a07      	ldr	r2, [pc, #28]	; (80029d0 <HAL_MspInit+0x40>)
 80029b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029b8:	61d3      	str	r3, [r2, #28]
 80029ba:	4b05      	ldr	r3, [pc, #20]	; (80029d0 <HAL_MspInit+0x40>)
 80029bc:	69db      	ldr	r3, [r3, #28]
 80029be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029c2:	603b      	str	r3, [r7, #0]
 80029c4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80029c6:	bf00      	nop
 80029c8:	370c      	adds	r7, #12
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bc80      	pop	{r7}
 80029ce:	4770      	bx	lr
 80029d0:	40021000 	.word	0x40021000

080029d4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b08a      	sub	sp, #40	; 0x28
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029dc:	f107 0318 	add.w	r3, r7, #24
 80029e0:	2200      	movs	r2, #0
 80029e2:	601a      	str	r2, [r3, #0]
 80029e4:	605a      	str	r2, [r3, #4]
 80029e6:	609a      	str	r2, [r3, #8]
 80029e8:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4a28      	ldr	r2, [pc, #160]	; (8002a90 <HAL_ADC_MspInit+0xbc>)
 80029f0:	4293      	cmp	r3, r2
 80029f2:	d122      	bne.n	8002a3a <HAL_ADC_MspInit+0x66>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80029f4:	4b27      	ldr	r3, [pc, #156]	; (8002a94 <HAL_ADC_MspInit+0xc0>)
 80029f6:	699b      	ldr	r3, [r3, #24]
 80029f8:	4a26      	ldr	r2, [pc, #152]	; (8002a94 <HAL_ADC_MspInit+0xc0>)
 80029fa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80029fe:	6193      	str	r3, [r2, #24]
 8002a00:	4b24      	ldr	r3, [pc, #144]	; (8002a94 <HAL_ADC_MspInit+0xc0>)
 8002a02:	699b      	ldr	r3, [r3, #24]
 8002a04:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a08:	617b      	str	r3, [r7, #20]
 8002a0a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a0c:	4b21      	ldr	r3, [pc, #132]	; (8002a94 <HAL_ADC_MspInit+0xc0>)
 8002a0e:	699b      	ldr	r3, [r3, #24]
 8002a10:	4a20      	ldr	r2, [pc, #128]	; (8002a94 <HAL_ADC_MspInit+0xc0>)
 8002a12:	f043 0308 	orr.w	r3, r3, #8
 8002a16:	6193      	str	r3, [r2, #24]
 8002a18:	4b1e      	ldr	r3, [pc, #120]	; (8002a94 <HAL_ADC_MspInit+0xc0>)
 8002a1a:	699b      	ldr	r3, [r3, #24]
 8002a1c:	f003 0308 	and.w	r3, r3, #8
 8002a20:	613b      	str	r3, [r7, #16]
 8002a22:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002a24:	2302      	movs	r3, #2
 8002a26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002a28:	2303      	movs	r3, #3
 8002a2a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a2c:	f107 0318 	add.w	r3, r7, #24
 8002a30:	4619      	mov	r1, r3
 8002a32:	4819      	ldr	r0, [pc, #100]	; (8002a98 <HAL_ADC_MspInit+0xc4>)
 8002a34:	f000 ff68 	bl	8003908 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8002a38:	e026      	b.n	8002a88 <HAL_ADC_MspInit+0xb4>
  else if(hadc->Instance==ADC2)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4a17      	ldr	r2, [pc, #92]	; (8002a9c <HAL_ADC_MspInit+0xc8>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d121      	bne.n	8002a88 <HAL_ADC_MspInit+0xb4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8002a44:	4b13      	ldr	r3, [pc, #76]	; (8002a94 <HAL_ADC_MspInit+0xc0>)
 8002a46:	699b      	ldr	r3, [r3, #24]
 8002a48:	4a12      	ldr	r2, [pc, #72]	; (8002a94 <HAL_ADC_MspInit+0xc0>)
 8002a4a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002a4e:	6193      	str	r3, [r2, #24]
 8002a50:	4b10      	ldr	r3, [pc, #64]	; (8002a94 <HAL_ADC_MspInit+0xc0>)
 8002a52:	699b      	ldr	r3, [r3, #24]
 8002a54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a58:	60fb      	str	r3, [r7, #12]
 8002a5a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a5c:	4b0d      	ldr	r3, [pc, #52]	; (8002a94 <HAL_ADC_MspInit+0xc0>)
 8002a5e:	699b      	ldr	r3, [r3, #24]
 8002a60:	4a0c      	ldr	r2, [pc, #48]	; (8002a94 <HAL_ADC_MspInit+0xc0>)
 8002a62:	f043 0308 	orr.w	r3, r3, #8
 8002a66:	6193      	str	r3, [r2, #24]
 8002a68:	4b0a      	ldr	r3, [pc, #40]	; (8002a94 <HAL_ADC_MspInit+0xc0>)
 8002a6a:	699b      	ldr	r3, [r3, #24]
 8002a6c:	f003 0308 	and.w	r3, r3, #8
 8002a70:	60bb      	str	r3, [r7, #8]
 8002a72:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002a74:	2302      	movs	r3, #2
 8002a76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002a78:	2303      	movs	r3, #3
 8002a7a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a7c:	f107 0318 	add.w	r3, r7, #24
 8002a80:	4619      	mov	r1, r3
 8002a82:	4805      	ldr	r0, [pc, #20]	; (8002a98 <HAL_ADC_MspInit+0xc4>)
 8002a84:	f000 ff40 	bl	8003908 <HAL_GPIO_Init>
}
 8002a88:	bf00      	nop
 8002a8a:	3728      	adds	r7, #40	; 0x28
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bd80      	pop	{r7, pc}
 8002a90:	40012400 	.word	0x40012400
 8002a94:	40021000 	.word	0x40021000
 8002a98:	40010c00 	.word	0x40010c00
 8002a9c:	40012800 	.word	0x40012800

08002aa0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b08a      	sub	sp, #40	; 0x28
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002aa8:	f107 0318 	add.w	r3, r7, #24
 8002aac:	2200      	movs	r2, #0
 8002aae:	601a      	str	r2, [r3, #0]
 8002ab0:	605a      	str	r2, [r3, #4]
 8002ab2:	609a      	str	r2, [r3, #8]
 8002ab4:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4a2b      	ldr	r2, [pc, #172]	; (8002b68 <HAL_I2C_MspInit+0xc8>)
 8002abc:	4293      	cmp	r3, r2
 8002abe:	d124      	bne.n	8002b0a <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ac0:	4b2a      	ldr	r3, [pc, #168]	; (8002b6c <HAL_I2C_MspInit+0xcc>)
 8002ac2:	699b      	ldr	r3, [r3, #24]
 8002ac4:	4a29      	ldr	r2, [pc, #164]	; (8002b6c <HAL_I2C_MspInit+0xcc>)
 8002ac6:	f043 0308 	orr.w	r3, r3, #8
 8002aca:	6193      	str	r3, [r2, #24]
 8002acc:	4b27      	ldr	r3, [pc, #156]	; (8002b6c <HAL_I2C_MspInit+0xcc>)
 8002ace:	699b      	ldr	r3, [r3, #24]
 8002ad0:	f003 0308 	and.w	r3, r3, #8
 8002ad4:	617b      	str	r3, [r7, #20]
 8002ad6:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002ad8:	23c0      	movs	r3, #192	; 0xc0
 8002ada:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002adc:	2312      	movs	r3, #18
 8002ade:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ae0:	2303      	movs	r3, #3
 8002ae2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ae4:	f107 0318 	add.w	r3, r7, #24
 8002ae8:	4619      	mov	r1, r3
 8002aea:	4821      	ldr	r0, [pc, #132]	; (8002b70 <HAL_I2C_MspInit+0xd0>)
 8002aec:	f000 ff0c 	bl	8003908 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002af0:	4b1e      	ldr	r3, [pc, #120]	; (8002b6c <HAL_I2C_MspInit+0xcc>)
 8002af2:	69db      	ldr	r3, [r3, #28]
 8002af4:	4a1d      	ldr	r2, [pc, #116]	; (8002b6c <HAL_I2C_MspInit+0xcc>)
 8002af6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002afa:	61d3      	str	r3, [r2, #28]
 8002afc:	4b1b      	ldr	r3, [pc, #108]	; (8002b6c <HAL_I2C_MspInit+0xcc>)
 8002afe:	69db      	ldr	r3, [r3, #28]
 8002b00:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b04:	613b      	str	r3, [r7, #16]
 8002b06:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002b08:	e029      	b.n	8002b5e <HAL_I2C_MspInit+0xbe>
  else if(hi2c->Instance==I2C2)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4a19      	ldr	r2, [pc, #100]	; (8002b74 <HAL_I2C_MspInit+0xd4>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d124      	bne.n	8002b5e <HAL_I2C_MspInit+0xbe>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b14:	4b15      	ldr	r3, [pc, #84]	; (8002b6c <HAL_I2C_MspInit+0xcc>)
 8002b16:	699b      	ldr	r3, [r3, #24]
 8002b18:	4a14      	ldr	r2, [pc, #80]	; (8002b6c <HAL_I2C_MspInit+0xcc>)
 8002b1a:	f043 0308 	orr.w	r3, r3, #8
 8002b1e:	6193      	str	r3, [r2, #24]
 8002b20:	4b12      	ldr	r3, [pc, #72]	; (8002b6c <HAL_I2C_MspInit+0xcc>)
 8002b22:	699b      	ldr	r3, [r3, #24]
 8002b24:	f003 0308 	and.w	r3, r3, #8
 8002b28:	60fb      	str	r3, [r7, #12]
 8002b2a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002b2c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002b30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b32:	2312      	movs	r3, #18
 8002b34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002b36:	2303      	movs	r3, #3
 8002b38:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b3a:	f107 0318 	add.w	r3, r7, #24
 8002b3e:	4619      	mov	r1, r3
 8002b40:	480b      	ldr	r0, [pc, #44]	; (8002b70 <HAL_I2C_MspInit+0xd0>)
 8002b42:	f000 fee1 	bl	8003908 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002b46:	4b09      	ldr	r3, [pc, #36]	; (8002b6c <HAL_I2C_MspInit+0xcc>)
 8002b48:	69db      	ldr	r3, [r3, #28]
 8002b4a:	4a08      	ldr	r2, [pc, #32]	; (8002b6c <HAL_I2C_MspInit+0xcc>)
 8002b4c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002b50:	61d3      	str	r3, [r2, #28]
 8002b52:	4b06      	ldr	r3, [pc, #24]	; (8002b6c <HAL_I2C_MspInit+0xcc>)
 8002b54:	69db      	ldr	r3, [r3, #28]
 8002b56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b5a:	60bb      	str	r3, [r7, #8]
 8002b5c:	68bb      	ldr	r3, [r7, #8]
}
 8002b5e:	bf00      	nop
 8002b60:	3728      	adds	r7, #40	; 0x28
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}
 8002b66:	bf00      	nop
 8002b68:	40005400 	.word	0x40005400
 8002b6c:	40021000 	.word	0x40021000
 8002b70:	40010c00 	.word	0x40010c00
 8002b74:	40005800 	.word	0x40005800

08002b78 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	b085      	sub	sp, #20
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a09      	ldr	r2, [pc, #36]	; (8002bac <HAL_TIM_Base_MspInit+0x34>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d10b      	bne.n	8002ba2 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002b8a:	4b09      	ldr	r3, [pc, #36]	; (8002bb0 <HAL_TIM_Base_MspInit+0x38>)
 8002b8c:	699b      	ldr	r3, [r3, #24]
 8002b8e:	4a08      	ldr	r2, [pc, #32]	; (8002bb0 <HAL_TIM_Base_MspInit+0x38>)
 8002b90:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002b94:	6193      	str	r3, [r2, #24]
 8002b96:	4b06      	ldr	r3, [pc, #24]	; (8002bb0 <HAL_TIM_Base_MspInit+0x38>)
 8002b98:	699b      	ldr	r3, [r3, #24]
 8002b9a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002b9e:	60fb      	str	r3, [r7, #12]
 8002ba0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002ba2:	bf00      	nop
 8002ba4:	3714      	adds	r7, #20
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bc80      	pop	{r7}
 8002baa:	4770      	bx	lr
 8002bac:	40012c00 	.word	0x40012c00
 8002bb0:	40021000 	.word	0x40021000

08002bb4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002bb8:	e7fe      	b.n	8002bb8 <NMI_Handler+0x4>

08002bba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002bba:	b480      	push	{r7}
 8002bbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002bbe:	e7fe      	b.n	8002bbe <HardFault_Handler+0x4>

08002bc0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002bc4:	e7fe      	b.n	8002bc4 <MemManage_Handler+0x4>

08002bc6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002bc6:	b480      	push	{r7}
 8002bc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002bca:	e7fe      	b.n	8002bca <BusFault_Handler+0x4>

08002bcc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002bd0:	e7fe      	b.n	8002bd0 <UsageFault_Handler+0x4>

08002bd2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002bd2:	b480      	push	{r7}
 8002bd4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002bd6:	bf00      	nop
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bc80      	pop	{r7}
 8002bdc:	4770      	bx	lr

08002bde <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002bde:	b480      	push	{r7}
 8002be0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002be2:	bf00      	nop
 8002be4:	46bd      	mov	sp, r7
 8002be6:	bc80      	pop	{r7}
 8002be8:	4770      	bx	lr

08002bea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002bea:	b480      	push	{r7}
 8002bec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002bee:	bf00      	nop
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bc80      	pop	{r7}
 8002bf4:	4770      	bx	lr

08002bf6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002bf6:	b580      	push	{r7, lr}
 8002bf8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002bfa:	f000 f935 	bl	8002e68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002bfe:	bf00      	nop
 8002c00:	bd80      	pop	{r7, pc}

08002c02 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002c02:	b480      	push	{r7}
 8002c04:	af00      	add	r7, sp, #0
	return 1;
 8002c06:	2301      	movs	r3, #1
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bc80      	pop	{r7}
 8002c0e:	4770      	bx	lr

08002c10 <_kill>:

int _kill(int pid, int sig)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b082      	sub	sp, #8
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
 8002c18:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002c1a:	f004 f89b 	bl	8006d54 <__errno>
 8002c1e:	4603      	mov	r3, r0
 8002c20:	2216      	movs	r2, #22
 8002c22:	601a      	str	r2, [r3, #0]
	return -1;
 8002c24:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c28:	4618      	mov	r0, r3
 8002c2a:	3708      	adds	r7, #8
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bd80      	pop	{r7, pc}

08002c30 <_exit>:

void _exit (int status)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b082      	sub	sp, #8
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002c38:	f04f 31ff 	mov.w	r1, #4294967295
 8002c3c:	6878      	ldr	r0, [r7, #4]
 8002c3e:	f7ff ffe7 	bl	8002c10 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002c42:	e7fe      	b.n	8002c42 <_exit+0x12>

08002c44 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b086      	sub	sp, #24
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	60f8      	str	r0, [r7, #12]
 8002c4c:	60b9      	str	r1, [r7, #8]
 8002c4e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c50:	2300      	movs	r3, #0
 8002c52:	617b      	str	r3, [r7, #20]
 8002c54:	e00a      	b.n	8002c6c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002c56:	f3af 8000 	nop.w
 8002c5a:	4601      	mov	r1, r0
 8002c5c:	68bb      	ldr	r3, [r7, #8]
 8002c5e:	1c5a      	adds	r2, r3, #1
 8002c60:	60ba      	str	r2, [r7, #8]
 8002c62:	b2ca      	uxtb	r2, r1
 8002c64:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c66:	697b      	ldr	r3, [r7, #20]
 8002c68:	3301      	adds	r3, #1
 8002c6a:	617b      	str	r3, [r7, #20]
 8002c6c:	697a      	ldr	r2, [r7, #20]
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	429a      	cmp	r2, r3
 8002c72:	dbf0      	blt.n	8002c56 <_read+0x12>
	}

return len;
 8002c74:	687b      	ldr	r3, [r7, #4]
}
 8002c76:	4618      	mov	r0, r3
 8002c78:	3718      	adds	r7, #24
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}

08002c7e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002c7e:	b580      	push	{r7, lr}
 8002c80:	b086      	sub	sp, #24
 8002c82:	af00      	add	r7, sp, #0
 8002c84:	60f8      	str	r0, [r7, #12]
 8002c86:	60b9      	str	r1, [r7, #8]
 8002c88:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	617b      	str	r3, [r7, #20]
 8002c8e:	e009      	b.n	8002ca4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002c90:	68bb      	ldr	r3, [r7, #8]
 8002c92:	1c5a      	adds	r2, r3, #1
 8002c94:	60ba      	str	r2, [r7, #8]
 8002c96:	781b      	ldrb	r3, [r3, #0]
 8002c98:	4618      	mov	r0, r3
 8002c9a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c9e:	697b      	ldr	r3, [r7, #20]
 8002ca0:	3301      	adds	r3, #1
 8002ca2:	617b      	str	r3, [r7, #20]
 8002ca4:	697a      	ldr	r2, [r7, #20]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	429a      	cmp	r2, r3
 8002caa:	dbf1      	blt.n	8002c90 <_write+0x12>
	}
	return len;
 8002cac:	687b      	ldr	r3, [r7, #4]
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	3718      	adds	r7, #24
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}

08002cb6 <_close>:

int _close(int file)
{
 8002cb6:	b480      	push	{r7}
 8002cb8:	b083      	sub	sp, #12
 8002cba:	af00      	add	r7, sp, #0
 8002cbc:	6078      	str	r0, [r7, #4]
	return -1;
 8002cbe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	370c      	adds	r7, #12
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bc80      	pop	{r7}
 8002cca:	4770      	bx	lr

08002ccc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002ccc:	b480      	push	{r7}
 8002cce:	b083      	sub	sp, #12
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
 8002cd4:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002cdc:	605a      	str	r2, [r3, #4]
	return 0;
 8002cde:	2300      	movs	r3, #0
}
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	370c      	adds	r7, #12
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bc80      	pop	{r7}
 8002ce8:	4770      	bx	lr

08002cea <_isatty>:

int _isatty(int file)
{
 8002cea:	b480      	push	{r7}
 8002cec:	b083      	sub	sp, #12
 8002cee:	af00      	add	r7, sp, #0
 8002cf0:	6078      	str	r0, [r7, #4]
	return 1;
 8002cf2:	2301      	movs	r3, #1
}
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	370c      	adds	r7, #12
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bc80      	pop	{r7}
 8002cfc:	4770      	bx	lr

08002cfe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002cfe:	b480      	push	{r7}
 8002d00:	b085      	sub	sp, #20
 8002d02:	af00      	add	r7, sp, #0
 8002d04:	60f8      	str	r0, [r7, #12]
 8002d06:	60b9      	str	r1, [r7, #8]
 8002d08:	607a      	str	r2, [r7, #4]
	return 0;
 8002d0a:	2300      	movs	r3, #0
}
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	3714      	adds	r7, #20
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bc80      	pop	{r7}
 8002d14:	4770      	bx	lr
	...

08002d18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b086      	sub	sp, #24
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002d20:	4a14      	ldr	r2, [pc, #80]	; (8002d74 <_sbrk+0x5c>)
 8002d22:	4b15      	ldr	r3, [pc, #84]	; (8002d78 <_sbrk+0x60>)
 8002d24:	1ad3      	subs	r3, r2, r3
 8002d26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002d28:	697b      	ldr	r3, [r7, #20]
 8002d2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002d2c:	4b13      	ldr	r3, [pc, #76]	; (8002d7c <_sbrk+0x64>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d102      	bne.n	8002d3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002d34:	4b11      	ldr	r3, [pc, #68]	; (8002d7c <_sbrk+0x64>)
 8002d36:	4a12      	ldr	r2, [pc, #72]	; (8002d80 <_sbrk+0x68>)
 8002d38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002d3a:	4b10      	ldr	r3, [pc, #64]	; (8002d7c <_sbrk+0x64>)
 8002d3c:	681a      	ldr	r2, [r3, #0]
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	4413      	add	r3, r2
 8002d42:	693a      	ldr	r2, [r7, #16]
 8002d44:	429a      	cmp	r2, r3
 8002d46:	d207      	bcs.n	8002d58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002d48:	f004 f804 	bl	8006d54 <__errno>
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	220c      	movs	r2, #12
 8002d50:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002d52:	f04f 33ff 	mov.w	r3, #4294967295
 8002d56:	e009      	b.n	8002d6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002d58:	4b08      	ldr	r3, [pc, #32]	; (8002d7c <_sbrk+0x64>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002d5e:	4b07      	ldr	r3, [pc, #28]	; (8002d7c <_sbrk+0x64>)
 8002d60:	681a      	ldr	r2, [r3, #0]
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	4413      	add	r3, r2
 8002d66:	4a05      	ldr	r2, [pc, #20]	; (8002d7c <_sbrk+0x64>)
 8002d68:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
}
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	3718      	adds	r7, #24
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bd80      	pop	{r7, pc}
 8002d74:	20005000 	.word	0x20005000
 8002d78:	00000400 	.word	0x00000400
 8002d7c:	20000614 	.word	0x20000614
 8002d80:	20000768 	.word	0x20000768

08002d84 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002d84:	b480      	push	{r7}
 8002d86:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002d88:	bf00      	nop
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bc80      	pop	{r7}
 8002d8e:	4770      	bx	lr

08002d90 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002d90:	f7ff fff8 	bl	8002d84 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002d94:	480b      	ldr	r0, [pc, #44]	; (8002dc4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002d96:	490c      	ldr	r1, [pc, #48]	; (8002dc8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002d98:	4a0c      	ldr	r2, [pc, #48]	; (8002dcc <LoopFillZerobss+0x16>)
  movs r3, #0
 8002d9a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d9c:	e002      	b.n	8002da4 <LoopCopyDataInit>

08002d9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002da0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002da2:	3304      	adds	r3, #4

08002da4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002da4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002da6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002da8:	d3f9      	bcc.n	8002d9e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002daa:	4a09      	ldr	r2, [pc, #36]	; (8002dd0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002dac:	4c09      	ldr	r4, [pc, #36]	; (8002dd4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002dae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002db0:	e001      	b.n	8002db6 <LoopFillZerobss>

08002db2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002db2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002db4:	3204      	adds	r2, #4

08002db6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002db6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002db8:	d3fb      	bcc.n	8002db2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002dba:	f003 ffd1 	bl	8006d60 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002dbe:	f7fe fff3 	bl	8001da8 <main>
  bx lr
 8002dc2:	4770      	bx	lr
  ldr r0, =_sdata
 8002dc4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002dc8:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8002dcc:	0800bad0 	.word	0x0800bad0
  ldr r2, =_sbss
 8002dd0:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8002dd4:	20000768 	.word	0x20000768

08002dd8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002dd8:	e7fe      	b.n	8002dd8 <ADC1_2_IRQHandler>
	...

08002ddc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002de0:	4b08      	ldr	r3, [pc, #32]	; (8002e04 <HAL_Init+0x28>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a07      	ldr	r2, [pc, #28]	; (8002e04 <HAL_Init+0x28>)
 8002de6:	f043 0310 	orr.w	r3, r3, #16
 8002dea:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002dec:	2003      	movs	r0, #3
 8002dee:	f000 fd57 	bl	80038a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002df2:	200f      	movs	r0, #15
 8002df4:	f000 f808 	bl	8002e08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002df8:	f7ff fdca 	bl	8002990 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002dfc:	2300      	movs	r3, #0
}
 8002dfe:	4618      	mov	r0, r3
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	bf00      	nop
 8002e04:	40022000 	.word	0x40022000

08002e08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b082      	sub	sp, #8
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002e10:	4b12      	ldr	r3, [pc, #72]	; (8002e5c <HAL_InitTick+0x54>)
 8002e12:	681a      	ldr	r2, [r3, #0]
 8002e14:	4b12      	ldr	r3, [pc, #72]	; (8002e60 <HAL_InitTick+0x58>)
 8002e16:	781b      	ldrb	r3, [r3, #0]
 8002e18:	4619      	mov	r1, r3
 8002e1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e22:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e26:	4618      	mov	r0, r3
 8002e28:	f000 fd61 	bl	80038ee <HAL_SYSTICK_Config>
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d001      	beq.n	8002e36 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002e32:	2301      	movs	r3, #1
 8002e34:	e00e      	b.n	8002e54 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2b0f      	cmp	r3, #15
 8002e3a:	d80a      	bhi.n	8002e52 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	6879      	ldr	r1, [r7, #4]
 8002e40:	f04f 30ff 	mov.w	r0, #4294967295
 8002e44:	f000 fd37 	bl	80038b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002e48:	4a06      	ldr	r2, [pc, #24]	; (8002e64 <HAL_InitTick+0x5c>)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	e000      	b.n	8002e54 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002e52:	2301      	movs	r3, #1
}
 8002e54:	4618      	mov	r0, r3
 8002e56:	3708      	adds	r7, #8
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bd80      	pop	{r7, pc}
 8002e5c:	20000004 	.word	0x20000004
 8002e60:	2000000c 	.word	0x2000000c
 8002e64:	20000008 	.word	0x20000008

08002e68 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e6c:	4b05      	ldr	r3, [pc, #20]	; (8002e84 <HAL_IncTick+0x1c>)
 8002e6e:	781b      	ldrb	r3, [r3, #0]
 8002e70:	461a      	mov	r2, r3
 8002e72:	4b05      	ldr	r3, [pc, #20]	; (8002e88 <HAL_IncTick+0x20>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4413      	add	r3, r2
 8002e78:	4a03      	ldr	r2, [pc, #12]	; (8002e88 <HAL_IncTick+0x20>)
 8002e7a:	6013      	str	r3, [r2, #0]
}
 8002e7c:	bf00      	nop
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bc80      	pop	{r7}
 8002e82:	4770      	bx	lr
 8002e84:	2000000c 	.word	0x2000000c
 8002e88:	20000618 	.word	0x20000618

08002e8c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	af00      	add	r7, sp, #0
  return uwTick;
 8002e90:	4b02      	ldr	r3, [pc, #8]	; (8002e9c <HAL_GetTick+0x10>)
 8002e92:	681b      	ldr	r3, [r3, #0]
}
 8002e94:	4618      	mov	r0, r3
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bc80      	pop	{r7}
 8002e9a:	4770      	bx	lr
 8002e9c:	20000618 	.word	0x20000618

08002ea0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b084      	sub	sp, #16
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ea8:	f7ff fff0 	bl	8002e8c <HAL_GetTick>
 8002eac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002eb8:	d005      	beq.n	8002ec6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002eba:	4b0a      	ldr	r3, [pc, #40]	; (8002ee4 <HAL_Delay+0x44>)
 8002ebc:	781b      	ldrb	r3, [r3, #0]
 8002ebe:	461a      	mov	r2, r3
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	4413      	add	r3, r2
 8002ec4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002ec6:	bf00      	nop
 8002ec8:	f7ff ffe0 	bl	8002e8c <HAL_GetTick>
 8002ecc:	4602      	mov	r2, r0
 8002ece:	68bb      	ldr	r3, [r7, #8]
 8002ed0:	1ad3      	subs	r3, r2, r3
 8002ed2:	68fa      	ldr	r2, [r7, #12]
 8002ed4:	429a      	cmp	r2, r3
 8002ed6:	d8f7      	bhi.n	8002ec8 <HAL_Delay+0x28>
  {
  }
}
 8002ed8:	bf00      	nop
 8002eda:	bf00      	nop
 8002edc:	3710      	adds	r7, #16
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	bf00      	nop
 8002ee4:	2000000c 	.word	0x2000000c

08002ee8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b086      	sub	sp, #24
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002ef8:	2300      	movs	r3, #0
 8002efa:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002efc:	2300      	movs	r3, #0
 8002efe:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d101      	bne.n	8002f0a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002f06:	2301      	movs	r3, #1
 8002f08:	e0be      	b.n	8003088 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	689b      	ldr	r3, [r3, #8]
 8002f0e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d109      	bne.n	8002f2c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2200      	movs	r2, #0
 8002f22:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002f26:	6878      	ldr	r0, [r7, #4]
 8002f28:	f7ff fd54 	bl	80029d4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002f2c:	6878      	ldr	r0, [r7, #4]
 8002f2e:	f000 fbc5 	bl	80036bc <ADC_ConversionStop_Disable>
 8002f32:	4603      	mov	r3, r0
 8002f34:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f3a:	f003 0310 	and.w	r3, r3, #16
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	f040 8099 	bne.w	8003076 <HAL_ADC_Init+0x18e>
 8002f44:	7dfb      	ldrb	r3, [r7, #23]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	f040 8095 	bne.w	8003076 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f50:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002f54:	f023 0302 	bic.w	r3, r3, #2
 8002f58:	f043 0202 	orr.w	r2, r3, #2
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002f68:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	7b1b      	ldrb	r3, [r3, #12]
 8002f6e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002f70:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002f72:	68ba      	ldr	r2, [r7, #8]
 8002f74:	4313      	orrs	r3, r2
 8002f76:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	689b      	ldr	r3, [r3, #8]
 8002f7c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f80:	d003      	beq.n	8002f8a <HAL_ADC_Init+0xa2>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	689b      	ldr	r3, [r3, #8]
 8002f86:	2b01      	cmp	r3, #1
 8002f88:	d102      	bne.n	8002f90 <HAL_ADC_Init+0xa8>
 8002f8a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002f8e:	e000      	b.n	8002f92 <HAL_ADC_Init+0xaa>
 8002f90:	2300      	movs	r3, #0
 8002f92:	693a      	ldr	r2, [r7, #16]
 8002f94:	4313      	orrs	r3, r2
 8002f96:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	7d1b      	ldrb	r3, [r3, #20]
 8002f9c:	2b01      	cmp	r3, #1
 8002f9e:	d119      	bne.n	8002fd4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	7b1b      	ldrb	r3, [r3, #12]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d109      	bne.n	8002fbc <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	699b      	ldr	r3, [r3, #24]
 8002fac:	3b01      	subs	r3, #1
 8002fae:	035a      	lsls	r2, r3, #13
 8002fb0:	693b      	ldr	r3, [r7, #16]
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002fb8:	613b      	str	r3, [r7, #16]
 8002fba:	e00b      	b.n	8002fd4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fc0:	f043 0220 	orr.w	r2, r3, #32
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fcc:	f043 0201 	orr.w	r2, r3, #1
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	693a      	ldr	r2, [r7, #16]
 8002fe4:	430a      	orrs	r2, r1
 8002fe6:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	689a      	ldr	r2, [r3, #8]
 8002fee:	4b28      	ldr	r3, [pc, #160]	; (8003090 <HAL_ADC_Init+0x1a8>)
 8002ff0:	4013      	ands	r3, r2
 8002ff2:	687a      	ldr	r2, [r7, #4]
 8002ff4:	6812      	ldr	r2, [r2, #0]
 8002ff6:	68b9      	ldr	r1, [r7, #8]
 8002ff8:	430b      	orrs	r3, r1
 8002ffa:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	689b      	ldr	r3, [r3, #8]
 8003000:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003004:	d003      	beq.n	800300e <HAL_ADC_Init+0x126>
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	689b      	ldr	r3, [r3, #8]
 800300a:	2b01      	cmp	r3, #1
 800300c:	d104      	bne.n	8003018 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	691b      	ldr	r3, [r3, #16]
 8003012:	3b01      	subs	r3, #1
 8003014:	051b      	lsls	r3, r3, #20
 8003016:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800301e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	68fa      	ldr	r2, [r7, #12]
 8003028:	430a      	orrs	r2, r1
 800302a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	689a      	ldr	r2, [r3, #8]
 8003032:	4b18      	ldr	r3, [pc, #96]	; (8003094 <HAL_ADC_Init+0x1ac>)
 8003034:	4013      	ands	r3, r2
 8003036:	68ba      	ldr	r2, [r7, #8]
 8003038:	429a      	cmp	r2, r3
 800303a:	d10b      	bne.n	8003054 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2200      	movs	r2, #0
 8003040:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003046:	f023 0303 	bic.w	r3, r3, #3
 800304a:	f043 0201 	orr.w	r2, r3, #1
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003052:	e018      	b.n	8003086 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003058:	f023 0312 	bic.w	r3, r3, #18
 800305c:	f043 0210 	orr.w	r2, r3, #16
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003068:	f043 0201 	orr.w	r2, r3, #1
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8003070:	2301      	movs	r3, #1
 8003072:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003074:	e007      	b.n	8003086 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800307a:	f043 0210 	orr.w	r2, r3, #16
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8003082:	2301      	movs	r3, #1
 8003084:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003086:	7dfb      	ldrb	r3, [r7, #23]
}
 8003088:	4618      	mov	r0, r3
 800308a:	3718      	adds	r7, #24
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}
 8003090:	ffe1f7fd 	.word	0xffe1f7fd
 8003094:	ff1f0efe 	.word	0xff1f0efe

08003098 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b084      	sub	sp, #16
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030a0:	2300      	movs	r3, #0
 80030a2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80030aa:	2b01      	cmp	r3, #1
 80030ac:	d101      	bne.n	80030b2 <HAL_ADC_Start+0x1a>
 80030ae:	2302      	movs	r3, #2
 80030b0:	e098      	b.n	80031e4 <HAL_ADC_Start+0x14c>
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2201      	movs	r2, #1
 80030b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80030ba:	6878      	ldr	r0, [r7, #4]
 80030bc:	f000 faa4 	bl	8003608 <ADC_Enable>
 80030c0:	4603      	mov	r3, r0
 80030c2:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80030c4:	7bfb      	ldrb	r3, [r7, #15]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	f040 8087 	bne.w	80031da <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80030d4:	f023 0301 	bic.w	r3, r3, #1
 80030d8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4a41      	ldr	r2, [pc, #260]	; (80031ec <HAL_ADC_Start+0x154>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d105      	bne.n	80030f6 <HAL_ADC_Start+0x5e>
 80030ea:	4b41      	ldr	r3, [pc, #260]	; (80031f0 <HAL_ADC_Start+0x158>)
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d115      	bne.n	8003122 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030fa:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800310c:	2b00      	cmp	r3, #0
 800310e:	d026      	beq.n	800315e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003114:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003118:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003120:	e01d      	b.n	800315e <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003126:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4a2f      	ldr	r2, [pc, #188]	; (80031f0 <HAL_ADC_Start+0x158>)
 8003134:	4293      	cmp	r3, r2
 8003136:	d004      	beq.n	8003142 <HAL_ADC_Start+0xaa>
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	4a2b      	ldr	r2, [pc, #172]	; (80031ec <HAL_ADC_Start+0x154>)
 800313e:	4293      	cmp	r3, r2
 8003140:	d10d      	bne.n	800315e <HAL_ADC_Start+0xc6>
 8003142:	4b2b      	ldr	r3, [pc, #172]	; (80031f0 <HAL_ADC_Start+0x158>)
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800314a:	2b00      	cmp	r3, #0
 800314c:	d007      	beq.n	800315e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003152:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003156:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003162:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003166:	2b00      	cmp	r3, #0
 8003168:	d006      	beq.n	8003178 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800316e:	f023 0206 	bic.w	r2, r3, #6
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	62da      	str	r2, [r3, #44]	; 0x2c
 8003176:	e002      	b.n	800317e <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2200      	movs	r2, #0
 800317c:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2200      	movs	r2, #0
 8003182:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f06f 0202 	mvn.w	r2, #2
 800318e:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	689b      	ldr	r3, [r3, #8]
 8003196:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800319a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800319e:	d113      	bne.n	80031c8 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80031a4:	4a11      	ldr	r2, [pc, #68]	; (80031ec <HAL_ADC_Start+0x154>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d105      	bne.n	80031b6 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80031aa:	4b11      	ldr	r3, [pc, #68]	; (80031f0 <HAL_ADC_Start+0x158>)
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d108      	bne.n	80031c8 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	689a      	ldr	r2, [r3, #8]
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80031c4:	609a      	str	r2, [r3, #8]
 80031c6:	e00c      	b.n	80031e2 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	689a      	ldr	r2, [r3, #8]
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80031d6:	609a      	str	r2, [r3, #8]
 80031d8:	e003      	b.n	80031e2 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	2200      	movs	r2, #0
 80031de:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80031e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80031e4:	4618      	mov	r0, r3
 80031e6:	3710      	adds	r7, #16
 80031e8:	46bd      	mov	sp, r7
 80031ea:	bd80      	pop	{r7, pc}
 80031ec:	40012800 	.word	0x40012800
 80031f0:	40012400 	.word	0x40012400

080031f4 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80031f4:	b590      	push	{r4, r7, lr}
 80031f6:	b087      	sub	sp, #28
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
 80031fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80031fe:	2300      	movs	r3, #0
 8003200:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8003202:	2300      	movs	r3, #0
 8003204:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8003206:	2300      	movs	r3, #0
 8003208:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800320a:	f7ff fe3f 	bl	8002e8c <HAL_GetTick>
 800320e:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	689b      	ldr	r3, [r3, #8]
 8003216:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800321a:	2b00      	cmp	r3, #0
 800321c:	d00b      	beq.n	8003236 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003222:	f043 0220 	orr.w	r2, r3, #32
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	2200      	movs	r2, #0
 800322e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8003232:	2301      	movs	r3, #1
 8003234:	e0d3      	b.n	80033de <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003240:	2b00      	cmp	r3, #0
 8003242:	d131      	bne.n	80032a8 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800324a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800324e:	2b00      	cmp	r3, #0
 8003250:	d12a      	bne.n	80032a8 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8003252:	e021      	b.n	8003298 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	f1b3 3fff 	cmp.w	r3, #4294967295
 800325a:	d01d      	beq.n	8003298 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d007      	beq.n	8003272 <HAL_ADC_PollForConversion+0x7e>
 8003262:	f7ff fe13 	bl	8002e8c <HAL_GetTick>
 8003266:	4602      	mov	r2, r0
 8003268:	697b      	ldr	r3, [r7, #20]
 800326a:	1ad3      	subs	r3, r2, r3
 800326c:	683a      	ldr	r2, [r7, #0]
 800326e:	429a      	cmp	r2, r3
 8003270:	d212      	bcs.n	8003298 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f003 0302 	and.w	r3, r3, #2
 800327c:	2b00      	cmp	r3, #0
 800327e:	d10b      	bne.n	8003298 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003284:	f043 0204 	orr.w	r2, r3, #4
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2200      	movs	r2, #0
 8003290:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8003294:	2303      	movs	r3, #3
 8003296:	e0a2      	b.n	80033de <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f003 0302 	and.w	r3, r3, #2
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d0d6      	beq.n	8003254 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80032a6:	e070      	b.n	800338a <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80032a8:	4b4f      	ldr	r3, [pc, #316]	; (80033e8 <HAL_ADC_PollForConversion+0x1f4>)
 80032aa:	681c      	ldr	r4, [r3, #0]
 80032ac:	2002      	movs	r0, #2
 80032ae:	f002 f9ff 	bl	80056b0 <HAL_RCCEx_GetPeriphCLKFreq>
 80032b2:	4603      	mov	r3, r0
 80032b4:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	6919      	ldr	r1, [r3, #16]
 80032be:	4b4b      	ldr	r3, [pc, #300]	; (80033ec <HAL_ADC_PollForConversion+0x1f8>)
 80032c0:	400b      	ands	r3, r1
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d118      	bne.n	80032f8 <HAL_ADC_PollForConversion+0x104>
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	68d9      	ldr	r1, [r3, #12]
 80032cc:	4b48      	ldr	r3, [pc, #288]	; (80033f0 <HAL_ADC_PollForConversion+0x1fc>)
 80032ce:	400b      	ands	r3, r1
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d111      	bne.n	80032f8 <HAL_ADC_PollForConversion+0x104>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	6919      	ldr	r1, [r3, #16]
 80032da:	4b46      	ldr	r3, [pc, #280]	; (80033f4 <HAL_ADC_PollForConversion+0x200>)
 80032dc:	400b      	ands	r3, r1
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d108      	bne.n	80032f4 <HAL_ADC_PollForConversion+0x100>
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	68d9      	ldr	r1, [r3, #12]
 80032e8:	4b43      	ldr	r3, [pc, #268]	; (80033f8 <HAL_ADC_PollForConversion+0x204>)
 80032ea:	400b      	ands	r3, r1
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d101      	bne.n	80032f4 <HAL_ADC_PollForConversion+0x100>
 80032f0:	2314      	movs	r3, #20
 80032f2:	e020      	b.n	8003336 <HAL_ADC_PollForConversion+0x142>
 80032f4:	2329      	movs	r3, #41	; 0x29
 80032f6:	e01e      	b.n	8003336 <HAL_ADC_PollForConversion+0x142>
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	6919      	ldr	r1, [r3, #16]
 80032fe:	4b3d      	ldr	r3, [pc, #244]	; (80033f4 <HAL_ADC_PollForConversion+0x200>)
 8003300:	400b      	ands	r3, r1
 8003302:	2b00      	cmp	r3, #0
 8003304:	d106      	bne.n	8003314 <HAL_ADC_PollForConversion+0x120>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	68d9      	ldr	r1, [r3, #12]
 800330c:	4b3a      	ldr	r3, [pc, #232]	; (80033f8 <HAL_ADC_PollForConversion+0x204>)
 800330e:	400b      	ands	r3, r1
 8003310:	2b00      	cmp	r3, #0
 8003312:	d00d      	beq.n	8003330 <HAL_ADC_PollForConversion+0x13c>
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	6919      	ldr	r1, [r3, #16]
 800331a:	4b38      	ldr	r3, [pc, #224]	; (80033fc <HAL_ADC_PollForConversion+0x208>)
 800331c:	400b      	ands	r3, r1
 800331e:	2b00      	cmp	r3, #0
 8003320:	d108      	bne.n	8003334 <HAL_ADC_PollForConversion+0x140>
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	68d9      	ldr	r1, [r3, #12]
 8003328:	4b34      	ldr	r3, [pc, #208]	; (80033fc <HAL_ADC_PollForConversion+0x208>)
 800332a:	400b      	ands	r3, r1
 800332c:	2b00      	cmp	r3, #0
 800332e:	d101      	bne.n	8003334 <HAL_ADC_PollForConversion+0x140>
 8003330:	2354      	movs	r3, #84	; 0x54
 8003332:	e000      	b.n	8003336 <HAL_ADC_PollForConversion+0x142>
 8003334:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8003336:	fb02 f303 	mul.w	r3, r2, r3
 800333a:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800333c:	e021      	b.n	8003382 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003344:	d01a      	beq.n	800337c <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d007      	beq.n	800335c <HAL_ADC_PollForConversion+0x168>
 800334c:	f7ff fd9e 	bl	8002e8c <HAL_GetTick>
 8003350:	4602      	mov	r2, r0
 8003352:	697b      	ldr	r3, [r7, #20]
 8003354:	1ad3      	subs	r3, r2, r3
 8003356:	683a      	ldr	r2, [r7, #0]
 8003358:	429a      	cmp	r2, r3
 800335a:	d20f      	bcs.n	800337c <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	693a      	ldr	r2, [r7, #16]
 8003360:	429a      	cmp	r2, r3
 8003362:	d90b      	bls.n	800337c <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003368:	f043 0204 	orr.w	r2, r3, #4
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2200      	movs	r2, #0
 8003374:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 8003378:	2303      	movs	r3, #3
 800337a:	e030      	b.n	80033de <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	3301      	adds	r3, #1
 8003380:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	693a      	ldr	r2, [r7, #16]
 8003386:	429a      	cmp	r2, r3
 8003388:	d8d9      	bhi.n	800333e <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f06f 0212 	mvn.w	r2, #18
 8003392:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003398:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	689b      	ldr	r3, [r3, #8]
 80033a6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80033aa:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80033ae:	d115      	bne.n	80033dc <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d111      	bne.n	80033dc <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033bc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033c8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d105      	bne.n	80033dc <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033d4:	f043 0201 	orr.w	r2, r3, #1
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80033dc:	2300      	movs	r3, #0
}
 80033de:	4618      	mov	r0, r3
 80033e0:	371c      	adds	r7, #28
 80033e2:	46bd      	mov	sp, r7
 80033e4:	bd90      	pop	{r4, r7, pc}
 80033e6:	bf00      	nop
 80033e8:	20000004 	.word	0x20000004
 80033ec:	24924924 	.word	0x24924924
 80033f0:	00924924 	.word	0x00924924
 80033f4:	12492492 	.word	0x12492492
 80033f8:	00492492 	.word	0x00492492
 80033fc:	00249249 	.word	0x00249249

08003400 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8003400:	b480      	push	{r7}
 8003402:	b083      	sub	sp, #12
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800340e:	4618      	mov	r0, r3
 8003410:	370c      	adds	r7, #12
 8003412:	46bd      	mov	sp, r7
 8003414:	bc80      	pop	{r7}
 8003416:	4770      	bx	lr

08003418 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003418:	b480      	push	{r7}
 800341a:	b085      	sub	sp, #20
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
 8003420:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003422:	2300      	movs	r3, #0
 8003424:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003426:	2300      	movs	r3, #0
 8003428:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003430:	2b01      	cmp	r3, #1
 8003432:	d101      	bne.n	8003438 <HAL_ADC_ConfigChannel+0x20>
 8003434:	2302      	movs	r3, #2
 8003436:	e0dc      	b.n	80035f2 <HAL_ADC_ConfigChannel+0x1da>
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2201      	movs	r2, #1
 800343c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	2b06      	cmp	r3, #6
 8003446:	d81c      	bhi.n	8003482 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	685a      	ldr	r2, [r3, #4]
 8003452:	4613      	mov	r3, r2
 8003454:	009b      	lsls	r3, r3, #2
 8003456:	4413      	add	r3, r2
 8003458:	3b05      	subs	r3, #5
 800345a:	221f      	movs	r2, #31
 800345c:	fa02 f303 	lsl.w	r3, r2, r3
 8003460:	43db      	mvns	r3, r3
 8003462:	4019      	ands	r1, r3
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	6818      	ldr	r0, [r3, #0]
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	685a      	ldr	r2, [r3, #4]
 800346c:	4613      	mov	r3, r2
 800346e:	009b      	lsls	r3, r3, #2
 8003470:	4413      	add	r3, r2
 8003472:	3b05      	subs	r3, #5
 8003474:	fa00 f203 	lsl.w	r2, r0, r3
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	430a      	orrs	r2, r1
 800347e:	635a      	str	r2, [r3, #52]	; 0x34
 8003480:	e03c      	b.n	80034fc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	2b0c      	cmp	r3, #12
 8003488:	d81c      	bhi.n	80034c4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	685a      	ldr	r2, [r3, #4]
 8003494:	4613      	mov	r3, r2
 8003496:	009b      	lsls	r3, r3, #2
 8003498:	4413      	add	r3, r2
 800349a:	3b23      	subs	r3, #35	; 0x23
 800349c:	221f      	movs	r2, #31
 800349e:	fa02 f303 	lsl.w	r3, r2, r3
 80034a2:	43db      	mvns	r3, r3
 80034a4:	4019      	ands	r1, r3
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	6818      	ldr	r0, [r3, #0]
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	685a      	ldr	r2, [r3, #4]
 80034ae:	4613      	mov	r3, r2
 80034b0:	009b      	lsls	r3, r3, #2
 80034b2:	4413      	add	r3, r2
 80034b4:	3b23      	subs	r3, #35	; 0x23
 80034b6:	fa00 f203 	lsl.w	r2, r0, r3
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	430a      	orrs	r2, r1
 80034c0:	631a      	str	r2, [r3, #48]	; 0x30
 80034c2:	e01b      	b.n	80034fc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	685a      	ldr	r2, [r3, #4]
 80034ce:	4613      	mov	r3, r2
 80034d0:	009b      	lsls	r3, r3, #2
 80034d2:	4413      	add	r3, r2
 80034d4:	3b41      	subs	r3, #65	; 0x41
 80034d6:	221f      	movs	r2, #31
 80034d8:	fa02 f303 	lsl.w	r3, r2, r3
 80034dc:	43db      	mvns	r3, r3
 80034de:	4019      	ands	r1, r3
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	6818      	ldr	r0, [r3, #0]
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	685a      	ldr	r2, [r3, #4]
 80034e8:	4613      	mov	r3, r2
 80034ea:	009b      	lsls	r3, r3, #2
 80034ec:	4413      	add	r3, r2
 80034ee:	3b41      	subs	r3, #65	; 0x41
 80034f0:	fa00 f203 	lsl.w	r2, r0, r3
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	430a      	orrs	r2, r1
 80034fa:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	2b09      	cmp	r3, #9
 8003502:	d91c      	bls.n	800353e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	68d9      	ldr	r1, [r3, #12]
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	681a      	ldr	r2, [r3, #0]
 800350e:	4613      	mov	r3, r2
 8003510:	005b      	lsls	r3, r3, #1
 8003512:	4413      	add	r3, r2
 8003514:	3b1e      	subs	r3, #30
 8003516:	2207      	movs	r2, #7
 8003518:	fa02 f303 	lsl.w	r3, r2, r3
 800351c:	43db      	mvns	r3, r3
 800351e:	4019      	ands	r1, r3
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	6898      	ldr	r0, [r3, #8]
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	681a      	ldr	r2, [r3, #0]
 8003528:	4613      	mov	r3, r2
 800352a:	005b      	lsls	r3, r3, #1
 800352c:	4413      	add	r3, r2
 800352e:	3b1e      	subs	r3, #30
 8003530:	fa00 f203 	lsl.w	r2, r0, r3
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	430a      	orrs	r2, r1
 800353a:	60da      	str	r2, [r3, #12]
 800353c:	e019      	b.n	8003572 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	6919      	ldr	r1, [r3, #16]
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	681a      	ldr	r2, [r3, #0]
 8003548:	4613      	mov	r3, r2
 800354a:	005b      	lsls	r3, r3, #1
 800354c:	4413      	add	r3, r2
 800354e:	2207      	movs	r2, #7
 8003550:	fa02 f303 	lsl.w	r3, r2, r3
 8003554:	43db      	mvns	r3, r3
 8003556:	4019      	ands	r1, r3
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	6898      	ldr	r0, [r3, #8]
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	681a      	ldr	r2, [r3, #0]
 8003560:	4613      	mov	r3, r2
 8003562:	005b      	lsls	r3, r3, #1
 8003564:	4413      	add	r3, r2
 8003566:	fa00 f203 	lsl.w	r2, r0, r3
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	430a      	orrs	r2, r1
 8003570:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	2b10      	cmp	r3, #16
 8003578:	d003      	beq.n	8003582 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800357e:	2b11      	cmp	r3, #17
 8003580:	d132      	bne.n	80035e8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	4a1d      	ldr	r2, [pc, #116]	; (80035fc <HAL_ADC_ConfigChannel+0x1e4>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d125      	bne.n	80035d8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	689b      	ldr	r3, [r3, #8]
 8003592:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003596:	2b00      	cmp	r3, #0
 8003598:	d126      	bne.n	80035e8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	689a      	ldr	r2, [r3, #8]
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80035a8:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	2b10      	cmp	r3, #16
 80035b0:	d11a      	bne.n	80035e8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80035b2:	4b13      	ldr	r3, [pc, #76]	; (8003600 <HAL_ADC_ConfigChannel+0x1e8>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4a13      	ldr	r2, [pc, #76]	; (8003604 <HAL_ADC_ConfigChannel+0x1ec>)
 80035b8:	fba2 2303 	umull	r2, r3, r2, r3
 80035bc:	0c9a      	lsrs	r2, r3, #18
 80035be:	4613      	mov	r3, r2
 80035c0:	009b      	lsls	r3, r3, #2
 80035c2:	4413      	add	r3, r2
 80035c4:	005b      	lsls	r3, r3, #1
 80035c6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80035c8:	e002      	b.n	80035d0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80035ca:	68bb      	ldr	r3, [r7, #8]
 80035cc:	3b01      	subs	r3, #1
 80035ce:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80035d0:	68bb      	ldr	r3, [r7, #8]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d1f9      	bne.n	80035ca <HAL_ADC_ConfigChannel+0x1b2>
 80035d6:	e007      	b.n	80035e8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035dc:	f043 0220 	orr.w	r2, r3, #32
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80035e4:	2301      	movs	r3, #1
 80035e6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2200      	movs	r2, #0
 80035ec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80035f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80035f2:	4618      	mov	r0, r3
 80035f4:	3714      	adds	r7, #20
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bc80      	pop	{r7}
 80035fa:	4770      	bx	lr
 80035fc:	40012400 	.word	0x40012400
 8003600:	20000004 	.word	0x20000004
 8003604:	431bde83 	.word	0x431bde83

08003608 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b084      	sub	sp, #16
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003610:	2300      	movs	r3, #0
 8003612:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003614:	2300      	movs	r3, #0
 8003616:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	689b      	ldr	r3, [r3, #8]
 800361e:	f003 0301 	and.w	r3, r3, #1
 8003622:	2b01      	cmp	r3, #1
 8003624:	d040      	beq.n	80036a8 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	689a      	ldr	r2, [r3, #8]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f042 0201 	orr.w	r2, r2, #1
 8003634:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003636:	4b1f      	ldr	r3, [pc, #124]	; (80036b4 <ADC_Enable+0xac>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4a1f      	ldr	r2, [pc, #124]	; (80036b8 <ADC_Enable+0xb0>)
 800363c:	fba2 2303 	umull	r2, r3, r2, r3
 8003640:	0c9b      	lsrs	r3, r3, #18
 8003642:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003644:	e002      	b.n	800364c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003646:	68bb      	ldr	r3, [r7, #8]
 8003648:	3b01      	subs	r3, #1
 800364a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800364c:	68bb      	ldr	r3, [r7, #8]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d1f9      	bne.n	8003646 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003652:	f7ff fc1b 	bl	8002e8c <HAL_GetTick>
 8003656:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003658:	e01f      	b.n	800369a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800365a:	f7ff fc17 	bl	8002e8c <HAL_GetTick>
 800365e:	4602      	mov	r2, r0
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	1ad3      	subs	r3, r2, r3
 8003664:	2b02      	cmp	r3, #2
 8003666:	d918      	bls.n	800369a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	689b      	ldr	r3, [r3, #8]
 800366e:	f003 0301 	and.w	r3, r3, #1
 8003672:	2b01      	cmp	r3, #1
 8003674:	d011      	beq.n	800369a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800367a:	f043 0210 	orr.w	r2, r3, #16
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003686:	f043 0201 	orr.w	r2, r3, #1
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2200      	movs	r2, #0
 8003692:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8003696:	2301      	movs	r3, #1
 8003698:	e007      	b.n	80036aa <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	689b      	ldr	r3, [r3, #8]
 80036a0:	f003 0301 	and.w	r3, r3, #1
 80036a4:	2b01      	cmp	r3, #1
 80036a6:	d1d8      	bne.n	800365a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80036a8:	2300      	movs	r3, #0
}
 80036aa:	4618      	mov	r0, r3
 80036ac:	3710      	adds	r7, #16
 80036ae:	46bd      	mov	sp, r7
 80036b0:	bd80      	pop	{r7, pc}
 80036b2:	bf00      	nop
 80036b4:	20000004 	.word	0x20000004
 80036b8:	431bde83 	.word	0x431bde83

080036bc <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b084      	sub	sp, #16
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80036c4:	2300      	movs	r3, #0
 80036c6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	689b      	ldr	r3, [r3, #8]
 80036ce:	f003 0301 	and.w	r3, r3, #1
 80036d2:	2b01      	cmp	r3, #1
 80036d4:	d12e      	bne.n	8003734 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	689a      	ldr	r2, [r3, #8]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f022 0201 	bic.w	r2, r2, #1
 80036e4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80036e6:	f7ff fbd1 	bl	8002e8c <HAL_GetTick>
 80036ea:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80036ec:	e01b      	b.n	8003726 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80036ee:	f7ff fbcd 	bl	8002e8c <HAL_GetTick>
 80036f2:	4602      	mov	r2, r0
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	1ad3      	subs	r3, r2, r3
 80036f8:	2b02      	cmp	r3, #2
 80036fa:	d914      	bls.n	8003726 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	689b      	ldr	r3, [r3, #8]
 8003702:	f003 0301 	and.w	r3, r3, #1
 8003706:	2b01      	cmp	r3, #1
 8003708:	d10d      	bne.n	8003726 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800370e:	f043 0210 	orr.w	r2, r3, #16
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800371a:	f043 0201 	orr.w	r2, r3, #1
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8003722:	2301      	movs	r3, #1
 8003724:	e007      	b.n	8003736 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	689b      	ldr	r3, [r3, #8]
 800372c:	f003 0301 	and.w	r3, r3, #1
 8003730:	2b01      	cmp	r3, #1
 8003732:	d0dc      	beq.n	80036ee <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003734:	2300      	movs	r3, #0
}
 8003736:	4618      	mov	r0, r3
 8003738:	3710      	adds	r7, #16
 800373a:	46bd      	mov	sp, r7
 800373c:	bd80      	pop	{r7, pc}
	...

08003740 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003740:	b480      	push	{r7}
 8003742:	b085      	sub	sp, #20
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	f003 0307 	and.w	r3, r3, #7
 800374e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003750:	4b0c      	ldr	r3, [pc, #48]	; (8003784 <__NVIC_SetPriorityGrouping+0x44>)
 8003752:	68db      	ldr	r3, [r3, #12]
 8003754:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003756:	68ba      	ldr	r2, [r7, #8]
 8003758:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800375c:	4013      	ands	r3, r2
 800375e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003768:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800376c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003770:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003772:	4a04      	ldr	r2, [pc, #16]	; (8003784 <__NVIC_SetPriorityGrouping+0x44>)
 8003774:	68bb      	ldr	r3, [r7, #8]
 8003776:	60d3      	str	r3, [r2, #12]
}
 8003778:	bf00      	nop
 800377a:	3714      	adds	r7, #20
 800377c:	46bd      	mov	sp, r7
 800377e:	bc80      	pop	{r7}
 8003780:	4770      	bx	lr
 8003782:	bf00      	nop
 8003784:	e000ed00 	.word	0xe000ed00

08003788 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003788:	b480      	push	{r7}
 800378a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800378c:	4b04      	ldr	r3, [pc, #16]	; (80037a0 <__NVIC_GetPriorityGrouping+0x18>)
 800378e:	68db      	ldr	r3, [r3, #12]
 8003790:	0a1b      	lsrs	r3, r3, #8
 8003792:	f003 0307 	and.w	r3, r3, #7
}
 8003796:	4618      	mov	r0, r3
 8003798:	46bd      	mov	sp, r7
 800379a:	bc80      	pop	{r7}
 800379c:	4770      	bx	lr
 800379e:	bf00      	nop
 80037a0:	e000ed00 	.word	0xe000ed00

080037a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80037a4:	b480      	push	{r7}
 80037a6:	b083      	sub	sp, #12
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	4603      	mov	r3, r0
 80037ac:	6039      	str	r1, [r7, #0]
 80037ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	db0a      	blt.n	80037ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	b2da      	uxtb	r2, r3
 80037bc:	490c      	ldr	r1, [pc, #48]	; (80037f0 <__NVIC_SetPriority+0x4c>)
 80037be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037c2:	0112      	lsls	r2, r2, #4
 80037c4:	b2d2      	uxtb	r2, r2
 80037c6:	440b      	add	r3, r1
 80037c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80037cc:	e00a      	b.n	80037e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	b2da      	uxtb	r2, r3
 80037d2:	4908      	ldr	r1, [pc, #32]	; (80037f4 <__NVIC_SetPriority+0x50>)
 80037d4:	79fb      	ldrb	r3, [r7, #7]
 80037d6:	f003 030f 	and.w	r3, r3, #15
 80037da:	3b04      	subs	r3, #4
 80037dc:	0112      	lsls	r2, r2, #4
 80037de:	b2d2      	uxtb	r2, r2
 80037e0:	440b      	add	r3, r1
 80037e2:	761a      	strb	r2, [r3, #24]
}
 80037e4:	bf00      	nop
 80037e6:	370c      	adds	r7, #12
 80037e8:	46bd      	mov	sp, r7
 80037ea:	bc80      	pop	{r7}
 80037ec:	4770      	bx	lr
 80037ee:	bf00      	nop
 80037f0:	e000e100 	.word	0xe000e100
 80037f4:	e000ed00 	.word	0xe000ed00

080037f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80037f8:	b480      	push	{r7}
 80037fa:	b089      	sub	sp, #36	; 0x24
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	60f8      	str	r0, [r7, #12]
 8003800:	60b9      	str	r1, [r7, #8]
 8003802:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	f003 0307 	and.w	r3, r3, #7
 800380a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800380c:	69fb      	ldr	r3, [r7, #28]
 800380e:	f1c3 0307 	rsb	r3, r3, #7
 8003812:	2b04      	cmp	r3, #4
 8003814:	bf28      	it	cs
 8003816:	2304      	movcs	r3, #4
 8003818:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800381a:	69fb      	ldr	r3, [r7, #28]
 800381c:	3304      	adds	r3, #4
 800381e:	2b06      	cmp	r3, #6
 8003820:	d902      	bls.n	8003828 <NVIC_EncodePriority+0x30>
 8003822:	69fb      	ldr	r3, [r7, #28]
 8003824:	3b03      	subs	r3, #3
 8003826:	e000      	b.n	800382a <NVIC_EncodePriority+0x32>
 8003828:	2300      	movs	r3, #0
 800382a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800382c:	f04f 32ff 	mov.w	r2, #4294967295
 8003830:	69bb      	ldr	r3, [r7, #24]
 8003832:	fa02 f303 	lsl.w	r3, r2, r3
 8003836:	43da      	mvns	r2, r3
 8003838:	68bb      	ldr	r3, [r7, #8]
 800383a:	401a      	ands	r2, r3
 800383c:	697b      	ldr	r3, [r7, #20]
 800383e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003840:	f04f 31ff 	mov.w	r1, #4294967295
 8003844:	697b      	ldr	r3, [r7, #20]
 8003846:	fa01 f303 	lsl.w	r3, r1, r3
 800384a:	43d9      	mvns	r1, r3
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003850:	4313      	orrs	r3, r2
         );
}
 8003852:	4618      	mov	r0, r3
 8003854:	3724      	adds	r7, #36	; 0x24
 8003856:	46bd      	mov	sp, r7
 8003858:	bc80      	pop	{r7}
 800385a:	4770      	bx	lr

0800385c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b082      	sub	sp, #8
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	3b01      	subs	r3, #1
 8003868:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800386c:	d301      	bcc.n	8003872 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800386e:	2301      	movs	r3, #1
 8003870:	e00f      	b.n	8003892 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003872:	4a0a      	ldr	r2, [pc, #40]	; (800389c <SysTick_Config+0x40>)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	3b01      	subs	r3, #1
 8003878:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800387a:	210f      	movs	r1, #15
 800387c:	f04f 30ff 	mov.w	r0, #4294967295
 8003880:	f7ff ff90 	bl	80037a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003884:	4b05      	ldr	r3, [pc, #20]	; (800389c <SysTick_Config+0x40>)
 8003886:	2200      	movs	r2, #0
 8003888:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800388a:	4b04      	ldr	r3, [pc, #16]	; (800389c <SysTick_Config+0x40>)
 800388c:	2207      	movs	r2, #7
 800388e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003890:	2300      	movs	r3, #0
}
 8003892:	4618      	mov	r0, r3
 8003894:	3708      	adds	r7, #8
 8003896:	46bd      	mov	sp, r7
 8003898:	bd80      	pop	{r7, pc}
 800389a:	bf00      	nop
 800389c:	e000e010 	.word	0xe000e010

080038a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b082      	sub	sp, #8
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80038a8:	6878      	ldr	r0, [r7, #4]
 80038aa:	f7ff ff49 	bl	8003740 <__NVIC_SetPriorityGrouping>
}
 80038ae:	bf00      	nop
 80038b0:	3708      	adds	r7, #8
 80038b2:	46bd      	mov	sp, r7
 80038b4:	bd80      	pop	{r7, pc}

080038b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80038b6:	b580      	push	{r7, lr}
 80038b8:	b086      	sub	sp, #24
 80038ba:	af00      	add	r7, sp, #0
 80038bc:	4603      	mov	r3, r0
 80038be:	60b9      	str	r1, [r7, #8]
 80038c0:	607a      	str	r2, [r7, #4]
 80038c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80038c4:	2300      	movs	r3, #0
 80038c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80038c8:	f7ff ff5e 	bl	8003788 <__NVIC_GetPriorityGrouping>
 80038cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80038ce:	687a      	ldr	r2, [r7, #4]
 80038d0:	68b9      	ldr	r1, [r7, #8]
 80038d2:	6978      	ldr	r0, [r7, #20]
 80038d4:	f7ff ff90 	bl	80037f8 <NVIC_EncodePriority>
 80038d8:	4602      	mov	r2, r0
 80038da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038de:	4611      	mov	r1, r2
 80038e0:	4618      	mov	r0, r3
 80038e2:	f7ff ff5f 	bl	80037a4 <__NVIC_SetPriority>
}
 80038e6:	bf00      	nop
 80038e8:	3718      	adds	r7, #24
 80038ea:	46bd      	mov	sp, r7
 80038ec:	bd80      	pop	{r7, pc}

080038ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80038ee:	b580      	push	{r7, lr}
 80038f0:	b082      	sub	sp, #8
 80038f2:	af00      	add	r7, sp, #0
 80038f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80038f6:	6878      	ldr	r0, [r7, #4]
 80038f8:	f7ff ffb0 	bl	800385c <SysTick_Config>
 80038fc:	4603      	mov	r3, r0
}
 80038fe:	4618      	mov	r0, r3
 8003900:	3708      	adds	r7, #8
 8003902:	46bd      	mov	sp, r7
 8003904:	bd80      	pop	{r7, pc}
	...

08003908 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003908:	b480      	push	{r7}
 800390a:	b08b      	sub	sp, #44	; 0x2c
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
 8003910:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003912:	2300      	movs	r3, #0
 8003914:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003916:	2300      	movs	r3, #0
 8003918:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800391a:	e169      	b.n	8003bf0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800391c:	2201      	movs	r2, #1
 800391e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003920:	fa02 f303 	lsl.w	r3, r2, r3
 8003924:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	69fa      	ldr	r2, [r7, #28]
 800392c:	4013      	ands	r3, r2
 800392e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003930:	69ba      	ldr	r2, [r7, #24]
 8003932:	69fb      	ldr	r3, [r7, #28]
 8003934:	429a      	cmp	r2, r3
 8003936:	f040 8158 	bne.w	8003bea <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	4a9a      	ldr	r2, [pc, #616]	; (8003ba8 <HAL_GPIO_Init+0x2a0>)
 8003940:	4293      	cmp	r3, r2
 8003942:	d05e      	beq.n	8003a02 <HAL_GPIO_Init+0xfa>
 8003944:	4a98      	ldr	r2, [pc, #608]	; (8003ba8 <HAL_GPIO_Init+0x2a0>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d875      	bhi.n	8003a36 <HAL_GPIO_Init+0x12e>
 800394a:	4a98      	ldr	r2, [pc, #608]	; (8003bac <HAL_GPIO_Init+0x2a4>)
 800394c:	4293      	cmp	r3, r2
 800394e:	d058      	beq.n	8003a02 <HAL_GPIO_Init+0xfa>
 8003950:	4a96      	ldr	r2, [pc, #600]	; (8003bac <HAL_GPIO_Init+0x2a4>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d86f      	bhi.n	8003a36 <HAL_GPIO_Init+0x12e>
 8003956:	4a96      	ldr	r2, [pc, #600]	; (8003bb0 <HAL_GPIO_Init+0x2a8>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d052      	beq.n	8003a02 <HAL_GPIO_Init+0xfa>
 800395c:	4a94      	ldr	r2, [pc, #592]	; (8003bb0 <HAL_GPIO_Init+0x2a8>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d869      	bhi.n	8003a36 <HAL_GPIO_Init+0x12e>
 8003962:	4a94      	ldr	r2, [pc, #592]	; (8003bb4 <HAL_GPIO_Init+0x2ac>)
 8003964:	4293      	cmp	r3, r2
 8003966:	d04c      	beq.n	8003a02 <HAL_GPIO_Init+0xfa>
 8003968:	4a92      	ldr	r2, [pc, #584]	; (8003bb4 <HAL_GPIO_Init+0x2ac>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d863      	bhi.n	8003a36 <HAL_GPIO_Init+0x12e>
 800396e:	4a92      	ldr	r2, [pc, #584]	; (8003bb8 <HAL_GPIO_Init+0x2b0>)
 8003970:	4293      	cmp	r3, r2
 8003972:	d046      	beq.n	8003a02 <HAL_GPIO_Init+0xfa>
 8003974:	4a90      	ldr	r2, [pc, #576]	; (8003bb8 <HAL_GPIO_Init+0x2b0>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d85d      	bhi.n	8003a36 <HAL_GPIO_Init+0x12e>
 800397a:	2b12      	cmp	r3, #18
 800397c:	d82a      	bhi.n	80039d4 <HAL_GPIO_Init+0xcc>
 800397e:	2b12      	cmp	r3, #18
 8003980:	d859      	bhi.n	8003a36 <HAL_GPIO_Init+0x12e>
 8003982:	a201      	add	r2, pc, #4	; (adr r2, 8003988 <HAL_GPIO_Init+0x80>)
 8003984:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003988:	08003a03 	.word	0x08003a03
 800398c:	080039dd 	.word	0x080039dd
 8003990:	080039ef 	.word	0x080039ef
 8003994:	08003a31 	.word	0x08003a31
 8003998:	08003a37 	.word	0x08003a37
 800399c:	08003a37 	.word	0x08003a37
 80039a0:	08003a37 	.word	0x08003a37
 80039a4:	08003a37 	.word	0x08003a37
 80039a8:	08003a37 	.word	0x08003a37
 80039ac:	08003a37 	.word	0x08003a37
 80039b0:	08003a37 	.word	0x08003a37
 80039b4:	08003a37 	.word	0x08003a37
 80039b8:	08003a37 	.word	0x08003a37
 80039bc:	08003a37 	.word	0x08003a37
 80039c0:	08003a37 	.word	0x08003a37
 80039c4:	08003a37 	.word	0x08003a37
 80039c8:	08003a37 	.word	0x08003a37
 80039cc:	080039e5 	.word	0x080039e5
 80039d0:	080039f9 	.word	0x080039f9
 80039d4:	4a79      	ldr	r2, [pc, #484]	; (8003bbc <HAL_GPIO_Init+0x2b4>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d013      	beq.n	8003a02 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80039da:	e02c      	b.n	8003a36 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	68db      	ldr	r3, [r3, #12]
 80039e0:	623b      	str	r3, [r7, #32]
          break;
 80039e2:	e029      	b.n	8003a38 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	68db      	ldr	r3, [r3, #12]
 80039e8:	3304      	adds	r3, #4
 80039ea:	623b      	str	r3, [r7, #32]
          break;
 80039ec:	e024      	b.n	8003a38 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	68db      	ldr	r3, [r3, #12]
 80039f2:	3308      	adds	r3, #8
 80039f4:	623b      	str	r3, [r7, #32]
          break;
 80039f6:	e01f      	b.n	8003a38 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	68db      	ldr	r3, [r3, #12]
 80039fc:	330c      	adds	r3, #12
 80039fe:	623b      	str	r3, [r7, #32]
          break;
 8003a00:	e01a      	b.n	8003a38 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	689b      	ldr	r3, [r3, #8]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d102      	bne.n	8003a10 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003a0a:	2304      	movs	r3, #4
 8003a0c:	623b      	str	r3, [r7, #32]
          break;
 8003a0e:	e013      	b.n	8003a38 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	689b      	ldr	r3, [r3, #8]
 8003a14:	2b01      	cmp	r3, #1
 8003a16:	d105      	bne.n	8003a24 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003a18:	2308      	movs	r3, #8
 8003a1a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	69fa      	ldr	r2, [r7, #28]
 8003a20:	611a      	str	r2, [r3, #16]
          break;
 8003a22:	e009      	b.n	8003a38 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003a24:	2308      	movs	r3, #8
 8003a26:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	69fa      	ldr	r2, [r7, #28]
 8003a2c:	615a      	str	r2, [r3, #20]
          break;
 8003a2e:	e003      	b.n	8003a38 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003a30:	2300      	movs	r3, #0
 8003a32:	623b      	str	r3, [r7, #32]
          break;
 8003a34:	e000      	b.n	8003a38 <HAL_GPIO_Init+0x130>
          break;
 8003a36:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003a38:	69bb      	ldr	r3, [r7, #24]
 8003a3a:	2bff      	cmp	r3, #255	; 0xff
 8003a3c:	d801      	bhi.n	8003a42 <HAL_GPIO_Init+0x13a>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	e001      	b.n	8003a46 <HAL_GPIO_Init+0x13e>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	3304      	adds	r3, #4
 8003a46:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003a48:	69bb      	ldr	r3, [r7, #24]
 8003a4a:	2bff      	cmp	r3, #255	; 0xff
 8003a4c:	d802      	bhi.n	8003a54 <HAL_GPIO_Init+0x14c>
 8003a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a50:	009b      	lsls	r3, r3, #2
 8003a52:	e002      	b.n	8003a5a <HAL_GPIO_Init+0x152>
 8003a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a56:	3b08      	subs	r3, #8
 8003a58:	009b      	lsls	r3, r3, #2
 8003a5a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003a5c:	697b      	ldr	r3, [r7, #20]
 8003a5e:	681a      	ldr	r2, [r3, #0]
 8003a60:	210f      	movs	r1, #15
 8003a62:	693b      	ldr	r3, [r7, #16]
 8003a64:	fa01 f303 	lsl.w	r3, r1, r3
 8003a68:	43db      	mvns	r3, r3
 8003a6a:	401a      	ands	r2, r3
 8003a6c:	6a39      	ldr	r1, [r7, #32]
 8003a6e:	693b      	ldr	r3, [r7, #16]
 8003a70:	fa01 f303 	lsl.w	r3, r1, r3
 8003a74:	431a      	orrs	r2, r3
 8003a76:	697b      	ldr	r3, [r7, #20]
 8003a78:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	f000 80b1 	beq.w	8003bea <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003a88:	4b4d      	ldr	r3, [pc, #308]	; (8003bc0 <HAL_GPIO_Init+0x2b8>)
 8003a8a:	699b      	ldr	r3, [r3, #24]
 8003a8c:	4a4c      	ldr	r2, [pc, #304]	; (8003bc0 <HAL_GPIO_Init+0x2b8>)
 8003a8e:	f043 0301 	orr.w	r3, r3, #1
 8003a92:	6193      	str	r3, [r2, #24]
 8003a94:	4b4a      	ldr	r3, [pc, #296]	; (8003bc0 <HAL_GPIO_Init+0x2b8>)
 8003a96:	699b      	ldr	r3, [r3, #24]
 8003a98:	f003 0301 	and.w	r3, r3, #1
 8003a9c:	60bb      	str	r3, [r7, #8]
 8003a9e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003aa0:	4a48      	ldr	r2, [pc, #288]	; (8003bc4 <HAL_GPIO_Init+0x2bc>)
 8003aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aa4:	089b      	lsrs	r3, r3, #2
 8003aa6:	3302      	adds	r3, #2
 8003aa8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003aac:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ab0:	f003 0303 	and.w	r3, r3, #3
 8003ab4:	009b      	lsls	r3, r3, #2
 8003ab6:	220f      	movs	r2, #15
 8003ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8003abc:	43db      	mvns	r3, r3
 8003abe:	68fa      	ldr	r2, [r7, #12]
 8003ac0:	4013      	ands	r3, r2
 8003ac2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	4a40      	ldr	r2, [pc, #256]	; (8003bc8 <HAL_GPIO_Init+0x2c0>)
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d013      	beq.n	8003af4 <HAL_GPIO_Init+0x1ec>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	4a3f      	ldr	r2, [pc, #252]	; (8003bcc <HAL_GPIO_Init+0x2c4>)
 8003ad0:	4293      	cmp	r3, r2
 8003ad2:	d00d      	beq.n	8003af0 <HAL_GPIO_Init+0x1e8>
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	4a3e      	ldr	r2, [pc, #248]	; (8003bd0 <HAL_GPIO_Init+0x2c8>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d007      	beq.n	8003aec <HAL_GPIO_Init+0x1e4>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	4a3d      	ldr	r2, [pc, #244]	; (8003bd4 <HAL_GPIO_Init+0x2cc>)
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	d101      	bne.n	8003ae8 <HAL_GPIO_Init+0x1e0>
 8003ae4:	2303      	movs	r3, #3
 8003ae6:	e006      	b.n	8003af6 <HAL_GPIO_Init+0x1ee>
 8003ae8:	2304      	movs	r3, #4
 8003aea:	e004      	b.n	8003af6 <HAL_GPIO_Init+0x1ee>
 8003aec:	2302      	movs	r3, #2
 8003aee:	e002      	b.n	8003af6 <HAL_GPIO_Init+0x1ee>
 8003af0:	2301      	movs	r3, #1
 8003af2:	e000      	b.n	8003af6 <HAL_GPIO_Init+0x1ee>
 8003af4:	2300      	movs	r3, #0
 8003af6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003af8:	f002 0203 	and.w	r2, r2, #3
 8003afc:	0092      	lsls	r2, r2, #2
 8003afe:	4093      	lsls	r3, r2
 8003b00:	68fa      	ldr	r2, [r7, #12]
 8003b02:	4313      	orrs	r3, r2
 8003b04:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003b06:	492f      	ldr	r1, [pc, #188]	; (8003bc4 <HAL_GPIO_Init+0x2bc>)
 8003b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b0a:	089b      	lsrs	r3, r3, #2
 8003b0c:	3302      	adds	r3, #2
 8003b0e:	68fa      	ldr	r2, [r7, #12]
 8003b10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d006      	beq.n	8003b2e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003b20:	4b2d      	ldr	r3, [pc, #180]	; (8003bd8 <HAL_GPIO_Init+0x2d0>)
 8003b22:	689a      	ldr	r2, [r3, #8]
 8003b24:	492c      	ldr	r1, [pc, #176]	; (8003bd8 <HAL_GPIO_Init+0x2d0>)
 8003b26:	69bb      	ldr	r3, [r7, #24]
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	608b      	str	r3, [r1, #8]
 8003b2c:	e006      	b.n	8003b3c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003b2e:	4b2a      	ldr	r3, [pc, #168]	; (8003bd8 <HAL_GPIO_Init+0x2d0>)
 8003b30:	689a      	ldr	r2, [r3, #8]
 8003b32:	69bb      	ldr	r3, [r7, #24]
 8003b34:	43db      	mvns	r3, r3
 8003b36:	4928      	ldr	r1, [pc, #160]	; (8003bd8 <HAL_GPIO_Init+0x2d0>)
 8003b38:	4013      	ands	r3, r2
 8003b3a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d006      	beq.n	8003b56 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003b48:	4b23      	ldr	r3, [pc, #140]	; (8003bd8 <HAL_GPIO_Init+0x2d0>)
 8003b4a:	68da      	ldr	r2, [r3, #12]
 8003b4c:	4922      	ldr	r1, [pc, #136]	; (8003bd8 <HAL_GPIO_Init+0x2d0>)
 8003b4e:	69bb      	ldr	r3, [r7, #24]
 8003b50:	4313      	orrs	r3, r2
 8003b52:	60cb      	str	r3, [r1, #12]
 8003b54:	e006      	b.n	8003b64 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003b56:	4b20      	ldr	r3, [pc, #128]	; (8003bd8 <HAL_GPIO_Init+0x2d0>)
 8003b58:	68da      	ldr	r2, [r3, #12]
 8003b5a:	69bb      	ldr	r3, [r7, #24]
 8003b5c:	43db      	mvns	r3, r3
 8003b5e:	491e      	ldr	r1, [pc, #120]	; (8003bd8 <HAL_GPIO_Init+0x2d0>)
 8003b60:	4013      	ands	r3, r2
 8003b62:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003b64:	683b      	ldr	r3, [r7, #0]
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d006      	beq.n	8003b7e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003b70:	4b19      	ldr	r3, [pc, #100]	; (8003bd8 <HAL_GPIO_Init+0x2d0>)
 8003b72:	685a      	ldr	r2, [r3, #4]
 8003b74:	4918      	ldr	r1, [pc, #96]	; (8003bd8 <HAL_GPIO_Init+0x2d0>)
 8003b76:	69bb      	ldr	r3, [r7, #24]
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	604b      	str	r3, [r1, #4]
 8003b7c:	e006      	b.n	8003b8c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003b7e:	4b16      	ldr	r3, [pc, #88]	; (8003bd8 <HAL_GPIO_Init+0x2d0>)
 8003b80:	685a      	ldr	r2, [r3, #4]
 8003b82:	69bb      	ldr	r3, [r7, #24]
 8003b84:	43db      	mvns	r3, r3
 8003b86:	4914      	ldr	r1, [pc, #80]	; (8003bd8 <HAL_GPIO_Init+0x2d0>)
 8003b88:	4013      	ands	r3, r2
 8003b8a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d021      	beq.n	8003bdc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003b98:	4b0f      	ldr	r3, [pc, #60]	; (8003bd8 <HAL_GPIO_Init+0x2d0>)
 8003b9a:	681a      	ldr	r2, [r3, #0]
 8003b9c:	490e      	ldr	r1, [pc, #56]	; (8003bd8 <HAL_GPIO_Init+0x2d0>)
 8003b9e:	69bb      	ldr	r3, [r7, #24]
 8003ba0:	4313      	orrs	r3, r2
 8003ba2:	600b      	str	r3, [r1, #0]
 8003ba4:	e021      	b.n	8003bea <HAL_GPIO_Init+0x2e2>
 8003ba6:	bf00      	nop
 8003ba8:	10320000 	.word	0x10320000
 8003bac:	10310000 	.word	0x10310000
 8003bb0:	10220000 	.word	0x10220000
 8003bb4:	10210000 	.word	0x10210000
 8003bb8:	10120000 	.word	0x10120000
 8003bbc:	10110000 	.word	0x10110000
 8003bc0:	40021000 	.word	0x40021000
 8003bc4:	40010000 	.word	0x40010000
 8003bc8:	40010800 	.word	0x40010800
 8003bcc:	40010c00 	.word	0x40010c00
 8003bd0:	40011000 	.word	0x40011000
 8003bd4:	40011400 	.word	0x40011400
 8003bd8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003bdc:	4b0b      	ldr	r3, [pc, #44]	; (8003c0c <HAL_GPIO_Init+0x304>)
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	69bb      	ldr	r3, [r7, #24]
 8003be2:	43db      	mvns	r3, r3
 8003be4:	4909      	ldr	r1, [pc, #36]	; (8003c0c <HAL_GPIO_Init+0x304>)
 8003be6:	4013      	ands	r3, r2
 8003be8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bec:	3301      	adds	r3, #1
 8003bee:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	681a      	ldr	r2, [r3, #0]
 8003bf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bf6:	fa22 f303 	lsr.w	r3, r2, r3
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	f47f ae8e 	bne.w	800391c <HAL_GPIO_Init+0x14>
  }
}
 8003c00:	bf00      	nop
 8003c02:	bf00      	nop
 8003c04:	372c      	adds	r7, #44	; 0x2c
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bc80      	pop	{r7}
 8003c0a:	4770      	bx	lr
 8003c0c:	40010400 	.word	0x40010400

08003c10 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003c10:	b480      	push	{r7}
 8003c12:	b085      	sub	sp, #20
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
 8003c18:	460b      	mov	r3, r1
 8003c1a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	689a      	ldr	r2, [r3, #8]
 8003c20:	887b      	ldrh	r3, [r7, #2]
 8003c22:	4013      	ands	r3, r2
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d002      	beq.n	8003c2e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003c28:	2301      	movs	r3, #1
 8003c2a:	73fb      	strb	r3, [r7, #15]
 8003c2c:	e001      	b.n	8003c32 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003c2e:	2300      	movs	r3, #0
 8003c30:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003c32:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c34:	4618      	mov	r0, r3
 8003c36:	3714      	adds	r7, #20
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	bc80      	pop	{r7}
 8003c3c:	4770      	bx	lr

08003c3e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c3e:	b480      	push	{r7}
 8003c40:	b083      	sub	sp, #12
 8003c42:	af00      	add	r7, sp, #0
 8003c44:	6078      	str	r0, [r7, #4]
 8003c46:	460b      	mov	r3, r1
 8003c48:	807b      	strh	r3, [r7, #2]
 8003c4a:	4613      	mov	r3, r2
 8003c4c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003c4e:	787b      	ldrb	r3, [r7, #1]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d003      	beq.n	8003c5c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003c54:	887a      	ldrh	r2, [r7, #2]
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003c5a:	e003      	b.n	8003c64 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003c5c:	887b      	ldrh	r3, [r7, #2]
 8003c5e:	041a      	lsls	r2, r3, #16
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	611a      	str	r2, [r3, #16]
}
 8003c64:	bf00      	nop
 8003c66:	370c      	adds	r7, #12
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	bc80      	pop	{r7}
 8003c6c:	4770      	bx	lr
	...

08003c70 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b084      	sub	sp, #16
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d101      	bne.n	8003c82 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	e12b      	b.n	8003eda <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c88:	b2db      	uxtb	r3, r3
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d106      	bne.n	8003c9c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2200      	movs	r2, #0
 8003c92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003c96:	6878      	ldr	r0, [r7, #4]
 8003c98:	f7fe ff02 	bl	8002aa0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2224      	movs	r2, #36	; 0x24
 8003ca0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	681a      	ldr	r2, [r3, #0]
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f022 0201 	bic.w	r2, r2, #1
 8003cb2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	681a      	ldr	r2, [r3, #0]
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003cc2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	681a      	ldr	r2, [r3, #0]
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003cd2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003cd4:	f001 fbf0 	bl	80054b8 <HAL_RCC_GetPCLK1Freq>
 8003cd8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	4a81      	ldr	r2, [pc, #516]	; (8003ee4 <HAL_I2C_Init+0x274>)
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d807      	bhi.n	8003cf4 <HAL_I2C_Init+0x84>
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	4a80      	ldr	r2, [pc, #512]	; (8003ee8 <HAL_I2C_Init+0x278>)
 8003ce8:	4293      	cmp	r3, r2
 8003cea:	bf94      	ite	ls
 8003cec:	2301      	movls	r3, #1
 8003cee:	2300      	movhi	r3, #0
 8003cf0:	b2db      	uxtb	r3, r3
 8003cf2:	e006      	b.n	8003d02 <HAL_I2C_Init+0x92>
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	4a7d      	ldr	r2, [pc, #500]	; (8003eec <HAL_I2C_Init+0x27c>)
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	bf94      	ite	ls
 8003cfc:	2301      	movls	r3, #1
 8003cfe:	2300      	movhi	r3, #0
 8003d00:	b2db      	uxtb	r3, r3
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d001      	beq.n	8003d0a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003d06:	2301      	movs	r3, #1
 8003d08:	e0e7      	b.n	8003eda <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	4a78      	ldr	r2, [pc, #480]	; (8003ef0 <HAL_I2C_Init+0x280>)
 8003d0e:	fba2 2303 	umull	r2, r3, r2, r3
 8003d12:	0c9b      	lsrs	r3, r3, #18
 8003d14:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	68ba      	ldr	r2, [r7, #8]
 8003d26:	430a      	orrs	r2, r1
 8003d28:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	6a1b      	ldr	r3, [r3, #32]
 8003d30:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	4a6a      	ldr	r2, [pc, #424]	; (8003ee4 <HAL_I2C_Init+0x274>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d802      	bhi.n	8003d44 <HAL_I2C_Init+0xd4>
 8003d3e:	68bb      	ldr	r3, [r7, #8]
 8003d40:	3301      	adds	r3, #1
 8003d42:	e009      	b.n	8003d58 <HAL_I2C_Init+0xe8>
 8003d44:	68bb      	ldr	r3, [r7, #8]
 8003d46:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003d4a:	fb02 f303 	mul.w	r3, r2, r3
 8003d4e:	4a69      	ldr	r2, [pc, #420]	; (8003ef4 <HAL_I2C_Init+0x284>)
 8003d50:	fba2 2303 	umull	r2, r3, r2, r3
 8003d54:	099b      	lsrs	r3, r3, #6
 8003d56:	3301      	adds	r3, #1
 8003d58:	687a      	ldr	r2, [r7, #4]
 8003d5a:	6812      	ldr	r2, [r2, #0]
 8003d5c:	430b      	orrs	r3, r1
 8003d5e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	69db      	ldr	r3, [r3, #28]
 8003d66:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003d6a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	685b      	ldr	r3, [r3, #4]
 8003d72:	495c      	ldr	r1, [pc, #368]	; (8003ee4 <HAL_I2C_Init+0x274>)
 8003d74:	428b      	cmp	r3, r1
 8003d76:	d819      	bhi.n	8003dac <HAL_I2C_Init+0x13c>
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	1e59      	subs	r1, r3, #1
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	005b      	lsls	r3, r3, #1
 8003d82:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d86:	1c59      	adds	r1, r3, #1
 8003d88:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003d8c:	400b      	ands	r3, r1
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d00a      	beq.n	8003da8 <HAL_I2C_Init+0x138>
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	1e59      	subs	r1, r3, #1
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	005b      	lsls	r3, r3, #1
 8003d9c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003da0:	3301      	adds	r3, #1
 8003da2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003da6:	e051      	b.n	8003e4c <HAL_I2C_Init+0x1dc>
 8003da8:	2304      	movs	r3, #4
 8003daa:	e04f      	b.n	8003e4c <HAL_I2C_Init+0x1dc>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	689b      	ldr	r3, [r3, #8]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d111      	bne.n	8003dd8 <HAL_I2C_Init+0x168>
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	1e58      	subs	r0, r3, #1
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6859      	ldr	r1, [r3, #4]
 8003dbc:	460b      	mov	r3, r1
 8003dbe:	005b      	lsls	r3, r3, #1
 8003dc0:	440b      	add	r3, r1
 8003dc2:	fbb0 f3f3 	udiv	r3, r0, r3
 8003dc6:	3301      	adds	r3, #1
 8003dc8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	bf0c      	ite	eq
 8003dd0:	2301      	moveq	r3, #1
 8003dd2:	2300      	movne	r3, #0
 8003dd4:	b2db      	uxtb	r3, r3
 8003dd6:	e012      	b.n	8003dfe <HAL_I2C_Init+0x18e>
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	1e58      	subs	r0, r3, #1
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6859      	ldr	r1, [r3, #4]
 8003de0:	460b      	mov	r3, r1
 8003de2:	009b      	lsls	r3, r3, #2
 8003de4:	440b      	add	r3, r1
 8003de6:	0099      	lsls	r1, r3, #2
 8003de8:	440b      	add	r3, r1
 8003dea:	fbb0 f3f3 	udiv	r3, r0, r3
 8003dee:	3301      	adds	r3, #1
 8003df0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	bf0c      	ite	eq
 8003df8:	2301      	moveq	r3, #1
 8003dfa:	2300      	movne	r3, #0
 8003dfc:	b2db      	uxtb	r3, r3
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d001      	beq.n	8003e06 <HAL_I2C_Init+0x196>
 8003e02:	2301      	movs	r3, #1
 8003e04:	e022      	b.n	8003e4c <HAL_I2C_Init+0x1dc>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	689b      	ldr	r3, [r3, #8]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d10e      	bne.n	8003e2c <HAL_I2C_Init+0x1bc>
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	1e58      	subs	r0, r3, #1
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6859      	ldr	r1, [r3, #4]
 8003e16:	460b      	mov	r3, r1
 8003e18:	005b      	lsls	r3, r3, #1
 8003e1a:	440b      	add	r3, r1
 8003e1c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e20:	3301      	adds	r3, #1
 8003e22:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e26:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003e2a:	e00f      	b.n	8003e4c <HAL_I2C_Init+0x1dc>
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	1e58      	subs	r0, r3, #1
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6859      	ldr	r1, [r3, #4]
 8003e34:	460b      	mov	r3, r1
 8003e36:	009b      	lsls	r3, r3, #2
 8003e38:	440b      	add	r3, r1
 8003e3a:	0099      	lsls	r1, r3, #2
 8003e3c:	440b      	add	r3, r1
 8003e3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e42:	3301      	adds	r3, #1
 8003e44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e48:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003e4c:	6879      	ldr	r1, [r7, #4]
 8003e4e:	6809      	ldr	r1, [r1, #0]
 8003e50:	4313      	orrs	r3, r2
 8003e52:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	69da      	ldr	r2, [r3, #28]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6a1b      	ldr	r3, [r3, #32]
 8003e66:	431a      	orrs	r2, r3
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	430a      	orrs	r2, r1
 8003e6e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	689b      	ldr	r3, [r3, #8]
 8003e76:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003e7a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003e7e:	687a      	ldr	r2, [r7, #4]
 8003e80:	6911      	ldr	r1, [r2, #16]
 8003e82:	687a      	ldr	r2, [r7, #4]
 8003e84:	68d2      	ldr	r2, [r2, #12]
 8003e86:	4311      	orrs	r1, r2
 8003e88:	687a      	ldr	r2, [r7, #4]
 8003e8a:	6812      	ldr	r2, [r2, #0]
 8003e8c:	430b      	orrs	r3, r1
 8003e8e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	68db      	ldr	r3, [r3, #12]
 8003e96:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	695a      	ldr	r2, [r3, #20]
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	699b      	ldr	r3, [r3, #24]
 8003ea2:	431a      	orrs	r2, r3
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	430a      	orrs	r2, r1
 8003eaa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	681a      	ldr	r2, [r3, #0]
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f042 0201 	orr.w	r2, r2, #1
 8003eba:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2220      	movs	r2, #32
 8003ec6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003ed8:	2300      	movs	r3, #0
}
 8003eda:	4618      	mov	r0, r3
 8003edc:	3710      	adds	r7, #16
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	bd80      	pop	{r7, pc}
 8003ee2:	bf00      	nop
 8003ee4:	000186a0 	.word	0x000186a0
 8003ee8:	001e847f 	.word	0x001e847f
 8003eec:	003d08ff 	.word	0x003d08ff
 8003ef0:	431bde83 	.word	0x431bde83
 8003ef4:	10624dd3 	.word	0x10624dd3

08003ef8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b088      	sub	sp, #32
 8003efc:	af02      	add	r7, sp, #8
 8003efe:	60f8      	str	r0, [r7, #12]
 8003f00:	4608      	mov	r0, r1
 8003f02:	4611      	mov	r1, r2
 8003f04:	461a      	mov	r2, r3
 8003f06:	4603      	mov	r3, r0
 8003f08:	817b      	strh	r3, [r7, #10]
 8003f0a:	460b      	mov	r3, r1
 8003f0c:	813b      	strh	r3, [r7, #8]
 8003f0e:	4613      	mov	r3, r2
 8003f10:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003f12:	f7fe ffbb 	bl	8002e8c <HAL_GetTick>
 8003f16:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f1e:	b2db      	uxtb	r3, r3
 8003f20:	2b20      	cmp	r3, #32
 8003f22:	f040 80d9 	bne.w	80040d8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003f26:	697b      	ldr	r3, [r7, #20]
 8003f28:	9300      	str	r3, [sp, #0]
 8003f2a:	2319      	movs	r3, #25
 8003f2c:	2201      	movs	r2, #1
 8003f2e:	496d      	ldr	r1, [pc, #436]	; (80040e4 <HAL_I2C_Mem_Write+0x1ec>)
 8003f30:	68f8      	ldr	r0, [r7, #12]
 8003f32:	f000 fcc1 	bl	80048b8 <I2C_WaitOnFlagUntilTimeout>
 8003f36:	4603      	mov	r3, r0
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d001      	beq.n	8003f40 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003f3c:	2302      	movs	r3, #2
 8003f3e:	e0cc      	b.n	80040da <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f46:	2b01      	cmp	r3, #1
 8003f48:	d101      	bne.n	8003f4e <HAL_I2C_Mem_Write+0x56>
 8003f4a:	2302      	movs	r3, #2
 8003f4c:	e0c5      	b.n	80040da <HAL_I2C_Mem_Write+0x1e2>
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	2201      	movs	r2, #1
 8003f52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f003 0301 	and.w	r3, r3, #1
 8003f60:	2b01      	cmp	r3, #1
 8003f62:	d007      	beq.n	8003f74 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	681a      	ldr	r2, [r3, #0]
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f042 0201 	orr.w	r2, r2, #1
 8003f72:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	681a      	ldr	r2, [r3, #0]
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003f82:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	2221      	movs	r2, #33	; 0x21
 8003f88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	2240      	movs	r2, #64	; 0x40
 8003f90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	2200      	movs	r2, #0
 8003f98:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	6a3a      	ldr	r2, [r7, #32]
 8003f9e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003fa4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003faa:	b29a      	uxth	r2, r3
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	4a4d      	ldr	r2, [pc, #308]	; (80040e8 <HAL_I2C_Mem_Write+0x1f0>)
 8003fb4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003fb6:	88f8      	ldrh	r0, [r7, #6]
 8003fb8:	893a      	ldrh	r2, [r7, #8]
 8003fba:	8979      	ldrh	r1, [r7, #10]
 8003fbc:	697b      	ldr	r3, [r7, #20]
 8003fbe:	9301      	str	r3, [sp, #4]
 8003fc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fc2:	9300      	str	r3, [sp, #0]
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	68f8      	ldr	r0, [r7, #12]
 8003fc8:	f000 faf8 	bl	80045bc <I2C_RequestMemoryWrite>
 8003fcc:	4603      	mov	r3, r0
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d052      	beq.n	8004078 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	e081      	b.n	80040da <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003fd6:	697a      	ldr	r2, [r7, #20]
 8003fd8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003fda:	68f8      	ldr	r0, [r7, #12]
 8003fdc:	f000 fd86 	bl	8004aec <I2C_WaitOnTXEFlagUntilTimeout>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d00d      	beq.n	8004002 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fea:	2b04      	cmp	r3, #4
 8003fec:	d107      	bne.n	8003ffe <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	681a      	ldr	r2, [r3, #0]
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ffc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003ffe:	2301      	movs	r3, #1
 8004000:	e06b      	b.n	80040da <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004006:	781a      	ldrb	r2, [r3, #0]
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004012:	1c5a      	adds	r2, r3, #1
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800401c:	3b01      	subs	r3, #1
 800401e:	b29a      	uxth	r2, r3
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004028:	b29b      	uxth	r3, r3
 800402a:	3b01      	subs	r3, #1
 800402c:	b29a      	uxth	r2, r3
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	695b      	ldr	r3, [r3, #20]
 8004038:	f003 0304 	and.w	r3, r3, #4
 800403c:	2b04      	cmp	r3, #4
 800403e:	d11b      	bne.n	8004078 <HAL_I2C_Mem_Write+0x180>
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004044:	2b00      	cmp	r3, #0
 8004046:	d017      	beq.n	8004078 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800404c:	781a      	ldrb	r2, [r3, #0]
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004058:	1c5a      	adds	r2, r3, #1
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004062:	3b01      	subs	r3, #1
 8004064:	b29a      	uxth	r2, r3
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800406e:	b29b      	uxth	r3, r3
 8004070:	3b01      	subs	r3, #1
 8004072:	b29a      	uxth	r2, r3
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800407c:	2b00      	cmp	r3, #0
 800407e:	d1aa      	bne.n	8003fd6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004080:	697a      	ldr	r2, [r7, #20]
 8004082:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004084:	68f8      	ldr	r0, [r7, #12]
 8004086:	f000 fd79 	bl	8004b7c <I2C_WaitOnBTFFlagUntilTimeout>
 800408a:	4603      	mov	r3, r0
 800408c:	2b00      	cmp	r3, #0
 800408e:	d00d      	beq.n	80040ac <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004094:	2b04      	cmp	r3, #4
 8004096:	d107      	bne.n	80040a8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	681a      	ldr	r2, [r3, #0]
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040a6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80040a8:	2301      	movs	r3, #1
 80040aa:	e016      	b.n	80040da <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	681a      	ldr	r2, [r3, #0]
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	2220      	movs	r2, #32
 80040c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	2200      	movs	r2, #0
 80040c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	2200      	movs	r2, #0
 80040d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80040d4:	2300      	movs	r3, #0
 80040d6:	e000      	b.n	80040da <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80040d8:	2302      	movs	r3, #2
  }
}
 80040da:	4618      	mov	r0, r3
 80040dc:	3718      	adds	r7, #24
 80040de:	46bd      	mov	sp, r7
 80040e0:	bd80      	pop	{r7, pc}
 80040e2:	bf00      	nop
 80040e4:	00100002 	.word	0x00100002
 80040e8:	ffff0000 	.word	0xffff0000

080040ec <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b08c      	sub	sp, #48	; 0x30
 80040f0:	af02      	add	r7, sp, #8
 80040f2:	60f8      	str	r0, [r7, #12]
 80040f4:	4608      	mov	r0, r1
 80040f6:	4611      	mov	r1, r2
 80040f8:	461a      	mov	r2, r3
 80040fa:	4603      	mov	r3, r0
 80040fc:	817b      	strh	r3, [r7, #10]
 80040fe:	460b      	mov	r3, r1
 8004100:	813b      	strh	r3, [r7, #8]
 8004102:	4613      	mov	r3, r2
 8004104:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8004106:	2300      	movs	r3, #0
 8004108:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800410a:	f7fe febf 	bl	8002e8c <HAL_GetTick>
 800410e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004116:	b2db      	uxtb	r3, r3
 8004118:	2b20      	cmp	r3, #32
 800411a:	f040 8244 	bne.w	80045a6 <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800411e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004120:	9300      	str	r3, [sp, #0]
 8004122:	2319      	movs	r3, #25
 8004124:	2201      	movs	r2, #1
 8004126:	4982      	ldr	r1, [pc, #520]	; (8004330 <HAL_I2C_Mem_Read+0x244>)
 8004128:	68f8      	ldr	r0, [r7, #12]
 800412a:	f000 fbc5 	bl	80048b8 <I2C_WaitOnFlagUntilTimeout>
 800412e:	4603      	mov	r3, r0
 8004130:	2b00      	cmp	r3, #0
 8004132:	d001      	beq.n	8004138 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8004134:	2302      	movs	r3, #2
 8004136:	e237      	b.n	80045a8 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800413e:	2b01      	cmp	r3, #1
 8004140:	d101      	bne.n	8004146 <HAL_I2C_Mem_Read+0x5a>
 8004142:	2302      	movs	r3, #2
 8004144:	e230      	b.n	80045a8 <HAL_I2C_Mem_Read+0x4bc>
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	2201      	movs	r2, #1
 800414a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f003 0301 	and.w	r3, r3, #1
 8004158:	2b01      	cmp	r3, #1
 800415a:	d007      	beq.n	800416c <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	681a      	ldr	r2, [r3, #0]
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f042 0201 	orr.w	r2, r2, #1
 800416a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	681a      	ldr	r2, [r3, #0]
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800417a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	2222      	movs	r2, #34	; 0x22
 8004180:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	2240      	movs	r2, #64	; 0x40
 8004188:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	2200      	movs	r2, #0
 8004190:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004196:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800419c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041a2:	b29a      	uxth	r2, r3
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	4a62      	ldr	r2, [pc, #392]	; (8004334 <HAL_I2C_Mem_Read+0x248>)
 80041ac:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80041ae:	88f8      	ldrh	r0, [r7, #6]
 80041b0:	893a      	ldrh	r2, [r7, #8]
 80041b2:	8979      	ldrh	r1, [r7, #10]
 80041b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041b6:	9301      	str	r3, [sp, #4]
 80041b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041ba:	9300      	str	r3, [sp, #0]
 80041bc:	4603      	mov	r3, r0
 80041be:	68f8      	ldr	r0, [r7, #12]
 80041c0:	f000 fa92 	bl	80046e8 <I2C_RequestMemoryRead>
 80041c4:	4603      	mov	r3, r0
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d001      	beq.n	80041ce <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 80041ca:	2301      	movs	r3, #1
 80041cc:	e1ec      	b.n	80045a8 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d113      	bne.n	80041fe <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041d6:	2300      	movs	r3, #0
 80041d8:	61fb      	str	r3, [r7, #28]
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	695b      	ldr	r3, [r3, #20]
 80041e0:	61fb      	str	r3, [r7, #28]
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	699b      	ldr	r3, [r3, #24]
 80041e8:	61fb      	str	r3, [r7, #28]
 80041ea:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	681a      	ldr	r2, [r3, #0]
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80041fa:	601a      	str	r2, [r3, #0]
 80041fc:	e1c0      	b.n	8004580 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004202:	2b01      	cmp	r3, #1
 8004204:	d11e      	bne.n	8004244 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	681a      	ldr	r2, [r3, #0]
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004214:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004216:	b672      	cpsid	i
}
 8004218:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800421a:	2300      	movs	r3, #0
 800421c:	61bb      	str	r3, [r7, #24]
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	695b      	ldr	r3, [r3, #20]
 8004224:	61bb      	str	r3, [r7, #24]
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	699b      	ldr	r3, [r3, #24]
 800422c:	61bb      	str	r3, [r7, #24]
 800422e:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	681a      	ldr	r2, [r3, #0]
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800423e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004240:	b662      	cpsie	i
}
 8004242:	e035      	b.n	80042b0 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004248:	2b02      	cmp	r3, #2
 800424a:	d11e      	bne.n	800428a <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	681a      	ldr	r2, [r3, #0]
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800425a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800425c:	b672      	cpsid	i
}
 800425e:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004260:	2300      	movs	r3, #0
 8004262:	617b      	str	r3, [r7, #20]
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	695b      	ldr	r3, [r3, #20]
 800426a:	617b      	str	r3, [r7, #20]
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	699b      	ldr	r3, [r3, #24]
 8004272:	617b      	str	r3, [r7, #20]
 8004274:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	681a      	ldr	r2, [r3, #0]
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004284:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004286:	b662      	cpsie	i
}
 8004288:	e012      	b.n	80042b0 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	681a      	ldr	r2, [r3, #0]
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004298:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800429a:	2300      	movs	r3, #0
 800429c:	613b      	str	r3, [r7, #16]
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	695b      	ldr	r3, [r3, #20]
 80042a4:	613b      	str	r3, [r7, #16]
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	699b      	ldr	r3, [r3, #24]
 80042ac:	613b      	str	r3, [r7, #16]
 80042ae:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80042b0:	e166      	b.n	8004580 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042b6:	2b03      	cmp	r3, #3
 80042b8:	f200 811f 	bhi.w	80044fa <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042c0:	2b01      	cmp	r3, #1
 80042c2:	d123      	bne.n	800430c <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80042c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042c6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80042c8:	68f8      	ldr	r0, [r7, #12]
 80042ca:	f000 fc9f 	bl	8004c0c <I2C_WaitOnRXNEFlagUntilTimeout>
 80042ce:	4603      	mov	r3, r0
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d001      	beq.n	80042d8 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 80042d4:	2301      	movs	r3, #1
 80042d6:	e167      	b.n	80045a8 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	691a      	ldr	r2, [r3, #16]
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042e2:	b2d2      	uxtb	r2, r2
 80042e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ea:	1c5a      	adds	r2, r3, #1
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042f4:	3b01      	subs	r3, #1
 80042f6:	b29a      	uxth	r2, r3
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004300:	b29b      	uxth	r3, r3
 8004302:	3b01      	subs	r3, #1
 8004304:	b29a      	uxth	r2, r3
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	855a      	strh	r2, [r3, #42]	; 0x2a
 800430a:	e139      	b.n	8004580 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004310:	2b02      	cmp	r3, #2
 8004312:	d152      	bne.n	80043ba <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004316:	9300      	str	r3, [sp, #0]
 8004318:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800431a:	2200      	movs	r2, #0
 800431c:	4906      	ldr	r1, [pc, #24]	; (8004338 <HAL_I2C_Mem_Read+0x24c>)
 800431e:	68f8      	ldr	r0, [r7, #12]
 8004320:	f000 faca 	bl	80048b8 <I2C_WaitOnFlagUntilTimeout>
 8004324:	4603      	mov	r3, r0
 8004326:	2b00      	cmp	r3, #0
 8004328:	d008      	beq.n	800433c <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 800432a:	2301      	movs	r3, #1
 800432c:	e13c      	b.n	80045a8 <HAL_I2C_Mem_Read+0x4bc>
 800432e:	bf00      	nop
 8004330:	00100002 	.word	0x00100002
 8004334:	ffff0000 	.word	0xffff0000
 8004338:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 800433c:	b672      	cpsid	i
}
 800433e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	681a      	ldr	r2, [r3, #0]
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800434e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	691a      	ldr	r2, [r3, #16]
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800435a:	b2d2      	uxtb	r2, r2
 800435c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004362:	1c5a      	adds	r2, r3, #1
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800436c:	3b01      	subs	r3, #1
 800436e:	b29a      	uxth	r2, r3
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004378:	b29b      	uxth	r3, r3
 800437a:	3b01      	subs	r3, #1
 800437c:	b29a      	uxth	r2, r3
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004382:	b662      	cpsie	i
}
 8004384:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	691a      	ldr	r2, [r3, #16]
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004390:	b2d2      	uxtb	r2, r2
 8004392:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004398:	1c5a      	adds	r2, r3, #1
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043a2:	3b01      	subs	r3, #1
 80043a4:	b29a      	uxth	r2, r3
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043ae:	b29b      	uxth	r3, r3
 80043b0:	3b01      	subs	r3, #1
 80043b2:	b29a      	uxth	r2, r3
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80043b8:	e0e2      	b.n	8004580 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80043ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043bc:	9300      	str	r3, [sp, #0]
 80043be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043c0:	2200      	movs	r2, #0
 80043c2:	497b      	ldr	r1, [pc, #492]	; (80045b0 <HAL_I2C_Mem_Read+0x4c4>)
 80043c4:	68f8      	ldr	r0, [r7, #12]
 80043c6:	f000 fa77 	bl	80048b8 <I2C_WaitOnFlagUntilTimeout>
 80043ca:	4603      	mov	r3, r0
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d001      	beq.n	80043d4 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 80043d0:	2301      	movs	r3, #1
 80043d2:	e0e9      	b.n	80045a8 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	681a      	ldr	r2, [r3, #0]
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80043e2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80043e4:	b672      	cpsid	i
}
 80043e6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	691a      	ldr	r2, [r3, #16]
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043f2:	b2d2      	uxtb	r2, r2
 80043f4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043fa:	1c5a      	adds	r2, r3, #1
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004404:	3b01      	subs	r3, #1
 8004406:	b29a      	uxth	r2, r3
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004410:	b29b      	uxth	r3, r3
 8004412:	3b01      	subs	r3, #1
 8004414:	b29a      	uxth	r2, r3
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800441a:	4b66      	ldr	r3, [pc, #408]	; (80045b4 <HAL_I2C_Mem_Read+0x4c8>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	08db      	lsrs	r3, r3, #3
 8004420:	4a65      	ldr	r2, [pc, #404]	; (80045b8 <HAL_I2C_Mem_Read+0x4cc>)
 8004422:	fba2 2303 	umull	r2, r3, r2, r3
 8004426:	0a1a      	lsrs	r2, r3, #8
 8004428:	4613      	mov	r3, r2
 800442a:	009b      	lsls	r3, r3, #2
 800442c:	4413      	add	r3, r2
 800442e:	00da      	lsls	r2, r3, #3
 8004430:	1ad3      	subs	r3, r2, r3
 8004432:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8004434:	6a3b      	ldr	r3, [r7, #32]
 8004436:	3b01      	subs	r3, #1
 8004438:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800443a:	6a3b      	ldr	r3, [r7, #32]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d118      	bne.n	8004472 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	2200      	movs	r2, #0
 8004444:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	2220      	movs	r2, #32
 800444a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	2200      	movs	r2, #0
 8004452:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800445a:	f043 0220 	orr.w	r2, r3, #32
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8004462:	b662      	cpsie	i
}
 8004464:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	2200      	movs	r2, #0
 800446a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 800446e:	2301      	movs	r3, #1
 8004470:	e09a      	b.n	80045a8 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	695b      	ldr	r3, [r3, #20]
 8004478:	f003 0304 	and.w	r3, r3, #4
 800447c:	2b04      	cmp	r3, #4
 800447e:	d1d9      	bne.n	8004434 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	681a      	ldr	r2, [r3, #0]
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800448e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	691a      	ldr	r2, [r3, #16]
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800449a:	b2d2      	uxtb	r2, r2
 800449c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044a2:	1c5a      	adds	r2, r3, #1
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044ac:	3b01      	subs	r3, #1
 80044ae:	b29a      	uxth	r2, r3
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044b8:	b29b      	uxth	r3, r3
 80044ba:	3b01      	subs	r3, #1
 80044bc:	b29a      	uxth	r2, r3
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80044c2:	b662      	cpsie	i
}
 80044c4:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	691a      	ldr	r2, [r3, #16]
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044d0:	b2d2      	uxtb	r2, r2
 80044d2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044d8:	1c5a      	adds	r2, r3, #1
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044e2:	3b01      	subs	r3, #1
 80044e4:	b29a      	uxth	r2, r3
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044ee:	b29b      	uxth	r3, r3
 80044f0:	3b01      	subs	r3, #1
 80044f2:	b29a      	uxth	r2, r3
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80044f8:	e042      	b.n	8004580 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80044fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044fc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80044fe:	68f8      	ldr	r0, [r7, #12]
 8004500:	f000 fb84 	bl	8004c0c <I2C_WaitOnRXNEFlagUntilTimeout>
 8004504:	4603      	mov	r3, r0
 8004506:	2b00      	cmp	r3, #0
 8004508:	d001      	beq.n	800450e <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 800450a:	2301      	movs	r3, #1
 800450c:	e04c      	b.n	80045a8 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	691a      	ldr	r2, [r3, #16]
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004518:	b2d2      	uxtb	r2, r2
 800451a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004520:	1c5a      	adds	r2, r3, #1
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800452a:	3b01      	subs	r3, #1
 800452c:	b29a      	uxth	r2, r3
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004536:	b29b      	uxth	r3, r3
 8004538:	3b01      	subs	r3, #1
 800453a:	b29a      	uxth	r2, r3
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	695b      	ldr	r3, [r3, #20]
 8004546:	f003 0304 	and.w	r3, r3, #4
 800454a:	2b04      	cmp	r3, #4
 800454c:	d118      	bne.n	8004580 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	691a      	ldr	r2, [r3, #16]
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004558:	b2d2      	uxtb	r2, r2
 800455a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004560:	1c5a      	adds	r2, r3, #1
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800456a:	3b01      	subs	r3, #1
 800456c:	b29a      	uxth	r2, r3
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004576:	b29b      	uxth	r3, r3
 8004578:	3b01      	subs	r3, #1
 800457a:	b29a      	uxth	r2, r3
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004584:	2b00      	cmp	r3, #0
 8004586:	f47f ae94 	bne.w	80042b2 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	2220      	movs	r2, #32
 800458e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2200      	movs	r2, #0
 8004596:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2200      	movs	r2, #0
 800459e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80045a2:	2300      	movs	r3, #0
 80045a4:	e000      	b.n	80045a8 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 80045a6:	2302      	movs	r3, #2
  }
}
 80045a8:	4618      	mov	r0, r3
 80045aa:	3728      	adds	r7, #40	; 0x28
 80045ac:	46bd      	mov	sp, r7
 80045ae:	bd80      	pop	{r7, pc}
 80045b0:	00010004 	.word	0x00010004
 80045b4:	20000004 	.word	0x20000004
 80045b8:	14f8b589 	.word	0x14f8b589

080045bc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b088      	sub	sp, #32
 80045c0:	af02      	add	r7, sp, #8
 80045c2:	60f8      	str	r0, [r7, #12]
 80045c4:	4608      	mov	r0, r1
 80045c6:	4611      	mov	r1, r2
 80045c8:	461a      	mov	r2, r3
 80045ca:	4603      	mov	r3, r0
 80045cc:	817b      	strh	r3, [r7, #10]
 80045ce:	460b      	mov	r3, r1
 80045d0:	813b      	strh	r3, [r7, #8]
 80045d2:	4613      	mov	r3, r2
 80045d4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	681a      	ldr	r2, [r3, #0]
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80045e4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80045e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045e8:	9300      	str	r3, [sp, #0]
 80045ea:	6a3b      	ldr	r3, [r7, #32]
 80045ec:	2200      	movs	r2, #0
 80045ee:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80045f2:	68f8      	ldr	r0, [r7, #12]
 80045f4:	f000 f960 	bl	80048b8 <I2C_WaitOnFlagUntilTimeout>
 80045f8:	4603      	mov	r3, r0
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d00d      	beq.n	800461a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004608:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800460c:	d103      	bne.n	8004616 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004614:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004616:	2303      	movs	r3, #3
 8004618:	e05f      	b.n	80046da <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800461a:	897b      	ldrh	r3, [r7, #10]
 800461c:	b2db      	uxtb	r3, r3
 800461e:	461a      	mov	r2, r3
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004628:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800462a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800462c:	6a3a      	ldr	r2, [r7, #32]
 800462e:	492d      	ldr	r1, [pc, #180]	; (80046e4 <I2C_RequestMemoryWrite+0x128>)
 8004630:	68f8      	ldr	r0, [r7, #12]
 8004632:	f000 f9bb 	bl	80049ac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004636:	4603      	mov	r3, r0
 8004638:	2b00      	cmp	r3, #0
 800463a:	d001      	beq.n	8004640 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800463c:	2301      	movs	r3, #1
 800463e:	e04c      	b.n	80046da <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004640:	2300      	movs	r3, #0
 8004642:	617b      	str	r3, [r7, #20]
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	695b      	ldr	r3, [r3, #20]
 800464a:	617b      	str	r3, [r7, #20]
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	699b      	ldr	r3, [r3, #24]
 8004652:	617b      	str	r3, [r7, #20]
 8004654:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004656:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004658:	6a39      	ldr	r1, [r7, #32]
 800465a:	68f8      	ldr	r0, [r7, #12]
 800465c:	f000 fa46 	bl	8004aec <I2C_WaitOnTXEFlagUntilTimeout>
 8004660:	4603      	mov	r3, r0
 8004662:	2b00      	cmp	r3, #0
 8004664:	d00d      	beq.n	8004682 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800466a:	2b04      	cmp	r3, #4
 800466c:	d107      	bne.n	800467e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	681a      	ldr	r2, [r3, #0]
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800467c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800467e:	2301      	movs	r3, #1
 8004680:	e02b      	b.n	80046da <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004682:	88fb      	ldrh	r3, [r7, #6]
 8004684:	2b01      	cmp	r3, #1
 8004686:	d105      	bne.n	8004694 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004688:	893b      	ldrh	r3, [r7, #8]
 800468a:	b2da      	uxtb	r2, r3
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	611a      	str	r2, [r3, #16]
 8004692:	e021      	b.n	80046d8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004694:	893b      	ldrh	r3, [r7, #8]
 8004696:	0a1b      	lsrs	r3, r3, #8
 8004698:	b29b      	uxth	r3, r3
 800469a:	b2da      	uxtb	r2, r3
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80046a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046a4:	6a39      	ldr	r1, [r7, #32]
 80046a6:	68f8      	ldr	r0, [r7, #12]
 80046a8:	f000 fa20 	bl	8004aec <I2C_WaitOnTXEFlagUntilTimeout>
 80046ac:	4603      	mov	r3, r0
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d00d      	beq.n	80046ce <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046b6:	2b04      	cmp	r3, #4
 80046b8:	d107      	bne.n	80046ca <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	681a      	ldr	r2, [r3, #0]
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80046c8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80046ca:	2301      	movs	r3, #1
 80046cc:	e005      	b.n	80046da <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80046ce:	893b      	ldrh	r3, [r7, #8]
 80046d0:	b2da      	uxtb	r2, r3
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80046d8:	2300      	movs	r3, #0
}
 80046da:	4618      	mov	r0, r3
 80046dc:	3718      	adds	r7, #24
 80046de:	46bd      	mov	sp, r7
 80046e0:	bd80      	pop	{r7, pc}
 80046e2:	bf00      	nop
 80046e4:	00010002 	.word	0x00010002

080046e8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b088      	sub	sp, #32
 80046ec:	af02      	add	r7, sp, #8
 80046ee:	60f8      	str	r0, [r7, #12]
 80046f0:	4608      	mov	r0, r1
 80046f2:	4611      	mov	r1, r2
 80046f4:	461a      	mov	r2, r3
 80046f6:	4603      	mov	r3, r0
 80046f8:	817b      	strh	r3, [r7, #10]
 80046fa:	460b      	mov	r3, r1
 80046fc:	813b      	strh	r3, [r7, #8]
 80046fe:	4613      	mov	r3, r2
 8004700:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	681a      	ldr	r2, [r3, #0]
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004710:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	681a      	ldr	r2, [r3, #0]
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004720:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004724:	9300      	str	r3, [sp, #0]
 8004726:	6a3b      	ldr	r3, [r7, #32]
 8004728:	2200      	movs	r2, #0
 800472a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800472e:	68f8      	ldr	r0, [r7, #12]
 8004730:	f000 f8c2 	bl	80048b8 <I2C_WaitOnFlagUntilTimeout>
 8004734:	4603      	mov	r3, r0
 8004736:	2b00      	cmp	r3, #0
 8004738:	d00d      	beq.n	8004756 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004744:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004748:	d103      	bne.n	8004752 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004750:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004752:	2303      	movs	r3, #3
 8004754:	e0aa      	b.n	80048ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004756:	897b      	ldrh	r3, [r7, #10]
 8004758:	b2db      	uxtb	r3, r3
 800475a:	461a      	mov	r2, r3
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004764:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004768:	6a3a      	ldr	r2, [r7, #32]
 800476a:	4952      	ldr	r1, [pc, #328]	; (80048b4 <I2C_RequestMemoryRead+0x1cc>)
 800476c:	68f8      	ldr	r0, [r7, #12]
 800476e:	f000 f91d 	bl	80049ac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004772:	4603      	mov	r3, r0
 8004774:	2b00      	cmp	r3, #0
 8004776:	d001      	beq.n	800477c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004778:	2301      	movs	r3, #1
 800477a:	e097      	b.n	80048ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800477c:	2300      	movs	r3, #0
 800477e:	617b      	str	r3, [r7, #20]
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	695b      	ldr	r3, [r3, #20]
 8004786:	617b      	str	r3, [r7, #20]
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	699b      	ldr	r3, [r3, #24]
 800478e:	617b      	str	r3, [r7, #20]
 8004790:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004792:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004794:	6a39      	ldr	r1, [r7, #32]
 8004796:	68f8      	ldr	r0, [r7, #12]
 8004798:	f000 f9a8 	bl	8004aec <I2C_WaitOnTXEFlagUntilTimeout>
 800479c:	4603      	mov	r3, r0
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d00d      	beq.n	80047be <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047a6:	2b04      	cmp	r3, #4
 80047a8:	d107      	bne.n	80047ba <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	681a      	ldr	r2, [r3, #0]
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80047b8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80047ba:	2301      	movs	r3, #1
 80047bc:	e076      	b.n	80048ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80047be:	88fb      	ldrh	r3, [r7, #6]
 80047c0:	2b01      	cmp	r3, #1
 80047c2:	d105      	bne.n	80047d0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80047c4:	893b      	ldrh	r3, [r7, #8]
 80047c6:	b2da      	uxtb	r2, r3
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	611a      	str	r2, [r3, #16]
 80047ce:	e021      	b.n	8004814 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80047d0:	893b      	ldrh	r3, [r7, #8]
 80047d2:	0a1b      	lsrs	r3, r3, #8
 80047d4:	b29b      	uxth	r3, r3
 80047d6:	b2da      	uxtb	r2, r3
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80047de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80047e0:	6a39      	ldr	r1, [r7, #32]
 80047e2:	68f8      	ldr	r0, [r7, #12]
 80047e4:	f000 f982 	bl	8004aec <I2C_WaitOnTXEFlagUntilTimeout>
 80047e8:	4603      	mov	r3, r0
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d00d      	beq.n	800480a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047f2:	2b04      	cmp	r3, #4
 80047f4:	d107      	bne.n	8004806 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	681a      	ldr	r2, [r3, #0]
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004804:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004806:	2301      	movs	r3, #1
 8004808:	e050      	b.n	80048ac <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800480a:	893b      	ldrh	r3, [r7, #8]
 800480c:	b2da      	uxtb	r2, r3
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004814:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004816:	6a39      	ldr	r1, [r7, #32]
 8004818:	68f8      	ldr	r0, [r7, #12]
 800481a:	f000 f967 	bl	8004aec <I2C_WaitOnTXEFlagUntilTimeout>
 800481e:	4603      	mov	r3, r0
 8004820:	2b00      	cmp	r3, #0
 8004822:	d00d      	beq.n	8004840 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004828:	2b04      	cmp	r3, #4
 800482a:	d107      	bne.n	800483c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	681a      	ldr	r2, [r3, #0]
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800483a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800483c:	2301      	movs	r3, #1
 800483e:	e035      	b.n	80048ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	681a      	ldr	r2, [r3, #0]
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800484e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004850:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004852:	9300      	str	r3, [sp, #0]
 8004854:	6a3b      	ldr	r3, [r7, #32]
 8004856:	2200      	movs	r2, #0
 8004858:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800485c:	68f8      	ldr	r0, [r7, #12]
 800485e:	f000 f82b 	bl	80048b8 <I2C_WaitOnFlagUntilTimeout>
 8004862:	4603      	mov	r3, r0
 8004864:	2b00      	cmp	r3, #0
 8004866:	d00d      	beq.n	8004884 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004872:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004876:	d103      	bne.n	8004880 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800487e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004880:	2303      	movs	r3, #3
 8004882:	e013      	b.n	80048ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004884:	897b      	ldrh	r3, [r7, #10]
 8004886:	b2db      	uxtb	r3, r3
 8004888:	f043 0301 	orr.w	r3, r3, #1
 800488c:	b2da      	uxtb	r2, r3
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004896:	6a3a      	ldr	r2, [r7, #32]
 8004898:	4906      	ldr	r1, [pc, #24]	; (80048b4 <I2C_RequestMemoryRead+0x1cc>)
 800489a:	68f8      	ldr	r0, [r7, #12]
 800489c:	f000 f886 	bl	80049ac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80048a0:	4603      	mov	r3, r0
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d001      	beq.n	80048aa <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80048a6:	2301      	movs	r3, #1
 80048a8:	e000      	b.n	80048ac <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80048aa:	2300      	movs	r3, #0
}
 80048ac:	4618      	mov	r0, r3
 80048ae:	3718      	adds	r7, #24
 80048b0:	46bd      	mov	sp, r7
 80048b2:	bd80      	pop	{r7, pc}
 80048b4:	00010002 	.word	0x00010002

080048b8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b084      	sub	sp, #16
 80048bc:	af00      	add	r7, sp, #0
 80048be:	60f8      	str	r0, [r7, #12]
 80048c0:	60b9      	str	r1, [r7, #8]
 80048c2:	603b      	str	r3, [r7, #0]
 80048c4:	4613      	mov	r3, r2
 80048c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80048c8:	e048      	b.n	800495c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048d0:	d044      	beq.n	800495c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048d2:	f7fe fadb 	bl	8002e8c <HAL_GetTick>
 80048d6:	4602      	mov	r2, r0
 80048d8:	69bb      	ldr	r3, [r7, #24]
 80048da:	1ad3      	subs	r3, r2, r3
 80048dc:	683a      	ldr	r2, [r7, #0]
 80048de:	429a      	cmp	r2, r3
 80048e0:	d302      	bcc.n	80048e8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d139      	bne.n	800495c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80048e8:	68bb      	ldr	r3, [r7, #8]
 80048ea:	0c1b      	lsrs	r3, r3, #16
 80048ec:	b2db      	uxtb	r3, r3
 80048ee:	2b01      	cmp	r3, #1
 80048f0:	d10d      	bne.n	800490e <I2C_WaitOnFlagUntilTimeout+0x56>
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	695b      	ldr	r3, [r3, #20]
 80048f8:	43da      	mvns	r2, r3
 80048fa:	68bb      	ldr	r3, [r7, #8]
 80048fc:	4013      	ands	r3, r2
 80048fe:	b29b      	uxth	r3, r3
 8004900:	2b00      	cmp	r3, #0
 8004902:	bf0c      	ite	eq
 8004904:	2301      	moveq	r3, #1
 8004906:	2300      	movne	r3, #0
 8004908:	b2db      	uxtb	r3, r3
 800490a:	461a      	mov	r2, r3
 800490c:	e00c      	b.n	8004928 <I2C_WaitOnFlagUntilTimeout+0x70>
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	699b      	ldr	r3, [r3, #24]
 8004914:	43da      	mvns	r2, r3
 8004916:	68bb      	ldr	r3, [r7, #8]
 8004918:	4013      	ands	r3, r2
 800491a:	b29b      	uxth	r3, r3
 800491c:	2b00      	cmp	r3, #0
 800491e:	bf0c      	ite	eq
 8004920:	2301      	moveq	r3, #1
 8004922:	2300      	movne	r3, #0
 8004924:	b2db      	uxtb	r3, r3
 8004926:	461a      	mov	r2, r3
 8004928:	79fb      	ldrb	r3, [r7, #7]
 800492a:	429a      	cmp	r2, r3
 800492c:	d116      	bne.n	800495c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	2200      	movs	r2, #0
 8004932:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	2220      	movs	r2, #32
 8004938:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	2200      	movs	r2, #0
 8004940:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004948:	f043 0220 	orr.w	r2, r3, #32
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	2200      	movs	r2, #0
 8004954:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004958:	2301      	movs	r3, #1
 800495a:	e023      	b.n	80049a4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800495c:	68bb      	ldr	r3, [r7, #8]
 800495e:	0c1b      	lsrs	r3, r3, #16
 8004960:	b2db      	uxtb	r3, r3
 8004962:	2b01      	cmp	r3, #1
 8004964:	d10d      	bne.n	8004982 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	695b      	ldr	r3, [r3, #20]
 800496c:	43da      	mvns	r2, r3
 800496e:	68bb      	ldr	r3, [r7, #8]
 8004970:	4013      	ands	r3, r2
 8004972:	b29b      	uxth	r3, r3
 8004974:	2b00      	cmp	r3, #0
 8004976:	bf0c      	ite	eq
 8004978:	2301      	moveq	r3, #1
 800497a:	2300      	movne	r3, #0
 800497c:	b2db      	uxtb	r3, r3
 800497e:	461a      	mov	r2, r3
 8004980:	e00c      	b.n	800499c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	699b      	ldr	r3, [r3, #24]
 8004988:	43da      	mvns	r2, r3
 800498a:	68bb      	ldr	r3, [r7, #8]
 800498c:	4013      	ands	r3, r2
 800498e:	b29b      	uxth	r3, r3
 8004990:	2b00      	cmp	r3, #0
 8004992:	bf0c      	ite	eq
 8004994:	2301      	moveq	r3, #1
 8004996:	2300      	movne	r3, #0
 8004998:	b2db      	uxtb	r3, r3
 800499a:	461a      	mov	r2, r3
 800499c:	79fb      	ldrb	r3, [r7, #7]
 800499e:	429a      	cmp	r2, r3
 80049a0:	d093      	beq.n	80048ca <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80049a2:	2300      	movs	r3, #0
}
 80049a4:	4618      	mov	r0, r3
 80049a6:	3710      	adds	r7, #16
 80049a8:	46bd      	mov	sp, r7
 80049aa:	bd80      	pop	{r7, pc}

080049ac <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b084      	sub	sp, #16
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	60f8      	str	r0, [r7, #12]
 80049b4:	60b9      	str	r1, [r7, #8]
 80049b6:	607a      	str	r2, [r7, #4]
 80049b8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80049ba:	e071      	b.n	8004aa0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	695b      	ldr	r3, [r3, #20]
 80049c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80049c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80049ca:	d123      	bne.n	8004a14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	681a      	ldr	r2, [r3, #0]
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049da:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80049e4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	2200      	movs	r2, #0
 80049ea:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	2220      	movs	r2, #32
 80049f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	2200      	movs	r2, #0
 80049f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a00:	f043 0204 	orr.w	r2, r3, #4
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004a10:	2301      	movs	r3, #1
 8004a12:	e067      	b.n	8004ae4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a1a:	d041      	beq.n	8004aa0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a1c:	f7fe fa36 	bl	8002e8c <HAL_GetTick>
 8004a20:	4602      	mov	r2, r0
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	1ad3      	subs	r3, r2, r3
 8004a26:	687a      	ldr	r2, [r7, #4]
 8004a28:	429a      	cmp	r2, r3
 8004a2a:	d302      	bcc.n	8004a32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d136      	bne.n	8004aa0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004a32:	68bb      	ldr	r3, [r7, #8]
 8004a34:	0c1b      	lsrs	r3, r3, #16
 8004a36:	b2db      	uxtb	r3, r3
 8004a38:	2b01      	cmp	r3, #1
 8004a3a:	d10c      	bne.n	8004a56 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	695b      	ldr	r3, [r3, #20]
 8004a42:	43da      	mvns	r2, r3
 8004a44:	68bb      	ldr	r3, [r7, #8]
 8004a46:	4013      	ands	r3, r2
 8004a48:	b29b      	uxth	r3, r3
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	bf14      	ite	ne
 8004a4e:	2301      	movne	r3, #1
 8004a50:	2300      	moveq	r3, #0
 8004a52:	b2db      	uxtb	r3, r3
 8004a54:	e00b      	b.n	8004a6e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	699b      	ldr	r3, [r3, #24]
 8004a5c:	43da      	mvns	r2, r3
 8004a5e:	68bb      	ldr	r3, [r7, #8]
 8004a60:	4013      	ands	r3, r2
 8004a62:	b29b      	uxth	r3, r3
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	bf14      	ite	ne
 8004a68:	2301      	movne	r3, #1
 8004a6a:	2300      	moveq	r3, #0
 8004a6c:	b2db      	uxtb	r3, r3
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d016      	beq.n	8004aa0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	2200      	movs	r2, #0
 8004a76:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	2220      	movs	r2, #32
 8004a7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	2200      	movs	r2, #0
 8004a84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a8c:	f043 0220 	orr.w	r2, r3, #32
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	2200      	movs	r2, #0
 8004a98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004a9c:	2301      	movs	r3, #1
 8004a9e:	e021      	b.n	8004ae4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004aa0:	68bb      	ldr	r3, [r7, #8]
 8004aa2:	0c1b      	lsrs	r3, r3, #16
 8004aa4:	b2db      	uxtb	r3, r3
 8004aa6:	2b01      	cmp	r3, #1
 8004aa8:	d10c      	bne.n	8004ac4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	695b      	ldr	r3, [r3, #20]
 8004ab0:	43da      	mvns	r2, r3
 8004ab2:	68bb      	ldr	r3, [r7, #8]
 8004ab4:	4013      	ands	r3, r2
 8004ab6:	b29b      	uxth	r3, r3
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	bf14      	ite	ne
 8004abc:	2301      	movne	r3, #1
 8004abe:	2300      	moveq	r3, #0
 8004ac0:	b2db      	uxtb	r3, r3
 8004ac2:	e00b      	b.n	8004adc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	699b      	ldr	r3, [r3, #24]
 8004aca:	43da      	mvns	r2, r3
 8004acc:	68bb      	ldr	r3, [r7, #8]
 8004ace:	4013      	ands	r3, r2
 8004ad0:	b29b      	uxth	r3, r3
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	bf14      	ite	ne
 8004ad6:	2301      	movne	r3, #1
 8004ad8:	2300      	moveq	r3, #0
 8004ada:	b2db      	uxtb	r3, r3
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	f47f af6d 	bne.w	80049bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004ae2:	2300      	movs	r3, #0
}
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	3710      	adds	r7, #16
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	bd80      	pop	{r7, pc}

08004aec <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b084      	sub	sp, #16
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	60f8      	str	r0, [r7, #12]
 8004af4:	60b9      	str	r1, [r7, #8]
 8004af6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004af8:	e034      	b.n	8004b64 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004afa:	68f8      	ldr	r0, [r7, #12]
 8004afc:	f000 f8e3 	bl	8004cc6 <I2C_IsAcknowledgeFailed>
 8004b00:	4603      	mov	r3, r0
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d001      	beq.n	8004b0a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004b06:	2301      	movs	r3, #1
 8004b08:	e034      	b.n	8004b74 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b0a:	68bb      	ldr	r3, [r7, #8]
 8004b0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b10:	d028      	beq.n	8004b64 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b12:	f7fe f9bb 	bl	8002e8c <HAL_GetTick>
 8004b16:	4602      	mov	r2, r0
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	1ad3      	subs	r3, r2, r3
 8004b1c:	68ba      	ldr	r2, [r7, #8]
 8004b1e:	429a      	cmp	r2, r3
 8004b20:	d302      	bcc.n	8004b28 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004b22:	68bb      	ldr	r3, [r7, #8]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d11d      	bne.n	8004b64 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	695b      	ldr	r3, [r3, #20]
 8004b2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b32:	2b80      	cmp	r3, #128	; 0x80
 8004b34:	d016      	beq.n	8004b64 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	2200      	movs	r2, #0
 8004b3a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	2220      	movs	r2, #32
 8004b40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	2200      	movs	r2, #0
 8004b48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b50:	f043 0220 	orr.w	r2, r3, #32
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004b60:	2301      	movs	r3, #1
 8004b62:	e007      	b.n	8004b74 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	695b      	ldr	r3, [r3, #20]
 8004b6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b6e:	2b80      	cmp	r3, #128	; 0x80
 8004b70:	d1c3      	bne.n	8004afa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004b72:	2300      	movs	r3, #0
}
 8004b74:	4618      	mov	r0, r3
 8004b76:	3710      	adds	r7, #16
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	bd80      	pop	{r7, pc}

08004b7c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	b084      	sub	sp, #16
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	60f8      	str	r0, [r7, #12]
 8004b84:	60b9      	str	r1, [r7, #8]
 8004b86:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004b88:	e034      	b.n	8004bf4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004b8a:	68f8      	ldr	r0, [r7, #12]
 8004b8c:	f000 f89b 	bl	8004cc6 <I2C_IsAcknowledgeFailed>
 8004b90:	4603      	mov	r3, r0
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d001      	beq.n	8004b9a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004b96:	2301      	movs	r3, #1
 8004b98:	e034      	b.n	8004c04 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b9a:	68bb      	ldr	r3, [r7, #8]
 8004b9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ba0:	d028      	beq.n	8004bf4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ba2:	f7fe f973 	bl	8002e8c <HAL_GetTick>
 8004ba6:	4602      	mov	r2, r0
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	1ad3      	subs	r3, r2, r3
 8004bac:	68ba      	ldr	r2, [r7, #8]
 8004bae:	429a      	cmp	r2, r3
 8004bb0:	d302      	bcc.n	8004bb8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004bb2:	68bb      	ldr	r3, [r7, #8]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d11d      	bne.n	8004bf4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	695b      	ldr	r3, [r3, #20]
 8004bbe:	f003 0304 	and.w	r3, r3, #4
 8004bc2:	2b04      	cmp	r3, #4
 8004bc4:	d016      	beq.n	8004bf4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	2200      	movs	r2, #0
 8004bca:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	2220      	movs	r2, #32
 8004bd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004be0:	f043 0220 	orr.w	r2, r3, #32
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	2200      	movs	r2, #0
 8004bec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	e007      	b.n	8004c04 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	695b      	ldr	r3, [r3, #20]
 8004bfa:	f003 0304 	and.w	r3, r3, #4
 8004bfe:	2b04      	cmp	r3, #4
 8004c00:	d1c3      	bne.n	8004b8a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004c02:	2300      	movs	r3, #0
}
 8004c04:	4618      	mov	r0, r3
 8004c06:	3710      	adds	r7, #16
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	bd80      	pop	{r7, pc}

08004c0c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b084      	sub	sp, #16
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	60f8      	str	r0, [r7, #12]
 8004c14:	60b9      	str	r1, [r7, #8]
 8004c16:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004c18:	e049      	b.n	8004cae <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	695b      	ldr	r3, [r3, #20]
 8004c20:	f003 0310 	and.w	r3, r3, #16
 8004c24:	2b10      	cmp	r3, #16
 8004c26:	d119      	bne.n	8004c5c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f06f 0210 	mvn.w	r2, #16
 8004c30:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	2200      	movs	r2, #0
 8004c36:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	2220      	movs	r2, #32
 8004c3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	2200      	movs	r2, #0
 8004c44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	2200      	movs	r2, #0
 8004c54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004c58:	2301      	movs	r3, #1
 8004c5a:	e030      	b.n	8004cbe <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c5c:	f7fe f916 	bl	8002e8c <HAL_GetTick>
 8004c60:	4602      	mov	r2, r0
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	1ad3      	subs	r3, r2, r3
 8004c66:	68ba      	ldr	r2, [r7, #8]
 8004c68:	429a      	cmp	r2, r3
 8004c6a:	d302      	bcc.n	8004c72 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004c6c:	68bb      	ldr	r3, [r7, #8]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d11d      	bne.n	8004cae <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	695b      	ldr	r3, [r3, #20]
 8004c78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c7c:	2b40      	cmp	r3, #64	; 0x40
 8004c7e:	d016      	beq.n	8004cae <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	2200      	movs	r2, #0
 8004c84:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	2220      	movs	r2, #32
 8004c8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	2200      	movs	r2, #0
 8004c92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c9a:	f043 0220 	orr.w	r2, r3, #32
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004caa:	2301      	movs	r3, #1
 8004cac:	e007      	b.n	8004cbe <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	695b      	ldr	r3, [r3, #20]
 8004cb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cb8:	2b40      	cmp	r3, #64	; 0x40
 8004cba:	d1ae      	bne.n	8004c1a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004cbc:	2300      	movs	r3, #0
}
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	3710      	adds	r7, #16
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	bd80      	pop	{r7, pc}

08004cc6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004cc6:	b480      	push	{r7}
 8004cc8:	b083      	sub	sp, #12
 8004cca:	af00      	add	r7, sp, #0
 8004ccc:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	695b      	ldr	r3, [r3, #20]
 8004cd4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004cd8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004cdc:	d11b      	bne.n	8004d16 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004ce6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2200      	movs	r2, #0
 8004cec:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2220      	movs	r2, #32
 8004cf2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d02:	f043 0204 	orr.w	r2, r3, #4
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004d12:	2301      	movs	r3, #1
 8004d14:	e000      	b.n	8004d18 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004d16:	2300      	movs	r3, #0
}
 8004d18:	4618      	mov	r0, r3
 8004d1a:	370c      	adds	r7, #12
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	bc80      	pop	{r7}
 8004d20:	4770      	bx	lr
	...

08004d24 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b086      	sub	sp, #24
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d101      	bne.n	8004d36 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004d32:	2301      	movs	r3, #1
 8004d34:	e272      	b.n	800521c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f003 0301 	and.w	r3, r3, #1
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	f000 8087 	beq.w	8004e52 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004d44:	4b92      	ldr	r3, [pc, #584]	; (8004f90 <HAL_RCC_OscConfig+0x26c>)
 8004d46:	685b      	ldr	r3, [r3, #4]
 8004d48:	f003 030c 	and.w	r3, r3, #12
 8004d4c:	2b04      	cmp	r3, #4
 8004d4e:	d00c      	beq.n	8004d6a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004d50:	4b8f      	ldr	r3, [pc, #572]	; (8004f90 <HAL_RCC_OscConfig+0x26c>)
 8004d52:	685b      	ldr	r3, [r3, #4]
 8004d54:	f003 030c 	and.w	r3, r3, #12
 8004d58:	2b08      	cmp	r3, #8
 8004d5a:	d112      	bne.n	8004d82 <HAL_RCC_OscConfig+0x5e>
 8004d5c:	4b8c      	ldr	r3, [pc, #560]	; (8004f90 <HAL_RCC_OscConfig+0x26c>)
 8004d5e:	685b      	ldr	r3, [r3, #4]
 8004d60:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d64:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d68:	d10b      	bne.n	8004d82 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d6a:	4b89      	ldr	r3, [pc, #548]	; (8004f90 <HAL_RCC_OscConfig+0x26c>)
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d06c      	beq.n	8004e50 <HAL_RCC_OscConfig+0x12c>
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	685b      	ldr	r3, [r3, #4]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d168      	bne.n	8004e50 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004d7e:	2301      	movs	r3, #1
 8004d80:	e24c      	b.n	800521c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	685b      	ldr	r3, [r3, #4]
 8004d86:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d8a:	d106      	bne.n	8004d9a <HAL_RCC_OscConfig+0x76>
 8004d8c:	4b80      	ldr	r3, [pc, #512]	; (8004f90 <HAL_RCC_OscConfig+0x26c>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4a7f      	ldr	r2, [pc, #508]	; (8004f90 <HAL_RCC_OscConfig+0x26c>)
 8004d92:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d96:	6013      	str	r3, [r2, #0]
 8004d98:	e02e      	b.n	8004df8 <HAL_RCC_OscConfig+0xd4>
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	685b      	ldr	r3, [r3, #4]
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d10c      	bne.n	8004dbc <HAL_RCC_OscConfig+0x98>
 8004da2:	4b7b      	ldr	r3, [pc, #492]	; (8004f90 <HAL_RCC_OscConfig+0x26c>)
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	4a7a      	ldr	r2, [pc, #488]	; (8004f90 <HAL_RCC_OscConfig+0x26c>)
 8004da8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004dac:	6013      	str	r3, [r2, #0]
 8004dae:	4b78      	ldr	r3, [pc, #480]	; (8004f90 <HAL_RCC_OscConfig+0x26c>)
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	4a77      	ldr	r2, [pc, #476]	; (8004f90 <HAL_RCC_OscConfig+0x26c>)
 8004db4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004db8:	6013      	str	r3, [r2, #0]
 8004dba:	e01d      	b.n	8004df8 <HAL_RCC_OscConfig+0xd4>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	685b      	ldr	r3, [r3, #4]
 8004dc0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004dc4:	d10c      	bne.n	8004de0 <HAL_RCC_OscConfig+0xbc>
 8004dc6:	4b72      	ldr	r3, [pc, #456]	; (8004f90 <HAL_RCC_OscConfig+0x26c>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4a71      	ldr	r2, [pc, #452]	; (8004f90 <HAL_RCC_OscConfig+0x26c>)
 8004dcc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004dd0:	6013      	str	r3, [r2, #0]
 8004dd2:	4b6f      	ldr	r3, [pc, #444]	; (8004f90 <HAL_RCC_OscConfig+0x26c>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	4a6e      	ldr	r2, [pc, #440]	; (8004f90 <HAL_RCC_OscConfig+0x26c>)
 8004dd8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ddc:	6013      	str	r3, [r2, #0]
 8004dde:	e00b      	b.n	8004df8 <HAL_RCC_OscConfig+0xd4>
 8004de0:	4b6b      	ldr	r3, [pc, #428]	; (8004f90 <HAL_RCC_OscConfig+0x26c>)
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	4a6a      	ldr	r2, [pc, #424]	; (8004f90 <HAL_RCC_OscConfig+0x26c>)
 8004de6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004dea:	6013      	str	r3, [r2, #0]
 8004dec:	4b68      	ldr	r3, [pc, #416]	; (8004f90 <HAL_RCC_OscConfig+0x26c>)
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	4a67      	ldr	r2, [pc, #412]	; (8004f90 <HAL_RCC_OscConfig+0x26c>)
 8004df2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004df6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	685b      	ldr	r3, [r3, #4]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d013      	beq.n	8004e28 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e00:	f7fe f844 	bl	8002e8c <HAL_GetTick>
 8004e04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e06:	e008      	b.n	8004e1a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e08:	f7fe f840 	bl	8002e8c <HAL_GetTick>
 8004e0c:	4602      	mov	r2, r0
 8004e0e:	693b      	ldr	r3, [r7, #16]
 8004e10:	1ad3      	subs	r3, r2, r3
 8004e12:	2b64      	cmp	r3, #100	; 0x64
 8004e14:	d901      	bls.n	8004e1a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004e16:	2303      	movs	r3, #3
 8004e18:	e200      	b.n	800521c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e1a:	4b5d      	ldr	r3, [pc, #372]	; (8004f90 <HAL_RCC_OscConfig+0x26c>)
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d0f0      	beq.n	8004e08 <HAL_RCC_OscConfig+0xe4>
 8004e26:	e014      	b.n	8004e52 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e28:	f7fe f830 	bl	8002e8c <HAL_GetTick>
 8004e2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e2e:	e008      	b.n	8004e42 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e30:	f7fe f82c 	bl	8002e8c <HAL_GetTick>
 8004e34:	4602      	mov	r2, r0
 8004e36:	693b      	ldr	r3, [r7, #16]
 8004e38:	1ad3      	subs	r3, r2, r3
 8004e3a:	2b64      	cmp	r3, #100	; 0x64
 8004e3c:	d901      	bls.n	8004e42 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004e3e:	2303      	movs	r3, #3
 8004e40:	e1ec      	b.n	800521c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e42:	4b53      	ldr	r3, [pc, #332]	; (8004f90 <HAL_RCC_OscConfig+0x26c>)
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d1f0      	bne.n	8004e30 <HAL_RCC_OscConfig+0x10c>
 8004e4e:	e000      	b.n	8004e52 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f003 0302 	and.w	r3, r3, #2
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d063      	beq.n	8004f26 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004e5e:	4b4c      	ldr	r3, [pc, #304]	; (8004f90 <HAL_RCC_OscConfig+0x26c>)
 8004e60:	685b      	ldr	r3, [r3, #4]
 8004e62:	f003 030c 	and.w	r3, r3, #12
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d00b      	beq.n	8004e82 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004e6a:	4b49      	ldr	r3, [pc, #292]	; (8004f90 <HAL_RCC_OscConfig+0x26c>)
 8004e6c:	685b      	ldr	r3, [r3, #4]
 8004e6e:	f003 030c 	and.w	r3, r3, #12
 8004e72:	2b08      	cmp	r3, #8
 8004e74:	d11c      	bne.n	8004eb0 <HAL_RCC_OscConfig+0x18c>
 8004e76:	4b46      	ldr	r3, [pc, #280]	; (8004f90 <HAL_RCC_OscConfig+0x26c>)
 8004e78:	685b      	ldr	r3, [r3, #4]
 8004e7a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d116      	bne.n	8004eb0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e82:	4b43      	ldr	r3, [pc, #268]	; (8004f90 <HAL_RCC_OscConfig+0x26c>)
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f003 0302 	and.w	r3, r3, #2
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d005      	beq.n	8004e9a <HAL_RCC_OscConfig+0x176>
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	691b      	ldr	r3, [r3, #16]
 8004e92:	2b01      	cmp	r3, #1
 8004e94:	d001      	beq.n	8004e9a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004e96:	2301      	movs	r3, #1
 8004e98:	e1c0      	b.n	800521c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e9a:	4b3d      	ldr	r3, [pc, #244]	; (8004f90 <HAL_RCC_OscConfig+0x26c>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	695b      	ldr	r3, [r3, #20]
 8004ea6:	00db      	lsls	r3, r3, #3
 8004ea8:	4939      	ldr	r1, [pc, #228]	; (8004f90 <HAL_RCC_OscConfig+0x26c>)
 8004eaa:	4313      	orrs	r3, r2
 8004eac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004eae:	e03a      	b.n	8004f26 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	691b      	ldr	r3, [r3, #16]
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d020      	beq.n	8004efa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004eb8:	4b36      	ldr	r3, [pc, #216]	; (8004f94 <HAL_RCC_OscConfig+0x270>)
 8004eba:	2201      	movs	r2, #1
 8004ebc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ebe:	f7fd ffe5 	bl	8002e8c <HAL_GetTick>
 8004ec2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ec4:	e008      	b.n	8004ed8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ec6:	f7fd ffe1 	bl	8002e8c <HAL_GetTick>
 8004eca:	4602      	mov	r2, r0
 8004ecc:	693b      	ldr	r3, [r7, #16]
 8004ece:	1ad3      	subs	r3, r2, r3
 8004ed0:	2b02      	cmp	r3, #2
 8004ed2:	d901      	bls.n	8004ed8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004ed4:	2303      	movs	r3, #3
 8004ed6:	e1a1      	b.n	800521c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ed8:	4b2d      	ldr	r3, [pc, #180]	; (8004f90 <HAL_RCC_OscConfig+0x26c>)
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f003 0302 	and.w	r3, r3, #2
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d0f0      	beq.n	8004ec6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ee4:	4b2a      	ldr	r3, [pc, #168]	; (8004f90 <HAL_RCC_OscConfig+0x26c>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	695b      	ldr	r3, [r3, #20]
 8004ef0:	00db      	lsls	r3, r3, #3
 8004ef2:	4927      	ldr	r1, [pc, #156]	; (8004f90 <HAL_RCC_OscConfig+0x26c>)
 8004ef4:	4313      	orrs	r3, r2
 8004ef6:	600b      	str	r3, [r1, #0]
 8004ef8:	e015      	b.n	8004f26 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004efa:	4b26      	ldr	r3, [pc, #152]	; (8004f94 <HAL_RCC_OscConfig+0x270>)
 8004efc:	2200      	movs	r2, #0
 8004efe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f00:	f7fd ffc4 	bl	8002e8c <HAL_GetTick>
 8004f04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f06:	e008      	b.n	8004f1a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f08:	f7fd ffc0 	bl	8002e8c <HAL_GetTick>
 8004f0c:	4602      	mov	r2, r0
 8004f0e:	693b      	ldr	r3, [r7, #16]
 8004f10:	1ad3      	subs	r3, r2, r3
 8004f12:	2b02      	cmp	r3, #2
 8004f14:	d901      	bls.n	8004f1a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004f16:	2303      	movs	r3, #3
 8004f18:	e180      	b.n	800521c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f1a:	4b1d      	ldr	r3, [pc, #116]	; (8004f90 <HAL_RCC_OscConfig+0x26c>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f003 0302 	and.w	r3, r3, #2
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d1f0      	bne.n	8004f08 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f003 0308 	and.w	r3, r3, #8
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d03a      	beq.n	8004fa8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	699b      	ldr	r3, [r3, #24]
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d019      	beq.n	8004f6e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004f3a:	4b17      	ldr	r3, [pc, #92]	; (8004f98 <HAL_RCC_OscConfig+0x274>)
 8004f3c:	2201      	movs	r2, #1
 8004f3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f40:	f7fd ffa4 	bl	8002e8c <HAL_GetTick>
 8004f44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f46:	e008      	b.n	8004f5a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f48:	f7fd ffa0 	bl	8002e8c <HAL_GetTick>
 8004f4c:	4602      	mov	r2, r0
 8004f4e:	693b      	ldr	r3, [r7, #16]
 8004f50:	1ad3      	subs	r3, r2, r3
 8004f52:	2b02      	cmp	r3, #2
 8004f54:	d901      	bls.n	8004f5a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004f56:	2303      	movs	r3, #3
 8004f58:	e160      	b.n	800521c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f5a:	4b0d      	ldr	r3, [pc, #52]	; (8004f90 <HAL_RCC_OscConfig+0x26c>)
 8004f5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f5e:	f003 0302 	and.w	r3, r3, #2
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d0f0      	beq.n	8004f48 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004f66:	2001      	movs	r0, #1
 8004f68:	f000 face 	bl	8005508 <RCC_Delay>
 8004f6c:	e01c      	b.n	8004fa8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004f6e:	4b0a      	ldr	r3, [pc, #40]	; (8004f98 <HAL_RCC_OscConfig+0x274>)
 8004f70:	2200      	movs	r2, #0
 8004f72:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f74:	f7fd ff8a 	bl	8002e8c <HAL_GetTick>
 8004f78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f7a:	e00f      	b.n	8004f9c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f7c:	f7fd ff86 	bl	8002e8c <HAL_GetTick>
 8004f80:	4602      	mov	r2, r0
 8004f82:	693b      	ldr	r3, [r7, #16]
 8004f84:	1ad3      	subs	r3, r2, r3
 8004f86:	2b02      	cmp	r3, #2
 8004f88:	d908      	bls.n	8004f9c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004f8a:	2303      	movs	r3, #3
 8004f8c:	e146      	b.n	800521c <HAL_RCC_OscConfig+0x4f8>
 8004f8e:	bf00      	nop
 8004f90:	40021000 	.word	0x40021000
 8004f94:	42420000 	.word	0x42420000
 8004f98:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f9c:	4b92      	ldr	r3, [pc, #584]	; (80051e8 <HAL_RCC_OscConfig+0x4c4>)
 8004f9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fa0:	f003 0302 	and.w	r3, r3, #2
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d1e9      	bne.n	8004f7c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f003 0304 	and.w	r3, r3, #4
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	f000 80a6 	beq.w	8005102 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004fba:	4b8b      	ldr	r3, [pc, #556]	; (80051e8 <HAL_RCC_OscConfig+0x4c4>)
 8004fbc:	69db      	ldr	r3, [r3, #28]
 8004fbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d10d      	bne.n	8004fe2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004fc6:	4b88      	ldr	r3, [pc, #544]	; (80051e8 <HAL_RCC_OscConfig+0x4c4>)
 8004fc8:	69db      	ldr	r3, [r3, #28]
 8004fca:	4a87      	ldr	r2, [pc, #540]	; (80051e8 <HAL_RCC_OscConfig+0x4c4>)
 8004fcc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004fd0:	61d3      	str	r3, [r2, #28]
 8004fd2:	4b85      	ldr	r3, [pc, #532]	; (80051e8 <HAL_RCC_OscConfig+0x4c4>)
 8004fd4:	69db      	ldr	r3, [r3, #28]
 8004fd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fda:	60bb      	str	r3, [r7, #8]
 8004fdc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004fde:	2301      	movs	r3, #1
 8004fe0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fe2:	4b82      	ldr	r3, [pc, #520]	; (80051ec <HAL_RCC_OscConfig+0x4c8>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d118      	bne.n	8005020 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004fee:	4b7f      	ldr	r3, [pc, #508]	; (80051ec <HAL_RCC_OscConfig+0x4c8>)
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	4a7e      	ldr	r2, [pc, #504]	; (80051ec <HAL_RCC_OscConfig+0x4c8>)
 8004ff4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ff8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ffa:	f7fd ff47 	bl	8002e8c <HAL_GetTick>
 8004ffe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005000:	e008      	b.n	8005014 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005002:	f7fd ff43 	bl	8002e8c <HAL_GetTick>
 8005006:	4602      	mov	r2, r0
 8005008:	693b      	ldr	r3, [r7, #16]
 800500a:	1ad3      	subs	r3, r2, r3
 800500c:	2b64      	cmp	r3, #100	; 0x64
 800500e:	d901      	bls.n	8005014 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005010:	2303      	movs	r3, #3
 8005012:	e103      	b.n	800521c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005014:	4b75      	ldr	r3, [pc, #468]	; (80051ec <HAL_RCC_OscConfig+0x4c8>)
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800501c:	2b00      	cmp	r3, #0
 800501e:	d0f0      	beq.n	8005002 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	68db      	ldr	r3, [r3, #12]
 8005024:	2b01      	cmp	r3, #1
 8005026:	d106      	bne.n	8005036 <HAL_RCC_OscConfig+0x312>
 8005028:	4b6f      	ldr	r3, [pc, #444]	; (80051e8 <HAL_RCC_OscConfig+0x4c4>)
 800502a:	6a1b      	ldr	r3, [r3, #32]
 800502c:	4a6e      	ldr	r2, [pc, #440]	; (80051e8 <HAL_RCC_OscConfig+0x4c4>)
 800502e:	f043 0301 	orr.w	r3, r3, #1
 8005032:	6213      	str	r3, [r2, #32]
 8005034:	e02d      	b.n	8005092 <HAL_RCC_OscConfig+0x36e>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	68db      	ldr	r3, [r3, #12]
 800503a:	2b00      	cmp	r3, #0
 800503c:	d10c      	bne.n	8005058 <HAL_RCC_OscConfig+0x334>
 800503e:	4b6a      	ldr	r3, [pc, #424]	; (80051e8 <HAL_RCC_OscConfig+0x4c4>)
 8005040:	6a1b      	ldr	r3, [r3, #32]
 8005042:	4a69      	ldr	r2, [pc, #420]	; (80051e8 <HAL_RCC_OscConfig+0x4c4>)
 8005044:	f023 0301 	bic.w	r3, r3, #1
 8005048:	6213      	str	r3, [r2, #32]
 800504a:	4b67      	ldr	r3, [pc, #412]	; (80051e8 <HAL_RCC_OscConfig+0x4c4>)
 800504c:	6a1b      	ldr	r3, [r3, #32]
 800504e:	4a66      	ldr	r2, [pc, #408]	; (80051e8 <HAL_RCC_OscConfig+0x4c4>)
 8005050:	f023 0304 	bic.w	r3, r3, #4
 8005054:	6213      	str	r3, [r2, #32]
 8005056:	e01c      	b.n	8005092 <HAL_RCC_OscConfig+0x36e>
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	68db      	ldr	r3, [r3, #12]
 800505c:	2b05      	cmp	r3, #5
 800505e:	d10c      	bne.n	800507a <HAL_RCC_OscConfig+0x356>
 8005060:	4b61      	ldr	r3, [pc, #388]	; (80051e8 <HAL_RCC_OscConfig+0x4c4>)
 8005062:	6a1b      	ldr	r3, [r3, #32]
 8005064:	4a60      	ldr	r2, [pc, #384]	; (80051e8 <HAL_RCC_OscConfig+0x4c4>)
 8005066:	f043 0304 	orr.w	r3, r3, #4
 800506a:	6213      	str	r3, [r2, #32]
 800506c:	4b5e      	ldr	r3, [pc, #376]	; (80051e8 <HAL_RCC_OscConfig+0x4c4>)
 800506e:	6a1b      	ldr	r3, [r3, #32]
 8005070:	4a5d      	ldr	r2, [pc, #372]	; (80051e8 <HAL_RCC_OscConfig+0x4c4>)
 8005072:	f043 0301 	orr.w	r3, r3, #1
 8005076:	6213      	str	r3, [r2, #32]
 8005078:	e00b      	b.n	8005092 <HAL_RCC_OscConfig+0x36e>
 800507a:	4b5b      	ldr	r3, [pc, #364]	; (80051e8 <HAL_RCC_OscConfig+0x4c4>)
 800507c:	6a1b      	ldr	r3, [r3, #32]
 800507e:	4a5a      	ldr	r2, [pc, #360]	; (80051e8 <HAL_RCC_OscConfig+0x4c4>)
 8005080:	f023 0301 	bic.w	r3, r3, #1
 8005084:	6213      	str	r3, [r2, #32]
 8005086:	4b58      	ldr	r3, [pc, #352]	; (80051e8 <HAL_RCC_OscConfig+0x4c4>)
 8005088:	6a1b      	ldr	r3, [r3, #32]
 800508a:	4a57      	ldr	r2, [pc, #348]	; (80051e8 <HAL_RCC_OscConfig+0x4c4>)
 800508c:	f023 0304 	bic.w	r3, r3, #4
 8005090:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	68db      	ldr	r3, [r3, #12]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d015      	beq.n	80050c6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800509a:	f7fd fef7 	bl	8002e8c <HAL_GetTick>
 800509e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050a0:	e00a      	b.n	80050b8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050a2:	f7fd fef3 	bl	8002e8c <HAL_GetTick>
 80050a6:	4602      	mov	r2, r0
 80050a8:	693b      	ldr	r3, [r7, #16]
 80050aa:	1ad3      	subs	r3, r2, r3
 80050ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80050b0:	4293      	cmp	r3, r2
 80050b2:	d901      	bls.n	80050b8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80050b4:	2303      	movs	r3, #3
 80050b6:	e0b1      	b.n	800521c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050b8:	4b4b      	ldr	r3, [pc, #300]	; (80051e8 <HAL_RCC_OscConfig+0x4c4>)
 80050ba:	6a1b      	ldr	r3, [r3, #32]
 80050bc:	f003 0302 	and.w	r3, r3, #2
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d0ee      	beq.n	80050a2 <HAL_RCC_OscConfig+0x37e>
 80050c4:	e014      	b.n	80050f0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050c6:	f7fd fee1 	bl	8002e8c <HAL_GetTick>
 80050ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050cc:	e00a      	b.n	80050e4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050ce:	f7fd fedd 	bl	8002e8c <HAL_GetTick>
 80050d2:	4602      	mov	r2, r0
 80050d4:	693b      	ldr	r3, [r7, #16]
 80050d6:	1ad3      	subs	r3, r2, r3
 80050d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80050dc:	4293      	cmp	r3, r2
 80050de:	d901      	bls.n	80050e4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80050e0:	2303      	movs	r3, #3
 80050e2:	e09b      	b.n	800521c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050e4:	4b40      	ldr	r3, [pc, #256]	; (80051e8 <HAL_RCC_OscConfig+0x4c4>)
 80050e6:	6a1b      	ldr	r3, [r3, #32]
 80050e8:	f003 0302 	and.w	r3, r3, #2
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d1ee      	bne.n	80050ce <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80050f0:	7dfb      	ldrb	r3, [r7, #23]
 80050f2:	2b01      	cmp	r3, #1
 80050f4:	d105      	bne.n	8005102 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80050f6:	4b3c      	ldr	r3, [pc, #240]	; (80051e8 <HAL_RCC_OscConfig+0x4c4>)
 80050f8:	69db      	ldr	r3, [r3, #28]
 80050fa:	4a3b      	ldr	r2, [pc, #236]	; (80051e8 <HAL_RCC_OscConfig+0x4c4>)
 80050fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005100:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	69db      	ldr	r3, [r3, #28]
 8005106:	2b00      	cmp	r3, #0
 8005108:	f000 8087 	beq.w	800521a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800510c:	4b36      	ldr	r3, [pc, #216]	; (80051e8 <HAL_RCC_OscConfig+0x4c4>)
 800510e:	685b      	ldr	r3, [r3, #4]
 8005110:	f003 030c 	and.w	r3, r3, #12
 8005114:	2b08      	cmp	r3, #8
 8005116:	d061      	beq.n	80051dc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	69db      	ldr	r3, [r3, #28]
 800511c:	2b02      	cmp	r3, #2
 800511e:	d146      	bne.n	80051ae <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005120:	4b33      	ldr	r3, [pc, #204]	; (80051f0 <HAL_RCC_OscConfig+0x4cc>)
 8005122:	2200      	movs	r2, #0
 8005124:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005126:	f7fd feb1 	bl	8002e8c <HAL_GetTick>
 800512a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800512c:	e008      	b.n	8005140 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800512e:	f7fd fead 	bl	8002e8c <HAL_GetTick>
 8005132:	4602      	mov	r2, r0
 8005134:	693b      	ldr	r3, [r7, #16]
 8005136:	1ad3      	subs	r3, r2, r3
 8005138:	2b02      	cmp	r3, #2
 800513a:	d901      	bls.n	8005140 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800513c:	2303      	movs	r3, #3
 800513e:	e06d      	b.n	800521c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005140:	4b29      	ldr	r3, [pc, #164]	; (80051e8 <HAL_RCC_OscConfig+0x4c4>)
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005148:	2b00      	cmp	r3, #0
 800514a:	d1f0      	bne.n	800512e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6a1b      	ldr	r3, [r3, #32]
 8005150:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005154:	d108      	bne.n	8005168 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005156:	4b24      	ldr	r3, [pc, #144]	; (80051e8 <HAL_RCC_OscConfig+0x4c4>)
 8005158:	685b      	ldr	r3, [r3, #4]
 800515a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	689b      	ldr	r3, [r3, #8]
 8005162:	4921      	ldr	r1, [pc, #132]	; (80051e8 <HAL_RCC_OscConfig+0x4c4>)
 8005164:	4313      	orrs	r3, r2
 8005166:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005168:	4b1f      	ldr	r3, [pc, #124]	; (80051e8 <HAL_RCC_OscConfig+0x4c4>)
 800516a:	685b      	ldr	r3, [r3, #4]
 800516c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	6a19      	ldr	r1, [r3, #32]
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005178:	430b      	orrs	r3, r1
 800517a:	491b      	ldr	r1, [pc, #108]	; (80051e8 <HAL_RCC_OscConfig+0x4c4>)
 800517c:	4313      	orrs	r3, r2
 800517e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005180:	4b1b      	ldr	r3, [pc, #108]	; (80051f0 <HAL_RCC_OscConfig+0x4cc>)
 8005182:	2201      	movs	r2, #1
 8005184:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005186:	f7fd fe81 	bl	8002e8c <HAL_GetTick>
 800518a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800518c:	e008      	b.n	80051a0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800518e:	f7fd fe7d 	bl	8002e8c <HAL_GetTick>
 8005192:	4602      	mov	r2, r0
 8005194:	693b      	ldr	r3, [r7, #16]
 8005196:	1ad3      	subs	r3, r2, r3
 8005198:	2b02      	cmp	r3, #2
 800519a:	d901      	bls.n	80051a0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800519c:	2303      	movs	r3, #3
 800519e:	e03d      	b.n	800521c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80051a0:	4b11      	ldr	r3, [pc, #68]	; (80051e8 <HAL_RCC_OscConfig+0x4c4>)
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d0f0      	beq.n	800518e <HAL_RCC_OscConfig+0x46a>
 80051ac:	e035      	b.n	800521a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051ae:	4b10      	ldr	r3, [pc, #64]	; (80051f0 <HAL_RCC_OscConfig+0x4cc>)
 80051b0:	2200      	movs	r2, #0
 80051b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051b4:	f7fd fe6a 	bl	8002e8c <HAL_GetTick>
 80051b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80051ba:	e008      	b.n	80051ce <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051bc:	f7fd fe66 	bl	8002e8c <HAL_GetTick>
 80051c0:	4602      	mov	r2, r0
 80051c2:	693b      	ldr	r3, [r7, #16]
 80051c4:	1ad3      	subs	r3, r2, r3
 80051c6:	2b02      	cmp	r3, #2
 80051c8:	d901      	bls.n	80051ce <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80051ca:	2303      	movs	r3, #3
 80051cc:	e026      	b.n	800521c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80051ce:	4b06      	ldr	r3, [pc, #24]	; (80051e8 <HAL_RCC_OscConfig+0x4c4>)
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d1f0      	bne.n	80051bc <HAL_RCC_OscConfig+0x498>
 80051da:	e01e      	b.n	800521a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	69db      	ldr	r3, [r3, #28]
 80051e0:	2b01      	cmp	r3, #1
 80051e2:	d107      	bne.n	80051f4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80051e4:	2301      	movs	r3, #1
 80051e6:	e019      	b.n	800521c <HAL_RCC_OscConfig+0x4f8>
 80051e8:	40021000 	.word	0x40021000
 80051ec:	40007000 	.word	0x40007000
 80051f0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80051f4:	4b0b      	ldr	r3, [pc, #44]	; (8005224 <HAL_RCC_OscConfig+0x500>)
 80051f6:	685b      	ldr	r3, [r3, #4]
 80051f8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6a1b      	ldr	r3, [r3, #32]
 8005204:	429a      	cmp	r2, r3
 8005206:	d106      	bne.n	8005216 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005212:	429a      	cmp	r2, r3
 8005214:	d001      	beq.n	800521a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8005216:	2301      	movs	r3, #1
 8005218:	e000      	b.n	800521c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800521a:	2300      	movs	r3, #0
}
 800521c:	4618      	mov	r0, r3
 800521e:	3718      	adds	r7, #24
 8005220:	46bd      	mov	sp, r7
 8005222:	bd80      	pop	{r7, pc}
 8005224:	40021000 	.word	0x40021000

08005228 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005228:	b580      	push	{r7, lr}
 800522a:	b084      	sub	sp, #16
 800522c:	af00      	add	r7, sp, #0
 800522e:	6078      	str	r0, [r7, #4]
 8005230:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d101      	bne.n	800523c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005238:	2301      	movs	r3, #1
 800523a:	e0d0      	b.n	80053de <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800523c:	4b6a      	ldr	r3, [pc, #424]	; (80053e8 <HAL_RCC_ClockConfig+0x1c0>)
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f003 0307 	and.w	r3, r3, #7
 8005244:	683a      	ldr	r2, [r7, #0]
 8005246:	429a      	cmp	r2, r3
 8005248:	d910      	bls.n	800526c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800524a:	4b67      	ldr	r3, [pc, #412]	; (80053e8 <HAL_RCC_ClockConfig+0x1c0>)
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f023 0207 	bic.w	r2, r3, #7
 8005252:	4965      	ldr	r1, [pc, #404]	; (80053e8 <HAL_RCC_ClockConfig+0x1c0>)
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	4313      	orrs	r3, r2
 8005258:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800525a:	4b63      	ldr	r3, [pc, #396]	; (80053e8 <HAL_RCC_ClockConfig+0x1c0>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f003 0307 	and.w	r3, r3, #7
 8005262:	683a      	ldr	r2, [r7, #0]
 8005264:	429a      	cmp	r2, r3
 8005266:	d001      	beq.n	800526c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005268:	2301      	movs	r3, #1
 800526a:	e0b8      	b.n	80053de <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f003 0302 	and.w	r3, r3, #2
 8005274:	2b00      	cmp	r3, #0
 8005276:	d020      	beq.n	80052ba <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f003 0304 	and.w	r3, r3, #4
 8005280:	2b00      	cmp	r3, #0
 8005282:	d005      	beq.n	8005290 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005284:	4b59      	ldr	r3, [pc, #356]	; (80053ec <HAL_RCC_ClockConfig+0x1c4>)
 8005286:	685b      	ldr	r3, [r3, #4]
 8005288:	4a58      	ldr	r2, [pc, #352]	; (80053ec <HAL_RCC_ClockConfig+0x1c4>)
 800528a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800528e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f003 0308 	and.w	r3, r3, #8
 8005298:	2b00      	cmp	r3, #0
 800529a:	d005      	beq.n	80052a8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800529c:	4b53      	ldr	r3, [pc, #332]	; (80053ec <HAL_RCC_ClockConfig+0x1c4>)
 800529e:	685b      	ldr	r3, [r3, #4]
 80052a0:	4a52      	ldr	r2, [pc, #328]	; (80053ec <HAL_RCC_ClockConfig+0x1c4>)
 80052a2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80052a6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80052a8:	4b50      	ldr	r3, [pc, #320]	; (80053ec <HAL_RCC_ClockConfig+0x1c4>)
 80052aa:	685b      	ldr	r3, [r3, #4]
 80052ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	689b      	ldr	r3, [r3, #8]
 80052b4:	494d      	ldr	r1, [pc, #308]	; (80053ec <HAL_RCC_ClockConfig+0x1c4>)
 80052b6:	4313      	orrs	r3, r2
 80052b8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f003 0301 	and.w	r3, r3, #1
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d040      	beq.n	8005348 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	685b      	ldr	r3, [r3, #4]
 80052ca:	2b01      	cmp	r3, #1
 80052cc:	d107      	bne.n	80052de <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80052ce:	4b47      	ldr	r3, [pc, #284]	; (80053ec <HAL_RCC_ClockConfig+0x1c4>)
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d115      	bne.n	8005306 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80052da:	2301      	movs	r3, #1
 80052dc:	e07f      	b.n	80053de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	685b      	ldr	r3, [r3, #4]
 80052e2:	2b02      	cmp	r3, #2
 80052e4:	d107      	bne.n	80052f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80052e6:	4b41      	ldr	r3, [pc, #260]	; (80053ec <HAL_RCC_ClockConfig+0x1c4>)
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d109      	bne.n	8005306 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80052f2:	2301      	movs	r3, #1
 80052f4:	e073      	b.n	80053de <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052f6:	4b3d      	ldr	r3, [pc, #244]	; (80053ec <HAL_RCC_ClockConfig+0x1c4>)
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f003 0302 	and.w	r3, r3, #2
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d101      	bne.n	8005306 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005302:	2301      	movs	r3, #1
 8005304:	e06b      	b.n	80053de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005306:	4b39      	ldr	r3, [pc, #228]	; (80053ec <HAL_RCC_ClockConfig+0x1c4>)
 8005308:	685b      	ldr	r3, [r3, #4]
 800530a:	f023 0203 	bic.w	r2, r3, #3
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	685b      	ldr	r3, [r3, #4]
 8005312:	4936      	ldr	r1, [pc, #216]	; (80053ec <HAL_RCC_ClockConfig+0x1c4>)
 8005314:	4313      	orrs	r3, r2
 8005316:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005318:	f7fd fdb8 	bl	8002e8c <HAL_GetTick>
 800531c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800531e:	e00a      	b.n	8005336 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005320:	f7fd fdb4 	bl	8002e8c <HAL_GetTick>
 8005324:	4602      	mov	r2, r0
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	1ad3      	subs	r3, r2, r3
 800532a:	f241 3288 	movw	r2, #5000	; 0x1388
 800532e:	4293      	cmp	r3, r2
 8005330:	d901      	bls.n	8005336 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005332:	2303      	movs	r3, #3
 8005334:	e053      	b.n	80053de <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005336:	4b2d      	ldr	r3, [pc, #180]	; (80053ec <HAL_RCC_ClockConfig+0x1c4>)
 8005338:	685b      	ldr	r3, [r3, #4]
 800533a:	f003 020c 	and.w	r2, r3, #12
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	685b      	ldr	r3, [r3, #4]
 8005342:	009b      	lsls	r3, r3, #2
 8005344:	429a      	cmp	r2, r3
 8005346:	d1eb      	bne.n	8005320 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005348:	4b27      	ldr	r3, [pc, #156]	; (80053e8 <HAL_RCC_ClockConfig+0x1c0>)
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f003 0307 	and.w	r3, r3, #7
 8005350:	683a      	ldr	r2, [r7, #0]
 8005352:	429a      	cmp	r2, r3
 8005354:	d210      	bcs.n	8005378 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005356:	4b24      	ldr	r3, [pc, #144]	; (80053e8 <HAL_RCC_ClockConfig+0x1c0>)
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f023 0207 	bic.w	r2, r3, #7
 800535e:	4922      	ldr	r1, [pc, #136]	; (80053e8 <HAL_RCC_ClockConfig+0x1c0>)
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	4313      	orrs	r3, r2
 8005364:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005366:	4b20      	ldr	r3, [pc, #128]	; (80053e8 <HAL_RCC_ClockConfig+0x1c0>)
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f003 0307 	and.w	r3, r3, #7
 800536e:	683a      	ldr	r2, [r7, #0]
 8005370:	429a      	cmp	r2, r3
 8005372:	d001      	beq.n	8005378 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005374:	2301      	movs	r3, #1
 8005376:	e032      	b.n	80053de <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f003 0304 	and.w	r3, r3, #4
 8005380:	2b00      	cmp	r3, #0
 8005382:	d008      	beq.n	8005396 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005384:	4b19      	ldr	r3, [pc, #100]	; (80053ec <HAL_RCC_ClockConfig+0x1c4>)
 8005386:	685b      	ldr	r3, [r3, #4]
 8005388:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	68db      	ldr	r3, [r3, #12]
 8005390:	4916      	ldr	r1, [pc, #88]	; (80053ec <HAL_RCC_ClockConfig+0x1c4>)
 8005392:	4313      	orrs	r3, r2
 8005394:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f003 0308 	and.w	r3, r3, #8
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d009      	beq.n	80053b6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80053a2:	4b12      	ldr	r3, [pc, #72]	; (80053ec <HAL_RCC_ClockConfig+0x1c4>)
 80053a4:	685b      	ldr	r3, [r3, #4]
 80053a6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	691b      	ldr	r3, [r3, #16]
 80053ae:	00db      	lsls	r3, r3, #3
 80053b0:	490e      	ldr	r1, [pc, #56]	; (80053ec <HAL_RCC_ClockConfig+0x1c4>)
 80053b2:	4313      	orrs	r3, r2
 80053b4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80053b6:	f000 f821 	bl	80053fc <HAL_RCC_GetSysClockFreq>
 80053ba:	4602      	mov	r2, r0
 80053bc:	4b0b      	ldr	r3, [pc, #44]	; (80053ec <HAL_RCC_ClockConfig+0x1c4>)
 80053be:	685b      	ldr	r3, [r3, #4]
 80053c0:	091b      	lsrs	r3, r3, #4
 80053c2:	f003 030f 	and.w	r3, r3, #15
 80053c6:	490a      	ldr	r1, [pc, #40]	; (80053f0 <HAL_RCC_ClockConfig+0x1c8>)
 80053c8:	5ccb      	ldrb	r3, [r1, r3]
 80053ca:	fa22 f303 	lsr.w	r3, r2, r3
 80053ce:	4a09      	ldr	r2, [pc, #36]	; (80053f4 <HAL_RCC_ClockConfig+0x1cc>)
 80053d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80053d2:	4b09      	ldr	r3, [pc, #36]	; (80053f8 <HAL_RCC_ClockConfig+0x1d0>)
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	4618      	mov	r0, r3
 80053d8:	f7fd fd16 	bl	8002e08 <HAL_InitTick>

  return HAL_OK;
 80053dc:	2300      	movs	r3, #0
}
 80053de:	4618      	mov	r0, r3
 80053e0:	3710      	adds	r7, #16
 80053e2:	46bd      	mov	sp, r7
 80053e4:	bd80      	pop	{r7, pc}
 80053e6:	bf00      	nop
 80053e8:	40022000 	.word	0x40022000
 80053ec:	40021000 	.word	0x40021000
 80053f0:	0800b630 	.word	0x0800b630
 80053f4:	20000004 	.word	0x20000004
 80053f8:	20000008 	.word	0x20000008

080053fc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80053fc:	b480      	push	{r7}
 80053fe:	b087      	sub	sp, #28
 8005400:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005402:	2300      	movs	r3, #0
 8005404:	60fb      	str	r3, [r7, #12]
 8005406:	2300      	movs	r3, #0
 8005408:	60bb      	str	r3, [r7, #8]
 800540a:	2300      	movs	r3, #0
 800540c:	617b      	str	r3, [r7, #20]
 800540e:	2300      	movs	r3, #0
 8005410:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005412:	2300      	movs	r3, #0
 8005414:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005416:	4b1e      	ldr	r3, [pc, #120]	; (8005490 <HAL_RCC_GetSysClockFreq+0x94>)
 8005418:	685b      	ldr	r3, [r3, #4]
 800541a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	f003 030c 	and.w	r3, r3, #12
 8005422:	2b04      	cmp	r3, #4
 8005424:	d002      	beq.n	800542c <HAL_RCC_GetSysClockFreq+0x30>
 8005426:	2b08      	cmp	r3, #8
 8005428:	d003      	beq.n	8005432 <HAL_RCC_GetSysClockFreq+0x36>
 800542a:	e027      	b.n	800547c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800542c:	4b19      	ldr	r3, [pc, #100]	; (8005494 <HAL_RCC_GetSysClockFreq+0x98>)
 800542e:	613b      	str	r3, [r7, #16]
      break;
 8005430:	e027      	b.n	8005482 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	0c9b      	lsrs	r3, r3, #18
 8005436:	f003 030f 	and.w	r3, r3, #15
 800543a:	4a17      	ldr	r2, [pc, #92]	; (8005498 <HAL_RCC_GetSysClockFreq+0x9c>)
 800543c:	5cd3      	ldrb	r3, [r2, r3]
 800543e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005446:	2b00      	cmp	r3, #0
 8005448:	d010      	beq.n	800546c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800544a:	4b11      	ldr	r3, [pc, #68]	; (8005490 <HAL_RCC_GetSysClockFreq+0x94>)
 800544c:	685b      	ldr	r3, [r3, #4]
 800544e:	0c5b      	lsrs	r3, r3, #17
 8005450:	f003 0301 	and.w	r3, r3, #1
 8005454:	4a11      	ldr	r2, [pc, #68]	; (800549c <HAL_RCC_GetSysClockFreq+0xa0>)
 8005456:	5cd3      	ldrb	r3, [r2, r3]
 8005458:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	4a0d      	ldr	r2, [pc, #52]	; (8005494 <HAL_RCC_GetSysClockFreq+0x98>)
 800545e:	fb03 f202 	mul.w	r2, r3, r2
 8005462:	68bb      	ldr	r3, [r7, #8]
 8005464:	fbb2 f3f3 	udiv	r3, r2, r3
 8005468:	617b      	str	r3, [r7, #20]
 800546a:	e004      	b.n	8005476 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	4a0c      	ldr	r2, [pc, #48]	; (80054a0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005470:	fb02 f303 	mul.w	r3, r2, r3
 8005474:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8005476:	697b      	ldr	r3, [r7, #20]
 8005478:	613b      	str	r3, [r7, #16]
      break;
 800547a:	e002      	b.n	8005482 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800547c:	4b05      	ldr	r3, [pc, #20]	; (8005494 <HAL_RCC_GetSysClockFreq+0x98>)
 800547e:	613b      	str	r3, [r7, #16]
      break;
 8005480:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005482:	693b      	ldr	r3, [r7, #16]
}
 8005484:	4618      	mov	r0, r3
 8005486:	371c      	adds	r7, #28
 8005488:	46bd      	mov	sp, r7
 800548a:	bc80      	pop	{r7}
 800548c:	4770      	bx	lr
 800548e:	bf00      	nop
 8005490:	40021000 	.word	0x40021000
 8005494:	007a1200 	.word	0x007a1200
 8005498:	0800b648 	.word	0x0800b648
 800549c:	0800b658 	.word	0x0800b658
 80054a0:	003d0900 	.word	0x003d0900

080054a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80054a4:	b480      	push	{r7}
 80054a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80054a8:	4b02      	ldr	r3, [pc, #8]	; (80054b4 <HAL_RCC_GetHCLKFreq+0x10>)
 80054aa:	681b      	ldr	r3, [r3, #0]
}
 80054ac:	4618      	mov	r0, r3
 80054ae:	46bd      	mov	sp, r7
 80054b0:	bc80      	pop	{r7}
 80054b2:	4770      	bx	lr
 80054b4:	20000004 	.word	0x20000004

080054b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80054bc:	f7ff fff2 	bl	80054a4 <HAL_RCC_GetHCLKFreq>
 80054c0:	4602      	mov	r2, r0
 80054c2:	4b05      	ldr	r3, [pc, #20]	; (80054d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80054c4:	685b      	ldr	r3, [r3, #4]
 80054c6:	0a1b      	lsrs	r3, r3, #8
 80054c8:	f003 0307 	and.w	r3, r3, #7
 80054cc:	4903      	ldr	r1, [pc, #12]	; (80054dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80054ce:	5ccb      	ldrb	r3, [r1, r3]
 80054d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80054d4:	4618      	mov	r0, r3
 80054d6:	bd80      	pop	{r7, pc}
 80054d8:	40021000 	.word	0x40021000
 80054dc:	0800b640 	.word	0x0800b640

080054e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80054e4:	f7ff ffde 	bl	80054a4 <HAL_RCC_GetHCLKFreq>
 80054e8:	4602      	mov	r2, r0
 80054ea:	4b05      	ldr	r3, [pc, #20]	; (8005500 <HAL_RCC_GetPCLK2Freq+0x20>)
 80054ec:	685b      	ldr	r3, [r3, #4]
 80054ee:	0adb      	lsrs	r3, r3, #11
 80054f0:	f003 0307 	and.w	r3, r3, #7
 80054f4:	4903      	ldr	r1, [pc, #12]	; (8005504 <HAL_RCC_GetPCLK2Freq+0x24>)
 80054f6:	5ccb      	ldrb	r3, [r1, r3]
 80054f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80054fc:	4618      	mov	r0, r3
 80054fe:	bd80      	pop	{r7, pc}
 8005500:	40021000 	.word	0x40021000
 8005504:	0800b640 	.word	0x0800b640

08005508 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005508:	b480      	push	{r7}
 800550a:	b085      	sub	sp, #20
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005510:	4b0a      	ldr	r3, [pc, #40]	; (800553c <RCC_Delay+0x34>)
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	4a0a      	ldr	r2, [pc, #40]	; (8005540 <RCC_Delay+0x38>)
 8005516:	fba2 2303 	umull	r2, r3, r2, r3
 800551a:	0a5b      	lsrs	r3, r3, #9
 800551c:	687a      	ldr	r2, [r7, #4]
 800551e:	fb02 f303 	mul.w	r3, r2, r3
 8005522:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005524:	bf00      	nop
  }
  while (Delay --);
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	1e5a      	subs	r2, r3, #1
 800552a:	60fa      	str	r2, [r7, #12]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d1f9      	bne.n	8005524 <RCC_Delay+0x1c>
}
 8005530:	bf00      	nop
 8005532:	bf00      	nop
 8005534:	3714      	adds	r7, #20
 8005536:	46bd      	mov	sp, r7
 8005538:	bc80      	pop	{r7}
 800553a:	4770      	bx	lr
 800553c:	20000004 	.word	0x20000004
 8005540:	10624dd3 	.word	0x10624dd3

08005544 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	b086      	sub	sp, #24
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800554c:	2300      	movs	r3, #0
 800554e:	613b      	str	r3, [r7, #16]
 8005550:	2300      	movs	r3, #0
 8005552:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f003 0301 	and.w	r3, r3, #1
 800555c:	2b00      	cmp	r3, #0
 800555e:	d07d      	beq.n	800565c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8005560:	2300      	movs	r3, #0
 8005562:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005564:	4b4f      	ldr	r3, [pc, #316]	; (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005566:	69db      	ldr	r3, [r3, #28]
 8005568:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800556c:	2b00      	cmp	r3, #0
 800556e:	d10d      	bne.n	800558c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005570:	4b4c      	ldr	r3, [pc, #304]	; (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005572:	69db      	ldr	r3, [r3, #28]
 8005574:	4a4b      	ldr	r2, [pc, #300]	; (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005576:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800557a:	61d3      	str	r3, [r2, #28]
 800557c:	4b49      	ldr	r3, [pc, #292]	; (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800557e:	69db      	ldr	r3, [r3, #28]
 8005580:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005584:	60bb      	str	r3, [r7, #8]
 8005586:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005588:	2301      	movs	r3, #1
 800558a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800558c:	4b46      	ldr	r3, [pc, #280]	; (80056a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005594:	2b00      	cmp	r3, #0
 8005596:	d118      	bne.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005598:	4b43      	ldr	r3, [pc, #268]	; (80056a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	4a42      	ldr	r2, [pc, #264]	; (80056a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800559e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80055a2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80055a4:	f7fd fc72 	bl	8002e8c <HAL_GetTick>
 80055a8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055aa:	e008      	b.n	80055be <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80055ac:	f7fd fc6e 	bl	8002e8c <HAL_GetTick>
 80055b0:	4602      	mov	r2, r0
 80055b2:	693b      	ldr	r3, [r7, #16]
 80055b4:	1ad3      	subs	r3, r2, r3
 80055b6:	2b64      	cmp	r3, #100	; 0x64
 80055b8:	d901      	bls.n	80055be <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80055ba:	2303      	movs	r3, #3
 80055bc:	e06d      	b.n	800569a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055be:	4b3a      	ldr	r3, [pc, #232]	; (80056a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d0f0      	beq.n	80055ac <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80055ca:	4b36      	ldr	r3, [pc, #216]	; (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055cc:	6a1b      	ldr	r3, [r3, #32]
 80055ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80055d2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d02e      	beq.n	8005638 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	685b      	ldr	r3, [r3, #4]
 80055de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80055e2:	68fa      	ldr	r2, [r7, #12]
 80055e4:	429a      	cmp	r2, r3
 80055e6:	d027      	beq.n	8005638 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80055e8:	4b2e      	ldr	r3, [pc, #184]	; (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055ea:	6a1b      	ldr	r3, [r3, #32]
 80055ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055f0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80055f2:	4b2e      	ldr	r3, [pc, #184]	; (80056ac <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80055f4:	2201      	movs	r2, #1
 80055f6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80055f8:	4b2c      	ldr	r3, [pc, #176]	; (80056ac <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80055fa:	2200      	movs	r2, #0
 80055fc:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80055fe:	4a29      	ldr	r2, [pc, #164]	; (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	f003 0301 	and.w	r3, r3, #1
 800560a:	2b00      	cmp	r3, #0
 800560c:	d014      	beq.n	8005638 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800560e:	f7fd fc3d 	bl	8002e8c <HAL_GetTick>
 8005612:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005614:	e00a      	b.n	800562c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005616:	f7fd fc39 	bl	8002e8c <HAL_GetTick>
 800561a:	4602      	mov	r2, r0
 800561c:	693b      	ldr	r3, [r7, #16]
 800561e:	1ad3      	subs	r3, r2, r3
 8005620:	f241 3288 	movw	r2, #5000	; 0x1388
 8005624:	4293      	cmp	r3, r2
 8005626:	d901      	bls.n	800562c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005628:	2303      	movs	r3, #3
 800562a:	e036      	b.n	800569a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800562c:	4b1d      	ldr	r3, [pc, #116]	; (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800562e:	6a1b      	ldr	r3, [r3, #32]
 8005630:	f003 0302 	and.w	r3, r3, #2
 8005634:	2b00      	cmp	r3, #0
 8005636:	d0ee      	beq.n	8005616 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005638:	4b1a      	ldr	r3, [pc, #104]	; (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800563a:	6a1b      	ldr	r3, [r3, #32]
 800563c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	685b      	ldr	r3, [r3, #4]
 8005644:	4917      	ldr	r1, [pc, #92]	; (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005646:	4313      	orrs	r3, r2
 8005648:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800564a:	7dfb      	ldrb	r3, [r7, #23]
 800564c:	2b01      	cmp	r3, #1
 800564e:	d105      	bne.n	800565c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005650:	4b14      	ldr	r3, [pc, #80]	; (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005652:	69db      	ldr	r3, [r3, #28]
 8005654:	4a13      	ldr	r2, [pc, #76]	; (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005656:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800565a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f003 0302 	and.w	r3, r3, #2
 8005664:	2b00      	cmp	r3, #0
 8005666:	d008      	beq.n	800567a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005668:	4b0e      	ldr	r3, [pc, #56]	; (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800566a:	685b      	ldr	r3, [r3, #4]
 800566c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	689b      	ldr	r3, [r3, #8]
 8005674:	490b      	ldr	r1, [pc, #44]	; (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005676:	4313      	orrs	r3, r2
 8005678:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f003 0310 	and.w	r3, r3, #16
 8005682:	2b00      	cmp	r3, #0
 8005684:	d008      	beq.n	8005698 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005686:	4b07      	ldr	r3, [pc, #28]	; (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005688:	685b      	ldr	r3, [r3, #4]
 800568a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	68db      	ldr	r3, [r3, #12]
 8005692:	4904      	ldr	r1, [pc, #16]	; (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005694:	4313      	orrs	r3, r2
 8005696:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005698:	2300      	movs	r3, #0
}
 800569a:	4618      	mov	r0, r3
 800569c:	3718      	adds	r7, #24
 800569e:	46bd      	mov	sp, r7
 80056a0:	bd80      	pop	{r7, pc}
 80056a2:	bf00      	nop
 80056a4:	40021000 	.word	0x40021000
 80056a8:	40007000 	.word	0x40007000
 80056ac:	42420440 	.word	0x42420440

080056b0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b088      	sub	sp, #32
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80056b8:	2300      	movs	r3, #0
 80056ba:	617b      	str	r3, [r7, #20]
 80056bc:	2300      	movs	r3, #0
 80056be:	61fb      	str	r3, [r7, #28]
 80056c0:	2300      	movs	r3, #0
 80056c2:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80056c4:	2300      	movs	r3, #0
 80056c6:	60fb      	str	r3, [r7, #12]
 80056c8:	2300      	movs	r3, #0
 80056ca:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2b10      	cmp	r3, #16
 80056d0:	d00a      	beq.n	80056e8 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	2b10      	cmp	r3, #16
 80056d6:	f200 808a 	bhi.w	80057ee <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	2b01      	cmp	r3, #1
 80056de:	d045      	beq.n	800576c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2b02      	cmp	r3, #2
 80056e4:	d075      	beq.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80056e6:	e082      	b.n	80057ee <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 80056e8:	4b46      	ldr	r3, [pc, #280]	; (8005804 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80056ea:	685b      	ldr	r3, [r3, #4]
 80056ec:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80056ee:	4b45      	ldr	r3, [pc, #276]	; (8005804 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d07b      	beq.n	80057f2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	0c9b      	lsrs	r3, r3, #18
 80056fe:	f003 030f 	and.w	r3, r3, #15
 8005702:	4a41      	ldr	r2, [pc, #260]	; (8005808 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8005704:	5cd3      	ldrb	r3, [r2, r3]
 8005706:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800570e:	2b00      	cmp	r3, #0
 8005710:	d015      	beq.n	800573e <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005712:	4b3c      	ldr	r3, [pc, #240]	; (8005804 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005714:	685b      	ldr	r3, [r3, #4]
 8005716:	0c5b      	lsrs	r3, r3, #17
 8005718:	f003 0301 	and.w	r3, r3, #1
 800571c:	4a3b      	ldr	r2, [pc, #236]	; (800580c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 800571e:	5cd3      	ldrb	r3, [r2, r3]
 8005720:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005728:	2b00      	cmp	r3, #0
 800572a:	d00d      	beq.n	8005748 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800572c:	4a38      	ldr	r2, [pc, #224]	; (8005810 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 800572e:	697b      	ldr	r3, [r7, #20]
 8005730:	fbb2 f2f3 	udiv	r2, r2, r3
 8005734:	693b      	ldr	r3, [r7, #16]
 8005736:	fb02 f303 	mul.w	r3, r2, r3
 800573a:	61fb      	str	r3, [r7, #28]
 800573c:	e004      	b.n	8005748 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800573e:	693b      	ldr	r3, [r7, #16]
 8005740:	4a34      	ldr	r2, [pc, #208]	; (8005814 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8005742:	fb02 f303 	mul.w	r3, r2, r3
 8005746:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8005748:	4b2e      	ldr	r3, [pc, #184]	; (8005804 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800574a:	685b      	ldr	r3, [r3, #4]
 800574c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005750:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005754:	d102      	bne.n	800575c <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8005756:	69fb      	ldr	r3, [r7, #28]
 8005758:	61bb      	str	r3, [r7, #24]
      break;
 800575a:	e04a      	b.n	80057f2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 800575c:	69fb      	ldr	r3, [r7, #28]
 800575e:	005b      	lsls	r3, r3, #1
 8005760:	4a2d      	ldr	r2, [pc, #180]	; (8005818 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8005762:	fba2 2303 	umull	r2, r3, r2, r3
 8005766:	085b      	lsrs	r3, r3, #1
 8005768:	61bb      	str	r3, [r7, #24]
      break;
 800576a:	e042      	b.n	80057f2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 800576c:	4b25      	ldr	r3, [pc, #148]	; (8005804 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800576e:	6a1b      	ldr	r3, [r3, #32]
 8005770:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005778:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800577c:	d108      	bne.n	8005790 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	f003 0302 	and.w	r3, r3, #2
 8005784:	2b00      	cmp	r3, #0
 8005786:	d003      	beq.n	8005790 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8005788:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800578c:	61bb      	str	r3, [r7, #24]
 800578e:	e01f      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005796:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800579a:	d109      	bne.n	80057b0 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 800579c:	4b19      	ldr	r3, [pc, #100]	; (8005804 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800579e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057a0:	f003 0302 	and.w	r3, r3, #2
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d003      	beq.n	80057b0 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 80057a8:	f649 4340 	movw	r3, #40000	; 0x9c40
 80057ac:	61bb      	str	r3, [r7, #24]
 80057ae:	e00f      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057b6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80057ba:	d11c      	bne.n	80057f6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80057bc:	4b11      	ldr	r3, [pc, #68]	; (8005804 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d016      	beq.n	80057f6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 80057c8:	f24f 4324 	movw	r3, #62500	; 0xf424
 80057cc:	61bb      	str	r3, [r7, #24]
      break;
 80057ce:	e012      	b.n	80057f6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80057d0:	e011      	b.n	80057f6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80057d2:	f7ff fe85 	bl	80054e0 <HAL_RCC_GetPCLK2Freq>
 80057d6:	4602      	mov	r2, r0
 80057d8:	4b0a      	ldr	r3, [pc, #40]	; (8005804 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80057da:	685b      	ldr	r3, [r3, #4]
 80057dc:	0b9b      	lsrs	r3, r3, #14
 80057de:	f003 0303 	and.w	r3, r3, #3
 80057e2:	3301      	adds	r3, #1
 80057e4:	005b      	lsls	r3, r3, #1
 80057e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80057ea:	61bb      	str	r3, [r7, #24]
      break;
 80057ec:	e004      	b.n	80057f8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80057ee:	bf00      	nop
 80057f0:	e002      	b.n	80057f8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80057f2:	bf00      	nop
 80057f4:	e000      	b.n	80057f8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80057f6:	bf00      	nop
    }
  }
  return (frequency);
 80057f8:	69bb      	ldr	r3, [r7, #24]
}
 80057fa:	4618      	mov	r0, r3
 80057fc:	3720      	adds	r7, #32
 80057fe:	46bd      	mov	sp, r7
 8005800:	bd80      	pop	{r7, pc}
 8005802:	bf00      	nop
 8005804:	40021000 	.word	0x40021000
 8005808:	0800b65c 	.word	0x0800b65c
 800580c:	0800b66c 	.word	0x0800b66c
 8005810:	007a1200 	.word	0x007a1200
 8005814:	003d0900 	.word	0x003d0900
 8005818:	aaaaaaab 	.word	0xaaaaaaab

0800581c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800581c:	b580      	push	{r7, lr}
 800581e:	b082      	sub	sp, #8
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2b00      	cmp	r3, #0
 8005828:	d101      	bne.n	800582e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800582a:	2301      	movs	r3, #1
 800582c:	e041      	b.n	80058b2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005834:	b2db      	uxtb	r3, r3
 8005836:	2b00      	cmp	r3, #0
 8005838:	d106      	bne.n	8005848 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2200      	movs	r2, #0
 800583e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005842:	6878      	ldr	r0, [r7, #4]
 8005844:	f7fd f998 	bl	8002b78 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2202      	movs	r2, #2
 800584c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681a      	ldr	r2, [r3, #0]
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	3304      	adds	r3, #4
 8005858:	4619      	mov	r1, r3
 800585a:	4610      	mov	r0, r2
 800585c:	f000 f940 	bl	8005ae0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2201      	movs	r2, #1
 8005864:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2201      	movs	r2, #1
 800586c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2201      	movs	r2, #1
 8005874:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2201      	movs	r2, #1
 800587c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2201      	movs	r2, #1
 8005884:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2201      	movs	r2, #1
 800588c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2201      	movs	r2, #1
 8005894:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2201      	movs	r2, #1
 800589c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2201      	movs	r2, #1
 80058a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2201      	movs	r2, #1
 80058ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80058b0:	2300      	movs	r3, #0
}
 80058b2:	4618      	mov	r0, r3
 80058b4:	3708      	adds	r7, #8
 80058b6:	46bd      	mov	sp, r7
 80058b8:	bd80      	pop	{r7, pc}
	...

080058bc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80058bc:	b480      	push	{r7}
 80058be:	b085      	sub	sp, #20
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058ca:	b2db      	uxtb	r3, r3
 80058cc:	2b01      	cmp	r3, #1
 80058ce:	d001      	beq.n	80058d4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80058d0:	2301      	movs	r3, #1
 80058d2:	e032      	b.n	800593a <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2202      	movs	r2, #2
 80058d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	4a18      	ldr	r2, [pc, #96]	; (8005944 <HAL_TIM_Base_Start+0x88>)
 80058e2:	4293      	cmp	r3, r2
 80058e4:	d00e      	beq.n	8005904 <HAL_TIM_Base_Start+0x48>
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80058ee:	d009      	beq.n	8005904 <HAL_TIM_Base_Start+0x48>
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	4a14      	ldr	r2, [pc, #80]	; (8005948 <HAL_TIM_Base_Start+0x8c>)
 80058f6:	4293      	cmp	r3, r2
 80058f8:	d004      	beq.n	8005904 <HAL_TIM_Base_Start+0x48>
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	4a13      	ldr	r2, [pc, #76]	; (800594c <HAL_TIM_Base_Start+0x90>)
 8005900:	4293      	cmp	r3, r2
 8005902:	d111      	bne.n	8005928 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	689b      	ldr	r3, [r3, #8]
 800590a:	f003 0307 	and.w	r3, r3, #7
 800590e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	2b06      	cmp	r3, #6
 8005914:	d010      	beq.n	8005938 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	681a      	ldr	r2, [r3, #0]
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f042 0201 	orr.w	r2, r2, #1
 8005924:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005926:	e007      	b.n	8005938 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	681a      	ldr	r2, [r3, #0]
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f042 0201 	orr.w	r2, r2, #1
 8005936:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005938:	2300      	movs	r3, #0
}
 800593a:	4618      	mov	r0, r3
 800593c:	3714      	adds	r7, #20
 800593e:	46bd      	mov	sp, r7
 8005940:	bc80      	pop	{r7}
 8005942:	4770      	bx	lr
 8005944:	40012c00 	.word	0x40012c00
 8005948:	40000400 	.word	0x40000400
 800594c:	40000800 	.word	0x40000800

08005950 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005950:	b580      	push	{r7, lr}
 8005952:	b084      	sub	sp, #16
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
 8005958:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800595a:	2300      	movs	r3, #0
 800595c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005964:	2b01      	cmp	r3, #1
 8005966:	d101      	bne.n	800596c <HAL_TIM_ConfigClockSource+0x1c>
 8005968:	2302      	movs	r3, #2
 800596a:	e0b4      	b.n	8005ad6 <HAL_TIM_ConfigClockSource+0x186>
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2201      	movs	r2, #1
 8005970:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2202      	movs	r2, #2
 8005978:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	689b      	ldr	r3, [r3, #8]
 8005982:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005984:	68bb      	ldr	r3, [r7, #8]
 8005986:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800598a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800598c:	68bb      	ldr	r3, [r7, #8]
 800598e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005992:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	68ba      	ldr	r2, [r7, #8]
 800599a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80059a4:	d03e      	beq.n	8005a24 <HAL_TIM_ConfigClockSource+0xd4>
 80059a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80059aa:	f200 8087 	bhi.w	8005abc <HAL_TIM_ConfigClockSource+0x16c>
 80059ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059b2:	f000 8086 	beq.w	8005ac2 <HAL_TIM_ConfigClockSource+0x172>
 80059b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059ba:	d87f      	bhi.n	8005abc <HAL_TIM_ConfigClockSource+0x16c>
 80059bc:	2b70      	cmp	r3, #112	; 0x70
 80059be:	d01a      	beq.n	80059f6 <HAL_TIM_ConfigClockSource+0xa6>
 80059c0:	2b70      	cmp	r3, #112	; 0x70
 80059c2:	d87b      	bhi.n	8005abc <HAL_TIM_ConfigClockSource+0x16c>
 80059c4:	2b60      	cmp	r3, #96	; 0x60
 80059c6:	d050      	beq.n	8005a6a <HAL_TIM_ConfigClockSource+0x11a>
 80059c8:	2b60      	cmp	r3, #96	; 0x60
 80059ca:	d877      	bhi.n	8005abc <HAL_TIM_ConfigClockSource+0x16c>
 80059cc:	2b50      	cmp	r3, #80	; 0x50
 80059ce:	d03c      	beq.n	8005a4a <HAL_TIM_ConfigClockSource+0xfa>
 80059d0:	2b50      	cmp	r3, #80	; 0x50
 80059d2:	d873      	bhi.n	8005abc <HAL_TIM_ConfigClockSource+0x16c>
 80059d4:	2b40      	cmp	r3, #64	; 0x40
 80059d6:	d058      	beq.n	8005a8a <HAL_TIM_ConfigClockSource+0x13a>
 80059d8:	2b40      	cmp	r3, #64	; 0x40
 80059da:	d86f      	bhi.n	8005abc <HAL_TIM_ConfigClockSource+0x16c>
 80059dc:	2b30      	cmp	r3, #48	; 0x30
 80059de:	d064      	beq.n	8005aaa <HAL_TIM_ConfigClockSource+0x15a>
 80059e0:	2b30      	cmp	r3, #48	; 0x30
 80059e2:	d86b      	bhi.n	8005abc <HAL_TIM_ConfigClockSource+0x16c>
 80059e4:	2b20      	cmp	r3, #32
 80059e6:	d060      	beq.n	8005aaa <HAL_TIM_ConfigClockSource+0x15a>
 80059e8:	2b20      	cmp	r3, #32
 80059ea:	d867      	bhi.n	8005abc <HAL_TIM_ConfigClockSource+0x16c>
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d05c      	beq.n	8005aaa <HAL_TIM_ConfigClockSource+0x15a>
 80059f0:	2b10      	cmp	r3, #16
 80059f2:	d05a      	beq.n	8005aaa <HAL_TIM_ConfigClockSource+0x15a>
 80059f4:	e062      	b.n	8005abc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80059fa:	683b      	ldr	r3, [r7, #0]
 80059fc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80059fe:	683b      	ldr	r3, [r7, #0]
 8005a00:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005a06:	f000 f944 	bl	8005c92 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	689b      	ldr	r3, [r3, #8]
 8005a10:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005a12:	68bb      	ldr	r3, [r7, #8]
 8005a14:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005a18:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	68ba      	ldr	r2, [r7, #8]
 8005a20:	609a      	str	r2, [r3, #8]
      break;
 8005a22:	e04f      	b.n	8005ac4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005a28:	683b      	ldr	r3, [r7, #0]
 8005a2a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005a2c:	683b      	ldr	r3, [r7, #0]
 8005a2e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005a34:	f000 f92d 	bl	8005c92 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	689a      	ldr	r2, [r3, #8]
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005a46:	609a      	str	r2, [r3, #8]
      break;
 8005a48:	e03c      	b.n	8005ac4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005a4e:	683b      	ldr	r3, [r7, #0]
 8005a50:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a56:	461a      	mov	r2, r3
 8005a58:	f000 f8a4 	bl	8005ba4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	2150      	movs	r1, #80	; 0x50
 8005a62:	4618      	mov	r0, r3
 8005a64:	f000 f8fb 	bl	8005c5e <TIM_ITRx_SetConfig>
      break;
 8005a68:	e02c      	b.n	8005ac4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005a72:	683b      	ldr	r3, [r7, #0]
 8005a74:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005a76:	461a      	mov	r2, r3
 8005a78:	f000 f8c2 	bl	8005c00 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	2160      	movs	r1, #96	; 0x60
 8005a82:	4618      	mov	r0, r3
 8005a84:	f000 f8eb 	bl	8005c5e <TIM_ITRx_SetConfig>
      break;
 8005a88:	e01c      	b.n	8005ac4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005a8e:	683b      	ldr	r3, [r7, #0]
 8005a90:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a96:	461a      	mov	r2, r3
 8005a98:	f000 f884 	bl	8005ba4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	2140      	movs	r1, #64	; 0x40
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	f000 f8db 	bl	8005c5e <TIM_ITRx_SetConfig>
      break;
 8005aa8:	e00c      	b.n	8005ac4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681a      	ldr	r2, [r3, #0]
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	4619      	mov	r1, r3
 8005ab4:	4610      	mov	r0, r2
 8005ab6:	f000 f8d2 	bl	8005c5e <TIM_ITRx_SetConfig>
      break;
 8005aba:	e003      	b.n	8005ac4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005abc:	2301      	movs	r3, #1
 8005abe:	73fb      	strb	r3, [r7, #15]
      break;
 8005ac0:	e000      	b.n	8005ac4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005ac2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2201      	movs	r2, #1
 8005ac8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2200      	movs	r2, #0
 8005ad0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005ad4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	3710      	adds	r7, #16
 8005ada:	46bd      	mov	sp, r7
 8005adc:	bd80      	pop	{r7, pc}
	...

08005ae0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005ae0:	b480      	push	{r7}
 8005ae2:	b085      	sub	sp, #20
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
 8005ae8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	4a29      	ldr	r2, [pc, #164]	; (8005b98 <TIM_Base_SetConfig+0xb8>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d00b      	beq.n	8005b10 <TIM_Base_SetConfig+0x30>
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005afe:	d007      	beq.n	8005b10 <TIM_Base_SetConfig+0x30>
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	4a26      	ldr	r2, [pc, #152]	; (8005b9c <TIM_Base_SetConfig+0xbc>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d003      	beq.n	8005b10 <TIM_Base_SetConfig+0x30>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	4a25      	ldr	r2, [pc, #148]	; (8005ba0 <TIM_Base_SetConfig+0xc0>)
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	d108      	bne.n	8005b22 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b16:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	685b      	ldr	r3, [r3, #4]
 8005b1c:	68fa      	ldr	r2, [r7, #12]
 8005b1e:	4313      	orrs	r3, r2
 8005b20:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	4a1c      	ldr	r2, [pc, #112]	; (8005b98 <TIM_Base_SetConfig+0xb8>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d00b      	beq.n	8005b42 <TIM_Base_SetConfig+0x62>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b30:	d007      	beq.n	8005b42 <TIM_Base_SetConfig+0x62>
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	4a19      	ldr	r2, [pc, #100]	; (8005b9c <TIM_Base_SetConfig+0xbc>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d003      	beq.n	8005b42 <TIM_Base_SetConfig+0x62>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	4a18      	ldr	r2, [pc, #96]	; (8005ba0 <TIM_Base_SetConfig+0xc0>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d108      	bne.n	8005b54 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b48:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	68db      	ldr	r3, [r3, #12]
 8005b4e:	68fa      	ldr	r2, [r7, #12]
 8005b50:	4313      	orrs	r3, r2
 8005b52:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	695b      	ldr	r3, [r3, #20]
 8005b5e:	4313      	orrs	r3, r2
 8005b60:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	68fa      	ldr	r2, [r7, #12]
 8005b66:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b68:	683b      	ldr	r3, [r7, #0]
 8005b6a:	689a      	ldr	r2, [r3, #8]
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	681a      	ldr	r2, [r3, #0]
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	4a07      	ldr	r2, [pc, #28]	; (8005b98 <TIM_Base_SetConfig+0xb8>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d103      	bne.n	8005b88 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	691a      	ldr	r2, [r3, #16]
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2201      	movs	r2, #1
 8005b8c:	615a      	str	r2, [r3, #20]
}
 8005b8e:	bf00      	nop
 8005b90:	3714      	adds	r7, #20
 8005b92:	46bd      	mov	sp, r7
 8005b94:	bc80      	pop	{r7}
 8005b96:	4770      	bx	lr
 8005b98:	40012c00 	.word	0x40012c00
 8005b9c:	40000400 	.word	0x40000400
 8005ba0:	40000800 	.word	0x40000800

08005ba4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005ba4:	b480      	push	{r7}
 8005ba6:	b087      	sub	sp, #28
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	60f8      	str	r0, [r7, #12]
 8005bac:	60b9      	str	r1, [r7, #8]
 8005bae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	6a1b      	ldr	r3, [r3, #32]
 8005bb4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	6a1b      	ldr	r3, [r3, #32]
 8005bba:	f023 0201 	bic.w	r2, r3, #1
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	699b      	ldr	r3, [r3, #24]
 8005bc6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005bc8:	693b      	ldr	r3, [r7, #16]
 8005bca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005bce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	011b      	lsls	r3, r3, #4
 8005bd4:	693a      	ldr	r2, [r7, #16]
 8005bd6:	4313      	orrs	r3, r2
 8005bd8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005bda:	697b      	ldr	r3, [r7, #20]
 8005bdc:	f023 030a 	bic.w	r3, r3, #10
 8005be0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005be2:	697a      	ldr	r2, [r7, #20]
 8005be4:	68bb      	ldr	r3, [r7, #8]
 8005be6:	4313      	orrs	r3, r2
 8005be8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	693a      	ldr	r2, [r7, #16]
 8005bee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	697a      	ldr	r2, [r7, #20]
 8005bf4:	621a      	str	r2, [r3, #32]
}
 8005bf6:	bf00      	nop
 8005bf8:	371c      	adds	r7, #28
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	bc80      	pop	{r7}
 8005bfe:	4770      	bx	lr

08005c00 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c00:	b480      	push	{r7}
 8005c02:	b087      	sub	sp, #28
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	60f8      	str	r0, [r7, #12]
 8005c08:	60b9      	str	r1, [r7, #8]
 8005c0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	6a1b      	ldr	r3, [r3, #32]
 8005c10:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	6a1b      	ldr	r3, [r3, #32]
 8005c16:	f023 0210 	bic.w	r2, r3, #16
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	699b      	ldr	r3, [r3, #24]
 8005c22:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005c24:	693b      	ldr	r3, [r7, #16]
 8005c26:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005c2a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	031b      	lsls	r3, r3, #12
 8005c30:	693a      	ldr	r2, [r7, #16]
 8005c32:	4313      	orrs	r3, r2
 8005c34:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005c36:	697b      	ldr	r3, [r7, #20]
 8005c38:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005c3c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005c3e:	68bb      	ldr	r3, [r7, #8]
 8005c40:	011b      	lsls	r3, r3, #4
 8005c42:	697a      	ldr	r2, [r7, #20]
 8005c44:	4313      	orrs	r3, r2
 8005c46:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	693a      	ldr	r2, [r7, #16]
 8005c4c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	697a      	ldr	r2, [r7, #20]
 8005c52:	621a      	str	r2, [r3, #32]
}
 8005c54:	bf00      	nop
 8005c56:	371c      	adds	r7, #28
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	bc80      	pop	{r7}
 8005c5c:	4770      	bx	lr

08005c5e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005c5e:	b480      	push	{r7}
 8005c60:	b085      	sub	sp, #20
 8005c62:	af00      	add	r7, sp, #0
 8005c64:	6078      	str	r0, [r7, #4]
 8005c66:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	689b      	ldr	r3, [r3, #8]
 8005c6c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c74:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005c76:	683a      	ldr	r2, [r7, #0]
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	4313      	orrs	r3, r2
 8005c7c:	f043 0307 	orr.w	r3, r3, #7
 8005c80:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	68fa      	ldr	r2, [r7, #12]
 8005c86:	609a      	str	r2, [r3, #8]
}
 8005c88:	bf00      	nop
 8005c8a:	3714      	adds	r7, #20
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	bc80      	pop	{r7}
 8005c90:	4770      	bx	lr

08005c92 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005c92:	b480      	push	{r7}
 8005c94:	b087      	sub	sp, #28
 8005c96:	af00      	add	r7, sp, #0
 8005c98:	60f8      	str	r0, [r7, #12]
 8005c9a:	60b9      	str	r1, [r7, #8]
 8005c9c:	607a      	str	r2, [r7, #4]
 8005c9e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	689b      	ldr	r3, [r3, #8]
 8005ca4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ca6:	697b      	ldr	r3, [r7, #20]
 8005ca8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005cac:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	021a      	lsls	r2, r3, #8
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	431a      	orrs	r2, r3
 8005cb6:	68bb      	ldr	r3, [r7, #8]
 8005cb8:	4313      	orrs	r3, r2
 8005cba:	697a      	ldr	r2, [r7, #20]
 8005cbc:	4313      	orrs	r3, r2
 8005cbe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	697a      	ldr	r2, [r7, #20]
 8005cc4:	609a      	str	r2, [r3, #8]
}
 8005cc6:	bf00      	nop
 8005cc8:	371c      	adds	r7, #28
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	bc80      	pop	{r7}
 8005cce:	4770      	bx	lr

08005cd0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005cd0:	b480      	push	{r7}
 8005cd2:	b085      	sub	sp, #20
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
 8005cd8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ce0:	2b01      	cmp	r3, #1
 8005ce2:	d101      	bne.n	8005ce8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005ce4:	2302      	movs	r3, #2
 8005ce6:	e046      	b.n	8005d76 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2201      	movs	r2, #1
 8005cec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2202      	movs	r2, #2
 8005cf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	685b      	ldr	r3, [r3, #4]
 8005cfe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	689b      	ldr	r3, [r3, #8]
 8005d06:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d0e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	68fa      	ldr	r2, [r7, #12]
 8005d16:	4313      	orrs	r3, r2
 8005d18:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	68fa      	ldr	r2, [r7, #12]
 8005d20:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	4a16      	ldr	r2, [pc, #88]	; (8005d80 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005d28:	4293      	cmp	r3, r2
 8005d2a:	d00e      	beq.n	8005d4a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d34:	d009      	beq.n	8005d4a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	4a12      	ldr	r2, [pc, #72]	; (8005d84 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005d3c:	4293      	cmp	r3, r2
 8005d3e:	d004      	beq.n	8005d4a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	4a10      	ldr	r2, [pc, #64]	; (8005d88 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d10c      	bne.n	8005d64 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005d4a:	68bb      	ldr	r3, [r7, #8]
 8005d4c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d50:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	685b      	ldr	r3, [r3, #4]
 8005d56:	68ba      	ldr	r2, [r7, #8]
 8005d58:	4313      	orrs	r3, r2
 8005d5a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	68ba      	ldr	r2, [r7, #8]
 8005d62:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2201      	movs	r2, #1
 8005d68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2200      	movs	r2, #0
 8005d70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005d74:	2300      	movs	r3, #0
}
 8005d76:	4618      	mov	r0, r3
 8005d78:	3714      	adds	r7, #20
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	bc80      	pop	{r7}
 8005d7e:	4770      	bx	lr
 8005d80:	40012c00 	.word	0x40012c00
 8005d84:	40000400 	.word	0x40000400
 8005d88:	40000800 	.word	0x40000800

08005d8c <__cvt>:
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d92:	461f      	mov	r7, r3
 8005d94:	bfbb      	ittet	lt
 8005d96:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8005d9a:	461f      	movlt	r7, r3
 8005d9c:	2300      	movge	r3, #0
 8005d9e:	232d      	movlt	r3, #45	; 0x2d
 8005da0:	b088      	sub	sp, #32
 8005da2:	4614      	mov	r4, r2
 8005da4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005da6:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8005da8:	7013      	strb	r3, [r2, #0]
 8005daa:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005dac:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8005db0:	f023 0820 	bic.w	r8, r3, #32
 8005db4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005db8:	d005      	beq.n	8005dc6 <__cvt+0x3a>
 8005dba:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005dbe:	d100      	bne.n	8005dc2 <__cvt+0x36>
 8005dc0:	3501      	adds	r5, #1
 8005dc2:	2302      	movs	r3, #2
 8005dc4:	e000      	b.n	8005dc8 <__cvt+0x3c>
 8005dc6:	2303      	movs	r3, #3
 8005dc8:	aa07      	add	r2, sp, #28
 8005dca:	9204      	str	r2, [sp, #16]
 8005dcc:	aa06      	add	r2, sp, #24
 8005dce:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005dd2:	e9cd 3500 	strd	r3, r5, [sp]
 8005dd6:	4622      	mov	r2, r4
 8005dd8:	463b      	mov	r3, r7
 8005dda:	f001 f885 	bl	8006ee8 <_dtoa_r>
 8005dde:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005de2:	4606      	mov	r6, r0
 8005de4:	d102      	bne.n	8005dec <__cvt+0x60>
 8005de6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005de8:	07db      	lsls	r3, r3, #31
 8005dea:	d522      	bpl.n	8005e32 <__cvt+0xa6>
 8005dec:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005df0:	eb06 0905 	add.w	r9, r6, r5
 8005df4:	d110      	bne.n	8005e18 <__cvt+0x8c>
 8005df6:	7833      	ldrb	r3, [r6, #0]
 8005df8:	2b30      	cmp	r3, #48	; 0x30
 8005dfa:	d10a      	bne.n	8005e12 <__cvt+0x86>
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	2300      	movs	r3, #0
 8005e00:	4620      	mov	r0, r4
 8005e02:	4639      	mov	r1, r7
 8005e04:	f7fa fdd0 	bl	80009a8 <__aeabi_dcmpeq>
 8005e08:	b918      	cbnz	r0, 8005e12 <__cvt+0x86>
 8005e0a:	f1c5 0501 	rsb	r5, r5, #1
 8005e0e:	f8ca 5000 	str.w	r5, [sl]
 8005e12:	f8da 3000 	ldr.w	r3, [sl]
 8005e16:	4499      	add	r9, r3
 8005e18:	2200      	movs	r2, #0
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	4620      	mov	r0, r4
 8005e1e:	4639      	mov	r1, r7
 8005e20:	f7fa fdc2 	bl	80009a8 <__aeabi_dcmpeq>
 8005e24:	b108      	cbz	r0, 8005e2a <__cvt+0x9e>
 8005e26:	f8cd 901c 	str.w	r9, [sp, #28]
 8005e2a:	2230      	movs	r2, #48	; 0x30
 8005e2c:	9b07      	ldr	r3, [sp, #28]
 8005e2e:	454b      	cmp	r3, r9
 8005e30:	d307      	bcc.n	8005e42 <__cvt+0xb6>
 8005e32:	4630      	mov	r0, r6
 8005e34:	9b07      	ldr	r3, [sp, #28]
 8005e36:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005e38:	1b9b      	subs	r3, r3, r6
 8005e3a:	6013      	str	r3, [r2, #0]
 8005e3c:	b008      	add	sp, #32
 8005e3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e42:	1c59      	adds	r1, r3, #1
 8005e44:	9107      	str	r1, [sp, #28]
 8005e46:	701a      	strb	r2, [r3, #0]
 8005e48:	e7f0      	b.n	8005e2c <__cvt+0xa0>

08005e4a <__exponent>:
 8005e4a:	4603      	mov	r3, r0
 8005e4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005e4e:	2900      	cmp	r1, #0
 8005e50:	f803 2b02 	strb.w	r2, [r3], #2
 8005e54:	bfb6      	itet	lt
 8005e56:	222d      	movlt	r2, #45	; 0x2d
 8005e58:	222b      	movge	r2, #43	; 0x2b
 8005e5a:	4249      	neglt	r1, r1
 8005e5c:	2909      	cmp	r1, #9
 8005e5e:	7042      	strb	r2, [r0, #1]
 8005e60:	dd2a      	ble.n	8005eb8 <__exponent+0x6e>
 8005e62:	f10d 0207 	add.w	r2, sp, #7
 8005e66:	4617      	mov	r7, r2
 8005e68:	260a      	movs	r6, #10
 8005e6a:	fb91 f5f6 	sdiv	r5, r1, r6
 8005e6e:	4694      	mov	ip, r2
 8005e70:	fb06 1415 	mls	r4, r6, r5, r1
 8005e74:	3430      	adds	r4, #48	; 0x30
 8005e76:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8005e7a:	460c      	mov	r4, r1
 8005e7c:	2c63      	cmp	r4, #99	; 0x63
 8005e7e:	4629      	mov	r1, r5
 8005e80:	f102 32ff 	add.w	r2, r2, #4294967295
 8005e84:	dcf1      	bgt.n	8005e6a <__exponent+0x20>
 8005e86:	3130      	adds	r1, #48	; 0x30
 8005e88:	f1ac 0402 	sub.w	r4, ip, #2
 8005e8c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005e90:	4622      	mov	r2, r4
 8005e92:	1c41      	adds	r1, r0, #1
 8005e94:	42ba      	cmp	r2, r7
 8005e96:	d30a      	bcc.n	8005eae <__exponent+0x64>
 8005e98:	f10d 0209 	add.w	r2, sp, #9
 8005e9c:	eba2 020c 	sub.w	r2, r2, ip
 8005ea0:	42bc      	cmp	r4, r7
 8005ea2:	bf88      	it	hi
 8005ea4:	2200      	movhi	r2, #0
 8005ea6:	4413      	add	r3, r2
 8005ea8:	1a18      	subs	r0, r3, r0
 8005eaa:	b003      	add	sp, #12
 8005eac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005eae:	f812 5b01 	ldrb.w	r5, [r2], #1
 8005eb2:	f801 5f01 	strb.w	r5, [r1, #1]!
 8005eb6:	e7ed      	b.n	8005e94 <__exponent+0x4a>
 8005eb8:	2330      	movs	r3, #48	; 0x30
 8005eba:	3130      	adds	r1, #48	; 0x30
 8005ebc:	7083      	strb	r3, [r0, #2]
 8005ebe:	70c1      	strb	r1, [r0, #3]
 8005ec0:	1d03      	adds	r3, r0, #4
 8005ec2:	e7f1      	b.n	8005ea8 <__exponent+0x5e>

08005ec4 <_printf_float>:
 8005ec4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ec8:	b091      	sub	sp, #68	; 0x44
 8005eca:	460c      	mov	r4, r1
 8005ecc:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8005ed0:	4616      	mov	r6, r2
 8005ed2:	461f      	mov	r7, r3
 8005ed4:	4605      	mov	r5, r0
 8005ed6:	f000 fef3 	bl	8006cc0 <_localeconv_r>
 8005eda:	6803      	ldr	r3, [r0, #0]
 8005edc:	4618      	mov	r0, r3
 8005ede:	9309      	str	r3, [sp, #36]	; 0x24
 8005ee0:	f7fa f936 	bl	8000150 <strlen>
 8005ee4:	2300      	movs	r3, #0
 8005ee6:	930e      	str	r3, [sp, #56]	; 0x38
 8005ee8:	f8d8 3000 	ldr.w	r3, [r8]
 8005eec:	900a      	str	r0, [sp, #40]	; 0x28
 8005eee:	3307      	adds	r3, #7
 8005ef0:	f023 0307 	bic.w	r3, r3, #7
 8005ef4:	f103 0208 	add.w	r2, r3, #8
 8005ef8:	f894 9018 	ldrb.w	r9, [r4, #24]
 8005efc:	f8d4 b000 	ldr.w	fp, [r4]
 8005f00:	f8c8 2000 	str.w	r2, [r8]
 8005f04:	e9d3 a800 	ldrd	sl, r8, [r3]
 8005f08:	4652      	mov	r2, sl
 8005f0a:	4643      	mov	r3, r8
 8005f0c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005f10:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8005f14:	930b      	str	r3, [sp, #44]	; 0x2c
 8005f16:	f04f 32ff 	mov.w	r2, #4294967295
 8005f1a:	4650      	mov	r0, sl
 8005f1c:	4b9c      	ldr	r3, [pc, #624]	; (8006190 <_printf_float+0x2cc>)
 8005f1e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005f20:	f7fa fd74 	bl	8000a0c <__aeabi_dcmpun>
 8005f24:	bb70      	cbnz	r0, 8005f84 <_printf_float+0xc0>
 8005f26:	f04f 32ff 	mov.w	r2, #4294967295
 8005f2a:	4650      	mov	r0, sl
 8005f2c:	4b98      	ldr	r3, [pc, #608]	; (8006190 <_printf_float+0x2cc>)
 8005f2e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005f30:	f7fa fd4e 	bl	80009d0 <__aeabi_dcmple>
 8005f34:	bb30      	cbnz	r0, 8005f84 <_printf_float+0xc0>
 8005f36:	2200      	movs	r2, #0
 8005f38:	2300      	movs	r3, #0
 8005f3a:	4650      	mov	r0, sl
 8005f3c:	4641      	mov	r1, r8
 8005f3e:	f7fa fd3d 	bl	80009bc <__aeabi_dcmplt>
 8005f42:	b110      	cbz	r0, 8005f4a <_printf_float+0x86>
 8005f44:	232d      	movs	r3, #45	; 0x2d
 8005f46:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005f4a:	4a92      	ldr	r2, [pc, #584]	; (8006194 <_printf_float+0x2d0>)
 8005f4c:	4b92      	ldr	r3, [pc, #584]	; (8006198 <_printf_float+0x2d4>)
 8005f4e:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8005f52:	bf94      	ite	ls
 8005f54:	4690      	movls	r8, r2
 8005f56:	4698      	movhi	r8, r3
 8005f58:	2303      	movs	r3, #3
 8005f5a:	f04f 0a00 	mov.w	sl, #0
 8005f5e:	6123      	str	r3, [r4, #16]
 8005f60:	f02b 0304 	bic.w	r3, fp, #4
 8005f64:	6023      	str	r3, [r4, #0]
 8005f66:	4633      	mov	r3, r6
 8005f68:	4621      	mov	r1, r4
 8005f6a:	4628      	mov	r0, r5
 8005f6c:	9700      	str	r7, [sp, #0]
 8005f6e:	aa0f      	add	r2, sp, #60	; 0x3c
 8005f70:	f000 f9d6 	bl	8006320 <_printf_common>
 8005f74:	3001      	adds	r0, #1
 8005f76:	f040 8090 	bne.w	800609a <_printf_float+0x1d6>
 8005f7a:	f04f 30ff 	mov.w	r0, #4294967295
 8005f7e:	b011      	add	sp, #68	; 0x44
 8005f80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f84:	4652      	mov	r2, sl
 8005f86:	4643      	mov	r3, r8
 8005f88:	4650      	mov	r0, sl
 8005f8a:	4641      	mov	r1, r8
 8005f8c:	f7fa fd3e 	bl	8000a0c <__aeabi_dcmpun>
 8005f90:	b148      	cbz	r0, 8005fa6 <_printf_float+0xe2>
 8005f92:	f1b8 0f00 	cmp.w	r8, #0
 8005f96:	bfb8      	it	lt
 8005f98:	232d      	movlt	r3, #45	; 0x2d
 8005f9a:	4a80      	ldr	r2, [pc, #512]	; (800619c <_printf_float+0x2d8>)
 8005f9c:	bfb8      	it	lt
 8005f9e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005fa2:	4b7f      	ldr	r3, [pc, #508]	; (80061a0 <_printf_float+0x2dc>)
 8005fa4:	e7d3      	b.n	8005f4e <_printf_float+0x8a>
 8005fa6:	6863      	ldr	r3, [r4, #4]
 8005fa8:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8005fac:	1c5a      	adds	r2, r3, #1
 8005fae:	d142      	bne.n	8006036 <_printf_float+0x172>
 8005fb0:	2306      	movs	r3, #6
 8005fb2:	6063      	str	r3, [r4, #4]
 8005fb4:	2200      	movs	r2, #0
 8005fb6:	9206      	str	r2, [sp, #24]
 8005fb8:	aa0e      	add	r2, sp, #56	; 0x38
 8005fba:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8005fbe:	aa0d      	add	r2, sp, #52	; 0x34
 8005fc0:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8005fc4:	9203      	str	r2, [sp, #12]
 8005fc6:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8005fca:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005fce:	6023      	str	r3, [r4, #0]
 8005fd0:	6863      	ldr	r3, [r4, #4]
 8005fd2:	4652      	mov	r2, sl
 8005fd4:	9300      	str	r3, [sp, #0]
 8005fd6:	4628      	mov	r0, r5
 8005fd8:	4643      	mov	r3, r8
 8005fda:	910b      	str	r1, [sp, #44]	; 0x2c
 8005fdc:	f7ff fed6 	bl	8005d8c <__cvt>
 8005fe0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005fe2:	4680      	mov	r8, r0
 8005fe4:	2947      	cmp	r1, #71	; 0x47
 8005fe6:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005fe8:	d108      	bne.n	8005ffc <_printf_float+0x138>
 8005fea:	1cc8      	adds	r0, r1, #3
 8005fec:	db02      	blt.n	8005ff4 <_printf_float+0x130>
 8005fee:	6863      	ldr	r3, [r4, #4]
 8005ff0:	4299      	cmp	r1, r3
 8005ff2:	dd40      	ble.n	8006076 <_printf_float+0x1b2>
 8005ff4:	f1a9 0902 	sub.w	r9, r9, #2
 8005ff8:	fa5f f989 	uxtb.w	r9, r9
 8005ffc:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006000:	d81f      	bhi.n	8006042 <_printf_float+0x17e>
 8006002:	464a      	mov	r2, r9
 8006004:	3901      	subs	r1, #1
 8006006:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800600a:	910d      	str	r1, [sp, #52]	; 0x34
 800600c:	f7ff ff1d 	bl	8005e4a <__exponent>
 8006010:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006012:	4682      	mov	sl, r0
 8006014:	1813      	adds	r3, r2, r0
 8006016:	2a01      	cmp	r2, #1
 8006018:	6123      	str	r3, [r4, #16]
 800601a:	dc02      	bgt.n	8006022 <_printf_float+0x15e>
 800601c:	6822      	ldr	r2, [r4, #0]
 800601e:	07d2      	lsls	r2, r2, #31
 8006020:	d501      	bpl.n	8006026 <_printf_float+0x162>
 8006022:	3301      	adds	r3, #1
 8006024:	6123      	str	r3, [r4, #16]
 8006026:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800602a:	2b00      	cmp	r3, #0
 800602c:	d09b      	beq.n	8005f66 <_printf_float+0xa2>
 800602e:	232d      	movs	r3, #45	; 0x2d
 8006030:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006034:	e797      	b.n	8005f66 <_printf_float+0xa2>
 8006036:	2947      	cmp	r1, #71	; 0x47
 8006038:	d1bc      	bne.n	8005fb4 <_printf_float+0xf0>
 800603a:	2b00      	cmp	r3, #0
 800603c:	d1ba      	bne.n	8005fb4 <_printf_float+0xf0>
 800603e:	2301      	movs	r3, #1
 8006040:	e7b7      	b.n	8005fb2 <_printf_float+0xee>
 8006042:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8006046:	d118      	bne.n	800607a <_printf_float+0x1b6>
 8006048:	2900      	cmp	r1, #0
 800604a:	6863      	ldr	r3, [r4, #4]
 800604c:	dd0b      	ble.n	8006066 <_printf_float+0x1a2>
 800604e:	6121      	str	r1, [r4, #16]
 8006050:	b913      	cbnz	r3, 8006058 <_printf_float+0x194>
 8006052:	6822      	ldr	r2, [r4, #0]
 8006054:	07d0      	lsls	r0, r2, #31
 8006056:	d502      	bpl.n	800605e <_printf_float+0x19a>
 8006058:	3301      	adds	r3, #1
 800605a:	440b      	add	r3, r1
 800605c:	6123      	str	r3, [r4, #16]
 800605e:	f04f 0a00 	mov.w	sl, #0
 8006062:	65a1      	str	r1, [r4, #88]	; 0x58
 8006064:	e7df      	b.n	8006026 <_printf_float+0x162>
 8006066:	b913      	cbnz	r3, 800606e <_printf_float+0x1aa>
 8006068:	6822      	ldr	r2, [r4, #0]
 800606a:	07d2      	lsls	r2, r2, #31
 800606c:	d501      	bpl.n	8006072 <_printf_float+0x1ae>
 800606e:	3302      	adds	r3, #2
 8006070:	e7f4      	b.n	800605c <_printf_float+0x198>
 8006072:	2301      	movs	r3, #1
 8006074:	e7f2      	b.n	800605c <_printf_float+0x198>
 8006076:	f04f 0967 	mov.w	r9, #103	; 0x67
 800607a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800607c:	4299      	cmp	r1, r3
 800607e:	db05      	blt.n	800608c <_printf_float+0x1c8>
 8006080:	6823      	ldr	r3, [r4, #0]
 8006082:	6121      	str	r1, [r4, #16]
 8006084:	07d8      	lsls	r0, r3, #31
 8006086:	d5ea      	bpl.n	800605e <_printf_float+0x19a>
 8006088:	1c4b      	adds	r3, r1, #1
 800608a:	e7e7      	b.n	800605c <_printf_float+0x198>
 800608c:	2900      	cmp	r1, #0
 800608e:	bfcc      	ite	gt
 8006090:	2201      	movgt	r2, #1
 8006092:	f1c1 0202 	rsble	r2, r1, #2
 8006096:	4413      	add	r3, r2
 8006098:	e7e0      	b.n	800605c <_printf_float+0x198>
 800609a:	6823      	ldr	r3, [r4, #0]
 800609c:	055a      	lsls	r2, r3, #21
 800609e:	d407      	bmi.n	80060b0 <_printf_float+0x1ec>
 80060a0:	6923      	ldr	r3, [r4, #16]
 80060a2:	4642      	mov	r2, r8
 80060a4:	4631      	mov	r1, r6
 80060a6:	4628      	mov	r0, r5
 80060a8:	47b8      	blx	r7
 80060aa:	3001      	adds	r0, #1
 80060ac:	d12b      	bne.n	8006106 <_printf_float+0x242>
 80060ae:	e764      	b.n	8005f7a <_printf_float+0xb6>
 80060b0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80060b4:	f240 80dd 	bls.w	8006272 <_printf_float+0x3ae>
 80060b8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80060bc:	2200      	movs	r2, #0
 80060be:	2300      	movs	r3, #0
 80060c0:	f7fa fc72 	bl	80009a8 <__aeabi_dcmpeq>
 80060c4:	2800      	cmp	r0, #0
 80060c6:	d033      	beq.n	8006130 <_printf_float+0x26c>
 80060c8:	2301      	movs	r3, #1
 80060ca:	4631      	mov	r1, r6
 80060cc:	4628      	mov	r0, r5
 80060ce:	4a35      	ldr	r2, [pc, #212]	; (80061a4 <_printf_float+0x2e0>)
 80060d0:	47b8      	blx	r7
 80060d2:	3001      	adds	r0, #1
 80060d4:	f43f af51 	beq.w	8005f7a <_printf_float+0xb6>
 80060d8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80060dc:	429a      	cmp	r2, r3
 80060de:	db02      	blt.n	80060e6 <_printf_float+0x222>
 80060e0:	6823      	ldr	r3, [r4, #0]
 80060e2:	07d8      	lsls	r0, r3, #31
 80060e4:	d50f      	bpl.n	8006106 <_printf_float+0x242>
 80060e6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80060ea:	4631      	mov	r1, r6
 80060ec:	4628      	mov	r0, r5
 80060ee:	47b8      	blx	r7
 80060f0:	3001      	adds	r0, #1
 80060f2:	f43f af42 	beq.w	8005f7a <_printf_float+0xb6>
 80060f6:	f04f 0800 	mov.w	r8, #0
 80060fa:	f104 091a 	add.w	r9, r4, #26
 80060fe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006100:	3b01      	subs	r3, #1
 8006102:	4543      	cmp	r3, r8
 8006104:	dc09      	bgt.n	800611a <_printf_float+0x256>
 8006106:	6823      	ldr	r3, [r4, #0]
 8006108:	079b      	lsls	r3, r3, #30
 800610a:	f100 8104 	bmi.w	8006316 <_printf_float+0x452>
 800610e:	68e0      	ldr	r0, [r4, #12]
 8006110:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006112:	4298      	cmp	r0, r3
 8006114:	bfb8      	it	lt
 8006116:	4618      	movlt	r0, r3
 8006118:	e731      	b.n	8005f7e <_printf_float+0xba>
 800611a:	2301      	movs	r3, #1
 800611c:	464a      	mov	r2, r9
 800611e:	4631      	mov	r1, r6
 8006120:	4628      	mov	r0, r5
 8006122:	47b8      	blx	r7
 8006124:	3001      	adds	r0, #1
 8006126:	f43f af28 	beq.w	8005f7a <_printf_float+0xb6>
 800612a:	f108 0801 	add.w	r8, r8, #1
 800612e:	e7e6      	b.n	80060fe <_printf_float+0x23a>
 8006130:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006132:	2b00      	cmp	r3, #0
 8006134:	dc38      	bgt.n	80061a8 <_printf_float+0x2e4>
 8006136:	2301      	movs	r3, #1
 8006138:	4631      	mov	r1, r6
 800613a:	4628      	mov	r0, r5
 800613c:	4a19      	ldr	r2, [pc, #100]	; (80061a4 <_printf_float+0x2e0>)
 800613e:	47b8      	blx	r7
 8006140:	3001      	adds	r0, #1
 8006142:	f43f af1a 	beq.w	8005f7a <_printf_float+0xb6>
 8006146:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800614a:	4313      	orrs	r3, r2
 800614c:	d102      	bne.n	8006154 <_printf_float+0x290>
 800614e:	6823      	ldr	r3, [r4, #0]
 8006150:	07d9      	lsls	r1, r3, #31
 8006152:	d5d8      	bpl.n	8006106 <_printf_float+0x242>
 8006154:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006158:	4631      	mov	r1, r6
 800615a:	4628      	mov	r0, r5
 800615c:	47b8      	blx	r7
 800615e:	3001      	adds	r0, #1
 8006160:	f43f af0b 	beq.w	8005f7a <_printf_float+0xb6>
 8006164:	f04f 0900 	mov.w	r9, #0
 8006168:	f104 0a1a 	add.w	sl, r4, #26
 800616c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800616e:	425b      	negs	r3, r3
 8006170:	454b      	cmp	r3, r9
 8006172:	dc01      	bgt.n	8006178 <_printf_float+0x2b4>
 8006174:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006176:	e794      	b.n	80060a2 <_printf_float+0x1de>
 8006178:	2301      	movs	r3, #1
 800617a:	4652      	mov	r2, sl
 800617c:	4631      	mov	r1, r6
 800617e:	4628      	mov	r0, r5
 8006180:	47b8      	blx	r7
 8006182:	3001      	adds	r0, #1
 8006184:	f43f aef9 	beq.w	8005f7a <_printf_float+0xb6>
 8006188:	f109 0901 	add.w	r9, r9, #1
 800618c:	e7ee      	b.n	800616c <_printf_float+0x2a8>
 800618e:	bf00      	nop
 8006190:	7fefffff 	.word	0x7fefffff
 8006194:	0800b66e 	.word	0x0800b66e
 8006198:	0800b672 	.word	0x0800b672
 800619c:	0800b676 	.word	0x0800b676
 80061a0:	0800b67a 	.word	0x0800b67a
 80061a4:	0800b67e 	.word	0x0800b67e
 80061a8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80061aa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80061ac:	429a      	cmp	r2, r3
 80061ae:	bfa8      	it	ge
 80061b0:	461a      	movge	r2, r3
 80061b2:	2a00      	cmp	r2, #0
 80061b4:	4691      	mov	r9, r2
 80061b6:	dc37      	bgt.n	8006228 <_printf_float+0x364>
 80061b8:	f04f 0b00 	mov.w	fp, #0
 80061bc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80061c0:	f104 021a 	add.w	r2, r4, #26
 80061c4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80061c8:	ebaa 0309 	sub.w	r3, sl, r9
 80061cc:	455b      	cmp	r3, fp
 80061ce:	dc33      	bgt.n	8006238 <_printf_float+0x374>
 80061d0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80061d4:	429a      	cmp	r2, r3
 80061d6:	db3b      	blt.n	8006250 <_printf_float+0x38c>
 80061d8:	6823      	ldr	r3, [r4, #0]
 80061da:	07da      	lsls	r2, r3, #31
 80061dc:	d438      	bmi.n	8006250 <_printf_float+0x38c>
 80061de:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80061e2:	eba2 0903 	sub.w	r9, r2, r3
 80061e6:	eba2 020a 	sub.w	r2, r2, sl
 80061ea:	4591      	cmp	r9, r2
 80061ec:	bfa8      	it	ge
 80061ee:	4691      	movge	r9, r2
 80061f0:	f1b9 0f00 	cmp.w	r9, #0
 80061f4:	dc34      	bgt.n	8006260 <_printf_float+0x39c>
 80061f6:	f04f 0800 	mov.w	r8, #0
 80061fa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80061fe:	f104 0a1a 	add.w	sl, r4, #26
 8006202:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006206:	1a9b      	subs	r3, r3, r2
 8006208:	eba3 0309 	sub.w	r3, r3, r9
 800620c:	4543      	cmp	r3, r8
 800620e:	f77f af7a 	ble.w	8006106 <_printf_float+0x242>
 8006212:	2301      	movs	r3, #1
 8006214:	4652      	mov	r2, sl
 8006216:	4631      	mov	r1, r6
 8006218:	4628      	mov	r0, r5
 800621a:	47b8      	blx	r7
 800621c:	3001      	adds	r0, #1
 800621e:	f43f aeac 	beq.w	8005f7a <_printf_float+0xb6>
 8006222:	f108 0801 	add.w	r8, r8, #1
 8006226:	e7ec      	b.n	8006202 <_printf_float+0x33e>
 8006228:	4613      	mov	r3, r2
 800622a:	4631      	mov	r1, r6
 800622c:	4642      	mov	r2, r8
 800622e:	4628      	mov	r0, r5
 8006230:	47b8      	blx	r7
 8006232:	3001      	adds	r0, #1
 8006234:	d1c0      	bne.n	80061b8 <_printf_float+0x2f4>
 8006236:	e6a0      	b.n	8005f7a <_printf_float+0xb6>
 8006238:	2301      	movs	r3, #1
 800623a:	4631      	mov	r1, r6
 800623c:	4628      	mov	r0, r5
 800623e:	920b      	str	r2, [sp, #44]	; 0x2c
 8006240:	47b8      	blx	r7
 8006242:	3001      	adds	r0, #1
 8006244:	f43f ae99 	beq.w	8005f7a <_printf_float+0xb6>
 8006248:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800624a:	f10b 0b01 	add.w	fp, fp, #1
 800624e:	e7b9      	b.n	80061c4 <_printf_float+0x300>
 8006250:	4631      	mov	r1, r6
 8006252:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006256:	4628      	mov	r0, r5
 8006258:	47b8      	blx	r7
 800625a:	3001      	adds	r0, #1
 800625c:	d1bf      	bne.n	80061de <_printf_float+0x31a>
 800625e:	e68c      	b.n	8005f7a <_printf_float+0xb6>
 8006260:	464b      	mov	r3, r9
 8006262:	4631      	mov	r1, r6
 8006264:	4628      	mov	r0, r5
 8006266:	eb08 020a 	add.w	r2, r8, sl
 800626a:	47b8      	blx	r7
 800626c:	3001      	adds	r0, #1
 800626e:	d1c2      	bne.n	80061f6 <_printf_float+0x332>
 8006270:	e683      	b.n	8005f7a <_printf_float+0xb6>
 8006272:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006274:	2a01      	cmp	r2, #1
 8006276:	dc01      	bgt.n	800627c <_printf_float+0x3b8>
 8006278:	07db      	lsls	r3, r3, #31
 800627a:	d539      	bpl.n	80062f0 <_printf_float+0x42c>
 800627c:	2301      	movs	r3, #1
 800627e:	4642      	mov	r2, r8
 8006280:	4631      	mov	r1, r6
 8006282:	4628      	mov	r0, r5
 8006284:	47b8      	blx	r7
 8006286:	3001      	adds	r0, #1
 8006288:	f43f ae77 	beq.w	8005f7a <_printf_float+0xb6>
 800628c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006290:	4631      	mov	r1, r6
 8006292:	4628      	mov	r0, r5
 8006294:	47b8      	blx	r7
 8006296:	3001      	adds	r0, #1
 8006298:	f43f ae6f 	beq.w	8005f7a <_printf_float+0xb6>
 800629c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80062a0:	2200      	movs	r2, #0
 80062a2:	2300      	movs	r3, #0
 80062a4:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 80062a8:	f7fa fb7e 	bl	80009a8 <__aeabi_dcmpeq>
 80062ac:	b9d8      	cbnz	r0, 80062e6 <_printf_float+0x422>
 80062ae:	f109 33ff 	add.w	r3, r9, #4294967295
 80062b2:	f108 0201 	add.w	r2, r8, #1
 80062b6:	4631      	mov	r1, r6
 80062b8:	4628      	mov	r0, r5
 80062ba:	47b8      	blx	r7
 80062bc:	3001      	adds	r0, #1
 80062be:	d10e      	bne.n	80062de <_printf_float+0x41a>
 80062c0:	e65b      	b.n	8005f7a <_printf_float+0xb6>
 80062c2:	2301      	movs	r3, #1
 80062c4:	464a      	mov	r2, r9
 80062c6:	4631      	mov	r1, r6
 80062c8:	4628      	mov	r0, r5
 80062ca:	47b8      	blx	r7
 80062cc:	3001      	adds	r0, #1
 80062ce:	f43f ae54 	beq.w	8005f7a <_printf_float+0xb6>
 80062d2:	f108 0801 	add.w	r8, r8, #1
 80062d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80062d8:	3b01      	subs	r3, #1
 80062da:	4543      	cmp	r3, r8
 80062dc:	dcf1      	bgt.n	80062c2 <_printf_float+0x3fe>
 80062de:	4653      	mov	r3, sl
 80062e0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80062e4:	e6de      	b.n	80060a4 <_printf_float+0x1e0>
 80062e6:	f04f 0800 	mov.w	r8, #0
 80062ea:	f104 091a 	add.w	r9, r4, #26
 80062ee:	e7f2      	b.n	80062d6 <_printf_float+0x412>
 80062f0:	2301      	movs	r3, #1
 80062f2:	4642      	mov	r2, r8
 80062f4:	e7df      	b.n	80062b6 <_printf_float+0x3f2>
 80062f6:	2301      	movs	r3, #1
 80062f8:	464a      	mov	r2, r9
 80062fa:	4631      	mov	r1, r6
 80062fc:	4628      	mov	r0, r5
 80062fe:	47b8      	blx	r7
 8006300:	3001      	adds	r0, #1
 8006302:	f43f ae3a 	beq.w	8005f7a <_printf_float+0xb6>
 8006306:	f108 0801 	add.w	r8, r8, #1
 800630a:	68e3      	ldr	r3, [r4, #12]
 800630c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800630e:	1a5b      	subs	r3, r3, r1
 8006310:	4543      	cmp	r3, r8
 8006312:	dcf0      	bgt.n	80062f6 <_printf_float+0x432>
 8006314:	e6fb      	b.n	800610e <_printf_float+0x24a>
 8006316:	f04f 0800 	mov.w	r8, #0
 800631a:	f104 0919 	add.w	r9, r4, #25
 800631e:	e7f4      	b.n	800630a <_printf_float+0x446>

08006320 <_printf_common>:
 8006320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006324:	4616      	mov	r6, r2
 8006326:	4699      	mov	r9, r3
 8006328:	688a      	ldr	r2, [r1, #8]
 800632a:	690b      	ldr	r3, [r1, #16]
 800632c:	4607      	mov	r7, r0
 800632e:	4293      	cmp	r3, r2
 8006330:	bfb8      	it	lt
 8006332:	4613      	movlt	r3, r2
 8006334:	6033      	str	r3, [r6, #0]
 8006336:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800633a:	460c      	mov	r4, r1
 800633c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006340:	b10a      	cbz	r2, 8006346 <_printf_common+0x26>
 8006342:	3301      	adds	r3, #1
 8006344:	6033      	str	r3, [r6, #0]
 8006346:	6823      	ldr	r3, [r4, #0]
 8006348:	0699      	lsls	r1, r3, #26
 800634a:	bf42      	ittt	mi
 800634c:	6833      	ldrmi	r3, [r6, #0]
 800634e:	3302      	addmi	r3, #2
 8006350:	6033      	strmi	r3, [r6, #0]
 8006352:	6825      	ldr	r5, [r4, #0]
 8006354:	f015 0506 	ands.w	r5, r5, #6
 8006358:	d106      	bne.n	8006368 <_printf_common+0x48>
 800635a:	f104 0a19 	add.w	sl, r4, #25
 800635e:	68e3      	ldr	r3, [r4, #12]
 8006360:	6832      	ldr	r2, [r6, #0]
 8006362:	1a9b      	subs	r3, r3, r2
 8006364:	42ab      	cmp	r3, r5
 8006366:	dc2b      	bgt.n	80063c0 <_printf_common+0xa0>
 8006368:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800636c:	1e13      	subs	r3, r2, #0
 800636e:	6822      	ldr	r2, [r4, #0]
 8006370:	bf18      	it	ne
 8006372:	2301      	movne	r3, #1
 8006374:	0692      	lsls	r2, r2, #26
 8006376:	d430      	bmi.n	80063da <_printf_common+0xba>
 8006378:	4649      	mov	r1, r9
 800637a:	4638      	mov	r0, r7
 800637c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006380:	47c0      	blx	r8
 8006382:	3001      	adds	r0, #1
 8006384:	d023      	beq.n	80063ce <_printf_common+0xae>
 8006386:	6823      	ldr	r3, [r4, #0]
 8006388:	6922      	ldr	r2, [r4, #16]
 800638a:	f003 0306 	and.w	r3, r3, #6
 800638e:	2b04      	cmp	r3, #4
 8006390:	bf14      	ite	ne
 8006392:	2500      	movne	r5, #0
 8006394:	6833      	ldreq	r3, [r6, #0]
 8006396:	f04f 0600 	mov.w	r6, #0
 800639a:	bf08      	it	eq
 800639c:	68e5      	ldreq	r5, [r4, #12]
 800639e:	f104 041a 	add.w	r4, r4, #26
 80063a2:	bf08      	it	eq
 80063a4:	1aed      	subeq	r5, r5, r3
 80063a6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80063aa:	bf08      	it	eq
 80063ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80063b0:	4293      	cmp	r3, r2
 80063b2:	bfc4      	itt	gt
 80063b4:	1a9b      	subgt	r3, r3, r2
 80063b6:	18ed      	addgt	r5, r5, r3
 80063b8:	42b5      	cmp	r5, r6
 80063ba:	d11a      	bne.n	80063f2 <_printf_common+0xd2>
 80063bc:	2000      	movs	r0, #0
 80063be:	e008      	b.n	80063d2 <_printf_common+0xb2>
 80063c0:	2301      	movs	r3, #1
 80063c2:	4652      	mov	r2, sl
 80063c4:	4649      	mov	r1, r9
 80063c6:	4638      	mov	r0, r7
 80063c8:	47c0      	blx	r8
 80063ca:	3001      	adds	r0, #1
 80063cc:	d103      	bne.n	80063d6 <_printf_common+0xb6>
 80063ce:	f04f 30ff 	mov.w	r0, #4294967295
 80063d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063d6:	3501      	adds	r5, #1
 80063d8:	e7c1      	b.n	800635e <_printf_common+0x3e>
 80063da:	2030      	movs	r0, #48	; 0x30
 80063dc:	18e1      	adds	r1, r4, r3
 80063de:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80063e2:	1c5a      	adds	r2, r3, #1
 80063e4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80063e8:	4422      	add	r2, r4
 80063ea:	3302      	adds	r3, #2
 80063ec:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80063f0:	e7c2      	b.n	8006378 <_printf_common+0x58>
 80063f2:	2301      	movs	r3, #1
 80063f4:	4622      	mov	r2, r4
 80063f6:	4649      	mov	r1, r9
 80063f8:	4638      	mov	r0, r7
 80063fa:	47c0      	blx	r8
 80063fc:	3001      	adds	r0, #1
 80063fe:	d0e6      	beq.n	80063ce <_printf_common+0xae>
 8006400:	3601      	adds	r6, #1
 8006402:	e7d9      	b.n	80063b8 <_printf_common+0x98>

08006404 <_printf_i>:
 8006404:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006408:	7e0f      	ldrb	r7, [r1, #24]
 800640a:	4691      	mov	r9, r2
 800640c:	2f78      	cmp	r7, #120	; 0x78
 800640e:	4680      	mov	r8, r0
 8006410:	460c      	mov	r4, r1
 8006412:	469a      	mov	sl, r3
 8006414:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006416:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800641a:	d807      	bhi.n	800642c <_printf_i+0x28>
 800641c:	2f62      	cmp	r7, #98	; 0x62
 800641e:	d80a      	bhi.n	8006436 <_printf_i+0x32>
 8006420:	2f00      	cmp	r7, #0
 8006422:	f000 80d5 	beq.w	80065d0 <_printf_i+0x1cc>
 8006426:	2f58      	cmp	r7, #88	; 0x58
 8006428:	f000 80c1 	beq.w	80065ae <_printf_i+0x1aa>
 800642c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006430:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006434:	e03a      	b.n	80064ac <_printf_i+0xa8>
 8006436:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800643a:	2b15      	cmp	r3, #21
 800643c:	d8f6      	bhi.n	800642c <_printf_i+0x28>
 800643e:	a101      	add	r1, pc, #4	; (adr r1, 8006444 <_printf_i+0x40>)
 8006440:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006444:	0800649d 	.word	0x0800649d
 8006448:	080064b1 	.word	0x080064b1
 800644c:	0800642d 	.word	0x0800642d
 8006450:	0800642d 	.word	0x0800642d
 8006454:	0800642d 	.word	0x0800642d
 8006458:	0800642d 	.word	0x0800642d
 800645c:	080064b1 	.word	0x080064b1
 8006460:	0800642d 	.word	0x0800642d
 8006464:	0800642d 	.word	0x0800642d
 8006468:	0800642d 	.word	0x0800642d
 800646c:	0800642d 	.word	0x0800642d
 8006470:	080065b7 	.word	0x080065b7
 8006474:	080064dd 	.word	0x080064dd
 8006478:	08006571 	.word	0x08006571
 800647c:	0800642d 	.word	0x0800642d
 8006480:	0800642d 	.word	0x0800642d
 8006484:	080065d9 	.word	0x080065d9
 8006488:	0800642d 	.word	0x0800642d
 800648c:	080064dd 	.word	0x080064dd
 8006490:	0800642d 	.word	0x0800642d
 8006494:	0800642d 	.word	0x0800642d
 8006498:	08006579 	.word	0x08006579
 800649c:	682b      	ldr	r3, [r5, #0]
 800649e:	1d1a      	adds	r2, r3, #4
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	602a      	str	r2, [r5, #0]
 80064a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80064a8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80064ac:	2301      	movs	r3, #1
 80064ae:	e0a0      	b.n	80065f2 <_printf_i+0x1ee>
 80064b0:	6820      	ldr	r0, [r4, #0]
 80064b2:	682b      	ldr	r3, [r5, #0]
 80064b4:	0607      	lsls	r7, r0, #24
 80064b6:	f103 0104 	add.w	r1, r3, #4
 80064ba:	6029      	str	r1, [r5, #0]
 80064bc:	d501      	bpl.n	80064c2 <_printf_i+0xbe>
 80064be:	681e      	ldr	r6, [r3, #0]
 80064c0:	e003      	b.n	80064ca <_printf_i+0xc6>
 80064c2:	0646      	lsls	r6, r0, #25
 80064c4:	d5fb      	bpl.n	80064be <_printf_i+0xba>
 80064c6:	f9b3 6000 	ldrsh.w	r6, [r3]
 80064ca:	2e00      	cmp	r6, #0
 80064cc:	da03      	bge.n	80064d6 <_printf_i+0xd2>
 80064ce:	232d      	movs	r3, #45	; 0x2d
 80064d0:	4276      	negs	r6, r6
 80064d2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80064d6:	230a      	movs	r3, #10
 80064d8:	4859      	ldr	r0, [pc, #356]	; (8006640 <_printf_i+0x23c>)
 80064da:	e012      	b.n	8006502 <_printf_i+0xfe>
 80064dc:	682b      	ldr	r3, [r5, #0]
 80064de:	6820      	ldr	r0, [r4, #0]
 80064e0:	1d19      	adds	r1, r3, #4
 80064e2:	6029      	str	r1, [r5, #0]
 80064e4:	0605      	lsls	r5, r0, #24
 80064e6:	d501      	bpl.n	80064ec <_printf_i+0xe8>
 80064e8:	681e      	ldr	r6, [r3, #0]
 80064ea:	e002      	b.n	80064f2 <_printf_i+0xee>
 80064ec:	0641      	lsls	r1, r0, #25
 80064ee:	d5fb      	bpl.n	80064e8 <_printf_i+0xe4>
 80064f0:	881e      	ldrh	r6, [r3, #0]
 80064f2:	2f6f      	cmp	r7, #111	; 0x6f
 80064f4:	bf0c      	ite	eq
 80064f6:	2308      	moveq	r3, #8
 80064f8:	230a      	movne	r3, #10
 80064fa:	4851      	ldr	r0, [pc, #324]	; (8006640 <_printf_i+0x23c>)
 80064fc:	2100      	movs	r1, #0
 80064fe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006502:	6865      	ldr	r5, [r4, #4]
 8006504:	2d00      	cmp	r5, #0
 8006506:	bfa8      	it	ge
 8006508:	6821      	ldrge	r1, [r4, #0]
 800650a:	60a5      	str	r5, [r4, #8]
 800650c:	bfa4      	itt	ge
 800650e:	f021 0104 	bicge.w	r1, r1, #4
 8006512:	6021      	strge	r1, [r4, #0]
 8006514:	b90e      	cbnz	r6, 800651a <_printf_i+0x116>
 8006516:	2d00      	cmp	r5, #0
 8006518:	d04b      	beq.n	80065b2 <_printf_i+0x1ae>
 800651a:	4615      	mov	r5, r2
 800651c:	fbb6 f1f3 	udiv	r1, r6, r3
 8006520:	fb03 6711 	mls	r7, r3, r1, r6
 8006524:	5dc7      	ldrb	r7, [r0, r7]
 8006526:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800652a:	4637      	mov	r7, r6
 800652c:	42bb      	cmp	r3, r7
 800652e:	460e      	mov	r6, r1
 8006530:	d9f4      	bls.n	800651c <_printf_i+0x118>
 8006532:	2b08      	cmp	r3, #8
 8006534:	d10b      	bne.n	800654e <_printf_i+0x14a>
 8006536:	6823      	ldr	r3, [r4, #0]
 8006538:	07de      	lsls	r6, r3, #31
 800653a:	d508      	bpl.n	800654e <_printf_i+0x14a>
 800653c:	6923      	ldr	r3, [r4, #16]
 800653e:	6861      	ldr	r1, [r4, #4]
 8006540:	4299      	cmp	r1, r3
 8006542:	bfde      	ittt	le
 8006544:	2330      	movle	r3, #48	; 0x30
 8006546:	f805 3c01 	strble.w	r3, [r5, #-1]
 800654a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800654e:	1b52      	subs	r2, r2, r5
 8006550:	6122      	str	r2, [r4, #16]
 8006552:	464b      	mov	r3, r9
 8006554:	4621      	mov	r1, r4
 8006556:	4640      	mov	r0, r8
 8006558:	f8cd a000 	str.w	sl, [sp]
 800655c:	aa03      	add	r2, sp, #12
 800655e:	f7ff fedf 	bl	8006320 <_printf_common>
 8006562:	3001      	adds	r0, #1
 8006564:	d14a      	bne.n	80065fc <_printf_i+0x1f8>
 8006566:	f04f 30ff 	mov.w	r0, #4294967295
 800656a:	b004      	add	sp, #16
 800656c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006570:	6823      	ldr	r3, [r4, #0]
 8006572:	f043 0320 	orr.w	r3, r3, #32
 8006576:	6023      	str	r3, [r4, #0]
 8006578:	2778      	movs	r7, #120	; 0x78
 800657a:	4832      	ldr	r0, [pc, #200]	; (8006644 <_printf_i+0x240>)
 800657c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006580:	6823      	ldr	r3, [r4, #0]
 8006582:	6829      	ldr	r1, [r5, #0]
 8006584:	061f      	lsls	r7, r3, #24
 8006586:	f851 6b04 	ldr.w	r6, [r1], #4
 800658a:	d402      	bmi.n	8006592 <_printf_i+0x18e>
 800658c:	065f      	lsls	r7, r3, #25
 800658e:	bf48      	it	mi
 8006590:	b2b6      	uxthmi	r6, r6
 8006592:	07df      	lsls	r7, r3, #31
 8006594:	bf48      	it	mi
 8006596:	f043 0320 	orrmi.w	r3, r3, #32
 800659a:	6029      	str	r1, [r5, #0]
 800659c:	bf48      	it	mi
 800659e:	6023      	strmi	r3, [r4, #0]
 80065a0:	b91e      	cbnz	r6, 80065aa <_printf_i+0x1a6>
 80065a2:	6823      	ldr	r3, [r4, #0]
 80065a4:	f023 0320 	bic.w	r3, r3, #32
 80065a8:	6023      	str	r3, [r4, #0]
 80065aa:	2310      	movs	r3, #16
 80065ac:	e7a6      	b.n	80064fc <_printf_i+0xf8>
 80065ae:	4824      	ldr	r0, [pc, #144]	; (8006640 <_printf_i+0x23c>)
 80065b0:	e7e4      	b.n	800657c <_printf_i+0x178>
 80065b2:	4615      	mov	r5, r2
 80065b4:	e7bd      	b.n	8006532 <_printf_i+0x12e>
 80065b6:	682b      	ldr	r3, [r5, #0]
 80065b8:	6826      	ldr	r6, [r4, #0]
 80065ba:	1d18      	adds	r0, r3, #4
 80065bc:	6961      	ldr	r1, [r4, #20]
 80065be:	6028      	str	r0, [r5, #0]
 80065c0:	0635      	lsls	r5, r6, #24
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	d501      	bpl.n	80065ca <_printf_i+0x1c6>
 80065c6:	6019      	str	r1, [r3, #0]
 80065c8:	e002      	b.n	80065d0 <_printf_i+0x1cc>
 80065ca:	0670      	lsls	r0, r6, #25
 80065cc:	d5fb      	bpl.n	80065c6 <_printf_i+0x1c2>
 80065ce:	8019      	strh	r1, [r3, #0]
 80065d0:	2300      	movs	r3, #0
 80065d2:	4615      	mov	r5, r2
 80065d4:	6123      	str	r3, [r4, #16]
 80065d6:	e7bc      	b.n	8006552 <_printf_i+0x14e>
 80065d8:	682b      	ldr	r3, [r5, #0]
 80065da:	2100      	movs	r1, #0
 80065dc:	1d1a      	adds	r2, r3, #4
 80065de:	602a      	str	r2, [r5, #0]
 80065e0:	681d      	ldr	r5, [r3, #0]
 80065e2:	6862      	ldr	r2, [r4, #4]
 80065e4:	4628      	mov	r0, r5
 80065e6:	f000 fbe2 	bl	8006dae <memchr>
 80065ea:	b108      	cbz	r0, 80065f0 <_printf_i+0x1ec>
 80065ec:	1b40      	subs	r0, r0, r5
 80065ee:	6060      	str	r0, [r4, #4]
 80065f0:	6863      	ldr	r3, [r4, #4]
 80065f2:	6123      	str	r3, [r4, #16]
 80065f4:	2300      	movs	r3, #0
 80065f6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80065fa:	e7aa      	b.n	8006552 <_printf_i+0x14e>
 80065fc:	462a      	mov	r2, r5
 80065fe:	4649      	mov	r1, r9
 8006600:	4640      	mov	r0, r8
 8006602:	6923      	ldr	r3, [r4, #16]
 8006604:	47d0      	blx	sl
 8006606:	3001      	adds	r0, #1
 8006608:	d0ad      	beq.n	8006566 <_printf_i+0x162>
 800660a:	6823      	ldr	r3, [r4, #0]
 800660c:	079b      	lsls	r3, r3, #30
 800660e:	d413      	bmi.n	8006638 <_printf_i+0x234>
 8006610:	68e0      	ldr	r0, [r4, #12]
 8006612:	9b03      	ldr	r3, [sp, #12]
 8006614:	4298      	cmp	r0, r3
 8006616:	bfb8      	it	lt
 8006618:	4618      	movlt	r0, r3
 800661a:	e7a6      	b.n	800656a <_printf_i+0x166>
 800661c:	2301      	movs	r3, #1
 800661e:	4632      	mov	r2, r6
 8006620:	4649      	mov	r1, r9
 8006622:	4640      	mov	r0, r8
 8006624:	47d0      	blx	sl
 8006626:	3001      	adds	r0, #1
 8006628:	d09d      	beq.n	8006566 <_printf_i+0x162>
 800662a:	3501      	adds	r5, #1
 800662c:	68e3      	ldr	r3, [r4, #12]
 800662e:	9903      	ldr	r1, [sp, #12]
 8006630:	1a5b      	subs	r3, r3, r1
 8006632:	42ab      	cmp	r3, r5
 8006634:	dcf2      	bgt.n	800661c <_printf_i+0x218>
 8006636:	e7eb      	b.n	8006610 <_printf_i+0x20c>
 8006638:	2500      	movs	r5, #0
 800663a:	f104 0619 	add.w	r6, r4, #25
 800663e:	e7f5      	b.n	800662c <_printf_i+0x228>
 8006640:	0800b680 	.word	0x0800b680
 8006644:	0800b691 	.word	0x0800b691

08006648 <_scanf_float>:
 8006648:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800664c:	b087      	sub	sp, #28
 800664e:	9303      	str	r3, [sp, #12]
 8006650:	688b      	ldr	r3, [r1, #8]
 8006652:	4617      	mov	r7, r2
 8006654:	1e5a      	subs	r2, r3, #1
 8006656:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800665a:	bf85      	ittet	hi
 800665c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8006660:	195b      	addhi	r3, r3, r5
 8006662:	2300      	movls	r3, #0
 8006664:	9302      	strhi	r3, [sp, #8]
 8006666:	bf88      	it	hi
 8006668:	f240 135d 	movwhi	r3, #349	; 0x15d
 800666c:	468b      	mov	fp, r1
 800666e:	f04f 0500 	mov.w	r5, #0
 8006672:	bf8c      	ite	hi
 8006674:	608b      	strhi	r3, [r1, #8]
 8006676:	9302      	strls	r3, [sp, #8]
 8006678:	680b      	ldr	r3, [r1, #0]
 800667a:	4680      	mov	r8, r0
 800667c:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006680:	f84b 3b1c 	str.w	r3, [fp], #28
 8006684:	460c      	mov	r4, r1
 8006686:	465e      	mov	r6, fp
 8006688:	46aa      	mov	sl, r5
 800668a:	46a9      	mov	r9, r5
 800668c:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006690:	9501      	str	r5, [sp, #4]
 8006692:	68a2      	ldr	r2, [r4, #8]
 8006694:	b152      	cbz	r2, 80066ac <_scanf_float+0x64>
 8006696:	683b      	ldr	r3, [r7, #0]
 8006698:	781b      	ldrb	r3, [r3, #0]
 800669a:	2b4e      	cmp	r3, #78	; 0x4e
 800669c:	d864      	bhi.n	8006768 <_scanf_float+0x120>
 800669e:	2b40      	cmp	r3, #64	; 0x40
 80066a0:	d83c      	bhi.n	800671c <_scanf_float+0xd4>
 80066a2:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80066a6:	b2c8      	uxtb	r0, r1
 80066a8:	280e      	cmp	r0, #14
 80066aa:	d93a      	bls.n	8006722 <_scanf_float+0xda>
 80066ac:	f1b9 0f00 	cmp.w	r9, #0
 80066b0:	d003      	beq.n	80066ba <_scanf_float+0x72>
 80066b2:	6823      	ldr	r3, [r4, #0]
 80066b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80066b8:	6023      	str	r3, [r4, #0]
 80066ba:	f10a 3aff 	add.w	sl, sl, #4294967295
 80066be:	f1ba 0f01 	cmp.w	sl, #1
 80066c2:	f200 8113 	bhi.w	80068ec <_scanf_float+0x2a4>
 80066c6:	455e      	cmp	r6, fp
 80066c8:	f200 8105 	bhi.w	80068d6 <_scanf_float+0x28e>
 80066cc:	2501      	movs	r5, #1
 80066ce:	4628      	mov	r0, r5
 80066d0:	b007      	add	sp, #28
 80066d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066d6:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80066da:	2a0d      	cmp	r2, #13
 80066dc:	d8e6      	bhi.n	80066ac <_scanf_float+0x64>
 80066de:	a101      	add	r1, pc, #4	; (adr r1, 80066e4 <_scanf_float+0x9c>)
 80066e0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80066e4:	08006823 	.word	0x08006823
 80066e8:	080066ad 	.word	0x080066ad
 80066ec:	080066ad 	.word	0x080066ad
 80066f0:	080066ad 	.word	0x080066ad
 80066f4:	08006883 	.word	0x08006883
 80066f8:	0800685b 	.word	0x0800685b
 80066fc:	080066ad 	.word	0x080066ad
 8006700:	080066ad 	.word	0x080066ad
 8006704:	08006831 	.word	0x08006831
 8006708:	080066ad 	.word	0x080066ad
 800670c:	080066ad 	.word	0x080066ad
 8006710:	080066ad 	.word	0x080066ad
 8006714:	080066ad 	.word	0x080066ad
 8006718:	080067e9 	.word	0x080067e9
 800671c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8006720:	e7db      	b.n	80066da <_scanf_float+0x92>
 8006722:	290e      	cmp	r1, #14
 8006724:	d8c2      	bhi.n	80066ac <_scanf_float+0x64>
 8006726:	a001      	add	r0, pc, #4	; (adr r0, 800672c <_scanf_float+0xe4>)
 8006728:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800672c:	080067db 	.word	0x080067db
 8006730:	080066ad 	.word	0x080066ad
 8006734:	080067db 	.word	0x080067db
 8006738:	0800686f 	.word	0x0800686f
 800673c:	080066ad 	.word	0x080066ad
 8006740:	08006789 	.word	0x08006789
 8006744:	080067c5 	.word	0x080067c5
 8006748:	080067c5 	.word	0x080067c5
 800674c:	080067c5 	.word	0x080067c5
 8006750:	080067c5 	.word	0x080067c5
 8006754:	080067c5 	.word	0x080067c5
 8006758:	080067c5 	.word	0x080067c5
 800675c:	080067c5 	.word	0x080067c5
 8006760:	080067c5 	.word	0x080067c5
 8006764:	080067c5 	.word	0x080067c5
 8006768:	2b6e      	cmp	r3, #110	; 0x6e
 800676a:	d809      	bhi.n	8006780 <_scanf_float+0x138>
 800676c:	2b60      	cmp	r3, #96	; 0x60
 800676e:	d8b2      	bhi.n	80066d6 <_scanf_float+0x8e>
 8006770:	2b54      	cmp	r3, #84	; 0x54
 8006772:	d077      	beq.n	8006864 <_scanf_float+0x21c>
 8006774:	2b59      	cmp	r3, #89	; 0x59
 8006776:	d199      	bne.n	80066ac <_scanf_float+0x64>
 8006778:	2d07      	cmp	r5, #7
 800677a:	d197      	bne.n	80066ac <_scanf_float+0x64>
 800677c:	2508      	movs	r5, #8
 800677e:	e029      	b.n	80067d4 <_scanf_float+0x18c>
 8006780:	2b74      	cmp	r3, #116	; 0x74
 8006782:	d06f      	beq.n	8006864 <_scanf_float+0x21c>
 8006784:	2b79      	cmp	r3, #121	; 0x79
 8006786:	e7f6      	b.n	8006776 <_scanf_float+0x12e>
 8006788:	6821      	ldr	r1, [r4, #0]
 800678a:	05c8      	lsls	r0, r1, #23
 800678c:	d51a      	bpl.n	80067c4 <_scanf_float+0x17c>
 800678e:	9b02      	ldr	r3, [sp, #8]
 8006790:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006794:	6021      	str	r1, [r4, #0]
 8006796:	f109 0901 	add.w	r9, r9, #1
 800679a:	b11b      	cbz	r3, 80067a4 <_scanf_float+0x15c>
 800679c:	3b01      	subs	r3, #1
 800679e:	3201      	adds	r2, #1
 80067a0:	9302      	str	r3, [sp, #8]
 80067a2:	60a2      	str	r2, [r4, #8]
 80067a4:	68a3      	ldr	r3, [r4, #8]
 80067a6:	3b01      	subs	r3, #1
 80067a8:	60a3      	str	r3, [r4, #8]
 80067aa:	6923      	ldr	r3, [r4, #16]
 80067ac:	3301      	adds	r3, #1
 80067ae:	6123      	str	r3, [r4, #16]
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	3b01      	subs	r3, #1
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	607b      	str	r3, [r7, #4]
 80067b8:	f340 8084 	ble.w	80068c4 <_scanf_float+0x27c>
 80067bc:	683b      	ldr	r3, [r7, #0]
 80067be:	3301      	adds	r3, #1
 80067c0:	603b      	str	r3, [r7, #0]
 80067c2:	e766      	b.n	8006692 <_scanf_float+0x4a>
 80067c4:	eb1a 0f05 	cmn.w	sl, r5
 80067c8:	f47f af70 	bne.w	80066ac <_scanf_float+0x64>
 80067cc:	6822      	ldr	r2, [r4, #0]
 80067ce:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80067d2:	6022      	str	r2, [r4, #0]
 80067d4:	f806 3b01 	strb.w	r3, [r6], #1
 80067d8:	e7e4      	b.n	80067a4 <_scanf_float+0x15c>
 80067da:	6822      	ldr	r2, [r4, #0]
 80067dc:	0610      	lsls	r0, r2, #24
 80067de:	f57f af65 	bpl.w	80066ac <_scanf_float+0x64>
 80067e2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80067e6:	e7f4      	b.n	80067d2 <_scanf_float+0x18a>
 80067e8:	f1ba 0f00 	cmp.w	sl, #0
 80067ec:	d10e      	bne.n	800680c <_scanf_float+0x1c4>
 80067ee:	f1b9 0f00 	cmp.w	r9, #0
 80067f2:	d10e      	bne.n	8006812 <_scanf_float+0x1ca>
 80067f4:	6822      	ldr	r2, [r4, #0]
 80067f6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80067fa:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80067fe:	d108      	bne.n	8006812 <_scanf_float+0x1ca>
 8006800:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006804:	f04f 0a01 	mov.w	sl, #1
 8006808:	6022      	str	r2, [r4, #0]
 800680a:	e7e3      	b.n	80067d4 <_scanf_float+0x18c>
 800680c:	f1ba 0f02 	cmp.w	sl, #2
 8006810:	d055      	beq.n	80068be <_scanf_float+0x276>
 8006812:	2d01      	cmp	r5, #1
 8006814:	d002      	beq.n	800681c <_scanf_float+0x1d4>
 8006816:	2d04      	cmp	r5, #4
 8006818:	f47f af48 	bne.w	80066ac <_scanf_float+0x64>
 800681c:	3501      	adds	r5, #1
 800681e:	b2ed      	uxtb	r5, r5
 8006820:	e7d8      	b.n	80067d4 <_scanf_float+0x18c>
 8006822:	f1ba 0f01 	cmp.w	sl, #1
 8006826:	f47f af41 	bne.w	80066ac <_scanf_float+0x64>
 800682a:	f04f 0a02 	mov.w	sl, #2
 800682e:	e7d1      	b.n	80067d4 <_scanf_float+0x18c>
 8006830:	b97d      	cbnz	r5, 8006852 <_scanf_float+0x20a>
 8006832:	f1b9 0f00 	cmp.w	r9, #0
 8006836:	f47f af3c 	bne.w	80066b2 <_scanf_float+0x6a>
 800683a:	6822      	ldr	r2, [r4, #0]
 800683c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006840:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006844:	f47f af39 	bne.w	80066ba <_scanf_float+0x72>
 8006848:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800684c:	2501      	movs	r5, #1
 800684e:	6022      	str	r2, [r4, #0]
 8006850:	e7c0      	b.n	80067d4 <_scanf_float+0x18c>
 8006852:	2d03      	cmp	r5, #3
 8006854:	d0e2      	beq.n	800681c <_scanf_float+0x1d4>
 8006856:	2d05      	cmp	r5, #5
 8006858:	e7de      	b.n	8006818 <_scanf_float+0x1d0>
 800685a:	2d02      	cmp	r5, #2
 800685c:	f47f af26 	bne.w	80066ac <_scanf_float+0x64>
 8006860:	2503      	movs	r5, #3
 8006862:	e7b7      	b.n	80067d4 <_scanf_float+0x18c>
 8006864:	2d06      	cmp	r5, #6
 8006866:	f47f af21 	bne.w	80066ac <_scanf_float+0x64>
 800686a:	2507      	movs	r5, #7
 800686c:	e7b2      	b.n	80067d4 <_scanf_float+0x18c>
 800686e:	6822      	ldr	r2, [r4, #0]
 8006870:	0591      	lsls	r1, r2, #22
 8006872:	f57f af1b 	bpl.w	80066ac <_scanf_float+0x64>
 8006876:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800687a:	6022      	str	r2, [r4, #0]
 800687c:	f8cd 9004 	str.w	r9, [sp, #4]
 8006880:	e7a8      	b.n	80067d4 <_scanf_float+0x18c>
 8006882:	6822      	ldr	r2, [r4, #0]
 8006884:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8006888:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800688c:	d006      	beq.n	800689c <_scanf_float+0x254>
 800688e:	0550      	lsls	r0, r2, #21
 8006890:	f57f af0c 	bpl.w	80066ac <_scanf_float+0x64>
 8006894:	f1b9 0f00 	cmp.w	r9, #0
 8006898:	f43f af0f 	beq.w	80066ba <_scanf_float+0x72>
 800689c:	0591      	lsls	r1, r2, #22
 800689e:	bf58      	it	pl
 80068a0:	9901      	ldrpl	r1, [sp, #4]
 80068a2:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80068a6:	bf58      	it	pl
 80068a8:	eba9 0101 	subpl.w	r1, r9, r1
 80068ac:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80068b0:	f04f 0900 	mov.w	r9, #0
 80068b4:	bf58      	it	pl
 80068b6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80068ba:	6022      	str	r2, [r4, #0]
 80068bc:	e78a      	b.n	80067d4 <_scanf_float+0x18c>
 80068be:	f04f 0a03 	mov.w	sl, #3
 80068c2:	e787      	b.n	80067d4 <_scanf_float+0x18c>
 80068c4:	4639      	mov	r1, r7
 80068c6:	4640      	mov	r0, r8
 80068c8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80068cc:	4798      	blx	r3
 80068ce:	2800      	cmp	r0, #0
 80068d0:	f43f aedf 	beq.w	8006692 <_scanf_float+0x4a>
 80068d4:	e6ea      	b.n	80066ac <_scanf_float+0x64>
 80068d6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80068da:	463a      	mov	r2, r7
 80068dc:	4640      	mov	r0, r8
 80068de:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80068e2:	4798      	blx	r3
 80068e4:	6923      	ldr	r3, [r4, #16]
 80068e6:	3b01      	subs	r3, #1
 80068e8:	6123      	str	r3, [r4, #16]
 80068ea:	e6ec      	b.n	80066c6 <_scanf_float+0x7e>
 80068ec:	1e6b      	subs	r3, r5, #1
 80068ee:	2b06      	cmp	r3, #6
 80068f0:	d825      	bhi.n	800693e <_scanf_float+0x2f6>
 80068f2:	2d02      	cmp	r5, #2
 80068f4:	d836      	bhi.n	8006964 <_scanf_float+0x31c>
 80068f6:	455e      	cmp	r6, fp
 80068f8:	f67f aee8 	bls.w	80066cc <_scanf_float+0x84>
 80068fc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006900:	463a      	mov	r2, r7
 8006902:	4640      	mov	r0, r8
 8006904:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006908:	4798      	blx	r3
 800690a:	6923      	ldr	r3, [r4, #16]
 800690c:	3b01      	subs	r3, #1
 800690e:	6123      	str	r3, [r4, #16]
 8006910:	e7f1      	b.n	80068f6 <_scanf_float+0x2ae>
 8006912:	9802      	ldr	r0, [sp, #8]
 8006914:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006918:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800691c:	463a      	mov	r2, r7
 800691e:	9002      	str	r0, [sp, #8]
 8006920:	4640      	mov	r0, r8
 8006922:	4798      	blx	r3
 8006924:	6923      	ldr	r3, [r4, #16]
 8006926:	3b01      	subs	r3, #1
 8006928:	6123      	str	r3, [r4, #16]
 800692a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800692e:	fa5f fa8a 	uxtb.w	sl, sl
 8006932:	f1ba 0f02 	cmp.w	sl, #2
 8006936:	d1ec      	bne.n	8006912 <_scanf_float+0x2ca>
 8006938:	3d03      	subs	r5, #3
 800693a:	b2ed      	uxtb	r5, r5
 800693c:	1b76      	subs	r6, r6, r5
 800693e:	6823      	ldr	r3, [r4, #0]
 8006940:	05da      	lsls	r2, r3, #23
 8006942:	d52f      	bpl.n	80069a4 <_scanf_float+0x35c>
 8006944:	055b      	lsls	r3, r3, #21
 8006946:	d510      	bpl.n	800696a <_scanf_float+0x322>
 8006948:	455e      	cmp	r6, fp
 800694a:	f67f aebf 	bls.w	80066cc <_scanf_float+0x84>
 800694e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006952:	463a      	mov	r2, r7
 8006954:	4640      	mov	r0, r8
 8006956:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800695a:	4798      	blx	r3
 800695c:	6923      	ldr	r3, [r4, #16]
 800695e:	3b01      	subs	r3, #1
 8006960:	6123      	str	r3, [r4, #16]
 8006962:	e7f1      	b.n	8006948 <_scanf_float+0x300>
 8006964:	46aa      	mov	sl, r5
 8006966:	9602      	str	r6, [sp, #8]
 8006968:	e7df      	b.n	800692a <_scanf_float+0x2e2>
 800696a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800696e:	6923      	ldr	r3, [r4, #16]
 8006970:	2965      	cmp	r1, #101	; 0x65
 8006972:	f103 33ff 	add.w	r3, r3, #4294967295
 8006976:	f106 35ff 	add.w	r5, r6, #4294967295
 800697a:	6123      	str	r3, [r4, #16]
 800697c:	d00c      	beq.n	8006998 <_scanf_float+0x350>
 800697e:	2945      	cmp	r1, #69	; 0x45
 8006980:	d00a      	beq.n	8006998 <_scanf_float+0x350>
 8006982:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006986:	463a      	mov	r2, r7
 8006988:	4640      	mov	r0, r8
 800698a:	4798      	blx	r3
 800698c:	6923      	ldr	r3, [r4, #16]
 800698e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006992:	3b01      	subs	r3, #1
 8006994:	1eb5      	subs	r5, r6, #2
 8006996:	6123      	str	r3, [r4, #16]
 8006998:	463a      	mov	r2, r7
 800699a:	4640      	mov	r0, r8
 800699c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80069a0:	4798      	blx	r3
 80069a2:	462e      	mov	r6, r5
 80069a4:	6825      	ldr	r5, [r4, #0]
 80069a6:	f015 0510 	ands.w	r5, r5, #16
 80069aa:	d155      	bne.n	8006a58 <_scanf_float+0x410>
 80069ac:	7035      	strb	r5, [r6, #0]
 80069ae:	6823      	ldr	r3, [r4, #0]
 80069b0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80069b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80069b8:	d11d      	bne.n	80069f6 <_scanf_float+0x3ae>
 80069ba:	9b01      	ldr	r3, [sp, #4]
 80069bc:	454b      	cmp	r3, r9
 80069be:	eba3 0209 	sub.w	r2, r3, r9
 80069c2:	d125      	bne.n	8006a10 <_scanf_float+0x3c8>
 80069c4:	2200      	movs	r2, #0
 80069c6:	4659      	mov	r1, fp
 80069c8:	4640      	mov	r0, r8
 80069ca:	f002 fc21 	bl	8009210 <_strtod_r>
 80069ce:	9b03      	ldr	r3, [sp, #12]
 80069d0:	f8d4 c000 	ldr.w	ip, [r4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f01c 0f02 	tst.w	ip, #2
 80069da:	4606      	mov	r6, r0
 80069dc:	460f      	mov	r7, r1
 80069de:	f103 0204 	add.w	r2, r3, #4
 80069e2:	d020      	beq.n	8006a26 <_scanf_float+0x3de>
 80069e4:	9903      	ldr	r1, [sp, #12]
 80069e6:	600a      	str	r2, [r1, #0]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	e9c3 6700 	strd	r6, r7, [r3]
 80069ee:	68e3      	ldr	r3, [r4, #12]
 80069f0:	3301      	adds	r3, #1
 80069f2:	60e3      	str	r3, [r4, #12]
 80069f4:	e66b      	b.n	80066ce <_scanf_float+0x86>
 80069f6:	9b04      	ldr	r3, [sp, #16]
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d0e3      	beq.n	80069c4 <_scanf_float+0x37c>
 80069fc:	9905      	ldr	r1, [sp, #20]
 80069fe:	230a      	movs	r3, #10
 8006a00:	462a      	mov	r2, r5
 8006a02:	4640      	mov	r0, r8
 8006a04:	3101      	adds	r1, #1
 8006a06:	f002 fc87 	bl	8009318 <_strtol_r>
 8006a0a:	9b04      	ldr	r3, [sp, #16]
 8006a0c:	9e05      	ldr	r6, [sp, #20]
 8006a0e:	1ac2      	subs	r2, r0, r3
 8006a10:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006a14:	429e      	cmp	r6, r3
 8006a16:	bf28      	it	cs
 8006a18:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8006a1c:	4630      	mov	r0, r6
 8006a1e:	490f      	ldr	r1, [pc, #60]	; (8006a5c <_scanf_float+0x414>)
 8006a20:	f000 f8e2 	bl	8006be8 <siprintf>
 8006a24:	e7ce      	b.n	80069c4 <_scanf_float+0x37c>
 8006a26:	f01c 0f04 	tst.w	ip, #4
 8006a2a:	d1db      	bne.n	80069e4 <_scanf_float+0x39c>
 8006a2c:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8006a30:	f8cc 2000 	str.w	r2, [ip]
 8006a34:	f8d3 8000 	ldr.w	r8, [r3]
 8006a38:	4602      	mov	r2, r0
 8006a3a:	460b      	mov	r3, r1
 8006a3c:	f7f9 ffe6 	bl	8000a0c <__aeabi_dcmpun>
 8006a40:	b128      	cbz	r0, 8006a4e <_scanf_float+0x406>
 8006a42:	4807      	ldr	r0, [pc, #28]	; (8006a60 <_scanf_float+0x418>)
 8006a44:	f000 f9c2 	bl	8006dcc <nanf>
 8006a48:	f8c8 0000 	str.w	r0, [r8]
 8006a4c:	e7cf      	b.n	80069ee <_scanf_float+0x3a6>
 8006a4e:	4630      	mov	r0, r6
 8006a50:	4639      	mov	r1, r7
 8006a52:	f7fa f839 	bl	8000ac8 <__aeabi_d2f>
 8006a56:	e7f7      	b.n	8006a48 <_scanf_float+0x400>
 8006a58:	2500      	movs	r5, #0
 8006a5a:	e638      	b.n	80066ce <_scanf_float+0x86>
 8006a5c:	0800b6a2 	.word	0x0800b6a2
 8006a60:	0800ba35 	.word	0x0800ba35

08006a64 <std>:
 8006a64:	2300      	movs	r3, #0
 8006a66:	b510      	push	{r4, lr}
 8006a68:	4604      	mov	r4, r0
 8006a6a:	e9c0 3300 	strd	r3, r3, [r0]
 8006a6e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006a72:	6083      	str	r3, [r0, #8]
 8006a74:	8181      	strh	r1, [r0, #12]
 8006a76:	6643      	str	r3, [r0, #100]	; 0x64
 8006a78:	81c2      	strh	r2, [r0, #14]
 8006a7a:	6183      	str	r3, [r0, #24]
 8006a7c:	4619      	mov	r1, r3
 8006a7e:	2208      	movs	r2, #8
 8006a80:	305c      	adds	r0, #92	; 0x5c
 8006a82:	f000 f914 	bl	8006cae <memset>
 8006a86:	4b0d      	ldr	r3, [pc, #52]	; (8006abc <std+0x58>)
 8006a88:	6224      	str	r4, [r4, #32]
 8006a8a:	6263      	str	r3, [r4, #36]	; 0x24
 8006a8c:	4b0c      	ldr	r3, [pc, #48]	; (8006ac0 <std+0x5c>)
 8006a8e:	62a3      	str	r3, [r4, #40]	; 0x28
 8006a90:	4b0c      	ldr	r3, [pc, #48]	; (8006ac4 <std+0x60>)
 8006a92:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006a94:	4b0c      	ldr	r3, [pc, #48]	; (8006ac8 <std+0x64>)
 8006a96:	6323      	str	r3, [r4, #48]	; 0x30
 8006a98:	4b0c      	ldr	r3, [pc, #48]	; (8006acc <std+0x68>)
 8006a9a:	429c      	cmp	r4, r3
 8006a9c:	d006      	beq.n	8006aac <std+0x48>
 8006a9e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8006aa2:	4294      	cmp	r4, r2
 8006aa4:	d002      	beq.n	8006aac <std+0x48>
 8006aa6:	33d0      	adds	r3, #208	; 0xd0
 8006aa8:	429c      	cmp	r4, r3
 8006aaa:	d105      	bne.n	8006ab8 <std+0x54>
 8006aac:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006ab0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ab4:	f000 b978 	b.w	8006da8 <__retarget_lock_init_recursive>
 8006ab8:	bd10      	pop	{r4, pc}
 8006aba:	bf00      	nop
 8006abc:	08006c29 	.word	0x08006c29
 8006ac0:	08006c4b 	.word	0x08006c4b
 8006ac4:	08006c83 	.word	0x08006c83
 8006ac8:	08006ca7 	.word	0x08006ca7
 8006acc:	2000061c 	.word	0x2000061c

08006ad0 <stdio_exit_handler>:
 8006ad0:	4a02      	ldr	r2, [pc, #8]	; (8006adc <stdio_exit_handler+0xc>)
 8006ad2:	4903      	ldr	r1, [pc, #12]	; (8006ae0 <stdio_exit_handler+0x10>)
 8006ad4:	4803      	ldr	r0, [pc, #12]	; (8006ae4 <stdio_exit_handler+0x14>)
 8006ad6:	f000 b869 	b.w	8006bac <_fwalk_sglue>
 8006ada:	bf00      	nop
 8006adc:	20000010 	.word	0x20000010
 8006ae0:	080096d1 	.word	0x080096d1
 8006ae4:	2000001c 	.word	0x2000001c

08006ae8 <cleanup_stdio>:
 8006ae8:	6841      	ldr	r1, [r0, #4]
 8006aea:	4b0c      	ldr	r3, [pc, #48]	; (8006b1c <cleanup_stdio+0x34>)
 8006aec:	b510      	push	{r4, lr}
 8006aee:	4299      	cmp	r1, r3
 8006af0:	4604      	mov	r4, r0
 8006af2:	d001      	beq.n	8006af8 <cleanup_stdio+0x10>
 8006af4:	f002 fdec 	bl	80096d0 <_fflush_r>
 8006af8:	68a1      	ldr	r1, [r4, #8]
 8006afa:	4b09      	ldr	r3, [pc, #36]	; (8006b20 <cleanup_stdio+0x38>)
 8006afc:	4299      	cmp	r1, r3
 8006afe:	d002      	beq.n	8006b06 <cleanup_stdio+0x1e>
 8006b00:	4620      	mov	r0, r4
 8006b02:	f002 fde5 	bl	80096d0 <_fflush_r>
 8006b06:	68e1      	ldr	r1, [r4, #12]
 8006b08:	4b06      	ldr	r3, [pc, #24]	; (8006b24 <cleanup_stdio+0x3c>)
 8006b0a:	4299      	cmp	r1, r3
 8006b0c:	d004      	beq.n	8006b18 <cleanup_stdio+0x30>
 8006b0e:	4620      	mov	r0, r4
 8006b10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b14:	f002 bddc 	b.w	80096d0 <_fflush_r>
 8006b18:	bd10      	pop	{r4, pc}
 8006b1a:	bf00      	nop
 8006b1c:	2000061c 	.word	0x2000061c
 8006b20:	20000684 	.word	0x20000684
 8006b24:	200006ec 	.word	0x200006ec

08006b28 <global_stdio_init.part.0>:
 8006b28:	b510      	push	{r4, lr}
 8006b2a:	4b0b      	ldr	r3, [pc, #44]	; (8006b58 <global_stdio_init.part.0+0x30>)
 8006b2c:	4c0b      	ldr	r4, [pc, #44]	; (8006b5c <global_stdio_init.part.0+0x34>)
 8006b2e:	4a0c      	ldr	r2, [pc, #48]	; (8006b60 <global_stdio_init.part.0+0x38>)
 8006b30:	4620      	mov	r0, r4
 8006b32:	601a      	str	r2, [r3, #0]
 8006b34:	2104      	movs	r1, #4
 8006b36:	2200      	movs	r2, #0
 8006b38:	f7ff ff94 	bl	8006a64 <std>
 8006b3c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006b40:	2201      	movs	r2, #1
 8006b42:	2109      	movs	r1, #9
 8006b44:	f7ff ff8e 	bl	8006a64 <std>
 8006b48:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006b4c:	2202      	movs	r2, #2
 8006b4e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b52:	2112      	movs	r1, #18
 8006b54:	f7ff bf86 	b.w	8006a64 <std>
 8006b58:	20000754 	.word	0x20000754
 8006b5c:	2000061c 	.word	0x2000061c
 8006b60:	08006ad1 	.word	0x08006ad1

08006b64 <__sfp_lock_acquire>:
 8006b64:	4801      	ldr	r0, [pc, #4]	; (8006b6c <__sfp_lock_acquire+0x8>)
 8006b66:	f000 b920 	b.w	8006daa <__retarget_lock_acquire_recursive>
 8006b6a:	bf00      	nop
 8006b6c:	2000075d 	.word	0x2000075d

08006b70 <__sfp_lock_release>:
 8006b70:	4801      	ldr	r0, [pc, #4]	; (8006b78 <__sfp_lock_release+0x8>)
 8006b72:	f000 b91b 	b.w	8006dac <__retarget_lock_release_recursive>
 8006b76:	bf00      	nop
 8006b78:	2000075d 	.word	0x2000075d

08006b7c <__sinit>:
 8006b7c:	b510      	push	{r4, lr}
 8006b7e:	4604      	mov	r4, r0
 8006b80:	f7ff fff0 	bl	8006b64 <__sfp_lock_acquire>
 8006b84:	6a23      	ldr	r3, [r4, #32]
 8006b86:	b11b      	cbz	r3, 8006b90 <__sinit+0x14>
 8006b88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b8c:	f7ff bff0 	b.w	8006b70 <__sfp_lock_release>
 8006b90:	4b04      	ldr	r3, [pc, #16]	; (8006ba4 <__sinit+0x28>)
 8006b92:	6223      	str	r3, [r4, #32]
 8006b94:	4b04      	ldr	r3, [pc, #16]	; (8006ba8 <__sinit+0x2c>)
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d1f5      	bne.n	8006b88 <__sinit+0xc>
 8006b9c:	f7ff ffc4 	bl	8006b28 <global_stdio_init.part.0>
 8006ba0:	e7f2      	b.n	8006b88 <__sinit+0xc>
 8006ba2:	bf00      	nop
 8006ba4:	08006ae9 	.word	0x08006ae9
 8006ba8:	20000754 	.word	0x20000754

08006bac <_fwalk_sglue>:
 8006bac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006bb0:	4607      	mov	r7, r0
 8006bb2:	4688      	mov	r8, r1
 8006bb4:	4614      	mov	r4, r2
 8006bb6:	2600      	movs	r6, #0
 8006bb8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006bbc:	f1b9 0901 	subs.w	r9, r9, #1
 8006bc0:	d505      	bpl.n	8006bce <_fwalk_sglue+0x22>
 8006bc2:	6824      	ldr	r4, [r4, #0]
 8006bc4:	2c00      	cmp	r4, #0
 8006bc6:	d1f7      	bne.n	8006bb8 <_fwalk_sglue+0xc>
 8006bc8:	4630      	mov	r0, r6
 8006bca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006bce:	89ab      	ldrh	r3, [r5, #12]
 8006bd0:	2b01      	cmp	r3, #1
 8006bd2:	d907      	bls.n	8006be4 <_fwalk_sglue+0x38>
 8006bd4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006bd8:	3301      	adds	r3, #1
 8006bda:	d003      	beq.n	8006be4 <_fwalk_sglue+0x38>
 8006bdc:	4629      	mov	r1, r5
 8006bde:	4638      	mov	r0, r7
 8006be0:	47c0      	blx	r8
 8006be2:	4306      	orrs	r6, r0
 8006be4:	3568      	adds	r5, #104	; 0x68
 8006be6:	e7e9      	b.n	8006bbc <_fwalk_sglue+0x10>

08006be8 <siprintf>:
 8006be8:	b40e      	push	{r1, r2, r3}
 8006bea:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006bee:	b500      	push	{lr}
 8006bf0:	b09c      	sub	sp, #112	; 0x70
 8006bf2:	ab1d      	add	r3, sp, #116	; 0x74
 8006bf4:	9002      	str	r0, [sp, #8]
 8006bf6:	9006      	str	r0, [sp, #24]
 8006bf8:	9107      	str	r1, [sp, #28]
 8006bfa:	9104      	str	r1, [sp, #16]
 8006bfc:	4808      	ldr	r0, [pc, #32]	; (8006c20 <siprintf+0x38>)
 8006bfe:	4909      	ldr	r1, [pc, #36]	; (8006c24 <siprintf+0x3c>)
 8006c00:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c04:	9105      	str	r1, [sp, #20]
 8006c06:	6800      	ldr	r0, [r0, #0]
 8006c08:	a902      	add	r1, sp, #8
 8006c0a:	9301      	str	r3, [sp, #4]
 8006c0c:	f002 fbe0 	bl	80093d0 <_svfiprintf_r>
 8006c10:	2200      	movs	r2, #0
 8006c12:	9b02      	ldr	r3, [sp, #8]
 8006c14:	701a      	strb	r2, [r3, #0]
 8006c16:	b01c      	add	sp, #112	; 0x70
 8006c18:	f85d eb04 	ldr.w	lr, [sp], #4
 8006c1c:	b003      	add	sp, #12
 8006c1e:	4770      	bx	lr
 8006c20:	20000068 	.word	0x20000068
 8006c24:	ffff0208 	.word	0xffff0208

08006c28 <__sread>:
 8006c28:	b510      	push	{r4, lr}
 8006c2a:	460c      	mov	r4, r1
 8006c2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c30:	f000 f86c 	bl	8006d0c <_read_r>
 8006c34:	2800      	cmp	r0, #0
 8006c36:	bfab      	itete	ge
 8006c38:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006c3a:	89a3      	ldrhlt	r3, [r4, #12]
 8006c3c:	181b      	addge	r3, r3, r0
 8006c3e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006c42:	bfac      	ite	ge
 8006c44:	6563      	strge	r3, [r4, #84]	; 0x54
 8006c46:	81a3      	strhlt	r3, [r4, #12]
 8006c48:	bd10      	pop	{r4, pc}

08006c4a <__swrite>:
 8006c4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c4e:	461f      	mov	r7, r3
 8006c50:	898b      	ldrh	r3, [r1, #12]
 8006c52:	4605      	mov	r5, r0
 8006c54:	05db      	lsls	r3, r3, #23
 8006c56:	460c      	mov	r4, r1
 8006c58:	4616      	mov	r6, r2
 8006c5a:	d505      	bpl.n	8006c68 <__swrite+0x1e>
 8006c5c:	2302      	movs	r3, #2
 8006c5e:	2200      	movs	r2, #0
 8006c60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c64:	f000 f840 	bl	8006ce8 <_lseek_r>
 8006c68:	89a3      	ldrh	r3, [r4, #12]
 8006c6a:	4632      	mov	r2, r6
 8006c6c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006c70:	81a3      	strh	r3, [r4, #12]
 8006c72:	4628      	mov	r0, r5
 8006c74:	463b      	mov	r3, r7
 8006c76:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006c7a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006c7e:	f000 b857 	b.w	8006d30 <_write_r>

08006c82 <__sseek>:
 8006c82:	b510      	push	{r4, lr}
 8006c84:	460c      	mov	r4, r1
 8006c86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c8a:	f000 f82d 	bl	8006ce8 <_lseek_r>
 8006c8e:	1c43      	adds	r3, r0, #1
 8006c90:	89a3      	ldrh	r3, [r4, #12]
 8006c92:	bf15      	itete	ne
 8006c94:	6560      	strne	r0, [r4, #84]	; 0x54
 8006c96:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006c9a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006c9e:	81a3      	strheq	r3, [r4, #12]
 8006ca0:	bf18      	it	ne
 8006ca2:	81a3      	strhne	r3, [r4, #12]
 8006ca4:	bd10      	pop	{r4, pc}

08006ca6 <__sclose>:
 8006ca6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006caa:	f000 b80d 	b.w	8006cc8 <_close_r>

08006cae <memset>:
 8006cae:	4603      	mov	r3, r0
 8006cb0:	4402      	add	r2, r0
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d100      	bne.n	8006cb8 <memset+0xa>
 8006cb6:	4770      	bx	lr
 8006cb8:	f803 1b01 	strb.w	r1, [r3], #1
 8006cbc:	e7f9      	b.n	8006cb2 <memset+0x4>
	...

08006cc0 <_localeconv_r>:
 8006cc0:	4800      	ldr	r0, [pc, #0]	; (8006cc4 <_localeconv_r+0x4>)
 8006cc2:	4770      	bx	lr
 8006cc4:	2000015c 	.word	0x2000015c

08006cc8 <_close_r>:
 8006cc8:	b538      	push	{r3, r4, r5, lr}
 8006cca:	2300      	movs	r3, #0
 8006ccc:	4d05      	ldr	r5, [pc, #20]	; (8006ce4 <_close_r+0x1c>)
 8006cce:	4604      	mov	r4, r0
 8006cd0:	4608      	mov	r0, r1
 8006cd2:	602b      	str	r3, [r5, #0]
 8006cd4:	f7fb ffef 	bl	8002cb6 <_close>
 8006cd8:	1c43      	adds	r3, r0, #1
 8006cda:	d102      	bne.n	8006ce2 <_close_r+0x1a>
 8006cdc:	682b      	ldr	r3, [r5, #0]
 8006cde:	b103      	cbz	r3, 8006ce2 <_close_r+0x1a>
 8006ce0:	6023      	str	r3, [r4, #0]
 8006ce2:	bd38      	pop	{r3, r4, r5, pc}
 8006ce4:	20000758 	.word	0x20000758

08006ce8 <_lseek_r>:
 8006ce8:	b538      	push	{r3, r4, r5, lr}
 8006cea:	4604      	mov	r4, r0
 8006cec:	4608      	mov	r0, r1
 8006cee:	4611      	mov	r1, r2
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	4d05      	ldr	r5, [pc, #20]	; (8006d08 <_lseek_r+0x20>)
 8006cf4:	602a      	str	r2, [r5, #0]
 8006cf6:	461a      	mov	r2, r3
 8006cf8:	f7fc f801 	bl	8002cfe <_lseek>
 8006cfc:	1c43      	adds	r3, r0, #1
 8006cfe:	d102      	bne.n	8006d06 <_lseek_r+0x1e>
 8006d00:	682b      	ldr	r3, [r5, #0]
 8006d02:	b103      	cbz	r3, 8006d06 <_lseek_r+0x1e>
 8006d04:	6023      	str	r3, [r4, #0]
 8006d06:	bd38      	pop	{r3, r4, r5, pc}
 8006d08:	20000758 	.word	0x20000758

08006d0c <_read_r>:
 8006d0c:	b538      	push	{r3, r4, r5, lr}
 8006d0e:	4604      	mov	r4, r0
 8006d10:	4608      	mov	r0, r1
 8006d12:	4611      	mov	r1, r2
 8006d14:	2200      	movs	r2, #0
 8006d16:	4d05      	ldr	r5, [pc, #20]	; (8006d2c <_read_r+0x20>)
 8006d18:	602a      	str	r2, [r5, #0]
 8006d1a:	461a      	mov	r2, r3
 8006d1c:	f7fb ff92 	bl	8002c44 <_read>
 8006d20:	1c43      	adds	r3, r0, #1
 8006d22:	d102      	bne.n	8006d2a <_read_r+0x1e>
 8006d24:	682b      	ldr	r3, [r5, #0]
 8006d26:	b103      	cbz	r3, 8006d2a <_read_r+0x1e>
 8006d28:	6023      	str	r3, [r4, #0]
 8006d2a:	bd38      	pop	{r3, r4, r5, pc}
 8006d2c:	20000758 	.word	0x20000758

08006d30 <_write_r>:
 8006d30:	b538      	push	{r3, r4, r5, lr}
 8006d32:	4604      	mov	r4, r0
 8006d34:	4608      	mov	r0, r1
 8006d36:	4611      	mov	r1, r2
 8006d38:	2200      	movs	r2, #0
 8006d3a:	4d05      	ldr	r5, [pc, #20]	; (8006d50 <_write_r+0x20>)
 8006d3c:	602a      	str	r2, [r5, #0]
 8006d3e:	461a      	mov	r2, r3
 8006d40:	f7fb ff9d 	bl	8002c7e <_write>
 8006d44:	1c43      	adds	r3, r0, #1
 8006d46:	d102      	bne.n	8006d4e <_write_r+0x1e>
 8006d48:	682b      	ldr	r3, [r5, #0]
 8006d4a:	b103      	cbz	r3, 8006d4e <_write_r+0x1e>
 8006d4c:	6023      	str	r3, [r4, #0]
 8006d4e:	bd38      	pop	{r3, r4, r5, pc}
 8006d50:	20000758 	.word	0x20000758

08006d54 <__errno>:
 8006d54:	4b01      	ldr	r3, [pc, #4]	; (8006d5c <__errno+0x8>)
 8006d56:	6818      	ldr	r0, [r3, #0]
 8006d58:	4770      	bx	lr
 8006d5a:	bf00      	nop
 8006d5c:	20000068 	.word	0x20000068

08006d60 <__libc_init_array>:
 8006d60:	b570      	push	{r4, r5, r6, lr}
 8006d62:	2600      	movs	r6, #0
 8006d64:	4d0c      	ldr	r5, [pc, #48]	; (8006d98 <__libc_init_array+0x38>)
 8006d66:	4c0d      	ldr	r4, [pc, #52]	; (8006d9c <__libc_init_array+0x3c>)
 8006d68:	1b64      	subs	r4, r4, r5
 8006d6a:	10a4      	asrs	r4, r4, #2
 8006d6c:	42a6      	cmp	r6, r4
 8006d6e:	d109      	bne.n	8006d84 <__libc_init_array+0x24>
 8006d70:	f004 fac8 	bl	800b304 <_init>
 8006d74:	2600      	movs	r6, #0
 8006d76:	4d0a      	ldr	r5, [pc, #40]	; (8006da0 <__libc_init_array+0x40>)
 8006d78:	4c0a      	ldr	r4, [pc, #40]	; (8006da4 <__libc_init_array+0x44>)
 8006d7a:	1b64      	subs	r4, r4, r5
 8006d7c:	10a4      	asrs	r4, r4, #2
 8006d7e:	42a6      	cmp	r6, r4
 8006d80:	d105      	bne.n	8006d8e <__libc_init_array+0x2e>
 8006d82:	bd70      	pop	{r4, r5, r6, pc}
 8006d84:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d88:	4798      	blx	r3
 8006d8a:	3601      	adds	r6, #1
 8006d8c:	e7ee      	b.n	8006d6c <__libc_init_array+0xc>
 8006d8e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d92:	4798      	blx	r3
 8006d94:	3601      	adds	r6, #1
 8006d96:	e7f2      	b.n	8006d7e <__libc_init_array+0x1e>
 8006d98:	0800bac8 	.word	0x0800bac8
 8006d9c:	0800bac8 	.word	0x0800bac8
 8006da0:	0800bac8 	.word	0x0800bac8
 8006da4:	0800bacc 	.word	0x0800bacc

08006da8 <__retarget_lock_init_recursive>:
 8006da8:	4770      	bx	lr

08006daa <__retarget_lock_acquire_recursive>:
 8006daa:	4770      	bx	lr

08006dac <__retarget_lock_release_recursive>:
 8006dac:	4770      	bx	lr

08006dae <memchr>:
 8006dae:	4603      	mov	r3, r0
 8006db0:	b510      	push	{r4, lr}
 8006db2:	b2c9      	uxtb	r1, r1
 8006db4:	4402      	add	r2, r0
 8006db6:	4293      	cmp	r3, r2
 8006db8:	4618      	mov	r0, r3
 8006dba:	d101      	bne.n	8006dc0 <memchr+0x12>
 8006dbc:	2000      	movs	r0, #0
 8006dbe:	e003      	b.n	8006dc8 <memchr+0x1a>
 8006dc0:	7804      	ldrb	r4, [r0, #0]
 8006dc2:	3301      	adds	r3, #1
 8006dc4:	428c      	cmp	r4, r1
 8006dc6:	d1f6      	bne.n	8006db6 <memchr+0x8>
 8006dc8:	bd10      	pop	{r4, pc}
	...

08006dcc <nanf>:
 8006dcc:	4800      	ldr	r0, [pc, #0]	; (8006dd0 <nanf+0x4>)
 8006dce:	4770      	bx	lr
 8006dd0:	7fc00000 	.word	0x7fc00000

08006dd4 <quorem>:
 8006dd4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dd8:	6903      	ldr	r3, [r0, #16]
 8006dda:	690c      	ldr	r4, [r1, #16]
 8006ddc:	4607      	mov	r7, r0
 8006dde:	42a3      	cmp	r3, r4
 8006de0:	db7f      	blt.n	8006ee2 <quorem+0x10e>
 8006de2:	3c01      	subs	r4, #1
 8006de4:	f100 0514 	add.w	r5, r0, #20
 8006de8:	f101 0814 	add.w	r8, r1, #20
 8006dec:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006df0:	9301      	str	r3, [sp, #4]
 8006df2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006df6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006dfa:	3301      	adds	r3, #1
 8006dfc:	429a      	cmp	r2, r3
 8006dfe:	fbb2 f6f3 	udiv	r6, r2, r3
 8006e02:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006e06:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006e0a:	d331      	bcc.n	8006e70 <quorem+0x9c>
 8006e0c:	f04f 0e00 	mov.w	lr, #0
 8006e10:	4640      	mov	r0, r8
 8006e12:	46ac      	mov	ip, r5
 8006e14:	46f2      	mov	sl, lr
 8006e16:	f850 2b04 	ldr.w	r2, [r0], #4
 8006e1a:	b293      	uxth	r3, r2
 8006e1c:	fb06 e303 	mla	r3, r6, r3, lr
 8006e20:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006e24:	0c1a      	lsrs	r2, r3, #16
 8006e26:	b29b      	uxth	r3, r3
 8006e28:	fb06 220e 	mla	r2, r6, lr, r2
 8006e2c:	ebaa 0303 	sub.w	r3, sl, r3
 8006e30:	f8dc a000 	ldr.w	sl, [ip]
 8006e34:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006e38:	fa1f fa8a 	uxth.w	sl, sl
 8006e3c:	4453      	add	r3, sl
 8006e3e:	f8dc a000 	ldr.w	sl, [ip]
 8006e42:	b292      	uxth	r2, r2
 8006e44:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006e48:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006e4c:	b29b      	uxth	r3, r3
 8006e4e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006e52:	4581      	cmp	r9, r0
 8006e54:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006e58:	f84c 3b04 	str.w	r3, [ip], #4
 8006e5c:	d2db      	bcs.n	8006e16 <quorem+0x42>
 8006e5e:	f855 300b 	ldr.w	r3, [r5, fp]
 8006e62:	b92b      	cbnz	r3, 8006e70 <quorem+0x9c>
 8006e64:	9b01      	ldr	r3, [sp, #4]
 8006e66:	3b04      	subs	r3, #4
 8006e68:	429d      	cmp	r5, r3
 8006e6a:	461a      	mov	r2, r3
 8006e6c:	d32d      	bcc.n	8006eca <quorem+0xf6>
 8006e6e:	613c      	str	r4, [r7, #16]
 8006e70:	4638      	mov	r0, r7
 8006e72:	f001 f9dd 	bl	8008230 <__mcmp>
 8006e76:	2800      	cmp	r0, #0
 8006e78:	db23      	blt.n	8006ec2 <quorem+0xee>
 8006e7a:	4629      	mov	r1, r5
 8006e7c:	2000      	movs	r0, #0
 8006e7e:	3601      	adds	r6, #1
 8006e80:	f858 2b04 	ldr.w	r2, [r8], #4
 8006e84:	f8d1 c000 	ldr.w	ip, [r1]
 8006e88:	b293      	uxth	r3, r2
 8006e8a:	1ac3      	subs	r3, r0, r3
 8006e8c:	0c12      	lsrs	r2, r2, #16
 8006e8e:	fa1f f08c 	uxth.w	r0, ip
 8006e92:	4403      	add	r3, r0
 8006e94:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8006e98:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006e9c:	b29b      	uxth	r3, r3
 8006e9e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006ea2:	45c1      	cmp	r9, r8
 8006ea4:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006ea8:	f841 3b04 	str.w	r3, [r1], #4
 8006eac:	d2e8      	bcs.n	8006e80 <quorem+0xac>
 8006eae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006eb2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006eb6:	b922      	cbnz	r2, 8006ec2 <quorem+0xee>
 8006eb8:	3b04      	subs	r3, #4
 8006eba:	429d      	cmp	r5, r3
 8006ebc:	461a      	mov	r2, r3
 8006ebe:	d30a      	bcc.n	8006ed6 <quorem+0x102>
 8006ec0:	613c      	str	r4, [r7, #16]
 8006ec2:	4630      	mov	r0, r6
 8006ec4:	b003      	add	sp, #12
 8006ec6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006eca:	6812      	ldr	r2, [r2, #0]
 8006ecc:	3b04      	subs	r3, #4
 8006ece:	2a00      	cmp	r2, #0
 8006ed0:	d1cd      	bne.n	8006e6e <quorem+0x9a>
 8006ed2:	3c01      	subs	r4, #1
 8006ed4:	e7c8      	b.n	8006e68 <quorem+0x94>
 8006ed6:	6812      	ldr	r2, [r2, #0]
 8006ed8:	3b04      	subs	r3, #4
 8006eda:	2a00      	cmp	r2, #0
 8006edc:	d1f0      	bne.n	8006ec0 <quorem+0xec>
 8006ede:	3c01      	subs	r4, #1
 8006ee0:	e7eb      	b.n	8006eba <quorem+0xe6>
 8006ee2:	2000      	movs	r0, #0
 8006ee4:	e7ee      	b.n	8006ec4 <quorem+0xf0>
	...

08006ee8 <_dtoa_r>:
 8006ee8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006eec:	4616      	mov	r6, r2
 8006eee:	461f      	mov	r7, r3
 8006ef0:	69c4      	ldr	r4, [r0, #28]
 8006ef2:	b099      	sub	sp, #100	; 0x64
 8006ef4:	4605      	mov	r5, r0
 8006ef6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006efa:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8006efe:	b974      	cbnz	r4, 8006f1e <_dtoa_r+0x36>
 8006f00:	2010      	movs	r0, #16
 8006f02:	f000 fe1d 	bl	8007b40 <malloc>
 8006f06:	4602      	mov	r2, r0
 8006f08:	61e8      	str	r0, [r5, #28]
 8006f0a:	b920      	cbnz	r0, 8006f16 <_dtoa_r+0x2e>
 8006f0c:	21ef      	movs	r1, #239	; 0xef
 8006f0e:	4bac      	ldr	r3, [pc, #688]	; (80071c0 <_dtoa_r+0x2d8>)
 8006f10:	48ac      	ldr	r0, [pc, #688]	; (80071c4 <_dtoa_r+0x2dc>)
 8006f12:	f002 fc55 	bl	80097c0 <__assert_func>
 8006f16:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006f1a:	6004      	str	r4, [r0, #0]
 8006f1c:	60c4      	str	r4, [r0, #12]
 8006f1e:	69eb      	ldr	r3, [r5, #28]
 8006f20:	6819      	ldr	r1, [r3, #0]
 8006f22:	b151      	cbz	r1, 8006f3a <_dtoa_r+0x52>
 8006f24:	685a      	ldr	r2, [r3, #4]
 8006f26:	2301      	movs	r3, #1
 8006f28:	4093      	lsls	r3, r2
 8006f2a:	604a      	str	r2, [r1, #4]
 8006f2c:	608b      	str	r3, [r1, #8]
 8006f2e:	4628      	mov	r0, r5
 8006f30:	f000 fefa 	bl	8007d28 <_Bfree>
 8006f34:	2200      	movs	r2, #0
 8006f36:	69eb      	ldr	r3, [r5, #28]
 8006f38:	601a      	str	r2, [r3, #0]
 8006f3a:	1e3b      	subs	r3, r7, #0
 8006f3c:	bfaf      	iteee	ge
 8006f3e:	2300      	movge	r3, #0
 8006f40:	2201      	movlt	r2, #1
 8006f42:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006f46:	9305      	strlt	r3, [sp, #20]
 8006f48:	bfa8      	it	ge
 8006f4a:	f8c8 3000 	strge.w	r3, [r8]
 8006f4e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8006f52:	4b9d      	ldr	r3, [pc, #628]	; (80071c8 <_dtoa_r+0x2e0>)
 8006f54:	bfb8      	it	lt
 8006f56:	f8c8 2000 	strlt.w	r2, [r8]
 8006f5a:	ea33 0309 	bics.w	r3, r3, r9
 8006f5e:	d119      	bne.n	8006f94 <_dtoa_r+0xac>
 8006f60:	f242 730f 	movw	r3, #9999	; 0x270f
 8006f64:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006f66:	6013      	str	r3, [r2, #0]
 8006f68:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006f6c:	4333      	orrs	r3, r6
 8006f6e:	f000 8589 	beq.w	8007a84 <_dtoa_r+0xb9c>
 8006f72:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006f74:	b953      	cbnz	r3, 8006f8c <_dtoa_r+0xa4>
 8006f76:	4b95      	ldr	r3, [pc, #596]	; (80071cc <_dtoa_r+0x2e4>)
 8006f78:	e023      	b.n	8006fc2 <_dtoa_r+0xda>
 8006f7a:	4b95      	ldr	r3, [pc, #596]	; (80071d0 <_dtoa_r+0x2e8>)
 8006f7c:	9303      	str	r3, [sp, #12]
 8006f7e:	3308      	adds	r3, #8
 8006f80:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006f82:	6013      	str	r3, [r2, #0]
 8006f84:	9803      	ldr	r0, [sp, #12]
 8006f86:	b019      	add	sp, #100	; 0x64
 8006f88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f8c:	4b8f      	ldr	r3, [pc, #572]	; (80071cc <_dtoa_r+0x2e4>)
 8006f8e:	9303      	str	r3, [sp, #12]
 8006f90:	3303      	adds	r3, #3
 8006f92:	e7f5      	b.n	8006f80 <_dtoa_r+0x98>
 8006f94:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006f98:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8006f9c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	2300      	movs	r3, #0
 8006fa4:	f7f9 fd00 	bl	80009a8 <__aeabi_dcmpeq>
 8006fa8:	4680      	mov	r8, r0
 8006faa:	b160      	cbz	r0, 8006fc6 <_dtoa_r+0xde>
 8006fac:	2301      	movs	r3, #1
 8006fae:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006fb0:	6013      	str	r3, [r2, #0]
 8006fb2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	f000 8562 	beq.w	8007a7e <_dtoa_r+0xb96>
 8006fba:	4b86      	ldr	r3, [pc, #536]	; (80071d4 <_dtoa_r+0x2ec>)
 8006fbc:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006fbe:	6013      	str	r3, [r2, #0]
 8006fc0:	3b01      	subs	r3, #1
 8006fc2:	9303      	str	r3, [sp, #12]
 8006fc4:	e7de      	b.n	8006f84 <_dtoa_r+0x9c>
 8006fc6:	ab16      	add	r3, sp, #88	; 0x58
 8006fc8:	9301      	str	r3, [sp, #4]
 8006fca:	ab17      	add	r3, sp, #92	; 0x5c
 8006fcc:	9300      	str	r3, [sp, #0]
 8006fce:	4628      	mov	r0, r5
 8006fd0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006fd4:	f001 fa3c 	bl	8008450 <__d2b>
 8006fd8:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006fdc:	4682      	mov	sl, r0
 8006fde:	2c00      	cmp	r4, #0
 8006fe0:	d07e      	beq.n	80070e0 <_dtoa_r+0x1f8>
 8006fe2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006fe6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006fe8:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8006fec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006ff0:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8006ff4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006ff8:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8006ffc:	4619      	mov	r1, r3
 8006ffe:	2200      	movs	r2, #0
 8007000:	4b75      	ldr	r3, [pc, #468]	; (80071d8 <_dtoa_r+0x2f0>)
 8007002:	f7f9 f8b1 	bl	8000168 <__aeabi_dsub>
 8007006:	a368      	add	r3, pc, #416	; (adr r3, 80071a8 <_dtoa_r+0x2c0>)
 8007008:	e9d3 2300 	ldrd	r2, r3, [r3]
 800700c:	f7f9 fa64 	bl	80004d8 <__aeabi_dmul>
 8007010:	a367      	add	r3, pc, #412	; (adr r3, 80071b0 <_dtoa_r+0x2c8>)
 8007012:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007016:	f7f9 f8a9 	bl	800016c <__adddf3>
 800701a:	4606      	mov	r6, r0
 800701c:	4620      	mov	r0, r4
 800701e:	460f      	mov	r7, r1
 8007020:	f7f9 f9f0 	bl	8000404 <__aeabi_i2d>
 8007024:	a364      	add	r3, pc, #400	; (adr r3, 80071b8 <_dtoa_r+0x2d0>)
 8007026:	e9d3 2300 	ldrd	r2, r3, [r3]
 800702a:	f7f9 fa55 	bl	80004d8 <__aeabi_dmul>
 800702e:	4602      	mov	r2, r0
 8007030:	460b      	mov	r3, r1
 8007032:	4630      	mov	r0, r6
 8007034:	4639      	mov	r1, r7
 8007036:	f7f9 f899 	bl	800016c <__adddf3>
 800703a:	4606      	mov	r6, r0
 800703c:	460f      	mov	r7, r1
 800703e:	f7f9 fcfb 	bl	8000a38 <__aeabi_d2iz>
 8007042:	2200      	movs	r2, #0
 8007044:	4683      	mov	fp, r0
 8007046:	2300      	movs	r3, #0
 8007048:	4630      	mov	r0, r6
 800704a:	4639      	mov	r1, r7
 800704c:	f7f9 fcb6 	bl	80009bc <__aeabi_dcmplt>
 8007050:	b148      	cbz	r0, 8007066 <_dtoa_r+0x17e>
 8007052:	4658      	mov	r0, fp
 8007054:	f7f9 f9d6 	bl	8000404 <__aeabi_i2d>
 8007058:	4632      	mov	r2, r6
 800705a:	463b      	mov	r3, r7
 800705c:	f7f9 fca4 	bl	80009a8 <__aeabi_dcmpeq>
 8007060:	b908      	cbnz	r0, 8007066 <_dtoa_r+0x17e>
 8007062:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007066:	f1bb 0f16 	cmp.w	fp, #22
 800706a:	d857      	bhi.n	800711c <_dtoa_r+0x234>
 800706c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007070:	4b5a      	ldr	r3, [pc, #360]	; (80071dc <_dtoa_r+0x2f4>)
 8007072:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007076:	e9d3 2300 	ldrd	r2, r3, [r3]
 800707a:	f7f9 fc9f 	bl	80009bc <__aeabi_dcmplt>
 800707e:	2800      	cmp	r0, #0
 8007080:	d04e      	beq.n	8007120 <_dtoa_r+0x238>
 8007082:	2300      	movs	r3, #0
 8007084:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007088:	930f      	str	r3, [sp, #60]	; 0x3c
 800708a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800708c:	1b1b      	subs	r3, r3, r4
 800708e:	1e5a      	subs	r2, r3, #1
 8007090:	bf46      	itte	mi
 8007092:	f1c3 0901 	rsbmi	r9, r3, #1
 8007096:	2300      	movmi	r3, #0
 8007098:	f04f 0900 	movpl.w	r9, #0
 800709c:	9209      	str	r2, [sp, #36]	; 0x24
 800709e:	bf48      	it	mi
 80070a0:	9309      	strmi	r3, [sp, #36]	; 0x24
 80070a2:	f1bb 0f00 	cmp.w	fp, #0
 80070a6:	db3d      	blt.n	8007124 <_dtoa_r+0x23c>
 80070a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070aa:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 80070ae:	445b      	add	r3, fp
 80070b0:	9309      	str	r3, [sp, #36]	; 0x24
 80070b2:	2300      	movs	r3, #0
 80070b4:	930a      	str	r3, [sp, #40]	; 0x28
 80070b6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80070b8:	2b09      	cmp	r3, #9
 80070ba:	d867      	bhi.n	800718c <_dtoa_r+0x2a4>
 80070bc:	2b05      	cmp	r3, #5
 80070be:	bfc4      	itt	gt
 80070c0:	3b04      	subgt	r3, #4
 80070c2:	9322      	strgt	r3, [sp, #136]	; 0x88
 80070c4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80070c6:	bfc8      	it	gt
 80070c8:	2400      	movgt	r4, #0
 80070ca:	f1a3 0302 	sub.w	r3, r3, #2
 80070ce:	bfd8      	it	le
 80070d0:	2401      	movle	r4, #1
 80070d2:	2b03      	cmp	r3, #3
 80070d4:	f200 8086 	bhi.w	80071e4 <_dtoa_r+0x2fc>
 80070d8:	e8df f003 	tbb	[pc, r3]
 80070dc:	5637392c 	.word	0x5637392c
 80070e0:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80070e4:	441c      	add	r4, r3
 80070e6:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80070ea:	2b20      	cmp	r3, #32
 80070ec:	bfc1      	itttt	gt
 80070ee:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80070f2:	fa09 f903 	lslgt.w	r9, r9, r3
 80070f6:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 80070fa:	fa26 f303 	lsrgt.w	r3, r6, r3
 80070fe:	bfd6      	itet	le
 8007100:	f1c3 0320 	rsble	r3, r3, #32
 8007104:	ea49 0003 	orrgt.w	r0, r9, r3
 8007108:	fa06 f003 	lslle.w	r0, r6, r3
 800710c:	f7f9 f96a 	bl	80003e4 <__aeabi_ui2d>
 8007110:	2201      	movs	r2, #1
 8007112:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8007116:	3c01      	subs	r4, #1
 8007118:	9213      	str	r2, [sp, #76]	; 0x4c
 800711a:	e76f      	b.n	8006ffc <_dtoa_r+0x114>
 800711c:	2301      	movs	r3, #1
 800711e:	e7b3      	b.n	8007088 <_dtoa_r+0x1a0>
 8007120:	900f      	str	r0, [sp, #60]	; 0x3c
 8007122:	e7b2      	b.n	800708a <_dtoa_r+0x1a2>
 8007124:	f1cb 0300 	rsb	r3, fp, #0
 8007128:	930a      	str	r3, [sp, #40]	; 0x28
 800712a:	2300      	movs	r3, #0
 800712c:	eba9 090b 	sub.w	r9, r9, fp
 8007130:	930e      	str	r3, [sp, #56]	; 0x38
 8007132:	e7c0      	b.n	80070b6 <_dtoa_r+0x1ce>
 8007134:	2300      	movs	r3, #0
 8007136:	930b      	str	r3, [sp, #44]	; 0x2c
 8007138:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800713a:	2b00      	cmp	r3, #0
 800713c:	dc55      	bgt.n	80071ea <_dtoa_r+0x302>
 800713e:	2301      	movs	r3, #1
 8007140:	461a      	mov	r2, r3
 8007142:	9306      	str	r3, [sp, #24]
 8007144:	9308      	str	r3, [sp, #32]
 8007146:	9223      	str	r2, [sp, #140]	; 0x8c
 8007148:	e00b      	b.n	8007162 <_dtoa_r+0x27a>
 800714a:	2301      	movs	r3, #1
 800714c:	e7f3      	b.n	8007136 <_dtoa_r+0x24e>
 800714e:	2300      	movs	r3, #0
 8007150:	930b      	str	r3, [sp, #44]	; 0x2c
 8007152:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007154:	445b      	add	r3, fp
 8007156:	9306      	str	r3, [sp, #24]
 8007158:	3301      	adds	r3, #1
 800715a:	2b01      	cmp	r3, #1
 800715c:	9308      	str	r3, [sp, #32]
 800715e:	bfb8      	it	lt
 8007160:	2301      	movlt	r3, #1
 8007162:	2100      	movs	r1, #0
 8007164:	2204      	movs	r2, #4
 8007166:	69e8      	ldr	r0, [r5, #28]
 8007168:	f102 0614 	add.w	r6, r2, #20
 800716c:	429e      	cmp	r6, r3
 800716e:	d940      	bls.n	80071f2 <_dtoa_r+0x30a>
 8007170:	6041      	str	r1, [r0, #4]
 8007172:	4628      	mov	r0, r5
 8007174:	f000 fd98 	bl	8007ca8 <_Balloc>
 8007178:	9003      	str	r0, [sp, #12]
 800717a:	2800      	cmp	r0, #0
 800717c:	d13c      	bne.n	80071f8 <_dtoa_r+0x310>
 800717e:	4602      	mov	r2, r0
 8007180:	f240 11af 	movw	r1, #431	; 0x1af
 8007184:	4b16      	ldr	r3, [pc, #88]	; (80071e0 <_dtoa_r+0x2f8>)
 8007186:	e6c3      	b.n	8006f10 <_dtoa_r+0x28>
 8007188:	2301      	movs	r3, #1
 800718a:	e7e1      	b.n	8007150 <_dtoa_r+0x268>
 800718c:	2401      	movs	r4, #1
 800718e:	2300      	movs	r3, #0
 8007190:	940b      	str	r4, [sp, #44]	; 0x2c
 8007192:	9322      	str	r3, [sp, #136]	; 0x88
 8007194:	f04f 33ff 	mov.w	r3, #4294967295
 8007198:	2200      	movs	r2, #0
 800719a:	9306      	str	r3, [sp, #24]
 800719c:	9308      	str	r3, [sp, #32]
 800719e:	2312      	movs	r3, #18
 80071a0:	e7d1      	b.n	8007146 <_dtoa_r+0x25e>
 80071a2:	bf00      	nop
 80071a4:	f3af 8000 	nop.w
 80071a8:	636f4361 	.word	0x636f4361
 80071ac:	3fd287a7 	.word	0x3fd287a7
 80071b0:	8b60c8b3 	.word	0x8b60c8b3
 80071b4:	3fc68a28 	.word	0x3fc68a28
 80071b8:	509f79fb 	.word	0x509f79fb
 80071bc:	3fd34413 	.word	0x3fd34413
 80071c0:	0800b6b4 	.word	0x0800b6b4
 80071c4:	0800b6cb 	.word	0x0800b6cb
 80071c8:	7ff00000 	.word	0x7ff00000
 80071cc:	0800b6b0 	.word	0x0800b6b0
 80071d0:	0800b6a7 	.word	0x0800b6a7
 80071d4:	0800b67f 	.word	0x0800b67f
 80071d8:	3ff80000 	.word	0x3ff80000
 80071dc:	0800b7b8 	.word	0x0800b7b8
 80071e0:	0800b723 	.word	0x0800b723
 80071e4:	2301      	movs	r3, #1
 80071e6:	930b      	str	r3, [sp, #44]	; 0x2c
 80071e8:	e7d4      	b.n	8007194 <_dtoa_r+0x2ac>
 80071ea:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80071ec:	9306      	str	r3, [sp, #24]
 80071ee:	9308      	str	r3, [sp, #32]
 80071f0:	e7b7      	b.n	8007162 <_dtoa_r+0x27a>
 80071f2:	3101      	adds	r1, #1
 80071f4:	0052      	lsls	r2, r2, #1
 80071f6:	e7b7      	b.n	8007168 <_dtoa_r+0x280>
 80071f8:	69eb      	ldr	r3, [r5, #28]
 80071fa:	9a03      	ldr	r2, [sp, #12]
 80071fc:	601a      	str	r2, [r3, #0]
 80071fe:	9b08      	ldr	r3, [sp, #32]
 8007200:	2b0e      	cmp	r3, #14
 8007202:	f200 80a8 	bhi.w	8007356 <_dtoa_r+0x46e>
 8007206:	2c00      	cmp	r4, #0
 8007208:	f000 80a5 	beq.w	8007356 <_dtoa_r+0x46e>
 800720c:	f1bb 0f00 	cmp.w	fp, #0
 8007210:	dd34      	ble.n	800727c <_dtoa_r+0x394>
 8007212:	4b9a      	ldr	r3, [pc, #616]	; (800747c <_dtoa_r+0x594>)
 8007214:	f00b 020f 	and.w	r2, fp, #15
 8007218:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800721c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007220:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007224:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007228:	ea4f 142b 	mov.w	r4, fp, asr #4
 800722c:	d016      	beq.n	800725c <_dtoa_r+0x374>
 800722e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007232:	4b93      	ldr	r3, [pc, #588]	; (8007480 <_dtoa_r+0x598>)
 8007234:	2703      	movs	r7, #3
 8007236:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800723a:	f7f9 fa77 	bl	800072c <__aeabi_ddiv>
 800723e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007242:	f004 040f 	and.w	r4, r4, #15
 8007246:	4e8e      	ldr	r6, [pc, #568]	; (8007480 <_dtoa_r+0x598>)
 8007248:	b954      	cbnz	r4, 8007260 <_dtoa_r+0x378>
 800724a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800724e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007252:	f7f9 fa6b 	bl	800072c <__aeabi_ddiv>
 8007256:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800725a:	e029      	b.n	80072b0 <_dtoa_r+0x3c8>
 800725c:	2702      	movs	r7, #2
 800725e:	e7f2      	b.n	8007246 <_dtoa_r+0x35e>
 8007260:	07e1      	lsls	r1, r4, #31
 8007262:	d508      	bpl.n	8007276 <_dtoa_r+0x38e>
 8007264:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007268:	e9d6 2300 	ldrd	r2, r3, [r6]
 800726c:	f7f9 f934 	bl	80004d8 <__aeabi_dmul>
 8007270:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007274:	3701      	adds	r7, #1
 8007276:	1064      	asrs	r4, r4, #1
 8007278:	3608      	adds	r6, #8
 800727a:	e7e5      	b.n	8007248 <_dtoa_r+0x360>
 800727c:	f000 80a5 	beq.w	80073ca <_dtoa_r+0x4e2>
 8007280:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007284:	f1cb 0400 	rsb	r4, fp, #0
 8007288:	4b7c      	ldr	r3, [pc, #496]	; (800747c <_dtoa_r+0x594>)
 800728a:	f004 020f 	and.w	r2, r4, #15
 800728e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007292:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007296:	f7f9 f91f 	bl	80004d8 <__aeabi_dmul>
 800729a:	2702      	movs	r7, #2
 800729c:	2300      	movs	r3, #0
 800729e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80072a2:	4e77      	ldr	r6, [pc, #476]	; (8007480 <_dtoa_r+0x598>)
 80072a4:	1124      	asrs	r4, r4, #4
 80072a6:	2c00      	cmp	r4, #0
 80072a8:	f040 8084 	bne.w	80073b4 <_dtoa_r+0x4cc>
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d1d2      	bne.n	8007256 <_dtoa_r+0x36e>
 80072b0:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80072b4:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80072b8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	f000 8087 	beq.w	80073ce <_dtoa_r+0x4e6>
 80072c0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80072c4:	2200      	movs	r2, #0
 80072c6:	4b6f      	ldr	r3, [pc, #444]	; (8007484 <_dtoa_r+0x59c>)
 80072c8:	f7f9 fb78 	bl	80009bc <__aeabi_dcmplt>
 80072cc:	2800      	cmp	r0, #0
 80072ce:	d07e      	beq.n	80073ce <_dtoa_r+0x4e6>
 80072d0:	9b08      	ldr	r3, [sp, #32]
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d07b      	beq.n	80073ce <_dtoa_r+0x4e6>
 80072d6:	9b06      	ldr	r3, [sp, #24]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	dd38      	ble.n	800734e <_dtoa_r+0x466>
 80072dc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80072e0:	2200      	movs	r2, #0
 80072e2:	4b69      	ldr	r3, [pc, #420]	; (8007488 <_dtoa_r+0x5a0>)
 80072e4:	f7f9 f8f8 	bl	80004d8 <__aeabi_dmul>
 80072e8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80072ec:	9c06      	ldr	r4, [sp, #24]
 80072ee:	f10b 38ff 	add.w	r8, fp, #4294967295
 80072f2:	3701      	adds	r7, #1
 80072f4:	4638      	mov	r0, r7
 80072f6:	f7f9 f885 	bl	8000404 <__aeabi_i2d>
 80072fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80072fe:	f7f9 f8eb 	bl	80004d8 <__aeabi_dmul>
 8007302:	2200      	movs	r2, #0
 8007304:	4b61      	ldr	r3, [pc, #388]	; (800748c <_dtoa_r+0x5a4>)
 8007306:	f7f8 ff31 	bl	800016c <__adddf3>
 800730a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800730e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007312:	9611      	str	r6, [sp, #68]	; 0x44
 8007314:	2c00      	cmp	r4, #0
 8007316:	d15d      	bne.n	80073d4 <_dtoa_r+0x4ec>
 8007318:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800731c:	2200      	movs	r2, #0
 800731e:	4b5c      	ldr	r3, [pc, #368]	; (8007490 <_dtoa_r+0x5a8>)
 8007320:	f7f8 ff22 	bl	8000168 <__aeabi_dsub>
 8007324:	4602      	mov	r2, r0
 8007326:	460b      	mov	r3, r1
 8007328:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800732c:	4633      	mov	r3, r6
 800732e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007330:	f7f9 fb62 	bl	80009f8 <__aeabi_dcmpgt>
 8007334:	2800      	cmp	r0, #0
 8007336:	f040 8295 	bne.w	8007864 <_dtoa_r+0x97c>
 800733a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800733e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007340:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8007344:	f7f9 fb3a 	bl	80009bc <__aeabi_dcmplt>
 8007348:	2800      	cmp	r0, #0
 800734a:	f040 8289 	bne.w	8007860 <_dtoa_r+0x978>
 800734e:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8007352:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007356:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007358:	2b00      	cmp	r3, #0
 800735a:	f2c0 8151 	blt.w	8007600 <_dtoa_r+0x718>
 800735e:	f1bb 0f0e 	cmp.w	fp, #14
 8007362:	f300 814d 	bgt.w	8007600 <_dtoa_r+0x718>
 8007366:	4b45      	ldr	r3, [pc, #276]	; (800747c <_dtoa_r+0x594>)
 8007368:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800736c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007370:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8007374:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007376:	2b00      	cmp	r3, #0
 8007378:	f280 80da 	bge.w	8007530 <_dtoa_r+0x648>
 800737c:	9b08      	ldr	r3, [sp, #32]
 800737e:	2b00      	cmp	r3, #0
 8007380:	f300 80d6 	bgt.w	8007530 <_dtoa_r+0x648>
 8007384:	f040 826b 	bne.w	800785e <_dtoa_r+0x976>
 8007388:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800738c:	2200      	movs	r2, #0
 800738e:	4b40      	ldr	r3, [pc, #256]	; (8007490 <_dtoa_r+0x5a8>)
 8007390:	f7f9 f8a2 	bl	80004d8 <__aeabi_dmul>
 8007394:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007398:	f7f9 fb24 	bl	80009e4 <__aeabi_dcmpge>
 800739c:	9c08      	ldr	r4, [sp, #32]
 800739e:	4626      	mov	r6, r4
 80073a0:	2800      	cmp	r0, #0
 80073a2:	f040 8241 	bne.w	8007828 <_dtoa_r+0x940>
 80073a6:	2331      	movs	r3, #49	; 0x31
 80073a8:	9f03      	ldr	r7, [sp, #12]
 80073aa:	f10b 0b01 	add.w	fp, fp, #1
 80073ae:	f807 3b01 	strb.w	r3, [r7], #1
 80073b2:	e23d      	b.n	8007830 <_dtoa_r+0x948>
 80073b4:	07e2      	lsls	r2, r4, #31
 80073b6:	d505      	bpl.n	80073c4 <_dtoa_r+0x4dc>
 80073b8:	e9d6 2300 	ldrd	r2, r3, [r6]
 80073bc:	f7f9 f88c 	bl	80004d8 <__aeabi_dmul>
 80073c0:	2301      	movs	r3, #1
 80073c2:	3701      	adds	r7, #1
 80073c4:	1064      	asrs	r4, r4, #1
 80073c6:	3608      	adds	r6, #8
 80073c8:	e76d      	b.n	80072a6 <_dtoa_r+0x3be>
 80073ca:	2702      	movs	r7, #2
 80073cc:	e770      	b.n	80072b0 <_dtoa_r+0x3c8>
 80073ce:	46d8      	mov	r8, fp
 80073d0:	9c08      	ldr	r4, [sp, #32]
 80073d2:	e78f      	b.n	80072f4 <_dtoa_r+0x40c>
 80073d4:	9903      	ldr	r1, [sp, #12]
 80073d6:	4b29      	ldr	r3, [pc, #164]	; (800747c <_dtoa_r+0x594>)
 80073d8:	4421      	add	r1, r4
 80073da:	9112      	str	r1, [sp, #72]	; 0x48
 80073dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80073de:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80073e2:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80073e6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80073ea:	2900      	cmp	r1, #0
 80073ec:	d054      	beq.n	8007498 <_dtoa_r+0x5b0>
 80073ee:	2000      	movs	r0, #0
 80073f0:	4928      	ldr	r1, [pc, #160]	; (8007494 <_dtoa_r+0x5ac>)
 80073f2:	f7f9 f99b 	bl	800072c <__aeabi_ddiv>
 80073f6:	463b      	mov	r3, r7
 80073f8:	4632      	mov	r2, r6
 80073fa:	f7f8 feb5 	bl	8000168 <__aeabi_dsub>
 80073fe:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007402:	9f03      	ldr	r7, [sp, #12]
 8007404:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007408:	f7f9 fb16 	bl	8000a38 <__aeabi_d2iz>
 800740c:	4604      	mov	r4, r0
 800740e:	f7f8 fff9 	bl	8000404 <__aeabi_i2d>
 8007412:	4602      	mov	r2, r0
 8007414:	460b      	mov	r3, r1
 8007416:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800741a:	f7f8 fea5 	bl	8000168 <__aeabi_dsub>
 800741e:	4602      	mov	r2, r0
 8007420:	460b      	mov	r3, r1
 8007422:	3430      	adds	r4, #48	; 0x30
 8007424:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007428:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800742c:	f807 4b01 	strb.w	r4, [r7], #1
 8007430:	f7f9 fac4 	bl	80009bc <__aeabi_dcmplt>
 8007434:	2800      	cmp	r0, #0
 8007436:	d173      	bne.n	8007520 <_dtoa_r+0x638>
 8007438:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800743c:	2000      	movs	r0, #0
 800743e:	4911      	ldr	r1, [pc, #68]	; (8007484 <_dtoa_r+0x59c>)
 8007440:	f7f8 fe92 	bl	8000168 <__aeabi_dsub>
 8007444:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007448:	f7f9 fab8 	bl	80009bc <__aeabi_dcmplt>
 800744c:	2800      	cmp	r0, #0
 800744e:	f040 80b6 	bne.w	80075be <_dtoa_r+0x6d6>
 8007452:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007454:	429f      	cmp	r7, r3
 8007456:	f43f af7a 	beq.w	800734e <_dtoa_r+0x466>
 800745a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800745e:	2200      	movs	r2, #0
 8007460:	4b09      	ldr	r3, [pc, #36]	; (8007488 <_dtoa_r+0x5a0>)
 8007462:	f7f9 f839 	bl	80004d8 <__aeabi_dmul>
 8007466:	2200      	movs	r2, #0
 8007468:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800746c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007470:	4b05      	ldr	r3, [pc, #20]	; (8007488 <_dtoa_r+0x5a0>)
 8007472:	f7f9 f831 	bl	80004d8 <__aeabi_dmul>
 8007476:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800747a:	e7c3      	b.n	8007404 <_dtoa_r+0x51c>
 800747c:	0800b7b8 	.word	0x0800b7b8
 8007480:	0800b790 	.word	0x0800b790
 8007484:	3ff00000 	.word	0x3ff00000
 8007488:	40240000 	.word	0x40240000
 800748c:	401c0000 	.word	0x401c0000
 8007490:	40140000 	.word	0x40140000
 8007494:	3fe00000 	.word	0x3fe00000
 8007498:	4630      	mov	r0, r6
 800749a:	4639      	mov	r1, r7
 800749c:	f7f9 f81c 	bl	80004d8 <__aeabi_dmul>
 80074a0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80074a2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80074a6:	9c03      	ldr	r4, [sp, #12]
 80074a8:	9314      	str	r3, [sp, #80]	; 0x50
 80074aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80074ae:	f7f9 fac3 	bl	8000a38 <__aeabi_d2iz>
 80074b2:	9015      	str	r0, [sp, #84]	; 0x54
 80074b4:	f7f8 ffa6 	bl	8000404 <__aeabi_i2d>
 80074b8:	4602      	mov	r2, r0
 80074ba:	460b      	mov	r3, r1
 80074bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80074c0:	f7f8 fe52 	bl	8000168 <__aeabi_dsub>
 80074c4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80074c6:	4606      	mov	r6, r0
 80074c8:	3330      	adds	r3, #48	; 0x30
 80074ca:	f804 3b01 	strb.w	r3, [r4], #1
 80074ce:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80074d0:	460f      	mov	r7, r1
 80074d2:	429c      	cmp	r4, r3
 80074d4:	f04f 0200 	mov.w	r2, #0
 80074d8:	d124      	bne.n	8007524 <_dtoa_r+0x63c>
 80074da:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80074de:	4baf      	ldr	r3, [pc, #700]	; (800779c <_dtoa_r+0x8b4>)
 80074e0:	f7f8 fe44 	bl	800016c <__adddf3>
 80074e4:	4602      	mov	r2, r0
 80074e6:	460b      	mov	r3, r1
 80074e8:	4630      	mov	r0, r6
 80074ea:	4639      	mov	r1, r7
 80074ec:	f7f9 fa84 	bl	80009f8 <__aeabi_dcmpgt>
 80074f0:	2800      	cmp	r0, #0
 80074f2:	d163      	bne.n	80075bc <_dtoa_r+0x6d4>
 80074f4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80074f8:	2000      	movs	r0, #0
 80074fa:	49a8      	ldr	r1, [pc, #672]	; (800779c <_dtoa_r+0x8b4>)
 80074fc:	f7f8 fe34 	bl	8000168 <__aeabi_dsub>
 8007500:	4602      	mov	r2, r0
 8007502:	460b      	mov	r3, r1
 8007504:	4630      	mov	r0, r6
 8007506:	4639      	mov	r1, r7
 8007508:	f7f9 fa58 	bl	80009bc <__aeabi_dcmplt>
 800750c:	2800      	cmp	r0, #0
 800750e:	f43f af1e 	beq.w	800734e <_dtoa_r+0x466>
 8007512:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8007514:	1e7b      	subs	r3, r7, #1
 8007516:	9314      	str	r3, [sp, #80]	; 0x50
 8007518:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800751c:	2b30      	cmp	r3, #48	; 0x30
 800751e:	d0f8      	beq.n	8007512 <_dtoa_r+0x62a>
 8007520:	46c3      	mov	fp, r8
 8007522:	e03b      	b.n	800759c <_dtoa_r+0x6b4>
 8007524:	4b9e      	ldr	r3, [pc, #632]	; (80077a0 <_dtoa_r+0x8b8>)
 8007526:	f7f8 ffd7 	bl	80004d8 <__aeabi_dmul>
 800752a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800752e:	e7bc      	b.n	80074aa <_dtoa_r+0x5c2>
 8007530:	9f03      	ldr	r7, [sp, #12]
 8007532:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8007536:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800753a:	4640      	mov	r0, r8
 800753c:	4649      	mov	r1, r9
 800753e:	f7f9 f8f5 	bl	800072c <__aeabi_ddiv>
 8007542:	f7f9 fa79 	bl	8000a38 <__aeabi_d2iz>
 8007546:	4604      	mov	r4, r0
 8007548:	f7f8 ff5c 	bl	8000404 <__aeabi_i2d>
 800754c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007550:	f7f8 ffc2 	bl	80004d8 <__aeabi_dmul>
 8007554:	4602      	mov	r2, r0
 8007556:	460b      	mov	r3, r1
 8007558:	4640      	mov	r0, r8
 800755a:	4649      	mov	r1, r9
 800755c:	f7f8 fe04 	bl	8000168 <__aeabi_dsub>
 8007560:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8007564:	f807 6b01 	strb.w	r6, [r7], #1
 8007568:	9e03      	ldr	r6, [sp, #12]
 800756a:	f8dd c020 	ldr.w	ip, [sp, #32]
 800756e:	1bbe      	subs	r6, r7, r6
 8007570:	45b4      	cmp	ip, r6
 8007572:	4602      	mov	r2, r0
 8007574:	460b      	mov	r3, r1
 8007576:	d136      	bne.n	80075e6 <_dtoa_r+0x6fe>
 8007578:	f7f8 fdf8 	bl	800016c <__adddf3>
 800757c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007580:	4680      	mov	r8, r0
 8007582:	4689      	mov	r9, r1
 8007584:	f7f9 fa38 	bl	80009f8 <__aeabi_dcmpgt>
 8007588:	bb58      	cbnz	r0, 80075e2 <_dtoa_r+0x6fa>
 800758a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800758e:	4640      	mov	r0, r8
 8007590:	4649      	mov	r1, r9
 8007592:	f7f9 fa09 	bl	80009a8 <__aeabi_dcmpeq>
 8007596:	b108      	cbz	r0, 800759c <_dtoa_r+0x6b4>
 8007598:	07e3      	lsls	r3, r4, #31
 800759a:	d422      	bmi.n	80075e2 <_dtoa_r+0x6fa>
 800759c:	4651      	mov	r1, sl
 800759e:	4628      	mov	r0, r5
 80075a0:	f000 fbc2 	bl	8007d28 <_Bfree>
 80075a4:	2300      	movs	r3, #0
 80075a6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80075a8:	703b      	strb	r3, [r7, #0]
 80075aa:	f10b 0301 	add.w	r3, fp, #1
 80075ae:	6013      	str	r3, [r2, #0]
 80075b0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	f43f ace6 	beq.w	8006f84 <_dtoa_r+0x9c>
 80075b8:	601f      	str	r7, [r3, #0]
 80075ba:	e4e3      	b.n	8006f84 <_dtoa_r+0x9c>
 80075bc:	4627      	mov	r7, r4
 80075be:	463b      	mov	r3, r7
 80075c0:	461f      	mov	r7, r3
 80075c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80075c6:	2a39      	cmp	r2, #57	; 0x39
 80075c8:	d107      	bne.n	80075da <_dtoa_r+0x6f2>
 80075ca:	9a03      	ldr	r2, [sp, #12]
 80075cc:	429a      	cmp	r2, r3
 80075ce:	d1f7      	bne.n	80075c0 <_dtoa_r+0x6d8>
 80075d0:	2230      	movs	r2, #48	; 0x30
 80075d2:	9903      	ldr	r1, [sp, #12]
 80075d4:	f108 0801 	add.w	r8, r8, #1
 80075d8:	700a      	strb	r2, [r1, #0]
 80075da:	781a      	ldrb	r2, [r3, #0]
 80075dc:	3201      	adds	r2, #1
 80075de:	701a      	strb	r2, [r3, #0]
 80075e0:	e79e      	b.n	8007520 <_dtoa_r+0x638>
 80075e2:	46d8      	mov	r8, fp
 80075e4:	e7eb      	b.n	80075be <_dtoa_r+0x6d6>
 80075e6:	2200      	movs	r2, #0
 80075e8:	4b6d      	ldr	r3, [pc, #436]	; (80077a0 <_dtoa_r+0x8b8>)
 80075ea:	f7f8 ff75 	bl	80004d8 <__aeabi_dmul>
 80075ee:	2200      	movs	r2, #0
 80075f0:	2300      	movs	r3, #0
 80075f2:	4680      	mov	r8, r0
 80075f4:	4689      	mov	r9, r1
 80075f6:	f7f9 f9d7 	bl	80009a8 <__aeabi_dcmpeq>
 80075fa:	2800      	cmp	r0, #0
 80075fc:	d09b      	beq.n	8007536 <_dtoa_r+0x64e>
 80075fe:	e7cd      	b.n	800759c <_dtoa_r+0x6b4>
 8007600:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007602:	2a00      	cmp	r2, #0
 8007604:	f000 80c4 	beq.w	8007790 <_dtoa_r+0x8a8>
 8007608:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800760a:	2a01      	cmp	r2, #1
 800760c:	f300 80a8 	bgt.w	8007760 <_dtoa_r+0x878>
 8007610:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007612:	2a00      	cmp	r2, #0
 8007614:	f000 80a0 	beq.w	8007758 <_dtoa_r+0x870>
 8007618:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800761c:	464f      	mov	r7, r9
 800761e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007620:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007622:	2101      	movs	r1, #1
 8007624:	441a      	add	r2, r3
 8007626:	4628      	mov	r0, r5
 8007628:	4499      	add	r9, r3
 800762a:	9209      	str	r2, [sp, #36]	; 0x24
 800762c:	f000 fc7c 	bl	8007f28 <__i2b>
 8007630:	4606      	mov	r6, r0
 8007632:	b15f      	cbz	r7, 800764c <_dtoa_r+0x764>
 8007634:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007636:	2b00      	cmp	r3, #0
 8007638:	dd08      	ble.n	800764c <_dtoa_r+0x764>
 800763a:	42bb      	cmp	r3, r7
 800763c:	bfa8      	it	ge
 800763e:	463b      	movge	r3, r7
 8007640:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007642:	eba9 0903 	sub.w	r9, r9, r3
 8007646:	1aff      	subs	r7, r7, r3
 8007648:	1ad3      	subs	r3, r2, r3
 800764a:	9309      	str	r3, [sp, #36]	; 0x24
 800764c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800764e:	b1f3      	cbz	r3, 800768e <_dtoa_r+0x7a6>
 8007650:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007652:	2b00      	cmp	r3, #0
 8007654:	f000 80a0 	beq.w	8007798 <_dtoa_r+0x8b0>
 8007658:	2c00      	cmp	r4, #0
 800765a:	dd10      	ble.n	800767e <_dtoa_r+0x796>
 800765c:	4631      	mov	r1, r6
 800765e:	4622      	mov	r2, r4
 8007660:	4628      	mov	r0, r5
 8007662:	f000 fd1f 	bl	80080a4 <__pow5mult>
 8007666:	4652      	mov	r2, sl
 8007668:	4601      	mov	r1, r0
 800766a:	4606      	mov	r6, r0
 800766c:	4628      	mov	r0, r5
 800766e:	f000 fc71 	bl	8007f54 <__multiply>
 8007672:	4680      	mov	r8, r0
 8007674:	4651      	mov	r1, sl
 8007676:	4628      	mov	r0, r5
 8007678:	f000 fb56 	bl	8007d28 <_Bfree>
 800767c:	46c2      	mov	sl, r8
 800767e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007680:	1b1a      	subs	r2, r3, r4
 8007682:	d004      	beq.n	800768e <_dtoa_r+0x7a6>
 8007684:	4651      	mov	r1, sl
 8007686:	4628      	mov	r0, r5
 8007688:	f000 fd0c 	bl	80080a4 <__pow5mult>
 800768c:	4682      	mov	sl, r0
 800768e:	2101      	movs	r1, #1
 8007690:	4628      	mov	r0, r5
 8007692:	f000 fc49 	bl	8007f28 <__i2b>
 8007696:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007698:	4604      	mov	r4, r0
 800769a:	2b00      	cmp	r3, #0
 800769c:	f340 8082 	ble.w	80077a4 <_dtoa_r+0x8bc>
 80076a0:	461a      	mov	r2, r3
 80076a2:	4601      	mov	r1, r0
 80076a4:	4628      	mov	r0, r5
 80076a6:	f000 fcfd 	bl	80080a4 <__pow5mult>
 80076aa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80076ac:	4604      	mov	r4, r0
 80076ae:	2b01      	cmp	r3, #1
 80076b0:	dd7b      	ble.n	80077aa <_dtoa_r+0x8c2>
 80076b2:	f04f 0800 	mov.w	r8, #0
 80076b6:	6923      	ldr	r3, [r4, #16]
 80076b8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80076bc:	6918      	ldr	r0, [r3, #16]
 80076be:	f000 fbe5 	bl	8007e8c <__hi0bits>
 80076c2:	f1c0 0020 	rsb	r0, r0, #32
 80076c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076c8:	4418      	add	r0, r3
 80076ca:	f010 001f 	ands.w	r0, r0, #31
 80076ce:	f000 8092 	beq.w	80077f6 <_dtoa_r+0x90e>
 80076d2:	f1c0 0320 	rsb	r3, r0, #32
 80076d6:	2b04      	cmp	r3, #4
 80076d8:	f340 8085 	ble.w	80077e6 <_dtoa_r+0x8fe>
 80076dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076de:	f1c0 001c 	rsb	r0, r0, #28
 80076e2:	4403      	add	r3, r0
 80076e4:	4481      	add	r9, r0
 80076e6:	4407      	add	r7, r0
 80076e8:	9309      	str	r3, [sp, #36]	; 0x24
 80076ea:	f1b9 0f00 	cmp.w	r9, #0
 80076ee:	dd05      	ble.n	80076fc <_dtoa_r+0x814>
 80076f0:	4651      	mov	r1, sl
 80076f2:	464a      	mov	r2, r9
 80076f4:	4628      	mov	r0, r5
 80076f6:	f000 fd2f 	bl	8008158 <__lshift>
 80076fa:	4682      	mov	sl, r0
 80076fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076fe:	2b00      	cmp	r3, #0
 8007700:	dd05      	ble.n	800770e <_dtoa_r+0x826>
 8007702:	4621      	mov	r1, r4
 8007704:	461a      	mov	r2, r3
 8007706:	4628      	mov	r0, r5
 8007708:	f000 fd26 	bl	8008158 <__lshift>
 800770c:	4604      	mov	r4, r0
 800770e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007710:	2b00      	cmp	r3, #0
 8007712:	d072      	beq.n	80077fa <_dtoa_r+0x912>
 8007714:	4621      	mov	r1, r4
 8007716:	4650      	mov	r0, sl
 8007718:	f000 fd8a 	bl	8008230 <__mcmp>
 800771c:	2800      	cmp	r0, #0
 800771e:	da6c      	bge.n	80077fa <_dtoa_r+0x912>
 8007720:	2300      	movs	r3, #0
 8007722:	4651      	mov	r1, sl
 8007724:	220a      	movs	r2, #10
 8007726:	4628      	mov	r0, r5
 8007728:	f000 fb20 	bl	8007d6c <__multadd>
 800772c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800772e:	4682      	mov	sl, r0
 8007730:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007734:	2b00      	cmp	r3, #0
 8007736:	f000 81ac 	beq.w	8007a92 <_dtoa_r+0xbaa>
 800773a:	2300      	movs	r3, #0
 800773c:	4631      	mov	r1, r6
 800773e:	220a      	movs	r2, #10
 8007740:	4628      	mov	r0, r5
 8007742:	f000 fb13 	bl	8007d6c <__multadd>
 8007746:	9b06      	ldr	r3, [sp, #24]
 8007748:	4606      	mov	r6, r0
 800774a:	2b00      	cmp	r3, #0
 800774c:	f300 8093 	bgt.w	8007876 <_dtoa_r+0x98e>
 8007750:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007752:	2b02      	cmp	r3, #2
 8007754:	dc59      	bgt.n	800780a <_dtoa_r+0x922>
 8007756:	e08e      	b.n	8007876 <_dtoa_r+0x98e>
 8007758:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800775a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800775e:	e75d      	b.n	800761c <_dtoa_r+0x734>
 8007760:	9b08      	ldr	r3, [sp, #32]
 8007762:	1e5c      	subs	r4, r3, #1
 8007764:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007766:	42a3      	cmp	r3, r4
 8007768:	bfbf      	itttt	lt
 800776a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800776c:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 800776e:	1ae3      	sublt	r3, r4, r3
 8007770:	18d2      	addlt	r2, r2, r3
 8007772:	bfa8      	it	ge
 8007774:	1b1c      	subge	r4, r3, r4
 8007776:	9b08      	ldr	r3, [sp, #32]
 8007778:	bfbe      	ittt	lt
 800777a:	940a      	strlt	r4, [sp, #40]	; 0x28
 800777c:	920e      	strlt	r2, [sp, #56]	; 0x38
 800777e:	2400      	movlt	r4, #0
 8007780:	2b00      	cmp	r3, #0
 8007782:	bfb5      	itete	lt
 8007784:	eba9 0703 	sublt.w	r7, r9, r3
 8007788:	464f      	movge	r7, r9
 800778a:	2300      	movlt	r3, #0
 800778c:	9b08      	ldrge	r3, [sp, #32]
 800778e:	e747      	b.n	8007620 <_dtoa_r+0x738>
 8007790:	464f      	mov	r7, r9
 8007792:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007794:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8007796:	e74c      	b.n	8007632 <_dtoa_r+0x74a>
 8007798:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800779a:	e773      	b.n	8007684 <_dtoa_r+0x79c>
 800779c:	3fe00000 	.word	0x3fe00000
 80077a0:	40240000 	.word	0x40240000
 80077a4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80077a6:	2b01      	cmp	r3, #1
 80077a8:	dc18      	bgt.n	80077dc <_dtoa_r+0x8f4>
 80077aa:	9b04      	ldr	r3, [sp, #16]
 80077ac:	b9b3      	cbnz	r3, 80077dc <_dtoa_r+0x8f4>
 80077ae:	9b05      	ldr	r3, [sp, #20]
 80077b0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80077b4:	b993      	cbnz	r3, 80077dc <_dtoa_r+0x8f4>
 80077b6:	9b05      	ldr	r3, [sp, #20]
 80077b8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80077bc:	0d1b      	lsrs	r3, r3, #20
 80077be:	051b      	lsls	r3, r3, #20
 80077c0:	b17b      	cbz	r3, 80077e2 <_dtoa_r+0x8fa>
 80077c2:	f04f 0801 	mov.w	r8, #1
 80077c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077c8:	f109 0901 	add.w	r9, r9, #1
 80077cc:	3301      	adds	r3, #1
 80077ce:	9309      	str	r3, [sp, #36]	; 0x24
 80077d0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	f47f af6f 	bne.w	80076b6 <_dtoa_r+0x7ce>
 80077d8:	2001      	movs	r0, #1
 80077da:	e774      	b.n	80076c6 <_dtoa_r+0x7de>
 80077dc:	f04f 0800 	mov.w	r8, #0
 80077e0:	e7f6      	b.n	80077d0 <_dtoa_r+0x8e8>
 80077e2:	4698      	mov	r8, r3
 80077e4:	e7f4      	b.n	80077d0 <_dtoa_r+0x8e8>
 80077e6:	d080      	beq.n	80076ea <_dtoa_r+0x802>
 80077e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80077ea:	331c      	adds	r3, #28
 80077ec:	441a      	add	r2, r3
 80077ee:	4499      	add	r9, r3
 80077f0:	441f      	add	r7, r3
 80077f2:	9209      	str	r2, [sp, #36]	; 0x24
 80077f4:	e779      	b.n	80076ea <_dtoa_r+0x802>
 80077f6:	4603      	mov	r3, r0
 80077f8:	e7f6      	b.n	80077e8 <_dtoa_r+0x900>
 80077fa:	9b08      	ldr	r3, [sp, #32]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	dc34      	bgt.n	800786a <_dtoa_r+0x982>
 8007800:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007802:	2b02      	cmp	r3, #2
 8007804:	dd31      	ble.n	800786a <_dtoa_r+0x982>
 8007806:	9b08      	ldr	r3, [sp, #32]
 8007808:	9306      	str	r3, [sp, #24]
 800780a:	9b06      	ldr	r3, [sp, #24]
 800780c:	b963      	cbnz	r3, 8007828 <_dtoa_r+0x940>
 800780e:	4621      	mov	r1, r4
 8007810:	2205      	movs	r2, #5
 8007812:	4628      	mov	r0, r5
 8007814:	f000 faaa 	bl	8007d6c <__multadd>
 8007818:	4601      	mov	r1, r0
 800781a:	4604      	mov	r4, r0
 800781c:	4650      	mov	r0, sl
 800781e:	f000 fd07 	bl	8008230 <__mcmp>
 8007822:	2800      	cmp	r0, #0
 8007824:	f73f adbf 	bgt.w	80073a6 <_dtoa_r+0x4be>
 8007828:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800782a:	9f03      	ldr	r7, [sp, #12]
 800782c:	ea6f 0b03 	mvn.w	fp, r3
 8007830:	f04f 0800 	mov.w	r8, #0
 8007834:	4621      	mov	r1, r4
 8007836:	4628      	mov	r0, r5
 8007838:	f000 fa76 	bl	8007d28 <_Bfree>
 800783c:	2e00      	cmp	r6, #0
 800783e:	f43f aead 	beq.w	800759c <_dtoa_r+0x6b4>
 8007842:	f1b8 0f00 	cmp.w	r8, #0
 8007846:	d005      	beq.n	8007854 <_dtoa_r+0x96c>
 8007848:	45b0      	cmp	r8, r6
 800784a:	d003      	beq.n	8007854 <_dtoa_r+0x96c>
 800784c:	4641      	mov	r1, r8
 800784e:	4628      	mov	r0, r5
 8007850:	f000 fa6a 	bl	8007d28 <_Bfree>
 8007854:	4631      	mov	r1, r6
 8007856:	4628      	mov	r0, r5
 8007858:	f000 fa66 	bl	8007d28 <_Bfree>
 800785c:	e69e      	b.n	800759c <_dtoa_r+0x6b4>
 800785e:	2400      	movs	r4, #0
 8007860:	4626      	mov	r6, r4
 8007862:	e7e1      	b.n	8007828 <_dtoa_r+0x940>
 8007864:	46c3      	mov	fp, r8
 8007866:	4626      	mov	r6, r4
 8007868:	e59d      	b.n	80073a6 <_dtoa_r+0x4be>
 800786a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800786c:	2b00      	cmp	r3, #0
 800786e:	f000 80c8 	beq.w	8007a02 <_dtoa_r+0xb1a>
 8007872:	9b08      	ldr	r3, [sp, #32]
 8007874:	9306      	str	r3, [sp, #24]
 8007876:	2f00      	cmp	r7, #0
 8007878:	dd05      	ble.n	8007886 <_dtoa_r+0x99e>
 800787a:	4631      	mov	r1, r6
 800787c:	463a      	mov	r2, r7
 800787e:	4628      	mov	r0, r5
 8007880:	f000 fc6a 	bl	8008158 <__lshift>
 8007884:	4606      	mov	r6, r0
 8007886:	f1b8 0f00 	cmp.w	r8, #0
 800788a:	d05b      	beq.n	8007944 <_dtoa_r+0xa5c>
 800788c:	4628      	mov	r0, r5
 800788e:	6871      	ldr	r1, [r6, #4]
 8007890:	f000 fa0a 	bl	8007ca8 <_Balloc>
 8007894:	4607      	mov	r7, r0
 8007896:	b928      	cbnz	r0, 80078a4 <_dtoa_r+0x9bc>
 8007898:	4602      	mov	r2, r0
 800789a:	f240 21ef 	movw	r1, #751	; 0x2ef
 800789e:	4b81      	ldr	r3, [pc, #516]	; (8007aa4 <_dtoa_r+0xbbc>)
 80078a0:	f7ff bb36 	b.w	8006f10 <_dtoa_r+0x28>
 80078a4:	6932      	ldr	r2, [r6, #16]
 80078a6:	f106 010c 	add.w	r1, r6, #12
 80078aa:	3202      	adds	r2, #2
 80078ac:	0092      	lsls	r2, r2, #2
 80078ae:	300c      	adds	r0, #12
 80078b0:	f001 ff72 	bl	8009798 <memcpy>
 80078b4:	2201      	movs	r2, #1
 80078b6:	4639      	mov	r1, r7
 80078b8:	4628      	mov	r0, r5
 80078ba:	f000 fc4d 	bl	8008158 <__lshift>
 80078be:	46b0      	mov	r8, r6
 80078c0:	4606      	mov	r6, r0
 80078c2:	9b03      	ldr	r3, [sp, #12]
 80078c4:	9a03      	ldr	r2, [sp, #12]
 80078c6:	3301      	adds	r3, #1
 80078c8:	9308      	str	r3, [sp, #32]
 80078ca:	9b06      	ldr	r3, [sp, #24]
 80078cc:	4413      	add	r3, r2
 80078ce:	930b      	str	r3, [sp, #44]	; 0x2c
 80078d0:	9b04      	ldr	r3, [sp, #16]
 80078d2:	f003 0301 	and.w	r3, r3, #1
 80078d6:	930a      	str	r3, [sp, #40]	; 0x28
 80078d8:	9b08      	ldr	r3, [sp, #32]
 80078da:	4621      	mov	r1, r4
 80078dc:	3b01      	subs	r3, #1
 80078de:	4650      	mov	r0, sl
 80078e0:	9304      	str	r3, [sp, #16]
 80078e2:	f7ff fa77 	bl	8006dd4 <quorem>
 80078e6:	4641      	mov	r1, r8
 80078e8:	9006      	str	r0, [sp, #24]
 80078ea:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80078ee:	4650      	mov	r0, sl
 80078f0:	f000 fc9e 	bl	8008230 <__mcmp>
 80078f4:	4632      	mov	r2, r6
 80078f6:	9009      	str	r0, [sp, #36]	; 0x24
 80078f8:	4621      	mov	r1, r4
 80078fa:	4628      	mov	r0, r5
 80078fc:	f000 fcb4 	bl	8008268 <__mdiff>
 8007900:	68c2      	ldr	r2, [r0, #12]
 8007902:	4607      	mov	r7, r0
 8007904:	bb02      	cbnz	r2, 8007948 <_dtoa_r+0xa60>
 8007906:	4601      	mov	r1, r0
 8007908:	4650      	mov	r0, sl
 800790a:	f000 fc91 	bl	8008230 <__mcmp>
 800790e:	4602      	mov	r2, r0
 8007910:	4639      	mov	r1, r7
 8007912:	4628      	mov	r0, r5
 8007914:	920c      	str	r2, [sp, #48]	; 0x30
 8007916:	f000 fa07 	bl	8007d28 <_Bfree>
 800791a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800791c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800791e:	9f08      	ldr	r7, [sp, #32]
 8007920:	ea43 0102 	orr.w	r1, r3, r2
 8007924:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007926:	4319      	orrs	r1, r3
 8007928:	d110      	bne.n	800794c <_dtoa_r+0xa64>
 800792a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800792e:	d029      	beq.n	8007984 <_dtoa_r+0xa9c>
 8007930:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007932:	2b00      	cmp	r3, #0
 8007934:	dd02      	ble.n	800793c <_dtoa_r+0xa54>
 8007936:	9b06      	ldr	r3, [sp, #24]
 8007938:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800793c:	9b04      	ldr	r3, [sp, #16]
 800793e:	f883 9000 	strb.w	r9, [r3]
 8007942:	e777      	b.n	8007834 <_dtoa_r+0x94c>
 8007944:	4630      	mov	r0, r6
 8007946:	e7ba      	b.n	80078be <_dtoa_r+0x9d6>
 8007948:	2201      	movs	r2, #1
 800794a:	e7e1      	b.n	8007910 <_dtoa_r+0xa28>
 800794c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800794e:	2b00      	cmp	r3, #0
 8007950:	db04      	blt.n	800795c <_dtoa_r+0xa74>
 8007952:	9922      	ldr	r1, [sp, #136]	; 0x88
 8007954:	430b      	orrs	r3, r1
 8007956:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007958:	430b      	orrs	r3, r1
 800795a:	d120      	bne.n	800799e <_dtoa_r+0xab6>
 800795c:	2a00      	cmp	r2, #0
 800795e:	dded      	ble.n	800793c <_dtoa_r+0xa54>
 8007960:	4651      	mov	r1, sl
 8007962:	2201      	movs	r2, #1
 8007964:	4628      	mov	r0, r5
 8007966:	f000 fbf7 	bl	8008158 <__lshift>
 800796a:	4621      	mov	r1, r4
 800796c:	4682      	mov	sl, r0
 800796e:	f000 fc5f 	bl	8008230 <__mcmp>
 8007972:	2800      	cmp	r0, #0
 8007974:	dc03      	bgt.n	800797e <_dtoa_r+0xa96>
 8007976:	d1e1      	bne.n	800793c <_dtoa_r+0xa54>
 8007978:	f019 0f01 	tst.w	r9, #1
 800797c:	d0de      	beq.n	800793c <_dtoa_r+0xa54>
 800797e:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007982:	d1d8      	bne.n	8007936 <_dtoa_r+0xa4e>
 8007984:	2339      	movs	r3, #57	; 0x39
 8007986:	9a04      	ldr	r2, [sp, #16]
 8007988:	7013      	strb	r3, [r2, #0]
 800798a:	463b      	mov	r3, r7
 800798c:	461f      	mov	r7, r3
 800798e:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8007992:	3b01      	subs	r3, #1
 8007994:	2a39      	cmp	r2, #57	; 0x39
 8007996:	d06b      	beq.n	8007a70 <_dtoa_r+0xb88>
 8007998:	3201      	adds	r2, #1
 800799a:	701a      	strb	r2, [r3, #0]
 800799c:	e74a      	b.n	8007834 <_dtoa_r+0x94c>
 800799e:	2a00      	cmp	r2, #0
 80079a0:	dd07      	ble.n	80079b2 <_dtoa_r+0xaca>
 80079a2:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80079a6:	d0ed      	beq.n	8007984 <_dtoa_r+0xa9c>
 80079a8:	9a04      	ldr	r2, [sp, #16]
 80079aa:	f109 0301 	add.w	r3, r9, #1
 80079ae:	7013      	strb	r3, [r2, #0]
 80079b0:	e740      	b.n	8007834 <_dtoa_r+0x94c>
 80079b2:	9b08      	ldr	r3, [sp, #32]
 80079b4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80079b6:	f803 9c01 	strb.w	r9, [r3, #-1]
 80079ba:	4293      	cmp	r3, r2
 80079bc:	d042      	beq.n	8007a44 <_dtoa_r+0xb5c>
 80079be:	4651      	mov	r1, sl
 80079c0:	2300      	movs	r3, #0
 80079c2:	220a      	movs	r2, #10
 80079c4:	4628      	mov	r0, r5
 80079c6:	f000 f9d1 	bl	8007d6c <__multadd>
 80079ca:	45b0      	cmp	r8, r6
 80079cc:	4682      	mov	sl, r0
 80079ce:	f04f 0300 	mov.w	r3, #0
 80079d2:	f04f 020a 	mov.w	r2, #10
 80079d6:	4641      	mov	r1, r8
 80079d8:	4628      	mov	r0, r5
 80079da:	d107      	bne.n	80079ec <_dtoa_r+0xb04>
 80079dc:	f000 f9c6 	bl	8007d6c <__multadd>
 80079e0:	4680      	mov	r8, r0
 80079e2:	4606      	mov	r6, r0
 80079e4:	9b08      	ldr	r3, [sp, #32]
 80079e6:	3301      	adds	r3, #1
 80079e8:	9308      	str	r3, [sp, #32]
 80079ea:	e775      	b.n	80078d8 <_dtoa_r+0x9f0>
 80079ec:	f000 f9be 	bl	8007d6c <__multadd>
 80079f0:	4631      	mov	r1, r6
 80079f2:	4680      	mov	r8, r0
 80079f4:	2300      	movs	r3, #0
 80079f6:	220a      	movs	r2, #10
 80079f8:	4628      	mov	r0, r5
 80079fa:	f000 f9b7 	bl	8007d6c <__multadd>
 80079fe:	4606      	mov	r6, r0
 8007a00:	e7f0      	b.n	80079e4 <_dtoa_r+0xafc>
 8007a02:	9b08      	ldr	r3, [sp, #32]
 8007a04:	9306      	str	r3, [sp, #24]
 8007a06:	9f03      	ldr	r7, [sp, #12]
 8007a08:	4621      	mov	r1, r4
 8007a0a:	4650      	mov	r0, sl
 8007a0c:	f7ff f9e2 	bl	8006dd4 <quorem>
 8007a10:	9b03      	ldr	r3, [sp, #12]
 8007a12:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007a16:	f807 9b01 	strb.w	r9, [r7], #1
 8007a1a:	1afa      	subs	r2, r7, r3
 8007a1c:	9b06      	ldr	r3, [sp, #24]
 8007a1e:	4293      	cmp	r3, r2
 8007a20:	dd07      	ble.n	8007a32 <_dtoa_r+0xb4a>
 8007a22:	4651      	mov	r1, sl
 8007a24:	2300      	movs	r3, #0
 8007a26:	220a      	movs	r2, #10
 8007a28:	4628      	mov	r0, r5
 8007a2a:	f000 f99f 	bl	8007d6c <__multadd>
 8007a2e:	4682      	mov	sl, r0
 8007a30:	e7ea      	b.n	8007a08 <_dtoa_r+0xb20>
 8007a32:	9b06      	ldr	r3, [sp, #24]
 8007a34:	f04f 0800 	mov.w	r8, #0
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	bfcc      	ite	gt
 8007a3c:	461f      	movgt	r7, r3
 8007a3e:	2701      	movle	r7, #1
 8007a40:	9b03      	ldr	r3, [sp, #12]
 8007a42:	441f      	add	r7, r3
 8007a44:	4651      	mov	r1, sl
 8007a46:	2201      	movs	r2, #1
 8007a48:	4628      	mov	r0, r5
 8007a4a:	f000 fb85 	bl	8008158 <__lshift>
 8007a4e:	4621      	mov	r1, r4
 8007a50:	4682      	mov	sl, r0
 8007a52:	f000 fbed 	bl	8008230 <__mcmp>
 8007a56:	2800      	cmp	r0, #0
 8007a58:	dc97      	bgt.n	800798a <_dtoa_r+0xaa2>
 8007a5a:	d102      	bne.n	8007a62 <_dtoa_r+0xb7a>
 8007a5c:	f019 0f01 	tst.w	r9, #1
 8007a60:	d193      	bne.n	800798a <_dtoa_r+0xaa2>
 8007a62:	463b      	mov	r3, r7
 8007a64:	461f      	mov	r7, r3
 8007a66:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007a6a:	2a30      	cmp	r2, #48	; 0x30
 8007a6c:	d0fa      	beq.n	8007a64 <_dtoa_r+0xb7c>
 8007a6e:	e6e1      	b.n	8007834 <_dtoa_r+0x94c>
 8007a70:	9a03      	ldr	r2, [sp, #12]
 8007a72:	429a      	cmp	r2, r3
 8007a74:	d18a      	bne.n	800798c <_dtoa_r+0xaa4>
 8007a76:	2331      	movs	r3, #49	; 0x31
 8007a78:	f10b 0b01 	add.w	fp, fp, #1
 8007a7c:	e797      	b.n	80079ae <_dtoa_r+0xac6>
 8007a7e:	4b0a      	ldr	r3, [pc, #40]	; (8007aa8 <_dtoa_r+0xbc0>)
 8007a80:	f7ff ba9f 	b.w	8006fc2 <_dtoa_r+0xda>
 8007a84:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	f47f aa77 	bne.w	8006f7a <_dtoa_r+0x92>
 8007a8c:	4b07      	ldr	r3, [pc, #28]	; (8007aac <_dtoa_r+0xbc4>)
 8007a8e:	f7ff ba98 	b.w	8006fc2 <_dtoa_r+0xda>
 8007a92:	9b06      	ldr	r3, [sp, #24]
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	dcb6      	bgt.n	8007a06 <_dtoa_r+0xb1e>
 8007a98:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007a9a:	2b02      	cmp	r3, #2
 8007a9c:	f73f aeb5 	bgt.w	800780a <_dtoa_r+0x922>
 8007aa0:	e7b1      	b.n	8007a06 <_dtoa_r+0xb1e>
 8007aa2:	bf00      	nop
 8007aa4:	0800b723 	.word	0x0800b723
 8007aa8:	0800b67e 	.word	0x0800b67e
 8007aac:	0800b6a7 	.word	0x0800b6a7

08007ab0 <_free_r>:
 8007ab0:	b538      	push	{r3, r4, r5, lr}
 8007ab2:	4605      	mov	r5, r0
 8007ab4:	2900      	cmp	r1, #0
 8007ab6:	d040      	beq.n	8007b3a <_free_r+0x8a>
 8007ab8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007abc:	1f0c      	subs	r4, r1, #4
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	bfb8      	it	lt
 8007ac2:	18e4      	addlt	r4, r4, r3
 8007ac4:	f000 f8e4 	bl	8007c90 <__malloc_lock>
 8007ac8:	4a1c      	ldr	r2, [pc, #112]	; (8007b3c <_free_r+0x8c>)
 8007aca:	6813      	ldr	r3, [r2, #0]
 8007acc:	b933      	cbnz	r3, 8007adc <_free_r+0x2c>
 8007ace:	6063      	str	r3, [r4, #4]
 8007ad0:	6014      	str	r4, [r2, #0]
 8007ad2:	4628      	mov	r0, r5
 8007ad4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007ad8:	f000 b8e0 	b.w	8007c9c <__malloc_unlock>
 8007adc:	42a3      	cmp	r3, r4
 8007ade:	d908      	bls.n	8007af2 <_free_r+0x42>
 8007ae0:	6820      	ldr	r0, [r4, #0]
 8007ae2:	1821      	adds	r1, r4, r0
 8007ae4:	428b      	cmp	r3, r1
 8007ae6:	bf01      	itttt	eq
 8007ae8:	6819      	ldreq	r1, [r3, #0]
 8007aea:	685b      	ldreq	r3, [r3, #4]
 8007aec:	1809      	addeq	r1, r1, r0
 8007aee:	6021      	streq	r1, [r4, #0]
 8007af0:	e7ed      	b.n	8007ace <_free_r+0x1e>
 8007af2:	461a      	mov	r2, r3
 8007af4:	685b      	ldr	r3, [r3, #4]
 8007af6:	b10b      	cbz	r3, 8007afc <_free_r+0x4c>
 8007af8:	42a3      	cmp	r3, r4
 8007afa:	d9fa      	bls.n	8007af2 <_free_r+0x42>
 8007afc:	6811      	ldr	r1, [r2, #0]
 8007afe:	1850      	adds	r0, r2, r1
 8007b00:	42a0      	cmp	r0, r4
 8007b02:	d10b      	bne.n	8007b1c <_free_r+0x6c>
 8007b04:	6820      	ldr	r0, [r4, #0]
 8007b06:	4401      	add	r1, r0
 8007b08:	1850      	adds	r0, r2, r1
 8007b0a:	4283      	cmp	r3, r0
 8007b0c:	6011      	str	r1, [r2, #0]
 8007b0e:	d1e0      	bne.n	8007ad2 <_free_r+0x22>
 8007b10:	6818      	ldr	r0, [r3, #0]
 8007b12:	685b      	ldr	r3, [r3, #4]
 8007b14:	4408      	add	r0, r1
 8007b16:	6010      	str	r0, [r2, #0]
 8007b18:	6053      	str	r3, [r2, #4]
 8007b1a:	e7da      	b.n	8007ad2 <_free_r+0x22>
 8007b1c:	d902      	bls.n	8007b24 <_free_r+0x74>
 8007b1e:	230c      	movs	r3, #12
 8007b20:	602b      	str	r3, [r5, #0]
 8007b22:	e7d6      	b.n	8007ad2 <_free_r+0x22>
 8007b24:	6820      	ldr	r0, [r4, #0]
 8007b26:	1821      	adds	r1, r4, r0
 8007b28:	428b      	cmp	r3, r1
 8007b2a:	bf01      	itttt	eq
 8007b2c:	6819      	ldreq	r1, [r3, #0]
 8007b2e:	685b      	ldreq	r3, [r3, #4]
 8007b30:	1809      	addeq	r1, r1, r0
 8007b32:	6021      	streq	r1, [r4, #0]
 8007b34:	6063      	str	r3, [r4, #4]
 8007b36:	6054      	str	r4, [r2, #4]
 8007b38:	e7cb      	b.n	8007ad2 <_free_r+0x22>
 8007b3a:	bd38      	pop	{r3, r4, r5, pc}
 8007b3c:	20000760 	.word	0x20000760

08007b40 <malloc>:
 8007b40:	4b02      	ldr	r3, [pc, #8]	; (8007b4c <malloc+0xc>)
 8007b42:	4601      	mov	r1, r0
 8007b44:	6818      	ldr	r0, [r3, #0]
 8007b46:	f000 b823 	b.w	8007b90 <_malloc_r>
 8007b4a:	bf00      	nop
 8007b4c:	20000068 	.word	0x20000068

08007b50 <sbrk_aligned>:
 8007b50:	b570      	push	{r4, r5, r6, lr}
 8007b52:	4e0e      	ldr	r6, [pc, #56]	; (8007b8c <sbrk_aligned+0x3c>)
 8007b54:	460c      	mov	r4, r1
 8007b56:	6831      	ldr	r1, [r6, #0]
 8007b58:	4605      	mov	r5, r0
 8007b5a:	b911      	cbnz	r1, 8007b62 <sbrk_aligned+0x12>
 8007b5c:	f001 fe0c 	bl	8009778 <_sbrk_r>
 8007b60:	6030      	str	r0, [r6, #0]
 8007b62:	4621      	mov	r1, r4
 8007b64:	4628      	mov	r0, r5
 8007b66:	f001 fe07 	bl	8009778 <_sbrk_r>
 8007b6a:	1c43      	adds	r3, r0, #1
 8007b6c:	d00a      	beq.n	8007b84 <sbrk_aligned+0x34>
 8007b6e:	1cc4      	adds	r4, r0, #3
 8007b70:	f024 0403 	bic.w	r4, r4, #3
 8007b74:	42a0      	cmp	r0, r4
 8007b76:	d007      	beq.n	8007b88 <sbrk_aligned+0x38>
 8007b78:	1a21      	subs	r1, r4, r0
 8007b7a:	4628      	mov	r0, r5
 8007b7c:	f001 fdfc 	bl	8009778 <_sbrk_r>
 8007b80:	3001      	adds	r0, #1
 8007b82:	d101      	bne.n	8007b88 <sbrk_aligned+0x38>
 8007b84:	f04f 34ff 	mov.w	r4, #4294967295
 8007b88:	4620      	mov	r0, r4
 8007b8a:	bd70      	pop	{r4, r5, r6, pc}
 8007b8c:	20000764 	.word	0x20000764

08007b90 <_malloc_r>:
 8007b90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b94:	1ccd      	adds	r5, r1, #3
 8007b96:	f025 0503 	bic.w	r5, r5, #3
 8007b9a:	3508      	adds	r5, #8
 8007b9c:	2d0c      	cmp	r5, #12
 8007b9e:	bf38      	it	cc
 8007ba0:	250c      	movcc	r5, #12
 8007ba2:	2d00      	cmp	r5, #0
 8007ba4:	4607      	mov	r7, r0
 8007ba6:	db01      	blt.n	8007bac <_malloc_r+0x1c>
 8007ba8:	42a9      	cmp	r1, r5
 8007baa:	d905      	bls.n	8007bb8 <_malloc_r+0x28>
 8007bac:	230c      	movs	r3, #12
 8007bae:	2600      	movs	r6, #0
 8007bb0:	603b      	str	r3, [r7, #0]
 8007bb2:	4630      	mov	r0, r6
 8007bb4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007bb8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007c8c <_malloc_r+0xfc>
 8007bbc:	f000 f868 	bl	8007c90 <__malloc_lock>
 8007bc0:	f8d8 3000 	ldr.w	r3, [r8]
 8007bc4:	461c      	mov	r4, r3
 8007bc6:	bb5c      	cbnz	r4, 8007c20 <_malloc_r+0x90>
 8007bc8:	4629      	mov	r1, r5
 8007bca:	4638      	mov	r0, r7
 8007bcc:	f7ff ffc0 	bl	8007b50 <sbrk_aligned>
 8007bd0:	1c43      	adds	r3, r0, #1
 8007bd2:	4604      	mov	r4, r0
 8007bd4:	d155      	bne.n	8007c82 <_malloc_r+0xf2>
 8007bd6:	f8d8 4000 	ldr.w	r4, [r8]
 8007bda:	4626      	mov	r6, r4
 8007bdc:	2e00      	cmp	r6, #0
 8007bde:	d145      	bne.n	8007c6c <_malloc_r+0xdc>
 8007be0:	2c00      	cmp	r4, #0
 8007be2:	d048      	beq.n	8007c76 <_malloc_r+0xe6>
 8007be4:	6823      	ldr	r3, [r4, #0]
 8007be6:	4631      	mov	r1, r6
 8007be8:	4638      	mov	r0, r7
 8007bea:	eb04 0903 	add.w	r9, r4, r3
 8007bee:	f001 fdc3 	bl	8009778 <_sbrk_r>
 8007bf2:	4581      	cmp	r9, r0
 8007bf4:	d13f      	bne.n	8007c76 <_malloc_r+0xe6>
 8007bf6:	6821      	ldr	r1, [r4, #0]
 8007bf8:	4638      	mov	r0, r7
 8007bfa:	1a6d      	subs	r5, r5, r1
 8007bfc:	4629      	mov	r1, r5
 8007bfe:	f7ff ffa7 	bl	8007b50 <sbrk_aligned>
 8007c02:	3001      	adds	r0, #1
 8007c04:	d037      	beq.n	8007c76 <_malloc_r+0xe6>
 8007c06:	6823      	ldr	r3, [r4, #0]
 8007c08:	442b      	add	r3, r5
 8007c0a:	6023      	str	r3, [r4, #0]
 8007c0c:	f8d8 3000 	ldr.w	r3, [r8]
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d038      	beq.n	8007c86 <_malloc_r+0xf6>
 8007c14:	685a      	ldr	r2, [r3, #4]
 8007c16:	42a2      	cmp	r2, r4
 8007c18:	d12b      	bne.n	8007c72 <_malloc_r+0xe2>
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	605a      	str	r2, [r3, #4]
 8007c1e:	e00f      	b.n	8007c40 <_malloc_r+0xb0>
 8007c20:	6822      	ldr	r2, [r4, #0]
 8007c22:	1b52      	subs	r2, r2, r5
 8007c24:	d41f      	bmi.n	8007c66 <_malloc_r+0xd6>
 8007c26:	2a0b      	cmp	r2, #11
 8007c28:	d917      	bls.n	8007c5a <_malloc_r+0xca>
 8007c2a:	1961      	adds	r1, r4, r5
 8007c2c:	42a3      	cmp	r3, r4
 8007c2e:	6025      	str	r5, [r4, #0]
 8007c30:	bf18      	it	ne
 8007c32:	6059      	strne	r1, [r3, #4]
 8007c34:	6863      	ldr	r3, [r4, #4]
 8007c36:	bf08      	it	eq
 8007c38:	f8c8 1000 	streq.w	r1, [r8]
 8007c3c:	5162      	str	r2, [r4, r5]
 8007c3e:	604b      	str	r3, [r1, #4]
 8007c40:	4638      	mov	r0, r7
 8007c42:	f104 060b 	add.w	r6, r4, #11
 8007c46:	f000 f829 	bl	8007c9c <__malloc_unlock>
 8007c4a:	f026 0607 	bic.w	r6, r6, #7
 8007c4e:	1d23      	adds	r3, r4, #4
 8007c50:	1af2      	subs	r2, r6, r3
 8007c52:	d0ae      	beq.n	8007bb2 <_malloc_r+0x22>
 8007c54:	1b9b      	subs	r3, r3, r6
 8007c56:	50a3      	str	r3, [r4, r2]
 8007c58:	e7ab      	b.n	8007bb2 <_malloc_r+0x22>
 8007c5a:	42a3      	cmp	r3, r4
 8007c5c:	6862      	ldr	r2, [r4, #4]
 8007c5e:	d1dd      	bne.n	8007c1c <_malloc_r+0x8c>
 8007c60:	f8c8 2000 	str.w	r2, [r8]
 8007c64:	e7ec      	b.n	8007c40 <_malloc_r+0xb0>
 8007c66:	4623      	mov	r3, r4
 8007c68:	6864      	ldr	r4, [r4, #4]
 8007c6a:	e7ac      	b.n	8007bc6 <_malloc_r+0x36>
 8007c6c:	4634      	mov	r4, r6
 8007c6e:	6876      	ldr	r6, [r6, #4]
 8007c70:	e7b4      	b.n	8007bdc <_malloc_r+0x4c>
 8007c72:	4613      	mov	r3, r2
 8007c74:	e7cc      	b.n	8007c10 <_malloc_r+0x80>
 8007c76:	230c      	movs	r3, #12
 8007c78:	4638      	mov	r0, r7
 8007c7a:	603b      	str	r3, [r7, #0]
 8007c7c:	f000 f80e 	bl	8007c9c <__malloc_unlock>
 8007c80:	e797      	b.n	8007bb2 <_malloc_r+0x22>
 8007c82:	6025      	str	r5, [r4, #0]
 8007c84:	e7dc      	b.n	8007c40 <_malloc_r+0xb0>
 8007c86:	605b      	str	r3, [r3, #4]
 8007c88:	deff      	udf	#255	; 0xff
 8007c8a:	bf00      	nop
 8007c8c:	20000760 	.word	0x20000760

08007c90 <__malloc_lock>:
 8007c90:	4801      	ldr	r0, [pc, #4]	; (8007c98 <__malloc_lock+0x8>)
 8007c92:	f7ff b88a 	b.w	8006daa <__retarget_lock_acquire_recursive>
 8007c96:	bf00      	nop
 8007c98:	2000075c 	.word	0x2000075c

08007c9c <__malloc_unlock>:
 8007c9c:	4801      	ldr	r0, [pc, #4]	; (8007ca4 <__malloc_unlock+0x8>)
 8007c9e:	f7ff b885 	b.w	8006dac <__retarget_lock_release_recursive>
 8007ca2:	bf00      	nop
 8007ca4:	2000075c 	.word	0x2000075c

08007ca8 <_Balloc>:
 8007ca8:	b570      	push	{r4, r5, r6, lr}
 8007caa:	69c6      	ldr	r6, [r0, #28]
 8007cac:	4604      	mov	r4, r0
 8007cae:	460d      	mov	r5, r1
 8007cb0:	b976      	cbnz	r6, 8007cd0 <_Balloc+0x28>
 8007cb2:	2010      	movs	r0, #16
 8007cb4:	f7ff ff44 	bl	8007b40 <malloc>
 8007cb8:	4602      	mov	r2, r0
 8007cba:	61e0      	str	r0, [r4, #28]
 8007cbc:	b920      	cbnz	r0, 8007cc8 <_Balloc+0x20>
 8007cbe:	216b      	movs	r1, #107	; 0x6b
 8007cc0:	4b17      	ldr	r3, [pc, #92]	; (8007d20 <_Balloc+0x78>)
 8007cc2:	4818      	ldr	r0, [pc, #96]	; (8007d24 <_Balloc+0x7c>)
 8007cc4:	f001 fd7c 	bl	80097c0 <__assert_func>
 8007cc8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007ccc:	6006      	str	r6, [r0, #0]
 8007cce:	60c6      	str	r6, [r0, #12]
 8007cd0:	69e6      	ldr	r6, [r4, #28]
 8007cd2:	68f3      	ldr	r3, [r6, #12]
 8007cd4:	b183      	cbz	r3, 8007cf8 <_Balloc+0x50>
 8007cd6:	69e3      	ldr	r3, [r4, #28]
 8007cd8:	68db      	ldr	r3, [r3, #12]
 8007cda:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007cde:	b9b8      	cbnz	r0, 8007d10 <_Balloc+0x68>
 8007ce0:	2101      	movs	r1, #1
 8007ce2:	fa01 f605 	lsl.w	r6, r1, r5
 8007ce6:	1d72      	adds	r2, r6, #5
 8007ce8:	4620      	mov	r0, r4
 8007cea:	0092      	lsls	r2, r2, #2
 8007cec:	f001 fd86 	bl	80097fc <_calloc_r>
 8007cf0:	b160      	cbz	r0, 8007d0c <_Balloc+0x64>
 8007cf2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007cf6:	e00e      	b.n	8007d16 <_Balloc+0x6e>
 8007cf8:	2221      	movs	r2, #33	; 0x21
 8007cfa:	2104      	movs	r1, #4
 8007cfc:	4620      	mov	r0, r4
 8007cfe:	f001 fd7d 	bl	80097fc <_calloc_r>
 8007d02:	69e3      	ldr	r3, [r4, #28]
 8007d04:	60f0      	str	r0, [r6, #12]
 8007d06:	68db      	ldr	r3, [r3, #12]
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d1e4      	bne.n	8007cd6 <_Balloc+0x2e>
 8007d0c:	2000      	movs	r0, #0
 8007d0e:	bd70      	pop	{r4, r5, r6, pc}
 8007d10:	6802      	ldr	r2, [r0, #0]
 8007d12:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007d16:	2300      	movs	r3, #0
 8007d18:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007d1c:	e7f7      	b.n	8007d0e <_Balloc+0x66>
 8007d1e:	bf00      	nop
 8007d20:	0800b6b4 	.word	0x0800b6b4
 8007d24:	0800b734 	.word	0x0800b734

08007d28 <_Bfree>:
 8007d28:	b570      	push	{r4, r5, r6, lr}
 8007d2a:	69c6      	ldr	r6, [r0, #28]
 8007d2c:	4605      	mov	r5, r0
 8007d2e:	460c      	mov	r4, r1
 8007d30:	b976      	cbnz	r6, 8007d50 <_Bfree+0x28>
 8007d32:	2010      	movs	r0, #16
 8007d34:	f7ff ff04 	bl	8007b40 <malloc>
 8007d38:	4602      	mov	r2, r0
 8007d3a:	61e8      	str	r0, [r5, #28]
 8007d3c:	b920      	cbnz	r0, 8007d48 <_Bfree+0x20>
 8007d3e:	218f      	movs	r1, #143	; 0x8f
 8007d40:	4b08      	ldr	r3, [pc, #32]	; (8007d64 <_Bfree+0x3c>)
 8007d42:	4809      	ldr	r0, [pc, #36]	; (8007d68 <_Bfree+0x40>)
 8007d44:	f001 fd3c 	bl	80097c0 <__assert_func>
 8007d48:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007d4c:	6006      	str	r6, [r0, #0]
 8007d4e:	60c6      	str	r6, [r0, #12]
 8007d50:	b13c      	cbz	r4, 8007d62 <_Bfree+0x3a>
 8007d52:	69eb      	ldr	r3, [r5, #28]
 8007d54:	6862      	ldr	r2, [r4, #4]
 8007d56:	68db      	ldr	r3, [r3, #12]
 8007d58:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007d5c:	6021      	str	r1, [r4, #0]
 8007d5e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007d62:	bd70      	pop	{r4, r5, r6, pc}
 8007d64:	0800b6b4 	.word	0x0800b6b4
 8007d68:	0800b734 	.word	0x0800b734

08007d6c <__multadd>:
 8007d6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d70:	4607      	mov	r7, r0
 8007d72:	460c      	mov	r4, r1
 8007d74:	461e      	mov	r6, r3
 8007d76:	2000      	movs	r0, #0
 8007d78:	690d      	ldr	r5, [r1, #16]
 8007d7a:	f101 0c14 	add.w	ip, r1, #20
 8007d7e:	f8dc 3000 	ldr.w	r3, [ip]
 8007d82:	3001      	adds	r0, #1
 8007d84:	b299      	uxth	r1, r3
 8007d86:	fb02 6101 	mla	r1, r2, r1, r6
 8007d8a:	0c1e      	lsrs	r6, r3, #16
 8007d8c:	0c0b      	lsrs	r3, r1, #16
 8007d8e:	fb02 3306 	mla	r3, r2, r6, r3
 8007d92:	b289      	uxth	r1, r1
 8007d94:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007d98:	4285      	cmp	r5, r0
 8007d9a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007d9e:	f84c 1b04 	str.w	r1, [ip], #4
 8007da2:	dcec      	bgt.n	8007d7e <__multadd+0x12>
 8007da4:	b30e      	cbz	r6, 8007dea <__multadd+0x7e>
 8007da6:	68a3      	ldr	r3, [r4, #8]
 8007da8:	42ab      	cmp	r3, r5
 8007daa:	dc19      	bgt.n	8007de0 <__multadd+0x74>
 8007dac:	6861      	ldr	r1, [r4, #4]
 8007dae:	4638      	mov	r0, r7
 8007db0:	3101      	adds	r1, #1
 8007db2:	f7ff ff79 	bl	8007ca8 <_Balloc>
 8007db6:	4680      	mov	r8, r0
 8007db8:	b928      	cbnz	r0, 8007dc6 <__multadd+0x5a>
 8007dba:	4602      	mov	r2, r0
 8007dbc:	21ba      	movs	r1, #186	; 0xba
 8007dbe:	4b0c      	ldr	r3, [pc, #48]	; (8007df0 <__multadd+0x84>)
 8007dc0:	480c      	ldr	r0, [pc, #48]	; (8007df4 <__multadd+0x88>)
 8007dc2:	f001 fcfd 	bl	80097c0 <__assert_func>
 8007dc6:	6922      	ldr	r2, [r4, #16]
 8007dc8:	f104 010c 	add.w	r1, r4, #12
 8007dcc:	3202      	adds	r2, #2
 8007dce:	0092      	lsls	r2, r2, #2
 8007dd0:	300c      	adds	r0, #12
 8007dd2:	f001 fce1 	bl	8009798 <memcpy>
 8007dd6:	4621      	mov	r1, r4
 8007dd8:	4638      	mov	r0, r7
 8007dda:	f7ff ffa5 	bl	8007d28 <_Bfree>
 8007dde:	4644      	mov	r4, r8
 8007de0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007de4:	3501      	adds	r5, #1
 8007de6:	615e      	str	r6, [r3, #20]
 8007de8:	6125      	str	r5, [r4, #16]
 8007dea:	4620      	mov	r0, r4
 8007dec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007df0:	0800b723 	.word	0x0800b723
 8007df4:	0800b734 	.word	0x0800b734

08007df8 <__s2b>:
 8007df8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007dfc:	4615      	mov	r5, r2
 8007dfe:	2209      	movs	r2, #9
 8007e00:	461f      	mov	r7, r3
 8007e02:	3308      	adds	r3, #8
 8007e04:	460c      	mov	r4, r1
 8007e06:	fb93 f3f2 	sdiv	r3, r3, r2
 8007e0a:	4606      	mov	r6, r0
 8007e0c:	2201      	movs	r2, #1
 8007e0e:	2100      	movs	r1, #0
 8007e10:	429a      	cmp	r2, r3
 8007e12:	db09      	blt.n	8007e28 <__s2b+0x30>
 8007e14:	4630      	mov	r0, r6
 8007e16:	f7ff ff47 	bl	8007ca8 <_Balloc>
 8007e1a:	b940      	cbnz	r0, 8007e2e <__s2b+0x36>
 8007e1c:	4602      	mov	r2, r0
 8007e1e:	21d3      	movs	r1, #211	; 0xd3
 8007e20:	4b18      	ldr	r3, [pc, #96]	; (8007e84 <__s2b+0x8c>)
 8007e22:	4819      	ldr	r0, [pc, #100]	; (8007e88 <__s2b+0x90>)
 8007e24:	f001 fccc 	bl	80097c0 <__assert_func>
 8007e28:	0052      	lsls	r2, r2, #1
 8007e2a:	3101      	adds	r1, #1
 8007e2c:	e7f0      	b.n	8007e10 <__s2b+0x18>
 8007e2e:	9b08      	ldr	r3, [sp, #32]
 8007e30:	2d09      	cmp	r5, #9
 8007e32:	6143      	str	r3, [r0, #20]
 8007e34:	f04f 0301 	mov.w	r3, #1
 8007e38:	6103      	str	r3, [r0, #16]
 8007e3a:	dd16      	ble.n	8007e6a <__s2b+0x72>
 8007e3c:	f104 0909 	add.w	r9, r4, #9
 8007e40:	46c8      	mov	r8, r9
 8007e42:	442c      	add	r4, r5
 8007e44:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007e48:	4601      	mov	r1, r0
 8007e4a:	220a      	movs	r2, #10
 8007e4c:	4630      	mov	r0, r6
 8007e4e:	3b30      	subs	r3, #48	; 0x30
 8007e50:	f7ff ff8c 	bl	8007d6c <__multadd>
 8007e54:	45a0      	cmp	r8, r4
 8007e56:	d1f5      	bne.n	8007e44 <__s2b+0x4c>
 8007e58:	f1a5 0408 	sub.w	r4, r5, #8
 8007e5c:	444c      	add	r4, r9
 8007e5e:	1b2d      	subs	r5, r5, r4
 8007e60:	1963      	adds	r3, r4, r5
 8007e62:	42bb      	cmp	r3, r7
 8007e64:	db04      	blt.n	8007e70 <__s2b+0x78>
 8007e66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e6a:	2509      	movs	r5, #9
 8007e6c:	340a      	adds	r4, #10
 8007e6e:	e7f6      	b.n	8007e5e <__s2b+0x66>
 8007e70:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007e74:	4601      	mov	r1, r0
 8007e76:	220a      	movs	r2, #10
 8007e78:	4630      	mov	r0, r6
 8007e7a:	3b30      	subs	r3, #48	; 0x30
 8007e7c:	f7ff ff76 	bl	8007d6c <__multadd>
 8007e80:	e7ee      	b.n	8007e60 <__s2b+0x68>
 8007e82:	bf00      	nop
 8007e84:	0800b723 	.word	0x0800b723
 8007e88:	0800b734 	.word	0x0800b734

08007e8c <__hi0bits>:
 8007e8c:	0c02      	lsrs	r2, r0, #16
 8007e8e:	0412      	lsls	r2, r2, #16
 8007e90:	4603      	mov	r3, r0
 8007e92:	b9ca      	cbnz	r2, 8007ec8 <__hi0bits+0x3c>
 8007e94:	0403      	lsls	r3, r0, #16
 8007e96:	2010      	movs	r0, #16
 8007e98:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007e9c:	bf04      	itt	eq
 8007e9e:	021b      	lsleq	r3, r3, #8
 8007ea0:	3008      	addeq	r0, #8
 8007ea2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007ea6:	bf04      	itt	eq
 8007ea8:	011b      	lsleq	r3, r3, #4
 8007eaa:	3004      	addeq	r0, #4
 8007eac:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007eb0:	bf04      	itt	eq
 8007eb2:	009b      	lsleq	r3, r3, #2
 8007eb4:	3002      	addeq	r0, #2
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	db05      	blt.n	8007ec6 <__hi0bits+0x3a>
 8007eba:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8007ebe:	f100 0001 	add.w	r0, r0, #1
 8007ec2:	bf08      	it	eq
 8007ec4:	2020      	moveq	r0, #32
 8007ec6:	4770      	bx	lr
 8007ec8:	2000      	movs	r0, #0
 8007eca:	e7e5      	b.n	8007e98 <__hi0bits+0xc>

08007ecc <__lo0bits>:
 8007ecc:	6803      	ldr	r3, [r0, #0]
 8007ece:	4602      	mov	r2, r0
 8007ed0:	f013 0007 	ands.w	r0, r3, #7
 8007ed4:	d00b      	beq.n	8007eee <__lo0bits+0x22>
 8007ed6:	07d9      	lsls	r1, r3, #31
 8007ed8:	d421      	bmi.n	8007f1e <__lo0bits+0x52>
 8007eda:	0798      	lsls	r0, r3, #30
 8007edc:	bf49      	itett	mi
 8007ede:	085b      	lsrmi	r3, r3, #1
 8007ee0:	089b      	lsrpl	r3, r3, #2
 8007ee2:	2001      	movmi	r0, #1
 8007ee4:	6013      	strmi	r3, [r2, #0]
 8007ee6:	bf5c      	itt	pl
 8007ee8:	2002      	movpl	r0, #2
 8007eea:	6013      	strpl	r3, [r2, #0]
 8007eec:	4770      	bx	lr
 8007eee:	b299      	uxth	r1, r3
 8007ef0:	b909      	cbnz	r1, 8007ef6 <__lo0bits+0x2a>
 8007ef2:	2010      	movs	r0, #16
 8007ef4:	0c1b      	lsrs	r3, r3, #16
 8007ef6:	b2d9      	uxtb	r1, r3
 8007ef8:	b909      	cbnz	r1, 8007efe <__lo0bits+0x32>
 8007efa:	3008      	adds	r0, #8
 8007efc:	0a1b      	lsrs	r3, r3, #8
 8007efe:	0719      	lsls	r1, r3, #28
 8007f00:	bf04      	itt	eq
 8007f02:	091b      	lsreq	r3, r3, #4
 8007f04:	3004      	addeq	r0, #4
 8007f06:	0799      	lsls	r1, r3, #30
 8007f08:	bf04      	itt	eq
 8007f0a:	089b      	lsreq	r3, r3, #2
 8007f0c:	3002      	addeq	r0, #2
 8007f0e:	07d9      	lsls	r1, r3, #31
 8007f10:	d403      	bmi.n	8007f1a <__lo0bits+0x4e>
 8007f12:	085b      	lsrs	r3, r3, #1
 8007f14:	f100 0001 	add.w	r0, r0, #1
 8007f18:	d003      	beq.n	8007f22 <__lo0bits+0x56>
 8007f1a:	6013      	str	r3, [r2, #0]
 8007f1c:	4770      	bx	lr
 8007f1e:	2000      	movs	r0, #0
 8007f20:	4770      	bx	lr
 8007f22:	2020      	movs	r0, #32
 8007f24:	4770      	bx	lr
	...

08007f28 <__i2b>:
 8007f28:	b510      	push	{r4, lr}
 8007f2a:	460c      	mov	r4, r1
 8007f2c:	2101      	movs	r1, #1
 8007f2e:	f7ff febb 	bl	8007ca8 <_Balloc>
 8007f32:	4602      	mov	r2, r0
 8007f34:	b928      	cbnz	r0, 8007f42 <__i2b+0x1a>
 8007f36:	f240 1145 	movw	r1, #325	; 0x145
 8007f3a:	4b04      	ldr	r3, [pc, #16]	; (8007f4c <__i2b+0x24>)
 8007f3c:	4804      	ldr	r0, [pc, #16]	; (8007f50 <__i2b+0x28>)
 8007f3e:	f001 fc3f 	bl	80097c0 <__assert_func>
 8007f42:	2301      	movs	r3, #1
 8007f44:	6144      	str	r4, [r0, #20]
 8007f46:	6103      	str	r3, [r0, #16]
 8007f48:	bd10      	pop	{r4, pc}
 8007f4a:	bf00      	nop
 8007f4c:	0800b723 	.word	0x0800b723
 8007f50:	0800b734 	.word	0x0800b734

08007f54 <__multiply>:
 8007f54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f58:	4691      	mov	r9, r2
 8007f5a:	690a      	ldr	r2, [r1, #16]
 8007f5c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007f60:	460c      	mov	r4, r1
 8007f62:	429a      	cmp	r2, r3
 8007f64:	bfbe      	ittt	lt
 8007f66:	460b      	movlt	r3, r1
 8007f68:	464c      	movlt	r4, r9
 8007f6a:	4699      	movlt	r9, r3
 8007f6c:	6927      	ldr	r7, [r4, #16]
 8007f6e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007f72:	68a3      	ldr	r3, [r4, #8]
 8007f74:	6861      	ldr	r1, [r4, #4]
 8007f76:	eb07 060a 	add.w	r6, r7, sl
 8007f7a:	42b3      	cmp	r3, r6
 8007f7c:	b085      	sub	sp, #20
 8007f7e:	bfb8      	it	lt
 8007f80:	3101      	addlt	r1, #1
 8007f82:	f7ff fe91 	bl	8007ca8 <_Balloc>
 8007f86:	b930      	cbnz	r0, 8007f96 <__multiply+0x42>
 8007f88:	4602      	mov	r2, r0
 8007f8a:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8007f8e:	4b43      	ldr	r3, [pc, #268]	; (800809c <__multiply+0x148>)
 8007f90:	4843      	ldr	r0, [pc, #268]	; (80080a0 <__multiply+0x14c>)
 8007f92:	f001 fc15 	bl	80097c0 <__assert_func>
 8007f96:	f100 0514 	add.w	r5, r0, #20
 8007f9a:	462b      	mov	r3, r5
 8007f9c:	2200      	movs	r2, #0
 8007f9e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007fa2:	4543      	cmp	r3, r8
 8007fa4:	d321      	bcc.n	8007fea <__multiply+0x96>
 8007fa6:	f104 0314 	add.w	r3, r4, #20
 8007faa:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007fae:	f109 0314 	add.w	r3, r9, #20
 8007fb2:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007fb6:	9202      	str	r2, [sp, #8]
 8007fb8:	1b3a      	subs	r2, r7, r4
 8007fba:	3a15      	subs	r2, #21
 8007fbc:	f022 0203 	bic.w	r2, r2, #3
 8007fc0:	3204      	adds	r2, #4
 8007fc2:	f104 0115 	add.w	r1, r4, #21
 8007fc6:	428f      	cmp	r7, r1
 8007fc8:	bf38      	it	cc
 8007fca:	2204      	movcc	r2, #4
 8007fcc:	9201      	str	r2, [sp, #4]
 8007fce:	9a02      	ldr	r2, [sp, #8]
 8007fd0:	9303      	str	r3, [sp, #12]
 8007fd2:	429a      	cmp	r2, r3
 8007fd4:	d80c      	bhi.n	8007ff0 <__multiply+0x9c>
 8007fd6:	2e00      	cmp	r6, #0
 8007fd8:	dd03      	ble.n	8007fe2 <__multiply+0x8e>
 8007fda:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d05a      	beq.n	8008098 <__multiply+0x144>
 8007fe2:	6106      	str	r6, [r0, #16]
 8007fe4:	b005      	add	sp, #20
 8007fe6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fea:	f843 2b04 	str.w	r2, [r3], #4
 8007fee:	e7d8      	b.n	8007fa2 <__multiply+0x4e>
 8007ff0:	f8b3 a000 	ldrh.w	sl, [r3]
 8007ff4:	f1ba 0f00 	cmp.w	sl, #0
 8007ff8:	d023      	beq.n	8008042 <__multiply+0xee>
 8007ffa:	46a9      	mov	r9, r5
 8007ffc:	f04f 0c00 	mov.w	ip, #0
 8008000:	f104 0e14 	add.w	lr, r4, #20
 8008004:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008008:	f8d9 1000 	ldr.w	r1, [r9]
 800800c:	fa1f fb82 	uxth.w	fp, r2
 8008010:	b289      	uxth	r1, r1
 8008012:	fb0a 110b 	mla	r1, sl, fp, r1
 8008016:	4461      	add	r1, ip
 8008018:	f8d9 c000 	ldr.w	ip, [r9]
 800801c:	0c12      	lsrs	r2, r2, #16
 800801e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8008022:	fb0a c202 	mla	r2, sl, r2, ip
 8008026:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800802a:	b289      	uxth	r1, r1
 800802c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008030:	4577      	cmp	r7, lr
 8008032:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008036:	f849 1b04 	str.w	r1, [r9], #4
 800803a:	d8e3      	bhi.n	8008004 <__multiply+0xb0>
 800803c:	9a01      	ldr	r2, [sp, #4]
 800803e:	f845 c002 	str.w	ip, [r5, r2]
 8008042:	9a03      	ldr	r2, [sp, #12]
 8008044:	3304      	adds	r3, #4
 8008046:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800804a:	f1b9 0f00 	cmp.w	r9, #0
 800804e:	d021      	beq.n	8008094 <__multiply+0x140>
 8008050:	46ae      	mov	lr, r5
 8008052:	f04f 0a00 	mov.w	sl, #0
 8008056:	6829      	ldr	r1, [r5, #0]
 8008058:	f104 0c14 	add.w	ip, r4, #20
 800805c:	f8bc b000 	ldrh.w	fp, [ip]
 8008060:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008064:	b289      	uxth	r1, r1
 8008066:	fb09 220b 	mla	r2, r9, fp, r2
 800806a:	4452      	add	r2, sl
 800806c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008070:	f84e 1b04 	str.w	r1, [lr], #4
 8008074:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008078:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800807c:	f8be 1000 	ldrh.w	r1, [lr]
 8008080:	4567      	cmp	r7, ip
 8008082:	fb09 110a 	mla	r1, r9, sl, r1
 8008086:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800808a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800808e:	d8e5      	bhi.n	800805c <__multiply+0x108>
 8008090:	9a01      	ldr	r2, [sp, #4]
 8008092:	50a9      	str	r1, [r5, r2]
 8008094:	3504      	adds	r5, #4
 8008096:	e79a      	b.n	8007fce <__multiply+0x7a>
 8008098:	3e01      	subs	r6, #1
 800809a:	e79c      	b.n	8007fd6 <__multiply+0x82>
 800809c:	0800b723 	.word	0x0800b723
 80080a0:	0800b734 	.word	0x0800b734

080080a4 <__pow5mult>:
 80080a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80080a8:	4615      	mov	r5, r2
 80080aa:	f012 0203 	ands.w	r2, r2, #3
 80080ae:	4606      	mov	r6, r0
 80080b0:	460f      	mov	r7, r1
 80080b2:	d007      	beq.n	80080c4 <__pow5mult+0x20>
 80080b4:	4c25      	ldr	r4, [pc, #148]	; (800814c <__pow5mult+0xa8>)
 80080b6:	3a01      	subs	r2, #1
 80080b8:	2300      	movs	r3, #0
 80080ba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80080be:	f7ff fe55 	bl	8007d6c <__multadd>
 80080c2:	4607      	mov	r7, r0
 80080c4:	10ad      	asrs	r5, r5, #2
 80080c6:	d03d      	beq.n	8008144 <__pow5mult+0xa0>
 80080c8:	69f4      	ldr	r4, [r6, #28]
 80080ca:	b97c      	cbnz	r4, 80080ec <__pow5mult+0x48>
 80080cc:	2010      	movs	r0, #16
 80080ce:	f7ff fd37 	bl	8007b40 <malloc>
 80080d2:	4602      	mov	r2, r0
 80080d4:	61f0      	str	r0, [r6, #28]
 80080d6:	b928      	cbnz	r0, 80080e4 <__pow5mult+0x40>
 80080d8:	f240 11b3 	movw	r1, #435	; 0x1b3
 80080dc:	4b1c      	ldr	r3, [pc, #112]	; (8008150 <__pow5mult+0xac>)
 80080de:	481d      	ldr	r0, [pc, #116]	; (8008154 <__pow5mult+0xb0>)
 80080e0:	f001 fb6e 	bl	80097c0 <__assert_func>
 80080e4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80080e8:	6004      	str	r4, [r0, #0]
 80080ea:	60c4      	str	r4, [r0, #12]
 80080ec:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80080f0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80080f4:	b94c      	cbnz	r4, 800810a <__pow5mult+0x66>
 80080f6:	f240 2171 	movw	r1, #625	; 0x271
 80080fa:	4630      	mov	r0, r6
 80080fc:	f7ff ff14 	bl	8007f28 <__i2b>
 8008100:	2300      	movs	r3, #0
 8008102:	4604      	mov	r4, r0
 8008104:	f8c8 0008 	str.w	r0, [r8, #8]
 8008108:	6003      	str	r3, [r0, #0]
 800810a:	f04f 0900 	mov.w	r9, #0
 800810e:	07eb      	lsls	r3, r5, #31
 8008110:	d50a      	bpl.n	8008128 <__pow5mult+0x84>
 8008112:	4639      	mov	r1, r7
 8008114:	4622      	mov	r2, r4
 8008116:	4630      	mov	r0, r6
 8008118:	f7ff ff1c 	bl	8007f54 <__multiply>
 800811c:	4680      	mov	r8, r0
 800811e:	4639      	mov	r1, r7
 8008120:	4630      	mov	r0, r6
 8008122:	f7ff fe01 	bl	8007d28 <_Bfree>
 8008126:	4647      	mov	r7, r8
 8008128:	106d      	asrs	r5, r5, #1
 800812a:	d00b      	beq.n	8008144 <__pow5mult+0xa0>
 800812c:	6820      	ldr	r0, [r4, #0]
 800812e:	b938      	cbnz	r0, 8008140 <__pow5mult+0x9c>
 8008130:	4622      	mov	r2, r4
 8008132:	4621      	mov	r1, r4
 8008134:	4630      	mov	r0, r6
 8008136:	f7ff ff0d 	bl	8007f54 <__multiply>
 800813a:	6020      	str	r0, [r4, #0]
 800813c:	f8c0 9000 	str.w	r9, [r0]
 8008140:	4604      	mov	r4, r0
 8008142:	e7e4      	b.n	800810e <__pow5mult+0x6a>
 8008144:	4638      	mov	r0, r7
 8008146:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800814a:	bf00      	nop
 800814c:	0800b880 	.word	0x0800b880
 8008150:	0800b6b4 	.word	0x0800b6b4
 8008154:	0800b734 	.word	0x0800b734

08008158 <__lshift>:
 8008158:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800815c:	460c      	mov	r4, r1
 800815e:	4607      	mov	r7, r0
 8008160:	4691      	mov	r9, r2
 8008162:	6923      	ldr	r3, [r4, #16]
 8008164:	6849      	ldr	r1, [r1, #4]
 8008166:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800816a:	68a3      	ldr	r3, [r4, #8]
 800816c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008170:	f108 0601 	add.w	r6, r8, #1
 8008174:	42b3      	cmp	r3, r6
 8008176:	db0b      	blt.n	8008190 <__lshift+0x38>
 8008178:	4638      	mov	r0, r7
 800817a:	f7ff fd95 	bl	8007ca8 <_Balloc>
 800817e:	4605      	mov	r5, r0
 8008180:	b948      	cbnz	r0, 8008196 <__lshift+0x3e>
 8008182:	4602      	mov	r2, r0
 8008184:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8008188:	4b27      	ldr	r3, [pc, #156]	; (8008228 <__lshift+0xd0>)
 800818a:	4828      	ldr	r0, [pc, #160]	; (800822c <__lshift+0xd4>)
 800818c:	f001 fb18 	bl	80097c0 <__assert_func>
 8008190:	3101      	adds	r1, #1
 8008192:	005b      	lsls	r3, r3, #1
 8008194:	e7ee      	b.n	8008174 <__lshift+0x1c>
 8008196:	2300      	movs	r3, #0
 8008198:	f100 0114 	add.w	r1, r0, #20
 800819c:	f100 0210 	add.w	r2, r0, #16
 80081a0:	4618      	mov	r0, r3
 80081a2:	4553      	cmp	r3, sl
 80081a4:	db33      	blt.n	800820e <__lshift+0xb6>
 80081a6:	6920      	ldr	r0, [r4, #16]
 80081a8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80081ac:	f104 0314 	add.w	r3, r4, #20
 80081b0:	f019 091f 	ands.w	r9, r9, #31
 80081b4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80081b8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80081bc:	d02b      	beq.n	8008216 <__lshift+0xbe>
 80081be:	468a      	mov	sl, r1
 80081c0:	2200      	movs	r2, #0
 80081c2:	f1c9 0e20 	rsb	lr, r9, #32
 80081c6:	6818      	ldr	r0, [r3, #0]
 80081c8:	fa00 f009 	lsl.w	r0, r0, r9
 80081cc:	4310      	orrs	r0, r2
 80081ce:	f84a 0b04 	str.w	r0, [sl], #4
 80081d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80081d6:	459c      	cmp	ip, r3
 80081d8:	fa22 f20e 	lsr.w	r2, r2, lr
 80081dc:	d8f3      	bhi.n	80081c6 <__lshift+0x6e>
 80081de:	ebac 0304 	sub.w	r3, ip, r4
 80081e2:	3b15      	subs	r3, #21
 80081e4:	f023 0303 	bic.w	r3, r3, #3
 80081e8:	3304      	adds	r3, #4
 80081ea:	f104 0015 	add.w	r0, r4, #21
 80081ee:	4584      	cmp	ip, r0
 80081f0:	bf38      	it	cc
 80081f2:	2304      	movcc	r3, #4
 80081f4:	50ca      	str	r2, [r1, r3]
 80081f6:	b10a      	cbz	r2, 80081fc <__lshift+0xa4>
 80081f8:	f108 0602 	add.w	r6, r8, #2
 80081fc:	3e01      	subs	r6, #1
 80081fe:	4638      	mov	r0, r7
 8008200:	4621      	mov	r1, r4
 8008202:	612e      	str	r6, [r5, #16]
 8008204:	f7ff fd90 	bl	8007d28 <_Bfree>
 8008208:	4628      	mov	r0, r5
 800820a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800820e:	f842 0f04 	str.w	r0, [r2, #4]!
 8008212:	3301      	adds	r3, #1
 8008214:	e7c5      	b.n	80081a2 <__lshift+0x4a>
 8008216:	3904      	subs	r1, #4
 8008218:	f853 2b04 	ldr.w	r2, [r3], #4
 800821c:	459c      	cmp	ip, r3
 800821e:	f841 2f04 	str.w	r2, [r1, #4]!
 8008222:	d8f9      	bhi.n	8008218 <__lshift+0xc0>
 8008224:	e7ea      	b.n	80081fc <__lshift+0xa4>
 8008226:	bf00      	nop
 8008228:	0800b723 	.word	0x0800b723
 800822c:	0800b734 	.word	0x0800b734

08008230 <__mcmp>:
 8008230:	4603      	mov	r3, r0
 8008232:	690a      	ldr	r2, [r1, #16]
 8008234:	6900      	ldr	r0, [r0, #16]
 8008236:	b530      	push	{r4, r5, lr}
 8008238:	1a80      	subs	r0, r0, r2
 800823a:	d10d      	bne.n	8008258 <__mcmp+0x28>
 800823c:	3314      	adds	r3, #20
 800823e:	3114      	adds	r1, #20
 8008240:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008244:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008248:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800824c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008250:	4295      	cmp	r5, r2
 8008252:	d002      	beq.n	800825a <__mcmp+0x2a>
 8008254:	d304      	bcc.n	8008260 <__mcmp+0x30>
 8008256:	2001      	movs	r0, #1
 8008258:	bd30      	pop	{r4, r5, pc}
 800825a:	42a3      	cmp	r3, r4
 800825c:	d3f4      	bcc.n	8008248 <__mcmp+0x18>
 800825e:	e7fb      	b.n	8008258 <__mcmp+0x28>
 8008260:	f04f 30ff 	mov.w	r0, #4294967295
 8008264:	e7f8      	b.n	8008258 <__mcmp+0x28>
	...

08008268 <__mdiff>:
 8008268:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800826c:	460d      	mov	r5, r1
 800826e:	4607      	mov	r7, r0
 8008270:	4611      	mov	r1, r2
 8008272:	4628      	mov	r0, r5
 8008274:	4614      	mov	r4, r2
 8008276:	f7ff ffdb 	bl	8008230 <__mcmp>
 800827a:	1e06      	subs	r6, r0, #0
 800827c:	d111      	bne.n	80082a2 <__mdiff+0x3a>
 800827e:	4631      	mov	r1, r6
 8008280:	4638      	mov	r0, r7
 8008282:	f7ff fd11 	bl	8007ca8 <_Balloc>
 8008286:	4602      	mov	r2, r0
 8008288:	b928      	cbnz	r0, 8008296 <__mdiff+0x2e>
 800828a:	f240 2137 	movw	r1, #567	; 0x237
 800828e:	4b3a      	ldr	r3, [pc, #232]	; (8008378 <__mdiff+0x110>)
 8008290:	483a      	ldr	r0, [pc, #232]	; (800837c <__mdiff+0x114>)
 8008292:	f001 fa95 	bl	80097c0 <__assert_func>
 8008296:	2301      	movs	r3, #1
 8008298:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800829c:	4610      	mov	r0, r2
 800829e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082a2:	bfa4      	itt	ge
 80082a4:	4623      	movge	r3, r4
 80082a6:	462c      	movge	r4, r5
 80082a8:	4638      	mov	r0, r7
 80082aa:	6861      	ldr	r1, [r4, #4]
 80082ac:	bfa6      	itte	ge
 80082ae:	461d      	movge	r5, r3
 80082b0:	2600      	movge	r6, #0
 80082b2:	2601      	movlt	r6, #1
 80082b4:	f7ff fcf8 	bl	8007ca8 <_Balloc>
 80082b8:	4602      	mov	r2, r0
 80082ba:	b918      	cbnz	r0, 80082c4 <__mdiff+0x5c>
 80082bc:	f240 2145 	movw	r1, #581	; 0x245
 80082c0:	4b2d      	ldr	r3, [pc, #180]	; (8008378 <__mdiff+0x110>)
 80082c2:	e7e5      	b.n	8008290 <__mdiff+0x28>
 80082c4:	f102 0814 	add.w	r8, r2, #20
 80082c8:	46c2      	mov	sl, r8
 80082ca:	f04f 0c00 	mov.w	ip, #0
 80082ce:	6927      	ldr	r7, [r4, #16]
 80082d0:	60c6      	str	r6, [r0, #12]
 80082d2:	692e      	ldr	r6, [r5, #16]
 80082d4:	f104 0014 	add.w	r0, r4, #20
 80082d8:	f105 0914 	add.w	r9, r5, #20
 80082dc:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 80082e0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80082e4:	3410      	adds	r4, #16
 80082e6:	f854 bf04 	ldr.w	fp, [r4, #4]!
 80082ea:	f859 3b04 	ldr.w	r3, [r9], #4
 80082ee:	fa1f f18b 	uxth.w	r1, fp
 80082f2:	4461      	add	r1, ip
 80082f4:	fa1f fc83 	uxth.w	ip, r3
 80082f8:	0c1b      	lsrs	r3, r3, #16
 80082fa:	eba1 010c 	sub.w	r1, r1, ip
 80082fe:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008302:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8008306:	b289      	uxth	r1, r1
 8008308:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800830c:	454e      	cmp	r6, r9
 800830e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8008312:	f84a 1b04 	str.w	r1, [sl], #4
 8008316:	d8e6      	bhi.n	80082e6 <__mdiff+0x7e>
 8008318:	1b73      	subs	r3, r6, r5
 800831a:	3b15      	subs	r3, #21
 800831c:	f023 0303 	bic.w	r3, r3, #3
 8008320:	3515      	adds	r5, #21
 8008322:	3304      	adds	r3, #4
 8008324:	42ae      	cmp	r6, r5
 8008326:	bf38      	it	cc
 8008328:	2304      	movcc	r3, #4
 800832a:	4418      	add	r0, r3
 800832c:	4443      	add	r3, r8
 800832e:	461e      	mov	r6, r3
 8008330:	4605      	mov	r5, r0
 8008332:	4575      	cmp	r5, lr
 8008334:	d30e      	bcc.n	8008354 <__mdiff+0xec>
 8008336:	f10e 0103 	add.w	r1, lr, #3
 800833a:	1a09      	subs	r1, r1, r0
 800833c:	f021 0103 	bic.w	r1, r1, #3
 8008340:	3803      	subs	r0, #3
 8008342:	4586      	cmp	lr, r0
 8008344:	bf38      	it	cc
 8008346:	2100      	movcc	r1, #0
 8008348:	440b      	add	r3, r1
 800834a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800834e:	b189      	cbz	r1, 8008374 <__mdiff+0x10c>
 8008350:	6117      	str	r7, [r2, #16]
 8008352:	e7a3      	b.n	800829c <__mdiff+0x34>
 8008354:	f855 8b04 	ldr.w	r8, [r5], #4
 8008358:	fa1f f188 	uxth.w	r1, r8
 800835c:	4461      	add	r1, ip
 800835e:	140c      	asrs	r4, r1, #16
 8008360:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008364:	b289      	uxth	r1, r1
 8008366:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800836a:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800836e:	f846 1b04 	str.w	r1, [r6], #4
 8008372:	e7de      	b.n	8008332 <__mdiff+0xca>
 8008374:	3f01      	subs	r7, #1
 8008376:	e7e8      	b.n	800834a <__mdiff+0xe2>
 8008378:	0800b723 	.word	0x0800b723
 800837c:	0800b734 	.word	0x0800b734

08008380 <__ulp>:
 8008380:	4b0e      	ldr	r3, [pc, #56]	; (80083bc <__ulp+0x3c>)
 8008382:	400b      	ands	r3, r1
 8008384:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8008388:	2b00      	cmp	r3, #0
 800838a:	dc08      	bgt.n	800839e <__ulp+0x1e>
 800838c:	425b      	negs	r3, r3
 800838e:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8008392:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008396:	da04      	bge.n	80083a2 <__ulp+0x22>
 8008398:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800839c:	4113      	asrs	r3, r2
 800839e:	2200      	movs	r2, #0
 80083a0:	e008      	b.n	80083b4 <__ulp+0x34>
 80083a2:	f1a2 0314 	sub.w	r3, r2, #20
 80083a6:	2b1e      	cmp	r3, #30
 80083a8:	bfd6      	itet	le
 80083aa:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 80083ae:	2201      	movgt	r2, #1
 80083b0:	40da      	lsrle	r2, r3
 80083b2:	2300      	movs	r3, #0
 80083b4:	4619      	mov	r1, r3
 80083b6:	4610      	mov	r0, r2
 80083b8:	4770      	bx	lr
 80083ba:	bf00      	nop
 80083bc:	7ff00000 	.word	0x7ff00000

080083c0 <__b2d>:
 80083c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083c2:	6905      	ldr	r5, [r0, #16]
 80083c4:	f100 0714 	add.w	r7, r0, #20
 80083c8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80083cc:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80083d0:	1f2e      	subs	r6, r5, #4
 80083d2:	4620      	mov	r0, r4
 80083d4:	f7ff fd5a 	bl	8007e8c <__hi0bits>
 80083d8:	f1c0 0220 	rsb	r2, r0, #32
 80083dc:	280a      	cmp	r0, #10
 80083de:	4603      	mov	r3, r0
 80083e0:	f8df c068 	ldr.w	ip, [pc, #104]	; 800844c <__b2d+0x8c>
 80083e4:	600a      	str	r2, [r1, #0]
 80083e6:	dc12      	bgt.n	800840e <__b2d+0x4e>
 80083e8:	f1c0 0e0b 	rsb	lr, r0, #11
 80083ec:	fa24 f20e 	lsr.w	r2, r4, lr
 80083f0:	42b7      	cmp	r7, r6
 80083f2:	ea42 010c 	orr.w	r1, r2, ip
 80083f6:	bf2c      	ite	cs
 80083f8:	2200      	movcs	r2, #0
 80083fa:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 80083fe:	3315      	adds	r3, #21
 8008400:	fa04 f303 	lsl.w	r3, r4, r3
 8008404:	fa22 f20e 	lsr.w	r2, r2, lr
 8008408:	431a      	orrs	r2, r3
 800840a:	4610      	mov	r0, r2
 800840c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800840e:	42b7      	cmp	r7, r6
 8008410:	bf2e      	itee	cs
 8008412:	2200      	movcs	r2, #0
 8008414:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 8008418:	f1a5 0608 	subcc.w	r6, r5, #8
 800841c:	3b0b      	subs	r3, #11
 800841e:	d012      	beq.n	8008446 <__b2d+0x86>
 8008420:	f1c3 0520 	rsb	r5, r3, #32
 8008424:	fa22 f105 	lsr.w	r1, r2, r5
 8008428:	409c      	lsls	r4, r3
 800842a:	430c      	orrs	r4, r1
 800842c:	42be      	cmp	r6, r7
 800842e:	f044 517f 	orr.w	r1, r4, #1069547520	; 0x3fc00000
 8008432:	bf94      	ite	ls
 8008434:	2400      	movls	r4, #0
 8008436:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800843a:	409a      	lsls	r2, r3
 800843c:	40ec      	lsrs	r4, r5
 800843e:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8008442:	4322      	orrs	r2, r4
 8008444:	e7e1      	b.n	800840a <__b2d+0x4a>
 8008446:	ea44 010c 	orr.w	r1, r4, ip
 800844a:	e7de      	b.n	800840a <__b2d+0x4a>
 800844c:	3ff00000 	.word	0x3ff00000

08008450 <__d2b>:
 8008450:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008452:	2101      	movs	r1, #1
 8008454:	4617      	mov	r7, r2
 8008456:	461c      	mov	r4, r3
 8008458:	9e08      	ldr	r6, [sp, #32]
 800845a:	f7ff fc25 	bl	8007ca8 <_Balloc>
 800845e:	4605      	mov	r5, r0
 8008460:	b930      	cbnz	r0, 8008470 <__d2b+0x20>
 8008462:	4602      	mov	r2, r0
 8008464:	f240 310f 	movw	r1, #783	; 0x30f
 8008468:	4b22      	ldr	r3, [pc, #136]	; (80084f4 <__d2b+0xa4>)
 800846a:	4823      	ldr	r0, [pc, #140]	; (80084f8 <__d2b+0xa8>)
 800846c:	f001 f9a8 	bl	80097c0 <__assert_func>
 8008470:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8008474:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8008478:	bb24      	cbnz	r4, 80084c4 <__d2b+0x74>
 800847a:	2f00      	cmp	r7, #0
 800847c:	9301      	str	r3, [sp, #4]
 800847e:	d026      	beq.n	80084ce <__d2b+0x7e>
 8008480:	4668      	mov	r0, sp
 8008482:	9700      	str	r7, [sp, #0]
 8008484:	f7ff fd22 	bl	8007ecc <__lo0bits>
 8008488:	e9dd 1200 	ldrd	r1, r2, [sp]
 800848c:	b1e8      	cbz	r0, 80084ca <__d2b+0x7a>
 800848e:	f1c0 0320 	rsb	r3, r0, #32
 8008492:	fa02 f303 	lsl.w	r3, r2, r3
 8008496:	430b      	orrs	r3, r1
 8008498:	40c2      	lsrs	r2, r0
 800849a:	616b      	str	r3, [r5, #20]
 800849c:	9201      	str	r2, [sp, #4]
 800849e:	9b01      	ldr	r3, [sp, #4]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	bf14      	ite	ne
 80084a4:	2102      	movne	r1, #2
 80084a6:	2101      	moveq	r1, #1
 80084a8:	61ab      	str	r3, [r5, #24]
 80084aa:	6129      	str	r1, [r5, #16]
 80084ac:	b1bc      	cbz	r4, 80084de <__d2b+0x8e>
 80084ae:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80084b2:	4404      	add	r4, r0
 80084b4:	6034      	str	r4, [r6, #0]
 80084b6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80084ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084bc:	6018      	str	r0, [r3, #0]
 80084be:	4628      	mov	r0, r5
 80084c0:	b003      	add	sp, #12
 80084c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80084c4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80084c8:	e7d7      	b.n	800847a <__d2b+0x2a>
 80084ca:	6169      	str	r1, [r5, #20]
 80084cc:	e7e7      	b.n	800849e <__d2b+0x4e>
 80084ce:	a801      	add	r0, sp, #4
 80084d0:	f7ff fcfc 	bl	8007ecc <__lo0bits>
 80084d4:	9b01      	ldr	r3, [sp, #4]
 80084d6:	2101      	movs	r1, #1
 80084d8:	616b      	str	r3, [r5, #20]
 80084da:	3020      	adds	r0, #32
 80084dc:	e7e5      	b.n	80084aa <__d2b+0x5a>
 80084de:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80084e2:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 80084e6:	6030      	str	r0, [r6, #0]
 80084e8:	6918      	ldr	r0, [r3, #16]
 80084ea:	f7ff fccf 	bl	8007e8c <__hi0bits>
 80084ee:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80084f2:	e7e2      	b.n	80084ba <__d2b+0x6a>
 80084f4:	0800b723 	.word	0x0800b723
 80084f8:	0800b734 	.word	0x0800b734

080084fc <__ratio>:
 80084fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008500:	4688      	mov	r8, r1
 8008502:	4669      	mov	r1, sp
 8008504:	4681      	mov	r9, r0
 8008506:	f7ff ff5b 	bl	80083c0 <__b2d>
 800850a:	460f      	mov	r7, r1
 800850c:	4604      	mov	r4, r0
 800850e:	460d      	mov	r5, r1
 8008510:	4640      	mov	r0, r8
 8008512:	a901      	add	r1, sp, #4
 8008514:	f7ff ff54 	bl	80083c0 <__b2d>
 8008518:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800851c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8008520:	468b      	mov	fp, r1
 8008522:	eba3 0c02 	sub.w	ip, r3, r2
 8008526:	e9dd 3200 	ldrd	r3, r2, [sp]
 800852a:	1a9b      	subs	r3, r3, r2
 800852c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8008530:	2b00      	cmp	r3, #0
 8008532:	bfd5      	itete	le
 8008534:	460a      	movle	r2, r1
 8008536:	462a      	movgt	r2, r5
 8008538:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800853c:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8008540:	bfd8      	it	le
 8008542:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8008546:	465b      	mov	r3, fp
 8008548:	4602      	mov	r2, r0
 800854a:	4639      	mov	r1, r7
 800854c:	4620      	mov	r0, r4
 800854e:	f7f8 f8ed 	bl	800072c <__aeabi_ddiv>
 8008552:	b003      	add	sp, #12
 8008554:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008558 <__copybits>:
 8008558:	3901      	subs	r1, #1
 800855a:	b570      	push	{r4, r5, r6, lr}
 800855c:	1149      	asrs	r1, r1, #5
 800855e:	6914      	ldr	r4, [r2, #16]
 8008560:	3101      	adds	r1, #1
 8008562:	f102 0314 	add.w	r3, r2, #20
 8008566:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800856a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800856e:	1f05      	subs	r5, r0, #4
 8008570:	42a3      	cmp	r3, r4
 8008572:	d30c      	bcc.n	800858e <__copybits+0x36>
 8008574:	1aa3      	subs	r3, r4, r2
 8008576:	3b11      	subs	r3, #17
 8008578:	f023 0303 	bic.w	r3, r3, #3
 800857c:	3211      	adds	r2, #17
 800857e:	42a2      	cmp	r2, r4
 8008580:	bf88      	it	hi
 8008582:	2300      	movhi	r3, #0
 8008584:	4418      	add	r0, r3
 8008586:	2300      	movs	r3, #0
 8008588:	4288      	cmp	r0, r1
 800858a:	d305      	bcc.n	8008598 <__copybits+0x40>
 800858c:	bd70      	pop	{r4, r5, r6, pc}
 800858e:	f853 6b04 	ldr.w	r6, [r3], #4
 8008592:	f845 6f04 	str.w	r6, [r5, #4]!
 8008596:	e7eb      	b.n	8008570 <__copybits+0x18>
 8008598:	f840 3b04 	str.w	r3, [r0], #4
 800859c:	e7f4      	b.n	8008588 <__copybits+0x30>

0800859e <__any_on>:
 800859e:	f100 0214 	add.w	r2, r0, #20
 80085a2:	6900      	ldr	r0, [r0, #16]
 80085a4:	114b      	asrs	r3, r1, #5
 80085a6:	4298      	cmp	r0, r3
 80085a8:	b510      	push	{r4, lr}
 80085aa:	db11      	blt.n	80085d0 <__any_on+0x32>
 80085ac:	dd0a      	ble.n	80085c4 <__any_on+0x26>
 80085ae:	f011 011f 	ands.w	r1, r1, #31
 80085b2:	d007      	beq.n	80085c4 <__any_on+0x26>
 80085b4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80085b8:	fa24 f001 	lsr.w	r0, r4, r1
 80085bc:	fa00 f101 	lsl.w	r1, r0, r1
 80085c0:	428c      	cmp	r4, r1
 80085c2:	d10b      	bne.n	80085dc <__any_on+0x3e>
 80085c4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80085c8:	4293      	cmp	r3, r2
 80085ca:	d803      	bhi.n	80085d4 <__any_on+0x36>
 80085cc:	2000      	movs	r0, #0
 80085ce:	bd10      	pop	{r4, pc}
 80085d0:	4603      	mov	r3, r0
 80085d2:	e7f7      	b.n	80085c4 <__any_on+0x26>
 80085d4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80085d8:	2900      	cmp	r1, #0
 80085da:	d0f5      	beq.n	80085c8 <__any_on+0x2a>
 80085dc:	2001      	movs	r0, #1
 80085de:	e7f6      	b.n	80085ce <__any_on+0x30>

080085e0 <sulp>:
 80085e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085e4:	460f      	mov	r7, r1
 80085e6:	4690      	mov	r8, r2
 80085e8:	f7ff feca 	bl	8008380 <__ulp>
 80085ec:	4604      	mov	r4, r0
 80085ee:	460d      	mov	r5, r1
 80085f0:	f1b8 0f00 	cmp.w	r8, #0
 80085f4:	d011      	beq.n	800861a <sulp+0x3a>
 80085f6:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80085fa:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80085fe:	2b00      	cmp	r3, #0
 8008600:	dd0b      	ble.n	800861a <sulp+0x3a>
 8008602:	2400      	movs	r4, #0
 8008604:	051b      	lsls	r3, r3, #20
 8008606:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800860a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800860e:	4622      	mov	r2, r4
 8008610:	462b      	mov	r3, r5
 8008612:	f7f7 ff61 	bl	80004d8 <__aeabi_dmul>
 8008616:	4604      	mov	r4, r0
 8008618:	460d      	mov	r5, r1
 800861a:	4620      	mov	r0, r4
 800861c:	4629      	mov	r1, r5
 800861e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008622:	0000      	movs	r0, r0
 8008624:	0000      	movs	r0, r0
	...

08008628 <_strtod_l>:
 8008628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800862c:	b09f      	sub	sp, #124	; 0x7c
 800862e:	9217      	str	r2, [sp, #92]	; 0x5c
 8008630:	2200      	movs	r2, #0
 8008632:	4604      	mov	r4, r0
 8008634:	921a      	str	r2, [sp, #104]	; 0x68
 8008636:	460d      	mov	r5, r1
 8008638:	f04f 0800 	mov.w	r8, #0
 800863c:	f04f 0900 	mov.w	r9, #0
 8008640:	460a      	mov	r2, r1
 8008642:	9219      	str	r2, [sp, #100]	; 0x64
 8008644:	7811      	ldrb	r1, [r2, #0]
 8008646:	292b      	cmp	r1, #43	; 0x2b
 8008648:	d04a      	beq.n	80086e0 <_strtod_l+0xb8>
 800864a:	d838      	bhi.n	80086be <_strtod_l+0x96>
 800864c:	290d      	cmp	r1, #13
 800864e:	d832      	bhi.n	80086b6 <_strtod_l+0x8e>
 8008650:	2908      	cmp	r1, #8
 8008652:	d832      	bhi.n	80086ba <_strtod_l+0x92>
 8008654:	2900      	cmp	r1, #0
 8008656:	d03b      	beq.n	80086d0 <_strtod_l+0xa8>
 8008658:	2200      	movs	r2, #0
 800865a:	920e      	str	r2, [sp, #56]	; 0x38
 800865c:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800865e:	7832      	ldrb	r2, [r6, #0]
 8008660:	2a30      	cmp	r2, #48	; 0x30
 8008662:	f040 80b2 	bne.w	80087ca <_strtod_l+0x1a2>
 8008666:	7872      	ldrb	r2, [r6, #1]
 8008668:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800866c:	2a58      	cmp	r2, #88	; 0x58
 800866e:	d16e      	bne.n	800874e <_strtod_l+0x126>
 8008670:	9302      	str	r3, [sp, #8]
 8008672:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008674:	4620      	mov	r0, r4
 8008676:	9301      	str	r3, [sp, #4]
 8008678:	ab1a      	add	r3, sp, #104	; 0x68
 800867a:	9300      	str	r3, [sp, #0]
 800867c:	4a8c      	ldr	r2, [pc, #560]	; (80088b0 <_strtod_l+0x288>)
 800867e:	ab1b      	add	r3, sp, #108	; 0x6c
 8008680:	a919      	add	r1, sp, #100	; 0x64
 8008682:	f001 f937 	bl	80098f4 <__gethex>
 8008686:	f010 070f 	ands.w	r7, r0, #15
 800868a:	4605      	mov	r5, r0
 800868c:	d005      	beq.n	800869a <_strtod_l+0x72>
 800868e:	2f06      	cmp	r7, #6
 8008690:	d128      	bne.n	80086e4 <_strtod_l+0xbc>
 8008692:	2300      	movs	r3, #0
 8008694:	3601      	adds	r6, #1
 8008696:	9619      	str	r6, [sp, #100]	; 0x64
 8008698:	930e      	str	r3, [sp, #56]	; 0x38
 800869a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800869c:	2b00      	cmp	r3, #0
 800869e:	f040 85a0 	bne.w	80091e2 <_strtod_l+0xbba>
 80086a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80086a4:	b1cb      	cbz	r3, 80086da <_strtod_l+0xb2>
 80086a6:	4642      	mov	r2, r8
 80086a8:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80086ac:	4610      	mov	r0, r2
 80086ae:	4619      	mov	r1, r3
 80086b0:	b01f      	add	sp, #124	; 0x7c
 80086b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086b6:	2920      	cmp	r1, #32
 80086b8:	d1ce      	bne.n	8008658 <_strtod_l+0x30>
 80086ba:	3201      	adds	r2, #1
 80086bc:	e7c1      	b.n	8008642 <_strtod_l+0x1a>
 80086be:	292d      	cmp	r1, #45	; 0x2d
 80086c0:	d1ca      	bne.n	8008658 <_strtod_l+0x30>
 80086c2:	2101      	movs	r1, #1
 80086c4:	910e      	str	r1, [sp, #56]	; 0x38
 80086c6:	1c51      	adds	r1, r2, #1
 80086c8:	9119      	str	r1, [sp, #100]	; 0x64
 80086ca:	7852      	ldrb	r2, [r2, #1]
 80086cc:	2a00      	cmp	r2, #0
 80086ce:	d1c5      	bne.n	800865c <_strtod_l+0x34>
 80086d0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80086d2:	9519      	str	r5, [sp, #100]	; 0x64
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	f040 8582 	bne.w	80091de <_strtod_l+0xbb6>
 80086da:	4642      	mov	r2, r8
 80086dc:	464b      	mov	r3, r9
 80086de:	e7e5      	b.n	80086ac <_strtod_l+0x84>
 80086e0:	2100      	movs	r1, #0
 80086e2:	e7ef      	b.n	80086c4 <_strtod_l+0x9c>
 80086e4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80086e6:	b13a      	cbz	r2, 80086f8 <_strtod_l+0xd0>
 80086e8:	2135      	movs	r1, #53	; 0x35
 80086ea:	a81c      	add	r0, sp, #112	; 0x70
 80086ec:	f7ff ff34 	bl	8008558 <__copybits>
 80086f0:	4620      	mov	r0, r4
 80086f2:	991a      	ldr	r1, [sp, #104]	; 0x68
 80086f4:	f7ff fb18 	bl	8007d28 <_Bfree>
 80086f8:	3f01      	subs	r7, #1
 80086fa:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80086fc:	2f04      	cmp	r7, #4
 80086fe:	d806      	bhi.n	800870e <_strtod_l+0xe6>
 8008700:	e8df f007 	tbb	[pc, r7]
 8008704:	201d0314 	.word	0x201d0314
 8008708:	14          	.byte	0x14
 8008709:	00          	.byte	0x00
 800870a:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 800870e:	05e9      	lsls	r1, r5, #23
 8008710:	bf48      	it	mi
 8008712:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8008716:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800871a:	0d1b      	lsrs	r3, r3, #20
 800871c:	051b      	lsls	r3, r3, #20
 800871e:	2b00      	cmp	r3, #0
 8008720:	d1bb      	bne.n	800869a <_strtod_l+0x72>
 8008722:	f7fe fb17 	bl	8006d54 <__errno>
 8008726:	2322      	movs	r3, #34	; 0x22
 8008728:	6003      	str	r3, [r0, #0]
 800872a:	e7b6      	b.n	800869a <_strtod_l+0x72>
 800872c:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8008730:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 8008734:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008738:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800873c:	e7e7      	b.n	800870e <_strtod_l+0xe6>
 800873e:	f8df 9174 	ldr.w	r9, [pc, #372]	; 80088b4 <_strtod_l+0x28c>
 8008742:	e7e4      	b.n	800870e <_strtod_l+0xe6>
 8008744:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8008748:	f04f 38ff 	mov.w	r8, #4294967295
 800874c:	e7df      	b.n	800870e <_strtod_l+0xe6>
 800874e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008750:	1c5a      	adds	r2, r3, #1
 8008752:	9219      	str	r2, [sp, #100]	; 0x64
 8008754:	785b      	ldrb	r3, [r3, #1]
 8008756:	2b30      	cmp	r3, #48	; 0x30
 8008758:	d0f9      	beq.n	800874e <_strtod_l+0x126>
 800875a:	2b00      	cmp	r3, #0
 800875c:	d09d      	beq.n	800869a <_strtod_l+0x72>
 800875e:	2301      	movs	r3, #1
 8008760:	f04f 0a00 	mov.w	sl, #0
 8008764:	220a      	movs	r2, #10
 8008766:	46d3      	mov	fp, sl
 8008768:	9305      	str	r3, [sp, #20]
 800876a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800876c:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 8008770:	930b      	str	r3, [sp, #44]	; 0x2c
 8008772:	9819      	ldr	r0, [sp, #100]	; 0x64
 8008774:	7806      	ldrb	r6, [r0, #0]
 8008776:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800877a:	b2d9      	uxtb	r1, r3
 800877c:	2909      	cmp	r1, #9
 800877e:	d926      	bls.n	80087ce <_strtod_l+0x1a6>
 8008780:	2201      	movs	r2, #1
 8008782:	494d      	ldr	r1, [pc, #308]	; (80088b8 <_strtod_l+0x290>)
 8008784:	f000 ffe6 	bl	8009754 <strncmp>
 8008788:	2800      	cmp	r0, #0
 800878a:	d030      	beq.n	80087ee <_strtod_l+0x1c6>
 800878c:	2000      	movs	r0, #0
 800878e:	4632      	mov	r2, r6
 8008790:	4603      	mov	r3, r0
 8008792:	465e      	mov	r6, fp
 8008794:	9008      	str	r0, [sp, #32]
 8008796:	2a65      	cmp	r2, #101	; 0x65
 8008798:	d001      	beq.n	800879e <_strtod_l+0x176>
 800879a:	2a45      	cmp	r2, #69	; 0x45
 800879c:	d113      	bne.n	80087c6 <_strtod_l+0x19e>
 800879e:	b91e      	cbnz	r6, 80087a8 <_strtod_l+0x180>
 80087a0:	9a05      	ldr	r2, [sp, #20]
 80087a2:	4302      	orrs	r2, r0
 80087a4:	d094      	beq.n	80086d0 <_strtod_l+0xa8>
 80087a6:	2600      	movs	r6, #0
 80087a8:	9d19      	ldr	r5, [sp, #100]	; 0x64
 80087aa:	1c6a      	adds	r2, r5, #1
 80087ac:	9219      	str	r2, [sp, #100]	; 0x64
 80087ae:	786a      	ldrb	r2, [r5, #1]
 80087b0:	2a2b      	cmp	r2, #43	; 0x2b
 80087b2:	d074      	beq.n	800889e <_strtod_l+0x276>
 80087b4:	2a2d      	cmp	r2, #45	; 0x2d
 80087b6:	d078      	beq.n	80088aa <_strtod_l+0x282>
 80087b8:	f04f 0c00 	mov.w	ip, #0
 80087bc:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80087c0:	2909      	cmp	r1, #9
 80087c2:	d97f      	bls.n	80088c4 <_strtod_l+0x29c>
 80087c4:	9519      	str	r5, [sp, #100]	; 0x64
 80087c6:	2700      	movs	r7, #0
 80087c8:	e09e      	b.n	8008908 <_strtod_l+0x2e0>
 80087ca:	2300      	movs	r3, #0
 80087cc:	e7c8      	b.n	8008760 <_strtod_l+0x138>
 80087ce:	f1bb 0f08 	cmp.w	fp, #8
 80087d2:	bfd8      	it	le
 80087d4:	990a      	ldrle	r1, [sp, #40]	; 0x28
 80087d6:	f100 0001 	add.w	r0, r0, #1
 80087da:	bfd6      	itet	le
 80087dc:	fb02 3301 	mlale	r3, r2, r1, r3
 80087e0:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 80087e4:	930a      	strle	r3, [sp, #40]	; 0x28
 80087e6:	f10b 0b01 	add.w	fp, fp, #1
 80087ea:	9019      	str	r0, [sp, #100]	; 0x64
 80087ec:	e7c1      	b.n	8008772 <_strtod_l+0x14a>
 80087ee:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80087f0:	1c5a      	adds	r2, r3, #1
 80087f2:	9219      	str	r2, [sp, #100]	; 0x64
 80087f4:	785a      	ldrb	r2, [r3, #1]
 80087f6:	f1bb 0f00 	cmp.w	fp, #0
 80087fa:	d037      	beq.n	800886c <_strtod_l+0x244>
 80087fc:	465e      	mov	r6, fp
 80087fe:	9008      	str	r0, [sp, #32]
 8008800:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8008804:	2b09      	cmp	r3, #9
 8008806:	d912      	bls.n	800882e <_strtod_l+0x206>
 8008808:	2301      	movs	r3, #1
 800880a:	e7c4      	b.n	8008796 <_strtod_l+0x16e>
 800880c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800880e:	3001      	adds	r0, #1
 8008810:	1c5a      	adds	r2, r3, #1
 8008812:	9219      	str	r2, [sp, #100]	; 0x64
 8008814:	785a      	ldrb	r2, [r3, #1]
 8008816:	2a30      	cmp	r2, #48	; 0x30
 8008818:	d0f8      	beq.n	800880c <_strtod_l+0x1e4>
 800881a:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800881e:	2b08      	cmp	r3, #8
 8008820:	f200 84e4 	bhi.w	80091ec <_strtod_l+0xbc4>
 8008824:	9008      	str	r0, [sp, #32]
 8008826:	2000      	movs	r0, #0
 8008828:	4606      	mov	r6, r0
 800882a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800882c:	930b      	str	r3, [sp, #44]	; 0x2c
 800882e:	3a30      	subs	r2, #48	; 0x30
 8008830:	f100 0301 	add.w	r3, r0, #1
 8008834:	d014      	beq.n	8008860 <_strtod_l+0x238>
 8008836:	9908      	ldr	r1, [sp, #32]
 8008838:	eb00 0c06 	add.w	ip, r0, r6
 800883c:	4419      	add	r1, r3
 800883e:	9108      	str	r1, [sp, #32]
 8008840:	4633      	mov	r3, r6
 8008842:	210a      	movs	r1, #10
 8008844:	4563      	cmp	r3, ip
 8008846:	d113      	bne.n	8008870 <_strtod_l+0x248>
 8008848:	1833      	adds	r3, r6, r0
 800884a:	2b08      	cmp	r3, #8
 800884c:	f106 0601 	add.w	r6, r6, #1
 8008850:	4406      	add	r6, r0
 8008852:	dc1a      	bgt.n	800888a <_strtod_l+0x262>
 8008854:	230a      	movs	r3, #10
 8008856:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008858:	fb03 2301 	mla	r3, r3, r1, r2
 800885c:	930a      	str	r3, [sp, #40]	; 0x28
 800885e:	2300      	movs	r3, #0
 8008860:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008862:	4618      	mov	r0, r3
 8008864:	1c51      	adds	r1, r2, #1
 8008866:	9119      	str	r1, [sp, #100]	; 0x64
 8008868:	7852      	ldrb	r2, [r2, #1]
 800886a:	e7c9      	b.n	8008800 <_strtod_l+0x1d8>
 800886c:	4658      	mov	r0, fp
 800886e:	e7d2      	b.n	8008816 <_strtod_l+0x1ee>
 8008870:	2b08      	cmp	r3, #8
 8008872:	f103 0301 	add.w	r3, r3, #1
 8008876:	dc03      	bgt.n	8008880 <_strtod_l+0x258>
 8008878:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800887a:	434f      	muls	r7, r1
 800887c:	970a      	str	r7, [sp, #40]	; 0x28
 800887e:	e7e1      	b.n	8008844 <_strtod_l+0x21c>
 8008880:	2b10      	cmp	r3, #16
 8008882:	bfd8      	it	le
 8008884:	fb01 fa0a 	mulle.w	sl, r1, sl
 8008888:	e7dc      	b.n	8008844 <_strtod_l+0x21c>
 800888a:	2e10      	cmp	r6, #16
 800888c:	bfdc      	itt	le
 800888e:	230a      	movle	r3, #10
 8008890:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8008894:	e7e3      	b.n	800885e <_strtod_l+0x236>
 8008896:	2300      	movs	r3, #0
 8008898:	9308      	str	r3, [sp, #32]
 800889a:	2301      	movs	r3, #1
 800889c:	e780      	b.n	80087a0 <_strtod_l+0x178>
 800889e:	f04f 0c00 	mov.w	ip, #0
 80088a2:	1caa      	adds	r2, r5, #2
 80088a4:	9219      	str	r2, [sp, #100]	; 0x64
 80088a6:	78aa      	ldrb	r2, [r5, #2]
 80088a8:	e788      	b.n	80087bc <_strtod_l+0x194>
 80088aa:	f04f 0c01 	mov.w	ip, #1
 80088ae:	e7f8      	b.n	80088a2 <_strtod_l+0x27a>
 80088b0:	0800b890 	.word	0x0800b890
 80088b4:	7ff00000 	.word	0x7ff00000
 80088b8:	0800b88c 	.word	0x0800b88c
 80088bc:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80088be:	1c51      	adds	r1, r2, #1
 80088c0:	9119      	str	r1, [sp, #100]	; 0x64
 80088c2:	7852      	ldrb	r2, [r2, #1]
 80088c4:	2a30      	cmp	r2, #48	; 0x30
 80088c6:	d0f9      	beq.n	80088bc <_strtod_l+0x294>
 80088c8:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80088cc:	2908      	cmp	r1, #8
 80088ce:	f63f af7a 	bhi.w	80087c6 <_strtod_l+0x19e>
 80088d2:	3a30      	subs	r2, #48	; 0x30
 80088d4:	9209      	str	r2, [sp, #36]	; 0x24
 80088d6:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80088d8:	920c      	str	r2, [sp, #48]	; 0x30
 80088da:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80088dc:	1c57      	adds	r7, r2, #1
 80088de:	9719      	str	r7, [sp, #100]	; 0x64
 80088e0:	7852      	ldrb	r2, [r2, #1]
 80088e2:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80088e6:	f1be 0f09 	cmp.w	lr, #9
 80088ea:	d938      	bls.n	800895e <_strtod_l+0x336>
 80088ec:	990c      	ldr	r1, [sp, #48]	; 0x30
 80088ee:	1a7f      	subs	r7, r7, r1
 80088f0:	2f08      	cmp	r7, #8
 80088f2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80088f6:	dc03      	bgt.n	8008900 <_strtod_l+0x2d8>
 80088f8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80088fa:	428f      	cmp	r7, r1
 80088fc:	bfa8      	it	ge
 80088fe:	460f      	movge	r7, r1
 8008900:	f1bc 0f00 	cmp.w	ip, #0
 8008904:	d000      	beq.n	8008908 <_strtod_l+0x2e0>
 8008906:	427f      	negs	r7, r7
 8008908:	2e00      	cmp	r6, #0
 800890a:	d14f      	bne.n	80089ac <_strtod_l+0x384>
 800890c:	9905      	ldr	r1, [sp, #20]
 800890e:	4301      	orrs	r1, r0
 8008910:	f47f aec3 	bne.w	800869a <_strtod_l+0x72>
 8008914:	2b00      	cmp	r3, #0
 8008916:	f47f aedb 	bne.w	80086d0 <_strtod_l+0xa8>
 800891a:	2a69      	cmp	r2, #105	; 0x69
 800891c:	d029      	beq.n	8008972 <_strtod_l+0x34a>
 800891e:	dc26      	bgt.n	800896e <_strtod_l+0x346>
 8008920:	2a49      	cmp	r2, #73	; 0x49
 8008922:	d026      	beq.n	8008972 <_strtod_l+0x34a>
 8008924:	2a4e      	cmp	r2, #78	; 0x4e
 8008926:	f47f aed3 	bne.w	80086d0 <_strtod_l+0xa8>
 800892a:	499a      	ldr	r1, [pc, #616]	; (8008b94 <_strtod_l+0x56c>)
 800892c:	a819      	add	r0, sp, #100	; 0x64
 800892e:	f001 fa23 	bl	8009d78 <__match>
 8008932:	2800      	cmp	r0, #0
 8008934:	f43f aecc 	beq.w	80086d0 <_strtod_l+0xa8>
 8008938:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800893a:	781b      	ldrb	r3, [r3, #0]
 800893c:	2b28      	cmp	r3, #40	; 0x28
 800893e:	d12f      	bne.n	80089a0 <_strtod_l+0x378>
 8008940:	4995      	ldr	r1, [pc, #596]	; (8008b98 <_strtod_l+0x570>)
 8008942:	aa1c      	add	r2, sp, #112	; 0x70
 8008944:	a819      	add	r0, sp, #100	; 0x64
 8008946:	f001 fa2b 	bl	8009da0 <__hexnan>
 800894a:	2805      	cmp	r0, #5
 800894c:	d128      	bne.n	80089a0 <_strtod_l+0x378>
 800894e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008950:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 8008954:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8008958:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800895c:	e69d      	b.n	800869a <_strtod_l+0x72>
 800895e:	210a      	movs	r1, #10
 8008960:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008962:	fb01 2107 	mla	r1, r1, r7, r2
 8008966:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800896a:	9209      	str	r2, [sp, #36]	; 0x24
 800896c:	e7b5      	b.n	80088da <_strtod_l+0x2b2>
 800896e:	2a6e      	cmp	r2, #110	; 0x6e
 8008970:	e7d9      	b.n	8008926 <_strtod_l+0x2fe>
 8008972:	498a      	ldr	r1, [pc, #552]	; (8008b9c <_strtod_l+0x574>)
 8008974:	a819      	add	r0, sp, #100	; 0x64
 8008976:	f001 f9ff 	bl	8009d78 <__match>
 800897a:	2800      	cmp	r0, #0
 800897c:	f43f aea8 	beq.w	80086d0 <_strtod_l+0xa8>
 8008980:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008982:	4987      	ldr	r1, [pc, #540]	; (8008ba0 <_strtod_l+0x578>)
 8008984:	3b01      	subs	r3, #1
 8008986:	a819      	add	r0, sp, #100	; 0x64
 8008988:	9319      	str	r3, [sp, #100]	; 0x64
 800898a:	f001 f9f5 	bl	8009d78 <__match>
 800898e:	b910      	cbnz	r0, 8008996 <_strtod_l+0x36e>
 8008990:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008992:	3301      	adds	r3, #1
 8008994:	9319      	str	r3, [sp, #100]	; 0x64
 8008996:	f04f 0800 	mov.w	r8, #0
 800899a:	f8df 9208 	ldr.w	r9, [pc, #520]	; 8008ba4 <_strtod_l+0x57c>
 800899e:	e67c      	b.n	800869a <_strtod_l+0x72>
 80089a0:	4881      	ldr	r0, [pc, #516]	; (8008ba8 <_strtod_l+0x580>)
 80089a2:	f000 ff07 	bl	80097b4 <nan>
 80089a6:	4680      	mov	r8, r0
 80089a8:	4689      	mov	r9, r1
 80089aa:	e676      	b.n	800869a <_strtod_l+0x72>
 80089ac:	9b08      	ldr	r3, [sp, #32]
 80089ae:	f1bb 0f00 	cmp.w	fp, #0
 80089b2:	bf08      	it	eq
 80089b4:	46b3      	moveq	fp, r6
 80089b6:	1afb      	subs	r3, r7, r3
 80089b8:	2e10      	cmp	r6, #16
 80089ba:	980a      	ldr	r0, [sp, #40]	; 0x28
 80089bc:	4635      	mov	r5, r6
 80089be:	9309      	str	r3, [sp, #36]	; 0x24
 80089c0:	bfa8      	it	ge
 80089c2:	2510      	movge	r5, #16
 80089c4:	f7f7 fd0e 	bl	80003e4 <__aeabi_ui2d>
 80089c8:	2e09      	cmp	r6, #9
 80089ca:	4680      	mov	r8, r0
 80089cc:	4689      	mov	r9, r1
 80089ce:	dd13      	ble.n	80089f8 <_strtod_l+0x3d0>
 80089d0:	4b76      	ldr	r3, [pc, #472]	; (8008bac <_strtod_l+0x584>)
 80089d2:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80089d6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80089da:	f7f7 fd7d 	bl	80004d8 <__aeabi_dmul>
 80089de:	4680      	mov	r8, r0
 80089e0:	4650      	mov	r0, sl
 80089e2:	4689      	mov	r9, r1
 80089e4:	f7f7 fcfe 	bl	80003e4 <__aeabi_ui2d>
 80089e8:	4602      	mov	r2, r0
 80089ea:	460b      	mov	r3, r1
 80089ec:	4640      	mov	r0, r8
 80089ee:	4649      	mov	r1, r9
 80089f0:	f7f7 fbbc 	bl	800016c <__adddf3>
 80089f4:	4680      	mov	r8, r0
 80089f6:	4689      	mov	r9, r1
 80089f8:	2e0f      	cmp	r6, #15
 80089fa:	dc36      	bgt.n	8008a6a <_strtod_l+0x442>
 80089fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	f43f ae4b 	beq.w	800869a <_strtod_l+0x72>
 8008a04:	dd22      	ble.n	8008a4c <_strtod_l+0x424>
 8008a06:	2b16      	cmp	r3, #22
 8008a08:	dc09      	bgt.n	8008a1e <_strtod_l+0x3f6>
 8008a0a:	4968      	ldr	r1, [pc, #416]	; (8008bac <_strtod_l+0x584>)
 8008a0c:	4642      	mov	r2, r8
 8008a0e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008a12:	464b      	mov	r3, r9
 8008a14:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008a18:	f7f7 fd5e 	bl	80004d8 <__aeabi_dmul>
 8008a1c:	e7c3      	b.n	80089a6 <_strtod_l+0x37e>
 8008a1e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008a20:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8008a24:	4293      	cmp	r3, r2
 8008a26:	db20      	blt.n	8008a6a <_strtod_l+0x442>
 8008a28:	4c60      	ldr	r4, [pc, #384]	; (8008bac <_strtod_l+0x584>)
 8008a2a:	f1c6 060f 	rsb	r6, r6, #15
 8008a2e:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8008a32:	4642      	mov	r2, r8
 8008a34:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008a38:	464b      	mov	r3, r9
 8008a3a:	f7f7 fd4d 	bl	80004d8 <__aeabi_dmul>
 8008a3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a40:	1b9e      	subs	r6, r3, r6
 8008a42:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8008a46:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008a4a:	e7e5      	b.n	8008a18 <_strtod_l+0x3f0>
 8008a4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a4e:	3316      	adds	r3, #22
 8008a50:	db0b      	blt.n	8008a6a <_strtod_l+0x442>
 8008a52:	9b08      	ldr	r3, [sp, #32]
 8008a54:	4640      	mov	r0, r8
 8008a56:	1bdf      	subs	r7, r3, r7
 8008a58:	4b54      	ldr	r3, [pc, #336]	; (8008bac <_strtod_l+0x584>)
 8008a5a:	4649      	mov	r1, r9
 8008a5c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8008a60:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008a64:	f7f7 fe62 	bl	800072c <__aeabi_ddiv>
 8008a68:	e79d      	b.n	80089a6 <_strtod_l+0x37e>
 8008a6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a6c:	1b75      	subs	r5, r6, r5
 8008a6e:	441d      	add	r5, r3
 8008a70:	2d00      	cmp	r5, #0
 8008a72:	dd70      	ble.n	8008b56 <_strtod_l+0x52e>
 8008a74:	f015 030f 	ands.w	r3, r5, #15
 8008a78:	d00a      	beq.n	8008a90 <_strtod_l+0x468>
 8008a7a:	494c      	ldr	r1, [pc, #304]	; (8008bac <_strtod_l+0x584>)
 8008a7c:	4642      	mov	r2, r8
 8008a7e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008a82:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008a86:	464b      	mov	r3, r9
 8008a88:	f7f7 fd26 	bl	80004d8 <__aeabi_dmul>
 8008a8c:	4680      	mov	r8, r0
 8008a8e:	4689      	mov	r9, r1
 8008a90:	f035 050f 	bics.w	r5, r5, #15
 8008a94:	d04d      	beq.n	8008b32 <_strtod_l+0x50a>
 8008a96:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8008a9a:	dd22      	ble.n	8008ae2 <_strtod_l+0x4ba>
 8008a9c:	2600      	movs	r6, #0
 8008a9e:	46b3      	mov	fp, r6
 8008aa0:	960b      	str	r6, [sp, #44]	; 0x2c
 8008aa2:	9608      	str	r6, [sp, #32]
 8008aa4:	2322      	movs	r3, #34	; 0x22
 8008aa6:	f04f 0800 	mov.w	r8, #0
 8008aaa:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 8008ba4 <_strtod_l+0x57c>
 8008aae:	6023      	str	r3, [r4, #0]
 8008ab0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	f43f adf1 	beq.w	800869a <_strtod_l+0x72>
 8008ab8:	4620      	mov	r0, r4
 8008aba:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008abc:	f7ff f934 	bl	8007d28 <_Bfree>
 8008ac0:	4620      	mov	r0, r4
 8008ac2:	9908      	ldr	r1, [sp, #32]
 8008ac4:	f7ff f930 	bl	8007d28 <_Bfree>
 8008ac8:	4659      	mov	r1, fp
 8008aca:	4620      	mov	r0, r4
 8008acc:	f7ff f92c 	bl	8007d28 <_Bfree>
 8008ad0:	4620      	mov	r0, r4
 8008ad2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008ad4:	f7ff f928 	bl	8007d28 <_Bfree>
 8008ad8:	4631      	mov	r1, r6
 8008ada:	4620      	mov	r0, r4
 8008adc:	f7ff f924 	bl	8007d28 <_Bfree>
 8008ae0:	e5db      	b.n	800869a <_strtod_l+0x72>
 8008ae2:	4b33      	ldr	r3, [pc, #204]	; (8008bb0 <_strtod_l+0x588>)
 8008ae4:	4640      	mov	r0, r8
 8008ae6:	9305      	str	r3, [sp, #20]
 8008ae8:	2300      	movs	r3, #0
 8008aea:	4649      	mov	r1, r9
 8008aec:	469a      	mov	sl, r3
 8008aee:	112d      	asrs	r5, r5, #4
 8008af0:	2d01      	cmp	r5, #1
 8008af2:	dc21      	bgt.n	8008b38 <_strtod_l+0x510>
 8008af4:	b10b      	cbz	r3, 8008afa <_strtod_l+0x4d2>
 8008af6:	4680      	mov	r8, r0
 8008af8:	4689      	mov	r9, r1
 8008afa:	492d      	ldr	r1, [pc, #180]	; (8008bb0 <_strtod_l+0x588>)
 8008afc:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8008b00:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8008b04:	4642      	mov	r2, r8
 8008b06:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b0a:	464b      	mov	r3, r9
 8008b0c:	f7f7 fce4 	bl	80004d8 <__aeabi_dmul>
 8008b10:	4b24      	ldr	r3, [pc, #144]	; (8008ba4 <_strtod_l+0x57c>)
 8008b12:	460a      	mov	r2, r1
 8008b14:	400b      	ands	r3, r1
 8008b16:	4927      	ldr	r1, [pc, #156]	; (8008bb4 <_strtod_l+0x58c>)
 8008b18:	4680      	mov	r8, r0
 8008b1a:	428b      	cmp	r3, r1
 8008b1c:	d8be      	bhi.n	8008a9c <_strtod_l+0x474>
 8008b1e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8008b22:	428b      	cmp	r3, r1
 8008b24:	bf86      	itte	hi
 8008b26:	f04f 38ff 	movhi.w	r8, #4294967295
 8008b2a:	f8df 908c 	ldrhi.w	r9, [pc, #140]	; 8008bb8 <_strtod_l+0x590>
 8008b2e:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8008b32:	2300      	movs	r3, #0
 8008b34:	9305      	str	r3, [sp, #20]
 8008b36:	e07b      	b.n	8008c30 <_strtod_l+0x608>
 8008b38:	07ea      	lsls	r2, r5, #31
 8008b3a:	d505      	bpl.n	8008b48 <_strtod_l+0x520>
 8008b3c:	9b05      	ldr	r3, [sp, #20]
 8008b3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b42:	f7f7 fcc9 	bl	80004d8 <__aeabi_dmul>
 8008b46:	2301      	movs	r3, #1
 8008b48:	9a05      	ldr	r2, [sp, #20]
 8008b4a:	f10a 0a01 	add.w	sl, sl, #1
 8008b4e:	3208      	adds	r2, #8
 8008b50:	106d      	asrs	r5, r5, #1
 8008b52:	9205      	str	r2, [sp, #20]
 8008b54:	e7cc      	b.n	8008af0 <_strtod_l+0x4c8>
 8008b56:	d0ec      	beq.n	8008b32 <_strtod_l+0x50a>
 8008b58:	426d      	negs	r5, r5
 8008b5a:	f015 020f 	ands.w	r2, r5, #15
 8008b5e:	d00a      	beq.n	8008b76 <_strtod_l+0x54e>
 8008b60:	4b12      	ldr	r3, [pc, #72]	; (8008bac <_strtod_l+0x584>)
 8008b62:	4640      	mov	r0, r8
 8008b64:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008b68:	4649      	mov	r1, r9
 8008b6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b6e:	f7f7 fddd 	bl	800072c <__aeabi_ddiv>
 8008b72:	4680      	mov	r8, r0
 8008b74:	4689      	mov	r9, r1
 8008b76:	112d      	asrs	r5, r5, #4
 8008b78:	d0db      	beq.n	8008b32 <_strtod_l+0x50a>
 8008b7a:	2d1f      	cmp	r5, #31
 8008b7c:	dd1e      	ble.n	8008bbc <_strtod_l+0x594>
 8008b7e:	2600      	movs	r6, #0
 8008b80:	46b3      	mov	fp, r6
 8008b82:	960b      	str	r6, [sp, #44]	; 0x2c
 8008b84:	9608      	str	r6, [sp, #32]
 8008b86:	2322      	movs	r3, #34	; 0x22
 8008b88:	f04f 0800 	mov.w	r8, #0
 8008b8c:	f04f 0900 	mov.w	r9, #0
 8008b90:	6023      	str	r3, [r4, #0]
 8008b92:	e78d      	b.n	8008ab0 <_strtod_l+0x488>
 8008b94:	0800b67b 	.word	0x0800b67b
 8008b98:	0800b8a4 	.word	0x0800b8a4
 8008b9c:	0800b673 	.word	0x0800b673
 8008ba0:	0800b6aa 	.word	0x0800b6aa
 8008ba4:	7ff00000 	.word	0x7ff00000
 8008ba8:	0800ba35 	.word	0x0800ba35
 8008bac:	0800b7b8 	.word	0x0800b7b8
 8008bb0:	0800b790 	.word	0x0800b790
 8008bb4:	7ca00000 	.word	0x7ca00000
 8008bb8:	7fefffff 	.word	0x7fefffff
 8008bbc:	f015 0310 	ands.w	r3, r5, #16
 8008bc0:	bf18      	it	ne
 8008bc2:	236a      	movne	r3, #106	; 0x6a
 8008bc4:	4640      	mov	r0, r8
 8008bc6:	9305      	str	r3, [sp, #20]
 8008bc8:	4649      	mov	r1, r9
 8008bca:	2300      	movs	r3, #0
 8008bcc:	f8df a2c8 	ldr.w	sl, [pc, #712]	; 8008e98 <_strtod_l+0x870>
 8008bd0:	07ea      	lsls	r2, r5, #31
 8008bd2:	d504      	bpl.n	8008bde <_strtod_l+0x5b6>
 8008bd4:	e9da 2300 	ldrd	r2, r3, [sl]
 8008bd8:	f7f7 fc7e 	bl	80004d8 <__aeabi_dmul>
 8008bdc:	2301      	movs	r3, #1
 8008bde:	106d      	asrs	r5, r5, #1
 8008be0:	f10a 0a08 	add.w	sl, sl, #8
 8008be4:	d1f4      	bne.n	8008bd0 <_strtod_l+0x5a8>
 8008be6:	b10b      	cbz	r3, 8008bec <_strtod_l+0x5c4>
 8008be8:	4680      	mov	r8, r0
 8008bea:	4689      	mov	r9, r1
 8008bec:	9b05      	ldr	r3, [sp, #20]
 8008bee:	b1bb      	cbz	r3, 8008c20 <_strtod_l+0x5f8>
 8008bf0:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8008bf4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	4649      	mov	r1, r9
 8008bfc:	dd10      	ble.n	8008c20 <_strtod_l+0x5f8>
 8008bfe:	2b1f      	cmp	r3, #31
 8008c00:	f340 8128 	ble.w	8008e54 <_strtod_l+0x82c>
 8008c04:	2b34      	cmp	r3, #52	; 0x34
 8008c06:	bfd8      	it	le
 8008c08:	f04f 33ff 	movle.w	r3, #4294967295
 8008c0c:	f04f 0800 	mov.w	r8, #0
 8008c10:	bfcf      	iteee	gt
 8008c12:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8008c16:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8008c1a:	4093      	lslle	r3, r2
 8008c1c:	ea03 0901 	andle.w	r9, r3, r1
 8008c20:	2200      	movs	r2, #0
 8008c22:	2300      	movs	r3, #0
 8008c24:	4640      	mov	r0, r8
 8008c26:	4649      	mov	r1, r9
 8008c28:	f7f7 febe 	bl	80009a8 <__aeabi_dcmpeq>
 8008c2c:	2800      	cmp	r0, #0
 8008c2e:	d1a6      	bne.n	8008b7e <_strtod_l+0x556>
 8008c30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c32:	465a      	mov	r2, fp
 8008c34:	9300      	str	r3, [sp, #0]
 8008c36:	4620      	mov	r0, r4
 8008c38:	4633      	mov	r3, r6
 8008c3a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008c3c:	f7ff f8dc 	bl	8007df8 <__s2b>
 8008c40:	900b      	str	r0, [sp, #44]	; 0x2c
 8008c42:	2800      	cmp	r0, #0
 8008c44:	f43f af2a 	beq.w	8008a9c <_strtod_l+0x474>
 8008c48:	2600      	movs	r6, #0
 8008c4a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008c4c:	9b08      	ldr	r3, [sp, #32]
 8008c4e:	2a00      	cmp	r2, #0
 8008c50:	eba3 0307 	sub.w	r3, r3, r7
 8008c54:	bfa8      	it	ge
 8008c56:	2300      	movge	r3, #0
 8008c58:	46b3      	mov	fp, r6
 8008c5a:	9312      	str	r3, [sp, #72]	; 0x48
 8008c5c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008c60:	9316      	str	r3, [sp, #88]	; 0x58
 8008c62:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008c64:	4620      	mov	r0, r4
 8008c66:	6859      	ldr	r1, [r3, #4]
 8008c68:	f7ff f81e 	bl	8007ca8 <_Balloc>
 8008c6c:	9008      	str	r0, [sp, #32]
 8008c6e:	2800      	cmp	r0, #0
 8008c70:	f43f af18 	beq.w	8008aa4 <_strtod_l+0x47c>
 8008c74:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008c76:	300c      	adds	r0, #12
 8008c78:	691a      	ldr	r2, [r3, #16]
 8008c7a:	f103 010c 	add.w	r1, r3, #12
 8008c7e:	3202      	adds	r2, #2
 8008c80:	0092      	lsls	r2, r2, #2
 8008c82:	f000 fd89 	bl	8009798 <memcpy>
 8008c86:	ab1c      	add	r3, sp, #112	; 0x70
 8008c88:	9301      	str	r3, [sp, #4]
 8008c8a:	ab1b      	add	r3, sp, #108	; 0x6c
 8008c8c:	9300      	str	r3, [sp, #0]
 8008c8e:	4642      	mov	r2, r8
 8008c90:	464b      	mov	r3, r9
 8008c92:	4620      	mov	r0, r4
 8008c94:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 8008c98:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 8008c9c:	f7ff fbd8 	bl	8008450 <__d2b>
 8008ca0:	901a      	str	r0, [sp, #104]	; 0x68
 8008ca2:	2800      	cmp	r0, #0
 8008ca4:	f43f aefe 	beq.w	8008aa4 <_strtod_l+0x47c>
 8008ca8:	2101      	movs	r1, #1
 8008caa:	4620      	mov	r0, r4
 8008cac:	f7ff f93c 	bl	8007f28 <__i2b>
 8008cb0:	4683      	mov	fp, r0
 8008cb2:	2800      	cmp	r0, #0
 8008cb4:	f43f aef6 	beq.w	8008aa4 <_strtod_l+0x47c>
 8008cb8:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 8008cba:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8008cbc:	2f00      	cmp	r7, #0
 8008cbe:	bfab      	itete	ge
 8008cc0:	9b12      	ldrge	r3, [sp, #72]	; 0x48
 8008cc2:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8008cc4:	eb07 0a03 	addge.w	sl, r7, r3
 8008cc8:	1bdd      	sublt	r5, r3, r7
 8008cca:	9b05      	ldr	r3, [sp, #20]
 8008ccc:	bfa8      	it	ge
 8008cce:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8008cd0:	eba7 0703 	sub.w	r7, r7, r3
 8008cd4:	4417      	add	r7, r2
 8008cd6:	4b71      	ldr	r3, [pc, #452]	; (8008e9c <_strtod_l+0x874>)
 8008cd8:	f107 37ff 	add.w	r7, r7, #4294967295
 8008cdc:	bfb8      	it	lt
 8008cde:	f8dd a048 	ldrlt.w	sl, [sp, #72]	; 0x48
 8008ce2:	429f      	cmp	r7, r3
 8008ce4:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008ce8:	f280 80c7 	bge.w	8008e7a <_strtod_l+0x852>
 8008cec:	1bdb      	subs	r3, r3, r7
 8008cee:	2b1f      	cmp	r3, #31
 8008cf0:	f04f 0101 	mov.w	r1, #1
 8008cf4:	eba2 0203 	sub.w	r2, r2, r3
 8008cf8:	f300 80b3 	bgt.w	8008e62 <_strtod_l+0x83a>
 8008cfc:	fa01 f303 	lsl.w	r3, r1, r3
 8008d00:	9313      	str	r3, [sp, #76]	; 0x4c
 8008d02:	2300      	movs	r3, #0
 8008d04:	9310      	str	r3, [sp, #64]	; 0x40
 8008d06:	eb0a 0702 	add.w	r7, sl, r2
 8008d0a:	9b05      	ldr	r3, [sp, #20]
 8008d0c:	45ba      	cmp	sl, r7
 8008d0e:	4415      	add	r5, r2
 8008d10:	441d      	add	r5, r3
 8008d12:	4653      	mov	r3, sl
 8008d14:	bfa8      	it	ge
 8008d16:	463b      	movge	r3, r7
 8008d18:	42ab      	cmp	r3, r5
 8008d1a:	bfa8      	it	ge
 8008d1c:	462b      	movge	r3, r5
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	bfc2      	ittt	gt
 8008d22:	1aff      	subgt	r7, r7, r3
 8008d24:	1aed      	subgt	r5, r5, r3
 8008d26:	ebaa 0a03 	subgt.w	sl, sl, r3
 8008d2a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	dd17      	ble.n	8008d60 <_strtod_l+0x738>
 8008d30:	4659      	mov	r1, fp
 8008d32:	461a      	mov	r2, r3
 8008d34:	4620      	mov	r0, r4
 8008d36:	f7ff f9b5 	bl	80080a4 <__pow5mult>
 8008d3a:	4683      	mov	fp, r0
 8008d3c:	2800      	cmp	r0, #0
 8008d3e:	f43f aeb1 	beq.w	8008aa4 <_strtod_l+0x47c>
 8008d42:	4601      	mov	r1, r0
 8008d44:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008d46:	4620      	mov	r0, r4
 8008d48:	f7ff f904 	bl	8007f54 <__multiply>
 8008d4c:	900a      	str	r0, [sp, #40]	; 0x28
 8008d4e:	2800      	cmp	r0, #0
 8008d50:	f43f aea8 	beq.w	8008aa4 <_strtod_l+0x47c>
 8008d54:	4620      	mov	r0, r4
 8008d56:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008d58:	f7fe ffe6 	bl	8007d28 <_Bfree>
 8008d5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d5e:	931a      	str	r3, [sp, #104]	; 0x68
 8008d60:	2f00      	cmp	r7, #0
 8008d62:	f300 808f 	bgt.w	8008e84 <_strtod_l+0x85c>
 8008d66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	dd08      	ble.n	8008d7e <_strtod_l+0x756>
 8008d6c:	4620      	mov	r0, r4
 8008d6e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008d70:	9908      	ldr	r1, [sp, #32]
 8008d72:	f7ff f997 	bl	80080a4 <__pow5mult>
 8008d76:	9008      	str	r0, [sp, #32]
 8008d78:	2800      	cmp	r0, #0
 8008d7a:	f43f ae93 	beq.w	8008aa4 <_strtod_l+0x47c>
 8008d7e:	2d00      	cmp	r5, #0
 8008d80:	dd08      	ble.n	8008d94 <_strtod_l+0x76c>
 8008d82:	462a      	mov	r2, r5
 8008d84:	4620      	mov	r0, r4
 8008d86:	9908      	ldr	r1, [sp, #32]
 8008d88:	f7ff f9e6 	bl	8008158 <__lshift>
 8008d8c:	9008      	str	r0, [sp, #32]
 8008d8e:	2800      	cmp	r0, #0
 8008d90:	f43f ae88 	beq.w	8008aa4 <_strtod_l+0x47c>
 8008d94:	f1ba 0f00 	cmp.w	sl, #0
 8008d98:	dd08      	ble.n	8008dac <_strtod_l+0x784>
 8008d9a:	4659      	mov	r1, fp
 8008d9c:	4652      	mov	r2, sl
 8008d9e:	4620      	mov	r0, r4
 8008da0:	f7ff f9da 	bl	8008158 <__lshift>
 8008da4:	4683      	mov	fp, r0
 8008da6:	2800      	cmp	r0, #0
 8008da8:	f43f ae7c 	beq.w	8008aa4 <_strtod_l+0x47c>
 8008dac:	4620      	mov	r0, r4
 8008dae:	9a08      	ldr	r2, [sp, #32]
 8008db0:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008db2:	f7ff fa59 	bl	8008268 <__mdiff>
 8008db6:	4606      	mov	r6, r0
 8008db8:	2800      	cmp	r0, #0
 8008dba:	f43f ae73 	beq.w	8008aa4 <_strtod_l+0x47c>
 8008dbe:	2500      	movs	r5, #0
 8008dc0:	68c3      	ldr	r3, [r0, #12]
 8008dc2:	4659      	mov	r1, fp
 8008dc4:	60c5      	str	r5, [r0, #12]
 8008dc6:	930a      	str	r3, [sp, #40]	; 0x28
 8008dc8:	f7ff fa32 	bl	8008230 <__mcmp>
 8008dcc:	42a8      	cmp	r0, r5
 8008dce:	da6b      	bge.n	8008ea8 <_strtod_l+0x880>
 8008dd0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008dd2:	ea53 0308 	orrs.w	r3, r3, r8
 8008dd6:	f040 808f 	bne.w	8008ef8 <_strtod_l+0x8d0>
 8008dda:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	f040 808a 	bne.w	8008ef8 <_strtod_l+0x8d0>
 8008de4:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008de8:	0d1b      	lsrs	r3, r3, #20
 8008dea:	051b      	lsls	r3, r3, #20
 8008dec:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008df0:	f240 8082 	bls.w	8008ef8 <_strtod_l+0x8d0>
 8008df4:	6973      	ldr	r3, [r6, #20]
 8008df6:	b913      	cbnz	r3, 8008dfe <_strtod_l+0x7d6>
 8008df8:	6933      	ldr	r3, [r6, #16]
 8008dfa:	2b01      	cmp	r3, #1
 8008dfc:	dd7c      	ble.n	8008ef8 <_strtod_l+0x8d0>
 8008dfe:	4631      	mov	r1, r6
 8008e00:	2201      	movs	r2, #1
 8008e02:	4620      	mov	r0, r4
 8008e04:	f7ff f9a8 	bl	8008158 <__lshift>
 8008e08:	4659      	mov	r1, fp
 8008e0a:	4606      	mov	r6, r0
 8008e0c:	f7ff fa10 	bl	8008230 <__mcmp>
 8008e10:	2800      	cmp	r0, #0
 8008e12:	dd71      	ble.n	8008ef8 <_strtod_l+0x8d0>
 8008e14:	9905      	ldr	r1, [sp, #20]
 8008e16:	464b      	mov	r3, r9
 8008e18:	4a21      	ldr	r2, [pc, #132]	; (8008ea0 <_strtod_l+0x878>)
 8008e1a:	2900      	cmp	r1, #0
 8008e1c:	f000 808d 	beq.w	8008f3a <_strtod_l+0x912>
 8008e20:	ea02 0109 	and.w	r1, r2, r9
 8008e24:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8008e28:	f300 8087 	bgt.w	8008f3a <_strtod_l+0x912>
 8008e2c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8008e30:	f77f aea9 	ble.w	8008b86 <_strtod_l+0x55e>
 8008e34:	4640      	mov	r0, r8
 8008e36:	4649      	mov	r1, r9
 8008e38:	4b1a      	ldr	r3, [pc, #104]	; (8008ea4 <_strtod_l+0x87c>)
 8008e3a:	2200      	movs	r2, #0
 8008e3c:	f7f7 fb4c 	bl	80004d8 <__aeabi_dmul>
 8008e40:	4b17      	ldr	r3, [pc, #92]	; (8008ea0 <_strtod_l+0x878>)
 8008e42:	4680      	mov	r8, r0
 8008e44:	400b      	ands	r3, r1
 8008e46:	4689      	mov	r9, r1
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	f47f ae35 	bne.w	8008ab8 <_strtod_l+0x490>
 8008e4e:	2322      	movs	r3, #34	; 0x22
 8008e50:	6023      	str	r3, [r4, #0]
 8008e52:	e631      	b.n	8008ab8 <_strtod_l+0x490>
 8008e54:	f04f 32ff 	mov.w	r2, #4294967295
 8008e58:	fa02 f303 	lsl.w	r3, r2, r3
 8008e5c:	ea03 0808 	and.w	r8, r3, r8
 8008e60:	e6de      	b.n	8008c20 <_strtod_l+0x5f8>
 8008e62:	f1c7 477f 	rsb	r7, r7, #4278190080	; 0xff000000
 8008e66:	f507 077f 	add.w	r7, r7, #16711680	; 0xff0000
 8008e6a:	f507 477b 	add.w	r7, r7, #64256	; 0xfb00
 8008e6e:	37e2      	adds	r7, #226	; 0xe2
 8008e70:	fa01 f307 	lsl.w	r3, r1, r7
 8008e74:	9310      	str	r3, [sp, #64]	; 0x40
 8008e76:	9113      	str	r1, [sp, #76]	; 0x4c
 8008e78:	e745      	b.n	8008d06 <_strtod_l+0x6de>
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	9310      	str	r3, [sp, #64]	; 0x40
 8008e7e:	2301      	movs	r3, #1
 8008e80:	9313      	str	r3, [sp, #76]	; 0x4c
 8008e82:	e740      	b.n	8008d06 <_strtod_l+0x6de>
 8008e84:	463a      	mov	r2, r7
 8008e86:	4620      	mov	r0, r4
 8008e88:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008e8a:	f7ff f965 	bl	8008158 <__lshift>
 8008e8e:	901a      	str	r0, [sp, #104]	; 0x68
 8008e90:	2800      	cmp	r0, #0
 8008e92:	f47f af68 	bne.w	8008d66 <_strtod_l+0x73e>
 8008e96:	e605      	b.n	8008aa4 <_strtod_l+0x47c>
 8008e98:	0800b8b8 	.word	0x0800b8b8
 8008e9c:	fffffc02 	.word	0xfffffc02
 8008ea0:	7ff00000 	.word	0x7ff00000
 8008ea4:	39500000 	.word	0x39500000
 8008ea8:	46ca      	mov	sl, r9
 8008eaa:	d165      	bne.n	8008f78 <_strtod_l+0x950>
 8008eac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008eae:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008eb2:	b352      	cbz	r2, 8008f0a <_strtod_l+0x8e2>
 8008eb4:	4a9e      	ldr	r2, [pc, #632]	; (8009130 <_strtod_l+0xb08>)
 8008eb6:	4293      	cmp	r3, r2
 8008eb8:	d12a      	bne.n	8008f10 <_strtod_l+0x8e8>
 8008eba:	9b05      	ldr	r3, [sp, #20]
 8008ebc:	4641      	mov	r1, r8
 8008ebe:	b1fb      	cbz	r3, 8008f00 <_strtod_l+0x8d8>
 8008ec0:	4b9c      	ldr	r3, [pc, #624]	; (8009134 <_strtod_l+0xb0c>)
 8008ec2:	f04f 32ff 	mov.w	r2, #4294967295
 8008ec6:	ea09 0303 	and.w	r3, r9, r3
 8008eca:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008ece:	d81a      	bhi.n	8008f06 <_strtod_l+0x8de>
 8008ed0:	0d1b      	lsrs	r3, r3, #20
 8008ed2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8008eda:	4299      	cmp	r1, r3
 8008edc:	d118      	bne.n	8008f10 <_strtod_l+0x8e8>
 8008ede:	4b96      	ldr	r3, [pc, #600]	; (8009138 <_strtod_l+0xb10>)
 8008ee0:	459a      	cmp	sl, r3
 8008ee2:	d102      	bne.n	8008eea <_strtod_l+0x8c2>
 8008ee4:	3101      	adds	r1, #1
 8008ee6:	f43f addd 	beq.w	8008aa4 <_strtod_l+0x47c>
 8008eea:	f04f 0800 	mov.w	r8, #0
 8008eee:	4b91      	ldr	r3, [pc, #580]	; (8009134 <_strtod_l+0xb0c>)
 8008ef0:	ea0a 0303 	and.w	r3, sl, r3
 8008ef4:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8008ef8:	9b05      	ldr	r3, [sp, #20]
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d19a      	bne.n	8008e34 <_strtod_l+0x80c>
 8008efe:	e5db      	b.n	8008ab8 <_strtod_l+0x490>
 8008f00:	f04f 33ff 	mov.w	r3, #4294967295
 8008f04:	e7e9      	b.n	8008eda <_strtod_l+0x8b2>
 8008f06:	4613      	mov	r3, r2
 8008f08:	e7e7      	b.n	8008eda <_strtod_l+0x8b2>
 8008f0a:	ea53 0308 	orrs.w	r3, r3, r8
 8008f0e:	d081      	beq.n	8008e14 <_strtod_l+0x7ec>
 8008f10:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008f12:	b1e3      	cbz	r3, 8008f4e <_strtod_l+0x926>
 8008f14:	ea13 0f0a 	tst.w	r3, sl
 8008f18:	d0ee      	beq.n	8008ef8 <_strtod_l+0x8d0>
 8008f1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f1c:	4640      	mov	r0, r8
 8008f1e:	4649      	mov	r1, r9
 8008f20:	9a05      	ldr	r2, [sp, #20]
 8008f22:	b1c3      	cbz	r3, 8008f56 <_strtod_l+0x92e>
 8008f24:	f7ff fb5c 	bl	80085e0 <sulp>
 8008f28:	4602      	mov	r2, r0
 8008f2a:	460b      	mov	r3, r1
 8008f2c:	980c      	ldr	r0, [sp, #48]	; 0x30
 8008f2e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008f30:	f7f7 f91c 	bl	800016c <__adddf3>
 8008f34:	4680      	mov	r8, r0
 8008f36:	4689      	mov	r9, r1
 8008f38:	e7de      	b.n	8008ef8 <_strtod_l+0x8d0>
 8008f3a:	4013      	ands	r3, r2
 8008f3c:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008f40:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8008f44:	f04f 38ff 	mov.w	r8, #4294967295
 8008f48:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8008f4c:	e7d4      	b.n	8008ef8 <_strtod_l+0x8d0>
 8008f4e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008f50:	ea13 0f08 	tst.w	r3, r8
 8008f54:	e7e0      	b.n	8008f18 <_strtod_l+0x8f0>
 8008f56:	f7ff fb43 	bl	80085e0 <sulp>
 8008f5a:	4602      	mov	r2, r0
 8008f5c:	460b      	mov	r3, r1
 8008f5e:	980c      	ldr	r0, [sp, #48]	; 0x30
 8008f60:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008f62:	f7f7 f901 	bl	8000168 <__aeabi_dsub>
 8008f66:	2200      	movs	r2, #0
 8008f68:	2300      	movs	r3, #0
 8008f6a:	4680      	mov	r8, r0
 8008f6c:	4689      	mov	r9, r1
 8008f6e:	f7f7 fd1b 	bl	80009a8 <__aeabi_dcmpeq>
 8008f72:	2800      	cmp	r0, #0
 8008f74:	d0c0      	beq.n	8008ef8 <_strtod_l+0x8d0>
 8008f76:	e606      	b.n	8008b86 <_strtod_l+0x55e>
 8008f78:	4659      	mov	r1, fp
 8008f7a:	4630      	mov	r0, r6
 8008f7c:	f7ff fabe 	bl	80084fc <__ratio>
 8008f80:	4602      	mov	r2, r0
 8008f82:	460b      	mov	r3, r1
 8008f84:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8008f88:	2200      	movs	r2, #0
 8008f8a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008f8e:	f7f7 fd1f 	bl	80009d0 <__aeabi_dcmple>
 8008f92:	2800      	cmp	r0, #0
 8008f94:	d06f      	beq.n	8009076 <_strtod_l+0xa4e>
 8008f96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d17c      	bne.n	8009096 <_strtod_l+0xa6e>
 8008f9c:	f1b8 0f00 	cmp.w	r8, #0
 8008fa0:	d159      	bne.n	8009056 <_strtod_l+0xa2e>
 8008fa2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d17b      	bne.n	80090a2 <_strtod_l+0xa7a>
 8008faa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008fae:	2200      	movs	r2, #0
 8008fb0:	4b62      	ldr	r3, [pc, #392]	; (800913c <_strtod_l+0xb14>)
 8008fb2:	f7f7 fd03 	bl	80009bc <__aeabi_dcmplt>
 8008fb6:	2800      	cmp	r0, #0
 8008fb8:	d15a      	bne.n	8009070 <_strtod_l+0xa48>
 8008fba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008fbe:	2200      	movs	r2, #0
 8008fc0:	4b5f      	ldr	r3, [pc, #380]	; (8009140 <_strtod_l+0xb18>)
 8008fc2:	f7f7 fa89 	bl	80004d8 <__aeabi_dmul>
 8008fc6:	4605      	mov	r5, r0
 8008fc8:	460f      	mov	r7, r1
 8008fca:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8008fce:	9506      	str	r5, [sp, #24]
 8008fd0:	9307      	str	r3, [sp, #28]
 8008fd2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008fd6:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8008fda:	4b56      	ldr	r3, [pc, #344]	; (8009134 <_strtod_l+0xb0c>)
 8008fdc:	4a55      	ldr	r2, [pc, #340]	; (8009134 <_strtod_l+0xb0c>)
 8008fde:	ea0a 0303 	and.w	r3, sl, r3
 8008fe2:	9313      	str	r3, [sp, #76]	; 0x4c
 8008fe4:	4b57      	ldr	r3, [pc, #348]	; (8009144 <_strtod_l+0xb1c>)
 8008fe6:	ea0a 0202 	and.w	r2, sl, r2
 8008fea:	429a      	cmp	r2, r3
 8008fec:	f040 80b0 	bne.w	8009150 <_strtod_l+0xb28>
 8008ff0:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8008ff4:	4640      	mov	r0, r8
 8008ff6:	4649      	mov	r1, r9
 8008ff8:	f7ff f9c2 	bl	8008380 <__ulp>
 8008ffc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009000:	f7f7 fa6a 	bl	80004d8 <__aeabi_dmul>
 8009004:	4642      	mov	r2, r8
 8009006:	464b      	mov	r3, r9
 8009008:	f7f7 f8b0 	bl	800016c <__adddf3>
 800900c:	f8df a124 	ldr.w	sl, [pc, #292]	; 8009134 <_strtod_l+0xb0c>
 8009010:	4a4d      	ldr	r2, [pc, #308]	; (8009148 <_strtod_l+0xb20>)
 8009012:	ea01 0a0a 	and.w	sl, r1, sl
 8009016:	4592      	cmp	sl, r2
 8009018:	4680      	mov	r8, r0
 800901a:	d948      	bls.n	80090ae <_strtod_l+0xa86>
 800901c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800901e:	4b46      	ldr	r3, [pc, #280]	; (8009138 <_strtod_l+0xb10>)
 8009020:	429a      	cmp	r2, r3
 8009022:	d103      	bne.n	800902c <_strtod_l+0xa04>
 8009024:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009026:	3301      	adds	r3, #1
 8009028:	f43f ad3c 	beq.w	8008aa4 <_strtod_l+0x47c>
 800902c:	f04f 38ff 	mov.w	r8, #4294967295
 8009030:	f8df 9104 	ldr.w	r9, [pc, #260]	; 8009138 <_strtod_l+0xb10>
 8009034:	4620      	mov	r0, r4
 8009036:	991a      	ldr	r1, [sp, #104]	; 0x68
 8009038:	f7fe fe76 	bl	8007d28 <_Bfree>
 800903c:	4620      	mov	r0, r4
 800903e:	9908      	ldr	r1, [sp, #32]
 8009040:	f7fe fe72 	bl	8007d28 <_Bfree>
 8009044:	4659      	mov	r1, fp
 8009046:	4620      	mov	r0, r4
 8009048:	f7fe fe6e 	bl	8007d28 <_Bfree>
 800904c:	4631      	mov	r1, r6
 800904e:	4620      	mov	r0, r4
 8009050:	f7fe fe6a 	bl	8007d28 <_Bfree>
 8009054:	e605      	b.n	8008c62 <_strtod_l+0x63a>
 8009056:	f1b8 0f01 	cmp.w	r8, #1
 800905a:	d103      	bne.n	8009064 <_strtod_l+0xa3c>
 800905c:	f1b9 0f00 	cmp.w	r9, #0
 8009060:	f43f ad91 	beq.w	8008b86 <_strtod_l+0x55e>
 8009064:	2200      	movs	r2, #0
 8009066:	4b39      	ldr	r3, [pc, #228]	; (800914c <_strtod_l+0xb24>)
 8009068:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800906a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800906e:	e016      	b.n	800909e <_strtod_l+0xa76>
 8009070:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8009072:	4f33      	ldr	r7, [pc, #204]	; (8009140 <_strtod_l+0xb18>)
 8009074:	e7a9      	b.n	8008fca <_strtod_l+0x9a2>
 8009076:	4b32      	ldr	r3, [pc, #200]	; (8009140 <_strtod_l+0xb18>)
 8009078:	2200      	movs	r2, #0
 800907a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800907e:	f7f7 fa2b 	bl	80004d8 <__aeabi_dmul>
 8009082:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009084:	4605      	mov	r5, r0
 8009086:	460f      	mov	r7, r1
 8009088:	2b00      	cmp	r3, #0
 800908a:	d09e      	beq.n	8008fca <_strtod_l+0x9a2>
 800908c:	4602      	mov	r2, r0
 800908e:	460b      	mov	r3, r1
 8009090:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009094:	e79d      	b.n	8008fd2 <_strtod_l+0x9aa>
 8009096:	2200      	movs	r2, #0
 8009098:	4b28      	ldr	r3, [pc, #160]	; (800913c <_strtod_l+0xb14>)
 800909a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800909e:	4f27      	ldr	r7, [pc, #156]	; (800913c <_strtod_l+0xb14>)
 80090a0:	e797      	b.n	8008fd2 <_strtod_l+0x9aa>
 80090a2:	2200      	movs	r2, #0
 80090a4:	4b29      	ldr	r3, [pc, #164]	; (800914c <_strtod_l+0xb24>)
 80090a6:	4645      	mov	r5, r8
 80090a8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80090ac:	e7f7      	b.n	800909e <_strtod_l+0xa76>
 80090ae:	f101 7954 	add.w	r9, r1, #55574528	; 0x3500000
 80090b2:	9b05      	ldr	r3, [sp, #20]
 80090b4:	46ca      	mov	sl, r9
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d1bc      	bne.n	8009034 <_strtod_l+0xa0c>
 80090ba:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80090be:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80090c0:	0d1b      	lsrs	r3, r3, #20
 80090c2:	051b      	lsls	r3, r3, #20
 80090c4:	429a      	cmp	r2, r3
 80090c6:	d1b5      	bne.n	8009034 <_strtod_l+0xa0c>
 80090c8:	4628      	mov	r0, r5
 80090ca:	4639      	mov	r1, r7
 80090cc:	f7f7 ffca 	bl	8001064 <__aeabi_d2lz>
 80090d0:	f7f7 f9d4 	bl	800047c <__aeabi_l2d>
 80090d4:	4602      	mov	r2, r0
 80090d6:	460b      	mov	r3, r1
 80090d8:	4628      	mov	r0, r5
 80090da:	4639      	mov	r1, r7
 80090dc:	f7f7 f844 	bl	8000168 <__aeabi_dsub>
 80090e0:	460b      	mov	r3, r1
 80090e2:	4602      	mov	r2, r0
 80090e4:	f3c9 0a13 	ubfx	sl, r9, #0, #20
 80090e8:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80090ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80090ee:	ea4a 0a08 	orr.w	sl, sl, r8
 80090f2:	ea5a 0a03 	orrs.w	sl, sl, r3
 80090f6:	d06c      	beq.n	80091d2 <_strtod_l+0xbaa>
 80090f8:	a309      	add	r3, pc, #36	; (adr r3, 8009120 <_strtod_l+0xaf8>)
 80090fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090fe:	f7f7 fc5d 	bl	80009bc <__aeabi_dcmplt>
 8009102:	2800      	cmp	r0, #0
 8009104:	f47f acd8 	bne.w	8008ab8 <_strtod_l+0x490>
 8009108:	a307      	add	r3, pc, #28	; (adr r3, 8009128 <_strtod_l+0xb00>)
 800910a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800910e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009112:	f7f7 fc71 	bl	80009f8 <__aeabi_dcmpgt>
 8009116:	2800      	cmp	r0, #0
 8009118:	d08c      	beq.n	8009034 <_strtod_l+0xa0c>
 800911a:	e4cd      	b.n	8008ab8 <_strtod_l+0x490>
 800911c:	f3af 8000 	nop.w
 8009120:	94a03595 	.word	0x94a03595
 8009124:	3fdfffff 	.word	0x3fdfffff
 8009128:	35afe535 	.word	0x35afe535
 800912c:	3fe00000 	.word	0x3fe00000
 8009130:	000fffff 	.word	0x000fffff
 8009134:	7ff00000 	.word	0x7ff00000
 8009138:	7fefffff 	.word	0x7fefffff
 800913c:	3ff00000 	.word	0x3ff00000
 8009140:	3fe00000 	.word	0x3fe00000
 8009144:	7fe00000 	.word	0x7fe00000
 8009148:	7c9fffff 	.word	0x7c9fffff
 800914c:	bff00000 	.word	0xbff00000
 8009150:	9b05      	ldr	r3, [sp, #20]
 8009152:	b333      	cbz	r3, 80091a2 <_strtod_l+0xb7a>
 8009154:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009156:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800915a:	d822      	bhi.n	80091a2 <_strtod_l+0xb7a>
 800915c:	a328      	add	r3, pc, #160	; (adr r3, 8009200 <_strtod_l+0xbd8>)
 800915e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009162:	4628      	mov	r0, r5
 8009164:	4639      	mov	r1, r7
 8009166:	f7f7 fc33 	bl	80009d0 <__aeabi_dcmple>
 800916a:	b1a0      	cbz	r0, 8009196 <_strtod_l+0xb6e>
 800916c:	4639      	mov	r1, r7
 800916e:	4628      	mov	r0, r5
 8009170:	f7f7 fc8a 	bl	8000a88 <__aeabi_d2uiz>
 8009174:	2801      	cmp	r0, #1
 8009176:	bf38      	it	cc
 8009178:	2001      	movcc	r0, #1
 800917a:	f7f7 f933 	bl	80003e4 <__aeabi_ui2d>
 800917e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009180:	4605      	mov	r5, r0
 8009182:	460f      	mov	r7, r1
 8009184:	bb03      	cbnz	r3, 80091c8 <_strtod_l+0xba0>
 8009186:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800918a:	9014      	str	r0, [sp, #80]	; 0x50
 800918c:	9315      	str	r3, [sp, #84]	; 0x54
 800918e:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8009192:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8009196:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009198:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800919a:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800919e:	1a9b      	subs	r3, r3, r2
 80091a0:	9311      	str	r3, [sp, #68]	; 0x44
 80091a2:	980c      	ldr	r0, [sp, #48]	; 0x30
 80091a4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80091a6:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 80091aa:	f7ff f8e9 	bl	8008380 <__ulp>
 80091ae:	4602      	mov	r2, r0
 80091b0:	460b      	mov	r3, r1
 80091b2:	4640      	mov	r0, r8
 80091b4:	4649      	mov	r1, r9
 80091b6:	f7f7 f98f 	bl	80004d8 <__aeabi_dmul>
 80091ba:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80091bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80091be:	f7f6 ffd5 	bl	800016c <__adddf3>
 80091c2:	4680      	mov	r8, r0
 80091c4:	4689      	mov	r9, r1
 80091c6:	e774      	b.n	80090b2 <_strtod_l+0xa8a>
 80091c8:	4602      	mov	r2, r0
 80091ca:	460b      	mov	r3, r1
 80091cc:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 80091d0:	e7dd      	b.n	800918e <_strtod_l+0xb66>
 80091d2:	a30d      	add	r3, pc, #52	; (adr r3, 8009208 <_strtod_l+0xbe0>)
 80091d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091d8:	f7f7 fbf0 	bl	80009bc <__aeabi_dcmplt>
 80091dc:	e79b      	b.n	8009116 <_strtod_l+0xaee>
 80091de:	2300      	movs	r3, #0
 80091e0:	930e      	str	r3, [sp, #56]	; 0x38
 80091e2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80091e4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80091e6:	6013      	str	r3, [r2, #0]
 80091e8:	f7ff ba5b 	b.w	80086a2 <_strtod_l+0x7a>
 80091ec:	2a65      	cmp	r2, #101	; 0x65
 80091ee:	f43f ab52 	beq.w	8008896 <_strtod_l+0x26e>
 80091f2:	2a45      	cmp	r2, #69	; 0x45
 80091f4:	f43f ab4f 	beq.w	8008896 <_strtod_l+0x26e>
 80091f8:	2301      	movs	r3, #1
 80091fa:	f7ff bb87 	b.w	800890c <_strtod_l+0x2e4>
 80091fe:	bf00      	nop
 8009200:	ffc00000 	.word	0xffc00000
 8009204:	41dfffff 	.word	0x41dfffff
 8009208:	94a03595 	.word	0x94a03595
 800920c:	3fcfffff 	.word	0x3fcfffff

08009210 <_strtod_r>:
 8009210:	4b01      	ldr	r3, [pc, #4]	; (8009218 <_strtod_r+0x8>)
 8009212:	f7ff ba09 	b.w	8008628 <_strtod_l>
 8009216:	bf00      	nop
 8009218:	2000006c 	.word	0x2000006c

0800921c <_strtol_l.constprop.0>:
 800921c:	2b01      	cmp	r3, #1
 800921e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009222:	4686      	mov	lr, r0
 8009224:	4690      	mov	r8, r2
 8009226:	d001      	beq.n	800922c <_strtol_l.constprop.0+0x10>
 8009228:	2b24      	cmp	r3, #36	; 0x24
 800922a:	d906      	bls.n	800923a <_strtol_l.constprop.0+0x1e>
 800922c:	f7fd fd92 	bl	8006d54 <__errno>
 8009230:	2316      	movs	r3, #22
 8009232:	6003      	str	r3, [r0, #0]
 8009234:	2000      	movs	r0, #0
 8009236:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800923a:	460d      	mov	r5, r1
 800923c:	4835      	ldr	r0, [pc, #212]	; (8009314 <_strtol_l.constprop.0+0xf8>)
 800923e:	462a      	mov	r2, r5
 8009240:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009244:	5d06      	ldrb	r6, [r0, r4]
 8009246:	f016 0608 	ands.w	r6, r6, #8
 800924a:	d1f8      	bne.n	800923e <_strtol_l.constprop.0+0x22>
 800924c:	2c2d      	cmp	r4, #45	; 0x2d
 800924e:	d12e      	bne.n	80092ae <_strtol_l.constprop.0+0x92>
 8009250:	2601      	movs	r6, #1
 8009252:	782c      	ldrb	r4, [r5, #0]
 8009254:	1c95      	adds	r5, r2, #2
 8009256:	2b00      	cmp	r3, #0
 8009258:	d057      	beq.n	800930a <_strtol_l.constprop.0+0xee>
 800925a:	2b10      	cmp	r3, #16
 800925c:	d109      	bne.n	8009272 <_strtol_l.constprop.0+0x56>
 800925e:	2c30      	cmp	r4, #48	; 0x30
 8009260:	d107      	bne.n	8009272 <_strtol_l.constprop.0+0x56>
 8009262:	782a      	ldrb	r2, [r5, #0]
 8009264:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8009268:	2a58      	cmp	r2, #88	; 0x58
 800926a:	d149      	bne.n	8009300 <_strtol_l.constprop.0+0xe4>
 800926c:	2310      	movs	r3, #16
 800926e:	786c      	ldrb	r4, [r5, #1]
 8009270:	3502      	adds	r5, #2
 8009272:	2200      	movs	r2, #0
 8009274:	f106 4c00 	add.w	ip, r6, #2147483648	; 0x80000000
 8009278:	f10c 3cff 	add.w	ip, ip, #4294967295
 800927c:	fbbc f9f3 	udiv	r9, ip, r3
 8009280:	4610      	mov	r0, r2
 8009282:	fb03 ca19 	mls	sl, r3, r9, ip
 8009286:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800928a:	2f09      	cmp	r7, #9
 800928c:	d814      	bhi.n	80092b8 <_strtol_l.constprop.0+0x9c>
 800928e:	463c      	mov	r4, r7
 8009290:	42a3      	cmp	r3, r4
 8009292:	dd20      	ble.n	80092d6 <_strtol_l.constprop.0+0xba>
 8009294:	1c57      	adds	r7, r2, #1
 8009296:	d007      	beq.n	80092a8 <_strtol_l.constprop.0+0x8c>
 8009298:	4581      	cmp	r9, r0
 800929a:	d319      	bcc.n	80092d0 <_strtol_l.constprop.0+0xb4>
 800929c:	d101      	bne.n	80092a2 <_strtol_l.constprop.0+0x86>
 800929e:	45a2      	cmp	sl, r4
 80092a0:	db16      	blt.n	80092d0 <_strtol_l.constprop.0+0xb4>
 80092a2:	2201      	movs	r2, #1
 80092a4:	fb00 4003 	mla	r0, r0, r3, r4
 80092a8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80092ac:	e7eb      	b.n	8009286 <_strtol_l.constprop.0+0x6a>
 80092ae:	2c2b      	cmp	r4, #43	; 0x2b
 80092b0:	bf04      	itt	eq
 80092b2:	782c      	ldrbeq	r4, [r5, #0]
 80092b4:	1c95      	addeq	r5, r2, #2
 80092b6:	e7ce      	b.n	8009256 <_strtol_l.constprop.0+0x3a>
 80092b8:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 80092bc:	2f19      	cmp	r7, #25
 80092be:	d801      	bhi.n	80092c4 <_strtol_l.constprop.0+0xa8>
 80092c0:	3c37      	subs	r4, #55	; 0x37
 80092c2:	e7e5      	b.n	8009290 <_strtol_l.constprop.0+0x74>
 80092c4:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 80092c8:	2f19      	cmp	r7, #25
 80092ca:	d804      	bhi.n	80092d6 <_strtol_l.constprop.0+0xba>
 80092cc:	3c57      	subs	r4, #87	; 0x57
 80092ce:	e7df      	b.n	8009290 <_strtol_l.constprop.0+0x74>
 80092d0:	f04f 32ff 	mov.w	r2, #4294967295
 80092d4:	e7e8      	b.n	80092a8 <_strtol_l.constprop.0+0x8c>
 80092d6:	1c53      	adds	r3, r2, #1
 80092d8:	d108      	bne.n	80092ec <_strtol_l.constprop.0+0xd0>
 80092da:	2322      	movs	r3, #34	; 0x22
 80092dc:	4660      	mov	r0, ip
 80092de:	f8ce 3000 	str.w	r3, [lr]
 80092e2:	f1b8 0f00 	cmp.w	r8, #0
 80092e6:	d0a6      	beq.n	8009236 <_strtol_l.constprop.0+0x1a>
 80092e8:	1e69      	subs	r1, r5, #1
 80092ea:	e006      	b.n	80092fa <_strtol_l.constprop.0+0xde>
 80092ec:	b106      	cbz	r6, 80092f0 <_strtol_l.constprop.0+0xd4>
 80092ee:	4240      	negs	r0, r0
 80092f0:	f1b8 0f00 	cmp.w	r8, #0
 80092f4:	d09f      	beq.n	8009236 <_strtol_l.constprop.0+0x1a>
 80092f6:	2a00      	cmp	r2, #0
 80092f8:	d1f6      	bne.n	80092e8 <_strtol_l.constprop.0+0xcc>
 80092fa:	f8c8 1000 	str.w	r1, [r8]
 80092fe:	e79a      	b.n	8009236 <_strtol_l.constprop.0+0x1a>
 8009300:	2430      	movs	r4, #48	; 0x30
 8009302:	2b00      	cmp	r3, #0
 8009304:	d1b5      	bne.n	8009272 <_strtol_l.constprop.0+0x56>
 8009306:	2308      	movs	r3, #8
 8009308:	e7b3      	b.n	8009272 <_strtol_l.constprop.0+0x56>
 800930a:	2c30      	cmp	r4, #48	; 0x30
 800930c:	d0a9      	beq.n	8009262 <_strtol_l.constprop.0+0x46>
 800930e:	230a      	movs	r3, #10
 8009310:	e7af      	b.n	8009272 <_strtol_l.constprop.0+0x56>
 8009312:	bf00      	nop
 8009314:	0800b8e1 	.word	0x0800b8e1

08009318 <_strtol_r>:
 8009318:	f7ff bf80 	b.w	800921c <_strtol_l.constprop.0>

0800931c <__ssputs_r>:
 800931c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009320:	461f      	mov	r7, r3
 8009322:	688e      	ldr	r6, [r1, #8]
 8009324:	4682      	mov	sl, r0
 8009326:	42be      	cmp	r6, r7
 8009328:	460c      	mov	r4, r1
 800932a:	4690      	mov	r8, r2
 800932c:	680b      	ldr	r3, [r1, #0]
 800932e:	d82c      	bhi.n	800938a <__ssputs_r+0x6e>
 8009330:	898a      	ldrh	r2, [r1, #12]
 8009332:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009336:	d026      	beq.n	8009386 <__ssputs_r+0x6a>
 8009338:	6965      	ldr	r5, [r4, #20]
 800933a:	6909      	ldr	r1, [r1, #16]
 800933c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009340:	eba3 0901 	sub.w	r9, r3, r1
 8009344:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009348:	1c7b      	adds	r3, r7, #1
 800934a:	444b      	add	r3, r9
 800934c:	106d      	asrs	r5, r5, #1
 800934e:	429d      	cmp	r5, r3
 8009350:	bf38      	it	cc
 8009352:	461d      	movcc	r5, r3
 8009354:	0553      	lsls	r3, r2, #21
 8009356:	d527      	bpl.n	80093a8 <__ssputs_r+0x8c>
 8009358:	4629      	mov	r1, r5
 800935a:	f7fe fc19 	bl	8007b90 <_malloc_r>
 800935e:	4606      	mov	r6, r0
 8009360:	b360      	cbz	r0, 80093bc <__ssputs_r+0xa0>
 8009362:	464a      	mov	r2, r9
 8009364:	6921      	ldr	r1, [r4, #16]
 8009366:	f000 fa17 	bl	8009798 <memcpy>
 800936a:	89a3      	ldrh	r3, [r4, #12]
 800936c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009370:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009374:	81a3      	strh	r3, [r4, #12]
 8009376:	6126      	str	r6, [r4, #16]
 8009378:	444e      	add	r6, r9
 800937a:	6026      	str	r6, [r4, #0]
 800937c:	463e      	mov	r6, r7
 800937e:	6165      	str	r5, [r4, #20]
 8009380:	eba5 0509 	sub.w	r5, r5, r9
 8009384:	60a5      	str	r5, [r4, #8]
 8009386:	42be      	cmp	r6, r7
 8009388:	d900      	bls.n	800938c <__ssputs_r+0x70>
 800938a:	463e      	mov	r6, r7
 800938c:	4632      	mov	r2, r6
 800938e:	4641      	mov	r1, r8
 8009390:	6820      	ldr	r0, [r4, #0]
 8009392:	f000 f9c5 	bl	8009720 <memmove>
 8009396:	2000      	movs	r0, #0
 8009398:	68a3      	ldr	r3, [r4, #8]
 800939a:	1b9b      	subs	r3, r3, r6
 800939c:	60a3      	str	r3, [r4, #8]
 800939e:	6823      	ldr	r3, [r4, #0]
 80093a0:	4433      	add	r3, r6
 80093a2:	6023      	str	r3, [r4, #0]
 80093a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093a8:	462a      	mov	r2, r5
 80093aa:	f000 fda6 	bl	8009efa <_realloc_r>
 80093ae:	4606      	mov	r6, r0
 80093b0:	2800      	cmp	r0, #0
 80093b2:	d1e0      	bne.n	8009376 <__ssputs_r+0x5a>
 80093b4:	4650      	mov	r0, sl
 80093b6:	6921      	ldr	r1, [r4, #16]
 80093b8:	f7fe fb7a 	bl	8007ab0 <_free_r>
 80093bc:	230c      	movs	r3, #12
 80093be:	f8ca 3000 	str.w	r3, [sl]
 80093c2:	89a3      	ldrh	r3, [r4, #12]
 80093c4:	f04f 30ff 	mov.w	r0, #4294967295
 80093c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80093cc:	81a3      	strh	r3, [r4, #12]
 80093ce:	e7e9      	b.n	80093a4 <__ssputs_r+0x88>

080093d0 <_svfiprintf_r>:
 80093d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093d4:	4698      	mov	r8, r3
 80093d6:	898b      	ldrh	r3, [r1, #12]
 80093d8:	4607      	mov	r7, r0
 80093da:	061b      	lsls	r3, r3, #24
 80093dc:	460d      	mov	r5, r1
 80093de:	4614      	mov	r4, r2
 80093e0:	b09d      	sub	sp, #116	; 0x74
 80093e2:	d50e      	bpl.n	8009402 <_svfiprintf_r+0x32>
 80093e4:	690b      	ldr	r3, [r1, #16]
 80093e6:	b963      	cbnz	r3, 8009402 <_svfiprintf_r+0x32>
 80093e8:	2140      	movs	r1, #64	; 0x40
 80093ea:	f7fe fbd1 	bl	8007b90 <_malloc_r>
 80093ee:	6028      	str	r0, [r5, #0]
 80093f0:	6128      	str	r0, [r5, #16]
 80093f2:	b920      	cbnz	r0, 80093fe <_svfiprintf_r+0x2e>
 80093f4:	230c      	movs	r3, #12
 80093f6:	603b      	str	r3, [r7, #0]
 80093f8:	f04f 30ff 	mov.w	r0, #4294967295
 80093fc:	e0d0      	b.n	80095a0 <_svfiprintf_r+0x1d0>
 80093fe:	2340      	movs	r3, #64	; 0x40
 8009400:	616b      	str	r3, [r5, #20]
 8009402:	2300      	movs	r3, #0
 8009404:	9309      	str	r3, [sp, #36]	; 0x24
 8009406:	2320      	movs	r3, #32
 8009408:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800940c:	2330      	movs	r3, #48	; 0x30
 800940e:	f04f 0901 	mov.w	r9, #1
 8009412:	f8cd 800c 	str.w	r8, [sp, #12]
 8009416:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 80095b8 <_svfiprintf_r+0x1e8>
 800941a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800941e:	4623      	mov	r3, r4
 8009420:	469a      	mov	sl, r3
 8009422:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009426:	b10a      	cbz	r2, 800942c <_svfiprintf_r+0x5c>
 8009428:	2a25      	cmp	r2, #37	; 0x25
 800942a:	d1f9      	bne.n	8009420 <_svfiprintf_r+0x50>
 800942c:	ebba 0b04 	subs.w	fp, sl, r4
 8009430:	d00b      	beq.n	800944a <_svfiprintf_r+0x7a>
 8009432:	465b      	mov	r3, fp
 8009434:	4622      	mov	r2, r4
 8009436:	4629      	mov	r1, r5
 8009438:	4638      	mov	r0, r7
 800943a:	f7ff ff6f 	bl	800931c <__ssputs_r>
 800943e:	3001      	adds	r0, #1
 8009440:	f000 80a9 	beq.w	8009596 <_svfiprintf_r+0x1c6>
 8009444:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009446:	445a      	add	r2, fp
 8009448:	9209      	str	r2, [sp, #36]	; 0x24
 800944a:	f89a 3000 	ldrb.w	r3, [sl]
 800944e:	2b00      	cmp	r3, #0
 8009450:	f000 80a1 	beq.w	8009596 <_svfiprintf_r+0x1c6>
 8009454:	2300      	movs	r3, #0
 8009456:	f04f 32ff 	mov.w	r2, #4294967295
 800945a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800945e:	f10a 0a01 	add.w	sl, sl, #1
 8009462:	9304      	str	r3, [sp, #16]
 8009464:	9307      	str	r3, [sp, #28]
 8009466:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800946a:	931a      	str	r3, [sp, #104]	; 0x68
 800946c:	4654      	mov	r4, sl
 800946e:	2205      	movs	r2, #5
 8009470:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009474:	4850      	ldr	r0, [pc, #320]	; (80095b8 <_svfiprintf_r+0x1e8>)
 8009476:	f7fd fc9a 	bl	8006dae <memchr>
 800947a:	9a04      	ldr	r2, [sp, #16]
 800947c:	b9d8      	cbnz	r0, 80094b6 <_svfiprintf_r+0xe6>
 800947e:	06d0      	lsls	r0, r2, #27
 8009480:	bf44      	itt	mi
 8009482:	2320      	movmi	r3, #32
 8009484:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009488:	0711      	lsls	r1, r2, #28
 800948a:	bf44      	itt	mi
 800948c:	232b      	movmi	r3, #43	; 0x2b
 800948e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009492:	f89a 3000 	ldrb.w	r3, [sl]
 8009496:	2b2a      	cmp	r3, #42	; 0x2a
 8009498:	d015      	beq.n	80094c6 <_svfiprintf_r+0xf6>
 800949a:	4654      	mov	r4, sl
 800949c:	2000      	movs	r0, #0
 800949e:	f04f 0c0a 	mov.w	ip, #10
 80094a2:	9a07      	ldr	r2, [sp, #28]
 80094a4:	4621      	mov	r1, r4
 80094a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80094aa:	3b30      	subs	r3, #48	; 0x30
 80094ac:	2b09      	cmp	r3, #9
 80094ae:	d94d      	bls.n	800954c <_svfiprintf_r+0x17c>
 80094b0:	b1b0      	cbz	r0, 80094e0 <_svfiprintf_r+0x110>
 80094b2:	9207      	str	r2, [sp, #28]
 80094b4:	e014      	b.n	80094e0 <_svfiprintf_r+0x110>
 80094b6:	eba0 0308 	sub.w	r3, r0, r8
 80094ba:	fa09 f303 	lsl.w	r3, r9, r3
 80094be:	4313      	orrs	r3, r2
 80094c0:	46a2      	mov	sl, r4
 80094c2:	9304      	str	r3, [sp, #16]
 80094c4:	e7d2      	b.n	800946c <_svfiprintf_r+0x9c>
 80094c6:	9b03      	ldr	r3, [sp, #12]
 80094c8:	1d19      	adds	r1, r3, #4
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	9103      	str	r1, [sp, #12]
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	bfbb      	ittet	lt
 80094d2:	425b      	neglt	r3, r3
 80094d4:	f042 0202 	orrlt.w	r2, r2, #2
 80094d8:	9307      	strge	r3, [sp, #28]
 80094da:	9307      	strlt	r3, [sp, #28]
 80094dc:	bfb8      	it	lt
 80094de:	9204      	strlt	r2, [sp, #16]
 80094e0:	7823      	ldrb	r3, [r4, #0]
 80094e2:	2b2e      	cmp	r3, #46	; 0x2e
 80094e4:	d10c      	bne.n	8009500 <_svfiprintf_r+0x130>
 80094e6:	7863      	ldrb	r3, [r4, #1]
 80094e8:	2b2a      	cmp	r3, #42	; 0x2a
 80094ea:	d134      	bne.n	8009556 <_svfiprintf_r+0x186>
 80094ec:	9b03      	ldr	r3, [sp, #12]
 80094ee:	3402      	adds	r4, #2
 80094f0:	1d1a      	adds	r2, r3, #4
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	9203      	str	r2, [sp, #12]
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	bfb8      	it	lt
 80094fa:	f04f 33ff 	movlt.w	r3, #4294967295
 80094fe:	9305      	str	r3, [sp, #20]
 8009500:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 80095bc <_svfiprintf_r+0x1ec>
 8009504:	2203      	movs	r2, #3
 8009506:	4650      	mov	r0, sl
 8009508:	7821      	ldrb	r1, [r4, #0]
 800950a:	f7fd fc50 	bl	8006dae <memchr>
 800950e:	b138      	cbz	r0, 8009520 <_svfiprintf_r+0x150>
 8009510:	2240      	movs	r2, #64	; 0x40
 8009512:	9b04      	ldr	r3, [sp, #16]
 8009514:	eba0 000a 	sub.w	r0, r0, sl
 8009518:	4082      	lsls	r2, r0
 800951a:	4313      	orrs	r3, r2
 800951c:	3401      	adds	r4, #1
 800951e:	9304      	str	r3, [sp, #16]
 8009520:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009524:	2206      	movs	r2, #6
 8009526:	4826      	ldr	r0, [pc, #152]	; (80095c0 <_svfiprintf_r+0x1f0>)
 8009528:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800952c:	f7fd fc3f 	bl	8006dae <memchr>
 8009530:	2800      	cmp	r0, #0
 8009532:	d038      	beq.n	80095a6 <_svfiprintf_r+0x1d6>
 8009534:	4b23      	ldr	r3, [pc, #140]	; (80095c4 <_svfiprintf_r+0x1f4>)
 8009536:	bb1b      	cbnz	r3, 8009580 <_svfiprintf_r+0x1b0>
 8009538:	9b03      	ldr	r3, [sp, #12]
 800953a:	3307      	adds	r3, #7
 800953c:	f023 0307 	bic.w	r3, r3, #7
 8009540:	3308      	adds	r3, #8
 8009542:	9303      	str	r3, [sp, #12]
 8009544:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009546:	4433      	add	r3, r6
 8009548:	9309      	str	r3, [sp, #36]	; 0x24
 800954a:	e768      	b.n	800941e <_svfiprintf_r+0x4e>
 800954c:	460c      	mov	r4, r1
 800954e:	2001      	movs	r0, #1
 8009550:	fb0c 3202 	mla	r2, ip, r2, r3
 8009554:	e7a6      	b.n	80094a4 <_svfiprintf_r+0xd4>
 8009556:	2300      	movs	r3, #0
 8009558:	f04f 0c0a 	mov.w	ip, #10
 800955c:	4619      	mov	r1, r3
 800955e:	3401      	adds	r4, #1
 8009560:	9305      	str	r3, [sp, #20]
 8009562:	4620      	mov	r0, r4
 8009564:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009568:	3a30      	subs	r2, #48	; 0x30
 800956a:	2a09      	cmp	r2, #9
 800956c:	d903      	bls.n	8009576 <_svfiprintf_r+0x1a6>
 800956e:	2b00      	cmp	r3, #0
 8009570:	d0c6      	beq.n	8009500 <_svfiprintf_r+0x130>
 8009572:	9105      	str	r1, [sp, #20]
 8009574:	e7c4      	b.n	8009500 <_svfiprintf_r+0x130>
 8009576:	4604      	mov	r4, r0
 8009578:	2301      	movs	r3, #1
 800957a:	fb0c 2101 	mla	r1, ip, r1, r2
 800957e:	e7f0      	b.n	8009562 <_svfiprintf_r+0x192>
 8009580:	ab03      	add	r3, sp, #12
 8009582:	9300      	str	r3, [sp, #0]
 8009584:	462a      	mov	r2, r5
 8009586:	4638      	mov	r0, r7
 8009588:	4b0f      	ldr	r3, [pc, #60]	; (80095c8 <_svfiprintf_r+0x1f8>)
 800958a:	a904      	add	r1, sp, #16
 800958c:	f7fc fc9a 	bl	8005ec4 <_printf_float>
 8009590:	1c42      	adds	r2, r0, #1
 8009592:	4606      	mov	r6, r0
 8009594:	d1d6      	bne.n	8009544 <_svfiprintf_r+0x174>
 8009596:	89ab      	ldrh	r3, [r5, #12]
 8009598:	065b      	lsls	r3, r3, #25
 800959a:	f53f af2d 	bmi.w	80093f8 <_svfiprintf_r+0x28>
 800959e:	9809      	ldr	r0, [sp, #36]	; 0x24
 80095a0:	b01d      	add	sp, #116	; 0x74
 80095a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095a6:	ab03      	add	r3, sp, #12
 80095a8:	9300      	str	r3, [sp, #0]
 80095aa:	462a      	mov	r2, r5
 80095ac:	4638      	mov	r0, r7
 80095ae:	4b06      	ldr	r3, [pc, #24]	; (80095c8 <_svfiprintf_r+0x1f8>)
 80095b0:	a904      	add	r1, sp, #16
 80095b2:	f7fc ff27 	bl	8006404 <_printf_i>
 80095b6:	e7eb      	b.n	8009590 <_svfiprintf_r+0x1c0>
 80095b8:	0800b9e1 	.word	0x0800b9e1
 80095bc:	0800b9e7 	.word	0x0800b9e7
 80095c0:	0800b9eb 	.word	0x0800b9eb
 80095c4:	08005ec5 	.word	0x08005ec5
 80095c8:	0800931d 	.word	0x0800931d

080095cc <__sflush_r>:
 80095cc:	898a      	ldrh	r2, [r1, #12]
 80095ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095d0:	4605      	mov	r5, r0
 80095d2:	0710      	lsls	r0, r2, #28
 80095d4:	460c      	mov	r4, r1
 80095d6:	d457      	bmi.n	8009688 <__sflush_r+0xbc>
 80095d8:	684b      	ldr	r3, [r1, #4]
 80095da:	2b00      	cmp	r3, #0
 80095dc:	dc04      	bgt.n	80095e8 <__sflush_r+0x1c>
 80095de:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	dc01      	bgt.n	80095e8 <__sflush_r+0x1c>
 80095e4:	2000      	movs	r0, #0
 80095e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80095e8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80095ea:	2e00      	cmp	r6, #0
 80095ec:	d0fa      	beq.n	80095e4 <__sflush_r+0x18>
 80095ee:	2300      	movs	r3, #0
 80095f0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80095f4:	682f      	ldr	r7, [r5, #0]
 80095f6:	6a21      	ldr	r1, [r4, #32]
 80095f8:	602b      	str	r3, [r5, #0]
 80095fa:	d032      	beq.n	8009662 <__sflush_r+0x96>
 80095fc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80095fe:	89a3      	ldrh	r3, [r4, #12]
 8009600:	075a      	lsls	r2, r3, #29
 8009602:	d505      	bpl.n	8009610 <__sflush_r+0x44>
 8009604:	6863      	ldr	r3, [r4, #4]
 8009606:	1ac0      	subs	r0, r0, r3
 8009608:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800960a:	b10b      	cbz	r3, 8009610 <__sflush_r+0x44>
 800960c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800960e:	1ac0      	subs	r0, r0, r3
 8009610:	2300      	movs	r3, #0
 8009612:	4602      	mov	r2, r0
 8009614:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009616:	4628      	mov	r0, r5
 8009618:	6a21      	ldr	r1, [r4, #32]
 800961a:	47b0      	blx	r6
 800961c:	1c43      	adds	r3, r0, #1
 800961e:	89a3      	ldrh	r3, [r4, #12]
 8009620:	d106      	bne.n	8009630 <__sflush_r+0x64>
 8009622:	6829      	ldr	r1, [r5, #0]
 8009624:	291d      	cmp	r1, #29
 8009626:	d82b      	bhi.n	8009680 <__sflush_r+0xb4>
 8009628:	4a28      	ldr	r2, [pc, #160]	; (80096cc <__sflush_r+0x100>)
 800962a:	410a      	asrs	r2, r1
 800962c:	07d6      	lsls	r6, r2, #31
 800962e:	d427      	bmi.n	8009680 <__sflush_r+0xb4>
 8009630:	2200      	movs	r2, #0
 8009632:	6062      	str	r2, [r4, #4]
 8009634:	6922      	ldr	r2, [r4, #16]
 8009636:	04d9      	lsls	r1, r3, #19
 8009638:	6022      	str	r2, [r4, #0]
 800963a:	d504      	bpl.n	8009646 <__sflush_r+0x7a>
 800963c:	1c42      	adds	r2, r0, #1
 800963e:	d101      	bne.n	8009644 <__sflush_r+0x78>
 8009640:	682b      	ldr	r3, [r5, #0]
 8009642:	b903      	cbnz	r3, 8009646 <__sflush_r+0x7a>
 8009644:	6560      	str	r0, [r4, #84]	; 0x54
 8009646:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009648:	602f      	str	r7, [r5, #0]
 800964a:	2900      	cmp	r1, #0
 800964c:	d0ca      	beq.n	80095e4 <__sflush_r+0x18>
 800964e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009652:	4299      	cmp	r1, r3
 8009654:	d002      	beq.n	800965c <__sflush_r+0x90>
 8009656:	4628      	mov	r0, r5
 8009658:	f7fe fa2a 	bl	8007ab0 <_free_r>
 800965c:	2000      	movs	r0, #0
 800965e:	6360      	str	r0, [r4, #52]	; 0x34
 8009660:	e7c1      	b.n	80095e6 <__sflush_r+0x1a>
 8009662:	2301      	movs	r3, #1
 8009664:	4628      	mov	r0, r5
 8009666:	47b0      	blx	r6
 8009668:	1c41      	adds	r1, r0, #1
 800966a:	d1c8      	bne.n	80095fe <__sflush_r+0x32>
 800966c:	682b      	ldr	r3, [r5, #0]
 800966e:	2b00      	cmp	r3, #0
 8009670:	d0c5      	beq.n	80095fe <__sflush_r+0x32>
 8009672:	2b1d      	cmp	r3, #29
 8009674:	d001      	beq.n	800967a <__sflush_r+0xae>
 8009676:	2b16      	cmp	r3, #22
 8009678:	d101      	bne.n	800967e <__sflush_r+0xb2>
 800967a:	602f      	str	r7, [r5, #0]
 800967c:	e7b2      	b.n	80095e4 <__sflush_r+0x18>
 800967e:	89a3      	ldrh	r3, [r4, #12]
 8009680:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009684:	81a3      	strh	r3, [r4, #12]
 8009686:	e7ae      	b.n	80095e6 <__sflush_r+0x1a>
 8009688:	690f      	ldr	r7, [r1, #16]
 800968a:	2f00      	cmp	r7, #0
 800968c:	d0aa      	beq.n	80095e4 <__sflush_r+0x18>
 800968e:	0793      	lsls	r3, r2, #30
 8009690:	bf18      	it	ne
 8009692:	2300      	movne	r3, #0
 8009694:	680e      	ldr	r6, [r1, #0]
 8009696:	bf08      	it	eq
 8009698:	694b      	ldreq	r3, [r1, #20]
 800969a:	1bf6      	subs	r6, r6, r7
 800969c:	600f      	str	r7, [r1, #0]
 800969e:	608b      	str	r3, [r1, #8]
 80096a0:	2e00      	cmp	r6, #0
 80096a2:	dd9f      	ble.n	80095e4 <__sflush_r+0x18>
 80096a4:	4633      	mov	r3, r6
 80096a6:	463a      	mov	r2, r7
 80096a8:	4628      	mov	r0, r5
 80096aa:	6a21      	ldr	r1, [r4, #32]
 80096ac:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80096b0:	47e0      	blx	ip
 80096b2:	2800      	cmp	r0, #0
 80096b4:	dc06      	bgt.n	80096c4 <__sflush_r+0xf8>
 80096b6:	89a3      	ldrh	r3, [r4, #12]
 80096b8:	f04f 30ff 	mov.w	r0, #4294967295
 80096bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80096c0:	81a3      	strh	r3, [r4, #12]
 80096c2:	e790      	b.n	80095e6 <__sflush_r+0x1a>
 80096c4:	4407      	add	r7, r0
 80096c6:	1a36      	subs	r6, r6, r0
 80096c8:	e7ea      	b.n	80096a0 <__sflush_r+0xd4>
 80096ca:	bf00      	nop
 80096cc:	dfbffffe 	.word	0xdfbffffe

080096d0 <_fflush_r>:
 80096d0:	b538      	push	{r3, r4, r5, lr}
 80096d2:	690b      	ldr	r3, [r1, #16]
 80096d4:	4605      	mov	r5, r0
 80096d6:	460c      	mov	r4, r1
 80096d8:	b913      	cbnz	r3, 80096e0 <_fflush_r+0x10>
 80096da:	2500      	movs	r5, #0
 80096dc:	4628      	mov	r0, r5
 80096de:	bd38      	pop	{r3, r4, r5, pc}
 80096e0:	b118      	cbz	r0, 80096ea <_fflush_r+0x1a>
 80096e2:	6a03      	ldr	r3, [r0, #32]
 80096e4:	b90b      	cbnz	r3, 80096ea <_fflush_r+0x1a>
 80096e6:	f7fd fa49 	bl	8006b7c <__sinit>
 80096ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d0f3      	beq.n	80096da <_fflush_r+0xa>
 80096f2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80096f4:	07d0      	lsls	r0, r2, #31
 80096f6:	d404      	bmi.n	8009702 <_fflush_r+0x32>
 80096f8:	0599      	lsls	r1, r3, #22
 80096fa:	d402      	bmi.n	8009702 <_fflush_r+0x32>
 80096fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80096fe:	f7fd fb54 	bl	8006daa <__retarget_lock_acquire_recursive>
 8009702:	4628      	mov	r0, r5
 8009704:	4621      	mov	r1, r4
 8009706:	f7ff ff61 	bl	80095cc <__sflush_r>
 800970a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800970c:	4605      	mov	r5, r0
 800970e:	07da      	lsls	r2, r3, #31
 8009710:	d4e4      	bmi.n	80096dc <_fflush_r+0xc>
 8009712:	89a3      	ldrh	r3, [r4, #12]
 8009714:	059b      	lsls	r3, r3, #22
 8009716:	d4e1      	bmi.n	80096dc <_fflush_r+0xc>
 8009718:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800971a:	f7fd fb47 	bl	8006dac <__retarget_lock_release_recursive>
 800971e:	e7dd      	b.n	80096dc <_fflush_r+0xc>

08009720 <memmove>:
 8009720:	4288      	cmp	r0, r1
 8009722:	b510      	push	{r4, lr}
 8009724:	eb01 0402 	add.w	r4, r1, r2
 8009728:	d902      	bls.n	8009730 <memmove+0x10>
 800972a:	4284      	cmp	r4, r0
 800972c:	4623      	mov	r3, r4
 800972e:	d807      	bhi.n	8009740 <memmove+0x20>
 8009730:	1e43      	subs	r3, r0, #1
 8009732:	42a1      	cmp	r1, r4
 8009734:	d008      	beq.n	8009748 <memmove+0x28>
 8009736:	f811 2b01 	ldrb.w	r2, [r1], #1
 800973a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800973e:	e7f8      	b.n	8009732 <memmove+0x12>
 8009740:	4601      	mov	r1, r0
 8009742:	4402      	add	r2, r0
 8009744:	428a      	cmp	r2, r1
 8009746:	d100      	bne.n	800974a <memmove+0x2a>
 8009748:	bd10      	pop	{r4, pc}
 800974a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800974e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009752:	e7f7      	b.n	8009744 <memmove+0x24>

08009754 <strncmp>:
 8009754:	b510      	push	{r4, lr}
 8009756:	b16a      	cbz	r2, 8009774 <strncmp+0x20>
 8009758:	3901      	subs	r1, #1
 800975a:	1884      	adds	r4, r0, r2
 800975c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009760:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009764:	429a      	cmp	r2, r3
 8009766:	d103      	bne.n	8009770 <strncmp+0x1c>
 8009768:	42a0      	cmp	r0, r4
 800976a:	d001      	beq.n	8009770 <strncmp+0x1c>
 800976c:	2a00      	cmp	r2, #0
 800976e:	d1f5      	bne.n	800975c <strncmp+0x8>
 8009770:	1ad0      	subs	r0, r2, r3
 8009772:	bd10      	pop	{r4, pc}
 8009774:	4610      	mov	r0, r2
 8009776:	e7fc      	b.n	8009772 <strncmp+0x1e>

08009778 <_sbrk_r>:
 8009778:	b538      	push	{r3, r4, r5, lr}
 800977a:	2300      	movs	r3, #0
 800977c:	4d05      	ldr	r5, [pc, #20]	; (8009794 <_sbrk_r+0x1c>)
 800977e:	4604      	mov	r4, r0
 8009780:	4608      	mov	r0, r1
 8009782:	602b      	str	r3, [r5, #0]
 8009784:	f7f9 fac8 	bl	8002d18 <_sbrk>
 8009788:	1c43      	adds	r3, r0, #1
 800978a:	d102      	bne.n	8009792 <_sbrk_r+0x1a>
 800978c:	682b      	ldr	r3, [r5, #0]
 800978e:	b103      	cbz	r3, 8009792 <_sbrk_r+0x1a>
 8009790:	6023      	str	r3, [r4, #0]
 8009792:	bd38      	pop	{r3, r4, r5, pc}
 8009794:	20000758 	.word	0x20000758

08009798 <memcpy>:
 8009798:	440a      	add	r2, r1
 800979a:	4291      	cmp	r1, r2
 800979c:	f100 33ff 	add.w	r3, r0, #4294967295
 80097a0:	d100      	bne.n	80097a4 <memcpy+0xc>
 80097a2:	4770      	bx	lr
 80097a4:	b510      	push	{r4, lr}
 80097a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80097aa:	4291      	cmp	r1, r2
 80097ac:	f803 4f01 	strb.w	r4, [r3, #1]!
 80097b0:	d1f9      	bne.n	80097a6 <memcpy+0xe>
 80097b2:	bd10      	pop	{r4, pc}

080097b4 <nan>:
 80097b4:	2000      	movs	r0, #0
 80097b6:	4901      	ldr	r1, [pc, #4]	; (80097bc <nan+0x8>)
 80097b8:	4770      	bx	lr
 80097ba:	bf00      	nop
 80097bc:	7ff80000 	.word	0x7ff80000

080097c0 <__assert_func>:
 80097c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80097c2:	4614      	mov	r4, r2
 80097c4:	461a      	mov	r2, r3
 80097c6:	4b09      	ldr	r3, [pc, #36]	; (80097ec <__assert_func+0x2c>)
 80097c8:	4605      	mov	r5, r0
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	68d8      	ldr	r0, [r3, #12]
 80097ce:	b14c      	cbz	r4, 80097e4 <__assert_func+0x24>
 80097d0:	4b07      	ldr	r3, [pc, #28]	; (80097f0 <__assert_func+0x30>)
 80097d2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80097d6:	9100      	str	r1, [sp, #0]
 80097d8:	462b      	mov	r3, r5
 80097da:	4906      	ldr	r1, [pc, #24]	; (80097f4 <__assert_func+0x34>)
 80097dc:	f000 fbca 	bl	8009f74 <fiprintf>
 80097e0:	f000 fbda 	bl	8009f98 <abort>
 80097e4:	4b04      	ldr	r3, [pc, #16]	; (80097f8 <__assert_func+0x38>)
 80097e6:	461c      	mov	r4, r3
 80097e8:	e7f3      	b.n	80097d2 <__assert_func+0x12>
 80097ea:	bf00      	nop
 80097ec:	20000068 	.word	0x20000068
 80097f0:	0800b9fa 	.word	0x0800b9fa
 80097f4:	0800ba07 	.word	0x0800ba07
 80097f8:	0800ba35 	.word	0x0800ba35

080097fc <_calloc_r>:
 80097fc:	b570      	push	{r4, r5, r6, lr}
 80097fe:	fba1 5402 	umull	r5, r4, r1, r2
 8009802:	b934      	cbnz	r4, 8009812 <_calloc_r+0x16>
 8009804:	4629      	mov	r1, r5
 8009806:	f7fe f9c3 	bl	8007b90 <_malloc_r>
 800980a:	4606      	mov	r6, r0
 800980c:	b928      	cbnz	r0, 800981a <_calloc_r+0x1e>
 800980e:	4630      	mov	r0, r6
 8009810:	bd70      	pop	{r4, r5, r6, pc}
 8009812:	220c      	movs	r2, #12
 8009814:	2600      	movs	r6, #0
 8009816:	6002      	str	r2, [r0, #0]
 8009818:	e7f9      	b.n	800980e <_calloc_r+0x12>
 800981a:	462a      	mov	r2, r5
 800981c:	4621      	mov	r1, r4
 800981e:	f7fd fa46 	bl	8006cae <memset>
 8009822:	e7f4      	b.n	800980e <_calloc_r+0x12>

08009824 <rshift>:
 8009824:	6903      	ldr	r3, [r0, #16]
 8009826:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800982a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800982e:	f100 0414 	add.w	r4, r0, #20
 8009832:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009836:	dd46      	ble.n	80098c6 <rshift+0xa2>
 8009838:	f011 011f 	ands.w	r1, r1, #31
 800983c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009840:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009844:	d10c      	bne.n	8009860 <rshift+0x3c>
 8009846:	4629      	mov	r1, r5
 8009848:	f100 0710 	add.w	r7, r0, #16
 800984c:	42b1      	cmp	r1, r6
 800984e:	d335      	bcc.n	80098bc <rshift+0x98>
 8009850:	1a9b      	subs	r3, r3, r2
 8009852:	009b      	lsls	r3, r3, #2
 8009854:	1eea      	subs	r2, r5, #3
 8009856:	4296      	cmp	r6, r2
 8009858:	bf38      	it	cc
 800985a:	2300      	movcc	r3, #0
 800985c:	4423      	add	r3, r4
 800985e:	e015      	b.n	800988c <rshift+0x68>
 8009860:	46a1      	mov	r9, r4
 8009862:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009866:	f1c1 0820 	rsb	r8, r1, #32
 800986a:	40cf      	lsrs	r7, r1
 800986c:	f105 0e04 	add.w	lr, r5, #4
 8009870:	4576      	cmp	r6, lr
 8009872:	46f4      	mov	ip, lr
 8009874:	d816      	bhi.n	80098a4 <rshift+0x80>
 8009876:	1a9a      	subs	r2, r3, r2
 8009878:	0092      	lsls	r2, r2, #2
 800987a:	3a04      	subs	r2, #4
 800987c:	3501      	adds	r5, #1
 800987e:	42ae      	cmp	r6, r5
 8009880:	bf38      	it	cc
 8009882:	2200      	movcc	r2, #0
 8009884:	18a3      	adds	r3, r4, r2
 8009886:	50a7      	str	r7, [r4, r2]
 8009888:	b107      	cbz	r7, 800988c <rshift+0x68>
 800988a:	3304      	adds	r3, #4
 800988c:	42a3      	cmp	r3, r4
 800988e:	eba3 0204 	sub.w	r2, r3, r4
 8009892:	bf08      	it	eq
 8009894:	2300      	moveq	r3, #0
 8009896:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800989a:	6102      	str	r2, [r0, #16]
 800989c:	bf08      	it	eq
 800989e:	6143      	streq	r3, [r0, #20]
 80098a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80098a4:	f8dc c000 	ldr.w	ip, [ip]
 80098a8:	fa0c fc08 	lsl.w	ip, ip, r8
 80098ac:	ea4c 0707 	orr.w	r7, ip, r7
 80098b0:	f849 7b04 	str.w	r7, [r9], #4
 80098b4:	f85e 7b04 	ldr.w	r7, [lr], #4
 80098b8:	40cf      	lsrs	r7, r1
 80098ba:	e7d9      	b.n	8009870 <rshift+0x4c>
 80098bc:	f851 cb04 	ldr.w	ip, [r1], #4
 80098c0:	f847 cf04 	str.w	ip, [r7, #4]!
 80098c4:	e7c2      	b.n	800984c <rshift+0x28>
 80098c6:	4623      	mov	r3, r4
 80098c8:	e7e0      	b.n	800988c <rshift+0x68>

080098ca <__hexdig_fun>:
 80098ca:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80098ce:	2b09      	cmp	r3, #9
 80098d0:	d802      	bhi.n	80098d8 <__hexdig_fun+0xe>
 80098d2:	3820      	subs	r0, #32
 80098d4:	b2c0      	uxtb	r0, r0
 80098d6:	4770      	bx	lr
 80098d8:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80098dc:	2b05      	cmp	r3, #5
 80098de:	d801      	bhi.n	80098e4 <__hexdig_fun+0x1a>
 80098e0:	3847      	subs	r0, #71	; 0x47
 80098e2:	e7f7      	b.n	80098d4 <__hexdig_fun+0xa>
 80098e4:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80098e8:	2b05      	cmp	r3, #5
 80098ea:	d801      	bhi.n	80098f0 <__hexdig_fun+0x26>
 80098ec:	3827      	subs	r0, #39	; 0x27
 80098ee:	e7f1      	b.n	80098d4 <__hexdig_fun+0xa>
 80098f0:	2000      	movs	r0, #0
 80098f2:	4770      	bx	lr

080098f4 <__gethex>:
 80098f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098f8:	4681      	mov	r9, r0
 80098fa:	468a      	mov	sl, r1
 80098fc:	4617      	mov	r7, r2
 80098fe:	680a      	ldr	r2, [r1, #0]
 8009900:	b085      	sub	sp, #20
 8009902:	f102 0b02 	add.w	fp, r2, #2
 8009906:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800990a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800990e:	9302      	str	r3, [sp, #8]
 8009910:	32fe      	adds	r2, #254	; 0xfe
 8009912:	eb02 030b 	add.w	r3, r2, fp
 8009916:	46d8      	mov	r8, fp
 8009918:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800991c:	9301      	str	r3, [sp, #4]
 800991e:	2830      	cmp	r0, #48	; 0x30
 8009920:	d0f7      	beq.n	8009912 <__gethex+0x1e>
 8009922:	f7ff ffd2 	bl	80098ca <__hexdig_fun>
 8009926:	4604      	mov	r4, r0
 8009928:	2800      	cmp	r0, #0
 800992a:	d138      	bne.n	800999e <__gethex+0xaa>
 800992c:	2201      	movs	r2, #1
 800992e:	4640      	mov	r0, r8
 8009930:	49a7      	ldr	r1, [pc, #668]	; (8009bd0 <__gethex+0x2dc>)
 8009932:	f7ff ff0f 	bl	8009754 <strncmp>
 8009936:	4606      	mov	r6, r0
 8009938:	2800      	cmp	r0, #0
 800993a:	d169      	bne.n	8009a10 <__gethex+0x11c>
 800993c:	f898 0001 	ldrb.w	r0, [r8, #1]
 8009940:	465d      	mov	r5, fp
 8009942:	f7ff ffc2 	bl	80098ca <__hexdig_fun>
 8009946:	2800      	cmp	r0, #0
 8009948:	d064      	beq.n	8009a14 <__gethex+0x120>
 800994a:	465a      	mov	r2, fp
 800994c:	7810      	ldrb	r0, [r2, #0]
 800994e:	4690      	mov	r8, r2
 8009950:	2830      	cmp	r0, #48	; 0x30
 8009952:	f102 0201 	add.w	r2, r2, #1
 8009956:	d0f9      	beq.n	800994c <__gethex+0x58>
 8009958:	f7ff ffb7 	bl	80098ca <__hexdig_fun>
 800995c:	2301      	movs	r3, #1
 800995e:	fab0 f480 	clz	r4, r0
 8009962:	465e      	mov	r6, fp
 8009964:	0964      	lsrs	r4, r4, #5
 8009966:	9301      	str	r3, [sp, #4]
 8009968:	4642      	mov	r2, r8
 800996a:	4615      	mov	r5, r2
 800996c:	7828      	ldrb	r0, [r5, #0]
 800996e:	3201      	adds	r2, #1
 8009970:	f7ff ffab 	bl	80098ca <__hexdig_fun>
 8009974:	2800      	cmp	r0, #0
 8009976:	d1f8      	bne.n	800996a <__gethex+0x76>
 8009978:	2201      	movs	r2, #1
 800997a:	4628      	mov	r0, r5
 800997c:	4994      	ldr	r1, [pc, #592]	; (8009bd0 <__gethex+0x2dc>)
 800997e:	f7ff fee9 	bl	8009754 <strncmp>
 8009982:	b978      	cbnz	r0, 80099a4 <__gethex+0xb0>
 8009984:	b946      	cbnz	r6, 8009998 <__gethex+0xa4>
 8009986:	1c6e      	adds	r6, r5, #1
 8009988:	4632      	mov	r2, r6
 800998a:	4615      	mov	r5, r2
 800998c:	7828      	ldrb	r0, [r5, #0]
 800998e:	3201      	adds	r2, #1
 8009990:	f7ff ff9b 	bl	80098ca <__hexdig_fun>
 8009994:	2800      	cmp	r0, #0
 8009996:	d1f8      	bne.n	800998a <__gethex+0x96>
 8009998:	1b73      	subs	r3, r6, r5
 800999a:	009e      	lsls	r6, r3, #2
 800999c:	e004      	b.n	80099a8 <__gethex+0xb4>
 800999e:	2400      	movs	r4, #0
 80099a0:	4626      	mov	r6, r4
 80099a2:	e7e1      	b.n	8009968 <__gethex+0x74>
 80099a4:	2e00      	cmp	r6, #0
 80099a6:	d1f7      	bne.n	8009998 <__gethex+0xa4>
 80099a8:	782b      	ldrb	r3, [r5, #0]
 80099aa:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80099ae:	2b50      	cmp	r3, #80	; 0x50
 80099b0:	d13d      	bne.n	8009a2e <__gethex+0x13a>
 80099b2:	786b      	ldrb	r3, [r5, #1]
 80099b4:	2b2b      	cmp	r3, #43	; 0x2b
 80099b6:	d02f      	beq.n	8009a18 <__gethex+0x124>
 80099b8:	2b2d      	cmp	r3, #45	; 0x2d
 80099ba:	d031      	beq.n	8009a20 <__gethex+0x12c>
 80099bc:	f04f 0b00 	mov.w	fp, #0
 80099c0:	1c69      	adds	r1, r5, #1
 80099c2:	7808      	ldrb	r0, [r1, #0]
 80099c4:	f7ff ff81 	bl	80098ca <__hexdig_fun>
 80099c8:	1e42      	subs	r2, r0, #1
 80099ca:	b2d2      	uxtb	r2, r2
 80099cc:	2a18      	cmp	r2, #24
 80099ce:	d82e      	bhi.n	8009a2e <__gethex+0x13a>
 80099d0:	f1a0 0210 	sub.w	r2, r0, #16
 80099d4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80099d8:	f7ff ff77 	bl	80098ca <__hexdig_fun>
 80099dc:	f100 3cff 	add.w	ip, r0, #4294967295
 80099e0:	fa5f fc8c 	uxtb.w	ip, ip
 80099e4:	f1bc 0f18 	cmp.w	ip, #24
 80099e8:	d91d      	bls.n	8009a26 <__gethex+0x132>
 80099ea:	f1bb 0f00 	cmp.w	fp, #0
 80099ee:	d000      	beq.n	80099f2 <__gethex+0xfe>
 80099f0:	4252      	negs	r2, r2
 80099f2:	4416      	add	r6, r2
 80099f4:	f8ca 1000 	str.w	r1, [sl]
 80099f8:	b1dc      	cbz	r4, 8009a32 <__gethex+0x13e>
 80099fa:	9b01      	ldr	r3, [sp, #4]
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	bf14      	ite	ne
 8009a00:	f04f 0800 	movne.w	r8, #0
 8009a04:	f04f 0806 	moveq.w	r8, #6
 8009a08:	4640      	mov	r0, r8
 8009a0a:	b005      	add	sp, #20
 8009a0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a10:	4645      	mov	r5, r8
 8009a12:	4626      	mov	r6, r4
 8009a14:	2401      	movs	r4, #1
 8009a16:	e7c7      	b.n	80099a8 <__gethex+0xb4>
 8009a18:	f04f 0b00 	mov.w	fp, #0
 8009a1c:	1ca9      	adds	r1, r5, #2
 8009a1e:	e7d0      	b.n	80099c2 <__gethex+0xce>
 8009a20:	f04f 0b01 	mov.w	fp, #1
 8009a24:	e7fa      	b.n	8009a1c <__gethex+0x128>
 8009a26:	230a      	movs	r3, #10
 8009a28:	fb03 0002 	mla	r0, r3, r2, r0
 8009a2c:	e7d0      	b.n	80099d0 <__gethex+0xdc>
 8009a2e:	4629      	mov	r1, r5
 8009a30:	e7e0      	b.n	80099f4 <__gethex+0x100>
 8009a32:	4621      	mov	r1, r4
 8009a34:	eba5 0308 	sub.w	r3, r5, r8
 8009a38:	3b01      	subs	r3, #1
 8009a3a:	2b07      	cmp	r3, #7
 8009a3c:	dc0a      	bgt.n	8009a54 <__gethex+0x160>
 8009a3e:	4648      	mov	r0, r9
 8009a40:	f7fe f932 	bl	8007ca8 <_Balloc>
 8009a44:	4604      	mov	r4, r0
 8009a46:	b940      	cbnz	r0, 8009a5a <__gethex+0x166>
 8009a48:	4602      	mov	r2, r0
 8009a4a:	21e4      	movs	r1, #228	; 0xe4
 8009a4c:	4b61      	ldr	r3, [pc, #388]	; (8009bd4 <__gethex+0x2e0>)
 8009a4e:	4862      	ldr	r0, [pc, #392]	; (8009bd8 <__gethex+0x2e4>)
 8009a50:	f7ff feb6 	bl	80097c0 <__assert_func>
 8009a54:	3101      	adds	r1, #1
 8009a56:	105b      	asrs	r3, r3, #1
 8009a58:	e7ef      	b.n	8009a3a <__gethex+0x146>
 8009a5a:	2300      	movs	r3, #0
 8009a5c:	469b      	mov	fp, r3
 8009a5e:	f100 0a14 	add.w	sl, r0, #20
 8009a62:	f8cd a004 	str.w	sl, [sp, #4]
 8009a66:	45a8      	cmp	r8, r5
 8009a68:	d344      	bcc.n	8009af4 <__gethex+0x200>
 8009a6a:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8009a6e:	4658      	mov	r0, fp
 8009a70:	f848 bb04 	str.w	fp, [r8], #4
 8009a74:	eba8 080a 	sub.w	r8, r8, sl
 8009a78:	ea4f 02a8 	mov.w	r2, r8, asr #2
 8009a7c:	6122      	str	r2, [r4, #16]
 8009a7e:	ea4f 1842 	mov.w	r8, r2, lsl #5
 8009a82:	f7fe fa03 	bl	8007e8c <__hi0bits>
 8009a86:	683d      	ldr	r5, [r7, #0]
 8009a88:	eba8 0800 	sub.w	r8, r8, r0
 8009a8c:	45a8      	cmp	r8, r5
 8009a8e:	dd59      	ble.n	8009b44 <__gethex+0x250>
 8009a90:	eba8 0805 	sub.w	r8, r8, r5
 8009a94:	4641      	mov	r1, r8
 8009a96:	4620      	mov	r0, r4
 8009a98:	f7fe fd81 	bl	800859e <__any_on>
 8009a9c:	4683      	mov	fp, r0
 8009a9e:	b1b8      	cbz	r0, 8009ad0 <__gethex+0x1dc>
 8009aa0:	f04f 0b01 	mov.w	fp, #1
 8009aa4:	f108 33ff 	add.w	r3, r8, #4294967295
 8009aa8:	1159      	asrs	r1, r3, #5
 8009aaa:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009aae:	f003 021f 	and.w	r2, r3, #31
 8009ab2:	fa0b f202 	lsl.w	r2, fp, r2
 8009ab6:	420a      	tst	r2, r1
 8009ab8:	d00a      	beq.n	8009ad0 <__gethex+0x1dc>
 8009aba:	455b      	cmp	r3, fp
 8009abc:	dd06      	ble.n	8009acc <__gethex+0x1d8>
 8009abe:	4620      	mov	r0, r4
 8009ac0:	f1a8 0102 	sub.w	r1, r8, #2
 8009ac4:	f7fe fd6b 	bl	800859e <__any_on>
 8009ac8:	2800      	cmp	r0, #0
 8009aca:	d138      	bne.n	8009b3e <__gethex+0x24a>
 8009acc:	f04f 0b02 	mov.w	fp, #2
 8009ad0:	4641      	mov	r1, r8
 8009ad2:	4620      	mov	r0, r4
 8009ad4:	f7ff fea6 	bl	8009824 <rshift>
 8009ad8:	4446      	add	r6, r8
 8009ada:	68bb      	ldr	r3, [r7, #8]
 8009adc:	42b3      	cmp	r3, r6
 8009ade:	da41      	bge.n	8009b64 <__gethex+0x270>
 8009ae0:	4621      	mov	r1, r4
 8009ae2:	4648      	mov	r0, r9
 8009ae4:	f7fe f920 	bl	8007d28 <_Bfree>
 8009ae8:	2300      	movs	r3, #0
 8009aea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009aec:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8009af0:	6013      	str	r3, [r2, #0]
 8009af2:	e789      	b.n	8009a08 <__gethex+0x114>
 8009af4:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 8009af8:	2a2e      	cmp	r2, #46	; 0x2e
 8009afa:	d014      	beq.n	8009b26 <__gethex+0x232>
 8009afc:	2b20      	cmp	r3, #32
 8009afe:	d106      	bne.n	8009b0e <__gethex+0x21a>
 8009b00:	9b01      	ldr	r3, [sp, #4]
 8009b02:	f843 bb04 	str.w	fp, [r3], #4
 8009b06:	f04f 0b00 	mov.w	fp, #0
 8009b0a:	9301      	str	r3, [sp, #4]
 8009b0c:	465b      	mov	r3, fp
 8009b0e:	7828      	ldrb	r0, [r5, #0]
 8009b10:	9303      	str	r3, [sp, #12]
 8009b12:	f7ff feda 	bl	80098ca <__hexdig_fun>
 8009b16:	9b03      	ldr	r3, [sp, #12]
 8009b18:	f000 000f 	and.w	r0, r0, #15
 8009b1c:	4098      	lsls	r0, r3
 8009b1e:	ea4b 0b00 	orr.w	fp, fp, r0
 8009b22:	3304      	adds	r3, #4
 8009b24:	e79f      	b.n	8009a66 <__gethex+0x172>
 8009b26:	45a8      	cmp	r8, r5
 8009b28:	d8e8      	bhi.n	8009afc <__gethex+0x208>
 8009b2a:	2201      	movs	r2, #1
 8009b2c:	4628      	mov	r0, r5
 8009b2e:	4928      	ldr	r1, [pc, #160]	; (8009bd0 <__gethex+0x2dc>)
 8009b30:	9303      	str	r3, [sp, #12]
 8009b32:	f7ff fe0f 	bl	8009754 <strncmp>
 8009b36:	9b03      	ldr	r3, [sp, #12]
 8009b38:	2800      	cmp	r0, #0
 8009b3a:	d1df      	bne.n	8009afc <__gethex+0x208>
 8009b3c:	e793      	b.n	8009a66 <__gethex+0x172>
 8009b3e:	f04f 0b03 	mov.w	fp, #3
 8009b42:	e7c5      	b.n	8009ad0 <__gethex+0x1dc>
 8009b44:	da0b      	bge.n	8009b5e <__gethex+0x26a>
 8009b46:	eba5 0808 	sub.w	r8, r5, r8
 8009b4a:	4621      	mov	r1, r4
 8009b4c:	4642      	mov	r2, r8
 8009b4e:	4648      	mov	r0, r9
 8009b50:	f7fe fb02 	bl	8008158 <__lshift>
 8009b54:	4604      	mov	r4, r0
 8009b56:	eba6 0608 	sub.w	r6, r6, r8
 8009b5a:	f100 0a14 	add.w	sl, r0, #20
 8009b5e:	f04f 0b00 	mov.w	fp, #0
 8009b62:	e7ba      	b.n	8009ada <__gethex+0x1e6>
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	42b3      	cmp	r3, r6
 8009b68:	dd74      	ble.n	8009c54 <__gethex+0x360>
 8009b6a:	1b9e      	subs	r6, r3, r6
 8009b6c:	42b5      	cmp	r5, r6
 8009b6e:	dc35      	bgt.n	8009bdc <__gethex+0x2e8>
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	2b02      	cmp	r3, #2
 8009b74:	d023      	beq.n	8009bbe <__gethex+0x2ca>
 8009b76:	2b03      	cmp	r3, #3
 8009b78:	d025      	beq.n	8009bc6 <__gethex+0x2d2>
 8009b7a:	2b01      	cmp	r3, #1
 8009b7c:	d115      	bne.n	8009baa <__gethex+0x2b6>
 8009b7e:	42b5      	cmp	r5, r6
 8009b80:	d113      	bne.n	8009baa <__gethex+0x2b6>
 8009b82:	2d01      	cmp	r5, #1
 8009b84:	d10b      	bne.n	8009b9e <__gethex+0x2aa>
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	9a02      	ldr	r2, [sp, #8]
 8009b8a:	f04f 0862 	mov.w	r8, #98	; 0x62
 8009b8e:	6013      	str	r3, [r2, #0]
 8009b90:	2301      	movs	r3, #1
 8009b92:	6123      	str	r3, [r4, #16]
 8009b94:	f8ca 3000 	str.w	r3, [sl]
 8009b98:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009b9a:	601c      	str	r4, [r3, #0]
 8009b9c:	e734      	b.n	8009a08 <__gethex+0x114>
 8009b9e:	4620      	mov	r0, r4
 8009ba0:	1e69      	subs	r1, r5, #1
 8009ba2:	f7fe fcfc 	bl	800859e <__any_on>
 8009ba6:	2800      	cmp	r0, #0
 8009ba8:	d1ed      	bne.n	8009b86 <__gethex+0x292>
 8009baa:	4621      	mov	r1, r4
 8009bac:	4648      	mov	r0, r9
 8009bae:	f7fe f8bb 	bl	8007d28 <_Bfree>
 8009bb2:	2300      	movs	r3, #0
 8009bb4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009bb6:	f04f 0850 	mov.w	r8, #80	; 0x50
 8009bba:	6013      	str	r3, [r2, #0]
 8009bbc:	e724      	b.n	8009a08 <__gethex+0x114>
 8009bbe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d1f2      	bne.n	8009baa <__gethex+0x2b6>
 8009bc4:	e7df      	b.n	8009b86 <__gethex+0x292>
 8009bc6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d1dc      	bne.n	8009b86 <__gethex+0x292>
 8009bcc:	e7ed      	b.n	8009baa <__gethex+0x2b6>
 8009bce:	bf00      	nop
 8009bd0:	0800b88c 	.word	0x0800b88c
 8009bd4:	0800b723 	.word	0x0800b723
 8009bd8:	0800ba36 	.word	0x0800ba36
 8009bdc:	f106 38ff 	add.w	r8, r6, #4294967295
 8009be0:	f1bb 0f00 	cmp.w	fp, #0
 8009be4:	d133      	bne.n	8009c4e <__gethex+0x35a>
 8009be6:	f1b8 0f00 	cmp.w	r8, #0
 8009bea:	d004      	beq.n	8009bf6 <__gethex+0x302>
 8009bec:	4641      	mov	r1, r8
 8009bee:	4620      	mov	r0, r4
 8009bf0:	f7fe fcd5 	bl	800859e <__any_on>
 8009bf4:	4683      	mov	fp, r0
 8009bf6:	2301      	movs	r3, #1
 8009bf8:	ea4f 1268 	mov.w	r2, r8, asr #5
 8009bfc:	f008 081f 	and.w	r8, r8, #31
 8009c00:	fa03 f308 	lsl.w	r3, r3, r8
 8009c04:	f04f 0802 	mov.w	r8, #2
 8009c08:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009c0c:	4631      	mov	r1, r6
 8009c0e:	4213      	tst	r3, r2
 8009c10:	4620      	mov	r0, r4
 8009c12:	bf18      	it	ne
 8009c14:	f04b 0b02 	orrne.w	fp, fp, #2
 8009c18:	1bad      	subs	r5, r5, r6
 8009c1a:	f7ff fe03 	bl	8009824 <rshift>
 8009c1e:	687e      	ldr	r6, [r7, #4]
 8009c20:	f1bb 0f00 	cmp.w	fp, #0
 8009c24:	d04a      	beq.n	8009cbc <__gethex+0x3c8>
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	2b02      	cmp	r3, #2
 8009c2a:	d016      	beq.n	8009c5a <__gethex+0x366>
 8009c2c:	2b03      	cmp	r3, #3
 8009c2e:	d018      	beq.n	8009c62 <__gethex+0x36e>
 8009c30:	2b01      	cmp	r3, #1
 8009c32:	d109      	bne.n	8009c48 <__gethex+0x354>
 8009c34:	f01b 0f02 	tst.w	fp, #2
 8009c38:	d006      	beq.n	8009c48 <__gethex+0x354>
 8009c3a:	f8da 3000 	ldr.w	r3, [sl]
 8009c3e:	ea4b 0b03 	orr.w	fp, fp, r3
 8009c42:	f01b 0f01 	tst.w	fp, #1
 8009c46:	d10f      	bne.n	8009c68 <__gethex+0x374>
 8009c48:	f048 0810 	orr.w	r8, r8, #16
 8009c4c:	e036      	b.n	8009cbc <__gethex+0x3c8>
 8009c4e:	f04f 0b01 	mov.w	fp, #1
 8009c52:	e7d0      	b.n	8009bf6 <__gethex+0x302>
 8009c54:	f04f 0801 	mov.w	r8, #1
 8009c58:	e7e2      	b.n	8009c20 <__gethex+0x32c>
 8009c5a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009c5c:	f1c3 0301 	rsb	r3, r3, #1
 8009c60:	930f      	str	r3, [sp, #60]	; 0x3c
 8009c62:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d0ef      	beq.n	8009c48 <__gethex+0x354>
 8009c68:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009c6c:	f104 0214 	add.w	r2, r4, #20
 8009c70:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8009c74:	9301      	str	r3, [sp, #4]
 8009c76:	2300      	movs	r3, #0
 8009c78:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8009c7c:	4694      	mov	ip, r2
 8009c7e:	f852 1b04 	ldr.w	r1, [r2], #4
 8009c82:	f1b1 3fff 	cmp.w	r1, #4294967295
 8009c86:	d01e      	beq.n	8009cc6 <__gethex+0x3d2>
 8009c88:	3101      	adds	r1, #1
 8009c8a:	f8cc 1000 	str.w	r1, [ip]
 8009c8e:	f1b8 0f02 	cmp.w	r8, #2
 8009c92:	f104 0214 	add.w	r2, r4, #20
 8009c96:	d13d      	bne.n	8009d14 <__gethex+0x420>
 8009c98:	683b      	ldr	r3, [r7, #0]
 8009c9a:	3b01      	subs	r3, #1
 8009c9c:	42ab      	cmp	r3, r5
 8009c9e:	d10b      	bne.n	8009cb8 <__gethex+0x3c4>
 8009ca0:	2301      	movs	r3, #1
 8009ca2:	1169      	asrs	r1, r5, #5
 8009ca4:	f005 051f 	and.w	r5, r5, #31
 8009ca8:	fa03 f505 	lsl.w	r5, r3, r5
 8009cac:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009cb0:	421d      	tst	r5, r3
 8009cb2:	bf18      	it	ne
 8009cb4:	f04f 0801 	movne.w	r8, #1
 8009cb8:	f048 0820 	orr.w	r8, r8, #32
 8009cbc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009cbe:	601c      	str	r4, [r3, #0]
 8009cc0:	9b02      	ldr	r3, [sp, #8]
 8009cc2:	601e      	str	r6, [r3, #0]
 8009cc4:	e6a0      	b.n	8009a08 <__gethex+0x114>
 8009cc6:	4290      	cmp	r0, r2
 8009cc8:	f842 3c04 	str.w	r3, [r2, #-4]
 8009ccc:	d8d6      	bhi.n	8009c7c <__gethex+0x388>
 8009cce:	68a2      	ldr	r2, [r4, #8]
 8009cd0:	4593      	cmp	fp, r2
 8009cd2:	db17      	blt.n	8009d04 <__gethex+0x410>
 8009cd4:	6861      	ldr	r1, [r4, #4]
 8009cd6:	4648      	mov	r0, r9
 8009cd8:	3101      	adds	r1, #1
 8009cda:	f7fd ffe5 	bl	8007ca8 <_Balloc>
 8009cde:	4682      	mov	sl, r0
 8009ce0:	b918      	cbnz	r0, 8009cea <__gethex+0x3f6>
 8009ce2:	4602      	mov	r2, r0
 8009ce4:	2184      	movs	r1, #132	; 0x84
 8009ce6:	4b1a      	ldr	r3, [pc, #104]	; (8009d50 <__gethex+0x45c>)
 8009ce8:	e6b1      	b.n	8009a4e <__gethex+0x15a>
 8009cea:	6922      	ldr	r2, [r4, #16]
 8009cec:	f104 010c 	add.w	r1, r4, #12
 8009cf0:	3202      	adds	r2, #2
 8009cf2:	0092      	lsls	r2, r2, #2
 8009cf4:	300c      	adds	r0, #12
 8009cf6:	f7ff fd4f 	bl	8009798 <memcpy>
 8009cfa:	4621      	mov	r1, r4
 8009cfc:	4648      	mov	r0, r9
 8009cfe:	f7fe f813 	bl	8007d28 <_Bfree>
 8009d02:	4654      	mov	r4, sl
 8009d04:	6922      	ldr	r2, [r4, #16]
 8009d06:	1c51      	adds	r1, r2, #1
 8009d08:	6121      	str	r1, [r4, #16]
 8009d0a:	2101      	movs	r1, #1
 8009d0c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8009d10:	6151      	str	r1, [r2, #20]
 8009d12:	e7bc      	b.n	8009c8e <__gethex+0x39a>
 8009d14:	6921      	ldr	r1, [r4, #16]
 8009d16:	4559      	cmp	r1, fp
 8009d18:	dd0b      	ble.n	8009d32 <__gethex+0x43e>
 8009d1a:	2101      	movs	r1, #1
 8009d1c:	4620      	mov	r0, r4
 8009d1e:	f7ff fd81 	bl	8009824 <rshift>
 8009d22:	68bb      	ldr	r3, [r7, #8]
 8009d24:	3601      	adds	r6, #1
 8009d26:	42b3      	cmp	r3, r6
 8009d28:	f6ff aeda 	blt.w	8009ae0 <__gethex+0x1ec>
 8009d2c:	f04f 0801 	mov.w	r8, #1
 8009d30:	e7c2      	b.n	8009cb8 <__gethex+0x3c4>
 8009d32:	f015 051f 	ands.w	r5, r5, #31
 8009d36:	d0f9      	beq.n	8009d2c <__gethex+0x438>
 8009d38:	9b01      	ldr	r3, [sp, #4]
 8009d3a:	f1c5 0520 	rsb	r5, r5, #32
 8009d3e:	441a      	add	r2, r3
 8009d40:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8009d44:	f7fe f8a2 	bl	8007e8c <__hi0bits>
 8009d48:	42a8      	cmp	r0, r5
 8009d4a:	dbe6      	blt.n	8009d1a <__gethex+0x426>
 8009d4c:	e7ee      	b.n	8009d2c <__gethex+0x438>
 8009d4e:	bf00      	nop
 8009d50:	0800b723 	.word	0x0800b723

08009d54 <L_shift>:
 8009d54:	f1c2 0208 	rsb	r2, r2, #8
 8009d58:	0092      	lsls	r2, r2, #2
 8009d5a:	b570      	push	{r4, r5, r6, lr}
 8009d5c:	f1c2 0620 	rsb	r6, r2, #32
 8009d60:	6843      	ldr	r3, [r0, #4]
 8009d62:	6804      	ldr	r4, [r0, #0]
 8009d64:	fa03 f506 	lsl.w	r5, r3, r6
 8009d68:	432c      	orrs	r4, r5
 8009d6a:	40d3      	lsrs	r3, r2
 8009d6c:	6004      	str	r4, [r0, #0]
 8009d6e:	f840 3f04 	str.w	r3, [r0, #4]!
 8009d72:	4288      	cmp	r0, r1
 8009d74:	d3f4      	bcc.n	8009d60 <L_shift+0xc>
 8009d76:	bd70      	pop	{r4, r5, r6, pc}

08009d78 <__match>:
 8009d78:	b530      	push	{r4, r5, lr}
 8009d7a:	6803      	ldr	r3, [r0, #0]
 8009d7c:	3301      	adds	r3, #1
 8009d7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009d82:	b914      	cbnz	r4, 8009d8a <__match+0x12>
 8009d84:	6003      	str	r3, [r0, #0]
 8009d86:	2001      	movs	r0, #1
 8009d88:	bd30      	pop	{r4, r5, pc}
 8009d8a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009d8e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8009d92:	2d19      	cmp	r5, #25
 8009d94:	bf98      	it	ls
 8009d96:	3220      	addls	r2, #32
 8009d98:	42a2      	cmp	r2, r4
 8009d9a:	d0f0      	beq.n	8009d7e <__match+0x6>
 8009d9c:	2000      	movs	r0, #0
 8009d9e:	e7f3      	b.n	8009d88 <__match+0x10>

08009da0 <__hexnan>:
 8009da0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009da4:	2500      	movs	r5, #0
 8009da6:	680b      	ldr	r3, [r1, #0]
 8009da8:	4682      	mov	sl, r0
 8009daa:	115e      	asrs	r6, r3, #5
 8009dac:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009db0:	f013 031f 	ands.w	r3, r3, #31
 8009db4:	bf18      	it	ne
 8009db6:	3604      	addne	r6, #4
 8009db8:	1f37      	subs	r7, r6, #4
 8009dba:	4690      	mov	r8, r2
 8009dbc:	46b9      	mov	r9, r7
 8009dbe:	463c      	mov	r4, r7
 8009dc0:	46ab      	mov	fp, r5
 8009dc2:	b087      	sub	sp, #28
 8009dc4:	6801      	ldr	r1, [r0, #0]
 8009dc6:	9301      	str	r3, [sp, #4]
 8009dc8:	f846 5c04 	str.w	r5, [r6, #-4]
 8009dcc:	9502      	str	r5, [sp, #8]
 8009dce:	784a      	ldrb	r2, [r1, #1]
 8009dd0:	1c4b      	adds	r3, r1, #1
 8009dd2:	9303      	str	r3, [sp, #12]
 8009dd4:	b342      	cbz	r2, 8009e28 <__hexnan+0x88>
 8009dd6:	4610      	mov	r0, r2
 8009dd8:	9105      	str	r1, [sp, #20]
 8009dda:	9204      	str	r2, [sp, #16]
 8009ddc:	f7ff fd75 	bl	80098ca <__hexdig_fun>
 8009de0:	2800      	cmp	r0, #0
 8009de2:	d14f      	bne.n	8009e84 <__hexnan+0xe4>
 8009de4:	9a04      	ldr	r2, [sp, #16]
 8009de6:	9905      	ldr	r1, [sp, #20]
 8009de8:	2a20      	cmp	r2, #32
 8009dea:	d818      	bhi.n	8009e1e <__hexnan+0x7e>
 8009dec:	9b02      	ldr	r3, [sp, #8]
 8009dee:	459b      	cmp	fp, r3
 8009df0:	dd13      	ble.n	8009e1a <__hexnan+0x7a>
 8009df2:	454c      	cmp	r4, r9
 8009df4:	d206      	bcs.n	8009e04 <__hexnan+0x64>
 8009df6:	2d07      	cmp	r5, #7
 8009df8:	dc04      	bgt.n	8009e04 <__hexnan+0x64>
 8009dfa:	462a      	mov	r2, r5
 8009dfc:	4649      	mov	r1, r9
 8009dfe:	4620      	mov	r0, r4
 8009e00:	f7ff ffa8 	bl	8009d54 <L_shift>
 8009e04:	4544      	cmp	r4, r8
 8009e06:	d950      	bls.n	8009eaa <__hexnan+0x10a>
 8009e08:	2300      	movs	r3, #0
 8009e0a:	f1a4 0904 	sub.w	r9, r4, #4
 8009e0e:	f844 3c04 	str.w	r3, [r4, #-4]
 8009e12:	461d      	mov	r5, r3
 8009e14:	464c      	mov	r4, r9
 8009e16:	f8cd b008 	str.w	fp, [sp, #8]
 8009e1a:	9903      	ldr	r1, [sp, #12]
 8009e1c:	e7d7      	b.n	8009dce <__hexnan+0x2e>
 8009e1e:	2a29      	cmp	r2, #41	; 0x29
 8009e20:	d155      	bne.n	8009ece <__hexnan+0x12e>
 8009e22:	3102      	adds	r1, #2
 8009e24:	f8ca 1000 	str.w	r1, [sl]
 8009e28:	f1bb 0f00 	cmp.w	fp, #0
 8009e2c:	d04f      	beq.n	8009ece <__hexnan+0x12e>
 8009e2e:	454c      	cmp	r4, r9
 8009e30:	d206      	bcs.n	8009e40 <__hexnan+0xa0>
 8009e32:	2d07      	cmp	r5, #7
 8009e34:	dc04      	bgt.n	8009e40 <__hexnan+0xa0>
 8009e36:	462a      	mov	r2, r5
 8009e38:	4649      	mov	r1, r9
 8009e3a:	4620      	mov	r0, r4
 8009e3c:	f7ff ff8a 	bl	8009d54 <L_shift>
 8009e40:	4544      	cmp	r4, r8
 8009e42:	d934      	bls.n	8009eae <__hexnan+0x10e>
 8009e44:	4623      	mov	r3, r4
 8009e46:	f1a8 0204 	sub.w	r2, r8, #4
 8009e4a:	f853 1b04 	ldr.w	r1, [r3], #4
 8009e4e:	429f      	cmp	r7, r3
 8009e50:	f842 1f04 	str.w	r1, [r2, #4]!
 8009e54:	d2f9      	bcs.n	8009e4a <__hexnan+0xaa>
 8009e56:	1b3b      	subs	r3, r7, r4
 8009e58:	f023 0303 	bic.w	r3, r3, #3
 8009e5c:	3304      	adds	r3, #4
 8009e5e:	3e03      	subs	r6, #3
 8009e60:	3401      	adds	r4, #1
 8009e62:	42a6      	cmp	r6, r4
 8009e64:	bf38      	it	cc
 8009e66:	2304      	movcc	r3, #4
 8009e68:	2200      	movs	r2, #0
 8009e6a:	4443      	add	r3, r8
 8009e6c:	f843 2b04 	str.w	r2, [r3], #4
 8009e70:	429f      	cmp	r7, r3
 8009e72:	d2fb      	bcs.n	8009e6c <__hexnan+0xcc>
 8009e74:	683b      	ldr	r3, [r7, #0]
 8009e76:	b91b      	cbnz	r3, 8009e80 <__hexnan+0xe0>
 8009e78:	4547      	cmp	r7, r8
 8009e7a:	d126      	bne.n	8009eca <__hexnan+0x12a>
 8009e7c:	2301      	movs	r3, #1
 8009e7e:	603b      	str	r3, [r7, #0]
 8009e80:	2005      	movs	r0, #5
 8009e82:	e025      	b.n	8009ed0 <__hexnan+0x130>
 8009e84:	3501      	adds	r5, #1
 8009e86:	2d08      	cmp	r5, #8
 8009e88:	f10b 0b01 	add.w	fp, fp, #1
 8009e8c:	dd06      	ble.n	8009e9c <__hexnan+0xfc>
 8009e8e:	4544      	cmp	r4, r8
 8009e90:	d9c3      	bls.n	8009e1a <__hexnan+0x7a>
 8009e92:	2300      	movs	r3, #0
 8009e94:	2501      	movs	r5, #1
 8009e96:	f844 3c04 	str.w	r3, [r4, #-4]
 8009e9a:	3c04      	subs	r4, #4
 8009e9c:	6822      	ldr	r2, [r4, #0]
 8009e9e:	f000 000f 	and.w	r0, r0, #15
 8009ea2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009ea6:	6020      	str	r0, [r4, #0]
 8009ea8:	e7b7      	b.n	8009e1a <__hexnan+0x7a>
 8009eaa:	2508      	movs	r5, #8
 8009eac:	e7b5      	b.n	8009e1a <__hexnan+0x7a>
 8009eae:	9b01      	ldr	r3, [sp, #4]
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d0df      	beq.n	8009e74 <__hexnan+0xd4>
 8009eb4:	f04f 32ff 	mov.w	r2, #4294967295
 8009eb8:	f1c3 0320 	rsb	r3, r3, #32
 8009ebc:	40da      	lsrs	r2, r3
 8009ebe:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009ec2:	4013      	ands	r3, r2
 8009ec4:	f846 3c04 	str.w	r3, [r6, #-4]
 8009ec8:	e7d4      	b.n	8009e74 <__hexnan+0xd4>
 8009eca:	3f04      	subs	r7, #4
 8009ecc:	e7d2      	b.n	8009e74 <__hexnan+0xd4>
 8009ece:	2004      	movs	r0, #4
 8009ed0:	b007      	add	sp, #28
 8009ed2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009ed6 <__ascii_mbtowc>:
 8009ed6:	b082      	sub	sp, #8
 8009ed8:	b901      	cbnz	r1, 8009edc <__ascii_mbtowc+0x6>
 8009eda:	a901      	add	r1, sp, #4
 8009edc:	b142      	cbz	r2, 8009ef0 <__ascii_mbtowc+0x1a>
 8009ede:	b14b      	cbz	r3, 8009ef4 <__ascii_mbtowc+0x1e>
 8009ee0:	7813      	ldrb	r3, [r2, #0]
 8009ee2:	600b      	str	r3, [r1, #0]
 8009ee4:	7812      	ldrb	r2, [r2, #0]
 8009ee6:	1e10      	subs	r0, r2, #0
 8009ee8:	bf18      	it	ne
 8009eea:	2001      	movne	r0, #1
 8009eec:	b002      	add	sp, #8
 8009eee:	4770      	bx	lr
 8009ef0:	4610      	mov	r0, r2
 8009ef2:	e7fb      	b.n	8009eec <__ascii_mbtowc+0x16>
 8009ef4:	f06f 0001 	mvn.w	r0, #1
 8009ef8:	e7f8      	b.n	8009eec <__ascii_mbtowc+0x16>

08009efa <_realloc_r>:
 8009efa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009efe:	4680      	mov	r8, r0
 8009f00:	4614      	mov	r4, r2
 8009f02:	460e      	mov	r6, r1
 8009f04:	b921      	cbnz	r1, 8009f10 <_realloc_r+0x16>
 8009f06:	4611      	mov	r1, r2
 8009f08:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009f0c:	f7fd be40 	b.w	8007b90 <_malloc_r>
 8009f10:	b92a      	cbnz	r2, 8009f1e <_realloc_r+0x24>
 8009f12:	f7fd fdcd 	bl	8007ab0 <_free_r>
 8009f16:	4625      	mov	r5, r4
 8009f18:	4628      	mov	r0, r5
 8009f1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f1e:	f000 f842 	bl	8009fa6 <_malloc_usable_size_r>
 8009f22:	4284      	cmp	r4, r0
 8009f24:	4607      	mov	r7, r0
 8009f26:	d802      	bhi.n	8009f2e <_realloc_r+0x34>
 8009f28:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009f2c:	d812      	bhi.n	8009f54 <_realloc_r+0x5a>
 8009f2e:	4621      	mov	r1, r4
 8009f30:	4640      	mov	r0, r8
 8009f32:	f7fd fe2d 	bl	8007b90 <_malloc_r>
 8009f36:	4605      	mov	r5, r0
 8009f38:	2800      	cmp	r0, #0
 8009f3a:	d0ed      	beq.n	8009f18 <_realloc_r+0x1e>
 8009f3c:	42bc      	cmp	r4, r7
 8009f3e:	4622      	mov	r2, r4
 8009f40:	4631      	mov	r1, r6
 8009f42:	bf28      	it	cs
 8009f44:	463a      	movcs	r2, r7
 8009f46:	f7ff fc27 	bl	8009798 <memcpy>
 8009f4a:	4631      	mov	r1, r6
 8009f4c:	4640      	mov	r0, r8
 8009f4e:	f7fd fdaf 	bl	8007ab0 <_free_r>
 8009f52:	e7e1      	b.n	8009f18 <_realloc_r+0x1e>
 8009f54:	4635      	mov	r5, r6
 8009f56:	e7df      	b.n	8009f18 <_realloc_r+0x1e>

08009f58 <__ascii_wctomb>:
 8009f58:	4603      	mov	r3, r0
 8009f5a:	4608      	mov	r0, r1
 8009f5c:	b141      	cbz	r1, 8009f70 <__ascii_wctomb+0x18>
 8009f5e:	2aff      	cmp	r2, #255	; 0xff
 8009f60:	d904      	bls.n	8009f6c <__ascii_wctomb+0x14>
 8009f62:	228a      	movs	r2, #138	; 0x8a
 8009f64:	f04f 30ff 	mov.w	r0, #4294967295
 8009f68:	601a      	str	r2, [r3, #0]
 8009f6a:	4770      	bx	lr
 8009f6c:	2001      	movs	r0, #1
 8009f6e:	700a      	strb	r2, [r1, #0]
 8009f70:	4770      	bx	lr
	...

08009f74 <fiprintf>:
 8009f74:	b40e      	push	{r1, r2, r3}
 8009f76:	b503      	push	{r0, r1, lr}
 8009f78:	4601      	mov	r1, r0
 8009f7a:	ab03      	add	r3, sp, #12
 8009f7c:	4805      	ldr	r0, [pc, #20]	; (8009f94 <fiprintf+0x20>)
 8009f7e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f82:	6800      	ldr	r0, [r0, #0]
 8009f84:	9301      	str	r3, [sp, #4]
 8009f86:	f000 f83d 	bl	800a004 <_vfiprintf_r>
 8009f8a:	b002      	add	sp, #8
 8009f8c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009f90:	b003      	add	sp, #12
 8009f92:	4770      	bx	lr
 8009f94:	20000068 	.word	0x20000068

08009f98 <abort>:
 8009f98:	2006      	movs	r0, #6
 8009f9a:	b508      	push	{r3, lr}
 8009f9c:	f000 fa0a 	bl	800a3b4 <raise>
 8009fa0:	2001      	movs	r0, #1
 8009fa2:	f7f8 fe45 	bl	8002c30 <_exit>

08009fa6 <_malloc_usable_size_r>:
 8009fa6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009faa:	1f18      	subs	r0, r3, #4
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	bfbc      	itt	lt
 8009fb0:	580b      	ldrlt	r3, [r1, r0]
 8009fb2:	18c0      	addlt	r0, r0, r3
 8009fb4:	4770      	bx	lr

08009fb6 <__sfputc_r>:
 8009fb6:	6893      	ldr	r3, [r2, #8]
 8009fb8:	b410      	push	{r4}
 8009fba:	3b01      	subs	r3, #1
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	6093      	str	r3, [r2, #8]
 8009fc0:	da07      	bge.n	8009fd2 <__sfputc_r+0x1c>
 8009fc2:	6994      	ldr	r4, [r2, #24]
 8009fc4:	42a3      	cmp	r3, r4
 8009fc6:	db01      	blt.n	8009fcc <__sfputc_r+0x16>
 8009fc8:	290a      	cmp	r1, #10
 8009fca:	d102      	bne.n	8009fd2 <__sfputc_r+0x1c>
 8009fcc:	bc10      	pop	{r4}
 8009fce:	f000 b933 	b.w	800a238 <__swbuf_r>
 8009fd2:	6813      	ldr	r3, [r2, #0]
 8009fd4:	1c58      	adds	r0, r3, #1
 8009fd6:	6010      	str	r0, [r2, #0]
 8009fd8:	7019      	strb	r1, [r3, #0]
 8009fda:	4608      	mov	r0, r1
 8009fdc:	bc10      	pop	{r4}
 8009fde:	4770      	bx	lr

08009fe0 <__sfputs_r>:
 8009fe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fe2:	4606      	mov	r6, r0
 8009fe4:	460f      	mov	r7, r1
 8009fe6:	4614      	mov	r4, r2
 8009fe8:	18d5      	adds	r5, r2, r3
 8009fea:	42ac      	cmp	r4, r5
 8009fec:	d101      	bne.n	8009ff2 <__sfputs_r+0x12>
 8009fee:	2000      	movs	r0, #0
 8009ff0:	e007      	b.n	800a002 <__sfputs_r+0x22>
 8009ff2:	463a      	mov	r2, r7
 8009ff4:	4630      	mov	r0, r6
 8009ff6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ffa:	f7ff ffdc 	bl	8009fb6 <__sfputc_r>
 8009ffe:	1c43      	adds	r3, r0, #1
 800a000:	d1f3      	bne.n	8009fea <__sfputs_r+0xa>
 800a002:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a004 <_vfiprintf_r>:
 800a004:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a008:	460d      	mov	r5, r1
 800a00a:	4614      	mov	r4, r2
 800a00c:	4698      	mov	r8, r3
 800a00e:	4606      	mov	r6, r0
 800a010:	b09d      	sub	sp, #116	; 0x74
 800a012:	b118      	cbz	r0, 800a01c <_vfiprintf_r+0x18>
 800a014:	6a03      	ldr	r3, [r0, #32]
 800a016:	b90b      	cbnz	r3, 800a01c <_vfiprintf_r+0x18>
 800a018:	f7fc fdb0 	bl	8006b7c <__sinit>
 800a01c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a01e:	07d9      	lsls	r1, r3, #31
 800a020:	d405      	bmi.n	800a02e <_vfiprintf_r+0x2a>
 800a022:	89ab      	ldrh	r3, [r5, #12]
 800a024:	059a      	lsls	r2, r3, #22
 800a026:	d402      	bmi.n	800a02e <_vfiprintf_r+0x2a>
 800a028:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a02a:	f7fc febe 	bl	8006daa <__retarget_lock_acquire_recursive>
 800a02e:	89ab      	ldrh	r3, [r5, #12]
 800a030:	071b      	lsls	r3, r3, #28
 800a032:	d501      	bpl.n	800a038 <_vfiprintf_r+0x34>
 800a034:	692b      	ldr	r3, [r5, #16]
 800a036:	b99b      	cbnz	r3, 800a060 <_vfiprintf_r+0x5c>
 800a038:	4629      	mov	r1, r5
 800a03a:	4630      	mov	r0, r6
 800a03c:	f000 f93a 	bl	800a2b4 <__swsetup_r>
 800a040:	b170      	cbz	r0, 800a060 <_vfiprintf_r+0x5c>
 800a042:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a044:	07dc      	lsls	r4, r3, #31
 800a046:	d504      	bpl.n	800a052 <_vfiprintf_r+0x4e>
 800a048:	f04f 30ff 	mov.w	r0, #4294967295
 800a04c:	b01d      	add	sp, #116	; 0x74
 800a04e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a052:	89ab      	ldrh	r3, [r5, #12]
 800a054:	0598      	lsls	r0, r3, #22
 800a056:	d4f7      	bmi.n	800a048 <_vfiprintf_r+0x44>
 800a058:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a05a:	f7fc fea7 	bl	8006dac <__retarget_lock_release_recursive>
 800a05e:	e7f3      	b.n	800a048 <_vfiprintf_r+0x44>
 800a060:	2300      	movs	r3, #0
 800a062:	9309      	str	r3, [sp, #36]	; 0x24
 800a064:	2320      	movs	r3, #32
 800a066:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a06a:	2330      	movs	r3, #48	; 0x30
 800a06c:	f04f 0901 	mov.w	r9, #1
 800a070:	f8cd 800c 	str.w	r8, [sp, #12]
 800a074:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 800a224 <_vfiprintf_r+0x220>
 800a078:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a07c:	4623      	mov	r3, r4
 800a07e:	469a      	mov	sl, r3
 800a080:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a084:	b10a      	cbz	r2, 800a08a <_vfiprintf_r+0x86>
 800a086:	2a25      	cmp	r2, #37	; 0x25
 800a088:	d1f9      	bne.n	800a07e <_vfiprintf_r+0x7a>
 800a08a:	ebba 0b04 	subs.w	fp, sl, r4
 800a08e:	d00b      	beq.n	800a0a8 <_vfiprintf_r+0xa4>
 800a090:	465b      	mov	r3, fp
 800a092:	4622      	mov	r2, r4
 800a094:	4629      	mov	r1, r5
 800a096:	4630      	mov	r0, r6
 800a098:	f7ff ffa2 	bl	8009fe0 <__sfputs_r>
 800a09c:	3001      	adds	r0, #1
 800a09e:	f000 80a9 	beq.w	800a1f4 <_vfiprintf_r+0x1f0>
 800a0a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a0a4:	445a      	add	r2, fp
 800a0a6:	9209      	str	r2, [sp, #36]	; 0x24
 800a0a8:	f89a 3000 	ldrb.w	r3, [sl]
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	f000 80a1 	beq.w	800a1f4 <_vfiprintf_r+0x1f0>
 800a0b2:	2300      	movs	r3, #0
 800a0b4:	f04f 32ff 	mov.w	r2, #4294967295
 800a0b8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a0bc:	f10a 0a01 	add.w	sl, sl, #1
 800a0c0:	9304      	str	r3, [sp, #16]
 800a0c2:	9307      	str	r3, [sp, #28]
 800a0c4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a0c8:	931a      	str	r3, [sp, #104]	; 0x68
 800a0ca:	4654      	mov	r4, sl
 800a0cc:	2205      	movs	r2, #5
 800a0ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a0d2:	4854      	ldr	r0, [pc, #336]	; (800a224 <_vfiprintf_r+0x220>)
 800a0d4:	f7fc fe6b 	bl	8006dae <memchr>
 800a0d8:	9a04      	ldr	r2, [sp, #16]
 800a0da:	b9d8      	cbnz	r0, 800a114 <_vfiprintf_r+0x110>
 800a0dc:	06d1      	lsls	r1, r2, #27
 800a0de:	bf44      	itt	mi
 800a0e0:	2320      	movmi	r3, #32
 800a0e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a0e6:	0713      	lsls	r3, r2, #28
 800a0e8:	bf44      	itt	mi
 800a0ea:	232b      	movmi	r3, #43	; 0x2b
 800a0ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a0f0:	f89a 3000 	ldrb.w	r3, [sl]
 800a0f4:	2b2a      	cmp	r3, #42	; 0x2a
 800a0f6:	d015      	beq.n	800a124 <_vfiprintf_r+0x120>
 800a0f8:	4654      	mov	r4, sl
 800a0fa:	2000      	movs	r0, #0
 800a0fc:	f04f 0c0a 	mov.w	ip, #10
 800a100:	9a07      	ldr	r2, [sp, #28]
 800a102:	4621      	mov	r1, r4
 800a104:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a108:	3b30      	subs	r3, #48	; 0x30
 800a10a:	2b09      	cmp	r3, #9
 800a10c:	d94d      	bls.n	800a1aa <_vfiprintf_r+0x1a6>
 800a10e:	b1b0      	cbz	r0, 800a13e <_vfiprintf_r+0x13a>
 800a110:	9207      	str	r2, [sp, #28]
 800a112:	e014      	b.n	800a13e <_vfiprintf_r+0x13a>
 800a114:	eba0 0308 	sub.w	r3, r0, r8
 800a118:	fa09 f303 	lsl.w	r3, r9, r3
 800a11c:	4313      	orrs	r3, r2
 800a11e:	46a2      	mov	sl, r4
 800a120:	9304      	str	r3, [sp, #16]
 800a122:	e7d2      	b.n	800a0ca <_vfiprintf_r+0xc6>
 800a124:	9b03      	ldr	r3, [sp, #12]
 800a126:	1d19      	adds	r1, r3, #4
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	9103      	str	r1, [sp, #12]
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	bfbb      	ittet	lt
 800a130:	425b      	neglt	r3, r3
 800a132:	f042 0202 	orrlt.w	r2, r2, #2
 800a136:	9307      	strge	r3, [sp, #28]
 800a138:	9307      	strlt	r3, [sp, #28]
 800a13a:	bfb8      	it	lt
 800a13c:	9204      	strlt	r2, [sp, #16]
 800a13e:	7823      	ldrb	r3, [r4, #0]
 800a140:	2b2e      	cmp	r3, #46	; 0x2e
 800a142:	d10c      	bne.n	800a15e <_vfiprintf_r+0x15a>
 800a144:	7863      	ldrb	r3, [r4, #1]
 800a146:	2b2a      	cmp	r3, #42	; 0x2a
 800a148:	d134      	bne.n	800a1b4 <_vfiprintf_r+0x1b0>
 800a14a:	9b03      	ldr	r3, [sp, #12]
 800a14c:	3402      	adds	r4, #2
 800a14e:	1d1a      	adds	r2, r3, #4
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	9203      	str	r2, [sp, #12]
 800a154:	2b00      	cmp	r3, #0
 800a156:	bfb8      	it	lt
 800a158:	f04f 33ff 	movlt.w	r3, #4294967295
 800a15c:	9305      	str	r3, [sp, #20]
 800a15e:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a228 <_vfiprintf_r+0x224>
 800a162:	2203      	movs	r2, #3
 800a164:	4650      	mov	r0, sl
 800a166:	7821      	ldrb	r1, [r4, #0]
 800a168:	f7fc fe21 	bl	8006dae <memchr>
 800a16c:	b138      	cbz	r0, 800a17e <_vfiprintf_r+0x17a>
 800a16e:	2240      	movs	r2, #64	; 0x40
 800a170:	9b04      	ldr	r3, [sp, #16]
 800a172:	eba0 000a 	sub.w	r0, r0, sl
 800a176:	4082      	lsls	r2, r0
 800a178:	4313      	orrs	r3, r2
 800a17a:	3401      	adds	r4, #1
 800a17c:	9304      	str	r3, [sp, #16]
 800a17e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a182:	2206      	movs	r2, #6
 800a184:	4829      	ldr	r0, [pc, #164]	; (800a22c <_vfiprintf_r+0x228>)
 800a186:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a18a:	f7fc fe10 	bl	8006dae <memchr>
 800a18e:	2800      	cmp	r0, #0
 800a190:	d03f      	beq.n	800a212 <_vfiprintf_r+0x20e>
 800a192:	4b27      	ldr	r3, [pc, #156]	; (800a230 <_vfiprintf_r+0x22c>)
 800a194:	bb1b      	cbnz	r3, 800a1de <_vfiprintf_r+0x1da>
 800a196:	9b03      	ldr	r3, [sp, #12]
 800a198:	3307      	adds	r3, #7
 800a19a:	f023 0307 	bic.w	r3, r3, #7
 800a19e:	3308      	adds	r3, #8
 800a1a0:	9303      	str	r3, [sp, #12]
 800a1a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a1a4:	443b      	add	r3, r7
 800a1a6:	9309      	str	r3, [sp, #36]	; 0x24
 800a1a8:	e768      	b.n	800a07c <_vfiprintf_r+0x78>
 800a1aa:	460c      	mov	r4, r1
 800a1ac:	2001      	movs	r0, #1
 800a1ae:	fb0c 3202 	mla	r2, ip, r2, r3
 800a1b2:	e7a6      	b.n	800a102 <_vfiprintf_r+0xfe>
 800a1b4:	2300      	movs	r3, #0
 800a1b6:	f04f 0c0a 	mov.w	ip, #10
 800a1ba:	4619      	mov	r1, r3
 800a1bc:	3401      	adds	r4, #1
 800a1be:	9305      	str	r3, [sp, #20]
 800a1c0:	4620      	mov	r0, r4
 800a1c2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a1c6:	3a30      	subs	r2, #48	; 0x30
 800a1c8:	2a09      	cmp	r2, #9
 800a1ca:	d903      	bls.n	800a1d4 <_vfiprintf_r+0x1d0>
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d0c6      	beq.n	800a15e <_vfiprintf_r+0x15a>
 800a1d0:	9105      	str	r1, [sp, #20]
 800a1d2:	e7c4      	b.n	800a15e <_vfiprintf_r+0x15a>
 800a1d4:	4604      	mov	r4, r0
 800a1d6:	2301      	movs	r3, #1
 800a1d8:	fb0c 2101 	mla	r1, ip, r1, r2
 800a1dc:	e7f0      	b.n	800a1c0 <_vfiprintf_r+0x1bc>
 800a1de:	ab03      	add	r3, sp, #12
 800a1e0:	9300      	str	r3, [sp, #0]
 800a1e2:	462a      	mov	r2, r5
 800a1e4:	4630      	mov	r0, r6
 800a1e6:	4b13      	ldr	r3, [pc, #76]	; (800a234 <_vfiprintf_r+0x230>)
 800a1e8:	a904      	add	r1, sp, #16
 800a1ea:	f7fb fe6b 	bl	8005ec4 <_printf_float>
 800a1ee:	4607      	mov	r7, r0
 800a1f0:	1c78      	adds	r0, r7, #1
 800a1f2:	d1d6      	bne.n	800a1a2 <_vfiprintf_r+0x19e>
 800a1f4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a1f6:	07d9      	lsls	r1, r3, #31
 800a1f8:	d405      	bmi.n	800a206 <_vfiprintf_r+0x202>
 800a1fa:	89ab      	ldrh	r3, [r5, #12]
 800a1fc:	059a      	lsls	r2, r3, #22
 800a1fe:	d402      	bmi.n	800a206 <_vfiprintf_r+0x202>
 800a200:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a202:	f7fc fdd3 	bl	8006dac <__retarget_lock_release_recursive>
 800a206:	89ab      	ldrh	r3, [r5, #12]
 800a208:	065b      	lsls	r3, r3, #25
 800a20a:	f53f af1d 	bmi.w	800a048 <_vfiprintf_r+0x44>
 800a20e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a210:	e71c      	b.n	800a04c <_vfiprintf_r+0x48>
 800a212:	ab03      	add	r3, sp, #12
 800a214:	9300      	str	r3, [sp, #0]
 800a216:	462a      	mov	r2, r5
 800a218:	4630      	mov	r0, r6
 800a21a:	4b06      	ldr	r3, [pc, #24]	; (800a234 <_vfiprintf_r+0x230>)
 800a21c:	a904      	add	r1, sp, #16
 800a21e:	f7fc f8f1 	bl	8006404 <_printf_i>
 800a222:	e7e4      	b.n	800a1ee <_vfiprintf_r+0x1ea>
 800a224:	0800b9e1 	.word	0x0800b9e1
 800a228:	0800b9e7 	.word	0x0800b9e7
 800a22c:	0800b9eb 	.word	0x0800b9eb
 800a230:	08005ec5 	.word	0x08005ec5
 800a234:	08009fe1 	.word	0x08009fe1

0800a238 <__swbuf_r>:
 800a238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a23a:	460e      	mov	r6, r1
 800a23c:	4614      	mov	r4, r2
 800a23e:	4605      	mov	r5, r0
 800a240:	b118      	cbz	r0, 800a24a <__swbuf_r+0x12>
 800a242:	6a03      	ldr	r3, [r0, #32]
 800a244:	b90b      	cbnz	r3, 800a24a <__swbuf_r+0x12>
 800a246:	f7fc fc99 	bl	8006b7c <__sinit>
 800a24a:	69a3      	ldr	r3, [r4, #24]
 800a24c:	60a3      	str	r3, [r4, #8]
 800a24e:	89a3      	ldrh	r3, [r4, #12]
 800a250:	071a      	lsls	r2, r3, #28
 800a252:	d525      	bpl.n	800a2a0 <__swbuf_r+0x68>
 800a254:	6923      	ldr	r3, [r4, #16]
 800a256:	b31b      	cbz	r3, 800a2a0 <__swbuf_r+0x68>
 800a258:	6823      	ldr	r3, [r4, #0]
 800a25a:	6922      	ldr	r2, [r4, #16]
 800a25c:	b2f6      	uxtb	r6, r6
 800a25e:	1a98      	subs	r0, r3, r2
 800a260:	6963      	ldr	r3, [r4, #20]
 800a262:	4637      	mov	r7, r6
 800a264:	4283      	cmp	r3, r0
 800a266:	dc04      	bgt.n	800a272 <__swbuf_r+0x3a>
 800a268:	4621      	mov	r1, r4
 800a26a:	4628      	mov	r0, r5
 800a26c:	f7ff fa30 	bl	80096d0 <_fflush_r>
 800a270:	b9e0      	cbnz	r0, 800a2ac <__swbuf_r+0x74>
 800a272:	68a3      	ldr	r3, [r4, #8]
 800a274:	3b01      	subs	r3, #1
 800a276:	60a3      	str	r3, [r4, #8]
 800a278:	6823      	ldr	r3, [r4, #0]
 800a27a:	1c5a      	adds	r2, r3, #1
 800a27c:	6022      	str	r2, [r4, #0]
 800a27e:	701e      	strb	r6, [r3, #0]
 800a280:	6962      	ldr	r2, [r4, #20]
 800a282:	1c43      	adds	r3, r0, #1
 800a284:	429a      	cmp	r2, r3
 800a286:	d004      	beq.n	800a292 <__swbuf_r+0x5a>
 800a288:	89a3      	ldrh	r3, [r4, #12]
 800a28a:	07db      	lsls	r3, r3, #31
 800a28c:	d506      	bpl.n	800a29c <__swbuf_r+0x64>
 800a28e:	2e0a      	cmp	r6, #10
 800a290:	d104      	bne.n	800a29c <__swbuf_r+0x64>
 800a292:	4621      	mov	r1, r4
 800a294:	4628      	mov	r0, r5
 800a296:	f7ff fa1b 	bl	80096d0 <_fflush_r>
 800a29a:	b938      	cbnz	r0, 800a2ac <__swbuf_r+0x74>
 800a29c:	4638      	mov	r0, r7
 800a29e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a2a0:	4621      	mov	r1, r4
 800a2a2:	4628      	mov	r0, r5
 800a2a4:	f000 f806 	bl	800a2b4 <__swsetup_r>
 800a2a8:	2800      	cmp	r0, #0
 800a2aa:	d0d5      	beq.n	800a258 <__swbuf_r+0x20>
 800a2ac:	f04f 37ff 	mov.w	r7, #4294967295
 800a2b0:	e7f4      	b.n	800a29c <__swbuf_r+0x64>
	...

0800a2b4 <__swsetup_r>:
 800a2b4:	b538      	push	{r3, r4, r5, lr}
 800a2b6:	4b2a      	ldr	r3, [pc, #168]	; (800a360 <__swsetup_r+0xac>)
 800a2b8:	4605      	mov	r5, r0
 800a2ba:	6818      	ldr	r0, [r3, #0]
 800a2bc:	460c      	mov	r4, r1
 800a2be:	b118      	cbz	r0, 800a2c8 <__swsetup_r+0x14>
 800a2c0:	6a03      	ldr	r3, [r0, #32]
 800a2c2:	b90b      	cbnz	r3, 800a2c8 <__swsetup_r+0x14>
 800a2c4:	f7fc fc5a 	bl	8006b7c <__sinit>
 800a2c8:	89a3      	ldrh	r3, [r4, #12]
 800a2ca:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a2ce:	0718      	lsls	r0, r3, #28
 800a2d0:	d422      	bmi.n	800a318 <__swsetup_r+0x64>
 800a2d2:	06d9      	lsls	r1, r3, #27
 800a2d4:	d407      	bmi.n	800a2e6 <__swsetup_r+0x32>
 800a2d6:	2309      	movs	r3, #9
 800a2d8:	602b      	str	r3, [r5, #0]
 800a2da:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a2de:	f04f 30ff 	mov.w	r0, #4294967295
 800a2e2:	81a3      	strh	r3, [r4, #12]
 800a2e4:	e034      	b.n	800a350 <__swsetup_r+0x9c>
 800a2e6:	0758      	lsls	r0, r3, #29
 800a2e8:	d512      	bpl.n	800a310 <__swsetup_r+0x5c>
 800a2ea:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a2ec:	b141      	cbz	r1, 800a300 <__swsetup_r+0x4c>
 800a2ee:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a2f2:	4299      	cmp	r1, r3
 800a2f4:	d002      	beq.n	800a2fc <__swsetup_r+0x48>
 800a2f6:	4628      	mov	r0, r5
 800a2f8:	f7fd fbda 	bl	8007ab0 <_free_r>
 800a2fc:	2300      	movs	r3, #0
 800a2fe:	6363      	str	r3, [r4, #52]	; 0x34
 800a300:	89a3      	ldrh	r3, [r4, #12]
 800a302:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a306:	81a3      	strh	r3, [r4, #12]
 800a308:	2300      	movs	r3, #0
 800a30a:	6063      	str	r3, [r4, #4]
 800a30c:	6923      	ldr	r3, [r4, #16]
 800a30e:	6023      	str	r3, [r4, #0]
 800a310:	89a3      	ldrh	r3, [r4, #12]
 800a312:	f043 0308 	orr.w	r3, r3, #8
 800a316:	81a3      	strh	r3, [r4, #12]
 800a318:	6923      	ldr	r3, [r4, #16]
 800a31a:	b94b      	cbnz	r3, 800a330 <__swsetup_r+0x7c>
 800a31c:	89a3      	ldrh	r3, [r4, #12]
 800a31e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a322:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a326:	d003      	beq.n	800a330 <__swsetup_r+0x7c>
 800a328:	4621      	mov	r1, r4
 800a32a:	4628      	mov	r0, r5
 800a32c:	f000 f883 	bl	800a436 <__smakebuf_r>
 800a330:	89a0      	ldrh	r0, [r4, #12]
 800a332:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a336:	f010 0301 	ands.w	r3, r0, #1
 800a33a:	d00a      	beq.n	800a352 <__swsetup_r+0x9e>
 800a33c:	2300      	movs	r3, #0
 800a33e:	60a3      	str	r3, [r4, #8]
 800a340:	6963      	ldr	r3, [r4, #20]
 800a342:	425b      	negs	r3, r3
 800a344:	61a3      	str	r3, [r4, #24]
 800a346:	6923      	ldr	r3, [r4, #16]
 800a348:	b943      	cbnz	r3, 800a35c <__swsetup_r+0xa8>
 800a34a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a34e:	d1c4      	bne.n	800a2da <__swsetup_r+0x26>
 800a350:	bd38      	pop	{r3, r4, r5, pc}
 800a352:	0781      	lsls	r1, r0, #30
 800a354:	bf58      	it	pl
 800a356:	6963      	ldrpl	r3, [r4, #20]
 800a358:	60a3      	str	r3, [r4, #8]
 800a35a:	e7f4      	b.n	800a346 <__swsetup_r+0x92>
 800a35c:	2000      	movs	r0, #0
 800a35e:	e7f7      	b.n	800a350 <__swsetup_r+0x9c>
 800a360:	20000068 	.word	0x20000068

0800a364 <_raise_r>:
 800a364:	291f      	cmp	r1, #31
 800a366:	b538      	push	{r3, r4, r5, lr}
 800a368:	4604      	mov	r4, r0
 800a36a:	460d      	mov	r5, r1
 800a36c:	d904      	bls.n	800a378 <_raise_r+0x14>
 800a36e:	2316      	movs	r3, #22
 800a370:	6003      	str	r3, [r0, #0]
 800a372:	f04f 30ff 	mov.w	r0, #4294967295
 800a376:	bd38      	pop	{r3, r4, r5, pc}
 800a378:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800a37a:	b112      	cbz	r2, 800a382 <_raise_r+0x1e>
 800a37c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a380:	b94b      	cbnz	r3, 800a396 <_raise_r+0x32>
 800a382:	4620      	mov	r0, r4
 800a384:	f000 f830 	bl	800a3e8 <_getpid_r>
 800a388:	462a      	mov	r2, r5
 800a38a:	4601      	mov	r1, r0
 800a38c:	4620      	mov	r0, r4
 800a38e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a392:	f000 b817 	b.w	800a3c4 <_kill_r>
 800a396:	2b01      	cmp	r3, #1
 800a398:	d00a      	beq.n	800a3b0 <_raise_r+0x4c>
 800a39a:	1c59      	adds	r1, r3, #1
 800a39c:	d103      	bne.n	800a3a6 <_raise_r+0x42>
 800a39e:	2316      	movs	r3, #22
 800a3a0:	6003      	str	r3, [r0, #0]
 800a3a2:	2001      	movs	r0, #1
 800a3a4:	e7e7      	b.n	800a376 <_raise_r+0x12>
 800a3a6:	2400      	movs	r4, #0
 800a3a8:	4628      	mov	r0, r5
 800a3aa:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a3ae:	4798      	blx	r3
 800a3b0:	2000      	movs	r0, #0
 800a3b2:	e7e0      	b.n	800a376 <_raise_r+0x12>

0800a3b4 <raise>:
 800a3b4:	4b02      	ldr	r3, [pc, #8]	; (800a3c0 <raise+0xc>)
 800a3b6:	4601      	mov	r1, r0
 800a3b8:	6818      	ldr	r0, [r3, #0]
 800a3ba:	f7ff bfd3 	b.w	800a364 <_raise_r>
 800a3be:	bf00      	nop
 800a3c0:	20000068 	.word	0x20000068

0800a3c4 <_kill_r>:
 800a3c4:	b538      	push	{r3, r4, r5, lr}
 800a3c6:	2300      	movs	r3, #0
 800a3c8:	4d06      	ldr	r5, [pc, #24]	; (800a3e4 <_kill_r+0x20>)
 800a3ca:	4604      	mov	r4, r0
 800a3cc:	4608      	mov	r0, r1
 800a3ce:	4611      	mov	r1, r2
 800a3d0:	602b      	str	r3, [r5, #0]
 800a3d2:	f7f8 fc1d 	bl	8002c10 <_kill>
 800a3d6:	1c43      	adds	r3, r0, #1
 800a3d8:	d102      	bne.n	800a3e0 <_kill_r+0x1c>
 800a3da:	682b      	ldr	r3, [r5, #0]
 800a3dc:	b103      	cbz	r3, 800a3e0 <_kill_r+0x1c>
 800a3de:	6023      	str	r3, [r4, #0]
 800a3e0:	bd38      	pop	{r3, r4, r5, pc}
 800a3e2:	bf00      	nop
 800a3e4:	20000758 	.word	0x20000758

0800a3e8 <_getpid_r>:
 800a3e8:	f7f8 bc0b 	b.w	8002c02 <_getpid>

0800a3ec <__swhatbuf_r>:
 800a3ec:	b570      	push	{r4, r5, r6, lr}
 800a3ee:	460c      	mov	r4, r1
 800a3f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3f4:	4615      	mov	r5, r2
 800a3f6:	2900      	cmp	r1, #0
 800a3f8:	461e      	mov	r6, r3
 800a3fa:	b096      	sub	sp, #88	; 0x58
 800a3fc:	da0c      	bge.n	800a418 <__swhatbuf_r+0x2c>
 800a3fe:	89a3      	ldrh	r3, [r4, #12]
 800a400:	2100      	movs	r1, #0
 800a402:	f013 0f80 	tst.w	r3, #128	; 0x80
 800a406:	bf0c      	ite	eq
 800a408:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800a40c:	2340      	movne	r3, #64	; 0x40
 800a40e:	2000      	movs	r0, #0
 800a410:	6031      	str	r1, [r6, #0]
 800a412:	602b      	str	r3, [r5, #0]
 800a414:	b016      	add	sp, #88	; 0x58
 800a416:	bd70      	pop	{r4, r5, r6, pc}
 800a418:	466a      	mov	r2, sp
 800a41a:	f000 f849 	bl	800a4b0 <_fstat_r>
 800a41e:	2800      	cmp	r0, #0
 800a420:	dbed      	blt.n	800a3fe <__swhatbuf_r+0x12>
 800a422:	9901      	ldr	r1, [sp, #4]
 800a424:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800a428:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800a42c:	4259      	negs	r1, r3
 800a42e:	4159      	adcs	r1, r3
 800a430:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a434:	e7eb      	b.n	800a40e <__swhatbuf_r+0x22>

0800a436 <__smakebuf_r>:
 800a436:	898b      	ldrh	r3, [r1, #12]
 800a438:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a43a:	079d      	lsls	r5, r3, #30
 800a43c:	4606      	mov	r6, r0
 800a43e:	460c      	mov	r4, r1
 800a440:	d507      	bpl.n	800a452 <__smakebuf_r+0x1c>
 800a442:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a446:	6023      	str	r3, [r4, #0]
 800a448:	6123      	str	r3, [r4, #16]
 800a44a:	2301      	movs	r3, #1
 800a44c:	6163      	str	r3, [r4, #20]
 800a44e:	b002      	add	sp, #8
 800a450:	bd70      	pop	{r4, r5, r6, pc}
 800a452:	466a      	mov	r2, sp
 800a454:	ab01      	add	r3, sp, #4
 800a456:	f7ff ffc9 	bl	800a3ec <__swhatbuf_r>
 800a45a:	9900      	ldr	r1, [sp, #0]
 800a45c:	4605      	mov	r5, r0
 800a45e:	4630      	mov	r0, r6
 800a460:	f7fd fb96 	bl	8007b90 <_malloc_r>
 800a464:	b948      	cbnz	r0, 800a47a <__smakebuf_r+0x44>
 800a466:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a46a:	059a      	lsls	r2, r3, #22
 800a46c:	d4ef      	bmi.n	800a44e <__smakebuf_r+0x18>
 800a46e:	f023 0303 	bic.w	r3, r3, #3
 800a472:	f043 0302 	orr.w	r3, r3, #2
 800a476:	81a3      	strh	r3, [r4, #12]
 800a478:	e7e3      	b.n	800a442 <__smakebuf_r+0xc>
 800a47a:	89a3      	ldrh	r3, [r4, #12]
 800a47c:	6020      	str	r0, [r4, #0]
 800a47e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a482:	81a3      	strh	r3, [r4, #12]
 800a484:	9b00      	ldr	r3, [sp, #0]
 800a486:	6120      	str	r0, [r4, #16]
 800a488:	6163      	str	r3, [r4, #20]
 800a48a:	9b01      	ldr	r3, [sp, #4]
 800a48c:	b15b      	cbz	r3, 800a4a6 <__smakebuf_r+0x70>
 800a48e:	4630      	mov	r0, r6
 800a490:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a494:	f000 f81e 	bl	800a4d4 <_isatty_r>
 800a498:	b128      	cbz	r0, 800a4a6 <__smakebuf_r+0x70>
 800a49a:	89a3      	ldrh	r3, [r4, #12]
 800a49c:	f023 0303 	bic.w	r3, r3, #3
 800a4a0:	f043 0301 	orr.w	r3, r3, #1
 800a4a4:	81a3      	strh	r3, [r4, #12]
 800a4a6:	89a3      	ldrh	r3, [r4, #12]
 800a4a8:	431d      	orrs	r5, r3
 800a4aa:	81a5      	strh	r5, [r4, #12]
 800a4ac:	e7cf      	b.n	800a44e <__smakebuf_r+0x18>
	...

0800a4b0 <_fstat_r>:
 800a4b0:	b538      	push	{r3, r4, r5, lr}
 800a4b2:	2300      	movs	r3, #0
 800a4b4:	4d06      	ldr	r5, [pc, #24]	; (800a4d0 <_fstat_r+0x20>)
 800a4b6:	4604      	mov	r4, r0
 800a4b8:	4608      	mov	r0, r1
 800a4ba:	4611      	mov	r1, r2
 800a4bc:	602b      	str	r3, [r5, #0]
 800a4be:	f7f8 fc05 	bl	8002ccc <_fstat>
 800a4c2:	1c43      	adds	r3, r0, #1
 800a4c4:	d102      	bne.n	800a4cc <_fstat_r+0x1c>
 800a4c6:	682b      	ldr	r3, [r5, #0]
 800a4c8:	b103      	cbz	r3, 800a4cc <_fstat_r+0x1c>
 800a4ca:	6023      	str	r3, [r4, #0]
 800a4cc:	bd38      	pop	{r3, r4, r5, pc}
 800a4ce:	bf00      	nop
 800a4d0:	20000758 	.word	0x20000758

0800a4d4 <_isatty_r>:
 800a4d4:	b538      	push	{r3, r4, r5, lr}
 800a4d6:	2300      	movs	r3, #0
 800a4d8:	4d05      	ldr	r5, [pc, #20]	; (800a4f0 <_isatty_r+0x1c>)
 800a4da:	4604      	mov	r4, r0
 800a4dc:	4608      	mov	r0, r1
 800a4de:	602b      	str	r3, [r5, #0]
 800a4e0:	f7f8 fc03 	bl	8002cea <_isatty>
 800a4e4:	1c43      	adds	r3, r0, #1
 800a4e6:	d102      	bne.n	800a4ee <_isatty_r+0x1a>
 800a4e8:	682b      	ldr	r3, [r5, #0]
 800a4ea:	b103      	cbz	r3, 800a4ee <_isatty_r+0x1a>
 800a4ec:	6023      	str	r3, [r4, #0]
 800a4ee:	bd38      	pop	{r3, r4, r5, pc}
 800a4f0:	20000758 	.word	0x20000758

0800a4f4 <pow>:
 800a4f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a4f8:	4614      	mov	r4, r2
 800a4fa:	461d      	mov	r5, r3
 800a4fc:	4680      	mov	r8, r0
 800a4fe:	4689      	mov	r9, r1
 800a500:	f000 f866 	bl	800a5d0 <__ieee754_pow>
 800a504:	4622      	mov	r2, r4
 800a506:	4606      	mov	r6, r0
 800a508:	460f      	mov	r7, r1
 800a50a:	462b      	mov	r3, r5
 800a50c:	4620      	mov	r0, r4
 800a50e:	4629      	mov	r1, r5
 800a510:	f7f6 fa7c 	bl	8000a0c <__aeabi_dcmpun>
 800a514:	bbc8      	cbnz	r0, 800a58a <pow+0x96>
 800a516:	2200      	movs	r2, #0
 800a518:	2300      	movs	r3, #0
 800a51a:	4640      	mov	r0, r8
 800a51c:	4649      	mov	r1, r9
 800a51e:	f7f6 fa43 	bl	80009a8 <__aeabi_dcmpeq>
 800a522:	b1b8      	cbz	r0, 800a554 <pow+0x60>
 800a524:	2200      	movs	r2, #0
 800a526:	2300      	movs	r3, #0
 800a528:	4620      	mov	r0, r4
 800a52a:	4629      	mov	r1, r5
 800a52c:	f7f6 fa3c 	bl	80009a8 <__aeabi_dcmpeq>
 800a530:	2800      	cmp	r0, #0
 800a532:	d141      	bne.n	800a5b8 <pow+0xc4>
 800a534:	4620      	mov	r0, r4
 800a536:	4629      	mov	r1, r5
 800a538:	f000 f844 	bl	800a5c4 <finite>
 800a53c:	b328      	cbz	r0, 800a58a <pow+0x96>
 800a53e:	2200      	movs	r2, #0
 800a540:	2300      	movs	r3, #0
 800a542:	4620      	mov	r0, r4
 800a544:	4629      	mov	r1, r5
 800a546:	f7f6 fa39 	bl	80009bc <__aeabi_dcmplt>
 800a54a:	b1f0      	cbz	r0, 800a58a <pow+0x96>
 800a54c:	f7fc fc02 	bl	8006d54 <__errno>
 800a550:	2322      	movs	r3, #34	; 0x22
 800a552:	e019      	b.n	800a588 <pow+0x94>
 800a554:	4630      	mov	r0, r6
 800a556:	4639      	mov	r1, r7
 800a558:	f000 f834 	bl	800a5c4 <finite>
 800a55c:	b9c8      	cbnz	r0, 800a592 <pow+0x9e>
 800a55e:	4640      	mov	r0, r8
 800a560:	4649      	mov	r1, r9
 800a562:	f000 f82f 	bl	800a5c4 <finite>
 800a566:	b1a0      	cbz	r0, 800a592 <pow+0x9e>
 800a568:	4620      	mov	r0, r4
 800a56a:	4629      	mov	r1, r5
 800a56c:	f000 f82a 	bl	800a5c4 <finite>
 800a570:	b178      	cbz	r0, 800a592 <pow+0x9e>
 800a572:	4632      	mov	r2, r6
 800a574:	463b      	mov	r3, r7
 800a576:	4630      	mov	r0, r6
 800a578:	4639      	mov	r1, r7
 800a57a:	f7f6 fa47 	bl	8000a0c <__aeabi_dcmpun>
 800a57e:	2800      	cmp	r0, #0
 800a580:	d0e4      	beq.n	800a54c <pow+0x58>
 800a582:	f7fc fbe7 	bl	8006d54 <__errno>
 800a586:	2321      	movs	r3, #33	; 0x21
 800a588:	6003      	str	r3, [r0, #0]
 800a58a:	4630      	mov	r0, r6
 800a58c:	4639      	mov	r1, r7
 800a58e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a592:	2200      	movs	r2, #0
 800a594:	2300      	movs	r3, #0
 800a596:	4630      	mov	r0, r6
 800a598:	4639      	mov	r1, r7
 800a59a:	f7f6 fa05 	bl	80009a8 <__aeabi_dcmpeq>
 800a59e:	2800      	cmp	r0, #0
 800a5a0:	d0f3      	beq.n	800a58a <pow+0x96>
 800a5a2:	4640      	mov	r0, r8
 800a5a4:	4649      	mov	r1, r9
 800a5a6:	f000 f80d 	bl	800a5c4 <finite>
 800a5aa:	2800      	cmp	r0, #0
 800a5ac:	d0ed      	beq.n	800a58a <pow+0x96>
 800a5ae:	4620      	mov	r0, r4
 800a5b0:	4629      	mov	r1, r5
 800a5b2:	f000 f807 	bl	800a5c4 <finite>
 800a5b6:	e7c8      	b.n	800a54a <pow+0x56>
 800a5b8:	2600      	movs	r6, #0
 800a5ba:	4f01      	ldr	r7, [pc, #4]	; (800a5c0 <pow+0xcc>)
 800a5bc:	e7e5      	b.n	800a58a <pow+0x96>
 800a5be:	bf00      	nop
 800a5c0:	3ff00000 	.word	0x3ff00000

0800a5c4 <finite>:
 800a5c4:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 800a5c8:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800a5cc:	0fc0      	lsrs	r0, r0, #31
 800a5ce:	4770      	bx	lr

0800a5d0 <__ieee754_pow>:
 800a5d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5d4:	b093      	sub	sp, #76	; 0x4c
 800a5d6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a5da:	e9dd 2702 	ldrd	r2, r7, [sp, #8]
 800a5de:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 800a5e2:	4689      	mov	r9, r1
 800a5e4:	ea56 0102 	orrs.w	r1, r6, r2
 800a5e8:	4680      	mov	r8, r0
 800a5ea:	d111      	bne.n	800a610 <__ieee754_pow+0x40>
 800a5ec:	1803      	adds	r3, r0, r0
 800a5ee:	f489 2200 	eor.w	r2, r9, #524288	; 0x80000
 800a5f2:	4152      	adcs	r2, r2
 800a5f4:	4299      	cmp	r1, r3
 800a5f6:	4b82      	ldr	r3, [pc, #520]	; (800a800 <__ieee754_pow+0x230>)
 800a5f8:	4193      	sbcs	r3, r2
 800a5fa:	f080 84ba 	bcs.w	800af72 <__ieee754_pow+0x9a2>
 800a5fe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a602:	4640      	mov	r0, r8
 800a604:	4649      	mov	r1, r9
 800a606:	f7f5 fdb1 	bl	800016c <__adddf3>
 800a60a:	4683      	mov	fp, r0
 800a60c:	468c      	mov	ip, r1
 800a60e:	e06f      	b.n	800a6f0 <__ieee754_pow+0x120>
 800a610:	4b7c      	ldr	r3, [pc, #496]	; (800a804 <__ieee754_pow+0x234>)
 800a612:	f029 4400 	bic.w	r4, r9, #2147483648	; 0x80000000
 800a616:	429c      	cmp	r4, r3
 800a618:	464d      	mov	r5, r9
 800a61a:	4682      	mov	sl, r0
 800a61c:	dc06      	bgt.n	800a62c <__ieee754_pow+0x5c>
 800a61e:	d101      	bne.n	800a624 <__ieee754_pow+0x54>
 800a620:	2800      	cmp	r0, #0
 800a622:	d1ec      	bne.n	800a5fe <__ieee754_pow+0x2e>
 800a624:	429e      	cmp	r6, r3
 800a626:	dc01      	bgt.n	800a62c <__ieee754_pow+0x5c>
 800a628:	d10f      	bne.n	800a64a <__ieee754_pow+0x7a>
 800a62a:	b172      	cbz	r2, 800a64a <__ieee754_pow+0x7a>
 800a62c:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800a630:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800a634:	ea55 050a 	orrs.w	r5, r5, sl
 800a638:	d1e1      	bne.n	800a5fe <__ieee754_pow+0x2e>
 800a63a:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800a63e:	18db      	adds	r3, r3, r3
 800a640:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800a644:	4152      	adcs	r2, r2
 800a646:	429d      	cmp	r5, r3
 800a648:	e7d5      	b.n	800a5f6 <__ieee754_pow+0x26>
 800a64a:	2d00      	cmp	r5, #0
 800a64c:	da39      	bge.n	800a6c2 <__ieee754_pow+0xf2>
 800a64e:	4b6e      	ldr	r3, [pc, #440]	; (800a808 <__ieee754_pow+0x238>)
 800a650:	429e      	cmp	r6, r3
 800a652:	dc52      	bgt.n	800a6fa <__ieee754_pow+0x12a>
 800a654:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800a658:	429e      	cmp	r6, r3
 800a65a:	f340 849d 	ble.w	800af98 <__ieee754_pow+0x9c8>
 800a65e:	1533      	asrs	r3, r6, #20
 800a660:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800a664:	2b14      	cmp	r3, #20
 800a666:	dd0f      	ble.n	800a688 <__ieee754_pow+0xb8>
 800a668:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800a66c:	fa22 f103 	lsr.w	r1, r2, r3
 800a670:	fa01 f303 	lsl.w	r3, r1, r3
 800a674:	4293      	cmp	r3, r2
 800a676:	f040 848f 	bne.w	800af98 <__ieee754_pow+0x9c8>
 800a67a:	f001 0101 	and.w	r1, r1, #1
 800a67e:	f1c1 0302 	rsb	r3, r1, #2
 800a682:	9300      	str	r3, [sp, #0]
 800a684:	b182      	cbz	r2, 800a6a8 <__ieee754_pow+0xd8>
 800a686:	e05d      	b.n	800a744 <__ieee754_pow+0x174>
 800a688:	2a00      	cmp	r2, #0
 800a68a:	d159      	bne.n	800a740 <__ieee754_pow+0x170>
 800a68c:	f1c3 0314 	rsb	r3, r3, #20
 800a690:	fa46 f103 	asr.w	r1, r6, r3
 800a694:	fa01 f303 	lsl.w	r3, r1, r3
 800a698:	42b3      	cmp	r3, r6
 800a69a:	f040 847a 	bne.w	800af92 <__ieee754_pow+0x9c2>
 800a69e:	f001 0101 	and.w	r1, r1, #1
 800a6a2:	f1c1 0302 	rsb	r3, r1, #2
 800a6a6:	9300      	str	r3, [sp, #0]
 800a6a8:	4b58      	ldr	r3, [pc, #352]	; (800a80c <__ieee754_pow+0x23c>)
 800a6aa:	429e      	cmp	r6, r3
 800a6ac:	d132      	bne.n	800a714 <__ieee754_pow+0x144>
 800a6ae:	2f00      	cmp	r7, #0
 800a6b0:	f280 846b 	bge.w	800af8a <__ieee754_pow+0x9ba>
 800a6b4:	4642      	mov	r2, r8
 800a6b6:	464b      	mov	r3, r9
 800a6b8:	2000      	movs	r0, #0
 800a6ba:	4954      	ldr	r1, [pc, #336]	; (800a80c <__ieee754_pow+0x23c>)
 800a6bc:	f7f6 f836 	bl	800072c <__aeabi_ddiv>
 800a6c0:	e7a3      	b.n	800a60a <__ieee754_pow+0x3a>
 800a6c2:	2300      	movs	r3, #0
 800a6c4:	9300      	str	r3, [sp, #0]
 800a6c6:	2a00      	cmp	r2, #0
 800a6c8:	d13c      	bne.n	800a744 <__ieee754_pow+0x174>
 800a6ca:	4b4e      	ldr	r3, [pc, #312]	; (800a804 <__ieee754_pow+0x234>)
 800a6cc:	429e      	cmp	r6, r3
 800a6ce:	d1eb      	bne.n	800a6a8 <__ieee754_pow+0xd8>
 800a6d0:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800a6d4:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800a6d8:	ea53 030a 	orrs.w	r3, r3, sl
 800a6dc:	f000 8449 	beq.w	800af72 <__ieee754_pow+0x9a2>
 800a6e0:	4b4b      	ldr	r3, [pc, #300]	; (800a810 <__ieee754_pow+0x240>)
 800a6e2:	429c      	cmp	r4, r3
 800a6e4:	dd0b      	ble.n	800a6fe <__ieee754_pow+0x12e>
 800a6e6:	2f00      	cmp	r7, #0
 800a6e8:	f2c0 8449 	blt.w	800af7e <__ieee754_pow+0x9ae>
 800a6ec:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 800a6f0:	4658      	mov	r0, fp
 800a6f2:	4661      	mov	r1, ip
 800a6f4:	b013      	add	sp, #76	; 0x4c
 800a6f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6fa:	2302      	movs	r3, #2
 800a6fc:	e7e2      	b.n	800a6c4 <__ieee754_pow+0xf4>
 800a6fe:	2f00      	cmp	r7, #0
 800a700:	f04f 0b00 	mov.w	fp, #0
 800a704:	f04f 0c00 	mov.w	ip, #0
 800a708:	daf2      	bge.n	800a6f0 <__ieee754_pow+0x120>
 800a70a:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 800a70e:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 800a712:	e7ed      	b.n	800a6f0 <__ieee754_pow+0x120>
 800a714:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 800a718:	d106      	bne.n	800a728 <__ieee754_pow+0x158>
 800a71a:	4642      	mov	r2, r8
 800a71c:	464b      	mov	r3, r9
 800a71e:	4640      	mov	r0, r8
 800a720:	4649      	mov	r1, r9
 800a722:	f7f5 fed9 	bl	80004d8 <__aeabi_dmul>
 800a726:	e770      	b.n	800a60a <__ieee754_pow+0x3a>
 800a728:	4b3a      	ldr	r3, [pc, #232]	; (800a814 <__ieee754_pow+0x244>)
 800a72a:	429f      	cmp	r7, r3
 800a72c:	d10a      	bne.n	800a744 <__ieee754_pow+0x174>
 800a72e:	2d00      	cmp	r5, #0
 800a730:	db08      	blt.n	800a744 <__ieee754_pow+0x174>
 800a732:	4640      	mov	r0, r8
 800a734:	4649      	mov	r1, r9
 800a736:	b013      	add	sp, #76	; 0x4c
 800a738:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a73c:	f000 bd0a 	b.w	800b154 <__ieee754_sqrt>
 800a740:	2300      	movs	r3, #0
 800a742:	9300      	str	r3, [sp, #0]
 800a744:	4640      	mov	r0, r8
 800a746:	4649      	mov	r1, r9
 800a748:	f000 fc58 	bl	800affc <fabs>
 800a74c:	4683      	mov	fp, r0
 800a74e:	468c      	mov	ip, r1
 800a750:	f1ba 0f00 	cmp.w	sl, #0
 800a754:	d128      	bne.n	800a7a8 <__ieee754_pow+0x1d8>
 800a756:	b124      	cbz	r4, 800a762 <__ieee754_pow+0x192>
 800a758:	4b2c      	ldr	r3, [pc, #176]	; (800a80c <__ieee754_pow+0x23c>)
 800a75a:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800a75e:	429a      	cmp	r2, r3
 800a760:	d122      	bne.n	800a7a8 <__ieee754_pow+0x1d8>
 800a762:	2f00      	cmp	r7, #0
 800a764:	da07      	bge.n	800a776 <__ieee754_pow+0x1a6>
 800a766:	465a      	mov	r2, fp
 800a768:	4663      	mov	r3, ip
 800a76a:	2000      	movs	r0, #0
 800a76c:	4927      	ldr	r1, [pc, #156]	; (800a80c <__ieee754_pow+0x23c>)
 800a76e:	f7f5 ffdd 	bl	800072c <__aeabi_ddiv>
 800a772:	4683      	mov	fp, r0
 800a774:	468c      	mov	ip, r1
 800a776:	2d00      	cmp	r5, #0
 800a778:	daba      	bge.n	800a6f0 <__ieee754_pow+0x120>
 800a77a:	9b00      	ldr	r3, [sp, #0]
 800a77c:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800a780:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800a784:	431c      	orrs	r4, r3
 800a786:	d108      	bne.n	800a79a <__ieee754_pow+0x1ca>
 800a788:	465a      	mov	r2, fp
 800a78a:	4663      	mov	r3, ip
 800a78c:	4658      	mov	r0, fp
 800a78e:	4661      	mov	r1, ip
 800a790:	f7f5 fcea 	bl	8000168 <__aeabi_dsub>
 800a794:	4602      	mov	r2, r0
 800a796:	460b      	mov	r3, r1
 800a798:	e790      	b.n	800a6bc <__ieee754_pow+0xec>
 800a79a:	9b00      	ldr	r3, [sp, #0]
 800a79c:	2b01      	cmp	r3, #1
 800a79e:	d1a7      	bne.n	800a6f0 <__ieee754_pow+0x120>
 800a7a0:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 800a7a4:	469c      	mov	ip, r3
 800a7a6:	e7a3      	b.n	800a6f0 <__ieee754_pow+0x120>
 800a7a8:	0feb      	lsrs	r3, r5, #31
 800a7aa:	3b01      	subs	r3, #1
 800a7ac:	930c      	str	r3, [sp, #48]	; 0x30
 800a7ae:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a7b0:	9b00      	ldr	r3, [sp, #0]
 800a7b2:	4313      	orrs	r3, r2
 800a7b4:	d104      	bne.n	800a7c0 <__ieee754_pow+0x1f0>
 800a7b6:	4642      	mov	r2, r8
 800a7b8:	464b      	mov	r3, r9
 800a7ba:	4640      	mov	r0, r8
 800a7bc:	4649      	mov	r1, r9
 800a7be:	e7e7      	b.n	800a790 <__ieee754_pow+0x1c0>
 800a7c0:	4b15      	ldr	r3, [pc, #84]	; (800a818 <__ieee754_pow+0x248>)
 800a7c2:	429e      	cmp	r6, r3
 800a7c4:	f340 80f6 	ble.w	800a9b4 <__ieee754_pow+0x3e4>
 800a7c8:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800a7cc:	429e      	cmp	r6, r3
 800a7ce:	4b10      	ldr	r3, [pc, #64]	; (800a810 <__ieee754_pow+0x240>)
 800a7d0:	dd09      	ble.n	800a7e6 <__ieee754_pow+0x216>
 800a7d2:	429c      	cmp	r4, r3
 800a7d4:	dc0c      	bgt.n	800a7f0 <__ieee754_pow+0x220>
 800a7d6:	2f00      	cmp	r7, #0
 800a7d8:	da0c      	bge.n	800a7f4 <__ieee754_pow+0x224>
 800a7da:	2000      	movs	r0, #0
 800a7dc:	b013      	add	sp, #76	; 0x4c
 800a7de:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7e2:	f000 bcb2 	b.w	800b14a <__math_oflow>
 800a7e6:	429c      	cmp	r4, r3
 800a7e8:	dbf5      	blt.n	800a7d6 <__ieee754_pow+0x206>
 800a7ea:	4b08      	ldr	r3, [pc, #32]	; (800a80c <__ieee754_pow+0x23c>)
 800a7ec:	429c      	cmp	r4, r3
 800a7ee:	dd15      	ble.n	800a81c <__ieee754_pow+0x24c>
 800a7f0:	2f00      	cmp	r7, #0
 800a7f2:	dcf2      	bgt.n	800a7da <__ieee754_pow+0x20a>
 800a7f4:	2000      	movs	r0, #0
 800a7f6:	b013      	add	sp, #76	; 0x4c
 800a7f8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7fc:	f000 bca0 	b.w	800b140 <__math_uflow>
 800a800:	fff00000 	.word	0xfff00000
 800a804:	7ff00000 	.word	0x7ff00000
 800a808:	433fffff 	.word	0x433fffff
 800a80c:	3ff00000 	.word	0x3ff00000
 800a810:	3fefffff 	.word	0x3fefffff
 800a814:	3fe00000 	.word	0x3fe00000
 800a818:	41e00000 	.word	0x41e00000
 800a81c:	4661      	mov	r1, ip
 800a81e:	2200      	movs	r2, #0
 800a820:	4658      	mov	r0, fp
 800a822:	4b5f      	ldr	r3, [pc, #380]	; (800a9a0 <__ieee754_pow+0x3d0>)
 800a824:	f7f5 fca0 	bl	8000168 <__aeabi_dsub>
 800a828:	a355      	add	r3, pc, #340	; (adr r3, 800a980 <__ieee754_pow+0x3b0>)
 800a82a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a82e:	4604      	mov	r4, r0
 800a830:	460d      	mov	r5, r1
 800a832:	f7f5 fe51 	bl	80004d8 <__aeabi_dmul>
 800a836:	a354      	add	r3, pc, #336	; (adr r3, 800a988 <__ieee754_pow+0x3b8>)
 800a838:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a83c:	4606      	mov	r6, r0
 800a83e:	460f      	mov	r7, r1
 800a840:	4620      	mov	r0, r4
 800a842:	4629      	mov	r1, r5
 800a844:	f7f5 fe48 	bl	80004d8 <__aeabi_dmul>
 800a848:	2200      	movs	r2, #0
 800a84a:	4682      	mov	sl, r0
 800a84c:	468b      	mov	fp, r1
 800a84e:	4620      	mov	r0, r4
 800a850:	4629      	mov	r1, r5
 800a852:	4b54      	ldr	r3, [pc, #336]	; (800a9a4 <__ieee754_pow+0x3d4>)
 800a854:	f7f5 fe40 	bl	80004d8 <__aeabi_dmul>
 800a858:	4602      	mov	r2, r0
 800a85a:	460b      	mov	r3, r1
 800a85c:	a14c      	add	r1, pc, #304	; (adr r1, 800a990 <__ieee754_pow+0x3c0>)
 800a85e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a862:	f7f5 fc81 	bl	8000168 <__aeabi_dsub>
 800a866:	4622      	mov	r2, r4
 800a868:	462b      	mov	r3, r5
 800a86a:	f7f5 fe35 	bl	80004d8 <__aeabi_dmul>
 800a86e:	4602      	mov	r2, r0
 800a870:	460b      	mov	r3, r1
 800a872:	2000      	movs	r0, #0
 800a874:	494c      	ldr	r1, [pc, #304]	; (800a9a8 <__ieee754_pow+0x3d8>)
 800a876:	f7f5 fc77 	bl	8000168 <__aeabi_dsub>
 800a87a:	4622      	mov	r2, r4
 800a87c:	462b      	mov	r3, r5
 800a87e:	4680      	mov	r8, r0
 800a880:	4689      	mov	r9, r1
 800a882:	4620      	mov	r0, r4
 800a884:	4629      	mov	r1, r5
 800a886:	f7f5 fe27 	bl	80004d8 <__aeabi_dmul>
 800a88a:	4602      	mov	r2, r0
 800a88c:	460b      	mov	r3, r1
 800a88e:	4640      	mov	r0, r8
 800a890:	4649      	mov	r1, r9
 800a892:	f7f5 fe21 	bl	80004d8 <__aeabi_dmul>
 800a896:	a340      	add	r3, pc, #256	; (adr r3, 800a998 <__ieee754_pow+0x3c8>)
 800a898:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a89c:	f7f5 fe1c 	bl	80004d8 <__aeabi_dmul>
 800a8a0:	4602      	mov	r2, r0
 800a8a2:	460b      	mov	r3, r1
 800a8a4:	4650      	mov	r0, sl
 800a8a6:	4659      	mov	r1, fp
 800a8a8:	f7f5 fc5e 	bl	8000168 <__aeabi_dsub>
 800a8ac:	4602      	mov	r2, r0
 800a8ae:	460b      	mov	r3, r1
 800a8b0:	4604      	mov	r4, r0
 800a8b2:	460d      	mov	r5, r1
 800a8b4:	4630      	mov	r0, r6
 800a8b6:	4639      	mov	r1, r7
 800a8b8:	f7f5 fc58 	bl	800016c <__adddf3>
 800a8bc:	2000      	movs	r0, #0
 800a8be:	4632      	mov	r2, r6
 800a8c0:	463b      	mov	r3, r7
 800a8c2:	4682      	mov	sl, r0
 800a8c4:	468b      	mov	fp, r1
 800a8c6:	f7f5 fc4f 	bl	8000168 <__aeabi_dsub>
 800a8ca:	4602      	mov	r2, r0
 800a8cc:	460b      	mov	r3, r1
 800a8ce:	4620      	mov	r0, r4
 800a8d0:	4629      	mov	r1, r5
 800a8d2:	f7f5 fc49 	bl	8000168 <__aeabi_dsub>
 800a8d6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a8da:	9b00      	ldr	r3, [sp, #0]
 800a8dc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a8de:	3b01      	subs	r3, #1
 800a8e0:	4313      	orrs	r3, r2
 800a8e2:	f04f 0600 	mov.w	r6, #0
 800a8e6:	f04f 0200 	mov.w	r2, #0
 800a8ea:	bf0c      	ite	eq
 800a8ec:	4b2f      	ldreq	r3, [pc, #188]	; (800a9ac <__ieee754_pow+0x3dc>)
 800a8ee:	4b2c      	ldrne	r3, [pc, #176]	; (800a9a0 <__ieee754_pow+0x3d0>)
 800a8f0:	4604      	mov	r4, r0
 800a8f2:	460d      	mov	r5, r1
 800a8f4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a8f8:	e9cd 2300 	strd	r2, r3, [sp]
 800a8fc:	4632      	mov	r2, r6
 800a8fe:	463b      	mov	r3, r7
 800a900:	f7f5 fc32 	bl	8000168 <__aeabi_dsub>
 800a904:	4652      	mov	r2, sl
 800a906:	465b      	mov	r3, fp
 800a908:	f7f5 fde6 	bl	80004d8 <__aeabi_dmul>
 800a90c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a910:	4680      	mov	r8, r0
 800a912:	4689      	mov	r9, r1
 800a914:	4620      	mov	r0, r4
 800a916:	4629      	mov	r1, r5
 800a918:	f7f5 fdde 	bl	80004d8 <__aeabi_dmul>
 800a91c:	4602      	mov	r2, r0
 800a91e:	460b      	mov	r3, r1
 800a920:	4640      	mov	r0, r8
 800a922:	4649      	mov	r1, r9
 800a924:	f7f5 fc22 	bl	800016c <__adddf3>
 800a928:	4632      	mov	r2, r6
 800a92a:	463b      	mov	r3, r7
 800a92c:	4680      	mov	r8, r0
 800a92e:	4689      	mov	r9, r1
 800a930:	4650      	mov	r0, sl
 800a932:	4659      	mov	r1, fp
 800a934:	f7f5 fdd0 	bl	80004d8 <__aeabi_dmul>
 800a938:	4604      	mov	r4, r0
 800a93a:	460d      	mov	r5, r1
 800a93c:	460b      	mov	r3, r1
 800a93e:	4602      	mov	r2, r0
 800a940:	4649      	mov	r1, r9
 800a942:	4640      	mov	r0, r8
 800a944:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800a948:	f7f5 fc10 	bl	800016c <__adddf3>
 800a94c:	4b18      	ldr	r3, [pc, #96]	; (800a9b0 <__ieee754_pow+0x3e0>)
 800a94e:	4682      	mov	sl, r0
 800a950:	4299      	cmp	r1, r3
 800a952:	460f      	mov	r7, r1
 800a954:	460e      	mov	r6, r1
 800a956:	f340 82e7 	ble.w	800af28 <__ieee754_pow+0x958>
 800a95a:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800a95e:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800a962:	4303      	orrs	r3, r0
 800a964:	f000 81e2 	beq.w	800ad2c <__ieee754_pow+0x75c>
 800a968:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a96c:	2200      	movs	r2, #0
 800a96e:	2300      	movs	r3, #0
 800a970:	f7f6 f824 	bl	80009bc <__aeabi_dcmplt>
 800a974:	3800      	subs	r0, #0
 800a976:	bf18      	it	ne
 800a978:	2001      	movne	r0, #1
 800a97a:	e72f      	b.n	800a7dc <__ieee754_pow+0x20c>
 800a97c:	f3af 8000 	nop.w
 800a980:	60000000 	.word	0x60000000
 800a984:	3ff71547 	.word	0x3ff71547
 800a988:	f85ddf44 	.word	0xf85ddf44
 800a98c:	3e54ae0b 	.word	0x3e54ae0b
 800a990:	55555555 	.word	0x55555555
 800a994:	3fd55555 	.word	0x3fd55555
 800a998:	652b82fe 	.word	0x652b82fe
 800a99c:	3ff71547 	.word	0x3ff71547
 800a9a0:	3ff00000 	.word	0x3ff00000
 800a9a4:	3fd00000 	.word	0x3fd00000
 800a9a8:	3fe00000 	.word	0x3fe00000
 800a9ac:	bff00000 	.word	0xbff00000
 800a9b0:	408fffff 	.word	0x408fffff
 800a9b4:	4bd4      	ldr	r3, [pc, #848]	; (800ad08 <__ieee754_pow+0x738>)
 800a9b6:	2200      	movs	r2, #0
 800a9b8:	402b      	ands	r3, r5
 800a9ba:	b943      	cbnz	r3, 800a9ce <__ieee754_pow+0x3fe>
 800a9bc:	4658      	mov	r0, fp
 800a9be:	4661      	mov	r1, ip
 800a9c0:	4bd2      	ldr	r3, [pc, #840]	; (800ad0c <__ieee754_pow+0x73c>)
 800a9c2:	f7f5 fd89 	bl	80004d8 <__aeabi_dmul>
 800a9c6:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800a9ca:	4683      	mov	fp, r0
 800a9cc:	460c      	mov	r4, r1
 800a9ce:	1523      	asrs	r3, r4, #20
 800a9d0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800a9d4:	4413      	add	r3, r2
 800a9d6:	930b      	str	r3, [sp, #44]	; 0x2c
 800a9d8:	4bcd      	ldr	r3, [pc, #820]	; (800ad10 <__ieee754_pow+0x740>)
 800a9da:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800a9de:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800a9e2:	429c      	cmp	r4, r3
 800a9e4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800a9e8:	dd08      	ble.n	800a9fc <__ieee754_pow+0x42c>
 800a9ea:	4bca      	ldr	r3, [pc, #808]	; (800ad14 <__ieee754_pow+0x744>)
 800a9ec:	429c      	cmp	r4, r3
 800a9ee:	f340 8164 	ble.w	800acba <__ieee754_pow+0x6ea>
 800a9f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a9f4:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800a9f8:	3301      	adds	r3, #1
 800a9fa:	930b      	str	r3, [sp, #44]	; 0x2c
 800a9fc:	2600      	movs	r6, #0
 800a9fe:	00f3      	lsls	r3, r6, #3
 800aa00:	930d      	str	r3, [sp, #52]	; 0x34
 800aa02:	4bc5      	ldr	r3, [pc, #788]	; (800ad18 <__ieee754_pow+0x748>)
 800aa04:	4658      	mov	r0, fp
 800aa06:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800aa0a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800aa0e:	4629      	mov	r1, r5
 800aa10:	461a      	mov	r2, r3
 800aa12:	e9cd 3408 	strd	r3, r4, [sp, #32]
 800aa16:	4623      	mov	r3, r4
 800aa18:	f7f5 fba6 	bl	8000168 <__aeabi_dsub>
 800aa1c:	46da      	mov	sl, fp
 800aa1e:	462b      	mov	r3, r5
 800aa20:	4652      	mov	r2, sl
 800aa22:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800aa26:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800aa2a:	f7f5 fb9f 	bl	800016c <__adddf3>
 800aa2e:	4602      	mov	r2, r0
 800aa30:	460b      	mov	r3, r1
 800aa32:	2000      	movs	r0, #0
 800aa34:	49b9      	ldr	r1, [pc, #740]	; (800ad1c <__ieee754_pow+0x74c>)
 800aa36:	f7f5 fe79 	bl	800072c <__aeabi_ddiv>
 800aa3a:	4602      	mov	r2, r0
 800aa3c:	460b      	mov	r3, r1
 800aa3e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800aa42:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800aa46:	f7f5 fd47 	bl	80004d8 <__aeabi_dmul>
 800aa4a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800aa4e:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 800aa52:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800aa56:	2300      	movs	r3, #0
 800aa58:	2200      	movs	r2, #0
 800aa5a:	46ab      	mov	fp, r5
 800aa5c:	106d      	asrs	r5, r5, #1
 800aa5e:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800aa62:	9304      	str	r3, [sp, #16]
 800aa64:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800aa68:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800aa6c:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 800aa70:	4640      	mov	r0, r8
 800aa72:	4649      	mov	r1, r9
 800aa74:	4614      	mov	r4, r2
 800aa76:	461d      	mov	r5, r3
 800aa78:	f7f5 fd2e 	bl	80004d8 <__aeabi_dmul>
 800aa7c:	4602      	mov	r2, r0
 800aa7e:	460b      	mov	r3, r1
 800aa80:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800aa84:	f7f5 fb70 	bl	8000168 <__aeabi_dsub>
 800aa88:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800aa8c:	4606      	mov	r6, r0
 800aa8e:	460f      	mov	r7, r1
 800aa90:	4620      	mov	r0, r4
 800aa92:	4629      	mov	r1, r5
 800aa94:	f7f5 fb68 	bl	8000168 <__aeabi_dsub>
 800aa98:	4602      	mov	r2, r0
 800aa9a:	460b      	mov	r3, r1
 800aa9c:	4650      	mov	r0, sl
 800aa9e:	4659      	mov	r1, fp
 800aaa0:	f7f5 fb62 	bl	8000168 <__aeabi_dsub>
 800aaa4:	4642      	mov	r2, r8
 800aaa6:	464b      	mov	r3, r9
 800aaa8:	f7f5 fd16 	bl	80004d8 <__aeabi_dmul>
 800aaac:	4602      	mov	r2, r0
 800aaae:	460b      	mov	r3, r1
 800aab0:	4630      	mov	r0, r6
 800aab2:	4639      	mov	r1, r7
 800aab4:	f7f5 fb58 	bl	8000168 <__aeabi_dsub>
 800aab8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800aabc:	f7f5 fd0c 	bl	80004d8 <__aeabi_dmul>
 800aac0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800aac4:	4682      	mov	sl, r0
 800aac6:	468b      	mov	fp, r1
 800aac8:	4610      	mov	r0, r2
 800aaca:	4619      	mov	r1, r3
 800aacc:	f7f5 fd04 	bl	80004d8 <__aeabi_dmul>
 800aad0:	a37b      	add	r3, pc, #492	; (adr r3, 800acc0 <__ieee754_pow+0x6f0>)
 800aad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aad6:	4604      	mov	r4, r0
 800aad8:	460d      	mov	r5, r1
 800aada:	f7f5 fcfd 	bl	80004d8 <__aeabi_dmul>
 800aade:	a37a      	add	r3, pc, #488	; (adr r3, 800acc8 <__ieee754_pow+0x6f8>)
 800aae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aae4:	f7f5 fb42 	bl	800016c <__adddf3>
 800aae8:	4622      	mov	r2, r4
 800aaea:	462b      	mov	r3, r5
 800aaec:	f7f5 fcf4 	bl	80004d8 <__aeabi_dmul>
 800aaf0:	a377      	add	r3, pc, #476	; (adr r3, 800acd0 <__ieee754_pow+0x700>)
 800aaf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaf6:	f7f5 fb39 	bl	800016c <__adddf3>
 800aafa:	4622      	mov	r2, r4
 800aafc:	462b      	mov	r3, r5
 800aafe:	f7f5 fceb 	bl	80004d8 <__aeabi_dmul>
 800ab02:	a375      	add	r3, pc, #468	; (adr r3, 800acd8 <__ieee754_pow+0x708>)
 800ab04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab08:	f7f5 fb30 	bl	800016c <__adddf3>
 800ab0c:	4622      	mov	r2, r4
 800ab0e:	462b      	mov	r3, r5
 800ab10:	f7f5 fce2 	bl	80004d8 <__aeabi_dmul>
 800ab14:	a372      	add	r3, pc, #456	; (adr r3, 800ace0 <__ieee754_pow+0x710>)
 800ab16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab1a:	f7f5 fb27 	bl	800016c <__adddf3>
 800ab1e:	4622      	mov	r2, r4
 800ab20:	462b      	mov	r3, r5
 800ab22:	f7f5 fcd9 	bl	80004d8 <__aeabi_dmul>
 800ab26:	a370      	add	r3, pc, #448	; (adr r3, 800ace8 <__ieee754_pow+0x718>)
 800ab28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab2c:	f7f5 fb1e 	bl	800016c <__adddf3>
 800ab30:	4622      	mov	r2, r4
 800ab32:	4606      	mov	r6, r0
 800ab34:	460f      	mov	r7, r1
 800ab36:	462b      	mov	r3, r5
 800ab38:	4620      	mov	r0, r4
 800ab3a:	4629      	mov	r1, r5
 800ab3c:	f7f5 fccc 	bl	80004d8 <__aeabi_dmul>
 800ab40:	4602      	mov	r2, r0
 800ab42:	460b      	mov	r3, r1
 800ab44:	4630      	mov	r0, r6
 800ab46:	4639      	mov	r1, r7
 800ab48:	f7f5 fcc6 	bl	80004d8 <__aeabi_dmul>
 800ab4c:	4604      	mov	r4, r0
 800ab4e:	460d      	mov	r5, r1
 800ab50:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ab54:	4642      	mov	r2, r8
 800ab56:	464b      	mov	r3, r9
 800ab58:	f7f5 fb08 	bl	800016c <__adddf3>
 800ab5c:	4652      	mov	r2, sl
 800ab5e:	465b      	mov	r3, fp
 800ab60:	f7f5 fcba 	bl	80004d8 <__aeabi_dmul>
 800ab64:	4622      	mov	r2, r4
 800ab66:	462b      	mov	r3, r5
 800ab68:	f7f5 fb00 	bl	800016c <__adddf3>
 800ab6c:	4642      	mov	r2, r8
 800ab6e:	4606      	mov	r6, r0
 800ab70:	460f      	mov	r7, r1
 800ab72:	464b      	mov	r3, r9
 800ab74:	4640      	mov	r0, r8
 800ab76:	4649      	mov	r1, r9
 800ab78:	f7f5 fcae 	bl	80004d8 <__aeabi_dmul>
 800ab7c:	4602      	mov	r2, r0
 800ab7e:	460b      	mov	r3, r1
 800ab80:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ab84:	2200      	movs	r2, #0
 800ab86:	4b66      	ldr	r3, [pc, #408]	; (800ad20 <__ieee754_pow+0x750>)
 800ab88:	f7f5 faf0 	bl	800016c <__adddf3>
 800ab8c:	4632      	mov	r2, r6
 800ab8e:	463b      	mov	r3, r7
 800ab90:	f7f5 faec 	bl	800016c <__adddf3>
 800ab94:	2400      	movs	r4, #0
 800ab96:	460d      	mov	r5, r1
 800ab98:	4622      	mov	r2, r4
 800ab9a:	460b      	mov	r3, r1
 800ab9c:	4640      	mov	r0, r8
 800ab9e:	4649      	mov	r1, r9
 800aba0:	f7f5 fc9a 	bl	80004d8 <__aeabi_dmul>
 800aba4:	2200      	movs	r2, #0
 800aba6:	4680      	mov	r8, r0
 800aba8:	4689      	mov	r9, r1
 800abaa:	4620      	mov	r0, r4
 800abac:	4629      	mov	r1, r5
 800abae:	4b5c      	ldr	r3, [pc, #368]	; (800ad20 <__ieee754_pow+0x750>)
 800abb0:	f7f5 fada 	bl	8000168 <__aeabi_dsub>
 800abb4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800abb8:	f7f5 fad6 	bl	8000168 <__aeabi_dsub>
 800abbc:	4602      	mov	r2, r0
 800abbe:	460b      	mov	r3, r1
 800abc0:	4630      	mov	r0, r6
 800abc2:	4639      	mov	r1, r7
 800abc4:	f7f5 fad0 	bl	8000168 <__aeabi_dsub>
 800abc8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800abcc:	f7f5 fc84 	bl	80004d8 <__aeabi_dmul>
 800abd0:	4622      	mov	r2, r4
 800abd2:	4606      	mov	r6, r0
 800abd4:	460f      	mov	r7, r1
 800abd6:	462b      	mov	r3, r5
 800abd8:	4650      	mov	r0, sl
 800abda:	4659      	mov	r1, fp
 800abdc:	f7f5 fc7c 	bl	80004d8 <__aeabi_dmul>
 800abe0:	4602      	mov	r2, r0
 800abe2:	460b      	mov	r3, r1
 800abe4:	4630      	mov	r0, r6
 800abe6:	4639      	mov	r1, r7
 800abe8:	f7f5 fac0 	bl	800016c <__adddf3>
 800abec:	2400      	movs	r4, #0
 800abee:	4606      	mov	r6, r0
 800abf0:	460f      	mov	r7, r1
 800abf2:	4602      	mov	r2, r0
 800abf4:	460b      	mov	r3, r1
 800abf6:	4640      	mov	r0, r8
 800abf8:	4649      	mov	r1, r9
 800abfa:	f7f5 fab7 	bl	800016c <__adddf3>
 800abfe:	a33c      	add	r3, pc, #240	; (adr r3, 800acf0 <__ieee754_pow+0x720>)
 800ac00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac04:	4620      	mov	r0, r4
 800ac06:	460d      	mov	r5, r1
 800ac08:	f7f5 fc66 	bl	80004d8 <__aeabi_dmul>
 800ac0c:	4642      	mov	r2, r8
 800ac0e:	464b      	mov	r3, r9
 800ac10:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ac14:	4620      	mov	r0, r4
 800ac16:	4629      	mov	r1, r5
 800ac18:	f7f5 faa6 	bl	8000168 <__aeabi_dsub>
 800ac1c:	4602      	mov	r2, r0
 800ac1e:	460b      	mov	r3, r1
 800ac20:	4630      	mov	r0, r6
 800ac22:	4639      	mov	r1, r7
 800ac24:	f7f5 faa0 	bl	8000168 <__aeabi_dsub>
 800ac28:	a333      	add	r3, pc, #204	; (adr r3, 800acf8 <__ieee754_pow+0x728>)
 800ac2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac2e:	f7f5 fc53 	bl	80004d8 <__aeabi_dmul>
 800ac32:	a333      	add	r3, pc, #204	; (adr r3, 800ad00 <__ieee754_pow+0x730>)
 800ac34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac38:	4606      	mov	r6, r0
 800ac3a:	460f      	mov	r7, r1
 800ac3c:	4620      	mov	r0, r4
 800ac3e:	4629      	mov	r1, r5
 800ac40:	f7f5 fc4a 	bl	80004d8 <__aeabi_dmul>
 800ac44:	4602      	mov	r2, r0
 800ac46:	460b      	mov	r3, r1
 800ac48:	4630      	mov	r0, r6
 800ac4a:	4639      	mov	r1, r7
 800ac4c:	f7f5 fa8e 	bl	800016c <__adddf3>
 800ac50:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ac52:	4b34      	ldr	r3, [pc, #208]	; (800ad24 <__ieee754_pow+0x754>)
 800ac54:	4413      	add	r3, r2
 800ac56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac5a:	f7f5 fa87 	bl	800016c <__adddf3>
 800ac5e:	4680      	mov	r8, r0
 800ac60:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800ac62:	4689      	mov	r9, r1
 800ac64:	f7f5 fbce 	bl	8000404 <__aeabi_i2d>
 800ac68:	4604      	mov	r4, r0
 800ac6a:	460d      	mov	r5, r1
 800ac6c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ac70:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ac72:	4b2d      	ldr	r3, [pc, #180]	; (800ad28 <__ieee754_pow+0x758>)
 800ac74:	4413      	add	r3, r2
 800ac76:	e9d3 6700 	ldrd	r6, r7, [r3]
 800ac7a:	4642      	mov	r2, r8
 800ac7c:	464b      	mov	r3, r9
 800ac7e:	f7f5 fa75 	bl	800016c <__adddf3>
 800ac82:	4632      	mov	r2, r6
 800ac84:	463b      	mov	r3, r7
 800ac86:	f7f5 fa71 	bl	800016c <__adddf3>
 800ac8a:	4622      	mov	r2, r4
 800ac8c:	462b      	mov	r3, r5
 800ac8e:	f7f5 fa6d 	bl	800016c <__adddf3>
 800ac92:	2000      	movs	r0, #0
 800ac94:	4622      	mov	r2, r4
 800ac96:	462b      	mov	r3, r5
 800ac98:	4682      	mov	sl, r0
 800ac9a:	468b      	mov	fp, r1
 800ac9c:	f7f5 fa64 	bl	8000168 <__aeabi_dsub>
 800aca0:	4632      	mov	r2, r6
 800aca2:	463b      	mov	r3, r7
 800aca4:	f7f5 fa60 	bl	8000168 <__aeabi_dsub>
 800aca8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800acac:	f7f5 fa5c 	bl	8000168 <__aeabi_dsub>
 800acb0:	4602      	mov	r2, r0
 800acb2:	460b      	mov	r3, r1
 800acb4:	4640      	mov	r0, r8
 800acb6:	4649      	mov	r1, r9
 800acb8:	e60b      	b.n	800a8d2 <__ieee754_pow+0x302>
 800acba:	2601      	movs	r6, #1
 800acbc:	e69f      	b.n	800a9fe <__ieee754_pow+0x42e>
 800acbe:	bf00      	nop
 800acc0:	4a454eef 	.word	0x4a454eef
 800acc4:	3fca7e28 	.word	0x3fca7e28
 800acc8:	93c9db65 	.word	0x93c9db65
 800accc:	3fcd864a 	.word	0x3fcd864a
 800acd0:	a91d4101 	.word	0xa91d4101
 800acd4:	3fd17460 	.word	0x3fd17460
 800acd8:	518f264d 	.word	0x518f264d
 800acdc:	3fd55555 	.word	0x3fd55555
 800ace0:	db6fabff 	.word	0xdb6fabff
 800ace4:	3fdb6db6 	.word	0x3fdb6db6
 800ace8:	33333303 	.word	0x33333303
 800acec:	3fe33333 	.word	0x3fe33333
 800acf0:	e0000000 	.word	0xe0000000
 800acf4:	3feec709 	.word	0x3feec709
 800acf8:	dc3a03fd 	.word	0xdc3a03fd
 800acfc:	3feec709 	.word	0x3feec709
 800ad00:	145b01f5 	.word	0x145b01f5
 800ad04:	be3e2fe0 	.word	0xbe3e2fe0
 800ad08:	7ff00000 	.word	0x7ff00000
 800ad0c:	43400000 	.word	0x43400000
 800ad10:	0003988e 	.word	0x0003988e
 800ad14:	000bb679 	.word	0x000bb679
 800ad18:	0800ba98 	.word	0x0800ba98
 800ad1c:	3ff00000 	.word	0x3ff00000
 800ad20:	40080000 	.word	0x40080000
 800ad24:	0800bab8 	.word	0x0800bab8
 800ad28:	0800baa8 	.word	0x0800baa8
 800ad2c:	a39c      	add	r3, pc, #624	; (adr r3, 800afa0 <__ieee754_pow+0x9d0>)
 800ad2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad32:	4640      	mov	r0, r8
 800ad34:	4649      	mov	r1, r9
 800ad36:	f7f5 fa19 	bl	800016c <__adddf3>
 800ad3a:	4622      	mov	r2, r4
 800ad3c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ad40:	462b      	mov	r3, r5
 800ad42:	4650      	mov	r0, sl
 800ad44:	4639      	mov	r1, r7
 800ad46:	f7f5 fa0f 	bl	8000168 <__aeabi_dsub>
 800ad4a:	4602      	mov	r2, r0
 800ad4c:	460b      	mov	r3, r1
 800ad4e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ad52:	f7f5 fe51 	bl	80009f8 <__aeabi_dcmpgt>
 800ad56:	2800      	cmp	r0, #0
 800ad58:	f47f ae06 	bne.w	800a968 <__ieee754_pow+0x398>
 800ad5c:	4aa2      	ldr	r2, [pc, #648]	; (800afe8 <__ieee754_pow+0xa18>)
 800ad5e:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 800ad62:	4293      	cmp	r3, r2
 800ad64:	f340 8100 	ble.w	800af68 <__ieee754_pow+0x998>
 800ad68:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800ad6c:	151b      	asrs	r3, r3, #20
 800ad6e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800ad72:	fa4a fa03 	asr.w	sl, sl, r3
 800ad76:	44b2      	add	sl, r6
 800ad78:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800ad7c:	489b      	ldr	r0, [pc, #620]	; (800afec <__ieee754_pow+0xa1c>)
 800ad7e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800ad82:	4108      	asrs	r0, r1
 800ad84:	ea00 030a 	and.w	r3, r0, sl
 800ad88:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800ad8c:	f1c1 0114 	rsb	r1, r1, #20
 800ad90:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800ad94:	fa4a fa01 	asr.w	sl, sl, r1
 800ad98:	2e00      	cmp	r6, #0
 800ad9a:	f04f 0200 	mov.w	r2, #0
 800ad9e:	4620      	mov	r0, r4
 800ada0:	4629      	mov	r1, r5
 800ada2:	bfb8      	it	lt
 800ada4:	f1ca 0a00 	rsblt	sl, sl, #0
 800ada8:	f7f5 f9de 	bl	8000168 <__aeabi_dsub>
 800adac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800adb0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800adb4:	2400      	movs	r4, #0
 800adb6:	4642      	mov	r2, r8
 800adb8:	464b      	mov	r3, r9
 800adba:	f7f5 f9d7 	bl	800016c <__adddf3>
 800adbe:	a37a      	add	r3, pc, #488	; (adr r3, 800afa8 <__ieee754_pow+0x9d8>)
 800adc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adc4:	4620      	mov	r0, r4
 800adc6:	460d      	mov	r5, r1
 800adc8:	f7f5 fb86 	bl	80004d8 <__aeabi_dmul>
 800adcc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800add0:	4606      	mov	r6, r0
 800add2:	460f      	mov	r7, r1
 800add4:	4620      	mov	r0, r4
 800add6:	4629      	mov	r1, r5
 800add8:	f7f5 f9c6 	bl	8000168 <__aeabi_dsub>
 800addc:	4602      	mov	r2, r0
 800adde:	460b      	mov	r3, r1
 800ade0:	4640      	mov	r0, r8
 800ade2:	4649      	mov	r1, r9
 800ade4:	f7f5 f9c0 	bl	8000168 <__aeabi_dsub>
 800ade8:	a371      	add	r3, pc, #452	; (adr r3, 800afb0 <__ieee754_pow+0x9e0>)
 800adea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adee:	f7f5 fb73 	bl	80004d8 <__aeabi_dmul>
 800adf2:	a371      	add	r3, pc, #452	; (adr r3, 800afb8 <__ieee754_pow+0x9e8>)
 800adf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adf8:	4680      	mov	r8, r0
 800adfa:	4689      	mov	r9, r1
 800adfc:	4620      	mov	r0, r4
 800adfe:	4629      	mov	r1, r5
 800ae00:	f7f5 fb6a 	bl	80004d8 <__aeabi_dmul>
 800ae04:	4602      	mov	r2, r0
 800ae06:	460b      	mov	r3, r1
 800ae08:	4640      	mov	r0, r8
 800ae0a:	4649      	mov	r1, r9
 800ae0c:	f7f5 f9ae 	bl	800016c <__adddf3>
 800ae10:	4604      	mov	r4, r0
 800ae12:	460d      	mov	r5, r1
 800ae14:	4602      	mov	r2, r0
 800ae16:	460b      	mov	r3, r1
 800ae18:	4630      	mov	r0, r6
 800ae1a:	4639      	mov	r1, r7
 800ae1c:	f7f5 f9a6 	bl	800016c <__adddf3>
 800ae20:	4632      	mov	r2, r6
 800ae22:	463b      	mov	r3, r7
 800ae24:	4680      	mov	r8, r0
 800ae26:	4689      	mov	r9, r1
 800ae28:	f7f5 f99e 	bl	8000168 <__aeabi_dsub>
 800ae2c:	4602      	mov	r2, r0
 800ae2e:	460b      	mov	r3, r1
 800ae30:	4620      	mov	r0, r4
 800ae32:	4629      	mov	r1, r5
 800ae34:	f7f5 f998 	bl	8000168 <__aeabi_dsub>
 800ae38:	4642      	mov	r2, r8
 800ae3a:	4606      	mov	r6, r0
 800ae3c:	460f      	mov	r7, r1
 800ae3e:	464b      	mov	r3, r9
 800ae40:	4640      	mov	r0, r8
 800ae42:	4649      	mov	r1, r9
 800ae44:	f7f5 fb48 	bl	80004d8 <__aeabi_dmul>
 800ae48:	a35d      	add	r3, pc, #372	; (adr r3, 800afc0 <__ieee754_pow+0x9f0>)
 800ae4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae4e:	4604      	mov	r4, r0
 800ae50:	460d      	mov	r5, r1
 800ae52:	f7f5 fb41 	bl	80004d8 <__aeabi_dmul>
 800ae56:	a35c      	add	r3, pc, #368	; (adr r3, 800afc8 <__ieee754_pow+0x9f8>)
 800ae58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae5c:	f7f5 f984 	bl	8000168 <__aeabi_dsub>
 800ae60:	4622      	mov	r2, r4
 800ae62:	462b      	mov	r3, r5
 800ae64:	f7f5 fb38 	bl	80004d8 <__aeabi_dmul>
 800ae68:	a359      	add	r3, pc, #356	; (adr r3, 800afd0 <__ieee754_pow+0xa00>)
 800ae6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae6e:	f7f5 f97d 	bl	800016c <__adddf3>
 800ae72:	4622      	mov	r2, r4
 800ae74:	462b      	mov	r3, r5
 800ae76:	f7f5 fb2f 	bl	80004d8 <__aeabi_dmul>
 800ae7a:	a357      	add	r3, pc, #348	; (adr r3, 800afd8 <__ieee754_pow+0xa08>)
 800ae7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae80:	f7f5 f972 	bl	8000168 <__aeabi_dsub>
 800ae84:	4622      	mov	r2, r4
 800ae86:	462b      	mov	r3, r5
 800ae88:	f7f5 fb26 	bl	80004d8 <__aeabi_dmul>
 800ae8c:	a354      	add	r3, pc, #336	; (adr r3, 800afe0 <__ieee754_pow+0xa10>)
 800ae8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae92:	f7f5 f96b 	bl	800016c <__adddf3>
 800ae96:	4622      	mov	r2, r4
 800ae98:	462b      	mov	r3, r5
 800ae9a:	f7f5 fb1d 	bl	80004d8 <__aeabi_dmul>
 800ae9e:	4602      	mov	r2, r0
 800aea0:	460b      	mov	r3, r1
 800aea2:	4640      	mov	r0, r8
 800aea4:	4649      	mov	r1, r9
 800aea6:	f7f5 f95f 	bl	8000168 <__aeabi_dsub>
 800aeaa:	4604      	mov	r4, r0
 800aeac:	460d      	mov	r5, r1
 800aeae:	4602      	mov	r2, r0
 800aeb0:	460b      	mov	r3, r1
 800aeb2:	4640      	mov	r0, r8
 800aeb4:	4649      	mov	r1, r9
 800aeb6:	f7f5 fb0f 	bl	80004d8 <__aeabi_dmul>
 800aeba:	2200      	movs	r2, #0
 800aebc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aec0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800aec4:	4620      	mov	r0, r4
 800aec6:	4629      	mov	r1, r5
 800aec8:	f7f5 f94e 	bl	8000168 <__aeabi_dsub>
 800aecc:	4602      	mov	r2, r0
 800aece:	460b      	mov	r3, r1
 800aed0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aed4:	f7f5 fc2a 	bl	800072c <__aeabi_ddiv>
 800aed8:	4632      	mov	r2, r6
 800aeda:	4604      	mov	r4, r0
 800aedc:	460d      	mov	r5, r1
 800aede:	463b      	mov	r3, r7
 800aee0:	4640      	mov	r0, r8
 800aee2:	4649      	mov	r1, r9
 800aee4:	f7f5 faf8 	bl	80004d8 <__aeabi_dmul>
 800aee8:	4632      	mov	r2, r6
 800aeea:	463b      	mov	r3, r7
 800aeec:	f7f5 f93e 	bl	800016c <__adddf3>
 800aef0:	4602      	mov	r2, r0
 800aef2:	460b      	mov	r3, r1
 800aef4:	4620      	mov	r0, r4
 800aef6:	4629      	mov	r1, r5
 800aef8:	f7f5 f936 	bl	8000168 <__aeabi_dsub>
 800aefc:	4642      	mov	r2, r8
 800aefe:	464b      	mov	r3, r9
 800af00:	f7f5 f932 	bl	8000168 <__aeabi_dsub>
 800af04:	4602      	mov	r2, r0
 800af06:	460b      	mov	r3, r1
 800af08:	2000      	movs	r0, #0
 800af0a:	4939      	ldr	r1, [pc, #228]	; (800aff0 <__ieee754_pow+0xa20>)
 800af0c:	f7f5 f92c 	bl	8000168 <__aeabi_dsub>
 800af10:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800af14:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800af18:	da29      	bge.n	800af6e <__ieee754_pow+0x99e>
 800af1a:	4652      	mov	r2, sl
 800af1c:	f000 f874 	bl	800b008 <scalbn>
 800af20:	e9dd 2300 	ldrd	r2, r3, [sp]
 800af24:	f7ff bbfd 	b.w	800a722 <__ieee754_pow+0x152>
 800af28:	4b32      	ldr	r3, [pc, #200]	; (800aff4 <__ieee754_pow+0xa24>)
 800af2a:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 800af2e:	429f      	cmp	r7, r3
 800af30:	f77f af14 	ble.w	800ad5c <__ieee754_pow+0x78c>
 800af34:	4b30      	ldr	r3, [pc, #192]	; (800aff8 <__ieee754_pow+0xa28>)
 800af36:	440b      	add	r3, r1
 800af38:	4303      	orrs	r3, r0
 800af3a:	d009      	beq.n	800af50 <__ieee754_pow+0x980>
 800af3c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800af40:	2200      	movs	r2, #0
 800af42:	2300      	movs	r3, #0
 800af44:	f7f5 fd3a 	bl	80009bc <__aeabi_dcmplt>
 800af48:	3800      	subs	r0, #0
 800af4a:	bf18      	it	ne
 800af4c:	2001      	movne	r0, #1
 800af4e:	e452      	b.n	800a7f6 <__ieee754_pow+0x226>
 800af50:	4622      	mov	r2, r4
 800af52:	462b      	mov	r3, r5
 800af54:	f7f5 f908 	bl	8000168 <__aeabi_dsub>
 800af58:	4642      	mov	r2, r8
 800af5a:	464b      	mov	r3, r9
 800af5c:	f7f5 fd42 	bl	80009e4 <__aeabi_dcmpge>
 800af60:	2800      	cmp	r0, #0
 800af62:	f43f aefb 	beq.w	800ad5c <__ieee754_pow+0x78c>
 800af66:	e7e9      	b.n	800af3c <__ieee754_pow+0x96c>
 800af68:	f04f 0a00 	mov.w	sl, #0
 800af6c:	e720      	b.n	800adb0 <__ieee754_pow+0x7e0>
 800af6e:	4621      	mov	r1, r4
 800af70:	e7d6      	b.n	800af20 <__ieee754_pow+0x950>
 800af72:	f04f 0b00 	mov.w	fp, #0
 800af76:	f8df c078 	ldr.w	ip, [pc, #120]	; 800aff0 <__ieee754_pow+0xa20>
 800af7a:	f7ff bbb9 	b.w	800a6f0 <__ieee754_pow+0x120>
 800af7e:	f04f 0b00 	mov.w	fp, #0
 800af82:	f04f 0c00 	mov.w	ip, #0
 800af86:	f7ff bbb3 	b.w	800a6f0 <__ieee754_pow+0x120>
 800af8a:	4640      	mov	r0, r8
 800af8c:	4649      	mov	r1, r9
 800af8e:	f7ff bb3c 	b.w	800a60a <__ieee754_pow+0x3a>
 800af92:	9200      	str	r2, [sp, #0]
 800af94:	f7ff bb88 	b.w	800a6a8 <__ieee754_pow+0xd8>
 800af98:	2300      	movs	r3, #0
 800af9a:	f7ff bb72 	b.w	800a682 <__ieee754_pow+0xb2>
 800af9e:	bf00      	nop
 800afa0:	652b82fe 	.word	0x652b82fe
 800afa4:	3c971547 	.word	0x3c971547
 800afa8:	00000000 	.word	0x00000000
 800afac:	3fe62e43 	.word	0x3fe62e43
 800afb0:	fefa39ef 	.word	0xfefa39ef
 800afb4:	3fe62e42 	.word	0x3fe62e42
 800afb8:	0ca86c39 	.word	0x0ca86c39
 800afbc:	be205c61 	.word	0xbe205c61
 800afc0:	72bea4d0 	.word	0x72bea4d0
 800afc4:	3e663769 	.word	0x3e663769
 800afc8:	c5d26bf1 	.word	0xc5d26bf1
 800afcc:	3ebbbd41 	.word	0x3ebbbd41
 800afd0:	af25de2c 	.word	0xaf25de2c
 800afd4:	3f11566a 	.word	0x3f11566a
 800afd8:	16bebd93 	.word	0x16bebd93
 800afdc:	3f66c16c 	.word	0x3f66c16c
 800afe0:	5555553e 	.word	0x5555553e
 800afe4:	3fc55555 	.word	0x3fc55555
 800afe8:	3fe00000 	.word	0x3fe00000
 800afec:	fff00000 	.word	0xfff00000
 800aff0:	3ff00000 	.word	0x3ff00000
 800aff4:	4090cbff 	.word	0x4090cbff
 800aff8:	3f6f3400 	.word	0x3f6f3400

0800affc <fabs>:
 800affc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b000:	4619      	mov	r1, r3
 800b002:	4770      	bx	lr
 800b004:	0000      	movs	r0, r0
	...

0800b008 <scalbn>:
 800b008:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b00a:	4616      	mov	r6, r2
 800b00c:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800b010:	4604      	mov	r4, r0
 800b012:	460d      	mov	r5, r1
 800b014:	460b      	mov	r3, r1
 800b016:	b992      	cbnz	r2, 800b03e <scalbn+0x36>
 800b018:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b01c:	4303      	orrs	r3, r0
 800b01e:	d03c      	beq.n	800b09a <scalbn+0x92>
 800b020:	4b31      	ldr	r3, [pc, #196]	; (800b0e8 <scalbn+0xe0>)
 800b022:	2200      	movs	r2, #0
 800b024:	f7f5 fa58 	bl	80004d8 <__aeabi_dmul>
 800b028:	4b30      	ldr	r3, [pc, #192]	; (800b0ec <scalbn+0xe4>)
 800b02a:	4604      	mov	r4, r0
 800b02c:	429e      	cmp	r6, r3
 800b02e:	460d      	mov	r5, r1
 800b030:	da0f      	bge.n	800b052 <scalbn+0x4a>
 800b032:	a329      	add	r3, pc, #164	; (adr r3, 800b0d8 <scalbn+0xd0>)
 800b034:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b038:	f7f5 fa4e 	bl	80004d8 <__aeabi_dmul>
 800b03c:	e006      	b.n	800b04c <scalbn+0x44>
 800b03e:	f240 77ff 	movw	r7, #2047	; 0x7ff
 800b042:	42ba      	cmp	r2, r7
 800b044:	d109      	bne.n	800b05a <scalbn+0x52>
 800b046:	4602      	mov	r2, r0
 800b048:	f7f5 f890 	bl	800016c <__adddf3>
 800b04c:	4604      	mov	r4, r0
 800b04e:	460d      	mov	r5, r1
 800b050:	e023      	b.n	800b09a <scalbn+0x92>
 800b052:	460b      	mov	r3, r1
 800b054:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800b058:	3a36      	subs	r2, #54	; 0x36
 800b05a:	f24c 3150 	movw	r1, #50000	; 0xc350
 800b05e:	428e      	cmp	r6, r1
 800b060:	dd0e      	ble.n	800b080 <scalbn+0x78>
 800b062:	a31f      	add	r3, pc, #124	; (adr r3, 800b0e0 <scalbn+0xd8>)
 800b064:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b068:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 800b06c:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 800b070:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 800b074:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 800b078:	481d      	ldr	r0, [pc, #116]	; (800b0f0 <scalbn+0xe8>)
 800b07a:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 800b07e:	e7db      	b.n	800b038 <scalbn+0x30>
 800b080:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800b084:	4432      	add	r2, r6
 800b086:	428a      	cmp	r2, r1
 800b088:	dceb      	bgt.n	800b062 <scalbn+0x5a>
 800b08a:	2a00      	cmp	r2, #0
 800b08c:	dd08      	ble.n	800b0a0 <scalbn+0x98>
 800b08e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800b092:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800b096:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800b09a:	4620      	mov	r0, r4
 800b09c:	4629      	mov	r1, r5
 800b09e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b0a0:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800b0a4:	da0c      	bge.n	800b0c0 <scalbn+0xb8>
 800b0a6:	a30c      	add	r3, pc, #48	; (adr r3, 800b0d8 <scalbn+0xd0>)
 800b0a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0ac:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 800b0b0:	f044 71d2 	orr.w	r1, r4, #27525120	; 0x1a40000
 800b0b4:	f441 31b7 	orr.w	r1, r1, #93696	; 0x16e00
 800b0b8:	480e      	ldr	r0, [pc, #56]	; (800b0f4 <scalbn+0xec>)
 800b0ba:	f041 011f 	orr.w	r1, r1, #31
 800b0be:	e7bb      	b.n	800b038 <scalbn+0x30>
 800b0c0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800b0c4:	3236      	adds	r2, #54	; 0x36
 800b0c6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800b0ca:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800b0ce:	4620      	mov	r0, r4
 800b0d0:	4629      	mov	r1, r5
 800b0d2:	2200      	movs	r2, #0
 800b0d4:	4b08      	ldr	r3, [pc, #32]	; (800b0f8 <scalbn+0xf0>)
 800b0d6:	e7af      	b.n	800b038 <scalbn+0x30>
 800b0d8:	c2f8f359 	.word	0xc2f8f359
 800b0dc:	01a56e1f 	.word	0x01a56e1f
 800b0e0:	8800759c 	.word	0x8800759c
 800b0e4:	7e37e43c 	.word	0x7e37e43c
 800b0e8:	43500000 	.word	0x43500000
 800b0ec:	ffff3cb0 	.word	0xffff3cb0
 800b0f0:	8800759c 	.word	0x8800759c
 800b0f4:	c2f8f359 	.word	0xc2f8f359
 800b0f8:	3c900000 	.word	0x3c900000

0800b0fc <with_errno>:
 800b0fc:	b570      	push	{r4, r5, r6, lr}
 800b0fe:	4604      	mov	r4, r0
 800b100:	460d      	mov	r5, r1
 800b102:	4616      	mov	r6, r2
 800b104:	f7fb fe26 	bl	8006d54 <__errno>
 800b108:	4629      	mov	r1, r5
 800b10a:	6006      	str	r6, [r0, #0]
 800b10c:	4620      	mov	r0, r4
 800b10e:	bd70      	pop	{r4, r5, r6, pc}

0800b110 <xflow>:
 800b110:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b112:	4615      	mov	r5, r2
 800b114:	461c      	mov	r4, r3
 800b116:	b180      	cbz	r0, 800b13a <xflow+0x2a>
 800b118:	4610      	mov	r0, r2
 800b11a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800b11e:	e9cd 0100 	strd	r0, r1, [sp]
 800b122:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b126:	4628      	mov	r0, r5
 800b128:	4621      	mov	r1, r4
 800b12a:	f7f5 f9d5 	bl	80004d8 <__aeabi_dmul>
 800b12e:	2222      	movs	r2, #34	; 0x22
 800b130:	b003      	add	sp, #12
 800b132:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b136:	f7ff bfe1 	b.w	800b0fc <with_errno>
 800b13a:	4610      	mov	r0, r2
 800b13c:	4619      	mov	r1, r3
 800b13e:	e7ee      	b.n	800b11e <xflow+0xe>

0800b140 <__math_uflow>:
 800b140:	2200      	movs	r2, #0
 800b142:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800b146:	f7ff bfe3 	b.w	800b110 <xflow>

0800b14a <__math_oflow>:
 800b14a:	2200      	movs	r2, #0
 800b14c:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800b150:	f7ff bfde 	b.w	800b110 <xflow>

0800b154 <__ieee754_sqrt>:
 800b154:	f8df c1a0 	ldr.w	ip, [pc, #416]	; 800b2f8 <__ieee754_sqrt+0x1a4>
 800b158:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b15c:	ea3c 0c01 	bics.w	ip, ip, r1
 800b160:	460b      	mov	r3, r1
 800b162:	4606      	mov	r6, r0
 800b164:	460d      	mov	r5, r1
 800b166:	460a      	mov	r2, r1
 800b168:	4604      	mov	r4, r0
 800b16a:	d10e      	bne.n	800b18a <__ieee754_sqrt+0x36>
 800b16c:	4602      	mov	r2, r0
 800b16e:	f7f5 f9b3 	bl	80004d8 <__aeabi_dmul>
 800b172:	4602      	mov	r2, r0
 800b174:	460b      	mov	r3, r1
 800b176:	4630      	mov	r0, r6
 800b178:	4629      	mov	r1, r5
 800b17a:	f7f4 fff7 	bl	800016c <__adddf3>
 800b17e:	4606      	mov	r6, r0
 800b180:	460d      	mov	r5, r1
 800b182:	4630      	mov	r0, r6
 800b184:	4629      	mov	r1, r5
 800b186:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b18a:	2900      	cmp	r1, #0
 800b18c:	dc0d      	bgt.n	800b1aa <__ieee754_sqrt+0x56>
 800b18e:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 800b192:	ea5c 0c00 	orrs.w	ip, ip, r0
 800b196:	d0f4      	beq.n	800b182 <__ieee754_sqrt+0x2e>
 800b198:	b139      	cbz	r1, 800b1aa <__ieee754_sqrt+0x56>
 800b19a:	4602      	mov	r2, r0
 800b19c:	f7f4 ffe4 	bl	8000168 <__aeabi_dsub>
 800b1a0:	4602      	mov	r2, r0
 800b1a2:	460b      	mov	r3, r1
 800b1a4:	f7f5 fac2 	bl	800072c <__aeabi_ddiv>
 800b1a8:	e7e9      	b.n	800b17e <__ieee754_sqrt+0x2a>
 800b1aa:	1512      	asrs	r2, r2, #20
 800b1ac:	f000 8089 	beq.w	800b2c2 <__ieee754_sqrt+0x16e>
 800b1b0:	2500      	movs	r5, #0
 800b1b2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b1b6:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800b1ba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b1be:	07d2      	lsls	r2, r2, #31
 800b1c0:	bf5c      	itt	pl
 800b1c2:	005b      	lslpl	r3, r3, #1
 800b1c4:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 800b1c8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b1cc:	bf58      	it	pl
 800b1ce:	0064      	lslpl	r4, r4, #1
 800b1d0:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800b1d4:	0062      	lsls	r2, r4, #1
 800b1d6:	2016      	movs	r0, #22
 800b1d8:	4629      	mov	r1, r5
 800b1da:	f44f 1400 	mov.w	r4, #2097152	; 0x200000
 800b1de:	1076      	asrs	r6, r6, #1
 800b1e0:	190f      	adds	r7, r1, r4
 800b1e2:	429f      	cmp	r7, r3
 800b1e4:	bfde      	ittt	le
 800b1e6:	1bdb      	suble	r3, r3, r7
 800b1e8:	1939      	addle	r1, r7, r4
 800b1ea:	192d      	addle	r5, r5, r4
 800b1ec:	005b      	lsls	r3, r3, #1
 800b1ee:	3801      	subs	r0, #1
 800b1f0:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800b1f4:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800b1f8:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800b1fc:	d1f0      	bne.n	800b1e0 <__ieee754_sqrt+0x8c>
 800b1fe:	4604      	mov	r4, r0
 800b200:	2720      	movs	r7, #32
 800b202:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800b206:	428b      	cmp	r3, r1
 800b208:	eb0c 0e00 	add.w	lr, ip, r0
 800b20c:	dc02      	bgt.n	800b214 <__ieee754_sqrt+0xc0>
 800b20e:	d113      	bne.n	800b238 <__ieee754_sqrt+0xe4>
 800b210:	4596      	cmp	lr, r2
 800b212:	d811      	bhi.n	800b238 <__ieee754_sqrt+0xe4>
 800b214:	f1be 0f00 	cmp.w	lr, #0
 800b218:	eb0e 000c 	add.w	r0, lr, ip
 800b21c:	da56      	bge.n	800b2cc <__ieee754_sqrt+0x178>
 800b21e:	2800      	cmp	r0, #0
 800b220:	db54      	blt.n	800b2cc <__ieee754_sqrt+0x178>
 800b222:	f101 0801 	add.w	r8, r1, #1
 800b226:	1a5b      	subs	r3, r3, r1
 800b228:	4641      	mov	r1, r8
 800b22a:	4596      	cmp	lr, r2
 800b22c:	bf88      	it	hi
 800b22e:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800b232:	eba2 020e 	sub.w	r2, r2, lr
 800b236:	4464      	add	r4, ip
 800b238:	005b      	lsls	r3, r3, #1
 800b23a:	3f01      	subs	r7, #1
 800b23c:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800b240:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800b244:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800b248:	d1dd      	bne.n	800b206 <__ieee754_sqrt+0xb2>
 800b24a:	4313      	orrs	r3, r2
 800b24c:	d01b      	beq.n	800b286 <__ieee754_sqrt+0x132>
 800b24e:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 800b2fc <__ieee754_sqrt+0x1a8>
 800b252:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 800b300 <__ieee754_sqrt+0x1ac>
 800b256:	e9da 0100 	ldrd	r0, r1, [sl]
 800b25a:	e9db 2300 	ldrd	r2, r3, [fp]
 800b25e:	f7f4 ff83 	bl	8000168 <__aeabi_dsub>
 800b262:	e9da 8900 	ldrd	r8, r9, [sl]
 800b266:	4602      	mov	r2, r0
 800b268:	460b      	mov	r3, r1
 800b26a:	4640      	mov	r0, r8
 800b26c:	4649      	mov	r1, r9
 800b26e:	f7f5 fbaf 	bl	80009d0 <__aeabi_dcmple>
 800b272:	b140      	cbz	r0, 800b286 <__ieee754_sqrt+0x132>
 800b274:	e9da 0100 	ldrd	r0, r1, [sl]
 800b278:	e9db 2300 	ldrd	r2, r3, [fp]
 800b27c:	f1b4 3fff 	cmp.w	r4, #4294967295
 800b280:	d126      	bne.n	800b2d0 <__ieee754_sqrt+0x17c>
 800b282:	463c      	mov	r4, r7
 800b284:	3501      	adds	r5, #1
 800b286:	106b      	asrs	r3, r5, #1
 800b288:	0864      	lsrs	r4, r4, #1
 800b28a:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800b28e:	07ea      	lsls	r2, r5, #31
 800b290:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800b294:	bf48      	it	mi
 800b296:	f044 4400 	orrmi.w	r4, r4, #2147483648	; 0x80000000
 800b29a:	4620      	mov	r0, r4
 800b29c:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 800b2a0:	e76d      	b.n	800b17e <__ieee754_sqrt+0x2a>
 800b2a2:	0ae3      	lsrs	r3, r4, #11
 800b2a4:	3915      	subs	r1, #21
 800b2a6:	0564      	lsls	r4, r4, #21
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	d0fa      	beq.n	800b2a2 <__ieee754_sqrt+0x14e>
 800b2ac:	02d8      	lsls	r0, r3, #11
 800b2ae:	d50a      	bpl.n	800b2c6 <__ieee754_sqrt+0x172>
 800b2b0:	f1c2 0020 	rsb	r0, r2, #32
 800b2b4:	fa24 f000 	lsr.w	r0, r4, r0
 800b2b8:	1e55      	subs	r5, r2, #1
 800b2ba:	4094      	lsls	r4, r2
 800b2bc:	4303      	orrs	r3, r0
 800b2be:	1b4a      	subs	r2, r1, r5
 800b2c0:	e776      	b.n	800b1b0 <__ieee754_sqrt+0x5c>
 800b2c2:	4611      	mov	r1, r2
 800b2c4:	e7f0      	b.n	800b2a8 <__ieee754_sqrt+0x154>
 800b2c6:	005b      	lsls	r3, r3, #1
 800b2c8:	3201      	adds	r2, #1
 800b2ca:	e7ef      	b.n	800b2ac <__ieee754_sqrt+0x158>
 800b2cc:	4688      	mov	r8, r1
 800b2ce:	e7aa      	b.n	800b226 <__ieee754_sqrt+0xd2>
 800b2d0:	f7f4 ff4c 	bl	800016c <__adddf3>
 800b2d4:	e9da 8900 	ldrd	r8, r9, [sl]
 800b2d8:	4602      	mov	r2, r0
 800b2da:	460b      	mov	r3, r1
 800b2dc:	4640      	mov	r0, r8
 800b2de:	4649      	mov	r1, r9
 800b2e0:	f7f5 fb6c 	bl	80009bc <__aeabi_dcmplt>
 800b2e4:	b120      	cbz	r0, 800b2f0 <__ieee754_sqrt+0x19c>
 800b2e6:	1ca1      	adds	r1, r4, #2
 800b2e8:	bf08      	it	eq
 800b2ea:	3501      	addeq	r5, #1
 800b2ec:	3402      	adds	r4, #2
 800b2ee:	e7ca      	b.n	800b286 <__ieee754_sqrt+0x132>
 800b2f0:	3401      	adds	r4, #1
 800b2f2:	f024 0401 	bic.w	r4, r4, #1
 800b2f6:	e7c6      	b.n	800b286 <__ieee754_sqrt+0x132>
 800b2f8:	7ff00000 	.word	0x7ff00000
 800b2fc:	200001d8 	.word	0x200001d8
 800b300:	200001e0 	.word	0x200001e0

0800b304 <_init>:
 800b304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b306:	bf00      	nop
 800b308:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b30a:	bc08      	pop	{r3}
 800b30c:	469e      	mov	lr, r3
 800b30e:	4770      	bx	lr

0800b310 <_fini>:
 800b310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b312:	bf00      	nop
 800b314:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b316:	bc08      	pop	{r3}
 800b318:	469e      	mov	lr, r3
 800b31a:	4770      	bx	lr
