

================================================================
== Vitis HLS Report for 'tx_app_table'
================================================================
* Date:           Tue Jul 19 06:13:26 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.549 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.16>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txApp2txSar_upd_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txApp2txSar_upd_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txApp2txSar_upd_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txSar2txApp_ack_push, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txSar2txApp_ack_push, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txSar2txApp_ack_push, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txSar2txApp_upd_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txSar2txApp_upd_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txSar2txApp_upd_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txSar2txApp_upd_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txApp2txSar_upd_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txSar2txApp_ack_push, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln135 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:135]   --->   Operation 16 'specpipeline' 'specpipeline_ln135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %txSar2txApp_ack_push, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 17 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 16> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln147 = br i1 %tmp_i, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:147]   --->   Operation 18 'br' 'br_ln147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.16ns)   --->   "%txSar2txApp_ack_push_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %txSar2txApp_ack_push" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 19 'read' 'txSar2txApp_ack_push_read' <Predicate = (tmp_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 16> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ackPush_sessionID_V = trunc i128 %txSar2txApp_ack_push_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'trunc' 'ackPush_sessionID_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%ackPush_ackd_V = partselect i18 @_ssdm_op_PartSelect.i18.i128.i32.i32, i128 %txSar2txApp_ack_push_read, i32 32, i32 49" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'partselect' 'ackPush_ackd_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%ackPush_min_window_V = partselect i18 @_ssdm_op_PartSelect.i18.i128.i32.i32, i128 %txSar2txApp_ack_push_read, i32 64, i32 81" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'partselect' 'ackPush_min_window_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ackPush_init_V = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %txSar2txApp_ack_push_read, i32 96" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'bitselect' 'ackPush_init_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln150 = br i1 %ackPush_init_V, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:150]   --->   Operation 24 'br' 'br_ln150' <Predicate = (tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.54>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_i_106 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i96P0A, i96 %txApp2txSar_upd_req, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 25 'nbreadreq' 'tmp_i_106' <Predicate = (!tmp_i)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 64> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %tmp_i_106, void %tx_app_table.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:167]   --->   Operation 26 'br' 'br_ln167' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.06ns)   --->   "%txApp2txSar_upd_req_read = read i96 @_ssdm_op_Read.ap_fifo.volatile.i96P0A, i96 %txApp2txSar_upd_req" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 27 'read' 'txApp2txSar_upd_req_read' <Predicate = (!tmp_i & tmp_i_106)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 64> <FIFO>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%txAppUpdate_sessionID_V = trunc i96 %txApp2txSar_upd_req_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'trunc' 'txAppUpdate_sessionID_V' <Predicate = (!tmp_i & tmp_i_106)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%txAppUpdate_mempt_V = partselect i18 @_ssdm_op_PartSelect.i18.i96.i32.i32, i96 %txApp2txSar_upd_req_read, i32 32, i32 49" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'partselect' 'txAppUpdate_mempt_V' <Predicate = (!tmp_i & tmp_i_106)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%txAppUpdate_write = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %txApp2txSar_upd_req_read, i32 64" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'bitselect' 'txAppUpdate_write' <Predicate = (!tmp_i & tmp_i_106)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln534_3 = zext i16 %txAppUpdate_sessionID_V"   --->   Operation 31 'zext' 'zext_ln534_3' <Predicate = (!tmp_i & tmp_i_106)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%app_table_mempt_V_addr_1 = getelementptr i18 %app_table_mempt_V, i64 0, i64 %zext_ln534_3" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:173]   --->   Operation 32 'getelementptr' 'app_table_mempt_V_addr_1' <Predicate = (!tmp_i & tmp_i_106)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %txAppUpdate_write, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:171]   --->   Operation 33 'br' 'br_ln171' <Predicate = (!tmp_i & tmp_i_106)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%app_table_ackd_V_addr_1 = getelementptr i18 %app_table_ackd_V, i64 0, i64 %zext_ln534_3" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:180]   --->   Operation 34 'getelementptr' 'app_table_ackd_V_addr_1' <Predicate = (!tmp_i & tmp_i_106 & !txAppUpdate_write)> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (1.20ns)   --->   "%app_table_ackd_V_load = load i10 %app_table_ackd_V_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:180]   --->   Operation 35 'load' 'app_table_ackd_V_load' <Predicate = (!tmp_i & tmp_i_106 & !txAppUpdate_write)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1000> <RAM>
ST_2 : Operation 36 [2/2] (1.20ns)   --->   "%app_table_mempt_V_load = load i10 %app_table_mempt_V_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:180]   --->   Operation 36 'load' 'app_table_mempt_V_load' <Predicate = (!tmp_i & tmp_i_106 & !txAppUpdate_write)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1000> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%app_table_min_window_V_addr_1 = getelementptr i18 %app_table_min_window_V, i64 0, i64 %zext_ln534_3" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:180]   --->   Operation 37 'getelementptr' 'app_table_min_window_V_addr_1' <Predicate = (!tmp_i & tmp_i_106 & !txAppUpdate_write)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (1.20ns)   --->   "%app_table_min_window_V_load = load i10 %app_table_min_window_V_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:180]   --->   Operation 38 'load' 'app_table_min_window_V_load' <Predicate = (!tmp_i & tmp_i_106 & !txAppUpdate_write)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1000> <RAM>
ST_2 : Operation 39 [1/1] (1.20ns)   --->   "%store_ln173 = store i18 %txAppUpdate_mempt_V, i10 %app_table_mempt_V_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:173]   --->   Operation 39 'store' 'store_ln173' <Predicate = (!tmp_i & tmp_i_106 & txAppUpdate_write)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1000> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln174 = br void %tx_app_table.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:174]   --->   Operation 40 'br' 'br_ln174' <Predicate = (!tmp_i & tmp_i_106 & txAppUpdate_write)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i10 %ackPush_sessionID_V"   --->   Operation 41 'zext' 'zext_ln534' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%app_table_ackd_V_addr = getelementptr i18 %app_table_ackd_V, i64 0, i64 %zext_ln534" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:161]   --->   Operation 42 'getelementptr' 'app_table_ackd_V_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%app_table_min_window_V_addr = getelementptr i18 %app_table_min_window_V, i64 0, i64 %zext_ln534" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:163]   --->   Operation 43 'getelementptr' 'app_table_min_window_V_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.20ns)   --->   "%store_ln161 = store i18 %ackPush_ackd_V, i10 %app_table_ackd_V_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:161]   --->   Operation 44 'store' 'store_ln161' <Predicate = (tmp_i & !ackPush_init_V)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1000> <RAM>
ST_2 : Operation 45 [1/1] (1.20ns)   --->   "%store_ln163 = store i18 %ackPush_min_window_V, i10 %app_table_min_window_V_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:163]   --->   Operation 45 'store' 'store_ln163' <Predicate = (tmp_i & !ackPush_init_V)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1000> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %tx_app_table.exit"   --->   Operation 46 'br' 'br_ln0' <Predicate = (tmp_i & !ackPush_init_V)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.79ns)   --->   "%add_ln213 = add i18 %ackPush_ackd_V, i18 262143"   --->   Operation 47 'add' 'add_ln213' <Predicate = (tmp_i & ackPush_init_V)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.20ns)   --->   "%store_ln153 = store i18 %add_ln213, i10 %app_table_ackd_V_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:153]   --->   Operation 48 'store' 'store_ln153' <Predicate = (tmp_i & ackPush_init_V)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1000> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%app_table_mempt_V_addr = getelementptr i18 %app_table_mempt_V, i64 0, i64 %zext_ln534" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:154]   --->   Operation 49 'getelementptr' 'app_table_mempt_V_addr' <Predicate = (tmp_i & ackPush_init_V)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.20ns)   --->   "%store_ln154 = store i18 %ackPush_ackd_V, i10 %app_table_mempt_V_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:154]   --->   Operation 50 'store' 'store_ln154' <Predicate = (tmp_i & ackPush_init_V)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1000> <RAM>
ST_2 : Operation 51 [1/1] (1.20ns)   --->   "%store_ln156 = store i18 %ackPush_min_window_V, i10 %app_table_min_window_V_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:156]   --->   Operation 51 'store' 'store_ln156' <Predicate = (tmp_i & ackPush_init_V)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1000> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln158 = br void %tx_app_table.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:158]   --->   Operation 52 'br' 'br_ln158' <Predicate = (tmp_i & ackPush_init_V)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.26>
ST_3 : Operation 53 [1/2] (1.20ns)   --->   "%app_table_ackd_V_load = load i10 %app_table_ackd_V_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:180]   --->   Operation 53 'load' 'app_table_ackd_V_load' <Predicate = (!tmp_i & tmp_i_106 & !txAppUpdate_write)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1000> <RAM>
ST_3 : Operation 54 [1/2] (1.20ns)   --->   "%app_table_mempt_V_load = load i10 %app_table_mempt_V_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:180]   --->   Operation 54 'load' 'app_table_mempt_V_load' <Predicate = (!tmp_i & tmp_i_106 & !txAppUpdate_write)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1000> <RAM>
ST_3 : Operation 55 [1/2] (1.20ns)   --->   "%app_table_min_window_V_load = load i10 %app_table_min_window_V_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:180]   --->   Operation 55 'load' 'app_table_min_window_V_load' <Predicate = (!tmp_i & tmp_i_106 & !txAppUpdate_write)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1000> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_13_i = bitconcatenate i114 @_ssdm_op_BitConcatenate.i114.i18.i14.i18.i14.i18.i16.i16, i18 %app_table_min_window_V_load, i14 0, i18 %app_table_mempt_V_load, i14 0, i18 %app_table_ackd_V_load, i16 0, i16 %txAppUpdate_sessionID_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 56 'bitconcatenate' 'tmp_13_i' <Predicate = (!tmp_i & tmp_i_106 & !txAppUpdate_write)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i114 %tmp_13_i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 57 'zext' 'zext_ln174' <Predicate = (!tmp_i & tmp_i_106 & !txAppUpdate_write)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.06ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %txSar2txApp_upd_rsp, i128 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 58 'write' 'write_ln174' <Predicate = (!tmp_i & tmp_i_106 & !txAppUpdate_write)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 64> <FIFO>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void %tx_app_table.exit"   --->   Operation 59 'br' 'br_ln0' <Predicate = (!tmp_i & tmp_i_106 & !txAppUpdate_write)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 1.17ns
The critical path consists of the following:
	fifo read on port 'txSar2txApp_ack_push' (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [50]  (1.17 ns)

 <State 2>: 2.55ns
The critical path consists of the following:
	fifo read on port 'txApp2txSar_upd_req' (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [29]  (1.06 ns)
	'store' operation ('store_ln173', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:173) of variable 'txAppUpdate.mempt.V', /opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'app_table_mempt_V' [47]  (1.2 ns)
	blocking operation 0.289 ns on control path)

 <State 3>: 2.26ns
The critical path consists of the following:
	'load' operation ('app_table_ackd_V_load', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:180) on array 'app_table_ackd_V' [38]  (1.2 ns)
	fifo write on port 'txSar2txApp_upd_rsp' (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [44]  (1.06 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
