
2023D.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001565c  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002870  08015900  08015900  00016900  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08018170  08018170  00019170  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  08018178  08018178  00019178  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08018180  08018180  00019180  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000006d4  24000000  08018184  0001a000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ARM.__at_0x30000000 00004000  240006e0  08018858  0001a6e0  2**5
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          000106e0  240046e0  0801c858  0001e6e0  2**3
                  ALLOC
  9 ._user_heap_stack 00004000  24014dc0  0801c858  0001edc0  2**0
                  ALLOC
 10 .ARM.attributes 0000002e  00000000  00000000  0001e6e0  2**0
                  CONTENTS, READONLY
 11 .debug_info   0002493b  00000000  00000000  0001e70e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00004579  00000000  00000000  00043049  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00001a78  00000000  00000000  000475c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00001498  00000000  00000000  00049040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0003d353  00000000  00000000  0004a4d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00026338  00000000  00000000  0008782b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0017bab0  00000000  00000000  000adb63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000086  00000000  00000000  00229613  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00008810  00000000  00000000  0022969c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 00000056  00000000  00000000  00231eac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240046e0 	.word	0x240046e0
 80002bc:	00000000 	.word	0x00000000
 80002c0:	080158e4 	.word	0x080158e4

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240046e4 	.word	0x240046e4
 80002dc:	080158e4 	.word	0x080158e4

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80003a4:	f000 bac6 	b.w	8000934 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f962 	bl	8000678 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__muldc3>:
 80003c0:	ee20 5b02 	vmul.f64	d5, d0, d2
 80003c4:	ee21 4b03 	vmul.f64	d4, d1, d3
 80003c8:	ee35 7b44 	vsub.f64	d7, d5, d4
 80003cc:	eeb4 7b47 	vcmp.f64	d7, d7
 80003d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80003d4:	ed2d 8b0a 	vpush	{d8-d12}
 80003d8:	ee20 9b03 	vmul.f64	d9, d0, d3
 80003dc:	ee22 8b01 	vmul.f64	d8, d2, d1
 80003e0:	ee39 6b08 	vadd.f64	d6, d9, d8
 80003e4:	d606      	bvs.n	80003f4 <__muldc3+0x34>
 80003e6:	eeb0 0b47 	vmov.f64	d0, d7
 80003ea:	eeb0 1b46 	vmov.f64	d1, d6
 80003ee:	ecbd 8b0a 	vpop	{d8-d12}
 80003f2:	4770      	bx	lr
 80003f4:	eeb4 6b46 	vcmp.f64	d6, d6
 80003f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80003fc:	d7f3      	bvc.n	80003e6 <__muldc3+0x26>
 80003fe:	eeb0 bbc0 	vabs.f64	d11, d0
 8000402:	eeb0 cbc1 	vabs.f64	d12, d1
 8000406:	ed9f ab94 	vldr	d10, [pc, #592]	@ 8000658 <__muldc3+0x298>
 800040a:	eeb4 bb4a 	vcmp.f64	d11, d10
 800040e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000412:	f300 809d 	bgt.w	8000550 <__muldc3+0x190>
 8000416:	eeb4 cb4a 	vcmp.f64	d12, d10
 800041a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800041e:	f300 8097 	bgt.w	8000550 <__muldc3+0x190>
 8000422:	2300      	movs	r3, #0
 8000424:	ed9f ab8c 	vldr	d10, [pc, #560]	@ 8000658 <__muldc3+0x298>
 8000428:	eeb0 bbc2 	vabs.f64	d11, d2
 800042c:	eeb0 cbc3 	vabs.f64	d12, d3
 8000430:	eeb4 bb4a 	vcmp.f64	d11, d10
 8000434:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000438:	dc48      	bgt.n	80004cc <__muldc3+0x10c>
 800043a:	eeb4 cb4a 	vcmp.f64	d12, d10
 800043e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000442:	dc43      	bgt.n	80004cc <__muldc3+0x10c>
 8000444:	bb9b      	cbnz	r3, 80004ae <__muldc3+0xee>
 8000446:	eeb0 5bc5 	vabs.f64	d5, d5
 800044a:	eeb4 5b4a 	vcmp.f64	d5, d10
 800044e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000452:	dc14      	bgt.n	800047e <__muldc3+0xbe>
 8000454:	eeb0 4bc4 	vabs.f64	d4, d4
 8000458:	eeb4 4b4a 	vcmp.f64	d4, d10
 800045c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000460:	dc0d      	bgt.n	800047e <__muldc3+0xbe>
 8000462:	eeb0 9bc9 	vabs.f64	d9, d9
 8000466:	eeb4 9b4a 	vcmp.f64	d9, d10
 800046a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800046e:	dc06      	bgt.n	800047e <__muldc3+0xbe>
 8000470:	eeb0 8bc8 	vabs.f64	d8, d8
 8000474:	eeb4 8b4a 	vcmp.f64	d8, d10
 8000478:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800047c:	ddb3      	ble.n	80003e6 <__muldc3+0x26>
 800047e:	eeb4 0b40 	vcmp.f64	d0, d0
 8000482:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000486:	f180 80dc 	bvs.w	8000642 <__muldc3+0x282>
 800048a:	eeb4 1b41 	vcmp.f64	d1, d1
 800048e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000492:	f180 80cc 	bvs.w	800062e <__muldc3+0x26e>
 8000496:	eeb4 2b42 	vcmp.f64	d2, d2
 800049a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800049e:	f180 80bc 	bvs.w	800061a <__muldc3+0x25a>
 80004a2:	eeb4 3b43 	vcmp.f64	d3, d3
 80004a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80004aa:	f180 80ac 	bvs.w	8000606 <__muldc3+0x246>
 80004ae:	ee23 7b41 	vnmul.f64	d7, d3, d1
 80004b2:	ee21 1b02 	vmul.f64	d1, d1, d2
 80004b6:	ed9f 6b6a 	vldr	d6, [pc, #424]	@ 8000660 <__muldc3+0x2a0>
 80004ba:	eea0 7b02 	vfma.f64	d7, d0, d2
 80004be:	eea0 1b03 	vfma.f64	d1, d0, d3
 80004c2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80004c6:	ee21 6b06 	vmul.f64	d6, d1, d6
 80004ca:	e78c      	b.n	80003e6 <__muldc3+0x26>
 80004cc:	ed9f 7b62 	vldr	d7, [pc, #392]	@ 8000658 <__muldc3+0x298>
 80004d0:	eeb4 bb47 	vcmp.f64	d11, d7
 80004d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80004d8:	bfcc      	ite	gt
 80004da:	2301      	movgt	r3, #1
 80004dc:	2300      	movle	r3, #0
 80004de:	ed9f 6b5e 	vldr	d6, [pc, #376]	@ 8000658 <__muldc3+0x298>
 80004e2:	ee07 3a10 	vmov	s14, r3
 80004e6:	eeb4 cb46 	vcmp.f64	d12, d6
 80004ea:	ee12 3a90 	vmov	r3, s5
 80004ee:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	eeb0 7bc7 	vabs.f64	d7, d7
 80004f8:	bfb8      	it	lt
 80004fa:	eeb1 7b47 	vneglt.f64	d7, d7
 80004fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000502:	bfcc      	ite	gt
 8000504:	2301      	movgt	r3, #1
 8000506:	2300      	movle	r3, #0
 8000508:	eeb0 2b47 	vmov.f64	d2, d7
 800050c:	ee07 3a10 	vmov	s14, r3
 8000510:	eeb4 0b40 	vcmp.f64	d0, d0
 8000514:	ee13 3a90 	vmov	r3, s7
 8000518:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 800051c:	2b00      	cmp	r3, #0
 800051e:	eeb0 7bc7 	vabs.f64	d7, d7
 8000522:	bfb8      	it	lt
 8000524:	eeb1 7b47 	vneglt.f64	d7, d7
 8000528:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800052c:	eeb0 3b47 	vmov.f64	d3, d7
 8000530:	d655      	bvs.n	80005de <__muldc3+0x21e>
 8000532:	eeb4 1b41 	vcmp.f64	d1, d1
 8000536:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800053a:	d7b8      	bvc.n	80004ae <__muldc3+0xee>
 800053c:	ed9f 6b4a 	vldr	d6, [pc, #296]	@ 8000668 <__muldc3+0x2a8>
 8000540:	ed9f 7b4b 	vldr	d7, [pc, #300]	@ 8000670 <__muldc3+0x2b0>
 8000544:	ee11 3a90 	vmov	r3, s3
 8000548:	2b00      	cmp	r3, #0
 800054a:	fe26 1b07 	vselge.f64	d1, d6, d7
 800054e:	e7ae      	b.n	80004ae <__muldc3+0xee>
 8000550:	ed9f ab41 	vldr	d10, [pc, #260]	@ 8000658 <__muldc3+0x298>
 8000554:	eeb4 bb4a 	vcmp.f64	d11, d10
 8000558:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800055c:	bfcc      	ite	gt
 800055e:	2301      	movgt	r3, #1
 8000560:	2300      	movle	r3, #0
 8000562:	ee0a 3a10 	vmov	s20, r3
 8000566:	ee10 3a90 	vmov	r3, s1
 800056a:	eeb8 abca 	vcvt.f64.s32	d10, s20
 800056e:	2b00      	cmp	r3, #0
 8000570:	eeb0 abca 	vabs.f64	d10, d10
 8000574:	bfb8      	it	lt
 8000576:	eeb1 ab4a 	vneglt.f64	d10, d10
 800057a:	eeb0 0b4a 	vmov.f64	d0, d10
 800057e:	ed9f ab36 	vldr	d10, [pc, #216]	@ 8000658 <__muldc3+0x298>
 8000582:	eeb4 cb4a 	vcmp.f64	d12, d10
 8000586:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800058a:	bfcc      	ite	gt
 800058c:	2301      	movgt	r3, #1
 800058e:	2300      	movle	r3, #0
 8000590:	ee0a 3a10 	vmov	s20, r3
 8000594:	eeb4 2b42 	vcmp.f64	d2, d2
 8000598:	ee11 3a90 	vmov	r3, s3
 800059c:	eeb8 abca 	vcvt.f64.s32	d10, s20
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	eeb0 abca 	vabs.f64	d10, d10
 80005a6:	bfb8      	it	lt
 80005a8:	eeb1 ab4a 	vneglt.f64	d10, d10
 80005ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80005b0:	eeb0 1b4a 	vmov.f64	d1, d10
 80005b4:	d61d      	bvs.n	80005f2 <__muldc3+0x232>
 80005b6:	eeb4 3b43 	vcmp.f64	d3, d3
 80005ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80005be:	bf78      	it	vc
 80005c0:	2301      	movvc	r3, #1
 80005c2:	f5ff af2f 	bvc.w	8000424 <__muldc3+0x64>
 80005c6:	ee13 3a90 	vmov	r3, s7
 80005ca:	ed9f ab29 	vldr	d10, [pc, #164]	@ 8000670 <__muldc3+0x2b0>
 80005ce:	ed9f 3b26 	vldr	d3, [pc, #152]	@ 8000668 <__muldc3+0x2a8>
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	f04f 0301 	mov.w	r3, #1
 80005d8:	fe23 3b0a 	vselge.f64	d3, d3, d10
 80005dc:	e722      	b.n	8000424 <__muldc3+0x64>
 80005de:	ed9f 6b22 	vldr	d6, [pc, #136]	@ 8000668 <__muldc3+0x2a8>
 80005e2:	ed9f 7b23 	vldr	d7, [pc, #140]	@ 8000670 <__muldc3+0x2b0>
 80005e6:	ee10 3a90 	vmov	r3, s1
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	fe26 0b07 	vselge.f64	d0, d6, d7
 80005f0:	e79f      	b.n	8000532 <__muldc3+0x172>
 80005f2:	ee12 3a90 	vmov	r3, s5
 80005f6:	ed9f ab1e 	vldr	d10, [pc, #120]	@ 8000670 <__muldc3+0x2b0>
 80005fa:	ed9f 2b1b 	vldr	d2, [pc, #108]	@ 8000668 <__muldc3+0x2a8>
 80005fe:	2b00      	cmp	r3, #0
 8000600:	fe22 2b0a 	vselge.f64	d2, d2, d10
 8000604:	e7d7      	b.n	80005b6 <__muldc3+0x1f6>
 8000606:	ed9f 6b18 	vldr	d6, [pc, #96]	@ 8000668 <__muldc3+0x2a8>
 800060a:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 8000670 <__muldc3+0x2b0>
 800060e:	ee13 3a90 	vmov	r3, s7
 8000612:	2b00      	cmp	r3, #0
 8000614:	fe26 3b07 	vselge.f64	d3, d6, d7
 8000618:	e749      	b.n	80004ae <__muldc3+0xee>
 800061a:	ed9f 6b13 	vldr	d6, [pc, #76]	@ 8000668 <__muldc3+0x2a8>
 800061e:	ed9f 7b14 	vldr	d7, [pc, #80]	@ 8000670 <__muldc3+0x2b0>
 8000622:	ee12 3a90 	vmov	r3, s5
 8000626:	2b00      	cmp	r3, #0
 8000628:	fe26 2b07 	vselge.f64	d2, d6, d7
 800062c:	e739      	b.n	80004a2 <__muldc3+0xe2>
 800062e:	ed9f 6b0e 	vldr	d6, [pc, #56]	@ 8000668 <__muldc3+0x2a8>
 8000632:	ed9f 7b0f 	vldr	d7, [pc, #60]	@ 8000670 <__muldc3+0x2b0>
 8000636:	ee11 3a90 	vmov	r3, s3
 800063a:	2b00      	cmp	r3, #0
 800063c:	fe26 1b07 	vselge.f64	d1, d6, d7
 8000640:	e729      	b.n	8000496 <__muldc3+0xd6>
 8000642:	ed9f 6b09 	vldr	d6, [pc, #36]	@ 8000668 <__muldc3+0x2a8>
 8000646:	ed9f 7b0a 	vldr	d7, [pc, #40]	@ 8000670 <__muldc3+0x2b0>
 800064a:	ee10 3a90 	vmov	r3, s1
 800064e:	2b00      	cmp	r3, #0
 8000650:	fe26 0b07 	vselge.f64	d0, d6, d7
 8000654:	e719      	b.n	800048a <__muldc3+0xca>
 8000656:	bf00      	nop
 8000658:	ffffffff 	.word	0xffffffff
 800065c:	7fefffff 	.word	0x7fefffff
 8000660:	00000000 	.word	0x00000000
 8000664:	7ff00000 	.word	0x7ff00000
	...
 8000674:	80000000 	.word	0x80000000

08000678 <__udivmoddi4>:
 8000678:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800067c:	9d08      	ldr	r5, [sp, #32]
 800067e:	460c      	mov	r4, r1
 8000680:	2b00      	cmp	r3, #0
 8000682:	d14e      	bne.n	8000722 <__udivmoddi4+0xaa>
 8000684:	4694      	mov	ip, r2
 8000686:	458c      	cmp	ip, r1
 8000688:	4686      	mov	lr, r0
 800068a:	fab2 f282 	clz	r2, r2
 800068e:	d962      	bls.n	8000756 <__udivmoddi4+0xde>
 8000690:	b14a      	cbz	r2, 80006a6 <__udivmoddi4+0x2e>
 8000692:	f1c2 0320 	rsb	r3, r2, #32
 8000696:	4091      	lsls	r1, r2
 8000698:	fa20 f303 	lsr.w	r3, r0, r3
 800069c:	fa0c fc02 	lsl.w	ip, ip, r2
 80006a0:	4319      	orrs	r1, r3
 80006a2:	fa00 fe02 	lsl.w	lr, r0, r2
 80006a6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80006aa:	fa1f f68c 	uxth.w	r6, ip
 80006ae:	fbb1 f4f7 	udiv	r4, r1, r7
 80006b2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80006b6:	fb07 1114 	mls	r1, r7, r4, r1
 80006ba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80006be:	fb04 f106 	mul.w	r1, r4, r6
 80006c2:	4299      	cmp	r1, r3
 80006c4:	d90a      	bls.n	80006dc <__udivmoddi4+0x64>
 80006c6:	eb1c 0303 	adds.w	r3, ip, r3
 80006ca:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 80006ce:	f080 8112 	bcs.w	80008f6 <__udivmoddi4+0x27e>
 80006d2:	4299      	cmp	r1, r3
 80006d4:	f240 810f 	bls.w	80008f6 <__udivmoddi4+0x27e>
 80006d8:	3c02      	subs	r4, #2
 80006da:	4463      	add	r3, ip
 80006dc:	1a59      	subs	r1, r3, r1
 80006de:	fa1f f38e 	uxth.w	r3, lr
 80006e2:	fbb1 f0f7 	udiv	r0, r1, r7
 80006e6:	fb07 1110 	mls	r1, r7, r0, r1
 80006ea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80006ee:	fb00 f606 	mul.w	r6, r0, r6
 80006f2:	429e      	cmp	r6, r3
 80006f4:	d90a      	bls.n	800070c <__udivmoddi4+0x94>
 80006f6:	eb1c 0303 	adds.w	r3, ip, r3
 80006fa:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 80006fe:	f080 80fc 	bcs.w	80008fa <__udivmoddi4+0x282>
 8000702:	429e      	cmp	r6, r3
 8000704:	f240 80f9 	bls.w	80008fa <__udivmoddi4+0x282>
 8000708:	4463      	add	r3, ip
 800070a:	3802      	subs	r0, #2
 800070c:	1b9b      	subs	r3, r3, r6
 800070e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000712:	2100      	movs	r1, #0
 8000714:	b11d      	cbz	r5, 800071e <__udivmoddi4+0xa6>
 8000716:	40d3      	lsrs	r3, r2
 8000718:	2200      	movs	r2, #0
 800071a:	e9c5 3200 	strd	r3, r2, [r5]
 800071e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000722:	428b      	cmp	r3, r1
 8000724:	d905      	bls.n	8000732 <__udivmoddi4+0xba>
 8000726:	b10d      	cbz	r5, 800072c <__udivmoddi4+0xb4>
 8000728:	e9c5 0100 	strd	r0, r1, [r5]
 800072c:	2100      	movs	r1, #0
 800072e:	4608      	mov	r0, r1
 8000730:	e7f5      	b.n	800071e <__udivmoddi4+0xa6>
 8000732:	fab3 f183 	clz	r1, r3
 8000736:	2900      	cmp	r1, #0
 8000738:	d146      	bne.n	80007c8 <__udivmoddi4+0x150>
 800073a:	42a3      	cmp	r3, r4
 800073c:	d302      	bcc.n	8000744 <__udivmoddi4+0xcc>
 800073e:	4290      	cmp	r0, r2
 8000740:	f0c0 80f0 	bcc.w	8000924 <__udivmoddi4+0x2ac>
 8000744:	1a86      	subs	r6, r0, r2
 8000746:	eb64 0303 	sbc.w	r3, r4, r3
 800074a:	2001      	movs	r0, #1
 800074c:	2d00      	cmp	r5, #0
 800074e:	d0e6      	beq.n	800071e <__udivmoddi4+0xa6>
 8000750:	e9c5 6300 	strd	r6, r3, [r5]
 8000754:	e7e3      	b.n	800071e <__udivmoddi4+0xa6>
 8000756:	2a00      	cmp	r2, #0
 8000758:	f040 8090 	bne.w	800087c <__udivmoddi4+0x204>
 800075c:	eba1 040c 	sub.w	r4, r1, ip
 8000760:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000764:	fa1f f78c 	uxth.w	r7, ip
 8000768:	2101      	movs	r1, #1
 800076a:	fbb4 f6f8 	udiv	r6, r4, r8
 800076e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000772:	fb08 4416 	mls	r4, r8, r6, r4
 8000776:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800077a:	fb07 f006 	mul.w	r0, r7, r6
 800077e:	4298      	cmp	r0, r3
 8000780:	d908      	bls.n	8000794 <__udivmoddi4+0x11c>
 8000782:	eb1c 0303 	adds.w	r3, ip, r3
 8000786:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 800078a:	d202      	bcs.n	8000792 <__udivmoddi4+0x11a>
 800078c:	4298      	cmp	r0, r3
 800078e:	f200 80cd 	bhi.w	800092c <__udivmoddi4+0x2b4>
 8000792:	4626      	mov	r6, r4
 8000794:	1a1c      	subs	r4, r3, r0
 8000796:	fa1f f38e 	uxth.w	r3, lr
 800079a:	fbb4 f0f8 	udiv	r0, r4, r8
 800079e:	fb08 4410 	mls	r4, r8, r0, r4
 80007a2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80007a6:	fb00 f707 	mul.w	r7, r0, r7
 80007aa:	429f      	cmp	r7, r3
 80007ac:	d908      	bls.n	80007c0 <__udivmoddi4+0x148>
 80007ae:	eb1c 0303 	adds.w	r3, ip, r3
 80007b2:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80007b6:	d202      	bcs.n	80007be <__udivmoddi4+0x146>
 80007b8:	429f      	cmp	r7, r3
 80007ba:	f200 80b0 	bhi.w	800091e <__udivmoddi4+0x2a6>
 80007be:	4620      	mov	r0, r4
 80007c0:	1bdb      	subs	r3, r3, r7
 80007c2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80007c6:	e7a5      	b.n	8000714 <__udivmoddi4+0x9c>
 80007c8:	f1c1 0620 	rsb	r6, r1, #32
 80007cc:	408b      	lsls	r3, r1
 80007ce:	fa22 f706 	lsr.w	r7, r2, r6
 80007d2:	431f      	orrs	r7, r3
 80007d4:	fa20 fc06 	lsr.w	ip, r0, r6
 80007d8:	fa04 f301 	lsl.w	r3, r4, r1
 80007dc:	ea43 030c 	orr.w	r3, r3, ip
 80007e0:	40f4      	lsrs	r4, r6
 80007e2:	fa00 f801 	lsl.w	r8, r0, r1
 80007e6:	0c38      	lsrs	r0, r7, #16
 80007e8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80007ec:	fbb4 fef0 	udiv	lr, r4, r0
 80007f0:	fa1f fc87 	uxth.w	ip, r7
 80007f4:	fb00 441e 	mls	r4, r0, lr, r4
 80007f8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80007fc:	fb0e f90c 	mul.w	r9, lr, ip
 8000800:	45a1      	cmp	r9, r4
 8000802:	fa02 f201 	lsl.w	r2, r2, r1
 8000806:	d90a      	bls.n	800081e <__udivmoddi4+0x1a6>
 8000808:	193c      	adds	r4, r7, r4
 800080a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 800080e:	f080 8084 	bcs.w	800091a <__udivmoddi4+0x2a2>
 8000812:	45a1      	cmp	r9, r4
 8000814:	f240 8081 	bls.w	800091a <__udivmoddi4+0x2a2>
 8000818:	f1ae 0e02 	sub.w	lr, lr, #2
 800081c:	443c      	add	r4, r7
 800081e:	eba4 0409 	sub.w	r4, r4, r9
 8000822:	fa1f f983 	uxth.w	r9, r3
 8000826:	fbb4 f3f0 	udiv	r3, r4, r0
 800082a:	fb00 4413 	mls	r4, r0, r3, r4
 800082e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000832:	fb03 fc0c 	mul.w	ip, r3, ip
 8000836:	45a4      	cmp	ip, r4
 8000838:	d907      	bls.n	800084a <__udivmoddi4+0x1d2>
 800083a:	193c      	adds	r4, r7, r4
 800083c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000840:	d267      	bcs.n	8000912 <__udivmoddi4+0x29a>
 8000842:	45a4      	cmp	ip, r4
 8000844:	d965      	bls.n	8000912 <__udivmoddi4+0x29a>
 8000846:	3b02      	subs	r3, #2
 8000848:	443c      	add	r4, r7
 800084a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800084e:	fba0 9302 	umull	r9, r3, r0, r2
 8000852:	eba4 040c 	sub.w	r4, r4, ip
 8000856:	429c      	cmp	r4, r3
 8000858:	46ce      	mov	lr, r9
 800085a:	469c      	mov	ip, r3
 800085c:	d351      	bcc.n	8000902 <__udivmoddi4+0x28a>
 800085e:	d04e      	beq.n	80008fe <__udivmoddi4+0x286>
 8000860:	b155      	cbz	r5, 8000878 <__udivmoddi4+0x200>
 8000862:	ebb8 030e 	subs.w	r3, r8, lr
 8000866:	eb64 040c 	sbc.w	r4, r4, ip
 800086a:	fa04 f606 	lsl.w	r6, r4, r6
 800086e:	40cb      	lsrs	r3, r1
 8000870:	431e      	orrs	r6, r3
 8000872:	40cc      	lsrs	r4, r1
 8000874:	e9c5 6400 	strd	r6, r4, [r5]
 8000878:	2100      	movs	r1, #0
 800087a:	e750      	b.n	800071e <__udivmoddi4+0xa6>
 800087c:	f1c2 0320 	rsb	r3, r2, #32
 8000880:	fa20 f103 	lsr.w	r1, r0, r3
 8000884:	fa0c fc02 	lsl.w	ip, ip, r2
 8000888:	fa24 f303 	lsr.w	r3, r4, r3
 800088c:	4094      	lsls	r4, r2
 800088e:	430c      	orrs	r4, r1
 8000890:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000894:	fa00 fe02 	lsl.w	lr, r0, r2
 8000898:	fa1f f78c 	uxth.w	r7, ip
 800089c:	fbb3 f0f8 	udiv	r0, r3, r8
 80008a0:	fb08 3110 	mls	r1, r8, r0, r3
 80008a4:	0c23      	lsrs	r3, r4, #16
 80008a6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80008aa:	fb00 f107 	mul.w	r1, r0, r7
 80008ae:	4299      	cmp	r1, r3
 80008b0:	d908      	bls.n	80008c4 <__udivmoddi4+0x24c>
 80008b2:	eb1c 0303 	adds.w	r3, ip, r3
 80008b6:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 80008ba:	d22c      	bcs.n	8000916 <__udivmoddi4+0x29e>
 80008bc:	4299      	cmp	r1, r3
 80008be:	d92a      	bls.n	8000916 <__udivmoddi4+0x29e>
 80008c0:	3802      	subs	r0, #2
 80008c2:	4463      	add	r3, ip
 80008c4:	1a5b      	subs	r3, r3, r1
 80008c6:	b2a4      	uxth	r4, r4
 80008c8:	fbb3 f1f8 	udiv	r1, r3, r8
 80008cc:	fb08 3311 	mls	r3, r8, r1, r3
 80008d0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80008d4:	fb01 f307 	mul.w	r3, r1, r7
 80008d8:	42a3      	cmp	r3, r4
 80008da:	d908      	bls.n	80008ee <__udivmoddi4+0x276>
 80008dc:	eb1c 0404 	adds.w	r4, ip, r4
 80008e0:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 80008e4:	d213      	bcs.n	800090e <__udivmoddi4+0x296>
 80008e6:	42a3      	cmp	r3, r4
 80008e8:	d911      	bls.n	800090e <__udivmoddi4+0x296>
 80008ea:	3902      	subs	r1, #2
 80008ec:	4464      	add	r4, ip
 80008ee:	1ae4      	subs	r4, r4, r3
 80008f0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80008f4:	e739      	b.n	800076a <__udivmoddi4+0xf2>
 80008f6:	4604      	mov	r4, r0
 80008f8:	e6f0      	b.n	80006dc <__udivmoddi4+0x64>
 80008fa:	4608      	mov	r0, r1
 80008fc:	e706      	b.n	800070c <__udivmoddi4+0x94>
 80008fe:	45c8      	cmp	r8, r9
 8000900:	d2ae      	bcs.n	8000860 <__udivmoddi4+0x1e8>
 8000902:	ebb9 0e02 	subs.w	lr, r9, r2
 8000906:	eb63 0c07 	sbc.w	ip, r3, r7
 800090a:	3801      	subs	r0, #1
 800090c:	e7a8      	b.n	8000860 <__udivmoddi4+0x1e8>
 800090e:	4631      	mov	r1, r6
 8000910:	e7ed      	b.n	80008ee <__udivmoddi4+0x276>
 8000912:	4603      	mov	r3, r0
 8000914:	e799      	b.n	800084a <__udivmoddi4+0x1d2>
 8000916:	4630      	mov	r0, r6
 8000918:	e7d4      	b.n	80008c4 <__udivmoddi4+0x24c>
 800091a:	46d6      	mov	lr, sl
 800091c:	e77f      	b.n	800081e <__udivmoddi4+0x1a6>
 800091e:	4463      	add	r3, ip
 8000920:	3802      	subs	r0, #2
 8000922:	e74d      	b.n	80007c0 <__udivmoddi4+0x148>
 8000924:	4606      	mov	r6, r0
 8000926:	4623      	mov	r3, r4
 8000928:	4608      	mov	r0, r1
 800092a:	e70f      	b.n	800074c <__udivmoddi4+0xd4>
 800092c:	3e02      	subs	r6, #2
 800092e:	4463      	add	r3, ip
 8000930:	e730      	b.n	8000794 <__udivmoddi4+0x11c>
 8000932:	bf00      	nop

08000934 <__aeabi_idiv0>:
 8000934:	4770      	bx	lr
 8000936:	bf00      	nop

08000938 <rev>:
    }
    return A;
}

int rev(int size , int index)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	ed2d 8b02 	vpush	{d8}
 800093e:	b086      	sub	sp, #24
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
 8000944:	6039      	str	r1, [r7, #0]
    int k = floor(log2(size)) , reg = 0;
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	ee07 3a90 	vmov	s15, r3
 800094c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000950:	eeb0 0b47 	vmov.f64	d0, d7
 8000954:	f013 fcd4 	bl	8014300 <log>
 8000958:	eeb0 6b40 	vmov.f64	d6, d0
 800095c:	ed9f 5b2e 	vldr	d5, [pc, #184]	@ 8000a18 <rev+0xe0>
 8000960:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000964:	eeb0 0b47 	vmov.f64	d0, d7
 8000968:	f014 f8de 	bl	8014b28 <floor>
 800096c:	eeb0 7b40 	vmov.f64	d7, d0
 8000970:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8000974:	ee17 3a90 	vmov	r3, s15
 8000978:	617b      	str	r3, [r7, #20]
 800097a:	2300      	movs	r3, #0
 800097c:	60bb      	str	r3, [r7, #8]
    int ans = 0;
 800097e:	2300      	movs	r3, #0
 8000980:	613b      	str	r3, [r7, #16]
    for (int i =size/2 ; i>0 ; i/=2)
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	2b00      	cmp	r3, #0
 8000986:	da00      	bge.n	800098a <rev+0x52>
 8000988:	3301      	adds	r3, #1
 800098a:	105b      	asrs	r3, r3, #1
 800098c:	60fb      	str	r3, [r7, #12]
 800098e:	e036      	b.n	80009fe <rev+0xc6>
    {
        reg = index%2;
 8000990:	683b      	ldr	r3, [r7, #0]
 8000992:	2b00      	cmp	r3, #0
 8000994:	f003 0301 	and.w	r3, r3, #1
 8000998:	bfb8      	it	lt
 800099a:	425b      	neglt	r3, r3
 800099c:	60bb      	str	r3, [r7, #8]
        ans += reg * pow(2 , k - 1) ;
 800099e:	68bb      	ldr	r3, [r7, #8]
 80009a0:	ee07 3a90 	vmov	s15, r3
 80009a4:	eeb8 8be7 	vcvt.f64.s32	d8, s15
 80009a8:	697b      	ldr	r3, [r7, #20]
 80009aa:	3b01      	subs	r3, #1
 80009ac:	ee07 3a90 	vmov	s15, r3
 80009b0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80009b4:	eeb0 1b47 	vmov.f64	d1, d7
 80009b8:	eeb0 0b00 	vmov.f64	d0, #0	@ 0x40000000  2.0
 80009bc:	f013 fdc8 	bl	8014550 <pow>
 80009c0:	eeb0 7b40 	vmov.f64	d7, d0
 80009c4:	ee28 6b07 	vmul.f64	d6, d8, d7
 80009c8:	693b      	ldr	r3, [r7, #16]
 80009ca:	ee07 3a90 	vmov	s15, r3
 80009ce:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80009d2:	ee36 7b07 	vadd.f64	d7, d6, d7
 80009d6:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 80009da:	ee17 3a90 	vmov	r3, s15
 80009de:	613b      	str	r3, [r7, #16]
        k--;
 80009e0:	697b      	ldr	r3, [r7, #20]
 80009e2:	3b01      	subs	r3, #1
 80009e4:	617b      	str	r3, [r7, #20]
        index/= 2;
 80009e6:	683b      	ldr	r3, [r7, #0]
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	da00      	bge.n	80009ee <rev+0xb6>
 80009ec:	3301      	adds	r3, #1
 80009ee:	105b      	asrs	r3, r3, #1
 80009f0:	603b      	str	r3, [r7, #0]
    for (int i =size/2 ; i>0 ; i/=2)
 80009f2:	68fb      	ldr	r3, [r7, #12]
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	da00      	bge.n	80009fa <rev+0xc2>
 80009f8:	3301      	adds	r3, #1
 80009fa:	105b      	asrs	r3, r3, #1
 80009fc:	60fb      	str	r3, [r7, #12]
 80009fe:	68fb      	ldr	r3, [r7, #12]
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	dcc5      	bgt.n	8000990 <rev+0x58>
    }
    return ans;
 8000a04:	693b      	ldr	r3, [r7, #16]
}
 8000a06:	4618      	mov	r0, r3
 8000a08:	3718      	adds	r7, #24
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	ecbd 8b02 	vpop	{d8}
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	bf00      	nop
 8000a14:	f3af 8000 	nop.w
 8000a18:	fefa39ef 	.word	0xfefa39ef
 8000a1c:	3fe62e42 	.word	0x3fe62e42

08000a20 <FFT>:
    }
    return X;
}

double complex* FFT(int size , double x[])
{
 8000a20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000a24:	ed2d 8b02 	vpush	{d8}
 8000a28:	b0a9      	sub	sp, #164	@ 0xa4
 8000a2a:	af00      	add	r7, sp, #0
 8000a2c:	60f8      	str	r0, [r7, #12]
 8000a2e:	60b9      	str	r1, [r7, #8]
 8000a30:	466b      	mov	r3, sp
 8000a32:	461e      	mov	r6, r3
    double complex W[size/2];
 8000a34:	68fb      	ldr	r3, [r7, #12]
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	da00      	bge.n	8000a3c <FFT+0x1c>
 8000a3a:	3301      	adds	r3, #1
 8000a3c:	105b      	asrs	r3, r3, #1
 8000a3e:	4619      	mov	r1, r3
 8000a40:	1e4b      	subs	r3, r1, #1
 8000a42:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8000a46:	460a      	mov	r2, r1
 8000a48:	2300      	movs	r3, #0
 8000a4a:	603a      	str	r2, [r7, #0]
 8000a4c:	607b      	str	r3, [r7, #4]
 8000a4e:	f04f 0200 	mov.w	r2, #0
 8000a52:	f04f 0300 	mov.w	r3, #0
 8000a56:	6878      	ldr	r0, [r7, #4]
 8000a58:	01c3      	lsls	r3, r0, #7
 8000a5a:	6838      	ldr	r0, [r7, #0]
 8000a5c:	ea43 6350 	orr.w	r3, r3, r0, lsr #25
 8000a60:	6838      	ldr	r0, [r7, #0]
 8000a62:	01c2      	lsls	r2, r0, #7
 8000a64:	460a      	mov	r2, r1
 8000a66:	2300      	movs	r3, #0
 8000a68:	4692      	mov	sl, r2
 8000a6a:	469b      	mov	fp, r3
 8000a6c:	f04f 0200 	mov.w	r2, #0
 8000a70:	f04f 0300 	mov.w	r3, #0
 8000a74:	ea4f 13cb 	mov.w	r3, fp, lsl #7
 8000a78:	ea43 635a 	orr.w	r3, r3, sl, lsr #25
 8000a7c:	ea4f 12ca 	mov.w	r2, sl, lsl #7
 8000a80:	460b      	mov	r3, r1
 8000a82:	011b      	lsls	r3, r3, #4
 8000a84:	3307      	adds	r3, #7
 8000a86:	08db      	lsrs	r3, r3, #3
 8000a88:	00db      	lsls	r3, r3, #3
 8000a8a:	ebad 0d03 	sub.w	sp, sp, r3
 8000a8e:	466b      	mov	r3, sp
 8000a90:	3307      	adds	r3, #7
 8000a92:	08db      	lsrs	r3, r3, #3
 8000a94:	00db      	lsls	r3, r3, #3
 8000a96:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

    for (int i = 0 ; i < size/2 ; i++)
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8000aa0:	e049      	b.n	8000b36 <FFT+0x116>
    {
        W[i] = cos(2*M_PI*i/size) + I*sin(2*M_PI*i/size);
 8000aa2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8000aa6:	ee07 3a90 	vmov	s15, r3
 8000aaa:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000aae:	ed9f 6b68 	vldr	d6, [pc, #416]	@ 8000c50 <FFT+0x230>
 8000ab2:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000ab6:	68fb      	ldr	r3, [r7, #12]
 8000ab8:	ee07 3a90 	vmov	s15, r3
 8000abc:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000ac0:	ee86 5b07 	vdiv.f64	d5, d6, d7
 8000ac4:	eeb0 0b45 	vmov.f64	d0, d5
 8000ac8:	f013 ffde 	bl	8014a88 <sin>
 8000acc:	eeb0 8b40 	vmov.f64	d8, d0
 8000ad0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8000ad4:	ee07 3a90 	vmov	s15, r3
 8000ad8:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000adc:	ed9f 6b5c 	vldr	d6, [pc, #368]	@ 8000c50 <FFT+0x230>
 8000ae0:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000ae4:	68fb      	ldr	r3, [r7, #12]
 8000ae6:	ee07 3a90 	vmov	s15, r3
 8000aea:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000aee:	ee86 5b07 	vdiv.f64	d5, d6, d7
 8000af2:	eeb0 0b45 	vmov.f64	d0, d5
 8000af6:	f013 ff7b 	bl	80149f0 <cos>
 8000afa:	eeb0 6b40 	vmov.f64	d6, d0
 8000afe:	ed9f 7b56 	vldr	d7, [pc, #344]	@ 8000c58 <FFT+0x238>
 8000b02:	ee28 7b07 	vmul.f64	d7, d8, d7
 8000b06:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000b0a:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8000b0e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8000b12:	011b      	lsls	r3, r3, #4
 8000b14:	4413      	add	r3, r2
 8000b16:	ed83 7b00 	vstr	d7, [r3]
 8000b1a:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8000b1e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8000b22:	011b      	lsls	r3, r3, #4
 8000b24:	4413      	add	r3, r2
 8000b26:	3308      	adds	r3, #8
 8000b28:	ed83 8b00 	vstr	d8, [r3]
    for (int i = 0 ; i < size/2 ; i++)
 8000b2c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8000b30:	3301      	adds	r3, #1
 8000b32:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8000b36:	68fb      	ldr	r3, [r7, #12]
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	da00      	bge.n	8000b3e <FFT+0x11e>
 8000b3c:	3301      	adds	r3, #1
 8000b3e:	105b      	asrs	r3, r3, #1
 8000b40:	461a      	mov	r2, r3
 8000b42:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8000b46:	4293      	cmp	r3, r2
 8000b48:	dbab      	blt.n	8000aa2 <FFT+0x82>
    }

    double complex A[size];
 8000b4a:	68f9      	ldr	r1, [r7, #12]
 8000b4c:	1e4b      	subs	r3, r1, #1
 8000b4e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8000b52:	460a      	mov	r2, r1
 8000b54:	2300      	movs	r3, #0
 8000b56:	4690      	mov	r8, r2
 8000b58:	4699      	mov	r9, r3
 8000b5a:	f04f 0200 	mov.w	r2, #0
 8000b5e:	f04f 0300 	mov.w	r3, #0
 8000b62:	ea4f 13c9 	mov.w	r3, r9, lsl #7
 8000b66:	ea43 6358 	orr.w	r3, r3, r8, lsr #25
 8000b6a:	ea4f 12c8 	mov.w	r2, r8, lsl #7
 8000b6e:	460a      	mov	r2, r1
 8000b70:	2300      	movs	r3, #0
 8000b72:	4614      	mov	r4, r2
 8000b74:	461d      	mov	r5, r3
 8000b76:	f04f 0200 	mov.w	r2, #0
 8000b7a:	f04f 0300 	mov.w	r3, #0
 8000b7e:	01eb      	lsls	r3, r5, #7
 8000b80:	ea43 6354 	orr.w	r3, r3, r4, lsr #25
 8000b84:	01e2      	lsls	r2, r4, #7
 8000b86:	460b      	mov	r3, r1
 8000b88:	011b      	lsls	r3, r3, #4
 8000b8a:	3307      	adds	r3, #7
 8000b8c:	08db      	lsrs	r3, r3, #3
 8000b8e:	00db      	lsls	r3, r3, #3
 8000b90:	ebad 0d03 	sub.w	sp, sp, r3
 8000b94:	466b      	mov	r3, sp
 8000b96:	3307      	adds	r3, #7
 8000b98:	08db      	lsrs	r3, r3, #3
 8000b9a:	00db      	lsls	r3, r3, #3
 8000b9c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    double complex *X = A;
 8000b9e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8000ba0:	67bb      	str	r3, [r7, #120]	@ 0x78
    for (int i = 0;i < size ; i ++)
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8000ba8:	e027      	b.n	8000bfa <FFT+0x1da>
    {
    	A[i] = x[rev(size,i)] + 0*I;
 8000baa:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 8000bae:	68f8      	ldr	r0, [r7, #12]
 8000bb0:	f7ff fec2 	bl	8000938 <rev>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	00db      	lsls	r3, r3, #3
 8000bb8:	68ba      	ldr	r2, [r7, #8]
 8000bba:	4413      	add	r3, r2
 8000bbc:	ed93 7b00 	vldr	d7, [r3]
 8000bc0:	ed9f 6b25 	vldr	d6, [pc, #148]	@ 8000c58 <FFT+0x238>
 8000bc4:	ee37 7b06 	vadd.f64	d7, d7, d6
 8000bc8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8000bca:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8000bce:	011b      	lsls	r3, r3, #4
 8000bd0:	4413      	add	r3, r2
 8000bd2:	ed83 7b00 	vstr	d7, [r3]
 8000bd6:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8000bd8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8000bdc:	011b      	lsls	r3, r3, #4
 8000bde:	4413      	add	r3, r2
 8000be0:	f103 0108 	add.w	r1, r3, #8
 8000be4:	f04f 0200 	mov.w	r2, #0
 8000be8:	f04f 0300 	mov.w	r3, #0
 8000bec:	e9c1 2300 	strd	r2, r3, [r1]
    for (int i = 0;i < size ; i ++)
 8000bf0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8000bf4:	3301      	adds	r3, #1
 8000bf6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8000bfa:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	429a      	cmp	r2, r3
 8000c02:	dbd2      	blt.n	8000baa <FFT+0x18a>
    }
    
    int s ,m ,k ,j;
    double complex omega , t, u;

    for(s = 1 ; s <size ; s*=2)
 8000c04:	2301      	movs	r3, #1
 8000c06:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8000c0a:	e0f6      	b.n	8000dfa <FFT+0x3da>
    {
        m = s * 2;
 8000c0c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8000c10:	005b      	lsls	r3, r3, #1
 8000c12:	677b      	str	r3, [r7, #116]	@ 0x74
        for ( k = 0 ; k< size ; k += m)
 8000c14:	2300      	movs	r3, #0
 8000c16:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8000c1a:	e0e3      	b.n	8000de4 <FFT+0x3c4>
        {
            omega = 1;
 8000c1c:	f04f 0200 	mov.w	r2, #0
 8000c20:	4b0f      	ldr	r3, [pc, #60]	@ (8000c60 <FFT+0x240>)
 8000c22:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
 8000c26:	f04f 0200 	mov.w	r2, #0
 8000c2a:	f04f 0300 	mov.w	r3, #0
 8000c2e:	e9c7 231a 	strd	r2, r3, [r7, #104]	@ 0x68
            for (j = 0; j < m/2; j++)
 8000c32:	2300      	movs	r3, #0
 8000c34:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8000c38:	f04f 0200 	mov.w	r2, #0
 8000c3c:	f04f 0300 	mov.w	r3, #0
 8000c40:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
 8000c44:	f04f 0200 	mov.w	r2, #0
 8000c48:	4b05      	ldr	r3, [pc, #20]	@ (8000c60 <FFT+0x240>)
 8000c4a:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
 8000c4e:	e0b8      	b.n	8000dc2 <FFT+0x3a2>
 8000c50:	54442d18 	.word	0x54442d18
 8000c54:	401921fb 	.word	0x401921fb
	...
 8000c60:	3ff00000 	.word	0x3ff00000
            {
                t = omega * A[k+j+m/2];
 8000c64:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8000c68:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000c6c:	441a      	add	r2, r3
 8000c6e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	da00      	bge.n	8000c76 <FFT+0x256>
 8000c74:	3301      	adds	r3, #1
 8000c76:	105b      	asrs	r3, r3, #1
 8000c78:	4413      	add	r3, r2
 8000c7a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8000c7c:	011a      	lsls	r2, r3, #4
 8000c7e:	440a      	add	r2, r1
 8000c80:	ed92 7b00 	vldr	d7, [r2]
 8000c84:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8000c86:	011b      	lsls	r3, r3, #4
 8000c88:	4413      	add	r3, r2
 8000c8a:	ed93 6b02 	vldr	d6, [r3, #8]
 8000c8e:	eeb0 3b46 	vmov.f64	d3, d6
 8000c92:	eeb0 2b47 	vmov.f64	d2, d7
 8000c96:	ed97 1b0c 	vldr	d1, [r7, #48]	@ 0x30
 8000c9a:	ed97 0b0e 	vldr	d0, [r7, #56]	@ 0x38
 8000c9e:	f7ff fb8f 	bl	80003c0 <__muldc3>
 8000ca2:	ed87 0b14 	vstr	d0, [r7, #80]	@ 0x50
 8000ca6:	ed87 1b16 	vstr	d1, [r7, #88]	@ 0x58
 8000caa:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8000cae:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 8000cb2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8000cb6:	e9c7 2308 	strd	r2, r3, [r7, #32]
                u = A[k+j];
 8000cba:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8000cbe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000cc2:	18d1      	adds	r1, r2, r3
 8000cc4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8000cc6:	010b      	lsls	r3, r1, #4
 8000cc8:	4413      	add	r3, r2
 8000cca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000cce:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8000cd2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8000cd4:	010b      	lsls	r3, r1, #4
 8000cd6:	4413      	add	r3, r2
 8000cd8:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000cdc:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8000ce0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8000ce4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8000ce8:	e9c7 0110 	strd	r0, r1, [r7, #64]	@ 0x40
 8000cec:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
                A[k+j] = u + t;
 8000cf0:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8000cf4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000cf8:	4413      	add	r3, r2
 8000cfa:	ed97 6b06 	vldr	d6, [r7, #24]
 8000cfe:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 8000d02:	ee36 6b07 	vadd.f64	d6, d6, d7
 8000d06:	ed97 5b04 	vldr	d5, [r7, #16]
 8000d0a:	ed97 7b08 	vldr	d7, [r7, #32]
 8000d0e:	ee35 7b07 	vadd.f64	d7, d5, d7
 8000d12:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8000d14:	011a      	lsls	r2, r3, #4
 8000d16:	440a      	add	r2, r1
 8000d18:	ed82 6b00 	vstr	d6, [r2]
 8000d1c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8000d1e:	011b      	lsls	r3, r3, #4
 8000d20:	4413      	add	r3, r2
 8000d22:	3308      	adds	r3, #8
 8000d24:	ed83 7b00 	vstr	d7, [r3]
                A[k+j+m/2] = u - t;
 8000d28:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8000d2c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000d30:	441a      	add	r2, r3
 8000d32:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	da00      	bge.n	8000d3a <FFT+0x31a>
 8000d38:	3301      	adds	r3, #1
 8000d3a:	105b      	asrs	r3, r3, #1
 8000d3c:	4413      	add	r3, r2
 8000d3e:	ed97 6b06 	vldr	d6, [r7, #24]
 8000d42:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 8000d46:	ee36 6b47 	vsub.f64	d6, d6, d7
 8000d4a:	ed97 5b04 	vldr	d5, [r7, #16]
 8000d4e:	ed97 7b08 	vldr	d7, [r7, #32]
 8000d52:	ee35 7b47 	vsub.f64	d7, d5, d7
 8000d56:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8000d58:	011a      	lsls	r2, r3, #4
 8000d5a:	440a      	add	r2, r1
 8000d5c:	ed82 6b00 	vstr	d6, [r2]
 8000d60:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8000d62:	011b      	lsls	r3, r3, #4
 8000d64:	4413      	add	r3, r2
 8000d66:	3308      	adds	r3, #8
 8000d68:	ed83 7b00 	vstr	d7, [r3]
                omega = omega * W[size/m];
 8000d6c:	68fa      	ldr	r2, [r7, #12]
 8000d6e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000d70:	fb92 f3f3 	sdiv	r3, r2, r3
 8000d74:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 8000d78:	011a      	lsls	r2, r3, #4
 8000d7a:	440a      	add	r2, r1
 8000d7c:	ed92 7b00 	vldr	d7, [r2]
 8000d80:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8000d84:	011b      	lsls	r3, r3, #4
 8000d86:	4413      	add	r3, r2
 8000d88:	ed93 6b02 	vldr	d6, [r3, #8]
 8000d8c:	eeb0 3b46 	vmov.f64	d3, d6
 8000d90:	eeb0 2b47 	vmov.f64	d2, d7
 8000d94:	ed97 1b0c 	vldr	d1, [r7, #48]	@ 0x30
 8000d98:	ed97 0b0e 	vldr	d0, [r7, #56]	@ 0x38
 8000d9c:	f7ff fb10 	bl	80003c0 <__muldc3>
 8000da0:	ed87 0b18 	vstr	d0, [r7, #96]	@ 0x60
 8000da4:	ed87 1b1a 	vstr	d1, [r7, #104]	@ 0x68
 8000da8:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8000dac:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
 8000db0:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8000db4:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
            for (j = 0; j < m/2; j++)
 8000db8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000dbc:	3301      	adds	r3, #1
 8000dbe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8000dc2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	da00      	bge.n	8000dca <FFT+0x3aa>
 8000dc8:	3301      	adds	r3, #1
 8000dca:	105b      	asrs	r3, r3, #1
 8000dcc:	461a      	mov	r2, r3
 8000dce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000dd2:	4293      	cmp	r3, r2
 8000dd4:	f6ff af46 	blt.w	8000c64 <FFT+0x244>
        for ( k = 0 ; k< size ; k += m)
 8000dd8:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8000ddc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000dde:	4413      	add	r3, r2
 8000de0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8000de4:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	429a      	cmp	r2, r3
 8000dec:	f6ff af16 	blt.w	8000c1c <FFT+0x1fc>
    for(s = 1 ; s <size ; s*=2)
 8000df0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8000df4:	005b      	lsls	r3, r3, #1
 8000df6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8000dfa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8000dfe:	68fb      	ldr	r3, [r7, #12]
 8000e00:	429a      	cmp	r2, r3
 8000e02:	f6ff af03 	blt.w	8000c0c <FFT+0x1ec>
            } 
        }
    }
    return X;
 8000e06:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000e08:	46b5      	mov	sp, r6

}
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	37a4      	adds	r7, #164	@ 0xa4
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	ecbd 8b02 	vpop	{d8}
 8000e14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08000e18 <FFT_Mag_sqrt>:
    }
}


void FFT_Mag_sqrt(int size , double x[])
{
 8000e18:	b5b0      	push	{r4, r5, r7, lr}
 8000e1a:	b084      	sub	sp, #16
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
 8000e20:	6039      	str	r1, [r7, #0]
    double complex* X = FFT(size , x);
 8000e22:	6839      	ldr	r1, [r7, #0]
 8000e24:	6878      	ldr	r0, [r7, #4]
 8000e26:	f7ff fdfb 	bl	8000a20 <FFT>
 8000e2a:	60b8      	str	r0, [r7, #8]
    for (int i = 0 ; i < size ; i++)
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	60fb      	str	r3, [r7, #12]
 8000e30:	e01c      	b.n	8000e6c <FFT_Mag_sqrt+0x54>
    {
        x[i] = cabs(X[i]);
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	011b      	lsls	r3, r3, #4
 8000e36:	68ba      	ldr	r2, [r7, #8]
 8000e38:	4413      	add	r3, r2
 8000e3a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000e3e:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000e42:	68fc      	ldr	r4, [r7, #12]
 8000e44:	00e4      	lsls	r4, r4, #3
 8000e46:	683d      	ldr	r5, [r7, #0]
 8000e48:	442c      	add	r4, r5
 8000e4a:	ec41 0b16 	vmov	d6, r0, r1
 8000e4e:	ec43 2b17 	vmov	d7, r2, r3
 8000e52:	eeb0 0b46 	vmov.f64	d0, d6
 8000e56:	eeb0 1b47 	vmov.f64	d1, d7
 8000e5a:	f013 fa35 	bl	80142c8 <cabs>
 8000e5e:	eeb0 7b40 	vmov.f64	d7, d0
 8000e62:	ed84 7b00 	vstr	d7, [r4]
    for (int i = 0 ; i < size ; i++)
 8000e66:	68fb      	ldr	r3, [r7, #12]
 8000e68:	3301      	adds	r3, #1
 8000e6a:	60fb      	str	r3, [r7, #12]
 8000e6c:	68fa      	ldr	r2, [r7, #12]
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	429a      	cmp	r2, r3
 8000e72:	dbde      	blt.n	8000e32 <FFT_Mag_sqrt+0x1a>
    }
}
 8000e74:	bf00      	nop
 8000e76:	bf00      	nop
 8000e78:	3710      	adds	r7, #16
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08000e80 <Blackman>:




void Blackman(int size , int left , int right , double x[])
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	ed2d 8b04 	vpush	{d8-d9}
 8000e86:	b086      	sub	sp, #24
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	60f8      	str	r0, [r7, #12]
 8000e8c:	60b9      	str	r1, [r7, #8]
 8000e8e:	607a      	str	r2, [r7, #4]
 8000e90:	603b      	str	r3, [r7, #0]

    for (int i = 0 ; i < size ; i++)
 8000e92:	2300      	movs	r3, #0
 8000e94:	617b      	str	r3, [r7, #20]
 8000e96:	e06b      	b.n	8000f70 <Blackman+0xf0>
    {
    	if (i < right && i >=  left)
 8000e98:	697a      	ldr	r2, [r7, #20]
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	429a      	cmp	r2, r3
 8000e9e:	da5a      	bge.n	8000f56 <Blackman+0xd6>
 8000ea0:	697a      	ldr	r2, [r7, #20]
 8000ea2:	68bb      	ldr	r3, [r7, #8]
 8000ea4:	429a      	cmp	r2, r3
 8000ea6:	db56      	blt.n	8000f56 <Blackman+0xd6>
    	{
    		x[i] = 10* x[i] * ( 0.42 + 0.08* cos(4*M_PI*(i - left )/(right - left - 1)) - 0.5*cos(2*M_PI*(i - left )/(right - left - 1)));
 8000ea8:	697b      	ldr	r3, [r7, #20]
 8000eaa:	00db      	lsls	r3, r3, #3
 8000eac:	683a      	ldr	r2, [r7, #0]
 8000eae:	4413      	add	r3, r2
 8000eb0:	ed93 7b00 	vldr	d7, [r3]
 8000eb4:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8000eb8:	ee27 8b06 	vmul.f64	d8, d7, d6
 8000ebc:	697a      	ldr	r2, [r7, #20]
 8000ebe:	68bb      	ldr	r3, [r7, #8]
 8000ec0:	1ad3      	subs	r3, r2, r3
 8000ec2:	ee07 3a90 	vmov	s15, r3
 8000ec6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000eca:	ed9f 6b2f 	vldr	d6, [pc, #188]	@ 8000f88 <Blackman+0x108>
 8000ece:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000ed2:	687a      	ldr	r2, [r7, #4]
 8000ed4:	68bb      	ldr	r3, [r7, #8]
 8000ed6:	1ad3      	subs	r3, r2, r3
 8000ed8:	3b01      	subs	r3, #1
 8000eda:	ee07 3a90 	vmov	s15, r3
 8000ede:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000ee2:	ee86 5b07 	vdiv.f64	d5, d6, d7
 8000ee6:	eeb0 0b45 	vmov.f64	d0, d5
 8000eea:	f013 fd81 	bl	80149f0 <cos>
 8000eee:	eeb0 7b40 	vmov.f64	d7, d0
 8000ef2:	ed9f 6b27 	vldr	d6, [pc, #156]	@ 8000f90 <Blackman+0x110>
 8000ef6:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000efa:	ed9f 6b27 	vldr	d6, [pc, #156]	@ 8000f98 <Blackman+0x118>
 8000efe:	ee37 9b06 	vadd.f64	d9, d7, d6
 8000f02:	697a      	ldr	r2, [r7, #20]
 8000f04:	68bb      	ldr	r3, [r7, #8]
 8000f06:	1ad3      	subs	r3, r2, r3
 8000f08:	ee07 3a90 	vmov	s15, r3
 8000f0c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000f10:	ed9f 6b23 	vldr	d6, [pc, #140]	@ 8000fa0 <Blackman+0x120>
 8000f14:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000f18:	687a      	ldr	r2, [r7, #4]
 8000f1a:	68bb      	ldr	r3, [r7, #8]
 8000f1c:	1ad3      	subs	r3, r2, r3
 8000f1e:	3b01      	subs	r3, #1
 8000f20:	ee07 3a90 	vmov	s15, r3
 8000f24:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000f28:	ee86 5b07 	vdiv.f64	d5, d6, d7
 8000f2c:	eeb0 0b45 	vmov.f64	d0, d5
 8000f30:	f013 fd5e 	bl	80149f0 <cos>
 8000f34:	eeb0 7b40 	vmov.f64	d7, d0
 8000f38:	eeb6 6b00 	vmov.f64	d6, #96	@ 0x3f000000  0.5
 8000f3c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000f40:	ee39 7b47 	vsub.f64	d7, d9, d7
 8000f44:	697b      	ldr	r3, [r7, #20]
 8000f46:	00db      	lsls	r3, r3, #3
 8000f48:	683a      	ldr	r2, [r7, #0]
 8000f4a:	4413      	add	r3, r2
 8000f4c:	ee28 7b07 	vmul.f64	d7, d8, d7
 8000f50:	ed83 7b00 	vstr	d7, [r3]
 8000f54:	e009      	b.n	8000f6a <Blackman+0xea>
    	}
    	else
    	{
    		x[i] = 0;
 8000f56:	697b      	ldr	r3, [r7, #20]
 8000f58:	00db      	lsls	r3, r3, #3
 8000f5a:	683a      	ldr	r2, [r7, #0]
 8000f5c:	18d1      	adds	r1, r2, r3
 8000f5e:	f04f 0200 	mov.w	r2, #0
 8000f62:	f04f 0300 	mov.w	r3, #0
 8000f66:	e9c1 2300 	strd	r2, r3, [r1]
    for (int i = 0 ; i < size ; i++)
 8000f6a:	697b      	ldr	r3, [r7, #20]
 8000f6c:	3301      	adds	r3, #1
 8000f6e:	617b      	str	r3, [r7, #20]
 8000f70:	697a      	ldr	r2, [r7, #20]
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	429a      	cmp	r2, r3
 8000f76:	db8f      	blt.n	8000e98 <Blackman+0x18>
    	}
    }
}
 8000f78:	bf00      	nop
 8000f7a:	bf00      	nop
 8000f7c:	3718      	adds	r7, #24
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	ecbd 8b04 	vpop	{d8-d9}
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	54442d18 	.word	0x54442d18
 8000f8c:	402921fb 	.word	0x402921fb
 8000f90:	47ae147b 	.word	0x47ae147b
 8000f94:	3fb47ae1 	.word	0x3fb47ae1
 8000f98:	ae147ae1 	.word	0xae147ae1
 8000f9c:	3fdae147 	.word	0x3fdae147
 8000fa0:	54442d18 	.word	0x54442d18
 8000fa4:	401921fb 	.word	0x401921fb

08000fa8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b08a      	sub	sp, #40	@ 0x28
 8000fac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000fae:	f107 031c 	add.w	r3, r7, #28
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	601a      	str	r2, [r3, #0]
 8000fb6:	605a      	str	r2, [r3, #4]
 8000fb8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000fba:	463b      	mov	r3, r7
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	601a      	str	r2, [r3, #0]
 8000fc0:	605a      	str	r2, [r3, #4]
 8000fc2:	609a      	str	r2, [r3, #8]
 8000fc4:	60da      	str	r2, [r3, #12]
 8000fc6:	611a      	str	r2, [r3, #16]
 8000fc8:	615a      	str	r2, [r3, #20]
 8000fca:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000fcc:	4b30      	ldr	r3, [pc, #192]	@ (8001090 <MX_ADC1_Init+0xe8>)
 8000fce:	4a31      	ldr	r2, [pc, #196]	@ (8001094 <MX_ADC1_Init+0xec>)
 8000fd0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000fd2:	4b2f      	ldr	r3, [pc, #188]	@ (8001090 <MX_ADC1_Init+0xe8>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8000fd8:	4b2d      	ldr	r3, [pc, #180]	@ (8001090 <MX_ADC1_Init+0xe8>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000fde:	4b2c      	ldr	r3, [pc, #176]	@ (8001090 <MX_ADC1_Init+0xe8>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000fe4:	4b2a      	ldr	r3, [pc, #168]	@ (8001090 <MX_ADC1_Init+0xe8>)
 8000fe6:	2204      	movs	r2, #4
 8000fe8:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000fea:	4b29      	ldr	r3, [pc, #164]	@ (8001090 <MX_ADC1_Init+0xe8>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000ff0:	4b27      	ldr	r3, [pc, #156]	@ (8001090 <MX_ADC1_Init+0xe8>)
 8000ff2:	2201      	movs	r2, #1
 8000ff4:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 8000ff6:	4b26      	ldr	r3, [pc, #152]	@ (8001090 <MX_ADC1_Init+0xe8>)
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ffc:	4b24      	ldr	r3, [pc, #144]	@ (8001090 <MX_ADC1_Init+0xe8>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T15_TRGO;
 8001002:	4b23      	ldr	r3, [pc, #140]	@ (8001090 <MX_ADC1_Init+0xe8>)
 8001004:	f44f 62b8 	mov.w	r2, #1472	@ 0x5c0
 8001008:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800100a:	4b21      	ldr	r3, [pc, #132]	@ (8001090 <MX_ADC1_Init+0xe8>)
 800100c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001010:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8001012:	4b1f      	ldr	r3, [pc, #124]	@ (8001090 <MX_ADC1_Init+0xe8>)
 8001014:	2203      	movs	r2, #3
 8001016:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001018:	4b1d      	ldr	r3, [pc, #116]	@ (8001090 <MX_ADC1_Init+0xe8>)
 800101a:	2200      	movs	r2, #0
 800101c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800101e:	4b1c      	ldr	r3, [pc, #112]	@ (8001090 <MX_ADC1_Init+0xe8>)
 8001020:	2200      	movs	r2, #0
 8001022:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001024:	4b1a      	ldr	r3, [pc, #104]	@ (8001090 <MX_ADC1_Init+0xe8>)
 8001026:	2200      	movs	r2, #0
 8001028:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800102c:	4818      	ldr	r0, [pc, #96]	@ (8001090 <MX_ADC1_Init+0xe8>)
 800102e:	f002 feb9 	bl	8003da4 <HAL_ADC_Init>
 8001032:	4603      	mov	r3, r0
 8001034:	2b00      	cmp	r3, #0
 8001036:	d001      	beq.n	800103c <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8001038:	f001 ff2c 	bl	8002e94 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800103c:	2300      	movs	r3, #0
 800103e:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001040:	f107 031c 	add.w	r3, r7, #28
 8001044:	4619      	mov	r1, r3
 8001046:	4812      	ldr	r0, [pc, #72]	@ (8001090 <MX_ADC1_Init+0xe8>)
 8001048:	f004 f9fa 	bl	8005440 <HAL_ADCEx_MultiModeConfigChannel>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d001      	beq.n	8001056 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 8001052:	f001 ff1f 	bl	8002e94 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001056:	4b10      	ldr	r3, [pc, #64]	@ (8001098 <MX_ADC1_Init+0xf0>)
 8001058:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800105a:	2306      	movs	r3, #6
 800105c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_387CYCLES_5;
 800105e:	2306      	movs	r3, #6
 8001060:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001062:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8001066:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001068:	2304      	movs	r3, #4
 800106a:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800106c:	2300      	movs	r3, #0
 800106e:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8001070:	2300      	movs	r3, #0
 8001072:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001074:	463b      	mov	r3, r7
 8001076:	4619      	mov	r1, r3
 8001078:	4805      	ldr	r0, [pc, #20]	@ (8001090 <MX_ADC1_Init+0xe8>)
 800107a:	f003 fa8d 	bl	8004598 <HAL_ADC_ConfigChannel>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d001      	beq.n	8001088 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 8001084:	f001 ff06 	bl	8002e94 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001088:	bf00      	nop
 800108a:	3728      	adds	r7, #40	@ 0x28
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	240046fc 	.word	0x240046fc
 8001094:	40022000 	.word	0x40022000
 8001098:	0c900008 	.word	0x0c900008

0800109c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b0ba      	sub	sp, #232	@ 0xe8
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010a4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80010a8:	2200      	movs	r2, #0
 80010aa:	601a      	str	r2, [r3, #0]
 80010ac:	605a      	str	r2, [r3, #4]
 80010ae:	609a      	str	r2, [r3, #8]
 80010b0:	60da      	str	r2, [r3, #12]
 80010b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80010b4:	f107 0310 	add.w	r3, r7, #16
 80010b8:	22c0      	movs	r2, #192	@ 0xc0
 80010ba:	2100      	movs	r1, #0
 80010bc:	4618      	mov	r0, r3
 80010be:	f00f fd53 	bl	8010b68 <memset>
  if(adcHandle->Instance==ADC1)
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	4a43      	ldr	r2, [pc, #268]	@ (80011d4 <HAL_ADC_MspInit+0x138>)
 80010c8:	4293      	cmp	r3, r2
 80010ca:	d17f      	bne.n	80011cc <HAL_ADC_MspInit+0x130>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80010cc:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80010d0:	f04f 0300 	mov.w	r3, #0
 80010d4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 10;
 80010d8:	230a      	movs	r3, #10
 80010da:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2N = 384;
 80010dc:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80010e0:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2P = 12;
 80010e2:	230c      	movs	r3, #12
 80010e4:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 80010e6:	2302      	movs	r3, #2
 80010e8:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 80010ea:	2302      	movs	r3, #2
 80010ec:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_1;
 80010ee:	2340      	movs	r3, #64	@ 0x40
 80010f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 80010f2:	2300      	movs	r3, #0
 80010f4:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 80010f6:	2300      	movs	r3, #0
 80010f8:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 80010fa:	2300      	movs	r3, #0
 80010fc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001100:	f107 0310 	add.w	r3, r7, #16
 8001104:	4618      	mov	r0, r3
 8001106:	f009 f975 	bl	800a3f4 <HAL_RCCEx_PeriphCLKConfig>
 800110a:	4603      	mov	r3, r0
 800110c:	2b00      	cmp	r3, #0
 800110e:	d001      	beq.n	8001114 <HAL_ADC_MspInit+0x78>
    {
      Error_Handler();
 8001110:	f001 fec0 	bl	8002e94 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001114:	4b30      	ldr	r3, [pc, #192]	@ (80011d8 <HAL_ADC_MspInit+0x13c>)
 8001116:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800111a:	4a2f      	ldr	r2, [pc, #188]	@ (80011d8 <HAL_ADC_MspInit+0x13c>)
 800111c:	f043 0320 	orr.w	r3, r3, #32
 8001120:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001124:	4b2c      	ldr	r3, [pc, #176]	@ (80011d8 <HAL_ADC_MspInit+0x13c>)
 8001126:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800112a:	f003 0320 	and.w	r3, r3, #32
 800112e:	60fb      	str	r3, [r7, #12]
 8001130:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001132:	4b29      	ldr	r3, [pc, #164]	@ (80011d8 <HAL_ADC_MspInit+0x13c>)
 8001134:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001138:	4a27      	ldr	r2, [pc, #156]	@ (80011d8 <HAL_ADC_MspInit+0x13c>)
 800113a:	f043 0301 	orr.w	r3, r3, #1
 800113e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001142:	4b25      	ldr	r3, [pc, #148]	@ (80011d8 <HAL_ADC_MspInit+0x13c>)
 8001144:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001148:	f003 0301 	and.w	r3, r3, #1
 800114c:	60bb      	str	r3, [r7, #8]
 800114e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_INP3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001150:	2340      	movs	r3, #64	@ 0x40
 8001152:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001156:	2303      	movs	r3, #3
 8001158:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115c:	2300      	movs	r3, #0
 800115e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001162:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001166:	4619      	mov	r1, r3
 8001168:	481c      	ldr	r0, [pc, #112]	@ (80011dc <HAL_ADC_MspInit+0x140>)
 800116a:	f007 fd25 	bl	8008bb8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 800116e:	4b1c      	ldr	r3, [pc, #112]	@ (80011e0 <HAL_ADC_MspInit+0x144>)
 8001170:	4a1c      	ldr	r2, [pc, #112]	@ (80011e4 <HAL_ADC_MspInit+0x148>)
 8001172:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001174:	4b1a      	ldr	r3, [pc, #104]	@ (80011e0 <HAL_ADC_MspInit+0x144>)
 8001176:	2209      	movs	r2, #9
 8001178:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800117a:	4b19      	ldr	r3, [pc, #100]	@ (80011e0 <HAL_ADC_MspInit+0x144>)
 800117c:	2200      	movs	r2, #0
 800117e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001180:	4b17      	ldr	r3, [pc, #92]	@ (80011e0 <HAL_ADC_MspInit+0x144>)
 8001182:	2200      	movs	r2, #0
 8001184:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001186:	4b16      	ldr	r3, [pc, #88]	@ (80011e0 <HAL_ADC_MspInit+0x144>)
 8001188:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800118c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800118e:	4b14      	ldr	r3, [pc, #80]	@ (80011e0 <HAL_ADC_MspInit+0x144>)
 8001190:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001194:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001196:	4b12      	ldr	r3, [pc, #72]	@ (80011e0 <HAL_ADC_MspInit+0x144>)
 8001198:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800119c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 800119e:	4b10      	ldr	r3, [pc, #64]	@ (80011e0 <HAL_ADC_MspInit+0x144>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80011a4:	4b0e      	ldr	r3, [pc, #56]	@ (80011e0 <HAL_ADC_MspInit+0x144>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80011aa:	4b0d      	ldr	r3, [pc, #52]	@ (80011e0 <HAL_ADC_MspInit+0x144>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80011b0:	480b      	ldr	r0, [pc, #44]	@ (80011e0 <HAL_ADC_MspInit+0x144>)
 80011b2:	f004 fd0f 	bl	8005bd4 <HAL_DMA_Init>
 80011b6:	4603      	mov	r3, r0
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d001      	beq.n	80011c0 <HAL_ADC_MspInit+0x124>
    {
      Error_Handler();
 80011bc:	f001 fe6a 	bl	8002e94 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	4a07      	ldr	r2, [pc, #28]	@ (80011e0 <HAL_ADC_MspInit+0x144>)
 80011c4:	64da      	str	r2, [r3, #76]	@ 0x4c
 80011c6:	4a06      	ldr	r2, [pc, #24]	@ (80011e0 <HAL_ADC_MspInit+0x144>)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80011cc:	bf00      	nop
 80011ce:	37e8      	adds	r7, #232	@ 0xe8
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	40022000 	.word	0x40022000
 80011d8:	58024400 	.word	0x58024400
 80011dc:	58020000 	.word	0x58020000
 80011e0:	24004760 	.word	0x24004760
 80011e4:	40020010 	.word	0x40020010

080011e8 <HAL_ADC_MspDeInit>:

void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC1)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4a0b      	ldr	r2, [pc, #44]	@ (8001224 <HAL_ADC_MspDeInit+0x3c>)
 80011f6:	4293      	cmp	r3, r2
 80011f8:	d110      	bne.n	800121c <HAL_ADC_MspDeInit+0x34>
  {
  /* USER CODE BEGIN ADC1_MspDeInit 0 */

  /* USER CODE END ADC1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC12_CLK_DISABLE();
 80011fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001228 <HAL_ADC_MspDeInit+0x40>)
 80011fc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001200:	4a09      	ldr	r2, [pc, #36]	@ (8001228 <HAL_ADC_MspDeInit+0x40>)
 8001202:	f023 0320 	bic.w	r3, r3, #32
 8001206:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8

    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_INP3
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_6);
 800120a:	2140      	movs	r1, #64	@ 0x40
 800120c:	4807      	ldr	r0, [pc, #28]	@ (800122c <HAL_ADC_MspDeInit+0x44>)
 800120e:	f007 fe83 	bl	8008f18 <HAL_GPIO_DeInit>

    /* ADC1 DMA DeInit */
    HAL_DMA_DeInit(adcHandle->DMA_Handle);
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001216:	4618      	mov	r0, r3
 8001218:	f005 f838 	bl	800628c <HAL_DMA_DeInit>
  /* USER CODE BEGIN ADC1_MspDeInit 1 */

  /* USER CODE END ADC1_MspDeInit 1 */
  }
}
 800121c:	bf00      	nop
 800121e:	3708      	adds	r7, #8
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	40022000 	.word	0x40022000
 8001228:	58024400 	.word	0x58024400
 800122c:	58020000 	.word	0x58020000

08001230 <MX_ADC1Sampling_Handler>:

/* USER CODE BEGIN 1 */

void MX_ADC1Sampling_Handler(double sample_fre, int mode)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b08e      	sub	sp, #56	@ 0x38
 8001234:	af00      	add	r7, sp, #0
 8001236:	ed87 0b02 	vstr	d0, [r7, #8]
 800123a:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800123c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001240:	2200      	movs	r2, #0
 8001242:	601a      	str	r2, [r3, #0]
 8001244:	605a      	str	r2, [r3, #4]
 8001246:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001248:	f107 0310 	add.w	r3, r7, #16
 800124c:	2200      	movs	r2, #0
 800124e:	601a      	str	r2, [r3, #0]
 8001250:	605a      	str	r2, [r3, #4]
 8001252:	609a      	str	r2, [r3, #8]
 8001254:	60da      	str	r2, [r3, #12]
 8001256:	611a      	str	r2, [r3, #16]
 8001258:	615a      	str	r2, [r3, #20]
 800125a:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800125c:	4b3c      	ldr	r3, [pc, #240]	@ (8001350 <MX_ADC1Sampling_Handler+0x120>)
 800125e:	4a3d      	ldr	r2, [pc, #244]	@ (8001354 <MX_ADC1Sampling_Handler+0x124>)
 8001260:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001262:	4b3b      	ldr	r3, [pc, #236]	@ (8001350 <MX_ADC1Sampling_Handler+0x120>)
 8001264:	2200      	movs	r2, #0
 8001266:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8001268:	4b39      	ldr	r3, [pc, #228]	@ (8001350 <MX_ADC1Sampling_Handler+0x120>)
 800126a:	2200      	movs	r2, #0
 800126c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800126e:	4b38      	ldr	r3, [pc, #224]	@ (8001350 <MX_ADC1Sampling_Handler+0x120>)
 8001270:	2200      	movs	r2, #0
 8001272:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001274:	4b36      	ldr	r3, [pc, #216]	@ (8001350 <MX_ADC1Sampling_Handler+0x120>)
 8001276:	2204      	movs	r2, #4
 8001278:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800127a:	4b35      	ldr	r3, [pc, #212]	@ (8001350 <MX_ADC1Sampling_Handler+0x120>)
 800127c:	2200      	movs	r2, #0
 800127e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001280:	4b33      	ldr	r3, [pc, #204]	@ (8001350 <MX_ADC1Sampling_Handler+0x120>)
 8001282:	2201      	movs	r2, #1
 8001284:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 8001286:	4b32      	ldr	r3, [pc, #200]	@ (8001350 <MX_ADC1Sampling_Handler+0x120>)
 8001288:	2201      	movs	r2, #1
 800128a:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800128c:	4b30      	ldr	r3, [pc, #192]	@ (8001350 <MX_ADC1Sampling_Handler+0x120>)
 800128e:	2200      	movs	r2, #0
 8001290:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T15_TRGO;
 8001292:	4b2f      	ldr	r3, [pc, #188]	@ (8001350 <MX_ADC1Sampling_Handler+0x120>)
 8001294:	f44f 62b8 	mov.w	r2, #1472	@ 0x5c0
 8001298:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800129a:	4b2d      	ldr	r3, [pc, #180]	@ (8001350 <MX_ADC1Sampling_Handler+0x120>)
 800129c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80012a0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 80012a2:	4b2b      	ldr	r3, [pc, #172]	@ (8001350 <MX_ADC1Sampling_Handler+0x120>)
 80012a4:	2203      	movs	r2, #3
 80012a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80012a8:	4b29      	ldr	r3, [pc, #164]	@ (8001350 <MX_ADC1Sampling_Handler+0x120>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80012ae:	4b28      	ldr	r3, [pc, #160]	@ (8001350 <MX_ADC1Sampling_Handler+0x120>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80012b4:	4b26      	ldr	r3, [pc, #152]	@ (8001350 <MX_ADC1Sampling_Handler+0x120>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012bc:	4824      	ldr	r0, [pc, #144]	@ (8001350 <MX_ADC1Sampling_Handler+0x120>)
 80012be:	f002 fd71 	bl	8003da4 <HAL_ADC_Init>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d001      	beq.n	80012cc <MX_ADC1Sampling_Handler+0x9c>
  {
    Error_Handler();
 80012c8:	f001 fde4 	bl	8002e94 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80012cc:	2300      	movs	r3, #0
 80012ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80012d0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80012d4:	4619      	mov	r1, r3
 80012d6:	481e      	ldr	r0, [pc, #120]	@ (8001350 <MX_ADC1Sampling_Handler+0x120>)
 80012d8:	f004 f8b2 	bl	8005440 <HAL_ADCEx_MultiModeConfigChannel>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d001      	beq.n	80012e6 <MX_ADC1Sampling_Handler+0xb6>
  {
    Error_Handler();
 80012e2:	f001 fdd7 	bl	8002e94 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80012e6:	4b1c      	ldr	r3, [pc, #112]	@ (8001358 <MX_ADC1Sampling_Handler+0x128>)
 80012e8:	613b      	str	r3, [r7, #16]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80012ea:	2306      	movs	r3, #6
 80012ec:	617b      	str	r3, [r7, #20]
  if (mode == 5)
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	2b05      	cmp	r3, #5
 80012f2:	d102      	bne.n	80012fa <MX_ADC1Sampling_Handler+0xca>
  {
	  sConfig.SamplingTime = ADC_SAMPLETIME_32CYCLES_5;
 80012f4:	2304      	movs	r3, #4
 80012f6:	61bb      	str	r3, [r7, #24]
 80012f8:	e00c      	b.n	8001314 <MX_ADC1Sampling_Handler+0xe4>
  }
  else if (mode == 2)
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	2b02      	cmp	r3, #2
 80012fe:	d107      	bne.n	8001310 <MX_ADC1Sampling_Handler+0xe0>
  {
	  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001300:	2301      	movs	r3, #1
 8001302:	61bb      	str	r3, [r7, #24]
	  sample_fre = 80000000.0 / (12.5 + 2.5);
 8001304:	a310      	add	r3, pc, #64	@ (adr r3, 8001348 <MX_ADC1Sampling_Handler+0x118>)
 8001306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800130a:	e9c7 2302 	strd	r2, r3, [r7, #8]
 800130e:	e001      	b.n	8001314 <MX_ADC1Sampling_Handler+0xe4>
  }
  else
  {
	  sConfig.SamplingTime = ADC_SAMPLETIME_387CYCLES_5;
 8001310:	2306      	movs	r3, #6
 8001312:	61bb      	str	r3, [r7, #24]
  }
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001314:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8001318:	61fb      	str	r3, [r7, #28]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800131a:	2304      	movs	r3, #4
 800131c:	623b      	str	r3, [r7, #32]
  sConfig.Offset = 0;
 800131e:	2300      	movs	r3, #0
 8001320:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.OffsetSignedSaturation = DISABLE;
 8001322:	2300      	movs	r3, #0
 8001324:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001328:	f107 0310 	add.w	r3, r7, #16
 800132c:	4619      	mov	r1, r3
 800132e:	4808      	ldr	r0, [pc, #32]	@ (8001350 <MX_ADC1Sampling_Handler+0x120>)
 8001330:	f003 f932 	bl	8004598 <HAL_ADC_ConfigChannel>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d001      	beq.n	800133e <MX_ADC1Sampling_Handler+0x10e>
  {
    Error_Handler();
 800133a:	f001 fdab 	bl	8002e94 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800133e:	bf00      	nop
 8001340:	3738      	adds	r7, #56	@ 0x38
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	55555555 	.word	0x55555555
 800134c:	41545855 	.word	0x41545855
 8001350:	240046fc 	.word	0x240046fc
 8001354:	40022000 	.word	0x40022000
 8001358:	0c900008 	.word	0x0c900008

0800135c <MX_DAC1_Init>:
DAC_HandleTypeDef hdac1;
DMA_HandleTypeDef hdma_dac1_ch2;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b08a      	sub	sp, #40	@ 0x28
 8001360:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001362:	1d3b      	adds	r3, r7, #4
 8001364:	2224      	movs	r2, #36	@ 0x24
 8001366:	2100      	movs	r1, #0
 8001368:	4618      	mov	r0, r3
 800136a:	f00f fbfd 	bl	8010b68 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800136e:	4b12      	ldr	r3, [pc, #72]	@ (80013b8 <MX_DAC1_Init+0x5c>)
 8001370:	4a12      	ldr	r2, [pc, #72]	@ (80013bc <MX_DAC1_Init+0x60>)
 8001372:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001374:	4810      	ldr	r0, [pc, #64]	@ (80013b8 <MX_DAC1_Init+0x5c>)
 8001376:	f004 facd 	bl	8005914 <HAL_DAC_Init>
 800137a:	4603      	mov	r3, r0
 800137c:	2b00      	cmp	r3, #0
 800137e:	d001      	beq.n	8001384 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001380:	f001 fd88 	bl	8002e94 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001384:	2300      	movs	r3, #0
 8001386:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 8001388:	2316      	movs	r3, #22
 800138a:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 800138c:	2302      	movs	r3, #2
 800138e:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8001390:	2301      	movs	r3, #1
 8001392:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001394:	2300      	movs	r3, #0
 8001396:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8001398:	1d3b      	adds	r3, r7, #4
 800139a:	2210      	movs	r2, #16
 800139c:	4619      	mov	r1, r3
 800139e:	4806      	ldr	r0, [pc, #24]	@ (80013b8 <MX_DAC1_Init+0x5c>)
 80013a0:	f004 fada 	bl	8005958 <HAL_DAC_ConfigChannel>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d001      	beq.n	80013ae <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 80013aa:	f001 fd73 	bl	8002e94 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80013ae:	bf00      	nop
 80013b0:	3728      	adds	r7, #40	@ 0x28
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	240047d8 	.word	0x240047d8
 80013bc:	40007400 	.word	0x40007400

080013c0 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b08a      	sub	sp, #40	@ 0x28
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013c8:	f107 0314 	add.w	r3, r7, #20
 80013cc:	2200      	movs	r2, #0
 80013ce:	601a      	str	r2, [r3, #0]
 80013d0:	605a      	str	r2, [r3, #4]
 80013d2:	609a      	str	r2, [r3, #8]
 80013d4:	60da      	str	r2, [r3, #12]
 80013d6:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4a30      	ldr	r2, [pc, #192]	@ (80014a0 <HAL_DAC_MspInit+0xe0>)
 80013de:	4293      	cmp	r3, r2
 80013e0:	d159      	bne.n	8001496 <HAL_DAC_MspInit+0xd6>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC12_CLK_ENABLE();
 80013e2:	4b30      	ldr	r3, [pc, #192]	@ (80014a4 <HAL_DAC_MspInit+0xe4>)
 80013e4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80013e8:	4a2e      	ldr	r2, [pc, #184]	@ (80014a4 <HAL_DAC_MspInit+0xe4>)
 80013ea:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80013ee:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80013f2:	4b2c      	ldr	r3, [pc, #176]	@ (80014a4 <HAL_DAC_MspInit+0xe4>)
 80013f4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80013f8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80013fc:	613b      	str	r3, [r7, #16]
 80013fe:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001400:	4b28      	ldr	r3, [pc, #160]	@ (80014a4 <HAL_DAC_MspInit+0xe4>)
 8001402:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001406:	4a27      	ldr	r2, [pc, #156]	@ (80014a4 <HAL_DAC_MspInit+0xe4>)
 8001408:	f043 0301 	orr.w	r3, r3, #1
 800140c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001410:	4b24      	ldr	r3, [pc, #144]	@ (80014a4 <HAL_DAC_MspInit+0xe4>)
 8001412:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001416:	f003 0301 	and.w	r3, r3, #1
 800141a:	60fb      	str	r3, [r7, #12]
 800141c:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800141e:	2320      	movs	r3, #32
 8001420:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001422:	2303      	movs	r3, #3
 8001424:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001426:	2300      	movs	r3, #0
 8001428:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800142a:	f107 0314 	add.w	r3, r7, #20
 800142e:	4619      	mov	r1, r3
 8001430:	481d      	ldr	r0, [pc, #116]	@ (80014a8 <HAL_DAC_MspInit+0xe8>)
 8001432:	f007 fbc1 	bl	8008bb8 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH2 Init */
    hdma_dac1_ch2.Instance = DMA1_Stream1;
 8001436:	4b1d      	ldr	r3, [pc, #116]	@ (80014ac <HAL_DAC_MspInit+0xec>)
 8001438:	4a1d      	ldr	r2, [pc, #116]	@ (80014b0 <HAL_DAC_MspInit+0xf0>)
 800143a:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch2.Init.Request = DMA_REQUEST_DAC2;
 800143c:	4b1b      	ldr	r3, [pc, #108]	@ (80014ac <HAL_DAC_MspInit+0xec>)
 800143e:	2244      	movs	r2, #68	@ 0x44
 8001440:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001442:	4b1a      	ldr	r3, [pc, #104]	@ (80014ac <HAL_DAC_MspInit+0xec>)
 8001444:	2240      	movs	r2, #64	@ 0x40
 8001446:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8001448:	4b18      	ldr	r3, [pc, #96]	@ (80014ac <HAL_DAC_MspInit+0xec>)
 800144a:	2200      	movs	r2, #0
 800144c:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch2.Init.MemInc = DMA_MINC_ENABLE;
 800144e:	4b17      	ldr	r3, [pc, #92]	@ (80014ac <HAL_DAC_MspInit+0xec>)
 8001450:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001454:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001456:	4b15      	ldr	r3, [pc, #84]	@ (80014ac <HAL_DAC_MspInit+0xec>)
 8001458:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800145c:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800145e:	4b13      	ldr	r3, [pc, #76]	@ (80014ac <HAL_DAC_MspInit+0xec>)
 8001460:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001464:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch2.Init.Mode = DMA_CIRCULAR;
 8001466:	4b11      	ldr	r3, [pc, #68]	@ (80014ac <HAL_DAC_MspInit+0xec>)
 8001468:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800146c:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch2.Init.Priority = DMA_PRIORITY_LOW;
 800146e:	4b0f      	ldr	r3, [pc, #60]	@ (80014ac <HAL_DAC_MspInit+0xec>)
 8001470:	2200      	movs	r2, #0
 8001472:	621a      	str	r2, [r3, #32]
    hdma_dac1_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001474:	4b0d      	ldr	r3, [pc, #52]	@ (80014ac <HAL_DAC_MspInit+0xec>)
 8001476:	2200      	movs	r2, #0
 8001478:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dac1_ch2) != HAL_OK)
 800147a:	480c      	ldr	r0, [pc, #48]	@ (80014ac <HAL_DAC_MspInit+0xec>)
 800147c:	f004 fbaa 	bl	8005bd4 <HAL_DMA_Init>
 8001480:	4603      	mov	r3, r0
 8001482:	2b00      	cmp	r3, #0
 8001484:	d001      	beq.n	800148a <HAL_DAC_MspInit+0xca>
    {
      Error_Handler();
 8001486:	f001 fd05 	bl	8002e94 <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle2,hdma_dac1_ch2);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	4a07      	ldr	r2, [pc, #28]	@ (80014ac <HAL_DAC_MspInit+0xec>)
 800148e:	60da      	str	r2, [r3, #12]
 8001490:	4a06      	ldr	r2, [pc, #24]	@ (80014ac <HAL_DAC_MspInit+0xec>)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 8001496:	bf00      	nop
 8001498:	3728      	adds	r7, #40	@ 0x28
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	40007400 	.word	0x40007400
 80014a4:	58024400 	.word	0x58024400
 80014a8:	58020000 	.word	0x58020000
 80014ac:	240047ec 	.word	0x240047ec
 80014b0:	40020028 	.word	0x40020028

080014b4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80014ba:	4b11      	ldr	r3, [pc, #68]	@ (8001500 <MX_DMA_Init+0x4c>)
 80014bc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80014c0:	4a0f      	ldr	r2, [pc, #60]	@ (8001500 <MX_DMA_Init+0x4c>)
 80014c2:	f043 0301 	orr.w	r3, r3, #1
 80014c6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80014ca:	4b0d      	ldr	r3, [pc, #52]	@ (8001500 <MX_DMA_Init+0x4c>)
 80014cc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80014d0:	f003 0301 	and.w	r3, r3, #1
 80014d4:	607b      	str	r3, [r7, #4]
 80014d6:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80014d8:	2200      	movs	r2, #0
 80014da:	2100      	movs	r1, #0
 80014dc:	200b      	movs	r0, #11
 80014de:	f004 f968 	bl	80057b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80014e2:	200b      	movs	r0, #11
 80014e4:	f004 f97f 	bl	80057e6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 80014e8:	2200      	movs	r2, #0
 80014ea:	2100      	movs	r1, #0
 80014ec:	200c      	movs	r0, #12
 80014ee:	f004 f960 	bl	80057b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80014f2:	200c      	movs	r0, #12
 80014f4:	f004 f977 	bl	80057e6 <HAL_NVIC_EnableIRQ>

}
 80014f8:	bf00      	nop
 80014fa:	3708      	adds	r7, #8
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	58024400 	.word	0x58024400

08001504 <MX_GPIO_Init>:
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b08a      	sub	sp, #40	@ 0x28
 8001508:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800150a:	f107 0314 	add.w	r3, r7, #20
 800150e:	2200      	movs	r2, #0
 8001510:	601a      	str	r2, [r3, #0]
 8001512:	605a      	str	r2, [r3, #4]
 8001514:	609a      	str	r2, [r3, #8]
 8001516:	60da      	str	r2, [r3, #12]
 8001518:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800151a:	4b34      	ldr	r3, [pc, #208]	@ (80015ec <MX_GPIO_Init+0xe8>)
 800151c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001520:	4a32      	ldr	r2, [pc, #200]	@ (80015ec <MX_GPIO_Init+0xe8>)
 8001522:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001526:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800152a:	4b30      	ldr	r3, [pc, #192]	@ (80015ec <MX_GPIO_Init+0xe8>)
 800152c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001530:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001534:	613b      	str	r3, [r7, #16]
 8001536:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001538:	4b2c      	ldr	r3, [pc, #176]	@ (80015ec <MX_GPIO_Init+0xe8>)
 800153a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800153e:	4a2b      	ldr	r2, [pc, #172]	@ (80015ec <MX_GPIO_Init+0xe8>)
 8001540:	f043 0301 	orr.w	r3, r3, #1
 8001544:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001548:	4b28      	ldr	r3, [pc, #160]	@ (80015ec <MX_GPIO_Init+0xe8>)
 800154a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800154e:	f003 0301 	and.w	r3, r3, #1
 8001552:	60fb      	str	r3, [r7, #12]
 8001554:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001556:	4b25      	ldr	r3, [pc, #148]	@ (80015ec <MX_GPIO_Init+0xe8>)
 8001558:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800155c:	4a23      	ldr	r2, [pc, #140]	@ (80015ec <MX_GPIO_Init+0xe8>)
 800155e:	f043 0302 	orr.w	r3, r3, #2
 8001562:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001566:	4b21      	ldr	r3, [pc, #132]	@ (80015ec <MX_GPIO_Init+0xe8>)
 8001568:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800156c:	f003 0302 	and.w	r3, r3, #2
 8001570:	60bb      	str	r3, [r7, #8]
 8001572:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001574:	4b1d      	ldr	r3, [pc, #116]	@ (80015ec <MX_GPIO_Init+0xe8>)
 8001576:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800157a:	4a1c      	ldr	r2, [pc, #112]	@ (80015ec <MX_GPIO_Init+0xe8>)
 800157c:	f043 0308 	orr.w	r3, r3, #8
 8001580:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001584:	4b19      	ldr	r3, [pc, #100]	@ (80015ec <MX_GPIO_Init+0xe8>)
 8001586:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800158a:	f003 0308 	and.w	r3, r3, #8
 800158e:	607b      	str	r3, [r7, #4]
 8001590:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001592:	2200      	movs	r2, #0
 8001594:	2110      	movs	r1, #16
 8001596:	4816      	ldr	r0, [pc, #88]	@ (80015f0 <MX_GPIO_Init+0xec>)
 8001598:	f007 fdc8 	bl	800912c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800159c:	2200      	movs	r2, #0
 800159e:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 80015a2:	4814      	ldr	r0, [pc, #80]	@ (80015f4 <MX_GPIO_Init+0xf0>)
 80015a4:	f007 fdc2 	bl	800912c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80015a8:	2310      	movs	r3, #16
 80015aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ac:	2301      	movs	r3, #1
 80015ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b0:	2300      	movs	r3, #0
 80015b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015b4:	2300      	movs	r3, #0
 80015b6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015b8:	f107 0314 	add.w	r3, r7, #20
 80015bc:	4619      	mov	r1, r3
 80015be:	480c      	ldr	r0, [pc, #48]	@ (80015f0 <MX_GPIO_Init+0xec>)
 80015c0:	f007 fafa 	bl	8008bb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80015c4:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80015c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ca:	2301      	movs	r3, #1
 80015cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ce:	2300      	movs	r3, #0
 80015d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015d2:	2300      	movs	r3, #0
 80015d4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015d6:	f107 0314 	add.w	r3, r7, #20
 80015da:	4619      	mov	r1, r3
 80015dc:	4805      	ldr	r0, [pc, #20]	@ (80015f4 <MX_GPIO_Init+0xf0>)
 80015de:	f007 faeb 	bl	8008bb8 <HAL_GPIO_Init>

}
 80015e2:	bf00      	nop
 80015e4:	3728      	adds	r7, #40	@ 0x28
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	58024400 	.word	0x58024400
 80015f0:	58020000 	.word	0x58020000
 80015f4:	58020c00 	.word	0x58020c00

080015f8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80015fc:	4b1b      	ldr	r3, [pc, #108]	@ (800166c <MX_I2C1_Init+0x74>)
 80015fe:	4a1c      	ldr	r2, [pc, #112]	@ (8001670 <MX_I2C1_Init+0x78>)
 8001600:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B03FDB;
 8001602:	4b1a      	ldr	r3, [pc, #104]	@ (800166c <MX_I2C1_Init+0x74>)
 8001604:	4a1b      	ldr	r2, [pc, #108]	@ (8001674 <MX_I2C1_Init+0x7c>)
 8001606:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001608:	4b18      	ldr	r3, [pc, #96]	@ (800166c <MX_I2C1_Init+0x74>)
 800160a:	2200      	movs	r2, #0
 800160c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800160e:	4b17      	ldr	r3, [pc, #92]	@ (800166c <MX_I2C1_Init+0x74>)
 8001610:	2201      	movs	r2, #1
 8001612:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001614:	4b15      	ldr	r3, [pc, #84]	@ (800166c <MX_I2C1_Init+0x74>)
 8001616:	2200      	movs	r2, #0
 8001618:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800161a:	4b14      	ldr	r3, [pc, #80]	@ (800166c <MX_I2C1_Init+0x74>)
 800161c:	2200      	movs	r2, #0
 800161e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001620:	4b12      	ldr	r3, [pc, #72]	@ (800166c <MX_I2C1_Init+0x74>)
 8001622:	2200      	movs	r2, #0
 8001624:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001626:	4b11      	ldr	r3, [pc, #68]	@ (800166c <MX_I2C1_Init+0x74>)
 8001628:	2200      	movs	r2, #0
 800162a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800162c:	4b0f      	ldr	r3, [pc, #60]	@ (800166c <MX_I2C1_Init+0x74>)
 800162e:	2200      	movs	r2, #0
 8001630:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001632:	480e      	ldr	r0, [pc, #56]	@ (800166c <MX_I2C1_Init+0x74>)
 8001634:	f007 fd94 	bl	8009160 <HAL_I2C_Init>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d001      	beq.n	8001642 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800163e:	f001 fc29 	bl	8002e94 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001642:	2100      	movs	r1, #0
 8001644:	4809      	ldr	r0, [pc, #36]	@ (800166c <MX_I2C1_Init+0x74>)
 8001646:	f007 fe1b 	bl	8009280 <HAL_I2CEx_ConfigAnalogFilter>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d001      	beq.n	8001654 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001650:	f001 fc20 	bl	8002e94 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001654:	2100      	movs	r1, #0
 8001656:	4805      	ldr	r0, [pc, #20]	@ (800166c <MX_I2C1_Init+0x74>)
 8001658:	f007 fe5d 	bl	8009316 <HAL_I2CEx_ConfigDigitalFilter>
 800165c:	4603      	mov	r3, r0
 800165e:	2b00      	cmp	r3, #0
 8001660:	d001      	beq.n	8001666 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001662:	f001 fc17 	bl	8002e94 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001666:	bf00      	nop
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	24004864 	.word	0x24004864
 8001670:	40005400 	.word	0x40005400
 8001674:	00b03fdb 	.word	0x00b03fdb

08001678 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b0ba      	sub	sp, #232	@ 0xe8
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001680:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001684:	2200      	movs	r2, #0
 8001686:	601a      	str	r2, [r3, #0]
 8001688:	605a      	str	r2, [r3, #4]
 800168a:	609a      	str	r2, [r3, #8]
 800168c:	60da      	str	r2, [r3, #12]
 800168e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001690:	f107 0310 	add.w	r3, r7, #16
 8001694:	22c0      	movs	r2, #192	@ 0xc0
 8001696:	2100      	movs	r1, #0
 8001698:	4618      	mov	r0, r3
 800169a:	f00f fa65 	bl	8010b68 <memset>
  if(i2cHandle->Instance==I2C1)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	4a26      	ldr	r2, [pc, #152]	@ (800173c <HAL_I2C_MspInit+0xc4>)
 80016a4:	4293      	cmp	r3, r2
 80016a6:	d145      	bne.n	8001734 <HAL_I2C_MspInit+0xbc>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80016a8:	f04f 0208 	mov.w	r2, #8
 80016ac:	f04f 0300 	mov.w	r3, #0
 80016b0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 80016b4:	2300      	movs	r3, #0
 80016b6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80016ba:	f107 0310 	add.w	r3, r7, #16
 80016be:	4618      	mov	r0, r3
 80016c0:	f008 fe98 	bl	800a3f4 <HAL_RCCEx_PeriphCLKConfig>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d001      	beq.n	80016ce <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 80016ca:	f001 fbe3 	bl	8002e94 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016ce:	4b1c      	ldr	r3, [pc, #112]	@ (8001740 <HAL_I2C_MspInit+0xc8>)
 80016d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016d4:	4a1a      	ldr	r2, [pc, #104]	@ (8001740 <HAL_I2C_MspInit+0xc8>)
 80016d6:	f043 0302 	orr.w	r3, r3, #2
 80016da:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80016de:	4b18      	ldr	r3, [pc, #96]	@ (8001740 <HAL_I2C_MspInit+0xc8>)
 80016e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016e4:	f003 0302 	and.w	r3, r3, #2
 80016e8:	60fb      	str	r3, [r7, #12]
 80016ea:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80016ec:	23c0      	movs	r3, #192	@ 0xc0
 80016ee:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016f2:	2312      	movs	r3, #18
 80016f4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f8:	2300      	movs	r3, #0
 80016fa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016fe:	2300      	movs	r3, #0
 8001700:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001704:	2304      	movs	r3, #4
 8001706:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800170a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800170e:	4619      	mov	r1, r3
 8001710:	480c      	ldr	r0, [pc, #48]	@ (8001744 <HAL_I2C_MspInit+0xcc>)
 8001712:	f007 fa51 	bl	8008bb8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001716:	4b0a      	ldr	r3, [pc, #40]	@ (8001740 <HAL_I2C_MspInit+0xc8>)
 8001718:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800171c:	4a08      	ldr	r2, [pc, #32]	@ (8001740 <HAL_I2C_MspInit+0xc8>)
 800171e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001722:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001726:	4b06      	ldr	r3, [pc, #24]	@ (8001740 <HAL_I2C_MspInit+0xc8>)
 8001728:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800172c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001730:	60bb      	str	r3, [r7, #8]
 8001732:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001734:	bf00      	nop
 8001736:	37e8      	adds	r7, #232	@ 0xe8
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}
 800173c:	40005400 	.word	0x40005400
 8001740:	58024400 	.word	0x58024400
 8001744:	58020400 	.word	0x58020400

08001748 <Analog_Judge>:
#include "tim.h"
#include "usart.h"
#include "gpio.h"

int Analog_Judge(wave_arg arg, mod_arg mod_config, double x[], double v[])
{
 8001748:	b590      	push	{r4, r7, lr}
 800174a:	f5ad 5dc5 	sub.w	sp, sp, #6304	@ 0x18a0
 800174e:	b087      	sub	sp, #28
 8001750:	af00      	add	r7, sp, #0
 8001752:	eeb0 5b42 	vmov.f64	d5, d2
 8001756:	f607 03b8 	addw	r3, r7, #2232	@ 0x8b8
 800175a:	f5a3 630a 	sub.w	r3, r3, #2208	@ 0x8a0
 800175e:	eeb0 6b43 	vmov.f64	d6, d3
 8001762:	eeb0 7b44 	vmov.f64	d7, d4
 8001766:	f607 02b8 	addw	r2, r7, #2232	@ 0x8b8
 800176a:	f5a2 620b 	sub.w	r2, r2, #2224	@ 0x8b0
 800176e:	f607 04b8 	addw	r4, r7, #2232	@ 0x8b8
 8001772:	f6a4 04b4 	subw	r4, r4, #2228	@ 0x8b4
 8001776:	6020      	str	r0, [r4, #0]
 8001778:	f607 00b8 	addw	r0, r7, #2232	@ 0x8b8
 800177c:	f6a0 00b8 	subw	r0, r0, #2232	@ 0x8b8
 8001780:	6001      	str	r1, [r0, #0]
 8001782:	ed83 0b00 	vstr	d0, [r3]
 8001786:	ed83 1b02 	vstr	d1, [r3, #8]
 800178a:	ed83 5b04 	vstr	d5, [r3, #16]
 800178e:	ed82 6b00 	vstr	d6, [r2]
 8001792:	ed82 7b02 	vstr	d7, [r2, #8]
    double bands[FO_LENGTH / 16];
    int bands_idx[FO_LENGTH / 16];
    double bands_sum = 0;
 8001796:	f04f 0200 	mov.w	r2, #0
 800179a:	f04f 0300 	mov.w	r3, #0
 800179e:	f641 01b0 	movw	r1, #6320	@ 0x18b0
 80017a2:	4439      	add	r1, r7
 80017a4:	e9c1 2300 	strd	r2, r3, [r1]
    int n_bands = 0;
 80017a8:	2300      	movs	r3, #0
 80017aa:	f641 02ac 	movw	r2, #6316	@ 0x18ac
 80017ae:	443a      	add	r2, r7
 80017b0:	6013      	str	r3, [r2, #0]
    int bands_gap = 0;
 80017b2:	2300      	movs	r3, #0
 80017b4:	f641 027c 	movw	r2, #6268	@ 0x187c
 80017b8:	443a      	add	r2, r7
 80017ba:	6013      	str	r3, [r2, #0]
    int is_symmetric = 1;
 80017bc:	2301      	movs	r3, #1
 80017be:	f641 02a8 	movw	r2, #6312	@ 0x18a8
 80017c2:	443a      	add	r2, r7
 80017c4:	6013      	str	r3, [r2, #0]
    int center_idx = 0;
 80017c6:	2300      	movs	r3, #0
 80017c8:	f641 02a4 	movw	r2, #6308	@ 0x18a4
 80017cc:	443a      	add	r2, r7
 80017ce:	6013      	str	r3, [r2, #0]
    char str[50];


    // This can be optimized with specific threshold
    double main_band = 0;
 80017d0:	f04f 0200 	mov.w	r2, #0
 80017d4:	f04f 0300 	mov.w	r3, #0
 80017d8:	f641 0198 	movw	r1, #6296	@ 0x1898
 80017dc:	4439      	add	r1, r7
 80017de:	e9c1 2300 	strd	r2, r3, [r1]
    for (int i = 100; i < FO_LENGTH / 2 - 100; i++)
 80017e2:	2364      	movs	r3, #100	@ 0x64
 80017e4:	f641 0294 	movw	r2, #6292	@ 0x1894
 80017e8:	443a      	add	r2, r7
 80017ea:	6013      	str	r3, [r2, #0]
 80017ec:	e031      	b.n	8001852 <Analog_Judge+0x10a>
    {
        if (x[i] > main_band)
 80017ee:	f641 0394 	movw	r3, #6292	@ 0x1894
 80017f2:	443b      	add	r3, r7
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	00db      	lsls	r3, r3, #3
 80017f8:	f607 02b8 	addw	r2, r7, #2232	@ 0x8b8
 80017fc:	f6a2 02b4 	subw	r2, r2, #2228	@ 0x8b4
 8001800:	6812      	ldr	r2, [r2, #0]
 8001802:	4413      	add	r3, r2
 8001804:	ed93 7b00 	vldr	d7, [r3]
 8001808:	f641 0398 	movw	r3, #6296	@ 0x1898
 800180c:	443b      	add	r3, r7
 800180e:	ed93 6b00 	vldr	d6, [r3]
 8001812:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8001816:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800181a:	d511      	bpl.n	8001840 <Analog_Judge+0xf8>
        {
            main_band = x[i];
 800181c:	f641 0394 	movw	r3, #6292	@ 0x1894
 8001820:	443b      	add	r3, r7
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	00db      	lsls	r3, r3, #3
 8001826:	f607 02b8 	addw	r2, r7, #2232	@ 0x8b8
 800182a:	f6a2 02b4 	subw	r2, r2, #2228	@ 0x8b4
 800182e:	6812      	ldr	r2, [r2, #0]
 8001830:	4413      	add	r3, r2
 8001832:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001836:	f641 0198 	movw	r1, #6296	@ 0x1898
 800183a:	4439      	add	r1, r7
 800183c:	e9c1 2300 	strd	r2, r3, [r1]
    for (int i = 100; i < FO_LENGTH / 2 - 100; i++)
 8001840:	f641 0394 	movw	r3, #6292	@ 0x1894
 8001844:	443b      	add	r3, r7
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	3301      	adds	r3, #1
 800184a:	f641 0294 	movw	r2, #6292	@ 0x1894
 800184e:	443a      	add	r2, r7
 8001850:	6013      	str	r3, [r2, #0]
 8001852:	f641 0394 	movw	r3, #6292	@ 0x1894
 8001856:	443b      	add	r3, r7
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f640 729b 	movw	r2, #3995	@ 0xf9b
 800185e:	4293      	cmp	r3, r2
 8001860:	ddc5      	ble.n	80017ee <Analog_Judge+0xa6>
        }
    }
    double threshold = main_band * 0.1;
 8001862:	f641 0398 	movw	r3, #6296	@ 0x1898
 8001866:	443b      	add	r3, r7
 8001868:	ed93 7b00 	vldr	d7, [r3]
 800186c:	ed9f 6bb8 	vldr	d6, [pc, #736]	@ 8001b50 <Analog_Judge+0x408>
 8001870:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001874:	f641 0370 	movw	r3, #6256	@ 0x1870
 8001878:	443b      	add	r3, r7
 800187a:	ed83 7b00 	vstr	d7, [r3]
    
    for(int i = 1640 - FO_LENGTH / 8; i < 1640 +  FO_LENGTH / 8; i++)
 800187e:	f44f 731a 	mov.w	r3, #616	@ 0x268
 8001882:	f641 0290 	movw	r2, #6288	@ 0x1890
 8001886:	443a      	add	r2, r7
 8001888:	6013      	str	r3, [r2, #0]
 800188a:	e0ca      	b.n	8001a22 <Analog_Judge+0x2da>
    {
        if(x[i] > threshold || x[i] > 200)
 800188c:	f641 0390 	movw	r3, #6288	@ 0x1890
 8001890:	443b      	add	r3, r7
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	00db      	lsls	r3, r3, #3
 8001896:	f607 02b8 	addw	r2, r7, #2232	@ 0x8b8
 800189a:	f6a2 02b4 	subw	r2, r2, #2228	@ 0x8b4
 800189e:	6812      	ldr	r2, [r2, #0]
 80018a0:	4413      	add	r3, r2
 80018a2:	ed93 7b00 	vldr	d7, [r3]
 80018a6:	f641 0370 	movw	r3, #6256	@ 0x1870
 80018aa:	443b      	add	r3, r7
 80018ac:	ed93 6b00 	vldr	d6, [r3]
 80018b0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80018b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018b8:	d414      	bmi.n	80018e4 <Analog_Judge+0x19c>
 80018ba:	f641 0390 	movw	r3, #6288	@ 0x1890
 80018be:	443b      	add	r3, r7
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	00db      	lsls	r3, r3, #3
 80018c4:	f607 02b8 	addw	r2, r7, #2232	@ 0x8b8
 80018c8:	f6a2 02b4 	subw	r2, r2, #2228	@ 0x8b4
 80018cc:	6812      	ldr	r2, [r2, #0]
 80018ce:	4413      	add	r3, r2
 80018d0:	ed93 7b00 	vldr	d7, [r3]
 80018d4:	ed9f 6ba0 	vldr	d6, [pc, #640]	@ 8001b58 <Analog_Judge+0x410>
 80018d8:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80018dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018e0:	f340 8096 	ble.w	8001a10 <Analog_Judge+0x2c8>
        {
        	int flag = 1 ;
 80018e4:	2301      	movs	r3, #1
 80018e6:	f641 028c 	movw	r2, #6284	@ 0x188c
 80018ea:	443a      	add	r2, r7
 80018ec:	6013      	str	r3, [r2, #0]
        	for (int j = i - 2 ; j < i + 2 ; j++)
 80018ee:	f641 0390 	movw	r3, #6288	@ 0x1890
 80018f2:	443b      	add	r3, r7
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	3b02      	subs	r3, #2
 80018f8:	f641 0288 	movw	r2, #6280	@ 0x1888
 80018fc:	443a      	add	r2, r7
 80018fe:	6013      	str	r3, [r2, #0]
 8001900:	e02c      	b.n	800195c <Analog_Judge+0x214>
        	{
        		if (x[j] > x[i])flag = 0;
 8001902:	f641 0388 	movw	r3, #6280	@ 0x1888
 8001906:	443b      	add	r3, r7
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	00db      	lsls	r3, r3, #3
 800190c:	f607 02b8 	addw	r2, r7, #2232	@ 0x8b8
 8001910:	f6a2 02b4 	subw	r2, r2, #2228	@ 0x8b4
 8001914:	6812      	ldr	r2, [r2, #0]
 8001916:	4413      	add	r3, r2
 8001918:	ed93 6b00 	vldr	d6, [r3]
 800191c:	f641 0390 	movw	r3, #6288	@ 0x1890
 8001920:	443b      	add	r3, r7
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	00db      	lsls	r3, r3, #3
 8001926:	f607 02b8 	addw	r2, r7, #2232	@ 0x8b8
 800192a:	f6a2 02b4 	subw	r2, r2, #2228	@ 0x8b4
 800192e:	6812      	ldr	r2, [r2, #0]
 8001930:	4413      	add	r3, r2
 8001932:	ed93 7b00 	vldr	d7, [r3]
 8001936:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800193a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800193e:	dd04      	ble.n	800194a <Analog_Judge+0x202>
 8001940:	2300      	movs	r3, #0
 8001942:	f641 028c 	movw	r2, #6284	@ 0x188c
 8001946:	443a      	add	r2, r7
 8001948:	6013      	str	r3, [r2, #0]
        	for (int j = i - 2 ; j < i + 2 ; j++)
 800194a:	f641 0388 	movw	r3, #6280	@ 0x1888
 800194e:	443b      	add	r3, r7
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	3301      	adds	r3, #1
 8001954:	f641 0288 	movw	r2, #6280	@ 0x1888
 8001958:	443a      	add	r2, r7
 800195a:	6013      	str	r3, [r2, #0]
 800195c:	f641 0390 	movw	r3, #6288	@ 0x1890
 8001960:	443b      	add	r3, r7
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	3301      	adds	r3, #1
 8001966:	f641 0288 	movw	r2, #6280	@ 0x1888
 800196a:	443a      	add	r2, r7
 800196c:	6812      	ldr	r2, [r2, #0]
 800196e:	429a      	cmp	r2, r3
 8001970:	ddc7      	ble.n	8001902 <Analog_Judge+0x1ba>
        	}
        	if (flag == 1)
 8001972:	f641 038c 	movw	r3, #6284	@ 0x188c
 8001976:	443b      	add	r3, r7
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	2b01      	cmp	r3, #1
 800197c:	d148      	bne.n	8001a10 <Analog_Judge+0x2c8>
        	{
        		bands_sum += x[i];
 800197e:	f641 0390 	movw	r3, #6288	@ 0x1890
 8001982:	443b      	add	r3, r7
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	00db      	lsls	r3, r3, #3
 8001988:	f607 02b8 	addw	r2, r7, #2232	@ 0x8b8
 800198c:	f6a2 02b4 	subw	r2, r2, #2228	@ 0x8b4
 8001990:	6812      	ldr	r2, [r2, #0]
 8001992:	4413      	add	r3, r2
 8001994:	ed93 7b00 	vldr	d7, [r3]
 8001998:	f641 03b0 	movw	r3, #6320	@ 0x18b0
 800199c:	443b      	add	r3, r7
 800199e:	ed93 6b00 	vldr	d6, [r3]
 80019a2:	ee36 7b07 	vadd.f64	d7, d6, d7
 80019a6:	f641 03b0 	movw	r3, #6320	@ 0x18b0
 80019aa:	443b      	add	r3, r7
 80019ac:	ed83 7b00 	vstr	d7, [r3]
        		bands[n_bands] = x[i];
 80019b0:	f641 0390 	movw	r3, #6288	@ 0x1890
 80019b4:	443b      	add	r3, r7
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	00db      	lsls	r3, r3, #3
 80019ba:	f607 02b8 	addw	r2, r7, #2232	@ 0x8b8
 80019be:	f6a2 02b4 	subw	r2, r2, #2228	@ 0x8b4
 80019c2:	6812      	ldr	r2, [r2, #0]
 80019c4:	4413      	add	r3, r2
 80019c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019ca:	f607 01b8 	addw	r1, r7, #2232	@ 0x8b8
 80019ce:	4608      	mov	r0, r1
 80019d0:	f641 01ac 	movw	r1, #6316	@ 0x18ac
 80019d4:	4439      	add	r1, r7
 80019d6:	6809      	ldr	r1, [r1, #0]
 80019d8:	00c9      	lsls	r1, r1, #3
 80019da:	4401      	add	r1, r0
 80019dc:	3950      	subs	r1, #80	@ 0x50
 80019de:	e9c1 2300 	strd	r2, r3, [r1]
        		bands_idx[n_bands] = i;
 80019e2:	f607 03b8 	addw	r3, r7, #2232	@ 0x8b8
 80019e6:	f5a3 6305 	sub.w	r3, r3, #2128	@ 0x850
 80019ea:	f641 02ac 	movw	r2, #6316	@ 0x18ac
 80019ee:	443a      	add	r2, r7
 80019f0:	6812      	ldr	r2, [r2, #0]
 80019f2:	f641 0190 	movw	r1, #6288	@ 0x1890
 80019f6:	4439      	add	r1, r7
 80019f8:	6809      	ldr	r1, [r1, #0]
 80019fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        		n_bands++;
 80019fe:	f641 03ac 	movw	r3, #6316	@ 0x18ac
 8001a02:	443b      	add	r3, r7
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	3301      	adds	r3, #1
 8001a08:	f641 02ac 	movw	r2, #6316	@ 0x18ac
 8001a0c:	443a      	add	r2, r7
 8001a0e:	6013      	str	r3, [r2, #0]
    for(int i = 1640 - FO_LENGTH / 8; i < 1640 +  FO_LENGTH / 8; i++)
 8001a10:	f641 0390 	movw	r3, #6288	@ 0x1890
 8001a14:	443b      	add	r3, r7
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	3301      	adds	r3, #1
 8001a1a:	f641 0290 	movw	r2, #6288	@ 0x1890
 8001a1e:	443a      	add	r2, r7
 8001a20:	6013      	str	r3, [r2, #0]
 8001a22:	f641 0390 	movw	r3, #6288	@ 0x1890
 8001a26:	443b      	add	r3, r7
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f640 2267 	movw	r2, #2663	@ 0xa67
 8001a2e:	4293      	cmp	r3, r2
 8001a30:	f77f af2c 	ble.w	800188c <Analog_Judge+0x144>
        	}
        }
    }


    bands_gap = bands_idx[n_bands / 2 + 1] - bands_idx[n_bands / 2];
 8001a34:	f641 03ac 	movw	r3, #6316	@ 0x18ac
 8001a38:	443b      	add	r3, r7
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	da00      	bge.n	8001a42 <Analog_Judge+0x2fa>
 8001a40:	3301      	adds	r3, #1
 8001a42:	105b      	asrs	r3, r3, #1
 8001a44:	1c5a      	adds	r2, r3, #1
 8001a46:	f607 03b8 	addw	r3, r7, #2232	@ 0x8b8
 8001a4a:	f5a3 6305 	sub.w	r3, r3, #2128	@ 0x850
 8001a4e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001a52:	f641 03ac 	movw	r3, #6316	@ 0x18ac
 8001a56:	443b      	add	r3, r7
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	da00      	bge.n	8001a60 <Analog_Judge+0x318>
 8001a5e:	3301      	adds	r3, #1
 8001a60:	105b      	asrs	r3, r3, #1
 8001a62:	4619      	mov	r1, r3
 8001a64:	f607 03b8 	addw	r3, r7, #2232	@ 0x8b8
 8001a68:	f5a3 6305 	sub.w	r3, r3, #2128	@ 0x850
 8001a6c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001a70:	1ad3      	subs	r3, r2, r3
 8001a72:	f641 027c 	movw	r2, #6268	@ 0x187c
 8001a76:	443a      	add	r2, r7
 8001a78:	6013      	str	r3, [r2, #0]
	sprintf(str , "number of separated bands: %d." , n_bands);
 8001a7a:	4b39      	ldr	r3, [pc, #228]	@ (8001b60 <Analog_Judge+0x418>)
 8001a7c:	f503 53c5 	add.w	r3, r3, #6304	@ 0x18a0
 8001a80:	f103 0318 	add.w	r3, r3, #24
 8001a84:	443b      	add	r3, r7
 8001a86:	f641 02ac 	movw	r2, #6316	@ 0x18ac
 8001a8a:	443a      	add	r2, r7
 8001a8c:	6812      	ldr	r2, [r2, #0]
 8001a8e:	4935      	ldr	r1, [pc, #212]	@ (8001b64 <Analog_Judge+0x41c>)
 8001a90:	4618      	mov	r0, r3
 8001a92:	f00e fd61 	bl	8010558 <sprintf>
	HAL_UART_Transmit(&huart1,(uint8_t *)str , 30   ,HAL_MAX_DELAY);
 8001a96:	4932      	ldr	r1, [pc, #200]	@ (8001b60 <Analog_Judge+0x418>)
 8001a98:	f641 03b8 	movw	r3, #6328	@ 0x18b8
 8001a9c:	440b      	add	r3, r1
 8001a9e:	19d9      	adds	r1, r3, r7
 8001aa0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001aa4:	221e      	movs	r2, #30
 8001aa6:	4830      	ldr	r0, [pc, #192]	@ (8001b68 <Analog_Judge+0x420>)
 8001aa8:	f00c fa62 	bl	800df70 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1 ,(uint8_t *)"\n", 1 , HAL_MAX_DELAY);
 8001aac:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001ab0:	2201      	movs	r2, #1
 8001ab2:	492e      	ldr	r1, [pc, #184]	@ (8001b6c <Analog_Judge+0x424>)
 8001ab4:	482c      	ldr	r0, [pc, #176]	@ (8001b68 <Analog_Judge+0x420>)
 8001ab6:	f00c fa5b 	bl	800df70 <HAL_UART_Transmit>

	for (int i = 0; i < n_bands; i++)
 8001aba:	2300      	movs	r3, #0
 8001abc:	f641 0284 	movw	r2, #6276	@ 0x1884
 8001ac0:	443a      	add	r2, r7
 8001ac2:	6013      	str	r3, [r2, #0]
 8001ac4:	e032      	b.n	8001b2c <Analog_Judge+0x3e4>
	{
		center_idx = (abs(bands_idx[i] - 1640) < 20) ? i : center_idx;
 8001ac6:	f607 03b8 	addw	r3, r7, #2232	@ 0x8b8
 8001aca:	f5a3 6305 	sub.w	r3, r3, #2128	@ 0x850
 8001ace:	f641 0284 	movw	r2, #6276	@ 0x1884
 8001ad2:	443a      	add	r2, r7
 8001ad4:	6812      	ldr	r2, [r2, #0]
 8001ad6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ada:	f5a3 63cd 	sub.w	r3, r3, #1640	@ 0x668
 8001ade:	f113 0f13 	cmn.w	r3, #19
 8001ae2:	db12      	blt.n	8001b0a <Analog_Judge+0x3c2>
 8001ae4:	f607 03b8 	addw	r3, r7, #2232	@ 0x8b8
 8001ae8:	f5a3 6305 	sub.w	r3, r3, #2128	@ 0x850
 8001aec:	f641 0284 	movw	r2, #6276	@ 0x1884
 8001af0:	443a      	add	r2, r7
 8001af2:	6812      	ldr	r2, [r2, #0]
 8001af4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001af8:	f5a3 63cd 	sub.w	r3, r3, #1640	@ 0x668
 8001afc:	2b13      	cmp	r3, #19
 8001afe:	dc04      	bgt.n	8001b0a <Analog_Judge+0x3c2>
 8001b00:	f641 0384 	movw	r3, #6276	@ 0x1884
 8001b04:	443b      	add	r3, r7
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	e003      	b.n	8001b12 <Analog_Judge+0x3ca>
 8001b0a:	f641 03a4 	movw	r3, #6308	@ 0x18a4
 8001b0e:	443b      	add	r3, r7
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f641 02a4 	movw	r2, #6308	@ 0x18a4
 8001b16:	443a      	add	r2, r7
 8001b18:	6013      	str	r3, [r2, #0]
	for (int i = 0; i < n_bands; i++)
 8001b1a:	f641 0384 	movw	r3, #6276	@ 0x1884
 8001b1e:	443b      	add	r3, r7
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	3301      	adds	r3, #1
 8001b24:	f641 0284 	movw	r2, #6276	@ 0x1884
 8001b28:	443a      	add	r2, r7
 8001b2a:	6013      	str	r3, [r2, #0]
 8001b2c:	f641 0384 	movw	r3, #6276	@ 0x1884
 8001b30:	443b      	add	r3, r7
 8001b32:	681a      	ldr	r2, [r3, #0]
 8001b34:	f641 03ac 	movw	r3, #6316	@ 0x18ac
 8001b38:	443b      	add	r3, r7
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	429a      	cmp	r2, r3
 8001b3e:	dbc2      	blt.n	8001ac6 <Analog_Judge+0x37e>
	}
	for (int i = 0 ; i < n_bands / 2; i++)
 8001b40:	2300      	movs	r3, #0
 8001b42:	f507 52c4 	add.w	r2, r7, #6272	@ 0x1880
 8001b46:	6013      	str	r3, [r2, #0]
 8001b48:	e053      	b.n	8001bf2 <Analog_Judge+0x4aa>
 8001b4a:	bf00      	nop
 8001b4c:	f3af 8000 	nop.w
 8001b50:	9999999a 	.word	0x9999999a
 8001b54:	3fb99999 	.word	0x3fb99999
 8001b58:	00000000 	.word	0x00000000
 8001b5c:	40690000 	.word	0x40690000
 8001b60:	ffffe77c 	.word	0xffffe77c
 8001b64:	08015900 	.word	0x08015900
 8001b68:	24014a1c 	.word	0x24014a1c
 8001b6c:	08015920 	.word	0x08015920
	{
		if (abs(bands[center_idx - i] - bands[center_idx + i]) > threshold)
 8001b70:	f641 03a4 	movw	r3, #6308	@ 0x18a4
 8001b74:	443b      	add	r3, r7
 8001b76:	681a      	ldr	r2, [r3, #0]
 8001b78:	f507 53c4 	add.w	r3, r7, #6272	@ 0x1880
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	1ad3      	subs	r3, r2, r3
 8001b80:	f607 02b8 	addw	r2, r7, #2232	@ 0x8b8
 8001b84:	00db      	lsls	r3, r3, #3
 8001b86:	4413      	add	r3, r2
 8001b88:	3b50      	subs	r3, #80	@ 0x50
 8001b8a:	ed93 6b00 	vldr	d6, [r3]
 8001b8e:	f641 03a4 	movw	r3, #6308	@ 0x18a4
 8001b92:	443b      	add	r3, r7
 8001b94:	681a      	ldr	r2, [r3, #0]
 8001b96:	f507 53c4 	add.w	r3, r7, #6272	@ 0x1880
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4413      	add	r3, r2
 8001b9e:	f607 02b8 	addw	r2, r7, #2232	@ 0x8b8
 8001ba2:	00db      	lsls	r3, r3, #3
 8001ba4:	4413      	add	r3, r2
 8001ba6:	3b50      	subs	r3, #80	@ 0x50
 8001ba8:	ed93 7b00 	vldr	d7, [r3]
 8001bac:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001bb0:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8001bb4:	ee17 3a90 	vmov	r3, s15
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	bfb8      	it	lt
 8001bbc:	425b      	neglt	r3, r3
 8001bbe:	ee07 3a90 	vmov	s15, r3
 8001bc2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001bc6:	f641 0370 	movw	r3, #6256	@ 0x1870
 8001bca:	443b      	add	r3, r7
 8001bcc:	ed93 6b00 	vldr	d6, [r3]
 8001bd0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8001bd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bd8:	d504      	bpl.n	8001be4 <Analog_Judge+0x49c>
		{
			is_symmetric = 0;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	f641 02a8 	movw	r2, #6312	@ 0x18a8
 8001be0:	443a      	add	r2, r7
 8001be2:	6013      	str	r3, [r2, #0]
	for (int i = 0 ; i < n_bands / 2; i++)
 8001be4:	f507 53c4 	add.w	r3, r7, #6272	@ 0x1880
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	3301      	adds	r3, #1
 8001bec:	f507 52c4 	add.w	r2, r7, #6272	@ 0x1880
 8001bf0:	6013      	str	r3, [r2, #0]
 8001bf2:	f641 03ac 	movw	r3, #6316	@ 0x18ac
 8001bf6:	443b      	add	r3, r7
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	da00      	bge.n	8001c00 <Analog_Judge+0x4b8>
 8001bfe:	3301      	adds	r3, #1
 8001c00:	105b      	asrs	r3, r3, #1
 8001c02:	461a      	mov	r2, r3
 8001c04:	f507 53c4 	add.w	r3, r7, #6272	@ 0x1880
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	dbb0      	blt.n	8001b70 <Analog_Judge+0x428>
		}
	}

	arg.amp = 0.0;
 8001c0e:	f607 03b8 	addw	r3, r7, #2232	@ 0x8b8
 8001c12:	f5a3 610a 	sub.w	r1, r3, #2208	@ 0x8a0
 8001c16:	f04f 0200 	mov.w	r2, #0
 8001c1a:	f04f 0300 	mov.w	r3, #0
 8001c1e:	e9c1 2300 	strd	r2, r3, [r1]
	arg.fre = (double)bands_gap / 81.000;
 8001c22:	f641 037c 	movw	r3, #6268	@ 0x187c
 8001c26:	443b      	add	r3, r7
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	ee07 3a90 	vmov	s15, r3
 8001c2e:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001c32:	ed9f 5b61 	vldr	d5, [pc, #388]	@ 8001db8 <Analog_Judge+0x670>
 8001c36:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001c3a:	f607 03b8 	addw	r3, r7, #2232	@ 0x8b8
 8001c3e:	f5a3 630a 	sub.w	r3, r3, #2208	@ 0x8a0
 8001c42:	ed83 7b02 	vstr	d7, [r3, #8]
	arg.phase = 0.0;
 8001c46:	f607 03b8 	addw	r3, r7, #2232	@ 0x8b8
 8001c4a:	f5a3 610a 	sub.w	r1, r3, #2208	@ 0x8a0
 8001c4e:	f04f 0200 	mov.w	r2, #0
 8001c52:	f04f 0300 	mov.w	r3, #0
 8001c56:	e9c1 2304 	strd	r2, r3, [r1, #16]


	if (n_bands == 0)
 8001c5a:	f641 03ac 	movw	r3, #6316	@ 0x18ac
 8001c5e:	443b      	add	r3, r7
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d102      	bne.n	8001c6c <Analog_Judge+0x524>
	{
		return -1;
 8001c66:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001c6a:	e19a      	b.n	8001fa2 <Analog_Judge+0x85a>
	}
	else if (n_bands == 1)
 8001c6c:	f641 03ac 	movw	r3, #6316	@ 0x18ac
 8001c70:	443b      	add	r3, r7
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	2b01      	cmp	r3, #1
 8001c76:	d101      	bne.n	8001c7c <Analog_Judge+0x534>
    {
        return 0;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	e192      	b.n	8001fa2 <Analog_Judge+0x85a>
    }
    else if (n_bands <= 3 && is_symmetric)
 8001c7c:	f641 03ac 	movw	r3, #6316	@ 0x18ac
 8001c80:	443b      	add	r3, r7
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	2b03      	cmp	r3, #3
 8001c86:	f300 80a7 	bgt.w	8001dd8 <Analog_Judge+0x690>
 8001c8a:	f641 03a8 	movw	r3, #6312	@ 0x18a8
 8001c8e:	443b      	add	r3, r7
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	f000 80a0 	beq.w	8001dd8 <Analog_Judge+0x690>
    {
    	sprintf(str , "bands' gap: %d." , bands_gap);
 8001c98:	4b49      	ldr	r3, [pc, #292]	@ (8001dc0 <Analog_Judge+0x678>)
 8001c9a:	f503 53c5 	add.w	r3, r3, #6304	@ 0x18a0
 8001c9e:	f103 0318 	add.w	r3, r3, #24
 8001ca2:	443b      	add	r3, r7
 8001ca4:	f641 027c 	movw	r2, #6268	@ 0x187c
 8001ca8:	443a      	add	r2, r7
 8001caa:	6812      	ldr	r2, [r2, #0]
 8001cac:	4945      	ldr	r1, [pc, #276]	@ (8001dc4 <Analog_Judge+0x67c>)
 8001cae:	4618      	mov	r0, r3
 8001cb0:	f00e fc52 	bl	8010558 <sprintf>
    	HAL_UART_Transmit(&huart1,(uint8_t *)str , 15   ,HAL_MAX_DELAY);
 8001cb4:	4942      	ldr	r1, [pc, #264]	@ (8001dc0 <Analog_Judge+0x678>)
 8001cb6:	f641 03b8 	movw	r3, #6328	@ 0x18b8
 8001cba:	440b      	add	r3, r1
 8001cbc:	19d9      	adds	r1, r3, r7
 8001cbe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001cc2:	220f      	movs	r2, #15
 8001cc4:	4840      	ldr	r0, [pc, #256]	@ (8001dc8 <Analog_Judge+0x680>)
 8001cc6:	f00c f953 	bl	800df70 <HAL_UART_Transmit>
    	HAL_UART_Transmit(&huart1 ,(uint8_t *)"\n", 1 , HAL_MAX_DELAY);
 8001cca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001cce:	2201      	movs	r2, #1
 8001cd0:	493e      	ldr	r1, [pc, #248]	@ (8001dcc <Analog_Judge+0x684>)
 8001cd2:	483d      	ldr	r0, [pc, #244]	@ (8001dc8 <Analog_Judge+0x680>)
 8001cd4:	f00c f94c 	bl	800df70 <HAL_UART_Transmit>

    	sprintf(str , "frequency: %.2lf kHz." , (double)bands_gap / 81.000);
 8001cd8:	f641 037c 	movw	r3, #6268	@ 0x187c
 8001cdc:	443b      	add	r3, r7
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	ee07 3a90 	vmov	s15, r3
 8001ce4:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001ce8:	ed9f 6b33 	vldr	d6, [pc, #204]	@ 8001db8 <Analog_Judge+0x670>
 8001cec:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8001cf0:	4833      	ldr	r0, [pc, #204]	@ (8001dc0 <Analog_Judge+0x678>)
 8001cf2:	f641 03b8 	movw	r3, #6328	@ 0x18b8
 8001cf6:	4403      	add	r3, r0
 8001cf8:	19d8      	adds	r0, r3, r7
 8001cfa:	ec53 2b15 	vmov	r2, r3, d5
 8001cfe:	4934      	ldr	r1, [pc, #208]	@ (8001dd0 <Analog_Judge+0x688>)
 8001d00:	f00e fc2a 	bl	8010558 <sprintf>
    	HAL_UART_Transmit(&huart1,(uint8_t *)str , 20   ,HAL_MAX_DELAY);
 8001d04:	492e      	ldr	r1, [pc, #184]	@ (8001dc0 <Analog_Judge+0x678>)
 8001d06:	f641 03b8 	movw	r3, #6328	@ 0x18b8
 8001d0a:	440b      	add	r3, r1
 8001d0c:	19d9      	adds	r1, r3, r7
 8001d0e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001d12:	2214      	movs	r2, #20
 8001d14:	482c      	ldr	r0, [pc, #176]	@ (8001dc8 <Analog_Judge+0x680>)
 8001d16:	f00c f92b 	bl	800df70 <HAL_UART_Transmit>
    	HAL_UART_Transmit(&huart1 ,(uint8_t *)"\n", 1 , HAL_MAX_DELAY);
 8001d1a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001d1e:	2201      	movs	r2, #1
 8001d20:	492a      	ldr	r1, [pc, #168]	@ (8001dcc <Analog_Judge+0x684>)
 8001d22:	4829      	ldr	r0, [pc, #164]	@ (8001dc8 <Analog_Judge+0x680>)
 8001d24:	f00c f924 	bl	800df70 <HAL_UART_Transmit>

    	sprintf(str , "degree of moderation: %.2lf" ,(bands_sum - bands[n_bands / 2]) / bands[n_bands / 2]);
 8001d28:	f641 03ac 	movw	r3, #6316	@ 0x18ac
 8001d2c:	443b      	add	r3, r7
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	da00      	bge.n	8001d36 <Analog_Judge+0x5ee>
 8001d34:	3301      	adds	r3, #1
 8001d36:	105b      	asrs	r3, r3, #1
 8001d38:	f607 02b8 	addw	r2, r7, #2232	@ 0x8b8
 8001d3c:	00db      	lsls	r3, r3, #3
 8001d3e:	4413      	add	r3, r2
 8001d40:	3b50      	subs	r3, #80	@ 0x50
 8001d42:	ed93 7b00 	vldr	d7, [r3]
 8001d46:	f641 03b0 	movw	r3, #6320	@ 0x18b0
 8001d4a:	443b      	add	r3, r7
 8001d4c:	ed93 6b00 	vldr	d6, [r3]
 8001d50:	ee36 6b47 	vsub.f64	d6, d6, d7
 8001d54:	f641 03ac 	movw	r3, #6316	@ 0x18ac
 8001d58:	443b      	add	r3, r7
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	da00      	bge.n	8001d62 <Analog_Judge+0x61a>
 8001d60:	3301      	adds	r3, #1
 8001d62:	105b      	asrs	r3, r3, #1
 8001d64:	f607 02b8 	addw	r2, r7, #2232	@ 0x8b8
 8001d68:	00db      	lsls	r3, r3, #3
 8001d6a:	4413      	add	r3, r2
 8001d6c:	3b50      	subs	r3, #80	@ 0x50
 8001d6e:	ed93 7b00 	vldr	d7, [r3]
 8001d72:	ee86 5b07 	vdiv.f64	d5, d6, d7
 8001d76:	4812      	ldr	r0, [pc, #72]	@ (8001dc0 <Analog_Judge+0x678>)
 8001d78:	f641 03b8 	movw	r3, #6328	@ 0x18b8
 8001d7c:	4403      	add	r3, r0
 8001d7e:	19d8      	adds	r0, r3, r7
 8001d80:	ec53 2b15 	vmov	r2, r3, d5
 8001d84:	4913      	ldr	r1, [pc, #76]	@ (8001dd4 <Analog_Judge+0x68c>)
 8001d86:	f00e fbe7 	bl	8010558 <sprintf>
    	HAL_UART_Transmit(&huart1,(uint8_t *)str , 26   ,HAL_MAX_DELAY);
 8001d8a:	490d      	ldr	r1, [pc, #52]	@ (8001dc0 <Analog_Judge+0x678>)
 8001d8c:	f641 03b8 	movw	r3, #6328	@ 0x18b8
 8001d90:	440b      	add	r3, r1
 8001d92:	19d9      	adds	r1, r3, r7
 8001d94:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001d98:	221a      	movs	r2, #26
 8001d9a:	480b      	ldr	r0, [pc, #44]	@ (8001dc8 <Analog_Judge+0x680>)
 8001d9c:	f00c f8e8 	bl	800df70 <HAL_UART_Transmit>
    	HAL_UART_Transmit(&huart1 ,(uint8_t *)"\n", 1 , HAL_MAX_DELAY);
 8001da0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001da4:	2201      	movs	r2, #1
 8001da6:	4909      	ldr	r1, [pc, #36]	@ (8001dcc <Analog_Judge+0x684>)
 8001da8:	4807      	ldr	r0, [pc, #28]	@ (8001dc8 <Analog_Judge+0x680>)
 8001daa:	f00c f8e1 	bl	800df70 <HAL_UART_Transmit>
        return 1; 
 8001dae:	2301      	movs	r3, #1
 8001db0:	e0f7      	b.n	8001fa2 <Analog_Judge+0x85a>
 8001db2:	bf00      	nop
 8001db4:	f3af 8000 	nop.w
 8001db8:	00000000 	.word	0x00000000
 8001dbc:	40544000 	.word	0x40544000
 8001dc0:	ffffe77c 	.word	0xffffe77c
 8001dc4:	08015924 	.word	0x08015924
 8001dc8:	24014a1c 	.word	0x24014a1c
 8001dcc:	08015920 	.word	0x08015920
 8001dd0:	08015934 	.word	0x08015934
 8001dd4:	0801594c 	.word	0x0801594c
    } 
    else if (n_bands > 3 && is_symmetric)
 8001dd8:	f641 03ac 	movw	r3, #6316	@ 0x18ac
 8001ddc:	443b      	add	r3, r7
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	2b03      	cmp	r3, #3
 8001de2:	f340 80d1 	ble.w	8001f88 <Analog_Judge+0x840>
 8001de6:	f641 03a8 	movw	r3, #6312	@ 0x18a8
 8001dea:	443b      	add	r3, r7
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	f000 80ca 	beq.w	8001f88 <Analog_Judge+0x840>
    {
    	sprintf(str , "bands' gap: %d." , bands_gap);
 8001df4:	4b7a      	ldr	r3, [pc, #488]	@ (8001fe0 <Analog_Judge+0x898>)
 8001df6:	f503 53c5 	add.w	r3, r3, #6304	@ 0x18a0
 8001dfa:	f103 0318 	add.w	r3, r3, #24
 8001dfe:	443b      	add	r3, r7
 8001e00:	f641 027c 	movw	r2, #6268	@ 0x187c
 8001e04:	443a      	add	r2, r7
 8001e06:	6812      	ldr	r2, [r2, #0]
 8001e08:	4976      	ldr	r1, [pc, #472]	@ (8001fe4 <Analog_Judge+0x89c>)
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f00e fba4 	bl	8010558 <sprintf>
    	HAL_UART_Transmit(&huart1,(uint8_t *)str , 15   ,HAL_MAX_DELAY);
 8001e10:	4973      	ldr	r1, [pc, #460]	@ (8001fe0 <Analog_Judge+0x898>)
 8001e12:	f641 03b8 	movw	r3, #6328	@ 0x18b8
 8001e16:	440b      	add	r3, r1
 8001e18:	19d9      	adds	r1, r3, r7
 8001e1a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001e1e:	220f      	movs	r2, #15
 8001e20:	4871      	ldr	r0, [pc, #452]	@ (8001fe8 <Analog_Judge+0x8a0>)
 8001e22:	f00c f8a5 	bl	800df70 <HAL_UART_Transmit>
    	HAL_UART_Transmit(&huart1 ,(uint8_t *)"\n", 1 , HAL_MAX_DELAY);
 8001e26:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001e2a:	2201      	movs	r2, #1
 8001e2c:	496f      	ldr	r1, [pc, #444]	@ (8001fec <Analog_Judge+0x8a4>)
 8001e2e:	486e      	ldr	r0, [pc, #440]	@ (8001fe8 <Analog_Judge+0x8a0>)
 8001e30:	f00c f89e 	bl	800df70 <HAL_UART_Transmit>

    	sprintf(str , "frequency: %.2lf kHz." , (double)bands_gap / 81.000);
 8001e34:	f641 037c 	movw	r3, #6268	@ 0x187c
 8001e38:	443b      	add	r3, r7
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	ee07 3a90 	vmov	s15, r3
 8001e40:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001e44:	ed9f 6b5a 	vldr	d6, [pc, #360]	@ 8001fb0 <Analog_Judge+0x868>
 8001e48:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8001e4c:	4864      	ldr	r0, [pc, #400]	@ (8001fe0 <Analog_Judge+0x898>)
 8001e4e:	f641 03b8 	movw	r3, #6328	@ 0x18b8
 8001e52:	4403      	add	r3, r0
 8001e54:	19d8      	adds	r0, r3, r7
 8001e56:	ec53 2b15 	vmov	r2, r3, d5
 8001e5a:	4965      	ldr	r1, [pc, #404]	@ (8001ff0 <Analog_Judge+0x8a8>)
 8001e5c:	f00e fb7c 	bl	8010558 <sprintf>
    	HAL_UART_Transmit(&huart1,(uint8_t *)str , 20   ,HAL_MAX_DELAY);
 8001e60:	495f      	ldr	r1, [pc, #380]	@ (8001fe0 <Analog_Judge+0x898>)
 8001e62:	f641 03b8 	movw	r3, #6328	@ 0x18b8
 8001e66:	440b      	add	r3, r1
 8001e68:	19d9      	adds	r1, r3, r7
 8001e6a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001e6e:	2214      	movs	r2, #20
 8001e70:	485d      	ldr	r0, [pc, #372]	@ (8001fe8 <Analog_Judge+0x8a0>)
 8001e72:	f00c f87d 	bl	800df70 <HAL_UART_Transmit>
    	HAL_UART_Transmit(&huart1 ,(uint8_t *)"\n", 1 , HAL_MAX_DELAY);
 8001e76:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001e7a:	2201      	movs	r2, #1
 8001e7c:	495b      	ldr	r1, [pc, #364]	@ (8001fec <Analog_Judge+0x8a4>)
 8001e7e:	485a      	ldr	r0, [pc, #360]	@ (8001fe8 <Analog_Judge+0x8a0>)
 8001e80:	f00c f876 	bl	800df70 <HAL_UART_Transmit>
    	// This params come from LR with maximum error about 0.1(often non-int modulation degree). So this should be optimized.
    	mod_config.m = (bands_sum / main_band - 1.119) / 1.479 * (double)bands_gap / 81.000;
 8001e84:	f641 03b0 	movw	r3, #6320	@ 0x18b0
 8001e88:	443b      	add	r3, r7
 8001e8a:	ed93 5b00 	vldr	d5, [r3]
 8001e8e:	f641 0398 	movw	r3, #6296	@ 0x1898
 8001e92:	443b      	add	r3, r7
 8001e94:	ed93 6b00 	vldr	d6, [r3]
 8001e98:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8001e9c:	ed9f 6b46 	vldr	d6, [pc, #280]	@ 8001fb8 <Analog_Judge+0x870>
 8001ea0:	ee37 7b46 	vsub.f64	d7, d7, d6
 8001ea4:	ed9f 5b46 	vldr	d5, [pc, #280]	@ 8001fc0 <Analog_Judge+0x878>
 8001ea8:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8001eac:	f641 037c 	movw	r3, #6268	@ 0x187c
 8001eb0:	443b      	add	r3, r7
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	ee07 3a90 	vmov	s15, r3
 8001eb8:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001ebc:	ee26 6b07 	vmul.f64	d6, d6, d7
 8001ec0:	ed9f 5b3b 	vldr	d5, [pc, #236]	@ 8001fb0 <Analog_Judge+0x868>
 8001ec4:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001ec8:	f607 03b8 	addw	r3, r7, #2232	@ 0x8b8
 8001ecc:	f5a3 630b 	sub.w	r3, r3, #2224	@ 0x8b0
 8001ed0:	ed83 7b02 	vstr	d7, [r3, #8]
    	double mod = - 0.3883 + bands_sum / main_band * 0.54 + bands_sum / main_band * bands_sum / main_band * (0.01048);
 8001ed4:	f641 03b0 	movw	r3, #6320	@ 0x18b0
 8001ed8:	443b      	add	r3, r7
 8001eda:	ed93 5b00 	vldr	d5, [r3]
 8001ede:	f641 0398 	movw	r3, #6296	@ 0x1898
 8001ee2:	443b      	add	r3, r7
 8001ee4:	ed93 6b00 	vldr	d6, [r3]
 8001ee8:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8001eec:	ed9f 6b36 	vldr	d6, [pc, #216]	@ 8001fc8 <Analog_Judge+0x880>
 8001ef0:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001ef4:	ed9f 6b36 	vldr	d6, [pc, #216]	@ 8001fd0 <Analog_Judge+0x888>
 8001ef8:	ee37 6b46 	vsub.f64	d6, d7, d6
 8001efc:	f641 03b0 	movw	r3, #6320	@ 0x18b0
 8001f00:	443b      	add	r3, r7
 8001f02:	ed93 4b00 	vldr	d4, [r3]
 8001f06:	f641 0398 	movw	r3, #6296	@ 0x1898
 8001f0a:	443b      	add	r3, r7
 8001f0c:	ed93 7b00 	vldr	d7, [r3]
 8001f10:	ee84 5b07 	vdiv.f64	d5, d4, d7
 8001f14:	f641 03b0 	movw	r3, #6320	@ 0x18b0
 8001f18:	443b      	add	r3, r7
 8001f1a:	ed93 7b00 	vldr	d7, [r3]
 8001f1e:	ee25 4b07 	vmul.f64	d4, d5, d7
 8001f22:	f641 0398 	movw	r3, #6296	@ 0x1898
 8001f26:	443b      	add	r3, r7
 8001f28:	ed93 5b00 	vldr	d5, [r3]
 8001f2c:	ee84 7b05 	vdiv.f64	d7, d4, d5
 8001f30:	ed9f 5b29 	vldr	d5, [pc, #164]	@ 8001fd8 <Analog_Judge+0x890>
 8001f34:	ee27 7b05 	vmul.f64	d7, d7, d5
 8001f38:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001f3c:	f641 0368 	movw	r3, #6248	@ 0x1868
 8001f40:	443b      	add	r3, r7
 8001f42:	ed83 7b00 	vstr	d7, [r3]
    	sprintf(str , "degree of modulation: %.3lf." , mod);
 8001f46:	4826      	ldr	r0, [pc, #152]	@ (8001fe0 <Analog_Judge+0x898>)
 8001f48:	f641 03b8 	movw	r3, #6328	@ 0x18b8
 8001f4c:	4403      	add	r3, r0
 8001f4e:	19d8      	adds	r0, r3, r7
 8001f50:	f641 0368 	movw	r3, #6248	@ 0x1868
 8001f54:	443b      	add	r3, r7
 8001f56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f5a:	4926      	ldr	r1, [pc, #152]	@ (8001ff4 <Analog_Judge+0x8ac>)
 8001f5c:	f00e fafc 	bl	8010558 <sprintf>
    	HAL_UART_Transmit(&huart1,(uint8_t *)str , 29   ,HAL_MAX_DELAY);
 8001f60:	491f      	ldr	r1, [pc, #124]	@ (8001fe0 <Analog_Judge+0x898>)
 8001f62:	f641 03b8 	movw	r3, #6328	@ 0x18b8
 8001f66:	440b      	add	r3, r1
 8001f68:	19d9      	adds	r1, r3, r7
 8001f6a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001f6e:	221d      	movs	r2, #29
 8001f70:	481d      	ldr	r0, [pc, #116]	@ (8001fe8 <Analog_Judge+0x8a0>)
 8001f72:	f00b fffd 	bl	800df70 <HAL_UART_Transmit>
    	HAL_UART_Transmit(&huart1 ,(uint8_t *)"\n", 1 , HAL_MAX_DELAY);
 8001f76:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	491b      	ldr	r1, [pc, #108]	@ (8001fec <Analog_Judge+0x8a4>)
 8001f7e:	481a      	ldr	r0, [pc, #104]	@ (8001fe8 <Analog_Judge+0x8a0>)
 8001f80:	f00b fff6 	bl	800df70 <HAL_UART_Transmit>
        return 2; 
 8001f84:	2302      	movs	r3, #2
 8001f86:	e00c      	b.n	8001fa2 <Analog_Judge+0x85a>
    }
    else
    {
        return Digital_Judge(x, v);
 8001f88:	f607 03b8 	addw	r3, r7, #2232	@ 0x8b8
 8001f8c:	f6a3 02b8 	subw	r2, r3, #2232	@ 0x8b8
 8001f90:	f607 03b8 	addw	r3, r7, #2232	@ 0x8b8
 8001f94:	f6a3 03b4 	subw	r3, r3, #2228	@ 0x8b4
 8001f98:	6811      	ldr	r1, [r2, #0]
 8001f9a:	6818      	ldr	r0, [r3, #0]
 8001f9c:	f000 f82c 	bl	8001ff8 <Digital_Judge>
 8001fa0:	4603      	mov	r3, r0
    }
}
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f507 57c5 	add.w	r7, r7, #6304	@ 0x18a0
 8001fa8:	371c      	adds	r7, #28
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd90      	pop	{r4, r7, pc}
 8001fae:	bf00      	nop
 8001fb0:	00000000 	.word	0x00000000
 8001fb4:	40544000 	.word	0x40544000
 8001fb8:	8b439581 	.word	0x8b439581
 8001fbc:	3ff1e76c 	.word	0x3ff1e76c
 8001fc0:	e76c8b44 	.word	0xe76c8b44
 8001fc4:	3ff7a9fb 	.word	0x3ff7a9fb
 8001fc8:	147ae148 	.word	0x147ae148
 8001fcc:	3fe147ae 	.word	0x3fe147ae
 8001fd0:	3e425aee 	.word	0x3e425aee
 8001fd4:	3fd8d9e8 	.word	0x3fd8d9e8
 8001fd8:	ca18bd66 	.word	0xca18bd66
 8001fdc:	3f857689 	.word	0x3f857689
 8001fe0:	ffffe77c 	.word	0xffffe77c
 8001fe4:	08015924 	.word	0x08015924
 8001fe8:	24014a1c 	.word	0x24014a1c
 8001fec:	08015920 	.word	0x08015920
 8001ff0:	08015934 	.word	0x08015934
 8001ff4:	08015968 	.word	0x08015968

08001ff8 <Digital_Judge>:
    

int Digital_Judge(double x[], double v[])
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	f5ad 5dbf 	sub.w	sp, sp, #6112	@ 0x17e0
 8001ffe:	b086      	sub	sp, #24
 8002000:	af00      	add	r7, sp, #0
 8002002:	f507 63ff 	add.w	r3, r7, #2040	@ 0x7f8
 8002006:	f2a3 73f4 	subw	r3, r3, #2036	@ 0x7f4
 800200a:	6018      	str	r0, [r3, #0]
 800200c:	f507 63ff 	add.w	r3, r7, #2040	@ 0x7f8
 8002010:	f5a3 63ff 	sub.w	r3, r3, #2040	@ 0x7f8
 8002014:	6019      	str	r1, [r3, #0]
    double main_band = 0;
 8002016:	f04f 0200 	mov.w	r2, #0
 800201a:	f04f 0300 	mov.w	r3, #0
 800201e:	f241 71f0 	movw	r1, #6128	@ 0x17f0
 8002022:	4439      	add	r1, r7
 8002024:	e9c1 2300 	strd	r2, r3, [r1]
    int center_idx = 1640;
 8002028:	f44f 63cd 	mov.w	r3, #1640	@ 0x668
 800202c:	f241 72ec 	movw	r2, #6124	@ 0x17ec
 8002030:	443a      	add	r2, r7
 8002032:	6013      	str	r3, [r2, #0]
    double bands[500];
    int bands_idx[500];
    int bands_gap = 0;
 8002034:	2300      	movs	r3, #0
 8002036:	f241 72b8 	movw	r2, #6072	@ 0x17b8
 800203a:	443a      	add	r2, r7
 800203c:	6013      	str	r3, [r2, #0]
    int is_centered = 0;
 800203e:	2300      	movs	r3, #0
 8002040:	f241 72e8 	movw	r2, #6120	@ 0x17e8
 8002044:	443a      	add	r2, r7
 8002046:	6013      	str	r3, [r2, #0]
    int is_adjoint = 0;
 8002048:	2300      	movs	r3, #0
 800204a:	f241 72e4 	movw	r2, #6116	@ 0x17e4
 800204e:	443a      	add	r2, r7
 8002050:	6013      	str	r3, [r2, #0]
    int adjoint_count = 0;
 8002052:	2300      	movs	r3, #0
 8002054:	f507 52bf 	add.w	r2, r7, #6112	@ 0x17e0
 8002058:	6013      	str	r3, [r2, #0]
    char str[50];

    for (int i = 100; i < FO_LENGTH / 2 - 50; i++)
 800205a:	2364      	movs	r3, #100	@ 0x64
 800205c:	f241 72dc 	movw	r2, #6108	@ 0x17dc
 8002060:	443a      	add	r2, r7
 8002062:	6013      	str	r3, [r2, #0]
 8002064:	e031      	b.n	80020ca <Digital_Judge+0xd2>
    {
        if (x[i] > main_band)
 8002066:	f241 73dc 	movw	r3, #6108	@ 0x17dc
 800206a:	443b      	add	r3, r7
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	00db      	lsls	r3, r3, #3
 8002070:	f507 62ff 	add.w	r2, r7, #2040	@ 0x7f8
 8002074:	f2a2 72f4 	subw	r2, r2, #2036	@ 0x7f4
 8002078:	6812      	ldr	r2, [r2, #0]
 800207a:	4413      	add	r3, r2
 800207c:	ed93 7b00 	vldr	d7, [r3]
 8002080:	f241 73f0 	movw	r3, #6128	@ 0x17f0
 8002084:	443b      	add	r3, r7
 8002086:	ed93 6b00 	vldr	d6, [r3]
 800208a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800208e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002092:	d511      	bpl.n	80020b8 <Digital_Judge+0xc0>
        {
            main_band = x[i];
 8002094:	f241 73dc 	movw	r3, #6108	@ 0x17dc
 8002098:	443b      	add	r3, r7
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	00db      	lsls	r3, r3, #3
 800209e:	f507 62ff 	add.w	r2, r7, #2040	@ 0x7f8
 80020a2:	f2a2 72f4 	subw	r2, r2, #2036	@ 0x7f4
 80020a6:	6812      	ldr	r2, [r2, #0]
 80020a8:	4413      	add	r3, r2
 80020aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020ae:	f241 71f0 	movw	r1, #6128	@ 0x17f0
 80020b2:	4439      	add	r1, r7
 80020b4:	e9c1 2300 	strd	r2, r3, [r1]
    for (int i = 100; i < FO_LENGTH / 2 - 50; i++)
 80020b8:	f241 73dc 	movw	r3, #6108	@ 0x17dc
 80020bc:	443b      	add	r3, r7
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	3301      	adds	r3, #1
 80020c2:	f241 72dc 	movw	r2, #6108	@ 0x17dc
 80020c6:	443a      	add	r2, r7
 80020c8:	6013      	str	r3, [r2, #0]
 80020ca:	f241 73dc 	movw	r3, #6108	@ 0x17dc
 80020ce:	443b      	add	r3, r7
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f640 72cd 	movw	r2, #4045	@ 0xfcd
 80020d6:	4293      	cmp	r3, r2
 80020d8:	ddc5      	ble.n	8002066 <Digital_Judge+0x6e>
        }
    }

    double threshold = main_band * 0.2;
 80020da:	f241 73f0 	movw	r3, #6128	@ 0x17f0
 80020de:	443b      	add	r3, r7
 80020e0:	ed93 7b00 	vldr	d7, [r3]
 80020e4:	ed9f 6b9a 	vldr	d6, [pc, #616]	@ 8002350 <Digital_Judge+0x358>
 80020e8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80020ec:	f241 73b0 	movw	r3, #6064	@ 0x17b0
 80020f0:	443b      	add	r3, r7
 80020f2:	ed83 7b00 	vstr	d7, [r3]
    int significant_bands = 0;
 80020f6:	2300      	movs	r3, #0
 80020f8:	f241 72d8 	movw	r2, #6104	@ 0x17d8
 80020fc:	443a      	add	r2, r7
 80020fe:	6013      	str	r3, [r2, #0]
    double band_sum = 0;
 8002100:	f04f 0200 	mov.w	r2, #0
 8002104:	f04f 0300 	mov.w	r3, #0
 8002108:	f241 71d0 	movw	r1, #6096	@ 0x17d0
 800210c:	4439      	add	r1, r7
 800210e:	e9c1 2300 	strd	r2, r3, [r1]

    for (int i = center_idx - FO_LENGTH / 8; i <= center_idx + FO_LENGTH / 8; i++)
 8002112:	f241 73ec 	movw	r3, #6124	@ 0x17ec
 8002116:	443b      	add	r3, r7
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 800211e:	f241 72cc 	movw	r2, #6092	@ 0x17cc
 8002122:	443a      	add	r2, r7
 8002124:	6013      	str	r3, [r2, #0]
 8002126:	e0b7      	b.n	8002298 <Digital_Judge+0x2a0>
    {
        if (x[i] > threshold)
 8002128:	f241 73cc 	movw	r3, #6092	@ 0x17cc
 800212c:	443b      	add	r3, r7
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	00db      	lsls	r3, r3, #3
 8002132:	f507 62ff 	add.w	r2, r7, #2040	@ 0x7f8
 8002136:	f2a2 72f4 	subw	r2, r2, #2036	@ 0x7f4
 800213a:	6812      	ldr	r2, [r2, #0]
 800213c:	4413      	add	r3, r2
 800213e:	ed93 7b00 	vldr	d7, [r3]
 8002142:	f241 73b0 	movw	r3, #6064	@ 0x17b0
 8002146:	443b      	add	r3, r7
 8002148:	ed93 6b00 	vldr	d6, [r3]
 800214c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002150:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002154:	f140 8097 	bpl.w	8002286 <Digital_Judge+0x28e>
        {
            int flag = 1;
 8002158:	2301      	movs	r3, #1
 800215a:	f241 72c8 	movw	r2, #6088	@ 0x17c8
 800215e:	443a      	add	r2, r7
 8002160:	6013      	str	r3, [r2, #0]
            for (int j = i - 2; j < i + 2; j++)
 8002162:	f241 73cc 	movw	r3, #6092	@ 0x17cc
 8002166:	443b      	add	r3, r7
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	3b02      	subs	r3, #2
 800216c:	f241 72c4 	movw	r2, #6084	@ 0x17c4
 8002170:	443a      	add	r2, r7
 8002172:	6013      	str	r3, [r2, #0]
 8002174:	e02c      	b.n	80021d0 <Digital_Judge+0x1d8>
            {
                if (x[j] > x[i])
 8002176:	f241 73c4 	movw	r3, #6084	@ 0x17c4
 800217a:	443b      	add	r3, r7
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	00db      	lsls	r3, r3, #3
 8002180:	f507 62ff 	add.w	r2, r7, #2040	@ 0x7f8
 8002184:	f2a2 72f4 	subw	r2, r2, #2036	@ 0x7f4
 8002188:	6812      	ldr	r2, [r2, #0]
 800218a:	4413      	add	r3, r2
 800218c:	ed93 6b00 	vldr	d6, [r3]
 8002190:	f241 73cc 	movw	r3, #6092	@ 0x17cc
 8002194:	443b      	add	r3, r7
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	00db      	lsls	r3, r3, #3
 800219a:	f507 62ff 	add.w	r2, r7, #2040	@ 0x7f8
 800219e:	f2a2 72f4 	subw	r2, r2, #2036	@ 0x7f4
 80021a2:	6812      	ldr	r2, [r2, #0]
 80021a4:	4413      	add	r3, r2
 80021a6:	ed93 7b00 	vldr	d7, [r3]
 80021aa:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80021ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021b2:	dd04      	ble.n	80021be <Digital_Judge+0x1c6>
                    flag = 0;
 80021b4:	2300      	movs	r3, #0
 80021b6:	f241 72c8 	movw	r2, #6088	@ 0x17c8
 80021ba:	443a      	add	r2, r7
 80021bc:	6013      	str	r3, [r2, #0]
            for (int j = i - 2; j < i + 2; j++)
 80021be:	f241 73c4 	movw	r3, #6084	@ 0x17c4
 80021c2:	443b      	add	r3, r7
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	3301      	adds	r3, #1
 80021c8:	f241 72c4 	movw	r2, #6084	@ 0x17c4
 80021cc:	443a      	add	r2, r7
 80021ce:	6013      	str	r3, [r2, #0]
 80021d0:	f241 73cc 	movw	r3, #6092	@ 0x17cc
 80021d4:	443b      	add	r3, r7
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	3301      	adds	r3, #1
 80021da:	f241 72c4 	movw	r2, #6084	@ 0x17c4
 80021de:	443a      	add	r2, r7
 80021e0:	6812      	ldr	r2, [r2, #0]
 80021e2:	429a      	cmp	r2, r3
 80021e4:	ddc7      	ble.n	8002176 <Digital_Judge+0x17e>
            }
            if (flag == 1)
 80021e6:	f241 73c8 	movw	r3, #6088	@ 0x17c8
 80021ea:	443b      	add	r3, r7
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	2b01      	cmp	r3, #1
 80021f0:	d149      	bne.n	8002286 <Digital_Judge+0x28e>
            {
                bands[significant_bands] = x[i];
 80021f2:	f241 73cc 	movw	r3, #6092	@ 0x17cc
 80021f6:	443b      	add	r3, r7
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	00db      	lsls	r3, r3, #3
 80021fc:	f507 62ff 	add.w	r2, r7, #2040	@ 0x7f8
 8002200:	f2a2 72f4 	subw	r2, r2, #2036	@ 0x7f4
 8002204:	6812      	ldr	r2, [r2, #0]
 8002206:	4413      	add	r3, r2
 8002208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800220c:	f241 71f8 	movw	r1, #6136	@ 0x17f8
 8002210:	4439      	add	r1, r7
 8002212:	f6a1 70e8 	subw	r0, r1, #4072	@ 0xfe8
 8002216:	f241 71d8 	movw	r1, #6104	@ 0x17d8
 800221a:	4439      	add	r1, r7
 800221c:	6809      	ldr	r1, [r1, #0]
 800221e:	00c9      	lsls	r1, r1, #3
 8002220:	4401      	add	r1, r0
 8002222:	e9c1 2300 	strd	r2, r3, [r1]
                bands_idx[significant_bands] = i;
 8002226:	f507 63ff 	add.w	r3, r7, #2040	@ 0x7f8
 800222a:	f5a3 63f7 	sub.w	r3, r3, #1976	@ 0x7b8
 800222e:	f241 72d8 	movw	r2, #6104	@ 0x17d8
 8002232:	443a      	add	r2, r7
 8002234:	6812      	ldr	r2, [r2, #0]
 8002236:	f241 71cc 	movw	r1, #6092	@ 0x17cc
 800223a:	4439      	add	r1, r7
 800223c:	6809      	ldr	r1, [r1, #0]
 800223e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                significant_bands++;
 8002242:	f241 73d8 	movw	r3, #6104	@ 0x17d8
 8002246:	443b      	add	r3, r7
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	3301      	adds	r3, #1
 800224c:	f241 72d8 	movw	r2, #6104	@ 0x17d8
 8002250:	443a      	add	r2, r7
 8002252:	6013      	str	r3, [r2, #0]
                band_sum += x[i];
 8002254:	f241 73cc 	movw	r3, #6092	@ 0x17cc
 8002258:	443b      	add	r3, r7
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	00db      	lsls	r3, r3, #3
 800225e:	f507 62ff 	add.w	r2, r7, #2040	@ 0x7f8
 8002262:	f2a2 72f4 	subw	r2, r2, #2036	@ 0x7f4
 8002266:	6812      	ldr	r2, [r2, #0]
 8002268:	4413      	add	r3, r2
 800226a:	ed93 7b00 	vldr	d7, [r3]
 800226e:	f241 73d0 	movw	r3, #6096	@ 0x17d0
 8002272:	443b      	add	r3, r7
 8002274:	ed93 6b00 	vldr	d6, [r3]
 8002278:	ee36 7b07 	vadd.f64	d7, d6, d7
 800227c:	f241 73d0 	movw	r3, #6096	@ 0x17d0
 8002280:	443b      	add	r3, r7
 8002282:	ed83 7b00 	vstr	d7, [r3]
    for (int i = center_idx - FO_LENGTH / 8; i <= center_idx + FO_LENGTH / 8; i++)
 8002286:	f241 73cc 	movw	r3, #6092	@ 0x17cc
 800228a:	443b      	add	r3, r7
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	3301      	adds	r3, #1
 8002290:	f241 72cc 	movw	r2, #6092	@ 0x17cc
 8002294:	443a      	add	r2, r7
 8002296:	6013      	str	r3, [r2, #0]
 8002298:	f241 73ec 	movw	r3, #6124	@ 0x17ec
 800229c:	443b      	add	r3, r7
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80022a4:	f241 72cc 	movw	r2, #6092	@ 0x17cc
 80022a8:	443a      	add	r2, r7
 80022aa:	6812      	ldr	r2, [r2, #0]
 80022ac:	429a      	cmp	r2, r3
 80022ae:	f77f af3b 	ble.w	8002128 <Digital_Judge+0x130>

            }
        }
    }

	for (int i = 0; i < significant_bands; i++)
 80022b2:	2300      	movs	r3, #0
 80022b4:	f507 52be 	add.w	r2, r7, #6080	@ 0x17c0
 80022b8:	6013      	str	r3, [r2, #0]
 80022ba:	e039      	b.n	8002330 <Digital_Judge+0x338>
	{
		if(abs(center_idx - bands_idx[i]) < 10)
 80022bc:	f507 63ff 	add.w	r3, r7, #2040	@ 0x7f8
 80022c0:	f5a3 63f7 	sub.w	r3, r3, #1976	@ 0x7b8
 80022c4:	f507 52be 	add.w	r2, r7, #6080	@ 0x17c0
 80022c8:	6812      	ldr	r2, [r2, #0]
 80022ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022ce:	f241 72ec 	movw	r2, #6124	@ 0x17ec
 80022d2:	443a      	add	r2, r7
 80022d4:	6812      	ldr	r2, [r2, #0]
 80022d6:	1ad3      	subs	r3, r2, r3
 80022d8:	f113 0f09 	cmn.w	r3, #9
 80022dc:	db21      	blt.n	8002322 <Digital_Judge+0x32a>
 80022de:	f507 63ff 	add.w	r3, r7, #2040	@ 0x7f8
 80022e2:	f5a3 63f7 	sub.w	r3, r3, #1976	@ 0x7b8
 80022e6:	f507 52be 	add.w	r2, r7, #6080	@ 0x17c0
 80022ea:	6812      	ldr	r2, [r2, #0]
 80022ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022f0:	f241 72ec 	movw	r2, #6124	@ 0x17ec
 80022f4:	443a      	add	r2, r7
 80022f6:	6812      	ldr	r2, [r2, #0]
 80022f8:	1ad3      	subs	r3, r2, r3
 80022fa:	2b09      	cmp	r3, #9
 80022fc:	dc11      	bgt.n	8002322 <Digital_Judge+0x32a>
			{
				center_idx = bands_idx[i];
 80022fe:	f507 63ff 	add.w	r3, r7, #2040	@ 0x7f8
 8002302:	f5a3 63f7 	sub.w	r3, r3, #1976	@ 0x7b8
 8002306:	f507 52be 	add.w	r2, r7, #6080	@ 0x17c0
 800230a:	6812      	ldr	r2, [r2, #0]
 800230c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002310:	f241 72ec 	movw	r2, #6124	@ 0x17ec
 8002314:	443a      	add	r2, r7
 8002316:	6013      	str	r3, [r2, #0]
				is_centered = 1;
 8002318:	2301      	movs	r3, #1
 800231a:	f241 72e8 	movw	r2, #6120	@ 0x17e8
 800231e:	443a      	add	r2, r7
 8002320:	6013      	str	r3, [r2, #0]
	for (int i = 0; i < significant_bands; i++)
 8002322:	f507 53be 	add.w	r3, r7, #6080	@ 0x17c0
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	3301      	adds	r3, #1
 800232a:	f507 52be 	add.w	r2, r7, #6080	@ 0x17c0
 800232e:	6013      	str	r3, [r2, #0]
 8002330:	f507 53be 	add.w	r3, r7, #6080	@ 0x17c0
 8002334:	681a      	ldr	r2, [r3, #0]
 8002336:	f241 73d8 	movw	r3, #6104	@ 0x17d8
 800233a:	443b      	add	r3, r7
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	429a      	cmp	r2, r3
 8002340:	dbbc      	blt.n	80022bc <Digital_Judge+0x2c4>
			}
	}
	for (int i = 1; i < significant_bands - 1; i++)
 8002342:	2301      	movs	r3, #1
 8002344:	f241 72bc 	movw	r2, #6076	@ 0x17bc
 8002348:	443a      	add	r2, r7
 800234a:	6013      	str	r3, [r2, #0]
 800234c:	e0b2      	b.n	80024b4 <Digital_Judge+0x4bc>
 800234e:	bf00      	nop
 8002350:	9999999a 	.word	0x9999999a
 8002354:	3fc99999 	.word	0x3fc99999
 8002358:	00000000 	.word	0x00000000
 800235c:	40444000 	.word	0x40444000
	{
		if ((abs(bands[i] - bands[i - 1]) < 50) || (abs(bands[i] - bands[i + 1]) < 50))
 8002360:	f241 73f8 	movw	r3, #6136	@ 0x17f8
 8002364:	443b      	add	r3, r7
 8002366:	f6a3 72e8 	subw	r2, r3, #4072	@ 0xfe8
 800236a:	f241 73bc 	movw	r3, #6076	@ 0x17bc
 800236e:	443b      	add	r3, r7
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	00db      	lsls	r3, r3, #3
 8002374:	4413      	add	r3, r2
 8002376:	ed93 6b00 	vldr	d6, [r3]
 800237a:	f241 73bc 	movw	r3, #6076	@ 0x17bc
 800237e:	443b      	add	r3, r7
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	3b01      	subs	r3, #1
 8002384:	f241 72f8 	movw	r2, #6136	@ 0x17f8
 8002388:	443a      	add	r2, r7
 800238a:	f6a2 72e8 	subw	r2, r2, #4072	@ 0xfe8
 800238e:	00db      	lsls	r3, r3, #3
 8002390:	4413      	add	r3, r2
 8002392:	ed93 7b00 	vldr	d7, [r3]
 8002396:	ee36 7b47 	vsub.f64	d7, d6, d7
 800239a:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800239e:	ee17 3a90 	vmov	r3, s15
 80023a2:	f113 0f31 	cmn.w	r3, #49	@ 0x31
 80023a6:	db22      	blt.n	80023ee <Digital_Judge+0x3f6>
 80023a8:	f241 73f8 	movw	r3, #6136	@ 0x17f8
 80023ac:	443b      	add	r3, r7
 80023ae:	f6a3 72e8 	subw	r2, r3, #4072	@ 0xfe8
 80023b2:	f241 73bc 	movw	r3, #6076	@ 0x17bc
 80023b6:	443b      	add	r3, r7
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	00db      	lsls	r3, r3, #3
 80023bc:	4413      	add	r3, r2
 80023be:	ed93 6b00 	vldr	d6, [r3]
 80023c2:	f241 73bc 	movw	r3, #6076	@ 0x17bc
 80023c6:	443b      	add	r3, r7
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	3b01      	subs	r3, #1
 80023cc:	f241 72f8 	movw	r2, #6136	@ 0x17f8
 80023d0:	443a      	add	r2, r7
 80023d2:	f6a2 72e8 	subw	r2, r2, #4072	@ 0xfe8
 80023d6:	00db      	lsls	r3, r3, #3
 80023d8:	4413      	add	r3, r2
 80023da:	ed93 7b00 	vldr	d7, [r3]
 80023de:	ee36 7b47 	vsub.f64	d7, d6, d7
 80023e2:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 80023e6:	ee17 3a90 	vmov	r3, s15
 80023ea:	2b31      	cmp	r3, #49	@ 0x31
 80023ec:	dd46      	ble.n	800247c <Digital_Judge+0x484>
 80023ee:	f241 73f8 	movw	r3, #6136	@ 0x17f8
 80023f2:	443b      	add	r3, r7
 80023f4:	f6a3 72e8 	subw	r2, r3, #4072	@ 0xfe8
 80023f8:	f241 73bc 	movw	r3, #6076	@ 0x17bc
 80023fc:	443b      	add	r3, r7
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	00db      	lsls	r3, r3, #3
 8002402:	4413      	add	r3, r2
 8002404:	ed93 6b00 	vldr	d6, [r3]
 8002408:	f241 73bc 	movw	r3, #6076	@ 0x17bc
 800240c:	443b      	add	r3, r7
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	3301      	adds	r3, #1
 8002412:	f241 72f8 	movw	r2, #6136	@ 0x17f8
 8002416:	443a      	add	r2, r7
 8002418:	f6a2 72e8 	subw	r2, r2, #4072	@ 0xfe8
 800241c:	00db      	lsls	r3, r3, #3
 800241e:	4413      	add	r3, r2
 8002420:	ed93 7b00 	vldr	d7, [r3]
 8002424:	ee36 7b47 	vsub.f64	d7, d6, d7
 8002428:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800242c:	ee17 3a90 	vmov	r3, s15
 8002430:	f113 0f31 	cmn.w	r3, #49	@ 0x31
 8002434:	db29      	blt.n	800248a <Digital_Judge+0x492>
 8002436:	f241 73f8 	movw	r3, #6136	@ 0x17f8
 800243a:	443b      	add	r3, r7
 800243c:	f6a3 72e8 	subw	r2, r3, #4072	@ 0xfe8
 8002440:	f241 73bc 	movw	r3, #6076	@ 0x17bc
 8002444:	443b      	add	r3, r7
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	00db      	lsls	r3, r3, #3
 800244a:	4413      	add	r3, r2
 800244c:	ed93 6b00 	vldr	d6, [r3]
 8002450:	f241 73bc 	movw	r3, #6076	@ 0x17bc
 8002454:	443b      	add	r3, r7
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	3301      	adds	r3, #1
 800245a:	f241 72f8 	movw	r2, #6136	@ 0x17f8
 800245e:	443a      	add	r2, r7
 8002460:	f6a2 72e8 	subw	r2, r2, #4072	@ 0xfe8
 8002464:	00db      	lsls	r3, r3, #3
 8002466:	4413      	add	r3, r2
 8002468:	ed93 7b00 	vldr	d7, [r3]
 800246c:	ee36 7b47 	vsub.f64	d7, d6, d7
 8002470:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8002474:	ee17 3a90 	vmov	r3, s15
 8002478:	2b31      	cmp	r3, #49	@ 0x31
 800247a:	dc06      	bgt.n	800248a <Digital_Judge+0x492>
		{
			adjoint_count ++;
 800247c:	f507 53bf 	add.w	r3, r7, #6112	@ 0x17e0
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	3301      	adds	r3, #1
 8002484:	f507 52bf 	add.w	r2, r7, #6112	@ 0x17e0
 8002488:	6013      	str	r3, [r2, #0]
		}
		is_adjoint = (adjoint_count < 3) ? 0 : 1;
 800248a:	f507 53bf 	add.w	r3, r7, #6112	@ 0x17e0
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	2b02      	cmp	r3, #2
 8002492:	bfcc      	ite	gt
 8002494:	2301      	movgt	r3, #1
 8002496:	2300      	movle	r3, #0
 8002498:	b2db      	uxtb	r3, r3
 800249a:	f241 72e4 	movw	r2, #6116	@ 0x17e4
 800249e:	443a      	add	r2, r7
 80024a0:	6013      	str	r3, [r2, #0]
	for (int i = 1; i < significant_bands - 1; i++)
 80024a2:	f241 73bc 	movw	r3, #6076	@ 0x17bc
 80024a6:	443b      	add	r3, r7
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	3301      	adds	r3, #1
 80024ac:	f241 72bc 	movw	r2, #6076	@ 0x17bc
 80024b0:	443a      	add	r2, r7
 80024b2:	6013      	str	r3, [r2, #0]
 80024b4:	f241 73d8 	movw	r3, #6104	@ 0x17d8
 80024b8:	443b      	add	r3, r7
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	3b01      	subs	r3, #1
 80024be:	f241 72bc 	movw	r2, #6076	@ 0x17bc
 80024c2:	443a      	add	r2, r7
 80024c4:	6812      	ldr	r2, [r2, #0]
 80024c6:	429a      	cmp	r2, r3
 80024c8:	f6ff af4a 	blt.w	8002360 <Digital_Judge+0x368>

//	sprintf(str , "number of significant bands: %d." , significant_bands);
//	HAL_UART_Transmit(&huart1,(uint8_t *)str , 31   ,HAL_MAX_DELAY);
//	HAL_UART_Transmit(&huart1 ,(uint8_t *)"\n", 1 , HAL_MAX_DELAY);

    if (is_adjoint)
 80024cc:	f241 73e4 	movw	r3, #6116	@ 0x17e4
 80024d0:	443b      	add	r3, r7
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d050      	beq.n	800257a <Digital_Judge+0x582>
    {
    	bands_gap = bands_idx[significant_bands / 2 + 1] - bands_idx[significant_bands / 2 - 1];
 80024d8:	f241 73d8 	movw	r3, #6104	@ 0x17d8
 80024dc:	443b      	add	r3, r7
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	da00      	bge.n	80024e6 <Digital_Judge+0x4ee>
 80024e4:	3301      	adds	r3, #1
 80024e6:	105b      	asrs	r3, r3, #1
 80024e8:	1c5a      	adds	r2, r3, #1
 80024ea:	f507 63ff 	add.w	r3, r7, #2040	@ 0x7f8
 80024ee:	f5a3 63f7 	sub.w	r3, r3, #1976	@ 0x7b8
 80024f2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80024f6:	f241 73d8 	movw	r3, #6104	@ 0x17d8
 80024fa:	443b      	add	r3, r7
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	da00      	bge.n	8002504 <Digital_Judge+0x50c>
 8002502:	3301      	adds	r3, #1
 8002504:	105b      	asrs	r3, r3, #1
 8002506:	1e59      	subs	r1, r3, #1
 8002508:	f507 63ff 	add.w	r3, r7, #2040	@ 0x7f8
 800250c:	f5a3 63f7 	sub.w	r3, r3, #1976	@ 0x7b8
 8002510:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002514:	1ad3      	subs	r3, r2, r3
 8002516:	f241 72b8 	movw	r2, #6072	@ 0x17b8
 800251a:	443a      	add	r2, r7
 800251c:	6013      	str	r3, [r2, #0]
    	sprintf(str , "bit rate: %.2lf kbps." , (double)bands_gap / 40.500 / 2);
 800251e:	f241 73b8 	movw	r3, #6072	@ 0x17b8
 8002522:	443b      	add	r3, r7
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	ee07 3a90 	vmov	s15, r3
 800252a:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800252e:	ed1f 5b76 	vldr	d5, [pc, #-472]	@ 8002358 <Digital_Judge+0x360>
 8002532:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8002536:	eeb0 6b00 	vmov.f64	d6, #0	@ 0x40000000  2.0
 800253a:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800253e:	4870      	ldr	r0, [pc, #448]	@ (8002700 <Digital_Judge+0x708>)
 8002540:	f241 73f8 	movw	r3, #6136	@ 0x17f8
 8002544:	4403      	add	r3, r0
 8002546:	19d8      	adds	r0, r3, r7
 8002548:	ec53 2b15 	vmov	r2, r3, d5
 800254c:	496d      	ldr	r1, [pc, #436]	@ (8002704 <Digital_Judge+0x70c>)
 800254e:	f00e f803 	bl	8010558 <sprintf>
    	HAL_UART_Transmit(&huart1,(uint8_t *)str , 20   ,HAL_MAX_DELAY);
 8002552:	496b      	ldr	r1, [pc, #428]	@ (8002700 <Digital_Judge+0x708>)
 8002554:	f241 73f8 	movw	r3, #6136	@ 0x17f8
 8002558:	440b      	add	r3, r1
 800255a:	19d9      	adds	r1, r3, r7
 800255c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002560:	2214      	movs	r2, #20
 8002562:	4869      	ldr	r0, [pc, #420]	@ (8002708 <Digital_Judge+0x710>)
 8002564:	f00b fd04 	bl	800df70 <HAL_UART_Transmit>
    	HAL_UART_Transmit(&huart1 ,(uint8_t *)"\n", 1 , HAL_MAX_DELAY);
 8002568:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800256c:	2201      	movs	r2, #1
 800256e:	4967      	ldr	r1, [pc, #412]	@ (800270c <Digital_Judge+0x714>)
 8002570:	4865      	ldr	r0, [pc, #404]	@ (8002708 <Digital_Judge+0x710>)
 8002572:	f00b fcfd 	bl	800df70 <HAL_UART_Transmit>
        return 4;
 8002576:	2304      	movs	r3, #4
 8002578:	e0b6      	b.n	80026e8 <Digital_Judge+0x6f0>
    }
    else if (!is_adjoint && is_centered)
 800257a:	f241 73e4 	movw	r3, #6116	@ 0x17e4
 800257e:	443b      	add	r3, r7
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d152      	bne.n	800262c <Digital_Judge+0x634>
 8002586:	f241 73e8 	movw	r3, #6120	@ 0x17e8
 800258a:	443b      	add	r3, r7
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d04c      	beq.n	800262c <Digital_Judge+0x634>
    {
    	bands_gap = bands_idx[significant_bands / 2 + 1] - bands_idx[significant_bands / 2];
 8002592:	f241 73d8 	movw	r3, #6104	@ 0x17d8
 8002596:	443b      	add	r3, r7
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	2b00      	cmp	r3, #0
 800259c:	da00      	bge.n	80025a0 <Digital_Judge+0x5a8>
 800259e:	3301      	adds	r3, #1
 80025a0:	105b      	asrs	r3, r3, #1
 80025a2:	1c5a      	adds	r2, r3, #1
 80025a4:	f507 63ff 	add.w	r3, r7, #2040	@ 0x7f8
 80025a8:	f5a3 63f7 	sub.w	r3, r3, #1976	@ 0x7b8
 80025ac:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80025b0:	f241 73d8 	movw	r3, #6104	@ 0x17d8
 80025b4:	443b      	add	r3, r7
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	da00      	bge.n	80025be <Digital_Judge+0x5c6>
 80025bc:	3301      	adds	r3, #1
 80025be:	105b      	asrs	r3, r3, #1
 80025c0:	4619      	mov	r1, r3
 80025c2:	f507 63ff 	add.w	r3, r7, #2040	@ 0x7f8
 80025c6:	f5a3 63f7 	sub.w	r3, r3, #1976	@ 0x7b8
 80025ca:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80025ce:	1ad3      	subs	r3, r2, r3
 80025d0:	f241 72b8 	movw	r2, #6072	@ 0x17b8
 80025d4:	443a      	add	r2, r7
 80025d6:	6013      	str	r3, [r2, #0]
    	sprintf(str , "bit rate: %.2lf kbps." , (double)bands_gap / 40.500 );
 80025d8:	f241 73b8 	movw	r3, #6072	@ 0x17b8
 80025dc:	443b      	add	r3, r7
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	ee07 3a90 	vmov	s15, r3
 80025e4:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80025e8:	ed9f 6b43 	vldr	d6, [pc, #268]	@ 80026f8 <Digital_Judge+0x700>
 80025ec:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80025f0:	4843      	ldr	r0, [pc, #268]	@ (8002700 <Digital_Judge+0x708>)
 80025f2:	f241 73f8 	movw	r3, #6136	@ 0x17f8
 80025f6:	4403      	add	r3, r0
 80025f8:	19d8      	adds	r0, r3, r7
 80025fa:	ec53 2b15 	vmov	r2, r3, d5
 80025fe:	4941      	ldr	r1, [pc, #260]	@ (8002704 <Digital_Judge+0x70c>)
 8002600:	f00d ffaa 	bl	8010558 <sprintf>
    	HAL_UART_Transmit(&huart1,(uint8_t *)str , 20   ,HAL_MAX_DELAY);
 8002604:	493e      	ldr	r1, [pc, #248]	@ (8002700 <Digital_Judge+0x708>)
 8002606:	f241 73f8 	movw	r3, #6136	@ 0x17f8
 800260a:	440b      	add	r3, r1
 800260c:	19d9      	adds	r1, r3, r7
 800260e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002612:	2214      	movs	r2, #20
 8002614:	483c      	ldr	r0, [pc, #240]	@ (8002708 <Digital_Judge+0x710>)
 8002616:	f00b fcab 	bl	800df70 <HAL_UART_Transmit>
    	HAL_UART_Transmit(&huart1 ,(uint8_t *)"\n", 1 , HAL_MAX_DELAY);
 800261a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800261e:	2201      	movs	r2, #1
 8002620:	493a      	ldr	r1, [pc, #232]	@ (800270c <Digital_Judge+0x714>)
 8002622:	4839      	ldr	r0, [pc, #228]	@ (8002708 <Digital_Judge+0x710>)
 8002624:	f00b fca4 	bl	800df70 <HAL_UART_Transmit>
        return 3;
 8002628:	2303      	movs	r3, #3
 800262a:	e05d      	b.n	80026e8 <Digital_Judge+0x6f0>
    }
    else if (!is_adjoint && !is_centered)
 800262c:	f241 73e4 	movw	r3, #6116	@ 0x17e4
 8002630:	443b      	add	r3, r7
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d156      	bne.n	80026e6 <Digital_Judge+0x6ee>
 8002638:	f241 73e8 	movw	r3, #6120	@ 0x17e8
 800263c:	443b      	add	r3, r7
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d150      	bne.n	80026e6 <Digital_Judge+0x6ee>
    {
    	bands_gap = bands_idx[significant_bands / 2 + 1] - bands_idx[significant_bands / 2];
 8002644:	f241 73d8 	movw	r3, #6104	@ 0x17d8
 8002648:	443b      	add	r3, r7
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	2b00      	cmp	r3, #0
 800264e:	da00      	bge.n	8002652 <Digital_Judge+0x65a>
 8002650:	3301      	adds	r3, #1
 8002652:	105b      	asrs	r3, r3, #1
 8002654:	1c5a      	adds	r2, r3, #1
 8002656:	f507 63ff 	add.w	r3, r7, #2040	@ 0x7f8
 800265a:	f5a3 63f7 	sub.w	r3, r3, #1976	@ 0x7b8
 800265e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002662:	f241 73d8 	movw	r3, #6104	@ 0x17d8
 8002666:	443b      	add	r3, r7
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	2b00      	cmp	r3, #0
 800266c:	da00      	bge.n	8002670 <Digital_Judge+0x678>
 800266e:	3301      	adds	r3, #1
 8002670:	105b      	asrs	r3, r3, #1
 8002672:	4619      	mov	r1, r3
 8002674:	f507 63ff 	add.w	r3, r7, #2040	@ 0x7f8
 8002678:	f5a3 63f7 	sub.w	r3, r3, #1976	@ 0x7b8
 800267c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002680:	1ad3      	subs	r3, r2, r3
 8002682:	f241 72b8 	movw	r2, #6072	@ 0x17b8
 8002686:	443a      	add	r2, r7
 8002688:	6013      	str	r3, [r2, #0]
    	sprintf(str , "bit rate: %.2lf kbps." , (double)bands_gap / 40.500 / 4);
 800268a:	f241 73b8 	movw	r3, #6072	@ 0x17b8
 800268e:	443b      	add	r3, r7
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	ee07 3a90 	vmov	s15, r3
 8002696:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800269a:	ed9f 5b17 	vldr	d5, [pc, #92]	@ 80026f8 <Digital_Judge+0x700>
 800269e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80026a2:	eeb1 6b00 	vmov.f64	d6, #16	@ 0x40800000  4.0
 80026a6:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80026aa:	4815      	ldr	r0, [pc, #84]	@ (8002700 <Digital_Judge+0x708>)
 80026ac:	f241 73f8 	movw	r3, #6136	@ 0x17f8
 80026b0:	4403      	add	r3, r0
 80026b2:	19d8      	adds	r0, r3, r7
 80026b4:	ec53 2b15 	vmov	r2, r3, d5
 80026b8:	4912      	ldr	r1, [pc, #72]	@ (8002704 <Digital_Judge+0x70c>)
 80026ba:	f00d ff4d 	bl	8010558 <sprintf>
    	HAL_UART_Transmit(&huart1,(uint8_t *)str , 20   ,HAL_MAX_DELAY);
 80026be:	4910      	ldr	r1, [pc, #64]	@ (8002700 <Digital_Judge+0x708>)
 80026c0:	f241 73f8 	movw	r3, #6136	@ 0x17f8
 80026c4:	440b      	add	r3, r1
 80026c6:	19d9      	adds	r1, r3, r7
 80026c8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80026cc:	2214      	movs	r2, #20
 80026ce:	480e      	ldr	r0, [pc, #56]	@ (8002708 <Digital_Judge+0x710>)
 80026d0:	f00b fc4e 	bl	800df70 <HAL_UART_Transmit>
    	HAL_UART_Transmit(&huart1 ,(uint8_t *)"\n", 1 , HAL_MAX_DELAY);
 80026d4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80026d8:	2201      	movs	r2, #1
 80026da:	490c      	ldr	r1, [pc, #48]	@ (800270c <Digital_Judge+0x714>)
 80026dc:	480a      	ldr	r0, [pc, #40]	@ (8002708 <Digital_Judge+0x710>)
 80026de:	f00b fc47 	bl	800df70 <HAL_UART_Transmit>

    	return 5;
 80026e2:	2305      	movs	r3, #5
 80026e4:	e000      	b.n	80026e8 <Digital_Judge+0x6f0>
    }
    else {
    	return 6;
 80026e6:	2306      	movs	r3, #6
    }
}
 80026e8:	4618      	mov	r0, r3
 80026ea:	f507 57bf 	add.w	r7, r7, #6112	@ 0x17e0
 80026ee:	3718      	adds	r7, #24
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd80      	pop	{r7, pc}
 80026f4:	f3af 8000 	nop.w
 80026f8:	00000000 	.word	0x00000000
 80026fc:	40444000 	.word	0x40444000
 8002700:	ffffe814 	.word	0xffffe814
 8002704:	08015988 	.word	0x08015988
 8002708:	24014a1c 	.word	0x24014a1c
 800270c:	08015920 	.word	0x08015920

08002710 <Judger>:

 


void Judger(int value)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b0b4      	sub	sp, #208	@ 0xd0
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
	char str[200];

	if (value == -1)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800271e:	d10e      	bne.n	800273e <Judger+0x2e>
	{
    	sprintf(str , "No signal.\n");
 8002720:	f107 0308 	add.w	r3, r7, #8
 8002724:	4945      	ldr	r1, [pc, #276]	@ (800283c <Judger+0x12c>)
 8002726:	4618      	mov	r0, r3
 8002728:	f00d ff16 	bl	8010558 <sprintf>
    	HAL_UART_Transmit(&huart1,(uint8_t *)str , 12   ,HAL_MAX_DELAY);
 800272c:	f107 0108 	add.w	r1, r7, #8
 8002730:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002734:	220c      	movs	r2, #12
 8002736:	4842      	ldr	r0, [pc, #264]	@ (8002840 <Judger+0x130>)
 8002738:	f00b fc1a 	bl	800df70 <HAL_UART_Transmit>
    else
    {
    	sprintf(str , "Unknown signal.\n");
    	HAL_UART_Transmit(&huart1,(uint8_t *)str , 28   ,HAL_MAX_DELAY);
	}
}
 800273c:	e079      	b.n	8002832 <Judger+0x122>
	else if (value == 0)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d10e      	bne.n	8002762 <Judger+0x52>
    	sprintf(str , "CW signal.\n");
 8002744:	f107 0308 	add.w	r3, r7, #8
 8002748:	493e      	ldr	r1, [pc, #248]	@ (8002844 <Judger+0x134>)
 800274a:	4618      	mov	r0, r3
 800274c:	f00d ff04 	bl	8010558 <sprintf>
    	HAL_UART_Transmit(&huart1,(uint8_t *)str , 12   ,HAL_MAX_DELAY);
 8002750:	f107 0108 	add.w	r1, r7, #8
 8002754:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002758:	220c      	movs	r2, #12
 800275a:	4839      	ldr	r0, [pc, #228]	@ (8002840 <Judger+0x130>)
 800275c:	f00b fc08 	bl	800df70 <HAL_UART_Transmit>
}
 8002760:	e067      	b.n	8002832 <Judger+0x122>
    else if (value == 1)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2b01      	cmp	r3, #1
 8002766:	d10e      	bne.n	8002786 <Judger+0x76>
    	sprintf(str , "AM signal.\n");
 8002768:	f107 0308 	add.w	r3, r7, #8
 800276c:	4936      	ldr	r1, [pc, #216]	@ (8002848 <Judger+0x138>)
 800276e:	4618      	mov	r0, r3
 8002770:	f00d fef2 	bl	8010558 <sprintf>
    	HAL_UART_Transmit(&huart1,(uint8_t *)str , 11   ,HAL_MAX_DELAY);
 8002774:	f107 0108 	add.w	r1, r7, #8
 8002778:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800277c:	220b      	movs	r2, #11
 800277e:	4830      	ldr	r0, [pc, #192]	@ (8002840 <Judger+0x130>)
 8002780:	f00b fbf6 	bl	800df70 <HAL_UART_Transmit>
}
 8002784:	e055      	b.n	8002832 <Judger+0x122>
    else if (value == 2)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2b02      	cmp	r3, #2
 800278a:	d10e      	bne.n	80027aa <Judger+0x9a>
    	sprintf(str , "FM signal.\n");
 800278c:	f107 0308 	add.w	r3, r7, #8
 8002790:	492e      	ldr	r1, [pc, #184]	@ (800284c <Judger+0x13c>)
 8002792:	4618      	mov	r0, r3
 8002794:	f00d fee0 	bl	8010558 <sprintf>
    	HAL_UART_Transmit(&huart1,(uint8_t *)str , 11   ,HAL_MAX_DELAY);
 8002798:	f107 0108 	add.w	r1, r7, #8
 800279c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80027a0:	220b      	movs	r2, #11
 80027a2:	4827      	ldr	r0, [pc, #156]	@ (8002840 <Judger+0x130>)
 80027a4:	f00b fbe4 	bl	800df70 <HAL_UART_Transmit>
}
 80027a8:	e043      	b.n	8002832 <Judger+0x122>
    else if (value == 3)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2b03      	cmp	r3, #3
 80027ae:	d10e      	bne.n	80027ce <Judger+0xbe>
    	sprintf(str , "ASK signal.\n");
 80027b0:	f107 0308 	add.w	r3, r7, #8
 80027b4:	4926      	ldr	r1, [pc, #152]	@ (8002850 <Judger+0x140>)
 80027b6:	4618      	mov	r0, r3
 80027b8:	f00d fece 	bl	8010558 <sprintf>
    	HAL_UART_Transmit(&huart1,(uint8_t *)str , 28   ,HAL_MAX_DELAY);
 80027bc:	f107 0108 	add.w	r1, r7, #8
 80027c0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80027c4:	221c      	movs	r2, #28
 80027c6:	481e      	ldr	r0, [pc, #120]	@ (8002840 <Judger+0x130>)
 80027c8:	f00b fbd2 	bl	800df70 <HAL_UART_Transmit>
}
 80027cc:	e031      	b.n	8002832 <Judger+0x122>
    else if (value == 4)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2b04      	cmp	r3, #4
 80027d2:	d10e      	bne.n	80027f2 <Judger+0xe2>
    	sprintf(str , "FSK signal.\n");
 80027d4:	f107 0308 	add.w	r3, r7, #8
 80027d8:	491e      	ldr	r1, [pc, #120]	@ (8002854 <Judger+0x144>)
 80027da:	4618      	mov	r0, r3
 80027dc:	f00d febc 	bl	8010558 <sprintf>
    	HAL_UART_Transmit(&huart1,(uint8_t *)str , 28   ,HAL_MAX_DELAY);
 80027e0:	f107 0108 	add.w	r1, r7, #8
 80027e4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80027e8:	221c      	movs	r2, #28
 80027ea:	4815      	ldr	r0, [pc, #84]	@ (8002840 <Judger+0x130>)
 80027ec:	f00b fbc0 	bl	800df70 <HAL_UART_Transmit>
}
 80027f0:	e01f      	b.n	8002832 <Judger+0x122>
    else if (value == 5)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2b05      	cmp	r3, #5
 80027f6:	d10e      	bne.n	8002816 <Judger+0x106>
    	sprintf(str, "PSK signal.\n");
 80027f8:	f107 0308 	add.w	r3, r7, #8
 80027fc:	4916      	ldr	r1, [pc, #88]	@ (8002858 <Judger+0x148>)
 80027fe:	4618      	mov	r0, r3
 8002800:	f00d feaa 	bl	8010558 <sprintf>
    	HAL_UART_Transmit(&huart1,(uint8_t *)str , 28   ,HAL_MAX_DELAY);
 8002804:	f107 0108 	add.w	r1, r7, #8
 8002808:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800280c:	221c      	movs	r2, #28
 800280e:	480c      	ldr	r0, [pc, #48]	@ (8002840 <Judger+0x130>)
 8002810:	f00b fbae 	bl	800df70 <HAL_UART_Transmit>
}
 8002814:	e00d      	b.n	8002832 <Judger+0x122>
    	sprintf(str , "Unknown signal.\n");
 8002816:	f107 0308 	add.w	r3, r7, #8
 800281a:	4910      	ldr	r1, [pc, #64]	@ (800285c <Judger+0x14c>)
 800281c:	4618      	mov	r0, r3
 800281e:	f00d fe9b 	bl	8010558 <sprintf>
    	HAL_UART_Transmit(&huart1,(uint8_t *)str , 28   ,HAL_MAX_DELAY);
 8002822:	f107 0108 	add.w	r1, r7, #8
 8002826:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800282a:	221c      	movs	r2, #28
 800282c:	4804      	ldr	r0, [pc, #16]	@ (8002840 <Judger+0x130>)
 800282e:	f00b fb9f 	bl	800df70 <HAL_UART_Transmit>
}
 8002832:	bf00      	nop
 8002834:	37d0      	adds	r7, #208	@ 0xd0
 8002836:	46bd      	mov	sp, r7
 8002838:	bd80      	pop	{r7, pc}
 800283a:	bf00      	nop
 800283c:	080159a0 	.word	0x080159a0
 8002840:	24014a1c 	.word	0x24014a1c
 8002844:	080159ac 	.word	0x080159ac
 8002848:	080159b8 	.word	0x080159b8
 800284c:	080159c4 	.word	0x080159c4
 8002850:	080159d0 	.word	0x080159d0
 8002854:	080159e0 	.word	0x080159e0
 8002858:	080159f0 	.word	0x080159f0
 800285c:	08015a00 	.word	0x08015a00

08002860 <adc_init>:
wave_arg arg;
mod_arg mod_config = {2000000.0, 0.0};


void adc_init(void)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart1,(uint8_t *)"start_adc\n",sizeof("start_adc\n"),HAL_MAX_DELAY);
 8002864:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002868:	220b      	movs	r2, #11
 800286a:	4924      	ldr	r1, [pc, #144]	@ (80028fc <adc_init+0x9c>)
 800286c:	4824      	ldr	r0, [pc, #144]	@ (8002900 <adc_init+0xa0>)
 800286e:	f00b fb7f 	bl	800df70 <HAL_UART_Transmit>
	MX_ADC1Sampling_Handler(sample_fre, value);
 8002872:	4b24      	ldr	r3, [pc, #144]	@ (8002904 <adc_init+0xa4>)
 8002874:	ed93 7b00 	vldr	d7, [r3]
 8002878:	4b23      	ldr	r3, [pc, #140]	@ (8002908 <adc_init+0xa8>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4618      	mov	r0, r3
 800287e:	eeb0 0b47 	vmov.f64	d0, d7
 8002882:	f7fe fcd5 	bl	8001230 <MX_ADC1Sampling_Handler>
	HAL_Delay(1);
 8002886:	2001      	movs	r0, #1
 8002888:	f001 f824 	bl	80038d4 <HAL_Delay>
	if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED) != HAL_OK)
 800288c:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8002890:	2100      	movs	r1, #0
 8002892:	481e      	ldr	r0, [pc, #120]	@ (800290c <adc_init+0xac>)
 8002894:	f002 fd70 	bl	8005378 <HAL_ADCEx_Calibration_Start>
 8002898:	4603      	mov	r3, r0
 800289a:	2b00      	cmp	r3, #0
 800289c:	d008      	beq.n	80028b0 <adc_init+0x50>
	{
		HAL_UART_Transmit(&huart1,(uint8_t *)"hadc1 error with HAL_ADCEx_Calibration_Start\r\n",
 800289e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80028a2:	222f      	movs	r2, #47	@ 0x2f
 80028a4:	491a      	ldr	r1, [pc, #104]	@ (8002910 <adc_init+0xb0>)
 80028a6:	4816      	ldr	r0, [pc, #88]	@ (8002900 <adc_init+0xa0>)
 80028a8:	f00b fb62 	bl	800df70 <HAL_UART_Transmit>
				sizeof("hadc1 error with HAL_ADCEx_Calibration_Start\r\n"),HAL_MAX_DELAY);
			Error_Handler();
 80028ac:	f000 faf2 	bl	8002e94 <Error_Handler>
	}

	if (HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adc1_data, FO_LENGTH) != HAL_OK)
 80028b0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80028b4:	4917      	ldr	r1, [pc, #92]	@ (8002914 <adc_init+0xb4>)
 80028b6:	4815      	ldr	r0, [pc, #84]	@ (800290c <adc_init+0xac>)
 80028b8:	f001 fd96 	bl	80043e8 <HAL_ADC_Start_DMA>
 80028bc:	4603      	mov	r3, r0
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d008      	beq.n	80028d4 <adc_init+0x74>
	{
		HAL_UART_Transmit(&huart1,(uint8_t *)"hadc1 error with HAL_ADC_Start_DMA\r\n",
 80028c2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80028c6:	2225      	movs	r2, #37	@ 0x25
 80028c8:	4913      	ldr	r1, [pc, #76]	@ (8002918 <adc_init+0xb8>)
 80028ca:	480d      	ldr	r0, [pc, #52]	@ (8002900 <adc_init+0xa0>)
 80028cc:	f00b fb50 	bl	800df70 <HAL_UART_Transmit>
				sizeof("hadc1 error with HAL_ADC_Start_DMA\r\n"),HAL_MAX_DELAY);
			Error_Handler();
 80028d0:	f000 fae0 	bl	8002e94 <Error_Handler>
	}

	HAL_TIM_Base_Start(&htim15);
 80028d4:	4811      	ldr	r0, [pc, #68]	@ (800291c <adc_init+0xbc>)
 80028d6:	f00a fae3 	bl	800cea0 <HAL_TIM_Base_Start>
	while (!AdcConvEnd);
 80028da:	bf00      	nop
 80028dc:	4b10      	ldr	r3, [pc, #64]	@ (8002920 <adc_init+0xc0>)
 80028de:	781b      	ldrb	r3, [r3, #0]
 80028e0:	b2db      	uxtb	r3, r3
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d0fa      	beq.n	80028dc <adc_init+0x7c>
	AdcConvEnd = 0;
 80028e6:	4b0e      	ldr	r3, [pc, #56]	@ (8002920 <adc_init+0xc0>)
 80028e8:	2200      	movs	r2, #0
 80028ea:	701a      	strb	r2, [r3, #0]
	HAL_ADC_DeInit(&hadc1);
 80028ec:	4807      	ldr	r0, [pc, #28]	@ (800290c <adc_init+0xac>)
 80028ee:	f001 fbfb 	bl	80040e8 <HAL_ADC_DeInit>
	HAL_TIM_Base_Stop(&htim15);
 80028f2:	480a      	ldr	r0, [pc, #40]	@ (800291c <adc_init+0xbc>)
 80028f4:	f00a fb44 	bl	800cf80 <HAL_TIM_Base_Stop>
}
 80028f8:	bf00      	nop
 80028fa:	bd80      	pop	{r7, pc}
 80028fc:	08015a14 	.word	0x08015a14
 8002900:	24014a1c 	.word	0x24014a1c
 8002904:	240148c0 	.word	0x240148c0
 8002908:	240148c8 	.word	0x240148c8
 800290c:	240046fc 	.word	0x240046fc
 8002910:	08015a20 	.word	0x08015a20
 8002914:	240006e0 	.word	0x240006e0
 8002918:	08015a50 	.word	0x08015a50
 800291c:	240149d0 	.word	0x240149d0
 8002920:	240048b8 	.word	0x240048b8
 8002924:	00000000 	.word	0x00000000

08002928 <ADC_Get>:


void ADC_Get(double arr[])
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b086      	sub	sp, #24
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
	adc_init();
 8002930:	f7ff ff96 	bl	8002860 <adc_init>
	double voltage;
//	char str[50];

	for (uint16_t temp = 0; temp< FO_LENGTH;temp++){
 8002934:	2300      	movs	r3, #0
 8002936:	82fb      	strh	r3, [r7, #22]
 8002938:	e020      	b.n	800297c <ADC_Get+0x54>
		voltage = ((double)adc1_data[temp]*3.3)/65535 *3;
 800293a:	8afb      	ldrh	r3, [r7, #22]
 800293c:	4a18      	ldr	r2, [pc, #96]	@ (80029a0 <ADC_Get+0x78>)
 800293e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002942:	ee07 3a90 	vmov	s15, r3
 8002946:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800294a:	ed9f 6b11 	vldr	d6, [pc, #68]	@ 8002990 <ADC_Get+0x68>
 800294e:	ee27 6b06 	vmul.f64	d6, d7, d6
 8002952:	ed9f 5b11 	vldr	d5, [pc, #68]	@ 8002998 <ADC_Get+0x70>
 8002956:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800295a:	eeb0 6b08 	vmov.f64	d6, #8	@ 0x40400000  3.0
 800295e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8002962:	ed87 7b02 	vstr	d7, [r7, #8]

		arr[temp] = voltage;
 8002966:	8afb      	ldrh	r3, [r7, #22]
 8002968:	00db      	lsls	r3, r3, #3
 800296a:	687a      	ldr	r2, [r7, #4]
 800296c:	18d1      	adds	r1, r2, r3
 800296e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002972:	e9c1 2300 	strd	r2, r3, [r1]
	for (uint16_t temp = 0; temp< FO_LENGTH;temp++){
 8002976:	8afb      	ldrh	r3, [r7, #22]
 8002978:	3301      	adds	r3, #1
 800297a:	82fb      	strh	r3, [r7, #22]
 800297c:	8afb      	ldrh	r3, [r7, #22]
 800297e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002982:	d3da      	bcc.n	800293a <ADC_Get+0x12>
//		sprintf(str , "%.5f" , v[temp]);
//		HAL_UART_Transmit(&huart1,(uint8_t *)str , 7   ,HAL_MAX_DELAY);
//		HAL_UART_Transmit(&huart1 ,(uint8_t *)"\n", 1 , HAL_MAX_DELAY);
	}
}
 8002984:	bf00      	nop
 8002986:	bf00      	nop
 8002988:	3718      	adds	r7, #24
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}
 800298e:	bf00      	nop
 8002990:	66666666 	.word	0x66666666
 8002994:	400a6666 	.word	0x400a6666
 8002998:	00000000 	.word	0x00000000
 800299c:	40efffe0 	.word	0x40efffe0
 80029a0:	240006e0 	.word	0x240006e0

080029a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	f5ad 3d80 	sub.w	sp, sp, #65536	@ 0x10000
 80029aa:	b092      	sub	sp, #72	@ 0x48
 80029ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80029ae:	f000 fa13 	bl	8002dd8 <MPU_Config>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80029b2:	4b96      	ldr	r3, [pc, #600]	@ (8002c0c <main+0x268>)
 80029b4:	695b      	ldr	r3, [r3, #20]
 80029b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d11b      	bne.n	80029f6 <main+0x52>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80029be:	f3bf 8f4f 	dsb	sy
}
 80029c2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80029c4:	f3bf 8f6f 	isb	sy
}
 80029c8:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80029ca:	4b90      	ldr	r3, [pc, #576]	@ (8002c0c <main+0x268>)
 80029cc:	2200      	movs	r2, #0
 80029ce:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80029d2:	f3bf 8f4f 	dsb	sy
}
 80029d6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80029d8:	f3bf 8f6f 	isb	sy
}
 80029dc:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80029de:	4b8b      	ldr	r3, [pc, #556]	@ (8002c0c <main+0x268>)
 80029e0:	695b      	ldr	r3, [r3, #20]
 80029e2:	4a8a      	ldr	r2, [pc, #552]	@ (8002c0c <main+0x268>)
 80029e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029e8:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80029ea:	f3bf 8f4f 	dsb	sy
}
 80029ee:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80029f0:	f3bf 8f6f 	isb	sy
}
 80029f4:	e000      	b.n	80029f8 <main+0x54>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80029f6:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80029f8:	4b84      	ldr	r3, [pc, #528]	@ (8002c0c <main+0x268>)
 80029fa:	695b      	ldr	r3, [r3, #20]
 80029fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d14e      	bne.n	8002aa2 <main+0xfe>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8002a04:	4b81      	ldr	r3, [pc, #516]	@ (8002c0c <main+0x268>)
 8002a06:	2200      	movs	r2, #0
 8002a08:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8002a0c:	f3bf 8f4f 	dsb	sy
}
 8002a10:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8002a12:	4b7e      	ldr	r3, [pc, #504]	@ (8002c0c <main+0x268>)
 8002a14:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002a18:	4a7d      	ldr	r2, [pc, #500]	@ (8002c10 <main+0x26c>)
 8002a1a:	443a      	add	r2, r7
 8002a1c:	6013      	str	r3, [r2, #0]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8002a1e:	4b7c      	ldr	r3, [pc, #496]	@ (8002c10 <main+0x26c>)
 8002a20:	443b      	add	r3, r7
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	0b5b      	lsrs	r3, r3, #13
 8002a26:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002a2a:	4a7a      	ldr	r2, [pc, #488]	@ (8002c14 <main+0x270>)
 8002a2c:	443a      	add	r2, r7
 8002a2e:	6013      	str	r3, [r2, #0]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8002a30:	4b77      	ldr	r3, [pc, #476]	@ (8002c10 <main+0x26c>)
 8002a32:	443b      	add	r3, r7
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	08db      	lsrs	r3, r3, #3
 8002a38:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002a3c:	4a76      	ldr	r2, [pc, #472]	@ (8002c18 <main+0x274>)
 8002a3e:	443a      	add	r2, r7
 8002a40:	6013      	str	r3, [r2, #0]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8002a42:	4b74      	ldr	r3, [pc, #464]	@ (8002c14 <main+0x270>)
 8002a44:	443b      	add	r3, r7
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	015a      	lsls	r2, r3, #5
 8002a4a:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8002a4e:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8002a50:	4a71      	ldr	r2, [pc, #452]	@ (8002c18 <main+0x274>)
 8002a52:	443a      	add	r2, r7
 8002a54:	6812      	ldr	r2, [r2, #0]
 8002a56:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8002a58:	496c      	ldr	r1, [pc, #432]	@ (8002c0c <main+0x268>)
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8002a60:	4b6d      	ldr	r3, [pc, #436]	@ (8002c18 <main+0x274>)
 8002a62:	443b      	add	r3, r7
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	1e5a      	subs	r2, r3, #1
 8002a68:	496b      	ldr	r1, [pc, #428]	@ (8002c18 <main+0x274>)
 8002a6a:	4439      	add	r1, r7
 8002a6c:	600a      	str	r2, [r1, #0]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d1e7      	bne.n	8002a42 <main+0x9e>
    } while(sets-- != 0U);
 8002a72:	4b68      	ldr	r3, [pc, #416]	@ (8002c14 <main+0x270>)
 8002a74:	443b      	add	r3, r7
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	1e5a      	subs	r2, r3, #1
 8002a7a:	4966      	ldr	r1, [pc, #408]	@ (8002c14 <main+0x270>)
 8002a7c:	4439      	add	r1, r7
 8002a7e:	600a      	str	r2, [r1, #0]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d1d5      	bne.n	8002a30 <main+0x8c>
  __ASM volatile ("dsb 0xF":::"memory");
 8002a84:	f3bf 8f4f 	dsb	sy
}
 8002a88:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8002a8a:	4b60      	ldr	r3, [pc, #384]	@ (8002c0c <main+0x268>)
 8002a8c:	695b      	ldr	r3, [r3, #20]
 8002a8e:	4a5f      	ldr	r2, [pc, #380]	@ (8002c0c <main+0x268>)
 8002a90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a94:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8002a96:	f3bf 8f4f 	dsb	sy
}
 8002a9a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002a9c:	f3bf 8f6f 	isb	sy
}
 8002aa0:	e000      	b.n	8002aa4 <main+0x100>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8002aa2:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002aa4:	f000 fe84 	bl	80037b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002aa8:	f000 f8d0 	bl	8002c4c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002aac:	f7fe fd2a 	bl	8001504 <MX_GPIO_Init>
  MX_DMA_Init();
 8002ab0:	f7fe fd00 	bl	80014b4 <MX_DMA_Init>
  MX_I2C1_Init();
 8002ab4:	f7fe fda0 	bl	80015f8 <MX_I2C1_Init>
  MX_TIM15_Init();
 8002ab8:	f000 fcaa 	bl	8003410 <MX_TIM15_Init>
  MX_DAC1_Init();
 8002abc:	f7fe fc4e 	bl	800135c <MX_DAC1_Init>
  MX_TIM7_Init();
 8002ac0:	f000 fc70 	bl	80033a4 <MX_TIM7_Init>
  MX_USART1_UART_Init();
 8002ac4:	f000 fd8c 	bl	80035e0 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8002ac8:	f7fe fa6e 	bl	8000fa8 <MX_ADC1_Init>
  MX_TIM6_Init();
 8002acc:	f000 fc34 	bl	8003338 <MX_TIM6_Init>
  MX_TIM4_Init();
 8002ad0:	f000 fba6 	bl	8003220 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  char str[50];
  double v_cpy[FO_LENGTH];
  ADC_Get(v);
 8002ad4:	4851      	ldr	r0, [pc, #324]	@ (8002c1c <main+0x278>)
 8002ad6:	f7ff ff27 	bl	8002928 <ADC_Get>
  for (int i = 1 ;i < FO_LENGTH	; i++)
 8002ada:	2301      	movs	r3, #1
 8002adc:	4a50      	ldr	r2, [pc, #320]	@ (8002c20 <main+0x27c>)
 8002ade:	443a      	add	r2, r7
 8002ae0:	6013      	str	r3, [r2, #0]
 8002ae2:	e022      	b.n	8002b2a <main+0x186>
  {
	  sprintf(str , "%.5f" , v[i]);
 8002ae4:	4a4d      	ldr	r2, [pc, #308]	@ (8002c1c <main+0x278>)
 8002ae6:	4b4e      	ldr	r3, [pc, #312]	@ (8002c20 <main+0x27c>)
 8002ae8:	443b      	add	r3, r7
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	00db      	lsls	r3, r3, #3
 8002aee:	4413      	add	r3, r2
 8002af0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002af4:	f507 3080 	add.w	r0, r7, #65536	@ 0x10000
 8002af8:	494a      	ldr	r1, [pc, #296]	@ (8002c24 <main+0x280>)
 8002afa:	f00d fd2d 	bl	8010558 <sprintf>
	  HAL_UART_Transmit(&huart1,(uint8_t *)str , 7   ,HAL_MAX_DELAY);
 8002afe:	f507 3180 	add.w	r1, r7, #65536	@ 0x10000
 8002b02:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002b06:	2207      	movs	r2, #7
 8002b08:	4847      	ldr	r0, [pc, #284]	@ (8002c28 <main+0x284>)
 8002b0a:	f00b fa31 	bl	800df70 <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart1 ,(uint8_t *)"\n", 1 , HAL_MAX_DELAY);
 8002b0e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002b12:	2201      	movs	r2, #1
 8002b14:	4945      	ldr	r1, [pc, #276]	@ (8002c2c <main+0x288>)
 8002b16:	4844      	ldr	r0, [pc, #272]	@ (8002c28 <main+0x284>)
 8002b18:	f00b fa2a 	bl	800df70 <HAL_UART_Transmit>
  for (int i = 1 ;i < FO_LENGTH	; i++)
 8002b1c:	4b40      	ldr	r3, [pc, #256]	@ (8002c20 <main+0x27c>)
 8002b1e:	443b      	add	r3, r7
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	3301      	adds	r3, #1
 8002b24:	4a3e      	ldr	r2, [pc, #248]	@ (8002c20 <main+0x27c>)
 8002b26:	443a      	add	r2, r7
 8002b28:	6013      	str	r3, [r2, #0]
 8002b2a:	4b3d      	ldr	r3, [pc, #244]	@ (8002c20 <main+0x27c>)
 8002b2c:	443b      	add	r3, r7
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b34:	dbd6      	blt.n	8002ae4 <main+0x140>
  }
  memcpy(v_cpy, v, FO_LENGTH);
 8002b36:	4b3e      	ldr	r3, [pc, #248]	@ (8002c30 <main+0x28c>)
 8002b38:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8002b3c:	f103 0348 	add.w	r3, r3, #72	@ 0x48
 8002b40:	443b      	add	r3, r7
 8002b42:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002b46:	4935      	ldr	r1, [pc, #212]	@ (8002c1c <main+0x278>)
 8002b48:	4618      	mov	r0, r3
 8002b4a:	f00e f861 	bl	8010c10 <memcpy>

  Blackman(FO_LENGTH, (1640 - FO_LENGTH/ 4), (1640 + FO_LENGTH / 4), v);
 8002b4e:	4b33      	ldr	r3, [pc, #204]	@ (8002c1c <main+0x278>)
 8002b50:	f640 6268 	movw	r2, #3688	@ 0xe68
 8002b54:	4937      	ldr	r1, [pc, #220]	@ (8002c34 <main+0x290>)
 8002b56:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002b5a:	f7fe f991 	bl	8000e80 <Blackman>
  FFT_Mag_sqrt(FO_LENGTH, v);
 8002b5e:	492f      	ldr	r1, [pc, #188]	@ (8002c1c <main+0x278>)
 8002b60:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002b64:	f7fe f958 	bl	8000e18 <FFT_Mag_sqrt>

  for (int i = 0 ;i < FO_LENGTH / 2	; i++)
 8002b68:	2300      	movs	r3, #0
 8002b6a:	4a33      	ldr	r2, [pc, #204]	@ (8002c38 <main+0x294>)
 8002b6c:	443a      	add	r2, r7
 8002b6e:	6013      	str	r3, [r2, #0]
 8002b70:	e022      	b.n	8002bb8 <main+0x214>
  {
	  sprintf(str , "%.5f" , v[i]);
 8002b72:	4a2a      	ldr	r2, [pc, #168]	@ (8002c1c <main+0x278>)
 8002b74:	4b30      	ldr	r3, [pc, #192]	@ (8002c38 <main+0x294>)
 8002b76:	443b      	add	r3, r7
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	00db      	lsls	r3, r3, #3
 8002b7c:	4413      	add	r3, r2
 8002b7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b82:	f507 3080 	add.w	r0, r7, #65536	@ 0x10000
 8002b86:	4927      	ldr	r1, [pc, #156]	@ (8002c24 <main+0x280>)
 8002b88:	f00d fce6 	bl	8010558 <sprintf>
	  HAL_UART_Transmit(&huart1,(uint8_t *)str , 7   ,HAL_MAX_DELAY);
 8002b8c:	f507 3180 	add.w	r1, r7, #65536	@ 0x10000
 8002b90:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002b94:	2207      	movs	r2, #7
 8002b96:	4824      	ldr	r0, [pc, #144]	@ (8002c28 <main+0x284>)
 8002b98:	f00b f9ea 	bl	800df70 <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart1 ,(uint8_t *)"\n", 1 , HAL_MAX_DELAY);
 8002b9c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002ba0:	2201      	movs	r2, #1
 8002ba2:	4922      	ldr	r1, [pc, #136]	@ (8002c2c <main+0x288>)
 8002ba4:	4820      	ldr	r0, [pc, #128]	@ (8002c28 <main+0x284>)
 8002ba6:	f00b f9e3 	bl	800df70 <HAL_UART_Transmit>
  for (int i = 0 ;i < FO_LENGTH / 2	; i++)
 8002baa:	4b23      	ldr	r3, [pc, #140]	@ (8002c38 <main+0x294>)
 8002bac:	443b      	add	r3, r7
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	3301      	adds	r3, #1
 8002bb2:	4a21      	ldr	r2, [pc, #132]	@ (8002c38 <main+0x294>)
 8002bb4:	443a      	add	r2, r7
 8002bb6:	6013      	str	r3, [r2, #0]
 8002bb8:	4b1f      	ldr	r3, [pc, #124]	@ (8002c38 <main+0x294>)
 8002bba:	443b      	add	r3, r7
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002bc2:	dbd6      	blt.n	8002b72 <main+0x1ce>
  }
  value = Analog_Judge(arg, mod_config, v, v_cpy);
 8002bc4:	4a1a      	ldr	r2, [pc, #104]	@ (8002c30 <main+0x28c>)
 8002bc6:	4b1d      	ldr	r3, [pc, #116]	@ (8002c3c <main+0x298>)
 8002bc8:	4413      	add	r3, r2
 8002bca:	19da      	adds	r2, r3, r7
 8002bcc:	4b1c      	ldr	r3, [pc, #112]	@ (8002c40 <main+0x29c>)
 8002bce:	ed93 3b00 	vldr	d3, [r3]
 8002bd2:	ed93 4b02 	vldr	d4, [r3, #8]
 8002bd6:	4b1b      	ldr	r3, [pc, #108]	@ (8002c44 <main+0x2a0>)
 8002bd8:	ed93 5b00 	vldr	d5, [r3]
 8002bdc:	ed93 6b02 	vldr	d6, [r3, #8]
 8002be0:	ed93 7b04 	vldr	d7, [r3, #16]
 8002be4:	4611      	mov	r1, r2
 8002be6:	480d      	ldr	r0, [pc, #52]	@ (8002c1c <main+0x278>)
 8002be8:	eeb0 0b45 	vmov.f64	d0, d5
 8002bec:	eeb0 1b46 	vmov.f64	d1, d6
 8002bf0:	eeb0 2b47 	vmov.f64	d2, d7
 8002bf4:	f7fe fda8 	bl	8001748 <Analog_Judge>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	4a13      	ldr	r2, [pc, #76]	@ (8002c48 <main+0x2a4>)
 8002bfc:	6013      	str	r3, [r2, #0]
  Judger(value);
 8002bfe:	4b12      	ldr	r3, [pc, #72]	@ (8002c48 <main+0x2a4>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	4618      	mov	r0, r3
 8002c04:	f7ff fd84 	bl	8002710 <Judger>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002c08:	bf00      	nop
 8002c0a:	e7fd      	b.n	8002c08 <main+0x264>
 8002c0c:	e000ed00 	.word	0xe000ed00
 8002c10:	0001003c 	.word	0x0001003c
 8002c14:	00010038 	.word	0x00010038
 8002c18:	00010034 	.word	0x00010034
 8002c1c:	240048c0 	.word	0x240048c0
 8002c20:	00010044 	.word	0x00010044
 8002c24:	08015a78 	.word	0x08015a78
 8002c28:	24014a1c 	.word	0x24014a1c
 8002c2c:	08015a80 	.word	0x08015a80
 8002c30:	fffeffb8 	.word	0xfffeffb8
 8002c34:	fffffe68 	.word	0xfffffe68
 8002c38:	00010040 	.word	0x00010040
 8002c3c:	00010048 	.word	0x00010048
 8002c40:	24000000 	.word	0x24000000
 8002c44:	240148d0 	.word	0x240148d0
 8002c48:	240148c8 	.word	0x240148c8

08002c4c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b09e      	sub	sp, #120	@ 0x78
 8002c50:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002c52:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002c56:	224c      	movs	r2, #76	@ 0x4c
 8002c58:	2100      	movs	r1, #0
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f00d ff84 	bl	8010b68 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002c60:	f107 030c 	add.w	r3, r7, #12
 8002c64:	2220      	movs	r2, #32
 8002c66:	2100      	movs	r1, #0
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f00d ff7d 	bl	8010b68 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8002c6e:	2002      	movs	r0, #2
 8002c70:	f006 fb9e 	bl	80093b0 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002c74:	2300      	movs	r3, #0
 8002c76:	60bb      	str	r3, [r7, #8]
 8002c78:	4b4c      	ldr	r3, [pc, #304]	@ (8002dac <SystemClock_Config+0x160>)
 8002c7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c7c:	4a4b      	ldr	r2, [pc, #300]	@ (8002dac <SystemClock_Config+0x160>)
 8002c7e:	f023 0301 	bic.w	r3, r3, #1
 8002c82:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8002c84:	4b49      	ldr	r3, [pc, #292]	@ (8002dac <SystemClock_Config+0x160>)
 8002c86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c88:	f003 0301 	and.w	r3, r3, #1
 8002c8c:	60bb      	str	r3, [r7, #8]
 8002c8e:	4b48      	ldr	r3, [pc, #288]	@ (8002db0 <SystemClock_Config+0x164>)
 8002c90:	699b      	ldr	r3, [r3, #24]
 8002c92:	4a47      	ldr	r2, [pc, #284]	@ (8002db0 <SystemClock_Config+0x164>)
 8002c94:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002c98:	6193      	str	r3, [r2, #24]
 8002c9a:	4b45      	ldr	r3, [pc, #276]	@ (8002db0 <SystemClock_Config+0x164>)
 8002c9c:	699b      	ldr	r3, [r3, #24]
 8002c9e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002ca2:	60bb      	str	r3, [r7, #8]
 8002ca4:	68bb      	ldr	r3, [r7, #8]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8002ca6:	bf00      	nop
 8002ca8:	4b41      	ldr	r3, [pc, #260]	@ (8002db0 <SystemClock_Config+0x164>)
 8002caa:	699b      	ldr	r3, [r3, #24]
 8002cac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002cb0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002cb4:	d1f8      	bne.n	8002ca8 <SystemClock_Config+0x5c>

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cb6:	4b3f      	ldr	r3, [pc, #252]	@ (8002db4 <SystemClock_Config+0x168>)
 8002cb8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002cbc:	4a3d      	ldr	r2, [pc, #244]	@ (8002db4 <SystemClock_Config+0x168>)
 8002cbe:	f043 0302 	orr.w	r3, r3, #2
 8002cc2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002cc6:	4b3b      	ldr	r3, [pc, #236]	@ (8002db4 <SystemClock_Config+0x168>)
 8002cc8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002ccc:	f003 0302 	and.w	r3, r3, #2
 8002cd0:	607b      	str	r3, [r7, #4]
 8002cd2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	603b      	str	r3, [r7, #0]
 8002cd8:	4b35      	ldr	r3, [pc, #212]	@ (8002db0 <SystemClock_Config+0x164>)
 8002cda:	699b      	ldr	r3, [r3, #24]
 8002cdc:	4a34      	ldr	r2, [pc, #208]	@ (8002db0 <SystemClock_Config+0x164>)
 8002cde:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002ce2:	6193      	str	r3, [r2, #24]
 8002ce4:	4b32      	ldr	r3, [pc, #200]	@ (8002db0 <SystemClock_Config+0x164>)
 8002ce6:	699b      	ldr	r3, [r3, #24]
 8002ce8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002cec:	603b      	str	r3, [r7, #0]
 8002cee:	4b2f      	ldr	r3, [pc, #188]	@ (8002dac <SystemClock_Config+0x160>)
 8002cf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cf2:	4a2e      	ldr	r2, [pc, #184]	@ (8002dac <SystemClock_Config+0x160>)
 8002cf4:	f043 0301 	orr.w	r3, r3, #1
 8002cf8:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8002cfa:	4b2c      	ldr	r3, [pc, #176]	@ (8002dac <SystemClock_Config+0x160>)
 8002cfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cfe:	f003 0301 	and.w	r3, r3, #1
 8002d02:	603b      	str	r3, [r7, #0]
 8002d04:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8002d06:	bf00      	nop
 8002d08:	4b29      	ldr	r3, [pc, #164]	@ (8002db0 <SystemClock_Config+0x164>)
 8002d0a:	699b      	ldr	r3, [r3, #24]
 8002d0c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002d10:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002d14:	d1f8      	bne.n	8002d08 <SystemClock_Config+0xbc>

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8002d16:	4b27      	ldr	r3, [pc, #156]	@ (8002db4 <SystemClock_Config+0x168>)
 8002d18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d1a:	f023 0303 	bic.w	r3, r3, #3
 8002d1e:	4a25      	ldr	r2, [pc, #148]	@ (8002db4 <SystemClock_Config+0x168>)
 8002d20:	f043 0302 	orr.w	r3, r3, #2
 8002d24:	6293      	str	r3, [r2, #40]	@ 0x28

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002d26:	2301      	movs	r3, #1
 8002d28:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002d2a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002d2e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002d30:	2302      	movs	r3, #2
 8002d32:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002d34:	2302      	movs	r3, #2
 8002d36:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLM = 5;
 8002d38:	2305      	movs	r3, #5
 8002d3a:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 192;
 8002d3c:	23c0      	movs	r3, #192	@ 0xc0
 8002d3e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLP = 2;
 8002d40:	2302      	movs	r3, #2
 8002d42:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8002d44:	2302      	movs	r3, #2
 8002d46:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002d48:	2302      	movs	r3, #2
 8002d4a:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8002d4c:	2308      	movs	r3, #8
 8002d4e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8002d50:	2300      	movs	r3, #0
 8002d52:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8002d54:	2300      	movs	r3, #0
 8002d56:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002d58:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	f006 fb61 	bl	8009424 <HAL_RCC_OscConfig>
 8002d62:	4603      	mov	r3, r0
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d001      	beq.n	8002d6c <SystemClock_Config+0x120>
  {
    Error_Handler();
 8002d68:	f000 f894 	bl	8002e94 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002d6c:	233f      	movs	r3, #63	@ 0x3f
 8002d6e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002d70:	2303      	movs	r3, #3
 8002d72:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8002d74:	2300      	movs	r3, #0
 8002d76:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8002d78:	2308      	movs	r3, #8
 8002d7a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8002d7c:	2340      	movs	r3, #64	@ 0x40
 8002d7e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8002d80:	2340      	movs	r3, #64	@ 0x40
 8002d82:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8002d84:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002d88:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8002d8a:	2340      	movs	r3, #64	@ 0x40
 8002d8c:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002d8e:	f107 030c 	add.w	r3, r7, #12
 8002d92:	2104      	movs	r1, #4
 8002d94:	4618      	mov	r0, r3
 8002d96:	f006 ffa1 	bl	8009cdc <HAL_RCC_ClockConfig>
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d001      	beq.n	8002da4 <SystemClock_Config+0x158>
  {
    Error_Handler();
 8002da0:	f000 f878 	bl	8002e94 <Error_Handler>
  }
}
 8002da4:	bf00      	nop
 8002da6:	3778      	adds	r7, #120	@ 0x78
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bd80      	pop	{r7, pc}
 8002dac:	58000400 	.word	0x58000400
 8002db0:	58024800 	.word	0x58024800
 8002db4:	58024400 	.word	0x58024400

08002db8 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002db8:	b480      	push	{r7}
 8002dba:	b083      	sub	sp, #12
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
   if(hadc->Instance == ADC1)
	{
      //SCB_InvalidateDCache_by_Addr((uint32_t *) &adc1_data[0], ADC1_BUFFER_SIZE);
   }
	 AdcConvEnd = 1;
 8002dc0:	4b04      	ldr	r3, [pc, #16]	@ (8002dd4 <HAL_ADC_ConvCpltCallback+0x1c>)
 8002dc2:	2201      	movs	r2, #1
 8002dc4:	701a      	strb	r2, [r3, #0]
}
 8002dc6:	bf00      	nop
 8002dc8:	370c      	adds	r7, #12
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd0:	4770      	bx	lr
 8002dd2:	bf00      	nop
 8002dd4:	240048b8 	.word	0x240048b8

08002dd8 <MPU_Config>:
/* USER CODE END 4 */

/* MPU Configuration */

void MPU_Config(void)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b084      	sub	sp, #16
 8002ddc:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8002dde:	463b      	mov	r3, r7
 8002de0:	2200      	movs	r2, #0
 8002de2:	601a      	str	r2, [r3, #0]
 8002de4:	605a      	str	r2, [r3, #4]
 8002de6:	609a      	str	r2, [r3, #8]
 8002de8:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8002dea:	f002 fd17 	bl	800581c <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8002dee:	2301      	movs	r3, #1
 8002df0:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8002df2:	2300      	movs	r3, #0
 8002df4:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x24000000;
 8002df6:	f04f 5310 	mov.w	r3, #603979776	@ 0x24000000
 8002dfa:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_512KB;
 8002dfc:	2312      	movs	r3, #18
 8002dfe:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 8002e00:	2300      	movs	r3, #0
 8002e02:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 8002e04:	2301      	movs	r3, #1
 8002e06:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8002e08:	2303      	movs	r3, #3
 8002e0a:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8002e10:	2300      	movs	r3, #0
 8002e12:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 8002e14:	2301      	movs	r3, #1
 8002e16:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 8002e18:	2301      	movs	r3, #1
 8002e1a:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8002e1c:	463b      	mov	r3, r7
 8002e1e:	4618      	mov	r0, r3
 8002e20:	f002 fd34 	bl	800588c <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 8002e24:	2301      	movs	r3, #1
 8002e26:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30000000;
 8002e28:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 8002e2c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_128KB;
 8002e2e:	2310      	movs	r3, #16
 8002e30:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8002e32:	2300      	movs	r3, #0
 8002e34:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8002e36:	2300      	movs	r3, #0
 8002e38:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8002e3a:	463b      	mov	r3, r7
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	f002 fd25 	bl	800588c <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER2;
 8002e42:	2302      	movs	r3, #2
 8002e44:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30020000;
 8002e46:	4b11      	ldr	r3, [pc, #68]	@ (8002e8c <MPU_Config+0xb4>)
 8002e48:	607b      	str	r3, [r7, #4]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8002e4a:	463b      	mov	r3, r7
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f002 fd1d 	bl	800588c <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER3;
 8002e52:	2303      	movs	r3, #3
 8002e54:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30040000;
 8002e56:	4b0e      	ldr	r3, [pc, #56]	@ (8002e90 <MPU_Config+0xb8>)
 8002e58:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_32KB;
 8002e5a:	230e      	movs	r3, #14
 8002e5c:	723b      	strb	r3, [r7, #8]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8002e5e:	463b      	mov	r3, r7
 8002e60:	4618      	mov	r0, r3
 8002e62:	f002 fd13 	bl	800588c <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER4;
 8002e66:	2304      	movs	r3, #4
 8002e68:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x38000000;
 8002e6a:	f04f 5360 	mov.w	r3, #939524096	@ 0x38000000
 8002e6e:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_64KB;
 8002e70:	230f      	movs	r3, #15
 8002e72:	723b      	strb	r3, [r7, #8]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8002e74:	463b      	mov	r3, r7
 8002e76:	4618      	mov	r0, r3
 8002e78:	f002 fd08 	bl	800588c <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8002e7c:	2004      	movs	r0, #4
 8002e7e:	f002 fce5 	bl	800584c <HAL_MPU_Enable>

}
 8002e82:	bf00      	nop
 8002e84:	3710      	adds	r7, #16
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}
 8002e8a:	bf00      	nop
 8002e8c:	30020000 	.word	0x30020000
 8002e90:	30040000 	.word	0x30040000

08002e94 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002e94:	b480      	push	{r7}
 8002e96:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002e98:	b672      	cpsid	i
}
 8002e9a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002e9c:	bf00      	nop
 8002e9e:	e7fd      	b.n	8002e9c <Error_Handler+0x8>

08002ea0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	b083      	sub	sp, #12
 8002ea4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ea6:	4b0a      	ldr	r3, [pc, #40]	@ (8002ed0 <HAL_MspInit+0x30>)
 8002ea8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002eac:	4a08      	ldr	r2, [pc, #32]	@ (8002ed0 <HAL_MspInit+0x30>)
 8002eae:	f043 0302 	orr.w	r3, r3, #2
 8002eb2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002eb6:	4b06      	ldr	r3, [pc, #24]	@ (8002ed0 <HAL_MspInit+0x30>)
 8002eb8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002ebc:	f003 0302 	and.w	r3, r3, #2
 8002ec0:	607b      	str	r3, [r7, #4]
 8002ec2:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ec4:	bf00      	nop
 8002ec6:	370c      	adds	r7, #12
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ece:	4770      	bx	lr
 8002ed0:	58024400 	.word	0x58024400

08002ed4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002ed8:	bf00      	nop
 8002eda:	e7fd      	b.n	8002ed8 <NMI_Handler+0x4>

08002edc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002edc:	b480      	push	{r7}
 8002ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ee0:	bf00      	nop
 8002ee2:	e7fd      	b.n	8002ee0 <HardFault_Handler+0x4>

08002ee4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ee8:	bf00      	nop
 8002eea:	e7fd      	b.n	8002ee8 <MemManage_Handler+0x4>

08002eec <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002eec:	b480      	push	{r7}
 8002eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ef0:	bf00      	nop
 8002ef2:	e7fd      	b.n	8002ef0 <BusFault_Handler+0x4>

08002ef4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ef8:	bf00      	nop
 8002efa:	e7fd      	b.n	8002ef8 <UsageFault_Handler+0x4>

08002efc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002efc:	b480      	push	{r7}
 8002efe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002f00:	bf00      	nop
 8002f02:	46bd      	mov	sp, r7
 8002f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f08:	4770      	bx	lr

08002f0a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002f0a:	b480      	push	{r7}
 8002f0c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002f0e:	bf00      	nop
 8002f10:	46bd      	mov	sp, r7
 8002f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f16:	4770      	bx	lr

08002f18 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002f1c:	bf00      	nop
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f24:	4770      	bx	lr

08002f26 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002f26:	b580      	push	{r7, lr}
 8002f28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002f2a:	f000 fcb3 	bl	8003894 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002f2e:	bf00      	nop
 8002f30:	bd80      	pop	{r7, pc}
	...

08002f34 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002f38:	4802      	ldr	r0, [pc, #8]	@ (8002f44 <DMA1_Stream0_IRQHandler+0x10>)
 8002f3a:	f004 fb2b 	bl	8007594 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8002f3e:	bf00      	nop
 8002f40:	bd80      	pop	{r7, pc}
 8002f42:	bf00      	nop
 8002f44:	24004760 	.word	0x24004760

08002f48 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch2);
 8002f4c:	4802      	ldr	r0, [pc, #8]	@ (8002f58 <DMA1_Stream1_IRQHandler+0x10>)
 8002f4e:	f004 fb21 	bl	8007594 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8002f52:	bf00      	nop
 8002f54:	bd80      	pop	{r7, pc}
 8002f56:	bf00      	nop
 8002f58:	240047ec 	.word	0x240047ec

08002f5c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002f60:	4802      	ldr	r0, [pc, #8]	@ (8002f6c <TIM4_IRQHandler+0x10>)
 8002f62:	f00a f895 	bl	800d090 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002f66:	bf00      	nop
 8002f68:	bd80      	pop	{r7, pc}
 8002f6a:	bf00      	nop
 8002f6c:	240148ec 	.word	0x240148ec

08002f70 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002f74:	4802      	ldr	r0, [pc, #8]	@ (8002f80 <USART1_IRQHandler+0x10>)
 8002f76:	f00b f889 	bl	800e08c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002f7a:	bf00      	nop
 8002f7c:	bd80      	pop	{r7, pc}
 8002f7e:	bf00      	nop
 8002f80:	24014a1c 	.word	0x24014a1c

08002f84 <_getpid>:
 8002f84:	b480      	push	{r7}
 8002f86:	af00      	add	r7, sp, #0
 8002f88:	2301      	movs	r3, #1
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f92:	4770      	bx	lr

08002f94 <_kill>:
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b082      	sub	sp, #8
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
 8002f9c:	6039      	str	r1, [r7, #0]
 8002f9e:	f00d fe09 	bl	8010bb4 <__errno>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	2216      	movs	r2, #22
 8002fa6:	601a      	str	r2, [r3, #0]
 8002fa8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002fac:	4618      	mov	r0, r3
 8002fae:	3708      	adds	r7, #8
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	bd80      	pop	{r7, pc}

08002fb4 <_exit>:
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b082      	sub	sp, #8
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
 8002fbc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002fc0:	6878      	ldr	r0, [r7, #4]
 8002fc2:	f7ff ffe7 	bl	8002f94 <_kill>
 8002fc6:	bf00      	nop
 8002fc8:	e7fd      	b.n	8002fc6 <_exit+0x12>

08002fca <_read>:
 8002fca:	b580      	push	{r7, lr}
 8002fcc:	b086      	sub	sp, #24
 8002fce:	af00      	add	r7, sp, #0
 8002fd0:	60f8      	str	r0, [r7, #12]
 8002fd2:	60b9      	str	r1, [r7, #8]
 8002fd4:	607a      	str	r2, [r7, #4]
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	617b      	str	r3, [r7, #20]
 8002fda:	e00a      	b.n	8002ff2 <_read+0x28>
 8002fdc:	f3af 8000 	nop.w
 8002fe0:	4601      	mov	r1, r0
 8002fe2:	68bb      	ldr	r3, [r7, #8]
 8002fe4:	1c5a      	adds	r2, r3, #1
 8002fe6:	60ba      	str	r2, [r7, #8]
 8002fe8:	b2ca      	uxtb	r2, r1
 8002fea:	701a      	strb	r2, [r3, #0]
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	3301      	adds	r3, #1
 8002ff0:	617b      	str	r3, [r7, #20]
 8002ff2:	697a      	ldr	r2, [r7, #20]
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	429a      	cmp	r2, r3
 8002ff8:	dbf0      	blt.n	8002fdc <_read+0x12>
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	3718      	adds	r7, #24
 8003000:	46bd      	mov	sp, r7
 8003002:	bd80      	pop	{r7, pc}

08003004 <_write>:
 8003004:	b580      	push	{r7, lr}
 8003006:	b086      	sub	sp, #24
 8003008:	af00      	add	r7, sp, #0
 800300a:	60f8      	str	r0, [r7, #12]
 800300c:	60b9      	str	r1, [r7, #8]
 800300e:	607a      	str	r2, [r7, #4]
 8003010:	2300      	movs	r3, #0
 8003012:	617b      	str	r3, [r7, #20]
 8003014:	e009      	b.n	800302a <_write+0x26>
 8003016:	68bb      	ldr	r3, [r7, #8]
 8003018:	1c5a      	adds	r2, r3, #1
 800301a:	60ba      	str	r2, [r7, #8]
 800301c:	781b      	ldrb	r3, [r3, #0]
 800301e:	4618      	mov	r0, r3
 8003020:	f3af 8000 	nop.w
 8003024:	697b      	ldr	r3, [r7, #20]
 8003026:	3301      	adds	r3, #1
 8003028:	617b      	str	r3, [r7, #20]
 800302a:	697a      	ldr	r2, [r7, #20]
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	429a      	cmp	r2, r3
 8003030:	dbf1      	blt.n	8003016 <_write+0x12>
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	4618      	mov	r0, r3
 8003036:	3718      	adds	r7, #24
 8003038:	46bd      	mov	sp, r7
 800303a:	bd80      	pop	{r7, pc}

0800303c <_close>:
 800303c:	b480      	push	{r7}
 800303e:	b083      	sub	sp, #12
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
 8003044:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003048:	4618      	mov	r0, r3
 800304a:	370c      	adds	r7, #12
 800304c:	46bd      	mov	sp, r7
 800304e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003052:	4770      	bx	lr

08003054 <_fstat>:
 8003054:	b480      	push	{r7}
 8003056:	b083      	sub	sp, #12
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
 800305c:	6039      	str	r1, [r7, #0]
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003064:	605a      	str	r2, [r3, #4]
 8003066:	2300      	movs	r3, #0
 8003068:	4618      	mov	r0, r3
 800306a:	370c      	adds	r7, #12
 800306c:	46bd      	mov	sp, r7
 800306e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003072:	4770      	bx	lr

08003074 <_isatty>:
 8003074:	b480      	push	{r7}
 8003076:	b083      	sub	sp, #12
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
 800307c:	2301      	movs	r3, #1
 800307e:	4618      	mov	r0, r3
 8003080:	370c      	adds	r7, #12
 8003082:	46bd      	mov	sp, r7
 8003084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003088:	4770      	bx	lr

0800308a <_lseek>:
 800308a:	b480      	push	{r7}
 800308c:	b085      	sub	sp, #20
 800308e:	af00      	add	r7, sp, #0
 8003090:	60f8      	str	r0, [r7, #12]
 8003092:	60b9      	str	r1, [r7, #8]
 8003094:	607a      	str	r2, [r7, #4]
 8003096:	2300      	movs	r3, #0
 8003098:	4618      	mov	r0, r3
 800309a:	3714      	adds	r7, #20
 800309c:	46bd      	mov	sp, r7
 800309e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a2:	4770      	bx	lr

080030a4 <_sbrk>:
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b086      	sub	sp, #24
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
 80030ac:	4a14      	ldr	r2, [pc, #80]	@ (8003100 <_sbrk+0x5c>)
 80030ae:	4b15      	ldr	r3, [pc, #84]	@ (8003104 <_sbrk+0x60>)
 80030b0:	1ad3      	subs	r3, r2, r3
 80030b2:	617b      	str	r3, [r7, #20]
 80030b4:	697b      	ldr	r3, [r7, #20]
 80030b6:	613b      	str	r3, [r7, #16]
 80030b8:	4b13      	ldr	r3, [pc, #76]	@ (8003108 <_sbrk+0x64>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d102      	bne.n	80030c6 <_sbrk+0x22>
 80030c0:	4b11      	ldr	r3, [pc, #68]	@ (8003108 <_sbrk+0x64>)
 80030c2:	4a12      	ldr	r2, [pc, #72]	@ (800310c <_sbrk+0x68>)
 80030c4:	601a      	str	r2, [r3, #0]
 80030c6:	4b10      	ldr	r3, [pc, #64]	@ (8003108 <_sbrk+0x64>)
 80030c8:	681a      	ldr	r2, [r3, #0]
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	4413      	add	r3, r2
 80030ce:	693a      	ldr	r2, [r7, #16]
 80030d0:	429a      	cmp	r2, r3
 80030d2:	d207      	bcs.n	80030e4 <_sbrk+0x40>
 80030d4:	f00d fd6e 	bl	8010bb4 <__errno>
 80030d8:	4603      	mov	r3, r0
 80030da:	220c      	movs	r2, #12
 80030dc:	601a      	str	r2, [r3, #0]
 80030de:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80030e2:	e009      	b.n	80030f8 <_sbrk+0x54>
 80030e4:	4b08      	ldr	r3, [pc, #32]	@ (8003108 <_sbrk+0x64>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	60fb      	str	r3, [r7, #12]
 80030ea:	4b07      	ldr	r3, [pc, #28]	@ (8003108 <_sbrk+0x64>)
 80030ec:	681a      	ldr	r2, [r3, #0]
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	4413      	add	r3, r2
 80030f2:	4a05      	ldr	r2, [pc, #20]	@ (8003108 <_sbrk+0x64>)
 80030f4:	6013      	str	r3, [r2, #0]
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	4618      	mov	r0, r3
 80030fa:	3718      	adds	r7, #24
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bd80      	pop	{r7, pc}
 8003100:	24080000 	.word	0x24080000
 8003104:	00001000 	.word	0x00001000
 8003108:	240148e8 	.word	0x240148e8
 800310c:	24014dc0 	.word	0x24014dc0

08003110 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003110:	b480      	push	{r7}
 8003112:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003114:	4b37      	ldr	r3, [pc, #220]	@ (80031f4 <SystemInit+0xe4>)
 8003116:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800311a:	4a36      	ldr	r2, [pc, #216]	@ (80031f4 <SystemInit+0xe4>)
 800311c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003120:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003124:	4b34      	ldr	r3, [pc, #208]	@ (80031f8 <SystemInit+0xe8>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f003 030f 	and.w	r3, r3, #15
 800312c:	2b06      	cmp	r3, #6
 800312e:	d807      	bhi.n	8003140 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8003130:	4b31      	ldr	r3, [pc, #196]	@ (80031f8 <SystemInit+0xe8>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f023 030f 	bic.w	r3, r3, #15
 8003138:	4a2f      	ldr	r2, [pc, #188]	@ (80031f8 <SystemInit+0xe8>)
 800313a:	f043 0307 	orr.w	r3, r3, #7
 800313e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8003140:	4b2e      	ldr	r3, [pc, #184]	@ (80031fc <SystemInit+0xec>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4a2d      	ldr	r2, [pc, #180]	@ (80031fc <SystemInit+0xec>)
 8003146:	f043 0301 	orr.w	r3, r3, #1
 800314a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800314c:	4b2b      	ldr	r3, [pc, #172]	@ (80031fc <SystemInit+0xec>)
 800314e:	2200      	movs	r2, #0
 8003150:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8003152:	4b2a      	ldr	r3, [pc, #168]	@ (80031fc <SystemInit+0xec>)
 8003154:	681a      	ldr	r2, [r3, #0]
 8003156:	4929      	ldr	r1, [pc, #164]	@ (80031fc <SystemInit+0xec>)
 8003158:	4b29      	ldr	r3, [pc, #164]	@ (8003200 <SystemInit+0xf0>)
 800315a:	4013      	ands	r3, r2
 800315c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800315e:	4b26      	ldr	r3, [pc, #152]	@ (80031f8 <SystemInit+0xe8>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f003 0308 	and.w	r3, r3, #8
 8003166:	2b00      	cmp	r3, #0
 8003168:	d007      	beq.n	800317a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800316a:	4b23      	ldr	r3, [pc, #140]	@ (80031f8 <SystemInit+0xe8>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f023 030f 	bic.w	r3, r3, #15
 8003172:	4a21      	ldr	r2, [pc, #132]	@ (80031f8 <SystemInit+0xe8>)
 8003174:	f043 0307 	orr.w	r3, r3, #7
 8003178:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800317a:	4b20      	ldr	r3, [pc, #128]	@ (80031fc <SystemInit+0xec>)
 800317c:	2200      	movs	r2, #0
 800317e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8003180:	4b1e      	ldr	r3, [pc, #120]	@ (80031fc <SystemInit+0xec>)
 8003182:	2200      	movs	r2, #0
 8003184:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8003186:	4b1d      	ldr	r3, [pc, #116]	@ (80031fc <SystemInit+0xec>)
 8003188:	2200      	movs	r2, #0
 800318a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800318c:	4b1b      	ldr	r3, [pc, #108]	@ (80031fc <SystemInit+0xec>)
 800318e:	4a1d      	ldr	r2, [pc, #116]	@ (8003204 <SystemInit+0xf4>)
 8003190:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8003192:	4b1a      	ldr	r3, [pc, #104]	@ (80031fc <SystemInit+0xec>)
 8003194:	4a1c      	ldr	r2, [pc, #112]	@ (8003208 <SystemInit+0xf8>)
 8003196:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8003198:	4b18      	ldr	r3, [pc, #96]	@ (80031fc <SystemInit+0xec>)
 800319a:	4a1c      	ldr	r2, [pc, #112]	@ (800320c <SystemInit+0xfc>)
 800319c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800319e:	4b17      	ldr	r3, [pc, #92]	@ (80031fc <SystemInit+0xec>)
 80031a0:	2200      	movs	r2, #0
 80031a2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80031a4:	4b15      	ldr	r3, [pc, #84]	@ (80031fc <SystemInit+0xec>)
 80031a6:	4a19      	ldr	r2, [pc, #100]	@ (800320c <SystemInit+0xfc>)
 80031a8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80031aa:	4b14      	ldr	r3, [pc, #80]	@ (80031fc <SystemInit+0xec>)
 80031ac:	2200      	movs	r2, #0
 80031ae:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80031b0:	4b12      	ldr	r3, [pc, #72]	@ (80031fc <SystemInit+0xec>)
 80031b2:	4a16      	ldr	r2, [pc, #88]	@ (800320c <SystemInit+0xfc>)
 80031b4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80031b6:	4b11      	ldr	r3, [pc, #68]	@ (80031fc <SystemInit+0xec>)
 80031b8:	2200      	movs	r2, #0
 80031ba:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80031bc:	4b0f      	ldr	r3, [pc, #60]	@ (80031fc <SystemInit+0xec>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4a0e      	ldr	r2, [pc, #56]	@ (80031fc <SystemInit+0xec>)
 80031c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80031c6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80031c8:	4b0c      	ldr	r3, [pc, #48]	@ (80031fc <SystemInit+0xec>)
 80031ca:	2200      	movs	r2, #0
 80031cc:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80031ce:	4b10      	ldr	r3, [pc, #64]	@ (8003210 <SystemInit+0x100>)
 80031d0:	681a      	ldr	r2, [r3, #0]
 80031d2:	4b10      	ldr	r3, [pc, #64]	@ (8003214 <SystemInit+0x104>)
 80031d4:	4013      	ands	r3, r2
 80031d6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80031da:	d202      	bcs.n	80031e2 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80031dc:	4b0e      	ldr	r3, [pc, #56]	@ (8003218 <SystemInit+0x108>)
 80031de:	2201      	movs	r2, #1
 80031e0:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80031e2:	4b0e      	ldr	r3, [pc, #56]	@ (800321c <SystemInit+0x10c>)
 80031e4:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80031e8:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80031ea:	bf00      	nop
 80031ec:	46bd      	mov	sp, r7
 80031ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f2:	4770      	bx	lr
 80031f4:	e000ed00 	.word	0xe000ed00
 80031f8:	52002000 	.word	0x52002000
 80031fc:	58024400 	.word	0x58024400
 8003200:	eaf6ed7f 	.word	0xeaf6ed7f
 8003204:	02020200 	.word	0x02020200
 8003208:	01ff0000 	.word	0x01ff0000
 800320c:	01010280 	.word	0x01010280
 8003210:	5c001000 	.word	0x5c001000
 8003214:	ffff0000 	.word	0xffff0000
 8003218:	51008108 	.word	0x51008108
 800321c:	52004000 	.word	0x52004000

08003220 <MX_TIM4_Init>:
TIM_HandleTypeDef htim7;
TIM_HandleTypeDef htim15;

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b090      	sub	sp, #64	@ 0x40
 8003224:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003226:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800322a:	2200      	movs	r2, #0
 800322c:	601a      	str	r2, [r3, #0]
 800322e:	605a      	str	r2, [r3, #4]
 8003230:	609a      	str	r2, [r3, #8]
 8003232:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8003234:	f107 031c 	add.w	r3, r7, #28
 8003238:	2200      	movs	r2, #0
 800323a:	601a      	str	r2, [r3, #0]
 800323c:	605a      	str	r2, [r3, #4]
 800323e:	609a      	str	r2, [r3, #8]
 8003240:	60da      	str	r2, [r3, #12]
 8003242:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003244:	f107 0310 	add.w	r3, r7, #16
 8003248:	2200      	movs	r2, #0
 800324a:	601a      	str	r2, [r3, #0]
 800324c:	605a      	str	r2, [r3, #4]
 800324e:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003250:	463b      	mov	r3, r7
 8003252:	2200      	movs	r2, #0
 8003254:	601a      	str	r2, [r3, #0]
 8003256:	605a      	str	r2, [r3, #4]
 8003258:	609a      	str	r2, [r3, #8]
 800325a:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800325c:	4b34      	ldr	r3, [pc, #208]	@ (8003330 <MX_TIM4_Init+0x110>)
 800325e:	4a35      	ldr	r2, [pc, #212]	@ (8003334 <MX_TIM4_Init+0x114>)
 8003260:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 240 - 1;
 8003262:	4b33      	ldr	r3, [pc, #204]	@ (8003330 <MX_TIM4_Init+0x110>)
 8003264:	22ef      	movs	r2, #239	@ 0xef
 8003266:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003268:	4b31      	ldr	r3, [pc, #196]	@ (8003330 <MX_TIM4_Init+0x110>)
 800326a:	2200      	movs	r2, #0
 800326c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000 -1;
 800326e:	4b30      	ldr	r3, [pc, #192]	@ (8003330 <MX_TIM4_Init+0x110>)
 8003270:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003274:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003276:	4b2e      	ldr	r3, [pc, #184]	@ (8003330 <MX_TIM4_Init+0x110>)
 8003278:	2200      	movs	r2, #0
 800327a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800327c:	4b2c      	ldr	r3, [pc, #176]	@ (8003330 <MX_TIM4_Init+0x110>)
 800327e:	2200      	movs	r2, #0
 8003280:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8003282:	482b      	ldr	r0, [pc, #172]	@ (8003330 <MX_TIM4_Init+0x110>)
 8003284:	f009 fdb4 	bl	800cdf0 <HAL_TIM_Base_Init>
 8003288:	4603      	mov	r3, r0
 800328a:	2b00      	cmp	r3, #0
 800328c:	d001      	beq.n	8003292 <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 800328e:	f7ff fe01 	bl	8002e94 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003292:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003296:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8003298:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800329c:	4619      	mov	r1, r3
 800329e:	4824      	ldr	r0, [pc, #144]	@ (8003330 <MX_TIM4_Init+0x110>)
 80032a0:	f00a f8b2 	bl	800d408 <HAL_TIM_ConfigClockSource>
 80032a4:	4603      	mov	r3, r0
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d001      	beq.n	80032ae <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 80032aa:	f7ff fdf3 	bl	8002e94 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 80032ae:	4820      	ldr	r0, [pc, #128]	@ (8003330 <MX_TIM4_Init+0x110>)
 80032b0:	f009 fe8d 	bl	800cfce <HAL_TIM_IC_Init>
 80032b4:	4603      	mov	r3, r0
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d001      	beq.n	80032be <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 80032ba:	f7ff fdeb 	bl	8002e94 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 80032be:	2304      	movs	r3, #4
 80032c0:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 80032c2:	2350      	movs	r3, #80	@ 0x50
 80032c4:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80032c6:	2300      	movs	r3, #0
 80032c8:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.TriggerFilter = 0;
 80032ca:	2300      	movs	r3, #0
 80032cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim4, &sSlaveConfig) != HAL_OK)
 80032ce:	f107 031c 	add.w	r3, r7, #28
 80032d2:	4619      	mov	r1, r3
 80032d4:	4816      	ldr	r0, [pc, #88]	@ (8003330 <MX_TIM4_Init+0x110>)
 80032d6:	f00a f98f 	bl	800d5f8 <HAL_TIM_SlaveConfigSynchro>
 80032da:	4603      	mov	r3, r0
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d001      	beq.n	80032e4 <MX_TIM4_Init+0xc4>
  {
    Error_Handler();
 80032e0:	f7ff fdd8 	bl	8002e94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80032e4:	2300      	movs	r3, #0
 80032e6:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80032e8:	2300      	movs	r3, #0
 80032ea:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80032ec:	f107 0310 	add.w	r3, r7, #16
 80032f0:	4619      	mov	r1, r3
 80032f2:	480f      	ldr	r0, [pc, #60]	@ (8003330 <MX_TIM4_Init+0x110>)
 80032f4:	f00a fd40 	bl	800dd78 <HAL_TIMEx_MasterConfigSynchronization>
 80032f8:	4603      	mov	r3, r0
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d001      	beq.n	8003302 <MX_TIM4_Init+0xe2>
  {
    Error_Handler();
 80032fe:	f7ff fdc9 	bl	8002e94 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003302:	2300      	movs	r3, #0
 8003304:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003306:	2301      	movs	r3, #1
 8003308:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800330a:	2300      	movs	r3, #0
 800330c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800330e:	2300      	movs	r3, #0
 8003310:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003312:	463b      	mov	r3, r7
 8003314:	2200      	movs	r2, #0
 8003316:	4619      	mov	r1, r3
 8003318:	4805      	ldr	r0, [pc, #20]	@ (8003330 <MX_TIM4_Init+0x110>)
 800331a:	f009 ffd8 	bl	800d2ce <HAL_TIM_IC_ConfigChannel>
 800331e:	4603      	mov	r3, r0
 8003320:	2b00      	cmp	r3, #0
 8003322:	d001      	beq.n	8003328 <MX_TIM4_Init+0x108>
  {
    Error_Handler();
 8003324:	f7ff fdb6 	bl	8002e94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8003328:	bf00      	nop
 800332a:	3740      	adds	r7, #64	@ 0x40
 800332c:	46bd      	mov	sp, r7
 800332e:	bd80      	pop	{r7, pc}
 8003330:	240148ec 	.word	0x240148ec
 8003334:	40000800 	.word	0x40000800

08003338 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b084      	sub	sp, #16
 800333c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800333e:	1d3b      	adds	r3, r7, #4
 8003340:	2200      	movs	r2, #0
 8003342:	601a      	str	r2, [r3, #0]
 8003344:	605a      	str	r2, [r3, #4]
 8003346:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003348:	4b14      	ldr	r3, [pc, #80]	@ (800339c <MX_TIM6_Init+0x64>)
 800334a:	4a15      	ldr	r2, [pc, #84]	@ (80033a0 <MX_TIM6_Init+0x68>)
 800334c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 120 - 1;
 800334e:	4b13      	ldr	r3, [pc, #76]	@ (800339c <MX_TIM6_Init+0x64>)
 8003350:	2277      	movs	r2, #119	@ 0x77
 8003352:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003354:	4b11      	ldr	r3, [pc, #68]	@ (800339c <MX_TIM6_Init+0x64>)
 8003356:	2200      	movs	r2, #0
 8003358:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 200 - 1;
 800335a:	4b10      	ldr	r3, [pc, #64]	@ (800339c <MX_TIM6_Init+0x64>)
 800335c:	22c7      	movs	r2, #199	@ 0xc7
 800335e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003360:	4b0e      	ldr	r3, [pc, #56]	@ (800339c <MX_TIM6_Init+0x64>)
 8003362:	2280      	movs	r2, #128	@ 0x80
 8003364:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003366:	480d      	ldr	r0, [pc, #52]	@ (800339c <MX_TIM6_Init+0x64>)
 8003368:	f009 fd42 	bl	800cdf0 <HAL_TIM_Base_Init>
 800336c:	4603      	mov	r3, r0
 800336e:	2b00      	cmp	r3, #0
 8003370:	d001      	beq.n	8003376 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8003372:	f7ff fd8f 	bl	8002e94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8003376:	2320      	movs	r3, #32
 8003378:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800337a:	2300      	movs	r3, #0
 800337c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800337e:	1d3b      	adds	r3, r7, #4
 8003380:	4619      	mov	r1, r3
 8003382:	4806      	ldr	r0, [pc, #24]	@ (800339c <MX_TIM6_Init+0x64>)
 8003384:	f00a fcf8 	bl	800dd78 <HAL_TIMEx_MasterConfigSynchronization>
 8003388:	4603      	mov	r3, r0
 800338a:	2b00      	cmp	r3, #0
 800338c:	d001      	beq.n	8003392 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 800338e:	f7ff fd81 	bl	8002e94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003392:	bf00      	nop
 8003394:	3710      	adds	r7, #16
 8003396:	46bd      	mov	sp, r7
 8003398:	bd80      	pop	{r7, pc}
 800339a:	bf00      	nop
 800339c:	24014938 	.word	0x24014938
 80033a0:	40001000 	.word	0x40001000

080033a4 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b084      	sub	sp, #16
 80033a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80033aa:	1d3b      	adds	r3, r7, #4
 80033ac:	2200      	movs	r2, #0
 80033ae:	601a      	str	r2, [r3, #0]
 80033b0:	605a      	str	r2, [r3, #4]
 80033b2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80033b4:	4b14      	ldr	r3, [pc, #80]	@ (8003408 <MX_TIM7_Init+0x64>)
 80033b6:	4a15      	ldr	r2, [pc, #84]	@ (800340c <MX_TIM7_Init+0x68>)
 80033b8:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 239;
 80033ba:	4b13      	ldr	r3, [pc, #76]	@ (8003408 <MX_TIM7_Init+0x64>)
 80033bc:	22ef      	movs	r2, #239	@ 0xef
 80033be:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80033c0:	4b11      	ldr	r3, [pc, #68]	@ (8003408 <MX_TIM7_Init+0x64>)
 80033c2:	2200      	movs	r2, #0
 80033c4:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 80033c6:	4b10      	ldr	r3, [pc, #64]	@ (8003408 <MX_TIM7_Init+0x64>)
 80033c8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80033cc:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80033ce:	4b0e      	ldr	r3, [pc, #56]	@ (8003408 <MX_TIM7_Init+0x64>)
 80033d0:	2200      	movs	r2, #0
 80033d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80033d4:	480c      	ldr	r0, [pc, #48]	@ (8003408 <MX_TIM7_Init+0x64>)
 80033d6:	f009 fd0b 	bl	800cdf0 <HAL_TIM_Base_Init>
 80033da:	4603      	mov	r3, r0
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d001      	beq.n	80033e4 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 80033e0:	f7ff fd58 	bl	8002e94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80033e4:	2300      	movs	r3, #0
 80033e6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80033e8:	2300      	movs	r3, #0
 80033ea:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80033ec:	1d3b      	adds	r3, r7, #4
 80033ee:	4619      	mov	r1, r3
 80033f0:	4805      	ldr	r0, [pc, #20]	@ (8003408 <MX_TIM7_Init+0x64>)
 80033f2:	f00a fcc1 	bl	800dd78 <HAL_TIMEx_MasterConfigSynchronization>
 80033f6:	4603      	mov	r3, r0
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d001      	beq.n	8003400 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 80033fc:	f7ff fd4a 	bl	8002e94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8003400:	bf00      	nop
 8003402:	3710      	adds	r7, #16
 8003404:	46bd      	mov	sp, r7
 8003406:	bd80      	pop	{r7, pc}
 8003408:	24014984 	.word	0x24014984
 800340c:	40001400 	.word	0x40001400

08003410 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b088      	sub	sp, #32
 8003414:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003416:	f107 0310 	add.w	r3, r7, #16
 800341a:	2200      	movs	r2, #0
 800341c:	601a      	str	r2, [r3, #0]
 800341e:	605a      	str	r2, [r3, #4]
 8003420:	609a      	str	r2, [r3, #8]
 8003422:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003424:	1d3b      	adds	r3, r7, #4
 8003426:	2200      	movs	r2, #0
 8003428:	601a      	str	r2, [r3, #0]
 800342a:	605a      	str	r2, [r3, #4]
 800342c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 800342e:	4b1e      	ldr	r3, [pc, #120]	@ (80034a8 <MX_TIM15_Init+0x98>)
 8003430:	4a1e      	ldr	r2, [pc, #120]	@ (80034ac <MX_TIM15_Init+0x9c>)
 8003432:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 2-1;
 8003434:	4b1c      	ldr	r3, [pc, #112]	@ (80034a8 <MX_TIM15_Init+0x98>)
 8003436:	2201      	movs	r2, #1
 8003438:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 800343a:	4b1b      	ldr	r3, [pc, #108]	@ (80034a8 <MX_TIM15_Init+0x98>)
 800343c:	2200      	movs	r2, #0
 800343e:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 2-1;
 8003440:	4b19      	ldr	r3, [pc, #100]	@ (80034a8 <MX_TIM15_Init+0x98>)
 8003442:	2201      	movs	r2, #1
 8003444:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003446:	4b18      	ldr	r3, [pc, #96]	@ (80034a8 <MX_TIM15_Init+0x98>)
 8003448:	2200      	movs	r2, #0
 800344a:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 800344c:	4b16      	ldr	r3, [pc, #88]	@ (80034a8 <MX_TIM15_Init+0x98>)
 800344e:	2200      	movs	r2, #0
 8003450:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003452:	4b15      	ldr	r3, [pc, #84]	@ (80034a8 <MX_TIM15_Init+0x98>)
 8003454:	2280      	movs	r2, #128	@ 0x80
 8003456:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8003458:	4813      	ldr	r0, [pc, #76]	@ (80034a8 <MX_TIM15_Init+0x98>)
 800345a:	f009 fcc9 	bl	800cdf0 <HAL_TIM_Base_Init>
 800345e:	4603      	mov	r3, r0
 8003460:	2b00      	cmp	r3, #0
 8003462:	d001      	beq.n	8003468 <MX_TIM15_Init+0x58>
  {
    Error_Handler();
 8003464:	f7ff fd16 	bl	8002e94 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003468:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800346c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 800346e:	f107 0310 	add.w	r3, r7, #16
 8003472:	4619      	mov	r1, r3
 8003474:	480c      	ldr	r0, [pc, #48]	@ (80034a8 <MX_TIM15_Init+0x98>)
 8003476:	f009 ffc7 	bl	800d408 <HAL_TIM_ConfigClockSource>
 800347a:	4603      	mov	r3, r0
 800347c:	2b00      	cmp	r3, #0
 800347e:	d001      	beq.n	8003484 <MX_TIM15_Init+0x74>
  {
    Error_Handler();
 8003480:	f7ff fd08 	bl	8002e94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8003484:	2320      	movs	r3, #32
 8003486:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003488:	2300      	movs	r3, #0
 800348a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 800348c:	1d3b      	adds	r3, r7, #4
 800348e:	4619      	mov	r1, r3
 8003490:	4805      	ldr	r0, [pc, #20]	@ (80034a8 <MX_TIM15_Init+0x98>)
 8003492:	f00a fc71 	bl	800dd78 <HAL_TIMEx_MasterConfigSynchronization>
 8003496:	4603      	mov	r3, r0
 8003498:	2b00      	cmp	r3, #0
 800349a:	d001      	beq.n	80034a0 <MX_TIM15_Init+0x90>
  {
    Error_Handler();
 800349c:	f7ff fcfa 	bl	8002e94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 80034a0:	bf00      	nop
 80034a2:	3720      	adds	r7, #32
 80034a4:	46bd      	mov	sp, r7
 80034a6:	bd80      	pop	{r7, pc}
 80034a8:	240149d0 	.word	0x240149d0
 80034ac:	40014000 	.word	0x40014000

080034b0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b08c      	sub	sp, #48	@ 0x30
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034b8:	f107 031c 	add.w	r3, r7, #28
 80034bc:	2200      	movs	r2, #0
 80034be:	601a      	str	r2, [r3, #0]
 80034c0:	605a      	str	r2, [r3, #4]
 80034c2:	609a      	str	r2, [r3, #8]
 80034c4:	60da      	str	r2, [r3, #12]
 80034c6:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM4)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4a3e      	ldr	r2, [pc, #248]	@ (80035c8 <HAL_TIM_Base_MspInit+0x118>)
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d137      	bne.n	8003542 <HAL_TIM_Base_MspInit+0x92>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80034d2:	4b3e      	ldr	r3, [pc, #248]	@ (80035cc <HAL_TIM_Base_MspInit+0x11c>)
 80034d4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80034d8:	4a3c      	ldr	r2, [pc, #240]	@ (80035cc <HAL_TIM_Base_MspInit+0x11c>)
 80034da:	f043 0304 	orr.w	r3, r3, #4
 80034de:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80034e2:	4b3a      	ldr	r3, [pc, #232]	@ (80035cc <HAL_TIM_Base_MspInit+0x11c>)
 80034e4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80034e8:	f003 0304 	and.w	r3, r3, #4
 80034ec:	61bb      	str	r3, [r7, #24]
 80034ee:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80034f0:	4b36      	ldr	r3, [pc, #216]	@ (80035cc <HAL_TIM_Base_MspInit+0x11c>)
 80034f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80034f6:	4a35      	ldr	r2, [pc, #212]	@ (80035cc <HAL_TIM_Base_MspInit+0x11c>)
 80034f8:	f043 0308 	orr.w	r3, r3, #8
 80034fc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003500:	4b32      	ldr	r3, [pc, #200]	@ (80035cc <HAL_TIM_Base_MspInit+0x11c>)
 8003502:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003506:	f003 0308 	and.w	r3, r3, #8
 800350a:	617b      	str	r3, [r7, #20]
 800350c:	697b      	ldr	r3, [r7, #20]
    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800350e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003512:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003514:	2302      	movs	r3, #2
 8003516:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003518:	2300      	movs	r3, #0
 800351a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800351c:	2300      	movs	r3, #0
 800351e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003520:	2302      	movs	r3, #2
 8003522:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003524:	f107 031c 	add.w	r3, r7, #28
 8003528:	4619      	mov	r1, r3
 800352a:	4829      	ldr	r0, [pc, #164]	@ (80035d0 <HAL_TIM_Base_MspInit+0x120>)
 800352c:	f005 fb44 	bl	8008bb8 <HAL_GPIO_Init>

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003530:	2200      	movs	r2, #0
 8003532:	2100      	movs	r1, #0
 8003534:	201e      	movs	r0, #30
 8003536:	f002 f93c 	bl	80057b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800353a:	201e      	movs	r0, #30
 800353c:	f002 f953 	bl	80057e6 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 8003540:	e03d      	b.n	80035be <HAL_TIM_Base_MspInit+0x10e>
  else if(tim_baseHandle->Instance==TIM6)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4a23      	ldr	r2, [pc, #140]	@ (80035d4 <HAL_TIM_Base_MspInit+0x124>)
 8003548:	4293      	cmp	r3, r2
 800354a:	d10f      	bne.n	800356c <HAL_TIM_Base_MspInit+0xbc>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800354c:	4b1f      	ldr	r3, [pc, #124]	@ (80035cc <HAL_TIM_Base_MspInit+0x11c>)
 800354e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003552:	4a1e      	ldr	r2, [pc, #120]	@ (80035cc <HAL_TIM_Base_MspInit+0x11c>)
 8003554:	f043 0310 	orr.w	r3, r3, #16
 8003558:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800355c:	4b1b      	ldr	r3, [pc, #108]	@ (80035cc <HAL_TIM_Base_MspInit+0x11c>)
 800355e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003562:	f003 0310 	and.w	r3, r3, #16
 8003566:	613b      	str	r3, [r7, #16]
 8003568:	693b      	ldr	r3, [r7, #16]
}
 800356a:	e028      	b.n	80035be <HAL_TIM_Base_MspInit+0x10e>
  else if(tim_baseHandle->Instance==TIM7)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a19      	ldr	r2, [pc, #100]	@ (80035d8 <HAL_TIM_Base_MspInit+0x128>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d10f      	bne.n	8003596 <HAL_TIM_Base_MspInit+0xe6>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003576:	4b15      	ldr	r3, [pc, #84]	@ (80035cc <HAL_TIM_Base_MspInit+0x11c>)
 8003578:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800357c:	4a13      	ldr	r2, [pc, #76]	@ (80035cc <HAL_TIM_Base_MspInit+0x11c>)
 800357e:	f043 0320 	orr.w	r3, r3, #32
 8003582:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003586:	4b11      	ldr	r3, [pc, #68]	@ (80035cc <HAL_TIM_Base_MspInit+0x11c>)
 8003588:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800358c:	f003 0320 	and.w	r3, r3, #32
 8003590:	60fb      	str	r3, [r7, #12]
 8003592:	68fb      	ldr	r3, [r7, #12]
}
 8003594:	e013      	b.n	80035be <HAL_TIM_Base_MspInit+0x10e>
  else if(tim_baseHandle->Instance==TIM15)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	4a10      	ldr	r2, [pc, #64]	@ (80035dc <HAL_TIM_Base_MspInit+0x12c>)
 800359c:	4293      	cmp	r3, r2
 800359e:	d10e      	bne.n	80035be <HAL_TIM_Base_MspInit+0x10e>
    __HAL_RCC_TIM15_CLK_ENABLE();
 80035a0:	4b0a      	ldr	r3, [pc, #40]	@ (80035cc <HAL_TIM_Base_MspInit+0x11c>)
 80035a2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80035a6:	4a09      	ldr	r2, [pc, #36]	@ (80035cc <HAL_TIM_Base_MspInit+0x11c>)
 80035a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035ac:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80035b0:	4b06      	ldr	r3, [pc, #24]	@ (80035cc <HAL_TIM_Base_MspInit+0x11c>)
 80035b2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80035b6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035ba:	60bb      	str	r3, [r7, #8]
 80035bc:	68bb      	ldr	r3, [r7, #8]
}
 80035be:	bf00      	nop
 80035c0:	3730      	adds	r7, #48	@ 0x30
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bd80      	pop	{r7, pc}
 80035c6:	bf00      	nop
 80035c8:	40000800 	.word	0x40000800
 80035cc:	58024400 	.word	0x58024400
 80035d0:	58020c00 	.word	0x58020c00
 80035d4:	40001000 	.word	0x40001000
 80035d8:	40001400 	.word	0x40001400
 80035dc:	40014000 	.word	0x40014000

080035e0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80035e4:	4b22      	ldr	r3, [pc, #136]	@ (8003670 <MX_USART1_UART_Init+0x90>)
 80035e6:	4a23      	ldr	r2, [pc, #140]	@ (8003674 <MX_USART1_UART_Init+0x94>)
 80035e8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80035ea:	4b21      	ldr	r3, [pc, #132]	@ (8003670 <MX_USART1_UART_Init+0x90>)
 80035ec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80035f0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80035f2:	4b1f      	ldr	r3, [pc, #124]	@ (8003670 <MX_USART1_UART_Init+0x90>)
 80035f4:	2200      	movs	r2, #0
 80035f6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80035f8:	4b1d      	ldr	r3, [pc, #116]	@ (8003670 <MX_USART1_UART_Init+0x90>)
 80035fa:	2200      	movs	r2, #0
 80035fc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80035fe:	4b1c      	ldr	r3, [pc, #112]	@ (8003670 <MX_USART1_UART_Init+0x90>)
 8003600:	2200      	movs	r2, #0
 8003602:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003604:	4b1a      	ldr	r3, [pc, #104]	@ (8003670 <MX_USART1_UART_Init+0x90>)
 8003606:	220c      	movs	r2, #12
 8003608:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800360a:	4b19      	ldr	r3, [pc, #100]	@ (8003670 <MX_USART1_UART_Init+0x90>)
 800360c:	2200      	movs	r2, #0
 800360e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003610:	4b17      	ldr	r3, [pc, #92]	@ (8003670 <MX_USART1_UART_Init+0x90>)
 8003612:	2200      	movs	r2, #0
 8003614:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003616:	4b16      	ldr	r3, [pc, #88]	@ (8003670 <MX_USART1_UART_Init+0x90>)
 8003618:	2200      	movs	r2, #0
 800361a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800361c:	4b14      	ldr	r3, [pc, #80]	@ (8003670 <MX_USART1_UART_Init+0x90>)
 800361e:	2200      	movs	r2, #0
 8003620:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003622:	4b13      	ldr	r3, [pc, #76]	@ (8003670 <MX_USART1_UART_Init+0x90>)
 8003624:	2200      	movs	r2, #0
 8003626:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003628:	4811      	ldr	r0, [pc, #68]	@ (8003670 <MX_USART1_UART_Init+0x90>)
 800362a:	f00a fc51 	bl	800ded0 <HAL_UART_Init>
 800362e:	4603      	mov	r3, r0
 8003630:	2b00      	cmp	r3, #0
 8003632:	d001      	beq.n	8003638 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8003634:	f7ff fc2e 	bl	8002e94 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003638:	2100      	movs	r1, #0
 800363a:	480d      	ldr	r0, [pc, #52]	@ (8003670 <MX_USART1_UART_Init+0x90>)
 800363c:	f00c f91a 	bl	800f874 <HAL_UARTEx_SetTxFifoThreshold>
 8003640:	4603      	mov	r3, r0
 8003642:	2b00      	cmp	r3, #0
 8003644:	d001      	beq.n	800364a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8003646:	f7ff fc25 	bl	8002e94 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800364a:	2100      	movs	r1, #0
 800364c:	4808      	ldr	r0, [pc, #32]	@ (8003670 <MX_USART1_UART_Init+0x90>)
 800364e:	f00c f94f 	bl	800f8f0 <HAL_UARTEx_SetRxFifoThreshold>
 8003652:	4603      	mov	r3, r0
 8003654:	2b00      	cmp	r3, #0
 8003656:	d001      	beq.n	800365c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8003658:	f7ff fc1c 	bl	8002e94 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800365c:	4804      	ldr	r0, [pc, #16]	@ (8003670 <MX_USART1_UART_Init+0x90>)
 800365e:	f00c f8d0 	bl	800f802 <HAL_UARTEx_DisableFifoMode>
 8003662:	4603      	mov	r3, r0
 8003664:	2b00      	cmp	r3, #0
 8003666:	d001      	beq.n	800366c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8003668:	f7ff fc14 	bl	8002e94 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800366c:	bf00      	nop
 800366e:	bd80      	pop	{r7, pc}
 8003670:	24014a1c 	.word	0x24014a1c
 8003674:	40011000 	.word	0x40011000

08003678 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b0ba      	sub	sp, #232	@ 0xe8
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003680:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003684:	2200      	movs	r2, #0
 8003686:	601a      	str	r2, [r3, #0]
 8003688:	605a      	str	r2, [r3, #4]
 800368a:	609a      	str	r2, [r3, #8]
 800368c:	60da      	str	r2, [r3, #12]
 800368e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003690:	f107 0310 	add.w	r3, r7, #16
 8003694:	22c0      	movs	r2, #192	@ 0xc0
 8003696:	2100      	movs	r1, #0
 8003698:	4618      	mov	r0, r3
 800369a:	f00d fa65 	bl	8010b68 <memset>
  if(uartHandle->Instance==USART1)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4a2b      	ldr	r2, [pc, #172]	@ (8003750 <HAL_UART_MspInit+0xd8>)
 80036a4:	4293      	cmp	r3, r2
 80036a6:	d14e      	bne.n	8003746 <HAL_UART_MspInit+0xce>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80036a8:	f04f 0201 	mov.w	r2, #1
 80036ac:	f04f 0300 	mov.w	r3, #0
 80036b0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 80036b4:	2300      	movs	r3, #0
 80036b6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80036ba:	f107 0310 	add.w	r3, r7, #16
 80036be:	4618      	mov	r0, r3
 80036c0:	f006 fe98 	bl	800a3f4 <HAL_RCCEx_PeriphCLKConfig>
 80036c4:	4603      	mov	r3, r0
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d001      	beq.n	80036ce <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80036ca:	f7ff fbe3 	bl	8002e94 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80036ce:	4b21      	ldr	r3, [pc, #132]	@ (8003754 <HAL_UART_MspInit+0xdc>)
 80036d0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80036d4:	4a1f      	ldr	r2, [pc, #124]	@ (8003754 <HAL_UART_MspInit+0xdc>)
 80036d6:	f043 0310 	orr.w	r3, r3, #16
 80036da:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80036de:	4b1d      	ldr	r3, [pc, #116]	@ (8003754 <HAL_UART_MspInit+0xdc>)
 80036e0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80036e4:	f003 0310 	and.w	r3, r3, #16
 80036e8:	60fb      	str	r3, [r7, #12]
 80036ea:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80036ec:	4b19      	ldr	r3, [pc, #100]	@ (8003754 <HAL_UART_MspInit+0xdc>)
 80036ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80036f2:	4a18      	ldr	r2, [pc, #96]	@ (8003754 <HAL_UART_MspInit+0xdc>)
 80036f4:	f043 0302 	orr.w	r3, r3, #2
 80036f8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80036fc:	4b15      	ldr	r3, [pc, #84]	@ (8003754 <HAL_UART_MspInit+0xdc>)
 80036fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003702:	f003 0302 	and.w	r3, r3, #2
 8003706:	60bb      	str	r3, [r7, #8]
 8003708:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800370a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800370e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003712:	2302      	movs	r3, #2
 8003714:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003718:	2300      	movs	r3, #0
 800371a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800371e:	2300      	movs	r3, #0
 8003720:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8003724:	2304      	movs	r3, #4
 8003726:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800372a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800372e:	4619      	mov	r1, r3
 8003730:	4809      	ldr	r0, [pc, #36]	@ (8003758 <HAL_UART_MspInit+0xe0>)
 8003732:	f005 fa41 	bl	8008bb8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003736:	2200      	movs	r2, #0
 8003738:	2100      	movs	r1, #0
 800373a:	2025      	movs	r0, #37	@ 0x25
 800373c:	f002 f839 	bl	80057b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003740:	2025      	movs	r0, #37	@ 0x25
 8003742:	f002 f850 	bl	80057e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003746:	bf00      	nop
 8003748:	37e8      	adds	r7, #232	@ 0xe8
 800374a:	46bd      	mov	sp, r7
 800374c:	bd80      	pop	{r7, pc}
 800374e:	bf00      	nop
 8003750:	40011000 	.word	0x40011000
 8003754:	58024400 	.word	0x58024400
 8003758:	58020400 	.word	0x58020400

0800375c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800375c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003794 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003760:	f7ff fcd6 	bl	8003110 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003764:	480c      	ldr	r0, [pc, #48]	@ (8003798 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003766:	490d      	ldr	r1, [pc, #52]	@ (800379c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003768:	4a0d      	ldr	r2, [pc, #52]	@ (80037a0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800376a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800376c:	e002      	b.n	8003774 <LoopCopyDataInit>

0800376e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800376e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003770:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003772:	3304      	adds	r3, #4

08003774 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003774:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003776:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003778:	d3f9      	bcc.n	800376e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800377a:	4a0a      	ldr	r2, [pc, #40]	@ (80037a4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800377c:	4c0a      	ldr	r4, [pc, #40]	@ (80037a8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800377e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003780:	e001      	b.n	8003786 <LoopFillZerobss>

08003782 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003782:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003784:	3204      	adds	r2, #4

08003786 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003786:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003788:	d3fb      	bcc.n	8003782 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800378a:	f00d fa19 	bl	8010bc0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800378e:	f7ff f909 	bl	80029a4 <main>
  bx  lr
 8003792:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003794:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8003798:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800379c:	240006d4 	.word	0x240006d4
  ldr r2, =_sidata
 80037a0:	08018184 	.word	0x08018184
  ldr r2, =_sbss
 80037a4:	240046e0 	.word	0x240046e0
  ldr r4, =_ebss
 80037a8:	24014dc0 	.word	0x24014dc0

080037ac <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80037ac:	e7fe      	b.n	80037ac <ADC3_IRQHandler>
	...

080037b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b082      	sub	sp, #8
 80037b4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80037b6:	2003      	movs	r0, #3
 80037b8:	f001 fff0 	bl	800579c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80037bc:	f006 fc44 	bl	800a048 <HAL_RCC_GetSysClockFreq>
 80037c0:	4602      	mov	r2, r0
 80037c2:	4b15      	ldr	r3, [pc, #84]	@ (8003818 <HAL_Init+0x68>)
 80037c4:	699b      	ldr	r3, [r3, #24]
 80037c6:	0a1b      	lsrs	r3, r3, #8
 80037c8:	f003 030f 	and.w	r3, r3, #15
 80037cc:	4913      	ldr	r1, [pc, #76]	@ (800381c <HAL_Init+0x6c>)
 80037ce:	5ccb      	ldrb	r3, [r1, r3]
 80037d0:	f003 031f 	and.w	r3, r3, #31
 80037d4:	fa22 f303 	lsr.w	r3, r2, r3
 80037d8:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80037da:	4b0f      	ldr	r3, [pc, #60]	@ (8003818 <HAL_Init+0x68>)
 80037dc:	699b      	ldr	r3, [r3, #24]
 80037de:	f003 030f 	and.w	r3, r3, #15
 80037e2:	4a0e      	ldr	r2, [pc, #56]	@ (800381c <HAL_Init+0x6c>)
 80037e4:	5cd3      	ldrb	r3, [r2, r3]
 80037e6:	f003 031f 	and.w	r3, r3, #31
 80037ea:	687a      	ldr	r2, [r7, #4]
 80037ec:	fa22 f303 	lsr.w	r3, r2, r3
 80037f0:	4a0b      	ldr	r2, [pc, #44]	@ (8003820 <HAL_Init+0x70>)
 80037f2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80037f4:	4a0b      	ldr	r2, [pc, #44]	@ (8003824 <HAL_Init+0x74>)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80037fa:	200f      	movs	r0, #15
 80037fc:	f000 f814 	bl	8003828 <HAL_InitTick>
 8003800:	4603      	mov	r3, r0
 8003802:	2b00      	cmp	r3, #0
 8003804:	d001      	beq.n	800380a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8003806:	2301      	movs	r3, #1
 8003808:	e002      	b.n	8003810 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800380a:	f7ff fb49 	bl	8002ea0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800380e:	2300      	movs	r3, #0
}
 8003810:	4618      	mov	r0, r3
 8003812:	3708      	adds	r7, #8
 8003814:	46bd      	mov	sp, r7
 8003816:	bd80      	pop	{r7, pc}
 8003818:	58024400 	.word	0x58024400
 800381c:	08015a84 	.word	0x08015a84
 8003820:	24000014 	.word	0x24000014
 8003824:	24000010 	.word	0x24000010

08003828 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b082      	sub	sp, #8
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8003830:	4b15      	ldr	r3, [pc, #84]	@ (8003888 <HAL_InitTick+0x60>)
 8003832:	781b      	ldrb	r3, [r3, #0]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d101      	bne.n	800383c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8003838:	2301      	movs	r3, #1
 800383a:	e021      	b.n	8003880 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800383c:	4b13      	ldr	r3, [pc, #76]	@ (800388c <HAL_InitTick+0x64>)
 800383e:	681a      	ldr	r2, [r3, #0]
 8003840:	4b11      	ldr	r3, [pc, #68]	@ (8003888 <HAL_InitTick+0x60>)
 8003842:	781b      	ldrb	r3, [r3, #0]
 8003844:	4619      	mov	r1, r3
 8003846:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800384a:	fbb3 f3f1 	udiv	r3, r3, r1
 800384e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003852:	4618      	mov	r0, r3
 8003854:	f001 ffd5 	bl	8005802 <HAL_SYSTICK_Config>
 8003858:	4603      	mov	r3, r0
 800385a:	2b00      	cmp	r3, #0
 800385c:	d001      	beq.n	8003862 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800385e:	2301      	movs	r3, #1
 8003860:	e00e      	b.n	8003880 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	2b0f      	cmp	r3, #15
 8003866:	d80a      	bhi.n	800387e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003868:	2200      	movs	r2, #0
 800386a:	6879      	ldr	r1, [r7, #4]
 800386c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003870:	f001 ff9f 	bl	80057b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003874:	4a06      	ldr	r2, [pc, #24]	@ (8003890 <HAL_InitTick+0x68>)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800387a:	2300      	movs	r3, #0
 800387c:	e000      	b.n	8003880 <HAL_InitTick+0x58>
    return HAL_ERROR;
 800387e:	2301      	movs	r3, #1
}
 8003880:	4618      	mov	r0, r3
 8003882:	3708      	adds	r7, #8
 8003884:	46bd      	mov	sp, r7
 8003886:	bd80      	pop	{r7, pc}
 8003888:	2400001c 	.word	0x2400001c
 800388c:	24000010 	.word	0x24000010
 8003890:	24000018 	.word	0x24000018

08003894 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003894:	b480      	push	{r7}
 8003896:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003898:	4b06      	ldr	r3, [pc, #24]	@ (80038b4 <HAL_IncTick+0x20>)
 800389a:	781b      	ldrb	r3, [r3, #0]
 800389c:	461a      	mov	r2, r3
 800389e:	4b06      	ldr	r3, [pc, #24]	@ (80038b8 <HAL_IncTick+0x24>)
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4413      	add	r3, r2
 80038a4:	4a04      	ldr	r2, [pc, #16]	@ (80038b8 <HAL_IncTick+0x24>)
 80038a6:	6013      	str	r3, [r2, #0]
}
 80038a8:	bf00      	nop
 80038aa:	46bd      	mov	sp, r7
 80038ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b0:	4770      	bx	lr
 80038b2:	bf00      	nop
 80038b4:	2400001c 	.word	0x2400001c
 80038b8:	24014ab0 	.word	0x24014ab0

080038bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80038bc:	b480      	push	{r7}
 80038be:	af00      	add	r7, sp, #0
  return uwTick;
 80038c0:	4b03      	ldr	r3, [pc, #12]	@ (80038d0 <HAL_GetTick+0x14>)
 80038c2:	681b      	ldr	r3, [r3, #0]
}
 80038c4:	4618      	mov	r0, r3
 80038c6:	46bd      	mov	sp, r7
 80038c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038cc:	4770      	bx	lr
 80038ce:	bf00      	nop
 80038d0:	24014ab0 	.word	0x24014ab0

080038d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b084      	sub	sp, #16
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80038dc:	f7ff ffee 	bl	80038bc <HAL_GetTick>
 80038e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80038ec:	d005      	beq.n	80038fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80038ee:	4b0a      	ldr	r3, [pc, #40]	@ (8003918 <HAL_Delay+0x44>)
 80038f0:	781b      	ldrb	r3, [r3, #0]
 80038f2:	461a      	mov	r2, r3
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	4413      	add	r3, r2
 80038f8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80038fa:	bf00      	nop
 80038fc:	f7ff ffde 	bl	80038bc <HAL_GetTick>
 8003900:	4602      	mov	r2, r0
 8003902:	68bb      	ldr	r3, [r7, #8]
 8003904:	1ad3      	subs	r3, r2, r3
 8003906:	68fa      	ldr	r2, [r7, #12]
 8003908:	429a      	cmp	r2, r3
 800390a:	d8f7      	bhi.n	80038fc <HAL_Delay+0x28>
  {
  }
}
 800390c:	bf00      	nop
 800390e:	bf00      	nop
 8003910:	3710      	adds	r7, #16
 8003912:	46bd      	mov	sp, r7
 8003914:	bd80      	pop	{r7, pc}
 8003916:	bf00      	nop
 8003918:	2400001c 	.word	0x2400001c

0800391c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800391c:	b480      	push	{r7}
 800391e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8003920:	4b03      	ldr	r3, [pc, #12]	@ (8003930 <HAL_GetREVID+0x14>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	0c1b      	lsrs	r3, r3, #16
}
 8003926:	4618      	mov	r0, r3
 8003928:	46bd      	mov	sp, r7
 800392a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392e:	4770      	bx	lr
 8003930:	5c001000 	.word	0x5c001000

08003934 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003934:	b480      	push	{r7}
 8003936:	b083      	sub	sp, #12
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
 800393c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	689b      	ldr	r3, [r3, #8]
 8003942:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	431a      	orrs	r2, r3
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	609a      	str	r2, [r3, #8]
}
 800394e:	bf00      	nop
 8003950:	370c      	adds	r7, #12
 8003952:	46bd      	mov	sp, r7
 8003954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003958:	4770      	bx	lr

0800395a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800395a:	b480      	push	{r7}
 800395c:	b083      	sub	sp, #12
 800395e:	af00      	add	r7, sp, #0
 8003960:	6078      	str	r0, [r7, #4]
 8003962:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	689b      	ldr	r3, [r3, #8]
 8003968:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	431a      	orrs	r2, r3
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	609a      	str	r2, [r3, #8]
}
 8003974:	bf00      	nop
 8003976:	370c      	adds	r7, #12
 8003978:	46bd      	mov	sp, r7
 800397a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397e:	4770      	bx	lr

08003980 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003980:	b480      	push	{r7}
 8003982:	b083      	sub	sp, #12
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	689b      	ldr	r3, [r3, #8]
 800398c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003990:	4618      	mov	r0, r3
 8003992:	370c      	adds	r7, #12
 8003994:	46bd      	mov	sp, r7
 8003996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399a:	4770      	bx	lr

0800399c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800399c:	b480      	push	{r7}
 800399e:	b087      	sub	sp, #28
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	60f8      	str	r0, [r7, #12]
 80039a4:	60b9      	str	r1, [r7, #8]
 80039a6:	607a      	str	r2, [r7, #4]
 80039a8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	3360      	adds	r3, #96	@ 0x60
 80039ae:	461a      	mov	r2, r3
 80039b0:	68bb      	ldr	r3, [r7, #8]
 80039b2:	009b      	lsls	r3, r3, #2
 80039b4:	4413      	add	r3, r2
 80039b6:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 80039b8:	697b      	ldr	r3, [r7, #20]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	430b      	orrs	r3, r1
 80039ca:	431a      	orrs	r2, r3
 80039cc:	697b      	ldr	r3, [r7, #20]
 80039ce:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 80039d0:	bf00      	nop
 80039d2:	371c      	adds	r7, #28
 80039d4:	46bd      	mov	sp, r7
 80039d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039da:	4770      	bx	lr

080039dc <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 80039dc:	b480      	push	{r7}
 80039de:	b085      	sub	sp, #20
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	60f8      	str	r0, [r7, #12]
 80039e4:	60b9      	str	r1, [r7, #8]
 80039e6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	691b      	ldr	r3, [r3, #16]
 80039ec:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 80039f0:	68bb      	ldr	r3, [r7, #8]
 80039f2:	f003 031f 	and.w	r3, r3, #31
 80039f6:	6879      	ldr	r1, [r7, #4]
 80039f8:	fa01 f303 	lsl.w	r3, r1, r3
 80039fc:	431a      	orrs	r2, r3
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	611a      	str	r2, [r3, #16]
}
 8003a02:	bf00      	nop
 8003a04:	3714      	adds	r7, #20
 8003a06:	46bd      	mov	sp, r7
 8003a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0c:	4770      	bx	lr

08003a0e <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8003a0e:	b480      	push	{r7}
 8003a10:	b087      	sub	sp, #28
 8003a12:	af00      	add	r7, sp, #0
 8003a14:	60f8      	str	r0, [r7, #12]
 8003a16:	60b9      	str	r1, [r7, #8]
 8003a18:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	3360      	adds	r3, #96	@ 0x60
 8003a1e:	461a      	mov	r2, r3
 8003a20:	68bb      	ldr	r3, [r7, #8]
 8003a22:	009b      	lsls	r3, r3, #2
 8003a24:	4413      	add	r3, r2
 8003a26:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8003a28:	697b      	ldr	r3, [r7, #20]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	431a      	orrs	r2, r3
 8003a34:	697b      	ldr	r3, [r7, #20]
 8003a36:	601a      	str	r2, [r3, #0]
  }
}
 8003a38:	bf00      	nop
 8003a3a:	371c      	adds	r7, #28
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a42:	4770      	bx	lr

08003a44 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8003a44:	b480      	push	{r7}
 8003a46:	b083      	sub	sp, #12
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	68db      	ldr	r3, [r3, #12]
 8003a50:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d101      	bne.n	8003a5c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003a58:	2301      	movs	r3, #1
 8003a5a:	e000      	b.n	8003a5e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003a5c:	2300      	movs	r3, #0
}
 8003a5e:	4618      	mov	r0, r3
 8003a60:	370c      	adds	r7, #12
 8003a62:	46bd      	mov	sp, r7
 8003a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a68:	4770      	bx	lr

08003a6a <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003a6a:	b480      	push	{r7}
 8003a6c:	b087      	sub	sp, #28
 8003a6e:	af00      	add	r7, sp, #0
 8003a70:	60f8      	str	r0, [r7, #12]
 8003a72:	60b9      	str	r1, [r7, #8]
 8003a74:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	3330      	adds	r3, #48	@ 0x30
 8003a7a:	461a      	mov	r2, r3
 8003a7c:	68bb      	ldr	r3, [r7, #8]
 8003a7e:	0a1b      	lsrs	r3, r3, #8
 8003a80:	009b      	lsls	r3, r3, #2
 8003a82:	f003 030c 	and.w	r3, r3, #12
 8003a86:	4413      	add	r3, r2
 8003a88:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003a8a:	697b      	ldr	r3, [r7, #20]
 8003a8c:	681a      	ldr	r2, [r3, #0]
 8003a8e:	68bb      	ldr	r3, [r7, #8]
 8003a90:	f003 031f 	and.w	r3, r3, #31
 8003a94:	211f      	movs	r1, #31
 8003a96:	fa01 f303 	lsl.w	r3, r1, r3
 8003a9a:	43db      	mvns	r3, r3
 8003a9c:	401a      	ands	r2, r3
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	0e9b      	lsrs	r3, r3, #26
 8003aa2:	f003 011f 	and.w	r1, r3, #31
 8003aa6:	68bb      	ldr	r3, [r7, #8]
 8003aa8:	f003 031f 	and.w	r3, r3, #31
 8003aac:	fa01 f303 	lsl.w	r3, r1, r3
 8003ab0:	431a      	orrs	r2, r3
 8003ab2:	697b      	ldr	r3, [r7, #20]
 8003ab4:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003ab6:	bf00      	nop
 8003ab8:	371c      	adds	r7, #28
 8003aba:	46bd      	mov	sp, r7
 8003abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac0:	4770      	bx	lr

08003ac2 <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 8003ac2:	b480      	push	{r7}
 8003ac4:	b083      	sub	sp, #12
 8003ac6:	af00      	add	r7, sp, #0
 8003ac8:	6078      	str	r0, [r7, #4]
 8003aca:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	68db      	ldr	r3, [r3, #12]
 8003ad0:	f023 0203 	bic.w	r2, r3, #3
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	431a      	orrs	r2, r3
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	60da      	str	r2, [r3, #12]
}
 8003adc:	bf00      	nop
 8003ade:	370c      	adds	r7, #12
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae6:	4770      	bx	lr

08003ae8 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	b087      	sub	sp, #28
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	60f8      	str	r0, [r7, #12]
 8003af0:	60b9      	str	r1, [r7, #8]
 8003af2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	3314      	adds	r3, #20
 8003af8:	461a      	mov	r2, r3
 8003afa:	68bb      	ldr	r3, [r7, #8]
 8003afc:	0e5b      	lsrs	r3, r3, #25
 8003afe:	009b      	lsls	r3, r3, #2
 8003b00:	f003 0304 	and.w	r3, r3, #4
 8003b04:	4413      	add	r3, r2
 8003b06:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003b08:	697b      	ldr	r3, [r7, #20]
 8003b0a:	681a      	ldr	r2, [r3, #0]
 8003b0c:	68bb      	ldr	r3, [r7, #8]
 8003b0e:	0d1b      	lsrs	r3, r3, #20
 8003b10:	f003 031f 	and.w	r3, r3, #31
 8003b14:	2107      	movs	r1, #7
 8003b16:	fa01 f303 	lsl.w	r3, r1, r3
 8003b1a:	43db      	mvns	r3, r3
 8003b1c:	401a      	ands	r2, r3
 8003b1e:	68bb      	ldr	r3, [r7, #8]
 8003b20:	0d1b      	lsrs	r3, r3, #20
 8003b22:	f003 031f 	and.w	r3, r3, #31
 8003b26:	6879      	ldr	r1, [r7, #4]
 8003b28:	fa01 f303 	lsl.w	r3, r1, r3
 8003b2c:	431a      	orrs	r2, r3
 8003b2e:	697b      	ldr	r3, [r7, #20]
 8003b30:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003b32:	bf00      	nop
 8003b34:	371c      	adds	r7, #28
 8003b36:	46bd      	mov	sp, r7
 8003b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3c:	4770      	bx	lr
	...

08003b40 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003b40:	b480      	push	{r7}
 8003b42:	b085      	sub	sp, #20
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	60f8      	str	r0, [r7, #12]
 8003b48:	60b9      	str	r1, [r7, #8]
 8003b4a:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8003b52:	68bb      	ldr	r3, [r7, #8]
 8003b54:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003b58:	43db      	mvns	r3, r3
 8003b5a:	401a      	ands	r2, r3
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	f003 0318 	and.w	r3, r3, #24
 8003b62:	4908      	ldr	r1, [pc, #32]	@ (8003b84 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003b64:	40d9      	lsrs	r1, r3
 8003b66:	68bb      	ldr	r3, [r7, #8]
 8003b68:	400b      	ands	r3, r1
 8003b6a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003b6e:	431a      	orrs	r2, r3
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8003b76:	bf00      	nop
 8003b78:	3714      	adds	r7, #20
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b80:	4770      	bx	lr
 8003b82:	bf00      	nop
 8003b84:	000fffff 	.word	0x000fffff

08003b88 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b083      	sub	sp, #12
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	689b      	ldr	r3, [r3, #8]
 8003b94:	f003 031f 	and.w	r3, r3, #31
}
 8003b98:	4618      	mov	r0, r3
 8003b9a:	370c      	adds	r7, #12
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba2:	4770      	bx	lr

08003ba4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	b083      	sub	sp, #12
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	689a      	ldr	r2, [r3, #8]
 8003bb0:	4b04      	ldr	r3, [pc, #16]	@ (8003bc4 <LL_ADC_DisableDeepPowerDown+0x20>)
 8003bb2:	4013      	ands	r3, r2
 8003bb4:	687a      	ldr	r2, [r7, #4]
 8003bb6:	6093      	str	r3, [r2, #8]
}
 8003bb8:	bf00      	nop
 8003bba:	370c      	adds	r7, #12
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc2:	4770      	bx	lr
 8003bc4:	5fffffc0 	.word	0x5fffffc0

08003bc8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8003bc8:	b480      	push	{r7}
 8003bca:	b083      	sub	sp, #12
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	689b      	ldr	r3, [r3, #8]
 8003bd4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003bd8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003bdc:	d101      	bne.n	8003be2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003bde:	2301      	movs	r3, #1
 8003be0:	e000      	b.n	8003be4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003be2:	2300      	movs	r3, #0
}
 8003be4:	4618      	mov	r0, r3
 8003be6:	370c      	adds	r7, #12
 8003be8:	46bd      	mov	sp, r7
 8003bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bee:	4770      	bx	lr

08003bf0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	b083      	sub	sp, #12
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	689a      	ldr	r2, [r3, #8]
 8003bfc:	4b05      	ldr	r3, [pc, #20]	@ (8003c14 <LL_ADC_EnableInternalRegulator+0x24>)
 8003bfe:	4013      	ands	r3, r2
 8003c00:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003c08:	bf00      	nop
 8003c0a:	370c      	adds	r7, #12
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c12:	4770      	bx	lr
 8003c14:	6fffffc0 	.word	0x6fffffc0

08003c18 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	b083      	sub	sp, #12
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	689b      	ldr	r3, [r3, #8]
 8003c24:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c28:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003c2c:	d101      	bne.n	8003c32 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003c2e:	2301      	movs	r3, #1
 8003c30:	e000      	b.n	8003c34 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003c32:	2300      	movs	r3, #0
}
 8003c34:	4618      	mov	r0, r3
 8003c36:	370c      	adds	r7, #12
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3e:	4770      	bx	lr

08003c40 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003c40:	b480      	push	{r7}
 8003c42:	b083      	sub	sp, #12
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	689a      	ldr	r2, [r3, #8]
 8003c4c:	4b05      	ldr	r3, [pc, #20]	@ (8003c64 <LL_ADC_Enable+0x24>)
 8003c4e:	4013      	ands	r3, r2
 8003c50:	f043 0201 	orr.w	r2, r3, #1
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003c58:	bf00      	nop
 8003c5a:	370c      	adds	r7, #12
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c62:	4770      	bx	lr
 8003c64:	7fffffc0 	.word	0x7fffffc0

08003c68 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003c68:	b480      	push	{r7}
 8003c6a:	b083      	sub	sp, #12
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	689a      	ldr	r2, [r3, #8]
 8003c74:	4b05      	ldr	r3, [pc, #20]	@ (8003c8c <LL_ADC_Disable+0x24>)
 8003c76:	4013      	ands	r3, r2
 8003c78:	f043 0202 	orr.w	r2, r3, #2
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003c80:	bf00      	nop
 8003c82:	370c      	adds	r7, #12
 8003c84:	46bd      	mov	sp, r7
 8003c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8a:	4770      	bx	lr
 8003c8c:	7fffffc0 	.word	0x7fffffc0

08003c90 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003c90:	b480      	push	{r7}
 8003c92:	b083      	sub	sp, #12
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	689b      	ldr	r3, [r3, #8]
 8003c9c:	f003 0301 	and.w	r3, r3, #1
 8003ca0:	2b01      	cmp	r3, #1
 8003ca2:	d101      	bne.n	8003ca8 <LL_ADC_IsEnabled+0x18>
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	e000      	b.n	8003caa <LL_ADC_IsEnabled+0x1a>
 8003ca8:	2300      	movs	r3, #0
}
 8003caa:	4618      	mov	r0, r3
 8003cac:	370c      	adds	r7, #12
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb4:	4770      	bx	lr

08003cb6 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8003cb6:	b480      	push	{r7}
 8003cb8:	b083      	sub	sp, #12
 8003cba:	af00      	add	r7, sp, #0
 8003cbc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	689b      	ldr	r3, [r3, #8]
 8003cc2:	f003 0302 	and.w	r3, r3, #2
 8003cc6:	2b02      	cmp	r3, #2
 8003cc8:	d101      	bne.n	8003cce <LL_ADC_IsDisableOngoing+0x18>
 8003cca:	2301      	movs	r3, #1
 8003ccc:	e000      	b.n	8003cd0 <LL_ADC_IsDisableOngoing+0x1a>
 8003cce:	2300      	movs	r3, #0
}
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	370c      	adds	r7, #12
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cda:	4770      	bx	lr

08003cdc <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	b083      	sub	sp, #12
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	689a      	ldr	r2, [r3, #8]
 8003ce8:	4b05      	ldr	r3, [pc, #20]	@ (8003d00 <LL_ADC_REG_StartConversion+0x24>)
 8003cea:	4013      	ands	r3, r2
 8003cec:	f043 0204 	orr.w	r2, r3, #4
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003cf4:	bf00      	nop
 8003cf6:	370c      	adds	r7, #12
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfe:	4770      	bx	lr
 8003d00:	7fffffc0 	.word	0x7fffffc0

08003d04 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8003d04:	b480      	push	{r7}
 8003d06:	b083      	sub	sp, #12
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	689a      	ldr	r2, [r3, #8]
 8003d10:	4b05      	ldr	r3, [pc, #20]	@ (8003d28 <LL_ADC_REG_StopConversion+0x24>)
 8003d12:	4013      	ands	r3, r2
 8003d14:	f043 0210 	orr.w	r2, r3, #16
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8003d1c:	bf00      	nop
 8003d1e:	370c      	adds	r7, #12
 8003d20:	46bd      	mov	sp, r7
 8003d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d26:	4770      	bx	lr
 8003d28:	7fffffc0 	.word	0x7fffffc0

08003d2c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	b083      	sub	sp, #12
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	689b      	ldr	r3, [r3, #8]
 8003d38:	f003 0304 	and.w	r3, r3, #4
 8003d3c:	2b04      	cmp	r3, #4
 8003d3e:	d101      	bne.n	8003d44 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003d40:	2301      	movs	r3, #1
 8003d42:	e000      	b.n	8003d46 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003d44:	2300      	movs	r3, #0
}
 8003d46:	4618      	mov	r0, r3
 8003d48:	370c      	adds	r7, #12
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d50:	4770      	bx	lr
	...

08003d54 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8003d54:	b480      	push	{r7}
 8003d56:	b083      	sub	sp, #12
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	689a      	ldr	r2, [r3, #8]
 8003d60:	4b05      	ldr	r3, [pc, #20]	@ (8003d78 <LL_ADC_INJ_StopConversion+0x24>)
 8003d62:	4013      	ands	r3, r2
 8003d64:	f043 0220 	orr.w	r2, r3, #32
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8003d6c:	bf00      	nop
 8003d6e:	370c      	adds	r7, #12
 8003d70:	46bd      	mov	sp, r7
 8003d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d76:	4770      	bx	lr
 8003d78:	7fffffc0 	.word	0x7fffffc0

08003d7c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	b083      	sub	sp, #12
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	689b      	ldr	r3, [r3, #8]
 8003d88:	f003 0308 	and.w	r3, r3, #8
 8003d8c:	2b08      	cmp	r3, #8
 8003d8e:	d101      	bne.n	8003d94 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003d90:	2301      	movs	r3, #1
 8003d92:	e000      	b.n	8003d96 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003d94:	2300      	movs	r3, #0
}
 8003d96:	4618      	mov	r0, r3
 8003d98:	370c      	adds	r7, #12
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da0:	4770      	bx	lr
	...

08003da4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003da4:	b590      	push	{r4, r7, lr}
 8003da6:	b089      	sub	sp, #36	@ 0x24
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003dac:	2300      	movs	r3, #0
 8003dae:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003db0:	2300      	movs	r3, #0
 8003db2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d101      	bne.n	8003dbe <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	e18f      	b.n	80040de <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	68db      	ldr	r3, [r3, #12]
 8003dc2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d109      	bne.n	8003de0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003dcc:	6878      	ldr	r0, [r7, #4]
 8003dce:	f7fd f965 	bl	800109c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2200      	movs	r2, #0
 8003ddc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4618      	mov	r0, r3
 8003de6:	f7ff feef 	bl	8003bc8 <LL_ADC_IsDeepPowerDownEnabled>
 8003dea:	4603      	mov	r3, r0
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d004      	beq.n	8003dfa <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4618      	mov	r0, r3
 8003df6:	f7ff fed5 	bl	8003ba4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4618      	mov	r0, r3
 8003e00:	f7ff ff0a 	bl	8003c18 <LL_ADC_IsInternalRegulatorEnabled>
 8003e04:	4603      	mov	r3, r0
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d114      	bne.n	8003e34 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	4618      	mov	r0, r3
 8003e10:	f7ff feee 	bl	8003bf0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003e14:	4b87      	ldr	r3, [pc, #540]	@ (8004034 <HAL_ADC_Init+0x290>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	099b      	lsrs	r3, r3, #6
 8003e1a:	4a87      	ldr	r2, [pc, #540]	@ (8004038 <HAL_ADC_Init+0x294>)
 8003e1c:	fba2 2303 	umull	r2, r3, r2, r3
 8003e20:	099b      	lsrs	r3, r3, #6
 8003e22:	3301      	adds	r3, #1
 8003e24:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003e26:	e002      	b.n	8003e2e <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	3b01      	subs	r3, #1
 8003e2c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003e2e:	68bb      	ldr	r3, [r7, #8]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d1f9      	bne.n	8003e28 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	4618      	mov	r0, r3
 8003e3a:	f7ff feed 	bl	8003c18 <LL_ADC_IsInternalRegulatorEnabled>
 8003e3e:	4603      	mov	r3, r0
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d10d      	bne.n	8003e60 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e48:	f043 0210 	orr.w	r2, r3, #16
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e54:	f043 0201 	orr.w	r2, r3, #1
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	4618      	mov	r0, r3
 8003e66:	f7ff ff61 	bl	8003d2c <LL_ADC_REG_IsConversionOngoing>
 8003e6a:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e70:	f003 0310 	and.w	r3, r3, #16
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	f040 8129 	bne.w	80040cc <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003e7a:	697b      	ldr	r3, [r7, #20]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	f040 8125 	bne.w	80040cc <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e86:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003e8a:	f043 0202 	orr.w	r2, r3, #2
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	4618      	mov	r0, r3
 8003e98:	f7ff fefa 	bl	8003c90 <LL_ADC_IsEnabled>
 8003e9c:	4603      	mov	r3, r0
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d136      	bne.n	8003f10 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4a65      	ldr	r2, [pc, #404]	@ (800403c <HAL_ADC_Init+0x298>)
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d004      	beq.n	8003eb6 <HAL_ADC_Init+0x112>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4a63      	ldr	r2, [pc, #396]	@ (8004040 <HAL_ADC_Init+0x29c>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d10e      	bne.n	8003ed4 <HAL_ADC_Init+0x130>
 8003eb6:	4861      	ldr	r0, [pc, #388]	@ (800403c <HAL_ADC_Init+0x298>)
 8003eb8:	f7ff feea 	bl	8003c90 <LL_ADC_IsEnabled>
 8003ebc:	4604      	mov	r4, r0
 8003ebe:	4860      	ldr	r0, [pc, #384]	@ (8004040 <HAL_ADC_Init+0x29c>)
 8003ec0:	f7ff fee6 	bl	8003c90 <LL_ADC_IsEnabled>
 8003ec4:	4603      	mov	r3, r0
 8003ec6:	4323      	orrs	r3, r4
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	bf0c      	ite	eq
 8003ecc:	2301      	moveq	r3, #1
 8003ece:	2300      	movne	r3, #0
 8003ed0:	b2db      	uxtb	r3, r3
 8003ed2:	e008      	b.n	8003ee6 <HAL_ADC_Init+0x142>
 8003ed4:	485b      	ldr	r0, [pc, #364]	@ (8004044 <HAL_ADC_Init+0x2a0>)
 8003ed6:	f7ff fedb 	bl	8003c90 <LL_ADC_IsEnabled>
 8003eda:	4603      	mov	r3, r0
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	bf0c      	ite	eq
 8003ee0:	2301      	moveq	r3, #1
 8003ee2:	2300      	movne	r3, #0
 8003ee4:	b2db      	uxtb	r3, r3
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d012      	beq.n	8003f10 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4a53      	ldr	r2, [pc, #332]	@ (800403c <HAL_ADC_Init+0x298>)
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	d004      	beq.n	8003efe <HAL_ADC_Init+0x15a>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4a51      	ldr	r2, [pc, #324]	@ (8004040 <HAL_ADC_Init+0x29c>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d101      	bne.n	8003f02 <HAL_ADC_Init+0x15e>
 8003efe:	4a52      	ldr	r2, [pc, #328]	@ (8004048 <HAL_ADC_Init+0x2a4>)
 8003f00:	e000      	b.n	8003f04 <HAL_ADC_Init+0x160>
 8003f02:	4a52      	ldr	r2, [pc, #328]	@ (800404c <HAL_ADC_Init+0x2a8>)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	4619      	mov	r1, r3
 8003f0a:	4610      	mov	r0, r2
 8003f0c:	f7ff fd12 	bl	8003934 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8003f10:	f7ff fd04 	bl	800391c <HAL_GetREVID>
 8003f14:	4603      	mov	r3, r0
 8003f16:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d914      	bls.n	8003f48 <HAL_ADC_Init+0x1a4>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	689b      	ldr	r3, [r3, #8]
 8003f22:	2b10      	cmp	r3, #16
 8003f24:	d110      	bne.n	8003f48 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	7d5b      	ldrb	r3, [r3, #21]
 8003f2a:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003f30:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8003f36:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	7f1b      	ldrb	r3, [r3, #28]
 8003f3c:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8003f3e:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003f40:	f043 030c 	orr.w	r3, r3, #12
 8003f44:	61bb      	str	r3, [r7, #24]
 8003f46:	e00d      	b.n	8003f64 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	7d5b      	ldrb	r3, [r3, #21]
 8003f4c:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003f52:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8003f58:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	7f1b      	ldrb	r3, [r3, #28]
 8003f5e:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003f60:	4313      	orrs	r3, r2
 8003f62:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	7f1b      	ldrb	r3, [r3, #28]
 8003f68:	2b01      	cmp	r3, #1
 8003f6a:	d106      	bne.n	8003f7a <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6a1b      	ldr	r3, [r3, #32]
 8003f70:	3b01      	subs	r3, #1
 8003f72:	045b      	lsls	r3, r3, #17
 8003f74:	69ba      	ldr	r2, [r7, #24]
 8003f76:	4313      	orrs	r3, r2
 8003f78:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d009      	beq.n	8003f96 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f86:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f8e:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003f90:	69ba      	ldr	r2, [r7, #24]
 8003f92:	4313      	orrs	r3, r2
 8003f94:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	68da      	ldr	r2, [r3, #12]
 8003f9c:	4b2c      	ldr	r3, [pc, #176]	@ (8004050 <HAL_ADC_Init+0x2ac>)
 8003f9e:	4013      	ands	r3, r2
 8003fa0:	687a      	ldr	r2, [r7, #4]
 8003fa2:	6812      	ldr	r2, [r2, #0]
 8003fa4:	69b9      	ldr	r1, [r7, #24]
 8003fa6:	430b      	orrs	r3, r1
 8003fa8:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	4618      	mov	r0, r3
 8003fb0:	f7ff febc 	bl	8003d2c <LL_ADC_REG_IsConversionOngoing>
 8003fb4:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	4618      	mov	r0, r3
 8003fbc:	f7ff fede 	bl	8003d7c <LL_ADC_INJ_IsConversionOngoing>
 8003fc0:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003fc2:	693b      	ldr	r3, [r7, #16]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d15f      	bne.n	8004088 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d15c      	bne.n	8004088 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	7d1b      	ldrb	r3, [r3, #20]
 8003fd2:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 8003fd8:	4313      	orrs	r3, r2
 8003fda:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	68da      	ldr	r2, [r3, #12]
 8003fe2:	4b1c      	ldr	r3, [pc, #112]	@ (8004054 <HAL_ADC_Init+0x2b0>)
 8003fe4:	4013      	ands	r3, r2
 8003fe6:	687a      	ldr	r2, [r7, #4]
 8003fe8:	6812      	ldr	r2, [r2, #0]
 8003fea:	69b9      	ldr	r1, [r7, #24]
 8003fec:	430b      	orrs	r3, r1
 8003fee:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003ff6:	2b01      	cmp	r3, #1
 8003ff8:	d130      	bne.n	800405c <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ffe:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	691a      	ldr	r2, [r3, #16]
 8004006:	4b14      	ldr	r3, [pc, #80]	@ (8004058 <HAL_ADC_Init+0x2b4>)
 8004008:	4013      	ands	r3, r2
 800400a:	687a      	ldr	r2, [r7, #4]
 800400c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800400e:	3a01      	subs	r2, #1
 8004010:	0411      	lsls	r1, r2, #16
 8004012:	687a      	ldr	r2, [r7, #4]
 8004014:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004016:	4311      	orrs	r1, r2
 8004018:	687a      	ldr	r2, [r7, #4]
 800401a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800401c:	4311      	orrs	r1, r2
 800401e:	687a      	ldr	r2, [r7, #4]
 8004020:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004022:	430a      	orrs	r2, r1
 8004024:	431a      	orrs	r2, r3
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f042 0201 	orr.w	r2, r2, #1
 800402e:	611a      	str	r2, [r3, #16]
 8004030:	e01c      	b.n	800406c <HAL_ADC_Init+0x2c8>
 8004032:	bf00      	nop
 8004034:	24000010 	.word	0x24000010
 8004038:	053e2d63 	.word	0x053e2d63
 800403c:	40022000 	.word	0x40022000
 8004040:	40022100 	.word	0x40022100
 8004044:	58026000 	.word	0x58026000
 8004048:	40022300 	.word	0x40022300
 800404c:	58026300 	.word	0x58026300
 8004050:	fff0c003 	.word	0xfff0c003
 8004054:	ffffbffc 	.word	0xffffbffc
 8004058:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	691a      	ldr	r2, [r3, #16]
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f022 0201 	bic.w	r2, r2, #1
 800406a:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	691b      	ldr	r3, [r3, #16]
 8004072:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	430a      	orrs	r2, r1
 8004080:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8004082:	6878      	ldr	r0, [r7, #4]
 8004084:	f001 f812 	bl	80050ac <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	68db      	ldr	r3, [r3, #12]
 800408c:	2b01      	cmp	r3, #1
 800408e:	d10c      	bne.n	80040aa <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004096:	f023 010f 	bic.w	r1, r3, #15
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	699b      	ldr	r3, [r3, #24]
 800409e:	1e5a      	subs	r2, r3, #1
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	430a      	orrs	r2, r1
 80040a6:	631a      	str	r2, [r3, #48]	@ 0x30
 80040a8:	e007      	b.n	80040ba <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f022 020f 	bic.w	r2, r2, #15
 80040b8:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040be:	f023 0303 	bic.w	r3, r3, #3
 80040c2:	f043 0201 	orr.w	r2, r3, #1
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	655a      	str	r2, [r3, #84]	@ 0x54
 80040ca:	e007      	b.n	80040dc <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040d0:	f043 0210 	orr.w	r2, r3, #16
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80040d8:	2301      	movs	r3, #1
 80040da:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80040dc:	7ffb      	ldrb	r3, [r7, #31]
}
 80040de:	4618      	mov	r0, r3
 80040e0:	3724      	adds	r7, #36	@ 0x24
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd90      	pop	{r4, r7, pc}
 80040e6:	bf00      	nop

080040e8 <HAL_ADC_DeInit>:
  *         and is particularly interesting before entering MCU low-power modes.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc)
{
 80040e8:	b590      	push	{r4, r7, lr}
 80040ea:	b085      	sub	sp, #20
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check ADC handle */
  if (hadc == NULL)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d101      	bne.n	80040fa <HAL_ADC_DeInit+0x12>
  {
    return HAL_ERROR;
 80040f6:	2301      	movs	r3, #1
 80040f8:	e16e      	b.n	80043d8 <HAL_ADC_DeInit+0x2f0>

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040fe:	f043 0202 	orr.w	r2, r3, #2
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Stop potential conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8004106:	2103      	movs	r1, #3
 8004108:	6878      	ldr	r0, [r7, #4]
 800410a:	f000 fd95 	bl	8004c38 <ADC_ConversionStop>
 800410e:	4603      	mov	r3, r0
 8004110:	73fb      	strb	r3, [r7, #15]
  /* Flush register JSQR: reset the queue sequencer when injected             */
  /* queue sequencer is enabled and ADC disabled.                             */
  /* The software and hardware triggers of the injected sequence are both     */
  /* internally disabled just after the completion of the last valid          */
  /* injected sequence.                                                       */
  SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JQM);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	68da      	ldr	r2, [r3, #12]
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
 8004120:	60da      	str	r2, [r3, #12]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8004122:	7bfb      	ldrb	r3, [r7, #15]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d10a      	bne.n	800413e <HAL_ADC_DeInit+0x56>
  {
    /* Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8004128:	6878      	ldr	r0, [r7, #4]
 800412a:	f000 fecb 	bl	8004ec4 <ADC_Disable>
 800412e:	4603      	mov	r3, r0
 8004130:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8004132:	7bfb      	ldrb	r3, [r7, #15]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d102      	bne.n	800413e <HAL_ADC_DeInit+0x56>
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_READY;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2201      	movs	r2, #1
 800413c:	655a      	str	r2, [r3, #84]	@ 0x54
  /*       in HAL_ADC_MspDeInit() to reset the ADC peripheral using           */
  /*       system RCC hard reset.                                             */

  /* ========== Reset ADC registers ========== */
  /* Reset register IER */
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 | ADC_IT_AWD1 |
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	6859      	ldr	r1, [r3, #4]
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681a      	ldr	r2, [r3, #0]
 8004148:	4b8c      	ldr	r3, [pc, #560]	@ (800437c <HAL_ADC_DeInit+0x294>)
 800414a:	400b      	ands	r3, r1
 800414c:	6053      	str	r3, [r2, #4]
                              ADC_IT_JEOS  | ADC_IT_JEOC |
                              ADC_IT_EOS   | ADC_IT_EOC  |
                              ADC_IT_EOSMP | ADC_IT_RDY));

  /* Reset register ISR */
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 | ADC_FLAG_AWD1 |
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8004156:	601a      	str	r2, [r3, #0]
  /* Reset register CR */
  /* Bits ADC_CR_JADSTP, ADC_CR_ADSTP, ADC_CR_JADSTART, ADC_CR_ADSTART,
     ADC_CR_ADCAL, ADC_CR_ADDIS and ADC_CR_ADEN are in access mode "read-set":
     no direct reset applicable.
     Update CR register to reset value where doable by software */
  CLEAR_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN | ADC_CR_ADCALDIF);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	689a      	ldr	r2, [r3, #8]
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f022 42a0 	bic.w	r2, r2, #1342177280	@ 0x50000000
 8004166:	609a      	str	r2, [r3, #8]
  SET_BIT(hadc->Instance->CR, ADC_CR_DEEPPWD);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	689a      	ldr	r2, [r3, #8]
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8004176:	609a      	str	r2, [r3, #8]

  /* Reset register CFGR */
  CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AWD1CH  | ADC_CFGR_JAUTO   | ADC_CFGR_JAWD1EN |
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	68da      	ldr	r2, [r3, #12]
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f002 2280 	and.w	r2, r2, #2147516416	@ 0x80008000
 8004186:	60da      	str	r2, [r3, #12]
            ADC_CFGR_AWD1EN  | ADC_CFGR_AWD1SGL | ADC_CFGR_JQM     |
            ADC_CFGR_JDISCEN | ADC_CFGR_DISCNUM | ADC_CFGR_DISCEN  |
            ADC_CFGR_AUTDLY  | ADC_CFGR_CONT    | ADC_CFGR_OVRMOD  |
            ADC_CFGR_EXTEN   | ADC_CFGR_EXTSEL  |
            ADC_CFGR_RES     | ADC_CFGR_DMNGT);
  SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	68da      	ldr	r2, [r3, #12]
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8004196:	60da      	str	r2, [r3, #12]

  /* Reset register CFGR2 */
  CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSM  | ADC_CFGR2_TROVS   | ADC_CFGR2_OVSS |
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	6919      	ldr	r1, [r3, #16]
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681a      	ldr	r2, [r3, #0]
 80041a2:	4b77      	ldr	r3, [pc, #476]	@ (8004380 <HAL_ADC_DeInit+0x298>)
 80041a4:	400b      	ands	r3, r1
 80041a6:	6113      	str	r3, [r2, #16]
            ADC_CFGR2_OVSR  | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSE);

  /* Reset register SMPR1 */
  CLEAR_BIT(hadc->Instance->SMPR1, ADC_SMPR1_FIELDS);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	695a      	ldr	r2, [r3, #20]
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f002 4240 	and.w	r2, r2, #3221225472	@ 0xc0000000
 80041b6:	615a      	str	r2, [r3, #20]

  /* Reset register SMPR2 */
  CLEAR_BIT(hadc->Instance->SMPR2, ADC_SMPR2_SMP18 | ADC_SMPR2_SMP17 | ADC_SMPR2_SMP16 |
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	699a      	ldr	r2, [r3, #24]
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f002 4278 	and.w	r2, r2, #4160749568	@ 0xf8000000
 80041c6:	619a      	str	r2, [r3, #24]
    CLEAR_BIT(hadc->Instance->LTR3_RES10, ADC_LTR_LT);
    CLEAR_BIT(hadc->Instance->HTR3_RES11, ADC_HTR_HT);
  }
#else
  /* Reset register LTR1 and HTR1 */
  CLEAR_BIT(hadc->Instance->LTR1, ADC_LTR_LT);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	6a1a      	ldr	r2, [r3, #32]
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f002 427c 	and.w	r2, r2, #4227858432	@ 0xfc000000
 80041d6:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(hadc->Instance->HTR1, ADC_HTR_HT);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f002 427c 	and.w	r2, r2, #4227858432	@ 0xfc000000
 80041e6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset register LTR2 and HTR2*/
  CLEAR_BIT(hadc->Instance->LTR2, ADC_LTR_LT);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f002 427c 	and.w	r2, r2, #4227858432	@ 0xfc000000
 80041f8:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  CLEAR_BIT(hadc->Instance->HTR2, ADC_HTR_HT);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f002 427c 	and.w	r2, r2, #4227858432	@ 0xfc000000
 800420c:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4

  /* Reset register LTR3 and HTR3 */
  CLEAR_BIT(hadc->Instance->LTR3, ADC_LTR_LT);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f002 427c 	and.w	r2, r2, #4227858432	@ 0xfc000000
 8004220:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  CLEAR_BIT(hadc->Instance->HTR3, ADC_HTR_HT);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f8d3 20bc 	ldr.w	r2, [r3, #188]	@ 0xbc
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f002 427c 	and.w	r2, r2, #4227858432	@ 0xfc000000
 8004234:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
#endif /* ADC_VER_V5_V90 */


  /* Reset register SQR1 */
  CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_SQ4 | ADC_SQR1_SQ3 | ADC_SQR1_SQ2 |
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681a      	ldr	r2, [r3, #0]
 8004242:	4b50      	ldr	r3, [pc, #320]	@ (8004384 <HAL_ADC_DeInit+0x29c>)
 8004244:	400b      	ands	r3, r1
 8004246:	6313      	str	r3, [r2, #48]	@ 0x30
            ADC_SQR1_SQ1 | ADC_SQR1_L);

  /* Reset register SQR2 */
  CLEAR_BIT(hadc->Instance->SQR2, ADC_SQR2_SQ9 | ADC_SQR2_SQ8 | ADC_SQR2_SQ7 |
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681a      	ldr	r2, [r3, #0]
 8004252:	4b4d      	ldr	r3, [pc, #308]	@ (8004388 <HAL_ADC_DeInit+0x2a0>)
 8004254:	400b      	ands	r3, r1
 8004256:	6353      	str	r3, [r2, #52]	@ 0x34
            ADC_SQR2_SQ6 | ADC_SQR2_SQ5);

  /* Reset register SQR3 */
  CLEAR_BIT(hadc->Instance->SQR3, ADC_SQR3_SQ14 | ADC_SQR3_SQ13 | ADC_SQR3_SQ12 |
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681a      	ldr	r2, [r3, #0]
 8004262:	4b49      	ldr	r3, [pc, #292]	@ (8004388 <HAL_ADC_DeInit+0x2a0>)
 8004264:	400b      	ands	r3, r1
 8004266:	6393      	str	r3, [r2, #56]	@ 0x38
            ADC_SQR3_SQ11 | ADC_SQR3_SQ10);

  /* Reset register SQR4 */
  CLEAR_BIT(hadc->Instance->SQR4, ADC_SQR4_SQ16 | ADC_SQR4_SQ15);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681a      	ldr	r2, [r3, #0]
 8004272:	4b46      	ldr	r3, [pc, #280]	@ (800438c <HAL_ADC_DeInit+0x2a4>)
 8004274:	400b      	ands	r3, r1
 8004276:	63d3      	str	r3, [r2, #60]	@ 0x3c

  /* Reset register DR */
  /* bits in access mode read only, no direct reset applicable*/

  /* Reset register OFR1 */
  CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	2200      	movs	r2, #0
 8004284:	661a      	str	r2, [r3, #96]	@ 0x60
  /* Reset register OFR2 */
  CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE | ADC_OFR2_OFFSET2_CH | ADC_OFR2_OFFSET2);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	2200      	movs	r2, #0
 8004292:	665a      	str	r2, [r3, #100]	@ 0x64
  /* Reset register OFR3 */
  CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE | ADC_OFR3_OFFSET3_CH | ADC_OFR3_OFFSET3);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	2200      	movs	r2, #0
 80042a0:	669a      	str	r2, [r3, #104]	@ 0x68
  /* Reset register OFR4 */
  CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE | ADC_OFR4_OFFSET4_CH | ADC_OFR4_OFFSET4);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	2200      	movs	r2, #0
 80042ae:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset registers JDR1, JDR2, JDR3, JDR4 */
  /* bits in access mode read only, no direct reset applicable*/

  /* Reset register AWD2CR */
  CLEAR_BIT(hadc->Instance->AWD2CR, ADC_AWD2CR_AWD2CH);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681a      	ldr	r2, [r3, #0]
 80042bc:	4b34      	ldr	r3, [pc, #208]	@ (8004390 <HAL_ADC_DeInit+0x2a8>)
 80042be:	400b      	ands	r3, r1
 80042c0:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Reset register AWD3CR */
  CLEAR_BIT(hadc->Instance->AWD3CR, ADC_AWD3CR_AWD3CH);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f8d3 10a4 	ldr.w	r1, [r3, #164]	@ 0xa4
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681a      	ldr	r2, [r3, #0]
 80042d0:	4b2f      	ldr	r3, [pc, #188]	@ (8004390 <HAL_ADC_DeInit+0x2a8>)
 80042d2:	400b      	ands	r3, r1
 80042d4:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
    /* Reset register CALFACT */
    CLEAR_BIT(hadc->Instance->CALFACT_RES13, ADC_CALFACT_CALFACT_D | ADC_CALFACT_CALFACT_S);
  }
#else
  /* Reset register DIFSEL */
  CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_DIFSEL);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681a      	ldr	r2, [r3, #0]
 80042e4:	4b2a      	ldr	r3, [pc, #168]	@ (8004390 <HAL_ADC_DeInit+0x2a8>)
 80042e6:	400b      	ands	r3, r1
 80042e8:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Reset register CALFACT */
  CLEAR_BIT(hadc->Instance->CALFACT, ADC_CALFACT_CALFACT_D | ADC_CALFACT_CALFACT_S);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f002 22f8 	and.w	r2, r2, #4160813056	@ 0xf800f800
 80042fc:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4

  /* ========== Reset common ADC registers ========== */

  /* Software is allowed to change common parameters only when all the other
     ADCs are disabled.   */
  if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4a23      	ldr	r2, [pc, #140]	@ (8004394 <HAL_ADC_DeInit+0x2ac>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d004      	beq.n	8004314 <HAL_ADC_DeInit+0x22c>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	4a22      	ldr	r2, [pc, #136]	@ (8004398 <HAL_ADC_DeInit+0x2b0>)
 8004310:	4293      	cmp	r3, r2
 8004312:	d10e      	bne.n	8004332 <HAL_ADC_DeInit+0x24a>
 8004314:	481f      	ldr	r0, [pc, #124]	@ (8004394 <HAL_ADC_DeInit+0x2ac>)
 8004316:	f7ff fcbb 	bl	8003c90 <LL_ADC_IsEnabled>
 800431a:	4604      	mov	r4, r0
 800431c:	481e      	ldr	r0, [pc, #120]	@ (8004398 <HAL_ADC_DeInit+0x2b0>)
 800431e:	f7ff fcb7 	bl	8003c90 <LL_ADC_IsEnabled>
 8004322:	4603      	mov	r3, r0
 8004324:	4323      	orrs	r3, r4
 8004326:	2b00      	cmp	r3, #0
 8004328:	bf0c      	ite	eq
 800432a:	2301      	moveq	r3, #1
 800432c:	2300      	movne	r3, #0
 800432e:	b2db      	uxtb	r3, r3
 8004330:	e008      	b.n	8004344 <HAL_ADC_DeInit+0x25c>
 8004332:	481a      	ldr	r0, [pc, #104]	@ (800439c <HAL_ADC_DeInit+0x2b4>)
 8004334:	f7ff fcac 	bl	8003c90 <LL_ADC_IsEnabled>
 8004338:	4603      	mov	r3, r0
 800433a:	2b00      	cmp	r3, #0
 800433c:	bf0c      	ite	eq
 800433e:	2301      	moveq	r3, #1
 8004340:	2300      	movne	r3, #0
 8004342:	b2db      	uxtb	r3, r3
 8004344:	2b00      	cmp	r3, #0
 8004346:	d036      	beq.n	80043b6 <HAL_ADC_DeInit+0x2ce>
      - multimode related parameters(when this feature is available): DELAY, DUAL
       (set into  HAL_ADCEx_MultiModeConfigChannel() API)
      - internal measurement paths: Vbat, temperature sensor, Vref (set into
        HAL_ADC_ConfigChannel() or HAL_ADCEx_InjectedConfigChannel() )
    */
    ADC_CLEAR_COMMON_CONTROL_REGISTER(hadc);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a11      	ldr	r2, [pc, #68]	@ (8004394 <HAL_ADC_DeInit+0x2ac>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d004      	beq.n	800435c <HAL_ADC_DeInit+0x274>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4a10      	ldr	r2, [pc, #64]	@ (8004398 <HAL_ADC_DeInit+0x2b0>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d101      	bne.n	8004360 <HAL_ADC_DeInit+0x278>
 800435c:	4b10      	ldr	r3, [pc, #64]	@ (80043a0 <HAL_ADC_DeInit+0x2b8>)
 800435e:	e000      	b.n	8004362 <HAL_ADC_DeInit+0x27a>
 8004360:	4b10      	ldr	r3, [pc, #64]	@ (80043a4 <HAL_ADC_DeInit+0x2bc>)
 8004362:	6899      	ldr	r1, [r3, #8]
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	4a0a      	ldr	r2, [pc, #40]	@ (8004394 <HAL_ADC_DeInit+0x2ac>)
 800436a:	4293      	cmp	r3, r2
 800436c:	d004      	beq.n	8004378 <HAL_ADC_DeInit+0x290>
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	4a09      	ldr	r2, [pc, #36]	@ (8004398 <HAL_ADC_DeInit+0x2b0>)
 8004374:	4293      	cmp	r3, r2
 8004376:	d117      	bne.n	80043a8 <HAL_ADC_DeInit+0x2c0>
 8004378:	4a09      	ldr	r2, [pc, #36]	@ (80043a0 <HAL_ADC_DeInit+0x2b8>)
 800437a:	e016      	b.n	80043aa <HAL_ADC_DeInit+0x2c2>
 800437c:	fffff800 	.word	0xfffff800
 8004380:	fc00f81c 	.word	0xfc00f81c
 8004384:	e0820830 	.word	0xe0820830
 8004388:	e0820820 	.word	0xe0820820
 800438c:	fffff820 	.word	0xfffff820
 8004390:	fff00000 	.word	0xfff00000
 8004394:	40022000 	.word	0x40022000
 8004398:	40022100 	.word	0x40022100
 800439c:	58026000 	.word	0x58026000
 80043a0:	40022300 	.word	0x40022300
 80043a4:	58026300 	.word	0x58026300
 80043a8:	4a0d      	ldr	r2, [pc, #52]	@ (80043e0 <HAL_ADC_DeInit+0x2f8>)
 80043aa:	4b0e      	ldr	r3, [pc, #56]	@ (80043e4 <HAL_ADC_DeInit+0x2fc>)
 80043ac:	400b      	ands	r3, r1
 80043ae:	6093      	str	r3, [r2, #8]

    /* DeInit the low level hardware: RCC clock, NVIC */
    hadc->MspDeInitCallback(hadc);
#else
    /* DeInit the low level hardware: RCC clock, NVIC */
    HAL_ADC_MspDeInit(hadc);
 80043b0:	6878      	ldr	r0, [r7, #4]
 80043b2:	f7fc ff19 	bl	80011e8 <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

  }

  /* Set ADC error code to none */
  ADC_CLEAR_ERRORCODE(hadc);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2200      	movs	r2, #0
 80043ba:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Reset injected channel configuration parameters */
  hadc->InjectionConfig.ContextQueue = 0;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2200      	movs	r2, #0
 80043c0:	65da      	str	r2, [r3, #92]	@ 0x5c
  hadc->InjectionConfig.ChannelCount = 0;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2200      	movs	r2, #0
 80043c6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Set ADC state */
  hadc->State = HAL_ADC_STATE_RESET;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2200      	movs	r2, #0
 80043cc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2200      	movs	r2, #0
 80043d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80043d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80043d8:	4618      	mov	r0, r3
 80043da:	3714      	adds	r7, #20
 80043dc:	46bd      	mov	sp, r7
 80043de:	bd90      	pop	{r4, r7, pc}
 80043e0:	58026300 	.word	0x58026300
 80043e4:	fe0030e0 	.word	0xfe0030e0

080043e8 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b086      	sub	sp, #24
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	60f8      	str	r0, [r7, #12]
 80043f0:	60b9      	str	r1, [r7, #8]
 80043f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4a55      	ldr	r2, [pc, #340]	@ (8004550 <HAL_ADC_Start_DMA+0x168>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d004      	beq.n	8004408 <HAL_ADC_Start_DMA+0x20>
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	4a54      	ldr	r2, [pc, #336]	@ (8004554 <HAL_ADC_Start_DMA+0x16c>)
 8004404:	4293      	cmp	r3, r2
 8004406:	d101      	bne.n	800440c <HAL_ADC_Start_DMA+0x24>
 8004408:	4b53      	ldr	r3, [pc, #332]	@ (8004558 <HAL_ADC_Start_DMA+0x170>)
 800440a:	e000      	b.n	800440e <HAL_ADC_Start_DMA+0x26>
 800440c:	4b53      	ldr	r3, [pc, #332]	@ (800455c <HAL_ADC_Start_DMA+0x174>)
 800440e:	4618      	mov	r0, r3
 8004410:	f7ff fbba 	bl	8003b88 <LL_ADC_GetMultimode>
 8004414:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4618      	mov	r0, r3
 800441c:	f7ff fc86 	bl	8003d2c <LL_ADC_REG_IsConversionOngoing>
 8004420:	4603      	mov	r3, r0
 8004422:	2b00      	cmp	r3, #0
 8004424:	f040 808c 	bne.w	8004540 <HAL_ADC_Start_DMA+0x158>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800442e:	2b01      	cmp	r3, #1
 8004430:	d101      	bne.n	8004436 <HAL_ADC_Start_DMA+0x4e>
 8004432:	2302      	movs	r3, #2
 8004434:	e087      	b.n	8004546 <HAL_ADC_Start_DMA+0x15e>
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	2201      	movs	r2, #1
 800443a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800443e:	693b      	ldr	r3, [r7, #16]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d005      	beq.n	8004450 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004444:	693b      	ldr	r3, [r7, #16]
 8004446:	2b05      	cmp	r3, #5
 8004448:	d002      	beq.n	8004450 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800444a:	693b      	ldr	r3, [r7, #16]
 800444c:	2b09      	cmp	r3, #9
 800444e:	d170      	bne.n	8004532 <HAL_ADC_Start_DMA+0x14a>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8004450:	68f8      	ldr	r0, [r7, #12]
 8004452:	f000 fcad 	bl	8004db0 <ADC_Enable>
 8004456:	4603      	mov	r3, r0
 8004458:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800445a:	7dfb      	ldrb	r3, [r7, #23]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d163      	bne.n	8004528 <HAL_ADC_Start_DMA+0x140>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004464:	4b3e      	ldr	r3, [pc, #248]	@ (8004560 <HAL_ADC_Start_DMA+0x178>)
 8004466:	4013      	ands	r3, r2
 8004468:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4a37      	ldr	r2, [pc, #220]	@ (8004554 <HAL_ADC_Start_DMA+0x16c>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d002      	beq.n	8004480 <HAL_ADC_Start_DMA+0x98>
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	e000      	b.n	8004482 <HAL_ADC_Start_DMA+0x9a>
 8004480:	4b33      	ldr	r3, [pc, #204]	@ (8004550 <HAL_ADC_Start_DMA+0x168>)
 8004482:	68fa      	ldr	r2, [r7, #12]
 8004484:	6812      	ldr	r2, [r2, #0]
 8004486:	4293      	cmp	r3, r2
 8004488:	d002      	beq.n	8004490 <HAL_ADC_Start_DMA+0xa8>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800448a:	693b      	ldr	r3, [r7, #16]
 800448c:	2b00      	cmp	r3, #0
 800448e:	d105      	bne.n	800449c <HAL_ADC_Start_DMA+0xb4>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004494:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044a0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d006      	beq.n	80044b6 <HAL_ADC_Start_DMA+0xce>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044ac:	f023 0206 	bic.w	r2, r3, #6
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	659a      	str	r2, [r3, #88]	@ 0x58
 80044b4:	e002      	b.n	80044bc <HAL_ADC_Start_DMA+0xd4>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	2200      	movs	r2, #0
 80044ba:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044c0:	4a28      	ldr	r2, [pc, #160]	@ (8004564 <HAL_ADC_Start_DMA+0x17c>)
 80044c2:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044c8:	4a27      	ldr	r2, [pc, #156]	@ (8004568 <HAL_ADC_Start_DMA+0x180>)
 80044ca:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044d0:	4a26      	ldr	r2, [pc, #152]	@ (800456c <HAL_ADC_Start_DMA+0x184>)
 80044d2:	64da      	str	r2, [r3, #76]	@ 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	221c      	movs	r2, #28
 80044da:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	2200      	movs	r2, #0
 80044e0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	685a      	ldr	r2, [r3, #4]
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f042 0210 	orr.w	r2, r2, #16
 80044f2:	605a      	str	r2, [r3, #4]
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
        }

#else
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681a      	ldr	r2, [r3, #0]
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044fc:	4619      	mov	r1, r3
 80044fe:	4610      	mov	r0, r2
 8004500:	f7ff fadf 	bl	8003ac2 <LL_ADC_REG_SetDataTransferMode>
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	3340      	adds	r3, #64	@ 0x40
 800450e:	4619      	mov	r1, r3
 8004510:	68ba      	ldr	r2, [r7, #8]
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	f002 f870 	bl	80065f8 <HAL_DMA_Start_IT>
 8004518:	4603      	mov	r3, r0
 800451a:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	4618      	mov	r0, r3
 8004522:	f7ff fbdb 	bl	8003cdc <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8004526:	e00d      	b.n	8004544 <HAL_ADC_Start_DMA+0x15c>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	2200      	movs	r2, #0
 800452c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      if (tmp_hal_status == HAL_OK)
 8004530:	e008      	b.n	8004544 <HAL_ADC_Start_DMA+0x15c>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8004532:	2301      	movs	r3, #1
 8004534:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	2200      	movs	r2, #0
 800453a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 800453e:	e001      	b.n	8004544 <HAL_ADC_Start_DMA+0x15c>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004540:	2302      	movs	r3, #2
 8004542:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004544:	7dfb      	ldrb	r3, [r7, #23]
}
 8004546:	4618      	mov	r0, r3
 8004548:	3718      	adds	r7, #24
 800454a:	46bd      	mov	sp, r7
 800454c:	bd80      	pop	{r7, pc}
 800454e:	bf00      	nop
 8004550:	40022000 	.word	0x40022000
 8004554:	40022100 	.word	0x40022100
 8004558:	40022300 	.word	0x40022300
 800455c:	58026300 	.word	0x58026300
 8004560:	fffff0fe 	.word	0xfffff0fe
 8004564:	08004f83 	.word	0x08004f83
 8004568:	0800505b 	.word	0x0800505b
 800456c:	08005077 	.word	0x08005077

08004570 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004570:	b480      	push	{r7}
 8004572:	b083      	sub	sp, #12
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8004578:	bf00      	nop
 800457a:	370c      	adds	r7, #12
 800457c:	46bd      	mov	sp, r7
 800457e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004582:	4770      	bx	lr

08004584 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004584:	b480      	push	{r7}
 8004586:	b083      	sub	sp, #12
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800458c:	bf00      	nop
 800458e:	370c      	adds	r7, #12
 8004590:	46bd      	mov	sp, r7
 8004592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004596:	4770      	bx	lr

08004598 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004598:	b590      	push	{r4, r7, lr}
 800459a:	b0a1      	sub	sp, #132	@ 0x84
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
 80045a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80045a2:	2300      	movs	r3, #0
 80045a4:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80045a8:	2300      	movs	r3, #0
 80045aa:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	68db      	ldr	r3, [r3, #12]
 80045b0:	4a9d      	ldr	r2, [pc, #628]	@ (8004828 <HAL_ADC_ConfigChannel+0x290>)
 80045b2:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80045ba:	2b01      	cmp	r3, #1
 80045bc:	d101      	bne.n	80045c2 <HAL_ADC_ConfigChannel+0x2a>
 80045be:	2302      	movs	r3, #2
 80045c0:	e321      	b.n	8004c06 <HAL_ADC_ConfigChannel+0x66e>
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2201      	movs	r2, #1
 80045c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	4618      	mov	r0, r3
 80045d0:	f7ff fbac 	bl	8003d2c <LL_ADC_REG_IsConversionOngoing>
 80045d4:	4603      	mov	r3, r0
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	f040 8306 	bne.w	8004be8 <HAL_ADC_ConfigChannel+0x650>
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d108      	bne.n	80045fa <HAL_ADC_ConfigChannel+0x62>
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	0e9b      	lsrs	r3, r3, #26
 80045ee:	f003 031f 	and.w	r3, r3, #31
 80045f2:	2201      	movs	r2, #1
 80045f4:	fa02 f303 	lsl.w	r3, r2, r3
 80045f8:	e016      	b.n	8004628 <HAL_ADC_ConfigChannel+0x90>
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	667b      	str	r3, [r7, #100]	@ 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004600:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004602:	fa93 f3a3 	rbit	r3, r3
 8004606:	663b      	str	r3, [r7, #96]	@ 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004608:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800460a:	66bb      	str	r3, [r7, #104]	@ 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800460c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800460e:	2b00      	cmp	r3, #0
 8004610:	d101      	bne.n	8004616 <HAL_ADC_ConfigChannel+0x7e>
  {
    return 32U;
 8004612:	2320      	movs	r3, #32
 8004614:	e003      	b.n	800461e <HAL_ADC_ConfigChannel+0x86>
  }
  return __builtin_clz(value);
 8004616:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004618:	fab3 f383 	clz	r3, r3
 800461c:	b2db      	uxtb	r3, r3
 800461e:	f003 031f 	and.w	r3, r3, #31
 8004622:	2201      	movs	r2, #1
 8004624:	fa02 f303 	lsl.w	r3, r2, r3
 8004628:	687a      	ldr	r2, [r7, #4]
 800462a:	6812      	ldr	r2, [r2, #0]
 800462c:	69d1      	ldr	r1, [r2, #28]
 800462e:	687a      	ldr	r2, [r7, #4]
 8004630:	6812      	ldr	r2, [r2, #0]
 8004632:	430b      	orrs	r3, r1
 8004634:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6818      	ldr	r0, [r3, #0]
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	6859      	ldr	r1, [r3, #4]
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	461a      	mov	r2, r3
 8004644:	f7ff fa11 	bl	8003a6a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4618      	mov	r0, r3
 800464e:	f7ff fb6d 	bl	8003d2c <LL_ADC_REG_IsConversionOngoing>
 8004652:	67b8      	str	r0, [r7, #120]	@ 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4618      	mov	r0, r3
 800465a:	f7ff fb8f 	bl	8003d7c <LL_ADC_INJ_IsConversionOngoing>
 800465e:	6778      	str	r0, [r7, #116]	@ 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004660:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004662:	2b00      	cmp	r3, #0
 8004664:	f040 80b3 	bne.w	80047ce <HAL_ADC_ConfigChannel+0x236>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004668:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800466a:	2b00      	cmp	r3, #0
 800466c:	f040 80af 	bne.w	80047ce <HAL_ADC_ConfigChannel+0x236>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6818      	ldr	r0, [r3, #0]
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	6819      	ldr	r1, [r3, #0]
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	689b      	ldr	r3, [r3, #8]
 800467c:	461a      	mov	r2, r3
 800467e:	f7ff fa33 	bl	8003ae8 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004682:	4b6a      	ldr	r3, [pc, #424]	@ (800482c <HAL_ADC_ConfigChannel+0x294>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800468a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800468e:	d10b      	bne.n	80046a8 <HAL_ADC_ConfigChannel+0x110>
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	695a      	ldr	r2, [r3, #20]
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	68db      	ldr	r3, [r3, #12]
 800469a:	089b      	lsrs	r3, r3, #2
 800469c:	f003 0307 	and.w	r3, r3, #7
 80046a0:	005b      	lsls	r3, r3, #1
 80046a2:	fa02 f303 	lsl.w	r3, r2, r3
 80046a6:	e01d      	b.n	80046e4 <HAL_ADC_ConfigChannel+0x14c>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	68db      	ldr	r3, [r3, #12]
 80046ae:	f003 0310 	and.w	r3, r3, #16
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d10b      	bne.n	80046ce <HAL_ADC_ConfigChannel+0x136>
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	695a      	ldr	r2, [r3, #20]
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	68db      	ldr	r3, [r3, #12]
 80046c0:	089b      	lsrs	r3, r3, #2
 80046c2:	f003 0307 	and.w	r3, r3, #7
 80046c6:	005b      	lsls	r3, r3, #1
 80046c8:	fa02 f303 	lsl.w	r3, r2, r3
 80046cc:	e00a      	b.n	80046e4 <HAL_ADC_ConfigChannel+0x14c>
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	695a      	ldr	r2, [r3, #20]
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	68db      	ldr	r3, [r3, #12]
 80046d8:	089b      	lsrs	r3, r3, #2
 80046da:	f003 0304 	and.w	r3, r3, #4
 80046de:	005b      	lsls	r3, r3, #1
 80046e0:	fa02 f303 	lsl.w	r3, r2, r3
 80046e4:	673b      	str	r3, [r7, #112]	@ 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	691b      	ldr	r3, [r3, #16]
 80046ea:	2b04      	cmp	r3, #4
 80046ec:	d027      	beq.n	800473e <HAL_ADC_ConfigChannel+0x1a6>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6818      	ldr	r0, [r3, #0]
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	6919      	ldr	r1, [r3, #16]
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	681a      	ldr	r2, [r3, #0]
 80046fa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80046fc:	f7ff f94e 	bl	800399c <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6818      	ldr	r0, [r3, #0]
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	6919      	ldr	r1, [r3, #16]
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	7e5b      	ldrb	r3, [r3, #25]
 800470c:	2b01      	cmp	r3, #1
 800470e:	d102      	bne.n	8004716 <HAL_ADC_ConfigChannel+0x17e>
 8004710:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8004714:	e000      	b.n	8004718 <HAL_ADC_ConfigChannel+0x180>
 8004716:	2300      	movs	r3, #0
 8004718:	461a      	mov	r2, r3
 800471a:	f7ff f978 	bl	8003a0e <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6818      	ldr	r0, [r3, #0]
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	6919      	ldr	r1, [r3, #16]
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	7e1b      	ldrb	r3, [r3, #24]
 800472a:	2b01      	cmp	r3, #1
 800472c:	d102      	bne.n	8004734 <HAL_ADC_ConfigChannel+0x19c>
 800472e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004732:	e000      	b.n	8004736 <HAL_ADC_ConfigChannel+0x19e>
 8004734:	2300      	movs	r3, #0
 8004736:	461a      	mov	r2, r3
 8004738:	f7ff f950 	bl	80039dc <LL_ADC_SetDataRightShift>
 800473c:	e047      	b.n	80047ce <HAL_ADC_ConfigChannel+0x236>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004744:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	069b      	lsls	r3, r3, #26
 800474e:	429a      	cmp	r2, r3
 8004750:	d107      	bne.n	8004762 <HAL_ADC_ConfigChannel+0x1ca>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8004760:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004768:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	069b      	lsls	r3, r3, #26
 8004772:	429a      	cmp	r2, r3
 8004774:	d107      	bne.n	8004786 <HAL_ADC_ConfigChannel+0x1ee>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8004784:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800478c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	069b      	lsls	r3, r3, #26
 8004796:	429a      	cmp	r2, r3
 8004798:	d107      	bne.n	80047aa <HAL_ADC_ConfigChannel+0x212>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80047a8:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80047b0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	069b      	lsls	r3, r3, #26
 80047ba:	429a      	cmp	r2, r3
 80047bc:	d107      	bne.n	80047ce <HAL_ADC_ConfigChannel+0x236>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80047cc:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4618      	mov	r0, r3
 80047d4:	f7ff fa5c 	bl	8003c90 <LL_ADC_IsEnabled>
 80047d8:	4603      	mov	r3, r0
 80047da:	2b00      	cmp	r3, #0
 80047dc:	f040 820d 	bne.w	8004bfa <HAL_ADC_ConfigChannel+0x662>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6818      	ldr	r0, [r3, #0]
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	6819      	ldr	r1, [r3, #0]
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	68db      	ldr	r3, [r3, #12]
 80047ec:	461a      	mov	r2, r3
 80047ee:	f7ff f9a7 	bl	8003b40 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	68db      	ldr	r3, [r3, #12]
 80047f6:	4a0c      	ldr	r2, [pc, #48]	@ (8004828 <HAL_ADC_ConfigChannel+0x290>)
 80047f8:	4293      	cmp	r3, r2
 80047fa:	f040 8133 	bne.w	8004a64 <HAL_ADC_ConfigChannel+0x4cc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800480a:	2b00      	cmp	r3, #0
 800480c:	d110      	bne.n	8004830 <HAL_ADC_ConfigChannel+0x298>
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	0e9b      	lsrs	r3, r3, #26
 8004814:	3301      	adds	r3, #1
 8004816:	f003 031f 	and.w	r3, r3, #31
 800481a:	2b09      	cmp	r3, #9
 800481c:	bf94      	ite	ls
 800481e:	2301      	movls	r3, #1
 8004820:	2300      	movhi	r3, #0
 8004822:	b2db      	uxtb	r3, r3
 8004824:	e01e      	b.n	8004864 <HAL_ADC_ConfigChannel+0x2cc>
 8004826:	bf00      	nop
 8004828:	47ff0000 	.word	0x47ff0000
 800482c:	5c001000 	.word	0x5c001000
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004836:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004838:	fa93 f3a3 	rbit	r3, r3
 800483c:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 800483e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004840:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8004842:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004844:	2b00      	cmp	r3, #0
 8004846:	d101      	bne.n	800484c <HAL_ADC_ConfigChannel+0x2b4>
    return 32U;
 8004848:	2320      	movs	r3, #32
 800484a:	e003      	b.n	8004854 <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 800484c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800484e:	fab3 f383 	clz	r3, r3
 8004852:	b2db      	uxtb	r3, r3
 8004854:	3301      	adds	r3, #1
 8004856:	f003 031f 	and.w	r3, r3, #31
 800485a:	2b09      	cmp	r3, #9
 800485c:	bf94      	ite	ls
 800485e:	2301      	movls	r3, #1
 8004860:	2300      	movhi	r3, #0
 8004862:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004864:	2b00      	cmp	r3, #0
 8004866:	d079      	beq.n	800495c <HAL_ADC_ConfigChannel+0x3c4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004870:	2b00      	cmp	r3, #0
 8004872:	d107      	bne.n	8004884 <HAL_ADC_ConfigChannel+0x2ec>
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	0e9b      	lsrs	r3, r3, #26
 800487a:	3301      	adds	r3, #1
 800487c:	069b      	lsls	r3, r3, #26
 800487e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004882:	e015      	b.n	80048b0 <HAL_ADC_ConfigChannel+0x318>
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800488a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800488c:	fa93 f3a3 	rbit	r3, r3
 8004890:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8004892:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004894:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8004896:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004898:	2b00      	cmp	r3, #0
 800489a:	d101      	bne.n	80048a0 <HAL_ADC_ConfigChannel+0x308>
    return 32U;
 800489c:	2320      	movs	r3, #32
 800489e:	e003      	b.n	80048a8 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 80048a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80048a2:	fab3 f383 	clz	r3, r3
 80048a6:	b2db      	uxtb	r3, r3
 80048a8:	3301      	adds	r3, #1
 80048aa:	069b      	lsls	r3, r3, #26
 80048ac:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d109      	bne.n	80048d0 <HAL_ADC_ConfigChannel+0x338>
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	0e9b      	lsrs	r3, r3, #26
 80048c2:	3301      	adds	r3, #1
 80048c4:	f003 031f 	and.w	r3, r3, #31
 80048c8:	2101      	movs	r1, #1
 80048ca:	fa01 f303 	lsl.w	r3, r1, r3
 80048ce:	e017      	b.n	8004900 <HAL_ADC_ConfigChannel+0x368>
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80048d8:	fa93 f3a3 	rbit	r3, r3
 80048dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80048de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80048e0:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 80048e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d101      	bne.n	80048ec <HAL_ADC_ConfigChannel+0x354>
    return 32U;
 80048e8:	2320      	movs	r3, #32
 80048ea:	e003      	b.n	80048f4 <HAL_ADC_ConfigChannel+0x35c>
  return __builtin_clz(value);
 80048ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80048ee:	fab3 f383 	clz	r3, r3
 80048f2:	b2db      	uxtb	r3, r3
 80048f4:	3301      	adds	r3, #1
 80048f6:	f003 031f 	and.w	r3, r3, #31
 80048fa:	2101      	movs	r1, #1
 80048fc:	fa01 f303 	lsl.w	r3, r1, r3
 8004900:	ea42 0103 	orr.w	r1, r2, r3
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800490c:	2b00      	cmp	r3, #0
 800490e:	d10a      	bne.n	8004926 <HAL_ADC_ConfigChannel+0x38e>
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	0e9b      	lsrs	r3, r3, #26
 8004916:	3301      	adds	r3, #1
 8004918:	f003 021f 	and.w	r2, r3, #31
 800491c:	4613      	mov	r3, r2
 800491e:	005b      	lsls	r3, r3, #1
 8004920:	4413      	add	r3, r2
 8004922:	051b      	lsls	r3, r3, #20
 8004924:	e018      	b.n	8004958 <HAL_ADC_ConfigChannel+0x3c0>
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800492c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800492e:	fa93 f3a3 	rbit	r3, r3
 8004932:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8004934:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004936:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8004938:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800493a:	2b00      	cmp	r3, #0
 800493c:	d101      	bne.n	8004942 <HAL_ADC_ConfigChannel+0x3aa>
    return 32U;
 800493e:	2320      	movs	r3, #32
 8004940:	e003      	b.n	800494a <HAL_ADC_ConfigChannel+0x3b2>
  return __builtin_clz(value);
 8004942:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004944:	fab3 f383 	clz	r3, r3
 8004948:	b2db      	uxtb	r3, r3
 800494a:	3301      	adds	r3, #1
 800494c:	f003 021f 	and.w	r2, r3, #31
 8004950:	4613      	mov	r3, r2
 8004952:	005b      	lsls	r3, r3, #1
 8004954:	4413      	add	r3, r2
 8004956:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004958:	430b      	orrs	r3, r1
 800495a:	e07e      	b.n	8004a5a <HAL_ADC_ConfigChannel+0x4c2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004964:	2b00      	cmp	r3, #0
 8004966:	d107      	bne.n	8004978 <HAL_ADC_ConfigChannel+0x3e0>
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	0e9b      	lsrs	r3, r3, #26
 800496e:	3301      	adds	r3, #1
 8004970:	069b      	lsls	r3, r3, #26
 8004972:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004976:	e015      	b.n	80049a4 <HAL_ADC_ConfigChannel+0x40c>
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800497e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004980:	fa93 f3a3 	rbit	r3, r3
 8004984:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8004986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004988:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 800498a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800498c:	2b00      	cmp	r3, #0
 800498e:	d101      	bne.n	8004994 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8004990:	2320      	movs	r3, #32
 8004992:	e003      	b.n	800499c <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8004994:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004996:	fab3 f383 	clz	r3, r3
 800499a:	b2db      	uxtb	r3, r3
 800499c:	3301      	adds	r3, #1
 800499e:	069b      	lsls	r3, r3, #26
 80049a0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d109      	bne.n	80049c4 <HAL_ADC_ConfigChannel+0x42c>
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	0e9b      	lsrs	r3, r3, #26
 80049b6:	3301      	adds	r3, #1
 80049b8:	f003 031f 	and.w	r3, r3, #31
 80049bc:	2101      	movs	r1, #1
 80049be:	fa01 f303 	lsl.w	r3, r1, r3
 80049c2:	e017      	b.n	80049f4 <HAL_ADC_ConfigChannel+0x45c>
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049ca:	69fb      	ldr	r3, [r7, #28]
 80049cc:	fa93 f3a3 	rbit	r3, r3
 80049d0:	61bb      	str	r3, [r7, #24]
  return result;
 80049d2:	69bb      	ldr	r3, [r7, #24]
 80049d4:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80049d6:	6a3b      	ldr	r3, [r7, #32]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d101      	bne.n	80049e0 <HAL_ADC_ConfigChannel+0x448>
    return 32U;
 80049dc:	2320      	movs	r3, #32
 80049de:	e003      	b.n	80049e8 <HAL_ADC_ConfigChannel+0x450>
  return __builtin_clz(value);
 80049e0:	6a3b      	ldr	r3, [r7, #32]
 80049e2:	fab3 f383 	clz	r3, r3
 80049e6:	b2db      	uxtb	r3, r3
 80049e8:	3301      	adds	r3, #1
 80049ea:	f003 031f 	and.w	r3, r3, #31
 80049ee:	2101      	movs	r1, #1
 80049f0:	fa01 f303 	lsl.w	r3, r1, r3
 80049f4:	ea42 0103 	orr.w	r1, r2, r3
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d10d      	bne.n	8004a20 <HAL_ADC_ConfigChannel+0x488>
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	0e9b      	lsrs	r3, r3, #26
 8004a0a:	3301      	adds	r3, #1
 8004a0c:	f003 021f 	and.w	r2, r3, #31
 8004a10:	4613      	mov	r3, r2
 8004a12:	005b      	lsls	r3, r3, #1
 8004a14:	4413      	add	r3, r2
 8004a16:	3b1e      	subs	r3, #30
 8004a18:	051b      	lsls	r3, r3, #20
 8004a1a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004a1e:	e01b      	b.n	8004a58 <HAL_ADC_ConfigChannel+0x4c0>
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a26:	693b      	ldr	r3, [r7, #16]
 8004a28:	fa93 f3a3 	rbit	r3, r3
 8004a2c:	60fb      	str	r3, [r7, #12]
  return result;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8004a32:	697b      	ldr	r3, [r7, #20]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d101      	bne.n	8004a3c <HAL_ADC_ConfigChannel+0x4a4>
    return 32U;
 8004a38:	2320      	movs	r3, #32
 8004a3a:	e003      	b.n	8004a44 <HAL_ADC_ConfigChannel+0x4ac>
  return __builtin_clz(value);
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	fab3 f383 	clz	r3, r3
 8004a42:	b2db      	uxtb	r3, r3
 8004a44:	3301      	adds	r3, #1
 8004a46:	f003 021f 	and.w	r2, r3, #31
 8004a4a:	4613      	mov	r3, r2
 8004a4c:	005b      	lsls	r3, r3, #1
 8004a4e:	4413      	add	r3, r2
 8004a50:	3b1e      	subs	r3, #30
 8004a52:	051b      	lsls	r3, r3, #20
 8004a54:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004a58:	430b      	orrs	r3, r1
 8004a5a:	683a      	ldr	r2, [r7, #0]
 8004a5c:	6892      	ldr	r2, [r2, #8]
 8004a5e:	4619      	mov	r1, r3
 8004a60:	f7ff f842 	bl	8003ae8 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	f280 80c6 	bge.w	8004bfa <HAL_ADC_ConfigChannel+0x662>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	4a67      	ldr	r2, [pc, #412]	@ (8004c10 <HAL_ADC_ConfigChannel+0x678>)
 8004a74:	4293      	cmp	r3, r2
 8004a76:	d004      	beq.n	8004a82 <HAL_ADC_ConfigChannel+0x4ea>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4a65      	ldr	r2, [pc, #404]	@ (8004c14 <HAL_ADC_ConfigChannel+0x67c>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d101      	bne.n	8004a86 <HAL_ADC_ConfigChannel+0x4ee>
 8004a82:	4b65      	ldr	r3, [pc, #404]	@ (8004c18 <HAL_ADC_ConfigChannel+0x680>)
 8004a84:	e000      	b.n	8004a88 <HAL_ADC_ConfigChannel+0x4f0>
 8004a86:	4b65      	ldr	r3, [pc, #404]	@ (8004c1c <HAL_ADC_ConfigChannel+0x684>)
 8004a88:	4618      	mov	r0, r3
 8004a8a:	f7fe ff79 	bl	8003980 <LL_ADC_GetCommonPathInternalCh>
 8004a8e:	66f8      	str	r0, [r7, #108]	@ 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	4a5e      	ldr	r2, [pc, #376]	@ (8004c10 <HAL_ADC_ConfigChannel+0x678>)
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d004      	beq.n	8004aa4 <HAL_ADC_ConfigChannel+0x50c>
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	4a5d      	ldr	r2, [pc, #372]	@ (8004c14 <HAL_ADC_ConfigChannel+0x67c>)
 8004aa0:	4293      	cmp	r3, r2
 8004aa2:	d10e      	bne.n	8004ac2 <HAL_ADC_ConfigChannel+0x52a>
 8004aa4:	485a      	ldr	r0, [pc, #360]	@ (8004c10 <HAL_ADC_ConfigChannel+0x678>)
 8004aa6:	f7ff f8f3 	bl	8003c90 <LL_ADC_IsEnabled>
 8004aaa:	4604      	mov	r4, r0
 8004aac:	4859      	ldr	r0, [pc, #356]	@ (8004c14 <HAL_ADC_ConfigChannel+0x67c>)
 8004aae:	f7ff f8ef 	bl	8003c90 <LL_ADC_IsEnabled>
 8004ab2:	4603      	mov	r3, r0
 8004ab4:	4323      	orrs	r3, r4
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	bf0c      	ite	eq
 8004aba:	2301      	moveq	r3, #1
 8004abc:	2300      	movne	r3, #0
 8004abe:	b2db      	uxtb	r3, r3
 8004ac0:	e008      	b.n	8004ad4 <HAL_ADC_ConfigChannel+0x53c>
 8004ac2:	4857      	ldr	r0, [pc, #348]	@ (8004c20 <HAL_ADC_ConfigChannel+0x688>)
 8004ac4:	f7ff f8e4 	bl	8003c90 <LL_ADC_IsEnabled>
 8004ac8:	4603      	mov	r3, r0
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	bf0c      	ite	eq
 8004ace:	2301      	moveq	r3, #1
 8004ad0:	2300      	movne	r3, #0
 8004ad2:	b2db      	uxtb	r3, r3
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d07d      	beq.n	8004bd4 <HAL_ADC_ConfigChannel+0x63c>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	4a51      	ldr	r2, [pc, #324]	@ (8004c24 <HAL_ADC_ConfigChannel+0x68c>)
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d130      	bne.n	8004b44 <HAL_ADC_ConfigChannel+0x5ac>
 8004ae2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ae4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d12b      	bne.n	8004b44 <HAL_ADC_ConfigChannel+0x5ac>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	4a4b      	ldr	r2, [pc, #300]	@ (8004c20 <HAL_ADC_ConfigChannel+0x688>)
 8004af2:	4293      	cmp	r3, r2
 8004af4:	f040 8081 	bne.w	8004bfa <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4a44      	ldr	r2, [pc, #272]	@ (8004c10 <HAL_ADC_ConfigChannel+0x678>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d004      	beq.n	8004b0c <HAL_ADC_ConfigChannel+0x574>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	4a43      	ldr	r2, [pc, #268]	@ (8004c14 <HAL_ADC_ConfigChannel+0x67c>)
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d101      	bne.n	8004b10 <HAL_ADC_ConfigChannel+0x578>
 8004b0c:	4a42      	ldr	r2, [pc, #264]	@ (8004c18 <HAL_ADC_ConfigChannel+0x680>)
 8004b0e:	e000      	b.n	8004b12 <HAL_ADC_ConfigChannel+0x57a>
 8004b10:	4a42      	ldr	r2, [pc, #264]	@ (8004c1c <HAL_ADC_ConfigChannel+0x684>)
 8004b12:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b14:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004b18:	4619      	mov	r1, r3
 8004b1a:	4610      	mov	r0, r2
 8004b1c:	f7fe ff1d 	bl	800395a <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004b20:	4b41      	ldr	r3, [pc, #260]	@ (8004c28 <HAL_ADC_ConfigChannel+0x690>)
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	099b      	lsrs	r3, r3, #6
 8004b26:	4a41      	ldr	r2, [pc, #260]	@ (8004c2c <HAL_ADC_ConfigChannel+0x694>)
 8004b28:	fba2 2303 	umull	r2, r3, r2, r3
 8004b2c:	099b      	lsrs	r3, r3, #6
 8004b2e:	3301      	adds	r3, #1
 8004b30:	005b      	lsls	r3, r3, #1
 8004b32:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8004b34:	e002      	b.n	8004b3c <HAL_ADC_ConfigChannel+0x5a4>
              {
                wait_loop_index--;
 8004b36:	68bb      	ldr	r3, [r7, #8]
 8004b38:	3b01      	subs	r3, #1
 8004b3a:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8004b3c:	68bb      	ldr	r3, [r7, #8]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d1f9      	bne.n	8004b36 <HAL_ADC_ConfigChannel+0x59e>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004b42:	e05a      	b.n	8004bfa <HAL_ADC_ConfigChannel+0x662>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	4a39      	ldr	r2, [pc, #228]	@ (8004c30 <HAL_ADC_ConfigChannel+0x698>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d11e      	bne.n	8004b8c <HAL_ADC_ConfigChannel+0x5f4>
 8004b4e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b50:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d119      	bne.n	8004b8c <HAL_ADC_ConfigChannel+0x5f4>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	4a30      	ldr	r2, [pc, #192]	@ (8004c20 <HAL_ADC_ConfigChannel+0x688>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d14b      	bne.n	8004bfa <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4a2a      	ldr	r2, [pc, #168]	@ (8004c10 <HAL_ADC_ConfigChannel+0x678>)
 8004b68:	4293      	cmp	r3, r2
 8004b6a:	d004      	beq.n	8004b76 <HAL_ADC_ConfigChannel+0x5de>
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4a28      	ldr	r2, [pc, #160]	@ (8004c14 <HAL_ADC_ConfigChannel+0x67c>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d101      	bne.n	8004b7a <HAL_ADC_ConfigChannel+0x5e2>
 8004b76:	4a28      	ldr	r2, [pc, #160]	@ (8004c18 <HAL_ADC_ConfigChannel+0x680>)
 8004b78:	e000      	b.n	8004b7c <HAL_ADC_ConfigChannel+0x5e4>
 8004b7a:	4a28      	ldr	r2, [pc, #160]	@ (8004c1c <HAL_ADC_ConfigChannel+0x684>)
 8004b7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b7e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004b82:	4619      	mov	r1, r3
 8004b84:	4610      	mov	r0, r2
 8004b86:	f7fe fee8 	bl	800395a <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004b8a:	e036      	b.n	8004bfa <HAL_ADC_ConfigChannel+0x662>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4a28      	ldr	r2, [pc, #160]	@ (8004c34 <HAL_ADC_ConfigChannel+0x69c>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d131      	bne.n	8004bfa <HAL_ADC_ConfigChannel+0x662>
 8004b96:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b98:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d12c      	bne.n	8004bfa <HAL_ADC_ConfigChannel+0x662>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	4a1e      	ldr	r2, [pc, #120]	@ (8004c20 <HAL_ADC_ConfigChannel+0x688>)
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d127      	bne.n	8004bfa <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	4a18      	ldr	r2, [pc, #96]	@ (8004c10 <HAL_ADC_ConfigChannel+0x678>)
 8004bb0:	4293      	cmp	r3, r2
 8004bb2:	d004      	beq.n	8004bbe <HAL_ADC_ConfigChannel+0x626>
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	4a16      	ldr	r2, [pc, #88]	@ (8004c14 <HAL_ADC_ConfigChannel+0x67c>)
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d101      	bne.n	8004bc2 <HAL_ADC_ConfigChannel+0x62a>
 8004bbe:	4a16      	ldr	r2, [pc, #88]	@ (8004c18 <HAL_ADC_ConfigChannel+0x680>)
 8004bc0:	e000      	b.n	8004bc4 <HAL_ADC_ConfigChannel+0x62c>
 8004bc2:	4a16      	ldr	r2, [pc, #88]	@ (8004c1c <HAL_ADC_ConfigChannel+0x684>)
 8004bc4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004bc6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004bca:	4619      	mov	r1, r3
 8004bcc:	4610      	mov	r0, r2
 8004bce:	f7fe fec4 	bl	800395a <LL_ADC_SetCommonPathInternalCh>
 8004bd2:	e012      	b.n	8004bfa <HAL_ADC_ConfigChannel+0x662>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bd8:	f043 0220 	orr.w	r2, r3, #32
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8004be0:	2301      	movs	r3, #1
 8004be2:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8004be6:	e008      	b.n	8004bfa <HAL_ADC_ConfigChannel+0x662>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bec:	f043 0220 	orr.w	r2, r3, #32
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8004bf4:	2301      	movs	r3, #1
 8004bf6:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8004c02:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8004c06:	4618      	mov	r0, r3
 8004c08:	3784      	adds	r7, #132	@ 0x84
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	bd90      	pop	{r4, r7, pc}
 8004c0e:	bf00      	nop
 8004c10:	40022000 	.word	0x40022000
 8004c14:	40022100 	.word	0x40022100
 8004c18:	40022300 	.word	0x40022300
 8004c1c:	58026300 	.word	0x58026300
 8004c20:	58026000 	.word	0x58026000
 8004c24:	cb840000 	.word	0xcb840000
 8004c28:	24000010 	.word	0x24000010
 8004c2c:	053e2d63 	.word	0x053e2d63
 8004c30:	c7520000 	.word	0xc7520000
 8004c34:	cfb80000 	.word	0xcfb80000

08004c38 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b088      	sub	sp, #32
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
 8004c40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8004c42:	2300      	movs	r3, #0
 8004c44:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	4618      	mov	r0, r3
 8004c50:	f7ff f86c 	bl	8003d2c <LL_ADC_REG_IsConversionOngoing>
 8004c54:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	f7ff f88e 	bl	8003d7c <LL_ADC_INJ_IsConversionOngoing>
 8004c60:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8004c62:	693b      	ldr	r3, [r7, #16]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d103      	bne.n	8004c70 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	f000 8098 	beq.w	8004da0 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	68db      	ldr	r3, [r3, #12]
 8004c76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d02a      	beq.n	8004cd4 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	7d5b      	ldrb	r3, [r3, #21]
 8004c82:	2b01      	cmp	r3, #1
 8004c84:	d126      	bne.n	8004cd4 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	7d1b      	ldrb	r3, [r3, #20]
 8004c8a:	2b01      	cmp	r3, #1
 8004c8c:	d122      	bne.n	8004cd4 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8004c8e:	2301      	movs	r3, #1
 8004c90:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8004c92:	e014      	b.n	8004cbe <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8004c94:	69fb      	ldr	r3, [r7, #28]
 8004c96:	4a45      	ldr	r2, [pc, #276]	@ (8004dac <ADC_ConversionStop+0x174>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d90d      	bls.n	8004cb8 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ca0:	f043 0210 	orr.w	r2, r3, #16
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cac:	f043 0201 	orr.w	r2, r3, #1
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8004cb4:	2301      	movs	r3, #1
 8004cb6:	e074      	b.n	8004da2 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8004cb8:	69fb      	ldr	r3, [r7, #28]
 8004cba:	3301      	adds	r3, #1
 8004cbc:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cc8:	2b40      	cmp	r3, #64	@ 0x40
 8004cca:	d1e3      	bne.n	8004c94 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	2240      	movs	r2, #64	@ 0x40
 8004cd2:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8004cd4:	69bb      	ldr	r3, [r7, #24]
 8004cd6:	2b02      	cmp	r3, #2
 8004cd8:	d014      	beq.n	8004d04 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	4618      	mov	r0, r3
 8004ce0:	f7ff f824 	bl	8003d2c <LL_ADC_REG_IsConversionOngoing>
 8004ce4:	4603      	mov	r3, r0
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d00c      	beq.n	8004d04 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	4618      	mov	r0, r3
 8004cf0:	f7fe ffe1 	bl	8003cb6 <LL_ADC_IsDisableOngoing>
 8004cf4:	4603      	mov	r3, r0
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d104      	bne.n	8004d04 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	4618      	mov	r0, r3
 8004d00:	f7ff f800 	bl	8003d04 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8004d04:	69bb      	ldr	r3, [r7, #24]
 8004d06:	2b01      	cmp	r3, #1
 8004d08:	d014      	beq.n	8004d34 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	4618      	mov	r0, r3
 8004d10:	f7ff f834 	bl	8003d7c <LL_ADC_INJ_IsConversionOngoing>
 8004d14:	4603      	mov	r3, r0
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d00c      	beq.n	8004d34 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	4618      	mov	r0, r3
 8004d20:	f7fe ffc9 	bl	8003cb6 <LL_ADC_IsDisableOngoing>
 8004d24:	4603      	mov	r3, r0
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d104      	bne.n	8004d34 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	4618      	mov	r0, r3
 8004d30:	f7ff f810 	bl	8003d54 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8004d34:	69bb      	ldr	r3, [r7, #24]
 8004d36:	2b02      	cmp	r3, #2
 8004d38:	d005      	beq.n	8004d46 <ADC_ConversionStop+0x10e>
 8004d3a:	69bb      	ldr	r3, [r7, #24]
 8004d3c:	2b03      	cmp	r3, #3
 8004d3e:	d105      	bne.n	8004d4c <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8004d40:	230c      	movs	r3, #12
 8004d42:	617b      	str	r3, [r7, #20]
        break;
 8004d44:	e005      	b.n	8004d52 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8004d46:	2308      	movs	r3, #8
 8004d48:	617b      	str	r3, [r7, #20]
        break;
 8004d4a:	e002      	b.n	8004d52 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8004d4c:	2304      	movs	r3, #4
 8004d4e:	617b      	str	r3, [r7, #20]
        break;
 8004d50:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8004d52:	f7fe fdb3 	bl	80038bc <HAL_GetTick>
 8004d56:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004d58:	e01b      	b.n	8004d92 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8004d5a:	f7fe fdaf 	bl	80038bc <HAL_GetTick>
 8004d5e:	4602      	mov	r2, r0
 8004d60:	68bb      	ldr	r3, [r7, #8]
 8004d62:	1ad3      	subs	r3, r2, r3
 8004d64:	2b05      	cmp	r3, #5
 8004d66:	d914      	bls.n	8004d92 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	689a      	ldr	r2, [r3, #8]
 8004d6e:	697b      	ldr	r3, [r7, #20]
 8004d70:	4013      	ands	r3, r2
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d00d      	beq.n	8004d92 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d7a:	f043 0210 	orr.w	r2, r3, #16
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d86:	f043 0201 	orr.w	r2, r3, #1
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8004d8e:	2301      	movs	r3, #1
 8004d90:	e007      	b.n	8004da2 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	689a      	ldr	r2, [r3, #8]
 8004d98:	697b      	ldr	r3, [r7, #20]
 8004d9a:	4013      	ands	r3, r2
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d1dc      	bne.n	8004d5a <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8004da0:	2300      	movs	r3, #0
}
 8004da2:	4618      	mov	r0, r3
 8004da4:	3720      	adds	r7, #32
 8004da6:	46bd      	mov	sp, r7
 8004da8:	bd80      	pop	{r7, pc}
 8004daa:	bf00      	nop
 8004dac:	000cdbff 	.word	0x000cdbff

08004db0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b084      	sub	sp, #16
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	f7fe ff67 	bl	8003c90 <LL_ADC_IsEnabled>
 8004dc2:	4603      	mov	r3, r0
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d16e      	bne.n	8004ea6 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	689a      	ldr	r2, [r3, #8]
 8004dce:	4b38      	ldr	r3, [pc, #224]	@ (8004eb0 <ADC_Enable+0x100>)
 8004dd0:	4013      	ands	r3, r2
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d00d      	beq.n	8004df2 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dda:	f043 0210 	orr.w	r2, r3, #16
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004de6:	f043 0201 	orr.w	r2, r3, #1
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8004dee:	2301      	movs	r3, #1
 8004df0:	e05a      	b.n	8004ea8 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	4618      	mov	r0, r3
 8004df8:	f7fe ff22 	bl	8003c40 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004dfc:	f7fe fd5e 	bl	80038bc <HAL_GetTick>
 8004e00:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4a2b      	ldr	r2, [pc, #172]	@ (8004eb4 <ADC_Enable+0x104>)
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	d004      	beq.n	8004e16 <ADC_Enable+0x66>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	4a29      	ldr	r2, [pc, #164]	@ (8004eb8 <ADC_Enable+0x108>)
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d101      	bne.n	8004e1a <ADC_Enable+0x6a>
 8004e16:	4b29      	ldr	r3, [pc, #164]	@ (8004ebc <ADC_Enable+0x10c>)
 8004e18:	e000      	b.n	8004e1c <ADC_Enable+0x6c>
 8004e1a:	4b29      	ldr	r3, [pc, #164]	@ (8004ec0 <ADC_Enable+0x110>)
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	f7fe feb3 	bl	8003b88 <LL_ADC_GetMultimode>
 8004e22:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	4a23      	ldr	r2, [pc, #140]	@ (8004eb8 <ADC_Enable+0x108>)
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d002      	beq.n	8004e34 <ADC_Enable+0x84>
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	e000      	b.n	8004e36 <ADC_Enable+0x86>
 8004e34:	4b1f      	ldr	r3, [pc, #124]	@ (8004eb4 <ADC_Enable+0x104>)
 8004e36:	687a      	ldr	r2, [r7, #4]
 8004e38:	6812      	ldr	r2, [r2, #0]
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d02c      	beq.n	8004e98 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004e3e:	68bb      	ldr	r3, [r7, #8]
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d130      	bne.n	8004ea6 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004e44:	e028      	b.n	8004e98 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	f7fe ff20 	bl	8003c90 <LL_ADC_IsEnabled>
 8004e50:	4603      	mov	r3, r0
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d104      	bne.n	8004e60 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	f7fe fef0 	bl	8003c40 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004e60:	f7fe fd2c 	bl	80038bc <HAL_GetTick>
 8004e64:	4602      	mov	r2, r0
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	1ad3      	subs	r3, r2, r3
 8004e6a:	2b02      	cmp	r3, #2
 8004e6c:	d914      	bls.n	8004e98 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f003 0301 	and.w	r3, r3, #1
 8004e78:	2b01      	cmp	r3, #1
 8004e7a:	d00d      	beq.n	8004e98 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e80:	f043 0210 	orr.w	r2, r3, #16
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e8c:	f043 0201 	orr.w	r2, r3, #1
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	659a      	str	r2, [r3, #88]	@ 0x58

            return HAL_ERROR;
 8004e94:	2301      	movs	r3, #1
 8004e96:	e007      	b.n	8004ea8 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f003 0301 	and.w	r3, r3, #1
 8004ea2:	2b01      	cmp	r3, #1
 8004ea4:	d1cf      	bne.n	8004e46 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004ea6:	2300      	movs	r3, #0
}
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	3710      	adds	r7, #16
 8004eac:	46bd      	mov	sp, r7
 8004eae:	bd80      	pop	{r7, pc}
 8004eb0:	8000003f 	.word	0x8000003f
 8004eb4:	40022000 	.word	0x40022000
 8004eb8:	40022100 	.word	0x40022100
 8004ebc:	40022300 	.word	0x40022300
 8004ec0:	58026300 	.word	0x58026300

08004ec4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b084      	sub	sp, #16
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	f7fe fef0 	bl	8003cb6 <LL_ADC_IsDisableOngoing>
 8004ed6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	4618      	mov	r0, r3
 8004ede:	f7fe fed7 	bl	8003c90 <LL_ADC_IsEnabled>
 8004ee2:	4603      	mov	r3, r0
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d047      	beq.n	8004f78 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d144      	bne.n	8004f78 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	689b      	ldr	r3, [r3, #8]
 8004ef4:	f003 030d 	and.w	r3, r3, #13
 8004ef8:	2b01      	cmp	r3, #1
 8004efa:	d10c      	bne.n	8004f16 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4618      	mov	r0, r3
 8004f02:	f7fe feb1 	bl	8003c68 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	2203      	movs	r2, #3
 8004f0c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004f0e:	f7fe fcd5 	bl	80038bc <HAL_GetTick>
 8004f12:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004f14:	e029      	b.n	8004f6a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f1a:	f043 0210 	orr.w	r2, r3, #16
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f26:	f043 0201 	orr.w	r2, r3, #1
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8004f2e:	2301      	movs	r3, #1
 8004f30:	e023      	b.n	8004f7a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004f32:	f7fe fcc3 	bl	80038bc <HAL_GetTick>
 8004f36:	4602      	mov	r2, r0
 8004f38:	68bb      	ldr	r3, [r7, #8]
 8004f3a:	1ad3      	subs	r3, r2, r3
 8004f3c:	2b02      	cmp	r3, #2
 8004f3e:	d914      	bls.n	8004f6a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	689b      	ldr	r3, [r3, #8]
 8004f46:	f003 0301 	and.w	r3, r3, #1
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d00d      	beq.n	8004f6a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f52:	f043 0210 	orr.w	r2, r3, #16
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f5e:	f043 0201 	orr.w	r2, r3, #1
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8004f66:	2301      	movs	r3, #1
 8004f68:	e007      	b.n	8004f7a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	689b      	ldr	r3, [r3, #8]
 8004f70:	f003 0301 	and.w	r3, r3, #1
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d1dc      	bne.n	8004f32 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004f78:	2300      	movs	r3, #0
}
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	3710      	adds	r7, #16
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	bd80      	pop	{r7, pc}

08004f82 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004f82:	b580      	push	{r7, lr}
 8004f84:	b084      	sub	sp, #16
 8004f86:	af00      	add	r7, sp, #0
 8004f88:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f8e:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f94:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d14b      	bne.n	8005034 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fa0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f003 0308 	and.w	r3, r3, #8
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d021      	beq.n	8004ffa <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	4618      	mov	r0, r3
 8004fbc:	f7fe fd42 	bl	8003a44 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004fc0:	4603      	mov	r3, r0
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d032      	beq.n	800502c <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	68db      	ldr	r3, [r3, #12]
 8004fcc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d12b      	bne.n	800502c <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fd8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fe4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d11f      	bne.n	800502c <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ff0:	f043 0201 	orr.w	r2, r3, #1
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	655a      	str	r2, [r3, #84]	@ 0x54
 8004ff8:	e018      	b.n	800502c <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	68db      	ldr	r3, [r3, #12]
 8005000:	f003 0303 	and.w	r3, r3, #3
 8005004:	2b00      	cmp	r3, #0
 8005006:	d111      	bne.n	800502c <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800500c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005018:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800501c:	2b00      	cmp	r3, #0
 800501e:	d105      	bne.n	800502c <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005024:	f043 0201 	orr.w	r2, r3, #1
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800502c:	68f8      	ldr	r0, [r7, #12]
 800502e:	f7fd fec3 	bl	8002db8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8005032:	e00e      	b.n	8005052 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005038:	f003 0310 	and.w	r3, r3, #16
 800503c:	2b00      	cmp	r3, #0
 800503e:	d003      	beq.n	8005048 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8005040:	68f8      	ldr	r0, [r7, #12]
 8005042:	f7ff fa9f 	bl	8004584 <HAL_ADC_ErrorCallback>
}
 8005046:	e004      	b.n	8005052 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800504c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800504e:	6878      	ldr	r0, [r7, #4]
 8005050:	4798      	blx	r3
}
 8005052:	bf00      	nop
 8005054:	3710      	adds	r7, #16
 8005056:	46bd      	mov	sp, r7
 8005058:	bd80      	pop	{r7, pc}

0800505a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800505a:	b580      	push	{r7, lr}
 800505c:	b084      	sub	sp, #16
 800505e:	af00      	add	r7, sp, #0
 8005060:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005066:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005068:	68f8      	ldr	r0, [r7, #12]
 800506a:	f7ff fa81 	bl	8004570 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800506e:	bf00      	nop
 8005070:	3710      	adds	r7, #16
 8005072:	46bd      	mov	sp, r7
 8005074:	bd80      	pop	{r7, pc}

08005076 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8005076:	b580      	push	{r7, lr}
 8005078:	b084      	sub	sp, #16
 800507a:	af00      	add	r7, sp, #0
 800507c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005082:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005088:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005094:	f043 0204 	orr.w	r2, r3, #4
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800509c:	68f8      	ldr	r0, [r7, #12]
 800509e:	f7ff fa71 	bl	8004584 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80050a2:	bf00      	nop
 80050a4:	3710      	adds	r7, #16
 80050a6:	46bd      	mov	sp, r7
 80050a8:	bd80      	pop	{r7, pc}
	...

080050ac <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b084      	sub	sp, #16
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	4a7a      	ldr	r2, [pc, #488]	@ (80052a4 <ADC_ConfigureBoostMode+0x1f8>)
 80050ba:	4293      	cmp	r3, r2
 80050bc:	d004      	beq.n	80050c8 <ADC_ConfigureBoostMode+0x1c>
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	4a79      	ldr	r2, [pc, #484]	@ (80052a8 <ADC_ConfigureBoostMode+0x1fc>)
 80050c4:	4293      	cmp	r3, r2
 80050c6:	d109      	bne.n	80050dc <ADC_ConfigureBoostMode+0x30>
 80050c8:	4b78      	ldr	r3, [pc, #480]	@ (80052ac <ADC_ConfigureBoostMode+0x200>)
 80050ca:	689b      	ldr	r3, [r3, #8]
 80050cc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	bf14      	ite	ne
 80050d4:	2301      	movne	r3, #1
 80050d6:	2300      	moveq	r3, #0
 80050d8:	b2db      	uxtb	r3, r3
 80050da:	e008      	b.n	80050ee <ADC_ConfigureBoostMode+0x42>
 80050dc:	4b74      	ldr	r3, [pc, #464]	@ (80052b0 <ADC_ConfigureBoostMode+0x204>)
 80050de:	689b      	ldr	r3, [r3, #8]
 80050e0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	bf14      	ite	ne
 80050e8:	2301      	movne	r3, #1
 80050ea:	2300      	moveq	r3, #0
 80050ec:	b2db      	uxtb	r3, r3
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d01c      	beq.n	800512c <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80050f2:	f005 f923 	bl	800a33c <HAL_RCC_GetHCLKFreq>
 80050f6:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	685b      	ldr	r3, [r3, #4]
 80050fc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005100:	d010      	beq.n	8005124 <ADC_ConfigureBoostMode+0x78>
 8005102:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005106:	d873      	bhi.n	80051f0 <ADC_ConfigureBoostMode+0x144>
 8005108:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800510c:	d002      	beq.n	8005114 <ADC_ConfigureBoostMode+0x68>
 800510e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005112:	d16d      	bne.n	80051f0 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	685b      	ldr	r3, [r3, #4]
 8005118:	0c1b      	lsrs	r3, r3, #16
 800511a:	68fa      	ldr	r2, [r7, #12]
 800511c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005120:	60fb      	str	r3, [r7, #12]
        break;
 8005122:	e068      	b.n	80051f6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	089b      	lsrs	r3, r3, #2
 8005128:	60fb      	str	r3, [r7, #12]
        break;
 800512a:	e064      	b.n	80051f6 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 800512c:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8005130:	f04f 0100 	mov.w	r1, #0
 8005134:	f006 fb68 	bl	800b808 <HAL_RCCEx_GetPeriphCLKFreq>
 8005138:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	685b      	ldr	r3, [r3, #4]
 800513e:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8005142:	d051      	beq.n	80051e8 <ADC_ConfigureBoostMode+0x13c>
 8005144:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8005148:	d854      	bhi.n	80051f4 <ADC_ConfigureBoostMode+0x148>
 800514a:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800514e:	d047      	beq.n	80051e0 <ADC_ConfigureBoostMode+0x134>
 8005150:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8005154:	d84e      	bhi.n	80051f4 <ADC_ConfigureBoostMode+0x148>
 8005156:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800515a:	d03d      	beq.n	80051d8 <ADC_ConfigureBoostMode+0x12c>
 800515c:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8005160:	d848      	bhi.n	80051f4 <ADC_ConfigureBoostMode+0x148>
 8005162:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005166:	d033      	beq.n	80051d0 <ADC_ConfigureBoostMode+0x124>
 8005168:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800516c:	d842      	bhi.n	80051f4 <ADC_ConfigureBoostMode+0x148>
 800516e:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8005172:	d029      	beq.n	80051c8 <ADC_ConfigureBoostMode+0x11c>
 8005174:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8005178:	d83c      	bhi.n	80051f4 <ADC_ConfigureBoostMode+0x148>
 800517a:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800517e:	d01a      	beq.n	80051b6 <ADC_ConfigureBoostMode+0x10a>
 8005180:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8005184:	d836      	bhi.n	80051f4 <ADC_ConfigureBoostMode+0x148>
 8005186:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800518a:	d014      	beq.n	80051b6 <ADC_ConfigureBoostMode+0x10a>
 800518c:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8005190:	d830      	bhi.n	80051f4 <ADC_ConfigureBoostMode+0x148>
 8005192:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005196:	d00e      	beq.n	80051b6 <ADC_ConfigureBoostMode+0x10a>
 8005198:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800519c:	d82a      	bhi.n	80051f4 <ADC_ConfigureBoostMode+0x148>
 800519e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80051a2:	d008      	beq.n	80051b6 <ADC_ConfigureBoostMode+0x10a>
 80051a4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80051a8:	d824      	bhi.n	80051f4 <ADC_ConfigureBoostMode+0x148>
 80051aa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80051ae:	d002      	beq.n	80051b6 <ADC_ConfigureBoostMode+0x10a>
 80051b0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80051b4:	d11e      	bne.n	80051f4 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	685b      	ldr	r3, [r3, #4]
 80051ba:	0c9b      	lsrs	r3, r3, #18
 80051bc:	005b      	lsls	r3, r3, #1
 80051be:	68fa      	ldr	r2, [r7, #12]
 80051c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80051c4:	60fb      	str	r3, [r7, #12]
        break;
 80051c6:	e016      	b.n	80051f6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	091b      	lsrs	r3, r3, #4
 80051cc:	60fb      	str	r3, [r7, #12]
        break;
 80051ce:	e012      	b.n	80051f6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	095b      	lsrs	r3, r3, #5
 80051d4:	60fb      	str	r3, [r7, #12]
        break;
 80051d6:	e00e      	b.n	80051f6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	099b      	lsrs	r3, r3, #6
 80051dc:	60fb      	str	r3, [r7, #12]
        break;
 80051de:	e00a      	b.n	80051f6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	09db      	lsrs	r3, r3, #7
 80051e4:	60fb      	str	r3, [r7, #12]
        break;
 80051e6:	e006      	b.n	80051f6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	0a1b      	lsrs	r3, r3, #8
 80051ec:	60fb      	str	r3, [r7, #12]
        break;
 80051ee:	e002      	b.n	80051f6 <ADC_ConfigureBoostMode+0x14a>
        break;
 80051f0:	bf00      	nop
 80051f2:	e000      	b.n	80051f6 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 80051f4:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 80051f6:	f7fe fb91 	bl	800391c <HAL_GetREVID>
 80051fa:	4603      	mov	r3, r0
 80051fc:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005200:	4293      	cmp	r3, r2
 8005202:	d815      	bhi.n	8005230 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	4a2b      	ldr	r2, [pc, #172]	@ (80052b4 <ADC_ConfigureBoostMode+0x208>)
 8005208:	4293      	cmp	r3, r2
 800520a:	d908      	bls.n	800521e <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	689a      	ldr	r2, [r3, #8]
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800521a:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 800521c:	e03e      	b.n	800529c <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	689a      	ldr	r2, [r3, #8]
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800522c:	609a      	str	r2, [r3, #8]
}
 800522e:	e035      	b.n	800529c <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	085b      	lsrs	r3, r3, #1
 8005234:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	4a1f      	ldr	r2, [pc, #124]	@ (80052b8 <ADC_ConfigureBoostMode+0x20c>)
 800523a:	4293      	cmp	r3, r2
 800523c:	d808      	bhi.n	8005250 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	689a      	ldr	r2, [r3, #8]
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800524c:	609a      	str	r2, [r3, #8]
}
 800524e:	e025      	b.n	800529c <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	4a1a      	ldr	r2, [pc, #104]	@ (80052bc <ADC_ConfigureBoostMode+0x210>)
 8005254:	4293      	cmp	r3, r2
 8005256:	d80a      	bhi.n	800526e <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	689b      	ldr	r3, [r3, #8]
 800525e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800526a:	609a      	str	r2, [r3, #8]
}
 800526c:	e016      	b.n	800529c <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	4a13      	ldr	r2, [pc, #76]	@ (80052c0 <ADC_ConfigureBoostMode+0x214>)
 8005272:	4293      	cmp	r3, r2
 8005274:	d80a      	bhi.n	800528c <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	689b      	ldr	r3, [r3, #8]
 800527c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005288:	609a      	str	r2, [r3, #8]
}
 800528a:	e007      	b.n	800529c <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	689a      	ldr	r2, [r3, #8]
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 800529a:	609a      	str	r2, [r3, #8]
}
 800529c:	bf00      	nop
 800529e:	3710      	adds	r7, #16
 80052a0:	46bd      	mov	sp, r7
 80052a2:	bd80      	pop	{r7, pc}
 80052a4:	40022000 	.word	0x40022000
 80052a8:	40022100 	.word	0x40022100
 80052ac:	40022300 	.word	0x40022300
 80052b0:	58026300 	.word	0x58026300
 80052b4:	01312d00 	.word	0x01312d00
 80052b8:	005f5e10 	.word	0x005f5e10
 80052bc:	00bebc20 	.word	0x00bebc20
 80052c0:	017d7840 	.word	0x017d7840

080052c4 <LL_ADC_IsEnabled>:
{
 80052c4:	b480      	push	{r7}
 80052c6:	b083      	sub	sp, #12
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	689b      	ldr	r3, [r3, #8]
 80052d0:	f003 0301 	and.w	r3, r3, #1
 80052d4:	2b01      	cmp	r3, #1
 80052d6:	d101      	bne.n	80052dc <LL_ADC_IsEnabled+0x18>
 80052d8:	2301      	movs	r3, #1
 80052da:	e000      	b.n	80052de <LL_ADC_IsEnabled+0x1a>
 80052dc:	2300      	movs	r3, #0
}
 80052de:	4618      	mov	r0, r3
 80052e0:	370c      	adds	r7, #12
 80052e2:	46bd      	mov	sp, r7
 80052e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e8:	4770      	bx	lr
	...

080052ec <LL_ADC_StartCalibration>:
{
 80052ec:	b480      	push	{r7}
 80052ee:	b085      	sub	sp, #20
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	60f8      	str	r0, [r7, #12]
 80052f4:	60b9      	str	r1, [r7, #8]
 80052f6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	689a      	ldr	r2, [r3, #8]
 80052fc:	4b09      	ldr	r3, [pc, #36]	@ (8005324 <LL_ADC_StartCalibration+0x38>)
 80052fe:	4013      	ands	r3, r2
 8005300:	68ba      	ldr	r2, [r7, #8]
 8005302:	f402 3180 	and.w	r1, r2, #65536	@ 0x10000
 8005306:	687a      	ldr	r2, [r7, #4]
 8005308:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800530c:	430a      	orrs	r2, r1
 800530e:	4313      	orrs	r3, r2
 8005310:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	609a      	str	r2, [r3, #8]
}
 8005318:	bf00      	nop
 800531a:	3714      	adds	r7, #20
 800531c:	46bd      	mov	sp, r7
 800531e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005322:	4770      	bx	lr
 8005324:	3ffeffc0 	.word	0x3ffeffc0

08005328 <LL_ADC_IsCalibrationOnGoing>:
{
 8005328:	b480      	push	{r7}
 800532a:	b083      	sub	sp, #12
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	689b      	ldr	r3, [r3, #8]
 8005334:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005338:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800533c:	d101      	bne.n	8005342 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800533e:	2301      	movs	r3, #1
 8005340:	e000      	b.n	8005344 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8005342:	2300      	movs	r3, #0
}
 8005344:	4618      	mov	r0, r3
 8005346:	370c      	adds	r7, #12
 8005348:	46bd      	mov	sp, r7
 800534a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534e:	4770      	bx	lr

08005350 <LL_ADC_REG_IsConversionOngoing>:
{
 8005350:	b480      	push	{r7}
 8005352:	b083      	sub	sp, #12
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	689b      	ldr	r3, [r3, #8]
 800535c:	f003 0304 	and.w	r3, r3, #4
 8005360:	2b04      	cmp	r3, #4
 8005362:	d101      	bne.n	8005368 <LL_ADC_REG_IsConversionOngoing+0x18>
 8005364:	2301      	movs	r3, #1
 8005366:	e000      	b.n	800536a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005368:	2300      	movs	r3, #0
}
 800536a:	4618      	mov	r0, r3
 800536c:	370c      	adds	r7, #12
 800536e:	46bd      	mov	sp, r7
 8005370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005374:	4770      	bx	lr
	...

08005378 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8005378:	b580      	push	{r7, lr}
 800537a:	b086      	sub	sp, #24
 800537c:	af00      	add	r7, sp, #0
 800537e:	60f8      	str	r0, [r7, #12]
 8005380:	60b9      	str	r1, [r7, #8]
 8005382:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8005384:	2300      	movs	r3, #0
 8005386:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800538e:	2b01      	cmp	r3, #1
 8005390:	d101      	bne.n	8005396 <HAL_ADCEx_Calibration_Start+0x1e>
 8005392:	2302      	movs	r3, #2
 8005394:	e04c      	b.n	8005430 <HAL_ADCEx_Calibration_Start+0xb8>
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	2201      	movs	r2, #1
 800539a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800539e:	68f8      	ldr	r0, [r7, #12]
 80053a0:	f7ff fd90 	bl	8004ec4 <ADC_Disable>
 80053a4:	4603      	mov	r3, r0
 80053a6:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80053a8:	7dfb      	ldrb	r3, [r7, #23]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d135      	bne.n	800541a <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80053b2:	4b21      	ldr	r3, [pc, #132]	@ (8005438 <HAL_ADCEx_Calibration_Start+0xc0>)
 80053b4:	4013      	ands	r3, r2
 80053b6:	f043 0202 	orr.w	r2, r3, #2
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	687a      	ldr	r2, [r7, #4]
 80053c4:	68b9      	ldr	r1, [r7, #8]
 80053c6:	4618      	mov	r0, r3
 80053c8:	f7ff ff90 	bl	80052ec <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80053cc:	e014      	b.n	80053f8 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80053ce:	693b      	ldr	r3, [r7, #16]
 80053d0:	3301      	adds	r3, #1
 80053d2:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80053d4:	693b      	ldr	r3, [r7, #16]
 80053d6:	4a19      	ldr	r2, [pc, #100]	@ (800543c <HAL_ADCEx_Calibration_Start+0xc4>)
 80053d8:	4293      	cmp	r3, r2
 80053da:	d30d      	bcc.n	80053f8 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053e0:	f023 0312 	bic.w	r3, r3, #18
 80053e4:	f043 0210 	orr.w	r2, r3, #16
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	2200      	movs	r2, #0
 80053f0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 80053f4:	2301      	movs	r3, #1
 80053f6:	e01b      	b.n	8005430 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	4618      	mov	r0, r3
 80053fe:	f7ff ff93 	bl	8005328 <LL_ADC_IsCalibrationOnGoing>
 8005402:	4603      	mov	r3, r0
 8005404:	2b00      	cmp	r3, #0
 8005406:	d1e2      	bne.n	80053ce <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800540c:	f023 0303 	bic.w	r3, r3, #3
 8005410:	f043 0201 	orr.w	r2, r3, #1
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	655a      	str	r2, [r3, #84]	@ 0x54
 8005418:	e005      	b.n	8005426 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800541e:	f043 0210 	orr.w	r2, r3, #16
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	2200      	movs	r2, #0
 800542a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800542e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005430:	4618      	mov	r0, r3
 8005432:	3718      	adds	r7, #24
 8005434:	46bd      	mov	sp, r7
 8005436:	bd80      	pop	{r7, pc}
 8005438:	ffffeefd 	.word	0xffffeefd
 800543c:	25c3f800 	.word	0x25c3f800

08005440 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8005440:	b590      	push	{r4, r7, lr}
 8005442:	b09f      	sub	sp, #124	@ 0x7c
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
 8005448:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800544a:	2300      	movs	r3, #0
 800544c:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005456:	2b01      	cmp	r3, #1
 8005458:	d101      	bne.n	800545e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800545a:	2302      	movs	r3, #2
 800545c:	e0be      	b.n	80055dc <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2201      	movs	r2, #1
 8005462:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8005466:	2300      	movs	r3, #0
 8005468:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 800546a:	2300      	movs	r3, #0
 800546c:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	4a5c      	ldr	r2, [pc, #368]	@ (80055e4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8005474:	4293      	cmp	r3, r2
 8005476:	d102      	bne.n	800547e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005478:	4b5b      	ldr	r3, [pc, #364]	@ (80055e8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800547a:	60bb      	str	r3, [r7, #8]
 800547c:	e001      	b.n	8005482 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800547e:	2300      	movs	r3, #0
 8005480:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8005482:	68bb      	ldr	r3, [r7, #8]
 8005484:	2b00      	cmp	r3, #0
 8005486:	d10b      	bne.n	80054a0 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800548c:	f043 0220 	orr.w	r2, r3, #32
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2200      	movs	r2, #0
 8005498:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 800549c:	2301      	movs	r3, #1
 800549e:	e09d      	b.n	80055dc <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80054a0:	68bb      	ldr	r3, [r7, #8]
 80054a2:	4618      	mov	r0, r3
 80054a4:	f7ff ff54 	bl	8005350 <LL_ADC_REG_IsConversionOngoing>
 80054a8:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	4618      	mov	r0, r3
 80054b0:	f7ff ff4e 	bl	8005350 <LL_ADC_REG_IsConversionOngoing>
 80054b4:	4603      	mov	r3, r0
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d17f      	bne.n	80055ba <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80054ba:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d17c      	bne.n	80055ba <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	4a47      	ldr	r2, [pc, #284]	@ (80055e4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80054c6:	4293      	cmp	r3, r2
 80054c8:	d004      	beq.n	80054d4 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	4a46      	ldr	r2, [pc, #280]	@ (80055e8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d101      	bne.n	80054d8 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 80054d4:	4b45      	ldr	r3, [pc, #276]	@ (80055ec <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80054d6:	e000      	b.n	80054da <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 80054d8:	4b45      	ldr	r3, [pc, #276]	@ (80055f0 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80054da:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d039      	beq.n	8005558 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 80054e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80054e6:	689b      	ldr	r3, [r3, #8]
 80054e8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	685b      	ldr	r3, [r3, #4]
 80054f0:	431a      	orrs	r2, r3
 80054f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80054f4:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	4a3a      	ldr	r2, [pc, #232]	@ (80055e4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d004      	beq.n	800550a <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	4a38      	ldr	r2, [pc, #224]	@ (80055e8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8005506:	4293      	cmp	r3, r2
 8005508:	d10e      	bne.n	8005528 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800550a:	4836      	ldr	r0, [pc, #216]	@ (80055e4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800550c:	f7ff feda 	bl	80052c4 <LL_ADC_IsEnabled>
 8005510:	4604      	mov	r4, r0
 8005512:	4835      	ldr	r0, [pc, #212]	@ (80055e8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8005514:	f7ff fed6 	bl	80052c4 <LL_ADC_IsEnabled>
 8005518:	4603      	mov	r3, r0
 800551a:	4323      	orrs	r3, r4
 800551c:	2b00      	cmp	r3, #0
 800551e:	bf0c      	ite	eq
 8005520:	2301      	moveq	r3, #1
 8005522:	2300      	movne	r3, #0
 8005524:	b2db      	uxtb	r3, r3
 8005526:	e008      	b.n	800553a <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8005528:	4832      	ldr	r0, [pc, #200]	@ (80055f4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 800552a:	f7ff fecb 	bl	80052c4 <LL_ADC_IsEnabled>
 800552e:	4603      	mov	r3, r0
 8005530:	2b00      	cmp	r3, #0
 8005532:	bf0c      	ite	eq
 8005534:	2301      	moveq	r3, #1
 8005536:	2300      	movne	r3, #0
 8005538:	b2db      	uxtb	r3, r3
 800553a:	2b00      	cmp	r3, #0
 800553c:	d047      	beq.n	80055ce <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800553e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005540:	689a      	ldr	r2, [r3, #8]
 8005542:	4b2d      	ldr	r3, [pc, #180]	@ (80055f8 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8005544:	4013      	ands	r3, r2
 8005546:	683a      	ldr	r2, [r7, #0]
 8005548:	6811      	ldr	r1, [r2, #0]
 800554a:	683a      	ldr	r2, [r7, #0]
 800554c:	6892      	ldr	r2, [r2, #8]
 800554e:	430a      	orrs	r2, r1
 8005550:	431a      	orrs	r2, r3
 8005552:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005554:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005556:	e03a      	b.n	80055ce <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8005558:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800555a:	689b      	ldr	r3, [r3, #8]
 800555c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005560:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005562:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	4a1e      	ldr	r2, [pc, #120]	@ (80055e4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800556a:	4293      	cmp	r3, r2
 800556c:	d004      	beq.n	8005578 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	4a1d      	ldr	r2, [pc, #116]	@ (80055e8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8005574:	4293      	cmp	r3, r2
 8005576:	d10e      	bne.n	8005596 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8005578:	481a      	ldr	r0, [pc, #104]	@ (80055e4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800557a:	f7ff fea3 	bl	80052c4 <LL_ADC_IsEnabled>
 800557e:	4604      	mov	r4, r0
 8005580:	4819      	ldr	r0, [pc, #100]	@ (80055e8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8005582:	f7ff fe9f 	bl	80052c4 <LL_ADC_IsEnabled>
 8005586:	4603      	mov	r3, r0
 8005588:	4323      	orrs	r3, r4
 800558a:	2b00      	cmp	r3, #0
 800558c:	bf0c      	ite	eq
 800558e:	2301      	moveq	r3, #1
 8005590:	2300      	movne	r3, #0
 8005592:	b2db      	uxtb	r3, r3
 8005594:	e008      	b.n	80055a8 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8005596:	4817      	ldr	r0, [pc, #92]	@ (80055f4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8005598:	f7ff fe94 	bl	80052c4 <LL_ADC_IsEnabled>
 800559c:	4603      	mov	r3, r0
 800559e:	2b00      	cmp	r3, #0
 80055a0:	bf0c      	ite	eq
 80055a2:	2301      	moveq	r3, #1
 80055a4:	2300      	movne	r3, #0
 80055a6:	b2db      	uxtb	r3, r3
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d010      	beq.n	80055ce <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80055ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80055ae:	689a      	ldr	r2, [r3, #8]
 80055b0:	4b11      	ldr	r3, [pc, #68]	@ (80055f8 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80055b2:	4013      	ands	r3, r2
 80055b4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80055b6:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80055b8:	e009      	b.n	80055ce <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055be:	f043 0220 	orr.w	r2, r3, #32
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80055c6:	2301      	movs	r3, #1
 80055c8:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 80055cc:	e000      	b.n	80055d0 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80055ce:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2200      	movs	r2, #0
 80055d4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80055d8:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 80055dc:	4618      	mov	r0, r3
 80055de:	377c      	adds	r7, #124	@ 0x7c
 80055e0:	46bd      	mov	sp, r7
 80055e2:	bd90      	pop	{r4, r7, pc}
 80055e4:	40022000 	.word	0x40022000
 80055e8:	40022100 	.word	0x40022100
 80055ec:	40022300 	.word	0x40022300
 80055f0:	58026300 	.word	0x58026300
 80055f4:	58026000 	.word	0x58026000
 80055f8:	fffff0e0 	.word	0xfffff0e0

080055fc <__NVIC_SetPriorityGrouping>:
{
 80055fc:	b480      	push	{r7}
 80055fe:	b085      	sub	sp, #20
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	f003 0307 	and.w	r3, r3, #7
 800560a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800560c:	4b0b      	ldr	r3, [pc, #44]	@ (800563c <__NVIC_SetPriorityGrouping+0x40>)
 800560e:	68db      	ldr	r3, [r3, #12]
 8005610:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005612:	68ba      	ldr	r2, [r7, #8]
 8005614:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005618:	4013      	ands	r3, r2
 800561a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005620:	68bb      	ldr	r3, [r7, #8]
 8005622:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005624:	4b06      	ldr	r3, [pc, #24]	@ (8005640 <__NVIC_SetPriorityGrouping+0x44>)
 8005626:	4313      	orrs	r3, r2
 8005628:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800562a:	4a04      	ldr	r2, [pc, #16]	@ (800563c <__NVIC_SetPriorityGrouping+0x40>)
 800562c:	68bb      	ldr	r3, [r7, #8]
 800562e:	60d3      	str	r3, [r2, #12]
}
 8005630:	bf00      	nop
 8005632:	3714      	adds	r7, #20
 8005634:	46bd      	mov	sp, r7
 8005636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563a:	4770      	bx	lr
 800563c:	e000ed00 	.word	0xe000ed00
 8005640:	05fa0000 	.word	0x05fa0000

08005644 <__NVIC_GetPriorityGrouping>:
{
 8005644:	b480      	push	{r7}
 8005646:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005648:	4b04      	ldr	r3, [pc, #16]	@ (800565c <__NVIC_GetPriorityGrouping+0x18>)
 800564a:	68db      	ldr	r3, [r3, #12]
 800564c:	0a1b      	lsrs	r3, r3, #8
 800564e:	f003 0307 	and.w	r3, r3, #7
}
 8005652:	4618      	mov	r0, r3
 8005654:	46bd      	mov	sp, r7
 8005656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565a:	4770      	bx	lr
 800565c:	e000ed00 	.word	0xe000ed00

08005660 <__NVIC_EnableIRQ>:
{
 8005660:	b480      	push	{r7}
 8005662:	b083      	sub	sp, #12
 8005664:	af00      	add	r7, sp, #0
 8005666:	4603      	mov	r3, r0
 8005668:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800566a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800566e:	2b00      	cmp	r3, #0
 8005670:	db0b      	blt.n	800568a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005672:	88fb      	ldrh	r3, [r7, #6]
 8005674:	f003 021f 	and.w	r2, r3, #31
 8005678:	4907      	ldr	r1, [pc, #28]	@ (8005698 <__NVIC_EnableIRQ+0x38>)
 800567a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800567e:	095b      	lsrs	r3, r3, #5
 8005680:	2001      	movs	r0, #1
 8005682:	fa00 f202 	lsl.w	r2, r0, r2
 8005686:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800568a:	bf00      	nop
 800568c:	370c      	adds	r7, #12
 800568e:	46bd      	mov	sp, r7
 8005690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005694:	4770      	bx	lr
 8005696:	bf00      	nop
 8005698:	e000e100 	.word	0xe000e100

0800569c <__NVIC_SetPriority>:
{
 800569c:	b480      	push	{r7}
 800569e:	b083      	sub	sp, #12
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	4603      	mov	r3, r0
 80056a4:	6039      	str	r1, [r7, #0]
 80056a6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80056a8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	db0a      	blt.n	80056c6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	b2da      	uxtb	r2, r3
 80056b4:	490c      	ldr	r1, [pc, #48]	@ (80056e8 <__NVIC_SetPriority+0x4c>)
 80056b6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80056ba:	0112      	lsls	r2, r2, #4
 80056bc:	b2d2      	uxtb	r2, r2
 80056be:	440b      	add	r3, r1
 80056c0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80056c4:	e00a      	b.n	80056dc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	b2da      	uxtb	r2, r3
 80056ca:	4908      	ldr	r1, [pc, #32]	@ (80056ec <__NVIC_SetPriority+0x50>)
 80056cc:	88fb      	ldrh	r3, [r7, #6]
 80056ce:	f003 030f 	and.w	r3, r3, #15
 80056d2:	3b04      	subs	r3, #4
 80056d4:	0112      	lsls	r2, r2, #4
 80056d6:	b2d2      	uxtb	r2, r2
 80056d8:	440b      	add	r3, r1
 80056da:	761a      	strb	r2, [r3, #24]
}
 80056dc:	bf00      	nop
 80056de:	370c      	adds	r7, #12
 80056e0:	46bd      	mov	sp, r7
 80056e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e6:	4770      	bx	lr
 80056e8:	e000e100 	.word	0xe000e100
 80056ec:	e000ed00 	.word	0xe000ed00

080056f0 <NVIC_EncodePriority>:
{
 80056f0:	b480      	push	{r7}
 80056f2:	b089      	sub	sp, #36	@ 0x24
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	60f8      	str	r0, [r7, #12]
 80056f8:	60b9      	str	r1, [r7, #8]
 80056fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	f003 0307 	and.w	r3, r3, #7
 8005702:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005704:	69fb      	ldr	r3, [r7, #28]
 8005706:	f1c3 0307 	rsb	r3, r3, #7
 800570a:	2b04      	cmp	r3, #4
 800570c:	bf28      	it	cs
 800570e:	2304      	movcs	r3, #4
 8005710:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005712:	69fb      	ldr	r3, [r7, #28]
 8005714:	3304      	adds	r3, #4
 8005716:	2b06      	cmp	r3, #6
 8005718:	d902      	bls.n	8005720 <NVIC_EncodePriority+0x30>
 800571a:	69fb      	ldr	r3, [r7, #28]
 800571c:	3b03      	subs	r3, #3
 800571e:	e000      	b.n	8005722 <NVIC_EncodePriority+0x32>
 8005720:	2300      	movs	r3, #0
 8005722:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005724:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005728:	69bb      	ldr	r3, [r7, #24]
 800572a:	fa02 f303 	lsl.w	r3, r2, r3
 800572e:	43da      	mvns	r2, r3
 8005730:	68bb      	ldr	r3, [r7, #8]
 8005732:	401a      	ands	r2, r3
 8005734:	697b      	ldr	r3, [r7, #20]
 8005736:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005738:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800573c:	697b      	ldr	r3, [r7, #20]
 800573e:	fa01 f303 	lsl.w	r3, r1, r3
 8005742:	43d9      	mvns	r1, r3
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005748:	4313      	orrs	r3, r2
}
 800574a:	4618      	mov	r0, r3
 800574c:	3724      	adds	r7, #36	@ 0x24
 800574e:	46bd      	mov	sp, r7
 8005750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005754:	4770      	bx	lr
	...

08005758 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005758:	b580      	push	{r7, lr}
 800575a:	b082      	sub	sp, #8
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	3b01      	subs	r3, #1
 8005764:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005768:	d301      	bcc.n	800576e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800576a:	2301      	movs	r3, #1
 800576c:	e00f      	b.n	800578e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800576e:	4a0a      	ldr	r2, [pc, #40]	@ (8005798 <SysTick_Config+0x40>)
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	3b01      	subs	r3, #1
 8005774:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005776:	210f      	movs	r1, #15
 8005778:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800577c:	f7ff ff8e 	bl	800569c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005780:	4b05      	ldr	r3, [pc, #20]	@ (8005798 <SysTick_Config+0x40>)
 8005782:	2200      	movs	r2, #0
 8005784:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005786:	4b04      	ldr	r3, [pc, #16]	@ (8005798 <SysTick_Config+0x40>)
 8005788:	2207      	movs	r2, #7
 800578a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800578c:	2300      	movs	r3, #0
}
 800578e:	4618      	mov	r0, r3
 8005790:	3708      	adds	r7, #8
 8005792:	46bd      	mov	sp, r7
 8005794:	bd80      	pop	{r7, pc}
 8005796:	bf00      	nop
 8005798:	e000e010 	.word	0xe000e010

0800579c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b082      	sub	sp, #8
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80057a4:	6878      	ldr	r0, [r7, #4]
 80057a6:	f7ff ff29 	bl	80055fc <__NVIC_SetPriorityGrouping>
}
 80057aa:	bf00      	nop
 80057ac:	3708      	adds	r7, #8
 80057ae:	46bd      	mov	sp, r7
 80057b0:	bd80      	pop	{r7, pc}

080057b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80057b2:	b580      	push	{r7, lr}
 80057b4:	b086      	sub	sp, #24
 80057b6:	af00      	add	r7, sp, #0
 80057b8:	4603      	mov	r3, r0
 80057ba:	60b9      	str	r1, [r7, #8]
 80057bc:	607a      	str	r2, [r7, #4]
 80057be:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80057c0:	f7ff ff40 	bl	8005644 <__NVIC_GetPriorityGrouping>
 80057c4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80057c6:	687a      	ldr	r2, [r7, #4]
 80057c8:	68b9      	ldr	r1, [r7, #8]
 80057ca:	6978      	ldr	r0, [r7, #20]
 80057cc:	f7ff ff90 	bl	80056f0 <NVIC_EncodePriority>
 80057d0:	4602      	mov	r2, r0
 80057d2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80057d6:	4611      	mov	r1, r2
 80057d8:	4618      	mov	r0, r3
 80057da:	f7ff ff5f 	bl	800569c <__NVIC_SetPriority>
}
 80057de:	bf00      	nop
 80057e0:	3718      	adds	r7, #24
 80057e2:	46bd      	mov	sp, r7
 80057e4:	bd80      	pop	{r7, pc}

080057e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80057e6:	b580      	push	{r7, lr}
 80057e8:	b082      	sub	sp, #8
 80057ea:	af00      	add	r7, sp, #0
 80057ec:	4603      	mov	r3, r0
 80057ee:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80057f0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80057f4:	4618      	mov	r0, r3
 80057f6:	f7ff ff33 	bl	8005660 <__NVIC_EnableIRQ>
}
 80057fa:	bf00      	nop
 80057fc:	3708      	adds	r7, #8
 80057fe:	46bd      	mov	sp, r7
 8005800:	bd80      	pop	{r7, pc}

08005802 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005802:	b580      	push	{r7, lr}
 8005804:	b082      	sub	sp, #8
 8005806:	af00      	add	r7, sp, #0
 8005808:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800580a:	6878      	ldr	r0, [r7, #4]
 800580c:	f7ff ffa4 	bl	8005758 <SysTick_Config>
 8005810:	4603      	mov	r3, r0
}
 8005812:	4618      	mov	r0, r3
 8005814:	3708      	adds	r7, #8
 8005816:	46bd      	mov	sp, r7
 8005818:	bd80      	pop	{r7, pc}
	...

0800581c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 800581c:	b480      	push	{r7}
 800581e:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8005820:	f3bf 8f5f 	dmb	sy
}
 8005824:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8005826:	4b07      	ldr	r3, [pc, #28]	@ (8005844 <HAL_MPU_Disable+0x28>)
 8005828:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800582a:	4a06      	ldr	r2, [pc, #24]	@ (8005844 <HAL_MPU_Disable+0x28>)
 800582c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005830:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8005832:	4b05      	ldr	r3, [pc, #20]	@ (8005848 <HAL_MPU_Disable+0x2c>)
 8005834:	2200      	movs	r2, #0
 8005836:	605a      	str	r2, [r3, #4]
}
 8005838:	bf00      	nop
 800583a:	46bd      	mov	sp, r7
 800583c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005840:	4770      	bx	lr
 8005842:	bf00      	nop
 8005844:	e000ed00 	.word	0xe000ed00
 8005848:	e000ed90 	.word	0xe000ed90

0800584c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 800584c:	b480      	push	{r7}
 800584e:	b083      	sub	sp, #12
 8005850:	af00      	add	r7, sp, #0
 8005852:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8005854:	4a0b      	ldr	r2, [pc, #44]	@ (8005884 <HAL_MPU_Enable+0x38>)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	f043 0301 	orr.w	r3, r3, #1
 800585c:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800585e:	4b0a      	ldr	r3, [pc, #40]	@ (8005888 <HAL_MPU_Enable+0x3c>)
 8005860:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005862:	4a09      	ldr	r2, [pc, #36]	@ (8005888 <HAL_MPU_Enable+0x3c>)
 8005864:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005868:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800586a:	f3bf 8f4f 	dsb	sy
}
 800586e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8005870:	f3bf 8f6f 	isb	sy
}
 8005874:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8005876:	bf00      	nop
 8005878:	370c      	adds	r7, #12
 800587a:	46bd      	mov	sp, r7
 800587c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005880:	4770      	bx	lr
 8005882:	bf00      	nop
 8005884:	e000ed90 	.word	0xe000ed90
 8005888:	e000ed00 	.word	0xe000ed00

0800588c <HAL_MPU_ConfigRegion>:
  * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                  the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 800588c:	b480      	push	{r7}
 800588e:	b083      	sub	sp, #12
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	785a      	ldrb	r2, [r3, #1]
 8005898:	4b1d      	ldr	r3, [pc, #116]	@ (8005910 <HAL_MPU_ConfigRegion+0x84>)
 800589a:	609a      	str	r2, [r3, #8]

  if ((MPU_Init->Enable) != 0UL)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	781b      	ldrb	r3, [r3, #0]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d029      	beq.n	80058f8 <HAL_MPU_ConfigRegion+0x6c>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

    MPU->RBAR = MPU_Init->BaseAddress;
 80058a4:	4a1a      	ldr	r2, [pc, #104]	@ (8005910 <HAL_MPU_ConfigRegion+0x84>)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	685b      	ldr	r3, [r3, #4]
 80058aa:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	7b1b      	ldrb	r3, [r3, #12]
 80058b0:	071a      	lsls	r2, r3, #28
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	7adb      	ldrb	r3, [r3, #11]
 80058b6:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80058b8:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	7a9b      	ldrb	r3, [r3, #10]
 80058be:	04db      	lsls	r3, r3, #19
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80058c0:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	7b5b      	ldrb	r3, [r3, #13]
 80058c6:	049b      	lsls	r3, r3, #18
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80058c8:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	7b9b      	ldrb	r3, [r3, #14]
 80058ce:	045b      	lsls	r3, r3, #17
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80058d0:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	7bdb      	ldrb	r3, [r3, #15]
 80058d6:	041b      	lsls	r3, r3, #16
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80058d8:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	7a5b      	ldrb	r3, [r3, #9]
 80058de:	021b      	lsls	r3, r3, #8
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80058e0:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	7a1b      	ldrb	r3, [r3, #8]
 80058e6:	005b      	lsls	r3, r3, #1
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80058e8:	4313      	orrs	r3, r2
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80058ea:	687a      	ldr	r2, [r7, #4]
 80058ec:	7812      	ldrb	r2, [r2, #0]
 80058ee:	4611      	mov	r1, r2
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80058f0:	4a07      	ldr	r2, [pc, #28]	@ (8005910 <HAL_MPU_ConfigRegion+0x84>)
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80058f2:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80058f4:	6113      	str	r3, [r2, #16]
  else
  {
    MPU->RBAR = 0x00;
    MPU->RASR = 0x00;
  }
}
 80058f6:	e005      	b.n	8005904 <HAL_MPU_ConfigRegion+0x78>
    MPU->RBAR = 0x00;
 80058f8:	4b05      	ldr	r3, [pc, #20]	@ (8005910 <HAL_MPU_ConfigRegion+0x84>)
 80058fa:	2200      	movs	r2, #0
 80058fc:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00;
 80058fe:	4b04      	ldr	r3, [pc, #16]	@ (8005910 <HAL_MPU_ConfigRegion+0x84>)
 8005900:	2200      	movs	r2, #0
 8005902:	611a      	str	r2, [r3, #16]
}
 8005904:	bf00      	nop
 8005906:	370c      	adds	r7, #12
 8005908:	46bd      	mov	sp, r7
 800590a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590e:	4770      	bx	lr
 8005910:	e000ed90 	.word	0xe000ed90

08005914 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8005914:	b580      	push	{r7, lr}
 8005916:	b082      	sub	sp, #8
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2b00      	cmp	r3, #0
 8005920:	d101      	bne.n	8005926 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8005922:	2301      	movs	r3, #1
 8005924:	e014      	b.n	8005950 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	791b      	ldrb	r3, [r3, #4]
 800592a:	b2db      	uxtb	r3, r3
 800592c:	2b00      	cmp	r3, #0
 800592e:	d105      	bne.n	800593c <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2200      	movs	r2, #0
 8005934:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8005936:	6878      	ldr	r0, [r7, #4]
 8005938:	f7fb fd42 	bl	80013c0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2202      	movs	r2, #2
 8005940:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	2200      	movs	r2, #0
 8005946:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2201      	movs	r2, #1
 800594c:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800594e:	2300      	movs	r3, #0
}
 8005950:	4618      	mov	r0, r3
 8005952:	3708      	adds	r7, #8
 8005954:	46bd      	mov	sp, r7
 8005956:	bd80      	pop	{r7, pc}

08005958 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8005958:	b580      	push	{r7, lr}
 800595a:	b088      	sub	sp, #32
 800595c:	af00      	add	r7, sp, #0
 800595e:	60f8      	str	r0, [r7, #12]
 8005960:	60b9      	str	r1, [r7, #8]
 8005962:	607a      	str	r2, [r7, #4]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	795b      	ldrb	r3, [r3, #5]
 8005968:	2b01      	cmp	r3, #1
 800596a:	d101      	bne.n	8005970 <HAL_DAC_ConfigChannel+0x18>
 800596c:	2302      	movs	r3, #2
 800596e:	e12a      	b.n	8005bc6 <HAL_DAC_ConfigChannel+0x26e>
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	2201      	movs	r2, #1
 8005974:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	2202      	movs	r2, #2
 800597a:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800597c:	68bb      	ldr	r3, [r7, #8]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	2b04      	cmp	r3, #4
 8005982:	f040 8081 	bne.w	8005a88 <HAL_DAC_ConfigChannel+0x130>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8005986:	f7fd ff99 	bl	80038bc <HAL_GetTick>
 800598a:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2b00      	cmp	r3, #0
 8005990:	d140      	bne.n	8005a14 <HAL_DAC_ConfigChannel+0xbc>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005992:	e018      	b.n	80059c6 <HAL_DAC_ConfigChannel+0x6e>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005994:	f7fd ff92 	bl	80038bc <HAL_GetTick>
 8005998:	4602      	mov	r2, r0
 800599a:	69bb      	ldr	r3, [r7, #24]
 800599c:	1ad3      	subs	r3, r2, r3
 800599e:	2b01      	cmp	r3, #1
 80059a0:	d911      	bls.n	80059c6 <HAL_DAC_ConfigChannel+0x6e>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80059a8:	4b89      	ldr	r3, [pc, #548]	@ (8005bd0 <HAL_DAC_ConfigChannel+0x278>)
 80059aa:	4013      	ands	r3, r2
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d00a      	beq.n	80059c6 <HAL_DAC_ConfigChannel+0x6e>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	691b      	ldr	r3, [r3, #16]
 80059b4:	f043 0208 	orr.w	r2, r3, #8
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	2203      	movs	r2, #3
 80059c0:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80059c2:	2303      	movs	r3, #3
 80059c4:	e0ff      	b.n	8005bc6 <HAL_DAC_ConfigChannel+0x26e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80059cc:	4b80      	ldr	r3, [pc, #512]	@ (8005bd0 <HAL_DAC_ConfigChannel+0x278>)
 80059ce:	4013      	ands	r3, r2
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d1df      	bne.n	8005994 <HAL_DAC_ConfigChannel+0x3c>
          }
        }
      }
      HAL_Delay(1);
 80059d4:	2001      	movs	r0, #1
 80059d6:	f7fd ff7d 	bl	80038d4 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	68ba      	ldr	r2, [r7, #8]
 80059e0:	6992      	ldr	r2, [r2, #24]
 80059e2:	641a      	str	r2, [r3, #64]	@ 0x40
 80059e4:	e023      	b.n	8005a2e <HAL_DAC_ConfigChannel+0xd6>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80059e6:	f7fd ff69 	bl	80038bc <HAL_GetTick>
 80059ea:	4602      	mov	r2, r0
 80059ec:	69bb      	ldr	r3, [r7, #24]
 80059ee:	1ad3      	subs	r3, r2, r3
 80059f0:	2b01      	cmp	r3, #1
 80059f2:	d90f      	bls.n	8005a14 <HAL_DAC_ConfigChannel+0xbc>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	da0a      	bge.n	8005a14 <HAL_DAC_ConfigChannel+0xbc>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	691b      	ldr	r3, [r3, #16]
 8005a02:	f043 0208 	orr.w	r2, r3, #8
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	2203      	movs	r2, #3
 8005a0e:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8005a10:	2303      	movs	r3, #3
 8005a12:	e0d8      	b.n	8005bc6 <HAL_DAC_ConfigChannel+0x26e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	dbe3      	blt.n	80059e6 <HAL_DAC_ConfigChannel+0x8e>
          }
        }
      }
      HAL_Delay(1U);
 8005a1e:	2001      	movs	r0, #1
 8005a20:	f7fd ff58 	bl	80038d4 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	68ba      	ldr	r2, [r7, #8]
 8005a2a:	6992      	ldr	r2, [r2, #24]
 8005a2c:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	f003 0310 	and.w	r3, r3, #16
 8005a3a:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8005a3e:	fa01 f303 	lsl.w	r3, r1, r3
 8005a42:	43db      	mvns	r3, r3
 8005a44:	ea02 0103 	and.w	r1, r2, r3
 8005a48:	68bb      	ldr	r3, [r7, #8]
 8005a4a:	69da      	ldr	r2, [r3, #28]
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	f003 0310 	and.w	r3, r3, #16
 8005a52:	409a      	lsls	r2, r3
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	430a      	orrs	r2, r1
 8005a5a:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	f003 0310 	and.w	r3, r3, #16
 8005a68:	21ff      	movs	r1, #255	@ 0xff
 8005a6a:	fa01 f303 	lsl.w	r3, r1, r3
 8005a6e:	43db      	mvns	r3, r3
 8005a70:	ea02 0103 	and.w	r1, r2, r3
 8005a74:	68bb      	ldr	r3, [r7, #8]
 8005a76:	6a1a      	ldr	r2, [r3, #32]
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	f003 0310 	and.w	r3, r3, #16
 8005a7e:	409a      	lsls	r2, r3
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	430a      	orrs	r2, r1
 8005a86:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8005a88:	68bb      	ldr	r3, [r7, #8]
 8005a8a:	691b      	ldr	r3, [r3, #16]
 8005a8c:	2b01      	cmp	r3, #1
 8005a8e:	d11d      	bne.n	8005acc <HAL_DAC_ConfigChannel+0x174>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a96:	617b      	str	r3, [r7, #20]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	f003 0310 	and.w	r3, r3, #16
 8005a9e:	221f      	movs	r2, #31
 8005aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8005aa4:	43db      	mvns	r3, r3
 8005aa6:	697a      	ldr	r2, [r7, #20]
 8005aa8:	4013      	ands	r3, r2
 8005aaa:	617b      	str	r3, [r7, #20]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8005aac:	68bb      	ldr	r3, [r7, #8]
 8005aae:	695b      	ldr	r3, [r3, #20]
 8005ab0:	613b      	str	r3, [r7, #16]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	f003 0310 	and.w	r3, r3, #16
 8005ab8:	693a      	ldr	r2, [r7, #16]
 8005aba:	fa02 f303 	lsl.w	r3, r2, r3
 8005abe:	697a      	ldr	r2, [r7, #20]
 8005ac0:	4313      	orrs	r3, r2
 8005ac2:	617b      	str	r3, [r7, #20]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	697a      	ldr	r2, [r7, #20]
 8005aca:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ad2:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	f003 0310 	and.w	r3, r3, #16
 8005ada:	2207      	movs	r2, #7
 8005adc:	fa02 f303 	lsl.w	r3, r2, r3
 8005ae0:	43db      	mvns	r3, r3
 8005ae2:	697a      	ldr	r2, [r7, #20]
 8005ae4:	4013      	ands	r3, r2
 8005ae6:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8005ae8:	68bb      	ldr	r3, [r7, #8]
 8005aea:	68db      	ldr	r3, [r3, #12]
 8005aec:	2b01      	cmp	r3, #1
 8005aee:	d102      	bne.n	8005af6 <HAL_DAC_ConfigChannel+0x19e>
  {
    connectOnChip = 0x00000000UL;
 8005af0:	2300      	movs	r3, #0
 8005af2:	61fb      	str	r3, [r7, #28]
 8005af4:	e00f      	b.n	8005b16 <HAL_DAC_ConfigChannel+0x1be>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8005af6:	68bb      	ldr	r3, [r7, #8]
 8005af8:	68db      	ldr	r3, [r3, #12]
 8005afa:	2b02      	cmp	r3, #2
 8005afc:	d102      	bne.n	8005b04 <HAL_DAC_ConfigChannel+0x1ac>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8005afe:	2301      	movs	r3, #1
 8005b00:	61fb      	str	r3, [r7, #28]
 8005b02:	e008      	b.n	8005b16 <HAL_DAC_ConfigChannel+0x1be>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8005b04:	68bb      	ldr	r3, [r7, #8]
 8005b06:	689b      	ldr	r3, [r3, #8]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d102      	bne.n	8005b12 <HAL_DAC_ConfigChannel+0x1ba>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8005b0c:	2301      	movs	r3, #1
 8005b0e:	61fb      	str	r3, [r7, #28]
 8005b10:	e001      	b.n	8005b16 <HAL_DAC_ConfigChannel+0x1be>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8005b12:	2300      	movs	r3, #0
 8005b14:	61fb      	str	r3, [r7, #28]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8005b16:	68bb      	ldr	r3, [r7, #8]
 8005b18:	681a      	ldr	r2, [r3, #0]
 8005b1a:	68bb      	ldr	r3, [r7, #8]
 8005b1c:	689b      	ldr	r3, [r3, #8]
 8005b1e:	4313      	orrs	r3, r2
 8005b20:	69fa      	ldr	r2, [r7, #28]
 8005b22:	4313      	orrs	r3, r2
 8005b24:	613b      	str	r3, [r7, #16]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	f003 0310 	and.w	r3, r3, #16
 8005b2c:	693a      	ldr	r2, [r7, #16]
 8005b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8005b32:	697a      	ldr	r2, [r7, #20]
 8005b34:	4313      	orrs	r3, r2
 8005b36:	617b      	str	r3, [r7, #20]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	697a      	ldr	r2, [r7, #20]
 8005b3e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	6819      	ldr	r1, [r3, #0]
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	f003 0310 	and.w	r3, r3, #16
 8005b4c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005b50:	fa02 f303 	lsl.w	r3, r2, r3
 8005b54:	43da      	mvns	r2, r3
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	400a      	ands	r2, r1
 8005b5c:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	617b      	str	r3, [r7, #20]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	f003 0310 	and.w	r3, r3, #16
 8005b6c:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8005b70:	fa02 f303 	lsl.w	r3, r2, r3
 8005b74:	43db      	mvns	r3, r3
 8005b76:	697a      	ldr	r2, [r7, #20]
 8005b78:	4013      	ands	r3, r2
 8005b7a:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8005b7c:	68bb      	ldr	r3, [r7, #8]
 8005b7e:	685b      	ldr	r3, [r3, #4]
 8005b80:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	f003 0310 	and.w	r3, r3, #16
 8005b88:	693a      	ldr	r2, [r7, #16]
 8005b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8005b8e:	697a      	ldr	r2, [r7, #20]
 8005b90:	4313      	orrs	r3, r2
 8005b92:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	697a      	ldr	r2, [r7, #20]
 8005b9a:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	6819      	ldr	r1, [r3, #0]
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	f003 0310 	and.w	r3, r3, #16
 8005ba8:	22c0      	movs	r2, #192	@ 0xc0
 8005baa:	fa02 f303 	lsl.w	r3, r2, r3
 8005bae:	43da      	mvns	r2, r3
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	400a      	ands	r2, r1
 8005bb6:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	2201      	movs	r2, #1
 8005bbc:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8005bc4:	2300      	movs	r3, #0
}
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	3720      	adds	r7, #32
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	bd80      	pop	{r7, pc}
 8005bce:	bf00      	nop
 8005bd0:	20008000 	.word	0x20008000

08005bd4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	b086      	sub	sp, #24
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8005bdc:	f7fd fe6e 	bl	80038bc <HAL_GetTick>
 8005be0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d101      	bne.n	8005bec <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8005be8:	2301      	movs	r3, #1
 8005bea:	e316      	b.n	800621a <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	4a66      	ldr	r2, [pc, #408]	@ (8005d8c <HAL_DMA_Init+0x1b8>)
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d04a      	beq.n	8005c8c <HAL_DMA_Init+0xb8>
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	4a65      	ldr	r2, [pc, #404]	@ (8005d90 <HAL_DMA_Init+0x1bc>)
 8005bfc:	4293      	cmp	r3, r2
 8005bfe:	d045      	beq.n	8005c8c <HAL_DMA_Init+0xb8>
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	4a63      	ldr	r2, [pc, #396]	@ (8005d94 <HAL_DMA_Init+0x1c0>)
 8005c06:	4293      	cmp	r3, r2
 8005c08:	d040      	beq.n	8005c8c <HAL_DMA_Init+0xb8>
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	4a62      	ldr	r2, [pc, #392]	@ (8005d98 <HAL_DMA_Init+0x1c4>)
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d03b      	beq.n	8005c8c <HAL_DMA_Init+0xb8>
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	4a60      	ldr	r2, [pc, #384]	@ (8005d9c <HAL_DMA_Init+0x1c8>)
 8005c1a:	4293      	cmp	r3, r2
 8005c1c:	d036      	beq.n	8005c8c <HAL_DMA_Init+0xb8>
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	4a5f      	ldr	r2, [pc, #380]	@ (8005da0 <HAL_DMA_Init+0x1cc>)
 8005c24:	4293      	cmp	r3, r2
 8005c26:	d031      	beq.n	8005c8c <HAL_DMA_Init+0xb8>
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	4a5d      	ldr	r2, [pc, #372]	@ (8005da4 <HAL_DMA_Init+0x1d0>)
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	d02c      	beq.n	8005c8c <HAL_DMA_Init+0xb8>
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	4a5c      	ldr	r2, [pc, #368]	@ (8005da8 <HAL_DMA_Init+0x1d4>)
 8005c38:	4293      	cmp	r3, r2
 8005c3a:	d027      	beq.n	8005c8c <HAL_DMA_Init+0xb8>
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	4a5a      	ldr	r2, [pc, #360]	@ (8005dac <HAL_DMA_Init+0x1d8>)
 8005c42:	4293      	cmp	r3, r2
 8005c44:	d022      	beq.n	8005c8c <HAL_DMA_Init+0xb8>
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	4a59      	ldr	r2, [pc, #356]	@ (8005db0 <HAL_DMA_Init+0x1dc>)
 8005c4c:	4293      	cmp	r3, r2
 8005c4e:	d01d      	beq.n	8005c8c <HAL_DMA_Init+0xb8>
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	4a57      	ldr	r2, [pc, #348]	@ (8005db4 <HAL_DMA_Init+0x1e0>)
 8005c56:	4293      	cmp	r3, r2
 8005c58:	d018      	beq.n	8005c8c <HAL_DMA_Init+0xb8>
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	4a56      	ldr	r2, [pc, #344]	@ (8005db8 <HAL_DMA_Init+0x1e4>)
 8005c60:	4293      	cmp	r3, r2
 8005c62:	d013      	beq.n	8005c8c <HAL_DMA_Init+0xb8>
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	4a54      	ldr	r2, [pc, #336]	@ (8005dbc <HAL_DMA_Init+0x1e8>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d00e      	beq.n	8005c8c <HAL_DMA_Init+0xb8>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	4a53      	ldr	r2, [pc, #332]	@ (8005dc0 <HAL_DMA_Init+0x1ec>)
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d009      	beq.n	8005c8c <HAL_DMA_Init+0xb8>
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	4a51      	ldr	r2, [pc, #324]	@ (8005dc4 <HAL_DMA_Init+0x1f0>)
 8005c7e:	4293      	cmp	r3, r2
 8005c80:	d004      	beq.n	8005c8c <HAL_DMA_Init+0xb8>
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	4a50      	ldr	r2, [pc, #320]	@ (8005dc8 <HAL_DMA_Init+0x1f4>)
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	d101      	bne.n	8005c90 <HAL_DMA_Init+0xbc>
 8005c8c:	2301      	movs	r3, #1
 8005c8e:	e000      	b.n	8005c92 <HAL_DMA_Init+0xbe>
 8005c90:	2300      	movs	r3, #0
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	f000 813b 	beq.w	8005f0e <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2202      	movs	r2, #2
 8005c9c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4a37      	ldr	r2, [pc, #220]	@ (8005d8c <HAL_DMA_Init+0x1b8>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d04a      	beq.n	8005d48 <HAL_DMA_Init+0x174>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	4a36      	ldr	r2, [pc, #216]	@ (8005d90 <HAL_DMA_Init+0x1bc>)
 8005cb8:	4293      	cmp	r3, r2
 8005cba:	d045      	beq.n	8005d48 <HAL_DMA_Init+0x174>
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	4a34      	ldr	r2, [pc, #208]	@ (8005d94 <HAL_DMA_Init+0x1c0>)
 8005cc2:	4293      	cmp	r3, r2
 8005cc4:	d040      	beq.n	8005d48 <HAL_DMA_Init+0x174>
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	4a33      	ldr	r2, [pc, #204]	@ (8005d98 <HAL_DMA_Init+0x1c4>)
 8005ccc:	4293      	cmp	r3, r2
 8005cce:	d03b      	beq.n	8005d48 <HAL_DMA_Init+0x174>
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	4a31      	ldr	r2, [pc, #196]	@ (8005d9c <HAL_DMA_Init+0x1c8>)
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d036      	beq.n	8005d48 <HAL_DMA_Init+0x174>
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	4a30      	ldr	r2, [pc, #192]	@ (8005da0 <HAL_DMA_Init+0x1cc>)
 8005ce0:	4293      	cmp	r3, r2
 8005ce2:	d031      	beq.n	8005d48 <HAL_DMA_Init+0x174>
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	4a2e      	ldr	r2, [pc, #184]	@ (8005da4 <HAL_DMA_Init+0x1d0>)
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d02c      	beq.n	8005d48 <HAL_DMA_Init+0x174>
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	4a2d      	ldr	r2, [pc, #180]	@ (8005da8 <HAL_DMA_Init+0x1d4>)
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d027      	beq.n	8005d48 <HAL_DMA_Init+0x174>
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	4a2b      	ldr	r2, [pc, #172]	@ (8005dac <HAL_DMA_Init+0x1d8>)
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	d022      	beq.n	8005d48 <HAL_DMA_Init+0x174>
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	4a2a      	ldr	r2, [pc, #168]	@ (8005db0 <HAL_DMA_Init+0x1dc>)
 8005d08:	4293      	cmp	r3, r2
 8005d0a:	d01d      	beq.n	8005d48 <HAL_DMA_Init+0x174>
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	4a28      	ldr	r2, [pc, #160]	@ (8005db4 <HAL_DMA_Init+0x1e0>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d018      	beq.n	8005d48 <HAL_DMA_Init+0x174>
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	4a27      	ldr	r2, [pc, #156]	@ (8005db8 <HAL_DMA_Init+0x1e4>)
 8005d1c:	4293      	cmp	r3, r2
 8005d1e:	d013      	beq.n	8005d48 <HAL_DMA_Init+0x174>
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	4a25      	ldr	r2, [pc, #148]	@ (8005dbc <HAL_DMA_Init+0x1e8>)
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d00e      	beq.n	8005d48 <HAL_DMA_Init+0x174>
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	4a24      	ldr	r2, [pc, #144]	@ (8005dc0 <HAL_DMA_Init+0x1ec>)
 8005d30:	4293      	cmp	r3, r2
 8005d32:	d009      	beq.n	8005d48 <HAL_DMA_Init+0x174>
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	4a22      	ldr	r2, [pc, #136]	@ (8005dc4 <HAL_DMA_Init+0x1f0>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d004      	beq.n	8005d48 <HAL_DMA_Init+0x174>
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	4a21      	ldr	r2, [pc, #132]	@ (8005dc8 <HAL_DMA_Init+0x1f4>)
 8005d44:	4293      	cmp	r3, r2
 8005d46:	d108      	bne.n	8005d5a <HAL_DMA_Init+0x186>
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	681a      	ldr	r2, [r3, #0]
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f022 0201 	bic.w	r2, r2, #1
 8005d56:	601a      	str	r2, [r3, #0]
 8005d58:	e007      	b.n	8005d6a <HAL_DMA_Init+0x196>
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	681a      	ldr	r2, [r3, #0]
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f022 0201 	bic.w	r2, r2, #1
 8005d68:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005d6a:	e02f      	b.n	8005dcc <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005d6c:	f7fd fda6 	bl	80038bc <HAL_GetTick>
 8005d70:	4602      	mov	r2, r0
 8005d72:	693b      	ldr	r3, [r7, #16]
 8005d74:	1ad3      	subs	r3, r2, r3
 8005d76:	2b05      	cmp	r3, #5
 8005d78:	d928      	bls.n	8005dcc <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	2220      	movs	r2, #32
 8005d7e:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2203      	movs	r2, #3
 8005d84:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8005d88:	2301      	movs	r3, #1
 8005d8a:	e246      	b.n	800621a <HAL_DMA_Init+0x646>
 8005d8c:	40020010 	.word	0x40020010
 8005d90:	40020028 	.word	0x40020028
 8005d94:	40020040 	.word	0x40020040
 8005d98:	40020058 	.word	0x40020058
 8005d9c:	40020070 	.word	0x40020070
 8005da0:	40020088 	.word	0x40020088
 8005da4:	400200a0 	.word	0x400200a0
 8005da8:	400200b8 	.word	0x400200b8
 8005dac:	40020410 	.word	0x40020410
 8005db0:	40020428 	.word	0x40020428
 8005db4:	40020440 	.word	0x40020440
 8005db8:	40020458 	.word	0x40020458
 8005dbc:	40020470 	.word	0x40020470
 8005dc0:	40020488 	.word	0x40020488
 8005dc4:	400204a0 	.word	0x400204a0
 8005dc8:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f003 0301 	and.w	r3, r3, #1
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d1c8      	bne.n	8005d6c <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005de2:	697a      	ldr	r2, [r7, #20]
 8005de4:	4b83      	ldr	r3, [pc, #524]	@ (8005ff4 <HAL_DMA_Init+0x420>)
 8005de6:	4013      	ands	r3, r2
 8005de8:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8005df2:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	691b      	ldr	r3, [r3, #16]
 8005df8:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005dfe:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	699b      	ldr	r3, [r3, #24]
 8005e04:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005e0a:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	6a1b      	ldr	r3, [r3, #32]
 8005e10:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8005e12:	697a      	ldr	r2, [r7, #20]
 8005e14:	4313      	orrs	r3, r2
 8005e16:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e1c:	2b04      	cmp	r3, #4
 8005e1e:	d107      	bne.n	8005e30 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e28:	4313      	orrs	r3, r2
 8005e2a:	697a      	ldr	r2, [r7, #20]
 8005e2c:	4313      	orrs	r3, r2
 8005e2e:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8005e30:	4b71      	ldr	r3, [pc, #452]	@ (8005ff8 <HAL_DMA_Init+0x424>)
 8005e32:	681a      	ldr	r2, [r3, #0]
 8005e34:	4b71      	ldr	r3, [pc, #452]	@ (8005ffc <HAL_DMA_Init+0x428>)
 8005e36:	4013      	ands	r3, r2
 8005e38:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005e3c:	d328      	bcc.n	8005e90 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	685b      	ldr	r3, [r3, #4]
 8005e42:	2b28      	cmp	r3, #40	@ 0x28
 8005e44:	d903      	bls.n	8005e4e <HAL_DMA_Init+0x27a>
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	685b      	ldr	r3, [r3, #4]
 8005e4a:	2b2e      	cmp	r3, #46	@ 0x2e
 8005e4c:	d917      	bls.n	8005e7e <HAL_DMA_Init+0x2aa>
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	685b      	ldr	r3, [r3, #4]
 8005e52:	2b3e      	cmp	r3, #62	@ 0x3e
 8005e54:	d903      	bls.n	8005e5e <HAL_DMA_Init+0x28a>
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	685b      	ldr	r3, [r3, #4]
 8005e5a:	2b42      	cmp	r3, #66	@ 0x42
 8005e5c:	d90f      	bls.n	8005e7e <HAL_DMA_Init+0x2aa>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	685b      	ldr	r3, [r3, #4]
 8005e62:	2b46      	cmp	r3, #70	@ 0x46
 8005e64:	d903      	bls.n	8005e6e <HAL_DMA_Init+0x29a>
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	685b      	ldr	r3, [r3, #4]
 8005e6a:	2b48      	cmp	r3, #72	@ 0x48
 8005e6c:	d907      	bls.n	8005e7e <HAL_DMA_Init+0x2aa>
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	685b      	ldr	r3, [r3, #4]
 8005e72:	2b4e      	cmp	r3, #78	@ 0x4e
 8005e74:	d905      	bls.n	8005e82 <HAL_DMA_Init+0x2ae>
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	685b      	ldr	r3, [r3, #4]
 8005e7a:	2b52      	cmp	r3, #82	@ 0x52
 8005e7c:	d801      	bhi.n	8005e82 <HAL_DMA_Init+0x2ae>
 8005e7e:	2301      	movs	r3, #1
 8005e80:	e000      	b.n	8005e84 <HAL_DMA_Init+0x2b0>
 8005e82:	2300      	movs	r3, #0
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d003      	beq.n	8005e90 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8005e88:	697b      	ldr	r3, [r7, #20]
 8005e8a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005e8e:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	697a      	ldr	r2, [r7, #20]
 8005e96:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	695b      	ldr	r3, [r3, #20]
 8005e9e:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005ea0:	697b      	ldr	r3, [r7, #20]
 8005ea2:	f023 0307 	bic.w	r3, r3, #7
 8005ea6:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eac:	697a      	ldr	r2, [r7, #20]
 8005eae:	4313      	orrs	r3, r2
 8005eb0:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eb6:	2b04      	cmp	r3, #4
 8005eb8:	d117      	bne.n	8005eea <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ebe:	697a      	ldr	r2, [r7, #20]
 8005ec0:	4313      	orrs	r3, r2
 8005ec2:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d00e      	beq.n	8005eea <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005ecc:	6878      	ldr	r0, [r7, #4]
 8005ece:	f002 fce9 	bl	80088a4 <DMA_CheckFifoParam>
 8005ed2:	4603      	mov	r3, r0
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d008      	beq.n	8005eea <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2240      	movs	r2, #64	@ 0x40
 8005edc:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	2201      	movs	r2, #1
 8005ee2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8005ee6:	2301      	movs	r3, #1
 8005ee8:	e197      	b.n	800621a <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	697a      	ldr	r2, [r7, #20]
 8005ef0:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005ef2:	6878      	ldr	r0, [r7, #4]
 8005ef4:	f002 fc24 	bl	8008740 <DMA_CalcBaseAndBitshift>
 8005ef8:	4603      	mov	r3, r0
 8005efa:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f00:	f003 031f 	and.w	r3, r3, #31
 8005f04:	223f      	movs	r2, #63	@ 0x3f
 8005f06:	409a      	lsls	r2, r3
 8005f08:	68bb      	ldr	r3, [r7, #8]
 8005f0a:	609a      	str	r2, [r3, #8]
 8005f0c:	e0cd      	b.n	80060aa <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	4a3b      	ldr	r2, [pc, #236]	@ (8006000 <HAL_DMA_Init+0x42c>)
 8005f14:	4293      	cmp	r3, r2
 8005f16:	d022      	beq.n	8005f5e <HAL_DMA_Init+0x38a>
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	4a39      	ldr	r2, [pc, #228]	@ (8006004 <HAL_DMA_Init+0x430>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d01d      	beq.n	8005f5e <HAL_DMA_Init+0x38a>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	4a38      	ldr	r2, [pc, #224]	@ (8006008 <HAL_DMA_Init+0x434>)
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d018      	beq.n	8005f5e <HAL_DMA_Init+0x38a>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	4a36      	ldr	r2, [pc, #216]	@ (800600c <HAL_DMA_Init+0x438>)
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d013      	beq.n	8005f5e <HAL_DMA_Init+0x38a>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	4a35      	ldr	r2, [pc, #212]	@ (8006010 <HAL_DMA_Init+0x43c>)
 8005f3c:	4293      	cmp	r3, r2
 8005f3e:	d00e      	beq.n	8005f5e <HAL_DMA_Init+0x38a>
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	4a33      	ldr	r2, [pc, #204]	@ (8006014 <HAL_DMA_Init+0x440>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d009      	beq.n	8005f5e <HAL_DMA_Init+0x38a>
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	4a32      	ldr	r2, [pc, #200]	@ (8006018 <HAL_DMA_Init+0x444>)
 8005f50:	4293      	cmp	r3, r2
 8005f52:	d004      	beq.n	8005f5e <HAL_DMA_Init+0x38a>
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	4a30      	ldr	r2, [pc, #192]	@ (800601c <HAL_DMA_Init+0x448>)
 8005f5a:	4293      	cmp	r3, r2
 8005f5c:	d101      	bne.n	8005f62 <HAL_DMA_Init+0x38e>
 8005f5e:	2301      	movs	r3, #1
 8005f60:	e000      	b.n	8005f64 <HAL_DMA_Init+0x390>
 8005f62:	2300      	movs	r3, #0
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	f000 8097 	beq.w	8006098 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	4a24      	ldr	r2, [pc, #144]	@ (8006000 <HAL_DMA_Init+0x42c>)
 8005f70:	4293      	cmp	r3, r2
 8005f72:	d021      	beq.n	8005fb8 <HAL_DMA_Init+0x3e4>
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	4a22      	ldr	r2, [pc, #136]	@ (8006004 <HAL_DMA_Init+0x430>)
 8005f7a:	4293      	cmp	r3, r2
 8005f7c:	d01c      	beq.n	8005fb8 <HAL_DMA_Init+0x3e4>
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	4a21      	ldr	r2, [pc, #132]	@ (8006008 <HAL_DMA_Init+0x434>)
 8005f84:	4293      	cmp	r3, r2
 8005f86:	d017      	beq.n	8005fb8 <HAL_DMA_Init+0x3e4>
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	4a1f      	ldr	r2, [pc, #124]	@ (800600c <HAL_DMA_Init+0x438>)
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	d012      	beq.n	8005fb8 <HAL_DMA_Init+0x3e4>
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	4a1e      	ldr	r2, [pc, #120]	@ (8006010 <HAL_DMA_Init+0x43c>)
 8005f98:	4293      	cmp	r3, r2
 8005f9a:	d00d      	beq.n	8005fb8 <HAL_DMA_Init+0x3e4>
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	4a1c      	ldr	r2, [pc, #112]	@ (8006014 <HAL_DMA_Init+0x440>)
 8005fa2:	4293      	cmp	r3, r2
 8005fa4:	d008      	beq.n	8005fb8 <HAL_DMA_Init+0x3e4>
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	4a1b      	ldr	r2, [pc, #108]	@ (8006018 <HAL_DMA_Init+0x444>)
 8005fac:	4293      	cmp	r3, r2
 8005fae:	d003      	beq.n	8005fb8 <HAL_DMA_Init+0x3e4>
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	4a19      	ldr	r2, [pc, #100]	@ (800601c <HAL_DMA_Init+0x448>)
 8005fb6:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2202      	movs	r2, #2
 8005fbc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8005fd0:	697a      	ldr	r2, [r7, #20]
 8005fd2:	4b13      	ldr	r3, [pc, #76]	@ (8006020 <HAL_DMA_Init+0x44c>)
 8005fd4:	4013      	ands	r3, r2
 8005fd6:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	689b      	ldr	r3, [r3, #8]
 8005fdc:	2b40      	cmp	r3, #64	@ 0x40
 8005fde:	d021      	beq.n	8006024 <HAL_DMA_Init+0x450>
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	689b      	ldr	r3, [r3, #8]
 8005fe4:	2b80      	cmp	r3, #128	@ 0x80
 8005fe6:	d102      	bne.n	8005fee <HAL_DMA_Init+0x41a>
 8005fe8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8005fec:	e01b      	b.n	8006026 <HAL_DMA_Init+0x452>
 8005fee:	2300      	movs	r3, #0
 8005ff0:	e019      	b.n	8006026 <HAL_DMA_Init+0x452>
 8005ff2:	bf00      	nop
 8005ff4:	fe10803f 	.word	0xfe10803f
 8005ff8:	5c001000 	.word	0x5c001000
 8005ffc:	ffff0000 	.word	0xffff0000
 8006000:	58025408 	.word	0x58025408
 8006004:	5802541c 	.word	0x5802541c
 8006008:	58025430 	.word	0x58025430
 800600c:	58025444 	.word	0x58025444
 8006010:	58025458 	.word	0x58025458
 8006014:	5802546c 	.word	0x5802546c
 8006018:	58025480 	.word	0x58025480
 800601c:	58025494 	.word	0x58025494
 8006020:	fffe000f 	.word	0xfffe000f
 8006024:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8006026:	687a      	ldr	r2, [r7, #4]
 8006028:	68d2      	ldr	r2, [r2, #12]
 800602a:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800602c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	691b      	ldr	r3, [r3, #16]
 8006032:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8006034:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	695b      	ldr	r3, [r3, #20]
 800603a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800603c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	699b      	ldr	r3, [r3, #24]
 8006042:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8006044:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	69db      	ldr	r3, [r3, #28]
 800604a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800604c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	6a1b      	ldr	r3, [r3, #32]
 8006052:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8006054:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8006056:	697a      	ldr	r2, [r7, #20]
 8006058:	4313      	orrs	r3, r2
 800605a:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	697a      	ldr	r2, [r7, #20]
 8006062:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	461a      	mov	r2, r3
 800606a:	4b6e      	ldr	r3, [pc, #440]	@ (8006224 <HAL_DMA_Init+0x650>)
 800606c:	4413      	add	r3, r2
 800606e:	4a6e      	ldr	r2, [pc, #440]	@ (8006228 <HAL_DMA_Init+0x654>)
 8006070:	fba2 2303 	umull	r2, r3, r2, r3
 8006074:	091b      	lsrs	r3, r3, #4
 8006076:	009a      	lsls	r2, r3, #2
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800607c:	6878      	ldr	r0, [r7, #4]
 800607e:	f002 fb5f 	bl	8008740 <DMA_CalcBaseAndBitshift>
 8006082:	4603      	mov	r3, r0
 8006084:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800608a:	f003 031f 	and.w	r3, r3, #31
 800608e:	2201      	movs	r2, #1
 8006090:	409a      	lsls	r2, r3
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	605a      	str	r2, [r3, #4]
 8006096:	e008      	b.n	80060aa <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2240      	movs	r2, #64	@ 0x40
 800609c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	2203      	movs	r2, #3
 80060a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 80060a6:	2301      	movs	r3, #1
 80060a8:	e0b7      	b.n	800621a <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	4a5f      	ldr	r2, [pc, #380]	@ (800622c <HAL_DMA_Init+0x658>)
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d072      	beq.n	800619a <HAL_DMA_Init+0x5c6>
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	4a5d      	ldr	r2, [pc, #372]	@ (8006230 <HAL_DMA_Init+0x65c>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d06d      	beq.n	800619a <HAL_DMA_Init+0x5c6>
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	4a5c      	ldr	r2, [pc, #368]	@ (8006234 <HAL_DMA_Init+0x660>)
 80060c4:	4293      	cmp	r3, r2
 80060c6:	d068      	beq.n	800619a <HAL_DMA_Init+0x5c6>
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	4a5a      	ldr	r2, [pc, #360]	@ (8006238 <HAL_DMA_Init+0x664>)
 80060ce:	4293      	cmp	r3, r2
 80060d0:	d063      	beq.n	800619a <HAL_DMA_Init+0x5c6>
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	4a59      	ldr	r2, [pc, #356]	@ (800623c <HAL_DMA_Init+0x668>)
 80060d8:	4293      	cmp	r3, r2
 80060da:	d05e      	beq.n	800619a <HAL_DMA_Init+0x5c6>
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	4a57      	ldr	r2, [pc, #348]	@ (8006240 <HAL_DMA_Init+0x66c>)
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d059      	beq.n	800619a <HAL_DMA_Init+0x5c6>
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	4a56      	ldr	r2, [pc, #344]	@ (8006244 <HAL_DMA_Init+0x670>)
 80060ec:	4293      	cmp	r3, r2
 80060ee:	d054      	beq.n	800619a <HAL_DMA_Init+0x5c6>
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	4a54      	ldr	r2, [pc, #336]	@ (8006248 <HAL_DMA_Init+0x674>)
 80060f6:	4293      	cmp	r3, r2
 80060f8:	d04f      	beq.n	800619a <HAL_DMA_Init+0x5c6>
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	4a53      	ldr	r2, [pc, #332]	@ (800624c <HAL_DMA_Init+0x678>)
 8006100:	4293      	cmp	r3, r2
 8006102:	d04a      	beq.n	800619a <HAL_DMA_Init+0x5c6>
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	4a51      	ldr	r2, [pc, #324]	@ (8006250 <HAL_DMA_Init+0x67c>)
 800610a:	4293      	cmp	r3, r2
 800610c:	d045      	beq.n	800619a <HAL_DMA_Init+0x5c6>
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	4a50      	ldr	r2, [pc, #320]	@ (8006254 <HAL_DMA_Init+0x680>)
 8006114:	4293      	cmp	r3, r2
 8006116:	d040      	beq.n	800619a <HAL_DMA_Init+0x5c6>
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	4a4e      	ldr	r2, [pc, #312]	@ (8006258 <HAL_DMA_Init+0x684>)
 800611e:	4293      	cmp	r3, r2
 8006120:	d03b      	beq.n	800619a <HAL_DMA_Init+0x5c6>
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	4a4d      	ldr	r2, [pc, #308]	@ (800625c <HAL_DMA_Init+0x688>)
 8006128:	4293      	cmp	r3, r2
 800612a:	d036      	beq.n	800619a <HAL_DMA_Init+0x5c6>
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	4a4b      	ldr	r2, [pc, #300]	@ (8006260 <HAL_DMA_Init+0x68c>)
 8006132:	4293      	cmp	r3, r2
 8006134:	d031      	beq.n	800619a <HAL_DMA_Init+0x5c6>
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	4a4a      	ldr	r2, [pc, #296]	@ (8006264 <HAL_DMA_Init+0x690>)
 800613c:	4293      	cmp	r3, r2
 800613e:	d02c      	beq.n	800619a <HAL_DMA_Init+0x5c6>
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	4a48      	ldr	r2, [pc, #288]	@ (8006268 <HAL_DMA_Init+0x694>)
 8006146:	4293      	cmp	r3, r2
 8006148:	d027      	beq.n	800619a <HAL_DMA_Init+0x5c6>
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	4a47      	ldr	r2, [pc, #284]	@ (800626c <HAL_DMA_Init+0x698>)
 8006150:	4293      	cmp	r3, r2
 8006152:	d022      	beq.n	800619a <HAL_DMA_Init+0x5c6>
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	4a45      	ldr	r2, [pc, #276]	@ (8006270 <HAL_DMA_Init+0x69c>)
 800615a:	4293      	cmp	r3, r2
 800615c:	d01d      	beq.n	800619a <HAL_DMA_Init+0x5c6>
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	4a44      	ldr	r2, [pc, #272]	@ (8006274 <HAL_DMA_Init+0x6a0>)
 8006164:	4293      	cmp	r3, r2
 8006166:	d018      	beq.n	800619a <HAL_DMA_Init+0x5c6>
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	4a42      	ldr	r2, [pc, #264]	@ (8006278 <HAL_DMA_Init+0x6a4>)
 800616e:	4293      	cmp	r3, r2
 8006170:	d013      	beq.n	800619a <HAL_DMA_Init+0x5c6>
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	4a41      	ldr	r2, [pc, #260]	@ (800627c <HAL_DMA_Init+0x6a8>)
 8006178:	4293      	cmp	r3, r2
 800617a:	d00e      	beq.n	800619a <HAL_DMA_Init+0x5c6>
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	4a3f      	ldr	r2, [pc, #252]	@ (8006280 <HAL_DMA_Init+0x6ac>)
 8006182:	4293      	cmp	r3, r2
 8006184:	d009      	beq.n	800619a <HAL_DMA_Init+0x5c6>
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	4a3e      	ldr	r2, [pc, #248]	@ (8006284 <HAL_DMA_Init+0x6b0>)
 800618c:	4293      	cmp	r3, r2
 800618e:	d004      	beq.n	800619a <HAL_DMA_Init+0x5c6>
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	4a3c      	ldr	r2, [pc, #240]	@ (8006288 <HAL_DMA_Init+0x6b4>)
 8006196:	4293      	cmp	r3, r2
 8006198:	d101      	bne.n	800619e <HAL_DMA_Init+0x5ca>
 800619a:	2301      	movs	r3, #1
 800619c:	e000      	b.n	80061a0 <HAL_DMA_Init+0x5cc>
 800619e:	2300      	movs	r3, #0
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d032      	beq.n	800620a <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80061a4:	6878      	ldr	r0, [r7, #4]
 80061a6:	f002 fbf9 	bl	800899c <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	689b      	ldr	r3, [r3, #8]
 80061ae:	2b80      	cmp	r3, #128	@ 0x80
 80061b0:	d102      	bne.n	80061b8 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	2200      	movs	r2, #0
 80061b6:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	685a      	ldr	r2, [r3, #4]
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061c0:	b2d2      	uxtb	r2, r2
 80061c2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80061c8:	687a      	ldr	r2, [r7, #4]
 80061ca:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80061cc:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	685b      	ldr	r3, [r3, #4]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d010      	beq.n	80061f8 <HAL_DMA_Init+0x624>
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	685b      	ldr	r3, [r3, #4]
 80061da:	2b08      	cmp	r3, #8
 80061dc:	d80c      	bhi.n	80061f8 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80061de:	6878      	ldr	r0, [r7, #4]
 80061e0:	f002 fc76 	bl	8008ad0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80061e8:	2200      	movs	r2, #0
 80061ea:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80061f0:	687a      	ldr	r2, [r7, #4]
 80061f2:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80061f4:	605a      	str	r2, [r3, #4]
 80061f6:	e008      	b.n	800620a <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2200      	movs	r2, #0
 80061fc:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	2200      	movs	r2, #0
 8006202:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2200      	movs	r2, #0
 8006208:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	2200      	movs	r2, #0
 800620e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2201      	movs	r2, #1
 8006214:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8006218:	2300      	movs	r3, #0
}
 800621a:	4618      	mov	r0, r3
 800621c:	3718      	adds	r7, #24
 800621e:	46bd      	mov	sp, r7
 8006220:	bd80      	pop	{r7, pc}
 8006222:	bf00      	nop
 8006224:	a7fdabf8 	.word	0xa7fdabf8
 8006228:	cccccccd 	.word	0xcccccccd
 800622c:	40020010 	.word	0x40020010
 8006230:	40020028 	.word	0x40020028
 8006234:	40020040 	.word	0x40020040
 8006238:	40020058 	.word	0x40020058
 800623c:	40020070 	.word	0x40020070
 8006240:	40020088 	.word	0x40020088
 8006244:	400200a0 	.word	0x400200a0
 8006248:	400200b8 	.word	0x400200b8
 800624c:	40020410 	.word	0x40020410
 8006250:	40020428 	.word	0x40020428
 8006254:	40020440 	.word	0x40020440
 8006258:	40020458 	.word	0x40020458
 800625c:	40020470 	.word	0x40020470
 8006260:	40020488 	.word	0x40020488
 8006264:	400204a0 	.word	0x400204a0
 8006268:	400204b8 	.word	0x400204b8
 800626c:	58025408 	.word	0x58025408
 8006270:	5802541c 	.word	0x5802541c
 8006274:	58025430 	.word	0x58025430
 8006278:	58025444 	.word	0x58025444
 800627c:	58025458 	.word	0x58025458
 8006280:	5802546c 	.word	0x5802546c
 8006284:	58025480 	.word	0x58025480
 8006288:	58025494 	.word	0x58025494

0800628c <HAL_DMA_DeInit>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 800628c:	b580      	push	{r7, lr}
 800628e:	b084      	sub	sp, #16
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2b00      	cmp	r3, #0
 8006298:	d101      	bne.n	800629e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800629a:	2301      	movs	r3, #1
 800629c:	e1a8      	b.n	80065f0 <HAL_DMA_DeInit+0x364>
  }

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	4a82      	ldr	r2, [pc, #520]	@ (80064ac <HAL_DMA_DeInit+0x220>)
 80062a4:	4293      	cmp	r3, r2
 80062a6:	d04a      	beq.n	800633e <HAL_DMA_DeInit+0xb2>
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	4a80      	ldr	r2, [pc, #512]	@ (80064b0 <HAL_DMA_DeInit+0x224>)
 80062ae:	4293      	cmp	r3, r2
 80062b0:	d045      	beq.n	800633e <HAL_DMA_DeInit+0xb2>
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	4a7f      	ldr	r2, [pc, #508]	@ (80064b4 <HAL_DMA_DeInit+0x228>)
 80062b8:	4293      	cmp	r3, r2
 80062ba:	d040      	beq.n	800633e <HAL_DMA_DeInit+0xb2>
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	4a7d      	ldr	r2, [pc, #500]	@ (80064b8 <HAL_DMA_DeInit+0x22c>)
 80062c2:	4293      	cmp	r3, r2
 80062c4:	d03b      	beq.n	800633e <HAL_DMA_DeInit+0xb2>
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	4a7c      	ldr	r2, [pc, #496]	@ (80064bc <HAL_DMA_DeInit+0x230>)
 80062cc:	4293      	cmp	r3, r2
 80062ce:	d036      	beq.n	800633e <HAL_DMA_DeInit+0xb2>
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	4a7a      	ldr	r2, [pc, #488]	@ (80064c0 <HAL_DMA_DeInit+0x234>)
 80062d6:	4293      	cmp	r3, r2
 80062d8:	d031      	beq.n	800633e <HAL_DMA_DeInit+0xb2>
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	4a79      	ldr	r2, [pc, #484]	@ (80064c4 <HAL_DMA_DeInit+0x238>)
 80062e0:	4293      	cmp	r3, r2
 80062e2:	d02c      	beq.n	800633e <HAL_DMA_DeInit+0xb2>
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	4a77      	ldr	r2, [pc, #476]	@ (80064c8 <HAL_DMA_DeInit+0x23c>)
 80062ea:	4293      	cmp	r3, r2
 80062ec:	d027      	beq.n	800633e <HAL_DMA_DeInit+0xb2>
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	4a76      	ldr	r2, [pc, #472]	@ (80064cc <HAL_DMA_DeInit+0x240>)
 80062f4:	4293      	cmp	r3, r2
 80062f6:	d022      	beq.n	800633e <HAL_DMA_DeInit+0xb2>
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	4a74      	ldr	r2, [pc, #464]	@ (80064d0 <HAL_DMA_DeInit+0x244>)
 80062fe:	4293      	cmp	r3, r2
 8006300:	d01d      	beq.n	800633e <HAL_DMA_DeInit+0xb2>
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	4a73      	ldr	r2, [pc, #460]	@ (80064d4 <HAL_DMA_DeInit+0x248>)
 8006308:	4293      	cmp	r3, r2
 800630a:	d018      	beq.n	800633e <HAL_DMA_DeInit+0xb2>
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	4a71      	ldr	r2, [pc, #452]	@ (80064d8 <HAL_DMA_DeInit+0x24c>)
 8006312:	4293      	cmp	r3, r2
 8006314:	d013      	beq.n	800633e <HAL_DMA_DeInit+0xb2>
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	4a70      	ldr	r2, [pc, #448]	@ (80064dc <HAL_DMA_DeInit+0x250>)
 800631c:	4293      	cmp	r3, r2
 800631e:	d00e      	beq.n	800633e <HAL_DMA_DeInit+0xb2>
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	4a6e      	ldr	r2, [pc, #440]	@ (80064e0 <HAL_DMA_DeInit+0x254>)
 8006326:	4293      	cmp	r3, r2
 8006328:	d009      	beq.n	800633e <HAL_DMA_DeInit+0xb2>
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	4a6d      	ldr	r2, [pc, #436]	@ (80064e4 <HAL_DMA_DeInit+0x258>)
 8006330:	4293      	cmp	r3, r2
 8006332:	d004      	beq.n	800633e <HAL_DMA_DeInit+0xb2>
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	4a6b      	ldr	r2, [pc, #428]	@ (80064e8 <HAL_DMA_DeInit+0x25c>)
 800633a:	4293      	cmp	r3, r2
 800633c:	d108      	bne.n	8006350 <HAL_DMA_DeInit+0xc4>
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	681a      	ldr	r2, [r3, #0]
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f022 0201 	bic.w	r2, r2, #1
 800634c:	601a      	str	r2, [r3, #0]
 800634e:	e007      	b.n	8006360 <HAL_DMA_DeInit+0xd4>
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	681a      	ldr	r2, [r3, #0]
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f022 0201 	bic.w	r2, r2, #1
 800635e:	601a      	str	r2, [r3, #0]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	4a51      	ldr	r2, [pc, #324]	@ (80064ac <HAL_DMA_DeInit+0x220>)
 8006366:	4293      	cmp	r3, r2
 8006368:	d04a      	beq.n	8006400 <HAL_DMA_DeInit+0x174>
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	4a50      	ldr	r2, [pc, #320]	@ (80064b0 <HAL_DMA_DeInit+0x224>)
 8006370:	4293      	cmp	r3, r2
 8006372:	d045      	beq.n	8006400 <HAL_DMA_DeInit+0x174>
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	4a4e      	ldr	r2, [pc, #312]	@ (80064b4 <HAL_DMA_DeInit+0x228>)
 800637a:	4293      	cmp	r3, r2
 800637c:	d040      	beq.n	8006400 <HAL_DMA_DeInit+0x174>
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	4a4d      	ldr	r2, [pc, #308]	@ (80064b8 <HAL_DMA_DeInit+0x22c>)
 8006384:	4293      	cmp	r3, r2
 8006386:	d03b      	beq.n	8006400 <HAL_DMA_DeInit+0x174>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	4a4b      	ldr	r2, [pc, #300]	@ (80064bc <HAL_DMA_DeInit+0x230>)
 800638e:	4293      	cmp	r3, r2
 8006390:	d036      	beq.n	8006400 <HAL_DMA_DeInit+0x174>
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	4a4a      	ldr	r2, [pc, #296]	@ (80064c0 <HAL_DMA_DeInit+0x234>)
 8006398:	4293      	cmp	r3, r2
 800639a:	d031      	beq.n	8006400 <HAL_DMA_DeInit+0x174>
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	4a48      	ldr	r2, [pc, #288]	@ (80064c4 <HAL_DMA_DeInit+0x238>)
 80063a2:	4293      	cmp	r3, r2
 80063a4:	d02c      	beq.n	8006400 <HAL_DMA_DeInit+0x174>
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	4a47      	ldr	r2, [pc, #284]	@ (80064c8 <HAL_DMA_DeInit+0x23c>)
 80063ac:	4293      	cmp	r3, r2
 80063ae:	d027      	beq.n	8006400 <HAL_DMA_DeInit+0x174>
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	4a45      	ldr	r2, [pc, #276]	@ (80064cc <HAL_DMA_DeInit+0x240>)
 80063b6:	4293      	cmp	r3, r2
 80063b8:	d022      	beq.n	8006400 <HAL_DMA_DeInit+0x174>
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	4a44      	ldr	r2, [pc, #272]	@ (80064d0 <HAL_DMA_DeInit+0x244>)
 80063c0:	4293      	cmp	r3, r2
 80063c2:	d01d      	beq.n	8006400 <HAL_DMA_DeInit+0x174>
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	4a42      	ldr	r2, [pc, #264]	@ (80064d4 <HAL_DMA_DeInit+0x248>)
 80063ca:	4293      	cmp	r3, r2
 80063cc:	d018      	beq.n	8006400 <HAL_DMA_DeInit+0x174>
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	4a41      	ldr	r2, [pc, #260]	@ (80064d8 <HAL_DMA_DeInit+0x24c>)
 80063d4:	4293      	cmp	r3, r2
 80063d6:	d013      	beq.n	8006400 <HAL_DMA_DeInit+0x174>
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	4a3f      	ldr	r2, [pc, #252]	@ (80064dc <HAL_DMA_DeInit+0x250>)
 80063de:	4293      	cmp	r3, r2
 80063e0:	d00e      	beq.n	8006400 <HAL_DMA_DeInit+0x174>
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	4a3e      	ldr	r2, [pc, #248]	@ (80064e0 <HAL_DMA_DeInit+0x254>)
 80063e8:	4293      	cmp	r3, r2
 80063ea:	d009      	beq.n	8006400 <HAL_DMA_DeInit+0x174>
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	4a3c      	ldr	r2, [pc, #240]	@ (80064e4 <HAL_DMA_DeInit+0x258>)
 80063f2:	4293      	cmp	r3, r2
 80063f4:	d004      	beq.n	8006400 <HAL_DMA_DeInit+0x174>
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	4a3b      	ldr	r2, [pc, #236]	@ (80064e8 <HAL_DMA_DeInit+0x25c>)
 80063fc:	4293      	cmp	r3, r2
 80063fe:	d101      	bne.n	8006404 <HAL_DMA_DeInit+0x178>
 8006400:	2301      	movs	r3, #1
 8006402:	e000      	b.n	8006406 <HAL_DMA_DeInit+0x17a>
 8006404:	2300      	movs	r3, #0
 8006406:	2b00      	cmp	r3, #0
 8006408:	d025      	beq.n	8006456 <HAL_DMA_DeInit+0x1ca>
  {
    /* Reset DMA Streamx control register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR   = 0U;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	2200      	movs	r2, #0
 8006410:	601a      	str	r2, [r3, #0]

    /* Reset DMA Streamx number of data to transfer register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->NDTR = 0U;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	2200      	movs	r2, #0
 8006418:	605a      	str	r2, [r3, #4]

    /* Reset DMA Streamx peripheral address register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->PAR  = 0U;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	2200      	movs	r2, #0
 8006420:	609a      	str	r2, [r3, #8]

    /* Reset DMA Streamx memory 0 address register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->M0AR = 0U;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	2200      	movs	r2, #0
 8006428:	60da      	str	r2, [r3, #12]

    /* Reset DMA Streamx memory 1 address register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->M1AR = 0U;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	2200      	movs	r2, #0
 8006430:	611a      	str	r2, [r3, #16]

    /* Reset DMA Streamx FIFO control register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR  = (uint32_t)0x00000021U;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	2221      	movs	r2, #33	@ 0x21
 8006438:	615a      	str	r2, [r3, #20]

    /* Get DMA steam Base Address */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800643a:	6878      	ldr	r0, [r7, #4]
 800643c:	f002 f980 	bl	8008740 <DMA_CalcBaseAndBitshift>
 8006440:	4603      	mov	r3, r0
 8006442:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006448:	f003 031f 	and.w	r3, r3, #31
 800644c:	223f      	movs	r2, #63	@ 0x3f
 800644e:	409a      	lsls	r2, r3
 8006450:	68bb      	ldr	r3, [r7, #8]
 8006452:	609a      	str	r2, [r3, #8]
 8006454:	e081      	b.n	800655a <HAL_DMA_DeInit+0x2ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	4a24      	ldr	r2, [pc, #144]	@ (80064ec <HAL_DMA_DeInit+0x260>)
 800645c:	4293      	cmp	r3, r2
 800645e:	d022      	beq.n	80064a6 <HAL_DMA_DeInit+0x21a>
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	4a22      	ldr	r2, [pc, #136]	@ (80064f0 <HAL_DMA_DeInit+0x264>)
 8006466:	4293      	cmp	r3, r2
 8006468:	d01d      	beq.n	80064a6 <HAL_DMA_DeInit+0x21a>
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	4a21      	ldr	r2, [pc, #132]	@ (80064f4 <HAL_DMA_DeInit+0x268>)
 8006470:	4293      	cmp	r3, r2
 8006472:	d018      	beq.n	80064a6 <HAL_DMA_DeInit+0x21a>
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	4a1f      	ldr	r2, [pc, #124]	@ (80064f8 <HAL_DMA_DeInit+0x26c>)
 800647a:	4293      	cmp	r3, r2
 800647c:	d013      	beq.n	80064a6 <HAL_DMA_DeInit+0x21a>
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	4a1e      	ldr	r2, [pc, #120]	@ (80064fc <HAL_DMA_DeInit+0x270>)
 8006484:	4293      	cmp	r3, r2
 8006486:	d00e      	beq.n	80064a6 <HAL_DMA_DeInit+0x21a>
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	4a1c      	ldr	r2, [pc, #112]	@ (8006500 <HAL_DMA_DeInit+0x274>)
 800648e:	4293      	cmp	r3, r2
 8006490:	d009      	beq.n	80064a6 <HAL_DMA_DeInit+0x21a>
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	4a1b      	ldr	r2, [pc, #108]	@ (8006504 <HAL_DMA_DeInit+0x278>)
 8006498:	4293      	cmp	r3, r2
 800649a:	d004      	beq.n	80064a6 <HAL_DMA_DeInit+0x21a>
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	4a19      	ldr	r2, [pc, #100]	@ (8006508 <HAL_DMA_DeInit+0x27c>)
 80064a2:	4293      	cmp	r3, r2
 80064a4:	d132      	bne.n	800650c <HAL_DMA_DeInit+0x280>
 80064a6:	2301      	movs	r3, #1
 80064a8:	e031      	b.n	800650e <HAL_DMA_DeInit+0x282>
 80064aa:	bf00      	nop
 80064ac:	40020010 	.word	0x40020010
 80064b0:	40020028 	.word	0x40020028
 80064b4:	40020040 	.word	0x40020040
 80064b8:	40020058 	.word	0x40020058
 80064bc:	40020070 	.word	0x40020070
 80064c0:	40020088 	.word	0x40020088
 80064c4:	400200a0 	.word	0x400200a0
 80064c8:	400200b8 	.word	0x400200b8
 80064cc:	40020410 	.word	0x40020410
 80064d0:	40020428 	.word	0x40020428
 80064d4:	40020440 	.word	0x40020440
 80064d8:	40020458 	.word	0x40020458
 80064dc:	40020470 	.word	0x40020470
 80064e0:	40020488 	.word	0x40020488
 80064e4:	400204a0 	.word	0x400204a0
 80064e8:	400204b8 	.word	0x400204b8
 80064ec:	58025408 	.word	0x58025408
 80064f0:	5802541c 	.word	0x5802541c
 80064f4:	58025430 	.word	0x58025430
 80064f8:	58025444 	.word	0x58025444
 80064fc:	58025458 	.word	0x58025458
 8006500:	5802546c 	.word	0x5802546c
 8006504:	58025480 	.word	0x58025480
 8006508:	58025494 	.word	0x58025494
 800650c:	2300      	movs	r3, #0
 800650e:	2b00      	cmp	r3, #0
 8006510:	d021      	beq.n	8006556 <HAL_DMA_DeInit+0x2ca>
  {
    /* Reset DMA Channel control register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR  = 0U;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	2200      	movs	r2, #0
 8006518:	601a      	str	r2, [r3, #0]

    /* Reset DMA Channel Number of Data to Transfer register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = 0U;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	2200      	movs	r2, #0
 8006520:	605a      	str	r2, [r3, #4]

    /* Reset DMA Channel peripheral address register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR  = 0U;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	2200      	movs	r2, #0
 8006528:	609a      	str	r2, [r3, #8]

    /* Reset DMA Channel memory 0 address register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = 0U;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	2200      	movs	r2, #0
 8006530:	60da      	str	r2, [r3, #12]

    /* Reset DMA Channel memory 1 address register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CM1AR = 0U;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	2200      	movs	r2, #0
 8006538:	611a      	str	r2, [r3, #16]

    /* Get DMA steam Base Address */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800653a:	6878      	ldr	r0, [r7, #4]
 800653c:	f002 f900 	bl	8008740 <DMA_CalcBaseAndBitshift>
 8006540:	4603      	mov	r3, r0
 8006542:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags at correct offset within the register */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006548:	f003 031f 	and.w	r3, r3, #31
 800654c:	2201      	movs	r2, #1
 800654e:	409a      	lsls	r2, r3
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	605a      	str	r2, [r3, #4]
 8006554:	e001      	b.n	800655a <HAL_DMA_DeInit+0x2ce>
  }
  else
  {
    /* Return error status */
    return HAL_ERROR;
 8006556:	2301      	movs	r3, #1
 8006558:	e04a      	b.n	80065f0 <HAL_DMA_DeInit+0x364>
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
#endif /* BDMA1 */
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800655a:	6878      	ldr	r0, [r7, #4]
 800655c:	f002 fa1e 	bl	800899c <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->DMAmuxChannel != 0U)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006564:	2b00      	cmp	r3, #0
 8006566:	d008      	beq.n	800657a <HAL_DMA_DeInit+0x2ee>
    {
      /* Resett he DMAMUX channel that corresponds to the DMA stream */
      hdma->DMAmuxChannel->CCR = 0U;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800656c:	2200      	movs	r2, #0
 800656e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006574:	687a      	ldr	r2, [r7, #4]
 8006576:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8006578:	605a      	str	r2, [r3, #4]
    }

    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	685b      	ldr	r3, [r3, #4]
 800657e:	2b00      	cmp	r3, #0
 8006580:	d00f      	beq.n	80065a2 <HAL_DMA_DeInit+0x316>
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	685b      	ldr	r3, [r3, #4]
 8006586:	2b08      	cmp	r3, #8
 8006588:	d80b      	bhi.n	80065a2 <HAL_DMA_DeInit+0x316>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800658a:	6878      	ldr	r0, [r7, #4]
 800658c:	f002 faa0 	bl	8008ad0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006594:	2200      	movs	r2, #0
 8006596:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800659c:	687a      	ldr	r2, [r7, #4]
 800659e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80065a0:	605a      	str	r2, [r3, #4]
    }

    hdma->DMAmuxRequestGen = 0U;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	2200      	movs	r2, #0
 80065a6:	66da      	str	r2, [r3, #108]	@ 0x6c
    hdma->DMAmuxRequestGenStatus = 0U;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2200      	movs	r2, #0
 80065ac:	671a      	str	r2, [r3, #112]	@ 0x70
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	2200      	movs	r2, #0
 80065b2:	675a      	str	r2, [r3, #116]	@ 0x74
  }


  /* Clean callbacks */
  hdma->XferCpltCallback       = NULL;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2200      	movs	r2, #0
 80065b8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback   = NULL;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2200      	movs	r2, #0
 80065be:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback     = NULL;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2200      	movs	r2, #0
 80065c4:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	2200      	movs	r2, #0
 80065ca:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback      = NULL;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2200      	movs	r2, #0
 80065d0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback      = NULL;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	2200      	movs	r2, #0
 80065d6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2200      	movs	r2, #0
 80065dc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	2200      	movs	r2, #0
 80065e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2200      	movs	r2, #0
 80065ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80065ee:	2300      	movs	r3, #0
}
 80065f0:	4618      	mov	r0, r3
 80065f2:	3710      	adds	r7, #16
 80065f4:	46bd      	mov	sp, r7
 80065f6:	bd80      	pop	{r7, pc}

080065f8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b086      	sub	sp, #24
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	60f8      	str	r0, [r7, #12]
 8006600:	60b9      	str	r1, [r7, #8]
 8006602:	607a      	str	r2, [r7, #4]
 8006604:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006606:	2300      	movs	r3, #0
 8006608:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	2b00      	cmp	r3, #0
 800660e:	d101      	bne.n	8006614 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8006610:	2301      	movs	r3, #1
 8006612:	e226      	b.n	8006a62 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800661a:	2b01      	cmp	r3, #1
 800661c:	d101      	bne.n	8006622 <HAL_DMA_Start_IT+0x2a>
 800661e:	2302      	movs	r3, #2
 8006620:	e21f      	b.n	8006a62 <HAL_DMA_Start_IT+0x46a>
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	2201      	movs	r2, #1
 8006626:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006630:	b2db      	uxtb	r3, r3
 8006632:	2b01      	cmp	r3, #1
 8006634:	f040 820a 	bne.w	8006a4c <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	2202      	movs	r2, #2
 800663c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	2200      	movs	r2, #0
 8006644:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	4a68      	ldr	r2, [pc, #416]	@ (80067ec <HAL_DMA_Start_IT+0x1f4>)
 800664c:	4293      	cmp	r3, r2
 800664e:	d04a      	beq.n	80066e6 <HAL_DMA_Start_IT+0xee>
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	4a66      	ldr	r2, [pc, #408]	@ (80067f0 <HAL_DMA_Start_IT+0x1f8>)
 8006656:	4293      	cmp	r3, r2
 8006658:	d045      	beq.n	80066e6 <HAL_DMA_Start_IT+0xee>
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	4a65      	ldr	r2, [pc, #404]	@ (80067f4 <HAL_DMA_Start_IT+0x1fc>)
 8006660:	4293      	cmp	r3, r2
 8006662:	d040      	beq.n	80066e6 <HAL_DMA_Start_IT+0xee>
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	4a63      	ldr	r2, [pc, #396]	@ (80067f8 <HAL_DMA_Start_IT+0x200>)
 800666a:	4293      	cmp	r3, r2
 800666c:	d03b      	beq.n	80066e6 <HAL_DMA_Start_IT+0xee>
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	4a62      	ldr	r2, [pc, #392]	@ (80067fc <HAL_DMA_Start_IT+0x204>)
 8006674:	4293      	cmp	r3, r2
 8006676:	d036      	beq.n	80066e6 <HAL_DMA_Start_IT+0xee>
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	4a60      	ldr	r2, [pc, #384]	@ (8006800 <HAL_DMA_Start_IT+0x208>)
 800667e:	4293      	cmp	r3, r2
 8006680:	d031      	beq.n	80066e6 <HAL_DMA_Start_IT+0xee>
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	4a5f      	ldr	r2, [pc, #380]	@ (8006804 <HAL_DMA_Start_IT+0x20c>)
 8006688:	4293      	cmp	r3, r2
 800668a:	d02c      	beq.n	80066e6 <HAL_DMA_Start_IT+0xee>
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	4a5d      	ldr	r2, [pc, #372]	@ (8006808 <HAL_DMA_Start_IT+0x210>)
 8006692:	4293      	cmp	r3, r2
 8006694:	d027      	beq.n	80066e6 <HAL_DMA_Start_IT+0xee>
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	4a5c      	ldr	r2, [pc, #368]	@ (800680c <HAL_DMA_Start_IT+0x214>)
 800669c:	4293      	cmp	r3, r2
 800669e:	d022      	beq.n	80066e6 <HAL_DMA_Start_IT+0xee>
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	4a5a      	ldr	r2, [pc, #360]	@ (8006810 <HAL_DMA_Start_IT+0x218>)
 80066a6:	4293      	cmp	r3, r2
 80066a8:	d01d      	beq.n	80066e6 <HAL_DMA_Start_IT+0xee>
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	4a59      	ldr	r2, [pc, #356]	@ (8006814 <HAL_DMA_Start_IT+0x21c>)
 80066b0:	4293      	cmp	r3, r2
 80066b2:	d018      	beq.n	80066e6 <HAL_DMA_Start_IT+0xee>
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	4a57      	ldr	r2, [pc, #348]	@ (8006818 <HAL_DMA_Start_IT+0x220>)
 80066ba:	4293      	cmp	r3, r2
 80066bc:	d013      	beq.n	80066e6 <HAL_DMA_Start_IT+0xee>
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	4a56      	ldr	r2, [pc, #344]	@ (800681c <HAL_DMA_Start_IT+0x224>)
 80066c4:	4293      	cmp	r3, r2
 80066c6:	d00e      	beq.n	80066e6 <HAL_DMA_Start_IT+0xee>
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	4a54      	ldr	r2, [pc, #336]	@ (8006820 <HAL_DMA_Start_IT+0x228>)
 80066ce:	4293      	cmp	r3, r2
 80066d0:	d009      	beq.n	80066e6 <HAL_DMA_Start_IT+0xee>
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	4a53      	ldr	r2, [pc, #332]	@ (8006824 <HAL_DMA_Start_IT+0x22c>)
 80066d8:	4293      	cmp	r3, r2
 80066da:	d004      	beq.n	80066e6 <HAL_DMA_Start_IT+0xee>
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	4a51      	ldr	r2, [pc, #324]	@ (8006828 <HAL_DMA_Start_IT+0x230>)
 80066e2:	4293      	cmp	r3, r2
 80066e4:	d108      	bne.n	80066f8 <HAL_DMA_Start_IT+0x100>
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	681a      	ldr	r2, [r3, #0]
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	f022 0201 	bic.w	r2, r2, #1
 80066f4:	601a      	str	r2, [r3, #0]
 80066f6:	e007      	b.n	8006708 <HAL_DMA_Start_IT+0x110>
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	681a      	ldr	r2, [r3, #0]
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f022 0201 	bic.w	r2, r2, #1
 8006706:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006708:	683b      	ldr	r3, [r7, #0]
 800670a:	687a      	ldr	r2, [r7, #4]
 800670c:	68b9      	ldr	r1, [r7, #8]
 800670e:	68f8      	ldr	r0, [r7, #12]
 8006710:	f001 fe6a 	bl	80083e8 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	4a34      	ldr	r2, [pc, #208]	@ (80067ec <HAL_DMA_Start_IT+0x1f4>)
 800671a:	4293      	cmp	r3, r2
 800671c:	d04a      	beq.n	80067b4 <HAL_DMA_Start_IT+0x1bc>
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	4a33      	ldr	r2, [pc, #204]	@ (80067f0 <HAL_DMA_Start_IT+0x1f8>)
 8006724:	4293      	cmp	r3, r2
 8006726:	d045      	beq.n	80067b4 <HAL_DMA_Start_IT+0x1bc>
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	4a31      	ldr	r2, [pc, #196]	@ (80067f4 <HAL_DMA_Start_IT+0x1fc>)
 800672e:	4293      	cmp	r3, r2
 8006730:	d040      	beq.n	80067b4 <HAL_DMA_Start_IT+0x1bc>
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	4a30      	ldr	r2, [pc, #192]	@ (80067f8 <HAL_DMA_Start_IT+0x200>)
 8006738:	4293      	cmp	r3, r2
 800673a:	d03b      	beq.n	80067b4 <HAL_DMA_Start_IT+0x1bc>
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	4a2e      	ldr	r2, [pc, #184]	@ (80067fc <HAL_DMA_Start_IT+0x204>)
 8006742:	4293      	cmp	r3, r2
 8006744:	d036      	beq.n	80067b4 <HAL_DMA_Start_IT+0x1bc>
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	4a2d      	ldr	r2, [pc, #180]	@ (8006800 <HAL_DMA_Start_IT+0x208>)
 800674c:	4293      	cmp	r3, r2
 800674e:	d031      	beq.n	80067b4 <HAL_DMA_Start_IT+0x1bc>
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	4a2b      	ldr	r2, [pc, #172]	@ (8006804 <HAL_DMA_Start_IT+0x20c>)
 8006756:	4293      	cmp	r3, r2
 8006758:	d02c      	beq.n	80067b4 <HAL_DMA_Start_IT+0x1bc>
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	4a2a      	ldr	r2, [pc, #168]	@ (8006808 <HAL_DMA_Start_IT+0x210>)
 8006760:	4293      	cmp	r3, r2
 8006762:	d027      	beq.n	80067b4 <HAL_DMA_Start_IT+0x1bc>
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	4a28      	ldr	r2, [pc, #160]	@ (800680c <HAL_DMA_Start_IT+0x214>)
 800676a:	4293      	cmp	r3, r2
 800676c:	d022      	beq.n	80067b4 <HAL_DMA_Start_IT+0x1bc>
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	4a27      	ldr	r2, [pc, #156]	@ (8006810 <HAL_DMA_Start_IT+0x218>)
 8006774:	4293      	cmp	r3, r2
 8006776:	d01d      	beq.n	80067b4 <HAL_DMA_Start_IT+0x1bc>
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	4a25      	ldr	r2, [pc, #148]	@ (8006814 <HAL_DMA_Start_IT+0x21c>)
 800677e:	4293      	cmp	r3, r2
 8006780:	d018      	beq.n	80067b4 <HAL_DMA_Start_IT+0x1bc>
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	4a24      	ldr	r2, [pc, #144]	@ (8006818 <HAL_DMA_Start_IT+0x220>)
 8006788:	4293      	cmp	r3, r2
 800678a:	d013      	beq.n	80067b4 <HAL_DMA_Start_IT+0x1bc>
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	4a22      	ldr	r2, [pc, #136]	@ (800681c <HAL_DMA_Start_IT+0x224>)
 8006792:	4293      	cmp	r3, r2
 8006794:	d00e      	beq.n	80067b4 <HAL_DMA_Start_IT+0x1bc>
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	4a21      	ldr	r2, [pc, #132]	@ (8006820 <HAL_DMA_Start_IT+0x228>)
 800679c:	4293      	cmp	r3, r2
 800679e:	d009      	beq.n	80067b4 <HAL_DMA_Start_IT+0x1bc>
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	4a1f      	ldr	r2, [pc, #124]	@ (8006824 <HAL_DMA_Start_IT+0x22c>)
 80067a6:	4293      	cmp	r3, r2
 80067a8:	d004      	beq.n	80067b4 <HAL_DMA_Start_IT+0x1bc>
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	4a1e      	ldr	r2, [pc, #120]	@ (8006828 <HAL_DMA_Start_IT+0x230>)
 80067b0:	4293      	cmp	r3, r2
 80067b2:	d101      	bne.n	80067b8 <HAL_DMA_Start_IT+0x1c0>
 80067b4:	2301      	movs	r3, #1
 80067b6:	e000      	b.n	80067ba <HAL_DMA_Start_IT+0x1c2>
 80067b8:	2300      	movs	r3, #0
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d036      	beq.n	800682c <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f023 021e 	bic.w	r2, r3, #30
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f042 0216 	orr.w	r2, r2, #22
 80067d0:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d03e      	beq.n	8006858 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	681a      	ldr	r2, [r3, #0]
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	f042 0208 	orr.w	r2, r2, #8
 80067e8:	601a      	str	r2, [r3, #0]
 80067ea:	e035      	b.n	8006858 <HAL_DMA_Start_IT+0x260>
 80067ec:	40020010 	.word	0x40020010
 80067f0:	40020028 	.word	0x40020028
 80067f4:	40020040 	.word	0x40020040
 80067f8:	40020058 	.word	0x40020058
 80067fc:	40020070 	.word	0x40020070
 8006800:	40020088 	.word	0x40020088
 8006804:	400200a0 	.word	0x400200a0
 8006808:	400200b8 	.word	0x400200b8
 800680c:	40020410 	.word	0x40020410
 8006810:	40020428 	.word	0x40020428
 8006814:	40020440 	.word	0x40020440
 8006818:	40020458 	.word	0x40020458
 800681c:	40020470 	.word	0x40020470
 8006820:	40020488 	.word	0x40020488
 8006824:	400204a0 	.word	0x400204a0
 8006828:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f023 020e 	bic.w	r2, r3, #14
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	f042 020a 	orr.w	r2, r2, #10
 800683e:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006844:	2b00      	cmp	r3, #0
 8006846:	d007      	beq.n	8006858 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	681a      	ldr	r2, [r3, #0]
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	f042 0204 	orr.w	r2, r2, #4
 8006856:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	4a83      	ldr	r2, [pc, #524]	@ (8006a6c <HAL_DMA_Start_IT+0x474>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d072      	beq.n	8006948 <HAL_DMA_Start_IT+0x350>
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	4a82      	ldr	r2, [pc, #520]	@ (8006a70 <HAL_DMA_Start_IT+0x478>)
 8006868:	4293      	cmp	r3, r2
 800686a:	d06d      	beq.n	8006948 <HAL_DMA_Start_IT+0x350>
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	4a80      	ldr	r2, [pc, #512]	@ (8006a74 <HAL_DMA_Start_IT+0x47c>)
 8006872:	4293      	cmp	r3, r2
 8006874:	d068      	beq.n	8006948 <HAL_DMA_Start_IT+0x350>
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	4a7f      	ldr	r2, [pc, #508]	@ (8006a78 <HAL_DMA_Start_IT+0x480>)
 800687c:	4293      	cmp	r3, r2
 800687e:	d063      	beq.n	8006948 <HAL_DMA_Start_IT+0x350>
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	4a7d      	ldr	r2, [pc, #500]	@ (8006a7c <HAL_DMA_Start_IT+0x484>)
 8006886:	4293      	cmp	r3, r2
 8006888:	d05e      	beq.n	8006948 <HAL_DMA_Start_IT+0x350>
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	4a7c      	ldr	r2, [pc, #496]	@ (8006a80 <HAL_DMA_Start_IT+0x488>)
 8006890:	4293      	cmp	r3, r2
 8006892:	d059      	beq.n	8006948 <HAL_DMA_Start_IT+0x350>
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	4a7a      	ldr	r2, [pc, #488]	@ (8006a84 <HAL_DMA_Start_IT+0x48c>)
 800689a:	4293      	cmp	r3, r2
 800689c:	d054      	beq.n	8006948 <HAL_DMA_Start_IT+0x350>
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	4a79      	ldr	r2, [pc, #484]	@ (8006a88 <HAL_DMA_Start_IT+0x490>)
 80068a4:	4293      	cmp	r3, r2
 80068a6:	d04f      	beq.n	8006948 <HAL_DMA_Start_IT+0x350>
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	4a77      	ldr	r2, [pc, #476]	@ (8006a8c <HAL_DMA_Start_IT+0x494>)
 80068ae:	4293      	cmp	r3, r2
 80068b0:	d04a      	beq.n	8006948 <HAL_DMA_Start_IT+0x350>
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	4a76      	ldr	r2, [pc, #472]	@ (8006a90 <HAL_DMA_Start_IT+0x498>)
 80068b8:	4293      	cmp	r3, r2
 80068ba:	d045      	beq.n	8006948 <HAL_DMA_Start_IT+0x350>
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	4a74      	ldr	r2, [pc, #464]	@ (8006a94 <HAL_DMA_Start_IT+0x49c>)
 80068c2:	4293      	cmp	r3, r2
 80068c4:	d040      	beq.n	8006948 <HAL_DMA_Start_IT+0x350>
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	4a73      	ldr	r2, [pc, #460]	@ (8006a98 <HAL_DMA_Start_IT+0x4a0>)
 80068cc:	4293      	cmp	r3, r2
 80068ce:	d03b      	beq.n	8006948 <HAL_DMA_Start_IT+0x350>
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	4a71      	ldr	r2, [pc, #452]	@ (8006a9c <HAL_DMA_Start_IT+0x4a4>)
 80068d6:	4293      	cmp	r3, r2
 80068d8:	d036      	beq.n	8006948 <HAL_DMA_Start_IT+0x350>
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	4a70      	ldr	r2, [pc, #448]	@ (8006aa0 <HAL_DMA_Start_IT+0x4a8>)
 80068e0:	4293      	cmp	r3, r2
 80068e2:	d031      	beq.n	8006948 <HAL_DMA_Start_IT+0x350>
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	4a6e      	ldr	r2, [pc, #440]	@ (8006aa4 <HAL_DMA_Start_IT+0x4ac>)
 80068ea:	4293      	cmp	r3, r2
 80068ec:	d02c      	beq.n	8006948 <HAL_DMA_Start_IT+0x350>
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	4a6d      	ldr	r2, [pc, #436]	@ (8006aa8 <HAL_DMA_Start_IT+0x4b0>)
 80068f4:	4293      	cmp	r3, r2
 80068f6:	d027      	beq.n	8006948 <HAL_DMA_Start_IT+0x350>
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	4a6b      	ldr	r2, [pc, #428]	@ (8006aac <HAL_DMA_Start_IT+0x4b4>)
 80068fe:	4293      	cmp	r3, r2
 8006900:	d022      	beq.n	8006948 <HAL_DMA_Start_IT+0x350>
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	4a6a      	ldr	r2, [pc, #424]	@ (8006ab0 <HAL_DMA_Start_IT+0x4b8>)
 8006908:	4293      	cmp	r3, r2
 800690a:	d01d      	beq.n	8006948 <HAL_DMA_Start_IT+0x350>
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	4a68      	ldr	r2, [pc, #416]	@ (8006ab4 <HAL_DMA_Start_IT+0x4bc>)
 8006912:	4293      	cmp	r3, r2
 8006914:	d018      	beq.n	8006948 <HAL_DMA_Start_IT+0x350>
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	4a67      	ldr	r2, [pc, #412]	@ (8006ab8 <HAL_DMA_Start_IT+0x4c0>)
 800691c:	4293      	cmp	r3, r2
 800691e:	d013      	beq.n	8006948 <HAL_DMA_Start_IT+0x350>
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	4a65      	ldr	r2, [pc, #404]	@ (8006abc <HAL_DMA_Start_IT+0x4c4>)
 8006926:	4293      	cmp	r3, r2
 8006928:	d00e      	beq.n	8006948 <HAL_DMA_Start_IT+0x350>
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	4a64      	ldr	r2, [pc, #400]	@ (8006ac0 <HAL_DMA_Start_IT+0x4c8>)
 8006930:	4293      	cmp	r3, r2
 8006932:	d009      	beq.n	8006948 <HAL_DMA_Start_IT+0x350>
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	4a62      	ldr	r2, [pc, #392]	@ (8006ac4 <HAL_DMA_Start_IT+0x4cc>)
 800693a:	4293      	cmp	r3, r2
 800693c:	d004      	beq.n	8006948 <HAL_DMA_Start_IT+0x350>
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	4a61      	ldr	r2, [pc, #388]	@ (8006ac8 <HAL_DMA_Start_IT+0x4d0>)
 8006944:	4293      	cmp	r3, r2
 8006946:	d101      	bne.n	800694c <HAL_DMA_Start_IT+0x354>
 8006948:	2301      	movs	r3, #1
 800694a:	e000      	b.n	800694e <HAL_DMA_Start_IT+0x356>
 800694c:	2300      	movs	r3, #0
 800694e:	2b00      	cmp	r3, #0
 8006950:	d01a      	beq.n	8006988 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800695c:	2b00      	cmp	r3, #0
 800695e:	d007      	beq.n	8006970 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006964:	681a      	ldr	r2, [r3, #0]
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800696a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800696e:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006974:	2b00      	cmp	r3, #0
 8006976:	d007      	beq.n	8006988 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800697c:	681a      	ldr	r2, [r3, #0]
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006982:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006986:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	4a37      	ldr	r2, [pc, #220]	@ (8006a6c <HAL_DMA_Start_IT+0x474>)
 800698e:	4293      	cmp	r3, r2
 8006990:	d04a      	beq.n	8006a28 <HAL_DMA_Start_IT+0x430>
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	4a36      	ldr	r2, [pc, #216]	@ (8006a70 <HAL_DMA_Start_IT+0x478>)
 8006998:	4293      	cmp	r3, r2
 800699a:	d045      	beq.n	8006a28 <HAL_DMA_Start_IT+0x430>
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	4a34      	ldr	r2, [pc, #208]	@ (8006a74 <HAL_DMA_Start_IT+0x47c>)
 80069a2:	4293      	cmp	r3, r2
 80069a4:	d040      	beq.n	8006a28 <HAL_DMA_Start_IT+0x430>
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	4a33      	ldr	r2, [pc, #204]	@ (8006a78 <HAL_DMA_Start_IT+0x480>)
 80069ac:	4293      	cmp	r3, r2
 80069ae:	d03b      	beq.n	8006a28 <HAL_DMA_Start_IT+0x430>
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	4a31      	ldr	r2, [pc, #196]	@ (8006a7c <HAL_DMA_Start_IT+0x484>)
 80069b6:	4293      	cmp	r3, r2
 80069b8:	d036      	beq.n	8006a28 <HAL_DMA_Start_IT+0x430>
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	4a30      	ldr	r2, [pc, #192]	@ (8006a80 <HAL_DMA_Start_IT+0x488>)
 80069c0:	4293      	cmp	r3, r2
 80069c2:	d031      	beq.n	8006a28 <HAL_DMA_Start_IT+0x430>
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	4a2e      	ldr	r2, [pc, #184]	@ (8006a84 <HAL_DMA_Start_IT+0x48c>)
 80069ca:	4293      	cmp	r3, r2
 80069cc:	d02c      	beq.n	8006a28 <HAL_DMA_Start_IT+0x430>
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	4a2d      	ldr	r2, [pc, #180]	@ (8006a88 <HAL_DMA_Start_IT+0x490>)
 80069d4:	4293      	cmp	r3, r2
 80069d6:	d027      	beq.n	8006a28 <HAL_DMA_Start_IT+0x430>
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	4a2b      	ldr	r2, [pc, #172]	@ (8006a8c <HAL_DMA_Start_IT+0x494>)
 80069de:	4293      	cmp	r3, r2
 80069e0:	d022      	beq.n	8006a28 <HAL_DMA_Start_IT+0x430>
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	4a2a      	ldr	r2, [pc, #168]	@ (8006a90 <HAL_DMA_Start_IT+0x498>)
 80069e8:	4293      	cmp	r3, r2
 80069ea:	d01d      	beq.n	8006a28 <HAL_DMA_Start_IT+0x430>
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	4a28      	ldr	r2, [pc, #160]	@ (8006a94 <HAL_DMA_Start_IT+0x49c>)
 80069f2:	4293      	cmp	r3, r2
 80069f4:	d018      	beq.n	8006a28 <HAL_DMA_Start_IT+0x430>
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	4a27      	ldr	r2, [pc, #156]	@ (8006a98 <HAL_DMA_Start_IT+0x4a0>)
 80069fc:	4293      	cmp	r3, r2
 80069fe:	d013      	beq.n	8006a28 <HAL_DMA_Start_IT+0x430>
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	4a25      	ldr	r2, [pc, #148]	@ (8006a9c <HAL_DMA_Start_IT+0x4a4>)
 8006a06:	4293      	cmp	r3, r2
 8006a08:	d00e      	beq.n	8006a28 <HAL_DMA_Start_IT+0x430>
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	4a24      	ldr	r2, [pc, #144]	@ (8006aa0 <HAL_DMA_Start_IT+0x4a8>)
 8006a10:	4293      	cmp	r3, r2
 8006a12:	d009      	beq.n	8006a28 <HAL_DMA_Start_IT+0x430>
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	4a22      	ldr	r2, [pc, #136]	@ (8006aa4 <HAL_DMA_Start_IT+0x4ac>)
 8006a1a:	4293      	cmp	r3, r2
 8006a1c:	d004      	beq.n	8006a28 <HAL_DMA_Start_IT+0x430>
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	4a21      	ldr	r2, [pc, #132]	@ (8006aa8 <HAL_DMA_Start_IT+0x4b0>)
 8006a24:	4293      	cmp	r3, r2
 8006a26:	d108      	bne.n	8006a3a <HAL_DMA_Start_IT+0x442>
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	681a      	ldr	r2, [r3, #0]
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	f042 0201 	orr.w	r2, r2, #1
 8006a36:	601a      	str	r2, [r3, #0]
 8006a38:	e012      	b.n	8006a60 <HAL_DMA_Start_IT+0x468>
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	681a      	ldr	r2, [r3, #0]
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f042 0201 	orr.w	r2, r2, #1
 8006a48:	601a      	str	r2, [r3, #0]
 8006a4a:	e009      	b.n	8006a60 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006a52:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	2200      	movs	r2, #0
 8006a58:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8006a5c:	2301      	movs	r3, #1
 8006a5e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8006a60:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a62:	4618      	mov	r0, r3
 8006a64:	3718      	adds	r7, #24
 8006a66:	46bd      	mov	sp, r7
 8006a68:	bd80      	pop	{r7, pc}
 8006a6a:	bf00      	nop
 8006a6c:	40020010 	.word	0x40020010
 8006a70:	40020028 	.word	0x40020028
 8006a74:	40020040 	.word	0x40020040
 8006a78:	40020058 	.word	0x40020058
 8006a7c:	40020070 	.word	0x40020070
 8006a80:	40020088 	.word	0x40020088
 8006a84:	400200a0 	.word	0x400200a0
 8006a88:	400200b8 	.word	0x400200b8
 8006a8c:	40020410 	.word	0x40020410
 8006a90:	40020428 	.word	0x40020428
 8006a94:	40020440 	.word	0x40020440
 8006a98:	40020458 	.word	0x40020458
 8006a9c:	40020470 	.word	0x40020470
 8006aa0:	40020488 	.word	0x40020488
 8006aa4:	400204a0 	.word	0x400204a0
 8006aa8:	400204b8 	.word	0x400204b8
 8006aac:	58025408 	.word	0x58025408
 8006ab0:	5802541c 	.word	0x5802541c
 8006ab4:	58025430 	.word	0x58025430
 8006ab8:	58025444 	.word	0x58025444
 8006abc:	58025458 	.word	0x58025458
 8006ac0:	5802546c 	.word	0x5802546c
 8006ac4:	58025480 	.word	0x58025480
 8006ac8:	58025494 	.word	0x58025494

08006acc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006acc:	b580      	push	{r7, lr}
 8006ace:	b086      	sub	sp, #24
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8006ad4:	f7fc fef2 	bl	80038bc <HAL_GetTick>
 8006ad8:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d101      	bne.n	8006ae4 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8006ae0:	2301      	movs	r3, #1
 8006ae2:	e2dc      	b.n	800709e <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006aea:	b2db      	uxtb	r3, r3
 8006aec:	2b02      	cmp	r3, #2
 8006aee:	d008      	beq.n	8006b02 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2280      	movs	r2, #128	@ 0x80
 8006af4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	2200      	movs	r2, #0
 8006afa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8006afe:	2301      	movs	r3, #1
 8006b00:	e2cd      	b.n	800709e <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	4a76      	ldr	r2, [pc, #472]	@ (8006ce0 <HAL_DMA_Abort+0x214>)
 8006b08:	4293      	cmp	r3, r2
 8006b0a:	d04a      	beq.n	8006ba2 <HAL_DMA_Abort+0xd6>
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	4a74      	ldr	r2, [pc, #464]	@ (8006ce4 <HAL_DMA_Abort+0x218>)
 8006b12:	4293      	cmp	r3, r2
 8006b14:	d045      	beq.n	8006ba2 <HAL_DMA_Abort+0xd6>
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	4a73      	ldr	r2, [pc, #460]	@ (8006ce8 <HAL_DMA_Abort+0x21c>)
 8006b1c:	4293      	cmp	r3, r2
 8006b1e:	d040      	beq.n	8006ba2 <HAL_DMA_Abort+0xd6>
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	4a71      	ldr	r2, [pc, #452]	@ (8006cec <HAL_DMA_Abort+0x220>)
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d03b      	beq.n	8006ba2 <HAL_DMA_Abort+0xd6>
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	4a70      	ldr	r2, [pc, #448]	@ (8006cf0 <HAL_DMA_Abort+0x224>)
 8006b30:	4293      	cmp	r3, r2
 8006b32:	d036      	beq.n	8006ba2 <HAL_DMA_Abort+0xd6>
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	4a6e      	ldr	r2, [pc, #440]	@ (8006cf4 <HAL_DMA_Abort+0x228>)
 8006b3a:	4293      	cmp	r3, r2
 8006b3c:	d031      	beq.n	8006ba2 <HAL_DMA_Abort+0xd6>
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	4a6d      	ldr	r2, [pc, #436]	@ (8006cf8 <HAL_DMA_Abort+0x22c>)
 8006b44:	4293      	cmp	r3, r2
 8006b46:	d02c      	beq.n	8006ba2 <HAL_DMA_Abort+0xd6>
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	4a6b      	ldr	r2, [pc, #428]	@ (8006cfc <HAL_DMA_Abort+0x230>)
 8006b4e:	4293      	cmp	r3, r2
 8006b50:	d027      	beq.n	8006ba2 <HAL_DMA_Abort+0xd6>
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	4a6a      	ldr	r2, [pc, #424]	@ (8006d00 <HAL_DMA_Abort+0x234>)
 8006b58:	4293      	cmp	r3, r2
 8006b5a:	d022      	beq.n	8006ba2 <HAL_DMA_Abort+0xd6>
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	4a68      	ldr	r2, [pc, #416]	@ (8006d04 <HAL_DMA_Abort+0x238>)
 8006b62:	4293      	cmp	r3, r2
 8006b64:	d01d      	beq.n	8006ba2 <HAL_DMA_Abort+0xd6>
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	4a67      	ldr	r2, [pc, #412]	@ (8006d08 <HAL_DMA_Abort+0x23c>)
 8006b6c:	4293      	cmp	r3, r2
 8006b6e:	d018      	beq.n	8006ba2 <HAL_DMA_Abort+0xd6>
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	4a65      	ldr	r2, [pc, #404]	@ (8006d0c <HAL_DMA_Abort+0x240>)
 8006b76:	4293      	cmp	r3, r2
 8006b78:	d013      	beq.n	8006ba2 <HAL_DMA_Abort+0xd6>
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	4a64      	ldr	r2, [pc, #400]	@ (8006d10 <HAL_DMA_Abort+0x244>)
 8006b80:	4293      	cmp	r3, r2
 8006b82:	d00e      	beq.n	8006ba2 <HAL_DMA_Abort+0xd6>
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	4a62      	ldr	r2, [pc, #392]	@ (8006d14 <HAL_DMA_Abort+0x248>)
 8006b8a:	4293      	cmp	r3, r2
 8006b8c:	d009      	beq.n	8006ba2 <HAL_DMA_Abort+0xd6>
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	4a61      	ldr	r2, [pc, #388]	@ (8006d18 <HAL_DMA_Abort+0x24c>)
 8006b94:	4293      	cmp	r3, r2
 8006b96:	d004      	beq.n	8006ba2 <HAL_DMA_Abort+0xd6>
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	4a5f      	ldr	r2, [pc, #380]	@ (8006d1c <HAL_DMA_Abort+0x250>)
 8006b9e:	4293      	cmp	r3, r2
 8006ba0:	d101      	bne.n	8006ba6 <HAL_DMA_Abort+0xda>
 8006ba2:	2301      	movs	r3, #1
 8006ba4:	e000      	b.n	8006ba8 <HAL_DMA_Abort+0xdc>
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d013      	beq.n	8006bd4 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	681a      	ldr	r2, [r3, #0]
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	f022 021e 	bic.w	r2, r2, #30
 8006bba:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	695a      	ldr	r2, [r3, #20]
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006bca:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	617b      	str	r3, [r7, #20]
 8006bd2:	e00a      	b.n	8006bea <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	681a      	ldr	r2, [r3, #0]
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	f022 020e 	bic.w	r2, r2, #14
 8006be2:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	4a3c      	ldr	r2, [pc, #240]	@ (8006ce0 <HAL_DMA_Abort+0x214>)
 8006bf0:	4293      	cmp	r3, r2
 8006bf2:	d072      	beq.n	8006cda <HAL_DMA_Abort+0x20e>
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	4a3a      	ldr	r2, [pc, #232]	@ (8006ce4 <HAL_DMA_Abort+0x218>)
 8006bfa:	4293      	cmp	r3, r2
 8006bfc:	d06d      	beq.n	8006cda <HAL_DMA_Abort+0x20e>
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	4a39      	ldr	r2, [pc, #228]	@ (8006ce8 <HAL_DMA_Abort+0x21c>)
 8006c04:	4293      	cmp	r3, r2
 8006c06:	d068      	beq.n	8006cda <HAL_DMA_Abort+0x20e>
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	4a37      	ldr	r2, [pc, #220]	@ (8006cec <HAL_DMA_Abort+0x220>)
 8006c0e:	4293      	cmp	r3, r2
 8006c10:	d063      	beq.n	8006cda <HAL_DMA_Abort+0x20e>
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	4a36      	ldr	r2, [pc, #216]	@ (8006cf0 <HAL_DMA_Abort+0x224>)
 8006c18:	4293      	cmp	r3, r2
 8006c1a:	d05e      	beq.n	8006cda <HAL_DMA_Abort+0x20e>
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	4a34      	ldr	r2, [pc, #208]	@ (8006cf4 <HAL_DMA_Abort+0x228>)
 8006c22:	4293      	cmp	r3, r2
 8006c24:	d059      	beq.n	8006cda <HAL_DMA_Abort+0x20e>
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	4a33      	ldr	r2, [pc, #204]	@ (8006cf8 <HAL_DMA_Abort+0x22c>)
 8006c2c:	4293      	cmp	r3, r2
 8006c2e:	d054      	beq.n	8006cda <HAL_DMA_Abort+0x20e>
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	4a31      	ldr	r2, [pc, #196]	@ (8006cfc <HAL_DMA_Abort+0x230>)
 8006c36:	4293      	cmp	r3, r2
 8006c38:	d04f      	beq.n	8006cda <HAL_DMA_Abort+0x20e>
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	4a30      	ldr	r2, [pc, #192]	@ (8006d00 <HAL_DMA_Abort+0x234>)
 8006c40:	4293      	cmp	r3, r2
 8006c42:	d04a      	beq.n	8006cda <HAL_DMA_Abort+0x20e>
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	4a2e      	ldr	r2, [pc, #184]	@ (8006d04 <HAL_DMA_Abort+0x238>)
 8006c4a:	4293      	cmp	r3, r2
 8006c4c:	d045      	beq.n	8006cda <HAL_DMA_Abort+0x20e>
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	4a2d      	ldr	r2, [pc, #180]	@ (8006d08 <HAL_DMA_Abort+0x23c>)
 8006c54:	4293      	cmp	r3, r2
 8006c56:	d040      	beq.n	8006cda <HAL_DMA_Abort+0x20e>
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	4a2b      	ldr	r2, [pc, #172]	@ (8006d0c <HAL_DMA_Abort+0x240>)
 8006c5e:	4293      	cmp	r3, r2
 8006c60:	d03b      	beq.n	8006cda <HAL_DMA_Abort+0x20e>
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	4a2a      	ldr	r2, [pc, #168]	@ (8006d10 <HAL_DMA_Abort+0x244>)
 8006c68:	4293      	cmp	r3, r2
 8006c6a:	d036      	beq.n	8006cda <HAL_DMA_Abort+0x20e>
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	4a28      	ldr	r2, [pc, #160]	@ (8006d14 <HAL_DMA_Abort+0x248>)
 8006c72:	4293      	cmp	r3, r2
 8006c74:	d031      	beq.n	8006cda <HAL_DMA_Abort+0x20e>
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	4a27      	ldr	r2, [pc, #156]	@ (8006d18 <HAL_DMA_Abort+0x24c>)
 8006c7c:	4293      	cmp	r3, r2
 8006c7e:	d02c      	beq.n	8006cda <HAL_DMA_Abort+0x20e>
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	4a25      	ldr	r2, [pc, #148]	@ (8006d1c <HAL_DMA_Abort+0x250>)
 8006c86:	4293      	cmp	r3, r2
 8006c88:	d027      	beq.n	8006cda <HAL_DMA_Abort+0x20e>
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	4a24      	ldr	r2, [pc, #144]	@ (8006d20 <HAL_DMA_Abort+0x254>)
 8006c90:	4293      	cmp	r3, r2
 8006c92:	d022      	beq.n	8006cda <HAL_DMA_Abort+0x20e>
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	4a22      	ldr	r2, [pc, #136]	@ (8006d24 <HAL_DMA_Abort+0x258>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d01d      	beq.n	8006cda <HAL_DMA_Abort+0x20e>
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	4a21      	ldr	r2, [pc, #132]	@ (8006d28 <HAL_DMA_Abort+0x25c>)
 8006ca4:	4293      	cmp	r3, r2
 8006ca6:	d018      	beq.n	8006cda <HAL_DMA_Abort+0x20e>
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	4a1f      	ldr	r2, [pc, #124]	@ (8006d2c <HAL_DMA_Abort+0x260>)
 8006cae:	4293      	cmp	r3, r2
 8006cb0:	d013      	beq.n	8006cda <HAL_DMA_Abort+0x20e>
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	4a1e      	ldr	r2, [pc, #120]	@ (8006d30 <HAL_DMA_Abort+0x264>)
 8006cb8:	4293      	cmp	r3, r2
 8006cba:	d00e      	beq.n	8006cda <HAL_DMA_Abort+0x20e>
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	4a1c      	ldr	r2, [pc, #112]	@ (8006d34 <HAL_DMA_Abort+0x268>)
 8006cc2:	4293      	cmp	r3, r2
 8006cc4:	d009      	beq.n	8006cda <HAL_DMA_Abort+0x20e>
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	4a1b      	ldr	r2, [pc, #108]	@ (8006d38 <HAL_DMA_Abort+0x26c>)
 8006ccc:	4293      	cmp	r3, r2
 8006cce:	d004      	beq.n	8006cda <HAL_DMA_Abort+0x20e>
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	4a19      	ldr	r2, [pc, #100]	@ (8006d3c <HAL_DMA_Abort+0x270>)
 8006cd6:	4293      	cmp	r3, r2
 8006cd8:	d132      	bne.n	8006d40 <HAL_DMA_Abort+0x274>
 8006cda:	2301      	movs	r3, #1
 8006cdc:	e031      	b.n	8006d42 <HAL_DMA_Abort+0x276>
 8006cde:	bf00      	nop
 8006ce0:	40020010 	.word	0x40020010
 8006ce4:	40020028 	.word	0x40020028
 8006ce8:	40020040 	.word	0x40020040
 8006cec:	40020058 	.word	0x40020058
 8006cf0:	40020070 	.word	0x40020070
 8006cf4:	40020088 	.word	0x40020088
 8006cf8:	400200a0 	.word	0x400200a0
 8006cfc:	400200b8 	.word	0x400200b8
 8006d00:	40020410 	.word	0x40020410
 8006d04:	40020428 	.word	0x40020428
 8006d08:	40020440 	.word	0x40020440
 8006d0c:	40020458 	.word	0x40020458
 8006d10:	40020470 	.word	0x40020470
 8006d14:	40020488 	.word	0x40020488
 8006d18:	400204a0 	.word	0x400204a0
 8006d1c:	400204b8 	.word	0x400204b8
 8006d20:	58025408 	.word	0x58025408
 8006d24:	5802541c 	.word	0x5802541c
 8006d28:	58025430 	.word	0x58025430
 8006d2c:	58025444 	.word	0x58025444
 8006d30:	58025458 	.word	0x58025458
 8006d34:	5802546c 	.word	0x5802546c
 8006d38:	58025480 	.word	0x58025480
 8006d3c:	58025494 	.word	0x58025494
 8006d40:	2300      	movs	r3, #0
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d007      	beq.n	8006d56 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d4a:	681a      	ldr	r2, [r3, #0]
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d50:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006d54:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	4a6d      	ldr	r2, [pc, #436]	@ (8006f10 <HAL_DMA_Abort+0x444>)
 8006d5c:	4293      	cmp	r3, r2
 8006d5e:	d04a      	beq.n	8006df6 <HAL_DMA_Abort+0x32a>
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	4a6b      	ldr	r2, [pc, #428]	@ (8006f14 <HAL_DMA_Abort+0x448>)
 8006d66:	4293      	cmp	r3, r2
 8006d68:	d045      	beq.n	8006df6 <HAL_DMA_Abort+0x32a>
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	4a6a      	ldr	r2, [pc, #424]	@ (8006f18 <HAL_DMA_Abort+0x44c>)
 8006d70:	4293      	cmp	r3, r2
 8006d72:	d040      	beq.n	8006df6 <HAL_DMA_Abort+0x32a>
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	4a68      	ldr	r2, [pc, #416]	@ (8006f1c <HAL_DMA_Abort+0x450>)
 8006d7a:	4293      	cmp	r3, r2
 8006d7c:	d03b      	beq.n	8006df6 <HAL_DMA_Abort+0x32a>
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	4a67      	ldr	r2, [pc, #412]	@ (8006f20 <HAL_DMA_Abort+0x454>)
 8006d84:	4293      	cmp	r3, r2
 8006d86:	d036      	beq.n	8006df6 <HAL_DMA_Abort+0x32a>
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	4a65      	ldr	r2, [pc, #404]	@ (8006f24 <HAL_DMA_Abort+0x458>)
 8006d8e:	4293      	cmp	r3, r2
 8006d90:	d031      	beq.n	8006df6 <HAL_DMA_Abort+0x32a>
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	4a64      	ldr	r2, [pc, #400]	@ (8006f28 <HAL_DMA_Abort+0x45c>)
 8006d98:	4293      	cmp	r3, r2
 8006d9a:	d02c      	beq.n	8006df6 <HAL_DMA_Abort+0x32a>
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	4a62      	ldr	r2, [pc, #392]	@ (8006f2c <HAL_DMA_Abort+0x460>)
 8006da2:	4293      	cmp	r3, r2
 8006da4:	d027      	beq.n	8006df6 <HAL_DMA_Abort+0x32a>
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	4a61      	ldr	r2, [pc, #388]	@ (8006f30 <HAL_DMA_Abort+0x464>)
 8006dac:	4293      	cmp	r3, r2
 8006dae:	d022      	beq.n	8006df6 <HAL_DMA_Abort+0x32a>
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	4a5f      	ldr	r2, [pc, #380]	@ (8006f34 <HAL_DMA_Abort+0x468>)
 8006db6:	4293      	cmp	r3, r2
 8006db8:	d01d      	beq.n	8006df6 <HAL_DMA_Abort+0x32a>
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	4a5e      	ldr	r2, [pc, #376]	@ (8006f38 <HAL_DMA_Abort+0x46c>)
 8006dc0:	4293      	cmp	r3, r2
 8006dc2:	d018      	beq.n	8006df6 <HAL_DMA_Abort+0x32a>
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	4a5c      	ldr	r2, [pc, #368]	@ (8006f3c <HAL_DMA_Abort+0x470>)
 8006dca:	4293      	cmp	r3, r2
 8006dcc:	d013      	beq.n	8006df6 <HAL_DMA_Abort+0x32a>
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	4a5b      	ldr	r2, [pc, #364]	@ (8006f40 <HAL_DMA_Abort+0x474>)
 8006dd4:	4293      	cmp	r3, r2
 8006dd6:	d00e      	beq.n	8006df6 <HAL_DMA_Abort+0x32a>
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	4a59      	ldr	r2, [pc, #356]	@ (8006f44 <HAL_DMA_Abort+0x478>)
 8006dde:	4293      	cmp	r3, r2
 8006de0:	d009      	beq.n	8006df6 <HAL_DMA_Abort+0x32a>
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	4a58      	ldr	r2, [pc, #352]	@ (8006f48 <HAL_DMA_Abort+0x47c>)
 8006de8:	4293      	cmp	r3, r2
 8006dea:	d004      	beq.n	8006df6 <HAL_DMA_Abort+0x32a>
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	4a56      	ldr	r2, [pc, #344]	@ (8006f4c <HAL_DMA_Abort+0x480>)
 8006df2:	4293      	cmp	r3, r2
 8006df4:	d108      	bne.n	8006e08 <HAL_DMA_Abort+0x33c>
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	681a      	ldr	r2, [r3, #0]
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f022 0201 	bic.w	r2, r2, #1
 8006e04:	601a      	str	r2, [r3, #0]
 8006e06:	e007      	b.n	8006e18 <HAL_DMA_Abort+0x34c>
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	681a      	ldr	r2, [r3, #0]
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	f022 0201 	bic.w	r2, r2, #1
 8006e16:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8006e18:	e013      	b.n	8006e42 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006e1a:	f7fc fd4f 	bl	80038bc <HAL_GetTick>
 8006e1e:	4602      	mov	r2, r0
 8006e20:	693b      	ldr	r3, [r7, #16]
 8006e22:	1ad3      	subs	r3, r2, r3
 8006e24:	2b05      	cmp	r3, #5
 8006e26:	d90c      	bls.n	8006e42 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2220      	movs	r2, #32
 8006e2c:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	2203      	movs	r2, #3
 8006e32:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	2200      	movs	r2, #0
 8006e3a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8006e3e:	2301      	movs	r3, #1
 8006e40:	e12d      	b.n	800709e <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8006e42:	697b      	ldr	r3, [r7, #20]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	f003 0301 	and.w	r3, r3, #1
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d1e5      	bne.n	8006e1a <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	4a2f      	ldr	r2, [pc, #188]	@ (8006f10 <HAL_DMA_Abort+0x444>)
 8006e54:	4293      	cmp	r3, r2
 8006e56:	d04a      	beq.n	8006eee <HAL_DMA_Abort+0x422>
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	4a2d      	ldr	r2, [pc, #180]	@ (8006f14 <HAL_DMA_Abort+0x448>)
 8006e5e:	4293      	cmp	r3, r2
 8006e60:	d045      	beq.n	8006eee <HAL_DMA_Abort+0x422>
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	4a2c      	ldr	r2, [pc, #176]	@ (8006f18 <HAL_DMA_Abort+0x44c>)
 8006e68:	4293      	cmp	r3, r2
 8006e6a:	d040      	beq.n	8006eee <HAL_DMA_Abort+0x422>
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	4a2a      	ldr	r2, [pc, #168]	@ (8006f1c <HAL_DMA_Abort+0x450>)
 8006e72:	4293      	cmp	r3, r2
 8006e74:	d03b      	beq.n	8006eee <HAL_DMA_Abort+0x422>
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	4a29      	ldr	r2, [pc, #164]	@ (8006f20 <HAL_DMA_Abort+0x454>)
 8006e7c:	4293      	cmp	r3, r2
 8006e7e:	d036      	beq.n	8006eee <HAL_DMA_Abort+0x422>
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	4a27      	ldr	r2, [pc, #156]	@ (8006f24 <HAL_DMA_Abort+0x458>)
 8006e86:	4293      	cmp	r3, r2
 8006e88:	d031      	beq.n	8006eee <HAL_DMA_Abort+0x422>
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	4a26      	ldr	r2, [pc, #152]	@ (8006f28 <HAL_DMA_Abort+0x45c>)
 8006e90:	4293      	cmp	r3, r2
 8006e92:	d02c      	beq.n	8006eee <HAL_DMA_Abort+0x422>
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	4a24      	ldr	r2, [pc, #144]	@ (8006f2c <HAL_DMA_Abort+0x460>)
 8006e9a:	4293      	cmp	r3, r2
 8006e9c:	d027      	beq.n	8006eee <HAL_DMA_Abort+0x422>
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	4a23      	ldr	r2, [pc, #140]	@ (8006f30 <HAL_DMA_Abort+0x464>)
 8006ea4:	4293      	cmp	r3, r2
 8006ea6:	d022      	beq.n	8006eee <HAL_DMA_Abort+0x422>
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	4a21      	ldr	r2, [pc, #132]	@ (8006f34 <HAL_DMA_Abort+0x468>)
 8006eae:	4293      	cmp	r3, r2
 8006eb0:	d01d      	beq.n	8006eee <HAL_DMA_Abort+0x422>
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	4a20      	ldr	r2, [pc, #128]	@ (8006f38 <HAL_DMA_Abort+0x46c>)
 8006eb8:	4293      	cmp	r3, r2
 8006eba:	d018      	beq.n	8006eee <HAL_DMA_Abort+0x422>
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	4a1e      	ldr	r2, [pc, #120]	@ (8006f3c <HAL_DMA_Abort+0x470>)
 8006ec2:	4293      	cmp	r3, r2
 8006ec4:	d013      	beq.n	8006eee <HAL_DMA_Abort+0x422>
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	4a1d      	ldr	r2, [pc, #116]	@ (8006f40 <HAL_DMA_Abort+0x474>)
 8006ecc:	4293      	cmp	r3, r2
 8006ece:	d00e      	beq.n	8006eee <HAL_DMA_Abort+0x422>
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	4a1b      	ldr	r2, [pc, #108]	@ (8006f44 <HAL_DMA_Abort+0x478>)
 8006ed6:	4293      	cmp	r3, r2
 8006ed8:	d009      	beq.n	8006eee <HAL_DMA_Abort+0x422>
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	4a1a      	ldr	r2, [pc, #104]	@ (8006f48 <HAL_DMA_Abort+0x47c>)
 8006ee0:	4293      	cmp	r3, r2
 8006ee2:	d004      	beq.n	8006eee <HAL_DMA_Abort+0x422>
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	4a18      	ldr	r2, [pc, #96]	@ (8006f4c <HAL_DMA_Abort+0x480>)
 8006eea:	4293      	cmp	r3, r2
 8006eec:	d101      	bne.n	8006ef2 <HAL_DMA_Abort+0x426>
 8006eee:	2301      	movs	r3, #1
 8006ef0:	e000      	b.n	8006ef4 <HAL_DMA_Abort+0x428>
 8006ef2:	2300      	movs	r3, #0
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d02b      	beq.n	8006f50 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006efc:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f02:	f003 031f 	and.w	r3, r3, #31
 8006f06:	223f      	movs	r2, #63	@ 0x3f
 8006f08:	409a      	lsls	r2, r3
 8006f0a:	68bb      	ldr	r3, [r7, #8]
 8006f0c:	609a      	str	r2, [r3, #8]
 8006f0e:	e02a      	b.n	8006f66 <HAL_DMA_Abort+0x49a>
 8006f10:	40020010 	.word	0x40020010
 8006f14:	40020028 	.word	0x40020028
 8006f18:	40020040 	.word	0x40020040
 8006f1c:	40020058 	.word	0x40020058
 8006f20:	40020070 	.word	0x40020070
 8006f24:	40020088 	.word	0x40020088
 8006f28:	400200a0 	.word	0x400200a0
 8006f2c:	400200b8 	.word	0x400200b8
 8006f30:	40020410 	.word	0x40020410
 8006f34:	40020428 	.word	0x40020428
 8006f38:	40020440 	.word	0x40020440
 8006f3c:	40020458 	.word	0x40020458
 8006f40:	40020470 	.word	0x40020470
 8006f44:	40020488 	.word	0x40020488
 8006f48:	400204a0 	.word	0x400204a0
 8006f4c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f54:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f5a:	f003 031f 	and.w	r3, r3, #31
 8006f5e:	2201      	movs	r2, #1
 8006f60:	409a      	lsls	r2, r3
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	4a4f      	ldr	r2, [pc, #316]	@ (80070a8 <HAL_DMA_Abort+0x5dc>)
 8006f6c:	4293      	cmp	r3, r2
 8006f6e:	d072      	beq.n	8007056 <HAL_DMA_Abort+0x58a>
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	4a4d      	ldr	r2, [pc, #308]	@ (80070ac <HAL_DMA_Abort+0x5e0>)
 8006f76:	4293      	cmp	r3, r2
 8006f78:	d06d      	beq.n	8007056 <HAL_DMA_Abort+0x58a>
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	4a4c      	ldr	r2, [pc, #304]	@ (80070b0 <HAL_DMA_Abort+0x5e4>)
 8006f80:	4293      	cmp	r3, r2
 8006f82:	d068      	beq.n	8007056 <HAL_DMA_Abort+0x58a>
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	4a4a      	ldr	r2, [pc, #296]	@ (80070b4 <HAL_DMA_Abort+0x5e8>)
 8006f8a:	4293      	cmp	r3, r2
 8006f8c:	d063      	beq.n	8007056 <HAL_DMA_Abort+0x58a>
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	4a49      	ldr	r2, [pc, #292]	@ (80070b8 <HAL_DMA_Abort+0x5ec>)
 8006f94:	4293      	cmp	r3, r2
 8006f96:	d05e      	beq.n	8007056 <HAL_DMA_Abort+0x58a>
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	4a47      	ldr	r2, [pc, #284]	@ (80070bc <HAL_DMA_Abort+0x5f0>)
 8006f9e:	4293      	cmp	r3, r2
 8006fa0:	d059      	beq.n	8007056 <HAL_DMA_Abort+0x58a>
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	4a46      	ldr	r2, [pc, #280]	@ (80070c0 <HAL_DMA_Abort+0x5f4>)
 8006fa8:	4293      	cmp	r3, r2
 8006faa:	d054      	beq.n	8007056 <HAL_DMA_Abort+0x58a>
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	4a44      	ldr	r2, [pc, #272]	@ (80070c4 <HAL_DMA_Abort+0x5f8>)
 8006fb2:	4293      	cmp	r3, r2
 8006fb4:	d04f      	beq.n	8007056 <HAL_DMA_Abort+0x58a>
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	4a43      	ldr	r2, [pc, #268]	@ (80070c8 <HAL_DMA_Abort+0x5fc>)
 8006fbc:	4293      	cmp	r3, r2
 8006fbe:	d04a      	beq.n	8007056 <HAL_DMA_Abort+0x58a>
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	4a41      	ldr	r2, [pc, #260]	@ (80070cc <HAL_DMA_Abort+0x600>)
 8006fc6:	4293      	cmp	r3, r2
 8006fc8:	d045      	beq.n	8007056 <HAL_DMA_Abort+0x58a>
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	4a40      	ldr	r2, [pc, #256]	@ (80070d0 <HAL_DMA_Abort+0x604>)
 8006fd0:	4293      	cmp	r3, r2
 8006fd2:	d040      	beq.n	8007056 <HAL_DMA_Abort+0x58a>
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	4a3e      	ldr	r2, [pc, #248]	@ (80070d4 <HAL_DMA_Abort+0x608>)
 8006fda:	4293      	cmp	r3, r2
 8006fdc:	d03b      	beq.n	8007056 <HAL_DMA_Abort+0x58a>
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	4a3d      	ldr	r2, [pc, #244]	@ (80070d8 <HAL_DMA_Abort+0x60c>)
 8006fe4:	4293      	cmp	r3, r2
 8006fe6:	d036      	beq.n	8007056 <HAL_DMA_Abort+0x58a>
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	4a3b      	ldr	r2, [pc, #236]	@ (80070dc <HAL_DMA_Abort+0x610>)
 8006fee:	4293      	cmp	r3, r2
 8006ff0:	d031      	beq.n	8007056 <HAL_DMA_Abort+0x58a>
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	4a3a      	ldr	r2, [pc, #232]	@ (80070e0 <HAL_DMA_Abort+0x614>)
 8006ff8:	4293      	cmp	r3, r2
 8006ffa:	d02c      	beq.n	8007056 <HAL_DMA_Abort+0x58a>
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	4a38      	ldr	r2, [pc, #224]	@ (80070e4 <HAL_DMA_Abort+0x618>)
 8007002:	4293      	cmp	r3, r2
 8007004:	d027      	beq.n	8007056 <HAL_DMA_Abort+0x58a>
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	4a37      	ldr	r2, [pc, #220]	@ (80070e8 <HAL_DMA_Abort+0x61c>)
 800700c:	4293      	cmp	r3, r2
 800700e:	d022      	beq.n	8007056 <HAL_DMA_Abort+0x58a>
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	4a35      	ldr	r2, [pc, #212]	@ (80070ec <HAL_DMA_Abort+0x620>)
 8007016:	4293      	cmp	r3, r2
 8007018:	d01d      	beq.n	8007056 <HAL_DMA_Abort+0x58a>
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	4a34      	ldr	r2, [pc, #208]	@ (80070f0 <HAL_DMA_Abort+0x624>)
 8007020:	4293      	cmp	r3, r2
 8007022:	d018      	beq.n	8007056 <HAL_DMA_Abort+0x58a>
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	4a32      	ldr	r2, [pc, #200]	@ (80070f4 <HAL_DMA_Abort+0x628>)
 800702a:	4293      	cmp	r3, r2
 800702c:	d013      	beq.n	8007056 <HAL_DMA_Abort+0x58a>
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	4a31      	ldr	r2, [pc, #196]	@ (80070f8 <HAL_DMA_Abort+0x62c>)
 8007034:	4293      	cmp	r3, r2
 8007036:	d00e      	beq.n	8007056 <HAL_DMA_Abort+0x58a>
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	4a2f      	ldr	r2, [pc, #188]	@ (80070fc <HAL_DMA_Abort+0x630>)
 800703e:	4293      	cmp	r3, r2
 8007040:	d009      	beq.n	8007056 <HAL_DMA_Abort+0x58a>
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	4a2e      	ldr	r2, [pc, #184]	@ (8007100 <HAL_DMA_Abort+0x634>)
 8007048:	4293      	cmp	r3, r2
 800704a:	d004      	beq.n	8007056 <HAL_DMA_Abort+0x58a>
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	4a2c      	ldr	r2, [pc, #176]	@ (8007104 <HAL_DMA_Abort+0x638>)
 8007052:	4293      	cmp	r3, r2
 8007054:	d101      	bne.n	800705a <HAL_DMA_Abort+0x58e>
 8007056:	2301      	movs	r3, #1
 8007058:	e000      	b.n	800705c <HAL_DMA_Abort+0x590>
 800705a:	2300      	movs	r3, #0
 800705c:	2b00      	cmp	r3, #0
 800705e:	d015      	beq.n	800708c <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007064:	687a      	ldr	r2, [r7, #4]
 8007066:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8007068:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800706e:	2b00      	cmp	r3, #0
 8007070:	d00c      	beq.n	800708c <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007076:	681a      	ldr	r2, [r3, #0]
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800707c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007080:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007086:	687a      	ldr	r2, [r7, #4]
 8007088:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800708a:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	2201      	movs	r2, #1
 8007090:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	2200      	movs	r2, #0
 8007098:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 800709c:	2300      	movs	r3, #0
}
 800709e:	4618      	mov	r0, r3
 80070a0:	3718      	adds	r7, #24
 80070a2:	46bd      	mov	sp, r7
 80070a4:	bd80      	pop	{r7, pc}
 80070a6:	bf00      	nop
 80070a8:	40020010 	.word	0x40020010
 80070ac:	40020028 	.word	0x40020028
 80070b0:	40020040 	.word	0x40020040
 80070b4:	40020058 	.word	0x40020058
 80070b8:	40020070 	.word	0x40020070
 80070bc:	40020088 	.word	0x40020088
 80070c0:	400200a0 	.word	0x400200a0
 80070c4:	400200b8 	.word	0x400200b8
 80070c8:	40020410 	.word	0x40020410
 80070cc:	40020428 	.word	0x40020428
 80070d0:	40020440 	.word	0x40020440
 80070d4:	40020458 	.word	0x40020458
 80070d8:	40020470 	.word	0x40020470
 80070dc:	40020488 	.word	0x40020488
 80070e0:	400204a0 	.word	0x400204a0
 80070e4:	400204b8 	.word	0x400204b8
 80070e8:	58025408 	.word	0x58025408
 80070ec:	5802541c 	.word	0x5802541c
 80070f0:	58025430 	.word	0x58025430
 80070f4:	58025444 	.word	0x58025444
 80070f8:	58025458 	.word	0x58025458
 80070fc:	5802546c 	.word	0x5802546c
 8007100:	58025480 	.word	0x58025480
 8007104:	58025494 	.word	0x58025494

08007108 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007108:	b580      	push	{r7, lr}
 800710a:	b084      	sub	sp, #16
 800710c:	af00      	add	r7, sp, #0
 800710e:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2b00      	cmp	r3, #0
 8007114:	d101      	bne.n	800711a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8007116:	2301      	movs	r3, #1
 8007118:	e237      	b.n	800758a <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007120:	b2db      	uxtb	r3, r3
 8007122:	2b02      	cmp	r3, #2
 8007124:	d004      	beq.n	8007130 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	2280      	movs	r2, #128	@ 0x80
 800712a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800712c:	2301      	movs	r3, #1
 800712e:	e22c      	b.n	800758a <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	4a5c      	ldr	r2, [pc, #368]	@ (80072a8 <HAL_DMA_Abort_IT+0x1a0>)
 8007136:	4293      	cmp	r3, r2
 8007138:	d04a      	beq.n	80071d0 <HAL_DMA_Abort_IT+0xc8>
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	4a5b      	ldr	r2, [pc, #364]	@ (80072ac <HAL_DMA_Abort_IT+0x1a4>)
 8007140:	4293      	cmp	r3, r2
 8007142:	d045      	beq.n	80071d0 <HAL_DMA_Abort_IT+0xc8>
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	4a59      	ldr	r2, [pc, #356]	@ (80072b0 <HAL_DMA_Abort_IT+0x1a8>)
 800714a:	4293      	cmp	r3, r2
 800714c:	d040      	beq.n	80071d0 <HAL_DMA_Abort_IT+0xc8>
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	4a58      	ldr	r2, [pc, #352]	@ (80072b4 <HAL_DMA_Abort_IT+0x1ac>)
 8007154:	4293      	cmp	r3, r2
 8007156:	d03b      	beq.n	80071d0 <HAL_DMA_Abort_IT+0xc8>
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	4a56      	ldr	r2, [pc, #344]	@ (80072b8 <HAL_DMA_Abort_IT+0x1b0>)
 800715e:	4293      	cmp	r3, r2
 8007160:	d036      	beq.n	80071d0 <HAL_DMA_Abort_IT+0xc8>
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	4a55      	ldr	r2, [pc, #340]	@ (80072bc <HAL_DMA_Abort_IT+0x1b4>)
 8007168:	4293      	cmp	r3, r2
 800716a:	d031      	beq.n	80071d0 <HAL_DMA_Abort_IT+0xc8>
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	4a53      	ldr	r2, [pc, #332]	@ (80072c0 <HAL_DMA_Abort_IT+0x1b8>)
 8007172:	4293      	cmp	r3, r2
 8007174:	d02c      	beq.n	80071d0 <HAL_DMA_Abort_IT+0xc8>
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	4a52      	ldr	r2, [pc, #328]	@ (80072c4 <HAL_DMA_Abort_IT+0x1bc>)
 800717c:	4293      	cmp	r3, r2
 800717e:	d027      	beq.n	80071d0 <HAL_DMA_Abort_IT+0xc8>
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	4a50      	ldr	r2, [pc, #320]	@ (80072c8 <HAL_DMA_Abort_IT+0x1c0>)
 8007186:	4293      	cmp	r3, r2
 8007188:	d022      	beq.n	80071d0 <HAL_DMA_Abort_IT+0xc8>
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	4a4f      	ldr	r2, [pc, #316]	@ (80072cc <HAL_DMA_Abort_IT+0x1c4>)
 8007190:	4293      	cmp	r3, r2
 8007192:	d01d      	beq.n	80071d0 <HAL_DMA_Abort_IT+0xc8>
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	4a4d      	ldr	r2, [pc, #308]	@ (80072d0 <HAL_DMA_Abort_IT+0x1c8>)
 800719a:	4293      	cmp	r3, r2
 800719c:	d018      	beq.n	80071d0 <HAL_DMA_Abort_IT+0xc8>
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	4a4c      	ldr	r2, [pc, #304]	@ (80072d4 <HAL_DMA_Abort_IT+0x1cc>)
 80071a4:	4293      	cmp	r3, r2
 80071a6:	d013      	beq.n	80071d0 <HAL_DMA_Abort_IT+0xc8>
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	4a4a      	ldr	r2, [pc, #296]	@ (80072d8 <HAL_DMA_Abort_IT+0x1d0>)
 80071ae:	4293      	cmp	r3, r2
 80071b0:	d00e      	beq.n	80071d0 <HAL_DMA_Abort_IT+0xc8>
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	4a49      	ldr	r2, [pc, #292]	@ (80072dc <HAL_DMA_Abort_IT+0x1d4>)
 80071b8:	4293      	cmp	r3, r2
 80071ba:	d009      	beq.n	80071d0 <HAL_DMA_Abort_IT+0xc8>
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	4a47      	ldr	r2, [pc, #284]	@ (80072e0 <HAL_DMA_Abort_IT+0x1d8>)
 80071c2:	4293      	cmp	r3, r2
 80071c4:	d004      	beq.n	80071d0 <HAL_DMA_Abort_IT+0xc8>
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	4a46      	ldr	r2, [pc, #280]	@ (80072e4 <HAL_DMA_Abort_IT+0x1dc>)
 80071cc:	4293      	cmp	r3, r2
 80071ce:	d101      	bne.n	80071d4 <HAL_DMA_Abort_IT+0xcc>
 80071d0:	2301      	movs	r3, #1
 80071d2:	e000      	b.n	80071d6 <HAL_DMA_Abort_IT+0xce>
 80071d4:	2300      	movs	r3, #0
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	f000 8086 	beq.w	80072e8 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	2204      	movs	r2, #4
 80071e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	4a2f      	ldr	r2, [pc, #188]	@ (80072a8 <HAL_DMA_Abort_IT+0x1a0>)
 80071ea:	4293      	cmp	r3, r2
 80071ec:	d04a      	beq.n	8007284 <HAL_DMA_Abort_IT+0x17c>
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	4a2e      	ldr	r2, [pc, #184]	@ (80072ac <HAL_DMA_Abort_IT+0x1a4>)
 80071f4:	4293      	cmp	r3, r2
 80071f6:	d045      	beq.n	8007284 <HAL_DMA_Abort_IT+0x17c>
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	4a2c      	ldr	r2, [pc, #176]	@ (80072b0 <HAL_DMA_Abort_IT+0x1a8>)
 80071fe:	4293      	cmp	r3, r2
 8007200:	d040      	beq.n	8007284 <HAL_DMA_Abort_IT+0x17c>
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	4a2b      	ldr	r2, [pc, #172]	@ (80072b4 <HAL_DMA_Abort_IT+0x1ac>)
 8007208:	4293      	cmp	r3, r2
 800720a:	d03b      	beq.n	8007284 <HAL_DMA_Abort_IT+0x17c>
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	4a29      	ldr	r2, [pc, #164]	@ (80072b8 <HAL_DMA_Abort_IT+0x1b0>)
 8007212:	4293      	cmp	r3, r2
 8007214:	d036      	beq.n	8007284 <HAL_DMA_Abort_IT+0x17c>
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	4a28      	ldr	r2, [pc, #160]	@ (80072bc <HAL_DMA_Abort_IT+0x1b4>)
 800721c:	4293      	cmp	r3, r2
 800721e:	d031      	beq.n	8007284 <HAL_DMA_Abort_IT+0x17c>
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	4a26      	ldr	r2, [pc, #152]	@ (80072c0 <HAL_DMA_Abort_IT+0x1b8>)
 8007226:	4293      	cmp	r3, r2
 8007228:	d02c      	beq.n	8007284 <HAL_DMA_Abort_IT+0x17c>
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	4a25      	ldr	r2, [pc, #148]	@ (80072c4 <HAL_DMA_Abort_IT+0x1bc>)
 8007230:	4293      	cmp	r3, r2
 8007232:	d027      	beq.n	8007284 <HAL_DMA_Abort_IT+0x17c>
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	4a23      	ldr	r2, [pc, #140]	@ (80072c8 <HAL_DMA_Abort_IT+0x1c0>)
 800723a:	4293      	cmp	r3, r2
 800723c:	d022      	beq.n	8007284 <HAL_DMA_Abort_IT+0x17c>
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	4a22      	ldr	r2, [pc, #136]	@ (80072cc <HAL_DMA_Abort_IT+0x1c4>)
 8007244:	4293      	cmp	r3, r2
 8007246:	d01d      	beq.n	8007284 <HAL_DMA_Abort_IT+0x17c>
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	4a20      	ldr	r2, [pc, #128]	@ (80072d0 <HAL_DMA_Abort_IT+0x1c8>)
 800724e:	4293      	cmp	r3, r2
 8007250:	d018      	beq.n	8007284 <HAL_DMA_Abort_IT+0x17c>
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	4a1f      	ldr	r2, [pc, #124]	@ (80072d4 <HAL_DMA_Abort_IT+0x1cc>)
 8007258:	4293      	cmp	r3, r2
 800725a:	d013      	beq.n	8007284 <HAL_DMA_Abort_IT+0x17c>
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	4a1d      	ldr	r2, [pc, #116]	@ (80072d8 <HAL_DMA_Abort_IT+0x1d0>)
 8007262:	4293      	cmp	r3, r2
 8007264:	d00e      	beq.n	8007284 <HAL_DMA_Abort_IT+0x17c>
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	4a1c      	ldr	r2, [pc, #112]	@ (80072dc <HAL_DMA_Abort_IT+0x1d4>)
 800726c:	4293      	cmp	r3, r2
 800726e:	d009      	beq.n	8007284 <HAL_DMA_Abort_IT+0x17c>
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	4a1a      	ldr	r2, [pc, #104]	@ (80072e0 <HAL_DMA_Abort_IT+0x1d8>)
 8007276:	4293      	cmp	r3, r2
 8007278:	d004      	beq.n	8007284 <HAL_DMA_Abort_IT+0x17c>
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	4a19      	ldr	r2, [pc, #100]	@ (80072e4 <HAL_DMA_Abort_IT+0x1dc>)
 8007280:	4293      	cmp	r3, r2
 8007282:	d108      	bne.n	8007296 <HAL_DMA_Abort_IT+0x18e>
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	681a      	ldr	r2, [r3, #0]
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	f022 0201 	bic.w	r2, r2, #1
 8007292:	601a      	str	r2, [r3, #0]
 8007294:	e178      	b.n	8007588 <HAL_DMA_Abort_IT+0x480>
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	681a      	ldr	r2, [r3, #0]
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f022 0201 	bic.w	r2, r2, #1
 80072a4:	601a      	str	r2, [r3, #0]
 80072a6:	e16f      	b.n	8007588 <HAL_DMA_Abort_IT+0x480>
 80072a8:	40020010 	.word	0x40020010
 80072ac:	40020028 	.word	0x40020028
 80072b0:	40020040 	.word	0x40020040
 80072b4:	40020058 	.word	0x40020058
 80072b8:	40020070 	.word	0x40020070
 80072bc:	40020088 	.word	0x40020088
 80072c0:	400200a0 	.word	0x400200a0
 80072c4:	400200b8 	.word	0x400200b8
 80072c8:	40020410 	.word	0x40020410
 80072cc:	40020428 	.word	0x40020428
 80072d0:	40020440 	.word	0x40020440
 80072d4:	40020458 	.word	0x40020458
 80072d8:	40020470 	.word	0x40020470
 80072dc:	40020488 	.word	0x40020488
 80072e0:	400204a0 	.word	0x400204a0
 80072e4:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	681a      	ldr	r2, [r3, #0]
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	f022 020e 	bic.w	r2, r2, #14
 80072f6:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	4a6c      	ldr	r2, [pc, #432]	@ (80074b0 <HAL_DMA_Abort_IT+0x3a8>)
 80072fe:	4293      	cmp	r3, r2
 8007300:	d04a      	beq.n	8007398 <HAL_DMA_Abort_IT+0x290>
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	4a6b      	ldr	r2, [pc, #428]	@ (80074b4 <HAL_DMA_Abort_IT+0x3ac>)
 8007308:	4293      	cmp	r3, r2
 800730a:	d045      	beq.n	8007398 <HAL_DMA_Abort_IT+0x290>
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	4a69      	ldr	r2, [pc, #420]	@ (80074b8 <HAL_DMA_Abort_IT+0x3b0>)
 8007312:	4293      	cmp	r3, r2
 8007314:	d040      	beq.n	8007398 <HAL_DMA_Abort_IT+0x290>
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	4a68      	ldr	r2, [pc, #416]	@ (80074bc <HAL_DMA_Abort_IT+0x3b4>)
 800731c:	4293      	cmp	r3, r2
 800731e:	d03b      	beq.n	8007398 <HAL_DMA_Abort_IT+0x290>
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	4a66      	ldr	r2, [pc, #408]	@ (80074c0 <HAL_DMA_Abort_IT+0x3b8>)
 8007326:	4293      	cmp	r3, r2
 8007328:	d036      	beq.n	8007398 <HAL_DMA_Abort_IT+0x290>
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	4a65      	ldr	r2, [pc, #404]	@ (80074c4 <HAL_DMA_Abort_IT+0x3bc>)
 8007330:	4293      	cmp	r3, r2
 8007332:	d031      	beq.n	8007398 <HAL_DMA_Abort_IT+0x290>
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	4a63      	ldr	r2, [pc, #396]	@ (80074c8 <HAL_DMA_Abort_IT+0x3c0>)
 800733a:	4293      	cmp	r3, r2
 800733c:	d02c      	beq.n	8007398 <HAL_DMA_Abort_IT+0x290>
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	4a62      	ldr	r2, [pc, #392]	@ (80074cc <HAL_DMA_Abort_IT+0x3c4>)
 8007344:	4293      	cmp	r3, r2
 8007346:	d027      	beq.n	8007398 <HAL_DMA_Abort_IT+0x290>
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	4a60      	ldr	r2, [pc, #384]	@ (80074d0 <HAL_DMA_Abort_IT+0x3c8>)
 800734e:	4293      	cmp	r3, r2
 8007350:	d022      	beq.n	8007398 <HAL_DMA_Abort_IT+0x290>
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	4a5f      	ldr	r2, [pc, #380]	@ (80074d4 <HAL_DMA_Abort_IT+0x3cc>)
 8007358:	4293      	cmp	r3, r2
 800735a:	d01d      	beq.n	8007398 <HAL_DMA_Abort_IT+0x290>
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	4a5d      	ldr	r2, [pc, #372]	@ (80074d8 <HAL_DMA_Abort_IT+0x3d0>)
 8007362:	4293      	cmp	r3, r2
 8007364:	d018      	beq.n	8007398 <HAL_DMA_Abort_IT+0x290>
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	4a5c      	ldr	r2, [pc, #368]	@ (80074dc <HAL_DMA_Abort_IT+0x3d4>)
 800736c:	4293      	cmp	r3, r2
 800736e:	d013      	beq.n	8007398 <HAL_DMA_Abort_IT+0x290>
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	4a5a      	ldr	r2, [pc, #360]	@ (80074e0 <HAL_DMA_Abort_IT+0x3d8>)
 8007376:	4293      	cmp	r3, r2
 8007378:	d00e      	beq.n	8007398 <HAL_DMA_Abort_IT+0x290>
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	4a59      	ldr	r2, [pc, #356]	@ (80074e4 <HAL_DMA_Abort_IT+0x3dc>)
 8007380:	4293      	cmp	r3, r2
 8007382:	d009      	beq.n	8007398 <HAL_DMA_Abort_IT+0x290>
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	4a57      	ldr	r2, [pc, #348]	@ (80074e8 <HAL_DMA_Abort_IT+0x3e0>)
 800738a:	4293      	cmp	r3, r2
 800738c:	d004      	beq.n	8007398 <HAL_DMA_Abort_IT+0x290>
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	4a56      	ldr	r2, [pc, #344]	@ (80074ec <HAL_DMA_Abort_IT+0x3e4>)
 8007394:	4293      	cmp	r3, r2
 8007396:	d108      	bne.n	80073aa <HAL_DMA_Abort_IT+0x2a2>
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	681a      	ldr	r2, [r3, #0]
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	f022 0201 	bic.w	r2, r2, #1
 80073a6:	601a      	str	r2, [r3, #0]
 80073a8:	e007      	b.n	80073ba <HAL_DMA_Abort_IT+0x2b2>
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	681a      	ldr	r2, [r3, #0]
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f022 0201 	bic.w	r2, r2, #1
 80073b8:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	4a3c      	ldr	r2, [pc, #240]	@ (80074b0 <HAL_DMA_Abort_IT+0x3a8>)
 80073c0:	4293      	cmp	r3, r2
 80073c2:	d072      	beq.n	80074aa <HAL_DMA_Abort_IT+0x3a2>
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	4a3a      	ldr	r2, [pc, #232]	@ (80074b4 <HAL_DMA_Abort_IT+0x3ac>)
 80073ca:	4293      	cmp	r3, r2
 80073cc:	d06d      	beq.n	80074aa <HAL_DMA_Abort_IT+0x3a2>
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	4a39      	ldr	r2, [pc, #228]	@ (80074b8 <HAL_DMA_Abort_IT+0x3b0>)
 80073d4:	4293      	cmp	r3, r2
 80073d6:	d068      	beq.n	80074aa <HAL_DMA_Abort_IT+0x3a2>
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	4a37      	ldr	r2, [pc, #220]	@ (80074bc <HAL_DMA_Abort_IT+0x3b4>)
 80073de:	4293      	cmp	r3, r2
 80073e0:	d063      	beq.n	80074aa <HAL_DMA_Abort_IT+0x3a2>
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	4a36      	ldr	r2, [pc, #216]	@ (80074c0 <HAL_DMA_Abort_IT+0x3b8>)
 80073e8:	4293      	cmp	r3, r2
 80073ea:	d05e      	beq.n	80074aa <HAL_DMA_Abort_IT+0x3a2>
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	4a34      	ldr	r2, [pc, #208]	@ (80074c4 <HAL_DMA_Abort_IT+0x3bc>)
 80073f2:	4293      	cmp	r3, r2
 80073f4:	d059      	beq.n	80074aa <HAL_DMA_Abort_IT+0x3a2>
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	4a33      	ldr	r2, [pc, #204]	@ (80074c8 <HAL_DMA_Abort_IT+0x3c0>)
 80073fc:	4293      	cmp	r3, r2
 80073fe:	d054      	beq.n	80074aa <HAL_DMA_Abort_IT+0x3a2>
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	4a31      	ldr	r2, [pc, #196]	@ (80074cc <HAL_DMA_Abort_IT+0x3c4>)
 8007406:	4293      	cmp	r3, r2
 8007408:	d04f      	beq.n	80074aa <HAL_DMA_Abort_IT+0x3a2>
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	4a30      	ldr	r2, [pc, #192]	@ (80074d0 <HAL_DMA_Abort_IT+0x3c8>)
 8007410:	4293      	cmp	r3, r2
 8007412:	d04a      	beq.n	80074aa <HAL_DMA_Abort_IT+0x3a2>
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	4a2e      	ldr	r2, [pc, #184]	@ (80074d4 <HAL_DMA_Abort_IT+0x3cc>)
 800741a:	4293      	cmp	r3, r2
 800741c:	d045      	beq.n	80074aa <HAL_DMA_Abort_IT+0x3a2>
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	4a2d      	ldr	r2, [pc, #180]	@ (80074d8 <HAL_DMA_Abort_IT+0x3d0>)
 8007424:	4293      	cmp	r3, r2
 8007426:	d040      	beq.n	80074aa <HAL_DMA_Abort_IT+0x3a2>
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	4a2b      	ldr	r2, [pc, #172]	@ (80074dc <HAL_DMA_Abort_IT+0x3d4>)
 800742e:	4293      	cmp	r3, r2
 8007430:	d03b      	beq.n	80074aa <HAL_DMA_Abort_IT+0x3a2>
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	4a2a      	ldr	r2, [pc, #168]	@ (80074e0 <HAL_DMA_Abort_IT+0x3d8>)
 8007438:	4293      	cmp	r3, r2
 800743a:	d036      	beq.n	80074aa <HAL_DMA_Abort_IT+0x3a2>
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	4a28      	ldr	r2, [pc, #160]	@ (80074e4 <HAL_DMA_Abort_IT+0x3dc>)
 8007442:	4293      	cmp	r3, r2
 8007444:	d031      	beq.n	80074aa <HAL_DMA_Abort_IT+0x3a2>
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	4a27      	ldr	r2, [pc, #156]	@ (80074e8 <HAL_DMA_Abort_IT+0x3e0>)
 800744c:	4293      	cmp	r3, r2
 800744e:	d02c      	beq.n	80074aa <HAL_DMA_Abort_IT+0x3a2>
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	4a25      	ldr	r2, [pc, #148]	@ (80074ec <HAL_DMA_Abort_IT+0x3e4>)
 8007456:	4293      	cmp	r3, r2
 8007458:	d027      	beq.n	80074aa <HAL_DMA_Abort_IT+0x3a2>
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	4a24      	ldr	r2, [pc, #144]	@ (80074f0 <HAL_DMA_Abort_IT+0x3e8>)
 8007460:	4293      	cmp	r3, r2
 8007462:	d022      	beq.n	80074aa <HAL_DMA_Abort_IT+0x3a2>
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	4a22      	ldr	r2, [pc, #136]	@ (80074f4 <HAL_DMA_Abort_IT+0x3ec>)
 800746a:	4293      	cmp	r3, r2
 800746c:	d01d      	beq.n	80074aa <HAL_DMA_Abort_IT+0x3a2>
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	4a21      	ldr	r2, [pc, #132]	@ (80074f8 <HAL_DMA_Abort_IT+0x3f0>)
 8007474:	4293      	cmp	r3, r2
 8007476:	d018      	beq.n	80074aa <HAL_DMA_Abort_IT+0x3a2>
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	4a1f      	ldr	r2, [pc, #124]	@ (80074fc <HAL_DMA_Abort_IT+0x3f4>)
 800747e:	4293      	cmp	r3, r2
 8007480:	d013      	beq.n	80074aa <HAL_DMA_Abort_IT+0x3a2>
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	4a1e      	ldr	r2, [pc, #120]	@ (8007500 <HAL_DMA_Abort_IT+0x3f8>)
 8007488:	4293      	cmp	r3, r2
 800748a:	d00e      	beq.n	80074aa <HAL_DMA_Abort_IT+0x3a2>
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	4a1c      	ldr	r2, [pc, #112]	@ (8007504 <HAL_DMA_Abort_IT+0x3fc>)
 8007492:	4293      	cmp	r3, r2
 8007494:	d009      	beq.n	80074aa <HAL_DMA_Abort_IT+0x3a2>
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	4a1b      	ldr	r2, [pc, #108]	@ (8007508 <HAL_DMA_Abort_IT+0x400>)
 800749c:	4293      	cmp	r3, r2
 800749e:	d004      	beq.n	80074aa <HAL_DMA_Abort_IT+0x3a2>
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	4a19      	ldr	r2, [pc, #100]	@ (800750c <HAL_DMA_Abort_IT+0x404>)
 80074a6:	4293      	cmp	r3, r2
 80074a8:	d132      	bne.n	8007510 <HAL_DMA_Abort_IT+0x408>
 80074aa:	2301      	movs	r3, #1
 80074ac:	e031      	b.n	8007512 <HAL_DMA_Abort_IT+0x40a>
 80074ae:	bf00      	nop
 80074b0:	40020010 	.word	0x40020010
 80074b4:	40020028 	.word	0x40020028
 80074b8:	40020040 	.word	0x40020040
 80074bc:	40020058 	.word	0x40020058
 80074c0:	40020070 	.word	0x40020070
 80074c4:	40020088 	.word	0x40020088
 80074c8:	400200a0 	.word	0x400200a0
 80074cc:	400200b8 	.word	0x400200b8
 80074d0:	40020410 	.word	0x40020410
 80074d4:	40020428 	.word	0x40020428
 80074d8:	40020440 	.word	0x40020440
 80074dc:	40020458 	.word	0x40020458
 80074e0:	40020470 	.word	0x40020470
 80074e4:	40020488 	.word	0x40020488
 80074e8:	400204a0 	.word	0x400204a0
 80074ec:	400204b8 	.word	0x400204b8
 80074f0:	58025408 	.word	0x58025408
 80074f4:	5802541c 	.word	0x5802541c
 80074f8:	58025430 	.word	0x58025430
 80074fc:	58025444 	.word	0x58025444
 8007500:	58025458 	.word	0x58025458
 8007504:	5802546c 	.word	0x5802546c
 8007508:	58025480 	.word	0x58025480
 800750c:	58025494 	.word	0x58025494
 8007510:	2300      	movs	r3, #0
 8007512:	2b00      	cmp	r3, #0
 8007514:	d028      	beq.n	8007568 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800751a:	681a      	ldr	r2, [r3, #0]
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007520:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007524:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800752a:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007530:	f003 031f 	and.w	r3, r3, #31
 8007534:	2201      	movs	r2, #1
 8007536:	409a      	lsls	r2, r3
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007540:	687a      	ldr	r2, [r7, #4]
 8007542:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8007544:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800754a:	2b00      	cmp	r3, #0
 800754c:	d00c      	beq.n	8007568 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007552:	681a      	ldr	r2, [r3, #0]
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007558:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800755c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007562:	687a      	ldr	r2, [r7, #4]
 8007564:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8007566:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	2201      	movs	r2, #1
 800756c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2200      	movs	r2, #0
 8007574:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800757c:	2b00      	cmp	r3, #0
 800757e:	d003      	beq.n	8007588 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007584:	6878      	ldr	r0, [r7, #4]
 8007586:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8007588:	2300      	movs	r3, #0
}
 800758a:	4618      	mov	r0, r3
 800758c:	3710      	adds	r7, #16
 800758e:	46bd      	mov	sp, r7
 8007590:	bd80      	pop	{r7, pc}
 8007592:	bf00      	nop

08007594 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007594:	b580      	push	{r7, lr}
 8007596:	b08a      	sub	sp, #40	@ 0x28
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 800759c:	2300      	movs	r3, #0
 800759e:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80075a0:	4b67      	ldr	r3, [pc, #412]	@ (8007740 <HAL_DMA_IRQHandler+0x1ac>)
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	4a67      	ldr	r2, [pc, #412]	@ (8007744 <HAL_DMA_IRQHandler+0x1b0>)
 80075a6:	fba2 2303 	umull	r2, r3, r2, r3
 80075aa:	0a9b      	lsrs	r3, r3, #10
 80075ac:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075b2:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075b8:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80075ba:	6a3b      	ldr	r3, [r7, #32]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80075c0:	69fb      	ldr	r3, [r7, #28]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	4a5f      	ldr	r2, [pc, #380]	@ (8007748 <HAL_DMA_IRQHandler+0x1b4>)
 80075cc:	4293      	cmp	r3, r2
 80075ce:	d04a      	beq.n	8007666 <HAL_DMA_IRQHandler+0xd2>
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	4a5d      	ldr	r2, [pc, #372]	@ (800774c <HAL_DMA_IRQHandler+0x1b8>)
 80075d6:	4293      	cmp	r3, r2
 80075d8:	d045      	beq.n	8007666 <HAL_DMA_IRQHandler+0xd2>
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	4a5c      	ldr	r2, [pc, #368]	@ (8007750 <HAL_DMA_IRQHandler+0x1bc>)
 80075e0:	4293      	cmp	r3, r2
 80075e2:	d040      	beq.n	8007666 <HAL_DMA_IRQHandler+0xd2>
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	4a5a      	ldr	r2, [pc, #360]	@ (8007754 <HAL_DMA_IRQHandler+0x1c0>)
 80075ea:	4293      	cmp	r3, r2
 80075ec:	d03b      	beq.n	8007666 <HAL_DMA_IRQHandler+0xd2>
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	4a59      	ldr	r2, [pc, #356]	@ (8007758 <HAL_DMA_IRQHandler+0x1c4>)
 80075f4:	4293      	cmp	r3, r2
 80075f6:	d036      	beq.n	8007666 <HAL_DMA_IRQHandler+0xd2>
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	4a57      	ldr	r2, [pc, #348]	@ (800775c <HAL_DMA_IRQHandler+0x1c8>)
 80075fe:	4293      	cmp	r3, r2
 8007600:	d031      	beq.n	8007666 <HAL_DMA_IRQHandler+0xd2>
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	4a56      	ldr	r2, [pc, #344]	@ (8007760 <HAL_DMA_IRQHandler+0x1cc>)
 8007608:	4293      	cmp	r3, r2
 800760a:	d02c      	beq.n	8007666 <HAL_DMA_IRQHandler+0xd2>
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	4a54      	ldr	r2, [pc, #336]	@ (8007764 <HAL_DMA_IRQHandler+0x1d0>)
 8007612:	4293      	cmp	r3, r2
 8007614:	d027      	beq.n	8007666 <HAL_DMA_IRQHandler+0xd2>
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	4a53      	ldr	r2, [pc, #332]	@ (8007768 <HAL_DMA_IRQHandler+0x1d4>)
 800761c:	4293      	cmp	r3, r2
 800761e:	d022      	beq.n	8007666 <HAL_DMA_IRQHandler+0xd2>
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	4a51      	ldr	r2, [pc, #324]	@ (800776c <HAL_DMA_IRQHandler+0x1d8>)
 8007626:	4293      	cmp	r3, r2
 8007628:	d01d      	beq.n	8007666 <HAL_DMA_IRQHandler+0xd2>
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	4a50      	ldr	r2, [pc, #320]	@ (8007770 <HAL_DMA_IRQHandler+0x1dc>)
 8007630:	4293      	cmp	r3, r2
 8007632:	d018      	beq.n	8007666 <HAL_DMA_IRQHandler+0xd2>
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	4a4e      	ldr	r2, [pc, #312]	@ (8007774 <HAL_DMA_IRQHandler+0x1e0>)
 800763a:	4293      	cmp	r3, r2
 800763c:	d013      	beq.n	8007666 <HAL_DMA_IRQHandler+0xd2>
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	4a4d      	ldr	r2, [pc, #308]	@ (8007778 <HAL_DMA_IRQHandler+0x1e4>)
 8007644:	4293      	cmp	r3, r2
 8007646:	d00e      	beq.n	8007666 <HAL_DMA_IRQHandler+0xd2>
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	4a4b      	ldr	r2, [pc, #300]	@ (800777c <HAL_DMA_IRQHandler+0x1e8>)
 800764e:	4293      	cmp	r3, r2
 8007650:	d009      	beq.n	8007666 <HAL_DMA_IRQHandler+0xd2>
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	4a4a      	ldr	r2, [pc, #296]	@ (8007780 <HAL_DMA_IRQHandler+0x1ec>)
 8007658:	4293      	cmp	r3, r2
 800765a:	d004      	beq.n	8007666 <HAL_DMA_IRQHandler+0xd2>
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	4a48      	ldr	r2, [pc, #288]	@ (8007784 <HAL_DMA_IRQHandler+0x1f0>)
 8007662:	4293      	cmp	r3, r2
 8007664:	d101      	bne.n	800766a <HAL_DMA_IRQHandler+0xd6>
 8007666:	2301      	movs	r3, #1
 8007668:	e000      	b.n	800766c <HAL_DMA_IRQHandler+0xd8>
 800766a:	2300      	movs	r3, #0
 800766c:	2b00      	cmp	r3, #0
 800766e:	f000 842b 	beq.w	8007ec8 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007676:	f003 031f 	and.w	r3, r3, #31
 800767a:	2208      	movs	r2, #8
 800767c:	409a      	lsls	r2, r3
 800767e:	69bb      	ldr	r3, [r7, #24]
 8007680:	4013      	ands	r3, r2
 8007682:	2b00      	cmp	r3, #0
 8007684:	f000 80a2 	beq.w	80077cc <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	4a2e      	ldr	r2, [pc, #184]	@ (8007748 <HAL_DMA_IRQHandler+0x1b4>)
 800768e:	4293      	cmp	r3, r2
 8007690:	d04a      	beq.n	8007728 <HAL_DMA_IRQHandler+0x194>
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	4a2d      	ldr	r2, [pc, #180]	@ (800774c <HAL_DMA_IRQHandler+0x1b8>)
 8007698:	4293      	cmp	r3, r2
 800769a:	d045      	beq.n	8007728 <HAL_DMA_IRQHandler+0x194>
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	4a2b      	ldr	r2, [pc, #172]	@ (8007750 <HAL_DMA_IRQHandler+0x1bc>)
 80076a2:	4293      	cmp	r3, r2
 80076a4:	d040      	beq.n	8007728 <HAL_DMA_IRQHandler+0x194>
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	4a2a      	ldr	r2, [pc, #168]	@ (8007754 <HAL_DMA_IRQHandler+0x1c0>)
 80076ac:	4293      	cmp	r3, r2
 80076ae:	d03b      	beq.n	8007728 <HAL_DMA_IRQHandler+0x194>
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	4a28      	ldr	r2, [pc, #160]	@ (8007758 <HAL_DMA_IRQHandler+0x1c4>)
 80076b6:	4293      	cmp	r3, r2
 80076b8:	d036      	beq.n	8007728 <HAL_DMA_IRQHandler+0x194>
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	4a27      	ldr	r2, [pc, #156]	@ (800775c <HAL_DMA_IRQHandler+0x1c8>)
 80076c0:	4293      	cmp	r3, r2
 80076c2:	d031      	beq.n	8007728 <HAL_DMA_IRQHandler+0x194>
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	4a25      	ldr	r2, [pc, #148]	@ (8007760 <HAL_DMA_IRQHandler+0x1cc>)
 80076ca:	4293      	cmp	r3, r2
 80076cc:	d02c      	beq.n	8007728 <HAL_DMA_IRQHandler+0x194>
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	4a24      	ldr	r2, [pc, #144]	@ (8007764 <HAL_DMA_IRQHandler+0x1d0>)
 80076d4:	4293      	cmp	r3, r2
 80076d6:	d027      	beq.n	8007728 <HAL_DMA_IRQHandler+0x194>
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	4a22      	ldr	r2, [pc, #136]	@ (8007768 <HAL_DMA_IRQHandler+0x1d4>)
 80076de:	4293      	cmp	r3, r2
 80076e0:	d022      	beq.n	8007728 <HAL_DMA_IRQHandler+0x194>
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	4a21      	ldr	r2, [pc, #132]	@ (800776c <HAL_DMA_IRQHandler+0x1d8>)
 80076e8:	4293      	cmp	r3, r2
 80076ea:	d01d      	beq.n	8007728 <HAL_DMA_IRQHandler+0x194>
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	4a1f      	ldr	r2, [pc, #124]	@ (8007770 <HAL_DMA_IRQHandler+0x1dc>)
 80076f2:	4293      	cmp	r3, r2
 80076f4:	d018      	beq.n	8007728 <HAL_DMA_IRQHandler+0x194>
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	4a1e      	ldr	r2, [pc, #120]	@ (8007774 <HAL_DMA_IRQHandler+0x1e0>)
 80076fc:	4293      	cmp	r3, r2
 80076fe:	d013      	beq.n	8007728 <HAL_DMA_IRQHandler+0x194>
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	4a1c      	ldr	r2, [pc, #112]	@ (8007778 <HAL_DMA_IRQHandler+0x1e4>)
 8007706:	4293      	cmp	r3, r2
 8007708:	d00e      	beq.n	8007728 <HAL_DMA_IRQHandler+0x194>
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	4a1b      	ldr	r2, [pc, #108]	@ (800777c <HAL_DMA_IRQHandler+0x1e8>)
 8007710:	4293      	cmp	r3, r2
 8007712:	d009      	beq.n	8007728 <HAL_DMA_IRQHandler+0x194>
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	4a19      	ldr	r2, [pc, #100]	@ (8007780 <HAL_DMA_IRQHandler+0x1ec>)
 800771a:	4293      	cmp	r3, r2
 800771c:	d004      	beq.n	8007728 <HAL_DMA_IRQHandler+0x194>
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	4a18      	ldr	r2, [pc, #96]	@ (8007784 <HAL_DMA_IRQHandler+0x1f0>)
 8007724:	4293      	cmp	r3, r2
 8007726:	d12f      	bne.n	8007788 <HAL_DMA_IRQHandler+0x1f4>
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	f003 0304 	and.w	r3, r3, #4
 8007732:	2b00      	cmp	r3, #0
 8007734:	bf14      	ite	ne
 8007736:	2301      	movne	r3, #1
 8007738:	2300      	moveq	r3, #0
 800773a:	b2db      	uxtb	r3, r3
 800773c:	e02e      	b.n	800779c <HAL_DMA_IRQHandler+0x208>
 800773e:	bf00      	nop
 8007740:	24000010 	.word	0x24000010
 8007744:	1b4e81b5 	.word	0x1b4e81b5
 8007748:	40020010 	.word	0x40020010
 800774c:	40020028 	.word	0x40020028
 8007750:	40020040 	.word	0x40020040
 8007754:	40020058 	.word	0x40020058
 8007758:	40020070 	.word	0x40020070
 800775c:	40020088 	.word	0x40020088
 8007760:	400200a0 	.word	0x400200a0
 8007764:	400200b8 	.word	0x400200b8
 8007768:	40020410 	.word	0x40020410
 800776c:	40020428 	.word	0x40020428
 8007770:	40020440 	.word	0x40020440
 8007774:	40020458 	.word	0x40020458
 8007778:	40020470 	.word	0x40020470
 800777c:	40020488 	.word	0x40020488
 8007780:	400204a0 	.word	0x400204a0
 8007784:	400204b8 	.word	0x400204b8
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	f003 0308 	and.w	r3, r3, #8
 8007792:	2b00      	cmp	r3, #0
 8007794:	bf14      	ite	ne
 8007796:	2301      	movne	r3, #1
 8007798:	2300      	moveq	r3, #0
 800779a:	b2db      	uxtb	r3, r3
 800779c:	2b00      	cmp	r3, #0
 800779e:	d015      	beq.n	80077cc <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	681a      	ldr	r2, [r3, #0]
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	f022 0204 	bic.w	r2, r2, #4
 80077ae:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80077b4:	f003 031f 	and.w	r3, r3, #31
 80077b8:	2208      	movs	r2, #8
 80077ba:	409a      	lsls	r2, r3
 80077bc:	6a3b      	ldr	r3, [r7, #32]
 80077be:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80077c4:	f043 0201 	orr.w	r2, r3, #1
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80077d0:	f003 031f 	and.w	r3, r3, #31
 80077d4:	69ba      	ldr	r2, [r7, #24]
 80077d6:	fa22 f303 	lsr.w	r3, r2, r3
 80077da:	f003 0301 	and.w	r3, r3, #1
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d06e      	beq.n	80078c0 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	4a69      	ldr	r2, [pc, #420]	@ (800798c <HAL_DMA_IRQHandler+0x3f8>)
 80077e8:	4293      	cmp	r3, r2
 80077ea:	d04a      	beq.n	8007882 <HAL_DMA_IRQHandler+0x2ee>
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	4a67      	ldr	r2, [pc, #412]	@ (8007990 <HAL_DMA_IRQHandler+0x3fc>)
 80077f2:	4293      	cmp	r3, r2
 80077f4:	d045      	beq.n	8007882 <HAL_DMA_IRQHandler+0x2ee>
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	4a66      	ldr	r2, [pc, #408]	@ (8007994 <HAL_DMA_IRQHandler+0x400>)
 80077fc:	4293      	cmp	r3, r2
 80077fe:	d040      	beq.n	8007882 <HAL_DMA_IRQHandler+0x2ee>
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	4a64      	ldr	r2, [pc, #400]	@ (8007998 <HAL_DMA_IRQHandler+0x404>)
 8007806:	4293      	cmp	r3, r2
 8007808:	d03b      	beq.n	8007882 <HAL_DMA_IRQHandler+0x2ee>
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	4a63      	ldr	r2, [pc, #396]	@ (800799c <HAL_DMA_IRQHandler+0x408>)
 8007810:	4293      	cmp	r3, r2
 8007812:	d036      	beq.n	8007882 <HAL_DMA_IRQHandler+0x2ee>
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	4a61      	ldr	r2, [pc, #388]	@ (80079a0 <HAL_DMA_IRQHandler+0x40c>)
 800781a:	4293      	cmp	r3, r2
 800781c:	d031      	beq.n	8007882 <HAL_DMA_IRQHandler+0x2ee>
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	4a60      	ldr	r2, [pc, #384]	@ (80079a4 <HAL_DMA_IRQHandler+0x410>)
 8007824:	4293      	cmp	r3, r2
 8007826:	d02c      	beq.n	8007882 <HAL_DMA_IRQHandler+0x2ee>
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	4a5e      	ldr	r2, [pc, #376]	@ (80079a8 <HAL_DMA_IRQHandler+0x414>)
 800782e:	4293      	cmp	r3, r2
 8007830:	d027      	beq.n	8007882 <HAL_DMA_IRQHandler+0x2ee>
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	4a5d      	ldr	r2, [pc, #372]	@ (80079ac <HAL_DMA_IRQHandler+0x418>)
 8007838:	4293      	cmp	r3, r2
 800783a:	d022      	beq.n	8007882 <HAL_DMA_IRQHandler+0x2ee>
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	4a5b      	ldr	r2, [pc, #364]	@ (80079b0 <HAL_DMA_IRQHandler+0x41c>)
 8007842:	4293      	cmp	r3, r2
 8007844:	d01d      	beq.n	8007882 <HAL_DMA_IRQHandler+0x2ee>
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	4a5a      	ldr	r2, [pc, #360]	@ (80079b4 <HAL_DMA_IRQHandler+0x420>)
 800784c:	4293      	cmp	r3, r2
 800784e:	d018      	beq.n	8007882 <HAL_DMA_IRQHandler+0x2ee>
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	4a58      	ldr	r2, [pc, #352]	@ (80079b8 <HAL_DMA_IRQHandler+0x424>)
 8007856:	4293      	cmp	r3, r2
 8007858:	d013      	beq.n	8007882 <HAL_DMA_IRQHandler+0x2ee>
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	4a57      	ldr	r2, [pc, #348]	@ (80079bc <HAL_DMA_IRQHandler+0x428>)
 8007860:	4293      	cmp	r3, r2
 8007862:	d00e      	beq.n	8007882 <HAL_DMA_IRQHandler+0x2ee>
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	4a55      	ldr	r2, [pc, #340]	@ (80079c0 <HAL_DMA_IRQHandler+0x42c>)
 800786a:	4293      	cmp	r3, r2
 800786c:	d009      	beq.n	8007882 <HAL_DMA_IRQHandler+0x2ee>
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	4a54      	ldr	r2, [pc, #336]	@ (80079c4 <HAL_DMA_IRQHandler+0x430>)
 8007874:	4293      	cmp	r3, r2
 8007876:	d004      	beq.n	8007882 <HAL_DMA_IRQHandler+0x2ee>
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	4a52      	ldr	r2, [pc, #328]	@ (80079c8 <HAL_DMA_IRQHandler+0x434>)
 800787e:	4293      	cmp	r3, r2
 8007880:	d10a      	bne.n	8007898 <HAL_DMA_IRQHandler+0x304>
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	695b      	ldr	r3, [r3, #20]
 8007888:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800788c:	2b00      	cmp	r3, #0
 800788e:	bf14      	ite	ne
 8007890:	2301      	movne	r3, #1
 8007892:	2300      	moveq	r3, #0
 8007894:	b2db      	uxtb	r3, r3
 8007896:	e003      	b.n	80078a0 <HAL_DMA_IRQHandler+0x30c>
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	2300      	movs	r3, #0
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d00d      	beq.n	80078c0 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80078a8:	f003 031f 	and.w	r3, r3, #31
 80078ac:	2201      	movs	r2, #1
 80078ae:	409a      	lsls	r2, r3
 80078b0:	6a3b      	ldr	r3, [r7, #32]
 80078b2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80078b8:	f043 0202 	orr.w	r2, r3, #2
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80078c4:	f003 031f 	and.w	r3, r3, #31
 80078c8:	2204      	movs	r2, #4
 80078ca:	409a      	lsls	r2, r3
 80078cc:	69bb      	ldr	r3, [r7, #24]
 80078ce:	4013      	ands	r3, r2
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	f000 808f 	beq.w	80079f4 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	4a2c      	ldr	r2, [pc, #176]	@ (800798c <HAL_DMA_IRQHandler+0x3f8>)
 80078dc:	4293      	cmp	r3, r2
 80078de:	d04a      	beq.n	8007976 <HAL_DMA_IRQHandler+0x3e2>
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	4a2a      	ldr	r2, [pc, #168]	@ (8007990 <HAL_DMA_IRQHandler+0x3fc>)
 80078e6:	4293      	cmp	r3, r2
 80078e8:	d045      	beq.n	8007976 <HAL_DMA_IRQHandler+0x3e2>
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	4a29      	ldr	r2, [pc, #164]	@ (8007994 <HAL_DMA_IRQHandler+0x400>)
 80078f0:	4293      	cmp	r3, r2
 80078f2:	d040      	beq.n	8007976 <HAL_DMA_IRQHandler+0x3e2>
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	4a27      	ldr	r2, [pc, #156]	@ (8007998 <HAL_DMA_IRQHandler+0x404>)
 80078fa:	4293      	cmp	r3, r2
 80078fc:	d03b      	beq.n	8007976 <HAL_DMA_IRQHandler+0x3e2>
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	4a26      	ldr	r2, [pc, #152]	@ (800799c <HAL_DMA_IRQHandler+0x408>)
 8007904:	4293      	cmp	r3, r2
 8007906:	d036      	beq.n	8007976 <HAL_DMA_IRQHandler+0x3e2>
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	4a24      	ldr	r2, [pc, #144]	@ (80079a0 <HAL_DMA_IRQHandler+0x40c>)
 800790e:	4293      	cmp	r3, r2
 8007910:	d031      	beq.n	8007976 <HAL_DMA_IRQHandler+0x3e2>
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	4a23      	ldr	r2, [pc, #140]	@ (80079a4 <HAL_DMA_IRQHandler+0x410>)
 8007918:	4293      	cmp	r3, r2
 800791a:	d02c      	beq.n	8007976 <HAL_DMA_IRQHandler+0x3e2>
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	4a21      	ldr	r2, [pc, #132]	@ (80079a8 <HAL_DMA_IRQHandler+0x414>)
 8007922:	4293      	cmp	r3, r2
 8007924:	d027      	beq.n	8007976 <HAL_DMA_IRQHandler+0x3e2>
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	4a20      	ldr	r2, [pc, #128]	@ (80079ac <HAL_DMA_IRQHandler+0x418>)
 800792c:	4293      	cmp	r3, r2
 800792e:	d022      	beq.n	8007976 <HAL_DMA_IRQHandler+0x3e2>
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	4a1e      	ldr	r2, [pc, #120]	@ (80079b0 <HAL_DMA_IRQHandler+0x41c>)
 8007936:	4293      	cmp	r3, r2
 8007938:	d01d      	beq.n	8007976 <HAL_DMA_IRQHandler+0x3e2>
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	4a1d      	ldr	r2, [pc, #116]	@ (80079b4 <HAL_DMA_IRQHandler+0x420>)
 8007940:	4293      	cmp	r3, r2
 8007942:	d018      	beq.n	8007976 <HAL_DMA_IRQHandler+0x3e2>
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	4a1b      	ldr	r2, [pc, #108]	@ (80079b8 <HAL_DMA_IRQHandler+0x424>)
 800794a:	4293      	cmp	r3, r2
 800794c:	d013      	beq.n	8007976 <HAL_DMA_IRQHandler+0x3e2>
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	4a1a      	ldr	r2, [pc, #104]	@ (80079bc <HAL_DMA_IRQHandler+0x428>)
 8007954:	4293      	cmp	r3, r2
 8007956:	d00e      	beq.n	8007976 <HAL_DMA_IRQHandler+0x3e2>
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	4a18      	ldr	r2, [pc, #96]	@ (80079c0 <HAL_DMA_IRQHandler+0x42c>)
 800795e:	4293      	cmp	r3, r2
 8007960:	d009      	beq.n	8007976 <HAL_DMA_IRQHandler+0x3e2>
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	4a17      	ldr	r2, [pc, #92]	@ (80079c4 <HAL_DMA_IRQHandler+0x430>)
 8007968:	4293      	cmp	r3, r2
 800796a:	d004      	beq.n	8007976 <HAL_DMA_IRQHandler+0x3e2>
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	4a15      	ldr	r2, [pc, #84]	@ (80079c8 <HAL_DMA_IRQHandler+0x434>)
 8007972:	4293      	cmp	r3, r2
 8007974:	d12a      	bne.n	80079cc <HAL_DMA_IRQHandler+0x438>
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	f003 0302 	and.w	r3, r3, #2
 8007980:	2b00      	cmp	r3, #0
 8007982:	bf14      	ite	ne
 8007984:	2301      	movne	r3, #1
 8007986:	2300      	moveq	r3, #0
 8007988:	b2db      	uxtb	r3, r3
 800798a:	e023      	b.n	80079d4 <HAL_DMA_IRQHandler+0x440>
 800798c:	40020010 	.word	0x40020010
 8007990:	40020028 	.word	0x40020028
 8007994:	40020040 	.word	0x40020040
 8007998:	40020058 	.word	0x40020058
 800799c:	40020070 	.word	0x40020070
 80079a0:	40020088 	.word	0x40020088
 80079a4:	400200a0 	.word	0x400200a0
 80079a8:	400200b8 	.word	0x400200b8
 80079ac:	40020410 	.word	0x40020410
 80079b0:	40020428 	.word	0x40020428
 80079b4:	40020440 	.word	0x40020440
 80079b8:	40020458 	.word	0x40020458
 80079bc:	40020470 	.word	0x40020470
 80079c0:	40020488 	.word	0x40020488
 80079c4:	400204a0 	.word	0x400204a0
 80079c8:	400204b8 	.word	0x400204b8
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	2300      	movs	r3, #0
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d00d      	beq.n	80079f4 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80079dc:	f003 031f 	and.w	r3, r3, #31
 80079e0:	2204      	movs	r2, #4
 80079e2:	409a      	lsls	r2, r3
 80079e4:	6a3b      	ldr	r3, [r7, #32]
 80079e6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079ec:	f043 0204 	orr.w	r2, r3, #4
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80079f8:	f003 031f 	and.w	r3, r3, #31
 80079fc:	2210      	movs	r2, #16
 80079fe:	409a      	lsls	r2, r3
 8007a00:	69bb      	ldr	r3, [r7, #24]
 8007a02:	4013      	ands	r3, r2
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	f000 80a6 	beq.w	8007b56 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	4a85      	ldr	r2, [pc, #532]	@ (8007c24 <HAL_DMA_IRQHandler+0x690>)
 8007a10:	4293      	cmp	r3, r2
 8007a12:	d04a      	beq.n	8007aaa <HAL_DMA_IRQHandler+0x516>
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	4a83      	ldr	r2, [pc, #524]	@ (8007c28 <HAL_DMA_IRQHandler+0x694>)
 8007a1a:	4293      	cmp	r3, r2
 8007a1c:	d045      	beq.n	8007aaa <HAL_DMA_IRQHandler+0x516>
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	4a82      	ldr	r2, [pc, #520]	@ (8007c2c <HAL_DMA_IRQHandler+0x698>)
 8007a24:	4293      	cmp	r3, r2
 8007a26:	d040      	beq.n	8007aaa <HAL_DMA_IRQHandler+0x516>
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	4a80      	ldr	r2, [pc, #512]	@ (8007c30 <HAL_DMA_IRQHandler+0x69c>)
 8007a2e:	4293      	cmp	r3, r2
 8007a30:	d03b      	beq.n	8007aaa <HAL_DMA_IRQHandler+0x516>
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	4a7f      	ldr	r2, [pc, #508]	@ (8007c34 <HAL_DMA_IRQHandler+0x6a0>)
 8007a38:	4293      	cmp	r3, r2
 8007a3a:	d036      	beq.n	8007aaa <HAL_DMA_IRQHandler+0x516>
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	4a7d      	ldr	r2, [pc, #500]	@ (8007c38 <HAL_DMA_IRQHandler+0x6a4>)
 8007a42:	4293      	cmp	r3, r2
 8007a44:	d031      	beq.n	8007aaa <HAL_DMA_IRQHandler+0x516>
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	4a7c      	ldr	r2, [pc, #496]	@ (8007c3c <HAL_DMA_IRQHandler+0x6a8>)
 8007a4c:	4293      	cmp	r3, r2
 8007a4e:	d02c      	beq.n	8007aaa <HAL_DMA_IRQHandler+0x516>
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	4a7a      	ldr	r2, [pc, #488]	@ (8007c40 <HAL_DMA_IRQHandler+0x6ac>)
 8007a56:	4293      	cmp	r3, r2
 8007a58:	d027      	beq.n	8007aaa <HAL_DMA_IRQHandler+0x516>
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	4a79      	ldr	r2, [pc, #484]	@ (8007c44 <HAL_DMA_IRQHandler+0x6b0>)
 8007a60:	4293      	cmp	r3, r2
 8007a62:	d022      	beq.n	8007aaa <HAL_DMA_IRQHandler+0x516>
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	4a77      	ldr	r2, [pc, #476]	@ (8007c48 <HAL_DMA_IRQHandler+0x6b4>)
 8007a6a:	4293      	cmp	r3, r2
 8007a6c:	d01d      	beq.n	8007aaa <HAL_DMA_IRQHandler+0x516>
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	4a76      	ldr	r2, [pc, #472]	@ (8007c4c <HAL_DMA_IRQHandler+0x6b8>)
 8007a74:	4293      	cmp	r3, r2
 8007a76:	d018      	beq.n	8007aaa <HAL_DMA_IRQHandler+0x516>
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	4a74      	ldr	r2, [pc, #464]	@ (8007c50 <HAL_DMA_IRQHandler+0x6bc>)
 8007a7e:	4293      	cmp	r3, r2
 8007a80:	d013      	beq.n	8007aaa <HAL_DMA_IRQHandler+0x516>
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	4a73      	ldr	r2, [pc, #460]	@ (8007c54 <HAL_DMA_IRQHandler+0x6c0>)
 8007a88:	4293      	cmp	r3, r2
 8007a8a:	d00e      	beq.n	8007aaa <HAL_DMA_IRQHandler+0x516>
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	4a71      	ldr	r2, [pc, #452]	@ (8007c58 <HAL_DMA_IRQHandler+0x6c4>)
 8007a92:	4293      	cmp	r3, r2
 8007a94:	d009      	beq.n	8007aaa <HAL_DMA_IRQHandler+0x516>
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	4a70      	ldr	r2, [pc, #448]	@ (8007c5c <HAL_DMA_IRQHandler+0x6c8>)
 8007a9c:	4293      	cmp	r3, r2
 8007a9e:	d004      	beq.n	8007aaa <HAL_DMA_IRQHandler+0x516>
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	4a6e      	ldr	r2, [pc, #440]	@ (8007c60 <HAL_DMA_IRQHandler+0x6cc>)
 8007aa6:	4293      	cmp	r3, r2
 8007aa8:	d10a      	bne.n	8007ac0 <HAL_DMA_IRQHandler+0x52c>
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f003 0308 	and.w	r3, r3, #8
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	bf14      	ite	ne
 8007ab8:	2301      	movne	r3, #1
 8007aba:	2300      	moveq	r3, #0
 8007abc:	b2db      	uxtb	r3, r3
 8007abe:	e009      	b.n	8007ad4 <HAL_DMA_IRQHandler+0x540>
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	f003 0304 	and.w	r3, r3, #4
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	bf14      	ite	ne
 8007ace:	2301      	movne	r3, #1
 8007ad0:	2300      	moveq	r3, #0
 8007ad2:	b2db      	uxtb	r3, r3
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d03e      	beq.n	8007b56 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007adc:	f003 031f 	and.w	r3, r3, #31
 8007ae0:	2210      	movs	r2, #16
 8007ae2:	409a      	lsls	r2, r3
 8007ae4:	6a3b      	ldr	r3, [r7, #32]
 8007ae6:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d018      	beq.n	8007b28 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d108      	bne.n	8007b16 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d024      	beq.n	8007b56 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b10:	6878      	ldr	r0, [r7, #4]
 8007b12:	4798      	blx	r3
 8007b14:	e01f      	b.n	8007b56 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d01b      	beq.n	8007b56 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007b22:	6878      	ldr	r0, [r7, #4]
 8007b24:	4798      	blx	r3
 8007b26:	e016      	b.n	8007b56 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d107      	bne.n	8007b46 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	681a      	ldr	r2, [r3, #0]
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	f022 0208 	bic.w	r2, r2, #8
 8007b44:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d003      	beq.n	8007b56 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b52:	6878      	ldr	r0, [r7, #4]
 8007b54:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007b5a:	f003 031f 	and.w	r3, r3, #31
 8007b5e:	2220      	movs	r2, #32
 8007b60:	409a      	lsls	r2, r3
 8007b62:	69bb      	ldr	r3, [r7, #24]
 8007b64:	4013      	ands	r3, r2
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	f000 8110 	beq.w	8007d8c <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	4a2c      	ldr	r2, [pc, #176]	@ (8007c24 <HAL_DMA_IRQHandler+0x690>)
 8007b72:	4293      	cmp	r3, r2
 8007b74:	d04a      	beq.n	8007c0c <HAL_DMA_IRQHandler+0x678>
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	4a2b      	ldr	r2, [pc, #172]	@ (8007c28 <HAL_DMA_IRQHandler+0x694>)
 8007b7c:	4293      	cmp	r3, r2
 8007b7e:	d045      	beq.n	8007c0c <HAL_DMA_IRQHandler+0x678>
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	4a29      	ldr	r2, [pc, #164]	@ (8007c2c <HAL_DMA_IRQHandler+0x698>)
 8007b86:	4293      	cmp	r3, r2
 8007b88:	d040      	beq.n	8007c0c <HAL_DMA_IRQHandler+0x678>
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	4a28      	ldr	r2, [pc, #160]	@ (8007c30 <HAL_DMA_IRQHandler+0x69c>)
 8007b90:	4293      	cmp	r3, r2
 8007b92:	d03b      	beq.n	8007c0c <HAL_DMA_IRQHandler+0x678>
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	4a26      	ldr	r2, [pc, #152]	@ (8007c34 <HAL_DMA_IRQHandler+0x6a0>)
 8007b9a:	4293      	cmp	r3, r2
 8007b9c:	d036      	beq.n	8007c0c <HAL_DMA_IRQHandler+0x678>
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	4a25      	ldr	r2, [pc, #148]	@ (8007c38 <HAL_DMA_IRQHandler+0x6a4>)
 8007ba4:	4293      	cmp	r3, r2
 8007ba6:	d031      	beq.n	8007c0c <HAL_DMA_IRQHandler+0x678>
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	4a23      	ldr	r2, [pc, #140]	@ (8007c3c <HAL_DMA_IRQHandler+0x6a8>)
 8007bae:	4293      	cmp	r3, r2
 8007bb0:	d02c      	beq.n	8007c0c <HAL_DMA_IRQHandler+0x678>
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	4a22      	ldr	r2, [pc, #136]	@ (8007c40 <HAL_DMA_IRQHandler+0x6ac>)
 8007bb8:	4293      	cmp	r3, r2
 8007bba:	d027      	beq.n	8007c0c <HAL_DMA_IRQHandler+0x678>
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	4a20      	ldr	r2, [pc, #128]	@ (8007c44 <HAL_DMA_IRQHandler+0x6b0>)
 8007bc2:	4293      	cmp	r3, r2
 8007bc4:	d022      	beq.n	8007c0c <HAL_DMA_IRQHandler+0x678>
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	4a1f      	ldr	r2, [pc, #124]	@ (8007c48 <HAL_DMA_IRQHandler+0x6b4>)
 8007bcc:	4293      	cmp	r3, r2
 8007bce:	d01d      	beq.n	8007c0c <HAL_DMA_IRQHandler+0x678>
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	4a1d      	ldr	r2, [pc, #116]	@ (8007c4c <HAL_DMA_IRQHandler+0x6b8>)
 8007bd6:	4293      	cmp	r3, r2
 8007bd8:	d018      	beq.n	8007c0c <HAL_DMA_IRQHandler+0x678>
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	4a1c      	ldr	r2, [pc, #112]	@ (8007c50 <HAL_DMA_IRQHandler+0x6bc>)
 8007be0:	4293      	cmp	r3, r2
 8007be2:	d013      	beq.n	8007c0c <HAL_DMA_IRQHandler+0x678>
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	4a1a      	ldr	r2, [pc, #104]	@ (8007c54 <HAL_DMA_IRQHandler+0x6c0>)
 8007bea:	4293      	cmp	r3, r2
 8007bec:	d00e      	beq.n	8007c0c <HAL_DMA_IRQHandler+0x678>
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	4a19      	ldr	r2, [pc, #100]	@ (8007c58 <HAL_DMA_IRQHandler+0x6c4>)
 8007bf4:	4293      	cmp	r3, r2
 8007bf6:	d009      	beq.n	8007c0c <HAL_DMA_IRQHandler+0x678>
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	4a17      	ldr	r2, [pc, #92]	@ (8007c5c <HAL_DMA_IRQHandler+0x6c8>)
 8007bfe:	4293      	cmp	r3, r2
 8007c00:	d004      	beq.n	8007c0c <HAL_DMA_IRQHandler+0x678>
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	4a16      	ldr	r2, [pc, #88]	@ (8007c60 <HAL_DMA_IRQHandler+0x6cc>)
 8007c08:	4293      	cmp	r3, r2
 8007c0a:	d12b      	bne.n	8007c64 <HAL_DMA_IRQHandler+0x6d0>
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	f003 0310 	and.w	r3, r3, #16
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	bf14      	ite	ne
 8007c1a:	2301      	movne	r3, #1
 8007c1c:	2300      	moveq	r3, #0
 8007c1e:	b2db      	uxtb	r3, r3
 8007c20:	e02a      	b.n	8007c78 <HAL_DMA_IRQHandler+0x6e4>
 8007c22:	bf00      	nop
 8007c24:	40020010 	.word	0x40020010
 8007c28:	40020028 	.word	0x40020028
 8007c2c:	40020040 	.word	0x40020040
 8007c30:	40020058 	.word	0x40020058
 8007c34:	40020070 	.word	0x40020070
 8007c38:	40020088 	.word	0x40020088
 8007c3c:	400200a0 	.word	0x400200a0
 8007c40:	400200b8 	.word	0x400200b8
 8007c44:	40020410 	.word	0x40020410
 8007c48:	40020428 	.word	0x40020428
 8007c4c:	40020440 	.word	0x40020440
 8007c50:	40020458 	.word	0x40020458
 8007c54:	40020470 	.word	0x40020470
 8007c58:	40020488 	.word	0x40020488
 8007c5c:	400204a0 	.word	0x400204a0
 8007c60:	400204b8 	.word	0x400204b8
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	f003 0302 	and.w	r3, r3, #2
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	bf14      	ite	ne
 8007c72:	2301      	movne	r3, #1
 8007c74:	2300      	moveq	r3, #0
 8007c76:	b2db      	uxtb	r3, r3
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	f000 8087 	beq.w	8007d8c <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007c82:	f003 031f 	and.w	r3, r3, #31
 8007c86:	2220      	movs	r2, #32
 8007c88:	409a      	lsls	r2, r3
 8007c8a:	6a3b      	ldr	r3, [r7, #32]
 8007c8c:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007c94:	b2db      	uxtb	r3, r3
 8007c96:	2b04      	cmp	r3, #4
 8007c98:	d139      	bne.n	8007d0e <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	681a      	ldr	r2, [r3, #0]
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	f022 0216 	bic.w	r2, r2, #22
 8007ca8:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	695a      	ldr	r2, [r3, #20]
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007cb8:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d103      	bne.n	8007cca <HAL_DMA_IRQHandler+0x736>
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d007      	beq.n	8007cda <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	681a      	ldr	r2, [r3, #0]
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	f022 0208 	bic.w	r2, r2, #8
 8007cd8:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007cde:	f003 031f 	and.w	r3, r3, #31
 8007ce2:	223f      	movs	r2, #63	@ 0x3f
 8007ce4:	409a      	lsls	r2, r3
 8007ce6:	6a3b      	ldr	r3, [r7, #32]
 8007ce8:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	2201      	movs	r2, #1
 8007cee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	2200      	movs	r2, #0
 8007cf6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	f000 834a 	beq.w	8008398 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007d08:	6878      	ldr	r0, [r7, #4]
 8007d0a:	4798      	blx	r3
          }
          return;
 8007d0c:	e344      	b.n	8008398 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d018      	beq.n	8007d4e <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d108      	bne.n	8007d3c <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d02c      	beq.n	8007d8c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d36:	6878      	ldr	r0, [r7, #4]
 8007d38:	4798      	blx	r3
 8007d3a:	e027      	b.n	8007d8c <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d023      	beq.n	8007d8c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d48:	6878      	ldr	r0, [r7, #4]
 8007d4a:	4798      	blx	r3
 8007d4c:	e01e      	b.n	8007d8c <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d10f      	bne.n	8007d7c <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	681a      	ldr	r2, [r3, #0]
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	f022 0210 	bic.w	r2, r2, #16
 8007d6a:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	2201      	movs	r2, #1
 8007d70:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	2200      	movs	r2, #0
 8007d78:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d003      	beq.n	8007d8c <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d88:	6878      	ldr	r0, [r7, #4]
 8007d8a:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	f000 8306 	beq.w	80083a2 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d9a:	f003 0301 	and.w	r3, r3, #1
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	f000 8088 	beq.w	8007eb4 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	2204      	movs	r2, #4
 8007da8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	4a7a      	ldr	r2, [pc, #488]	@ (8007f9c <HAL_DMA_IRQHandler+0xa08>)
 8007db2:	4293      	cmp	r3, r2
 8007db4:	d04a      	beq.n	8007e4c <HAL_DMA_IRQHandler+0x8b8>
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	4a79      	ldr	r2, [pc, #484]	@ (8007fa0 <HAL_DMA_IRQHandler+0xa0c>)
 8007dbc:	4293      	cmp	r3, r2
 8007dbe:	d045      	beq.n	8007e4c <HAL_DMA_IRQHandler+0x8b8>
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	4a77      	ldr	r2, [pc, #476]	@ (8007fa4 <HAL_DMA_IRQHandler+0xa10>)
 8007dc6:	4293      	cmp	r3, r2
 8007dc8:	d040      	beq.n	8007e4c <HAL_DMA_IRQHandler+0x8b8>
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	4a76      	ldr	r2, [pc, #472]	@ (8007fa8 <HAL_DMA_IRQHandler+0xa14>)
 8007dd0:	4293      	cmp	r3, r2
 8007dd2:	d03b      	beq.n	8007e4c <HAL_DMA_IRQHandler+0x8b8>
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	4a74      	ldr	r2, [pc, #464]	@ (8007fac <HAL_DMA_IRQHandler+0xa18>)
 8007dda:	4293      	cmp	r3, r2
 8007ddc:	d036      	beq.n	8007e4c <HAL_DMA_IRQHandler+0x8b8>
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	4a73      	ldr	r2, [pc, #460]	@ (8007fb0 <HAL_DMA_IRQHandler+0xa1c>)
 8007de4:	4293      	cmp	r3, r2
 8007de6:	d031      	beq.n	8007e4c <HAL_DMA_IRQHandler+0x8b8>
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	4a71      	ldr	r2, [pc, #452]	@ (8007fb4 <HAL_DMA_IRQHandler+0xa20>)
 8007dee:	4293      	cmp	r3, r2
 8007df0:	d02c      	beq.n	8007e4c <HAL_DMA_IRQHandler+0x8b8>
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	4a70      	ldr	r2, [pc, #448]	@ (8007fb8 <HAL_DMA_IRQHandler+0xa24>)
 8007df8:	4293      	cmp	r3, r2
 8007dfa:	d027      	beq.n	8007e4c <HAL_DMA_IRQHandler+0x8b8>
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	4a6e      	ldr	r2, [pc, #440]	@ (8007fbc <HAL_DMA_IRQHandler+0xa28>)
 8007e02:	4293      	cmp	r3, r2
 8007e04:	d022      	beq.n	8007e4c <HAL_DMA_IRQHandler+0x8b8>
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	4a6d      	ldr	r2, [pc, #436]	@ (8007fc0 <HAL_DMA_IRQHandler+0xa2c>)
 8007e0c:	4293      	cmp	r3, r2
 8007e0e:	d01d      	beq.n	8007e4c <HAL_DMA_IRQHandler+0x8b8>
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	4a6b      	ldr	r2, [pc, #428]	@ (8007fc4 <HAL_DMA_IRQHandler+0xa30>)
 8007e16:	4293      	cmp	r3, r2
 8007e18:	d018      	beq.n	8007e4c <HAL_DMA_IRQHandler+0x8b8>
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	4a6a      	ldr	r2, [pc, #424]	@ (8007fc8 <HAL_DMA_IRQHandler+0xa34>)
 8007e20:	4293      	cmp	r3, r2
 8007e22:	d013      	beq.n	8007e4c <HAL_DMA_IRQHandler+0x8b8>
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	4a68      	ldr	r2, [pc, #416]	@ (8007fcc <HAL_DMA_IRQHandler+0xa38>)
 8007e2a:	4293      	cmp	r3, r2
 8007e2c:	d00e      	beq.n	8007e4c <HAL_DMA_IRQHandler+0x8b8>
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	4a67      	ldr	r2, [pc, #412]	@ (8007fd0 <HAL_DMA_IRQHandler+0xa3c>)
 8007e34:	4293      	cmp	r3, r2
 8007e36:	d009      	beq.n	8007e4c <HAL_DMA_IRQHandler+0x8b8>
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	4a65      	ldr	r2, [pc, #404]	@ (8007fd4 <HAL_DMA_IRQHandler+0xa40>)
 8007e3e:	4293      	cmp	r3, r2
 8007e40:	d004      	beq.n	8007e4c <HAL_DMA_IRQHandler+0x8b8>
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	4a64      	ldr	r2, [pc, #400]	@ (8007fd8 <HAL_DMA_IRQHandler+0xa44>)
 8007e48:	4293      	cmp	r3, r2
 8007e4a:	d108      	bne.n	8007e5e <HAL_DMA_IRQHandler+0x8ca>
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	681a      	ldr	r2, [r3, #0]
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	f022 0201 	bic.w	r2, r2, #1
 8007e5a:	601a      	str	r2, [r3, #0]
 8007e5c:	e007      	b.n	8007e6e <HAL_DMA_IRQHandler+0x8da>
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	681a      	ldr	r2, [r3, #0]
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	f022 0201 	bic.w	r2, r2, #1
 8007e6c:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	3301      	adds	r3, #1
 8007e72:	60fb      	str	r3, [r7, #12]
 8007e74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007e76:	429a      	cmp	r2, r3
 8007e78:	d307      	bcc.n	8007e8a <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	f003 0301 	and.w	r3, r3, #1
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d1f2      	bne.n	8007e6e <HAL_DMA_IRQHandler+0x8da>
 8007e88:	e000      	b.n	8007e8c <HAL_DMA_IRQHandler+0x8f8>
            break;
 8007e8a:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	f003 0301 	and.w	r3, r3, #1
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d004      	beq.n	8007ea4 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	2203      	movs	r2, #3
 8007e9e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8007ea2:	e003      	b.n	8007eac <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	2201      	movs	r2, #1
 8007ea8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	2200      	movs	r2, #0
 8007eb0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	f000 8272 	beq.w	80083a2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007ec2:	6878      	ldr	r0, [r7, #4]
 8007ec4:	4798      	blx	r3
 8007ec6:	e26c      	b.n	80083a2 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	4a43      	ldr	r2, [pc, #268]	@ (8007fdc <HAL_DMA_IRQHandler+0xa48>)
 8007ece:	4293      	cmp	r3, r2
 8007ed0:	d022      	beq.n	8007f18 <HAL_DMA_IRQHandler+0x984>
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	4a42      	ldr	r2, [pc, #264]	@ (8007fe0 <HAL_DMA_IRQHandler+0xa4c>)
 8007ed8:	4293      	cmp	r3, r2
 8007eda:	d01d      	beq.n	8007f18 <HAL_DMA_IRQHandler+0x984>
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	4a40      	ldr	r2, [pc, #256]	@ (8007fe4 <HAL_DMA_IRQHandler+0xa50>)
 8007ee2:	4293      	cmp	r3, r2
 8007ee4:	d018      	beq.n	8007f18 <HAL_DMA_IRQHandler+0x984>
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	4a3f      	ldr	r2, [pc, #252]	@ (8007fe8 <HAL_DMA_IRQHandler+0xa54>)
 8007eec:	4293      	cmp	r3, r2
 8007eee:	d013      	beq.n	8007f18 <HAL_DMA_IRQHandler+0x984>
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	4a3d      	ldr	r2, [pc, #244]	@ (8007fec <HAL_DMA_IRQHandler+0xa58>)
 8007ef6:	4293      	cmp	r3, r2
 8007ef8:	d00e      	beq.n	8007f18 <HAL_DMA_IRQHandler+0x984>
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	4a3c      	ldr	r2, [pc, #240]	@ (8007ff0 <HAL_DMA_IRQHandler+0xa5c>)
 8007f00:	4293      	cmp	r3, r2
 8007f02:	d009      	beq.n	8007f18 <HAL_DMA_IRQHandler+0x984>
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	4a3a      	ldr	r2, [pc, #232]	@ (8007ff4 <HAL_DMA_IRQHandler+0xa60>)
 8007f0a:	4293      	cmp	r3, r2
 8007f0c:	d004      	beq.n	8007f18 <HAL_DMA_IRQHandler+0x984>
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	4a39      	ldr	r2, [pc, #228]	@ (8007ff8 <HAL_DMA_IRQHandler+0xa64>)
 8007f14:	4293      	cmp	r3, r2
 8007f16:	d101      	bne.n	8007f1c <HAL_DMA_IRQHandler+0x988>
 8007f18:	2301      	movs	r3, #1
 8007f1a:	e000      	b.n	8007f1e <HAL_DMA_IRQHandler+0x98a>
 8007f1c:	2300      	movs	r3, #0
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	f000 823f 	beq.w	80083a2 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007f30:	f003 031f 	and.w	r3, r3, #31
 8007f34:	2204      	movs	r2, #4
 8007f36:	409a      	lsls	r2, r3
 8007f38:	697b      	ldr	r3, [r7, #20]
 8007f3a:	4013      	ands	r3, r2
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	f000 80cd 	beq.w	80080dc <HAL_DMA_IRQHandler+0xb48>
 8007f42:	693b      	ldr	r3, [r7, #16]
 8007f44:	f003 0304 	and.w	r3, r3, #4
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	f000 80c7 	beq.w	80080dc <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007f52:	f003 031f 	and.w	r3, r3, #31
 8007f56:	2204      	movs	r2, #4
 8007f58:	409a      	lsls	r2, r3
 8007f5a:	69fb      	ldr	r3, [r7, #28]
 8007f5c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007f5e:	693b      	ldr	r3, [r7, #16]
 8007f60:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d049      	beq.n	8007ffc <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8007f68:	693b      	ldr	r3, [r7, #16]
 8007f6a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d109      	bne.n	8007f86 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	f000 8210 	beq.w	800839c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007f80:	6878      	ldr	r0, [r7, #4]
 8007f82:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007f84:	e20a      	b.n	800839c <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	f000 8206 	beq.w	800839c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f94:	6878      	ldr	r0, [r7, #4]
 8007f96:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007f98:	e200      	b.n	800839c <HAL_DMA_IRQHandler+0xe08>
 8007f9a:	bf00      	nop
 8007f9c:	40020010 	.word	0x40020010
 8007fa0:	40020028 	.word	0x40020028
 8007fa4:	40020040 	.word	0x40020040
 8007fa8:	40020058 	.word	0x40020058
 8007fac:	40020070 	.word	0x40020070
 8007fb0:	40020088 	.word	0x40020088
 8007fb4:	400200a0 	.word	0x400200a0
 8007fb8:	400200b8 	.word	0x400200b8
 8007fbc:	40020410 	.word	0x40020410
 8007fc0:	40020428 	.word	0x40020428
 8007fc4:	40020440 	.word	0x40020440
 8007fc8:	40020458 	.word	0x40020458
 8007fcc:	40020470 	.word	0x40020470
 8007fd0:	40020488 	.word	0x40020488
 8007fd4:	400204a0 	.word	0x400204a0
 8007fd8:	400204b8 	.word	0x400204b8
 8007fdc:	58025408 	.word	0x58025408
 8007fe0:	5802541c 	.word	0x5802541c
 8007fe4:	58025430 	.word	0x58025430
 8007fe8:	58025444 	.word	0x58025444
 8007fec:	58025458 	.word	0x58025458
 8007ff0:	5802546c 	.word	0x5802546c
 8007ff4:	58025480 	.word	0x58025480
 8007ff8:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8007ffc:	693b      	ldr	r3, [r7, #16]
 8007ffe:	f003 0320 	and.w	r3, r3, #32
 8008002:	2b00      	cmp	r3, #0
 8008004:	d160      	bne.n	80080c8 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	4a7f      	ldr	r2, [pc, #508]	@ (8008208 <HAL_DMA_IRQHandler+0xc74>)
 800800c:	4293      	cmp	r3, r2
 800800e:	d04a      	beq.n	80080a6 <HAL_DMA_IRQHandler+0xb12>
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	4a7d      	ldr	r2, [pc, #500]	@ (800820c <HAL_DMA_IRQHandler+0xc78>)
 8008016:	4293      	cmp	r3, r2
 8008018:	d045      	beq.n	80080a6 <HAL_DMA_IRQHandler+0xb12>
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	4a7c      	ldr	r2, [pc, #496]	@ (8008210 <HAL_DMA_IRQHandler+0xc7c>)
 8008020:	4293      	cmp	r3, r2
 8008022:	d040      	beq.n	80080a6 <HAL_DMA_IRQHandler+0xb12>
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	4a7a      	ldr	r2, [pc, #488]	@ (8008214 <HAL_DMA_IRQHandler+0xc80>)
 800802a:	4293      	cmp	r3, r2
 800802c:	d03b      	beq.n	80080a6 <HAL_DMA_IRQHandler+0xb12>
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	4a79      	ldr	r2, [pc, #484]	@ (8008218 <HAL_DMA_IRQHandler+0xc84>)
 8008034:	4293      	cmp	r3, r2
 8008036:	d036      	beq.n	80080a6 <HAL_DMA_IRQHandler+0xb12>
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	4a77      	ldr	r2, [pc, #476]	@ (800821c <HAL_DMA_IRQHandler+0xc88>)
 800803e:	4293      	cmp	r3, r2
 8008040:	d031      	beq.n	80080a6 <HAL_DMA_IRQHandler+0xb12>
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	4a76      	ldr	r2, [pc, #472]	@ (8008220 <HAL_DMA_IRQHandler+0xc8c>)
 8008048:	4293      	cmp	r3, r2
 800804a:	d02c      	beq.n	80080a6 <HAL_DMA_IRQHandler+0xb12>
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	4a74      	ldr	r2, [pc, #464]	@ (8008224 <HAL_DMA_IRQHandler+0xc90>)
 8008052:	4293      	cmp	r3, r2
 8008054:	d027      	beq.n	80080a6 <HAL_DMA_IRQHandler+0xb12>
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	4a73      	ldr	r2, [pc, #460]	@ (8008228 <HAL_DMA_IRQHandler+0xc94>)
 800805c:	4293      	cmp	r3, r2
 800805e:	d022      	beq.n	80080a6 <HAL_DMA_IRQHandler+0xb12>
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	4a71      	ldr	r2, [pc, #452]	@ (800822c <HAL_DMA_IRQHandler+0xc98>)
 8008066:	4293      	cmp	r3, r2
 8008068:	d01d      	beq.n	80080a6 <HAL_DMA_IRQHandler+0xb12>
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	4a70      	ldr	r2, [pc, #448]	@ (8008230 <HAL_DMA_IRQHandler+0xc9c>)
 8008070:	4293      	cmp	r3, r2
 8008072:	d018      	beq.n	80080a6 <HAL_DMA_IRQHandler+0xb12>
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	4a6e      	ldr	r2, [pc, #440]	@ (8008234 <HAL_DMA_IRQHandler+0xca0>)
 800807a:	4293      	cmp	r3, r2
 800807c:	d013      	beq.n	80080a6 <HAL_DMA_IRQHandler+0xb12>
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	4a6d      	ldr	r2, [pc, #436]	@ (8008238 <HAL_DMA_IRQHandler+0xca4>)
 8008084:	4293      	cmp	r3, r2
 8008086:	d00e      	beq.n	80080a6 <HAL_DMA_IRQHandler+0xb12>
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	4a6b      	ldr	r2, [pc, #428]	@ (800823c <HAL_DMA_IRQHandler+0xca8>)
 800808e:	4293      	cmp	r3, r2
 8008090:	d009      	beq.n	80080a6 <HAL_DMA_IRQHandler+0xb12>
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	4a6a      	ldr	r2, [pc, #424]	@ (8008240 <HAL_DMA_IRQHandler+0xcac>)
 8008098:	4293      	cmp	r3, r2
 800809a:	d004      	beq.n	80080a6 <HAL_DMA_IRQHandler+0xb12>
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	4a68      	ldr	r2, [pc, #416]	@ (8008244 <HAL_DMA_IRQHandler+0xcb0>)
 80080a2:	4293      	cmp	r3, r2
 80080a4:	d108      	bne.n	80080b8 <HAL_DMA_IRQHandler+0xb24>
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	681a      	ldr	r2, [r3, #0]
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	f022 0208 	bic.w	r2, r2, #8
 80080b4:	601a      	str	r2, [r3, #0]
 80080b6:	e007      	b.n	80080c8 <HAL_DMA_IRQHandler+0xb34>
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	681a      	ldr	r2, [r3, #0]
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	f022 0204 	bic.w	r2, r2, #4
 80080c6:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	f000 8165 	beq.w	800839c <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080d6:	6878      	ldr	r0, [r7, #4]
 80080d8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80080da:	e15f      	b.n	800839c <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80080e0:	f003 031f 	and.w	r3, r3, #31
 80080e4:	2202      	movs	r2, #2
 80080e6:	409a      	lsls	r2, r3
 80080e8:	697b      	ldr	r3, [r7, #20]
 80080ea:	4013      	ands	r3, r2
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	f000 80c5 	beq.w	800827c <HAL_DMA_IRQHandler+0xce8>
 80080f2:	693b      	ldr	r3, [r7, #16]
 80080f4:	f003 0302 	and.w	r3, r3, #2
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	f000 80bf 	beq.w	800827c <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008102:	f003 031f 	and.w	r3, r3, #31
 8008106:	2202      	movs	r2, #2
 8008108:	409a      	lsls	r2, r3
 800810a:	69fb      	ldr	r3, [r7, #28]
 800810c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800810e:	693b      	ldr	r3, [r7, #16]
 8008110:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008114:	2b00      	cmp	r3, #0
 8008116:	d018      	beq.n	800814a <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8008118:	693b      	ldr	r3, [r7, #16]
 800811a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800811e:	2b00      	cmp	r3, #0
 8008120:	d109      	bne.n	8008136 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008126:	2b00      	cmp	r3, #0
 8008128:	f000 813a 	beq.w	80083a0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008130:	6878      	ldr	r0, [r7, #4]
 8008132:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008134:	e134      	b.n	80083a0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800813a:	2b00      	cmp	r3, #0
 800813c:	f000 8130 	beq.w	80083a0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008144:	6878      	ldr	r0, [r7, #4]
 8008146:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008148:	e12a      	b.n	80083a0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800814a:	693b      	ldr	r3, [r7, #16]
 800814c:	f003 0320 	and.w	r3, r3, #32
 8008150:	2b00      	cmp	r3, #0
 8008152:	f040 8089 	bne.w	8008268 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	4a2b      	ldr	r2, [pc, #172]	@ (8008208 <HAL_DMA_IRQHandler+0xc74>)
 800815c:	4293      	cmp	r3, r2
 800815e:	d04a      	beq.n	80081f6 <HAL_DMA_IRQHandler+0xc62>
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	4a29      	ldr	r2, [pc, #164]	@ (800820c <HAL_DMA_IRQHandler+0xc78>)
 8008166:	4293      	cmp	r3, r2
 8008168:	d045      	beq.n	80081f6 <HAL_DMA_IRQHandler+0xc62>
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	4a28      	ldr	r2, [pc, #160]	@ (8008210 <HAL_DMA_IRQHandler+0xc7c>)
 8008170:	4293      	cmp	r3, r2
 8008172:	d040      	beq.n	80081f6 <HAL_DMA_IRQHandler+0xc62>
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	4a26      	ldr	r2, [pc, #152]	@ (8008214 <HAL_DMA_IRQHandler+0xc80>)
 800817a:	4293      	cmp	r3, r2
 800817c:	d03b      	beq.n	80081f6 <HAL_DMA_IRQHandler+0xc62>
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	4a25      	ldr	r2, [pc, #148]	@ (8008218 <HAL_DMA_IRQHandler+0xc84>)
 8008184:	4293      	cmp	r3, r2
 8008186:	d036      	beq.n	80081f6 <HAL_DMA_IRQHandler+0xc62>
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	4a23      	ldr	r2, [pc, #140]	@ (800821c <HAL_DMA_IRQHandler+0xc88>)
 800818e:	4293      	cmp	r3, r2
 8008190:	d031      	beq.n	80081f6 <HAL_DMA_IRQHandler+0xc62>
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	4a22      	ldr	r2, [pc, #136]	@ (8008220 <HAL_DMA_IRQHandler+0xc8c>)
 8008198:	4293      	cmp	r3, r2
 800819a:	d02c      	beq.n	80081f6 <HAL_DMA_IRQHandler+0xc62>
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	4a20      	ldr	r2, [pc, #128]	@ (8008224 <HAL_DMA_IRQHandler+0xc90>)
 80081a2:	4293      	cmp	r3, r2
 80081a4:	d027      	beq.n	80081f6 <HAL_DMA_IRQHandler+0xc62>
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	4a1f      	ldr	r2, [pc, #124]	@ (8008228 <HAL_DMA_IRQHandler+0xc94>)
 80081ac:	4293      	cmp	r3, r2
 80081ae:	d022      	beq.n	80081f6 <HAL_DMA_IRQHandler+0xc62>
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	4a1d      	ldr	r2, [pc, #116]	@ (800822c <HAL_DMA_IRQHandler+0xc98>)
 80081b6:	4293      	cmp	r3, r2
 80081b8:	d01d      	beq.n	80081f6 <HAL_DMA_IRQHandler+0xc62>
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	4a1c      	ldr	r2, [pc, #112]	@ (8008230 <HAL_DMA_IRQHandler+0xc9c>)
 80081c0:	4293      	cmp	r3, r2
 80081c2:	d018      	beq.n	80081f6 <HAL_DMA_IRQHandler+0xc62>
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	4a1a      	ldr	r2, [pc, #104]	@ (8008234 <HAL_DMA_IRQHandler+0xca0>)
 80081ca:	4293      	cmp	r3, r2
 80081cc:	d013      	beq.n	80081f6 <HAL_DMA_IRQHandler+0xc62>
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	4a19      	ldr	r2, [pc, #100]	@ (8008238 <HAL_DMA_IRQHandler+0xca4>)
 80081d4:	4293      	cmp	r3, r2
 80081d6:	d00e      	beq.n	80081f6 <HAL_DMA_IRQHandler+0xc62>
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	4a17      	ldr	r2, [pc, #92]	@ (800823c <HAL_DMA_IRQHandler+0xca8>)
 80081de:	4293      	cmp	r3, r2
 80081e0:	d009      	beq.n	80081f6 <HAL_DMA_IRQHandler+0xc62>
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	4a16      	ldr	r2, [pc, #88]	@ (8008240 <HAL_DMA_IRQHandler+0xcac>)
 80081e8:	4293      	cmp	r3, r2
 80081ea:	d004      	beq.n	80081f6 <HAL_DMA_IRQHandler+0xc62>
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	4a14      	ldr	r2, [pc, #80]	@ (8008244 <HAL_DMA_IRQHandler+0xcb0>)
 80081f2:	4293      	cmp	r3, r2
 80081f4:	d128      	bne.n	8008248 <HAL_DMA_IRQHandler+0xcb4>
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	681a      	ldr	r2, [r3, #0]
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	f022 0214 	bic.w	r2, r2, #20
 8008204:	601a      	str	r2, [r3, #0]
 8008206:	e027      	b.n	8008258 <HAL_DMA_IRQHandler+0xcc4>
 8008208:	40020010 	.word	0x40020010
 800820c:	40020028 	.word	0x40020028
 8008210:	40020040 	.word	0x40020040
 8008214:	40020058 	.word	0x40020058
 8008218:	40020070 	.word	0x40020070
 800821c:	40020088 	.word	0x40020088
 8008220:	400200a0 	.word	0x400200a0
 8008224:	400200b8 	.word	0x400200b8
 8008228:	40020410 	.word	0x40020410
 800822c:	40020428 	.word	0x40020428
 8008230:	40020440 	.word	0x40020440
 8008234:	40020458 	.word	0x40020458
 8008238:	40020470 	.word	0x40020470
 800823c:	40020488 	.word	0x40020488
 8008240:	400204a0 	.word	0x400204a0
 8008244:	400204b8 	.word	0x400204b8
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	681a      	ldr	r2, [r3, #0]
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	f022 020a 	bic.w	r2, r2, #10
 8008256:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2201      	movs	r2, #1
 800825c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	2200      	movs	r2, #0
 8008264:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800826c:	2b00      	cmp	r3, #0
 800826e:	f000 8097 	beq.w	80083a0 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008276:	6878      	ldr	r0, [r7, #4]
 8008278:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800827a:	e091      	b.n	80083a0 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008280:	f003 031f 	and.w	r3, r3, #31
 8008284:	2208      	movs	r2, #8
 8008286:	409a      	lsls	r2, r3
 8008288:	697b      	ldr	r3, [r7, #20]
 800828a:	4013      	ands	r3, r2
 800828c:	2b00      	cmp	r3, #0
 800828e:	f000 8088 	beq.w	80083a2 <HAL_DMA_IRQHandler+0xe0e>
 8008292:	693b      	ldr	r3, [r7, #16]
 8008294:	f003 0308 	and.w	r3, r3, #8
 8008298:	2b00      	cmp	r3, #0
 800829a:	f000 8082 	beq.w	80083a2 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	4a41      	ldr	r2, [pc, #260]	@ (80083a8 <HAL_DMA_IRQHandler+0xe14>)
 80082a4:	4293      	cmp	r3, r2
 80082a6:	d04a      	beq.n	800833e <HAL_DMA_IRQHandler+0xdaa>
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	4a3f      	ldr	r2, [pc, #252]	@ (80083ac <HAL_DMA_IRQHandler+0xe18>)
 80082ae:	4293      	cmp	r3, r2
 80082b0:	d045      	beq.n	800833e <HAL_DMA_IRQHandler+0xdaa>
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	4a3e      	ldr	r2, [pc, #248]	@ (80083b0 <HAL_DMA_IRQHandler+0xe1c>)
 80082b8:	4293      	cmp	r3, r2
 80082ba:	d040      	beq.n	800833e <HAL_DMA_IRQHandler+0xdaa>
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	4a3c      	ldr	r2, [pc, #240]	@ (80083b4 <HAL_DMA_IRQHandler+0xe20>)
 80082c2:	4293      	cmp	r3, r2
 80082c4:	d03b      	beq.n	800833e <HAL_DMA_IRQHandler+0xdaa>
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	4a3b      	ldr	r2, [pc, #236]	@ (80083b8 <HAL_DMA_IRQHandler+0xe24>)
 80082cc:	4293      	cmp	r3, r2
 80082ce:	d036      	beq.n	800833e <HAL_DMA_IRQHandler+0xdaa>
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	4a39      	ldr	r2, [pc, #228]	@ (80083bc <HAL_DMA_IRQHandler+0xe28>)
 80082d6:	4293      	cmp	r3, r2
 80082d8:	d031      	beq.n	800833e <HAL_DMA_IRQHandler+0xdaa>
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	4a38      	ldr	r2, [pc, #224]	@ (80083c0 <HAL_DMA_IRQHandler+0xe2c>)
 80082e0:	4293      	cmp	r3, r2
 80082e2:	d02c      	beq.n	800833e <HAL_DMA_IRQHandler+0xdaa>
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	4a36      	ldr	r2, [pc, #216]	@ (80083c4 <HAL_DMA_IRQHandler+0xe30>)
 80082ea:	4293      	cmp	r3, r2
 80082ec:	d027      	beq.n	800833e <HAL_DMA_IRQHandler+0xdaa>
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	4a35      	ldr	r2, [pc, #212]	@ (80083c8 <HAL_DMA_IRQHandler+0xe34>)
 80082f4:	4293      	cmp	r3, r2
 80082f6:	d022      	beq.n	800833e <HAL_DMA_IRQHandler+0xdaa>
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	4a33      	ldr	r2, [pc, #204]	@ (80083cc <HAL_DMA_IRQHandler+0xe38>)
 80082fe:	4293      	cmp	r3, r2
 8008300:	d01d      	beq.n	800833e <HAL_DMA_IRQHandler+0xdaa>
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	4a32      	ldr	r2, [pc, #200]	@ (80083d0 <HAL_DMA_IRQHandler+0xe3c>)
 8008308:	4293      	cmp	r3, r2
 800830a:	d018      	beq.n	800833e <HAL_DMA_IRQHandler+0xdaa>
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	4a30      	ldr	r2, [pc, #192]	@ (80083d4 <HAL_DMA_IRQHandler+0xe40>)
 8008312:	4293      	cmp	r3, r2
 8008314:	d013      	beq.n	800833e <HAL_DMA_IRQHandler+0xdaa>
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	4a2f      	ldr	r2, [pc, #188]	@ (80083d8 <HAL_DMA_IRQHandler+0xe44>)
 800831c:	4293      	cmp	r3, r2
 800831e:	d00e      	beq.n	800833e <HAL_DMA_IRQHandler+0xdaa>
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	4a2d      	ldr	r2, [pc, #180]	@ (80083dc <HAL_DMA_IRQHandler+0xe48>)
 8008326:	4293      	cmp	r3, r2
 8008328:	d009      	beq.n	800833e <HAL_DMA_IRQHandler+0xdaa>
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	4a2c      	ldr	r2, [pc, #176]	@ (80083e0 <HAL_DMA_IRQHandler+0xe4c>)
 8008330:	4293      	cmp	r3, r2
 8008332:	d004      	beq.n	800833e <HAL_DMA_IRQHandler+0xdaa>
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	4a2a      	ldr	r2, [pc, #168]	@ (80083e4 <HAL_DMA_IRQHandler+0xe50>)
 800833a:	4293      	cmp	r3, r2
 800833c:	d108      	bne.n	8008350 <HAL_DMA_IRQHandler+0xdbc>
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	681a      	ldr	r2, [r3, #0]
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	f022 021c 	bic.w	r2, r2, #28
 800834c:	601a      	str	r2, [r3, #0]
 800834e:	e007      	b.n	8008360 <HAL_DMA_IRQHandler+0xdcc>
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	681a      	ldr	r2, [r3, #0]
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	f022 020e 	bic.w	r2, r2, #14
 800835e:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008364:	f003 031f 	and.w	r3, r3, #31
 8008368:	2201      	movs	r2, #1
 800836a:	409a      	lsls	r2, r3
 800836c:	69fb      	ldr	r3, [r7, #28]
 800836e:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	2201      	movs	r2, #1
 8008374:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	2201      	movs	r2, #1
 800837a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	2200      	movs	r2, #0
 8008382:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800838a:	2b00      	cmp	r3, #0
 800838c:	d009      	beq.n	80083a2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008392:	6878      	ldr	r0, [r7, #4]
 8008394:	4798      	blx	r3
 8008396:	e004      	b.n	80083a2 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8008398:	bf00      	nop
 800839a:	e002      	b.n	80083a2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800839c:	bf00      	nop
 800839e:	e000      	b.n	80083a2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80083a0:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80083a2:	3728      	adds	r7, #40	@ 0x28
 80083a4:	46bd      	mov	sp, r7
 80083a6:	bd80      	pop	{r7, pc}
 80083a8:	40020010 	.word	0x40020010
 80083ac:	40020028 	.word	0x40020028
 80083b0:	40020040 	.word	0x40020040
 80083b4:	40020058 	.word	0x40020058
 80083b8:	40020070 	.word	0x40020070
 80083bc:	40020088 	.word	0x40020088
 80083c0:	400200a0 	.word	0x400200a0
 80083c4:	400200b8 	.word	0x400200b8
 80083c8:	40020410 	.word	0x40020410
 80083cc:	40020428 	.word	0x40020428
 80083d0:	40020440 	.word	0x40020440
 80083d4:	40020458 	.word	0x40020458
 80083d8:	40020470 	.word	0x40020470
 80083dc:	40020488 	.word	0x40020488
 80083e0:	400204a0 	.word	0x400204a0
 80083e4:	400204b8 	.word	0x400204b8

080083e8 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80083e8:	b480      	push	{r7}
 80083ea:	b087      	sub	sp, #28
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	60f8      	str	r0, [r7, #12]
 80083f0:	60b9      	str	r1, [r7, #8]
 80083f2:	607a      	str	r2, [r7, #4]
 80083f4:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80083fa:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008400:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	4a7f      	ldr	r2, [pc, #508]	@ (8008604 <DMA_SetConfig+0x21c>)
 8008408:	4293      	cmp	r3, r2
 800840a:	d072      	beq.n	80084f2 <DMA_SetConfig+0x10a>
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	4a7d      	ldr	r2, [pc, #500]	@ (8008608 <DMA_SetConfig+0x220>)
 8008412:	4293      	cmp	r3, r2
 8008414:	d06d      	beq.n	80084f2 <DMA_SetConfig+0x10a>
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	4a7c      	ldr	r2, [pc, #496]	@ (800860c <DMA_SetConfig+0x224>)
 800841c:	4293      	cmp	r3, r2
 800841e:	d068      	beq.n	80084f2 <DMA_SetConfig+0x10a>
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	4a7a      	ldr	r2, [pc, #488]	@ (8008610 <DMA_SetConfig+0x228>)
 8008426:	4293      	cmp	r3, r2
 8008428:	d063      	beq.n	80084f2 <DMA_SetConfig+0x10a>
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	4a79      	ldr	r2, [pc, #484]	@ (8008614 <DMA_SetConfig+0x22c>)
 8008430:	4293      	cmp	r3, r2
 8008432:	d05e      	beq.n	80084f2 <DMA_SetConfig+0x10a>
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	4a77      	ldr	r2, [pc, #476]	@ (8008618 <DMA_SetConfig+0x230>)
 800843a:	4293      	cmp	r3, r2
 800843c:	d059      	beq.n	80084f2 <DMA_SetConfig+0x10a>
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	4a76      	ldr	r2, [pc, #472]	@ (800861c <DMA_SetConfig+0x234>)
 8008444:	4293      	cmp	r3, r2
 8008446:	d054      	beq.n	80084f2 <DMA_SetConfig+0x10a>
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	4a74      	ldr	r2, [pc, #464]	@ (8008620 <DMA_SetConfig+0x238>)
 800844e:	4293      	cmp	r3, r2
 8008450:	d04f      	beq.n	80084f2 <DMA_SetConfig+0x10a>
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	4a73      	ldr	r2, [pc, #460]	@ (8008624 <DMA_SetConfig+0x23c>)
 8008458:	4293      	cmp	r3, r2
 800845a:	d04a      	beq.n	80084f2 <DMA_SetConfig+0x10a>
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	4a71      	ldr	r2, [pc, #452]	@ (8008628 <DMA_SetConfig+0x240>)
 8008462:	4293      	cmp	r3, r2
 8008464:	d045      	beq.n	80084f2 <DMA_SetConfig+0x10a>
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	4a70      	ldr	r2, [pc, #448]	@ (800862c <DMA_SetConfig+0x244>)
 800846c:	4293      	cmp	r3, r2
 800846e:	d040      	beq.n	80084f2 <DMA_SetConfig+0x10a>
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	4a6e      	ldr	r2, [pc, #440]	@ (8008630 <DMA_SetConfig+0x248>)
 8008476:	4293      	cmp	r3, r2
 8008478:	d03b      	beq.n	80084f2 <DMA_SetConfig+0x10a>
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	4a6d      	ldr	r2, [pc, #436]	@ (8008634 <DMA_SetConfig+0x24c>)
 8008480:	4293      	cmp	r3, r2
 8008482:	d036      	beq.n	80084f2 <DMA_SetConfig+0x10a>
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	4a6b      	ldr	r2, [pc, #428]	@ (8008638 <DMA_SetConfig+0x250>)
 800848a:	4293      	cmp	r3, r2
 800848c:	d031      	beq.n	80084f2 <DMA_SetConfig+0x10a>
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	4a6a      	ldr	r2, [pc, #424]	@ (800863c <DMA_SetConfig+0x254>)
 8008494:	4293      	cmp	r3, r2
 8008496:	d02c      	beq.n	80084f2 <DMA_SetConfig+0x10a>
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	4a68      	ldr	r2, [pc, #416]	@ (8008640 <DMA_SetConfig+0x258>)
 800849e:	4293      	cmp	r3, r2
 80084a0:	d027      	beq.n	80084f2 <DMA_SetConfig+0x10a>
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	4a67      	ldr	r2, [pc, #412]	@ (8008644 <DMA_SetConfig+0x25c>)
 80084a8:	4293      	cmp	r3, r2
 80084aa:	d022      	beq.n	80084f2 <DMA_SetConfig+0x10a>
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	4a65      	ldr	r2, [pc, #404]	@ (8008648 <DMA_SetConfig+0x260>)
 80084b2:	4293      	cmp	r3, r2
 80084b4:	d01d      	beq.n	80084f2 <DMA_SetConfig+0x10a>
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	4a64      	ldr	r2, [pc, #400]	@ (800864c <DMA_SetConfig+0x264>)
 80084bc:	4293      	cmp	r3, r2
 80084be:	d018      	beq.n	80084f2 <DMA_SetConfig+0x10a>
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	4a62      	ldr	r2, [pc, #392]	@ (8008650 <DMA_SetConfig+0x268>)
 80084c6:	4293      	cmp	r3, r2
 80084c8:	d013      	beq.n	80084f2 <DMA_SetConfig+0x10a>
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	4a61      	ldr	r2, [pc, #388]	@ (8008654 <DMA_SetConfig+0x26c>)
 80084d0:	4293      	cmp	r3, r2
 80084d2:	d00e      	beq.n	80084f2 <DMA_SetConfig+0x10a>
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	4a5f      	ldr	r2, [pc, #380]	@ (8008658 <DMA_SetConfig+0x270>)
 80084da:	4293      	cmp	r3, r2
 80084dc:	d009      	beq.n	80084f2 <DMA_SetConfig+0x10a>
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	4a5e      	ldr	r2, [pc, #376]	@ (800865c <DMA_SetConfig+0x274>)
 80084e4:	4293      	cmp	r3, r2
 80084e6:	d004      	beq.n	80084f2 <DMA_SetConfig+0x10a>
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	4a5c      	ldr	r2, [pc, #368]	@ (8008660 <DMA_SetConfig+0x278>)
 80084ee:	4293      	cmp	r3, r2
 80084f0:	d101      	bne.n	80084f6 <DMA_SetConfig+0x10e>
 80084f2:	2301      	movs	r3, #1
 80084f4:	e000      	b.n	80084f8 <DMA_SetConfig+0x110>
 80084f6:	2300      	movs	r3, #0
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d00d      	beq.n	8008518 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008500:	68fa      	ldr	r2, [r7, #12]
 8008502:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8008504:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800850a:	2b00      	cmp	r3, #0
 800850c:	d004      	beq.n	8008518 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008512:	68fa      	ldr	r2, [r7, #12]
 8008514:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8008516:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	4a39      	ldr	r2, [pc, #228]	@ (8008604 <DMA_SetConfig+0x21c>)
 800851e:	4293      	cmp	r3, r2
 8008520:	d04a      	beq.n	80085b8 <DMA_SetConfig+0x1d0>
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	4a38      	ldr	r2, [pc, #224]	@ (8008608 <DMA_SetConfig+0x220>)
 8008528:	4293      	cmp	r3, r2
 800852a:	d045      	beq.n	80085b8 <DMA_SetConfig+0x1d0>
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	4a36      	ldr	r2, [pc, #216]	@ (800860c <DMA_SetConfig+0x224>)
 8008532:	4293      	cmp	r3, r2
 8008534:	d040      	beq.n	80085b8 <DMA_SetConfig+0x1d0>
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	4a35      	ldr	r2, [pc, #212]	@ (8008610 <DMA_SetConfig+0x228>)
 800853c:	4293      	cmp	r3, r2
 800853e:	d03b      	beq.n	80085b8 <DMA_SetConfig+0x1d0>
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	4a33      	ldr	r2, [pc, #204]	@ (8008614 <DMA_SetConfig+0x22c>)
 8008546:	4293      	cmp	r3, r2
 8008548:	d036      	beq.n	80085b8 <DMA_SetConfig+0x1d0>
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	4a32      	ldr	r2, [pc, #200]	@ (8008618 <DMA_SetConfig+0x230>)
 8008550:	4293      	cmp	r3, r2
 8008552:	d031      	beq.n	80085b8 <DMA_SetConfig+0x1d0>
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	4a30      	ldr	r2, [pc, #192]	@ (800861c <DMA_SetConfig+0x234>)
 800855a:	4293      	cmp	r3, r2
 800855c:	d02c      	beq.n	80085b8 <DMA_SetConfig+0x1d0>
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	4a2f      	ldr	r2, [pc, #188]	@ (8008620 <DMA_SetConfig+0x238>)
 8008564:	4293      	cmp	r3, r2
 8008566:	d027      	beq.n	80085b8 <DMA_SetConfig+0x1d0>
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	4a2d      	ldr	r2, [pc, #180]	@ (8008624 <DMA_SetConfig+0x23c>)
 800856e:	4293      	cmp	r3, r2
 8008570:	d022      	beq.n	80085b8 <DMA_SetConfig+0x1d0>
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	4a2c      	ldr	r2, [pc, #176]	@ (8008628 <DMA_SetConfig+0x240>)
 8008578:	4293      	cmp	r3, r2
 800857a:	d01d      	beq.n	80085b8 <DMA_SetConfig+0x1d0>
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	4a2a      	ldr	r2, [pc, #168]	@ (800862c <DMA_SetConfig+0x244>)
 8008582:	4293      	cmp	r3, r2
 8008584:	d018      	beq.n	80085b8 <DMA_SetConfig+0x1d0>
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	4a29      	ldr	r2, [pc, #164]	@ (8008630 <DMA_SetConfig+0x248>)
 800858c:	4293      	cmp	r3, r2
 800858e:	d013      	beq.n	80085b8 <DMA_SetConfig+0x1d0>
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	4a27      	ldr	r2, [pc, #156]	@ (8008634 <DMA_SetConfig+0x24c>)
 8008596:	4293      	cmp	r3, r2
 8008598:	d00e      	beq.n	80085b8 <DMA_SetConfig+0x1d0>
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	4a26      	ldr	r2, [pc, #152]	@ (8008638 <DMA_SetConfig+0x250>)
 80085a0:	4293      	cmp	r3, r2
 80085a2:	d009      	beq.n	80085b8 <DMA_SetConfig+0x1d0>
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	4a24      	ldr	r2, [pc, #144]	@ (800863c <DMA_SetConfig+0x254>)
 80085aa:	4293      	cmp	r3, r2
 80085ac:	d004      	beq.n	80085b8 <DMA_SetConfig+0x1d0>
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	4a23      	ldr	r2, [pc, #140]	@ (8008640 <DMA_SetConfig+0x258>)
 80085b4:	4293      	cmp	r3, r2
 80085b6:	d101      	bne.n	80085bc <DMA_SetConfig+0x1d4>
 80085b8:	2301      	movs	r3, #1
 80085ba:	e000      	b.n	80085be <DMA_SetConfig+0x1d6>
 80085bc:	2300      	movs	r3, #0
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d059      	beq.n	8008676 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80085c6:	f003 031f 	and.w	r3, r3, #31
 80085ca:	223f      	movs	r2, #63	@ 0x3f
 80085cc:	409a      	lsls	r2, r3
 80085ce:	697b      	ldr	r3, [r7, #20]
 80085d0:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	681a      	ldr	r2, [r3, #0]
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80085e0:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	683a      	ldr	r2, [r7, #0]
 80085e8:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	689b      	ldr	r3, [r3, #8]
 80085ee:	2b40      	cmp	r3, #64	@ 0x40
 80085f0:	d138      	bne.n	8008664 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	687a      	ldr	r2, [r7, #4]
 80085f8:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	68ba      	ldr	r2, [r7, #8]
 8008600:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8008602:	e086      	b.n	8008712 <DMA_SetConfig+0x32a>
 8008604:	40020010 	.word	0x40020010
 8008608:	40020028 	.word	0x40020028
 800860c:	40020040 	.word	0x40020040
 8008610:	40020058 	.word	0x40020058
 8008614:	40020070 	.word	0x40020070
 8008618:	40020088 	.word	0x40020088
 800861c:	400200a0 	.word	0x400200a0
 8008620:	400200b8 	.word	0x400200b8
 8008624:	40020410 	.word	0x40020410
 8008628:	40020428 	.word	0x40020428
 800862c:	40020440 	.word	0x40020440
 8008630:	40020458 	.word	0x40020458
 8008634:	40020470 	.word	0x40020470
 8008638:	40020488 	.word	0x40020488
 800863c:	400204a0 	.word	0x400204a0
 8008640:	400204b8 	.word	0x400204b8
 8008644:	58025408 	.word	0x58025408
 8008648:	5802541c 	.word	0x5802541c
 800864c:	58025430 	.word	0x58025430
 8008650:	58025444 	.word	0x58025444
 8008654:	58025458 	.word	0x58025458
 8008658:	5802546c 	.word	0x5802546c
 800865c:	58025480 	.word	0x58025480
 8008660:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	68ba      	ldr	r2, [r7, #8]
 800866a:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	687a      	ldr	r2, [r7, #4]
 8008672:	60da      	str	r2, [r3, #12]
}
 8008674:	e04d      	b.n	8008712 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	4a29      	ldr	r2, [pc, #164]	@ (8008720 <DMA_SetConfig+0x338>)
 800867c:	4293      	cmp	r3, r2
 800867e:	d022      	beq.n	80086c6 <DMA_SetConfig+0x2de>
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	4a27      	ldr	r2, [pc, #156]	@ (8008724 <DMA_SetConfig+0x33c>)
 8008686:	4293      	cmp	r3, r2
 8008688:	d01d      	beq.n	80086c6 <DMA_SetConfig+0x2de>
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	4a26      	ldr	r2, [pc, #152]	@ (8008728 <DMA_SetConfig+0x340>)
 8008690:	4293      	cmp	r3, r2
 8008692:	d018      	beq.n	80086c6 <DMA_SetConfig+0x2de>
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	4a24      	ldr	r2, [pc, #144]	@ (800872c <DMA_SetConfig+0x344>)
 800869a:	4293      	cmp	r3, r2
 800869c:	d013      	beq.n	80086c6 <DMA_SetConfig+0x2de>
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	4a23      	ldr	r2, [pc, #140]	@ (8008730 <DMA_SetConfig+0x348>)
 80086a4:	4293      	cmp	r3, r2
 80086a6:	d00e      	beq.n	80086c6 <DMA_SetConfig+0x2de>
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	4a21      	ldr	r2, [pc, #132]	@ (8008734 <DMA_SetConfig+0x34c>)
 80086ae:	4293      	cmp	r3, r2
 80086b0:	d009      	beq.n	80086c6 <DMA_SetConfig+0x2de>
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	4a20      	ldr	r2, [pc, #128]	@ (8008738 <DMA_SetConfig+0x350>)
 80086b8:	4293      	cmp	r3, r2
 80086ba:	d004      	beq.n	80086c6 <DMA_SetConfig+0x2de>
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	4a1e      	ldr	r2, [pc, #120]	@ (800873c <DMA_SetConfig+0x354>)
 80086c2:	4293      	cmp	r3, r2
 80086c4:	d101      	bne.n	80086ca <DMA_SetConfig+0x2e2>
 80086c6:	2301      	movs	r3, #1
 80086c8:	e000      	b.n	80086cc <DMA_SetConfig+0x2e4>
 80086ca:	2300      	movs	r3, #0
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d020      	beq.n	8008712 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80086d4:	f003 031f 	and.w	r3, r3, #31
 80086d8:	2201      	movs	r2, #1
 80086da:	409a      	lsls	r2, r3
 80086dc:	693b      	ldr	r3, [r7, #16]
 80086de:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	683a      	ldr	r2, [r7, #0]
 80086e6:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	689b      	ldr	r3, [r3, #8]
 80086ec:	2b40      	cmp	r3, #64	@ 0x40
 80086ee:	d108      	bne.n	8008702 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	687a      	ldr	r2, [r7, #4]
 80086f6:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	68ba      	ldr	r2, [r7, #8]
 80086fe:	60da      	str	r2, [r3, #12]
}
 8008700:	e007      	b.n	8008712 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	68ba      	ldr	r2, [r7, #8]
 8008708:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	687a      	ldr	r2, [r7, #4]
 8008710:	60da      	str	r2, [r3, #12]
}
 8008712:	bf00      	nop
 8008714:	371c      	adds	r7, #28
 8008716:	46bd      	mov	sp, r7
 8008718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800871c:	4770      	bx	lr
 800871e:	bf00      	nop
 8008720:	58025408 	.word	0x58025408
 8008724:	5802541c 	.word	0x5802541c
 8008728:	58025430 	.word	0x58025430
 800872c:	58025444 	.word	0x58025444
 8008730:	58025458 	.word	0x58025458
 8008734:	5802546c 	.word	0x5802546c
 8008738:	58025480 	.word	0x58025480
 800873c:	58025494 	.word	0x58025494

08008740 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8008740:	b480      	push	{r7}
 8008742:	b085      	sub	sp, #20
 8008744:	af00      	add	r7, sp, #0
 8008746:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	4a42      	ldr	r2, [pc, #264]	@ (8008858 <DMA_CalcBaseAndBitshift+0x118>)
 800874e:	4293      	cmp	r3, r2
 8008750:	d04a      	beq.n	80087e8 <DMA_CalcBaseAndBitshift+0xa8>
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	4a41      	ldr	r2, [pc, #260]	@ (800885c <DMA_CalcBaseAndBitshift+0x11c>)
 8008758:	4293      	cmp	r3, r2
 800875a:	d045      	beq.n	80087e8 <DMA_CalcBaseAndBitshift+0xa8>
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	4a3f      	ldr	r2, [pc, #252]	@ (8008860 <DMA_CalcBaseAndBitshift+0x120>)
 8008762:	4293      	cmp	r3, r2
 8008764:	d040      	beq.n	80087e8 <DMA_CalcBaseAndBitshift+0xa8>
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	4a3e      	ldr	r2, [pc, #248]	@ (8008864 <DMA_CalcBaseAndBitshift+0x124>)
 800876c:	4293      	cmp	r3, r2
 800876e:	d03b      	beq.n	80087e8 <DMA_CalcBaseAndBitshift+0xa8>
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	4a3c      	ldr	r2, [pc, #240]	@ (8008868 <DMA_CalcBaseAndBitshift+0x128>)
 8008776:	4293      	cmp	r3, r2
 8008778:	d036      	beq.n	80087e8 <DMA_CalcBaseAndBitshift+0xa8>
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	4a3b      	ldr	r2, [pc, #236]	@ (800886c <DMA_CalcBaseAndBitshift+0x12c>)
 8008780:	4293      	cmp	r3, r2
 8008782:	d031      	beq.n	80087e8 <DMA_CalcBaseAndBitshift+0xa8>
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	4a39      	ldr	r2, [pc, #228]	@ (8008870 <DMA_CalcBaseAndBitshift+0x130>)
 800878a:	4293      	cmp	r3, r2
 800878c:	d02c      	beq.n	80087e8 <DMA_CalcBaseAndBitshift+0xa8>
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	4a38      	ldr	r2, [pc, #224]	@ (8008874 <DMA_CalcBaseAndBitshift+0x134>)
 8008794:	4293      	cmp	r3, r2
 8008796:	d027      	beq.n	80087e8 <DMA_CalcBaseAndBitshift+0xa8>
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	4a36      	ldr	r2, [pc, #216]	@ (8008878 <DMA_CalcBaseAndBitshift+0x138>)
 800879e:	4293      	cmp	r3, r2
 80087a0:	d022      	beq.n	80087e8 <DMA_CalcBaseAndBitshift+0xa8>
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	4a35      	ldr	r2, [pc, #212]	@ (800887c <DMA_CalcBaseAndBitshift+0x13c>)
 80087a8:	4293      	cmp	r3, r2
 80087aa:	d01d      	beq.n	80087e8 <DMA_CalcBaseAndBitshift+0xa8>
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	4a33      	ldr	r2, [pc, #204]	@ (8008880 <DMA_CalcBaseAndBitshift+0x140>)
 80087b2:	4293      	cmp	r3, r2
 80087b4:	d018      	beq.n	80087e8 <DMA_CalcBaseAndBitshift+0xa8>
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	4a32      	ldr	r2, [pc, #200]	@ (8008884 <DMA_CalcBaseAndBitshift+0x144>)
 80087bc:	4293      	cmp	r3, r2
 80087be:	d013      	beq.n	80087e8 <DMA_CalcBaseAndBitshift+0xa8>
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	4a30      	ldr	r2, [pc, #192]	@ (8008888 <DMA_CalcBaseAndBitshift+0x148>)
 80087c6:	4293      	cmp	r3, r2
 80087c8:	d00e      	beq.n	80087e8 <DMA_CalcBaseAndBitshift+0xa8>
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	4a2f      	ldr	r2, [pc, #188]	@ (800888c <DMA_CalcBaseAndBitshift+0x14c>)
 80087d0:	4293      	cmp	r3, r2
 80087d2:	d009      	beq.n	80087e8 <DMA_CalcBaseAndBitshift+0xa8>
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	4a2d      	ldr	r2, [pc, #180]	@ (8008890 <DMA_CalcBaseAndBitshift+0x150>)
 80087da:	4293      	cmp	r3, r2
 80087dc:	d004      	beq.n	80087e8 <DMA_CalcBaseAndBitshift+0xa8>
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	4a2c      	ldr	r2, [pc, #176]	@ (8008894 <DMA_CalcBaseAndBitshift+0x154>)
 80087e4:	4293      	cmp	r3, r2
 80087e6:	d101      	bne.n	80087ec <DMA_CalcBaseAndBitshift+0xac>
 80087e8:	2301      	movs	r3, #1
 80087ea:	e000      	b.n	80087ee <DMA_CalcBaseAndBitshift+0xae>
 80087ec:	2300      	movs	r3, #0
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d024      	beq.n	800883c <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	b2db      	uxtb	r3, r3
 80087f8:	3b10      	subs	r3, #16
 80087fa:	4a27      	ldr	r2, [pc, #156]	@ (8008898 <DMA_CalcBaseAndBitshift+0x158>)
 80087fc:	fba2 2303 	umull	r2, r3, r2, r3
 8008800:	091b      	lsrs	r3, r3, #4
 8008802:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	f003 0307 	and.w	r3, r3, #7
 800880a:	4a24      	ldr	r2, [pc, #144]	@ (800889c <DMA_CalcBaseAndBitshift+0x15c>)
 800880c:	5cd3      	ldrb	r3, [r2, r3]
 800880e:	461a      	mov	r2, r3
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	2b03      	cmp	r3, #3
 8008818:	d908      	bls.n	800882c <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	461a      	mov	r2, r3
 8008820:	4b1f      	ldr	r3, [pc, #124]	@ (80088a0 <DMA_CalcBaseAndBitshift+0x160>)
 8008822:	4013      	ands	r3, r2
 8008824:	1d1a      	adds	r2, r3, #4
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	659a      	str	r2, [r3, #88]	@ 0x58
 800882a:	e00d      	b.n	8008848 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	461a      	mov	r2, r3
 8008832:	4b1b      	ldr	r3, [pc, #108]	@ (80088a0 <DMA_CalcBaseAndBitshift+0x160>)
 8008834:	4013      	ands	r3, r2
 8008836:	687a      	ldr	r2, [r7, #4]
 8008838:	6593      	str	r3, [r2, #88]	@ 0x58
 800883a:	e005      	b.n	8008848 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800884c:	4618      	mov	r0, r3
 800884e:	3714      	adds	r7, #20
 8008850:	46bd      	mov	sp, r7
 8008852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008856:	4770      	bx	lr
 8008858:	40020010 	.word	0x40020010
 800885c:	40020028 	.word	0x40020028
 8008860:	40020040 	.word	0x40020040
 8008864:	40020058 	.word	0x40020058
 8008868:	40020070 	.word	0x40020070
 800886c:	40020088 	.word	0x40020088
 8008870:	400200a0 	.word	0x400200a0
 8008874:	400200b8 	.word	0x400200b8
 8008878:	40020410 	.word	0x40020410
 800887c:	40020428 	.word	0x40020428
 8008880:	40020440 	.word	0x40020440
 8008884:	40020458 	.word	0x40020458
 8008888:	40020470 	.word	0x40020470
 800888c:	40020488 	.word	0x40020488
 8008890:	400204a0 	.word	0x400204a0
 8008894:	400204b8 	.word	0x400204b8
 8008898:	aaaaaaab 	.word	0xaaaaaaab
 800889c:	08015a94 	.word	0x08015a94
 80088a0:	fffffc00 	.word	0xfffffc00

080088a4 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80088a4:	b480      	push	{r7}
 80088a6:	b085      	sub	sp, #20
 80088a8:	af00      	add	r7, sp, #0
 80088aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80088ac:	2300      	movs	r3, #0
 80088ae:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	699b      	ldr	r3, [r3, #24]
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d120      	bne.n	80088fa <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088bc:	2b03      	cmp	r3, #3
 80088be:	d858      	bhi.n	8008972 <DMA_CheckFifoParam+0xce>
 80088c0:	a201      	add	r2, pc, #4	@ (adr r2, 80088c8 <DMA_CheckFifoParam+0x24>)
 80088c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088c6:	bf00      	nop
 80088c8:	080088d9 	.word	0x080088d9
 80088cc:	080088eb 	.word	0x080088eb
 80088d0:	080088d9 	.word	0x080088d9
 80088d4:	08008973 	.word	0x08008973
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088dc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d048      	beq.n	8008976 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 80088e4:	2301      	movs	r3, #1
 80088e6:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80088e8:	e045      	b.n	8008976 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088ee:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80088f2:	d142      	bne.n	800897a <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 80088f4:	2301      	movs	r3, #1
 80088f6:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80088f8:	e03f      	b.n	800897a <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	699b      	ldr	r3, [r3, #24]
 80088fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008902:	d123      	bne.n	800894c <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008908:	2b03      	cmp	r3, #3
 800890a:	d838      	bhi.n	800897e <DMA_CheckFifoParam+0xda>
 800890c:	a201      	add	r2, pc, #4	@ (adr r2, 8008914 <DMA_CheckFifoParam+0x70>)
 800890e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008912:	bf00      	nop
 8008914:	08008925 	.word	0x08008925
 8008918:	0800892b 	.word	0x0800892b
 800891c:	08008925 	.word	0x08008925
 8008920:	0800893d 	.word	0x0800893d
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8008924:	2301      	movs	r3, #1
 8008926:	73fb      	strb	r3, [r7, #15]
        break;
 8008928:	e030      	b.n	800898c <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800892e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008932:	2b00      	cmp	r3, #0
 8008934:	d025      	beq.n	8008982 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8008936:	2301      	movs	r3, #1
 8008938:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800893a:	e022      	b.n	8008982 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008940:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8008944:	d11f      	bne.n	8008986 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8008946:	2301      	movs	r3, #1
 8008948:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800894a:	e01c      	b.n	8008986 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008950:	2b02      	cmp	r3, #2
 8008952:	d902      	bls.n	800895a <DMA_CheckFifoParam+0xb6>
 8008954:	2b03      	cmp	r3, #3
 8008956:	d003      	beq.n	8008960 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8008958:	e018      	b.n	800898c <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800895a:	2301      	movs	r3, #1
 800895c:	73fb      	strb	r3, [r7, #15]
        break;
 800895e:	e015      	b.n	800898c <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008964:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008968:	2b00      	cmp	r3, #0
 800896a:	d00e      	beq.n	800898a <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 800896c:	2301      	movs	r3, #1
 800896e:	73fb      	strb	r3, [r7, #15]
    break;
 8008970:	e00b      	b.n	800898a <DMA_CheckFifoParam+0xe6>
        break;
 8008972:	bf00      	nop
 8008974:	e00a      	b.n	800898c <DMA_CheckFifoParam+0xe8>
        break;
 8008976:	bf00      	nop
 8008978:	e008      	b.n	800898c <DMA_CheckFifoParam+0xe8>
        break;
 800897a:	bf00      	nop
 800897c:	e006      	b.n	800898c <DMA_CheckFifoParam+0xe8>
        break;
 800897e:	bf00      	nop
 8008980:	e004      	b.n	800898c <DMA_CheckFifoParam+0xe8>
        break;
 8008982:	bf00      	nop
 8008984:	e002      	b.n	800898c <DMA_CheckFifoParam+0xe8>
        break;
 8008986:	bf00      	nop
 8008988:	e000      	b.n	800898c <DMA_CheckFifoParam+0xe8>
    break;
 800898a:	bf00      	nop
    }
  }

  return status;
 800898c:	7bfb      	ldrb	r3, [r7, #15]
}
 800898e:	4618      	mov	r0, r3
 8008990:	3714      	adds	r7, #20
 8008992:	46bd      	mov	sp, r7
 8008994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008998:	4770      	bx	lr
 800899a:	bf00      	nop

0800899c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800899c:	b480      	push	{r7}
 800899e:	b085      	sub	sp, #20
 80089a0:	af00      	add	r7, sp, #0
 80089a2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	4a38      	ldr	r2, [pc, #224]	@ (8008a90 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80089b0:	4293      	cmp	r3, r2
 80089b2:	d022      	beq.n	80089fa <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	4a36      	ldr	r2, [pc, #216]	@ (8008a94 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80089ba:	4293      	cmp	r3, r2
 80089bc:	d01d      	beq.n	80089fa <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	4a35      	ldr	r2, [pc, #212]	@ (8008a98 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80089c4:	4293      	cmp	r3, r2
 80089c6:	d018      	beq.n	80089fa <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	4a33      	ldr	r2, [pc, #204]	@ (8008a9c <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80089ce:	4293      	cmp	r3, r2
 80089d0:	d013      	beq.n	80089fa <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	4a32      	ldr	r2, [pc, #200]	@ (8008aa0 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 80089d8:	4293      	cmp	r3, r2
 80089da:	d00e      	beq.n	80089fa <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	4a30      	ldr	r2, [pc, #192]	@ (8008aa4 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 80089e2:	4293      	cmp	r3, r2
 80089e4:	d009      	beq.n	80089fa <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	4a2f      	ldr	r2, [pc, #188]	@ (8008aa8 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80089ec:	4293      	cmp	r3, r2
 80089ee:	d004      	beq.n	80089fa <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	4a2d      	ldr	r2, [pc, #180]	@ (8008aac <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 80089f6:	4293      	cmp	r3, r2
 80089f8:	d101      	bne.n	80089fe <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 80089fa:	2301      	movs	r3, #1
 80089fc:	e000      	b.n	8008a00 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 80089fe:	2300      	movs	r3, #0
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d01a      	beq.n	8008a3a <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	b2db      	uxtb	r3, r3
 8008a0a:	3b08      	subs	r3, #8
 8008a0c:	4a28      	ldr	r2, [pc, #160]	@ (8008ab0 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8008a0e:	fba2 2303 	umull	r2, r3, r2, r3
 8008a12:	091b      	lsrs	r3, r3, #4
 8008a14:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8008a16:	68fa      	ldr	r2, [r7, #12]
 8008a18:	4b26      	ldr	r3, [pc, #152]	@ (8008ab4 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8008a1a:	4413      	add	r3, r2
 8008a1c:	009b      	lsls	r3, r3, #2
 8008a1e:	461a      	mov	r2, r3
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	4a24      	ldr	r2, [pc, #144]	@ (8008ab8 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8008a28:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	f003 031f 	and.w	r3, r3, #31
 8008a30:	2201      	movs	r2, #1
 8008a32:	409a      	lsls	r2, r3
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8008a38:	e024      	b.n	8008a84 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	b2db      	uxtb	r3, r3
 8008a40:	3b10      	subs	r3, #16
 8008a42:	4a1e      	ldr	r2, [pc, #120]	@ (8008abc <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8008a44:	fba2 2303 	umull	r2, r3, r2, r3
 8008a48:	091b      	lsrs	r3, r3, #4
 8008a4a:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8008a4c:	68bb      	ldr	r3, [r7, #8]
 8008a4e:	4a1c      	ldr	r2, [pc, #112]	@ (8008ac0 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8008a50:	4293      	cmp	r3, r2
 8008a52:	d806      	bhi.n	8008a62 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8008a54:	68bb      	ldr	r3, [r7, #8]
 8008a56:	4a1b      	ldr	r2, [pc, #108]	@ (8008ac4 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8008a58:	4293      	cmp	r3, r2
 8008a5a:	d902      	bls.n	8008a62 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	3308      	adds	r3, #8
 8008a60:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8008a62:	68fa      	ldr	r2, [r7, #12]
 8008a64:	4b18      	ldr	r3, [pc, #96]	@ (8008ac8 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8008a66:	4413      	add	r3, r2
 8008a68:	009b      	lsls	r3, r3, #2
 8008a6a:	461a      	mov	r2, r3
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	4a16      	ldr	r2, [pc, #88]	@ (8008acc <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8008a74:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	f003 031f 	and.w	r3, r3, #31
 8008a7c:	2201      	movs	r2, #1
 8008a7e:	409a      	lsls	r2, r3
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8008a84:	bf00      	nop
 8008a86:	3714      	adds	r7, #20
 8008a88:	46bd      	mov	sp, r7
 8008a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a8e:	4770      	bx	lr
 8008a90:	58025408 	.word	0x58025408
 8008a94:	5802541c 	.word	0x5802541c
 8008a98:	58025430 	.word	0x58025430
 8008a9c:	58025444 	.word	0x58025444
 8008aa0:	58025458 	.word	0x58025458
 8008aa4:	5802546c 	.word	0x5802546c
 8008aa8:	58025480 	.word	0x58025480
 8008aac:	58025494 	.word	0x58025494
 8008ab0:	cccccccd 	.word	0xcccccccd
 8008ab4:	16009600 	.word	0x16009600
 8008ab8:	58025880 	.word	0x58025880
 8008abc:	aaaaaaab 	.word	0xaaaaaaab
 8008ac0:	400204b8 	.word	0x400204b8
 8008ac4:	4002040f 	.word	0x4002040f
 8008ac8:	10008200 	.word	0x10008200
 8008acc:	40020880 	.word	0x40020880

08008ad0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008ad0:	b480      	push	{r7}
 8008ad2:	b085      	sub	sp, #20
 8008ad4:	af00      	add	r7, sp, #0
 8008ad6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	685b      	ldr	r3, [r3, #4]
 8008adc:	b2db      	uxtb	r3, r3
 8008ade:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d04a      	beq.n	8008b7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	2b08      	cmp	r3, #8
 8008aea:	d847      	bhi.n	8008b7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	4a25      	ldr	r2, [pc, #148]	@ (8008b88 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8008af2:	4293      	cmp	r3, r2
 8008af4:	d022      	beq.n	8008b3c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	4a24      	ldr	r2, [pc, #144]	@ (8008b8c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8008afc:	4293      	cmp	r3, r2
 8008afe:	d01d      	beq.n	8008b3c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	4a22      	ldr	r2, [pc, #136]	@ (8008b90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8008b06:	4293      	cmp	r3, r2
 8008b08:	d018      	beq.n	8008b3c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	4a21      	ldr	r2, [pc, #132]	@ (8008b94 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8008b10:	4293      	cmp	r3, r2
 8008b12:	d013      	beq.n	8008b3c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	4a1f      	ldr	r2, [pc, #124]	@ (8008b98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8008b1a:	4293      	cmp	r3, r2
 8008b1c:	d00e      	beq.n	8008b3c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	4a1e      	ldr	r2, [pc, #120]	@ (8008b9c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8008b24:	4293      	cmp	r3, r2
 8008b26:	d009      	beq.n	8008b3c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	4a1c      	ldr	r2, [pc, #112]	@ (8008ba0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8008b2e:	4293      	cmp	r3, r2
 8008b30:	d004      	beq.n	8008b3c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	4a1b      	ldr	r2, [pc, #108]	@ (8008ba4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8008b38:	4293      	cmp	r3, r2
 8008b3a:	d101      	bne.n	8008b40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8008b3c:	2301      	movs	r3, #1
 8008b3e:	e000      	b.n	8008b42 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8008b40:	2300      	movs	r3, #0
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d00a      	beq.n	8008b5c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8008b46:	68fa      	ldr	r2, [r7, #12]
 8008b48:	4b17      	ldr	r3, [pc, #92]	@ (8008ba8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8008b4a:	4413      	add	r3, r2
 8008b4c:	009b      	lsls	r3, r3, #2
 8008b4e:	461a      	mov	r2, r3
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	4a15      	ldr	r2, [pc, #84]	@ (8008bac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8008b58:	671a      	str	r2, [r3, #112]	@ 0x70
 8008b5a:	e009      	b.n	8008b70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8008b5c:	68fa      	ldr	r2, [r7, #12]
 8008b5e:	4b14      	ldr	r3, [pc, #80]	@ (8008bb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8008b60:	4413      	add	r3, r2
 8008b62:	009b      	lsls	r3, r3, #2
 8008b64:	461a      	mov	r2, r3
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	4a11      	ldr	r2, [pc, #68]	@ (8008bb4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8008b6e:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	3b01      	subs	r3, #1
 8008b74:	2201      	movs	r2, #1
 8008b76:	409a      	lsls	r2, r3
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8008b7c:	bf00      	nop
 8008b7e:	3714      	adds	r7, #20
 8008b80:	46bd      	mov	sp, r7
 8008b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b86:	4770      	bx	lr
 8008b88:	58025408 	.word	0x58025408
 8008b8c:	5802541c 	.word	0x5802541c
 8008b90:	58025430 	.word	0x58025430
 8008b94:	58025444 	.word	0x58025444
 8008b98:	58025458 	.word	0x58025458
 8008b9c:	5802546c 	.word	0x5802546c
 8008ba0:	58025480 	.word	0x58025480
 8008ba4:	58025494 	.word	0x58025494
 8008ba8:	1600963f 	.word	0x1600963f
 8008bac:	58025940 	.word	0x58025940
 8008bb0:	1000823f 	.word	0x1000823f
 8008bb4:	40020940 	.word	0x40020940

08008bb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008bb8:	b480      	push	{r7}
 8008bba:	b089      	sub	sp, #36	@ 0x24
 8008bbc:	af00      	add	r7, sp, #0
 8008bbe:	6078      	str	r0, [r7, #4]
 8008bc0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8008bc6:	4b89      	ldr	r3, [pc, #548]	@ (8008dec <HAL_GPIO_Init+0x234>)
 8008bc8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008bca:	e194      	b.n	8008ef6 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8008bcc:	683b      	ldr	r3, [r7, #0]
 8008bce:	681a      	ldr	r2, [r3, #0]
 8008bd0:	2101      	movs	r1, #1
 8008bd2:	69fb      	ldr	r3, [r7, #28]
 8008bd4:	fa01 f303 	lsl.w	r3, r1, r3
 8008bd8:	4013      	ands	r3, r2
 8008bda:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8008bdc:	693b      	ldr	r3, [r7, #16]
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	f000 8186 	beq.w	8008ef0 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008be4:	683b      	ldr	r3, [r7, #0]
 8008be6:	685b      	ldr	r3, [r3, #4]
 8008be8:	f003 0303 	and.w	r3, r3, #3
 8008bec:	2b01      	cmp	r3, #1
 8008bee:	d005      	beq.n	8008bfc <HAL_GPIO_Init+0x44>
 8008bf0:	683b      	ldr	r3, [r7, #0]
 8008bf2:	685b      	ldr	r3, [r3, #4]
 8008bf4:	f003 0303 	and.w	r3, r3, #3
 8008bf8:	2b02      	cmp	r3, #2
 8008bfa:	d130      	bne.n	8008c5e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	689b      	ldr	r3, [r3, #8]
 8008c00:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008c02:	69fb      	ldr	r3, [r7, #28]
 8008c04:	005b      	lsls	r3, r3, #1
 8008c06:	2203      	movs	r2, #3
 8008c08:	fa02 f303 	lsl.w	r3, r2, r3
 8008c0c:	43db      	mvns	r3, r3
 8008c0e:	69ba      	ldr	r2, [r7, #24]
 8008c10:	4013      	ands	r3, r2
 8008c12:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008c14:	683b      	ldr	r3, [r7, #0]
 8008c16:	68da      	ldr	r2, [r3, #12]
 8008c18:	69fb      	ldr	r3, [r7, #28]
 8008c1a:	005b      	lsls	r3, r3, #1
 8008c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8008c20:	69ba      	ldr	r2, [r7, #24]
 8008c22:	4313      	orrs	r3, r2
 8008c24:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	69ba      	ldr	r2, [r7, #24]
 8008c2a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	685b      	ldr	r3, [r3, #4]
 8008c30:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008c32:	2201      	movs	r2, #1
 8008c34:	69fb      	ldr	r3, [r7, #28]
 8008c36:	fa02 f303 	lsl.w	r3, r2, r3
 8008c3a:	43db      	mvns	r3, r3
 8008c3c:	69ba      	ldr	r2, [r7, #24]
 8008c3e:	4013      	ands	r3, r2
 8008c40:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008c42:	683b      	ldr	r3, [r7, #0]
 8008c44:	685b      	ldr	r3, [r3, #4]
 8008c46:	091b      	lsrs	r3, r3, #4
 8008c48:	f003 0201 	and.w	r2, r3, #1
 8008c4c:	69fb      	ldr	r3, [r7, #28]
 8008c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8008c52:	69ba      	ldr	r2, [r7, #24]
 8008c54:	4313      	orrs	r3, r2
 8008c56:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	69ba      	ldr	r2, [r7, #24]
 8008c5c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008c5e:	683b      	ldr	r3, [r7, #0]
 8008c60:	685b      	ldr	r3, [r3, #4]
 8008c62:	f003 0303 	and.w	r3, r3, #3
 8008c66:	2b03      	cmp	r3, #3
 8008c68:	d017      	beq.n	8008c9a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	68db      	ldr	r3, [r3, #12]
 8008c6e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008c70:	69fb      	ldr	r3, [r7, #28]
 8008c72:	005b      	lsls	r3, r3, #1
 8008c74:	2203      	movs	r2, #3
 8008c76:	fa02 f303 	lsl.w	r3, r2, r3
 8008c7a:	43db      	mvns	r3, r3
 8008c7c:	69ba      	ldr	r2, [r7, #24]
 8008c7e:	4013      	ands	r3, r2
 8008c80:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008c82:	683b      	ldr	r3, [r7, #0]
 8008c84:	689a      	ldr	r2, [r3, #8]
 8008c86:	69fb      	ldr	r3, [r7, #28]
 8008c88:	005b      	lsls	r3, r3, #1
 8008c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8008c8e:	69ba      	ldr	r2, [r7, #24]
 8008c90:	4313      	orrs	r3, r2
 8008c92:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	69ba      	ldr	r2, [r7, #24]
 8008c98:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008c9a:	683b      	ldr	r3, [r7, #0]
 8008c9c:	685b      	ldr	r3, [r3, #4]
 8008c9e:	f003 0303 	and.w	r3, r3, #3
 8008ca2:	2b02      	cmp	r3, #2
 8008ca4:	d123      	bne.n	8008cee <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008ca6:	69fb      	ldr	r3, [r7, #28]
 8008ca8:	08da      	lsrs	r2, r3, #3
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	3208      	adds	r2, #8
 8008cae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008cb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008cb4:	69fb      	ldr	r3, [r7, #28]
 8008cb6:	f003 0307 	and.w	r3, r3, #7
 8008cba:	009b      	lsls	r3, r3, #2
 8008cbc:	220f      	movs	r2, #15
 8008cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8008cc2:	43db      	mvns	r3, r3
 8008cc4:	69ba      	ldr	r2, [r7, #24]
 8008cc6:	4013      	ands	r3, r2
 8008cc8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8008cca:	683b      	ldr	r3, [r7, #0]
 8008ccc:	691a      	ldr	r2, [r3, #16]
 8008cce:	69fb      	ldr	r3, [r7, #28]
 8008cd0:	f003 0307 	and.w	r3, r3, #7
 8008cd4:	009b      	lsls	r3, r3, #2
 8008cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8008cda:	69ba      	ldr	r2, [r7, #24]
 8008cdc:	4313      	orrs	r3, r2
 8008cde:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008ce0:	69fb      	ldr	r3, [r7, #28]
 8008ce2:	08da      	lsrs	r2, r3, #3
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	3208      	adds	r2, #8
 8008ce8:	69b9      	ldr	r1, [r7, #24]
 8008cea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008cf4:	69fb      	ldr	r3, [r7, #28]
 8008cf6:	005b      	lsls	r3, r3, #1
 8008cf8:	2203      	movs	r2, #3
 8008cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8008cfe:	43db      	mvns	r3, r3
 8008d00:	69ba      	ldr	r2, [r7, #24]
 8008d02:	4013      	ands	r3, r2
 8008d04:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008d06:	683b      	ldr	r3, [r7, #0]
 8008d08:	685b      	ldr	r3, [r3, #4]
 8008d0a:	f003 0203 	and.w	r2, r3, #3
 8008d0e:	69fb      	ldr	r3, [r7, #28]
 8008d10:	005b      	lsls	r3, r3, #1
 8008d12:	fa02 f303 	lsl.w	r3, r2, r3
 8008d16:	69ba      	ldr	r2, [r7, #24]
 8008d18:	4313      	orrs	r3, r2
 8008d1a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	69ba      	ldr	r2, [r7, #24]
 8008d20:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008d22:	683b      	ldr	r3, [r7, #0]
 8008d24:	685b      	ldr	r3, [r3, #4]
 8008d26:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	f000 80e0 	beq.w	8008ef0 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008d30:	4b2f      	ldr	r3, [pc, #188]	@ (8008df0 <HAL_GPIO_Init+0x238>)
 8008d32:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008d36:	4a2e      	ldr	r2, [pc, #184]	@ (8008df0 <HAL_GPIO_Init+0x238>)
 8008d38:	f043 0302 	orr.w	r3, r3, #2
 8008d3c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8008d40:	4b2b      	ldr	r3, [pc, #172]	@ (8008df0 <HAL_GPIO_Init+0x238>)
 8008d42:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008d46:	f003 0302 	and.w	r3, r3, #2
 8008d4a:	60fb      	str	r3, [r7, #12]
 8008d4c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008d4e:	4a29      	ldr	r2, [pc, #164]	@ (8008df4 <HAL_GPIO_Init+0x23c>)
 8008d50:	69fb      	ldr	r3, [r7, #28]
 8008d52:	089b      	lsrs	r3, r3, #2
 8008d54:	3302      	adds	r3, #2
 8008d56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008d5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008d5c:	69fb      	ldr	r3, [r7, #28]
 8008d5e:	f003 0303 	and.w	r3, r3, #3
 8008d62:	009b      	lsls	r3, r3, #2
 8008d64:	220f      	movs	r2, #15
 8008d66:	fa02 f303 	lsl.w	r3, r2, r3
 8008d6a:	43db      	mvns	r3, r3
 8008d6c:	69ba      	ldr	r2, [r7, #24]
 8008d6e:	4013      	ands	r3, r2
 8008d70:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	4a20      	ldr	r2, [pc, #128]	@ (8008df8 <HAL_GPIO_Init+0x240>)
 8008d76:	4293      	cmp	r3, r2
 8008d78:	d052      	beq.n	8008e20 <HAL_GPIO_Init+0x268>
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	4a1f      	ldr	r2, [pc, #124]	@ (8008dfc <HAL_GPIO_Init+0x244>)
 8008d7e:	4293      	cmp	r3, r2
 8008d80:	d031      	beq.n	8008de6 <HAL_GPIO_Init+0x22e>
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	4a1e      	ldr	r2, [pc, #120]	@ (8008e00 <HAL_GPIO_Init+0x248>)
 8008d86:	4293      	cmp	r3, r2
 8008d88:	d02b      	beq.n	8008de2 <HAL_GPIO_Init+0x22a>
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	4a1d      	ldr	r2, [pc, #116]	@ (8008e04 <HAL_GPIO_Init+0x24c>)
 8008d8e:	4293      	cmp	r3, r2
 8008d90:	d025      	beq.n	8008dde <HAL_GPIO_Init+0x226>
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	4a1c      	ldr	r2, [pc, #112]	@ (8008e08 <HAL_GPIO_Init+0x250>)
 8008d96:	4293      	cmp	r3, r2
 8008d98:	d01f      	beq.n	8008dda <HAL_GPIO_Init+0x222>
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	4a1b      	ldr	r2, [pc, #108]	@ (8008e0c <HAL_GPIO_Init+0x254>)
 8008d9e:	4293      	cmp	r3, r2
 8008da0:	d019      	beq.n	8008dd6 <HAL_GPIO_Init+0x21e>
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	4a1a      	ldr	r2, [pc, #104]	@ (8008e10 <HAL_GPIO_Init+0x258>)
 8008da6:	4293      	cmp	r3, r2
 8008da8:	d013      	beq.n	8008dd2 <HAL_GPIO_Init+0x21a>
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	4a19      	ldr	r2, [pc, #100]	@ (8008e14 <HAL_GPIO_Init+0x25c>)
 8008dae:	4293      	cmp	r3, r2
 8008db0:	d00d      	beq.n	8008dce <HAL_GPIO_Init+0x216>
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	4a18      	ldr	r2, [pc, #96]	@ (8008e18 <HAL_GPIO_Init+0x260>)
 8008db6:	4293      	cmp	r3, r2
 8008db8:	d007      	beq.n	8008dca <HAL_GPIO_Init+0x212>
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	4a17      	ldr	r2, [pc, #92]	@ (8008e1c <HAL_GPIO_Init+0x264>)
 8008dbe:	4293      	cmp	r3, r2
 8008dc0:	d101      	bne.n	8008dc6 <HAL_GPIO_Init+0x20e>
 8008dc2:	2309      	movs	r3, #9
 8008dc4:	e02d      	b.n	8008e22 <HAL_GPIO_Init+0x26a>
 8008dc6:	230a      	movs	r3, #10
 8008dc8:	e02b      	b.n	8008e22 <HAL_GPIO_Init+0x26a>
 8008dca:	2308      	movs	r3, #8
 8008dcc:	e029      	b.n	8008e22 <HAL_GPIO_Init+0x26a>
 8008dce:	2307      	movs	r3, #7
 8008dd0:	e027      	b.n	8008e22 <HAL_GPIO_Init+0x26a>
 8008dd2:	2306      	movs	r3, #6
 8008dd4:	e025      	b.n	8008e22 <HAL_GPIO_Init+0x26a>
 8008dd6:	2305      	movs	r3, #5
 8008dd8:	e023      	b.n	8008e22 <HAL_GPIO_Init+0x26a>
 8008dda:	2304      	movs	r3, #4
 8008ddc:	e021      	b.n	8008e22 <HAL_GPIO_Init+0x26a>
 8008dde:	2303      	movs	r3, #3
 8008de0:	e01f      	b.n	8008e22 <HAL_GPIO_Init+0x26a>
 8008de2:	2302      	movs	r3, #2
 8008de4:	e01d      	b.n	8008e22 <HAL_GPIO_Init+0x26a>
 8008de6:	2301      	movs	r3, #1
 8008de8:	e01b      	b.n	8008e22 <HAL_GPIO_Init+0x26a>
 8008dea:	bf00      	nop
 8008dec:	58000080 	.word	0x58000080
 8008df0:	58024400 	.word	0x58024400
 8008df4:	58000400 	.word	0x58000400
 8008df8:	58020000 	.word	0x58020000
 8008dfc:	58020400 	.word	0x58020400
 8008e00:	58020800 	.word	0x58020800
 8008e04:	58020c00 	.word	0x58020c00
 8008e08:	58021000 	.word	0x58021000
 8008e0c:	58021400 	.word	0x58021400
 8008e10:	58021800 	.word	0x58021800
 8008e14:	58021c00 	.word	0x58021c00
 8008e18:	58022000 	.word	0x58022000
 8008e1c:	58022400 	.word	0x58022400
 8008e20:	2300      	movs	r3, #0
 8008e22:	69fa      	ldr	r2, [r7, #28]
 8008e24:	f002 0203 	and.w	r2, r2, #3
 8008e28:	0092      	lsls	r2, r2, #2
 8008e2a:	4093      	lsls	r3, r2
 8008e2c:	69ba      	ldr	r2, [r7, #24]
 8008e2e:	4313      	orrs	r3, r2
 8008e30:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008e32:	4938      	ldr	r1, [pc, #224]	@ (8008f14 <HAL_GPIO_Init+0x35c>)
 8008e34:	69fb      	ldr	r3, [r7, #28]
 8008e36:	089b      	lsrs	r3, r3, #2
 8008e38:	3302      	adds	r3, #2
 8008e3a:	69ba      	ldr	r2, [r7, #24]
 8008e3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008e40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008e48:	693b      	ldr	r3, [r7, #16]
 8008e4a:	43db      	mvns	r3, r3
 8008e4c:	69ba      	ldr	r2, [r7, #24]
 8008e4e:	4013      	ands	r3, r2
 8008e50:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008e52:	683b      	ldr	r3, [r7, #0]
 8008e54:	685b      	ldr	r3, [r3, #4]
 8008e56:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d003      	beq.n	8008e66 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8008e5e:	69ba      	ldr	r2, [r7, #24]
 8008e60:	693b      	ldr	r3, [r7, #16]
 8008e62:	4313      	orrs	r3, r2
 8008e64:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8008e66:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008e6a:	69bb      	ldr	r3, [r7, #24]
 8008e6c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8008e6e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008e72:	685b      	ldr	r3, [r3, #4]
 8008e74:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008e76:	693b      	ldr	r3, [r7, #16]
 8008e78:	43db      	mvns	r3, r3
 8008e7a:	69ba      	ldr	r2, [r7, #24]
 8008e7c:	4013      	ands	r3, r2
 8008e7e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008e80:	683b      	ldr	r3, [r7, #0]
 8008e82:	685b      	ldr	r3, [r3, #4]
 8008e84:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d003      	beq.n	8008e94 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8008e8c:	69ba      	ldr	r2, [r7, #24]
 8008e8e:	693b      	ldr	r3, [r7, #16]
 8008e90:	4313      	orrs	r3, r2
 8008e92:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8008e94:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008e98:	69bb      	ldr	r3, [r7, #24]
 8008e9a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8008e9c:	697b      	ldr	r3, [r7, #20]
 8008e9e:	685b      	ldr	r3, [r3, #4]
 8008ea0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008ea2:	693b      	ldr	r3, [r7, #16]
 8008ea4:	43db      	mvns	r3, r3
 8008ea6:	69ba      	ldr	r2, [r7, #24]
 8008ea8:	4013      	ands	r3, r2
 8008eaa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008eac:	683b      	ldr	r3, [r7, #0]
 8008eae:	685b      	ldr	r3, [r3, #4]
 8008eb0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d003      	beq.n	8008ec0 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8008eb8:	69ba      	ldr	r2, [r7, #24]
 8008eba:	693b      	ldr	r3, [r7, #16]
 8008ebc:	4313      	orrs	r3, r2
 8008ebe:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8008ec0:	697b      	ldr	r3, [r7, #20]
 8008ec2:	69ba      	ldr	r2, [r7, #24]
 8008ec4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8008ec6:	697b      	ldr	r3, [r7, #20]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008ecc:	693b      	ldr	r3, [r7, #16]
 8008ece:	43db      	mvns	r3, r3
 8008ed0:	69ba      	ldr	r2, [r7, #24]
 8008ed2:	4013      	ands	r3, r2
 8008ed4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008ed6:	683b      	ldr	r3, [r7, #0]
 8008ed8:	685b      	ldr	r3, [r3, #4]
 8008eda:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d003      	beq.n	8008eea <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8008ee2:	69ba      	ldr	r2, [r7, #24]
 8008ee4:	693b      	ldr	r3, [r7, #16]
 8008ee6:	4313      	orrs	r3, r2
 8008ee8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8008eea:	697b      	ldr	r3, [r7, #20]
 8008eec:	69ba      	ldr	r2, [r7, #24]
 8008eee:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8008ef0:	69fb      	ldr	r3, [r7, #28]
 8008ef2:	3301      	adds	r3, #1
 8008ef4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008ef6:	683b      	ldr	r3, [r7, #0]
 8008ef8:	681a      	ldr	r2, [r3, #0]
 8008efa:	69fb      	ldr	r3, [r7, #28]
 8008efc:	fa22 f303 	lsr.w	r3, r2, r3
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	f47f ae63 	bne.w	8008bcc <HAL_GPIO_Init+0x14>
  }
}
 8008f06:	bf00      	nop
 8008f08:	bf00      	nop
 8008f0a:	3724      	adds	r7, #36	@ 0x24
 8008f0c:	46bd      	mov	sp, r7
 8008f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f12:	4770      	bx	lr
 8008f14:	58000400 	.word	0x58000400

08008f18 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8008f18:	b480      	push	{r7}
 8008f1a:	b087      	sub	sp, #28
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	6078      	str	r0, [r7, #4]
 8008f20:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8008f22:	2300      	movs	r3, #0
 8008f24:	617b      	str	r3, [r7, #20]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8008f26:	4b75      	ldr	r3, [pc, #468]	@ (80090fc <HAL_GPIO_DeInit+0x1e4>)
 8008f28:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00U)
 8008f2a:	e0d9      	b.n	80090e0 <HAL_GPIO_DeInit+0x1c8>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position) ;
 8008f2c:	2201      	movs	r2, #1
 8008f2e:	697b      	ldr	r3, [r7, #20]
 8008f30:	fa02 f303 	lsl.w	r3, r2, r3
 8008f34:	683a      	ldr	r2, [r7, #0]
 8008f36:	4013      	ands	r3, r2
 8008f38:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00U)
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	f000 80cc 	beq.w	80090da <HAL_GPIO_DeInit+0x1c2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = SYSCFG->EXTICR[position >> 2U];
 8008f42:	4a6f      	ldr	r2, [pc, #444]	@ (8009100 <HAL_GPIO_DeInit+0x1e8>)
 8008f44:	697b      	ldr	r3, [r7, #20]
 8008f46:	089b      	lsrs	r3, r3, #2
 8008f48:	3302      	adds	r3, #2
 8008f4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008f4e:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 8008f50:	697b      	ldr	r3, [r7, #20]
 8008f52:	f003 0303 	and.w	r3, r3, #3
 8008f56:	009b      	lsls	r3, r3, #2
 8008f58:	220f      	movs	r2, #15
 8008f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8008f5e:	68ba      	ldr	r2, [r7, #8]
 8008f60:	4013      	ands	r3, r2
 8008f62:	60bb      	str	r3, [r7, #8]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	4a67      	ldr	r2, [pc, #412]	@ (8009104 <HAL_GPIO_DeInit+0x1ec>)
 8008f68:	4293      	cmp	r3, r2
 8008f6a:	d037      	beq.n	8008fdc <HAL_GPIO_DeInit+0xc4>
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	4a66      	ldr	r2, [pc, #408]	@ (8009108 <HAL_GPIO_DeInit+0x1f0>)
 8008f70:	4293      	cmp	r3, r2
 8008f72:	d031      	beq.n	8008fd8 <HAL_GPIO_DeInit+0xc0>
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	4a65      	ldr	r2, [pc, #404]	@ (800910c <HAL_GPIO_DeInit+0x1f4>)
 8008f78:	4293      	cmp	r3, r2
 8008f7a:	d02b      	beq.n	8008fd4 <HAL_GPIO_DeInit+0xbc>
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	4a64      	ldr	r2, [pc, #400]	@ (8009110 <HAL_GPIO_DeInit+0x1f8>)
 8008f80:	4293      	cmp	r3, r2
 8008f82:	d025      	beq.n	8008fd0 <HAL_GPIO_DeInit+0xb8>
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	4a63      	ldr	r2, [pc, #396]	@ (8009114 <HAL_GPIO_DeInit+0x1fc>)
 8008f88:	4293      	cmp	r3, r2
 8008f8a:	d01f      	beq.n	8008fcc <HAL_GPIO_DeInit+0xb4>
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	4a62      	ldr	r2, [pc, #392]	@ (8009118 <HAL_GPIO_DeInit+0x200>)
 8008f90:	4293      	cmp	r3, r2
 8008f92:	d019      	beq.n	8008fc8 <HAL_GPIO_DeInit+0xb0>
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	4a61      	ldr	r2, [pc, #388]	@ (800911c <HAL_GPIO_DeInit+0x204>)
 8008f98:	4293      	cmp	r3, r2
 8008f9a:	d013      	beq.n	8008fc4 <HAL_GPIO_DeInit+0xac>
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	4a60      	ldr	r2, [pc, #384]	@ (8009120 <HAL_GPIO_DeInit+0x208>)
 8008fa0:	4293      	cmp	r3, r2
 8008fa2:	d00d      	beq.n	8008fc0 <HAL_GPIO_DeInit+0xa8>
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	4a5f      	ldr	r2, [pc, #380]	@ (8009124 <HAL_GPIO_DeInit+0x20c>)
 8008fa8:	4293      	cmp	r3, r2
 8008faa:	d007      	beq.n	8008fbc <HAL_GPIO_DeInit+0xa4>
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	4a5e      	ldr	r2, [pc, #376]	@ (8009128 <HAL_GPIO_DeInit+0x210>)
 8008fb0:	4293      	cmp	r3, r2
 8008fb2:	d101      	bne.n	8008fb8 <HAL_GPIO_DeInit+0xa0>
 8008fb4:	2309      	movs	r3, #9
 8008fb6:	e012      	b.n	8008fde <HAL_GPIO_DeInit+0xc6>
 8008fb8:	230a      	movs	r3, #10
 8008fba:	e010      	b.n	8008fde <HAL_GPIO_DeInit+0xc6>
 8008fbc:	2308      	movs	r3, #8
 8008fbe:	e00e      	b.n	8008fde <HAL_GPIO_DeInit+0xc6>
 8008fc0:	2307      	movs	r3, #7
 8008fc2:	e00c      	b.n	8008fde <HAL_GPIO_DeInit+0xc6>
 8008fc4:	2306      	movs	r3, #6
 8008fc6:	e00a      	b.n	8008fde <HAL_GPIO_DeInit+0xc6>
 8008fc8:	2305      	movs	r3, #5
 8008fca:	e008      	b.n	8008fde <HAL_GPIO_DeInit+0xc6>
 8008fcc:	2304      	movs	r3, #4
 8008fce:	e006      	b.n	8008fde <HAL_GPIO_DeInit+0xc6>
 8008fd0:	2303      	movs	r3, #3
 8008fd2:	e004      	b.n	8008fde <HAL_GPIO_DeInit+0xc6>
 8008fd4:	2302      	movs	r3, #2
 8008fd6:	e002      	b.n	8008fde <HAL_GPIO_DeInit+0xc6>
 8008fd8:	2301      	movs	r3, #1
 8008fda:	e000      	b.n	8008fde <HAL_GPIO_DeInit+0xc6>
 8008fdc:	2300      	movs	r3, #0
 8008fde:	697a      	ldr	r2, [r7, #20]
 8008fe0:	f002 0203 	and.w	r2, r2, #3
 8008fe4:	0092      	lsls	r2, r2, #2
 8008fe6:	4093      	lsls	r3, r2
 8008fe8:	68ba      	ldr	r2, [r7, #8]
 8008fea:	429a      	cmp	r2, r3
 8008fec:	d136      	bne.n	800905c <HAL_GPIO_DeInit+0x144>
      {
        /* Clear EXTI line configuration for Current CPU */
        EXTI_CurrentCPU->IMR1 &= ~(iocurrent);
 8008fee:	693b      	ldr	r3, [r7, #16]
 8008ff0:	681a      	ldr	r2, [r3, #0]
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	43db      	mvns	r3, r3
 8008ff6:	401a      	ands	r2, r3
 8008ff8:	693b      	ldr	r3, [r7, #16]
 8008ffa:	601a      	str	r2, [r3, #0]
        EXTI_CurrentCPU->EMR1 &= ~(iocurrent);
 8008ffc:	693b      	ldr	r3, [r7, #16]
 8008ffe:	685a      	ldr	r2, [r3, #4]
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	43db      	mvns	r3, r3
 8009004:	401a      	ands	r2, r3
 8009006:	693b      	ldr	r3, [r7, #16]
 8009008:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 800900a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800900e:	685a      	ldr	r2, [r3, #4]
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	43db      	mvns	r3, r3
 8009014:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009018:	4013      	ands	r3, r2
 800901a:	604b      	str	r3, [r1, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 800901c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009020:	681a      	ldr	r2, [r3, #0]
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	43db      	mvns	r3, r3
 8009026:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800902a:	4013      	ands	r3, r2
 800902c:	600b      	str	r3, [r1, #0]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 800902e:	697b      	ldr	r3, [r7, #20]
 8009030:	f003 0303 	and.w	r3, r3, #3
 8009034:	009b      	lsls	r3, r3, #2
 8009036:	220f      	movs	r2, #15
 8009038:	fa02 f303 	lsl.w	r3, r2, r3
 800903c:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800903e:	4a30      	ldr	r2, [pc, #192]	@ (8009100 <HAL_GPIO_DeInit+0x1e8>)
 8009040:	697b      	ldr	r3, [r7, #20]
 8009042:	089b      	lsrs	r3, r3, #2
 8009044:	3302      	adds	r3, #2
 8009046:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800904a:	68bb      	ldr	r3, [r7, #8]
 800904c:	43da      	mvns	r2, r3
 800904e:	482c      	ldr	r0, [pc, #176]	@ (8009100 <HAL_GPIO_DeInit+0x1e8>)
 8009050:	697b      	ldr	r3, [r7, #20]
 8009052:	089b      	lsrs	r3, r3, #2
 8009054:	400a      	ands	r2, r1
 8009056:	3302      	adds	r3, #2
 8009058:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681a      	ldr	r2, [r3, #0]
 8009060:	697b      	ldr	r3, [r7, #20]
 8009062:	005b      	lsls	r3, r3, #1
 8009064:	2103      	movs	r1, #3
 8009066:	fa01 f303 	lsl.w	r3, r1, r3
 800906a:	431a      	orrs	r2, r3
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8009070:	697b      	ldr	r3, [r7, #20]
 8009072:	08da      	lsrs	r2, r3, #3
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	3208      	adds	r2, #8
 8009078:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800907c:	697b      	ldr	r3, [r7, #20]
 800907e:	f003 0307 	and.w	r3, r3, #7
 8009082:	009b      	lsls	r3, r3, #2
 8009084:	220f      	movs	r2, #15
 8009086:	fa02 f303 	lsl.w	r3, r2, r3
 800908a:	43db      	mvns	r3, r3
 800908c:	697a      	ldr	r2, [r7, #20]
 800908e:	08d2      	lsrs	r2, r2, #3
 8009090:	4019      	ands	r1, r3
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	3208      	adds	r2, #8
 8009096:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	68da      	ldr	r2, [r3, #12]
 800909e:	697b      	ldr	r3, [r7, #20]
 80090a0:	005b      	lsls	r3, r3, #1
 80090a2:	2103      	movs	r1, #3
 80090a4:	fa01 f303 	lsl.w	r3, r1, r3
 80090a8:	43db      	mvns	r3, r3
 80090aa:	401a      	ands	r2, r3
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	685a      	ldr	r2, [r3, #4]
 80090b4:	2101      	movs	r1, #1
 80090b6:	697b      	ldr	r3, [r7, #20]
 80090b8:	fa01 f303 	lsl.w	r3, r1, r3
 80090bc:	43db      	mvns	r3, r3
 80090be:	401a      	ands	r2, r3
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	689a      	ldr	r2, [r3, #8]
 80090c8:	697b      	ldr	r3, [r7, #20]
 80090ca:	005b      	lsls	r3, r3, #1
 80090cc:	2103      	movs	r1, #3
 80090ce:	fa01 f303 	lsl.w	r3, r1, r3
 80090d2:	43db      	mvns	r3, r3
 80090d4:	401a      	ands	r2, r3
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	609a      	str	r2, [r3, #8]
    }

    position++;
 80090da:	697b      	ldr	r3, [r7, #20]
 80090dc:	3301      	adds	r3, #1
 80090de:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00U)
 80090e0:	683a      	ldr	r2, [r7, #0]
 80090e2:	697b      	ldr	r3, [r7, #20]
 80090e4:	fa22 f303 	lsr.w	r3, r2, r3
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	f47f af1f 	bne.w	8008f2c <HAL_GPIO_DeInit+0x14>
  }
}
 80090ee:	bf00      	nop
 80090f0:	bf00      	nop
 80090f2:	371c      	adds	r7, #28
 80090f4:	46bd      	mov	sp, r7
 80090f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090fa:	4770      	bx	lr
 80090fc:	58000080 	.word	0x58000080
 8009100:	58000400 	.word	0x58000400
 8009104:	58020000 	.word	0x58020000
 8009108:	58020400 	.word	0x58020400
 800910c:	58020800 	.word	0x58020800
 8009110:	58020c00 	.word	0x58020c00
 8009114:	58021000 	.word	0x58021000
 8009118:	58021400 	.word	0x58021400
 800911c:	58021800 	.word	0x58021800
 8009120:	58021c00 	.word	0x58021c00
 8009124:	58022000 	.word	0x58022000
 8009128:	58022400 	.word	0x58022400

0800912c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800912c:	b480      	push	{r7}
 800912e:	b083      	sub	sp, #12
 8009130:	af00      	add	r7, sp, #0
 8009132:	6078      	str	r0, [r7, #4]
 8009134:	460b      	mov	r3, r1
 8009136:	807b      	strh	r3, [r7, #2]
 8009138:	4613      	mov	r3, r2
 800913a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800913c:	787b      	ldrb	r3, [r7, #1]
 800913e:	2b00      	cmp	r3, #0
 8009140:	d003      	beq.n	800914a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8009142:	887a      	ldrh	r2, [r7, #2]
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8009148:	e003      	b.n	8009152 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800914a:	887b      	ldrh	r3, [r7, #2]
 800914c:	041a      	lsls	r2, r3, #16
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	619a      	str	r2, [r3, #24]
}
 8009152:	bf00      	nop
 8009154:	370c      	adds	r7, #12
 8009156:	46bd      	mov	sp, r7
 8009158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800915c:	4770      	bx	lr
	...

08009160 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8009160:	b580      	push	{r7, lr}
 8009162:	b082      	sub	sp, #8
 8009164:	af00      	add	r7, sp, #0
 8009166:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	2b00      	cmp	r3, #0
 800916c:	d101      	bne.n	8009172 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800916e:	2301      	movs	r3, #1
 8009170:	e07f      	b.n	8009272 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009178:	b2db      	uxtb	r3, r3
 800917a:	2b00      	cmp	r3, #0
 800917c:	d106      	bne.n	800918c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	2200      	movs	r2, #0
 8009182:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8009186:	6878      	ldr	r0, [r7, #4]
 8009188:	f7f8 fa76 	bl	8001678 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	2224      	movs	r2, #36	@ 0x24
 8009190:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	681a      	ldr	r2, [r3, #0]
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	f022 0201 	bic.w	r2, r2, #1
 80091a2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	685a      	ldr	r2, [r3, #4]
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80091b0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	689a      	ldr	r2, [r3, #8]
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80091c0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	68db      	ldr	r3, [r3, #12]
 80091c6:	2b01      	cmp	r3, #1
 80091c8:	d107      	bne.n	80091da <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	689a      	ldr	r2, [r3, #8]
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80091d6:	609a      	str	r2, [r3, #8]
 80091d8:	e006      	b.n	80091e8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	689a      	ldr	r2, [r3, #8]
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80091e6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	68db      	ldr	r3, [r3, #12]
 80091ec:	2b02      	cmp	r3, #2
 80091ee:	d104      	bne.n	80091fa <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80091f8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	6859      	ldr	r1, [r3, #4]
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	681a      	ldr	r2, [r3, #0]
 8009204:	4b1d      	ldr	r3, [pc, #116]	@ (800927c <HAL_I2C_Init+0x11c>)
 8009206:	430b      	orrs	r3, r1
 8009208:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	68da      	ldr	r2, [r3, #12]
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009218:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	691a      	ldr	r2, [r3, #16]
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	695b      	ldr	r3, [r3, #20]
 8009222:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	699b      	ldr	r3, [r3, #24]
 800922a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	430a      	orrs	r2, r1
 8009232:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	69d9      	ldr	r1, [r3, #28]
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	6a1a      	ldr	r2, [r3, #32]
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	430a      	orrs	r2, r1
 8009242:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	681a      	ldr	r2, [r3, #0]
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	f042 0201 	orr.w	r2, r2, #1
 8009252:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	2200      	movs	r2, #0
 8009258:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	2220      	movs	r2, #32
 800925e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	2200      	movs	r2, #0
 8009266:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	2200      	movs	r2, #0
 800926c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8009270:	2300      	movs	r3, #0
}
 8009272:	4618      	mov	r0, r3
 8009274:	3708      	adds	r7, #8
 8009276:	46bd      	mov	sp, r7
 8009278:	bd80      	pop	{r7, pc}
 800927a:	bf00      	nop
 800927c:	02008000 	.word	0x02008000

08009280 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009280:	b480      	push	{r7}
 8009282:	b083      	sub	sp, #12
 8009284:	af00      	add	r7, sp, #0
 8009286:	6078      	str	r0, [r7, #4]
 8009288:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009290:	b2db      	uxtb	r3, r3
 8009292:	2b20      	cmp	r3, #32
 8009294:	d138      	bne.n	8009308 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800929c:	2b01      	cmp	r3, #1
 800929e:	d101      	bne.n	80092a4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80092a0:	2302      	movs	r3, #2
 80092a2:	e032      	b.n	800930a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	2201      	movs	r2, #1
 80092a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	2224      	movs	r2, #36	@ 0x24
 80092b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	681a      	ldr	r2, [r3, #0]
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	f022 0201 	bic.w	r2, r2, #1
 80092c2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	681a      	ldr	r2, [r3, #0]
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80092d2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	6819      	ldr	r1, [r3, #0]
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	683a      	ldr	r2, [r7, #0]
 80092e0:	430a      	orrs	r2, r1
 80092e2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	681a      	ldr	r2, [r3, #0]
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	f042 0201 	orr.w	r2, r2, #1
 80092f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	2220      	movs	r2, #32
 80092f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	2200      	movs	r2, #0
 8009300:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009304:	2300      	movs	r3, #0
 8009306:	e000      	b.n	800930a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009308:	2302      	movs	r3, #2
  }
}
 800930a:	4618      	mov	r0, r3
 800930c:	370c      	adds	r7, #12
 800930e:	46bd      	mov	sp, r7
 8009310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009314:	4770      	bx	lr

08009316 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009316:	b480      	push	{r7}
 8009318:	b085      	sub	sp, #20
 800931a:	af00      	add	r7, sp, #0
 800931c:	6078      	str	r0, [r7, #4]
 800931e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009326:	b2db      	uxtb	r3, r3
 8009328:	2b20      	cmp	r3, #32
 800932a:	d139      	bne.n	80093a0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009332:	2b01      	cmp	r3, #1
 8009334:	d101      	bne.n	800933a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8009336:	2302      	movs	r3, #2
 8009338:	e033      	b.n	80093a2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	2201      	movs	r2, #1
 800933e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	2224      	movs	r2, #36	@ 0x24
 8009346:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	681a      	ldr	r2, [r3, #0]
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	f022 0201 	bic.w	r2, r2, #1
 8009358:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8009368:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800936a:	683b      	ldr	r3, [r7, #0]
 800936c:	021b      	lsls	r3, r3, #8
 800936e:	68fa      	ldr	r2, [r7, #12]
 8009370:	4313      	orrs	r3, r2
 8009372:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	68fa      	ldr	r2, [r7, #12]
 800937a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	681a      	ldr	r2, [r3, #0]
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	f042 0201 	orr.w	r2, r2, #1
 800938a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	2220      	movs	r2, #32
 8009390:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	2200      	movs	r2, #0
 8009398:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800939c:	2300      	movs	r3, #0
 800939e:	e000      	b.n	80093a2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80093a0:	2302      	movs	r3, #2
  }
}
 80093a2:	4618      	mov	r0, r3
 80093a4:	3714      	adds	r7, #20
 80093a6:	46bd      	mov	sp, r7
 80093a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ac:	4770      	bx	lr
	...

080093b0 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80093b0:	b580      	push	{r7, lr}
 80093b2:	b084      	sub	sp, #16
 80093b4:	af00      	add	r7, sp, #0
 80093b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80093b8:	4b19      	ldr	r3, [pc, #100]	@ (8009420 <HAL_PWREx_ConfigSupply+0x70>)
 80093ba:	68db      	ldr	r3, [r3, #12]
 80093bc:	f003 0304 	and.w	r3, r3, #4
 80093c0:	2b04      	cmp	r3, #4
 80093c2:	d00a      	beq.n	80093da <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80093c4:	4b16      	ldr	r3, [pc, #88]	@ (8009420 <HAL_PWREx_ConfigSupply+0x70>)
 80093c6:	68db      	ldr	r3, [r3, #12]
 80093c8:	f003 0307 	and.w	r3, r3, #7
 80093cc:	687a      	ldr	r2, [r7, #4]
 80093ce:	429a      	cmp	r2, r3
 80093d0:	d001      	beq.n	80093d6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80093d2:	2301      	movs	r3, #1
 80093d4:	e01f      	b.n	8009416 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80093d6:	2300      	movs	r3, #0
 80093d8:	e01d      	b.n	8009416 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80093da:	4b11      	ldr	r3, [pc, #68]	@ (8009420 <HAL_PWREx_ConfigSupply+0x70>)
 80093dc:	68db      	ldr	r3, [r3, #12]
 80093de:	f023 0207 	bic.w	r2, r3, #7
 80093e2:	490f      	ldr	r1, [pc, #60]	@ (8009420 <HAL_PWREx_ConfigSupply+0x70>)
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	4313      	orrs	r3, r2
 80093e8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80093ea:	f7fa fa67 	bl	80038bc <HAL_GetTick>
 80093ee:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80093f0:	e009      	b.n	8009406 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80093f2:	f7fa fa63 	bl	80038bc <HAL_GetTick>
 80093f6:	4602      	mov	r2, r0
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	1ad3      	subs	r3, r2, r3
 80093fc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009400:	d901      	bls.n	8009406 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8009402:	2301      	movs	r3, #1
 8009404:	e007      	b.n	8009416 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8009406:	4b06      	ldr	r3, [pc, #24]	@ (8009420 <HAL_PWREx_ConfigSupply+0x70>)
 8009408:	685b      	ldr	r3, [r3, #4]
 800940a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800940e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009412:	d1ee      	bne.n	80093f2 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8009414:	2300      	movs	r3, #0
}
 8009416:	4618      	mov	r0, r3
 8009418:	3710      	adds	r7, #16
 800941a:	46bd      	mov	sp, r7
 800941c:	bd80      	pop	{r7, pc}
 800941e:	bf00      	nop
 8009420:	58024800 	.word	0x58024800

08009424 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009424:	b580      	push	{r7, lr}
 8009426:	b08c      	sub	sp, #48	@ 0x30
 8009428:	af00      	add	r7, sp, #0
 800942a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	2b00      	cmp	r3, #0
 8009430:	d102      	bne.n	8009438 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8009432:	2301      	movs	r3, #1
 8009434:	f000 bc48 	b.w	8009cc8 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	f003 0301 	and.w	r3, r3, #1
 8009440:	2b00      	cmp	r3, #0
 8009442:	f000 808c 	beq.w	800955e <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009446:	4b96      	ldr	r3, [pc, #600]	@ (80096a0 <HAL_RCC_OscConfig+0x27c>)
 8009448:	691b      	ldr	r3, [r3, #16]
 800944a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800944e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009450:	4b93      	ldr	r3, [pc, #588]	@ (80096a0 <HAL_RCC_OscConfig+0x27c>)
 8009452:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009454:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8009456:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009458:	2b10      	cmp	r3, #16
 800945a:	d007      	beq.n	800946c <HAL_RCC_OscConfig+0x48>
 800945c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800945e:	2b18      	cmp	r3, #24
 8009460:	d111      	bne.n	8009486 <HAL_RCC_OscConfig+0x62>
 8009462:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009464:	f003 0303 	and.w	r3, r3, #3
 8009468:	2b02      	cmp	r3, #2
 800946a:	d10c      	bne.n	8009486 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800946c:	4b8c      	ldr	r3, [pc, #560]	@ (80096a0 <HAL_RCC_OscConfig+0x27c>)
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009474:	2b00      	cmp	r3, #0
 8009476:	d071      	beq.n	800955c <HAL_RCC_OscConfig+0x138>
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	685b      	ldr	r3, [r3, #4]
 800947c:	2b00      	cmp	r3, #0
 800947e:	d16d      	bne.n	800955c <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8009480:	2301      	movs	r3, #1
 8009482:	f000 bc21 	b.w	8009cc8 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	685b      	ldr	r3, [r3, #4]
 800948a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800948e:	d106      	bne.n	800949e <HAL_RCC_OscConfig+0x7a>
 8009490:	4b83      	ldr	r3, [pc, #524]	@ (80096a0 <HAL_RCC_OscConfig+0x27c>)
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	4a82      	ldr	r2, [pc, #520]	@ (80096a0 <HAL_RCC_OscConfig+0x27c>)
 8009496:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800949a:	6013      	str	r3, [r2, #0]
 800949c:	e02e      	b.n	80094fc <HAL_RCC_OscConfig+0xd8>
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	685b      	ldr	r3, [r3, #4]
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d10c      	bne.n	80094c0 <HAL_RCC_OscConfig+0x9c>
 80094a6:	4b7e      	ldr	r3, [pc, #504]	@ (80096a0 <HAL_RCC_OscConfig+0x27c>)
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	4a7d      	ldr	r2, [pc, #500]	@ (80096a0 <HAL_RCC_OscConfig+0x27c>)
 80094ac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80094b0:	6013      	str	r3, [r2, #0]
 80094b2:	4b7b      	ldr	r3, [pc, #492]	@ (80096a0 <HAL_RCC_OscConfig+0x27c>)
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	4a7a      	ldr	r2, [pc, #488]	@ (80096a0 <HAL_RCC_OscConfig+0x27c>)
 80094b8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80094bc:	6013      	str	r3, [r2, #0]
 80094be:	e01d      	b.n	80094fc <HAL_RCC_OscConfig+0xd8>
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	685b      	ldr	r3, [r3, #4]
 80094c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80094c8:	d10c      	bne.n	80094e4 <HAL_RCC_OscConfig+0xc0>
 80094ca:	4b75      	ldr	r3, [pc, #468]	@ (80096a0 <HAL_RCC_OscConfig+0x27c>)
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	4a74      	ldr	r2, [pc, #464]	@ (80096a0 <HAL_RCC_OscConfig+0x27c>)
 80094d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80094d4:	6013      	str	r3, [r2, #0]
 80094d6:	4b72      	ldr	r3, [pc, #456]	@ (80096a0 <HAL_RCC_OscConfig+0x27c>)
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	4a71      	ldr	r2, [pc, #452]	@ (80096a0 <HAL_RCC_OscConfig+0x27c>)
 80094dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80094e0:	6013      	str	r3, [r2, #0]
 80094e2:	e00b      	b.n	80094fc <HAL_RCC_OscConfig+0xd8>
 80094e4:	4b6e      	ldr	r3, [pc, #440]	@ (80096a0 <HAL_RCC_OscConfig+0x27c>)
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	4a6d      	ldr	r2, [pc, #436]	@ (80096a0 <HAL_RCC_OscConfig+0x27c>)
 80094ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80094ee:	6013      	str	r3, [r2, #0]
 80094f0:	4b6b      	ldr	r3, [pc, #428]	@ (80096a0 <HAL_RCC_OscConfig+0x27c>)
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	4a6a      	ldr	r2, [pc, #424]	@ (80096a0 <HAL_RCC_OscConfig+0x27c>)
 80094f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80094fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	685b      	ldr	r3, [r3, #4]
 8009500:	2b00      	cmp	r3, #0
 8009502:	d015      	beq.n	8009530 <HAL_RCC_OscConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009504:	f7fa f9da 	bl	80038bc <HAL_GetTick>
 8009508:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800950a:	e00a      	b.n	8009522 <HAL_RCC_OscConfig+0xfe>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800950c:	f7fa f9d6 	bl	80038bc <HAL_GetTick>
 8009510:	4602      	mov	r2, r0
 8009512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009514:	1ad3      	subs	r3, r2, r3
 8009516:	f241 3288 	movw	r2, #5000	@ 0x1388
 800951a:	4293      	cmp	r3, r2
 800951c:	d901      	bls.n	8009522 <HAL_RCC_OscConfig+0xfe>
          {
            return HAL_TIMEOUT;
 800951e:	2303      	movs	r3, #3
 8009520:	e3d2      	b.n	8009cc8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8009522:	4b5f      	ldr	r3, [pc, #380]	@ (80096a0 <HAL_RCC_OscConfig+0x27c>)
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800952a:	2b00      	cmp	r3, #0
 800952c:	d0ee      	beq.n	800950c <HAL_RCC_OscConfig+0xe8>
 800952e:	e016      	b.n	800955e <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009530:	f7fa f9c4 	bl	80038bc <HAL_GetTick>
 8009534:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8009536:	e00a      	b.n	800954e <HAL_RCC_OscConfig+0x12a>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009538:	f7fa f9c0 	bl	80038bc <HAL_GetTick>
 800953c:	4602      	mov	r2, r0
 800953e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009540:	1ad3      	subs	r3, r2, r3
 8009542:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009546:	4293      	cmp	r3, r2
 8009548:	d901      	bls.n	800954e <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800954a:	2303      	movs	r3, #3
 800954c:	e3bc      	b.n	8009cc8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800954e:	4b54      	ldr	r3, [pc, #336]	@ (80096a0 <HAL_RCC_OscConfig+0x27c>)
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009556:	2b00      	cmp	r3, #0
 8009558:	d1ee      	bne.n	8009538 <HAL_RCC_OscConfig+0x114>
 800955a:	e000      	b.n	800955e <HAL_RCC_OscConfig+0x13a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800955c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	f003 0302 	and.w	r3, r3, #2
 8009566:	2b00      	cmp	r3, #0
 8009568:	f000 80cb 	beq.w	8009702 <HAL_RCC_OscConfig+0x2de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800956c:	4b4c      	ldr	r3, [pc, #304]	@ (80096a0 <HAL_RCC_OscConfig+0x27c>)
 800956e:	691b      	ldr	r3, [r3, #16]
 8009570:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009574:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009576:	4b4a      	ldr	r3, [pc, #296]	@ (80096a0 <HAL_RCC_OscConfig+0x27c>)
 8009578:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800957a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800957c:	6a3b      	ldr	r3, [r7, #32]
 800957e:	2b00      	cmp	r3, #0
 8009580:	d007      	beq.n	8009592 <HAL_RCC_OscConfig+0x16e>
 8009582:	6a3b      	ldr	r3, [r7, #32]
 8009584:	2b18      	cmp	r3, #24
 8009586:	d156      	bne.n	8009636 <HAL_RCC_OscConfig+0x212>
 8009588:	69fb      	ldr	r3, [r7, #28]
 800958a:	f003 0303 	and.w	r3, r3, #3
 800958e:	2b00      	cmp	r3, #0
 8009590:	d151      	bne.n	8009636 <HAL_RCC_OscConfig+0x212>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009592:	4b43      	ldr	r3, [pc, #268]	@ (80096a0 <HAL_RCC_OscConfig+0x27c>)
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	f003 0304 	and.w	r3, r3, #4
 800959a:	2b00      	cmp	r3, #0
 800959c:	d005      	beq.n	80095aa <HAL_RCC_OscConfig+0x186>
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	68db      	ldr	r3, [r3, #12]
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d101      	bne.n	80095aa <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80095a6:	2301      	movs	r3, #1
 80095a8:	e38e      	b.n	8009cc8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80095aa:	4b3d      	ldr	r3, [pc, #244]	@ (80096a0 <HAL_RCC_OscConfig+0x27c>)
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	f023 0219 	bic.w	r2, r3, #25
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	68db      	ldr	r3, [r3, #12]
 80095b6:	493a      	ldr	r1, [pc, #232]	@ (80096a0 <HAL_RCC_OscConfig+0x27c>)
 80095b8:	4313      	orrs	r3, r2
 80095ba:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80095bc:	f7fa f97e 	bl	80038bc <HAL_GetTick>
 80095c0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80095c2:	e008      	b.n	80095d6 <HAL_RCC_OscConfig+0x1b2>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80095c4:	f7fa f97a 	bl	80038bc <HAL_GetTick>
 80095c8:	4602      	mov	r2, r0
 80095ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095cc:	1ad3      	subs	r3, r2, r3
 80095ce:	2b02      	cmp	r3, #2
 80095d0:	d901      	bls.n	80095d6 <HAL_RCC_OscConfig+0x1b2>
          {
            return HAL_TIMEOUT;
 80095d2:	2303      	movs	r3, #3
 80095d4:	e378      	b.n	8009cc8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80095d6:	4b32      	ldr	r3, [pc, #200]	@ (80096a0 <HAL_RCC_OscConfig+0x27c>)
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	f003 0304 	and.w	r3, r3, #4
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d0f0      	beq.n	80095c4 <HAL_RCC_OscConfig+0x1a0>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80095e2:	f7fa f99b 	bl	800391c <HAL_GetREVID>
 80095e6:	4603      	mov	r3, r0
 80095e8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80095ec:	4293      	cmp	r3, r2
 80095ee:	d817      	bhi.n	8009620 <HAL_RCC_OscConfig+0x1fc>
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	691b      	ldr	r3, [r3, #16]
 80095f4:	2b40      	cmp	r3, #64	@ 0x40
 80095f6:	d108      	bne.n	800960a <HAL_RCC_OscConfig+0x1e6>
 80095f8:	4b29      	ldr	r3, [pc, #164]	@ (80096a0 <HAL_RCC_OscConfig+0x27c>)
 80095fa:	685b      	ldr	r3, [r3, #4]
 80095fc:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8009600:	4a27      	ldr	r2, [pc, #156]	@ (80096a0 <HAL_RCC_OscConfig+0x27c>)
 8009602:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009606:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009608:	e07b      	b.n	8009702 <HAL_RCC_OscConfig+0x2de>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800960a:	4b25      	ldr	r3, [pc, #148]	@ (80096a0 <HAL_RCC_OscConfig+0x27c>)
 800960c:	685b      	ldr	r3, [r3, #4]
 800960e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	691b      	ldr	r3, [r3, #16]
 8009616:	031b      	lsls	r3, r3, #12
 8009618:	4921      	ldr	r1, [pc, #132]	@ (80096a0 <HAL_RCC_OscConfig+0x27c>)
 800961a:	4313      	orrs	r3, r2
 800961c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800961e:	e070      	b.n	8009702 <HAL_RCC_OscConfig+0x2de>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009620:	4b1f      	ldr	r3, [pc, #124]	@ (80096a0 <HAL_RCC_OscConfig+0x27c>)
 8009622:	685b      	ldr	r3, [r3, #4]
 8009624:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	691b      	ldr	r3, [r3, #16]
 800962c:	061b      	lsls	r3, r3, #24
 800962e:	491c      	ldr	r1, [pc, #112]	@ (80096a0 <HAL_RCC_OscConfig+0x27c>)
 8009630:	4313      	orrs	r3, r2
 8009632:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009634:	e065      	b.n	8009702 <HAL_RCC_OscConfig+0x2de>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	68db      	ldr	r3, [r3, #12]
 800963a:	2b00      	cmp	r3, #0
 800963c:	d048      	beq.n	80096d0 <HAL_RCC_OscConfig+0x2ac>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800963e:	4b18      	ldr	r3, [pc, #96]	@ (80096a0 <HAL_RCC_OscConfig+0x27c>)
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	f023 0219 	bic.w	r2, r3, #25
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	68db      	ldr	r3, [r3, #12]
 800964a:	4915      	ldr	r1, [pc, #84]	@ (80096a0 <HAL_RCC_OscConfig+0x27c>)
 800964c:	4313      	orrs	r3, r2
 800964e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009650:	f7fa f934 	bl	80038bc <HAL_GetTick>
 8009654:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009656:	e008      	b.n	800966a <HAL_RCC_OscConfig+0x246>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009658:	f7fa f930 	bl	80038bc <HAL_GetTick>
 800965c:	4602      	mov	r2, r0
 800965e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009660:	1ad3      	subs	r3, r2, r3
 8009662:	2b02      	cmp	r3, #2
 8009664:	d901      	bls.n	800966a <HAL_RCC_OscConfig+0x246>
          {
            return HAL_TIMEOUT;
 8009666:	2303      	movs	r3, #3
 8009668:	e32e      	b.n	8009cc8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800966a:	4b0d      	ldr	r3, [pc, #52]	@ (80096a0 <HAL_RCC_OscConfig+0x27c>)
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	f003 0304 	and.w	r3, r3, #4
 8009672:	2b00      	cmp	r3, #0
 8009674:	d0f0      	beq.n	8009658 <HAL_RCC_OscConfig+0x234>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009676:	f7fa f951 	bl	800391c <HAL_GetREVID>
 800967a:	4603      	mov	r3, r0
 800967c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8009680:	4293      	cmp	r3, r2
 8009682:	d81a      	bhi.n	80096ba <HAL_RCC_OscConfig+0x296>
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	691b      	ldr	r3, [r3, #16]
 8009688:	2b40      	cmp	r3, #64	@ 0x40
 800968a:	d10b      	bne.n	80096a4 <HAL_RCC_OscConfig+0x280>
 800968c:	4b04      	ldr	r3, [pc, #16]	@ (80096a0 <HAL_RCC_OscConfig+0x27c>)
 800968e:	685b      	ldr	r3, [r3, #4]
 8009690:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8009694:	4a02      	ldr	r2, [pc, #8]	@ (80096a0 <HAL_RCC_OscConfig+0x27c>)
 8009696:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800969a:	6053      	str	r3, [r2, #4]
 800969c:	e031      	b.n	8009702 <HAL_RCC_OscConfig+0x2de>
 800969e:	bf00      	nop
 80096a0:	58024400 	.word	0x58024400
 80096a4:	4b9c      	ldr	r3, [pc, #624]	@ (8009918 <HAL_RCC_OscConfig+0x4f4>)
 80096a6:	685b      	ldr	r3, [r3, #4]
 80096a8:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	691b      	ldr	r3, [r3, #16]
 80096b0:	031b      	lsls	r3, r3, #12
 80096b2:	4999      	ldr	r1, [pc, #612]	@ (8009918 <HAL_RCC_OscConfig+0x4f4>)
 80096b4:	4313      	orrs	r3, r2
 80096b6:	604b      	str	r3, [r1, #4]
 80096b8:	e023      	b.n	8009702 <HAL_RCC_OscConfig+0x2de>
 80096ba:	4b97      	ldr	r3, [pc, #604]	@ (8009918 <HAL_RCC_OscConfig+0x4f4>)
 80096bc:	685b      	ldr	r3, [r3, #4]
 80096be:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	691b      	ldr	r3, [r3, #16]
 80096c6:	061b      	lsls	r3, r3, #24
 80096c8:	4993      	ldr	r1, [pc, #588]	@ (8009918 <HAL_RCC_OscConfig+0x4f4>)
 80096ca:	4313      	orrs	r3, r2
 80096cc:	604b      	str	r3, [r1, #4]
 80096ce:	e018      	b.n	8009702 <HAL_RCC_OscConfig+0x2de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80096d0:	4b91      	ldr	r3, [pc, #580]	@ (8009918 <HAL_RCC_OscConfig+0x4f4>)
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	4a90      	ldr	r2, [pc, #576]	@ (8009918 <HAL_RCC_OscConfig+0x4f4>)
 80096d6:	f023 0301 	bic.w	r3, r3, #1
 80096da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80096dc:	f7fa f8ee 	bl	80038bc <HAL_GetTick>
 80096e0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80096e2:	e008      	b.n	80096f6 <HAL_RCC_OscConfig+0x2d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80096e4:	f7fa f8ea 	bl	80038bc <HAL_GetTick>
 80096e8:	4602      	mov	r2, r0
 80096ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096ec:	1ad3      	subs	r3, r2, r3
 80096ee:	2b02      	cmp	r3, #2
 80096f0:	d901      	bls.n	80096f6 <HAL_RCC_OscConfig+0x2d2>
          {
            return HAL_TIMEOUT;
 80096f2:	2303      	movs	r3, #3
 80096f4:	e2e8      	b.n	8009cc8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80096f6:	4b88      	ldr	r3, [pc, #544]	@ (8009918 <HAL_RCC_OscConfig+0x4f4>)
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	f003 0304 	and.w	r3, r3, #4
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d1f0      	bne.n	80096e4 <HAL_RCC_OscConfig+0x2c0>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	f003 0310 	and.w	r3, r3, #16
 800970a:	2b00      	cmp	r3, #0
 800970c:	f000 80a9 	beq.w	8009862 <HAL_RCC_OscConfig+0x43e>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009710:	4b81      	ldr	r3, [pc, #516]	@ (8009918 <HAL_RCC_OscConfig+0x4f4>)
 8009712:	691b      	ldr	r3, [r3, #16]
 8009714:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009718:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800971a:	4b7f      	ldr	r3, [pc, #508]	@ (8009918 <HAL_RCC_OscConfig+0x4f4>)
 800971c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800971e:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8009720:	69bb      	ldr	r3, [r7, #24]
 8009722:	2b08      	cmp	r3, #8
 8009724:	d007      	beq.n	8009736 <HAL_RCC_OscConfig+0x312>
 8009726:	69bb      	ldr	r3, [r7, #24]
 8009728:	2b18      	cmp	r3, #24
 800972a:	d13a      	bne.n	80097a2 <HAL_RCC_OscConfig+0x37e>
 800972c:	697b      	ldr	r3, [r7, #20]
 800972e:	f003 0303 	and.w	r3, r3, #3
 8009732:	2b01      	cmp	r3, #1
 8009734:	d135      	bne.n	80097a2 <HAL_RCC_OscConfig+0x37e>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009736:	4b78      	ldr	r3, [pc, #480]	@ (8009918 <HAL_RCC_OscConfig+0x4f4>)
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800973e:	2b00      	cmp	r3, #0
 8009740:	d005      	beq.n	800974e <HAL_RCC_OscConfig+0x32a>
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	69db      	ldr	r3, [r3, #28]
 8009746:	2b80      	cmp	r3, #128	@ 0x80
 8009748:	d001      	beq.n	800974e <HAL_RCC_OscConfig+0x32a>
      {
        return HAL_ERROR;
 800974a:	2301      	movs	r3, #1
 800974c:	e2bc      	b.n	8009cc8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800974e:	f7fa f8e5 	bl	800391c <HAL_GetREVID>
 8009752:	4603      	mov	r3, r0
 8009754:	f241 0203 	movw	r2, #4099	@ 0x1003
 8009758:	4293      	cmp	r3, r2
 800975a:	d817      	bhi.n	800978c <HAL_RCC_OscConfig+0x368>
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	6a1b      	ldr	r3, [r3, #32]
 8009760:	2b20      	cmp	r3, #32
 8009762:	d108      	bne.n	8009776 <HAL_RCC_OscConfig+0x352>
 8009764:	4b6c      	ldr	r3, [pc, #432]	@ (8009918 <HAL_RCC_OscConfig+0x4f4>)
 8009766:	685b      	ldr	r3, [r3, #4]
 8009768:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800976c:	4a6a      	ldr	r2, [pc, #424]	@ (8009918 <HAL_RCC_OscConfig+0x4f4>)
 800976e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009772:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009774:	e075      	b.n	8009862 <HAL_RCC_OscConfig+0x43e>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009776:	4b68      	ldr	r3, [pc, #416]	@ (8009918 <HAL_RCC_OscConfig+0x4f4>)
 8009778:	685b      	ldr	r3, [r3, #4]
 800977a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	6a1b      	ldr	r3, [r3, #32]
 8009782:	069b      	lsls	r3, r3, #26
 8009784:	4964      	ldr	r1, [pc, #400]	@ (8009918 <HAL_RCC_OscConfig+0x4f4>)
 8009786:	4313      	orrs	r3, r2
 8009788:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800978a:	e06a      	b.n	8009862 <HAL_RCC_OscConfig+0x43e>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800978c:	4b62      	ldr	r3, [pc, #392]	@ (8009918 <HAL_RCC_OscConfig+0x4f4>)
 800978e:	68db      	ldr	r3, [r3, #12]
 8009790:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	6a1b      	ldr	r3, [r3, #32]
 8009798:	061b      	lsls	r3, r3, #24
 800979a:	495f      	ldr	r1, [pc, #380]	@ (8009918 <HAL_RCC_OscConfig+0x4f4>)
 800979c:	4313      	orrs	r3, r2
 800979e:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80097a0:	e05f      	b.n	8009862 <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	69db      	ldr	r3, [r3, #28]
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d042      	beq.n	8009830 <HAL_RCC_OscConfig+0x40c>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80097aa:	4b5b      	ldr	r3, [pc, #364]	@ (8009918 <HAL_RCC_OscConfig+0x4f4>)
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	4a5a      	ldr	r2, [pc, #360]	@ (8009918 <HAL_RCC_OscConfig+0x4f4>)
 80097b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80097b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80097b6:	f7fa f881 	bl	80038bc <HAL_GetTick>
 80097ba:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80097bc:	e008      	b.n	80097d0 <HAL_RCC_OscConfig+0x3ac>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80097be:	f7fa f87d 	bl	80038bc <HAL_GetTick>
 80097c2:	4602      	mov	r2, r0
 80097c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097c6:	1ad3      	subs	r3, r2, r3
 80097c8:	2b02      	cmp	r3, #2
 80097ca:	d901      	bls.n	80097d0 <HAL_RCC_OscConfig+0x3ac>
          {
            return HAL_TIMEOUT;
 80097cc:	2303      	movs	r3, #3
 80097ce:	e27b      	b.n	8009cc8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80097d0:	4b51      	ldr	r3, [pc, #324]	@ (8009918 <HAL_RCC_OscConfig+0x4f4>)
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d0f0      	beq.n	80097be <HAL_RCC_OscConfig+0x39a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80097dc:	f7fa f89e 	bl	800391c <HAL_GetREVID>
 80097e0:	4603      	mov	r3, r0
 80097e2:	f241 0203 	movw	r2, #4099	@ 0x1003
 80097e6:	4293      	cmp	r3, r2
 80097e8:	d817      	bhi.n	800981a <HAL_RCC_OscConfig+0x3f6>
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	6a1b      	ldr	r3, [r3, #32]
 80097ee:	2b20      	cmp	r3, #32
 80097f0:	d108      	bne.n	8009804 <HAL_RCC_OscConfig+0x3e0>
 80097f2:	4b49      	ldr	r3, [pc, #292]	@ (8009918 <HAL_RCC_OscConfig+0x4f4>)
 80097f4:	685b      	ldr	r3, [r3, #4]
 80097f6:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80097fa:	4a47      	ldr	r2, [pc, #284]	@ (8009918 <HAL_RCC_OscConfig+0x4f4>)
 80097fc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009800:	6053      	str	r3, [r2, #4]
 8009802:	e02e      	b.n	8009862 <HAL_RCC_OscConfig+0x43e>
 8009804:	4b44      	ldr	r3, [pc, #272]	@ (8009918 <HAL_RCC_OscConfig+0x4f4>)
 8009806:	685b      	ldr	r3, [r3, #4]
 8009808:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	6a1b      	ldr	r3, [r3, #32]
 8009810:	069b      	lsls	r3, r3, #26
 8009812:	4941      	ldr	r1, [pc, #260]	@ (8009918 <HAL_RCC_OscConfig+0x4f4>)
 8009814:	4313      	orrs	r3, r2
 8009816:	604b      	str	r3, [r1, #4]
 8009818:	e023      	b.n	8009862 <HAL_RCC_OscConfig+0x43e>
 800981a:	4b3f      	ldr	r3, [pc, #252]	@ (8009918 <HAL_RCC_OscConfig+0x4f4>)
 800981c:	68db      	ldr	r3, [r3, #12]
 800981e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	6a1b      	ldr	r3, [r3, #32]
 8009826:	061b      	lsls	r3, r3, #24
 8009828:	493b      	ldr	r1, [pc, #236]	@ (8009918 <HAL_RCC_OscConfig+0x4f4>)
 800982a:	4313      	orrs	r3, r2
 800982c:	60cb      	str	r3, [r1, #12]
 800982e:	e018      	b.n	8009862 <HAL_RCC_OscConfig+0x43e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8009830:	4b39      	ldr	r3, [pc, #228]	@ (8009918 <HAL_RCC_OscConfig+0x4f4>)
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	4a38      	ldr	r2, [pc, #224]	@ (8009918 <HAL_RCC_OscConfig+0x4f4>)
 8009836:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800983a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800983c:	f7fa f83e 	bl	80038bc <HAL_GetTick>
 8009840:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8009842:	e008      	b.n	8009856 <HAL_RCC_OscConfig+0x432>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8009844:	f7fa f83a 	bl	80038bc <HAL_GetTick>
 8009848:	4602      	mov	r2, r0
 800984a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800984c:	1ad3      	subs	r3, r2, r3
 800984e:	2b02      	cmp	r3, #2
 8009850:	d901      	bls.n	8009856 <HAL_RCC_OscConfig+0x432>
          {
            return HAL_TIMEOUT;
 8009852:	2303      	movs	r3, #3
 8009854:	e238      	b.n	8009cc8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8009856:	4b30      	ldr	r3, [pc, #192]	@ (8009918 <HAL_RCC_OscConfig+0x4f4>)
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800985e:	2b00      	cmp	r3, #0
 8009860:	d1f0      	bne.n	8009844 <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	f003 0308 	and.w	r3, r3, #8
 800986a:	2b00      	cmp	r3, #0
 800986c:	d036      	beq.n	80098dc <HAL_RCC_OscConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	695b      	ldr	r3, [r3, #20]
 8009872:	2b00      	cmp	r3, #0
 8009874:	d019      	beq.n	80098aa <HAL_RCC_OscConfig+0x486>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009876:	4b28      	ldr	r3, [pc, #160]	@ (8009918 <HAL_RCC_OscConfig+0x4f4>)
 8009878:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800987a:	4a27      	ldr	r2, [pc, #156]	@ (8009918 <HAL_RCC_OscConfig+0x4f4>)
 800987c:	f043 0301 	orr.w	r3, r3, #1
 8009880:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009882:	f7fa f81b 	bl	80038bc <HAL_GetTick>
 8009886:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8009888:	e008      	b.n	800989c <HAL_RCC_OscConfig+0x478>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800988a:	f7fa f817 	bl	80038bc <HAL_GetTick>
 800988e:	4602      	mov	r2, r0
 8009890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009892:	1ad3      	subs	r3, r2, r3
 8009894:	2b02      	cmp	r3, #2
 8009896:	d901      	bls.n	800989c <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 8009898:	2303      	movs	r3, #3
 800989a:	e215      	b.n	8009cc8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800989c:	4b1e      	ldr	r3, [pc, #120]	@ (8009918 <HAL_RCC_OscConfig+0x4f4>)
 800989e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80098a0:	f003 0302 	and.w	r3, r3, #2
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d0f0      	beq.n	800988a <HAL_RCC_OscConfig+0x466>
 80098a8:	e018      	b.n	80098dc <HAL_RCC_OscConfig+0x4b8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80098aa:	4b1b      	ldr	r3, [pc, #108]	@ (8009918 <HAL_RCC_OscConfig+0x4f4>)
 80098ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80098ae:	4a1a      	ldr	r2, [pc, #104]	@ (8009918 <HAL_RCC_OscConfig+0x4f4>)
 80098b0:	f023 0301 	bic.w	r3, r3, #1
 80098b4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80098b6:	f7fa f801 	bl	80038bc <HAL_GetTick>
 80098ba:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80098bc:	e008      	b.n	80098d0 <HAL_RCC_OscConfig+0x4ac>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80098be:	f7f9 fffd 	bl	80038bc <HAL_GetTick>
 80098c2:	4602      	mov	r2, r0
 80098c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098c6:	1ad3      	subs	r3, r2, r3
 80098c8:	2b02      	cmp	r3, #2
 80098ca:	d901      	bls.n	80098d0 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 80098cc:	2303      	movs	r3, #3
 80098ce:	e1fb      	b.n	8009cc8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80098d0:	4b11      	ldr	r3, [pc, #68]	@ (8009918 <HAL_RCC_OscConfig+0x4f4>)
 80098d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80098d4:	f003 0302 	and.w	r3, r3, #2
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d1f0      	bne.n	80098be <HAL_RCC_OscConfig+0x49a>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	f003 0320 	and.w	r3, r3, #32
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d039      	beq.n	800995c <HAL_RCC_OscConfig+0x538>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	699b      	ldr	r3, [r3, #24]
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d01c      	beq.n	800992a <HAL_RCC_OscConfig+0x506>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80098f0:	4b09      	ldr	r3, [pc, #36]	@ (8009918 <HAL_RCC_OscConfig+0x4f4>)
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	4a08      	ldr	r2, [pc, #32]	@ (8009918 <HAL_RCC_OscConfig+0x4f4>)
 80098f6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80098fa:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80098fc:	f7f9 ffde 	bl	80038bc <HAL_GetTick>
 8009900:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8009902:	e00b      	b.n	800991c <HAL_RCC_OscConfig+0x4f8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009904:	f7f9 ffda 	bl	80038bc <HAL_GetTick>
 8009908:	4602      	mov	r2, r0
 800990a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800990c:	1ad3      	subs	r3, r2, r3
 800990e:	2b02      	cmp	r3, #2
 8009910:	d904      	bls.n	800991c <HAL_RCC_OscConfig+0x4f8>
        {
          return HAL_TIMEOUT;
 8009912:	2303      	movs	r3, #3
 8009914:	e1d8      	b.n	8009cc8 <HAL_RCC_OscConfig+0x8a4>
 8009916:	bf00      	nop
 8009918:	58024400 	.word	0x58024400
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800991c:	4b65      	ldr	r3, [pc, #404]	@ (8009ab4 <HAL_RCC_OscConfig+0x690>)
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009924:	2b00      	cmp	r3, #0
 8009926:	d0ed      	beq.n	8009904 <HAL_RCC_OscConfig+0x4e0>
 8009928:	e018      	b.n	800995c <HAL_RCC_OscConfig+0x538>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800992a:	4b62      	ldr	r3, [pc, #392]	@ (8009ab4 <HAL_RCC_OscConfig+0x690>)
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	4a61      	ldr	r2, [pc, #388]	@ (8009ab4 <HAL_RCC_OscConfig+0x690>)
 8009930:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009934:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8009936:	f7f9 ffc1 	bl	80038bc <HAL_GetTick>
 800993a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800993c:	e008      	b.n	8009950 <HAL_RCC_OscConfig+0x52c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800993e:	f7f9 ffbd 	bl	80038bc <HAL_GetTick>
 8009942:	4602      	mov	r2, r0
 8009944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009946:	1ad3      	subs	r3, r2, r3
 8009948:	2b02      	cmp	r3, #2
 800994a:	d901      	bls.n	8009950 <HAL_RCC_OscConfig+0x52c>
        {
          return HAL_TIMEOUT;
 800994c:	2303      	movs	r3, #3
 800994e:	e1bb      	b.n	8009cc8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8009950:	4b58      	ldr	r3, [pc, #352]	@ (8009ab4 <HAL_RCC_OscConfig+0x690>)
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009958:	2b00      	cmp	r3, #0
 800995a:	d1f0      	bne.n	800993e <HAL_RCC_OscConfig+0x51a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	f003 0304 	and.w	r3, r3, #4
 8009964:	2b00      	cmp	r3, #0
 8009966:	f000 8081 	beq.w	8009a6c <HAL_RCC_OscConfig+0x648>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800996a:	4b53      	ldr	r3, [pc, #332]	@ (8009ab8 <HAL_RCC_OscConfig+0x694>)
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	4a52      	ldr	r2, [pc, #328]	@ (8009ab8 <HAL_RCC_OscConfig+0x694>)
 8009970:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009974:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009976:	f7f9 ffa1 	bl	80038bc <HAL_GetTick>
 800997a:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800997c:	e008      	b.n	8009990 <HAL_RCC_OscConfig+0x56c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800997e:	f7f9 ff9d 	bl	80038bc <HAL_GetTick>
 8009982:	4602      	mov	r2, r0
 8009984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009986:	1ad3      	subs	r3, r2, r3
 8009988:	2b64      	cmp	r3, #100	@ 0x64
 800998a:	d901      	bls.n	8009990 <HAL_RCC_OscConfig+0x56c>
      {
        return HAL_TIMEOUT;
 800998c:	2303      	movs	r3, #3
 800998e:	e19b      	b.n	8009cc8 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009990:	4b49      	ldr	r3, [pc, #292]	@ (8009ab8 <HAL_RCC_OscConfig+0x694>)
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009998:	2b00      	cmp	r3, #0
 800999a:	d0f0      	beq.n	800997e <HAL_RCC_OscConfig+0x55a>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	689b      	ldr	r3, [r3, #8]
 80099a0:	2b01      	cmp	r3, #1
 80099a2:	d106      	bne.n	80099b2 <HAL_RCC_OscConfig+0x58e>
 80099a4:	4b43      	ldr	r3, [pc, #268]	@ (8009ab4 <HAL_RCC_OscConfig+0x690>)
 80099a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80099a8:	4a42      	ldr	r2, [pc, #264]	@ (8009ab4 <HAL_RCC_OscConfig+0x690>)
 80099aa:	f043 0301 	orr.w	r3, r3, #1
 80099ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80099b0:	e02d      	b.n	8009a0e <HAL_RCC_OscConfig+0x5ea>
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	689b      	ldr	r3, [r3, #8]
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d10c      	bne.n	80099d4 <HAL_RCC_OscConfig+0x5b0>
 80099ba:	4b3e      	ldr	r3, [pc, #248]	@ (8009ab4 <HAL_RCC_OscConfig+0x690>)
 80099bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80099be:	4a3d      	ldr	r2, [pc, #244]	@ (8009ab4 <HAL_RCC_OscConfig+0x690>)
 80099c0:	f023 0301 	bic.w	r3, r3, #1
 80099c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80099c6:	4b3b      	ldr	r3, [pc, #236]	@ (8009ab4 <HAL_RCC_OscConfig+0x690>)
 80099c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80099ca:	4a3a      	ldr	r2, [pc, #232]	@ (8009ab4 <HAL_RCC_OscConfig+0x690>)
 80099cc:	f023 0304 	bic.w	r3, r3, #4
 80099d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80099d2:	e01c      	b.n	8009a0e <HAL_RCC_OscConfig+0x5ea>
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	689b      	ldr	r3, [r3, #8]
 80099d8:	2b05      	cmp	r3, #5
 80099da:	d10c      	bne.n	80099f6 <HAL_RCC_OscConfig+0x5d2>
 80099dc:	4b35      	ldr	r3, [pc, #212]	@ (8009ab4 <HAL_RCC_OscConfig+0x690>)
 80099de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80099e0:	4a34      	ldr	r2, [pc, #208]	@ (8009ab4 <HAL_RCC_OscConfig+0x690>)
 80099e2:	f043 0304 	orr.w	r3, r3, #4
 80099e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80099e8:	4b32      	ldr	r3, [pc, #200]	@ (8009ab4 <HAL_RCC_OscConfig+0x690>)
 80099ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80099ec:	4a31      	ldr	r2, [pc, #196]	@ (8009ab4 <HAL_RCC_OscConfig+0x690>)
 80099ee:	f043 0301 	orr.w	r3, r3, #1
 80099f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80099f4:	e00b      	b.n	8009a0e <HAL_RCC_OscConfig+0x5ea>
 80099f6:	4b2f      	ldr	r3, [pc, #188]	@ (8009ab4 <HAL_RCC_OscConfig+0x690>)
 80099f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80099fa:	4a2e      	ldr	r2, [pc, #184]	@ (8009ab4 <HAL_RCC_OscConfig+0x690>)
 80099fc:	f023 0301 	bic.w	r3, r3, #1
 8009a00:	6713      	str	r3, [r2, #112]	@ 0x70
 8009a02:	4b2c      	ldr	r3, [pc, #176]	@ (8009ab4 <HAL_RCC_OscConfig+0x690>)
 8009a04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009a06:	4a2b      	ldr	r2, [pc, #172]	@ (8009ab4 <HAL_RCC_OscConfig+0x690>)
 8009a08:	f023 0304 	bic.w	r3, r3, #4
 8009a0c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	689b      	ldr	r3, [r3, #8]
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d015      	beq.n	8009a42 <HAL_RCC_OscConfig+0x61e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009a16:	f7f9 ff51 	bl	80038bc <HAL_GetTick>
 8009a1a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009a1c:	e00a      	b.n	8009a34 <HAL_RCC_OscConfig+0x610>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009a1e:	f7f9 ff4d 	bl	80038bc <HAL_GetTick>
 8009a22:	4602      	mov	r2, r0
 8009a24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a26:	1ad3      	subs	r3, r2, r3
 8009a28:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009a2c:	4293      	cmp	r3, r2
 8009a2e:	d901      	bls.n	8009a34 <HAL_RCC_OscConfig+0x610>
        {
          return HAL_TIMEOUT;
 8009a30:	2303      	movs	r3, #3
 8009a32:	e149      	b.n	8009cc8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009a34:	4b1f      	ldr	r3, [pc, #124]	@ (8009ab4 <HAL_RCC_OscConfig+0x690>)
 8009a36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009a38:	f003 0302 	and.w	r3, r3, #2
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d0ee      	beq.n	8009a1e <HAL_RCC_OscConfig+0x5fa>
 8009a40:	e014      	b.n	8009a6c <HAL_RCC_OscConfig+0x648>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009a42:	f7f9 ff3b 	bl	80038bc <HAL_GetTick>
 8009a46:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8009a48:	e00a      	b.n	8009a60 <HAL_RCC_OscConfig+0x63c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009a4a:	f7f9 ff37 	bl	80038bc <HAL_GetTick>
 8009a4e:	4602      	mov	r2, r0
 8009a50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a52:	1ad3      	subs	r3, r2, r3
 8009a54:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009a58:	4293      	cmp	r3, r2
 8009a5a:	d901      	bls.n	8009a60 <HAL_RCC_OscConfig+0x63c>
        {
          return HAL_TIMEOUT;
 8009a5c:	2303      	movs	r3, #3
 8009a5e:	e133      	b.n	8009cc8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8009a60:	4b14      	ldr	r3, [pc, #80]	@ (8009ab4 <HAL_RCC_OscConfig+0x690>)
 8009a62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009a64:	f003 0302 	and.w	r3, r3, #2
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d1ee      	bne.n	8009a4a <HAL_RCC_OscConfig+0x626>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	f000 8128 	beq.w	8009cc6 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8009a76:	4b0f      	ldr	r3, [pc, #60]	@ (8009ab4 <HAL_RCC_OscConfig+0x690>)
 8009a78:	691b      	ldr	r3, [r3, #16]
 8009a7a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009a7e:	2b18      	cmp	r3, #24
 8009a80:	f000 80b8 	beq.w	8009bf4 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a88:	2b02      	cmp	r3, #2
 8009a8a:	f040 8099 	bne.w	8009bc0 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009a8e:	4b09      	ldr	r3, [pc, #36]	@ (8009ab4 <HAL_RCC_OscConfig+0x690>)
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	4a08      	ldr	r2, [pc, #32]	@ (8009ab4 <HAL_RCC_OscConfig+0x690>)
 8009a94:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009a98:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a9a:	f7f9 ff0f 	bl	80038bc <HAL_GetTick>
 8009a9e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009aa0:	e00c      	b.n	8009abc <HAL_RCC_OscConfig+0x698>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009aa2:	f7f9 ff0b 	bl	80038bc <HAL_GetTick>
 8009aa6:	4602      	mov	r2, r0
 8009aa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009aaa:	1ad3      	subs	r3, r2, r3
 8009aac:	2b02      	cmp	r3, #2
 8009aae:	d905      	bls.n	8009abc <HAL_RCC_OscConfig+0x698>
          {
            return HAL_TIMEOUT;
 8009ab0:	2303      	movs	r3, #3
 8009ab2:	e109      	b.n	8009cc8 <HAL_RCC_OscConfig+0x8a4>
 8009ab4:	58024400 	.word	0x58024400
 8009ab8:	58024800 	.word	0x58024800
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009abc:	4b84      	ldr	r3, [pc, #528]	@ (8009cd0 <HAL_RCC_OscConfig+0x8ac>)
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d1ec      	bne.n	8009aa2 <HAL_RCC_OscConfig+0x67e>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009ac8:	4b81      	ldr	r3, [pc, #516]	@ (8009cd0 <HAL_RCC_OscConfig+0x8ac>)
 8009aca:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009acc:	4b81      	ldr	r3, [pc, #516]	@ (8009cd4 <HAL_RCC_OscConfig+0x8b0>)
 8009ace:	4013      	ands	r3, r2
 8009ad0:	687a      	ldr	r2, [r7, #4]
 8009ad2:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8009ad4:	687a      	ldr	r2, [r7, #4]
 8009ad6:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8009ad8:	0112      	lsls	r2, r2, #4
 8009ada:	430a      	orrs	r2, r1
 8009adc:	497c      	ldr	r1, [pc, #496]	@ (8009cd0 <HAL_RCC_OscConfig+0x8ac>)
 8009ade:	4313      	orrs	r3, r2
 8009ae0:	628b      	str	r3, [r1, #40]	@ 0x28
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ae6:	3b01      	subs	r3, #1
 8009ae8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009af0:	3b01      	subs	r3, #1
 8009af2:	025b      	lsls	r3, r3, #9
 8009af4:	b29b      	uxth	r3, r3
 8009af6:	431a      	orrs	r2, r3
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009afc:	3b01      	subs	r3, #1
 8009afe:	041b      	lsls	r3, r3, #16
 8009b00:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8009b04:	431a      	orrs	r2, r3
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b0a:	3b01      	subs	r3, #1
 8009b0c:	061b      	lsls	r3, r3, #24
 8009b0e:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009b12:	496f      	ldr	r1, [pc, #444]	@ (8009cd0 <HAL_RCC_OscConfig+0x8ac>)
 8009b14:	4313      	orrs	r3, r2
 8009b16:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8009b18:	4b6d      	ldr	r3, [pc, #436]	@ (8009cd0 <HAL_RCC_OscConfig+0x8ac>)
 8009b1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b1c:	4a6c      	ldr	r2, [pc, #432]	@ (8009cd0 <HAL_RCC_OscConfig+0x8ac>)
 8009b1e:	f023 0301 	bic.w	r3, r3, #1
 8009b22:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8009b24:	4b6a      	ldr	r3, [pc, #424]	@ (8009cd0 <HAL_RCC_OscConfig+0x8ac>)
 8009b26:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009b28:	4b6b      	ldr	r3, [pc, #428]	@ (8009cd8 <HAL_RCC_OscConfig+0x8b4>)
 8009b2a:	4013      	ands	r3, r2
 8009b2c:	687a      	ldr	r2, [r7, #4]
 8009b2e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8009b30:	00d2      	lsls	r2, r2, #3
 8009b32:	4967      	ldr	r1, [pc, #412]	@ (8009cd0 <HAL_RCC_OscConfig+0x8ac>)
 8009b34:	4313      	orrs	r3, r2
 8009b36:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8009b38:	4b65      	ldr	r3, [pc, #404]	@ (8009cd0 <HAL_RCC_OscConfig+0x8ac>)
 8009b3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b3c:	f023 020c 	bic.w	r2, r3, #12
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b44:	4962      	ldr	r1, [pc, #392]	@ (8009cd0 <HAL_RCC_OscConfig+0x8ac>)
 8009b46:	4313      	orrs	r3, r2
 8009b48:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8009b4a:	4b61      	ldr	r3, [pc, #388]	@ (8009cd0 <HAL_RCC_OscConfig+0x8ac>)
 8009b4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b4e:	f023 0202 	bic.w	r2, r3, #2
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b56:	495e      	ldr	r1, [pc, #376]	@ (8009cd0 <HAL_RCC_OscConfig+0x8ac>)
 8009b58:	4313      	orrs	r3, r2
 8009b5a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8009b5c:	4b5c      	ldr	r3, [pc, #368]	@ (8009cd0 <HAL_RCC_OscConfig+0x8ac>)
 8009b5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b60:	4a5b      	ldr	r2, [pc, #364]	@ (8009cd0 <HAL_RCC_OscConfig+0x8ac>)
 8009b62:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009b66:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009b68:	4b59      	ldr	r3, [pc, #356]	@ (8009cd0 <HAL_RCC_OscConfig+0x8ac>)
 8009b6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b6c:	4a58      	ldr	r2, [pc, #352]	@ (8009cd0 <HAL_RCC_OscConfig+0x8ac>)
 8009b6e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009b72:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8009b74:	4b56      	ldr	r3, [pc, #344]	@ (8009cd0 <HAL_RCC_OscConfig+0x8ac>)
 8009b76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b78:	4a55      	ldr	r2, [pc, #340]	@ (8009cd0 <HAL_RCC_OscConfig+0x8ac>)
 8009b7a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009b7e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8009b80:	4b53      	ldr	r3, [pc, #332]	@ (8009cd0 <HAL_RCC_OscConfig+0x8ac>)
 8009b82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b84:	4a52      	ldr	r2, [pc, #328]	@ (8009cd0 <HAL_RCC_OscConfig+0x8ac>)
 8009b86:	f043 0301 	orr.w	r3, r3, #1
 8009b8a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009b8c:	4b50      	ldr	r3, [pc, #320]	@ (8009cd0 <HAL_RCC_OscConfig+0x8ac>)
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	4a4f      	ldr	r2, [pc, #316]	@ (8009cd0 <HAL_RCC_OscConfig+0x8ac>)
 8009b92:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009b96:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b98:	f7f9 fe90 	bl	80038bc <HAL_GetTick>
 8009b9c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009b9e:	e008      	b.n	8009bb2 <HAL_RCC_OscConfig+0x78e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009ba0:	f7f9 fe8c 	bl	80038bc <HAL_GetTick>
 8009ba4:	4602      	mov	r2, r0
 8009ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ba8:	1ad3      	subs	r3, r2, r3
 8009baa:	2b02      	cmp	r3, #2
 8009bac:	d901      	bls.n	8009bb2 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8009bae:	2303      	movs	r3, #3
 8009bb0:	e08a      	b.n	8009cc8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009bb2:	4b47      	ldr	r3, [pc, #284]	@ (8009cd0 <HAL_RCC_OscConfig+0x8ac>)
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d0f0      	beq.n	8009ba0 <HAL_RCC_OscConfig+0x77c>
 8009bbe:	e082      	b.n	8009cc6 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009bc0:	4b43      	ldr	r3, [pc, #268]	@ (8009cd0 <HAL_RCC_OscConfig+0x8ac>)
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	4a42      	ldr	r2, [pc, #264]	@ (8009cd0 <HAL_RCC_OscConfig+0x8ac>)
 8009bc6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009bca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009bcc:	f7f9 fe76 	bl	80038bc <HAL_GetTick>
 8009bd0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009bd2:	e008      	b.n	8009be6 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009bd4:	f7f9 fe72 	bl	80038bc <HAL_GetTick>
 8009bd8:	4602      	mov	r2, r0
 8009bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bdc:	1ad3      	subs	r3, r2, r3
 8009bde:	2b02      	cmp	r3, #2
 8009be0:	d901      	bls.n	8009be6 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8009be2:	2303      	movs	r3, #3
 8009be4:	e070      	b.n	8009cc8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009be6:	4b3a      	ldr	r3, [pc, #232]	@ (8009cd0 <HAL_RCC_OscConfig+0x8ac>)
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d1f0      	bne.n	8009bd4 <HAL_RCC_OscConfig+0x7b0>
 8009bf2:	e068      	b.n	8009cc6 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8009bf4:	4b36      	ldr	r3, [pc, #216]	@ (8009cd0 <HAL_RCC_OscConfig+0x8ac>)
 8009bf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009bf8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8009bfa:	4b35      	ldr	r3, [pc, #212]	@ (8009cd0 <HAL_RCC_OscConfig+0x8ac>)
 8009bfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009bfe:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c04:	2b01      	cmp	r3, #1
 8009c06:	d031      	beq.n	8009c6c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009c08:	693b      	ldr	r3, [r7, #16]
 8009c0a:	f003 0203 	and.w	r2, r3, #3
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009c12:	429a      	cmp	r2, r3
 8009c14:	d12a      	bne.n	8009c6c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8009c16:	693b      	ldr	r3, [r7, #16]
 8009c18:	091b      	lsrs	r3, r3, #4
 8009c1a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009c22:	429a      	cmp	r2, r3
 8009c24:	d122      	bne.n	8009c6c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c30:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8009c32:	429a      	cmp	r2, r3
 8009c34:	d11a      	bne.n	8009c6c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	0a5b      	lsrs	r3, r3, #9
 8009c3a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009c42:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8009c44:	429a      	cmp	r2, r3
 8009c46:	d111      	bne.n	8009c6c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	0c1b      	lsrs	r3, r3, #16
 8009c4c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c54:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8009c56:	429a      	cmp	r2, r3
 8009c58:	d108      	bne.n	8009c6c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	0e1b      	lsrs	r3, r3, #24
 8009c5e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009c66:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8009c68:	429a      	cmp	r2, r3
 8009c6a:	d001      	beq.n	8009c70 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8009c6c:	2301      	movs	r3, #1
 8009c6e:	e02b      	b.n	8009cc8 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8009c70:	4b17      	ldr	r3, [pc, #92]	@ (8009cd0 <HAL_RCC_OscConfig+0x8ac>)
 8009c72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009c74:	08db      	lsrs	r3, r3, #3
 8009c76:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009c7a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009c80:	693a      	ldr	r2, [r7, #16]
 8009c82:	429a      	cmp	r2, r3
 8009c84:	d01f      	beq.n	8009cc6 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8009c86:	4b12      	ldr	r3, [pc, #72]	@ (8009cd0 <HAL_RCC_OscConfig+0x8ac>)
 8009c88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c8a:	4a11      	ldr	r2, [pc, #68]	@ (8009cd0 <HAL_RCC_OscConfig+0x8ac>)
 8009c8c:	f023 0301 	bic.w	r3, r3, #1
 8009c90:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8009c92:	f7f9 fe13 	bl	80038bc <HAL_GetTick>
 8009c96:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8009c98:	bf00      	nop
 8009c9a:	f7f9 fe0f 	bl	80038bc <HAL_GetTick>
 8009c9e:	4602      	mov	r2, r0
 8009ca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ca2:	4293      	cmp	r3, r2
 8009ca4:	d0f9      	beq.n	8009c9a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8009ca6:	4b0a      	ldr	r3, [pc, #40]	@ (8009cd0 <HAL_RCC_OscConfig+0x8ac>)
 8009ca8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009caa:	4b0b      	ldr	r3, [pc, #44]	@ (8009cd8 <HAL_RCC_OscConfig+0x8b4>)
 8009cac:	4013      	ands	r3, r2
 8009cae:	687a      	ldr	r2, [r7, #4]
 8009cb0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8009cb2:	00d2      	lsls	r2, r2, #3
 8009cb4:	4906      	ldr	r1, [pc, #24]	@ (8009cd0 <HAL_RCC_OscConfig+0x8ac>)
 8009cb6:	4313      	orrs	r3, r2
 8009cb8:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8009cba:	4b05      	ldr	r3, [pc, #20]	@ (8009cd0 <HAL_RCC_OscConfig+0x8ac>)
 8009cbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cbe:	4a04      	ldr	r2, [pc, #16]	@ (8009cd0 <HAL_RCC_OscConfig+0x8ac>)
 8009cc0:	f043 0301 	orr.w	r3, r3, #1
 8009cc4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8009cc6:	2300      	movs	r3, #0
}
 8009cc8:	4618      	mov	r0, r3
 8009cca:	3730      	adds	r7, #48	@ 0x30
 8009ccc:	46bd      	mov	sp, r7
 8009cce:	bd80      	pop	{r7, pc}
 8009cd0:	58024400 	.word	0x58024400
 8009cd4:	fffffc0c 	.word	0xfffffc0c
 8009cd8:	ffff0007 	.word	0xffff0007

08009cdc <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009cdc:	b580      	push	{r7, lr}
 8009cde:	b086      	sub	sp, #24
 8009ce0:	af00      	add	r7, sp, #0
 8009ce2:	6078      	str	r0, [r7, #4]
 8009ce4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d101      	bne.n	8009cf0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009cec:	2301      	movs	r3, #1
 8009cee:	e19c      	b.n	800a02a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009cf0:	4b8a      	ldr	r3, [pc, #552]	@ (8009f1c <HAL_RCC_ClockConfig+0x240>)
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	f003 030f 	and.w	r3, r3, #15
 8009cf8:	683a      	ldr	r2, [r7, #0]
 8009cfa:	429a      	cmp	r2, r3
 8009cfc:	d910      	bls.n	8009d20 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009cfe:	4b87      	ldr	r3, [pc, #540]	@ (8009f1c <HAL_RCC_ClockConfig+0x240>)
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	f023 020f 	bic.w	r2, r3, #15
 8009d06:	4985      	ldr	r1, [pc, #532]	@ (8009f1c <HAL_RCC_ClockConfig+0x240>)
 8009d08:	683b      	ldr	r3, [r7, #0]
 8009d0a:	4313      	orrs	r3, r2
 8009d0c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009d0e:	4b83      	ldr	r3, [pc, #524]	@ (8009f1c <HAL_RCC_ClockConfig+0x240>)
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	f003 030f 	and.w	r3, r3, #15
 8009d16:	683a      	ldr	r2, [r7, #0]
 8009d18:	429a      	cmp	r2, r3
 8009d1a:	d001      	beq.n	8009d20 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8009d1c:	2301      	movs	r3, #1
 8009d1e:	e184      	b.n	800a02a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	f003 0304 	and.w	r3, r3, #4
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d010      	beq.n	8009d4e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	691a      	ldr	r2, [r3, #16]
 8009d30:	4b7b      	ldr	r3, [pc, #492]	@ (8009f20 <HAL_RCC_ClockConfig+0x244>)
 8009d32:	699b      	ldr	r3, [r3, #24]
 8009d34:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009d38:	429a      	cmp	r2, r3
 8009d3a:	d908      	bls.n	8009d4e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8009d3c:	4b78      	ldr	r3, [pc, #480]	@ (8009f20 <HAL_RCC_ClockConfig+0x244>)
 8009d3e:	699b      	ldr	r3, [r3, #24]
 8009d40:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	691b      	ldr	r3, [r3, #16]
 8009d48:	4975      	ldr	r1, [pc, #468]	@ (8009f20 <HAL_RCC_ClockConfig+0x244>)
 8009d4a:	4313      	orrs	r3, r2
 8009d4c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	f003 0308 	and.w	r3, r3, #8
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d010      	beq.n	8009d7c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	695a      	ldr	r2, [r3, #20]
 8009d5e:	4b70      	ldr	r3, [pc, #448]	@ (8009f20 <HAL_RCC_ClockConfig+0x244>)
 8009d60:	69db      	ldr	r3, [r3, #28]
 8009d62:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009d66:	429a      	cmp	r2, r3
 8009d68:	d908      	bls.n	8009d7c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8009d6a:	4b6d      	ldr	r3, [pc, #436]	@ (8009f20 <HAL_RCC_ClockConfig+0x244>)
 8009d6c:	69db      	ldr	r3, [r3, #28]
 8009d6e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	695b      	ldr	r3, [r3, #20]
 8009d76:	496a      	ldr	r1, [pc, #424]	@ (8009f20 <HAL_RCC_ClockConfig+0x244>)
 8009d78:	4313      	orrs	r3, r2
 8009d7a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	f003 0310 	and.w	r3, r3, #16
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d010      	beq.n	8009daa <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	699a      	ldr	r2, [r3, #24]
 8009d8c:	4b64      	ldr	r3, [pc, #400]	@ (8009f20 <HAL_RCC_ClockConfig+0x244>)
 8009d8e:	69db      	ldr	r3, [r3, #28]
 8009d90:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009d94:	429a      	cmp	r2, r3
 8009d96:	d908      	bls.n	8009daa <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8009d98:	4b61      	ldr	r3, [pc, #388]	@ (8009f20 <HAL_RCC_ClockConfig+0x244>)
 8009d9a:	69db      	ldr	r3, [r3, #28]
 8009d9c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	699b      	ldr	r3, [r3, #24]
 8009da4:	495e      	ldr	r1, [pc, #376]	@ (8009f20 <HAL_RCC_ClockConfig+0x244>)
 8009da6:	4313      	orrs	r3, r2
 8009da8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	f003 0320 	and.w	r3, r3, #32
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d010      	beq.n	8009dd8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	69da      	ldr	r2, [r3, #28]
 8009dba:	4b59      	ldr	r3, [pc, #356]	@ (8009f20 <HAL_RCC_ClockConfig+0x244>)
 8009dbc:	6a1b      	ldr	r3, [r3, #32]
 8009dbe:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009dc2:	429a      	cmp	r2, r3
 8009dc4:	d908      	bls.n	8009dd8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8009dc6:	4b56      	ldr	r3, [pc, #344]	@ (8009f20 <HAL_RCC_ClockConfig+0x244>)
 8009dc8:	6a1b      	ldr	r3, [r3, #32]
 8009dca:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	69db      	ldr	r3, [r3, #28]
 8009dd2:	4953      	ldr	r1, [pc, #332]	@ (8009f20 <HAL_RCC_ClockConfig+0x244>)
 8009dd4:	4313      	orrs	r3, r2
 8009dd6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	f003 0302 	and.w	r3, r3, #2
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d010      	beq.n	8009e06 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	68da      	ldr	r2, [r3, #12]
 8009de8:	4b4d      	ldr	r3, [pc, #308]	@ (8009f20 <HAL_RCC_ClockConfig+0x244>)
 8009dea:	699b      	ldr	r3, [r3, #24]
 8009dec:	f003 030f 	and.w	r3, r3, #15
 8009df0:	429a      	cmp	r2, r3
 8009df2:	d908      	bls.n	8009e06 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009df4:	4b4a      	ldr	r3, [pc, #296]	@ (8009f20 <HAL_RCC_ClockConfig+0x244>)
 8009df6:	699b      	ldr	r3, [r3, #24]
 8009df8:	f023 020f 	bic.w	r2, r3, #15
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	68db      	ldr	r3, [r3, #12]
 8009e00:	4947      	ldr	r1, [pc, #284]	@ (8009f20 <HAL_RCC_ClockConfig+0x244>)
 8009e02:	4313      	orrs	r3, r2
 8009e04:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	f003 0301 	and.w	r3, r3, #1
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d055      	beq.n	8009ebe <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8009e12:	4b43      	ldr	r3, [pc, #268]	@ (8009f20 <HAL_RCC_ClockConfig+0x244>)
 8009e14:	699b      	ldr	r3, [r3, #24]
 8009e16:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	689b      	ldr	r3, [r3, #8]
 8009e1e:	4940      	ldr	r1, [pc, #256]	@ (8009f20 <HAL_RCC_ClockConfig+0x244>)
 8009e20:	4313      	orrs	r3, r2
 8009e22:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	685b      	ldr	r3, [r3, #4]
 8009e28:	2b02      	cmp	r3, #2
 8009e2a:	d107      	bne.n	8009e3c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8009e2c:	4b3c      	ldr	r3, [pc, #240]	@ (8009f20 <HAL_RCC_ClockConfig+0x244>)
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d121      	bne.n	8009e7c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009e38:	2301      	movs	r3, #1
 8009e3a:	e0f6      	b.n	800a02a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	685b      	ldr	r3, [r3, #4]
 8009e40:	2b03      	cmp	r3, #3
 8009e42:	d107      	bne.n	8009e54 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009e44:	4b36      	ldr	r3, [pc, #216]	@ (8009f20 <HAL_RCC_ClockConfig+0x244>)
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d115      	bne.n	8009e7c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009e50:	2301      	movs	r3, #1
 8009e52:	e0ea      	b.n	800a02a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	685b      	ldr	r3, [r3, #4]
 8009e58:	2b01      	cmp	r3, #1
 8009e5a:	d107      	bne.n	8009e6c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009e5c:	4b30      	ldr	r3, [pc, #192]	@ (8009f20 <HAL_RCC_ClockConfig+0x244>)
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d109      	bne.n	8009e7c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009e68:	2301      	movs	r3, #1
 8009e6a:	e0de      	b.n	800a02a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009e6c:	4b2c      	ldr	r3, [pc, #176]	@ (8009f20 <HAL_RCC_ClockConfig+0x244>)
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	f003 0304 	and.w	r3, r3, #4
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d101      	bne.n	8009e7c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009e78:	2301      	movs	r3, #1
 8009e7a:	e0d6      	b.n	800a02a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8009e7c:	4b28      	ldr	r3, [pc, #160]	@ (8009f20 <HAL_RCC_ClockConfig+0x244>)
 8009e7e:	691b      	ldr	r3, [r3, #16]
 8009e80:	f023 0207 	bic.w	r2, r3, #7
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	685b      	ldr	r3, [r3, #4]
 8009e88:	4925      	ldr	r1, [pc, #148]	@ (8009f20 <HAL_RCC_ClockConfig+0x244>)
 8009e8a:	4313      	orrs	r3, r2
 8009e8c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009e8e:	f7f9 fd15 	bl	80038bc <HAL_GetTick>
 8009e92:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009e94:	e00a      	b.n	8009eac <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009e96:	f7f9 fd11 	bl	80038bc <HAL_GetTick>
 8009e9a:	4602      	mov	r2, r0
 8009e9c:	697b      	ldr	r3, [r7, #20]
 8009e9e:	1ad3      	subs	r3, r2, r3
 8009ea0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009ea4:	4293      	cmp	r3, r2
 8009ea6:	d901      	bls.n	8009eac <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8009ea8:	2303      	movs	r3, #3
 8009eaa:	e0be      	b.n	800a02a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009eac:	4b1c      	ldr	r3, [pc, #112]	@ (8009f20 <HAL_RCC_ClockConfig+0x244>)
 8009eae:	691b      	ldr	r3, [r3, #16]
 8009eb0:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	685b      	ldr	r3, [r3, #4]
 8009eb8:	00db      	lsls	r3, r3, #3
 8009eba:	429a      	cmp	r2, r3
 8009ebc:	d1eb      	bne.n	8009e96 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	f003 0302 	and.w	r3, r3, #2
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d010      	beq.n	8009eec <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	68da      	ldr	r2, [r3, #12]
 8009ece:	4b14      	ldr	r3, [pc, #80]	@ (8009f20 <HAL_RCC_ClockConfig+0x244>)
 8009ed0:	699b      	ldr	r3, [r3, #24]
 8009ed2:	f003 030f 	and.w	r3, r3, #15
 8009ed6:	429a      	cmp	r2, r3
 8009ed8:	d208      	bcs.n	8009eec <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009eda:	4b11      	ldr	r3, [pc, #68]	@ (8009f20 <HAL_RCC_ClockConfig+0x244>)
 8009edc:	699b      	ldr	r3, [r3, #24]
 8009ede:	f023 020f 	bic.w	r2, r3, #15
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	68db      	ldr	r3, [r3, #12]
 8009ee6:	490e      	ldr	r1, [pc, #56]	@ (8009f20 <HAL_RCC_ClockConfig+0x244>)
 8009ee8:	4313      	orrs	r3, r2
 8009eea:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009eec:	4b0b      	ldr	r3, [pc, #44]	@ (8009f1c <HAL_RCC_ClockConfig+0x240>)
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	f003 030f 	and.w	r3, r3, #15
 8009ef4:	683a      	ldr	r2, [r7, #0]
 8009ef6:	429a      	cmp	r2, r3
 8009ef8:	d214      	bcs.n	8009f24 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009efa:	4b08      	ldr	r3, [pc, #32]	@ (8009f1c <HAL_RCC_ClockConfig+0x240>)
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	f023 020f 	bic.w	r2, r3, #15
 8009f02:	4906      	ldr	r1, [pc, #24]	@ (8009f1c <HAL_RCC_ClockConfig+0x240>)
 8009f04:	683b      	ldr	r3, [r7, #0]
 8009f06:	4313      	orrs	r3, r2
 8009f08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009f0a:	4b04      	ldr	r3, [pc, #16]	@ (8009f1c <HAL_RCC_ClockConfig+0x240>)
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	f003 030f 	and.w	r3, r3, #15
 8009f12:	683a      	ldr	r2, [r7, #0]
 8009f14:	429a      	cmp	r2, r3
 8009f16:	d005      	beq.n	8009f24 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8009f18:	2301      	movs	r3, #1
 8009f1a:	e086      	b.n	800a02a <HAL_RCC_ClockConfig+0x34e>
 8009f1c:	52002000 	.word	0x52002000
 8009f20:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	f003 0304 	and.w	r3, r3, #4
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d010      	beq.n	8009f52 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	691a      	ldr	r2, [r3, #16]
 8009f34:	4b3f      	ldr	r3, [pc, #252]	@ (800a034 <HAL_RCC_ClockConfig+0x358>)
 8009f36:	699b      	ldr	r3, [r3, #24]
 8009f38:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009f3c:	429a      	cmp	r2, r3
 8009f3e:	d208      	bcs.n	8009f52 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8009f40:	4b3c      	ldr	r3, [pc, #240]	@ (800a034 <HAL_RCC_ClockConfig+0x358>)
 8009f42:	699b      	ldr	r3, [r3, #24]
 8009f44:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	691b      	ldr	r3, [r3, #16]
 8009f4c:	4939      	ldr	r1, [pc, #228]	@ (800a034 <HAL_RCC_ClockConfig+0x358>)
 8009f4e:	4313      	orrs	r3, r2
 8009f50:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	f003 0308 	and.w	r3, r3, #8
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d010      	beq.n	8009f80 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	695a      	ldr	r2, [r3, #20]
 8009f62:	4b34      	ldr	r3, [pc, #208]	@ (800a034 <HAL_RCC_ClockConfig+0x358>)
 8009f64:	69db      	ldr	r3, [r3, #28]
 8009f66:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009f6a:	429a      	cmp	r2, r3
 8009f6c:	d208      	bcs.n	8009f80 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8009f6e:	4b31      	ldr	r3, [pc, #196]	@ (800a034 <HAL_RCC_ClockConfig+0x358>)
 8009f70:	69db      	ldr	r3, [r3, #28]
 8009f72:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	695b      	ldr	r3, [r3, #20]
 8009f7a:	492e      	ldr	r1, [pc, #184]	@ (800a034 <HAL_RCC_ClockConfig+0x358>)
 8009f7c:	4313      	orrs	r3, r2
 8009f7e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	f003 0310 	and.w	r3, r3, #16
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d010      	beq.n	8009fae <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	699a      	ldr	r2, [r3, #24]
 8009f90:	4b28      	ldr	r3, [pc, #160]	@ (800a034 <HAL_RCC_ClockConfig+0x358>)
 8009f92:	69db      	ldr	r3, [r3, #28]
 8009f94:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009f98:	429a      	cmp	r2, r3
 8009f9a:	d208      	bcs.n	8009fae <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8009f9c:	4b25      	ldr	r3, [pc, #148]	@ (800a034 <HAL_RCC_ClockConfig+0x358>)
 8009f9e:	69db      	ldr	r3, [r3, #28]
 8009fa0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	699b      	ldr	r3, [r3, #24]
 8009fa8:	4922      	ldr	r1, [pc, #136]	@ (800a034 <HAL_RCC_ClockConfig+0x358>)
 8009faa:	4313      	orrs	r3, r2
 8009fac:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	f003 0320 	and.w	r3, r3, #32
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d010      	beq.n	8009fdc <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	69da      	ldr	r2, [r3, #28]
 8009fbe:	4b1d      	ldr	r3, [pc, #116]	@ (800a034 <HAL_RCC_ClockConfig+0x358>)
 8009fc0:	6a1b      	ldr	r3, [r3, #32]
 8009fc2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009fc6:	429a      	cmp	r2, r3
 8009fc8:	d208      	bcs.n	8009fdc <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8009fca:	4b1a      	ldr	r3, [pc, #104]	@ (800a034 <HAL_RCC_ClockConfig+0x358>)
 8009fcc:	6a1b      	ldr	r3, [r3, #32]
 8009fce:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	69db      	ldr	r3, [r3, #28]
 8009fd6:	4917      	ldr	r1, [pc, #92]	@ (800a034 <HAL_RCC_ClockConfig+0x358>)
 8009fd8:	4313      	orrs	r3, r2
 8009fda:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8009fdc:	f000 f834 	bl	800a048 <HAL_RCC_GetSysClockFreq>
 8009fe0:	4602      	mov	r2, r0
 8009fe2:	4b14      	ldr	r3, [pc, #80]	@ (800a034 <HAL_RCC_ClockConfig+0x358>)
 8009fe4:	699b      	ldr	r3, [r3, #24]
 8009fe6:	0a1b      	lsrs	r3, r3, #8
 8009fe8:	f003 030f 	and.w	r3, r3, #15
 8009fec:	4912      	ldr	r1, [pc, #72]	@ (800a038 <HAL_RCC_ClockConfig+0x35c>)
 8009fee:	5ccb      	ldrb	r3, [r1, r3]
 8009ff0:	f003 031f 	and.w	r3, r3, #31
 8009ff4:	fa22 f303 	lsr.w	r3, r2, r3
 8009ff8:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8009ffa:	4b0e      	ldr	r3, [pc, #56]	@ (800a034 <HAL_RCC_ClockConfig+0x358>)
 8009ffc:	699b      	ldr	r3, [r3, #24]
 8009ffe:	f003 030f 	and.w	r3, r3, #15
 800a002:	4a0d      	ldr	r2, [pc, #52]	@ (800a038 <HAL_RCC_ClockConfig+0x35c>)
 800a004:	5cd3      	ldrb	r3, [r2, r3]
 800a006:	f003 031f 	and.w	r3, r3, #31
 800a00a:	693a      	ldr	r2, [r7, #16]
 800a00c:	fa22 f303 	lsr.w	r3, r2, r3
 800a010:	4a0a      	ldr	r2, [pc, #40]	@ (800a03c <HAL_RCC_ClockConfig+0x360>)
 800a012:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800a014:	4a0a      	ldr	r2, [pc, #40]	@ (800a040 <HAL_RCC_ClockConfig+0x364>)
 800a016:	693b      	ldr	r3, [r7, #16]
 800a018:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800a01a:	4b0a      	ldr	r3, [pc, #40]	@ (800a044 <HAL_RCC_ClockConfig+0x368>)
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	4618      	mov	r0, r3
 800a020:	f7f9 fc02 	bl	8003828 <HAL_InitTick>
 800a024:	4603      	mov	r3, r0
 800a026:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800a028:	7bfb      	ldrb	r3, [r7, #15]
}
 800a02a:	4618      	mov	r0, r3
 800a02c:	3718      	adds	r7, #24
 800a02e:	46bd      	mov	sp, r7
 800a030:	bd80      	pop	{r7, pc}
 800a032:	bf00      	nop
 800a034:	58024400 	.word	0x58024400
 800a038:	08015a84 	.word	0x08015a84
 800a03c:	24000014 	.word	0x24000014
 800a040:	24000010 	.word	0x24000010
 800a044:	24000018 	.word	0x24000018

0800a048 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a048:	b480      	push	{r7}
 800a04a:	b089      	sub	sp, #36	@ 0x24
 800a04c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a04e:	4bb3      	ldr	r3, [pc, #716]	@ (800a31c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a050:	691b      	ldr	r3, [r3, #16]
 800a052:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a056:	2b18      	cmp	r3, #24
 800a058:	f200 8155 	bhi.w	800a306 <HAL_RCC_GetSysClockFreq+0x2be>
 800a05c:	a201      	add	r2, pc, #4	@ (adr r2, 800a064 <HAL_RCC_GetSysClockFreq+0x1c>)
 800a05e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a062:	bf00      	nop
 800a064:	0800a0c9 	.word	0x0800a0c9
 800a068:	0800a307 	.word	0x0800a307
 800a06c:	0800a307 	.word	0x0800a307
 800a070:	0800a307 	.word	0x0800a307
 800a074:	0800a307 	.word	0x0800a307
 800a078:	0800a307 	.word	0x0800a307
 800a07c:	0800a307 	.word	0x0800a307
 800a080:	0800a307 	.word	0x0800a307
 800a084:	0800a0ef 	.word	0x0800a0ef
 800a088:	0800a307 	.word	0x0800a307
 800a08c:	0800a307 	.word	0x0800a307
 800a090:	0800a307 	.word	0x0800a307
 800a094:	0800a307 	.word	0x0800a307
 800a098:	0800a307 	.word	0x0800a307
 800a09c:	0800a307 	.word	0x0800a307
 800a0a0:	0800a307 	.word	0x0800a307
 800a0a4:	0800a0f5 	.word	0x0800a0f5
 800a0a8:	0800a307 	.word	0x0800a307
 800a0ac:	0800a307 	.word	0x0800a307
 800a0b0:	0800a307 	.word	0x0800a307
 800a0b4:	0800a307 	.word	0x0800a307
 800a0b8:	0800a307 	.word	0x0800a307
 800a0bc:	0800a307 	.word	0x0800a307
 800a0c0:	0800a307 	.word	0x0800a307
 800a0c4:	0800a0fb 	.word	0x0800a0fb
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a0c8:	4b94      	ldr	r3, [pc, #592]	@ (800a31c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	f003 0320 	and.w	r3, r3, #32
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d009      	beq.n	800a0e8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a0d4:	4b91      	ldr	r3, [pc, #580]	@ (800a31c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	08db      	lsrs	r3, r3, #3
 800a0da:	f003 0303 	and.w	r3, r3, #3
 800a0de:	4a90      	ldr	r2, [pc, #576]	@ (800a320 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a0e0:	fa22 f303 	lsr.w	r3, r2, r3
 800a0e4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800a0e6:	e111      	b.n	800a30c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800a0e8:	4b8d      	ldr	r3, [pc, #564]	@ (800a320 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a0ea:	61bb      	str	r3, [r7, #24]
      break;
 800a0ec:	e10e      	b.n	800a30c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800a0ee:	4b8d      	ldr	r3, [pc, #564]	@ (800a324 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800a0f0:	61bb      	str	r3, [r7, #24]
      break;
 800a0f2:	e10b      	b.n	800a30c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800a0f4:	4b8c      	ldr	r3, [pc, #560]	@ (800a328 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800a0f6:	61bb      	str	r3, [r7, #24]
      break;
 800a0f8:	e108      	b.n	800a30c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a0fa:	4b88      	ldr	r3, [pc, #544]	@ (800a31c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a0fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0fe:	f003 0303 	and.w	r3, r3, #3
 800a102:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800a104:	4b85      	ldr	r3, [pc, #532]	@ (800a31c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a106:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a108:	091b      	lsrs	r3, r3, #4
 800a10a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a10e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800a110:	4b82      	ldr	r3, [pc, #520]	@ (800a31c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a112:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a114:	f003 0301 	and.w	r3, r3, #1
 800a118:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800a11a:	4b80      	ldr	r3, [pc, #512]	@ (800a31c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a11c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a11e:	08db      	lsrs	r3, r3, #3
 800a120:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a124:	68fa      	ldr	r2, [r7, #12]
 800a126:	fb02 f303 	mul.w	r3, r2, r3
 800a12a:	ee07 3a90 	vmov	s15, r3
 800a12e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a132:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800a136:	693b      	ldr	r3, [r7, #16]
 800a138:	2b00      	cmp	r3, #0
 800a13a:	f000 80e1 	beq.w	800a300 <HAL_RCC_GetSysClockFreq+0x2b8>
 800a13e:	697b      	ldr	r3, [r7, #20]
 800a140:	2b02      	cmp	r3, #2
 800a142:	f000 8083 	beq.w	800a24c <HAL_RCC_GetSysClockFreq+0x204>
 800a146:	697b      	ldr	r3, [r7, #20]
 800a148:	2b02      	cmp	r3, #2
 800a14a:	f200 80a1 	bhi.w	800a290 <HAL_RCC_GetSysClockFreq+0x248>
 800a14e:	697b      	ldr	r3, [r7, #20]
 800a150:	2b00      	cmp	r3, #0
 800a152:	d003      	beq.n	800a15c <HAL_RCC_GetSysClockFreq+0x114>
 800a154:	697b      	ldr	r3, [r7, #20]
 800a156:	2b01      	cmp	r3, #1
 800a158:	d056      	beq.n	800a208 <HAL_RCC_GetSysClockFreq+0x1c0>
 800a15a:	e099      	b.n	800a290 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a15c:	4b6f      	ldr	r3, [pc, #444]	@ (800a31c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	f003 0320 	and.w	r3, r3, #32
 800a164:	2b00      	cmp	r3, #0
 800a166:	d02d      	beq.n	800a1c4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a168:	4b6c      	ldr	r3, [pc, #432]	@ (800a31c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	08db      	lsrs	r3, r3, #3
 800a16e:	f003 0303 	and.w	r3, r3, #3
 800a172:	4a6b      	ldr	r2, [pc, #428]	@ (800a320 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a174:	fa22 f303 	lsr.w	r3, r2, r3
 800a178:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	ee07 3a90 	vmov	s15, r3
 800a180:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a184:	693b      	ldr	r3, [r7, #16]
 800a186:	ee07 3a90 	vmov	s15, r3
 800a18a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a18e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a192:	4b62      	ldr	r3, [pc, #392]	@ (800a31c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a194:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a196:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a19a:	ee07 3a90 	vmov	s15, r3
 800a19e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a1a2:	ed97 6a02 	vldr	s12, [r7, #8]
 800a1a6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800a32c <HAL_RCC_GetSysClockFreq+0x2e4>
 800a1aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a1ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a1b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a1b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a1ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a1be:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800a1c2:	e087      	b.n	800a2d4 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a1c4:	693b      	ldr	r3, [r7, #16]
 800a1c6:	ee07 3a90 	vmov	s15, r3
 800a1ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a1ce:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800a330 <HAL_RCC_GetSysClockFreq+0x2e8>
 800a1d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a1d6:	4b51      	ldr	r3, [pc, #324]	@ (800a31c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a1d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a1da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a1de:	ee07 3a90 	vmov	s15, r3
 800a1e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a1e6:	ed97 6a02 	vldr	s12, [r7, #8]
 800a1ea:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800a32c <HAL_RCC_GetSysClockFreq+0x2e4>
 800a1ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a1f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a1f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a1fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a1fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a202:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a206:	e065      	b.n	800a2d4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a208:	693b      	ldr	r3, [r7, #16]
 800a20a:	ee07 3a90 	vmov	s15, r3
 800a20e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a212:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800a334 <HAL_RCC_GetSysClockFreq+0x2ec>
 800a216:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a21a:	4b40      	ldr	r3, [pc, #256]	@ (800a31c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a21c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a21e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a222:	ee07 3a90 	vmov	s15, r3
 800a226:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a22a:	ed97 6a02 	vldr	s12, [r7, #8]
 800a22e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800a32c <HAL_RCC_GetSysClockFreq+0x2e4>
 800a232:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a236:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a23a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a23e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a242:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a246:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a24a:	e043      	b.n	800a2d4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a24c:	693b      	ldr	r3, [r7, #16]
 800a24e:	ee07 3a90 	vmov	s15, r3
 800a252:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a256:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800a338 <HAL_RCC_GetSysClockFreq+0x2f0>
 800a25a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a25e:	4b2f      	ldr	r3, [pc, #188]	@ (800a31c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a262:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a266:	ee07 3a90 	vmov	s15, r3
 800a26a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a26e:	ed97 6a02 	vldr	s12, [r7, #8]
 800a272:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800a32c <HAL_RCC_GetSysClockFreq+0x2e4>
 800a276:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a27a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a27e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a282:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a286:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a28a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a28e:	e021      	b.n	800a2d4 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a290:	693b      	ldr	r3, [r7, #16]
 800a292:	ee07 3a90 	vmov	s15, r3
 800a296:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a29a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800a334 <HAL_RCC_GetSysClockFreq+0x2ec>
 800a29e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a2a2:	4b1e      	ldr	r3, [pc, #120]	@ (800a31c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a2a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a2a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a2aa:	ee07 3a90 	vmov	s15, r3
 800a2ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a2b2:	ed97 6a02 	vldr	s12, [r7, #8]
 800a2b6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800a32c <HAL_RCC_GetSysClockFreq+0x2e4>
 800a2ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a2be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a2c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a2c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a2ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a2ce:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a2d2:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800a2d4:	4b11      	ldr	r3, [pc, #68]	@ (800a31c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a2d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a2d8:	0a5b      	lsrs	r3, r3, #9
 800a2da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a2de:	3301      	adds	r3, #1
 800a2e0:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800a2e2:	683b      	ldr	r3, [r7, #0]
 800a2e4:	ee07 3a90 	vmov	s15, r3
 800a2e8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800a2ec:	edd7 6a07 	vldr	s13, [r7, #28]
 800a2f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a2f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a2f8:	ee17 3a90 	vmov	r3, s15
 800a2fc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800a2fe:	e005      	b.n	800a30c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800a300:	2300      	movs	r3, #0
 800a302:	61bb      	str	r3, [r7, #24]
      break;
 800a304:	e002      	b.n	800a30c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800a306:	4b07      	ldr	r3, [pc, #28]	@ (800a324 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800a308:	61bb      	str	r3, [r7, #24]
      break;
 800a30a:	bf00      	nop
  }

  return sysclockfreq;
 800a30c:	69bb      	ldr	r3, [r7, #24]
}
 800a30e:	4618      	mov	r0, r3
 800a310:	3724      	adds	r7, #36	@ 0x24
 800a312:	46bd      	mov	sp, r7
 800a314:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a318:	4770      	bx	lr
 800a31a:	bf00      	nop
 800a31c:	58024400 	.word	0x58024400
 800a320:	03d09000 	.word	0x03d09000
 800a324:	003d0900 	.word	0x003d0900
 800a328:	017d7840 	.word	0x017d7840
 800a32c:	46000000 	.word	0x46000000
 800a330:	4c742400 	.word	0x4c742400
 800a334:	4a742400 	.word	0x4a742400
 800a338:	4bbebc20 	.word	0x4bbebc20

0800a33c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a33c:	b580      	push	{r7, lr}
 800a33e:	b082      	sub	sp, #8
 800a340:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800a342:	f7ff fe81 	bl	800a048 <HAL_RCC_GetSysClockFreq>
 800a346:	4602      	mov	r2, r0
 800a348:	4b10      	ldr	r3, [pc, #64]	@ (800a38c <HAL_RCC_GetHCLKFreq+0x50>)
 800a34a:	699b      	ldr	r3, [r3, #24]
 800a34c:	0a1b      	lsrs	r3, r3, #8
 800a34e:	f003 030f 	and.w	r3, r3, #15
 800a352:	490f      	ldr	r1, [pc, #60]	@ (800a390 <HAL_RCC_GetHCLKFreq+0x54>)
 800a354:	5ccb      	ldrb	r3, [r1, r3]
 800a356:	f003 031f 	and.w	r3, r3, #31
 800a35a:	fa22 f303 	lsr.w	r3, r2, r3
 800a35e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a360:	4b0a      	ldr	r3, [pc, #40]	@ (800a38c <HAL_RCC_GetHCLKFreq+0x50>)
 800a362:	699b      	ldr	r3, [r3, #24]
 800a364:	f003 030f 	and.w	r3, r3, #15
 800a368:	4a09      	ldr	r2, [pc, #36]	@ (800a390 <HAL_RCC_GetHCLKFreq+0x54>)
 800a36a:	5cd3      	ldrb	r3, [r2, r3]
 800a36c:	f003 031f 	and.w	r3, r3, #31
 800a370:	687a      	ldr	r2, [r7, #4]
 800a372:	fa22 f303 	lsr.w	r3, r2, r3
 800a376:	4a07      	ldr	r2, [pc, #28]	@ (800a394 <HAL_RCC_GetHCLKFreq+0x58>)
 800a378:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800a37a:	4a07      	ldr	r2, [pc, #28]	@ (800a398 <HAL_RCC_GetHCLKFreq+0x5c>)
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800a380:	4b04      	ldr	r3, [pc, #16]	@ (800a394 <HAL_RCC_GetHCLKFreq+0x58>)
 800a382:	681b      	ldr	r3, [r3, #0]
}
 800a384:	4618      	mov	r0, r3
 800a386:	3708      	adds	r7, #8
 800a388:	46bd      	mov	sp, r7
 800a38a:	bd80      	pop	{r7, pc}
 800a38c:	58024400 	.word	0x58024400
 800a390:	08015a84 	.word	0x08015a84
 800a394:	24000014 	.word	0x24000014
 800a398:	24000010 	.word	0x24000010

0800a39c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a39c:	b580      	push	{r7, lr}
 800a39e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800a3a0:	f7ff ffcc 	bl	800a33c <HAL_RCC_GetHCLKFreq>
 800a3a4:	4602      	mov	r2, r0
 800a3a6:	4b06      	ldr	r3, [pc, #24]	@ (800a3c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a3a8:	69db      	ldr	r3, [r3, #28]
 800a3aa:	091b      	lsrs	r3, r3, #4
 800a3ac:	f003 0307 	and.w	r3, r3, #7
 800a3b0:	4904      	ldr	r1, [pc, #16]	@ (800a3c4 <HAL_RCC_GetPCLK1Freq+0x28>)
 800a3b2:	5ccb      	ldrb	r3, [r1, r3]
 800a3b4:	f003 031f 	and.w	r3, r3, #31
 800a3b8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800a3bc:	4618      	mov	r0, r3
 800a3be:	bd80      	pop	{r7, pc}
 800a3c0:	58024400 	.word	0x58024400
 800a3c4:	08015a84 	.word	0x08015a84

0800a3c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a3c8:	b580      	push	{r7, lr}
 800a3ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800a3cc:	f7ff ffb6 	bl	800a33c <HAL_RCC_GetHCLKFreq>
 800a3d0:	4602      	mov	r2, r0
 800a3d2:	4b06      	ldr	r3, [pc, #24]	@ (800a3ec <HAL_RCC_GetPCLK2Freq+0x24>)
 800a3d4:	69db      	ldr	r3, [r3, #28]
 800a3d6:	0a1b      	lsrs	r3, r3, #8
 800a3d8:	f003 0307 	and.w	r3, r3, #7
 800a3dc:	4904      	ldr	r1, [pc, #16]	@ (800a3f0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800a3de:	5ccb      	ldrb	r3, [r1, r3]
 800a3e0:	f003 031f 	and.w	r3, r3, #31
 800a3e4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800a3e8:	4618      	mov	r0, r3
 800a3ea:	bd80      	pop	{r7, pc}
 800a3ec:	58024400 	.word	0x58024400
 800a3f0:	08015a84 	.word	0x08015a84

0800a3f4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a3f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a3f8:	b0ca      	sub	sp, #296	@ 0x128
 800a3fa:	af00      	add	r7, sp, #0
 800a3fc:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a400:	2300      	movs	r3, #0
 800a402:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a406:	2300      	movs	r3, #0
 800a408:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800a40c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a410:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a414:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800a418:	2500      	movs	r5, #0
 800a41a:	ea54 0305 	orrs.w	r3, r4, r5
 800a41e:	d049      	beq.n	800a4b4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800a420:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a424:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a426:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a42a:	d02f      	beq.n	800a48c <HAL_RCCEx_PeriphCLKConfig+0x98>
 800a42c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a430:	d828      	bhi.n	800a484 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800a432:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a436:	d01a      	beq.n	800a46e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800a438:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a43c:	d822      	bhi.n	800a484 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d003      	beq.n	800a44a <HAL_RCCEx_PeriphCLKConfig+0x56>
 800a442:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a446:	d007      	beq.n	800a458 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800a448:	e01c      	b.n	800a484 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a44a:	4bb8      	ldr	r3, [pc, #736]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a44c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a44e:	4ab7      	ldr	r2, [pc, #732]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a450:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a454:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800a456:	e01a      	b.n	800a48e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a458:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a45c:	3308      	adds	r3, #8
 800a45e:	2102      	movs	r1, #2
 800a460:	4618      	mov	r0, r3
 800a462:	f002 fb61 	bl	800cb28 <RCCEx_PLL2_Config>
 800a466:	4603      	mov	r3, r0
 800a468:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800a46c:	e00f      	b.n	800a48e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a46e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a472:	3328      	adds	r3, #40	@ 0x28
 800a474:	2102      	movs	r1, #2
 800a476:	4618      	mov	r0, r3
 800a478:	f002 fc08 	bl	800cc8c <RCCEx_PLL3_Config>
 800a47c:	4603      	mov	r3, r0
 800a47e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800a482:	e004      	b.n	800a48e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a484:	2301      	movs	r3, #1
 800a486:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a48a:	e000      	b.n	800a48e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800a48c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a48e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a492:	2b00      	cmp	r3, #0
 800a494:	d10a      	bne.n	800a4ac <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800a496:	4ba5      	ldr	r3, [pc, #660]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a498:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a49a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800a49e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a4a2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a4a4:	4aa1      	ldr	r2, [pc, #644]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a4a6:	430b      	orrs	r3, r1
 800a4a8:	6513      	str	r3, [r2, #80]	@ 0x50
 800a4aa:	e003      	b.n	800a4b4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a4ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a4b0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800a4b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a4b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4bc:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800a4c0:	f04f 0900 	mov.w	r9, #0
 800a4c4:	ea58 0309 	orrs.w	r3, r8, r9
 800a4c8:	d047      	beq.n	800a55a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800a4ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a4ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a4d0:	2b04      	cmp	r3, #4
 800a4d2:	d82a      	bhi.n	800a52a <HAL_RCCEx_PeriphCLKConfig+0x136>
 800a4d4:	a201      	add	r2, pc, #4	@ (adr r2, 800a4dc <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800a4d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4da:	bf00      	nop
 800a4dc:	0800a4f1 	.word	0x0800a4f1
 800a4e0:	0800a4ff 	.word	0x0800a4ff
 800a4e4:	0800a515 	.word	0x0800a515
 800a4e8:	0800a533 	.word	0x0800a533
 800a4ec:	0800a533 	.word	0x0800a533
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a4f0:	4b8e      	ldr	r3, [pc, #568]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a4f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4f4:	4a8d      	ldr	r2, [pc, #564]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a4f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a4fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a4fc:	e01a      	b.n	800a534 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a4fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a502:	3308      	adds	r3, #8
 800a504:	2100      	movs	r1, #0
 800a506:	4618      	mov	r0, r3
 800a508:	f002 fb0e 	bl	800cb28 <RCCEx_PLL2_Config>
 800a50c:	4603      	mov	r3, r0
 800a50e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a512:	e00f      	b.n	800a534 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a514:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a518:	3328      	adds	r3, #40	@ 0x28
 800a51a:	2100      	movs	r1, #0
 800a51c:	4618      	mov	r0, r3
 800a51e:	f002 fbb5 	bl	800cc8c <RCCEx_PLL3_Config>
 800a522:	4603      	mov	r3, r0
 800a524:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a528:	e004      	b.n	800a534 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a52a:	2301      	movs	r3, #1
 800a52c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a530:	e000      	b.n	800a534 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800a532:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a534:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d10a      	bne.n	800a552 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a53c:	4b7b      	ldr	r3, [pc, #492]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a53e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a540:	f023 0107 	bic.w	r1, r3, #7
 800a544:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a548:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a54a:	4a78      	ldr	r2, [pc, #480]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a54c:	430b      	orrs	r3, r1
 800a54e:	6513      	str	r3, [r2, #80]	@ 0x50
 800a550:	e003      	b.n	800a55a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a552:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a556:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800a55a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a55e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a562:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800a566:	f04f 0b00 	mov.w	fp, #0
 800a56a:	ea5a 030b 	orrs.w	r3, sl, fp
 800a56e:	d04c      	beq.n	800a60a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800a570:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a574:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a576:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a57a:	d030      	beq.n	800a5de <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800a57c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a580:	d829      	bhi.n	800a5d6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800a582:	2bc0      	cmp	r3, #192	@ 0xc0
 800a584:	d02d      	beq.n	800a5e2 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800a586:	2bc0      	cmp	r3, #192	@ 0xc0
 800a588:	d825      	bhi.n	800a5d6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800a58a:	2b80      	cmp	r3, #128	@ 0x80
 800a58c:	d018      	beq.n	800a5c0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800a58e:	2b80      	cmp	r3, #128	@ 0x80
 800a590:	d821      	bhi.n	800a5d6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800a592:	2b00      	cmp	r3, #0
 800a594:	d002      	beq.n	800a59c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800a596:	2b40      	cmp	r3, #64	@ 0x40
 800a598:	d007      	beq.n	800a5aa <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800a59a:	e01c      	b.n	800a5d6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a59c:	4b63      	ldr	r3, [pc, #396]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a59e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5a0:	4a62      	ldr	r2, [pc, #392]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a5a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a5a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800a5a8:	e01c      	b.n	800a5e4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a5aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a5ae:	3308      	adds	r3, #8
 800a5b0:	2100      	movs	r1, #0
 800a5b2:	4618      	mov	r0, r3
 800a5b4:	f002 fab8 	bl	800cb28 <RCCEx_PLL2_Config>
 800a5b8:	4603      	mov	r3, r0
 800a5ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800a5be:	e011      	b.n	800a5e4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a5c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a5c4:	3328      	adds	r3, #40	@ 0x28
 800a5c6:	2100      	movs	r1, #0
 800a5c8:	4618      	mov	r0, r3
 800a5ca:	f002 fb5f 	bl	800cc8c <RCCEx_PLL3_Config>
 800a5ce:	4603      	mov	r3, r0
 800a5d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800a5d4:	e006      	b.n	800a5e4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a5d6:	2301      	movs	r3, #1
 800a5d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a5dc:	e002      	b.n	800a5e4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800a5de:	bf00      	nop
 800a5e0:	e000      	b.n	800a5e4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800a5e2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a5e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d10a      	bne.n	800a602 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800a5ec:	4b4f      	ldr	r3, [pc, #316]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a5ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a5f0:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800a5f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a5f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a5fa:	4a4c      	ldr	r2, [pc, #304]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a5fc:	430b      	orrs	r3, r1
 800a5fe:	6513      	str	r3, [r2, #80]	@ 0x50
 800a600:	e003      	b.n	800a60a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a602:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a606:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800a60a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a60e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a612:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800a616:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800a61a:	2300      	movs	r3, #0
 800a61c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800a620:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800a624:	460b      	mov	r3, r1
 800a626:	4313      	orrs	r3, r2
 800a628:	d053      	beq.n	800a6d2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800a62a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a62e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800a632:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a636:	d035      	beq.n	800a6a4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800a638:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a63c:	d82e      	bhi.n	800a69c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800a63e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a642:	d031      	beq.n	800a6a8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800a644:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a648:	d828      	bhi.n	800a69c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800a64a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a64e:	d01a      	beq.n	800a686 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800a650:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a654:	d822      	bhi.n	800a69c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800a656:	2b00      	cmp	r3, #0
 800a658:	d003      	beq.n	800a662 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800a65a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a65e:	d007      	beq.n	800a670 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800a660:	e01c      	b.n	800a69c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a662:	4b32      	ldr	r3, [pc, #200]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a664:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a666:	4a31      	ldr	r2, [pc, #196]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a668:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a66c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a66e:	e01c      	b.n	800a6aa <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a670:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a674:	3308      	adds	r3, #8
 800a676:	2100      	movs	r1, #0
 800a678:	4618      	mov	r0, r3
 800a67a:	f002 fa55 	bl	800cb28 <RCCEx_PLL2_Config>
 800a67e:	4603      	mov	r3, r0
 800a680:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800a684:	e011      	b.n	800a6aa <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a686:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a68a:	3328      	adds	r3, #40	@ 0x28
 800a68c:	2100      	movs	r1, #0
 800a68e:	4618      	mov	r0, r3
 800a690:	f002 fafc 	bl	800cc8c <RCCEx_PLL3_Config>
 800a694:	4603      	mov	r3, r0
 800a696:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a69a:	e006      	b.n	800a6aa <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800a69c:	2301      	movs	r3, #1
 800a69e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a6a2:	e002      	b.n	800a6aa <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800a6a4:	bf00      	nop
 800a6a6:	e000      	b.n	800a6aa <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800a6a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a6aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d10b      	bne.n	800a6ca <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800a6b2:	4b1e      	ldr	r3, [pc, #120]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a6b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a6b6:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800a6ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a6be:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800a6c2:	4a1a      	ldr	r2, [pc, #104]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a6c4:	430b      	orrs	r3, r1
 800a6c6:	6593      	str	r3, [r2, #88]	@ 0x58
 800a6c8:	e003      	b.n	800a6d2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a6ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a6ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800a6d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a6d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6da:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800a6de:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800a6e2:	2300      	movs	r3, #0
 800a6e4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800a6e8:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800a6ec:	460b      	mov	r3, r1
 800a6ee:	4313      	orrs	r3, r2
 800a6f0:	d056      	beq.n	800a7a0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800a6f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a6f6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800a6fa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a6fe:	d038      	beq.n	800a772 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800a700:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a704:	d831      	bhi.n	800a76a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800a706:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a70a:	d034      	beq.n	800a776 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800a70c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a710:	d82b      	bhi.n	800a76a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800a712:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a716:	d01d      	beq.n	800a754 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800a718:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a71c:	d825      	bhi.n	800a76a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d006      	beq.n	800a730 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800a722:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a726:	d00a      	beq.n	800a73e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800a728:	e01f      	b.n	800a76a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800a72a:	bf00      	nop
 800a72c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a730:	4ba2      	ldr	r3, [pc, #648]	@ (800a9bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a732:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a734:	4aa1      	ldr	r2, [pc, #644]	@ (800a9bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a736:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a73a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a73c:	e01c      	b.n	800a778 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a73e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a742:	3308      	adds	r3, #8
 800a744:	2100      	movs	r1, #0
 800a746:	4618      	mov	r0, r3
 800a748:	f002 f9ee 	bl	800cb28 <RCCEx_PLL2_Config>
 800a74c:	4603      	mov	r3, r0
 800a74e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800a752:	e011      	b.n	800a778 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a754:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a758:	3328      	adds	r3, #40	@ 0x28
 800a75a:	2100      	movs	r1, #0
 800a75c:	4618      	mov	r0, r3
 800a75e:	f002 fa95 	bl	800cc8c <RCCEx_PLL3_Config>
 800a762:	4603      	mov	r3, r0
 800a764:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a768:	e006      	b.n	800a778 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800a76a:	2301      	movs	r3, #1
 800a76c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a770:	e002      	b.n	800a778 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800a772:	bf00      	nop
 800a774:	e000      	b.n	800a778 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800a776:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a778:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d10b      	bne.n	800a798 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800a780:	4b8e      	ldr	r3, [pc, #568]	@ (800a9bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a782:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a784:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800a788:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a78c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800a790:	4a8a      	ldr	r2, [pc, #552]	@ (800a9bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a792:	430b      	orrs	r3, r1
 800a794:	6593      	str	r3, [r2, #88]	@ 0x58
 800a796:	e003      	b.n	800a7a0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a798:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a79c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800a7a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a7a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7a8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800a7ac:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800a7b0:	2300      	movs	r3, #0
 800a7b2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800a7b6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800a7ba:	460b      	mov	r3, r1
 800a7bc:	4313      	orrs	r3, r2
 800a7be:	d03a      	beq.n	800a836 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800a7c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a7c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a7c6:	2b30      	cmp	r3, #48	@ 0x30
 800a7c8:	d01f      	beq.n	800a80a <HAL_RCCEx_PeriphCLKConfig+0x416>
 800a7ca:	2b30      	cmp	r3, #48	@ 0x30
 800a7cc:	d819      	bhi.n	800a802 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800a7ce:	2b20      	cmp	r3, #32
 800a7d0:	d00c      	beq.n	800a7ec <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800a7d2:	2b20      	cmp	r3, #32
 800a7d4:	d815      	bhi.n	800a802 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d019      	beq.n	800a80e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800a7da:	2b10      	cmp	r3, #16
 800a7dc:	d111      	bne.n	800a802 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a7de:	4b77      	ldr	r3, [pc, #476]	@ (800a9bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a7e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7e2:	4a76      	ldr	r2, [pc, #472]	@ (800a9bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a7e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a7e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800a7ea:	e011      	b.n	800a810 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a7ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a7f0:	3308      	adds	r3, #8
 800a7f2:	2102      	movs	r1, #2
 800a7f4:	4618      	mov	r0, r3
 800a7f6:	f002 f997 	bl	800cb28 <RCCEx_PLL2_Config>
 800a7fa:	4603      	mov	r3, r0
 800a7fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800a800:	e006      	b.n	800a810 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800a802:	2301      	movs	r3, #1
 800a804:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a808:	e002      	b.n	800a810 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800a80a:	bf00      	nop
 800a80c:	e000      	b.n	800a810 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800a80e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a810:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a814:	2b00      	cmp	r3, #0
 800a816:	d10a      	bne.n	800a82e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800a818:	4b68      	ldr	r3, [pc, #416]	@ (800a9bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a81a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a81c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800a820:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a824:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a826:	4a65      	ldr	r2, [pc, #404]	@ (800a9bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a828:	430b      	orrs	r3, r1
 800a82a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a82c:	e003      	b.n	800a836 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a82e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a832:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800a836:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a83a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a83e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800a842:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800a846:	2300      	movs	r3, #0
 800a848:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800a84c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800a850:	460b      	mov	r3, r1
 800a852:	4313      	orrs	r3, r2
 800a854:	d051      	beq.n	800a8fa <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800a856:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a85a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a85c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a860:	d035      	beq.n	800a8ce <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800a862:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a866:	d82e      	bhi.n	800a8c6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800a868:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a86c:	d031      	beq.n	800a8d2 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800a86e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a872:	d828      	bhi.n	800a8c6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800a874:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a878:	d01a      	beq.n	800a8b0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800a87a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a87e:	d822      	bhi.n	800a8c6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800a880:	2b00      	cmp	r3, #0
 800a882:	d003      	beq.n	800a88c <HAL_RCCEx_PeriphCLKConfig+0x498>
 800a884:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a888:	d007      	beq.n	800a89a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800a88a:	e01c      	b.n	800a8c6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a88c:	4b4b      	ldr	r3, [pc, #300]	@ (800a9bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a88e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a890:	4a4a      	ldr	r2, [pc, #296]	@ (800a9bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a892:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a896:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800a898:	e01c      	b.n	800a8d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a89a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a89e:	3308      	adds	r3, #8
 800a8a0:	2100      	movs	r1, #0
 800a8a2:	4618      	mov	r0, r3
 800a8a4:	f002 f940 	bl	800cb28 <RCCEx_PLL2_Config>
 800a8a8:	4603      	mov	r3, r0
 800a8aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800a8ae:	e011      	b.n	800a8d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a8b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a8b4:	3328      	adds	r3, #40	@ 0x28
 800a8b6:	2100      	movs	r1, #0
 800a8b8:	4618      	mov	r0, r3
 800a8ba:	f002 f9e7 	bl	800cc8c <RCCEx_PLL3_Config>
 800a8be:	4603      	mov	r3, r0
 800a8c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800a8c4:	e006      	b.n	800a8d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a8c6:	2301      	movs	r3, #1
 800a8c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a8cc:	e002      	b.n	800a8d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800a8ce:	bf00      	nop
 800a8d0:	e000      	b.n	800a8d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800a8d2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a8d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d10a      	bne.n	800a8f2 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800a8dc:	4b37      	ldr	r3, [pc, #220]	@ (800a9bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a8de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a8e0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800a8e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a8e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a8ea:	4a34      	ldr	r2, [pc, #208]	@ (800a9bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a8ec:	430b      	orrs	r3, r1
 800a8ee:	6513      	str	r3, [r2, #80]	@ 0x50
 800a8f0:	e003      	b.n	800a8fa <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a8f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a8f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800a8fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a8fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a902:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800a906:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800a90a:	2300      	movs	r3, #0
 800a90c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800a910:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800a914:	460b      	mov	r3, r1
 800a916:	4313      	orrs	r3, r2
 800a918:	d056      	beq.n	800a9c8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800a91a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a91e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a920:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a924:	d033      	beq.n	800a98e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800a926:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a92a:	d82c      	bhi.n	800a986 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800a92c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a930:	d02f      	beq.n	800a992 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800a932:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a936:	d826      	bhi.n	800a986 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800a938:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a93c:	d02b      	beq.n	800a996 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800a93e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a942:	d820      	bhi.n	800a986 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800a944:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a948:	d012      	beq.n	800a970 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800a94a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a94e:	d81a      	bhi.n	800a986 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800a950:	2b00      	cmp	r3, #0
 800a952:	d022      	beq.n	800a99a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800a954:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a958:	d115      	bne.n	800a986 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a95a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a95e:	3308      	adds	r3, #8
 800a960:	2101      	movs	r1, #1
 800a962:	4618      	mov	r0, r3
 800a964:	f002 f8e0 	bl	800cb28 <RCCEx_PLL2_Config>
 800a968:	4603      	mov	r3, r0
 800a96a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800a96e:	e015      	b.n	800a99c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a970:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a974:	3328      	adds	r3, #40	@ 0x28
 800a976:	2101      	movs	r1, #1
 800a978:	4618      	mov	r0, r3
 800a97a:	f002 f987 	bl	800cc8c <RCCEx_PLL3_Config>
 800a97e:	4603      	mov	r3, r0
 800a980:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800a984:	e00a      	b.n	800a99c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a986:	2301      	movs	r3, #1
 800a988:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a98c:	e006      	b.n	800a99c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800a98e:	bf00      	nop
 800a990:	e004      	b.n	800a99c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800a992:	bf00      	nop
 800a994:	e002      	b.n	800a99c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800a996:	bf00      	nop
 800a998:	e000      	b.n	800a99c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800a99a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a99c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d10d      	bne.n	800a9c0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800a9a4:	4b05      	ldr	r3, [pc, #20]	@ (800a9bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a9a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a9a8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800a9ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a9b0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a9b2:	4a02      	ldr	r2, [pc, #8]	@ (800a9bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800a9b4:	430b      	orrs	r3, r1
 800a9b6:	6513      	str	r3, [r2, #80]	@ 0x50
 800a9b8:	e006      	b.n	800a9c8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800a9ba:	bf00      	nop
 800a9bc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a9c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a9c4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800a9c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a9cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9d0:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800a9d4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800a9d8:	2300      	movs	r3, #0
 800a9da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800a9de:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800a9e2:	460b      	mov	r3, r1
 800a9e4:	4313      	orrs	r3, r2
 800a9e6:	d055      	beq.n	800aa94 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800a9e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a9ec:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800a9f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a9f4:	d033      	beq.n	800aa5e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800a9f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a9fa:	d82c      	bhi.n	800aa56 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800a9fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aa00:	d02f      	beq.n	800aa62 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800aa02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aa06:	d826      	bhi.n	800aa56 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800aa08:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800aa0c:	d02b      	beq.n	800aa66 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800aa0e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800aa12:	d820      	bhi.n	800aa56 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800aa14:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aa18:	d012      	beq.n	800aa40 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800aa1a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aa1e:	d81a      	bhi.n	800aa56 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	d022      	beq.n	800aa6a <HAL_RCCEx_PeriphCLKConfig+0x676>
 800aa24:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800aa28:	d115      	bne.n	800aa56 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800aa2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aa2e:	3308      	adds	r3, #8
 800aa30:	2101      	movs	r1, #1
 800aa32:	4618      	mov	r0, r3
 800aa34:	f002 f878 	bl	800cb28 <RCCEx_PLL2_Config>
 800aa38:	4603      	mov	r3, r0
 800aa3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800aa3e:	e015      	b.n	800aa6c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800aa40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aa44:	3328      	adds	r3, #40	@ 0x28
 800aa46:	2101      	movs	r1, #1
 800aa48:	4618      	mov	r0, r3
 800aa4a:	f002 f91f 	bl	800cc8c <RCCEx_PLL3_Config>
 800aa4e:	4603      	mov	r3, r0
 800aa50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800aa54:	e00a      	b.n	800aa6c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800aa56:	2301      	movs	r3, #1
 800aa58:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800aa5c:	e006      	b.n	800aa6c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800aa5e:	bf00      	nop
 800aa60:	e004      	b.n	800aa6c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800aa62:	bf00      	nop
 800aa64:	e002      	b.n	800aa6c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800aa66:	bf00      	nop
 800aa68:	e000      	b.n	800aa6c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800aa6a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aa6c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d10b      	bne.n	800aa8c <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800aa74:	4ba3      	ldr	r3, [pc, #652]	@ (800ad04 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800aa76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aa78:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800aa7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aa80:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800aa84:	4a9f      	ldr	r2, [pc, #636]	@ (800ad04 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800aa86:	430b      	orrs	r3, r1
 800aa88:	6593      	str	r3, [r2, #88]	@ 0x58
 800aa8a:	e003      	b.n	800aa94 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aa8c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800aa90:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800aa94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aa98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa9c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800aaa0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800aaa4:	2300      	movs	r3, #0
 800aaa6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800aaaa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800aaae:	460b      	mov	r3, r1
 800aab0:	4313      	orrs	r3, r2
 800aab2:	d037      	beq.n	800ab24 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800aab4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aab8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aaba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aabe:	d00e      	beq.n	800aade <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800aac0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aac4:	d816      	bhi.n	800aaf4 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d018      	beq.n	800aafc <HAL_RCCEx_PeriphCLKConfig+0x708>
 800aaca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800aace:	d111      	bne.n	800aaf4 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800aad0:	4b8c      	ldr	r3, [pc, #560]	@ (800ad04 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800aad2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aad4:	4a8b      	ldr	r2, [pc, #556]	@ (800ad04 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800aad6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800aada:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800aadc:	e00f      	b.n	800aafe <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800aade:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aae2:	3308      	adds	r3, #8
 800aae4:	2101      	movs	r1, #1
 800aae6:	4618      	mov	r0, r3
 800aae8:	f002 f81e 	bl	800cb28 <RCCEx_PLL2_Config>
 800aaec:	4603      	mov	r3, r0
 800aaee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800aaf2:	e004      	b.n	800aafe <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800aaf4:	2301      	movs	r3, #1
 800aaf6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800aafa:	e000      	b.n	800aafe <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800aafc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aafe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d10a      	bne.n	800ab1c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800ab06:	4b7f      	ldr	r3, [pc, #508]	@ (800ad04 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ab08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ab0a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800ab0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ab12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ab14:	4a7b      	ldr	r2, [pc, #492]	@ (800ad04 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ab16:	430b      	orrs	r3, r1
 800ab18:	6513      	str	r3, [r2, #80]	@ 0x50
 800ab1a:	e003      	b.n	800ab24 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ab1c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ab20:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800ab24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ab28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab2c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800ab30:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800ab34:	2300      	movs	r3, #0
 800ab36:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800ab3a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800ab3e:	460b      	mov	r3, r1
 800ab40:	4313      	orrs	r3, r2
 800ab42:	d039      	beq.n	800abb8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800ab44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ab48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ab4a:	2b03      	cmp	r3, #3
 800ab4c:	d81c      	bhi.n	800ab88 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800ab4e:	a201      	add	r2, pc, #4	@ (adr r2, 800ab54 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800ab50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab54:	0800ab91 	.word	0x0800ab91
 800ab58:	0800ab65 	.word	0x0800ab65
 800ab5c:	0800ab73 	.word	0x0800ab73
 800ab60:	0800ab91 	.word	0x0800ab91
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ab64:	4b67      	ldr	r3, [pc, #412]	@ (800ad04 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ab66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab68:	4a66      	ldr	r2, [pc, #408]	@ (800ad04 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ab6a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ab6e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800ab70:	e00f      	b.n	800ab92 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ab72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ab76:	3308      	adds	r3, #8
 800ab78:	2102      	movs	r1, #2
 800ab7a:	4618      	mov	r0, r3
 800ab7c:	f001 ffd4 	bl	800cb28 <RCCEx_PLL2_Config>
 800ab80:	4603      	mov	r3, r0
 800ab82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800ab86:	e004      	b.n	800ab92 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800ab88:	2301      	movs	r3, #1
 800ab8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ab8e:	e000      	b.n	800ab92 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800ab90:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ab92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d10a      	bne.n	800abb0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800ab9a:	4b5a      	ldr	r3, [pc, #360]	@ (800ad04 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ab9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ab9e:	f023 0103 	bic.w	r1, r3, #3
 800aba2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aba6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aba8:	4a56      	ldr	r2, [pc, #344]	@ (800ad04 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800abaa:	430b      	orrs	r3, r1
 800abac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800abae:	e003      	b.n	800abb8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800abb0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800abb4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800abb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800abbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abc0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800abc4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800abc8:	2300      	movs	r3, #0
 800abca:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800abce:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800abd2:	460b      	mov	r3, r1
 800abd4:	4313      	orrs	r3, r2
 800abd6:	f000 809f 	beq.w	800ad18 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800abda:	4b4b      	ldr	r3, [pc, #300]	@ (800ad08 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	4a4a      	ldr	r2, [pc, #296]	@ (800ad08 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800abe0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800abe4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800abe6:	f7f8 fe69 	bl	80038bc <HAL_GetTick>
 800abea:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800abee:	e00b      	b.n	800ac08 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800abf0:	f7f8 fe64 	bl	80038bc <HAL_GetTick>
 800abf4:	4602      	mov	r2, r0
 800abf6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800abfa:	1ad3      	subs	r3, r2, r3
 800abfc:	2b64      	cmp	r3, #100	@ 0x64
 800abfe:	d903      	bls.n	800ac08 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800ac00:	2303      	movs	r3, #3
 800ac02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ac06:	e005      	b.n	800ac14 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ac08:	4b3f      	ldr	r3, [pc, #252]	@ (800ad08 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d0ed      	beq.n	800abf0 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800ac14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d179      	bne.n	800ad10 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800ac1c:	4b39      	ldr	r3, [pc, #228]	@ (800ad04 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ac1e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800ac20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ac24:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800ac28:	4053      	eors	r3, r2
 800ac2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d015      	beq.n	800ac5e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800ac32:	4b34      	ldr	r3, [pc, #208]	@ (800ad04 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ac34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ac36:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ac3a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800ac3e:	4b31      	ldr	r3, [pc, #196]	@ (800ad04 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ac40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ac42:	4a30      	ldr	r2, [pc, #192]	@ (800ad04 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ac44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ac48:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800ac4a:	4b2e      	ldr	r3, [pc, #184]	@ (800ad04 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ac4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ac4e:	4a2d      	ldr	r2, [pc, #180]	@ (800ad04 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ac50:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ac54:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800ac56:	4a2b      	ldr	r2, [pc, #172]	@ (800ad04 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ac58:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800ac5c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800ac5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ac62:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800ac66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ac6a:	d118      	bne.n	800ac9e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ac6c:	f7f8 fe26 	bl	80038bc <HAL_GetTick>
 800ac70:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ac74:	e00d      	b.n	800ac92 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ac76:	f7f8 fe21 	bl	80038bc <HAL_GetTick>
 800ac7a:	4602      	mov	r2, r0
 800ac7c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800ac80:	1ad2      	subs	r2, r2, r3
 800ac82:	f241 3388 	movw	r3, #5000	@ 0x1388
 800ac86:	429a      	cmp	r2, r3
 800ac88:	d903      	bls.n	800ac92 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800ac8a:	2303      	movs	r3, #3
 800ac8c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800ac90:	e005      	b.n	800ac9e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ac92:	4b1c      	ldr	r3, [pc, #112]	@ (800ad04 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ac94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ac96:	f003 0302 	and.w	r3, r3, #2
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d0eb      	beq.n	800ac76 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800ac9e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d129      	bne.n	800acfa <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800aca6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800acaa:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800acae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800acb2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800acb6:	d10e      	bne.n	800acd6 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800acb8:	4b12      	ldr	r3, [pc, #72]	@ (800ad04 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800acba:	691b      	ldr	r3, [r3, #16]
 800acbc:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800acc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800acc4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800acc8:	091a      	lsrs	r2, r3, #4
 800acca:	4b10      	ldr	r3, [pc, #64]	@ (800ad0c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800accc:	4013      	ands	r3, r2
 800acce:	4a0d      	ldr	r2, [pc, #52]	@ (800ad04 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800acd0:	430b      	orrs	r3, r1
 800acd2:	6113      	str	r3, [r2, #16]
 800acd4:	e005      	b.n	800ace2 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800acd6:	4b0b      	ldr	r3, [pc, #44]	@ (800ad04 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800acd8:	691b      	ldr	r3, [r3, #16]
 800acda:	4a0a      	ldr	r2, [pc, #40]	@ (800ad04 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800acdc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800ace0:	6113      	str	r3, [r2, #16]
 800ace2:	4b08      	ldr	r3, [pc, #32]	@ (800ad04 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ace4:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800ace6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800acea:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800acee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800acf2:	4a04      	ldr	r2, [pc, #16]	@ (800ad04 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800acf4:	430b      	orrs	r3, r1
 800acf6:	6713      	str	r3, [r2, #112]	@ 0x70
 800acf8:	e00e      	b.n	800ad18 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800acfa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800acfe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800ad02:	e009      	b.n	800ad18 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800ad04:	58024400 	.word	0x58024400
 800ad08:	58024800 	.word	0x58024800
 800ad0c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ad10:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ad14:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800ad18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ad1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad20:	f002 0301 	and.w	r3, r2, #1
 800ad24:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800ad28:	2300      	movs	r3, #0
 800ad2a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800ad2e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800ad32:	460b      	mov	r3, r1
 800ad34:	4313      	orrs	r3, r2
 800ad36:	f000 8089 	beq.w	800ae4c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800ad3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ad3e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ad40:	2b28      	cmp	r3, #40	@ 0x28
 800ad42:	d86b      	bhi.n	800ae1c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800ad44:	a201      	add	r2, pc, #4	@ (adr r2, 800ad4c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800ad46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad4a:	bf00      	nop
 800ad4c:	0800ae25 	.word	0x0800ae25
 800ad50:	0800ae1d 	.word	0x0800ae1d
 800ad54:	0800ae1d 	.word	0x0800ae1d
 800ad58:	0800ae1d 	.word	0x0800ae1d
 800ad5c:	0800ae1d 	.word	0x0800ae1d
 800ad60:	0800ae1d 	.word	0x0800ae1d
 800ad64:	0800ae1d 	.word	0x0800ae1d
 800ad68:	0800ae1d 	.word	0x0800ae1d
 800ad6c:	0800adf1 	.word	0x0800adf1
 800ad70:	0800ae1d 	.word	0x0800ae1d
 800ad74:	0800ae1d 	.word	0x0800ae1d
 800ad78:	0800ae1d 	.word	0x0800ae1d
 800ad7c:	0800ae1d 	.word	0x0800ae1d
 800ad80:	0800ae1d 	.word	0x0800ae1d
 800ad84:	0800ae1d 	.word	0x0800ae1d
 800ad88:	0800ae1d 	.word	0x0800ae1d
 800ad8c:	0800ae07 	.word	0x0800ae07
 800ad90:	0800ae1d 	.word	0x0800ae1d
 800ad94:	0800ae1d 	.word	0x0800ae1d
 800ad98:	0800ae1d 	.word	0x0800ae1d
 800ad9c:	0800ae1d 	.word	0x0800ae1d
 800ada0:	0800ae1d 	.word	0x0800ae1d
 800ada4:	0800ae1d 	.word	0x0800ae1d
 800ada8:	0800ae1d 	.word	0x0800ae1d
 800adac:	0800ae25 	.word	0x0800ae25
 800adb0:	0800ae1d 	.word	0x0800ae1d
 800adb4:	0800ae1d 	.word	0x0800ae1d
 800adb8:	0800ae1d 	.word	0x0800ae1d
 800adbc:	0800ae1d 	.word	0x0800ae1d
 800adc0:	0800ae1d 	.word	0x0800ae1d
 800adc4:	0800ae1d 	.word	0x0800ae1d
 800adc8:	0800ae1d 	.word	0x0800ae1d
 800adcc:	0800ae25 	.word	0x0800ae25
 800add0:	0800ae1d 	.word	0x0800ae1d
 800add4:	0800ae1d 	.word	0x0800ae1d
 800add8:	0800ae1d 	.word	0x0800ae1d
 800addc:	0800ae1d 	.word	0x0800ae1d
 800ade0:	0800ae1d 	.word	0x0800ae1d
 800ade4:	0800ae1d 	.word	0x0800ae1d
 800ade8:	0800ae1d 	.word	0x0800ae1d
 800adec:	0800ae25 	.word	0x0800ae25
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800adf0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800adf4:	3308      	adds	r3, #8
 800adf6:	2101      	movs	r1, #1
 800adf8:	4618      	mov	r0, r3
 800adfa:	f001 fe95 	bl	800cb28 <RCCEx_PLL2_Config>
 800adfe:	4603      	mov	r3, r0
 800ae00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800ae04:	e00f      	b.n	800ae26 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ae06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ae0a:	3328      	adds	r3, #40	@ 0x28
 800ae0c:	2101      	movs	r1, #1
 800ae0e:	4618      	mov	r0, r3
 800ae10:	f001 ff3c 	bl	800cc8c <RCCEx_PLL3_Config>
 800ae14:	4603      	mov	r3, r0
 800ae16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800ae1a:	e004      	b.n	800ae26 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ae1c:	2301      	movs	r3, #1
 800ae1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ae22:	e000      	b.n	800ae26 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800ae24:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ae26:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d10a      	bne.n	800ae44 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800ae2e:	4bbf      	ldr	r3, [pc, #764]	@ (800b12c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800ae30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ae32:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800ae36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ae3a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ae3c:	4abb      	ldr	r2, [pc, #748]	@ (800b12c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800ae3e:	430b      	orrs	r3, r1
 800ae40:	6553      	str	r3, [r2, #84]	@ 0x54
 800ae42:	e003      	b.n	800ae4c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ae44:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ae48:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800ae4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ae50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae54:	f002 0302 	and.w	r3, r2, #2
 800ae58:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ae5c:	2300      	movs	r3, #0
 800ae5e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800ae62:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800ae66:	460b      	mov	r3, r1
 800ae68:	4313      	orrs	r3, r2
 800ae6a:	d041      	beq.n	800aef0 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800ae6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ae70:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ae72:	2b05      	cmp	r3, #5
 800ae74:	d824      	bhi.n	800aec0 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800ae76:	a201      	add	r2, pc, #4	@ (adr r2, 800ae7c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800ae78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae7c:	0800aec9 	.word	0x0800aec9
 800ae80:	0800ae95 	.word	0x0800ae95
 800ae84:	0800aeab 	.word	0x0800aeab
 800ae88:	0800aec9 	.word	0x0800aec9
 800ae8c:	0800aec9 	.word	0x0800aec9
 800ae90:	0800aec9 	.word	0x0800aec9
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ae94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ae98:	3308      	adds	r3, #8
 800ae9a:	2101      	movs	r1, #1
 800ae9c:	4618      	mov	r0, r3
 800ae9e:	f001 fe43 	bl	800cb28 <RCCEx_PLL2_Config>
 800aea2:	4603      	mov	r3, r0
 800aea4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800aea8:	e00f      	b.n	800aeca <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800aeaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aeae:	3328      	adds	r3, #40	@ 0x28
 800aeb0:	2101      	movs	r1, #1
 800aeb2:	4618      	mov	r0, r3
 800aeb4:	f001 feea 	bl	800cc8c <RCCEx_PLL3_Config>
 800aeb8:	4603      	mov	r3, r0
 800aeba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800aebe:	e004      	b.n	800aeca <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800aec0:	2301      	movs	r3, #1
 800aec2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800aec6:	e000      	b.n	800aeca <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800aec8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aeca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d10a      	bne.n	800aee8 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800aed2:	4b96      	ldr	r3, [pc, #600]	@ (800b12c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800aed4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aed6:	f023 0107 	bic.w	r1, r3, #7
 800aeda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aede:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800aee0:	4a92      	ldr	r2, [pc, #584]	@ (800b12c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800aee2:	430b      	orrs	r3, r1
 800aee4:	6553      	str	r3, [r2, #84]	@ 0x54
 800aee6:	e003      	b.n	800aef0 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aee8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800aeec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800aef0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aef8:	f002 0304 	and.w	r3, r2, #4
 800aefc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800af00:	2300      	movs	r3, #0
 800af02:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800af06:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800af0a:	460b      	mov	r3, r1
 800af0c:	4313      	orrs	r3, r2
 800af0e:	d044      	beq.n	800af9a <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800af10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800af14:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800af18:	2b05      	cmp	r3, #5
 800af1a:	d825      	bhi.n	800af68 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800af1c:	a201      	add	r2, pc, #4	@ (adr r2, 800af24 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800af1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af22:	bf00      	nop
 800af24:	0800af71 	.word	0x0800af71
 800af28:	0800af3d 	.word	0x0800af3d
 800af2c:	0800af53 	.word	0x0800af53
 800af30:	0800af71 	.word	0x0800af71
 800af34:	0800af71 	.word	0x0800af71
 800af38:	0800af71 	.word	0x0800af71
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800af3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800af40:	3308      	adds	r3, #8
 800af42:	2101      	movs	r1, #1
 800af44:	4618      	mov	r0, r3
 800af46:	f001 fdef 	bl	800cb28 <RCCEx_PLL2_Config>
 800af4a:	4603      	mov	r3, r0
 800af4c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800af50:	e00f      	b.n	800af72 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800af52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800af56:	3328      	adds	r3, #40	@ 0x28
 800af58:	2101      	movs	r1, #1
 800af5a:	4618      	mov	r0, r3
 800af5c:	f001 fe96 	bl	800cc8c <RCCEx_PLL3_Config>
 800af60:	4603      	mov	r3, r0
 800af62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800af66:	e004      	b.n	800af72 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800af68:	2301      	movs	r3, #1
 800af6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800af6e:	e000      	b.n	800af72 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800af70:	bf00      	nop
    }

    if (ret == HAL_OK)
 800af72:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800af76:	2b00      	cmp	r3, #0
 800af78:	d10b      	bne.n	800af92 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800af7a:	4b6c      	ldr	r3, [pc, #432]	@ (800b12c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800af7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800af7e:	f023 0107 	bic.w	r1, r3, #7
 800af82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800af86:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800af8a:	4a68      	ldr	r2, [pc, #416]	@ (800b12c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800af8c:	430b      	orrs	r3, r1
 800af8e:	6593      	str	r3, [r2, #88]	@ 0x58
 800af90:	e003      	b.n	800af9a <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800af92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800af96:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800af9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800af9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afa2:	f002 0320 	and.w	r3, r2, #32
 800afa6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800afaa:	2300      	movs	r3, #0
 800afac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800afb0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800afb4:	460b      	mov	r3, r1
 800afb6:	4313      	orrs	r3, r2
 800afb8:	d055      	beq.n	800b066 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800afba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800afbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800afc2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800afc6:	d033      	beq.n	800b030 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800afc8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800afcc:	d82c      	bhi.n	800b028 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800afce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800afd2:	d02f      	beq.n	800b034 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800afd4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800afd8:	d826      	bhi.n	800b028 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800afda:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800afde:	d02b      	beq.n	800b038 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800afe0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800afe4:	d820      	bhi.n	800b028 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800afe6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800afea:	d012      	beq.n	800b012 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800afec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aff0:	d81a      	bhi.n	800b028 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800aff2:	2b00      	cmp	r3, #0
 800aff4:	d022      	beq.n	800b03c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800aff6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800affa:	d115      	bne.n	800b028 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800affc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b000:	3308      	adds	r3, #8
 800b002:	2100      	movs	r1, #0
 800b004:	4618      	mov	r0, r3
 800b006:	f001 fd8f 	bl	800cb28 <RCCEx_PLL2_Config>
 800b00a:	4603      	mov	r3, r0
 800b00c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800b010:	e015      	b.n	800b03e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b012:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b016:	3328      	adds	r3, #40	@ 0x28
 800b018:	2102      	movs	r1, #2
 800b01a:	4618      	mov	r0, r3
 800b01c:	f001 fe36 	bl	800cc8c <RCCEx_PLL3_Config>
 800b020:	4603      	mov	r3, r0
 800b022:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800b026:	e00a      	b.n	800b03e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b028:	2301      	movs	r3, #1
 800b02a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b02e:	e006      	b.n	800b03e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800b030:	bf00      	nop
 800b032:	e004      	b.n	800b03e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800b034:	bf00      	nop
 800b036:	e002      	b.n	800b03e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800b038:	bf00      	nop
 800b03a:	e000      	b.n	800b03e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800b03c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b03e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b042:	2b00      	cmp	r3, #0
 800b044:	d10b      	bne.n	800b05e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b046:	4b39      	ldr	r3, [pc, #228]	@ (800b12c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b048:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b04a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800b04e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b052:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b056:	4a35      	ldr	r2, [pc, #212]	@ (800b12c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b058:	430b      	orrs	r3, r1
 800b05a:	6553      	str	r3, [r2, #84]	@ 0x54
 800b05c:	e003      	b.n	800b066 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b05e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b062:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800b066:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b06a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b06e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800b072:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b076:	2300      	movs	r3, #0
 800b078:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800b07c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800b080:	460b      	mov	r3, r1
 800b082:	4313      	orrs	r3, r2
 800b084:	d058      	beq.n	800b138 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800b086:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b08a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b08e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800b092:	d033      	beq.n	800b0fc <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800b094:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800b098:	d82c      	bhi.n	800b0f4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800b09a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b09e:	d02f      	beq.n	800b100 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800b0a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b0a4:	d826      	bhi.n	800b0f4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800b0a6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b0aa:	d02b      	beq.n	800b104 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800b0ac:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b0b0:	d820      	bhi.n	800b0f4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800b0b2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b0b6:	d012      	beq.n	800b0de <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800b0b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b0bc:	d81a      	bhi.n	800b0f4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	d022      	beq.n	800b108 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800b0c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b0c6:	d115      	bne.n	800b0f4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b0c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b0cc:	3308      	adds	r3, #8
 800b0ce:	2100      	movs	r1, #0
 800b0d0:	4618      	mov	r0, r3
 800b0d2:	f001 fd29 	bl	800cb28 <RCCEx_PLL2_Config>
 800b0d6:	4603      	mov	r3, r0
 800b0d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800b0dc:	e015      	b.n	800b10a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b0de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b0e2:	3328      	adds	r3, #40	@ 0x28
 800b0e4:	2102      	movs	r1, #2
 800b0e6:	4618      	mov	r0, r3
 800b0e8:	f001 fdd0 	bl	800cc8c <RCCEx_PLL3_Config>
 800b0ec:	4603      	mov	r3, r0
 800b0ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800b0f2:	e00a      	b.n	800b10a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b0f4:	2301      	movs	r3, #1
 800b0f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b0fa:	e006      	b.n	800b10a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800b0fc:	bf00      	nop
 800b0fe:	e004      	b.n	800b10a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800b100:	bf00      	nop
 800b102:	e002      	b.n	800b10a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800b104:	bf00      	nop
 800b106:	e000      	b.n	800b10a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800b108:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b10a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d10e      	bne.n	800b130 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800b112:	4b06      	ldr	r3, [pc, #24]	@ (800b12c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b114:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b116:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800b11a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b11e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b122:	4a02      	ldr	r2, [pc, #8]	@ (800b12c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b124:	430b      	orrs	r3, r1
 800b126:	6593      	str	r3, [r2, #88]	@ 0x58
 800b128:	e006      	b.n	800b138 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800b12a:	bf00      	nop
 800b12c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b130:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b134:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800b138:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b13c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b140:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800b144:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b148:	2300      	movs	r3, #0
 800b14a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b14e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800b152:	460b      	mov	r3, r1
 800b154:	4313      	orrs	r3, r2
 800b156:	d055      	beq.n	800b204 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800b158:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b15c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b160:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800b164:	d033      	beq.n	800b1ce <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800b166:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800b16a:	d82c      	bhi.n	800b1c6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800b16c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b170:	d02f      	beq.n	800b1d2 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800b172:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b176:	d826      	bhi.n	800b1c6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800b178:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800b17c:	d02b      	beq.n	800b1d6 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800b17e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800b182:	d820      	bhi.n	800b1c6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800b184:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b188:	d012      	beq.n	800b1b0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800b18a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b18e:	d81a      	bhi.n	800b1c6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800b190:	2b00      	cmp	r3, #0
 800b192:	d022      	beq.n	800b1da <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800b194:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b198:	d115      	bne.n	800b1c6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b19a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b19e:	3308      	adds	r3, #8
 800b1a0:	2100      	movs	r1, #0
 800b1a2:	4618      	mov	r0, r3
 800b1a4:	f001 fcc0 	bl	800cb28 <RCCEx_PLL2_Config>
 800b1a8:	4603      	mov	r3, r0
 800b1aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800b1ae:	e015      	b.n	800b1dc <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b1b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b1b4:	3328      	adds	r3, #40	@ 0x28
 800b1b6:	2102      	movs	r1, #2
 800b1b8:	4618      	mov	r0, r3
 800b1ba:	f001 fd67 	bl	800cc8c <RCCEx_PLL3_Config>
 800b1be:	4603      	mov	r3, r0
 800b1c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800b1c4:	e00a      	b.n	800b1dc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b1c6:	2301      	movs	r3, #1
 800b1c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b1cc:	e006      	b.n	800b1dc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800b1ce:	bf00      	nop
 800b1d0:	e004      	b.n	800b1dc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800b1d2:	bf00      	nop
 800b1d4:	e002      	b.n	800b1dc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800b1d6:	bf00      	nop
 800b1d8:	e000      	b.n	800b1dc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800b1da:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b1dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	d10b      	bne.n	800b1fc <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800b1e4:	4ba1      	ldr	r3, [pc, #644]	@ (800b46c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b1e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b1e8:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800b1ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b1f0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b1f4:	4a9d      	ldr	r2, [pc, #628]	@ (800b46c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b1f6:	430b      	orrs	r3, r1
 800b1f8:	6593      	str	r3, [r2, #88]	@ 0x58
 800b1fa:	e003      	b.n	800b204 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b1fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b200:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800b204:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b20c:	f002 0308 	and.w	r3, r2, #8
 800b210:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b214:	2300      	movs	r3, #0
 800b216:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b21a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800b21e:	460b      	mov	r3, r1
 800b220:	4313      	orrs	r3, r2
 800b222:	d01e      	beq.n	800b262 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800b224:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b228:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b22c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b230:	d10c      	bne.n	800b24c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b232:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b236:	3328      	adds	r3, #40	@ 0x28
 800b238:	2102      	movs	r1, #2
 800b23a:	4618      	mov	r0, r3
 800b23c:	f001 fd26 	bl	800cc8c <RCCEx_PLL3_Config>
 800b240:	4603      	mov	r3, r0
 800b242:	2b00      	cmp	r3, #0
 800b244:	d002      	beq.n	800b24c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800b246:	2301      	movs	r3, #1
 800b248:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800b24c:	4b87      	ldr	r3, [pc, #540]	@ (800b46c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b24e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b250:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b254:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b258:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b25c:	4a83      	ldr	r2, [pc, #524]	@ (800b46c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b25e:	430b      	orrs	r3, r1
 800b260:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800b262:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b26a:	f002 0310 	and.w	r3, r2, #16
 800b26e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b272:	2300      	movs	r3, #0
 800b274:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800b278:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800b27c:	460b      	mov	r3, r1
 800b27e:	4313      	orrs	r3, r2
 800b280:	d01e      	beq.n	800b2c0 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800b282:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b286:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b28a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b28e:	d10c      	bne.n	800b2aa <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b290:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b294:	3328      	adds	r3, #40	@ 0x28
 800b296:	2102      	movs	r1, #2
 800b298:	4618      	mov	r0, r3
 800b29a:	f001 fcf7 	bl	800cc8c <RCCEx_PLL3_Config>
 800b29e:	4603      	mov	r3, r0
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	d002      	beq.n	800b2aa <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800b2a4:	2301      	movs	r3, #1
 800b2a6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800b2aa:	4b70      	ldr	r3, [pc, #448]	@ (800b46c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b2ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b2ae:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800b2b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b2b6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b2ba:	4a6c      	ldr	r2, [pc, #432]	@ (800b46c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b2bc:	430b      	orrs	r3, r1
 800b2be:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800b2c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b2c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2c8:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800b2cc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b2d0:	2300      	movs	r3, #0
 800b2d2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b2d6:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800b2da:	460b      	mov	r3, r1
 800b2dc:	4313      	orrs	r3, r2
 800b2de:	d03e      	beq.n	800b35e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800b2e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b2e4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b2e8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b2ec:	d022      	beq.n	800b334 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800b2ee:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b2f2:	d81b      	bhi.n	800b32c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	d003      	beq.n	800b300 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800b2f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b2fc:	d00b      	beq.n	800b316 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800b2fe:	e015      	b.n	800b32c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b300:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b304:	3308      	adds	r3, #8
 800b306:	2100      	movs	r1, #0
 800b308:	4618      	mov	r0, r3
 800b30a:	f001 fc0d 	bl	800cb28 <RCCEx_PLL2_Config>
 800b30e:	4603      	mov	r3, r0
 800b310:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800b314:	e00f      	b.n	800b336 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b316:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b31a:	3328      	adds	r3, #40	@ 0x28
 800b31c:	2102      	movs	r1, #2
 800b31e:	4618      	mov	r0, r3
 800b320:	f001 fcb4 	bl	800cc8c <RCCEx_PLL3_Config>
 800b324:	4603      	mov	r3, r0
 800b326:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800b32a:	e004      	b.n	800b336 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b32c:	2301      	movs	r3, #1
 800b32e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b332:	e000      	b.n	800b336 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800b334:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b336:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d10b      	bne.n	800b356 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800b33e:	4b4b      	ldr	r3, [pc, #300]	@ (800b46c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b340:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b342:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800b346:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b34a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b34e:	4a47      	ldr	r2, [pc, #284]	@ (800b46c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b350:	430b      	orrs	r3, r1
 800b352:	6593      	str	r3, [r2, #88]	@ 0x58
 800b354:	e003      	b.n	800b35e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b356:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b35a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800b35e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b362:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b366:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800b36a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b36c:	2300      	movs	r3, #0
 800b36e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b370:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800b374:	460b      	mov	r3, r1
 800b376:	4313      	orrs	r3, r2
 800b378:	d03b      	beq.n	800b3f2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800b37a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b37e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b382:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b386:	d01f      	beq.n	800b3c8 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800b388:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b38c:	d818      	bhi.n	800b3c0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800b38e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b392:	d003      	beq.n	800b39c <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800b394:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b398:	d007      	beq.n	800b3aa <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800b39a:	e011      	b.n	800b3c0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b39c:	4b33      	ldr	r3, [pc, #204]	@ (800b46c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b39e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3a0:	4a32      	ldr	r2, [pc, #200]	@ (800b46c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b3a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b3a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800b3a8:	e00f      	b.n	800b3ca <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b3aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b3ae:	3328      	adds	r3, #40	@ 0x28
 800b3b0:	2101      	movs	r1, #1
 800b3b2:	4618      	mov	r0, r3
 800b3b4:	f001 fc6a 	bl	800cc8c <RCCEx_PLL3_Config>
 800b3b8:	4603      	mov	r3, r0
 800b3ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800b3be:	e004      	b.n	800b3ca <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b3c0:	2301      	movs	r3, #1
 800b3c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b3c6:	e000      	b.n	800b3ca <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800b3c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b3ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	d10b      	bne.n	800b3ea <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b3d2:	4b26      	ldr	r3, [pc, #152]	@ (800b46c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b3d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b3d6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800b3da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b3de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b3e2:	4a22      	ldr	r2, [pc, #136]	@ (800b46c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b3e4:	430b      	orrs	r3, r1
 800b3e6:	6553      	str	r3, [r2, #84]	@ 0x54
 800b3e8:	e003      	b.n	800b3f2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b3ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b3ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800b3f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b3f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3fa:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800b3fe:	673b      	str	r3, [r7, #112]	@ 0x70
 800b400:	2300      	movs	r3, #0
 800b402:	677b      	str	r3, [r7, #116]	@ 0x74
 800b404:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800b408:	460b      	mov	r3, r1
 800b40a:	4313      	orrs	r3, r2
 800b40c:	d034      	beq.n	800b478 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800b40e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b412:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b414:	2b00      	cmp	r3, #0
 800b416:	d003      	beq.n	800b420 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800b418:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b41c:	d007      	beq.n	800b42e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800b41e:	e011      	b.n	800b444 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b420:	4b12      	ldr	r3, [pc, #72]	@ (800b46c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b422:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b424:	4a11      	ldr	r2, [pc, #68]	@ (800b46c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b426:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b42a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800b42c:	e00e      	b.n	800b44c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b42e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b432:	3308      	adds	r3, #8
 800b434:	2102      	movs	r1, #2
 800b436:	4618      	mov	r0, r3
 800b438:	f001 fb76 	bl	800cb28 <RCCEx_PLL2_Config>
 800b43c:	4603      	mov	r3, r0
 800b43e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800b442:	e003      	b.n	800b44c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800b444:	2301      	movs	r3, #1
 800b446:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b44a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b44c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b450:	2b00      	cmp	r3, #0
 800b452:	d10d      	bne.n	800b470 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800b454:	4b05      	ldr	r3, [pc, #20]	@ (800b46c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b456:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b458:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b45c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b460:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b462:	4a02      	ldr	r2, [pc, #8]	@ (800b46c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b464:	430b      	orrs	r3, r1
 800b466:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800b468:	e006      	b.n	800b478 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800b46a:	bf00      	nop
 800b46c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b470:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b474:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800b478:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b47c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b480:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800b484:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b486:	2300      	movs	r3, #0
 800b488:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800b48a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800b48e:	460b      	mov	r3, r1
 800b490:	4313      	orrs	r3, r2
 800b492:	d00c      	beq.n	800b4ae <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b494:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b498:	3328      	adds	r3, #40	@ 0x28
 800b49a:	2102      	movs	r1, #2
 800b49c:	4618      	mov	r0, r3
 800b49e:	f001 fbf5 	bl	800cc8c <RCCEx_PLL3_Config>
 800b4a2:	4603      	mov	r3, r0
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d002      	beq.n	800b4ae <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800b4a8:	2301      	movs	r3, #1
 800b4aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800b4ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b4b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4b6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800b4ba:	663b      	str	r3, [r7, #96]	@ 0x60
 800b4bc:	2300      	movs	r3, #0
 800b4be:	667b      	str	r3, [r7, #100]	@ 0x64
 800b4c0:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800b4c4:	460b      	mov	r3, r1
 800b4c6:	4313      	orrs	r3, r2
 800b4c8:	d038      	beq.n	800b53c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800b4ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b4ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b4d2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b4d6:	d018      	beq.n	800b50a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800b4d8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b4dc:	d811      	bhi.n	800b502 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800b4de:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b4e2:	d014      	beq.n	800b50e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800b4e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b4e8:	d80b      	bhi.n	800b502 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	d011      	beq.n	800b512 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800b4ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b4f2:	d106      	bne.n	800b502 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b4f4:	4bc3      	ldr	r3, [pc, #780]	@ (800b804 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b4f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4f8:	4ac2      	ldr	r2, [pc, #776]	@ (800b804 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b4fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b4fe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800b500:	e008      	b.n	800b514 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b502:	2301      	movs	r3, #1
 800b504:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b508:	e004      	b.n	800b514 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800b50a:	bf00      	nop
 800b50c:	e002      	b.n	800b514 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800b50e:	bf00      	nop
 800b510:	e000      	b.n	800b514 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800b512:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b514:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b518:	2b00      	cmp	r3, #0
 800b51a:	d10b      	bne.n	800b534 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b51c:	4bb9      	ldr	r3, [pc, #740]	@ (800b804 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b51e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b520:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800b524:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b528:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b52c:	4ab5      	ldr	r2, [pc, #724]	@ (800b804 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b52e:	430b      	orrs	r3, r1
 800b530:	6553      	str	r3, [r2, #84]	@ 0x54
 800b532:	e003      	b.n	800b53c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b534:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b538:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800b53c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b540:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b544:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800b548:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b54a:	2300      	movs	r3, #0
 800b54c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b54e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800b552:	460b      	mov	r3, r1
 800b554:	4313      	orrs	r3, r2
 800b556:	d009      	beq.n	800b56c <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800b558:	4baa      	ldr	r3, [pc, #680]	@ (800b804 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b55a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b55c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800b560:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b564:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b566:	4aa7      	ldr	r2, [pc, #668]	@ (800b804 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b568:	430b      	orrs	r3, r1
 800b56a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800b56c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b570:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b574:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800b578:	653b      	str	r3, [r7, #80]	@ 0x50
 800b57a:	2300      	movs	r3, #0
 800b57c:	657b      	str	r3, [r7, #84]	@ 0x54
 800b57e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800b582:	460b      	mov	r3, r1
 800b584:	4313      	orrs	r3, r2
 800b586:	d00a      	beq.n	800b59e <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800b588:	4b9e      	ldr	r3, [pc, #632]	@ (800b804 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b58a:	691b      	ldr	r3, [r3, #16]
 800b58c:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800b590:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b594:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800b598:	4a9a      	ldr	r2, [pc, #616]	@ (800b804 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b59a:	430b      	orrs	r3, r1
 800b59c:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800b59e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b5a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5a6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800b5aa:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b5ac:	2300      	movs	r3, #0
 800b5ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b5b0:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800b5b4:	460b      	mov	r3, r1
 800b5b6:	4313      	orrs	r3, r2
 800b5b8:	d009      	beq.n	800b5ce <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800b5ba:	4b92      	ldr	r3, [pc, #584]	@ (800b804 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b5bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b5be:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800b5c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b5c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b5c8:	4a8e      	ldr	r2, [pc, #568]	@ (800b804 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b5ca:	430b      	orrs	r3, r1
 800b5cc:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800b5ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b5d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5d6:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800b5da:	643b      	str	r3, [r7, #64]	@ 0x40
 800b5dc:	2300      	movs	r3, #0
 800b5de:	647b      	str	r3, [r7, #68]	@ 0x44
 800b5e0:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800b5e4:	460b      	mov	r3, r1
 800b5e6:	4313      	orrs	r3, r2
 800b5e8:	d00e      	beq.n	800b608 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800b5ea:	4b86      	ldr	r3, [pc, #536]	@ (800b804 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b5ec:	691b      	ldr	r3, [r3, #16]
 800b5ee:	4a85      	ldr	r2, [pc, #532]	@ (800b804 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b5f0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b5f4:	6113      	str	r3, [r2, #16]
 800b5f6:	4b83      	ldr	r3, [pc, #524]	@ (800b804 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b5f8:	6919      	ldr	r1, [r3, #16]
 800b5fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b5fe:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800b602:	4a80      	ldr	r2, [pc, #512]	@ (800b804 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b604:	430b      	orrs	r3, r1
 800b606:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800b608:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b60c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b610:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800b614:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b616:	2300      	movs	r3, #0
 800b618:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b61a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800b61e:	460b      	mov	r3, r1
 800b620:	4313      	orrs	r3, r2
 800b622:	d009      	beq.n	800b638 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800b624:	4b77      	ldr	r3, [pc, #476]	@ (800b804 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b626:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b628:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800b62c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b630:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b632:	4a74      	ldr	r2, [pc, #464]	@ (800b804 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b634:	430b      	orrs	r3, r1
 800b636:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800b638:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b63c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b640:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800b644:	633b      	str	r3, [r7, #48]	@ 0x30
 800b646:	2300      	movs	r3, #0
 800b648:	637b      	str	r3, [r7, #52]	@ 0x34
 800b64a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800b64e:	460b      	mov	r3, r1
 800b650:	4313      	orrs	r3, r2
 800b652:	d00a      	beq.n	800b66a <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800b654:	4b6b      	ldr	r3, [pc, #428]	@ (800b804 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b656:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b658:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800b65c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b660:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b664:	4a67      	ldr	r2, [pc, #412]	@ (800b804 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b666:	430b      	orrs	r3, r1
 800b668:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800b66a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b66e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b672:	2100      	movs	r1, #0
 800b674:	62b9      	str	r1, [r7, #40]	@ 0x28
 800b676:	f003 0301 	and.w	r3, r3, #1
 800b67a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b67c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800b680:	460b      	mov	r3, r1
 800b682:	4313      	orrs	r3, r2
 800b684:	d011      	beq.n	800b6aa <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b686:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b68a:	3308      	adds	r3, #8
 800b68c:	2100      	movs	r1, #0
 800b68e:	4618      	mov	r0, r3
 800b690:	f001 fa4a 	bl	800cb28 <RCCEx_PLL2_Config>
 800b694:	4603      	mov	r3, r0
 800b696:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800b69a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d003      	beq.n	800b6aa <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b6a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b6a6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800b6aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b6ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6b2:	2100      	movs	r1, #0
 800b6b4:	6239      	str	r1, [r7, #32]
 800b6b6:	f003 0302 	and.w	r3, r3, #2
 800b6ba:	627b      	str	r3, [r7, #36]	@ 0x24
 800b6bc:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800b6c0:	460b      	mov	r3, r1
 800b6c2:	4313      	orrs	r3, r2
 800b6c4:	d011      	beq.n	800b6ea <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b6c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b6ca:	3308      	adds	r3, #8
 800b6cc:	2101      	movs	r1, #1
 800b6ce:	4618      	mov	r0, r3
 800b6d0:	f001 fa2a 	bl	800cb28 <RCCEx_PLL2_Config>
 800b6d4:	4603      	mov	r3, r0
 800b6d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800b6da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	d003      	beq.n	800b6ea <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b6e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b6e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800b6ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b6ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6f2:	2100      	movs	r1, #0
 800b6f4:	61b9      	str	r1, [r7, #24]
 800b6f6:	f003 0304 	and.w	r3, r3, #4
 800b6fa:	61fb      	str	r3, [r7, #28]
 800b6fc:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800b700:	460b      	mov	r3, r1
 800b702:	4313      	orrs	r3, r2
 800b704:	d011      	beq.n	800b72a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b706:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b70a:	3308      	adds	r3, #8
 800b70c:	2102      	movs	r1, #2
 800b70e:	4618      	mov	r0, r3
 800b710:	f001 fa0a 	bl	800cb28 <RCCEx_PLL2_Config>
 800b714:	4603      	mov	r3, r0
 800b716:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800b71a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b71e:	2b00      	cmp	r3, #0
 800b720:	d003      	beq.n	800b72a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b722:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b726:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800b72a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b72e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b732:	2100      	movs	r1, #0
 800b734:	6139      	str	r1, [r7, #16]
 800b736:	f003 0308 	and.w	r3, r3, #8
 800b73a:	617b      	str	r3, [r7, #20]
 800b73c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800b740:	460b      	mov	r3, r1
 800b742:	4313      	orrs	r3, r2
 800b744:	d011      	beq.n	800b76a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b746:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b74a:	3328      	adds	r3, #40	@ 0x28
 800b74c:	2100      	movs	r1, #0
 800b74e:	4618      	mov	r0, r3
 800b750:	f001 fa9c 	bl	800cc8c <RCCEx_PLL3_Config>
 800b754:	4603      	mov	r3, r0
 800b756:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800b75a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b75e:	2b00      	cmp	r3, #0
 800b760:	d003      	beq.n	800b76a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b762:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b766:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800b76a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b76e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b772:	2100      	movs	r1, #0
 800b774:	60b9      	str	r1, [r7, #8]
 800b776:	f003 0310 	and.w	r3, r3, #16
 800b77a:	60fb      	str	r3, [r7, #12]
 800b77c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800b780:	460b      	mov	r3, r1
 800b782:	4313      	orrs	r3, r2
 800b784:	d011      	beq.n	800b7aa <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b786:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b78a:	3328      	adds	r3, #40	@ 0x28
 800b78c:	2101      	movs	r1, #1
 800b78e:	4618      	mov	r0, r3
 800b790:	f001 fa7c 	bl	800cc8c <RCCEx_PLL3_Config>
 800b794:	4603      	mov	r3, r0
 800b796:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800b79a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b79e:	2b00      	cmp	r3, #0
 800b7a0:	d003      	beq.n	800b7aa <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b7a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b7a6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800b7aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b7ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7b2:	2100      	movs	r1, #0
 800b7b4:	6039      	str	r1, [r7, #0]
 800b7b6:	f003 0320 	and.w	r3, r3, #32
 800b7ba:	607b      	str	r3, [r7, #4]
 800b7bc:	e9d7 1200 	ldrd	r1, r2, [r7]
 800b7c0:	460b      	mov	r3, r1
 800b7c2:	4313      	orrs	r3, r2
 800b7c4:	d011      	beq.n	800b7ea <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b7c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b7ca:	3328      	adds	r3, #40	@ 0x28
 800b7cc:	2102      	movs	r1, #2
 800b7ce:	4618      	mov	r0, r3
 800b7d0:	f001 fa5c 	bl	800cc8c <RCCEx_PLL3_Config>
 800b7d4:	4603      	mov	r3, r0
 800b7d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800b7da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d003      	beq.n	800b7ea <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b7e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b7e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800b7ea:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	d101      	bne.n	800b7f6 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800b7f2:	2300      	movs	r3, #0
 800b7f4:	e000      	b.n	800b7f8 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800b7f6:	2301      	movs	r3, #1
}
 800b7f8:	4618      	mov	r0, r3
 800b7fa:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800b7fe:	46bd      	mov	sp, r7
 800b800:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b804:	58024400 	.word	0x58024400

0800b808 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800b808:	b580      	push	{r7, lr}
 800b80a:	b090      	sub	sp, #64	@ 0x40
 800b80c:	af00      	add	r7, sp, #0
 800b80e:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800b812:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b816:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800b81a:	430b      	orrs	r3, r1
 800b81c:	f040 8094 	bne.w	800b948 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800b820:	4b9e      	ldr	r3, [pc, #632]	@ (800ba9c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b822:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b824:	f003 0307 	and.w	r3, r3, #7
 800b828:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800b82a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b82c:	2b04      	cmp	r3, #4
 800b82e:	f200 8087 	bhi.w	800b940 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800b832:	a201      	add	r2, pc, #4	@ (adr r2, 800b838 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800b834:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b838:	0800b84d 	.word	0x0800b84d
 800b83c:	0800b875 	.word	0x0800b875
 800b840:	0800b89d 	.word	0x0800b89d
 800b844:	0800b939 	.word	0x0800b939
 800b848:	0800b8c5 	.word	0x0800b8c5
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b84c:	4b93      	ldr	r3, [pc, #588]	@ (800ba9c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b854:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b858:	d108      	bne.n	800b86c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b85a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b85e:	4618      	mov	r0, r3
 800b860:	f001 f810 	bl	800c884 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b864:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b866:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b868:	f000 bd45 	b.w	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b86c:	2300      	movs	r3, #0
 800b86e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b870:	f000 bd41 	b.w	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b874:	4b89      	ldr	r3, [pc, #548]	@ (800ba9c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b876:	681b      	ldr	r3, [r3, #0]
 800b878:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b87c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b880:	d108      	bne.n	800b894 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b882:	f107 0318 	add.w	r3, r7, #24
 800b886:	4618      	mov	r0, r3
 800b888:	f000 fd54 	bl	800c334 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800b88c:	69bb      	ldr	r3, [r7, #24]
 800b88e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b890:	f000 bd31 	b.w	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b894:	2300      	movs	r3, #0
 800b896:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b898:	f000 bd2d 	b.w	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b89c:	4b7f      	ldr	r3, [pc, #508]	@ (800ba9c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b8a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b8a8:	d108      	bne.n	800b8bc <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b8aa:	f107 030c 	add.w	r3, r7, #12
 800b8ae:	4618      	mov	r0, r3
 800b8b0:	f000 fe94 	bl	800c5dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800b8b4:	68fb      	ldr	r3, [r7, #12]
 800b8b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b8b8:	f000 bd1d 	b.w	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b8bc:	2300      	movs	r3, #0
 800b8be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b8c0:	f000 bd19 	b.w	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b8c4:	4b75      	ldr	r3, [pc, #468]	@ (800ba9c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b8c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b8c8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800b8cc:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b8ce:	4b73      	ldr	r3, [pc, #460]	@ (800ba9c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	f003 0304 	and.w	r3, r3, #4
 800b8d6:	2b04      	cmp	r3, #4
 800b8d8:	d10c      	bne.n	800b8f4 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800b8da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	d109      	bne.n	800b8f4 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b8e0:	4b6e      	ldr	r3, [pc, #440]	@ (800ba9c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b8e2:	681b      	ldr	r3, [r3, #0]
 800b8e4:	08db      	lsrs	r3, r3, #3
 800b8e6:	f003 0303 	and.w	r3, r3, #3
 800b8ea:	4a6d      	ldr	r2, [pc, #436]	@ (800baa0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800b8ec:	fa22 f303 	lsr.w	r3, r2, r3
 800b8f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b8f2:	e01f      	b.n	800b934 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b8f4:	4b69      	ldr	r3, [pc, #420]	@ (800ba9c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b8f6:	681b      	ldr	r3, [r3, #0]
 800b8f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b8fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b900:	d106      	bne.n	800b910 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800b902:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b904:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b908:	d102      	bne.n	800b910 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800b90a:	4b66      	ldr	r3, [pc, #408]	@ (800baa4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800b90c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b90e:	e011      	b.n	800b934 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b910:	4b62      	ldr	r3, [pc, #392]	@ (800ba9c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b912:	681b      	ldr	r3, [r3, #0]
 800b914:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b918:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b91c:	d106      	bne.n	800b92c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800b91e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b920:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b924:	d102      	bne.n	800b92c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800b926:	4b60      	ldr	r3, [pc, #384]	@ (800baa8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800b928:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b92a:	e003      	b.n	800b934 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800b92c:	2300      	movs	r3, #0
 800b92e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800b930:	f000 bce1 	b.w	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800b934:	f000 bcdf 	b.w	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800b938:	4b5c      	ldr	r3, [pc, #368]	@ (800baac <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800b93a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b93c:	f000 bcdb 	b.w	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800b940:	2300      	movs	r3, #0
 800b942:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b944:	f000 bcd7 	b.w	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800b948:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b94c:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800b950:	430b      	orrs	r3, r1
 800b952:	f040 80ad 	bne.w	800bab0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800b956:	4b51      	ldr	r3, [pc, #324]	@ (800ba9c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b958:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b95a:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800b95e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800b960:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b962:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b966:	d056      	beq.n	800ba16 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800b968:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b96a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b96e:	f200 8090 	bhi.w	800ba92 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800b972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b974:	2bc0      	cmp	r3, #192	@ 0xc0
 800b976:	f000 8088 	beq.w	800ba8a <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800b97a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b97c:	2bc0      	cmp	r3, #192	@ 0xc0
 800b97e:	f200 8088 	bhi.w	800ba92 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800b982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b984:	2b80      	cmp	r3, #128	@ 0x80
 800b986:	d032      	beq.n	800b9ee <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800b988:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b98a:	2b80      	cmp	r3, #128	@ 0x80
 800b98c:	f200 8081 	bhi.w	800ba92 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800b990:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b992:	2b00      	cmp	r3, #0
 800b994:	d003      	beq.n	800b99e <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800b996:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b998:	2b40      	cmp	r3, #64	@ 0x40
 800b99a:	d014      	beq.n	800b9c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800b99c:	e079      	b.n	800ba92 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b99e:	4b3f      	ldr	r3, [pc, #252]	@ (800ba9c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b9a6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b9aa:	d108      	bne.n	800b9be <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b9ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b9b0:	4618      	mov	r0, r3
 800b9b2:	f000 ff67 	bl	800c884 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b9b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b9ba:	f000 bc9c 	b.w	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b9be:	2300      	movs	r3, #0
 800b9c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b9c2:	f000 bc98 	b.w	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b9c6:	4b35      	ldr	r3, [pc, #212]	@ (800ba9c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b9ce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b9d2:	d108      	bne.n	800b9e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b9d4:	f107 0318 	add.w	r3, r7, #24
 800b9d8:	4618      	mov	r0, r3
 800b9da:	f000 fcab 	bl	800c334 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800b9de:	69bb      	ldr	r3, [r7, #24]
 800b9e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b9e2:	f000 bc88 	b.w	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800b9e6:	2300      	movs	r3, #0
 800b9e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b9ea:	f000 bc84 	b.w	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b9ee:	4b2b      	ldr	r3, [pc, #172]	@ (800ba9c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b9f6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b9fa:	d108      	bne.n	800ba0e <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b9fc:	f107 030c 	add.w	r3, r7, #12
 800ba00:	4618      	mov	r0, r3
 800ba02:	f000 fdeb 	bl	800c5dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800ba06:	68fb      	ldr	r3, [r7, #12]
 800ba08:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ba0a:	f000 bc74 	b.w	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ba0e:	2300      	movs	r3, #0
 800ba10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ba12:	f000 bc70 	b.w	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ba16:	4b21      	ldr	r3, [pc, #132]	@ (800ba9c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ba18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ba1a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800ba1e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ba20:	4b1e      	ldr	r3, [pc, #120]	@ (800ba9c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	f003 0304 	and.w	r3, r3, #4
 800ba28:	2b04      	cmp	r3, #4
 800ba2a:	d10c      	bne.n	800ba46 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800ba2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d109      	bne.n	800ba46 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ba32:	4b1a      	ldr	r3, [pc, #104]	@ (800ba9c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	08db      	lsrs	r3, r3, #3
 800ba38:	f003 0303 	and.w	r3, r3, #3
 800ba3c:	4a18      	ldr	r2, [pc, #96]	@ (800baa0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800ba3e:	fa22 f303 	lsr.w	r3, r2, r3
 800ba42:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ba44:	e01f      	b.n	800ba86 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ba46:	4b15      	ldr	r3, [pc, #84]	@ (800ba9c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ba48:	681b      	ldr	r3, [r3, #0]
 800ba4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ba4e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ba52:	d106      	bne.n	800ba62 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800ba54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba56:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ba5a:	d102      	bne.n	800ba62 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800ba5c:	4b11      	ldr	r3, [pc, #68]	@ (800baa4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800ba5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ba60:	e011      	b.n	800ba86 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ba62:	4b0e      	ldr	r3, [pc, #56]	@ (800ba9c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ba64:	681b      	ldr	r3, [r3, #0]
 800ba66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ba6a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ba6e:	d106      	bne.n	800ba7e <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800ba70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba72:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ba76:	d102      	bne.n	800ba7e <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ba78:	4b0b      	ldr	r3, [pc, #44]	@ (800baa8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800ba7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ba7c:	e003      	b.n	800ba86 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800ba7e:	2300      	movs	r3, #0
 800ba80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800ba82:	f000 bc38 	b.w	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ba86:	f000 bc36 	b.w	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800ba8a:	4b08      	ldr	r3, [pc, #32]	@ (800baac <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800ba8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ba8e:	f000 bc32 	b.w	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800ba92:	2300      	movs	r3, #0
 800ba94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ba96:	f000 bc2e 	b.w	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ba9a:	bf00      	nop
 800ba9c:	58024400 	.word	0x58024400
 800baa0:	03d09000 	.word	0x03d09000
 800baa4:	003d0900 	.word	0x003d0900
 800baa8:	017d7840 	.word	0x017d7840
 800baac:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800bab0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bab4:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800bab8:	430b      	orrs	r3, r1
 800baba:	f040 809c 	bne.w	800bbf6 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800babe:	4b9e      	ldr	r3, [pc, #632]	@ (800bd38 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bac0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bac2:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800bac6:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800bac8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800baca:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800bace:	d054      	beq.n	800bb7a <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800bad0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bad2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800bad6:	f200 808b 	bhi.w	800bbf0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800bada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800badc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800bae0:	f000 8083 	beq.w	800bbea <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800bae4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bae6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800baea:	f200 8081 	bhi.w	800bbf0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800baee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800baf0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800baf4:	d02f      	beq.n	800bb56 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800baf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800baf8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800bafc:	d878      	bhi.n	800bbf0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800bafe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	d004      	beq.n	800bb0e <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800bb04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb06:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800bb0a:	d012      	beq.n	800bb32 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800bb0c:	e070      	b.n	800bbf0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800bb0e:	4b8a      	ldr	r3, [pc, #552]	@ (800bd38 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bb16:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800bb1a:	d107      	bne.n	800bb2c <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bb1c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bb20:	4618      	mov	r0, r3
 800bb22:	f000 feaf 	bl	800c884 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800bb26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bb2a:	e3e4      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bb2c:	2300      	movs	r3, #0
 800bb2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb30:	e3e1      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bb32:	4b81      	ldr	r3, [pc, #516]	@ (800bd38 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bb34:	681b      	ldr	r3, [r3, #0]
 800bb36:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bb3a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bb3e:	d107      	bne.n	800bb50 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bb40:	f107 0318 	add.w	r3, r7, #24
 800bb44:	4618      	mov	r0, r3
 800bb46:	f000 fbf5 	bl	800c334 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800bb4a:	69bb      	ldr	r3, [r7, #24]
 800bb4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bb4e:	e3d2      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bb50:	2300      	movs	r3, #0
 800bb52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb54:	e3cf      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800bb56:	4b78      	ldr	r3, [pc, #480]	@ (800bd38 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bb5e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bb62:	d107      	bne.n	800bb74 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bb64:	f107 030c 	add.w	r3, r7, #12
 800bb68:	4618      	mov	r0, r3
 800bb6a:	f000 fd37 	bl	800c5dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bb72:	e3c0      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bb74:	2300      	movs	r3, #0
 800bb76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb78:	e3bd      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800bb7a:	4b6f      	ldr	r3, [pc, #444]	@ (800bd38 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bb7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bb7e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800bb82:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800bb84:	4b6c      	ldr	r3, [pc, #432]	@ (800bd38 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bb86:	681b      	ldr	r3, [r3, #0]
 800bb88:	f003 0304 	and.w	r3, r3, #4
 800bb8c:	2b04      	cmp	r3, #4
 800bb8e:	d10c      	bne.n	800bbaa <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800bb90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bb92:	2b00      	cmp	r3, #0
 800bb94:	d109      	bne.n	800bbaa <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bb96:	4b68      	ldr	r3, [pc, #416]	@ (800bd38 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	08db      	lsrs	r3, r3, #3
 800bb9c:	f003 0303 	and.w	r3, r3, #3
 800bba0:	4a66      	ldr	r2, [pc, #408]	@ (800bd3c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800bba2:	fa22 f303 	lsr.w	r3, r2, r3
 800bba6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bba8:	e01e      	b.n	800bbe8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800bbaa:	4b63      	ldr	r3, [pc, #396]	@ (800bd38 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bbac:	681b      	ldr	r3, [r3, #0]
 800bbae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bbb2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bbb6:	d106      	bne.n	800bbc6 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800bbb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bbba:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bbbe:	d102      	bne.n	800bbc6 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800bbc0:	4b5f      	ldr	r3, [pc, #380]	@ (800bd40 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800bbc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bbc4:	e010      	b.n	800bbe8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800bbc6:	4b5c      	ldr	r3, [pc, #368]	@ (800bd38 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bbce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bbd2:	d106      	bne.n	800bbe2 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800bbd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bbd6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bbda:	d102      	bne.n	800bbe2 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800bbdc:	4b59      	ldr	r3, [pc, #356]	@ (800bd44 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800bbde:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bbe0:	e002      	b.n	800bbe8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800bbe2:	2300      	movs	r3, #0
 800bbe4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800bbe6:	e386      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800bbe8:	e385      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800bbea:	4b57      	ldr	r3, [pc, #348]	@ (800bd48 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800bbec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bbee:	e382      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800bbf0:	2300      	movs	r3, #0
 800bbf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bbf4:	e37f      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800bbf6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bbfa:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800bbfe:	430b      	orrs	r3, r1
 800bc00:	f040 80a7 	bne.w	800bd52 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800bc04:	4b4c      	ldr	r3, [pc, #304]	@ (800bd38 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bc06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bc08:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800bc0c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800bc0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc10:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800bc14:	d055      	beq.n	800bcc2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800bc16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc18:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800bc1c:	f200 8096 	bhi.w	800bd4c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800bc20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc22:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800bc26:	f000 8084 	beq.w	800bd32 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800bc2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc2c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800bc30:	f200 808c 	bhi.w	800bd4c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800bc34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc36:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800bc3a:	d030      	beq.n	800bc9e <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800bc3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc3e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800bc42:	f200 8083 	bhi.w	800bd4c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800bc46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	d004      	beq.n	800bc56 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800bc4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc4e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800bc52:	d012      	beq.n	800bc7a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800bc54:	e07a      	b.n	800bd4c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800bc56:	4b38      	ldr	r3, [pc, #224]	@ (800bd38 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bc5e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800bc62:	d107      	bne.n	800bc74 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bc64:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bc68:	4618      	mov	r0, r3
 800bc6a:	f000 fe0b 	bl	800c884 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800bc6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc70:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bc72:	e340      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bc74:	2300      	movs	r3, #0
 800bc76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bc78:	e33d      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bc7a:	4b2f      	ldr	r3, [pc, #188]	@ (800bd38 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bc82:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bc86:	d107      	bne.n	800bc98 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bc88:	f107 0318 	add.w	r3, r7, #24
 800bc8c:	4618      	mov	r0, r3
 800bc8e:	f000 fb51 	bl	800c334 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800bc92:	69bb      	ldr	r3, [r7, #24]
 800bc94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bc96:	e32e      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bc98:	2300      	movs	r3, #0
 800bc9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bc9c:	e32b      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800bc9e:	4b26      	ldr	r3, [pc, #152]	@ (800bd38 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bca0:	681b      	ldr	r3, [r3, #0]
 800bca2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bca6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bcaa:	d107      	bne.n	800bcbc <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bcac:	f107 030c 	add.w	r3, r7, #12
 800bcb0:	4618      	mov	r0, r3
 800bcb2:	f000 fc93 	bl	800c5dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800bcb6:	68fb      	ldr	r3, [r7, #12]
 800bcb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bcba:	e31c      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bcbc:	2300      	movs	r3, #0
 800bcbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bcc0:	e319      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800bcc2:	4b1d      	ldr	r3, [pc, #116]	@ (800bd38 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bcc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bcc6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800bcca:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800bccc:	4b1a      	ldr	r3, [pc, #104]	@ (800bd38 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bcce:	681b      	ldr	r3, [r3, #0]
 800bcd0:	f003 0304 	and.w	r3, r3, #4
 800bcd4:	2b04      	cmp	r3, #4
 800bcd6:	d10c      	bne.n	800bcf2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800bcd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bcda:	2b00      	cmp	r3, #0
 800bcdc:	d109      	bne.n	800bcf2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bcde:	4b16      	ldr	r3, [pc, #88]	@ (800bd38 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bce0:	681b      	ldr	r3, [r3, #0]
 800bce2:	08db      	lsrs	r3, r3, #3
 800bce4:	f003 0303 	and.w	r3, r3, #3
 800bce8:	4a14      	ldr	r2, [pc, #80]	@ (800bd3c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800bcea:	fa22 f303 	lsr.w	r3, r2, r3
 800bcee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bcf0:	e01e      	b.n	800bd30 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800bcf2:	4b11      	ldr	r3, [pc, #68]	@ (800bd38 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bcf4:	681b      	ldr	r3, [r3, #0]
 800bcf6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bcfa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bcfe:	d106      	bne.n	800bd0e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800bd00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd02:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bd06:	d102      	bne.n	800bd0e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800bd08:	4b0d      	ldr	r3, [pc, #52]	@ (800bd40 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800bd0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bd0c:	e010      	b.n	800bd30 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800bd0e:	4b0a      	ldr	r3, [pc, #40]	@ (800bd38 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bd16:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bd1a:	d106      	bne.n	800bd2a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800bd1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd1e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bd22:	d102      	bne.n	800bd2a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800bd24:	4b07      	ldr	r3, [pc, #28]	@ (800bd44 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800bd26:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bd28:	e002      	b.n	800bd30 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800bd2a:	2300      	movs	r3, #0
 800bd2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800bd2e:	e2e2      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800bd30:	e2e1      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800bd32:	4b05      	ldr	r3, [pc, #20]	@ (800bd48 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800bd34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd36:	e2de      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800bd38:	58024400 	.word	0x58024400
 800bd3c:	03d09000 	.word	0x03d09000
 800bd40:	003d0900 	.word	0x003d0900
 800bd44:	017d7840 	.word	0x017d7840
 800bd48:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800bd4c:	2300      	movs	r3, #0
 800bd4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd50:	e2d1      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800bd52:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bd56:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800bd5a:	430b      	orrs	r3, r1
 800bd5c:	f040 809c 	bne.w	800be98 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800bd60:	4b93      	ldr	r3, [pc, #588]	@ (800bfb0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800bd62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bd64:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800bd68:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800bd6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd6c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800bd70:	d054      	beq.n	800be1c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800bd72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd74:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800bd78:	f200 808b 	bhi.w	800be92 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800bd7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd7e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800bd82:	f000 8083 	beq.w	800be8c <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800bd86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd88:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800bd8c:	f200 8081 	bhi.w	800be92 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800bd90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd92:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bd96:	d02f      	beq.n	800bdf8 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800bd98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd9a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bd9e:	d878      	bhi.n	800be92 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800bda0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bda2:	2b00      	cmp	r3, #0
 800bda4:	d004      	beq.n	800bdb0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800bda6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bda8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bdac:	d012      	beq.n	800bdd4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800bdae:	e070      	b.n	800be92 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800bdb0:	4b7f      	ldr	r3, [pc, #508]	@ (800bfb0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800bdb2:	681b      	ldr	r3, [r3, #0]
 800bdb4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bdb8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800bdbc:	d107      	bne.n	800bdce <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bdbe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bdc2:	4618      	mov	r0, r3
 800bdc4:	f000 fd5e 	bl	800c884 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800bdc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bdca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bdcc:	e293      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bdce:	2300      	movs	r3, #0
 800bdd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bdd2:	e290      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bdd4:	4b76      	ldr	r3, [pc, #472]	@ (800bfb0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bddc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bde0:	d107      	bne.n	800bdf2 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bde2:	f107 0318 	add.w	r3, r7, #24
 800bde6:	4618      	mov	r0, r3
 800bde8:	f000 faa4 	bl	800c334 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800bdec:	69bb      	ldr	r3, [r7, #24]
 800bdee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bdf0:	e281      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bdf2:	2300      	movs	r3, #0
 800bdf4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bdf6:	e27e      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800bdf8:	4b6d      	ldr	r3, [pc, #436]	@ (800bfb0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800be00:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800be04:	d107      	bne.n	800be16 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800be06:	f107 030c 	add.w	r3, r7, #12
 800be0a:	4618      	mov	r0, r3
 800be0c:	f000 fbe6 	bl	800c5dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800be10:	68fb      	ldr	r3, [r7, #12]
 800be12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800be14:	e26f      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800be16:	2300      	movs	r3, #0
 800be18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800be1a:	e26c      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800be1c:	4b64      	ldr	r3, [pc, #400]	@ (800bfb0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800be1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800be20:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800be24:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800be26:	4b62      	ldr	r3, [pc, #392]	@ (800bfb0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	f003 0304 	and.w	r3, r3, #4
 800be2e:	2b04      	cmp	r3, #4
 800be30:	d10c      	bne.n	800be4c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800be32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800be34:	2b00      	cmp	r3, #0
 800be36:	d109      	bne.n	800be4c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800be38:	4b5d      	ldr	r3, [pc, #372]	@ (800bfb0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	08db      	lsrs	r3, r3, #3
 800be3e:	f003 0303 	and.w	r3, r3, #3
 800be42:	4a5c      	ldr	r2, [pc, #368]	@ (800bfb4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800be44:	fa22 f303 	lsr.w	r3, r2, r3
 800be48:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800be4a:	e01e      	b.n	800be8a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800be4c:	4b58      	ldr	r3, [pc, #352]	@ (800bfb0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800be4e:	681b      	ldr	r3, [r3, #0]
 800be50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800be54:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800be58:	d106      	bne.n	800be68 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800be5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800be5c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800be60:	d102      	bne.n	800be68 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800be62:	4b55      	ldr	r3, [pc, #340]	@ (800bfb8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800be64:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800be66:	e010      	b.n	800be8a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800be68:	4b51      	ldr	r3, [pc, #324]	@ (800bfb0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800be70:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800be74:	d106      	bne.n	800be84 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800be76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800be78:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800be7c:	d102      	bne.n	800be84 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800be7e:	4b4f      	ldr	r3, [pc, #316]	@ (800bfbc <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800be80:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800be82:	e002      	b.n	800be8a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800be84:	2300      	movs	r3, #0
 800be86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800be88:	e235      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800be8a:	e234      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800be8c:	4b4c      	ldr	r3, [pc, #304]	@ (800bfc0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800be8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800be90:	e231      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800be92:	2300      	movs	r3, #0
 800be94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800be96:	e22e      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800be98:	e9d7 2300 	ldrd	r2, r3, [r7]
 800be9c:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800bea0:	430b      	orrs	r3, r1
 800bea2:	f040 808f 	bne.w	800bfc4 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800bea6:	4b42      	ldr	r3, [pc, #264]	@ (800bfb0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800bea8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800beaa:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800beae:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800beb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800beb2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800beb6:	d06b      	beq.n	800bf90 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800beb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800beba:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800bebe:	d874      	bhi.n	800bfaa <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800bec0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bec2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800bec6:	d056      	beq.n	800bf76 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800bec8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800beca:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800bece:	d86c      	bhi.n	800bfaa <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800bed0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bed2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800bed6:	d03b      	beq.n	800bf50 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800bed8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800beda:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800bede:	d864      	bhi.n	800bfaa <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800bee0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bee2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bee6:	d021      	beq.n	800bf2c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800bee8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800beea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800beee:	d85c      	bhi.n	800bfaa <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800bef0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	d004      	beq.n	800bf00 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800bef6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bef8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800befc:	d004      	beq.n	800bf08 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800befe:	e054      	b.n	800bfaa <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800bf00:	f7fe fa4c 	bl	800a39c <HAL_RCC_GetPCLK1Freq>
 800bf04:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bf06:	e1f6      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bf08:	4b29      	ldr	r3, [pc, #164]	@ (800bfb0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800bf0a:	681b      	ldr	r3, [r3, #0]
 800bf0c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bf10:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bf14:	d107      	bne.n	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bf16:	f107 0318 	add.w	r3, r7, #24
 800bf1a:	4618      	mov	r0, r3
 800bf1c:	f000 fa0a 	bl	800c334 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800bf20:	69fb      	ldr	r3, [r7, #28]
 800bf22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bf24:	e1e7      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bf26:	2300      	movs	r3, #0
 800bf28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bf2a:	e1e4      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800bf2c:	4b20      	ldr	r3, [pc, #128]	@ (800bfb0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800bf2e:	681b      	ldr	r3, [r3, #0]
 800bf30:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bf34:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bf38:	d107      	bne.n	800bf4a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bf3a:	f107 030c 	add.w	r3, r7, #12
 800bf3e:	4618      	mov	r0, r3
 800bf40:	f000 fb4c 	bl	800c5dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800bf44:	693b      	ldr	r3, [r7, #16]
 800bf46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bf48:	e1d5      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bf4a:	2300      	movs	r3, #0
 800bf4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bf4e:	e1d2      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800bf50:	4b17      	ldr	r3, [pc, #92]	@ (800bfb0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800bf52:	681b      	ldr	r3, [r3, #0]
 800bf54:	f003 0304 	and.w	r3, r3, #4
 800bf58:	2b04      	cmp	r3, #4
 800bf5a:	d109      	bne.n	800bf70 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bf5c:	4b14      	ldr	r3, [pc, #80]	@ (800bfb0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800bf5e:	681b      	ldr	r3, [r3, #0]
 800bf60:	08db      	lsrs	r3, r3, #3
 800bf62:	f003 0303 	and.w	r3, r3, #3
 800bf66:	4a13      	ldr	r2, [pc, #76]	@ (800bfb4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800bf68:	fa22 f303 	lsr.w	r3, r2, r3
 800bf6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bf6e:	e1c2      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bf70:	2300      	movs	r3, #0
 800bf72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bf74:	e1bf      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800bf76:	4b0e      	ldr	r3, [pc, #56]	@ (800bfb0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bf7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bf82:	d102      	bne.n	800bf8a <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800bf84:	4b0c      	ldr	r3, [pc, #48]	@ (800bfb8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800bf86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bf88:	e1b5      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bf8a:	2300      	movs	r3, #0
 800bf8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bf8e:	e1b2      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800bf90:	4b07      	ldr	r3, [pc, #28]	@ (800bfb0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bf98:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bf9c:	d102      	bne.n	800bfa4 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800bf9e:	4b07      	ldr	r3, [pc, #28]	@ (800bfbc <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800bfa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bfa2:	e1a8      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bfa4:	2300      	movs	r3, #0
 800bfa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bfa8:	e1a5      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800bfaa:	2300      	movs	r3, #0
 800bfac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bfae:	e1a2      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800bfb0:	58024400 	.word	0x58024400
 800bfb4:	03d09000 	.word	0x03d09000
 800bfb8:	003d0900 	.word	0x003d0900
 800bfbc:	017d7840 	.word	0x017d7840
 800bfc0:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800bfc4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bfc8:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800bfcc:	430b      	orrs	r3, r1
 800bfce:	d173      	bne.n	800c0b8 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800bfd0:	4b9c      	ldr	r3, [pc, #624]	@ (800c244 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800bfd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bfd4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800bfd8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800bfda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfdc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bfe0:	d02f      	beq.n	800c042 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800bfe2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfe4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bfe8:	d863      	bhi.n	800c0b2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800bfea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	d004      	beq.n	800bffa <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800bff0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bff2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bff6:	d012      	beq.n	800c01e <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800bff8:	e05b      	b.n	800c0b2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bffa:	4b92      	ldr	r3, [pc, #584]	@ (800c244 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800bffc:	681b      	ldr	r3, [r3, #0]
 800bffe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c002:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c006:	d107      	bne.n	800c018 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c008:	f107 0318 	add.w	r3, r7, #24
 800c00c:	4618      	mov	r0, r3
 800c00e:	f000 f991 	bl	800c334 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c012:	69bb      	ldr	r3, [r7, #24]
 800c014:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c016:	e16e      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c018:	2300      	movs	r3, #0
 800c01a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c01c:	e16b      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c01e:	4b89      	ldr	r3, [pc, #548]	@ (800c244 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c020:	681b      	ldr	r3, [r3, #0]
 800c022:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c026:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c02a:	d107      	bne.n	800c03c <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c02c:	f107 030c 	add.w	r3, r7, #12
 800c030:	4618      	mov	r0, r3
 800c032:	f000 fad3 	bl	800c5dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800c036:	697b      	ldr	r3, [r7, #20]
 800c038:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c03a:	e15c      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c03c:	2300      	movs	r3, #0
 800c03e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c040:	e159      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c042:	4b80      	ldr	r3, [pc, #512]	@ (800c244 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c044:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c046:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800c04a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c04c:	4b7d      	ldr	r3, [pc, #500]	@ (800c244 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c04e:	681b      	ldr	r3, [r3, #0]
 800c050:	f003 0304 	and.w	r3, r3, #4
 800c054:	2b04      	cmp	r3, #4
 800c056:	d10c      	bne.n	800c072 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800c058:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c05a:	2b00      	cmp	r3, #0
 800c05c:	d109      	bne.n	800c072 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c05e:	4b79      	ldr	r3, [pc, #484]	@ (800c244 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c060:	681b      	ldr	r3, [r3, #0]
 800c062:	08db      	lsrs	r3, r3, #3
 800c064:	f003 0303 	and.w	r3, r3, #3
 800c068:	4a77      	ldr	r2, [pc, #476]	@ (800c248 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800c06a:	fa22 f303 	lsr.w	r3, r2, r3
 800c06e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c070:	e01e      	b.n	800c0b0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c072:	4b74      	ldr	r3, [pc, #464]	@ (800c244 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c074:	681b      	ldr	r3, [r3, #0]
 800c076:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c07a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c07e:	d106      	bne.n	800c08e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800c080:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c082:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c086:	d102      	bne.n	800c08e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c088:	4b70      	ldr	r3, [pc, #448]	@ (800c24c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800c08a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c08c:	e010      	b.n	800c0b0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c08e:	4b6d      	ldr	r3, [pc, #436]	@ (800c244 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c090:	681b      	ldr	r3, [r3, #0]
 800c092:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c096:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c09a:	d106      	bne.n	800c0aa <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800c09c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c09e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c0a2:	d102      	bne.n	800c0aa <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c0a4:	4b6a      	ldr	r3, [pc, #424]	@ (800c250 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800c0a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c0a8:	e002      	b.n	800c0b0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c0aa:	2300      	movs	r3, #0
 800c0ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800c0ae:	e122      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c0b0:	e121      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800c0b2:	2300      	movs	r3, #0
 800c0b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c0b6:	e11e      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800c0b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c0bc:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800c0c0:	430b      	orrs	r3, r1
 800c0c2:	d133      	bne.n	800c12c <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800c0c4:	4b5f      	ldr	r3, [pc, #380]	@ (800c244 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c0c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c0c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c0cc:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800c0ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0d0:	2b00      	cmp	r3, #0
 800c0d2:	d004      	beq.n	800c0de <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800c0d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c0da:	d012      	beq.n	800c102 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800c0dc:	e023      	b.n	800c126 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c0de:	4b59      	ldr	r3, [pc, #356]	@ (800c244 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c0e0:	681b      	ldr	r3, [r3, #0]
 800c0e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c0e6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c0ea:	d107      	bne.n	800c0fc <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c0ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c0f0:	4618      	mov	r0, r3
 800c0f2:	f000 fbc7 	bl	800c884 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c0f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c0f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c0fa:	e0fc      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c0fc:	2300      	movs	r3, #0
 800c0fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c100:	e0f9      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c102:	4b50      	ldr	r3, [pc, #320]	@ (800c244 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c104:	681b      	ldr	r3, [r3, #0]
 800c106:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c10a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c10e:	d107      	bne.n	800c120 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c110:	f107 0318 	add.w	r3, r7, #24
 800c114:	4618      	mov	r0, r3
 800c116:	f000 f90d 	bl	800c334 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800c11a:	6a3b      	ldr	r3, [r7, #32]
 800c11c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c11e:	e0ea      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c120:	2300      	movs	r3, #0
 800c122:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c124:	e0e7      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800c126:	2300      	movs	r3, #0
 800c128:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c12a:	e0e4      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800c12c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c130:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800c134:	430b      	orrs	r3, r1
 800c136:	f040 808d 	bne.w	800c254 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800c13a:	4b42      	ldr	r3, [pc, #264]	@ (800c244 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c13c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c13e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800c142:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800c144:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c146:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c14a:	d06b      	beq.n	800c224 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800c14c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c14e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c152:	d874      	bhi.n	800c23e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800c154:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c156:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c15a:	d056      	beq.n	800c20a <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800c15c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c15e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c162:	d86c      	bhi.n	800c23e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800c164:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c166:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800c16a:	d03b      	beq.n	800c1e4 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800c16c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c16e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800c172:	d864      	bhi.n	800c23e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800c174:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c176:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c17a:	d021      	beq.n	800c1c0 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800c17c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c17e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c182:	d85c      	bhi.n	800c23e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800c184:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c186:	2b00      	cmp	r3, #0
 800c188:	d004      	beq.n	800c194 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800c18a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c18c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c190:	d004      	beq.n	800c19c <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800c192:	e054      	b.n	800c23e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800c194:	f000 f8b8 	bl	800c308 <HAL_RCCEx_GetD3PCLK1Freq>
 800c198:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800c19a:	e0ac      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c19c:	4b29      	ldr	r3, [pc, #164]	@ (800c244 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c19e:	681b      	ldr	r3, [r3, #0]
 800c1a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c1a4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c1a8:	d107      	bne.n	800c1ba <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c1aa:	f107 0318 	add.w	r3, r7, #24
 800c1ae:	4618      	mov	r0, r3
 800c1b0:	f000 f8c0 	bl	800c334 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c1b4:	69fb      	ldr	r3, [r7, #28]
 800c1b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c1b8:	e09d      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c1ba:	2300      	movs	r3, #0
 800c1bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c1be:	e09a      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c1c0:	4b20      	ldr	r3, [pc, #128]	@ (800c244 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c1c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c1cc:	d107      	bne.n	800c1de <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c1ce:	f107 030c 	add.w	r3, r7, #12
 800c1d2:	4618      	mov	r0, r3
 800c1d4:	f000 fa02 	bl	800c5dc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800c1d8:	693b      	ldr	r3, [r7, #16]
 800c1da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c1dc:	e08b      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c1de:	2300      	movs	r3, #0
 800c1e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c1e2:	e088      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c1e4:	4b17      	ldr	r3, [pc, #92]	@ (800c244 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	f003 0304 	and.w	r3, r3, #4
 800c1ec:	2b04      	cmp	r3, #4
 800c1ee:	d109      	bne.n	800c204 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c1f0:	4b14      	ldr	r3, [pc, #80]	@ (800c244 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c1f2:	681b      	ldr	r3, [r3, #0]
 800c1f4:	08db      	lsrs	r3, r3, #3
 800c1f6:	f003 0303 	and.w	r3, r3, #3
 800c1fa:	4a13      	ldr	r2, [pc, #76]	@ (800c248 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800c1fc:	fa22 f303 	lsr.w	r3, r2, r3
 800c200:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c202:	e078      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c204:	2300      	movs	r3, #0
 800c206:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c208:	e075      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800c20a:	4b0e      	ldr	r3, [pc, #56]	@ (800c244 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c212:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c216:	d102      	bne.n	800c21e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800c218:	4b0c      	ldr	r3, [pc, #48]	@ (800c24c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800c21a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c21c:	e06b      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c21e:	2300      	movs	r3, #0
 800c220:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c222:	e068      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800c224:	4b07      	ldr	r3, [pc, #28]	@ (800c244 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c22c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c230:	d102      	bne.n	800c238 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800c232:	4b07      	ldr	r3, [pc, #28]	@ (800c250 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800c234:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c236:	e05e      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c238:	2300      	movs	r3, #0
 800c23a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c23c:	e05b      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800c23e:	2300      	movs	r3, #0
 800c240:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c242:	e058      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c244:	58024400 	.word	0x58024400
 800c248:	03d09000 	.word	0x03d09000
 800c24c:	003d0900 	.word	0x003d0900
 800c250:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800c254:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c258:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800c25c:	430b      	orrs	r3, r1
 800c25e:	d148      	bne.n	800c2f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800c260:	4b27      	ldr	r3, [pc, #156]	@ (800c300 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800c262:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c264:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800c268:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800c26a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c26c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c270:	d02a      	beq.n	800c2c8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800c272:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c274:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c278:	d838      	bhi.n	800c2ec <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800c27a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c27c:	2b00      	cmp	r3, #0
 800c27e:	d004      	beq.n	800c28a <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800c280:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c282:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c286:	d00d      	beq.n	800c2a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800c288:	e030      	b.n	800c2ec <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800c28a:	4b1d      	ldr	r3, [pc, #116]	@ (800c300 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800c28c:	681b      	ldr	r3, [r3, #0]
 800c28e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c292:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c296:	d102      	bne.n	800c29e <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800c298:	4b1a      	ldr	r3, [pc, #104]	@ (800c304 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800c29a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c29c:	e02b      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c29e:	2300      	movs	r3, #0
 800c2a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c2a2:	e028      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c2a4:	4b16      	ldr	r3, [pc, #88]	@ (800c300 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800c2a6:	681b      	ldr	r3, [r3, #0]
 800c2a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c2ac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c2b0:	d107      	bne.n	800c2c2 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c2b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c2b6:	4618      	mov	r0, r3
 800c2b8:	f000 fae4 	bl	800c884 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c2bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c2be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c2c0:	e019      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c2c2:	2300      	movs	r3, #0
 800c2c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c2c6:	e016      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c2c8:	4b0d      	ldr	r3, [pc, #52]	@ (800c300 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800c2ca:	681b      	ldr	r3, [r3, #0]
 800c2cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c2d0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c2d4:	d107      	bne.n	800c2e6 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c2d6:	f107 0318 	add.w	r3, r7, #24
 800c2da:	4618      	mov	r0, r3
 800c2dc:	f000 f82a 	bl	800c334 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c2e0:	69fb      	ldr	r3, [r7, #28]
 800c2e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c2e4:	e007      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c2e6:	2300      	movs	r3, #0
 800c2e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c2ea:	e004      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800c2ec:	2300      	movs	r3, #0
 800c2ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c2f0:	e001      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800c2f2:	2300      	movs	r3, #0
 800c2f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800c2f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800c2f8:	4618      	mov	r0, r3
 800c2fa:	3740      	adds	r7, #64	@ 0x40
 800c2fc:	46bd      	mov	sp, r7
 800c2fe:	bd80      	pop	{r7, pc}
 800c300:	58024400 	.word	0x58024400
 800c304:	017d7840 	.word	0x017d7840

0800c308 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800c308:	b580      	push	{r7, lr}
 800c30a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800c30c:	f7fe f816 	bl	800a33c <HAL_RCC_GetHCLKFreq>
 800c310:	4602      	mov	r2, r0
 800c312:	4b06      	ldr	r3, [pc, #24]	@ (800c32c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800c314:	6a1b      	ldr	r3, [r3, #32]
 800c316:	091b      	lsrs	r3, r3, #4
 800c318:	f003 0307 	and.w	r3, r3, #7
 800c31c:	4904      	ldr	r1, [pc, #16]	@ (800c330 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800c31e:	5ccb      	ldrb	r3, [r1, r3]
 800c320:	f003 031f 	and.w	r3, r3, #31
 800c324:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800c328:	4618      	mov	r0, r3
 800c32a:	bd80      	pop	{r7, pc}
 800c32c:	58024400 	.word	0x58024400
 800c330:	08015a84 	.word	0x08015a84

0800c334 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800c334:	b480      	push	{r7}
 800c336:	b089      	sub	sp, #36	@ 0x24
 800c338:	af00      	add	r7, sp, #0
 800c33a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c33c:	4ba1      	ldr	r3, [pc, #644]	@ (800c5c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c33e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c340:	f003 0303 	and.w	r3, r3, #3
 800c344:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800c346:	4b9f      	ldr	r3, [pc, #636]	@ (800c5c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c348:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c34a:	0b1b      	lsrs	r3, r3, #12
 800c34c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c350:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800c352:	4b9c      	ldr	r3, [pc, #624]	@ (800c5c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c354:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c356:	091b      	lsrs	r3, r3, #4
 800c358:	f003 0301 	and.w	r3, r3, #1
 800c35c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800c35e:	4b99      	ldr	r3, [pc, #612]	@ (800c5c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c360:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c362:	08db      	lsrs	r3, r3, #3
 800c364:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c368:	693a      	ldr	r2, [r7, #16]
 800c36a:	fb02 f303 	mul.w	r3, r2, r3
 800c36e:	ee07 3a90 	vmov	s15, r3
 800c372:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c376:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800c37a:	697b      	ldr	r3, [r7, #20]
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	f000 8111 	beq.w	800c5a4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800c382:	69bb      	ldr	r3, [r7, #24]
 800c384:	2b02      	cmp	r3, #2
 800c386:	f000 8083 	beq.w	800c490 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800c38a:	69bb      	ldr	r3, [r7, #24]
 800c38c:	2b02      	cmp	r3, #2
 800c38e:	f200 80a1 	bhi.w	800c4d4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800c392:	69bb      	ldr	r3, [r7, #24]
 800c394:	2b00      	cmp	r3, #0
 800c396:	d003      	beq.n	800c3a0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800c398:	69bb      	ldr	r3, [r7, #24]
 800c39a:	2b01      	cmp	r3, #1
 800c39c:	d056      	beq.n	800c44c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800c39e:	e099      	b.n	800c4d4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c3a0:	4b88      	ldr	r3, [pc, #544]	@ (800c5c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	f003 0320 	and.w	r3, r3, #32
 800c3a8:	2b00      	cmp	r3, #0
 800c3aa:	d02d      	beq.n	800c408 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c3ac:	4b85      	ldr	r3, [pc, #532]	@ (800c5c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c3ae:	681b      	ldr	r3, [r3, #0]
 800c3b0:	08db      	lsrs	r3, r3, #3
 800c3b2:	f003 0303 	and.w	r3, r3, #3
 800c3b6:	4a84      	ldr	r2, [pc, #528]	@ (800c5c8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800c3b8:	fa22 f303 	lsr.w	r3, r2, r3
 800c3bc:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c3be:	68bb      	ldr	r3, [r7, #8]
 800c3c0:	ee07 3a90 	vmov	s15, r3
 800c3c4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c3c8:	697b      	ldr	r3, [r7, #20]
 800c3ca:	ee07 3a90 	vmov	s15, r3
 800c3ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c3d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c3d6:	4b7b      	ldr	r3, [pc, #492]	@ (800c5c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c3d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c3da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c3de:	ee07 3a90 	vmov	s15, r3
 800c3e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c3e6:	ed97 6a03 	vldr	s12, [r7, #12]
 800c3ea:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800c5cc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c3ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c3f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c3f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c3fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c3fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c402:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800c406:	e087      	b.n	800c518 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c408:	697b      	ldr	r3, [r7, #20]
 800c40a:	ee07 3a90 	vmov	s15, r3
 800c40e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c412:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800c5d0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800c416:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c41a:	4b6a      	ldr	r3, [pc, #424]	@ (800c5c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c41c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c41e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c422:	ee07 3a90 	vmov	s15, r3
 800c426:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c42a:	ed97 6a03 	vldr	s12, [r7, #12]
 800c42e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800c5cc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c432:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c436:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c43a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c43e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c442:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c446:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c44a:	e065      	b.n	800c518 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c44c:	697b      	ldr	r3, [r7, #20]
 800c44e:	ee07 3a90 	vmov	s15, r3
 800c452:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c456:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800c5d4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800c45a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c45e:	4b59      	ldr	r3, [pc, #356]	@ (800c5c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c460:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c462:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c466:	ee07 3a90 	vmov	s15, r3
 800c46a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c46e:	ed97 6a03 	vldr	s12, [r7, #12]
 800c472:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800c5cc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c476:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c47a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c47e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c482:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c486:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c48a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c48e:	e043      	b.n	800c518 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c490:	697b      	ldr	r3, [r7, #20]
 800c492:	ee07 3a90 	vmov	s15, r3
 800c496:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c49a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800c5d8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800c49e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c4a2:	4b48      	ldr	r3, [pc, #288]	@ (800c5c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c4a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c4a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c4aa:	ee07 3a90 	vmov	s15, r3
 800c4ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c4b2:	ed97 6a03 	vldr	s12, [r7, #12]
 800c4b6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800c5cc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c4ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c4be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c4c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c4c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c4ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c4ce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c4d2:	e021      	b.n	800c518 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c4d4:	697b      	ldr	r3, [r7, #20]
 800c4d6:	ee07 3a90 	vmov	s15, r3
 800c4da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c4de:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800c5d4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800c4e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c4e6:	4b37      	ldr	r3, [pc, #220]	@ (800c5c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c4e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c4ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c4ee:	ee07 3a90 	vmov	s15, r3
 800c4f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c4f6:	ed97 6a03 	vldr	s12, [r7, #12]
 800c4fa:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800c5cc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c4fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c502:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c506:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c50a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c50e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c512:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c516:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800c518:	4b2a      	ldr	r3, [pc, #168]	@ (800c5c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c51a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c51c:	0a5b      	lsrs	r3, r3, #9
 800c51e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c522:	ee07 3a90 	vmov	s15, r3
 800c526:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c52a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c52e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c532:	edd7 6a07 	vldr	s13, [r7, #28]
 800c536:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c53a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c53e:	ee17 2a90 	vmov	r2, s15
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800c546:	4b1f      	ldr	r3, [pc, #124]	@ (800c5c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c548:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c54a:	0c1b      	lsrs	r3, r3, #16
 800c54c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c550:	ee07 3a90 	vmov	s15, r3
 800c554:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c558:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c55c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c560:	edd7 6a07 	vldr	s13, [r7, #28]
 800c564:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c568:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c56c:	ee17 2a90 	vmov	r2, s15
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800c574:	4b13      	ldr	r3, [pc, #76]	@ (800c5c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c576:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c578:	0e1b      	lsrs	r3, r3, #24
 800c57a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c57e:	ee07 3a90 	vmov	s15, r3
 800c582:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c586:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c58a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c58e:	edd7 6a07 	vldr	s13, [r7, #28]
 800c592:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c596:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c59a:	ee17 2a90 	vmov	r2, s15
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800c5a2:	e008      	b.n	800c5b6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	2200      	movs	r2, #0
 800c5a8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	2200      	movs	r2, #0
 800c5ae:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	2200      	movs	r2, #0
 800c5b4:	609a      	str	r2, [r3, #8]
}
 800c5b6:	bf00      	nop
 800c5b8:	3724      	adds	r7, #36	@ 0x24
 800c5ba:	46bd      	mov	sp, r7
 800c5bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5c0:	4770      	bx	lr
 800c5c2:	bf00      	nop
 800c5c4:	58024400 	.word	0x58024400
 800c5c8:	03d09000 	.word	0x03d09000
 800c5cc:	46000000 	.word	0x46000000
 800c5d0:	4c742400 	.word	0x4c742400
 800c5d4:	4a742400 	.word	0x4a742400
 800c5d8:	4bbebc20 	.word	0x4bbebc20

0800c5dc <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800c5dc:	b480      	push	{r7}
 800c5de:	b089      	sub	sp, #36	@ 0x24
 800c5e0:	af00      	add	r7, sp, #0
 800c5e2:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c5e4:	4ba1      	ldr	r3, [pc, #644]	@ (800c86c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c5e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c5e8:	f003 0303 	and.w	r3, r3, #3
 800c5ec:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800c5ee:	4b9f      	ldr	r3, [pc, #636]	@ (800c86c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c5f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c5f2:	0d1b      	lsrs	r3, r3, #20
 800c5f4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c5f8:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800c5fa:	4b9c      	ldr	r3, [pc, #624]	@ (800c86c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c5fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c5fe:	0a1b      	lsrs	r3, r3, #8
 800c600:	f003 0301 	and.w	r3, r3, #1
 800c604:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800c606:	4b99      	ldr	r3, [pc, #612]	@ (800c86c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c608:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c60a:	08db      	lsrs	r3, r3, #3
 800c60c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c610:	693a      	ldr	r2, [r7, #16]
 800c612:	fb02 f303 	mul.w	r3, r2, r3
 800c616:	ee07 3a90 	vmov	s15, r3
 800c61a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c61e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800c622:	697b      	ldr	r3, [r7, #20]
 800c624:	2b00      	cmp	r3, #0
 800c626:	f000 8111 	beq.w	800c84c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800c62a:	69bb      	ldr	r3, [r7, #24]
 800c62c:	2b02      	cmp	r3, #2
 800c62e:	f000 8083 	beq.w	800c738 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800c632:	69bb      	ldr	r3, [r7, #24]
 800c634:	2b02      	cmp	r3, #2
 800c636:	f200 80a1 	bhi.w	800c77c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800c63a:	69bb      	ldr	r3, [r7, #24]
 800c63c:	2b00      	cmp	r3, #0
 800c63e:	d003      	beq.n	800c648 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800c640:	69bb      	ldr	r3, [r7, #24]
 800c642:	2b01      	cmp	r3, #1
 800c644:	d056      	beq.n	800c6f4 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800c646:	e099      	b.n	800c77c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c648:	4b88      	ldr	r3, [pc, #544]	@ (800c86c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c64a:	681b      	ldr	r3, [r3, #0]
 800c64c:	f003 0320 	and.w	r3, r3, #32
 800c650:	2b00      	cmp	r3, #0
 800c652:	d02d      	beq.n	800c6b0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c654:	4b85      	ldr	r3, [pc, #532]	@ (800c86c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c656:	681b      	ldr	r3, [r3, #0]
 800c658:	08db      	lsrs	r3, r3, #3
 800c65a:	f003 0303 	and.w	r3, r3, #3
 800c65e:	4a84      	ldr	r2, [pc, #528]	@ (800c870 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800c660:	fa22 f303 	lsr.w	r3, r2, r3
 800c664:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c666:	68bb      	ldr	r3, [r7, #8]
 800c668:	ee07 3a90 	vmov	s15, r3
 800c66c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c670:	697b      	ldr	r3, [r7, #20]
 800c672:	ee07 3a90 	vmov	s15, r3
 800c676:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c67a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c67e:	4b7b      	ldr	r3, [pc, #492]	@ (800c86c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c680:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c682:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c686:	ee07 3a90 	vmov	s15, r3
 800c68a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c68e:	ed97 6a03 	vldr	s12, [r7, #12]
 800c692:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800c874 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c696:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c69a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c69e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c6a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c6a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c6aa:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800c6ae:	e087      	b.n	800c7c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c6b0:	697b      	ldr	r3, [r7, #20]
 800c6b2:	ee07 3a90 	vmov	s15, r3
 800c6b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c6ba:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800c878 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800c6be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c6c2:	4b6a      	ldr	r3, [pc, #424]	@ (800c86c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c6c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c6c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c6ca:	ee07 3a90 	vmov	s15, r3
 800c6ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c6d2:	ed97 6a03 	vldr	s12, [r7, #12]
 800c6d6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800c874 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c6da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c6de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c6e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c6e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c6ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c6ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c6f2:	e065      	b.n	800c7c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c6f4:	697b      	ldr	r3, [r7, #20]
 800c6f6:	ee07 3a90 	vmov	s15, r3
 800c6fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c6fe:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800c87c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800c702:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c706:	4b59      	ldr	r3, [pc, #356]	@ (800c86c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c70a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c70e:	ee07 3a90 	vmov	s15, r3
 800c712:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c716:	ed97 6a03 	vldr	s12, [r7, #12]
 800c71a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800c874 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c71e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c722:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c726:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c72a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c72e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c732:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c736:	e043      	b.n	800c7c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c738:	697b      	ldr	r3, [r7, #20]
 800c73a:	ee07 3a90 	vmov	s15, r3
 800c73e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c742:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800c880 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800c746:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c74a:	4b48      	ldr	r3, [pc, #288]	@ (800c86c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c74c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c74e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c752:	ee07 3a90 	vmov	s15, r3
 800c756:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c75a:	ed97 6a03 	vldr	s12, [r7, #12]
 800c75e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800c874 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c762:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c766:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c76a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c76e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c772:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c776:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c77a:	e021      	b.n	800c7c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c77c:	697b      	ldr	r3, [r7, #20]
 800c77e:	ee07 3a90 	vmov	s15, r3
 800c782:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c786:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800c87c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800c78a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c78e:	4b37      	ldr	r3, [pc, #220]	@ (800c86c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c790:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c792:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c796:	ee07 3a90 	vmov	s15, r3
 800c79a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c79e:	ed97 6a03 	vldr	s12, [r7, #12]
 800c7a2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800c874 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c7a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c7aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c7ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c7b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c7b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c7ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c7be:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800c7c0:	4b2a      	ldr	r3, [pc, #168]	@ (800c86c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c7c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c7c4:	0a5b      	lsrs	r3, r3, #9
 800c7c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c7ca:	ee07 3a90 	vmov	s15, r3
 800c7ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c7d2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c7d6:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c7da:	edd7 6a07 	vldr	s13, [r7, #28]
 800c7de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c7e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c7e6:	ee17 2a90 	vmov	r2, s15
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800c7ee:	4b1f      	ldr	r3, [pc, #124]	@ (800c86c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c7f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c7f2:	0c1b      	lsrs	r3, r3, #16
 800c7f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c7f8:	ee07 3a90 	vmov	s15, r3
 800c7fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c800:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c804:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c808:	edd7 6a07 	vldr	s13, [r7, #28]
 800c80c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c810:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c814:	ee17 2a90 	vmov	r2, s15
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800c81c:	4b13      	ldr	r3, [pc, #76]	@ (800c86c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c81e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c820:	0e1b      	lsrs	r3, r3, #24
 800c822:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c826:	ee07 3a90 	vmov	s15, r3
 800c82a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c82e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c832:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c836:	edd7 6a07 	vldr	s13, [r7, #28]
 800c83a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c83e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c842:	ee17 2a90 	vmov	r2, s15
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800c84a:	e008      	b.n	800c85e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	2200      	movs	r2, #0
 800c850:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	2200      	movs	r2, #0
 800c856:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	2200      	movs	r2, #0
 800c85c:	609a      	str	r2, [r3, #8]
}
 800c85e:	bf00      	nop
 800c860:	3724      	adds	r7, #36	@ 0x24
 800c862:	46bd      	mov	sp, r7
 800c864:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c868:	4770      	bx	lr
 800c86a:	bf00      	nop
 800c86c:	58024400 	.word	0x58024400
 800c870:	03d09000 	.word	0x03d09000
 800c874:	46000000 	.word	0x46000000
 800c878:	4c742400 	.word	0x4c742400
 800c87c:	4a742400 	.word	0x4a742400
 800c880:	4bbebc20 	.word	0x4bbebc20

0800c884 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800c884:	b480      	push	{r7}
 800c886:	b089      	sub	sp, #36	@ 0x24
 800c888:	af00      	add	r7, sp, #0
 800c88a:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c88c:	4ba0      	ldr	r3, [pc, #640]	@ (800cb10 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c88e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c890:	f003 0303 	and.w	r3, r3, #3
 800c894:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800c896:	4b9e      	ldr	r3, [pc, #632]	@ (800cb10 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c898:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c89a:	091b      	lsrs	r3, r3, #4
 800c89c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c8a0:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800c8a2:	4b9b      	ldr	r3, [pc, #620]	@ (800cb10 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c8a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c8a6:	f003 0301 	and.w	r3, r3, #1
 800c8aa:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800c8ac:	4b98      	ldr	r3, [pc, #608]	@ (800cb10 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c8ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c8b0:	08db      	lsrs	r3, r3, #3
 800c8b2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c8b6:	693a      	ldr	r2, [r7, #16]
 800c8b8:	fb02 f303 	mul.w	r3, r2, r3
 800c8bc:	ee07 3a90 	vmov	s15, r3
 800c8c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c8c4:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800c8c8:	697b      	ldr	r3, [r7, #20]
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	f000 8111 	beq.w	800caf2 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800c8d0:	69bb      	ldr	r3, [r7, #24]
 800c8d2:	2b02      	cmp	r3, #2
 800c8d4:	f000 8083 	beq.w	800c9de <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800c8d8:	69bb      	ldr	r3, [r7, #24]
 800c8da:	2b02      	cmp	r3, #2
 800c8dc:	f200 80a1 	bhi.w	800ca22 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800c8e0:	69bb      	ldr	r3, [r7, #24]
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	d003      	beq.n	800c8ee <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800c8e6:	69bb      	ldr	r3, [r7, #24]
 800c8e8:	2b01      	cmp	r3, #1
 800c8ea:	d056      	beq.n	800c99a <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800c8ec:	e099      	b.n	800ca22 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c8ee:	4b88      	ldr	r3, [pc, #544]	@ (800cb10 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c8f0:	681b      	ldr	r3, [r3, #0]
 800c8f2:	f003 0320 	and.w	r3, r3, #32
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	d02d      	beq.n	800c956 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c8fa:	4b85      	ldr	r3, [pc, #532]	@ (800cb10 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	08db      	lsrs	r3, r3, #3
 800c900:	f003 0303 	and.w	r3, r3, #3
 800c904:	4a83      	ldr	r2, [pc, #524]	@ (800cb14 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800c906:	fa22 f303 	lsr.w	r3, r2, r3
 800c90a:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c90c:	68bb      	ldr	r3, [r7, #8]
 800c90e:	ee07 3a90 	vmov	s15, r3
 800c912:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c916:	697b      	ldr	r3, [r7, #20]
 800c918:	ee07 3a90 	vmov	s15, r3
 800c91c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c920:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c924:	4b7a      	ldr	r3, [pc, #488]	@ (800cb10 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c926:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c928:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c92c:	ee07 3a90 	vmov	s15, r3
 800c930:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c934:	ed97 6a03 	vldr	s12, [r7, #12]
 800c938:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800cb18 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800c93c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c940:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c944:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c948:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c94c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c950:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800c954:	e087      	b.n	800ca66 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c956:	697b      	ldr	r3, [r7, #20]
 800c958:	ee07 3a90 	vmov	s15, r3
 800c95c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c960:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800cb1c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800c964:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c968:	4b69      	ldr	r3, [pc, #420]	@ (800cb10 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c96a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c96c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c970:	ee07 3a90 	vmov	s15, r3
 800c974:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c978:	ed97 6a03 	vldr	s12, [r7, #12]
 800c97c:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800cb18 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800c980:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c984:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c988:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c98c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c990:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c994:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c998:	e065      	b.n	800ca66 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c99a:	697b      	ldr	r3, [r7, #20]
 800c99c:	ee07 3a90 	vmov	s15, r3
 800c9a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c9a4:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800cb20 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800c9a8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c9ac:	4b58      	ldr	r3, [pc, #352]	@ (800cb10 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c9ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c9b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c9b4:	ee07 3a90 	vmov	s15, r3
 800c9b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c9bc:	ed97 6a03 	vldr	s12, [r7, #12]
 800c9c0:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800cb18 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800c9c4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c9c8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c9cc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c9d0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c9d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c9d8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c9dc:	e043      	b.n	800ca66 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c9de:	697b      	ldr	r3, [r7, #20]
 800c9e0:	ee07 3a90 	vmov	s15, r3
 800c9e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c9e8:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800cb24 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800c9ec:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c9f0:	4b47      	ldr	r3, [pc, #284]	@ (800cb10 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c9f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c9f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c9f8:	ee07 3a90 	vmov	s15, r3
 800c9fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ca00:	ed97 6a03 	vldr	s12, [r7, #12]
 800ca04:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800cb18 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ca08:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ca0c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ca10:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ca14:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ca18:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ca1c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ca20:	e021      	b.n	800ca66 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ca22:	697b      	ldr	r3, [r7, #20]
 800ca24:	ee07 3a90 	vmov	s15, r3
 800ca28:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ca2c:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800cb1c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800ca30:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ca34:	4b36      	ldr	r3, [pc, #216]	@ (800cb10 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ca36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ca38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ca3c:	ee07 3a90 	vmov	s15, r3
 800ca40:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ca44:	ed97 6a03 	vldr	s12, [r7, #12]
 800ca48:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800cb18 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ca4c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ca50:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ca54:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ca58:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ca5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ca60:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ca64:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800ca66:	4b2a      	ldr	r3, [pc, #168]	@ (800cb10 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ca68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ca6a:	0a5b      	lsrs	r3, r3, #9
 800ca6c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ca70:	ee07 3a90 	vmov	s15, r3
 800ca74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ca78:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ca7c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ca80:	edd7 6a07 	vldr	s13, [r7, #28]
 800ca84:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ca88:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ca8c:	ee17 2a90 	vmov	r2, s15
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800ca94:	4b1e      	ldr	r3, [pc, #120]	@ (800cb10 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ca96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ca98:	0c1b      	lsrs	r3, r3, #16
 800ca9a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ca9e:	ee07 3a90 	vmov	s15, r3
 800caa2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800caa6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800caaa:	ee37 7a87 	vadd.f32	s14, s15, s14
 800caae:	edd7 6a07 	vldr	s13, [r7, #28]
 800cab2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cab6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800caba:	ee17 2a90 	vmov	r2, s15
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800cac2:	4b13      	ldr	r3, [pc, #76]	@ (800cb10 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cac6:	0e1b      	lsrs	r3, r3, #24
 800cac8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cacc:	ee07 3a90 	vmov	s15, r3
 800cad0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cad4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800cad8:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cadc:	edd7 6a07 	vldr	s13, [r7, #28]
 800cae0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cae4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cae8:	ee17 2a90 	vmov	r2, s15
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800caf0:	e008      	b.n	800cb04 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	2200      	movs	r2, #0
 800caf6:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	2200      	movs	r2, #0
 800cafc:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	2200      	movs	r2, #0
 800cb02:	609a      	str	r2, [r3, #8]
}
 800cb04:	bf00      	nop
 800cb06:	3724      	adds	r7, #36	@ 0x24
 800cb08:	46bd      	mov	sp, r7
 800cb0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb0e:	4770      	bx	lr
 800cb10:	58024400 	.word	0x58024400
 800cb14:	03d09000 	.word	0x03d09000
 800cb18:	46000000 	.word	0x46000000
 800cb1c:	4c742400 	.word	0x4c742400
 800cb20:	4a742400 	.word	0x4a742400
 800cb24:	4bbebc20 	.word	0x4bbebc20

0800cb28 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800cb28:	b580      	push	{r7, lr}
 800cb2a:	b084      	sub	sp, #16
 800cb2c:	af00      	add	r7, sp, #0
 800cb2e:	6078      	str	r0, [r7, #4]
 800cb30:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800cb32:	2300      	movs	r3, #0
 800cb34:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800cb36:	4b53      	ldr	r3, [pc, #332]	@ (800cc84 <RCCEx_PLL2_Config+0x15c>)
 800cb38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cb3a:	f003 0303 	and.w	r3, r3, #3
 800cb3e:	2b03      	cmp	r3, #3
 800cb40:	d101      	bne.n	800cb46 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800cb42:	2301      	movs	r3, #1
 800cb44:	e099      	b.n	800cc7a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800cb46:	4b4f      	ldr	r3, [pc, #316]	@ (800cc84 <RCCEx_PLL2_Config+0x15c>)
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	4a4e      	ldr	r2, [pc, #312]	@ (800cc84 <RCCEx_PLL2_Config+0x15c>)
 800cb4c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800cb50:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cb52:	f7f6 feb3 	bl	80038bc <HAL_GetTick>
 800cb56:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800cb58:	e008      	b.n	800cb6c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800cb5a:	f7f6 feaf 	bl	80038bc <HAL_GetTick>
 800cb5e:	4602      	mov	r2, r0
 800cb60:	68bb      	ldr	r3, [r7, #8]
 800cb62:	1ad3      	subs	r3, r2, r3
 800cb64:	2b02      	cmp	r3, #2
 800cb66:	d901      	bls.n	800cb6c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800cb68:	2303      	movs	r3, #3
 800cb6a:	e086      	b.n	800cc7a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800cb6c:	4b45      	ldr	r3, [pc, #276]	@ (800cc84 <RCCEx_PLL2_Config+0x15c>)
 800cb6e:	681b      	ldr	r3, [r3, #0]
 800cb70:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800cb74:	2b00      	cmp	r3, #0
 800cb76:	d1f0      	bne.n	800cb5a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800cb78:	4b42      	ldr	r3, [pc, #264]	@ (800cc84 <RCCEx_PLL2_Config+0x15c>)
 800cb7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cb7c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	681b      	ldr	r3, [r3, #0]
 800cb84:	031b      	lsls	r3, r3, #12
 800cb86:	493f      	ldr	r1, [pc, #252]	@ (800cc84 <RCCEx_PLL2_Config+0x15c>)
 800cb88:	4313      	orrs	r3, r2
 800cb8a:	628b      	str	r3, [r1, #40]	@ 0x28
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	685b      	ldr	r3, [r3, #4]
 800cb90:	3b01      	subs	r3, #1
 800cb92:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	689b      	ldr	r3, [r3, #8]
 800cb9a:	3b01      	subs	r3, #1
 800cb9c:	025b      	lsls	r3, r3, #9
 800cb9e:	b29b      	uxth	r3, r3
 800cba0:	431a      	orrs	r2, r3
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	68db      	ldr	r3, [r3, #12]
 800cba6:	3b01      	subs	r3, #1
 800cba8:	041b      	lsls	r3, r3, #16
 800cbaa:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800cbae:	431a      	orrs	r2, r3
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	691b      	ldr	r3, [r3, #16]
 800cbb4:	3b01      	subs	r3, #1
 800cbb6:	061b      	lsls	r3, r3, #24
 800cbb8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800cbbc:	4931      	ldr	r1, [pc, #196]	@ (800cc84 <RCCEx_PLL2_Config+0x15c>)
 800cbbe:	4313      	orrs	r3, r2
 800cbc0:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800cbc2:	4b30      	ldr	r3, [pc, #192]	@ (800cc84 <RCCEx_PLL2_Config+0x15c>)
 800cbc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cbc6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	695b      	ldr	r3, [r3, #20]
 800cbce:	492d      	ldr	r1, [pc, #180]	@ (800cc84 <RCCEx_PLL2_Config+0x15c>)
 800cbd0:	4313      	orrs	r3, r2
 800cbd2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800cbd4:	4b2b      	ldr	r3, [pc, #172]	@ (800cc84 <RCCEx_PLL2_Config+0x15c>)
 800cbd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cbd8:	f023 0220 	bic.w	r2, r3, #32
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	699b      	ldr	r3, [r3, #24]
 800cbe0:	4928      	ldr	r1, [pc, #160]	@ (800cc84 <RCCEx_PLL2_Config+0x15c>)
 800cbe2:	4313      	orrs	r3, r2
 800cbe4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800cbe6:	4b27      	ldr	r3, [pc, #156]	@ (800cc84 <RCCEx_PLL2_Config+0x15c>)
 800cbe8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cbea:	4a26      	ldr	r2, [pc, #152]	@ (800cc84 <RCCEx_PLL2_Config+0x15c>)
 800cbec:	f023 0310 	bic.w	r3, r3, #16
 800cbf0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800cbf2:	4b24      	ldr	r3, [pc, #144]	@ (800cc84 <RCCEx_PLL2_Config+0x15c>)
 800cbf4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800cbf6:	4b24      	ldr	r3, [pc, #144]	@ (800cc88 <RCCEx_PLL2_Config+0x160>)
 800cbf8:	4013      	ands	r3, r2
 800cbfa:	687a      	ldr	r2, [r7, #4]
 800cbfc:	69d2      	ldr	r2, [r2, #28]
 800cbfe:	00d2      	lsls	r2, r2, #3
 800cc00:	4920      	ldr	r1, [pc, #128]	@ (800cc84 <RCCEx_PLL2_Config+0x15c>)
 800cc02:	4313      	orrs	r3, r2
 800cc04:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800cc06:	4b1f      	ldr	r3, [pc, #124]	@ (800cc84 <RCCEx_PLL2_Config+0x15c>)
 800cc08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cc0a:	4a1e      	ldr	r2, [pc, #120]	@ (800cc84 <RCCEx_PLL2_Config+0x15c>)
 800cc0c:	f043 0310 	orr.w	r3, r3, #16
 800cc10:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800cc12:	683b      	ldr	r3, [r7, #0]
 800cc14:	2b00      	cmp	r3, #0
 800cc16:	d106      	bne.n	800cc26 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800cc18:	4b1a      	ldr	r3, [pc, #104]	@ (800cc84 <RCCEx_PLL2_Config+0x15c>)
 800cc1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cc1c:	4a19      	ldr	r2, [pc, #100]	@ (800cc84 <RCCEx_PLL2_Config+0x15c>)
 800cc1e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800cc22:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800cc24:	e00f      	b.n	800cc46 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800cc26:	683b      	ldr	r3, [r7, #0]
 800cc28:	2b01      	cmp	r3, #1
 800cc2a:	d106      	bne.n	800cc3a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800cc2c:	4b15      	ldr	r3, [pc, #84]	@ (800cc84 <RCCEx_PLL2_Config+0x15c>)
 800cc2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cc30:	4a14      	ldr	r2, [pc, #80]	@ (800cc84 <RCCEx_PLL2_Config+0x15c>)
 800cc32:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800cc36:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800cc38:	e005      	b.n	800cc46 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800cc3a:	4b12      	ldr	r3, [pc, #72]	@ (800cc84 <RCCEx_PLL2_Config+0x15c>)
 800cc3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cc3e:	4a11      	ldr	r2, [pc, #68]	@ (800cc84 <RCCEx_PLL2_Config+0x15c>)
 800cc40:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800cc44:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800cc46:	4b0f      	ldr	r3, [pc, #60]	@ (800cc84 <RCCEx_PLL2_Config+0x15c>)
 800cc48:	681b      	ldr	r3, [r3, #0]
 800cc4a:	4a0e      	ldr	r2, [pc, #56]	@ (800cc84 <RCCEx_PLL2_Config+0x15c>)
 800cc4c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800cc50:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cc52:	f7f6 fe33 	bl	80038bc <HAL_GetTick>
 800cc56:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800cc58:	e008      	b.n	800cc6c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800cc5a:	f7f6 fe2f 	bl	80038bc <HAL_GetTick>
 800cc5e:	4602      	mov	r2, r0
 800cc60:	68bb      	ldr	r3, [r7, #8]
 800cc62:	1ad3      	subs	r3, r2, r3
 800cc64:	2b02      	cmp	r3, #2
 800cc66:	d901      	bls.n	800cc6c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800cc68:	2303      	movs	r3, #3
 800cc6a:	e006      	b.n	800cc7a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800cc6c:	4b05      	ldr	r3, [pc, #20]	@ (800cc84 <RCCEx_PLL2_Config+0x15c>)
 800cc6e:	681b      	ldr	r3, [r3, #0]
 800cc70:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800cc74:	2b00      	cmp	r3, #0
 800cc76:	d0f0      	beq.n	800cc5a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800cc78:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc7a:	4618      	mov	r0, r3
 800cc7c:	3710      	adds	r7, #16
 800cc7e:	46bd      	mov	sp, r7
 800cc80:	bd80      	pop	{r7, pc}
 800cc82:	bf00      	nop
 800cc84:	58024400 	.word	0x58024400
 800cc88:	ffff0007 	.word	0xffff0007

0800cc8c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800cc8c:	b580      	push	{r7, lr}
 800cc8e:	b084      	sub	sp, #16
 800cc90:	af00      	add	r7, sp, #0
 800cc92:	6078      	str	r0, [r7, #4]
 800cc94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800cc96:	2300      	movs	r3, #0
 800cc98:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800cc9a:	4b53      	ldr	r3, [pc, #332]	@ (800cde8 <RCCEx_PLL3_Config+0x15c>)
 800cc9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cc9e:	f003 0303 	and.w	r3, r3, #3
 800cca2:	2b03      	cmp	r3, #3
 800cca4:	d101      	bne.n	800ccaa <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800cca6:	2301      	movs	r3, #1
 800cca8:	e099      	b.n	800cdde <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800ccaa:	4b4f      	ldr	r3, [pc, #316]	@ (800cde8 <RCCEx_PLL3_Config+0x15c>)
 800ccac:	681b      	ldr	r3, [r3, #0]
 800ccae:	4a4e      	ldr	r2, [pc, #312]	@ (800cde8 <RCCEx_PLL3_Config+0x15c>)
 800ccb0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ccb4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ccb6:	f7f6 fe01 	bl	80038bc <HAL_GetTick>
 800ccba:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800ccbc:	e008      	b.n	800ccd0 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800ccbe:	f7f6 fdfd 	bl	80038bc <HAL_GetTick>
 800ccc2:	4602      	mov	r2, r0
 800ccc4:	68bb      	ldr	r3, [r7, #8]
 800ccc6:	1ad3      	subs	r3, r2, r3
 800ccc8:	2b02      	cmp	r3, #2
 800ccca:	d901      	bls.n	800ccd0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800cccc:	2303      	movs	r3, #3
 800ccce:	e086      	b.n	800cdde <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800ccd0:	4b45      	ldr	r3, [pc, #276]	@ (800cde8 <RCCEx_PLL3_Config+0x15c>)
 800ccd2:	681b      	ldr	r3, [r3, #0]
 800ccd4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	d1f0      	bne.n	800ccbe <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800ccdc:	4b42      	ldr	r3, [pc, #264]	@ (800cde8 <RCCEx_PLL3_Config+0x15c>)
 800ccde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cce0:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	681b      	ldr	r3, [r3, #0]
 800cce8:	051b      	lsls	r3, r3, #20
 800ccea:	493f      	ldr	r1, [pc, #252]	@ (800cde8 <RCCEx_PLL3_Config+0x15c>)
 800ccec:	4313      	orrs	r3, r2
 800ccee:	628b      	str	r3, [r1, #40]	@ 0x28
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	685b      	ldr	r3, [r3, #4]
 800ccf4:	3b01      	subs	r3, #1
 800ccf6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	689b      	ldr	r3, [r3, #8]
 800ccfe:	3b01      	subs	r3, #1
 800cd00:	025b      	lsls	r3, r3, #9
 800cd02:	b29b      	uxth	r3, r3
 800cd04:	431a      	orrs	r2, r3
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	68db      	ldr	r3, [r3, #12]
 800cd0a:	3b01      	subs	r3, #1
 800cd0c:	041b      	lsls	r3, r3, #16
 800cd0e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800cd12:	431a      	orrs	r2, r3
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	691b      	ldr	r3, [r3, #16]
 800cd18:	3b01      	subs	r3, #1
 800cd1a:	061b      	lsls	r3, r3, #24
 800cd1c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800cd20:	4931      	ldr	r1, [pc, #196]	@ (800cde8 <RCCEx_PLL3_Config+0x15c>)
 800cd22:	4313      	orrs	r3, r2
 800cd24:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800cd26:	4b30      	ldr	r3, [pc, #192]	@ (800cde8 <RCCEx_PLL3_Config+0x15c>)
 800cd28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd2a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	695b      	ldr	r3, [r3, #20]
 800cd32:	492d      	ldr	r1, [pc, #180]	@ (800cde8 <RCCEx_PLL3_Config+0x15c>)
 800cd34:	4313      	orrs	r3, r2
 800cd36:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800cd38:	4b2b      	ldr	r3, [pc, #172]	@ (800cde8 <RCCEx_PLL3_Config+0x15c>)
 800cd3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd3c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	699b      	ldr	r3, [r3, #24]
 800cd44:	4928      	ldr	r1, [pc, #160]	@ (800cde8 <RCCEx_PLL3_Config+0x15c>)
 800cd46:	4313      	orrs	r3, r2
 800cd48:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800cd4a:	4b27      	ldr	r3, [pc, #156]	@ (800cde8 <RCCEx_PLL3_Config+0x15c>)
 800cd4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd4e:	4a26      	ldr	r2, [pc, #152]	@ (800cde8 <RCCEx_PLL3_Config+0x15c>)
 800cd50:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cd54:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800cd56:	4b24      	ldr	r3, [pc, #144]	@ (800cde8 <RCCEx_PLL3_Config+0x15c>)
 800cd58:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cd5a:	4b24      	ldr	r3, [pc, #144]	@ (800cdec <RCCEx_PLL3_Config+0x160>)
 800cd5c:	4013      	ands	r3, r2
 800cd5e:	687a      	ldr	r2, [r7, #4]
 800cd60:	69d2      	ldr	r2, [r2, #28]
 800cd62:	00d2      	lsls	r2, r2, #3
 800cd64:	4920      	ldr	r1, [pc, #128]	@ (800cde8 <RCCEx_PLL3_Config+0x15c>)
 800cd66:	4313      	orrs	r3, r2
 800cd68:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800cd6a:	4b1f      	ldr	r3, [pc, #124]	@ (800cde8 <RCCEx_PLL3_Config+0x15c>)
 800cd6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd6e:	4a1e      	ldr	r2, [pc, #120]	@ (800cde8 <RCCEx_PLL3_Config+0x15c>)
 800cd70:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800cd74:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800cd76:	683b      	ldr	r3, [r7, #0]
 800cd78:	2b00      	cmp	r3, #0
 800cd7a:	d106      	bne.n	800cd8a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800cd7c:	4b1a      	ldr	r3, [pc, #104]	@ (800cde8 <RCCEx_PLL3_Config+0x15c>)
 800cd7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd80:	4a19      	ldr	r2, [pc, #100]	@ (800cde8 <RCCEx_PLL3_Config+0x15c>)
 800cd82:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800cd86:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800cd88:	e00f      	b.n	800cdaa <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800cd8a:	683b      	ldr	r3, [r7, #0]
 800cd8c:	2b01      	cmp	r3, #1
 800cd8e:	d106      	bne.n	800cd9e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800cd90:	4b15      	ldr	r3, [pc, #84]	@ (800cde8 <RCCEx_PLL3_Config+0x15c>)
 800cd92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd94:	4a14      	ldr	r2, [pc, #80]	@ (800cde8 <RCCEx_PLL3_Config+0x15c>)
 800cd96:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800cd9a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800cd9c:	e005      	b.n	800cdaa <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800cd9e:	4b12      	ldr	r3, [pc, #72]	@ (800cde8 <RCCEx_PLL3_Config+0x15c>)
 800cda0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cda2:	4a11      	ldr	r2, [pc, #68]	@ (800cde8 <RCCEx_PLL3_Config+0x15c>)
 800cda4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800cda8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800cdaa:	4b0f      	ldr	r3, [pc, #60]	@ (800cde8 <RCCEx_PLL3_Config+0x15c>)
 800cdac:	681b      	ldr	r3, [r3, #0]
 800cdae:	4a0e      	ldr	r2, [pc, #56]	@ (800cde8 <RCCEx_PLL3_Config+0x15c>)
 800cdb0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800cdb4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cdb6:	f7f6 fd81 	bl	80038bc <HAL_GetTick>
 800cdba:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800cdbc:	e008      	b.n	800cdd0 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800cdbe:	f7f6 fd7d 	bl	80038bc <HAL_GetTick>
 800cdc2:	4602      	mov	r2, r0
 800cdc4:	68bb      	ldr	r3, [r7, #8]
 800cdc6:	1ad3      	subs	r3, r2, r3
 800cdc8:	2b02      	cmp	r3, #2
 800cdca:	d901      	bls.n	800cdd0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800cdcc:	2303      	movs	r3, #3
 800cdce:	e006      	b.n	800cdde <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800cdd0:	4b05      	ldr	r3, [pc, #20]	@ (800cde8 <RCCEx_PLL3_Config+0x15c>)
 800cdd2:	681b      	ldr	r3, [r3, #0]
 800cdd4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	d0f0      	beq.n	800cdbe <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800cddc:	7bfb      	ldrb	r3, [r7, #15]
}
 800cdde:	4618      	mov	r0, r3
 800cde0:	3710      	adds	r7, #16
 800cde2:	46bd      	mov	sp, r7
 800cde4:	bd80      	pop	{r7, pc}
 800cde6:	bf00      	nop
 800cde8:	58024400 	.word	0x58024400
 800cdec:	ffff0007 	.word	0xffff0007

0800cdf0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800cdf0:	b580      	push	{r7, lr}
 800cdf2:	b082      	sub	sp, #8
 800cdf4:	af00      	add	r7, sp, #0
 800cdf6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	2b00      	cmp	r3, #0
 800cdfc:	d101      	bne.n	800ce02 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800cdfe:	2301      	movs	r3, #1
 800ce00:	e049      	b.n	800ce96 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ce08:	b2db      	uxtb	r3, r3
 800ce0a:	2b00      	cmp	r3, #0
 800ce0c:	d106      	bne.n	800ce1c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	2200      	movs	r2, #0
 800ce12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ce16:	6878      	ldr	r0, [r7, #4]
 800ce18:	f7f6 fb4a 	bl	80034b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	2202      	movs	r2, #2
 800ce20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	681a      	ldr	r2, [r3, #0]
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	3304      	adds	r3, #4
 800ce2c:	4619      	mov	r1, r3
 800ce2e:	4610      	mov	r0, r2
 800ce30:	f000 fc56 	bl	800d6e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	2201      	movs	r2, #1
 800ce38:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	2201      	movs	r2, #1
 800ce40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	2201      	movs	r2, #1
 800ce48:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	2201      	movs	r2, #1
 800ce50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	2201      	movs	r2, #1
 800ce58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	2201      	movs	r2, #1
 800ce60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	2201      	movs	r2, #1
 800ce68:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	2201      	movs	r2, #1
 800ce70:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	2201      	movs	r2, #1
 800ce78:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	2201      	movs	r2, #1
 800ce80:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	2201      	movs	r2, #1
 800ce88:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	2201      	movs	r2, #1
 800ce90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ce94:	2300      	movs	r3, #0
}
 800ce96:	4618      	mov	r0, r3
 800ce98:	3708      	adds	r7, #8
 800ce9a:	46bd      	mov	sp, r7
 800ce9c:	bd80      	pop	{r7, pc}
	...

0800cea0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800cea0:	b480      	push	{r7}
 800cea2:	b085      	sub	sp, #20
 800cea4:	af00      	add	r7, sp, #0
 800cea6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ceae:	b2db      	uxtb	r3, r3
 800ceb0:	2b01      	cmp	r3, #1
 800ceb2:	d001      	beq.n	800ceb8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800ceb4:	2301      	movs	r3, #1
 800ceb6:	e04c      	b.n	800cf52 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	2202      	movs	r2, #2
 800cebc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	681b      	ldr	r3, [r3, #0]
 800cec4:	4a26      	ldr	r2, [pc, #152]	@ (800cf60 <HAL_TIM_Base_Start+0xc0>)
 800cec6:	4293      	cmp	r3, r2
 800cec8:	d022      	beq.n	800cf10 <HAL_TIM_Base_Start+0x70>
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	681b      	ldr	r3, [r3, #0]
 800cece:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ced2:	d01d      	beq.n	800cf10 <HAL_TIM_Base_Start+0x70>
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	681b      	ldr	r3, [r3, #0]
 800ced8:	4a22      	ldr	r2, [pc, #136]	@ (800cf64 <HAL_TIM_Base_Start+0xc4>)
 800ceda:	4293      	cmp	r3, r2
 800cedc:	d018      	beq.n	800cf10 <HAL_TIM_Base_Start+0x70>
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	681b      	ldr	r3, [r3, #0]
 800cee2:	4a21      	ldr	r2, [pc, #132]	@ (800cf68 <HAL_TIM_Base_Start+0xc8>)
 800cee4:	4293      	cmp	r3, r2
 800cee6:	d013      	beq.n	800cf10 <HAL_TIM_Base_Start+0x70>
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	681b      	ldr	r3, [r3, #0]
 800ceec:	4a1f      	ldr	r2, [pc, #124]	@ (800cf6c <HAL_TIM_Base_Start+0xcc>)
 800ceee:	4293      	cmp	r3, r2
 800cef0:	d00e      	beq.n	800cf10 <HAL_TIM_Base_Start+0x70>
 800cef2:	687b      	ldr	r3, [r7, #4]
 800cef4:	681b      	ldr	r3, [r3, #0]
 800cef6:	4a1e      	ldr	r2, [pc, #120]	@ (800cf70 <HAL_TIM_Base_Start+0xd0>)
 800cef8:	4293      	cmp	r3, r2
 800cefa:	d009      	beq.n	800cf10 <HAL_TIM_Base_Start+0x70>
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	681b      	ldr	r3, [r3, #0]
 800cf00:	4a1c      	ldr	r2, [pc, #112]	@ (800cf74 <HAL_TIM_Base_Start+0xd4>)
 800cf02:	4293      	cmp	r3, r2
 800cf04:	d004      	beq.n	800cf10 <HAL_TIM_Base_Start+0x70>
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	681b      	ldr	r3, [r3, #0]
 800cf0a:	4a1b      	ldr	r2, [pc, #108]	@ (800cf78 <HAL_TIM_Base_Start+0xd8>)
 800cf0c:	4293      	cmp	r3, r2
 800cf0e:	d115      	bne.n	800cf3c <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	681b      	ldr	r3, [r3, #0]
 800cf14:	689a      	ldr	r2, [r3, #8]
 800cf16:	4b19      	ldr	r3, [pc, #100]	@ (800cf7c <HAL_TIM_Base_Start+0xdc>)
 800cf18:	4013      	ands	r3, r2
 800cf1a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cf1c:	68fb      	ldr	r3, [r7, #12]
 800cf1e:	2b06      	cmp	r3, #6
 800cf20:	d015      	beq.n	800cf4e <HAL_TIM_Base_Start+0xae>
 800cf22:	68fb      	ldr	r3, [r7, #12]
 800cf24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cf28:	d011      	beq.n	800cf4e <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	681b      	ldr	r3, [r3, #0]
 800cf2e:	681a      	ldr	r2, [r3, #0]
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	681b      	ldr	r3, [r3, #0]
 800cf34:	f042 0201 	orr.w	r2, r2, #1
 800cf38:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cf3a:	e008      	b.n	800cf4e <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	681b      	ldr	r3, [r3, #0]
 800cf40:	681a      	ldr	r2, [r3, #0]
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	681b      	ldr	r3, [r3, #0]
 800cf46:	f042 0201 	orr.w	r2, r2, #1
 800cf4a:	601a      	str	r2, [r3, #0]
 800cf4c:	e000      	b.n	800cf50 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cf4e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800cf50:	2300      	movs	r3, #0
}
 800cf52:	4618      	mov	r0, r3
 800cf54:	3714      	adds	r7, #20
 800cf56:	46bd      	mov	sp, r7
 800cf58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf5c:	4770      	bx	lr
 800cf5e:	bf00      	nop
 800cf60:	40010000 	.word	0x40010000
 800cf64:	40000400 	.word	0x40000400
 800cf68:	40000800 	.word	0x40000800
 800cf6c:	40000c00 	.word	0x40000c00
 800cf70:	40010400 	.word	0x40010400
 800cf74:	40001800 	.word	0x40001800
 800cf78:	40014000 	.word	0x40014000
 800cf7c:	00010007 	.word	0x00010007

0800cf80 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800cf80:	b480      	push	{r7}
 800cf82:	b083      	sub	sp, #12
 800cf84:	af00      	add	r7, sp, #0
 800cf86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	681b      	ldr	r3, [r3, #0]
 800cf8c:	6a1a      	ldr	r2, [r3, #32]
 800cf8e:	f241 1311 	movw	r3, #4369	@ 0x1111
 800cf92:	4013      	ands	r3, r2
 800cf94:	2b00      	cmp	r3, #0
 800cf96:	d10f      	bne.n	800cfb8 <HAL_TIM_Base_Stop+0x38>
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	681b      	ldr	r3, [r3, #0]
 800cf9c:	6a1a      	ldr	r2, [r3, #32]
 800cf9e:	f240 4344 	movw	r3, #1092	@ 0x444
 800cfa2:	4013      	ands	r3, r2
 800cfa4:	2b00      	cmp	r3, #0
 800cfa6:	d107      	bne.n	800cfb8 <HAL_TIM_Base_Stop+0x38>
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	681b      	ldr	r3, [r3, #0]
 800cfac:	681a      	ldr	r2, [r3, #0]
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	681b      	ldr	r3, [r3, #0]
 800cfb2:	f022 0201 	bic.w	r2, r2, #1
 800cfb6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	2201      	movs	r2, #1
 800cfbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800cfc0:	2300      	movs	r3, #0
}
 800cfc2:	4618      	mov	r0, r3
 800cfc4:	370c      	adds	r7, #12
 800cfc6:	46bd      	mov	sp, r7
 800cfc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfcc:	4770      	bx	lr

0800cfce <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800cfce:	b580      	push	{r7, lr}
 800cfd0:	b082      	sub	sp, #8
 800cfd2:	af00      	add	r7, sp, #0
 800cfd4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	d101      	bne.n	800cfe0 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800cfdc:	2301      	movs	r3, #1
 800cfde:	e049      	b.n	800d074 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800cfe6:	b2db      	uxtb	r3, r3
 800cfe8:	2b00      	cmp	r3, #0
 800cfea:	d106      	bne.n	800cffa <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	2200      	movs	r2, #0
 800cff0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800cff4:	6878      	ldr	r0, [r7, #4]
 800cff6:	f000 f841 	bl	800d07c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	2202      	movs	r2, #2
 800cffe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	681a      	ldr	r2, [r3, #0]
 800d006:	687b      	ldr	r3, [r7, #4]
 800d008:	3304      	adds	r3, #4
 800d00a:	4619      	mov	r1, r3
 800d00c:	4610      	mov	r0, r2
 800d00e:	f000 fb67 	bl	800d6e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	2201      	movs	r2, #1
 800d016:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	2201      	movs	r2, #1
 800d01e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	2201      	movs	r2, #1
 800d026:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	2201      	movs	r2, #1
 800d02e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	2201      	movs	r2, #1
 800d036:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d03a:	687b      	ldr	r3, [r7, #4]
 800d03c:	2201      	movs	r2, #1
 800d03e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	2201      	movs	r2, #1
 800d046:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	2201      	movs	r2, #1
 800d04e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d052:	687b      	ldr	r3, [r7, #4]
 800d054:	2201      	movs	r2, #1
 800d056:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	2201      	movs	r2, #1
 800d05e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	2201      	movs	r2, #1
 800d066:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	2201      	movs	r2, #1
 800d06e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800d072:	2300      	movs	r3, #0
}
 800d074:	4618      	mov	r0, r3
 800d076:	3708      	adds	r7, #8
 800d078:	46bd      	mov	sp, r7
 800d07a:	bd80      	pop	{r7, pc}

0800d07c <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800d07c:	b480      	push	{r7}
 800d07e:	b083      	sub	sp, #12
 800d080:	af00      	add	r7, sp, #0
 800d082:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800d084:	bf00      	nop
 800d086:	370c      	adds	r7, #12
 800d088:	46bd      	mov	sp, r7
 800d08a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d08e:	4770      	bx	lr

0800d090 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800d090:	b580      	push	{r7, lr}
 800d092:	b082      	sub	sp, #8
 800d094:	af00      	add	r7, sp, #0
 800d096:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	681b      	ldr	r3, [r3, #0]
 800d09c:	691b      	ldr	r3, [r3, #16]
 800d09e:	f003 0302 	and.w	r3, r3, #2
 800d0a2:	2b02      	cmp	r3, #2
 800d0a4:	d122      	bne.n	800d0ec <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	681b      	ldr	r3, [r3, #0]
 800d0aa:	68db      	ldr	r3, [r3, #12]
 800d0ac:	f003 0302 	and.w	r3, r3, #2
 800d0b0:	2b02      	cmp	r3, #2
 800d0b2:	d11b      	bne.n	800d0ec <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	681b      	ldr	r3, [r3, #0]
 800d0b8:	f06f 0202 	mvn.w	r2, #2
 800d0bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	2201      	movs	r2, #1
 800d0c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	681b      	ldr	r3, [r3, #0]
 800d0c8:	699b      	ldr	r3, [r3, #24]
 800d0ca:	f003 0303 	and.w	r3, r3, #3
 800d0ce:	2b00      	cmp	r3, #0
 800d0d0:	d003      	beq.n	800d0da <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800d0d2:	6878      	ldr	r0, [r7, #4]
 800d0d4:	f000 fae6 	bl	800d6a4 <HAL_TIM_IC_CaptureCallback>
 800d0d8:	e005      	b.n	800d0e6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d0da:	6878      	ldr	r0, [r7, #4]
 800d0dc:	f000 fad8 	bl	800d690 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d0e0:	6878      	ldr	r0, [r7, #4]
 800d0e2:	f000 fae9 	bl	800d6b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	2200      	movs	r2, #0
 800d0ea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	681b      	ldr	r3, [r3, #0]
 800d0f0:	691b      	ldr	r3, [r3, #16]
 800d0f2:	f003 0304 	and.w	r3, r3, #4
 800d0f6:	2b04      	cmp	r3, #4
 800d0f8:	d122      	bne.n	800d140 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	681b      	ldr	r3, [r3, #0]
 800d0fe:	68db      	ldr	r3, [r3, #12]
 800d100:	f003 0304 	and.w	r3, r3, #4
 800d104:	2b04      	cmp	r3, #4
 800d106:	d11b      	bne.n	800d140 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	681b      	ldr	r3, [r3, #0]
 800d10c:	f06f 0204 	mvn.w	r2, #4
 800d110:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	2202      	movs	r2, #2
 800d116:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	681b      	ldr	r3, [r3, #0]
 800d11c:	699b      	ldr	r3, [r3, #24]
 800d11e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d122:	2b00      	cmp	r3, #0
 800d124:	d003      	beq.n	800d12e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d126:	6878      	ldr	r0, [r7, #4]
 800d128:	f000 fabc 	bl	800d6a4 <HAL_TIM_IC_CaptureCallback>
 800d12c:	e005      	b.n	800d13a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d12e:	6878      	ldr	r0, [r7, #4]
 800d130:	f000 faae 	bl	800d690 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d134:	6878      	ldr	r0, [r7, #4]
 800d136:	f000 fabf 	bl	800d6b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	2200      	movs	r2, #0
 800d13e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	681b      	ldr	r3, [r3, #0]
 800d144:	691b      	ldr	r3, [r3, #16]
 800d146:	f003 0308 	and.w	r3, r3, #8
 800d14a:	2b08      	cmp	r3, #8
 800d14c:	d122      	bne.n	800d194 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	681b      	ldr	r3, [r3, #0]
 800d152:	68db      	ldr	r3, [r3, #12]
 800d154:	f003 0308 	and.w	r3, r3, #8
 800d158:	2b08      	cmp	r3, #8
 800d15a:	d11b      	bne.n	800d194 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	681b      	ldr	r3, [r3, #0]
 800d160:	f06f 0208 	mvn.w	r2, #8
 800d164:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	2204      	movs	r2, #4
 800d16a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	681b      	ldr	r3, [r3, #0]
 800d170:	69db      	ldr	r3, [r3, #28]
 800d172:	f003 0303 	and.w	r3, r3, #3
 800d176:	2b00      	cmp	r3, #0
 800d178:	d003      	beq.n	800d182 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d17a:	6878      	ldr	r0, [r7, #4]
 800d17c:	f000 fa92 	bl	800d6a4 <HAL_TIM_IC_CaptureCallback>
 800d180:	e005      	b.n	800d18e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d182:	6878      	ldr	r0, [r7, #4]
 800d184:	f000 fa84 	bl	800d690 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d188:	6878      	ldr	r0, [r7, #4]
 800d18a:	f000 fa95 	bl	800d6b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	2200      	movs	r2, #0
 800d192:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	681b      	ldr	r3, [r3, #0]
 800d198:	691b      	ldr	r3, [r3, #16]
 800d19a:	f003 0310 	and.w	r3, r3, #16
 800d19e:	2b10      	cmp	r3, #16
 800d1a0:	d122      	bne.n	800d1e8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	681b      	ldr	r3, [r3, #0]
 800d1a6:	68db      	ldr	r3, [r3, #12]
 800d1a8:	f003 0310 	and.w	r3, r3, #16
 800d1ac:	2b10      	cmp	r3, #16
 800d1ae:	d11b      	bne.n	800d1e8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	681b      	ldr	r3, [r3, #0]
 800d1b4:	f06f 0210 	mvn.w	r2, #16
 800d1b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	2208      	movs	r2, #8
 800d1be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d1c0:	687b      	ldr	r3, [r7, #4]
 800d1c2:	681b      	ldr	r3, [r3, #0]
 800d1c4:	69db      	ldr	r3, [r3, #28]
 800d1c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d1ca:	2b00      	cmp	r3, #0
 800d1cc:	d003      	beq.n	800d1d6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d1ce:	6878      	ldr	r0, [r7, #4]
 800d1d0:	f000 fa68 	bl	800d6a4 <HAL_TIM_IC_CaptureCallback>
 800d1d4:	e005      	b.n	800d1e2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d1d6:	6878      	ldr	r0, [r7, #4]
 800d1d8:	f000 fa5a 	bl	800d690 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d1dc:	6878      	ldr	r0, [r7, #4]
 800d1de:	f000 fa6b 	bl	800d6b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d1e2:	687b      	ldr	r3, [r7, #4]
 800d1e4:	2200      	movs	r2, #0
 800d1e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	681b      	ldr	r3, [r3, #0]
 800d1ec:	691b      	ldr	r3, [r3, #16]
 800d1ee:	f003 0301 	and.w	r3, r3, #1
 800d1f2:	2b01      	cmp	r3, #1
 800d1f4:	d10e      	bne.n	800d214 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	681b      	ldr	r3, [r3, #0]
 800d1fa:	68db      	ldr	r3, [r3, #12]
 800d1fc:	f003 0301 	and.w	r3, r3, #1
 800d200:	2b01      	cmp	r3, #1
 800d202:	d107      	bne.n	800d214 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	681b      	ldr	r3, [r3, #0]
 800d208:	f06f 0201 	mvn.w	r2, #1
 800d20c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800d20e:	6878      	ldr	r0, [r7, #4]
 800d210:	f000 fa34 	bl	800d67c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	681b      	ldr	r3, [r3, #0]
 800d218:	691b      	ldr	r3, [r3, #16]
 800d21a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d21e:	2b80      	cmp	r3, #128	@ 0x80
 800d220:	d10e      	bne.n	800d240 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	681b      	ldr	r3, [r3, #0]
 800d226:	68db      	ldr	r3, [r3, #12]
 800d228:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d22c:	2b80      	cmp	r3, #128	@ 0x80
 800d22e:	d107      	bne.n	800d240 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	681b      	ldr	r3, [r3, #0]
 800d234:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800d238:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800d23a:	6878      	ldr	r0, [r7, #4]
 800d23c:	f000 fe34 	bl	800dea8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	681b      	ldr	r3, [r3, #0]
 800d244:	691b      	ldr	r3, [r3, #16]
 800d246:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d24a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d24e:	d10e      	bne.n	800d26e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	681b      	ldr	r3, [r3, #0]
 800d254:	68db      	ldr	r3, [r3, #12]
 800d256:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d25a:	2b80      	cmp	r3, #128	@ 0x80
 800d25c:	d107      	bne.n	800d26e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	681b      	ldr	r3, [r3, #0]
 800d262:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800d266:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800d268:	6878      	ldr	r0, [r7, #4]
 800d26a:	f000 fe27 	bl	800debc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	681b      	ldr	r3, [r3, #0]
 800d272:	691b      	ldr	r3, [r3, #16]
 800d274:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d278:	2b40      	cmp	r3, #64	@ 0x40
 800d27a:	d10e      	bne.n	800d29a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	681b      	ldr	r3, [r3, #0]
 800d280:	68db      	ldr	r3, [r3, #12]
 800d282:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d286:	2b40      	cmp	r3, #64	@ 0x40
 800d288:	d107      	bne.n	800d29a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	681b      	ldr	r3, [r3, #0]
 800d28e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800d292:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800d294:	6878      	ldr	r0, [r7, #4]
 800d296:	f000 fa19 	bl	800d6cc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800d29a:	687b      	ldr	r3, [r7, #4]
 800d29c:	681b      	ldr	r3, [r3, #0]
 800d29e:	691b      	ldr	r3, [r3, #16]
 800d2a0:	f003 0320 	and.w	r3, r3, #32
 800d2a4:	2b20      	cmp	r3, #32
 800d2a6:	d10e      	bne.n	800d2c6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	681b      	ldr	r3, [r3, #0]
 800d2ac:	68db      	ldr	r3, [r3, #12]
 800d2ae:	f003 0320 	and.w	r3, r3, #32
 800d2b2:	2b20      	cmp	r3, #32
 800d2b4:	d107      	bne.n	800d2c6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	681b      	ldr	r3, [r3, #0]
 800d2ba:	f06f 0220 	mvn.w	r2, #32
 800d2be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800d2c0:	6878      	ldr	r0, [r7, #4]
 800d2c2:	f000 fde7 	bl	800de94 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800d2c6:	bf00      	nop
 800d2c8:	3708      	adds	r7, #8
 800d2ca:	46bd      	mov	sp, r7
 800d2cc:	bd80      	pop	{r7, pc}

0800d2ce <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800d2ce:	b580      	push	{r7, lr}
 800d2d0:	b086      	sub	sp, #24
 800d2d2:	af00      	add	r7, sp, #0
 800d2d4:	60f8      	str	r0, [r7, #12]
 800d2d6:	60b9      	str	r1, [r7, #8]
 800d2d8:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800d2da:	2300      	movs	r3, #0
 800d2dc:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800d2de:	68fb      	ldr	r3, [r7, #12]
 800d2e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d2e4:	2b01      	cmp	r3, #1
 800d2e6:	d101      	bne.n	800d2ec <HAL_TIM_IC_ConfigChannel+0x1e>
 800d2e8:	2302      	movs	r3, #2
 800d2ea:	e088      	b.n	800d3fe <HAL_TIM_IC_ConfigChannel+0x130>
 800d2ec:	68fb      	ldr	r3, [r7, #12]
 800d2ee:	2201      	movs	r2, #1
 800d2f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	2b00      	cmp	r3, #0
 800d2f8:	d11b      	bne.n	800d332 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800d2fa:	68fb      	ldr	r3, [r7, #12]
 800d2fc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800d2fe:	68bb      	ldr	r3, [r7, #8]
 800d300:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800d302:	68bb      	ldr	r3, [r7, #8]
 800d304:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800d306:	68bb      	ldr	r3, [r7, #8]
 800d308:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800d30a:	f000 fb6d 	bl	800d9e8 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800d30e:	68fb      	ldr	r3, [r7, #12]
 800d310:	681b      	ldr	r3, [r3, #0]
 800d312:	699a      	ldr	r2, [r3, #24]
 800d314:	68fb      	ldr	r3, [r7, #12]
 800d316:	681b      	ldr	r3, [r3, #0]
 800d318:	f022 020c 	bic.w	r2, r2, #12
 800d31c:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800d31e:	68fb      	ldr	r3, [r7, #12]
 800d320:	681b      	ldr	r3, [r3, #0]
 800d322:	6999      	ldr	r1, [r3, #24]
 800d324:	68bb      	ldr	r3, [r7, #8]
 800d326:	689a      	ldr	r2, [r3, #8]
 800d328:	68fb      	ldr	r3, [r7, #12]
 800d32a:	681b      	ldr	r3, [r3, #0]
 800d32c:	430a      	orrs	r2, r1
 800d32e:	619a      	str	r2, [r3, #24]
 800d330:	e060      	b.n	800d3f4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	2b04      	cmp	r3, #4
 800d336:	d11c      	bne.n	800d372 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800d338:	68fb      	ldr	r3, [r7, #12]
 800d33a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800d33c:	68bb      	ldr	r3, [r7, #8]
 800d33e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800d340:	68bb      	ldr	r3, [r7, #8]
 800d342:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800d344:	68bb      	ldr	r3, [r7, #8]
 800d346:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800d348:	f000 fbf1 	bl	800db2e <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800d34c:	68fb      	ldr	r3, [r7, #12]
 800d34e:	681b      	ldr	r3, [r3, #0]
 800d350:	699a      	ldr	r2, [r3, #24]
 800d352:	68fb      	ldr	r3, [r7, #12]
 800d354:	681b      	ldr	r3, [r3, #0]
 800d356:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800d35a:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800d35c:	68fb      	ldr	r3, [r7, #12]
 800d35e:	681b      	ldr	r3, [r3, #0]
 800d360:	6999      	ldr	r1, [r3, #24]
 800d362:	68bb      	ldr	r3, [r7, #8]
 800d364:	689b      	ldr	r3, [r3, #8]
 800d366:	021a      	lsls	r2, r3, #8
 800d368:	68fb      	ldr	r3, [r7, #12]
 800d36a:	681b      	ldr	r3, [r3, #0]
 800d36c:	430a      	orrs	r2, r1
 800d36e:	619a      	str	r2, [r3, #24]
 800d370:	e040      	b.n	800d3f4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	2b08      	cmp	r3, #8
 800d376:	d11b      	bne.n	800d3b0 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800d378:	68fb      	ldr	r3, [r7, #12]
 800d37a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800d37c:	68bb      	ldr	r3, [r7, #8]
 800d37e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800d380:	68bb      	ldr	r3, [r7, #8]
 800d382:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800d384:	68bb      	ldr	r3, [r7, #8]
 800d386:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800d388:	f000 fc3e 	bl	800dc08 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800d38c:	68fb      	ldr	r3, [r7, #12]
 800d38e:	681b      	ldr	r3, [r3, #0]
 800d390:	69da      	ldr	r2, [r3, #28]
 800d392:	68fb      	ldr	r3, [r7, #12]
 800d394:	681b      	ldr	r3, [r3, #0]
 800d396:	f022 020c 	bic.w	r2, r2, #12
 800d39a:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800d39c:	68fb      	ldr	r3, [r7, #12]
 800d39e:	681b      	ldr	r3, [r3, #0]
 800d3a0:	69d9      	ldr	r1, [r3, #28]
 800d3a2:	68bb      	ldr	r3, [r7, #8]
 800d3a4:	689a      	ldr	r2, [r3, #8]
 800d3a6:	68fb      	ldr	r3, [r7, #12]
 800d3a8:	681b      	ldr	r3, [r3, #0]
 800d3aa:	430a      	orrs	r2, r1
 800d3ac:	61da      	str	r2, [r3, #28]
 800d3ae:	e021      	b.n	800d3f4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	2b0c      	cmp	r3, #12
 800d3b4:	d11c      	bne.n	800d3f0 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800d3b6:	68fb      	ldr	r3, [r7, #12]
 800d3b8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800d3ba:	68bb      	ldr	r3, [r7, #8]
 800d3bc:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800d3be:	68bb      	ldr	r3, [r7, #8]
 800d3c0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800d3c2:	68bb      	ldr	r3, [r7, #8]
 800d3c4:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800d3c6:	f000 fc5b 	bl	800dc80 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800d3ca:	68fb      	ldr	r3, [r7, #12]
 800d3cc:	681b      	ldr	r3, [r3, #0]
 800d3ce:	69da      	ldr	r2, [r3, #28]
 800d3d0:	68fb      	ldr	r3, [r7, #12]
 800d3d2:	681b      	ldr	r3, [r3, #0]
 800d3d4:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800d3d8:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800d3da:	68fb      	ldr	r3, [r7, #12]
 800d3dc:	681b      	ldr	r3, [r3, #0]
 800d3de:	69d9      	ldr	r1, [r3, #28]
 800d3e0:	68bb      	ldr	r3, [r7, #8]
 800d3e2:	689b      	ldr	r3, [r3, #8]
 800d3e4:	021a      	lsls	r2, r3, #8
 800d3e6:	68fb      	ldr	r3, [r7, #12]
 800d3e8:	681b      	ldr	r3, [r3, #0]
 800d3ea:	430a      	orrs	r2, r1
 800d3ec:	61da      	str	r2, [r3, #28]
 800d3ee:	e001      	b.n	800d3f4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800d3f0:	2301      	movs	r3, #1
 800d3f2:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800d3f4:	68fb      	ldr	r3, [r7, #12]
 800d3f6:	2200      	movs	r2, #0
 800d3f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800d3fc:	7dfb      	ldrb	r3, [r7, #23]
}
 800d3fe:	4618      	mov	r0, r3
 800d400:	3718      	adds	r7, #24
 800d402:	46bd      	mov	sp, r7
 800d404:	bd80      	pop	{r7, pc}
	...

0800d408 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800d408:	b580      	push	{r7, lr}
 800d40a:	b084      	sub	sp, #16
 800d40c:	af00      	add	r7, sp, #0
 800d40e:	6078      	str	r0, [r7, #4]
 800d410:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d412:	2300      	movs	r3, #0
 800d414:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d41c:	2b01      	cmp	r3, #1
 800d41e:	d101      	bne.n	800d424 <HAL_TIM_ConfigClockSource+0x1c>
 800d420:	2302      	movs	r3, #2
 800d422:	e0dc      	b.n	800d5de <HAL_TIM_ConfigClockSource+0x1d6>
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	2201      	movs	r2, #1
 800d428:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	2202      	movs	r2, #2
 800d430:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	681b      	ldr	r3, [r3, #0]
 800d438:	689b      	ldr	r3, [r3, #8]
 800d43a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800d43c:	68ba      	ldr	r2, [r7, #8]
 800d43e:	4b6a      	ldr	r3, [pc, #424]	@ (800d5e8 <HAL_TIM_ConfigClockSource+0x1e0>)
 800d440:	4013      	ands	r3, r2
 800d442:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d444:	68bb      	ldr	r3, [r7, #8]
 800d446:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800d44a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	681b      	ldr	r3, [r3, #0]
 800d450:	68ba      	ldr	r2, [r7, #8]
 800d452:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800d454:	683b      	ldr	r3, [r7, #0]
 800d456:	681b      	ldr	r3, [r3, #0]
 800d458:	4a64      	ldr	r2, [pc, #400]	@ (800d5ec <HAL_TIM_ConfigClockSource+0x1e4>)
 800d45a:	4293      	cmp	r3, r2
 800d45c:	f000 80a9 	beq.w	800d5b2 <HAL_TIM_ConfigClockSource+0x1aa>
 800d460:	4a62      	ldr	r2, [pc, #392]	@ (800d5ec <HAL_TIM_ConfigClockSource+0x1e4>)
 800d462:	4293      	cmp	r3, r2
 800d464:	f200 80ae 	bhi.w	800d5c4 <HAL_TIM_ConfigClockSource+0x1bc>
 800d468:	4a61      	ldr	r2, [pc, #388]	@ (800d5f0 <HAL_TIM_ConfigClockSource+0x1e8>)
 800d46a:	4293      	cmp	r3, r2
 800d46c:	f000 80a1 	beq.w	800d5b2 <HAL_TIM_ConfigClockSource+0x1aa>
 800d470:	4a5f      	ldr	r2, [pc, #380]	@ (800d5f0 <HAL_TIM_ConfigClockSource+0x1e8>)
 800d472:	4293      	cmp	r3, r2
 800d474:	f200 80a6 	bhi.w	800d5c4 <HAL_TIM_ConfigClockSource+0x1bc>
 800d478:	4a5e      	ldr	r2, [pc, #376]	@ (800d5f4 <HAL_TIM_ConfigClockSource+0x1ec>)
 800d47a:	4293      	cmp	r3, r2
 800d47c:	f000 8099 	beq.w	800d5b2 <HAL_TIM_ConfigClockSource+0x1aa>
 800d480:	4a5c      	ldr	r2, [pc, #368]	@ (800d5f4 <HAL_TIM_ConfigClockSource+0x1ec>)
 800d482:	4293      	cmp	r3, r2
 800d484:	f200 809e 	bhi.w	800d5c4 <HAL_TIM_ConfigClockSource+0x1bc>
 800d488:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800d48c:	f000 8091 	beq.w	800d5b2 <HAL_TIM_ConfigClockSource+0x1aa>
 800d490:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800d494:	f200 8096 	bhi.w	800d5c4 <HAL_TIM_ConfigClockSource+0x1bc>
 800d498:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d49c:	f000 8089 	beq.w	800d5b2 <HAL_TIM_ConfigClockSource+0x1aa>
 800d4a0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d4a4:	f200 808e 	bhi.w	800d5c4 <HAL_TIM_ConfigClockSource+0x1bc>
 800d4a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d4ac:	d03e      	beq.n	800d52c <HAL_TIM_ConfigClockSource+0x124>
 800d4ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d4b2:	f200 8087 	bhi.w	800d5c4 <HAL_TIM_ConfigClockSource+0x1bc>
 800d4b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d4ba:	f000 8086 	beq.w	800d5ca <HAL_TIM_ConfigClockSource+0x1c2>
 800d4be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d4c2:	d87f      	bhi.n	800d5c4 <HAL_TIM_ConfigClockSource+0x1bc>
 800d4c4:	2b70      	cmp	r3, #112	@ 0x70
 800d4c6:	d01a      	beq.n	800d4fe <HAL_TIM_ConfigClockSource+0xf6>
 800d4c8:	2b70      	cmp	r3, #112	@ 0x70
 800d4ca:	d87b      	bhi.n	800d5c4 <HAL_TIM_ConfigClockSource+0x1bc>
 800d4cc:	2b60      	cmp	r3, #96	@ 0x60
 800d4ce:	d050      	beq.n	800d572 <HAL_TIM_ConfigClockSource+0x16a>
 800d4d0:	2b60      	cmp	r3, #96	@ 0x60
 800d4d2:	d877      	bhi.n	800d5c4 <HAL_TIM_ConfigClockSource+0x1bc>
 800d4d4:	2b50      	cmp	r3, #80	@ 0x50
 800d4d6:	d03c      	beq.n	800d552 <HAL_TIM_ConfigClockSource+0x14a>
 800d4d8:	2b50      	cmp	r3, #80	@ 0x50
 800d4da:	d873      	bhi.n	800d5c4 <HAL_TIM_ConfigClockSource+0x1bc>
 800d4dc:	2b40      	cmp	r3, #64	@ 0x40
 800d4de:	d058      	beq.n	800d592 <HAL_TIM_ConfigClockSource+0x18a>
 800d4e0:	2b40      	cmp	r3, #64	@ 0x40
 800d4e2:	d86f      	bhi.n	800d5c4 <HAL_TIM_ConfigClockSource+0x1bc>
 800d4e4:	2b30      	cmp	r3, #48	@ 0x30
 800d4e6:	d064      	beq.n	800d5b2 <HAL_TIM_ConfigClockSource+0x1aa>
 800d4e8:	2b30      	cmp	r3, #48	@ 0x30
 800d4ea:	d86b      	bhi.n	800d5c4 <HAL_TIM_ConfigClockSource+0x1bc>
 800d4ec:	2b20      	cmp	r3, #32
 800d4ee:	d060      	beq.n	800d5b2 <HAL_TIM_ConfigClockSource+0x1aa>
 800d4f0:	2b20      	cmp	r3, #32
 800d4f2:	d867      	bhi.n	800d5c4 <HAL_TIM_ConfigClockSource+0x1bc>
 800d4f4:	2b00      	cmp	r3, #0
 800d4f6:	d05c      	beq.n	800d5b2 <HAL_TIM_ConfigClockSource+0x1aa>
 800d4f8:	2b10      	cmp	r3, #16
 800d4fa:	d05a      	beq.n	800d5b2 <HAL_TIM_ConfigClockSource+0x1aa>
 800d4fc:	e062      	b.n	800d5c4 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800d502:	683b      	ldr	r3, [r7, #0]
 800d504:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800d506:	683b      	ldr	r3, [r7, #0]
 800d508:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800d50a:	683b      	ldr	r3, [r7, #0]
 800d50c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800d50e:	f000 fc13 	bl	800dd38 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800d512:	687b      	ldr	r3, [r7, #4]
 800d514:	681b      	ldr	r3, [r3, #0]
 800d516:	689b      	ldr	r3, [r3, #8]
 800d518:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800d51a:	68bb      	ldr	r3, [r7, #8]
 800d51c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800d520:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	681b      	ldr	r3, [r3, #0]
 800d526:	68ba      	ldr	r2, [r7, #8]
 800d528:	609a      	str	r2, [r3, #8]
      break;
 800d52a:	e04f      	b.n	800d5cc <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800d530:	683b      	ldr	r3, [r7, #0]
 800d532:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800d534:	683b      	ldr	r3, [r7, #0]
 800d536:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800d538:	683b      	ldr	r3, [r7, #0]
 800d53a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800d53c:	f000 fbfc 	bl	800dd38 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	681b      	ldr	r3, [r3, #0]
 800d544:	689a      	ldr	r2, [r3, #8]
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	681b      	ldr	r3, [r3, #0]
 800d54a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800d54e:	609a      	str	r2, [r3, #8]
      break;
 800d550:	e03c      	b.n	800d5cc <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d556:	683b      	ldr	r3, [r7, #0]
 800d558:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d55a:	683b      	ldr	r3, [r7, #0]
 800d55c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d55e:	461a      	mov	r2, r3
 800d560:	f000 fab6 	bl	800dad0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	681b      	ldr	r3, [r3, #0]
 800d568:	2150      	movs	r1, #80	@ 0x50
 800d56a:	4618      	mov	r0, r3
 800d56c:	f000 fbc6 	bl	800dcfc <TIM_ITRx_SetConfig>
      break;
 800d570:	e02c      	b.n	800d5cc <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d576:	683b      	ldr	r3, [r7, #0]
 800d578:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d57a:	683b      	ldr	r3, [r7, #0]
 800d57c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800d57e:	461a      	mov	r2, r3
 800d580:	f000 fb12 	bl	800dba8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	681b      	ldr	r3, [r3, #0]
 800d588:	2160      	movs	r1, #96	@ 0x60
 800d58a:	4618      	mov	r0, r3
 800d58c:	f000 fbb6 	bl	800dcfc <TIM_ITRx_SetConfig>
      break;
 800d590:	e01c      	b.n	800d5cc <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d592:	687b      	ldr	r3, [r7, #4]
 800d594:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d596:	683b      	ldr	r3, [r7, #0]
 800d598:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d59a:	683b      	ldr	r3, [r7, #0]
 800d59c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d59e:	461a      	mov	r2, r3
 800d5a0:	f000 fa96 	bl	800dad0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	681b      	ldr	r3, [r3, #0]
 800d5a8:	2140      	movs	r1, #64	@ 0x40
 800d5aa:	4618      	mov	r0, r3
 800d5ac:	f000 fba6 	bl	800dcfc <TIM_ITRx_SetConfig>
      break;
 800d5b0:	e00c      	b.n	800d5cc <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800d5b2:	687b      	ldr	r3, [r7, #4]
 800d5b4:	681a      	ldr	r2, [r3, #0]
 800d5b6:	683b      	ldr	r3, [r7, #0]
 800d5b8:	681b      	ldr	r3, [r3, #0]
 800d5ba:	4619      	mov	r1, r3
 800d5bc:	4610      	mov	r0, r2
 800d5be:	f000 fb9d 	bl	800dcfc <TIM_ITRx_SetConfig>
      break;
 800d5c2:	e003      	b.n	800d5cc <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800d5c4:	2301      	movs	r3, #1
 800d5c6:	73fb      	strb	r3, [r7, #15]
      break;
 800d5c8:	e000      	b.n	800d5cc <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800d5ca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	2201      	movs	r2, #1
 800d5d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800d5d4:	687b      	ldr	r3, [r7, #4]
 800d5d6:	2200      	movs	r2, #0
 800d5d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800d5dc:	7bfb      	ldrb	r3, [r7, #15]
}
 800d5de:	4618      	mov	r0, r3
 800d5e0:	3710      	adds	r7, #16
 800d5e2:	46bd      	mov	sp, r7
 800d5e4:	bd80      	pop	{r7, pc}
 800d5e6:	bf00      	nop
 800d5e8:	ffceff88 	.word	0xffceff88
 800d5ec:	00100040 	.word	0x00100040
 800d5f0:	00100030 	.word	0x00100030
 800d5f4:	00100020 	.word	0x00100020

0800d5f8 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800d5f8:	b580      	push	{r7, lr}
 800d5fa:	b082      	sub	sp, #8
 800d5fc:	af00      	add	r7, sp, #0
 800d5fe:	6078      	str	r0, [r7, #4]
 800d600:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d608:	2b01      	cmp	r3, #1
 800d60a:	d101      	bne.n	800d610 <HAL_TIM_SlaveConfigSynchro+0x18>
 800d60c:	2302      	movs	r3, #2
 800d60e:	e031      	b.n	800d674 <HAL_TIM_SlaveConfigSynchro+0x7c>
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	2201      	movs	r2, #1
 800d614:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	2202      	movs	r2, #2
 800d61c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800d620:	6839      	ldr	r1, [r7, #0]
 800d622:	6878      	ldr	r0, [r7, #4]
 800d624:	f000 f8f6 	bl	800d814 <TIM_SlaveTimer_SetConfig>
 800d628:	4603      	mov	r3, r0
 800d62a:	2b00      	cmp	r3, #0
 800d62c:	d009      	beq.n	800d642 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	2201      	movs	r2, #1
 800d632:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 800d636:	687b      	ldr	r3, [r7, #4]
 800d638:	2200      	movs	r2, #0
 800d63a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 800d63e:	2301      	movs	r3, #1
 800d640:	e018      	b.n	800d674 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	681b      	ldr	r3, [r3, #0]
 800d646:	68da      	ldr	r2, [r3, #12]
 800d648:	687b      	ldr	r3, [r7, #4]
 800d64a:	681b      	ldr	r3, [r3, #0]
 800d64c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d650:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	681b      	ldr	r3, [r3, #0]
 800d656:	68da      	ldr	r2, [r3, #12]
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	681b      	ldr	r3, [r3, #0]
 800d65c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800d660:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800d662:	687b      	ldr	r3, [r7, #4]
 800d664:	2201      	movs	r2, #1
 800d666:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	2200      	movs	r2, #0
 800d66e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d672:	2300      	movs	r3, #0
}
 800d674:	4618      	mov	r0, r3
 800d676:	3708      	adds	r7, #8
 800d678:	46bd      	mov	sp, r7
 800d67a:	bd80      	pop	{r7, pc}

0800d67c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d67c:	b480      	push	{r7}
 800d67e:	b083      	sub	sp, #12
 800d680:	af00      	add	r7, sp, #0
 800d682:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800d684:	bf00      	nop
 800d686:	370c      	adds	r7, #12
 800d688:	46bd      	mov	sp, r7
 800d68a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d68e:	4770      	bx	lr

0800d690 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d690:	b480      	push	{r7}
 800d692:	b083      	sub	sp, #12
 800d694:	af00      	add	r7, sp, #0
 800d696:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d698:	bf00      	nop
 800d69a:	370c      	adds	r7, #12
 800d69c:	46bd      	mov	sp, r7
 800d69e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6a2:	4770      	bx	lr

0800d6a4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d6a4:	b480      	push	{r7}
 800d6a6:	b083      	sub	sp, #12
 800d6a8:	af00      	add	r7, sp, #0
 800d6aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d6ac:	bf00      	nop
 800d6ae:	370c      	adds	r7, #12
 800d6b0:	46bd      	mov	sp, r7
 800d6b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6b6:	4770      	bx	lr

0800d6b8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d6b8:	b480      	push	{r7}
 800d6ba:	b083      	sub	sp, #12
 800d6bc:	af00      	add	r7, sp, #0
 800d6be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d6c0:	bf00      	nop
 800d6c2:	370c      	adds	r7, #12
 800d6c4:	46bd      	mov	sp, r7
 800d6c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6ca:	4770      	bx	lr

0800d6cc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d6cc:	b480      	push	{r7}
 800d6ce:	b083      	sub	sp, #12
 800d6d0:	af00      	add	r7, sp, #0
 800d6d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d6d4:	bf00      	nop
 800d6d6:	370c      	adds	r7, #12
 800d6d8:	46bd      	mov	sp, r7
 800d6da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6de:	4770      	bx	lr

0800d6e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800d6e0:	b480      	push	{r7}
 800d6e2:	b085      	sub	sp, #20
 800d6e4:	af00      	add	r7, sp, #0
 800d6e6:	6078      	str	r0, [r7, #4]
 800d6e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	681b      	ldr	r3, [r3, #0]
 800d6ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d6f0:	687b      	ldr	r3, [r7, #4]
 800d6f2:	4a40      	ldr	r2, [pc, #256]	@ (800d7f4 <TIM_Base_SetConfig+0x114>)
 800d6f4:	4293      	cmp	r3, r2
 800d6f6:	d013      	beq.n	800d720 <TIM_Base_SetConfig+0x40>
 800d6f8:	687b      	ldr	r3, [r7, #4]
 800d6fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d6fe:	d00f      	beq.n	800d720 <TIM_Base_SetConfig+0x40>
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	4a3d      	ldr	r2, [pc, #244]	@ (800d7f8 <TIM_Base_SetConfig+0x118>)
 800d704:	4293      	cmp	r3, r2
 800d706:	d00b      	beq.n	800d720 <TIM_Base_SetConfig+0x40>
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	4a3c      	ldr	r2, [pc, #240]	@ (800d7fc <TIM_Base_SetConfig+0x11c>)
 800d70c:	4293      	cmp	r3, r2
 800d70e:	d007      	beq.n	800d720 <TIM_Base_SetConfig+0x40>
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	4a3b      	ldr	r2, [pc, #236]	@ (800d800 <TIM_Base_SetConfig+0x120>)
 800d714:	4293      	cmp	r3, r2
 800d716:	d003      	beq.n	800d720 <TIM_Base_SetConfig+0x40>
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	4a3a      	ldr	r2, [pc, #232]	@ (800d804 <TIM_Base_SetConfig+0x124>)
 800d71c:	4293      	cmp	r3, r2
 800d71e:	d108      	bne.n	800d732 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d720:	68fb      	ldr	r3, [r7, #12]
 800d722:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d726:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d728:	683b      	ldr	r3, [r7, #0]
 800d72a:	685b      	ldr	r3, [r3, #4]
 800d72c:	68fa      	ldr	r2, [r7, #12]
 800d72e:	4313      	orrs	r3, r2
 800d730:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	4a2f      	ldr	r2, [pc, #188]	@ (800d7f4 <TIM_Base_SetConfig+0x114>)
 800d736:	4293      	cmp	r3, r2
 800d738:	d01f      	beq.n	800d77a <TIM_Base_SetConfig+0x9a>
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d740:	d01b      	beq.n	800d77a <TIM_Base_SetConfig+0x9a>
 800d742:	687b      	ldr	r3, [r7, #4]
 800d744:	4a2c      	ldr	r2, [pc, #176]	@ (800d7f8 <TIM_Base_SetConfig+0x118>)
 800d746:	4293      	cmp	r3, r2
 800d748:	d017      	beq.n	800d77a <TIM_Base_SetConfig+0x9a>
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	4a2b      	ldr	r2, [pc, #172]	@ (800d7fc <TIM_Base_SetConfig+0x11c>)
 800d74e:	4293      	cmp	r3, r2
 800d750:	d013      	beq.n	800d77a <TIM_Base_SetConfig+0x9a>
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	4a2a      	ldr	r2, [pc, #168]	@ (800d800 <TIM_Base_SetConfig+0x120>)
 800d756:	4293      	cmp	r3, r2
 800d758:	d00f      	beq.n	800d77a <TIM_Base_SetConfig+0x9a>
 800d75a:	687b      	ldr	r3, [r7, #4]
 800d75c:	4a29      	ldr	r2, [pc, #164]	@ (800d804 <TIM_Base_SetConfig+0x124>)
 800d75e:	4293      	cmp	r3, r2
 800d760:	d00b      	beq.n	800d77a <TIM_Base_SetConfig+0x9a>
 800d762:	687b      	ldr	r3, [r7, #4]
 800d764:	4a28      	ldr	r2, [pc, #160]	@ (800d808 <TIM_Base_SetConfig+0x128>)
 800d766:	4293      	cmp	r3, r2
 800d768:	d007      	beq.n	800d77a <TIM_Base_SetConfig+0x9a>
 800d76a:	687b      	ldr	r3, [r7, #4]
 800d76c:	4a27      	ldr	r2, [pc, #156]	@ (800d80c <TIM_Base_SetConfig+0x12c>)
 800d76e:	4293      	cmp	r3, r2
 800d770:	d003      	beq.n	800d77a <TIM_Base_SetConfig+0x9a>
 800d772:	687b      	ldr	r3, [r7, #4]
 800d774:	4a26      	ldr	r2, [pc, #152]	@ (800d810 <TIM_Base_SetConfig+0x130>)
 800d776:	4293      	cmp	r3, r2
 800d778:	d108      	bne.n	800d78c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d77a:	68fb      	ldr	r3, [r7, #12]
 800d77c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d780:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d782:	683b      	ldr	r3, [r7, #0]
 800d784:	68db      	ldr	r3, [r3, #12]
 800d786:	68fa      	ldr	r2, [r7, #12]
 800d788:	4313      	orrs	r3, r2
 800d78a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d78c:	68fb      	ldr	r3, [r7, #12]
 800d78e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800d792:	683b      	ldr	r3, [r7, #0]
 800d794:	695b      	ldr	r3, [r3, #20]
 800d796:	4313      	orrs	r3, r2
 800d798:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	68fa      	ldr	r2, [r7, #12]
 800d79e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d7a0:	683b      	ldr	r3, [r7, #0]
 800d7a2:	689a      	ldr	r2, [r3, #8]
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d7a8:	683b      	ldr	r3, [r7, #0]
 800d7aa:	681a      	ldr	r2, [r3, #0]
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	4a10      	ldr	r2, [pc, #64]	@ (800d7f4 <TIM_Base_SetConfig+0x114>)
 800d7b4:	4293      	cmp	r3, r2
 800d7b6:	d00f      	beq.n	800d7d8 <TIM_Base_SetConfig+0xf8>
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	4a12      	ldr	r2, [pc, #72]	@ (800d804 <TIM_Base_SetConfig+0x124>)
 800d7bc:	4293      	cmp	r3, r2
 800d7be:	d00b      	beq.n	800d7d8 <TIM_Base_SetConfig+0xf8>
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	4a11      	ldr	r2, [pc, #68]	@ (800d808 <TIM_Base_SetConfig+0x128>)
 800d7c4:	4293      	cmp	r3, r2
 800d7c6:	d007      	beq.n	800d7d8 <TIM_Base_SetConfig+0xf8>
 800d7c8:	687b      	ldr	r3, [r7, #4]
 800d7ca:	4a10      	ldr	r2, [pc, #64]	@ (800d80c <TIM_Base_SetConfig+0x12c>)
 800d7cc:	4293      	cmp	r3, r2
 800d7ce:	d003      	beq.n	800d7d8 <TIM_Base_SetConfig+0xf8>
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	4a0f      	ldr	r2, [pc, #60]	@ (800d810 <TIM_Base_SetConfig+0x130>)
 800d7d4:	4293      	cmp	r3, r2
 800d7d6:	d103      	bne.n	800d7e0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d7d8:	683b      	ldr	r3, [r7, #0]
 800d7da:	691a      	ldr	r2, [r3, #16]
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	2201      	movs	r2, #1
 800d7e4:	615a      	str	r2, [r3, #20]
}
 800d7e6:	bf00      	nop
 800d7e8:	3714      	adds	r7, #20
 800d7ea:	46bd      	mov	sp, r7
 800d7ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7f0:	4770      	bx	lr
 800d7f2:	bf00      	nop
 800d7f4:	40010000 	.word	0x40010000
 800d7f8:	40000400 	.word	0x40000400
 800d7fc:	40000800 	.word	0x40000800
 800d800:	40000c00 	.word	0x40000c00
 800d804:	40010400 	.word	0x40010400
 800d808:	40014000 	.word	0x40014000
 800d80c:	40014400 	.word	0x40014400
 800d810:	40014800 	.word	0x40014800

0800d814 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800d814:	b580      	push	{r7, lr}
 800d816:	b086      	sub	sp, #24
 800d818:	af00      	add	r7, sp, #0
 800d81a:	6078      	str	r0, [r7, #4]
 800d81c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d81e:	2300      	movs	r3, #0
 800d820:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	681b      	ldr	r3, [r3, #0]
 800d826:	689b      	ldr	r3, [r3, #8]
 800d828:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d82a:	693a      	ldr	r2, [r7, #16]
 800d82c:	4b65      	ldr	r3, [pc, #404]	@ (800d9c4 <TIM_SlaveTimer_SetConfig+0x1b0>)
 800d82e:	4013      	ands	r3, r2
 800d830:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800d832:	683b      	ldr	r3, [r7, #0]
 800d834:	685b      	ldr	r3, [r3, #4]
 800d836:	693a      	ldr	r2, [r7, #16]
 800d838:	4313      	orrs	r3, r2
 800d83a:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800d83c:	693a      	ldr	r2, [r7, #16]
 800d83e:	4b62      	ldr	r3, [pc, #392]	@ (800d9c8 <TIM_SlaveTimer_SetConfig+0x1b4>)
 800d840:	4013      	ands	r3, r2
 800d842:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800d844:	683b      	ldr	r3, [r7, #0]
 800d846:	681b      	ldr	r3, [r3, #0]
 800d848:	693a      	ldr	r2, [r7, #16]
 800d84a:	4313      	orrs	r3, r2
 800d84c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	681b      	ldr	r3, [r3, #0]
 800d852:	693a      	ldr	r2, [r7, #16]
 800d854:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800d856:	683b      	ldr	r3, [r7, #0]
 800d858:	685b      	ldr	r3, [r3, #4]
 800d85a:	4a5c      	ldr	r2, [pc, #368]	@ (800d9cc <TIM_SlaveTimer_SetConfig+0x1b8>)
 800d85c:	4293      	cmp	r3, r2
 800d85e:	f000 80ab 	beq.w	800d9b8 <TIM_SlaveTimer_SetConfig+0x1a4>
 800d862:	4a5a      	ldr	r2, [pc, #360]	@ (800d9cc <TIM_SlaveTimer_SetConfig+0x1b8>)
 800d864:	4293      	cmp	r3, r2
 800d866:	f200 80a4 	bhi.w	800d9b2 <TIM_SlaveTimer_SetConfig+0x19e>
 800d86a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d86e:	f000 80a3 	beq.w	800d9b8 <TIM_SlaveTimer_SetConfig+0x1a4>
 800d872:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d876:	f200 809c 	bhi.w	800d9b2 <TIM_SlaveTimer_SetConfig+0x19e>
 800d87a:	4a55      	ldr	r2, [pc, #340]	@ (800d9d0 <TIM_SlaveTimer_SetConfig+0x1bc>)
 800d87c:	4293      	cmp	r3, r2
 800d87e:	f000 809b 	beq.w	800d9b8 <TIM_SlaveTimer_SetConfig+0x1a4>
 800d882:	4a53      	ldr	r2, [pc, #332]	@ (800d9d0 <TIM_SlaveTimer_SetConfig+0x1bc>)
 800d884:	4293      	cmp	r3, r2
 800d886:	f200 8094 	bhi.w	800d9b2 <TIM_SlaveTimer_SetConfig+0x19e>
 800d88a:	4a52      	ldr	r2, [pc, #328]	@ (800d9d4 <TIM_SlaveTimer_SetConfig+0x1c0>)
 800d88c:	4293      	cmp	r3, r2
 800d88e:	f000 8093 	beq.w	800d9b8 <TIM_SlaveTimer_SetConfig+0x1a4>
 800d892:	4a50      	ldr	r2, [pc, #320]	@ (800d9d4 <TIM_SlaveTimer_SetConfig+0x1c0>)
 800d894:	4293      	cmp	r3, r2
 800d896:	f200 808c 	bhi.w	800d9b2 <TIM_SlaveTimer_SetConfig+0x19e>
 800d89a:	4a4f      	ldr	r2, [pc, #316]	@ (800d9d8 <TIM_SlaveTimer_SetConfig+0x1c4>)
 800d89c:	4293      	cmp	r3, r2
 800d89e:	f000 808b 	beq.w	800d9b8 <TIM_SlaveTimer_SetConfig+0x1a4>
 800d8a2:	4a4d      	ldr	r2, [pc, #308]	@ (800d9d8 <TIM_SlaveTimer_SetConfig+0x1c4>)
 800d8a4:	4293      	cmp	r3, r2
 800d8a6:	f200 8084 	bhi.w	800d9b2 <TIM_SlaveTimer_SetConfig+0x19e>
 800d8aa:	4a4c      	ldr	r2, [pc, #304]	@ (800d9dc <TIM_SlaveTimer_SetConfig+0x1c8>)
 800d8ac:	4293      	cmp	r3, r2
 800d8ae:	f000 8083 	beq.w	800d9b8 <TIM_SlaveTimer_SetConfig+0x1a4>
 800d8b2:	4a4a      	ldr	r2, [pc, #296]	@ (800d9dc <TIM_SlaveTimer_SetConfig+0x1c8>)
 800d8b4:	4293      	cmp	r3, r2
 800d8b6:	d87c      	bhi.n	800d9b2 <TIM_SlaveTimer_SetConfig+0x19e>
 800d8b8:	4a49      	ldr	r2, [pc, #292]	@ (800d9e0 <TIM_SlaveTimer_SetConfig+0x1cc>)
 800d8ba:	4293      	cmp	r3, r2
 800d8bc:	d07c      	beq.n	800d9b8 <TIM_SlaveTimer_SetConfig+0x1a4>
 800d8be:	4a48      	ldr	r2, [pc, #288]	@ (800d9e0 <TIM_SlaveTimer_SetConfig+0x1cc>)
 800d8c0:	4293      	cmp	r3, r2
 800d8c2:	d876      	bhi.n	800d9b2 <TIM_SlaveTimer_SetConfig+0x19e>
 800d8c4:	4a47      	ldr	r2, [pc, #284]	@ (800d9e4 <TIM_SlaveTimer_SetConfig+0x1d0>)
 800d8c6:	4293      	cmp	r3, r2
 800d8c8:	d076      	beq.n	800d9b8 <TIM_SlaveTimer_SetConfig+0x1a4>
 800d8ca:	4a46      	ldr	r2, [pc, #280]	@ (800d9e4 <TIM_SlaveTimer_SetConfig+0x1d0>)
 800d8cc:	4293      	cmp	r3, r2
 800d8ce:	d870      	bhi.n	800d9b2 <TIM_SlaveTimer_SetConfig+0x19e>
 800d8d0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800d8d4:	d070      	beq.n	800d9b8 <TIM_SlaveTimer_SetConfig+0x1a4>
 800d8d6:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800d8da:	d86a      	bhi.n	800d9b2 <TIM_SlaveTimer_SetConfig+0x19e>
 800d8dc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d8e0:	d06a      	beq.n	800d9b8 <TIM_SlaveTimer_SetConfig+0x1a4>
 800d8e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d8e6:	d864      	bhi.n	800d9b2 <TIM_SlaveTimer_SetConfig+0x19e>
 800d8e8:	2b70      	cmp	r3, #112	@ 0x70
 800d8ea:	d01a      	beq.n	800d922 <TIM_SlaveTimer_SetConfig+0x10e>
 800d8ec:	2b70      	cmp	r3, #112	@ 0x70
 800d8ee:	d860      	bhi.n	800d9b2 <TIM_SlaveTimer_SetConfig+0x19e>
 800d8f0:	2b60      	cmp	r3, #96	@ 0x60
 800d8f2:	d054      	beq.n	800d99e <TIM_SlaveTimer_SetConfig+0x18a>
 800d8f4:	2b60      	cmp	r3, #96	@ 0x60
 800d8f6:	d85c      	bhi.n	800d9b2 <TIM_SlaveTimer_SetConfig+0x19e>
 800d8f8:	2b50      	cmp	r3, #80	@ 0x50
 800d8fa:	d046      	beq.n	800d98a <TIM_SlaveTimer_SetConfig+0x176>
 800d8fc:	2b50      	cmp	r3, #80	@ 0x50
 800d8fe:	d858      	bhi.n	800d9b2 <TIM_SlaveTimer_SetConfig+0x19e>
 800d900:	2b40      	cmp	r3, #64	@ 0x40
 800d902:	d019      	beq.n	800d938 <TIM_SlaveTimer_SetConfig+0x124>
 800d904:	2b40      	cmp	r3, #64	@ 0x40
 800d906:	d854      	bhi.n	800d9b2 <TIM_SlaveTimer_SetConfig+0x19e>
 800d908:	2b30      	cmp	r3, #48	@ 0x30
 800d90a:	d055      	beq.n	800d9b8 <TIM_SlaveTimer_SetConfig+0x1a4>
 800d90c:	2b30      	cmp	r3, #48	@ 0x30
 800d90e:	d850      	bhi.n	800d9b2 <TIM_SlaveTimer_SetConfig+0x19e>
 800d910:	2b20      	cmp	r3, #32
 800d912:	d051      	beq.n	800d9b8 <TIM_SlaveTimer_SetConfig+0x1a4>
 800d914:	2b20      	cmp	r3, #32
 800d916:	d84c      	bhi.n	800d9b2 <TIM_SlaveTimer_SetConfig+0x19e>
 800d918:	2b00      	cmp	r3, #0
 800d91a:	d04d      	beq.n	800d9b8 <TIM_SlaveTimer_SetConfig+0x1a4>
 800d91c:	2b10      	cmp	r3, #16
 800d91e:	d04b      	beq.n	800d9b8 <TIM_SlaveTimer_SetConfig+0x1a4>
 800d920:	e047      	b.n	800d9b2 <TIM_SlaveTimer_SetConfig+0x19e>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 800d922:	687b      	ldr	r3, [r7, #4]
 800d924:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 800d926:	683b      	ldr	r3, [r7, #0]
 800d928:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 800d92a:	683b      	ldr	r3, [r7, #0]
 800d92c:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 800d92e:	683b      	ldr	r3, [r7, #0]
 800d930:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 800d932:	f000 fa01 	bl	800dd38 <TIM_ETR_SetConfig>
      break;
 800d936:	e040      	b.n	800d9ba <TIM_SlaveTimer_SetConfig+0x1a6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800d938:	683b      	ldr	r3, [r7, #0]
 800d93a:	681b      	ldr	r3, [r3, #0]
 800d93c:	2b05      	cmp	r3, #5
 800d93e:	d101      	bne.n	800d944 <TIM_SlaveTimer_SetConfig+0x130>
      {
        return HAL_ERROR;
 800d940:	2301      	movs	r3, #1
 800d942:	e03b      	b.n	800d9bc <TIM_SlaveTimer_SetConfig+0x1a8>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	681b      	ldr	r3, [r3, #0]
 800d948:	6a1b      	ldr	r3, [r3, #32]
 800d94a:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800d94c:	687b      	ldr	r3, [r7, #4]
 800d94e:	681b      	ldr	r3, [r3, #0]
 800d950:	6a1a      	ldr	r2, [r3, #32]
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	681b      	ldr	r3, [r3, #0]
 800d956:	f022 0201 	bic.w	r2, r2, #1
 800d95a:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	681b      	ldr	r3, [r3, #0]
 800d960:	699b      	ldr	r3, [r3, #24]
 800d962:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d964:	68bb      	ldr	r3, [r7, #8]
 800d966:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d96a:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800d96c:	683b      	ldr	r3, [r7, #0]
 800d96e:	691b      	ldr	r3, [r3, #16]
 800d970:	011b      	lsls	r3, r3, #4
 800d972:	68ba      	ldr	r2, [r7, #8]
 800d974:	4313      	orrs	r3, r2
 800d976:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	681b      	ldr	r3, [r3, #0]
 800d97c:	68ba      	ldr	r2, [r7, #8]
 800d97e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	681b      	ldr	r3, [r3, #0]
 800d984:	68fa      	ldr	r2, [r7, #12]
 800d986:	621a      	str	r2, [r3, #32]
      break;
 800d988:	e017      	b.n	800d9ba <TIM_SlaveTimer_SetConfig+0x1a6>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 800d98e:	683b      	ldr	r3, [r7, #0]
 800d990:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800d992:	683b      	ldr	r3, [r7, #0]
 800d994:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d996:	461a      	mov	r2, r3
 800d998:	f000 f89a 	bl	800dad0 <TIM_TI1_ConfigInputStage>
      break;
 800d99c:	e00d      	b.n	800d9ba <TIM_SlaveTimer_SetConfig+0x1a6>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 800d9a2:	683b      	ldr	r3, [r7, #0]
 800d9a4:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800d9a6:	683b      	ldr	r3, [r7, #0]
 800d9a8:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800d9aa:	461a      	mov	r2, r3
 800d9ac:	f000 f8fc 	bl	800dba8 <TIM_TI2_ConfigInputStage>
      break;
 800d9b0:	e003      	b.n	800d9ba <TIM_SlaveTimer_SetConfig+0x1a6>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 800d9b2:	2301      	movs	r3, #1
 800d9b4:	75fb      	strb	r3, [r7, #23]
      break;
 800d9b6:	e000      	b.n	800d9ba <TIM_SlaveTimer_SetConfig+0x1a6>
      break;
 800d9b8:	bf00      	nop
  }

  return status;
 800d9ba:	7dfb      	ldrb	r3, [r7, #23]
}
 800d9bc:	4618      	mov	r0, r3
 800d9be:	3718      	adds	r7, #24
 800d9c0:	46bd      	mov	sp, r7
 800d9c2:	bd80      	pop	{r7, pc}
 800d9c4:	ffcfff8f 	.word	0xffcfff8f
 800d9c8:	fffefff8 	.word	0xfffefff8
 800d9cc:	00200010 	.word	0x00200010
 800d9d0:	00100070 	.word	0x00100070
 800d9d4:	00100060 	.word	0x00100060
 800d9d8:	00100050 	.word	0x00100050
 800d9dc:	00100040 	.word	0x00100040
 800d9e0:	00100030 	.word	0x00100030
 800d9e4:	00100020 	.word	0x00100020

0800d9e8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800d9e8:	b480      	push	{r7}
 800d9ea:	b087      	sub	sp, #28
 800d9ec:	af00      	add	r7, sp, #0
 800d9ee:	60f8      	str	r0, [r7, #12]
 800d9f0:	60b9      	str	r1, [r7, #8]
 800d9f2:	607a      	str	r2, [r7, #4]
 800d9f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d9f6:	68fb      	ldr	r3, [r7, #12]
 800d9f8:	6a1b      	ldr	r3, [r3, #32]
 800d9fa:	f023 0201 	bic.w	r2, r3, #1
 800d9fe:	68fb      	ldr	r3, [r7, #12]
 800da00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800da02:	68fb      	ldr	r3, [r7, #12]
 800da04:	699b      	ldr	r3, [r3, #24]
 800da06:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800da08:	68fb      	ldr	r3, [r7, #12]
 800da0a:	6a1b      	ldr	r3, [r3, #32]
 800da0c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800da0e:	68fb      	ldr	r3, [r7, #12]
 800da10:	4a28      	ldr	r2, [pc, #160]	@ (800dab4 <TIM_TI1_SetConfig+0xcc>)
 800da12:	4293      	cmp	r3, r2
 800da14:	d01b      	beq.n	800da4e <TIM_TI1_SetConfig+0x66>
 800da16:	68fb      	ldr	r3, [r7, #12]
 800da18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800da1c:	d017      	beq.n	800da4e <TIM_TI1_SetConfig+0x66>
 800da1e:	68fb      	ldr	r3, [r7, #12]
 800da20:	4a25      	ldr	r2, [pc, #148]	@ (800dab8 <TIM_TI1_SetConfig+0xd0>)
 800da22:	4293      	cmp	r3, r2
 800da24:	d013      	beq.n	800da4e <TIM_TI1_SetConfig+0x66>
 800da26:	68fb      	ldr	r3, [r7, #12]
 800da28:	4a24      	ldr	r2, [pc, #144]	@ (800dabc <TIM_TI1_SetConfig+0xd4>)
 800da2a:	4293      	cmp	r3, r2
 800da2c:	d00f      	beq.n	800da4e <TIM_TI1_SetConfig+0x66>
 800da2e:	68fb      	ldr	r3, [r7, #12]
 800da30:	4a23      	ldr	r2, [pc, #140]	@ (800dac0 <TIM_TI1_SetConfig+0xd8>)
 800da32:	4293      	cmp	r3, r2
 800da34:	d00b      	beq.n	800da4e <TIM_TI1_SetConfig+0x66>
 800da36:	68fb      	ldr	r3, [r7, #12]
 800da38:	4a22      	ldr	r2, [pc, #136]	@ (800dac4 <TIM_TI1_SetConfig+0xdc>)
 800da3a:	4293      	cmp	r3, r2
 800da3c:	d007      	beq.n	800da4e <TIM_TI1_SetConfig+0x66>
 800da3e:	68fb      	ldr	r3, [r7, #12]
 800da40:	4a21      	ldr	r2, [pc, #132]	@ (800dac8 <TIM_TI1_SetConfig+0xe0>)
 800da42:	4293      	cmp	r3, r2
 800da44:	d003      	beq.n	800da4e <TIM_TI1_SetConfig+0x66>
 800da46:	68fb      	ldr	r3, [r7, #12]
 800da48:	4a20      	ldr	r2, [pc, #128]	@ (800dacc <TIM_TI1_SetConfig+0xe4>)
 800da4a:	4293      	cmp	r3, r2
 800da4c:	d101      	bne.n	800da52 <TIM_TI1_SetConfig+0x6a>
 800da4e:	2301      	movs	r3, #1
 800da50:	e000      	b.n	800da54 <TIM_TI1_SetConfig+0x6c>
 800da52:	2300      	movs	r3, #0
 800da54:	2b00      	cmp	r3, #0
 800da56:	d008      	beq.n	800da6a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800da58:	697b      	ldr	r3, [r7, #20]
 800da5a:	f023 0303 	bic.w	r3, r3, #3
 800da5e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800da60:	697a      	ldr	r2, [r7, #20]
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	4313      	orrs	r3, r2
 800da66:	617b      	str	r3, [r7, #20]
 800da68:	e003      	b.n	800da72 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800da6a:	697b      	ldr	r3, [r7, #20]
 800da6c:	f043 0301 	orr.w	r3, r3, #1
 800da70:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800da72:	697b      	ldr	r3, [r7, #20]
 800da74:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800da78:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800da7a:	683b      	ldr	r3, [r7, #0]
 800da7c:	011b      	lsls	r3, r3, #4
 800da7e:	b2db      	uxtb	r3, r3
 800da80:	697a      	ldr	r2, [r7, #20]
 800da82:	4313      	orrs	r3, r2
 800da84:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800da86:	693b      	ldr	r3, [r7, #16]
 800da88:	f023 030a 	bic.w	r3, r3, #10
 800da8c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800da8e:	68bb      	ldr	r3, [r7, #8]
 800da90:	f003 030a 	and.w	r3, r3, #10
 800da94:	693a      	ldr	r2, [r7, #16]
 800da96:	4313      	orrs	r3, r2
 800da98:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800da9a:	68fb      	ldr	r3, [r7, #12]
 800da9c:	697a      	ldr	r2, [r7, #20]
 800da9e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800daa0:	68fb      	ldr	r3, [r7, #12]
 800daa2:	693a      	ldr	r2, [r7, #16]
 800daa4:	621a      	str	r2, [r3, #32]
}
 800daa6:	bf00      	nop
 800daa8:	371c      	adds	r7, #28
 800daaa:	46bd      	mov	sp, r7
 800daac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dab0:	4770      	bx	lr
 800dab2:	bf00      	nop
 800dab4:	40010000 	.word	0x40010000
 800dab8:	40000400 	.word	0x40000400
 800dabc:	40000800 	.word	0x40000800
 800dac0:	40000c00 	.word	0x40000c00
 800dac4:	40010400 	.word	0x40010400
 800dac8:	40001800 	.word	0x40001800
 800dacc:	40014000 	.word	0x40014000

0800dad0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800dad0:	b480      	push	{r7}
 800dad2:	b087      	sub	sp, #28
 800dad4:	af00      	add	r7, sp, #0
 800dad6:	60f8      	str	r0, [r7, #12]
 800dad8:	60b9      	str	r1, [r7, #8]
 800dada:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800dadc:	68fb      	ldr	r3, [r7, #12]
 800dade:	6a1b      	ldr	r3, [r3, #32]
 800dae0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800dae2:	68fb      	ldr	r3, [r7, #12]
 800dae4:	6a1b      	ldr	r3, [r3, #32]
 800dae6:	f023 0201 	bic.w	r2, r3, #1
 800daea:	68fb      	ldr	r3, [r7, #12]
 800daec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800daee:	68fb      	ldr	r3, [r7, #12]
 800daf0:	699b      	ldr	r3, [r3, #24]
 800daf2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800daf4:	693b      	ldr	r3, [r7, #16]
 800daf6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800dafa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	011b      	lsls	r3, r3, #4
 800db00:	693a      	ldr	r2, [r7, #16]
 800db02:	4313      	orrs	r3, r2
 800db04:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800db06:	697b      	ldr	r3, [r7, #20]
 800db08:	f023 030a 	bic.w	r3, r3, #10
 800db0c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800db0e:	697a      	ldr	r2, [r7, #20]
 800db10:	68bb      	ldr	r3, [r7, #8]
 800db12:	4313      	orrs	r3, r2
 800db14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800db16:	68fb      	ldr	r3, [r7, #12]
 800db18:	693a      	ldr	r2, [r7, #16]
 800db1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800db1c:	68fb      	ldr	r3, [r7, #12]
 800db1e:	697a      	ldr	r2, [r7, #20]
 800db20:	621a      	str	r2, [r3, #32]
}
 800db22:	bf00      	nop
 800db24:	371c      	adds	r7, #28
 800db26:	46bd      	mov	sp, r7
 800db28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db2c:	4770      	bx	lr

0800db2e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800db2e:	b480      	push	{r7}
 800db30:	b087      	sub	sp, #28
 800db32:	af00      	add	r7, sp, #0
 800db34:	60f8      	str	r0, [r7, #12]
 800db36:	60b9      	str	r1, [r7, #8]
 800db38:	607a      	str	r2, [r7, #4]
 800db3a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800db3c:	68fb      	ldr	r3, [r7, #12]
 800db3e:	6a1b      	ldr	r3, [r3, #32]
 800db40:	f023 0210 	bic.w	r2, r3, #16
 800db44:	68fb      	ldr	r3, [r7, #12]
 800db46:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800db48:	68fb      	ldr	r3, [r7, #12]
 800db4a:	699b      	ldr	r3, [r3, #24]
 800db4c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800db4e:	68fb      	ldr	r3, [r7, #12]
 800db50:	6a1b      	ldr	r3, [r3, #32]
 800db52:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800db54:	697b      	ldr	r3, [r7, #20]
 800db56:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800db5a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	021b      	lsls	r3, r3, #8
 800db60:	697a      	ldr	r2, [r7, #20]
 800db62:	4313      	orrs	r3, r2
 800db64:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800db66:	697b      	ldr	r3, [r7, #20]
 800db68:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800db6c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800db6e:	683b      	ldr	r3, [r7, #0]
 800db70:	031b      	lsls	r3, r3, #12
 800db72:	b29b      	uxth	r3, r3
 800db74:	697a      	ldr	r2, [r7, #20]
 800db76:	4313      	orrs	r3, r2
 800db78:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800db7a:	693b      	ldr	r3, [r7, #16]
 800db7c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800db80:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800db82:	68bb      	ldr	r3, [r7, #8]
 800db84:	011b      	lsls	r3, r3, #4
 800db86:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800db8a:	693a      	ldr	r2, [r7, #16]
 800db8c:	4313      	orrs	r3, r2
 800db8e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800db90:	68fb      	ldr	r3, [r7, #12]
 800db92:	697a      	ldr	r2, [r7, #20]
 800db94:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800db96:	68fb      	ldr	r3, [r7, #12]
 800db98:	693a      	ldr	r2, [r7, #16]
 800db9a:	621a      	str	r2, [r3, #32]
}
 800db9c:	bf00      	nop
 800db9e:	371c      	adds	r7, #28
 800dba0:	46bd      	mov	sp, r7
 800dba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dba6:	4770      	bx	lr

0800dba8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800dba8:	b480      	push	{r7}
 800dbaa:	b087      	sub	sp, #28
 800dbac:	af00      	add	r7, sp, #0
 800dbae:	60f8      	str	r0, [r7, #12]
 800dbb0:	60b9      	str	r1, [r7, #8]
 800dbb2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800dbb4:	68fb      	ldr	r3, [r7, #12]
 800dbb6:	6a1b      	ldr	r3, [r3, #32]
 800dbb8:	f023 0210 	bic.w	r2, r3, #16
 800dbbc:	68fb      	ldr	r3, [r7, #12]
 800dbbe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800dbc0:	68fb      	ldr	r3, [r7, #12]
 800dbc2:	699b      	ldr	r3, [r3, #24]
 800dbc4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800dbc6:	68fb      	ldr	r3, [r7, #12]
 800dbc8:	6a1b      	ldr	r3, [r3, #32]
 800dbca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800dbcc:	697b      	ldr	r3, [r7, #20]
 800dbce:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800dbd2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	031b      	lsls	r3, r3, #12
 800dbd8:	697a      	ldr	r2, [r7, #20]
 800dbda:	4313      	orrs	r3, r2
 800dbdc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800dbde:	693b      	ldr	r3, [r7, #16]
 800dbe0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800dbe4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800dbe6:	68bb      	ldr	r3, [r7, #8]
 800dbe8:	011b      	lsls	r3, r3, #4
 800dbea:	693a      	ldr	r2, [r7, #16]
 800dbec:	4313      	orrs	r3, r2
 800dbee:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800dbf0:	68fb      	ldr	r3, [r7, #12]
 800dbf2:	697a      	ldr	r2, [r7, #20]
 800dbf4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800dbf6:	68fb      	ldr	r3, [r7, #12]
 800dbf8:	693a      	ldr	r2, [r7, #16]
 800dbfa:	621a      	str	r2, [r3, #32]
}
 800dbfc:	bf00      	nop
 800dbfe:	371c      	adds	r7, #28
 800dc00:	46bd      	mov	sp, r7
 800dc02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc06:	4770      	bx	lr

0800dc08 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800dc08:	b480      	push	{r7}
 800dc0a:	b087      	sub	sp, #28
 800dc0c:	af00      	add	r7, sp, #0
 800dc0e:	60f8      	str	r0, [r7, #12]
 800dc10:	60b9      	str	r1, [r7, #8]
 800dc12:	607a      	str	r2, [r7, #4]
 800dc14:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800dc16:	68fb      	ldr	r3, [r7, #12]
 800dc18:	6a1b      	ldr	r3, [r3, #32]
 800dc1a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800dc1e:	68fb      	ldr	r3, [r7, #12]
 800dc20:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800dc22:	68fb      	ldr	r3, [r7, #12]
 800dc24:	69db      	ldr	r3, [r3, #28]
 800dc26:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800dc28:	68fb      	ldr	r3, [r7, #12]
 800dc2a:	6a1b      	ldr	r3, [r3, #32]
 800dc2c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800dc2e:	697b      	ldr	r3, [r7, #20]
 800dc30:	f023 0303 	bic.w	r3, r3, #3
 800dc34:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800dc36:	697a      	ldr	r2, [r7, #20]
 800dc38:	687b      	ldr	r3, [r7, #4]
 800dc3a:	4313      	orrs	r3, r2
 800dc3c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800dc3e:	697b      	ldr	r3, [r7, #20]
 800dc40:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800dc44:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800dc46:	683b      	ldr	r3, [r7, #0]
 800dc48:	011b      	lsls	r3, r3, #4
 800dc4a:	b2db      	uxtb	r3, r3
 800dc4c:	697a      	ldr	r2, [r7, #20]
 800dc4e:	4313      	orrs	r3, r2
 800dc50:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800dc52:	693b      	ldr	r3, [r7, #16]
 800dc54:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800dc58:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800dc5a:	68bb      	ldr	r3, [r7, #8]
 800dc5c:	021b      	lsls	r3, r3, #8
 800dc5e:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800dc62:	693a      	ldr	r2, [r7, #16]
 800dc64:	4313      	orrs	r3, r2
 800dc66:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800dc68:	68fb      	ldr	r3, [r7, #12]
 800dc6a:	697a      	ldr	r2, [r7, #20]
 800dc6c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800dc6e:	68fb      	ldr	r3, [r7, #12]
 800dc70:	693a      	ldr	r2, [r7, #16]
 800dc72:	621a      	str	r2, [r3, #32]
}
 800dc74:	bf00      	nop
 800dc76:	371c      	adds	r7, #28
 800dc78:	46bd      	mov	sp, r7
 800dc7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc7e:	4770      	bx	lr

0800dc80 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800dc80:	b480      	push	{r7}
 800dc82:	b087      	sub	sp, #28
 800dc84:	af00      	add	r7, sp, #0
 800dc86:	60f8      	str	r0, [r7, #12]
 800dc88:	60b9      	str	r1, [r7, #8]
 800dc8a:	607a      	str	r2, [r7, #4]
 800dc8c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800dc8e:	68fb      	ldr	r3, [r7, #12]
 800dc90:	6a1b      	ldr	r3, [r3, #32]
 800dc92:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800dc96:	68fb      	ldr	r3, [r7, #12]
 800dc98:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800dc9a:	68fb      	ldr	r3, [r7, #12]
 800dc9c:	69db      	ldr	r3, [r3, #28]
 800dc9e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800dca0:	68fb      	ldr	r3, [r7, #12]
 800dca2:	6a1b      	ldr	r3, [r3, #32]
 800dca4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800dca6:	697b      	ldr	r3, [r7, #20]
 800dca8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800dcac:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	021b      	lsls	r3, r3, #8
 800dcb2:	697a      	ldr	r2, [r7, #20]
 800dcb4:	4313      	orrs	r3, r2
 800dcb6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800dcb8:	697b      	ldr	r3, [r7, #20]
 800dcba:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800dcbe:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800dcc0:	683b      	ldr	r3, [r7, #0]
 800dcc2:	031b      	lsls	r3, r3, #12
 800dcc4:	b29b      	uxth	r3, r3
 800dcc6:	697a      	ldr	r2, [r7, #20]
 800dcc8:	4313      	orrs	r3, r2
 800dcca:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800dccc:	693b      	ldr	r3, [r7, #16]
 800dcce:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800dcd2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800dcd4:	68bb      	ldr	r3, [r7, #8]
 800dcd6:	031b      	lsls	r3, r3, #12
 800dcd8:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800dcdc:	693a      	ldr	r2, [r7, #16]
 800dcde:	4313      	orrs	r3, r2
 800dce0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800dce2:	68fb      	ldr	r3, [r7, #12]
 800dce4:	697a      	ldr	r2, [r7, #20]
 800dce6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800dce8:	68fb      	ldr	r3, [r7, #12]
 800dcea:	693a      	ldr	r2, [r7, #16]
 800dcec:	621a      	str	r2, [r3, #32]
}
 800dcee:	bf00      	nop
 800dcf0:	371c      	adds	r7, #28
 800dcf2:	46bd      	mov	sp, r7
 800dcf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcf8:	4770      	bx	lr
	...

0800dcfc <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800dcfc:	b480      	push	{r7}
 800dcfe:	b085      	sub	sp, #20
 800dd00:	af00      	add	r7, sp, #0
 800dd02:	6078      	str	r0, [r7, #4]
 800dd04:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	689b      	ldr	r3, [r3, #8]
 800dd0a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800dd0c:	68fa      	ldr	r2, [r7, #12]
 800dd0e:	4b09      	ldr	r3, [pc, #36]	@ (800dd34 <TIM_ITRx_SetConfig+0x38>)
 800dd10:	4013      	ands	r3, r2
 800dd12:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800dd14:	683a      	ldr	r2, [r7, #0]
 800dd16:	68fb      	ldr	r3, [r7, #12]
 800dd18:	4313      	orrs	r3, r2
 800dd1a:	f043 0307 	orr.w	r3, r3, #7
 800dd1e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800dd20:	687b      	ldr	r3, [r7, #4]
 800dd22:	68fa      	ldr	r2, [r7, #12]
 800dd24:	609a      	str	r2, [r3, #8]
}
 800dd26:	bf00      	nop
 800dd28:	3714      	adds	r7, #20
 800dd2a:	46bd      	mov	sp, r7
 800dd2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd30:	4770      	bx	lr
 800dd32:	bf00      	nop
 800dd34:	ffcfff8f 	.word	0xffcfff8f

0800dd38 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800dd38:	b480      	push	{r7}
 800dd3a:	b087      	sub	sp, #28
 800dd3c:	af00      	add	r7, sp, #0
 800dd3e:	60f8      	str	r0, [r7, #12]
 800dd40:	60b9      	str	r1, [r7, #8]
 800dd42:	607a      	str	r2, [r7, #4]
 800dd44:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800dd46:	68fb      	ldr	r3, [r7, #12]
 800dd48:	689b      	ldr	r3, [r3, #8]
 800dd4a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800dd4c:	697b      	ldr	r3, [r7, #20]
 800dd4e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800dd52:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800dd54:	683b      	ldr	r3, [r7, #0]
 800dd56:	021a      	lsls	r2, r3, #8
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	431a      	orrs	r2, r3
 800dd5c:	68bb      	ldr	r3, [r7, #8]
 800dd5e:	4313      	orrs	r3, r2
 800dd60:	697a      	ldr	r2, [r7, #20]
 800dd62:	4313      	orrs	r3, r2
 800dd64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800dd66:	68fb      	ldr	r3, [r7, #12]
 800dd68:	697a      	ldr	r2, [r7, #20]
 800dd6a:	609a      	str	r2, [r3, #8]
}
 800dd6c:	bf00      	nop
 800dd6e:	371c      	adds	r7, #28
 800dd70:	46bd      	mov	sp, r7
 800dd72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd76:	4770      	bx	lr

0800dd78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800dd78:	b480      	push	{r7}
 800dd7a:	b085      	sub	sp, #20
 800dd7c:	af00      	add	r7, sp, #0
 800dd7e:	6078      	str	r0, [r7, #4]
 800dd80:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800dd88:	2b01      	cmp	r3, #1
 800dd8a:	d101      	bne.n	800dd90 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800dd8c:	2302      	movs	r3, #2
 800dd8e:	e06d      	b.n	800de6c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	2201      	movs	r2, #1
 800dd94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dd98:	687b      	ldr	r3, [r7, #4]
 800dd9a:	2202      	movs	r2, #2
 800dd9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800dda0:	687b      	ldr	r3, [r7, #4]
 800dda2:	681b      	ldr	r3, [r3, #0]
 800dda4:	685b      	ldr	r3, [r3, #4]
 800dda6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	681b      	ldr	r3, [r3, #0]
 800ddac:	689b      	ldr	r3, [r3, #8]
 800ddae:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	681b      	ldr	r3, [r3, #0]
 800ddb4:	4a30      	ldr	r2, [pc, #192]	@ (800de78 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800ddb6:	4293      	cmp	r3, r2
 800ddb8:	d004      	beq.n	800ddc4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	681b      	ldr	r3, [r3, #0]
 800ddbe:	4a2f      	ldr	r2, [pc, #188]	@ (800de7c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800ddc0:	4293      	cmp	r3, r2
 800ddc2:	d108      	bne.n	800ddd6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800ddc4:	68fb      	ldr	r3, [r7, #12]
 800ddc6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800ddca:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800ddcc:	683b      	ldr	r3, [r7, #0]
 800ddce:	685b      	ldr	r3, [r3, #4]
 800ddd0:	68fa      	ldr	r2, [r7, #12]
 800ddd2:	4313      	orrs	r3, r2
 800ddd4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ddd6:	68fb      	ldr	r3, [r7, #12]
 800ddd8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dddc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ddde:	683b      	ldr	r3, [r7, #0]
 800dde0:	681b      	ldr	r3, [r3, #0]
 800dde2:	68fa      	ldr	r2, [r7, #12]
 800dde4:	4313      	orrs	r3, r2
 800dde6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	681b      	ldr	r3, [r3, #0]
 800ddec:	68fa      	ldr	r2, [r7, #12]
 800ddee:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	681b      	ldr	r3, [r3, #0]
 800ddf4:	4a20      	ldr	r2, [pc, #128]	@ (800de78 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800ddf6:	4293      	cmp	r3, r2
 800ddf8:	d022      	beq.n	800de40 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ddfa:	687b      	ldr	r3, [r7, #4]
 800ddfc:	681b      	ldr	r3, [r3, #0]
 800ddfe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800de02:	d01d      	beq.n	800de40 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800de04:	687b      	ldr	r3, [r7, #4]
 800de06:	681b      	ldr	r3, [r3, #0]
 800de08:	4a1d      	ldr	r2, [pc, #116]	@ (800de80 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800de0a:	4293      	cmp	r3, r2
 800de0c:	d018      	beq.n	800de40 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	681b      	ldr	r3, [r3, #0]
 800de12:	4a1c      	ldr	r2, [pc, #112]	@ (800de84 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800de14:	4293      	cmp	r3, r2
 800de16:	d013      	beq.n	800de40 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800de18:	687b      	ldr	r3, [r7, #4]
 800de1a:	681b      	ldr	r3, [r3, #0]
 800de1c:	4a1a      	ldr	r2, [pc, #104]	@ (800de88 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800de1e:	4293      	cmp	r3, r2
 800de20:	d00e      	beq.n	800de40 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800de22:	687b      	ldr	r3, [r7, #4]
 800de24:	681b      	ldr	r3, [r3, #0]
 800de26:	4a15      	ldr	r2, [pc, #84]	@ (800de7c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800de28:	4293      	cmp	r3, r2
 800de2a:	d009      	beq.n	800de40 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	681b      	ldr	r3, [r3, #0]
 800de30:	4a16      	ldr	r2, [pc, #88]	@ (800de8c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800de32:	4293      	cmp	r3, r2
 800de34:	d004      	beq.n	800de40 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800de36:	687b      	ldr	r3, [r7, #4]
 800de38:	681b      	ldr	r3, [r3, #0]
 800de3a:	4a15      	ldr	r2, [pc, #84]	@ (800de90 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800de3c:	4293      	cmp	r3, r2
 800de3e:	d10c      	bne.n	800de5a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800de40:	68bb      	ldr	r3, [r7, #8]
 800de42:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800de46:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800de48:	683b      	ldr	r3, [r7, #0]
 800de4a:	689b      	ldr	r3, [r3, #8]
 800de4c:	68ba      	ldr	r2, [r7, #8]
 800de4e:	4313      	orrs	r3, r2
 800de50:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	681b      	ldr	r3, [r3, #0]
 800de56:	68ba      	ldr	r2, [r7, #8]
 800de58:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	2201      	movs	r2, #1
 800de5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800de62:	687b      	ldr	r3, [r7, #4]
 800de64:	2200      	movs	r2, #0
 800de66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800de6a:	2300      	movs	r3, #0
}
 800de6c:	4618      	mov	r0, r3
 800de6e:	3714      	adds	r7, #20
 800de70:	46bd      	mov	sp, r7
 800de72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de76:	4770      	bx	lr
 800de78:	40010000 	.word	0x40010000
 800de7c:	40010400 	.word	0x40010400
 800de80:	40000400 	.word	0x40000400
 800de84:	40000800 	.word	0x40000800
 800de88:	40000c00 	.word	0x40000c00
 800de8c:	40001800 	.word	0x40001800
 800de90:	40014000 	.word	0x40014000

0800de94 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800de94:	b480      	push	{r7}
 800de96:	b083      	sub	sp, #12
 800de98:	af00      	add	r7, sp, #0
 800de9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800de9c:	bf00      	nop
 800de9e:	370c      	adds	r7, #12
 800dea0:	46bd      	mov	sp, r7
 800dea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dea6:	4770      	bx	lr

0800dea8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800dea8:	b480      	push	{r7}
 800deaa:	b083      	sub	sp, #12
 800deac:	af00      	add	r7, sp, #0
 800deae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800deb0:	bf00      	nop
 800deb2:	370c      	adds	r7, #12
 800deb4:	46bd      	mov	sp, r7
 800deb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800deba:	4770      	bx	lr

0800debc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800debc:	b480      	push	{r7}
 800debe:	b083      	sub	sp, #12
 800dec0:	af00      	add	r7, sp, #0
 800dec2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800dec4:	bf00      	nop
 800dec6:	370c      	adds	r7, #12
 800dec8:	46bd      	mov	sp, r7
 800deca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dece:	4770      	bx	lr

0800ded0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ded0:	b580      	push	{r7, lr}
 800ded2:	b082      	sub	sp, #8
 800ded4:	af00      	add	r7, sp, #0
 800ded6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	2b00      	cmp	r3, #0
 800dedc:	d101      	bne.n	800dee2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800dede:	2301      	movs	r3, #1
 800dee0:	e042      	b.n	800df68 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dee8:	2b00      	cmp	r3, #0
 800deea:	d106      	bne.n	800defa <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	2200      	movs	r2, #0
 800def0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800def4:	6878      	ldr	r0, [r7, #4]
 800def6:	f7f5 fbbf 	bl	8003678 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800defa:	687b      	ldr	r3, [r7, #4]
 800defc:	2224      	movs	r2, #36	@ 0x24
 800defe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	681b      	ldr	r3, [r3, #0]
 800df06:	681a      	ldr	r2, [r3, #0]
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	681b      	ldr	r3, [r3, #0]
 800df0c:	f022 0201 	bic.w	r2, r2, #1
 800df10:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800df12:	6878      	ldr	r0, [r7, #4]
 800df14:	f000 fc94 	bl	800e840 <UART_SetConfig>
 800df18:	4603      	mov	r3, r0
 800df1a:	2b01      	cmp	r3, #1
 800df1c:	d101      	bne.n	800df22 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800df1e:	2301      	movs	r3, #1
 800df20:	e022      	b.n	800df68 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800df26:	2b00      	cmp	r3, #0
 800df28:	d002      	beq.n	800df30 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800df2a:	6878      	ldr	r0, [r7, #4]
 800df2c:	f001 f9f0 	bl	800f310 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800df30:	687b      	ldr	r3, [r7, #4]
 800df32:	681b      	ldr	r3, [r3, #0]
 800df34:	685a      	ldr	r2, [r3, #4]
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	681b      	ldr	r3, [r3, #0]
 800df3a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800df3e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800df40:	687b      	ldr	r3, [r7, #4]
 800df42:	681b      	ldr	r3, [r3, #0]
 800df44:	689a      	ldr	r2, [r3, #8]
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	681b      	ldr	r3, [r3, #0]
 800df4a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800df4e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	681b      	ldr	r3, [r3, #0]
 800df54:	681a      	ldr	r2, [r3, #0]
 800df56:	687b      	ldr	r3, [r7, #4]
 800df58:	681b      	ldr	r3, [r3, #0]
 800df5a:	f042 0201 	orr.w	r2, r2, #1
 800df5e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800df60:	6878      	ldr	r0, [r7, #4]
 800df62:	f001 fa77 	bl	800f454 <UART_CheckIdleState>
 800df66:	4603      	mov	r3, r0
}
 800df68:	4618      	mov	r0, r3
 800df6a:	3708      	adds	r7, #8
 800df6c:	46bd      	mov	sp, r7
 800df6e:	bd80      	pop	{r7, pc}

0800df70 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800df70:	b580      	push	{r7, lr}
 800df72:	b08a      	sub	sp, #40	@ 0x28
 800df74:	af02      	add	r7, sp, #8
 800df76:	60f8      	str	r0, [r7, #12]
 800df78:	60b9      	str	r1, [r7, #8]
 800df7a:	603b      	str	r3, [r7, #0]
 800df7c:	4613      	mov	r3, r2
 800df7e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800df80:	68fb      	ldr	r3, [r7, #12]
 800df82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800df86:	2b20      	cmp	r3, #32
 800df88:	d17b      	bne.n	800e082 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800df8a:	68bb      	ldr	r3, [r7, #8]
 800df8c:	2b00      	cmp	r3, #0
 800df8e:	d002      	beq.n	800df96 <HAL_UART_Transmit+0x26>
 800df90:	88fb      	ldrh	r3, [r7, #6]
 800df92:	2b00      	cmp	r3, #0
 800df94:	d101      	bne.n	800df9a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800df96:	2301      	movs	r3, #1
 800df98:	e074      	b.n	800e084 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800df9a:	68fb      	ldr	r3, [r7, #12]
 800df9c:	2200      	movs	r2, #0
 800df9e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800dfa2:	68fb      	ldr	r3, [r7, #12]
 800dfa4:	2221      	movs	r2, #33	@ 0x21
 800dfa6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800dfaa:	f7f5 fc87 	bl	80038bc <HAL_GetTick>
 800dfae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800dfb0:	68fb      	ldr	r3, [r7, #12]
 800dfb2:	88fa      	ldrh	r2, [r7, #6]
 800dfb4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800dfb8:	68fb      	ldr	r3, [r7, #12]
 800dfba:	88fa      	ldrh	r2, [r7, #6]
 800dfbc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800dfc0:	68fb      	ldr	r3, [r7, #12]
 800dfc2:	689b      	ldr	r3, [r3, #8]
 800dfc4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dfc8:	d108      	bne.n	800dfdc <HAL_UART_Transmit+0x6c>
 800dfca:	68fb      	ldr	r3, [r7, #12]
 800dfcc:	691b      	ldr	r3, [r3, #16]
 800dfce:	2b00      	cmp	r3, #0
 800dfd0:	d104      	bne.n	800dfdc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800dfd2:	2300      	movs	r3, #0
 800dfd4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800dfd6:	68bb      	ldr	r3, [r7, #8]
 800dfd8:	61bb      	str	r3, [r7, #24]
 800dfda:	e003      	b.n	800dfe4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800dfdc:	68bb      	ldr	r3, [r7, #8]
 800dfde:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800dfe0:	2300      	movs	r3, #0
 800dfe2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800dfe4:	e030      	b.n	800e048 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800dfe6:	683b      	ldr	r3, [r7, #0]
 800dfe8:	9300      	str	r3, [sp, #0]
 800dfea:	697b      	ldr	r3, [r7, #20]
 800dfec:	2200      	movs	r2, #0
 800dfee:	2180      	movs	r1, #128	@ 0x80
 800dff0:	68f8      	ldr	r0, [r7, #12]
 800dff2:	f001 fad9 	bl	800f5a8 <UART_WaitOnFlagUntilTimeout>
 800dff6:	4603      	mov	r3, r0
 800dff8:	2b00      	cmp	r3, #0
 800dffa:	d005      	beq.n	800e008 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800dffc:	68fb      	ldr	r3, [r7, #12]
 800dffe:	2220      	movs	r2, #32
 800e000:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800e004:	2303      	movs	r3, #3
 800e006:	e03d      	b.n	800e084 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800e008:	69fb      	ldr	r3, [r7, #28]
 800e00a:	2b00      	cmp	r3, #0
 800e00c:	d10b      	bne.n	800e026 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800e00e:	69bb      	ldr	r3, [r7, #24]
 800e010:	881b      	ldrh	r3, [r3, #0]
 800e012:	461a      	mov	r2, r3
 800e014:	68fb      	ldr	r3, [r7, #12]
 800e016:	681b      	ldr	r3, [r3, #0]
 800e018:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800e01c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800e01e:	69bb      	ldr	r3, [r7, #24]
 800e020:	3302      	adds	r3, #2
 800e022:	61bb      	str	r3, [r7, #24]
 800e024:	e007      	b.n	800e036 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800e026:	69fb      	ldr	r3, [r7, #28]
 800e028:	781a      	ldrb	r2, [r3, #0]
 800e02a:	68fb      	ldr	r3, [r7, #12]
 800e02c:	681b      	ldr	r3, [r3, #0]
 800e02e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800e030:	69fb      	ldr	r3, [r7, #28]
 800e032:	3301      	adds	r3, #1
 800e034:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800e036:	68fb      	ldr	r3, [r7, #12]
 800e038:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800e03c:	b29b      	uxth	r3, r3
 800e03e:	3b01      	subs	r3, #1
 800e040:	b29a      	uxth	r2, r3
 800e042:	68fb      	ldr	r3, [r7, #12]
 800e044:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800e048:	68fb      	ldr	r3, [r7, #12]
 800e04a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800e04e:	b29b      	uxth	r3, r3
 800e050:	2b00      	cmp	r3, #0
 800e052:	d1c8      	bne.n	800dfe6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800e054:	683b      	ldr	r3, [r7, #0]
 800e056:	9300      	str	r3, [sp, #0]
 800e058:	697b      	ldr	r3, [r7, #20]
 800e05a:	2200      	movs	r2, #0
 800e05c:	2140      	movs	r1, #64	@ 0x40
 800e05e:	68f8      	ldr	r0, [r7, #12]
 800e060:	f001 faa2 	bl	800f5a8 <UART_WaitOnFlagUntilTimeout>
 800e064:	4603      	mov	r3, r0
 800e066:	2b00      	cmp	r3, #0
 800e068:	d005      	beq.n	800e076 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800e06a:	68fb      	ldr	r3, [r7, #12]
 800e06c:	2220      	movs	r2, #32
 800e06e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800e072:	2303      	movs	r3, #3
 800e074:	e006      	b.n	800e084 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800e076:	68fb      	ldr	r3, [r7, #12]
 800e078:	2220      	movs	r2, #32
 800e07a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800e07e:	2300      	movs	r3, #0
 800e080:	e000      	b.n	800e084 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800e082:	2302      	movs	r3, #2
  }
}
 800e084:	4618      	mov	r0, r3
 800e086:	3720      	adds	r7, #32
 800e088:	46bd      	mov	sp, r7
 800e08a:	bd80      	pop	{r7, pc}

0800e08c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800e08c:	b580      	push	{r7, lr}
 800e08e:	b0ba      	sub	sp, #232	@ 0xe8
 800e090:	af00      	add	r7, sp, #0
 800e092:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	681b      	ldr	r3, [r3, #0]
 800e098:	69db      	ldr	r3, [r3, #28]
 800e09a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	681b      	ldr	r3, [r3, #0]
 800e0a2:	681b      	ldr	r3, [r3, #0]
 800e0a4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	681b      	ldr	r3, [r3, #0]
 800e0ac:	689b      	ldr	r3, [r3, #8]
 800e0ae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800e0b2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800e0b6:	f640 030f 	movw	r3, #2063	@ 0x80f
 800e0ba:	4013      	ands	r3, r2
 800e0bc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800e0c0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800e0c4:	2b00      	cmp	r3, #0
 800e0c6:	d11b      	bne.n	800e100 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800e0c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e0cc:	f003 0320 	and.w	r3, r3, #32
 800e0d0:	2b00      	cmp	r3, #0
 800e0d2:	d015      	beq.n	800e100 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800e0d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e0d8:	f003 0320 	and.w	r3, r3, #32
 800e0dc:	2b00      	cmp	r3, #0
 800e0de:	d105      	bne.n	800e0ec <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800e0e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e0e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e0e8:	2b00      	cmp	r3, #0
 800e0ea:	d009      	beq.n	800e100 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e0f0:	2b00      	cmp	r3, #0
 800e0f2:	f000 8377 	beq.w	800e7e4 <HAL_UART_IRQHandler+0x758>
      {
        huart->RxISR(huart);
 800e0f6:	687b      	ldr	r3, [r7, #4]
 800e0f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e0fa:	6878      	ldr	r0, [r7, #4]
 800e0fc:	4798      	blx	r3
      }
      return;
 800e0fe:	e371      	b.n	800e7e4 <HAL_UART_IRQHandler+0x758>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800e100:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800e104:	2b00      	cmp	r3, #0
 800e106:	f000 8123 	beq.w	800e350 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800e10a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800e10e:	4b8d      	ldr	r3, [pc, #564]	@ (800e344 <HAL_UART_IRQHandler+0x2b8>)
 800e110:	4013      	ands	r3, r2
 800e112:	2b00      	cmp	r3, #0
 800e114:	d106      	bne.n	800e124 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800e116:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800e11a:	4b8b      	ldr	r3, [pc, #556]	@ (800e348 <HAL_UART_IRQHandler+0x2bc>)
 800e11c:	4013      	ands	r3, r2
 800e11e:	2b00      	cmp	r3, #0
 800e120:	f000 8116 	beq.w	800e350 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e124:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e128:	f003 0301 	and.w	r3, r3, #1
 800e12c:	2b00      	cmp	r3, #0
 800e12e:	d011      	beq.n	800e154 <HAL_UART_IRQHandler+0xc8>
 800e130:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e134:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e138:	2b00      	cmp	r3, #0
 800e13a:	d00b      	beq.n	800e154 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	681b      	ldr	r3, [r3, #0]
 800e140:	2201      	movs	r2, #1
 800e142:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e14a:	f043 0201 	orr.w	r2, r3, #1
 800e14e:	687b      	ldr	r3, [r7, #4]
 800e150:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e154:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e158:	f003 0302 	and.w	r3, r3, #2
 800e15c:	2b00      	cmp	r3, #0
 800e15e:	d011      	beq.n	800e184 <HAL_UART_IRQHandler+0xf8>
 800e160:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e164:	f003 0301 	and.w	r3, r3, #1
 800e168:	2b00      	cmp	r3, #0
 800e16a:	d00b      	beq.n	800e184 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	681b      	ldr	r3, [r3, #0]
 800e170:	2202      	movs	r2, #2
 800e172:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e17a:	f043 0204 	orr.w	r2, r3, #4
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e184:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e188:	f003 0304 	and.w	r3, r3, #4
 800e18c:	2b00      	cmp	r3, #0
 800e18e:	d011      	beq.n	800e1b4 <HAL_UART_IRQHandler+0x128>
 800e190:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e194:	f003 0301 	and.w	r3, r3, #1
 800e198:	2b00      	cmp	r3, #0
 800e19a:	d00b      	beq.n	800e1b4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	681b      	ldr	r3, [r3, #0]
 800e1a0:	2204      	movs	r2, #4
 800e1a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e1aa:	f043 0202 	orr.w	r2, r3, #2
 800e1ae:	687b      	ldr	r3, [r7, #4]
 800e1b0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800e1b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e1b8:	f003 0308 	and.w	r3, r3, #8
 800e1bc:	2b00      	cmp	r3, #0
 800e1be:	d017      	beq.n	800e1f0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800e1c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e1c4:	f003 0320 	and.w	r3, r3, #32
 800e1c8:	2b00      	cmp	r3, #0
 800e1ca:	d105      	bne.n	800e1d8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800e1cc:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800e1d0:	4b5c      	ldr	r3, [pc, #368]	@ (800e344 <HAL_UART_IRQHandler+0x2b8>)
 800e1d2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800e1d4:	2b00      	cmp	r3, #0
 800e1d6:	d00b      	beq.n	800e1f0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e1d8:	687b      	ldr	r3, [r7, #4]
 800e1da:	681b      	ldr	r3, [r3, #0]
 800e1dc:	2208      	movs	r2, #8
 800e1de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800e1e0:	687b      	ldr	r3, [r7, #4]
 800e1e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e1e6:	f043 0208 	orr.w	r2, r3, #8
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800e1f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e1f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e1f8:	2b00      	cmp	r3, #0
 800e1fa:	d012      	beq.n	800e222 <HAL_UART_IRQHandler+0x196>
 800e1fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e200:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800e204:	2b00      	cmp	r3, #0
 800e206:	d00c      	beq.n	800e222 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e208:	687b      	ldr	r3, [r7, #4]
 800e20a:	681b      	ldr	r3, [r3, #0]
 800e20c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800e210:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800e212:	687b      	ldr	r3, [r7, #4]
 800e214:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e218:	f043 0220 	orr.w	r2, r3, #32
 800e21c:	687b      	ldr	r3, [r7, #4]
 800e21e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e222:	687b      	ldr	r3, [r7, #4]
 800e224:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e228:	2b00      	cmp	r3, #0
 800e22a:	f000 82dd 	beq.w	800e7e8 <HAL_UART_IRQHandler+0x75c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800e22e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e232:	f003 0320 	and.w	r3, r3, #32
 800e236:	2b00      	cmp	r3, #0
 800e238:	d013      	beq.n	800e262 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800e23a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e23e:	f003 0320 	and.w	r3, r3, #32
 800e242:	2b00      	cmp	r3, #0
 800e244:	d105      	bne.n	800e252 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800e246:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e24a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e24e:	2b00      	cmp	r3, #0
 800e250:	d007      	beq.n	800e262 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e256:	2b00      	cmp	r3, #0
 800e258:	d003      	beq.n	800e262 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800e25a:	687b      	ldr	r3, [r7, #4]
 800e25c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e25e:	6878      	ldr	r0, [r7, #4]
 800e260:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800e262:	687b      	ldr	r3, [r7, #4]
 800e264:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e268:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	681b      	ldr	r3, [r3, #0]
 800e270:	689b      	ldr	r3, [r3, #8]
 800e272:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e276:	2b40      	cmp	r3, #64	@ 0x40
 800e278:	d005      	beq.n	800e286 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800e27a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800e27e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e282:	2b00      	cmp	r3, #0
 800e284:	d054      	beq.n	800e330 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800e286:	6878      	ldr	r0, [r7, #4]
 800e288:	f001 f9f6 	bl	800f678 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	681b      	ldr	r3, [r3, #0]
 800e290:	689b      	ldr	r3, [r3, #8]
 800e292:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e296:	2b40      	cmp	r3, #64	@ 0x40
 800e298:	d146      	bne.n	800e328 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e29a:	687b      	ldr	r3, [r7, #4]
 800e29c:	681b      	ldr	r3, [r3, #0]
 800e29e:	3308      	adds	r3, #8
 800e2a0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e2a8:	e853 3f00 	ldrex	r3, [r3]
 800e2ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800e2b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e2b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e2b8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800e2bc:	687b      	ldr	r3, [r7, #4]
 800e2be:	681b      	ldr	r3, [r3, #0]
 800e2c0:	3308      	adds	r3, #8
 800e2c2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800e2c6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800e2ca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2ce:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800e2d2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800e2d6:	e841 2300 	strex	r3, r2, [r1]
 800e2da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800e2de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e2e2:	2b00      	cmp	r3, #0
 800e2e4:	d1d9      	bne.n	800e29a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800e2e6:	687b      	ldr	r3, [r7, #4]
 800e2e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e2ec:	2b00      	cmp	r3, #0
 800e2ee:	d017      	beq.n	800e320 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e2f6:	4a15      	ldr	r2, [pc, #84]	@ (800e34c <HAL_UART_IRQHandler+0x2c0>)
 800e2f8:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e300:	4618      	mov	r0, r3
 800e302:	f7f8 ff01 	bl	8007108 <HAL_DMA_Abort_IT>
 800e306:	4603      	mov	r3, r0
 800e308:	2b00      	cmp	r3, #0
 800e30a:	d019      	beq.n	800e340 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e312:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e314:	687a      	ldr	r2, [r7, #4]
 800e316:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800e31a:	4610      	mov	r0, r2
 800e31c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e31e:	e00f      	b.n	800e340 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800e320:	6878      	ldr	r0, [r7, #4]
 800e322:	f000 fa77 	bl	800e814 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e326:	e00b      	b.n	800e340 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e328:	6878      	ldr	r0, [r7, #4]
 800e32a:	f000 fa73 	bl	800e814 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e32e:	e007      	b.n	800e340 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800e330:	6878      	ldr	r0, [r7, #4]
 800e332:	f000 fa6f 	bl	800e814 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e336:	687b      	ldr	r3, [r7, #4]
 800e338:	2200      	movs	r2, #0
 800e33a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800e33e:	e253      	b.n	800e7e8 <HAL_UART_IRQHandler+0x75c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e340:	bf00      	nop
    return;
 800e342:	e251      	b.n	800e7e8 <HAL_UART_IRQHandler+0x75c>
 800e344:	10000001 	.word	0x10000001
 800e348:	04000120 	.word	0x04000120
 800e34c:	0800f745 	.word	0x0800f745

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e354:	2b01      	cmp	r3, #1
 800e356:	f040 81e7 	bne.w	800e728 <HAL_UART_IRQHandler+0x69c>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800e35a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e35e:	f003 0310 	and.w	r3, r3, #16
 800e362:	2b00      	cmp	r3, #0
 800e364:	f000 81e0 	beq.w	800e728 <HAL_UART_IRQHandler+0x69c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800e368:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e36c:	f003 0310 	and.w	r3, r3, #16
 800e370:	2b00      	cmp	r3, #0
 800e372:	f000 81d9 	beq.w	800e728 <HAL_UART_IRQHandler+0x69c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e376:	687b      	ldr	r3, [r7, #4]
 800e378:	681b      	ldr	r3, [r3, #0]
 800e37a:	2210      	movs	r2, #16
 800e37c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e37e:	687b      	ldr	r3, [r7, #4]
 800e380:	681b      	ldr	r3, [r3, #0]
 800e382:	689b      	ldr	r3, [r3, #8]
 800e384:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e388:	2b40      	cmp	r3, #64	@ 0x40
 800e38a:	f040 8151 	bne.w	800e630 <HAL_UART_IRQHandler+0x5a4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800e38e:	687b      	ldr	r3, [r7, #4]
 800e390:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e394:	681b      	ldr	r3, [r3, #0]
 800e396:	4a96      	ldr	r2, [pc, #600]	@ (800e5f0 <HAL_UART_IRQHandler+0x564>)
 800e398:	4293      	cmp	r3, r2
 800e39a:	d068      	beq.n	800e46e <HAL_UART_IRQHandler+0x3e2>
 800e39c:	687b      	ldr	r3, [r7, #4]
 800e39e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e3a2:	681b      	ldr	r3, [r3, #0]
 800e3a4:	4a93      	ldr	r2, [pc, #588]	@ (800e5f4 <HAL_UART_IRQHandler+0x568>)
 800e3a6:	4293      	cmp	r3, r2
 800e3a8:	d061      	beq.n	800e46e <HAL_UART_IRQHandler+0x3e2>
 800e3aa:	687b      	ldr	r3, [r7, #4]
 800e3ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e3b0:	681b      	ldr	r3, [r3, #0]
 800e3b2:	4a91      	ldr	r2, [pc, #580]	@ (800e5f8 <HAL_UART_IRQHandler+0x56c>)
 800e3b4:	4293      	cmp	r3, r2
 800e3b6:	d05a      	beq.n	800e46e <HAL_UART_IRQHandler+0x3e2>
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e3be:	681b      	ldr	r3, [r3, #0]
 800e3c0:	4a8e      	ldr	r2, [pc, #568]	@ (800e5fc <HAL_UART_IRQHandler+0x570>)
 800e3c2:	4293      	cmp	r3, r2
 800e3c4:	d053      	beq.n	800e46e <HAL_UART_IRQHandler+0x3e2>
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e3cc:	681b      	ldr	r3, [r3, #0]
 800e3ce:	4a8c      	ldr	r2, [pc, #560]	@ (800e600 <HAL_UART_IRQHandler+0x574>)
 800e3d0:	4293      	cmp	r3, r2
 800e3d2:	d04c      	beq.n	800e46e <HAL_UART_IRQHandler+0x3e2>
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e3da:	681b      	ldr	r3, [r3, #0]
 800e3dc:	4a89      	ldr	r2, [pc, #548]	@ (800e604 <HAL_UART_IRQHandler+0x578>)
 800e3de:	4293      	cmp	r3, r2
 800e3e0:	d045      	beq.n	800e46e <HAL_UART_IRQHandler+0x3e2>
 800e3e2:	687b      	ldr	r3, [r7, #4]
 800e3e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e3e8:	681b      	ldr	r3, [r3, #0]
 800e3ea:	4a87      	ldr	r2, [pc, #540]	@ (800e608 <HAL_UART_IRQHandler+0x57c>)
 800e3ec:	4293      	cmp	r3, r2
 800e3ee:	d03e      	beq.n	800e46e <HAL_UART_IRQHandler+0x3e2>
 800e3f0:	687b      	ldr	r3, [r7, #4]
 800e3f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e3f6:	681b      	ldr	r3, [r3, #0]
 800e3f8:	4a84      	ldr	r2, [pc, #528]	@ (800e60c <HAL_UART_IRQHandler+0x580>)
 800e3fa:	4293      	cmp	r3, r2
 800e3fc:	d037      	beq.n	800e46e <HAL_UART_IRQHandler+0x3e2>
 800e3fe:	687b      	ldr	r3, [r7, #4]
 800e400:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e404:	681b      	ldr	r3, [r3, #0]
 800e406:	4a82      	ldr	r2, [pc, #520]	@ (800e610 <HAL_UART_IRQHandler+0x584>)
 800e408:	4293      	cmp	r3, r2
 800e40a:	d030      	beq.n	800e46e <HAL_UART_IRQHandler+0x3e2>
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e412:	681b      	ldr	r3, [r3, #0]
 800e414:	4a7f      	ldr	r2, [pc, #508]	@ (800e614 <HAL_UART_IRQHandler+0x588>)
 800e416:	4293      	cmp	r3, r2
 800e418:	d029      	beq.n	800e46e <HAL_UART_IRQHandler+0x3e2>
 800e41a:	687b      	ldr	r3, [r7, #4]
 800e41c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e420:	681b      	ldr	r3, [r3, #0]
 800e422:	4a7d      	ldr	r2, [pc, #500]	@ (800e618 <HAL_UART_IRQHandler+0x58c>)
 800e424:	4293      	cmp	r3, r2
 800e426:	d022      	beq.n	800e46e <HAL_UART_IRQHandler+0x3e2>
 800e428:	687b      	ldr	r3, [r7, #4]
 800e42a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e42e:	681b      	ldr	r3, [r3, #0]
 800e430:	4a7a      	ldr	r2, [pc, #488]	@ (800e61c <HAL_UART_IRQHandler+0x590>)
 800e432:	4293      	cmp	r3, r2
 800e434:	d01b      	beq.n	800e46e <HAL_UART_IRQHandler+0x3e2>
 800e436:	687b      	ldr	r3, [r7, #4]
 800e438:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e43c:	681b      	ldr	r3, [r3, #0]
 800e43e:	4a78      	ldr	r2, [pc, #480]	@ (800e620 <HAL_UART_IRQHandler+0x594>)
 800e440:	4293      	cmp	r3, r2
 800e442:	d014      	beq.n	800e46e <HAL_UART_IRQHandler+0x3e2>
 800e444:	687b      	ldr	r3, [r7, #4]
 800e446:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e44a:	681b      	ldr	r3, [r3, #0]
 800e44c:	4a75      	ldr	r2, [pc, #468]	@ (800e624 <HAL_UART_IRQHandler+0x598>)
 800e44e:	4293      	cmp	r3, r2
 800e450:	d00d      	beq.n	800e46e <HAL_UART_IRQHandler+0x3e2>
 800e452:	687b      	ldr	r3, [r7, #4]
 800e454:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e458:	681b      	ldr	r3, [r3, #0]
 800e45a:	4a73      	ldr	r2, [pc, #460]	@ (800e628 <HAL_UART_IRQHandler+0x59c>)
 800e45c:	4293      	cmp	r3, r2
 800e45e:	d006      	beq.n	800e46e <HAL_UART_IRQHandler+0x3e2>
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e466:	681b      	ldr	r3, [r3, #0]
 800e468:	4a70      	ldr	r2, [pc, #448]	@ (800e62c <HAL_UART_IRQHandler+0x5a0>)
 800e46a:	4293      	cmp	r3, r2
 800e46c:	d106      	bne.n	800e47c <HAL_UART_IRQHandler+0x3f0>
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e474:	681b      	ldr	r3, [r3, #0]
 800e476:	685b      	ldr	r3, [r3, #4]
 800e478:	b29b      	uxth	r3, r3
 800e47a:	e005      	b.n	800e488 <HAL_UART_IRQHandler+0x3fc>
 800e47c:	687b      	ldr	r3, [r7, #4]
 800e47e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e482:	681b      	ldr	r3, [r3, #0]
 800e484:	685b      	ldr	r3, [r3, #4]
 800e486:	b29b      	uxth	r3, r3
 800e488:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800e48c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800e490:	2b00      	cmp	r3, #0
 800e492:	f000 81ab 	beq.w	800e7ec <HAL_UART_IRQHandler+0x760>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800e496:	687b      	ldr	r3, [r7, #4]
 800e498:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e49c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800e4a0:	429a      	cmp	r2, r3
 800e4a2:	f080 81a3 	bcs.w	800e7ec <HAL_UART_IRQHandler+0x760>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800e4a6:	687b      	ldr	r3, [r7, #4]
 800e4a8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800e4ac:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800e4b0:	687b      	ldr	r3, [r7, #4]
 800e4b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e4b6:	69db      	ldr	r3, [r3, #28]
 800e4b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e4bc:	f000 8087 	beq.w	800e5ce <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e4c0:	687b      	ldr	r3, [r7, #4]
 800e4c2:	681b      	ldr	r3, [r3, #0]
 800e4c4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e4c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e4cc:	e853 3f00 	ldrex	r3, [r3]
 800e4d0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800e4d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e4d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e4dc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800e4e0:	687b      	ldr	r3, [r7, #4]
 800e4e2:	681b      	ldr	r3, [r3, #0]
 800e4e4:	461a      	mov	r2, r3
 800e4e6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800e4ea:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800e4ee:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e4f2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800e4f6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800e4fa:	e841 2300 	strex	r3, r2, [r1]
 800e4fe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800e502:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e506:	2b00      	cmp	r3, #0
 800e508:	d1da      	bne.n	800e4c0 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e50a:	687b      	ldr	r3, [r7, #4]
 800e50c:	681b      	ldr	r3, [r3, #0]
 800e50e:	3308      	adds	r3, #8
 800e510:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e512:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e514:	e853 3f00 	ldrex	r3, [r3]
 800e518:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800e51a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e51c:	f023 0301 	bic.w	r3, r3, #1
 800e520:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800e524:	687b      	ldr	r3, [r7, #4]
 800e526:	681b      	ldr	r3, [r3, #0]
 800e528:	3308      	adds	r3, #8
 800e52a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800e52e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800e532:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e534:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800e536:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800e53a:	e841 2300 	strex	r3, r2, [r1]
 800e53e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800e540:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e542:	2b00      	cmp	r3, #0
 800e544:	d1e1      	bne.n	800e50a <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e546:	687b      	ldr	r3, [r7, #4]
 800e548:	681b      	ldr	r3, [r3, #0]
 800e54a:	3308      	adds	r3, #8
 800e54c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e54e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e550:	e853 3f00 	ldrex	r3, [r3]
 800e554:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800e556:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e558:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e55c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	681b      	ldr	r3, [r3, #0]
 800e564:	3308      	adds	r3, #8
 800e566:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800e56a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800e56c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e56e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800e570:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800e572:	e841 2300 	strex	r3, r2, [r1]
 800e576:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800e578:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e57a:	2b00      	cmp	r3, #0
 800e57c:	d1e3      	bne.n	800e546 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800e57e:	687b      	ldr	r3, [r7, #4]
 800e580:	2220      	movs	r2, #32
 800e582:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e586:	687b      	ldr	r3, [r7, #4]
 800e588:	2200      	movs	r2, #0
 800e58a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e58c:	687b      	ldr	r3, [r7, #4]
 800e58e:	681b      	ldr	r3, [r3, #0]
 800e590:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e592:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e594:	e853 3f00 	ldrex	r3, [r3]
 800e598:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800e59a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e59c:	f023 0310 	bic.w	r3, r3, #16
 800e5a0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800e5a4:	687b      	ldr	r3, [r7, #4]
 800e5a6:	681b      	ldr	r3, [r3, #0]
 800e5a8:	461a      	mov	r2, r3
 800e5aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e5ae:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e5b0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e5b2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800e5b4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e5b6:	e841 2300 	strex	r3, r2, [r1]
 800e5ba:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800e5bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e5be:	2b00      	cmp	r3, #0
 800e5c0:	d1e4      	bne.n	800e58c <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800e5c2:	687b      	ldr	r3, [r7, #4]
 800e5c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e5c8:	4618      	mov	r0, r3
 800e5ca:	f7f8 fa7f 	bl	8006acc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e5ce:	687b      	ldr	r3, [r7, #4]
 800e5d0:	2202      	movs	r2, #2
 800e5d2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800e5da:	687b      	ldr	r3, [r7, #4]
 800e5dc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e5e0:	b29b      	uxth	r3, r3
 800e5e2:	1ad3      	subs	r3, r2, r3
 800e5e4:	b29b      	uxth	r3, r3
 800e5e6:	4619      	mov	r1, r3
 800e5e8:	6878      	ldr	r0, [r7, #4]
 800e5ea:	f000 f91d 	bl	800e828 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800e5ee:	e0fd      	b.n	800e7ec <HAL_UART_IRQHandler+0x760>
 800e5f0:	40020010 	.word	0x40020010
 800e5f4:	40020028 	.word	0x40020028
 800e5f8:	40020040 	.word	0x40020040
 800e5fc:	40020058 	.word	0x40020058
 800e600:	40020070 	.word	0x40020070
 800e604:	40020088 	.word	0x40020088
 800e608:	400200a0 	.word	0x400200a0
 800e60c:	400200b8 	.word	0x400200b8
 800e610:	40020410 	.word	0x40020410
 800e614:	40020428 	.word	0x40020428
 800e618:	40020440 	.word	0x40020440
 800e61c:	40020458 	.word	0x40020458
 800e620:	40020470 	.word	0x40020470
 800e624:	40020488 	.word	0x40020488
 800e628:	400204a0 	.word	0x400204a0
 800e62c:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800e636:	687b      	ldr	r3, [r7, #4]
 800e638:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e63c:	b29b      	uxth	r3, r3
 800e63e:	1ad3      	subs	r3, r2, r3
 800e640:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800e644:	687b      	ldr	r3, [r7, #4]
 800e646:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e64a:	b29b      	uxth	r3, r3
 800e64c:	2b00      	cmp	r3, #0
 800e64e:	f000 80cf 	beq.w	800e7f0 <HAL_UART_IRQHandler+0x764>
          && (nb_rx_data > 0U))
 800e652:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800e656:	2b00      	cmp	r3, #0
 800e658:	f000 80ca 	beq.w	800e7f0 <HAL_UART_IRQHandler+0x764>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e65c:	687b      	ldr	r3, [r7, #4]
 800e65e:	681b      	ldr	r3, [r3, #0]
 800e660:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e662:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e664:	e853 3f00 	ldrex	r3, [r3]
 800e668:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e66a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e66c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e670:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800e674:	687b      	ldr	r3, [r7, #4]
 800e676:	681b      	ldr	r3, [r3, #0]
 800e678:	461a      	mov	r2, r3
 800e67a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800e67e:	647b      	str	r3, [r7, #68]	@ 0x44
 800e680:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e682:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e684:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e686:	e841 2300 	strex	r3, r2, [r1]
 800e68a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e68c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e68e:	2b00      	cmp	r3, #0
 800e690:	d1e4      	bne.n	800e65c <HAL_UART_IRQHandler+0x5d0>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e692:	687b      	ldr	r3, [r7, #4]
 800e694:	681b      	ldr	r3, [r3, #0]
 800e696:	3308      	adds	r3, #8
 800e698:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e69a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e69c:	e853 3f00 	ldrex	r3, [r3]
 800e6a0:	623b      	str	r3, [r7, #32]
   return(result);
 800e6a2:	6a3a      	ldr	r2, [r7, #32]
 800e6a4:	4b55      	ldr	r3, [pc, #340]	@ (800e7fc <HAL_UART_IRQHandler+0x770>)
 800e6a6:	4013      	ands	r3, r2
 800e6a8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800e6ac:	687b      	ldr	r3, [r7, #4]
 800e6ae:	681b      	ldr	r3, [r3, #0]
 800e6b0:	3308      	adds	r3, #8
 800e6b2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800e6b6:	633a      	str	r2, [r7, #48]	@ 0x30
 800e6b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e6ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e6bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e6be:	e841 2300 	strex	r3, r2, [r1]
 800e6c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e6c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e6c6:	2b00      	cmp	r3, #0
 800e6c8:	d1e3      	bne.n	800e692 <HAL_UART_IRQHandler+0x606>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e6ca:	687b      	ldr	r3, [r7, #4]
 800e6cc:	2220      	movs	r2, #32
 800e6ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e6d2:	687b      	ldr	r3, [r7, #4]
 800e6d4:	2200      	movs	r2, #0
 800e6d6:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	2200      	movs	r2, #0
 800e6dc:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e6de:	687b      	ldr	r3, [r7, #4]
 800e6e0:	681b      	ldr	r3, [r3, #0]
 800e6e2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e6e4:	693b      	ldr	r3, [r7, #16]
 800e6e6:	e853 3f00 	ldrex	r3, [r3]
 800e6ea:	60fb      	str	r3, [r7, #12]
   return(result);
 800e6ec:	68fb      	ldr	r3, [r7, #12]
 800e6ee:	f023 0310 	bic.w	r3, r3, #16
 800e6f2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	681b      	ldr	r3, [r3, #0]
 800e6fa:	461a      	mov	r2, r3
 800e6fc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800e700:	61fb      	str	r3, [r7, #28]
 800e702:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e704:	69b9      	ldr	r1, [r7, #24]
 800e706:	69fa      	ldr	r2, [r7, #28]
 800e708:	e841 2300 	strex	r3, r2, [r1]
 800e70c:	617b      	str	r3, [r7, #20]
   return(result);
 800e70e:	697b      	ldr	r3, [r7, #20]
 800e710:	2b00      	cmp	r3, #0
 800e712:	d1e4      	bne.n	800e6de <HAL_UART_IRQHandler+0x652>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e714:	687b      	ldr	r3, [r7, #4]
 800e716:	2202      	movs	r2, #2
 800e718:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800e71a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800e71e:	4619      	mov	r1, r3
 800e720:	6878      	ldr	r0, [r7, #4]
 800e722:	f000 f881 	bl	800e828 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800e726:	e063      	b.n	800e7f0 <HAL_UART_IRQHandler+0x764>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800e728:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e72c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800e730:	2b00      	cmp	r3, #0
 800e732:	d00e      	beq.n	800e752 <HAL_UART_IRQHandler+0x6c6>
 800e734:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e738:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e73c:	2b00      	cmp	r3, #0
 800e73e:	d008      	beq.n	800e752 <HAL_UART_IRQHandler+0x6c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800e740:	687b      	ldr	r3, [r7, #4]
 800e742:	681b      	ldr	r3, [r3, #0]
 800e744:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800e748:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800e74a:	6878      	ldr	r0, [r7, #4]
 800e74c:	f001 f83b 	bl	800f7c6 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e750:	e051      	b.n	800e7f6 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800e752:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e756:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e75a:	2b00      	cmp	r3, #0
 800e75c:	d014      	beq.n	800e788 <HAL_UART_IRQHandler+0x6fc>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800e75e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e762:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e766:	2b00      	cmp	r3, #0
 800e768:	d105      	bne.n	800e776 <HAL_UART_IRQHandler+0x6ea>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800e76a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e76e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e772:	2b00      	cmp	r3, #0
 800e774:	d008      	beq.n	800e788 <HAL_UART_IRQHandler+0x6fc>
  {
    if (huart->TxISR != NULL)
 800e776:	687b      	ldr	r3, [r7, #4]
 800e778:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e77a:	2b00      	cmp	r3, #0
 800e77c:	d03a      	beq.n	800e7f4 <HAL_UART_IRQHandler+0x768>
    {
      huart->TxISR(huart);
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e782:	6878      	ldr	r0, [r7, #4]
 800e784:	4798      	blx	r3
    }
    return;
 800e786:	e035      	b.n	800e7f4 <HAL_UART_IRQHandler+0x768>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800e788:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e78c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e790:	2b00      	cmp	r3, #0
 800e792:	d009      	beq.n	800e7a8 <HAL_UART_IRQHandler+0x71c>
 800e794:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e798:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e79c:	2b00      	cmp	r3, #0
 800e79e:	d003      	beq.n	800e7a8 <HAL_UART_IRQHandler+0x71c>
  {
    UART_EndTransmit_IT(huart);
 800e7a0:	6878      	ldr	r0, [r7, #4]
 800e7a2:	f000 ffe5 	bl	800f770 <UART_EndTransmit_IT>
    return;
 800e7a6:	e026      	b.n	800e7f6 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800e7a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e7ac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e7b0:	2b00      	cmp	r3, #0
 800e7b2:	d009      	beq.n	800e7c8 <HAL_UART_IRQHandler+0x73c>
 800e7b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e7b8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800e7bc:	2b00      	cmp	r3, #0
 800e7be:	d003      	beq.n	800e7c8 <HAL_UART_IRQHandler+0x73c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800e7c0:	6878      	ldr	r0, [r7, #4]
 800e7c2:	f001 f814 	bl	800f7ee <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e7c6:	e016      	b.n	800e7f6 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800e7c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e7cc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800e7d0:	2b00      	cmp	r3, #0
 800e7d2:	d010      	beq.n	800e7f6 <HAL_UART_IRQHandler+0x76a>
 800e7d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e7d8:	2b00      	cmp	r3, #0
 800e7da:	da0c      	bge.n	800e7f6 <HAL_UART_IRQHandler+0x76a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800e7dc:	6878      	ldr	r0, [r7, #4]
 800e7de:	f000 fffc 	bl	800f7da <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e7e2:	e008      	b.n	800e7f6 <HAL_UART_IRQHandler+0x76a>
      return;
 800e7e4:	bf00      	nop
 800e7e6:	e006      	b.n	800e7f6 <HAL_UART_IRQHandler+0x76a>
    return;
 800e7e8:	bf00      	nop
 800e7ea:	e004      	b.n	800e7f6 <HAL_UART_IRQHandler+0x76a>
      return;
 800e7ec:	bf00      	nop
 800e7ee:	e002      	b.n	800e7f6 <HAL_UART_IRQHandler+0x76a>
      return;
 800e7f0:	bf00      	nop
 800e7f2:	e000      	b.n	800e7f6 <HAL_UART_IRQHandler+0x76a>
    return;
 800e7f4:	bf00      	nop
  }
}
 800e7f6:	37e8      	adds	r7, #232	@ 0xe8
 800e7f8:	46bd      	mov	sp, r7
 800e7fa:	bd80      	pop	{r7, pc}
 800e7fc:	effffffe 	.word	0xeffffffe

0800e800 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800e800:	b480      	push	{r7}
 800e802:	b083      	sub	sp, #12
 800e804:	af00      	add	r7, sp, #0
 800e806:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800e808:	bf00      	nop
 800e80a:	370c      	adds	r7, #12
 800e80c:	46bd      	mov	sp, r7
 800e80e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e812:	4770      	bx	lr

0800e814 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800e814:	b480      	push	{r7}
 800e816:	b083      	sub	sp, #12
 800e818:	af00      	add	r7, sp, #0
 800e81a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800e81c:	bf00      	nop
 800e81e:	370c      	adds	r7, #12
 800e820:	46bd      	mov	sp, r7
 800e822:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e826:	4770      	bx	lr

0800e828 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800e828:	b480      	push	{r7}
 800e82a:	b083      	sub	sp, #12
 800e82c:	af00      	add	r7, sp, #0
 800e82e:	6078      	str	r0, [r7, #4]
 800e830:	460b      	mov	r3, r1
 800e832:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800e834:	bf00      	nop
 800e836:	370c      	adds	r7, #12
 800e838:	46bd      	mov	sp, r7
 800e83a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e83e:	4770      	bx	lr

0800e840 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e840:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e844:	b092      	sub	sp, #72	@ 0x48
 800e846:	af00      	add	r7, sp, #0
 800e848:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800e84a:	2300      	movs	r3, #0
 800e84c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e850:	697b      	ldr	r3, [r7, #20]
 800e852:	689a      	ldr	r2, [r3, #8]
 800e854:	697b      	ldr	r3, [r7, #20]
 800e856:	691b      	ldr	r3, [r3, #16]
 800e858:	431a      	orrs	r2, r3
 800e85a:	697b      	ldr	r3, [r7, #20]
 800e85c:	695b      	ldr	r3, [r3, #20]
 800e85e:	431a      	orrs	r2, r3
 800e860:	697b      	ldr	r3, [r7, #20]
 800e862:	69db      	ldr	r3, [r3, #28]
 800e864:	4313      	orrs	r3, r2
 800e866:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e868:	697b      	ldr	r3, [r7, #20]
 800e86a:	681b      	ldr	r3, [r3, #0]
 800e86c:	681a      	ldr	r2, [r3, #0]
 800e86e:	4bbe      	ldr	r3, [pc, #760]	@ (800eb68 <UART_SetConfig+0x328>)
 800e870:	4013      	ands	r3, r2
 800e872:	697a      	ldr	r2, [r7, #20]
 800e874:	6812      	ldr	r2, [r2, #0]
 800e876:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800e878:	430b      	orrs	r3, r1
 800e87a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e87c:	697b      	ldr	r3, [r7, #20]
 800e87e:	681b      	ldr	r3, [r3, #0]
 800e880:	685b      	ldr	r3, [r3, #4]
 800e882:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800e886:	697b      	ldr	r3, [r7, #20]
 800e888:	68da      	ldr	r2, [r3, #12]
 800e88a:	697b      	ldr	r3, [r7, #20]
 800e88c:	681b      	ldr	r3, [r3, #0]
 800e88e:	430a      	orrs	r2, r1
 800e890:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800e892:	697b      	ldr	r3, [r7, #20]
 800e894:	699b      	ldr	r3, [r3, #24]
 800e896:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800e898:	697b      	ldr	r3, [r7, #20]
 800e89a:	681b      	ldr	r3, [r3, #0]
 800e89c:	4ab3      	ldr	r2, [pc, #716]	@ (800eb6c <UART_SetConfig+0x32c>)
 800e89e:	4293      	cmp	r3, r2
 800e8a0:	d004      	beq.n	800e8ac <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800e8a2:	697b      	ldr	r3, [r7, #20]
 800e8a4:	6a1b      	ldr	r3, [r3, #32]
 800e8a6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e8a8:	4313      	orrs	r3, r2
 800e8aa:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e8ac:	697b      	ldr	r3, [r7, #20]
 800e8ae:	681b      	ldr	r3, [r3, #0]
 800e8b0:	689a      	ldr	r2, [r3, #8]
 800e8b2:	4baf      	ldr	r3, [pc, #700]	@ (800eb70 <UART_SetConfig+0x330>)
 800e8b4:	4013      	ands	r3, r2
 800e8b6:	697a      	ldr	r2, [r7, #20]
 800e8b8:	6812      	ldr	r2, [r2, #0]
 800e8ba:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800e8bc:	430b      	orrs	r3, r1
 800e8be:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800e8c0:	697b      	ldr	r3, [r7, #20]
 800e8c2:	681b      	ldr	r3, [r3, #0]
 800e8c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e8c6:	f023 010f 	bic.w	r1, r3, #15
 800e8ca:	697b      	ldr	r3, [r7, #20]
 800e8cc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e8ce:	697b      	ldr	r3, [r7, #20]
 800e8d0:	681b      	ldr	r3, [r3, #0]
 800e8d2:	430a      	orrs	r2, r1
 800e8d4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e8d6:	697b      	ldr	r3, [r7, #20]
 800e8d8:	681b      	ldr	r3, [r3, #0]
 800e8da:	4aa6      	ldr	r2, [pc, #664]	@ (800eb74 <UART_SetConfig+0x334>)
 800e8dc:	4293      	cmp	r3, r2
 800e8de:	d177      	bne.n	800e9d0 <UART_SetConfig+0x190>
 800e8e0:	4ba5      	ldr	r3, [pc, #660]	@ (800eb78 <UART_SetConfig+0x338>)
 800e8e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e8e4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e8e8:	2b28      	cmp	r3, #40	@ 0x28
 800e8ea:	d86d      	bhi.n	800e9c8 <UART_SetConfig+0x188>
 800e8ec:	a201      	add	r2, pc, #4	@ (adr r2, 800e8f4 <UART_SetConfig+0xb4>)
 800e8ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e8f2:	bf00      	nop
 800e8f4:	0800e999 	.word	0x0800e999
 800e8f8:	0800e9c9 	.word	0x0800e9c9
 800e8fc:	0800e9c9 	.word	0x0800e9c9
 800e900:	0800e9c9 	.word	0x0800e9c9
 800e904:	0800e9c9 	.word	0x0800e9c9
 800e908:	0800e9c9 	.word	0x0800e9c9
 800e90c:	0800e9c9 	.word	0x0800e9c9
 800e910:	0800e9c9 	.word	0x0800e9c9
 800e914:	0800e9a1 	.word	0x0800e9a1
 800e918:	0800e9c9 	.word	0x0800e9c9
 800e91c:	0800e9c9 	.word	0x0800e9c9
 800e920:	0800e9c9 	.word	0x0800e9c9
 800e924:	0800e9c9 	.word	0x0800e9c9
 800e928:	0800e9c9 	.word	0x0800e9c9
 800e92c:	0800e9c9 	.word	0x0800e9c9
 800e930:	0800e9c9 	.word	0x0800e9c9
 800e934:	0800e9a9 	.word	0x0800e9a9
 800e938:	0800e9c9 	.word	0x0800e9c9
 800e93c:	0800e9c9 	.word	0x0800e9c9
 800e940:	0800e9c9 	.word	0x0800e9c9
 800e944:	0800e9c9 	.word	0x0800e9c9
 800e948:	0800e9c9 	.word	0x0800e9c9
 800e94c:	0800e9c9 	.word	0x0800e9c9
 800e950:	0800e9c9 	.word	0x0800e9c9
 800e954:	0800e9b1 	.word	0x0800e9b1
 800e958:	0800e9c9 	.word	0x0800e9c9
 800e95c:	0800e9c9 	.word	0x0800e9c9
 800e960:	0800e9c9 	.word	0x0800e9c9
 800e964:	0800e9c9 	.word	0x0800e9c9
 800e968:	0800e9c9 	.word	0x0800e9c9
 800e96c:	0800e9c9 	.word	0x0800e9c9
 800e970:	0800e9c9 	.word	0x0800e9c9
 800e974:	0800e9b9 	.word	0x0800e9b9
 800e978:	0800e9c9 	.word	0x0800e9c9
 800e97c:	0800e9c9 	.word	0x0800e9c9
 800e980:	0800e9c9 	.word	0x0800e9c9
 800e984:	0800e9c9 	.word	0x0800e9c9
 800e988:	0800e9c9 	.word	0x0800e9c9
 800e98c:	0800e9c9 	.word	0x0800e9c9
 800e990:	0800e9c9 	.word	0x0800e9c9
 800e994:	0800e9c1 	.word	0x0800e9c1
 800e998:	2301      	movs	r3, #1
 800e99a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e99e:	e222      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800e9a0:	2304      	movs	r3, #4
 800e9a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e9a6:	e21e      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800e9a8:	2308      	movs	r3, #8
 800e9aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e9ae:	e21a      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800e9b0:	2310      	movs	r3, #16
 800e9b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e9b6:	e216      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800e9b8:	2320      	movs	r3, #32
 800e9ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e9be:	e212      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800e9c0:	2340      	movs	r3, #64	@ 0x40
 800e9c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e9c6:	e20e      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800e9c8:	2380      	movs	r3, #128	@ 0x80
 800e9ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e9ce:	e20a      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800e9d0:	697b      	ldr	r3, [r7, #20]
 800e9d2:	681b      	ldr	r3, [r3, #0]
 800e9d4:	4a69      	ldr	r2, [pc, #420]	@ (800eb7c <UART_SetConfig+0x33c>)
 800e9d6:	4293      	cmp	r3, r2
 800e9d8:	d130      	bne.n	800ea3c <UART_SetConfig+0x1fc>
 800e9da:	4b67      	ldr	r3, [pc, #412]	@ (800eb78 <UART_SetConfig+0x338>)
 800e9dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e9de:	f003 0307 	and.w	r3, r3, #7
 800e9e2:	2b05      	cmp	r3, #5
 800e9e4:	d826      	bhi.n	800ea34 <UART_SetConfig+0x1f4>
 800e9e6:	a201      	add	r2, pc, #4	@ (adr r2, 800e9ec <UART_SetConfig+0x1ac>)
 800e9e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e9ec:	0800ea05 	.word	0x0800ea05
 800e9f0:	0800ea0d 	.word	0x0800ea0d
 800e9f4:	0800ea15 	.word	0x0800ea15
 800e9f8:	0800ea1d 	.word	0x0800ea1d
 800e9fc:	0800ea25 	.word	0x0800ea25
 800ea00:	0800ea2d 	.word	0x0800ea2d
 800ea04:	2300      	movs	r3, #0
 800ea06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ea0a:	e1ec      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800ea0c:	2304      	movs	r3, #4
 800ea0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ea12:	e1e8      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800ea14:	2308      	movs	r3, #8
 800ea16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ea1a:	e1e4      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800ea1c:	2310      	movs	r3, #16
 800ea1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ea22:	e1e0      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800ea24:	2320      	movs	r3, #32
 800ea26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ea2a:	e1dc      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800ea2c:	2340      	movs	r3, #64	@ 0x40
 800ea2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ea32:	e1d8      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800ea34:	2380      	movs	r3, #128	@ 0x80
 800ea36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ea3a:	e1d4      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800ea3c:	697b      	ldr	r3, [r7, #20]
 800ea3e:	681b      	ldr	r3, [r3, #0]
 800ea40:	4a4f      	ldr	r2, [pc, #316]	@ (800eb80 <UART_SetConfig+0x340>)
 800ea42:	4293      	cmp	r3, r2
 800ea44:	d130      	bne.n	800eaa8 <UART_SetConfig+0x268>
 800ea46:	4b4c      	ldr	r3, [pc, #304]	@ (800eb78 <UART_SetConfig+0x338>)
 800ea48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ea4a:	f003 0307 	and.w	r3, r3, #7
 800ea4e:	2b05      	cmp	r3, #5
 800ea50:	d826      	bhi.n	800eaa0 <UART_SetConfig+0x260>
 800ea52:	a201      	add	r2, pc, #4	@ (adr r2, 800ea58 <UART_SetConfig+0x218>)
 800ea54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea58:	0800ea71 	.word	0x0800ea71
 800ea5c:	0800ea79 	.word	0x0800ea79
 800ea60:	0800ea81 	.word	0x0800ea81
 800ea64:	0800ea89 	.word	0x0800ea89
 800ea68:	0800ea91 	.word	0x0800ea91
 800ea6c:	0800ea99 	.word	0x0800ea99
 800ea70:	2300      	movs	r3, #0
 800ea72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ea76:	e1b6      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800ea78:	2304      	movs	r3, #4
 800ea7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ea7e:	e1b2      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800ea80:	2308      	movs	r3, #8
 800ea82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ea86:	e1ae      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800ea88:	2310      	movs	r3, #16
 800ea8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ea8e:	e1aa      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800ea90:	2320      	movs	r3, #32
 800ea92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ea96:	e1a6      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800ea98:	2340      	movs	r3, #64	@ 0x40
 800ea9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ea9e:	e1a2      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800eaa0:	2380      	movs	r3, #128	@ 0x80
 800eaa2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eaa6:	e19e      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800eaa8:	697b      	ldr	r3, [r7, #20]
 800eaaa:	681b      	ldr	r3, [r3, #0]
 800eaac:	4a35      	ldr	r2, [pc, #212]	@ (800eb84 <UART_SetConfig+0x344>)
 800eaae:	4293      	cmp	r3, r2
 800eab0:	d130      	bne.n	800eb14 <UART_SetConfig+0x2d4>
 800eab2:	4b31      	ldr	r3, [pc, #196]	@ (800eb78 <UART_SetConfig+0x338>)
 800eab4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eab6:	f003 0307 	and.w	r3, r3, #7
 800eaba:	2b05      	cmp	r3, #5
 800eabc:	d826      	bhi.n	800eb0c <UART_SetConfig+0x2cc>
 800eabe:	a201      	add	r2, pc, #4	@ (adr r2, 800eac4 <UART_SetConfig+0x284>)
 800eac0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eac4:	0800eadd 	.word	0x0800eadd
 800eac8:	0800eae5 	.word	0x0800eae5
 800eacc:	0800eaed 	.word	0x0800eaed
 800ead0:	0800eaf5 	.word	0x0800eaf5
 800ead4:	0800eafd 	.word	0x0800eafd
 800ead8:	0800eb05 	.word	0x0800eb05
 800eadc:	2300      	movs	r3, #0
 800eade:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eae2:	e180      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800eae4:	2304      	movs	r3, #4
 800eae6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eaea:	e17c      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800eaec:	2308      	movs	r3, #8
 800eaee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eaf2:	e178      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800eaf4:	2310      	movs	r3, #16
 800eaf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eafa:	e174      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800eafc:	2320      	movs	r3, #32
 800eafe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eb02:	e170      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800eb04:	2340      	movs	r3, #64	@ 0x40
 800eb06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eb0a:	e16c      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800eb0c:	2380      	movs	r3, #128	@ 0x80
 800eb0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eb12:	e168      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800eb14:	697b      	ldr	r3, [r7, #20]
 800eb16:	681b      	ldr	r3, [r3, #0]
 800eb18:	4a1b      	ldr	r2, [pc, #108]	@ (800eb88 <UART_SetConfig+0x348>)
 800eb1a:	4293      	cmp	r3, r2
 800eb1c:	d142      	bne.n	800eba4 <UART_SetConfig+0x364>
 800eb1e:	4b16      	ldr	r3, [pc, #88]	@ (800eb78 <UART_SetConfig+0x338>)
 800eb20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eb22:	f003 0307 	and.w	r3, r3, #7
 800eb26:	2b05      	cmp	r3, #5
 800eb28:	d838      	bhi.n	800eb9c <UART_SetConfig+0x35c>
 800eb2a:	a201      	add	r2, pc, #4	@ (adr r2, 800eb30 <UART_SetConfig+0x2f0>)
 800eb2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb30:	0800eb49 	.word	0x0800eb49
 800eb34:	0800eb51 	.word	0x0800eb51
 800eb38:	0800eb59 	.word	0x0800eb59
 800eb3c:	0800eb61 	.word	0x0800eb61
 800eb40:	0800eb8d 	.word	0x0800eb8d
 800eb44:	0800eb95 	.word	0x0800eb95
 800eb48:	2300      	movs	r3, #0
 800eb4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eb4e:	e14a      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800eb50:	2304      	movs	r3, #4
 800eb52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eb56:	e146      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800eb58:	2308      	movs	r3, #8
 800eb5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eb5e:	e142      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800eb60:	2310      	movs	r3, #16
 800eb62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eb66:	e13e      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800eb68:	cfff69f3 	.word	0xcfff69f3
 800eb6c:	58000c00 	.word	0x58000c00
 800eb70:	11fff4ff 	.word	0x11fff4ff
 800eb74:	40011000 	.word	0x40011000
 800eb78:	58024400 	.word	0x58024400
 800eb7c:	40004400 	.word	0x40004400
 800eb80:	40004800 	.word	0x40004800
 800eb84:	40004c00 	.word	0x40004c00
 800eb88:	40005000 	.word	0x40005000
 800eb8c:	2320      	movs	r3, #32
 800eb8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eb92:	e128      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800eb94:	2340      	movs	r3, #64	@ 0x40
 800eb96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eb9a:	e124      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800eb9c:	2380      	movs	r3, #128	@ 0x80
 800eb9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eba2:	e120      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800eba4:	697b      	ldr	r3, [r7, #20]
 800eba6:	681b      	ldr	r3, [r3, #0]
 800eba8:	4acb      	ldr	r2, [pc, #812]	@ (800eed8 <UART_SetConfig+0x698>)
 800ebaa:	4293      	cmp	r3, r2
 800ebac:	d176      	bne.n	800ec9c <UART_SetConfig+0x45c>
 800ebae:	4bcb      	ldr	r3, [pc, #812]	@ (800eedc <UART_SetConfig+0x69c>)
 800ebb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ebb2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ebb6:	2b28      	cmp	r3, #40	@ 0x28
 800ebb8:	d86c      	bhi.n	800ec94 <UART_SetConfig+0x454>
 800ebba:	a201      	add	r2, pc, #4	@ (adr r2, 800ebc0 <UART_SetConfig+0x380>)
 800ebbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ebc0:	0800ec65 	.word	0x0800ec65
 800ebc4:	0800ec95 	.word	0x0800ec95
 800ebc8:	0800ec95 	.word	0x0800ec95
 800ebcc:	0800ec95 	.word	0x0800ec95
 800ebd0:	0800ec95 	.word	0x0800ec95
 800ebd4:	0800ec95 	.word	0x0800ec95
 800ebd8:	0800ec95 	.word	0x0800ec95
 800ebdc:	0800ec95 	.word	0x0800ec95
 800ebe0:	0800ec6d 	.word	0x0800ec6d
 800ebe4:	0800ec95 	.word	0x0800ec95
 800ebe8:	0800ec95 	.word	0x0800ec95
 800ebec:	0800ec95 	.word	0x0800ec95
 800ebf0:	0800ec95 	.word	0x0800ec95
 800ebf4:	0800ec95 	.word	0x0800ec95
 800ebf8:	0800ec95 	.word	0x0800ec95
 800ebfc:	0800ec95 	.word	0x0800ec95
 800ec00:	0800ec75 	.word	0x0800ec75
 800ec04:	0800ec95 	.word	0x0800ec95
 800ec08:	0800ec95 	.word	0x0800ec95
 800ec0c:	0800ec95 	.word	0x0800ec95
 800ec10:	0800ec95 	.word	0x0800ec95
 800ec14:	0800ec95 	.word	0x0800ec95
 800ec18:	0800ec95 	.word	0x0800ec95
 800ec1c:	0800ec95 	.word	0x0800ec95
 800ec20:	0800ec7d 	.word	0x0800ec7d
 800ec24:	0800ec95 	.word	0x0800ec95
 800ec28:	0800ec95 	.word	0x0800ec95
 800ec2c:	0800ec95 	.word	0x0800ec95
 800ec30:	0800ec95 	.word	0x0800ec95
 800ec34:	0800ec95 	.word	0x0800ec95
 800ec38:	0800ec95 	.word	0x0800ec95
 800ec3c:	0800ec95 	.word	0x0800ec95
 800ec40:	0800ec85 	.word	0x0800ec85
 800ec44:	0800ec95 	.word	0x0800ec95
 800ec48:	0800ec95 	.word	0x0800ec95
 800ec4c:	0800ec95 	.word	0x0800ec95
 800ec50:	0800ec95 	.word	0x0800ec95
 800ec54:	0800ec95 	.word	0x0800ec95
 800ec58:	0800ec95 	.word	0x0800ec95
 800ec5c:	0800ec95 	.word	0x0800ec95
 800ec60:	0800ec8d 	.word	0x0800ec8d
 800ec64:	2301      	movs	r3, #1
 800ec66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ec6a:	e0bc      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800ec6c:	2304      	movs	r3, #4
 800ec6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ec72:	e0b8      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800ec74:	2308      	movs	r3, #8
 800ec76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ec7a:	e0b4      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800ec7c:	2310      	movs	r3, #16
 800ec7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ec82:	e0b0      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800ec84:	2320      	movs	r3, #32
 800ec86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ec8a:	e0ac      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800ec8c:	2340      	movs	r3, #64	@ 0x40
 800ec8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ec92:	e0a8      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800ec94:	2380      	movs	r3, #128	@ 0x80
 800ec96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ec9a:	e0a4      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800ec9c:	697b      	ldr	r3, [r7, #20]
 800ec9e:	681b      	ldr	r3, [r3, #0]
 800eca0:	4a8f      	ldr	r2, [pc, #572]	@ (800eee0 <UART_SetConfig+0x6a0>)
 800eca2:	4293      	cmp	r3, r2
 800eca4:	d130      	bne.n	800ed08 <UART_SetConfig+0x4c8>
 800eca6:	4b8d      	ldr	r3, [pc, #564]	@ (800eedc <UART_SetConfig+0x69c>)
 800eca8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ecaa:	f003 0307 	and.w	r3, r3, #7
 800ecae:	2b05      	cmp	r3, #5
 800ecb0:	d826      	bhi.n	800ed00 <UART_SetConfig+0x4c0>
 800ecb2:	a201      	add	r2, pc, #4	@ (adr r2, 800ecb8 <UART_SetConfig+0x478>)
 800ecb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ecb8:	0800ecd1 	.word	0x0800ecd1
 800ecbc:	0800ecd9 	.word	0x0800ecd9
 800ecc0:	0800ece1 	.word	0x0800ece1
 800ecc4:	0800ece9 	.word	0x0800ece9
 800ecc8:	0800ecf1 	.word	0x0800ecf1
 800eccc:	0800ecf9 	.word	0x0800ecf9
 800ecd0:	2300      	movs	r3, #0
 800ecd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ecd6:	e086      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800ecd8:	2304      	movs	r3, #4
 800ecda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ecde:	e082      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800ece0:	2308      	movs	r3, #8
 800ece2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ece6:	e07e      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800ece8:	2310      	movs	r3, #16
 800ecea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ecee:	e07a      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800ecf0:	2320      	movs	r3, #32
 800ecf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ecf6:	e076      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800ecf8:	2340      	movs	r3, #64	@ 0x40
 800ecfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ecfe:	e072      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800ed00:	2380      	movs	r3, #128	@ 0x80
 800ed02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ed06:	e06e      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800ed08:	697b      	ldr	r3, [r7, #20]
 800ed0a:	681b      	ldr	r3, [r3, #0]
 800ed0c:	4a75      	ldr	r2, [pc, #468]	@ (800eee4 <UART_SetConfig+0x6a4>)
 800ed0e:	4293      	cmp	r3, r2
 800ed10:	d130      	bne.n	800ed74 <UART_SetConfig+0x534>
 800ed12:	4b72      	ldr	r3, [pc, #456]	@ (800eedc <UART_SetConfig+0x69c>)
 800ed14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ed16:	f003 0307 	and.w	r3, r3, #7
 800ed1a:	2b05      	cmp	r3, #5
 800ed1c:	d826      	bhi.n	800ed6c <UART_SetConfig+0x52c>
 800ed1e:	a201      	add	r2, pc, #4	@ (adr r2, 800ed24 <UART_SetConfig+0x4e4>)
 800ed20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ed24:	0800ed3d 	.word	0x0800ed3d
 800ed28:	0800ed45 	.word	0x0800ed45
 800ed2c:	0800ed4d 	.word	0x0800ed4d
 800ed30:	0800ed55 	.word	0x0800ed55
 800ed34:	0800ed5d 	.word	0x0800ed5d
 800ed38:	0800ed65 	.word	0x0800ed65
 800ed3c:	2300      	movs	r3, #0
 800ed3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ed42:	e050      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800ed44:	2304      	movs	r3, #4
 800ed46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ed4a:	e04c      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800ed4c:	2308      	movs	r3, #8
 800ed4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ed52:	e048      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800ed54:	2310      	movs	r3, #16
 800ed56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ed5a:	e044      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800ed5c:	2320      	movs	r3, #32
 800ed5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ed62:	e040      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800ed64:	2340      	movs	r3, #64	@ 0x40
 800ed66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ed6a:	e03c      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800ed6c:	2380      	movs	r3, #128	@ 0x80
 800ed6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ed72:	e038      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800ed74:	697b      	ldr	r3, [r7, #20]
 800ed76:	681b      	ldr	r3, [r3, #0]
 800ed78:	4a5b      	ldr	r2, [pc, #364]	@ (800eee8 <UART_SetConfig+0x6a8>)
 800ed7a:	4293      	cmp	r3, r2
 800ed7c:	d130      	bne.n	800ede0 <UART_SetConfig+0x5a0>
 800ed7e:	4b57      	ldr	r3, [pc, #348]	@ (800eedc <UART_SetConfig+0x69c>)
 800ed80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ed82:	f003 0307 	and.w	r3, r3, #7
 800ed86:	2b05      	cmp	r3, #5
 800ed88:	d826      	bhi.n	800edd8 <UART_SetConfig+0x598>
 800ed8a:	a201      	add	r2, pc, #4	@ (adr r2, 800ed90 <UART_SetConfig+0x550>)
 800ed8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ed90:	0800eda9 	.word	0x0800eda9
 800ed94:	0800edb1 	.word	0x0800edb1
 800ed98:	0800edb9 	.word	0x0800edb9
 800ed9c:	0800edc1 	.word	0x0800edc1
 800eda0:	0800edc9 	.word	0x0800edc9
 800eda4:	0800edd1 	.word	0x0800edd1
 800eda8:	2302      	movs	r3, #2
 800edaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800edae:	e01a      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800edb0:	2304      	movs	r3, #4
 800edb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800edb6:	e016      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800edb8:	2308      	movs	r3, #8
 800edba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800edbe:	e012      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800edc0:	2310      	movs	r3, #16
 800edc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800edc6:	e00e      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800edc8:	2320      	movs	r3, #32
 800edca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800edce:	e00a      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800edd0:	2340      	movs	r3, #64	@ 0x40
 800edd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800edd6:	e006      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800edd8:	2380      	movs	r3, #128	@ 0x80
 800edda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800edde:	e002      	b.n	800ede6 <UART_SetConfig+0x5a6>
 800ede0:	2380      	movs	r3, #128	@ 0x80
 800ede2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800ede6:	697b      	ldr	r3, [r7, #20]
 800ede8:	681b      	ldr	r3, [r3, #0]
 800edea:	4a3f      	ldr	r2, [pc, #252]	@ (800eee8 <UART_SetConfig+0x6a8>)
 800edec:	4293      	cmp	r3, r2
 800edee:	f040 80f8 	bne.w	800efe2 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800edf2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800edf6:	2b20      	cmp	r3, #32
 800edf8:	dc46      	bgt.n	800ee88 <UART_SetConfig+0x648>
 800edfa:	2b02      	cmp	r3, #2
 800edfc:	f2c0 8082 	blt.w	800ef04 <UART_SetConfig+0x6c4>
 800ee00:	3b02      	subs	r3, #2
 800ee02:	2b1e      	cmp	r3, #30
 800ee04:	d87e      	bhi.n	800ef04 <UART_SetConfig+0x6c4>
 800ee06:	a201      	add	r2, pc, #4	@ (adr r2, 800ee0c <UART_SetConfig+0x5cc>)
 800ee08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee0c:	0800ee8f 	.word	0x0800ee8f
 800ee10:	0800ef05 	.word	0x0800ef05
 800ee14:	0800ee97 	.word	0x0800ee97
 800ee18:	0800ef05 	.word	0x0800ef05
 800ee1c:	0800ef05 	.word	0x0800ef05
 800ee20:	0800ef05 	.word	0x0800ef05
 800ee24:	0800eea7 	.word	0x0800eea7
 800ee28:	0800ef05 	.word	0x0800ef05
 800ee2c:	0800ef05 	.word	0x0800ef05
 800ee30:	0800ef05 	.word	0x0800ef05
 800ee34:	0800ef05 	.word	0x0800ef05
 800ee38:	0800ef05 	.word	0x0800ef05
 800ee3c:	0800ef05 	.word	0x0800ef05
 800ee40:	0800ef05 	.word	0x0800ef05
 800ee44:	0800eeb7 	.word	0x0800eeb7
 800ee48:	0800ef05 	.word	0x0800ef05
 800ee4c:	0800ef05 	.word	0x0800ef05
 800ee50:	0800ef05 	.word	0x0800ef05
 800ee54:	0800ef05 	.word	0x0800ef05
 800ee58:	0800ef05 	.word	0x0800ef05
 800ee5c:	0800ef05 	.word	0x0800ef05
 800ee60:	0800ef05 	.word	0x0800ef05
 800ee64:	0800ef05 	.word	0x0800ef05
 800ee68:	0800ef05 	.word	0x0800ef05
 800ee6c:	0800ef05 	.word	0x0800ef05
 800ee70:	0800ef05 	.word	0x0800ef05
 800ee74:	0800ef05 	.word	0x0800ef05
 800ee78:	0800ef05 	.word	0x0800ef05
 800ee7c:	0800ef05 	.word	0x0800ef05
 800ee80:	0800ef05 	.word	0x0800ef05
 800ee84:	0800eef7 	.word	0x0800eef7
 800ee88:	2b40      	cmp	r3, #64	@ 0x40
 800ee8a:	d037      	beq.n	800eefc <UART_SetConfig+0x6bc>
 800ee8c:	e03a      	b.n	800ef04 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800ee8e:	f7fd fa3b 	bl	800c308 <HAL_RCCEx_GetD3PCLK1Freq>
 800ee92:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ee94:	e03c      	b.n	800ef10 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ee96:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ee9a:	4618      	mov	r0, r3
 800ee9c:	f7fd fa4a 	bl	800c334 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800eea0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eea2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eea4:	e034      	b.n	800ef10 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800eea6:	f107 0318 	add.w	r3, r7, #24
 800eeaa:	4618      	mov	r0, r3
 800eeac:	f7fd fb96 	bl	800c5dc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800eeb0:	69fb      	ldr	r3, [r7, #28]
 800eeb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eeb4:	e02c      	b.n	800ef10 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800eeb6:	4b09      	ldr	r3, [pc, #36]	@ (800eedc <UART_SetConfig+0x69c>)
 800eeb8:	681b      	ldr	r3, [r3, #0]
 800eeba:	f003 0320 	and.w	r3, r3, #32
 800eebe:	2b00      	cmp	r3, #0
 800eec0:	d016      	beq.n	800eef0 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800eec2:	4b06      	ldr	r3, [pc, #24]	@ (800eedc <UART_SetConfig+0x69c>)
 800eec4:	681b      	ldr	r3, [r3, #0]
 800eec6:	08db      	lsrs	r3, r3, #3
 800eec8:	f003 0303 	and.w	r3, r3, #3
 800eecc:	4a07      	ldr	r2, [pc, #28]	@ (800eeec <UART_SetConfig+0x6ac>)
 800eece:	fa22 f303 	lsr.w	r3, r2, r3
 800eed2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800eed4:	e01c      	b.n	800ef10 <UART_SetConfig+0x6d0>
 800eed6:	bf00      	nop
 800eed8:	40011400 	.word	0x40011400
 800eedc:	58024400 	.word	0x58024400
 800eee0:	40007800 	.word	0x40007800
 800eee4:	40007c00 	.word	0x40007c00
 800eee8:	58000c00 	.word	0x58000c00
 800eeec:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800eef0:	4b9d      	ldr	r3, [pc, #628]	@ (800f168 <UART_SetConfig+0x928>)
 800eef2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eef4:	e00c      	b.n	800ef10 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800eef6:	4b9d      	ldr	r3, [pc, #628]	@ (800f16c <UART_SetConfig+0x92c>)
 800eef8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800eefa:	e009      	b.n	800ef10 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800eefc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ef00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ef02:	e005      	b.n	800ef10 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800ef04:	2300      	movs	r3, #0
 800ef06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800ef08:	2301      	movs	r3, #1
 800ef0a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800ef0e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800ef10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ef12:	2b00      	cmp	r3, #0
 800ef14:	f000 81de 	beq.w	800f2d4 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800ef18:	697b      	ldr	r3, [r7, #20]
 800ef1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ef1c:	4a94      	ldr	r2, [pc, #592]	@ (800f170 <UART_SetConfig+0x930>)
 800ef1e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ef22:	461a      	mov	r2, r3
 800ef24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ef26:	fbb3 f3f2 	udiv	r3, r3, r2
 800ef2a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ef2c:	697b      	ldr	r3, [r7, #20]
 800ef2e:	685a      	ldr	r2, [r3, #4]
 800ef30:	4613      	mov	r3, r2
 800ef32:	005b      	lsls	r3, r3, #1
 800ef34:	4413      	add	r3, r2
 800ef36:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ef38:	429a      	cmp	r2, r3
 800ef3a:	d305      	bcc.n	800ef48 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800ef3c:	697b      	ldr	r3, [r7, #20]
 800ef3e:	685b      	ldr	r3, [r3, #4]
 800ef40:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ef42:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ef44:	429a      	cmp	r2, r3
 800ef46:	d903      	bls.n	800ef50 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800ef48:	2301      	movs	r3, #1
 800ef4a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800ef4e:	e1c1      	b.n	800f2d4 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ef50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ef52:	2200      	movs	r2, #0
 800ef54:	60bb      	str	r3, [r7, #8]
 800ef56:	60fa      	str	r2, [r7, #12]
 800ef58:	697b      	ldr	r3, [r7, #20]
 800ef5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ef5c:	4a84      	ldr	r2, [pc, #528]	@ (800f170 <UART_SetConfig+0x930>)
 800ef5e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ef62:	b29b      	uxth	r3, r3
 800ef64:	2200      	movs	r2, #0
 800ef66:	603b      	str	r3, [r7, #0]
 800ef68:	607a      	str	r2, [r7, #4]
 800ef6a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ef6e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800ef72:	f7f1 fa0d 	bl	8000390 <__aeabi_uldivmod>
 800ef76:	4602      	mov	r2, r0
 800ef78:	460b      	mov	r3, r1
 800ef7a:	4610      	mov	r0, r2
 800ef7c:	4619      	mov	r1, r3
 800ef7e:	f04f 0200 	mov.w	r2, #0
 800ef82:	f04f 0300 	mov.w	r3, #0
 800ef86:	020b      	lsls	r3, r1, #8
 800ef88:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800ef8c:	0202      	lsls	r2, r0, #8
 800ef8e:	6979      	ldr	r1, [r7, #20]
 800ef90:	6849      	ldr	r1, [r1, #4]
 800ef92:	0849      	lsrs	r1, r1, #1
 800ef94:	2000      	movs	r0, #0
 800ef96:	460c      	mov	r4, r1
 800ef98:	4605      	mov	r5, r0
 800ef9a:	eb12 0804 	adds.w	r8, r2, r4
 800ef9e:	eb43 0905 	adc.w	r9, r3, r5
 800efa2:	697b      	ldr	r3, [r7, #20]
 800efa4:	685b      	ldr	r3, [r3, #4]
 800efa6:	2200      	movs	r2, #0
 800efa8:	469a      	mov	sl, r3
 800efaa:	4693      	mov	fp, r2
 800efac:	4652      	mov	r2, sl
 800efae:	465b      	mov	r3, fp
 800efb0:	4640      	mov	r0, r8
 800efb2:	4649      	mov	r1, r9
 800efb4:	f7f1 f9ec 	bl	8000390 <__aeabi_uldivmod>
 800efb8:	4602      	mov	r2, r0
 800efba:	460b      	mov	r3, r1
 800efbc:	4613      	mov	r3, r2
 800efbe:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800efc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800efc2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800efc6:	d308      	bcc.n	800efda <UART_SetConfig+0x79a>
 800efc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800efca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800efce:	d204      	bcs.n	800efda <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800efd0:	697b      	ldr	r3, [r7, #20]
 800efd2:	681b      	ldr	r3, [r3, #0]
 800efd4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800efd6:	60da      	str	r2, [r3, #12]
 800efd8:	e17c      	b.n	800f2d4 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800efda:	2301      	movs	r3, #1
 800efdc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800efe0:	e178      	b.n	800f2d4 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800efe2:	697b      	ldr	r3, [r7, #20]
 800efe4:	69db      	ldr	r3, [r3, #28]
 800efe6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800efea:	f040 80c5 	bne.w	800f178 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800efee:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800eff2:	2b20      	cmp	r3, #32
 800eff4:	dc48      	bgt.n	800f088 <UART_SetConfig+0x848>
 800eff6:	2b00      	cmp	r3, #0
 800eff8:	db7b      	blt.n	800f0f2 <UART_SetConfig+0x8b2>
 800effa:	2b20      	cmp	r3, #32
 800effc:	d879      	bhi.n	800f0f2 <UART_SetConfig+0x8b2>
 800effe:	a201      	add	r2, pc, #4	@ (adr r2, 800f004 <UART_SetConfig+0x7c4>)
 800f000:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f004:	0800f08f 	.word	0x0800f08f
 800f008:	0800f097 	.word	0x0800f097
 800f00c:	0800f0f3 	.word	0x0800f0f3
 800f010:	0800f0f3 	.word	0x0800f0f3
 800f014:	0800f09f 	.word	0x0800f09f
 800f018:	0800f0f3 	.word	0x0800f0f3
 800f01c:	0800f0f3 	.word	0x0800f0f3
 800f020:	0800f0f3 	.word	0x0800f0f3
 800f024:	0800f0af 	.word	0x0800f0af
 800f028:	0800f0f3 	.word	0x0800f0f3
 800f02c:	0800f0f3 	.word	0x0800f0f3
 800f030:	0800f0f3 	.word	0x0800f0f3
 800f034:	0800f0f3 	.word	0x0800f0f3
 800f038:	0800f0f3 	.word	0x0800f0f3
 800f03c:	0800f0f3 	.word	0x0800f0f3
 800f040:	0800f0f3 	.word	0x0800f0f3
 800f044:	0800f0bf 	.word	0x0800f0bf
 800f048:	0800f0f3 	.word	0x0800f0f3
 800f04c:	0800f0f3 	.word	0x0800f0f3
 800f050:	0800f0f3 	.word	0x0800f0f3
 800f054:	0800f0f3 	.word	0x0800f0f3
 800f058:	0800f0f3 	.word	0x0800f0f3
 800f05c:	0800f0f3 	.word	0x0800f0f3
 800f060:	0800f0f3 	.word	0x0800f0f3
 800f064:	0800f0f3 	.word	0x0800f0f3
 800f068:	0800f0f3 	.word	0x0800f0f3
 800f06c:	0800f0f3 	.word	0x0800f0f3
 800f070:	0800f0f3 	.word	0x0800f0f3
 800f074:	0800f0f3 	.word	0x0800f0f3
 800f078:	0800f0f3 	.word	0x0800f0f3
 800f07c:	0800f0f3 	.word	0x0800f0f3
 800f080:	0800f0f3 	.word	0x0800f0f3
 800f084:	0800f0e5 	.word	0x0800f0e5
 800f088:	2b40      	cmp	r3, #64	@ 0x40
 800f08a:	d02e      	beq.n	800f0ea <UART_SetConfig+0x8aa>
 800f08c:	e031      	b.n	800f0f2 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f08e:	f7fb f985 	bl	800a39c <HAL_RCC_GetPCLK1Freq>
 800f092:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f094:	e033      	b.n	800f0fe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f096:	f7fb f997 	bl	800a3c8 <HAL_RCC_GetPCLK2Freq>
 800f09a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f09c:	e02f      	b.n	800f0fe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f09e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f0a2:	4618      	mov	r0, r3
 800f0a4:	f7fd f946 	bl	800c334 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800f0a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f0aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f0ac:	e027      	b.n	800f0fe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f0ae:	f107 0318 	add.w	r3, r7, #24
 800f0b2:	4618      	mov	r0, r3
 800f0b4:	f7fd fa92 	bl	800c5dc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800f0b8:	69fb      	ldr	r3, [r7, #28]
 800f0ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f0bc:	e01f      	b.n	800f0fe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f0be:	4b2d      	ldr	r3, [pc, #180]	@ (800f174 <UART_SetConfig+0x934>)
 800f0c0:	681b      	ldr	r3, [r3, #0]
 800f0c2:	f003 0320 	and.w	r3, r3, #32
 800f0c6:	2b00      	cmp	r3, #0
 800f0c8:	d009      	beq.n	800f0de <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800f0ca:	4b2a      	ldr	r3, [pc, #168]	@ (800f174 <UART_SetConfig+0x934>)
 800f0cc:	681b      	ldr	r3, [r3, #0]
 800f0ce:	08db      	lsrs	r3, r3, #3
 800f0d0:	f003 0303 	and.w	r3, r3, #3
 800f0d4:	4a24      	ldr	r2, [pc, #144]	@ (800f168 <UART_SetConfig+0x928>)
 800f0d6:	fa22 f303 	lsr.w	r3, r2, r3
 800f0da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800f0dc:	e00f      	b.n	800f0fe <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800f0de:	4b22      	ldr	r3, [pc, #136]	@ (800f168 <UART_SetConfig+0x928>)
 800f0e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f0e2:	e00c      	b.n	800f0fe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800f0e4:	4b21      	ldr	r3, [pc, #132]	@ (800f16c <UART_SetConfig+0x92c>)
 800f0e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f0e8:	e009      	b.n	800f0fe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f0ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f0ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f0f0:	e005      	b.n	800f0fe <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800f0f2:	2300      	movs	r3, #0
 800f0f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800f0f6:	2301      	movs	r3, #1
 800f0f8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800f0fc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800f0fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f100:	2b00      	cmp	r3, #0
 800f102:	f000 80e7 	beq.w	800f2d4 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f106:	697b      	ldr	r3, [r7, #20]
 800f108:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f10a:	4a19      	ldr	r2, [pc, #100]	@ (800f170 <UART_SetConfig+0x930>)
 800f10c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f110:	461a      	mov	r2, r3
 800f112:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f114:	fbb3 f3f2 	udiv	r3, r3, r2
 800f118:	005a      	lsls	r2, r3, #1
 800f11a:	697b      	ldr	r3, [r7, #20]
 800f11c:	685b      	ldr	r3, [r3, #4]
 800f11e:	085b      	lsrs	r3, r3, #1
 800f120:	441a      	add	r2, r3
 800f122:	697b      	ldr	r3, [r7, #20]
 800f124:	685b      	ldr	r3, [r3, #4]
 800f126:	fbb2 f3f3 	udiv	r3, r2, r3
 800f12a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f12c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f12e:	2b0f      	cmp	r3, #15
 800f130:	d916      	bls.n	800f160 <UART_SetConfig+0x920>
 800f132:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f134:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f138:	d212      	bcs.n	800f160 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800f13a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f13c:	b29b      	uxth	r3, r3
 800f13e:	f023 030f 	bic.w	r3, r3, #15
 800f142:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800f144:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f146:	085b      	lsrs	r3, r3, #1
 800f148:	b29b      	uxth	r3, r3
 800f14a:	f003 0307 	and.w	r3, r3, #7
 800f14e:	b29a      	uxth	r2, r3
 800f150:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800f152:	4313      	orrs	r3, r2
 800f154:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800f156:	697b      	ldr	r3, [r7, #20]
 800f158:	681b      	ldr	r3, [r3, #0]
 800f15a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800f15c:	60da      	str	r2, [r3, #12]
 800f15e:	e0b9      	b.n	800f2d4 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800f160:	2301      	movs	r3, #1
 800f162:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800f166:	e0b5      	b.n	800f2d4 <UART_SetConfig+0xa94>
 800f168:	03d09000 	.word	0x03d09000
 800f16c:	003d0900 	.word	0x003d0900
 800f170:	08015a9c 	.word	0x08015a9c
 800f174:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800f178:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800f17c:	2b20      	cmp	r3, #32
 800f17e:	dc49      	bgt.n	800f214 <UART_SetConfig+0x9d4>
 800f180:	2b00      	cmp	r3, #0
 800f182:	db7c      	blt.n	800f27e <UART_SetConfig+0xa3e>
 800f184:	2b20      	cmp	r3, #32
 800f186:	d87a      	bhi.n	800f27e <UART_SetConfig+0xa3e>
 800f188:	a201      	add	r2, pc, #4	@ (adr r2, 800f190 <UART_SetConfig+0x950>)
 800f18a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f18e:	bf00      	nop
 800f190:	0800f21b 	.word	0x0800f21b
 800f194:	0800f223 	.word	0x0800f223
 800f198:	0800f27f 	.word	0x0800f27f
 800f19c:	0800f27f 	.word	0x0800f27f
 800f1a0:	0800f22b 	.word	0x0800f22b
 800f1a4:	0800f27f 	.word	0x0800f27f
 800f1a8:	0800f27f 	.word	0x0800f27f
 800f1ac:	0800f27f 	.word	0x0800f27f
 800f1b0:	0800f23b 	.word	0x0800f23b
 800f1b4:	0800f27f 	.word	0x0800f27f
 800f1b8:	0800f27f 	.word	0x0800f27f
 800f1bc:	0800f27f 	.word	0x0800f27f
 800f1c0:	0800f27f 	.word	0x0800f27f
 800f1c4:	0800f27f 	.word	0x0800f27f
 800f1c8:	0800f27f 	.word	0x0800f27f
 800f1cc:	0800f27f 	.word	0x0800f27f
 800f1d0:	0800f24b 	.word	0x0800f24b
 800f1d4:	0800f27f 	.word	0x0800f27f
 800f1d8:	0800f27f 	.word	0x0800f27f
 800f1dc:	0800f27f 	.word	0x0800f27f
 800f1e0:	0800f27f 	.word	0x0800f27f
 800f1e4:	0800f27f 	.word	0x0800f27f
 800f1e8:	0800f27f 	.word	0x0800f27f
 800f1ec:	0800f27f 	.word	0x0800f27f
 800f1f0:	0800f27f 	.word	0x0800f27f
 800f1f4:	0800f27f 	.word	0x0800f27f
 800f1f8:	0800f27f 	.word	0x0800f27f
 800f1fc:	0800f27f 	.word	0x0800f27f
 800f200:	0800f27f 	.word	0x0800f27f
 800f204:	0800f27f 	.word	0x0800f27f
 800f208:	0800f27f 	.word	0x0800f27f
 800f20c:	0800f27f 	.word	0x0800f27f
 800f210:	0800f271 	.word	0x0800f271
 800f214:	2b40      	cmp	r3, #64	@ 0x40
 800f216:	d02e      	beq.n	800f276 <UART_SetConfig+0xa36>
 800f218:	e031      	b.n	800f27e <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f21a:	f7fb f8bf 	bl	800a39c <HAL_RCC_GetPCLK1Freq>
 800f21e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f220:	e033      	b.n	800f28a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f222:	f7fb f8d1 	bl	800a3c8 <HAL_RCC_GetPCLK2Freq>
 800f226:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f228:	e02f      	b.n	800f28a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f22a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f22e:	4618      	mov	r0, r3
 800f230:	f7fd f880 	bl	800c334 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800f234:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f236:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f238:	e027      	b.n	800f28a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f23a:	f107 0318 	add.w	r3, r7, #24
 800f23e:	4618      	mov	r0, r3
 800f240:	f7fd f9cc 	bl	800c5dc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800f244:	69fb      	ldr	r3, [r7, #28]
 800f246:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f248:	e01f      	b.n	800f28a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f24a:	4b2d      	ldr	r3, [pc, #180]	@ (800f300 <UART_SetConfig+0xac0>)
 800f24c:	681b      	ldr	r3, [r3, #0]
 800f24e:	f003 0320 	and.w	r3, r3, #32
 800f252:	2b00      	cmp	r3, #0
 800f254:	d009      	beq.n	800f26a <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800f256:	4b2a      	ldr	r3, [pc, #168]	@ (800f300 <UART_SetConfig+0xac0>)
 800f258:	681b      	ldr	r3, [r3, #0]
 800f25a:	08db      	lsrs	r3, r3, #3
 800f25c:	f003 0303 	and.w	r3, r3, #3
 800f260:	4a28      	ldr	r2, [pc, #160]	@ (800f304 <UART_SetConfig+0xac4>)
 800f262:	fa22 f303 	lsr.w	r3, r2, r3
 800f266:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800f268:	e00f      	b.n	800f28a <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800f26a:	4b26      	ldr	r3, [pc, #152]	@ (800f304 <UART_SetConfig+0xac4>)
 800f26c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f26e:	e00c      	b.n	800f28a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800f270:	4b25      	ldr	r3, [pc, #148]	@ (800f308 <UART_SetConfig+0xac8>)
 800f272:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f274:	e009      	b.n	800f28a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f276:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f27a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f27c:	e005      	b.n	800f28a <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800f27e:	2300      	movs	r3, #0
 800f280:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800f282:	2301      	movs	r3, #1
 800f284:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800f288:	bf00      	nop
    }

    if (pclk != 0U)
 800f28a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f28c:	2b00      	cmp	r3, #0
 800f28e:	d021      	beq.n	800f2d4 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f290:	697b      	ldr	r3, [r7, #20]
 800f292:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f294:	4a1d      	ldr	r2, [pc, #116]	@ (800f30c <UART_SetConfig+0xacc>)
 800f296:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f29a:	461a      	mov	r2, r3
 800f29c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f29e:	fbb3 f2f2 	udiv	r2, r3, r2
 800f2a2:	697b      	ldr	r3, [r7, #20]
 800f2a4:	685b      	ldr	r3, [r3, #4]
 800f2a6:	085b      	lsrs	r3, r3, #1
 800f2a8:	441a      	add	r2, r3
 800f2aa:	697b      	ldr	r3, [r7, #20]
 800f2ac:	685b      	ldr	r3, [r3, #4]
 800f2ae:	fbb2 f3f3 	udiv	r3, r2, r3
 800f2b2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f2b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f2b6:	2b0f      	cmp	r3, #15
 800f2b8:	d909      	bls.n	800f2ce <UART_SetConfig+0xa8e>
 800f2ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f2bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f2c0:	d205      	bcs.n	800f2ce <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800f2c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f2c4:	b29a      	uxth	r2, r3
 800f2c6:	697b      	ldr	r3, [r7, #20]
 800f2c8:	681b      	ldr	r3, [r3, #0]
 800f2ca:	60da      	str	r2, [r3, #12]
 800f2cc:	e002      	b.n	800f2d4 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800f2ce:	2301      	movs	r3, #1
 800f2d0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800f2d4:	697b      	ldr	r3, [r7, #20]
 800f2d6:	2201      	movs	r2, #1
 800f2d8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800f2dc:	697b      	ldr	r3, [r7, #20]
 800f2de:	2201      	movs	r2, #1
 800f2e0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800f2e4:	697b      	ldr	r3, [r7, #20]
 800f2e6:	2200      	movs	r2, #0
 800f2e8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800f2ea:	697b      	ldr	r3, [r7, #20]
 800f2ec:	2200      	movs	r2, #0
 800f2ee:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800f2f0:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800f2f4:	4618      	mov	r0, r3
 800f2f6:	3748      	adds	r7, #72	@ 0x48
 800f2f8:	46bd      	mov	sp, r7
 800f2fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f2fe:	bf00      	nop
 800f300:	58024400 	.word	0x58024400
 800f304:	03d09000 	.word	0x03d09000
 800f308:	003d0900 	.word	0x003d0900
 800f30c:	08015a9c 	.word	0x08015a9c

0800f310 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800f310:	b480      	push	{r7}
 800f312:	b083      	sub	sp, #12
 800f314:	af00      	add	r7, sp, #0
 800f316:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800f318:	687b      	ldr	r3, [r7, #4]
 800f31a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f31c:	f003 0301 	and.w	r3, r3, #1
 800f320:	2b00      	cmp	r3, #0
 800f322:	d00a      	beq.n	800f33a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800f324:	687b      	ldr	r3, [r7, #4]
 800f326:	681b      	ldr	r3, [r3, #0]
 800f328:	685b      	ldr	r3, [r3, #4]
 800f32a:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800f32e:	687b      	ldr	r3, [r7, #4]
 800f330:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f332:	687b      	ldr	r3, [r7, #4]
 800f334:	681b      	ldr	r3, [r3, #0]
 800f336:	430a      	orrs	r2, r1
 800f338:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800f33a:	687b      	ldr	r3, [r7, #4]
 800f33c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f33e:	f003 0302 	and.w	r3, r3, #2
 800f342:	2b00      	cmp	r3, #0
 800f344:	d00a      	beq.n	800f35c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800f346:	687b      	ldr	r3, [r7, #4]
 800f348:	681b      	ldr	r3, [r3, #0]
 800f34a:	685b      	ldr	r3, [r3, #4]
 800f34c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800f350:	687b      	ldr	r3, [r7, #4]
 800f352:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f354:	687b      	ldr	r3, [r7, #4]
 800f356:	681b      	ldr	r3, [r3, #0]
 800f358:	430a      	orrs	r2, r1
 800f35a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800f35c:	687b      	ldr	r3, [r7, #4]
 800f35e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f360:	f003 0304 	and.w	r3, r3, #4
 800f364:	2b00      	cmp	r3, #0
 800f366:	d00a      	beq.n	800f37e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800f368:	687b      	ldr	r3, [r7, #4]
 800f36a:	681b      	ldr	r3, [r3, #0]
 800f36c:	685b      	ldr	r3, [r3, #4]
 800f36e:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800f372:	687b      	ldr	r3, [r7, #4]
 800f374:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800f376:	687b      	ldr	r3, [r7, #4]
 800f378:	681b      	ldr	r3, [r3, #0]
 800f37a:	430a      	orrs	r2, r1
 800f37c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800f37e:	687b      	ldr	r3, [r7, #4]
 800f380:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f382:	f003 0308 	and.w	r3, r3, #8
 800f386:	2b00      	cmp	r3, #0
 800f388:	d00a      	beq.n	800f3a0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800f38a:	687b      	ldr	r3, [r7, #4]
 800f38c:	681b      	ldr	r3, [r3, #0]
 800f38e:	685b      	ldr	r3, [r3, #4]
 800f390:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800f394:	687b      	ldr	r3, [r7, #4]
 800f396:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f398:	687b      	ldr	r3, [r7, #4]
 800f39a:	681b      	ldr	r3, [r3, #0]
 800f39c:	430a      	orrs	r2, r1
 800f39e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800f3a0:	687b      	ldr	r3, [r7, #4]
 800f3a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f3a4:	f003 0310 	and.w	r3, r3, #16
 800f3a8:	2b00      	cmp	r3, #0
 800f3aa:	d00a      	beq.n	800f3c2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800f3ac:	687b      	ldr	r3, [r7, #4]
 800f3ae:	681b      	ldr	r3, [r3, #0]
 800f3b0:	689b      	ldr	r3, [r3, #8]
 800f3b2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800f3b6:	687b      	ldr	r3, [r7, #4]
 800f3b8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800f3ba:	687b      	ldr	r3, [r7, #4]
 800f3bc:	681b      	ldr	r3, [r3, #0]
 800f3be:	430a      	orrs	r2, r1
 800f3c0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800f3c2:	687b      	ldr	r3, [r7, #4]
 800f3c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f3c6:	f003 0320 	and.w	r3, r3, #32
 800f3ca:	2b00      	cmp	r3, #0
 800f3cc:	d00a      	beq.n	800f3e4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	681b      	ldr	r3, [r3, #0]
 800f3d2:	689b      	ldr	r3, [r3, #8]
 800f3d4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800f3d8:	687b      	ldr	r3, [r7, #4]
 800f3da:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800f3dc:	687b      	ldr	r3, [r7, #4]
 800f3de:	681b      	ldr	r3, [r3, #0]
 800f3e0:	430a      	orrs	r2, r1
 800f3e2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800f3e4:	687b      	ldr	r3, [r7, #4]
 800f3e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f3e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f3ec:	2b00      	cmp	r3, #0
 800f3ee:	d01a      	beq.n	800f426 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800f3f0:	687b      	ldr	r3, [r7, #4]
 800f3f2:	681b      	ldr	r3, [r3, #0]
 800f3f4:	685b      	ldr	r3, [r3, #4]
 800f3f6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800f3fa:	687b      	ldr	r3, [r7, #4]
 800f3fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f3fe:	687b      	ldr	r3, [r7, #4]
 800f400:	681b      	ldr	r3, [r3, #0]
 800f402:	430a      	orrs	r2, r1
 800f404:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800f406:	687b      	ldr	r3, [r7, #4]
 800f408:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f40a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f40e:	d10a      	bne.n	800f426 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800f410:	687b      	ldr	r3, [r7, #4]
 800f412:	681b      	ldr	r3, [r3, #0]
 800f414:	685b      	ldr	r3, [r3, #4]
 800f416:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800f41a:	687b      	ldr	r3, [r7, #4]
 800f41c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800f41e:	687b      	ldr	r3, [r7, #4]
 800f420:	681b      	ldr	r3, [r3, #0]
 800f422:	430a      	orrs	r2, r1
 800f424:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800f426:	687b      	ldr	r3, [r7, #4]
 800f428:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f42a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f42e:	2b00      	cmp	r3, #0
 800f430:	d00a      	beq.n	800f448 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800f432:	687b      	ldr	r3, [r7, #4]
 800f434:	681b      	ldr	r3, [r3, #0]
 800f436:	685b      	ldr	r3, [r3, #4]
 800f438:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800f43c:	687b      	ldr	r3, [r7, #4]
 800f43e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800f440:	687b      	ldr	r3, [r7, #4]
 800f442:	681b      	ldr	r3, [r3, #0]
 800f444:	430a      	orrs	r2, r1
 800f446:	605a      	str	r2, [r3, #4]
  }
}
 800f448:	bf00      	nop
 800f44a:	370c      	adds	r7, #12
 800f44c:	46bd      	mov	sp, r7
 800f44e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f452:	4770      	bx	lr

0800f454 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800f454:	b580      	push	{r7, lr}
 800f456:	b098      	sub	sp, #96	@ 0x60
 800f458:	af02      	add	r7, sp, #8
 800f45a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f45c:	687b      	ldr	r3, [r7, #4]
 800f45e:	2200      	movs	r2, #0
 800f460:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800f464:	f7f4 fa2a 	bl	80038bc <HAL_GetTick>
 800f468:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800f46a:	687b      	ldr	r3, [r7, #4]
 800f46c:	681b      	ldr	r3, [r3, #0]
 800f46e:	681b      	ldr	r3, [r3, #0]
 800f470:	f003 0308 	and.w	r3, r3, #8
 800f474:	2b08      	cmp	r3, #8
 800f476:	d12f      	bne.n	800f4d8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f478:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f47c:	9300      	str	r3, [sp, #0]
 800f47e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f480:	2200      	movs	r2, #0
 800f482:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800f486:	6878      	ldr	r0, [r7, #4]
 800f488:	f000 f88e 	bl	800f5a8 <UART_WaitOnFlagUntilTimeout>
 800f48c:	4603      	mov	r3, r0
 800f48e:	2b00      	cmp	r3, #0
 800f490:	d022      	beq.n	800f4d8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800f492:	687b      	ldr	r3, [r7, #4]
 800f494:	681b      	ldr	r3, [r3, #0]
 800f496:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f498:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f49a:	e853 3f00 	ldrex	r3, [r3]
 800f49e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f4a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f4a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f4a6:	653b      	str	r3, [r7, #80]	@ 0x50
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	681b      	ldr	r3, [r3, #0]
 800f4ac:	461a      	mov	r2, r3
 800f4ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f4b0:	647b      	str	r3, [r7, #68]	@ 0x44
 800f4b2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f4b4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f4b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f4b8:	e841 2300 	strex	r3, r2, [r1]
 800f4bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f4be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f4c0:	2b00      	cmp	r3, #0
 800f4c2:	d1e6      	bne.n	800f492 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800f4c4:	687b      	ldr	r3, [r7, #4]
 800f4c6:	2220      	movs	r2, #32
 800f4c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800f4cc:	687b      	ldr	r3, [r7, #4]
 800f4ce:	2200      	movs	r2, #0
 800f4d0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f4d4:	2303      	movs	r3, #3
 800f4d6:	e063      	b.n	800f5a0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800f4d8:	687b      	ldr	r3, [r7, #4]
 800f4da:	681b      	ldr	r3, [r3, #0]
 800f4dc:	681b      	ldr	r3, [r3, #0]
 800f4de:	f003 0304 	and.w	r3, r3, #4
 800f4e2:	2b04      	cmp	r3, #4
 800f4e4:	d149      	bne.n	800f57a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f4e6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f4ea:	9300      	str	r3, [sp, #0]
 800f4ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f4ee:	2200      	movs	r2, #0
 800f4f0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800f4f4:	6878      	ldr	r0, [r7, #4]
 800f4f6:	f000 f857 	bl	800f5a8 <UART_WaitOnFlagUntilTimeout>
 800f4fa:	4603      	mov	r3, r0
 800f4fc:	2b00      	cmp	r3, #0
 800f4fe:	d03c      	beq.n	800f57a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f500:	687b      	ldr	r3, [r7, #4]
 800f502:	681b      	ldr	r3, [r3, #0]
 800f504:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f508:	e853 3f00 	ldrex	r3, [r3]
 800f50c:	623b      	str	r3, [r7, #32]
   return(result);
 800f50e:	6a3b      	ldr	r3, [r7, #32]
 800f510:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f514:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f516:	687b      	ldr	r3, [r7, #4]
 800f518:	681b      	ldr	r3, [r3, #0]
 800f51a:	461a      	mov	r2, r3
 800f51c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f51e:	633b      	str	r3, [r7, #48]	@ 0x30
 800f520:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f522:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f524:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f526:	e841 2300 	strex	r3, r2, [r1]
 800f52a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f52c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f52e:	2b00      	cmp	r3, #0
 800f530:	d1e6      	bne.n	800f500 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f532:	687b      	ldr	r3, [r7, #4]
 800f534:	681b      	ldr	r3, [r3, #0]
 800f536:	3308      	adds	r3, #8
 800f538:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f53a:	693b      	ldr	r3, [r7, #16]
 800f53c:	e853 3f00 	ldrex	r3, [r3]
 800f540:	60fb      	str	r3, [r7, #12]
   return(result);
 800f542:	68fb      	ldr	r3, [r7, #12]
 800f544:	f023 0301 	bic.w	r3, r3, #1
 800f548:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f54a:	687b      	ldr	r3, [r7, #4]
 800f54c:	681b      	ldr	r3, [r3, #0]
 800f54e:	3308      	adds	r3, #8
 800f550:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f552:	61fa      	str	r2, [r7, #28]
 800f554:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f556:	69b9      	ldr	r1, [r7, #24]
 800f558:	69fa      	ldr	r2, [r7, #28]
 800f55a:	e841 2300 	strex	r3, r2, [r1]
 800f55e:	617b      	str	r3, [r7, #20]
   return(result);
 800f560:	697b      	ldr	r3, [r7, #20]
 800f562:	2b00      	cmp	r3, #0
 800f564:	d1e5      	bne.n	800f532 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800f566:	687b      	ldr	r3, [r7, #4]
 800f568:	2220      	movs	r2, #32
 800f56a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800f56e:	687b      	ldr	r3, [r7, #4]
 800f570:	2200      	movs	r2, #0
 800f572:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f576:	2303      	movs	r3, #3
 800f578:	e012      	b.n	800f5a0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800f57a:	687b      	ldr	r3, [r7, #4]
 800f57c:	2220      	movs	r2, #32
 800f57e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800f582:	687b      	ldr	r3, [r7, #4]
 800f584:	2220      	movs	r2, #32
 800f586:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f58a:	687b      	ldr	r3, [r7, #4]
 800f58c:	2200      	movs	r2, #0
 800f58e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f590:	687b      	ldr	r3, [r7, #4]
 800f592:	2200      	movs	r2, #0
 800f594:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800f596:	687b      	ldr	r3, [r7, #4]
 800f598:	2200      	movs	r2, #0
 800f59a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f59e:	2300      	movs	r3, #0
}
 800f5a0:	4618      	mov	r0, r3
 800f5a2:	3758      	adds	r7, #88	@ 0x58
 800f5a4:	46bd      	mov	sp, r7
 800f5a6:	bd80      	pop	{r7, pc}

0800f5a8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800f5a8:	b580      	push	{r7, lr}
 800f5aa:	b084      	sub	sp, #16
 800f5ac:	af00      	add	r7, sp, #0
 800f5ae:	60f8      	str	r0, [r7, #12]
 800f5b0:	60b9      	str	r1, [r7, #8]
 800f5b2:	603b      	str	r3, [r7, #0]
 800f5b4:	4613      	mov	r3, r2
 800f5b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f5b8:	e049      	b.n	800f64e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f5ba:	69bb      	ldr	r3, [r7, #24]
 800f5bc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800f5c0:	d045      	beq.n	800f64e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f5c2:	f7f4 f97b 	bl	80038bc <HAL_GetTick>
 800f5c6:	4602      	mov	r2, r0
 800f5c8:	683b      	ldr	r3, [r7, #0]
 800f5ca:	1ad3      	subs	r3, r2, r3
 800f5cc:	69ba      	ldr	r2, [r7, #24]
 800f5ce:	429a      	cmp	r2, r3
 800f5d0:	d302      	bcc.n	800f5d8 <UART_WaitOnFlagUntilTimeout+0x30>
 800f5d2:	69bb      	ldr	r3, [r7, #24]
 800f5d4:	2b00      	cmp	r3, #0
 800f5d6:	d101      	bne.n	800f5dc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800f5d8:	2303      	movs	r3, #3
 800f5da:	e048      	b.n	800f66e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800f5dc:	68fb      	ldr	r3, [r7, #12]
 800f5de:	681b      	ldr	r3, [r3, #0]
 800f5e0:	681b      	ldr	r3, [r3, #0]
 800f5e2:	f003 0304 	and.w	r3, r3, #4
 800f5e6:	2b00      	cmp	r3, #0
 800f5e8:	d031      	beq.n	800f64e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800f5ea:	68fb      	ldr	r3, [r7, #12]
 800f5ec:	681b      	ldr	r3, [r3, #0]
 800f5ee:	69db      	ldr	r3, [r3, #28]
 800f5f0:	f003 0308 	and.w	r3, r3, #8
 800f5f4:	2b08      	cmp	r3, #8
 800f5f6:	d110      	bne.n	800f61a <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f5f8:	68fb      	ldr	r3, [r7, #12]
 800f5fa:	681b      	ldr	r3, [r3, #0]
 800f5fc:	2208      	movs	r2, #8
 800f5fe:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800f600:	68f8      	ldr	r0, [r7, #12]
 800f602:	f000 f839 	bl	800f678 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800f606:	68fb      	ldr	r3, [r7, #12]
 800f608:	2208      	movs	r2, #8
 800f60a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800f60e:	68fb      	ldr	r3, [r7, #12]
 800f610:	2200      	movs	r2, #0
 800f612:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

           return HAL_ERROR;
 800f616:	2301      	movs	r3, #1
 800f618:	e029      	b.n	800f66e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800f61a:	68fb      	ldr	r3, [r7, #12]
 800f61c:	681b      	ldr	r3, [r3, #0]
 800f61e:	69db      	ldr	r3, [r3, #28]
 800f620:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f624:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f628:	d111      	bne.n	800f64e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f62a:	68fb      	ldr	r3, [r7, #12]
 800f62c:	681b      	ldr	r3, [r3, #0]
 800f62e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f632:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f634:	68f8      	ldr	r0, [r7, #12]
 800f636:	f000 f81f 	bl	800f678 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800f63a:	68fb      	ldr	r3, [r7, #12]
 800f63c:	2220      	movs	r2, #32
 800f63e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f642:	68fb      	ldr	r3, [r7, #12]
 800f644:	2200      	movs	r2, #0
 800f646:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800f64a:	2303      	movs	r3, #3
 800f64c:	e00f      	b.n	800f66e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f64e:	68fb      	ldr	r3, [r7, #12]
 800f650:	681b      	ldr	r3, [r3, #0]
 800f652:	69da      	ldr	r2, [r3, #28]
 800f654:	68bb      	ldr	r3, [r7, #8]
 800f656:	4013      	ands	r3, r2
 800f658:	68ba      	ldr	r2, [r7, #8]
 800f65a:	429a      	cmp	r2, r3
 800f65c:	bf0c      	ite	eq
 800f65e:	2301      	moveq	r3, #1
 800f660:	2300      	movne	r3, #0
 800f662:	b2db      	uxtb	r3, r3
 800f664:	461a      	mov	r2, r3
 800f666:	79fb      	ldrb	r3, [r7, #7]
 800f668:	429a      	cmp	r2, r3
 800f66a:	d0a6      	beq.n	800f5ba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800f66c:	2300      	movs	r3, #0
}
 800f66e:	4618      	mov	r0, r3
 800f670:	3710      	adds	r7, #16
 800f672:	46bd      	mov	sp, r7
 800f674:	bd80      	pop	{r7, pc}
	...

0800f678 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800f678:	b480      	push	{r7}
 800f67a:	b095      	sub	sp, #84	@ 0x54
 800f67c:	af00      	add	r7, sp, #0
 800f67e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f680:	687b      	ldr	r3, [r7, #4]
 800f682:	681b      	ldr	r3, [r3, #0]
 800f684:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f686:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f688:	e853 3f00 	ldrex	r3, [r3]
 800f68c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800f68e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f690:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f694:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f696:	687b      	ldr	r3, [r7, #4]
 800f698:	681b      	ldr	r3, [r3, #0]
 800f69a:	461a      	mov	r2, r3
 800f69c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f69e:	643b      	str	r3, [r7, #64]	@ 0x40
 800f6a0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f6a2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800f6a4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f6a6:	e841 2300 	strex	r3, r2, [r1]
 800f6aa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800f6ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f6ae:	2b00      	cmp	r3, #0
 800f6b0:	d1e6      	bne.n	800f680 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f6b2:	687b      	ldr	r3, [r7, #4]
 800f6b4:	681b      	ldr	r3, [r3, #0]
 800f6b6:	3308      	adds	r3, #8
 800f6b8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f6ba:	6a3b      	ldr	r3, [r7, #32]
 800f6bc:	e853 3f00 	ldrex	r3, [r3]
 800f6c0:	61fb      	str	r3, [r7, #28]
   return(result);
 800f6c2:	69fa      	ldr	r2, [r7, #28]
 800f6c4:	4b1e      	ldr	r3, [pc, #120]	@ (800f740 <UART_EndRxTransfer+0xc8>)
 800f6c6:	4013      	ands	r3, r2
 800f6c8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f6ca:	687b      	ldr	r3, [r7, #4]
 800f6cc:	681b      	ldr	r3, [r3, #0]
 800f6ce:	3308      	adds	r3, #8
 800f6d0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f6d2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800f6d4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f6d6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f6d8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f6da:	e841 2300 	strex	r3, r2, [r1]
 800f6de:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f6e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6e2:	2b00      	cmp	r3, #0
 800f6e4:	d1e5      	bne.n	800f6b2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f6e6:	687b      	ldr	r3, [r7, #4]
 800f6e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f6ea:	2b01      	cmp	r3, #1
 800f6ec:	d118      	bne.n	800f720 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f6ee:	687b      	ldr	r3, [r7, #4]
 800f6f0:	681b      	ldr	r3, [r3, #0]
 800f6f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f6f4:	68fb      	ldr	r3, [r7, #12]
 800f6f6:	e853 3f00 	ldrex	r3, [r3]
 800f6fa:	60bb      	str	r3, [r7, #8]
   return(result);
 800f6fc:	68bb      	ldr	r3, [r7, #8]
 800f6fe:	f023 0310 	bic.w	r3, r3, #16
 800f702:	647b      	str	r3, [r7, #68]	@ 0x44
 800f704:	687b      	ldr	r3, [r7, #4]
 800f706:	681b      	ldr	r3, [r3, #0]
 800f708:	461a      	mov	r2, r3
 800f70a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f70c:	61bb      	str	r3, [r7, #24]
 800f70e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f710:	6979      	ldr	r1, [r7, #20]
 800f712:	69ba      	ldr	r2, [r7, #24]
 800f714:	e841 2300 	strex	r3, r2, [r1]
 800f718:	613b      	str	r3, [r7, #16]
   return(result);
 800f71a:	693b      	ldr	r3, [r7, #16]
 800f71c:	2b00      	cmp	r3, #0
 800f71e:	d1e6      	bne.n	800f6ee <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800f720:	687b      	ldr	r3, [r7, #4]
 800f722:	2220      	movs	r2, #32
 800f724:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f728:	687b      	ldr	r3, [r7, #4]
 800f72a:	2200      	movs	r2, #0
 800f72c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800f72e:	687b      	ldr	r3, [r7, #4]
 800f730:	2200      	movs	r2, #0
 800f732:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800f734:	bf00      	nop
 800f736:	3754      	adds	r7, #84	@ 0x54
 800f738:	46bd      	mov	sp, r7
 800f73a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f73e:	4770      	bx	lr
 800f740:	effffffe 	.word	0xeffffffe

0800f744 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800f744:	b580      	push	{r7, lr}
 800f746:	b084      	sub	sp, #16
 800f748:	af00      	add	r7, sp, #0
 800f74a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f74c:	687b      	ldr	r3, [r7, #4]
 800f74e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f750:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800f752:	68fb      	ldr	r3, [r7, #12]
 800f754:	2200      	movs	r2, #0
 800f756:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800f75a:	68fb      	ldr	r3, [r7, #12]
 800f75c:	2200      	movs	r2, #0
 800f75e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800f762:	68f8      	ldr	r0, [r7, #12]
 800f764:	f7ff f856 	bl	800e814 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f768:	bf00      	nop
 800f76a:	3710      	adds	r7, #16
 800f76c:	46bd      	mov	sp, r7
 800f76e:	bd80      	pop	{r7, pc}

0800f770 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800f770:	b580      	push	{r7, lr}
 800f772:	b088      	sub	sp, #32
 800f774:	af00      	add	r7, sp, #0
 800f776:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f778:	687b      	ldr	r3, [r7, #4]
 800f77a:	681b      	ldr	r3, [r3, #0]
 800f77c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f77e:	68fb      	ldr	r3, [r7, #12]
 800f780:	e853 3f00 	ldrex	r3, [r3]
 800f784:	60bb      	str	r3, [r7, #8]
   return(result);
 800f786:	68bb      	ldr	r3, [r7, #8]
 800f788:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f78c:	61fb      	str	r3, [r7, #28]
 800f78e:	687b      	ldr	r3, [r7, #4]
 800f790:	681b      	ldr	r3, [r3, #0]
 800f792:	461a      	mov	r2, r3
 800f794:	69fb      	ldr	r3, [r7, #28]
 800f796:	61bb      	str	r3, [r7, #24]
 800f798:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f79a:	6979      	ldr	r1, [r7, #20]
 800f79c:	69ba      	ldr	r2, [r7, #24]
 800f79e:	e841 2300 	strex	r3, r2, [r1]
 800f7a2:	613b      	str	r3, [r7, #16]
   return(result);
 800f7a4:	693b      	ldr	r3, [r7, #16]
 800f7a6:	2b00      	cmp	r3, #0
 800f7a8:	d1e6      	bne.n	800f778 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800f7aa:	687b      	ldr	r3, [r7, #4]
 800f7ac:	2220      	movs	r2, #32
 800f7ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800f7b2:	687b      	ldr	r3, [r7, #4]
 800f7b4:	2200      	movs	r2, #0
 800f7b6:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800f7b8:	6878      	ldr	r0, [r7, #4]
 800f7ba:	f7ff f821 	bl	800e800 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f7be:	bf00      	nop
 800f7c0:	3720      	adds	r7, #32
 800f7c2:	46bd      	mov	sp, r7
 800f7c4:	bd80      	pop	{r7, pc}

0800f7c6 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800f7c6:	b480      	push	{r7}
 800f7c8:	b083      	sub	sp, #12
 800f7ca:	af00      	add	r7, sp, #0
 800f7cc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800f7ce:	bf00      	nop
 800f7d0:	370c      	adds	r7, #12
 800f7d2:	46bd      	mov	sp, r7
 800f7d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7d8:	4770      	bx	lr

0800f7da <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800f7da:	b480      	push	{r7}
 800f7dc:	b083      	sub	sp, #12
 800f7de:	af00      	add	r7, sp, #0
 800f7e0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800f7e2:	bf00      	nop
 800f7e4:	370c      	adds	r7, #12
 800f7e6:	46bd      	mov	sp, r7
 800f7e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7ec:	4770      	bx	lr

0800f7ee <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800f7ee:	b480      	push	{r7}
 800f7f0:	b083      	sub	sp, #12
 800f7f2:	af00      	add	r7, sp, #0
 800f7f4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800f7f6:	bf00      	nop
 800f7f8:	370c      	adds	r7, #12
 800f7fa:	46bd      	mov	sp, r7
 800f7fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f800:	4770      	bx	lr

0800f802 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800f802:	b480      	push	{r7}
 800f804:	b085      	sub	sp, #20
 800f806:	af00      	add	r7, sp, #0
 800f808:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f80a:	687b      	ldr	r3, [r7, #4]
 800f80c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f810:	2b01      	cmp	r3, #1
 800f812:	d101      	bne.n	800f818 <HAL_UARTEx_DisableFifoMode+0x16>
 800f814:	2302      	movs	r3, #2
 800f816:	e027      	b.n	800f868 <HAL_UARTEx_DisableFifoMode+0x66>
 800f818:	687b      	ldr	r3, [r7, #4]
 800f81a:	2201      	movs	r2, #1
 800f81c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f820:	687b      	ldr	r3, [r7, #4]
 800f822:	2224      	movs	r2, #36	@ 0x24
 800f824:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f828:	687b      	ldr	r3, [r7, #4]
 800f82a:	681b      	ldr	r3, [r3, #0]
 800f82c:	681b      	ldr	r3, [r3, #0]
 800f82e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f830:	687b      	ldr	r3, [r7, #4]
 800f832:	681b      	ldr	r3, [r3, #0]
 800f834:	681a      	ldr	r2, [r3, #0]
 800f836:	687b      	ldr	r3, [r7, #4]
 800f838:	681b      	ldr	r3, [r3, #0]
 800f83a:	f022 0201 	bic.w	r2, r2, #1
 800f83e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800f840:	68fb      	ldr	r3, [r7, #12]
 800f842:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800f846:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800f848:	687b      	ldr	r3, [r7, #4]
 800f84a:	2200      	movs	r2, #0
 800f84c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f84e:	687b      	ldr	r3, [r7, #4]
 800f850:	681b      	ldr	r3, [r3, #0]
 800f852:	68fa      	ldr	r2, [r7, #12]
 800f854:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f856:	687b      	ldr	r3, [r7, #4]
 800f858:	2220      	movs	r2, #32
 800f85a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f85e:	687b      	ldr	r3, [r7, #4]
 800f860:	2200      	movs	r2, #0
 800f862:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f866:	2300      	movs	r3, #0
}
 800f868:	4618      	mov	r0, r3
 800f86a:	3714      	adds	r7, #20
 800f86c:	46bd      	mov	sp, r7
 800f86e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f872:	4770      	bx	lr

0800f874 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f874:	b580      	push	{r7, lr}
 800f876:	b084      	sub	sp, #16
 800f878:	af00      	add	r7, sp, #0
 800f87a:	6078      	str	r0, [r7, #4]
 800f87c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f87e:	687b      	ldr	r3, [r7, #4]
 800f880:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f884:	2b01      	cmp	r3, #1
 800f886:	d101      	bne.n	800f88c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800f888:	2302      	movs	r3, #2
 800f88a:	e02d      	b.n	800f8e8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800f88c:	687b      	ldr	r3, [r7, #4]
 800f88e:	2201      	movs	r2, #1
 800f890:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f894:	687b      	ldr	r3, [r7, #4]
 800f896:	2224      	movs	r2, #36	@ 0x24
 800f898:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f89c:	687b      	ldr	r3, [r7, #4]
 800f89e:	681b      	ldr	r3, [r3, #0]
 800f8a0:	681b      	ldr	r3, [r3, #0]
 800f8a2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f8a4:	687b      	ldr	r3, [r7, #4]
 800f8a6:	681b      	ldr	r3, [r3, #0]
 800f8a8:	681a      	ldr	r2, [r3, #0]
 800f8aa:	687b      	ldr	r3, [r7, #4]
 800f8ac:	681b      	ldr	r3, [r3, #0]
 800f8ae:	f022 0201 	bic.w	r2, r2, #1
 800f8b2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800f8b4:	687b      	ldr	r3, [r7, #4]
 800f8b6:	681b      	ldr	r3, [r3, #0]
 800f8b8:	689b      	ldr	r3, [r3, #8]
 800f8ba:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800f8be:	687b      	ldr	r3, [r7, #4]
 800f8c0:	681b      	ldr	r3, [r3, #0]
 800f8c2:	683a      	ldr	r2, [r7, #0]
 800f8c4:	430a      	orrs	r2, r1
 800f8c6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f8c8:	6878      	ldr	r0, [r7, #4]
 800f8ca:	f000 f84f 	bl	800f96c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f8ce:	687b      	ldr	r3, [r7, #4]
 800f8d0:	681b      	ldr	r3, [r3, #0]
 800f8d2:	68fa      	ldr	r2, [r7, #12]
 800f8d4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f8d6:	687b      	ldr	r3, [r7, #4]
 800f8d8:	2220      	movs	r2, #32
 800f8da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f8de:	687b      	ldr	r3, [r7, #4]
 800f8e0:	2200      	movs	r2, #0
 800f8e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f8e6:	2300      	movs	r3, #0
}
 800f8e8:	4618      	mov	r0, r3
 800f8ea:	3710      	adds	r7, #16
 800f8ec:	46bd      	mov	sp, r7
 800f8ee:	bd80      	pop	{r7, pc}

0800f8f0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f8f0:	b580      	push	{r7, lr}
 800f8f2:	b084      	sub	sp, #16
 800f8f4:	af00      	add	r7, sp, #0
 800f8f6:	6078      	str	r0, [r7, #4]
 800f8f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f8fa:	687b      	ldr	r3, [r7, #4]
 800f8fc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f900:	2b01      	cmp	r3, #1
 800f902:	d101      	bne.n	800f908 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800f904:	2302      	movs	r3, #2
 800f906:	e02d      	b.n	800f964 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800f908:	687b      	ldr	r3, [r7, #4]
 800f90a:	2201      	movs	r2, #1
 800f90c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f910:	687b      	ldr	r3, [r7, #4]
 800f912:	2224      	movs	r2, #36	@ 0x24
 800f914:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f918:	687b      	ldr	r3, [r7, #4]
 800f91a:	681b      	ldr	r3, [r3, #0]
 800f91c:	681b      	ldr	r3, [r3, #0]
 800f91e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f920:	687b      	ldr	r3, [r7, #4]
 800f922:	681b      	ldr	r3, [r3, #0]
 800f924:	681a      	ldr	r2, [r3, #0]
 800f926:	687b      	ldr	r3, [r7, #4]
 800f928:	681b      	ldr	r3, [r3, #0]
 800f92a:	f022 0201 	bic.w	r2, r2, #1
 800f92e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800f930:	687b      	ldr	r3, [r7, #4]
 800f932:	681b      	ldr	r3, [r3, #0]
 800f934:	689b      	ldr	r3, [r3, #8]
 800f936:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800f93a:	687b      	ldr	r3, [r7, #4]
 800f93c:	681b      	ldr	r3, [r3, #0]
 800f93e:	683a      	ldr	r2, [r7, #0]
 800f940:	430a      	orrs	r2, r1
 800f942:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f944:	6878      	ldr	r0, [r7, #4]
 800f946:	f000 f811 	bl	800f96c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f94a:	687b      	ldr	r3, [r7, #4]
 800f94c:	681b      	ldr	r3, [r3, #0]
 800f94e:	68fa      	ldr	r2, [r7, #12]
 800f950:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f952:	687b      	ldr	r3, [r7, #4]
 800f954:	2220      	movs	r2, #32
 800f956:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f95a:	687b      	ldr	r3, [r7, #4]
 800f95c:	2200      	movs	r2, #0
 800f95e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f962:	2300      	movs	r3, #0
}
 800f964:	4618      	mov	r0, r3
 800f966:	3710      	adds	r7, #16
 800f968:	46bd      	mov	sp, r7
 800f96a:	bd80      	pop	{r7, pc}

0800f96c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800f96c:	b480      	push	{r7}
 800f96e:	b085      	sub	sp, #20
 800f970:	af00      	add	r7, sp, #0
 800f972:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800f974:	687b      	ldr	r3, [r7, #4]
 800f976:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f978:	2b00      	cmp	r3, #0
 800f97a:	d108      	bne.n	800f98e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800f97c:	687b      	ldr	r3, [r7, #4]
 800f97e:	2201      	movs	r2, #1
 800f980:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	2201      	movs	r2, #1
 800f988:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800f98c:	e031      	b.n	800f9f2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800f98e:	2310      	movs	r3, #16
 800f990:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800f992:	2310      	movs	r3, #16
 800f994:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800f996:	687b      	ldr	r3, [r7, #4]
 800f998:	681b      	ldr	r3, [r3, #0]
 800f99a:	689b      	ldr	r3, [r3, #8]
 800f99c:	0e5b      	lsrs	r3, r3, #25
 800f99e:	b2db      	uxtb	r3, r3
 800f9a0:	f003 0307 	and.w	r3, r3, #7
 800f9a4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800f9a6:	687b      	ldr	r3, [r7, #4]
 800f9a8:	681b      	ldr	r3, [r3, #0]
 800f9aa:	689b      	ldr	r3, [r3, #8]
 800f9ac:	0f5b      	lsrs	r3, r3, #29
 800f9ae:	b2db      	uxtb	r3, r3
 800f9b0:	f003 0307 	and.w	r3, r3, #7
 800f9b4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f9b6:	7bbb      	ldrb	r3, [r7, #14]
 800f9b8:	7b3a      	ldrb	r2, [r7, #12]
 800f9ba:	4911      	ldr	r1, [pc, #68]	@ (800fa00 <UARTEx_SetNbDataToProcess+0x94>)
 800f9bc:	5c8a      	ldrb	r2, [r1, r2]
 800f9be:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800f9c2:	7b3a      	ldrb	r2, [r7, #12]
 800f9c4:	490f      	ldr	r1, [pc, #60]	@ (800fa04 <UARTEx_SetNbDataToProcess+0x98>)
 800f9c6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f9c8:	fb93 f3f2 	sdiv	r3, r3, r2
 800f9cc:	b29a      	uxth	r2, r3
 800f9ce:	687b      	ldr	r3, [r7, #4]
 800f9d0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f9d4:	7bfb      	ldrb	r3, [r7, #15]
 800f9d6:	7b7a      	ldrb	r2, [r7, #13]
 800f9d8:	4909      	ldr	r1, [pc, #36]	@ (800fa00 <UARTEx_SetNbDataToProcess+0x94>)
 800f9da:	5c8a      	ldrb	r2, [r1, r2]
 800f9dc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800f9e0:	7b7a      	ldrb	r2, [r7, #13]
 800f9e2:	4908      	ldr	r1, [pc, #32]	@ (800fa04 <UARTEx_SetNbDataToProcess+0x98>)
 800f9e4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f9e6:	fb93 f3f2 	sdiv	r3, r3, r2
 800f9ea:	b29a      	uxth	r2, r3
 800f9ec:	687b      	ldr	r3, [r7, #4]
 800f9ee:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800f9f2:	bf00      	nop
 800f9f4:	3714      	adds	r7, #20
 800f9f6:	46bd      	mov	sp, r7
 800f9f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9fc:	4770      	bx	lr
 800f9fe:	bf00      	nop
 800fa00:	08015ab4 	.word	0x08015ab4
 800fa04:	08015abc 	.word	0x08015abc

0800fa08 <__sprint_r>:
 800fa08:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa0c:	6893      	ldr	r3, [r2, #8]
 800fa0e:	4680      	mov	r8, r0
 800fa10:	460e      	mov	r6, r1
 800fa12:	4614      	mov	r4, r2
 800fa14:	b343      	cbz	r3, 800fa68 <__sprint_r+0x60>
 800fa16:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 800fa18:	049d      	lsls	r5, r3, #18
 800fa1a:	d522      	bpl.n	800fa62 <__sprint_r+0x5a>
 800fa1c:	6815      	ldr	r5, [r2, #0]
 800fa1e:	68a0      	ldr	r0, [r4, #8]
 800fa20:	3508      	adds	r5, #8
 800fa22:	b928      	cbnz	r0, 800fa30 <__sprint_r+0x28>
 800fa24:	2300      	movs	r3, #0
 800fa26:	60a3      	str	r3, [r4, #8]
 800fa28:	2300      	movs	r3, #0
 800fa2a:	6063      	str	r3, [r4, #4]
 800fa2c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa30:	e955 b702 	ldrd	fp, r7, [r5, #-8]
 800fa34:	f04f 0900 	mov.w	r9, #0
 800fa38:	ea4f 0a97 	mov.w	sl, r7, lsr #2
 800fa3c:	45ca      	cmp	sl, r9
 800fa3e:	dc05      	bgt.n	800fa4c <__sprint_r+0x44>
 800fa40:	68a3      	ldr	r3, [r4, #8]
 800fa42:	f027 0703 	bic.w	r7, r7, #3
 800fa46:	1bdb      	subs	r3, r3, r7
 800fa48:	60a3      	str	r3, [r4, #8]
 800fa4a:	e7e8      	b.n	800fa1e <__sprint_r+0x16>
 800fa4c:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800fa50:	4632      	mov	r2, r6
 800fa52:	4640      	mov	r0, r8
 800fa54:	f001 f845 	bl	8010ae2 <_fputwc_r>
 800fa58:	1c43      	adds	r3, r0, #1
 800fa5a:	d0e3      	beq.n	800fa24 <__sprint_r+0x1c>
 800fa5c:	f109 0901 	add.w	r9, r9, #1
 800fa60:	e7ec      	b.n	800fa3c <__sprint_r+0x34>
 800fa62:	f000 fe3d 	bl	80106e0 <__sfvwrite_r>
 800fa66:	e7dd      	b.n	800fa24 <__sprint_r+0x1c>
 800fa68:	4618      	mov	r0, r3
 800fa6a:	e7dd      	b.n	800fa28 <__sprint_r+0x20>

0800fa6c <_vfiprintf_r>:
 800fa6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa70:	b0bb      	sub	sp, #236	@ 0xec
 800fa72:	460f      	mov	r7, r1
 800fa74:	4693      	mov	fp, r2
 800fa76:	461c      	mov	r4, r3
 800fa78:	461d      	mov	r5, r3
 800fa7a:	9000      	str	r0, [sp, #0]
 800fa7c:	b118      	cbz	r0, 800fa86 <_vfiprintf_r+0x1a>
 800fa7e:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800fa80:	b90b      	cbnz	r3, 800fa86 <_vfiprintf_r+0x1a>
 800fa82:	f000 fe15 	bl	80106b0 <__sinit>
 800fa86:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800fa88:	07db      	lsls	r3, r3, #31
 800fa8a:	d405      	bmi.n	800fa98 <_vfiprintf_r+0x2c>
 800fa8c:	89bb      	ldrh	r3, [r7, #12]
 800fa8e:	059e      	lsls	r6, r3, #22
 800fa90:	d402      	bmi.n	800fa98 <_vfiprintf_r+0x2c>
 800fa92:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800fa94:	f001 f8ba 	bl	8010c0c <__retarget_lock_acquire_recursive>
 800fa98:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800fa9c:	0498      	lsls	r0, r3, #18
 800fa9e:	d406      	bmi.n	800faae <_vfiprintf_r+0x42>
 800faa0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800faa4:	81bb      	strh	r3, [r7, #12]
 800faa6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800faa8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800faac:	667b      	str	r3, [r7, #100]	@ 0x64
 800faae:	89bb      	ldrh	r3, [r7, #12]
 800fab0:	0719      	lsls	r1, r3, #28
 800fab2:	d501      	bpl.n	800fab8 <_vfiprintf_r+0x4c>
 800fab4:	693b      	ldr	r3, [r7, #16]
 800fab6:	b9ab      	cbnz	r3, 800fae4 <_vfiprintf_r+0x78>
 800fab8:	9800      	ldr	r0, [sp, #0]
 800faba:	4639      	mov	r1, r7
 800fabc:	f000 ff7a 	bl	80109b4 <__swsetup_r>
 800fac0:	b180      	cbz	r0, 800fae4 <_vfiprintf_r+0x78>
 800fac2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800fac4:	07da      	lsls	r2, r3, #31
 800fac6:	d506      	bpl.n	800fad6 <_vfiprintf_r+0x6a>
 800fac8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800facc:	9303      	str	r3, [sp, #12]
 800face:	9803      	ldr	r0, [sp, #12]
 800fad0:	b03b      	add	sp, #236	@ 0xec
 800fad2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fad6:	89bb      	ldrh	r3, [r7, #12]
 800fad8:	059b      	lsls	r3, r3, #22
 800fada:	d4f5      	bmi.n	800fac8 <_vfiprintf_r+0x5c>
 800fadc:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800fade:	f001 f896 	bl	8010c0e <__retarget_lock_release_recursive>
 800fae2:	e7f1      	b.n	800fac8 <_vfiprintf_r+0x5c>
 800fae4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800fae8:	f003 021a 	and.w	r2, r3, #26
 800faec:	2a0a      	cmp	r2, #10
 800faee:	d114      	bne.n	800fb1a <_vfiprintf_r+0xae>
 800faf0:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800faf4:	2a00      	cmp	r2, #0
 800faf6:	db10      	blt.n	800fb1a <_vfiprintf_r+0xae>
 800faf8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800fafa:	07d6      	lsls	r6, r2, #31
 800fafc:	d404      	bmi.n	800fb08 <_vfiprintf_r+0x9c>
 800fafe:	059d      	lsls	r5, r3, #22
 800fb00:	d402      	bmi.n	800fb08 <_vfiprintf_r+0x9c>
 800fb02:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800fb04:	f001 f883 	bl	8010c0e <__retarget_lock_release_recursive>
 800fb08:	9800      	ldr	r0, [sp, #0]
 800fb0a:	4623      	mov	r3, r4
 800fb0c:	465a      	mov	r2, fp
 800fb0e:	4639      	mov	r1, r7
 800fb10:	b03b      	add	sp, #236	@ 0xec
 800fb12:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb16:	f000 bc31 	b.w	801037c <__sbprintf>
 800fb1a:	2300      	movs	r3, #0
 800fb1c:	e9cd 330f 	strd	r3, r3, [sp, #60]	@ 0x3c
 800fb20:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800fb24:	ae11      	add	r6, sp, #68	@ 0x44
 800fb26:	960e      	str	r6, [sp, #56]	@ 0x38
 800fb28:	9307      	str	r3, [sp, #28]
 800fb2a:	9309      	str	r3, [sp, #36]	@ 0x24
 800fb2c:	9303      	str	r3, [sp, #12]
 800fb2e:	465b      	mov	r3, fp
 800fb30:	461c      	mov	r4, r3
 800fb32:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fb36:	b10a      	cbz	r2, 800fb3c <_vfiprintf_r+0xd0>
 800fb38:	2a25      	cmp	r2, #37	@ 0x25
 800fb3a:	d1f9      	bne.n	800fb30 <_vfiprintf_r+0xc4>
 800fb3c:	ebb4 080b 	subs.w	r8, r4, fp
 800fb40:	d00d      	beq.n	800fb5e <_vfiprintf_r+0xf2>
 800fb42:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800fb44:	4443      	add	r3, r8
 800fb46:	9310      	str	r3, [sp, #64]	@ 0x40
 800fb48:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fb4a:	3301      	adds	r3, #1
 800fb4c:	2b07      	cmp	r3, #7
 800fb4e:	e9c6 b800 	strd	fp, r8, [r6]
 800fb52:	930f      	str	r3, [sp, #60]	@ 0x3c
 800fb54:	dc75      	bgt.n	800fc42 <_vfiprintf_r+0x1d6>
 800fb56:	3608      	adds	r6, #8
 800fb58:	9b03      	ldr	r3, [sp, #12]
 800fb5a:	4443      	add	r3, r8
 800fb5c:	9303      	str	r3, [sp, #12]
 800fb5e:	7823      	ldrb	r3, [r4, #0]
 800fb60:	2b00      	cmp	r3, #0
 800fb62:	f000 83cd 	beq.w	8010300 <_vfiprintf_r+0x894>
 800fb66:	2300      	movs	r3, #0
 800fb68:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800fb6c:	e9cd 2301 	strd	r2, r3, [sp, #4]
 800fb70:	3401      	adds	r4, #1
 800fb72:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 800fb76:	469a      	mov	sl, r3
 800fb78:	46a3      	mov	fp, r4
 800fb7a:	f81b 3b01 	ldrb.w	r3, [fp], #1
 800fb7e:	f1a3 0220 	sub.w	r2, r3, #32
 800fb82:	2a5a      	cmp	r2, #90	@ 0x5a
 800fb84:	f200 8316 	bhi.w	80101b4 <_vfiprintf_r+0x748>
 800fb88:	e8df f012 	tbh	[pc, r2, lsl #1]
 800fb8c:	0314009a 	.word	0x0314009a
 800fb90:	00a20314 	.word	0x00a20314
 800fb94:	03140314 	.word	0x03140314
 800fb98:	00820314 	.word	0x00820314
 800fb9c:	03140314 	.word	0x03140314
 800fba0:	00af00a5 	.word	0x00af00a5
 800fba4:	00ac0314 	.word	0x00ac0314
 800fba8:	031400b1 	.word	0x031400b1
 800fbac:	00d000cd 	.word	0x00d000cd
 800fbb0:	00d000d0 	.word	0x00d000d0
 800fbb4:	00d000d0 	.word	0x00d000d0
 800fbb8:	00d000d0 	.word	0x00d000d0
 800fbbc:	00d000d0 	.word	0x00d000d0
 800fbc0:	03140314 	.word	0x03140314
 800fbc4:	03140314 	.word	0x03140314
 800fbc8:	03140314 	.word	0x03140314
 800fbcc:	03140314 	.word	0x03140314
 800fbd0:	00f70314 	.word	0x00f70314
 800fbd4:	03140104 	.word	0x03140104
 800fbd8:	03140314 	.word	0x03140314
 800fbdc:	03140314 	.word	0x03140314
 800fbe0:	03140314 	.word	0x03140314
 800fbe4:	03140314 	.word	0x03140314
 800fbe8:	01520314 	.word	0x01520314
 800fbec:	03140314 	.word	0x03140314
 800fbf0:	019a0314 	.word	0x019a0314
 800fbf4:	027a0314 	.word	0x027a0314
 800fbf8:	03140314 	.word	0x03140314
 800fbfc:	0314029a 	.word	0x0314029a
 800fc00:	03140314 	.word	0x03140314
 800fc04:	03140314 	.word	0x03140314
 800fc08:	03140314 	.word	0x03140314
 800fc0c:	03140314 	.word	0x03140314
 800fc10:	00f70314 	.word	0x00f70314
 800fc14:	03140106 	.word	0x03140106
 800fc18:	03140314 	.word	0x03140314
 800fc1c:	010600e0 	.word	0x010600e0
 800fc20:	031400f1 	.word	0x031400f1
 800fc24:	031400eb 	.word	0x031400eb
 800fc28:	01540132 	.word	0x01540132
 800fc2c:	00f10189 	.word	0x00f10189
 800fc30:	019a0314 	.word	0x019a0314
 800fc34:	027c0098 	.word	0x027c0098
 800fc38:	03140314 	.word	0x03140314
 800fc3c:	03140065 	.word	0x03140065
 800fc40:	0098      	.short	0x0098
 800fc42:	9800      	ldr	r0, [sp, #0]
 800fc44:	aa0e      	add	r2, sp, #56	@ 0x38
 800fc46:	4639      	mov	r1, r7
 800fc48:	f7ff fede 	bl	800fa08 <__sprint_r>
 800fc4c:	2800      	cmp	r0, #0
 800fc4e:	f040 8336 	bne.w	80102be <_vfiprintf_r+0x852>
 800fc52:	ae11      	add	r6, sp, #68	@ 0x44
 800fc54:	e780      	b.n	800fb58 <_vfiprintf_r+0xec>
 800fc56:	4a99      	ldr	r2, [pc, #612]	@ (800febc <_vfiprintf_r+0x450>)
 800fc58:	9205      	str	r2, [sp, #20]
 800fc5a:	f01a 0220 	ands.w	r2, sl, #32
 800fc5e:	f000 8231 	beq.w	80100c4 <_vfiprintf_r+0x658>
 800fc62:	3507      	adds	r5, #7
 800fc64:	f025 0507 	bic.w	r5, r5, #7
 800fc68:	46a8      	mov	r8, r5
 800fc6a:	686d      	ldr	r5, [r5, #4]
 800fc6c:	f858 4b08 	ldr.w	r4, [r8], #8
 800fc70:	f01a 0f01 	tst.w	sl, #1
 800fc74:	d009      	beq.n	800fc8a <_vfiprintf_r+0x21e>
 800fc76:	ea54 0205 	orrs.w	r2, r4, r5
 800fc7a:	bf1f      	itttt	ne
 800fc7c:	2230      	movne	r2, #48	@ 0x30
 800fc7e:	f88d 2034 	strbne.w	r2, [sp, #52]	@ 0x34
 800fc82:	f88d 3035 	strbne.w	r3, [sp, #53]	@ 0x35
 800fc86:	f04a 0a02 	orrne.w	sl, sl, #2
 800fc8a:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
 800fc8e:	e112      	b.n	800feb6 <_vfiprintf_r+0x44a>
 800fc90:	9800      	ldr	r0, [sp, #0]
 800fc92:	f000 ff8b 	bl	8010bac <_localeconv_r>
 800fc96:	6843      	ldr	r3, [r0, #4]
 800fc98:	9309      	str	r3, [sp, #36]	@ 0x24
 800fc9a:	4618      	mov	r0, r3
 800fc9c:	f7f0 fb70 	bl	8000380 <strlen>
 800fca0:	9007      	str	r0, [sp, #28]
 800fca2:	9800      	ldr	r0, [sp, #0]
 800fca4:	f000 ff82 	bl	8010bac <_localeconv_r>
 800fca8:	6883      	ldr	r3, [r0, #8]
 800fcaa:	9306      	str	r3, [sp, #24]
 800fcac:	9b07      	ldr	r3, [sp, #28]
 800fcae:	b12b      	cbz	r3, 800fcbc <_vfiprintf_r+0x250>
 800fcb0:	9b06      	ldr	r3, [sp, #24]
 800fcb2:	b11b      	cbz	r3, 800fcbc <_vfiprintf_r+0x250>
 800fcb4:	781b      	ldrb	r3, [r3, #0]
 800fcb6:	b10b      	cbz	r3, 800fcbc <_vfiprintf_r+0x250>
 800fcb8:	f44a 6a80 	orr.w	sl, sl, #1024	@ 0x400
 800fcbc:	465c      	mov	r4, fp
 800fcbe:	e75b      	b.n	800fb78 <_vfiprintf_r+0x10c>
 800fcc0:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800fcc4:	2b00      	cmp	r3, #0
 800fcc6:	d1f9      	bne.n	800fcbc <_vfiprintf_r+0x250>
 800fcc8:	2320      	movs	r3, #32
 800fcca:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 800fcce:	e7f5      	b.n	800fcbc <_vfiprintf_r+0x250>
 800fcd0:	f04a 0a01 	orr.w	sl, sl, #1
 800fcd4:	e7f2      	b.n	800fcbc <_vfiprintf_r+0x250>
 800fcd6:	f855 3b04 	ldr.w	r3, [r5], #4
 800fcda:	9302      	str	r3, [sp, #8]
 800fcdc:	2b00      	cmp	r3, #0
 800fcde:	daed      	bge.n	800fcbc <_vfiprintf_r+0x250>
 800fce0:	425b      	negs	r3, r3
 800fce2:	9302      	str	r3, [sp, #8]
 800fce4:	f04a 0a04 	orr.w	sl, sl, #4
 800fce8:	e7e8      	b.n	800fcbc <_vfiprintf_r+0x250>
 800fcea:	232b      	movs	r3, #43	@ 0x2b
 800fcec:	e7ed      	b.n	800fcca <_vfiprintf_r+0x25e>
 800fcee:	465a      	mov	r2, fp
 800fcf0:	f812 3b01 	ldrb.w	r3, [r2], #1
 800fcf4:	2b2a      	cmp	r3, #42	@ 0x2a
 800fcf6:	d112      	bne.n	800fd1e <_vfiprintf_r+0x2b2>
 800fcf8:	f855 3b04 	ldr.w	r3, [r5], #4
 800fcfc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800fd00:	9301      	str	r3, [sp, #4]
 800fd02:	4693      	mov	fp, r2
 800fd04:	e7da      	b.n	800fcbc <_vfiprintf_r+0x250>
 800fd06:	9b01      	ldr	r3, [sp, #4]
 800fd08:	fb00 1303 	mla	r3, r0, r3, r1
 800fd0c:	9301      	str	r3, [sp, #4]
 800fd0e:	f812 3b01 	ldrb.w	r3, [r2], #1
 800fd12:	f1a3 0130 	sub.w	r1, r3, #48	@ 0x30
 800fd16:	2909      	cmp	r1, #9
 800fd18:	d9f5      	bls.n	800fd06 <_vfiprintf_r+0x29a>
 800fd1a:	4693      	mov	fp, r2
 800fd1c:	e72f      	b.n	800fb7e <_vfiprintf_r+0x112>
 800fd1e:	2100      	movs	r1, #0
 800fd20:	9101      	str	r1, [sp, #4]
 800fd22:	200a      	movs	r0, #10
 800fd24:	e7f5      	b.n	800fd12 <_vfiprintf_r+0x2a6>
 800fd26:	f04a 0a80 	orr.w	sl, sl, #128	@ 0x80
 800fd2a:	e7c7      	b.n	800fcbc <_vfiprintf_r+0x250>
 800fd2c:	2100      	movs	r1, #0
 800fd2e:	465a      	mov	r2, fp
 800fd30:	9102      	str	r1, [sp, #8]
 800fd32:	200a      	movs	r0, #10
 800fd34:	9902      	ldr	r1, [sp, #8]
 800fd36:	3b30      	subs	r3, #48	@ 0x30
 800fd38:	fb00 3301 	mla	r3, r0, r1, r3
 800fd3c:	9302      	str	r3, [sp, #8]
 800fd3e:	f812 3b01 	ldrb.w	r3, [r2], #1
 800fd42:	f1a3 0130 	sub.w	r1, r3, #48	@ 0x30
 800fd46:	2909      	cmp	r1, #9
 800fd48:	d9f4      	bls.n	800fd34 <_vfiprintf_r+0x2c8>
 800fd4a:	e7e6      	b.n	800fd1a <_vfiprintf_r+0x2ae>
 800fd4c:	f89b 3000 	ldrb.w	r3, [fp]
 800fd50:	2b68      	cmp	r3, #104	@ 0x68
 800fd52:	bf06      	itte	eq
 800fd54:	f10b 0b01 	addeq.w	fp, fp, #1
 800fd58:	f44a 7a00 	orreq.w	sl, sl, #512	@ 0x200
 800fd5c:	f04a 0a40 	orrne.w	sl, sl, #64	@ 0x40
 800fd60:	e7ac      	b.n	800fcbc <_vfiprintf_r+0x250>
 800fd62:	f89b 3000 	ldrb.w	r3, [fp]
 800fd66:	2b6c      	cmp	r3, #108	@ 0x6c
 800fd68:	d104      	bne.n	800fd74 <_vfiprintf_r+0x308>
 800fd6a:	f10b 0b01 	add.w	fp, fp, #1
 800fd6e:	f04a 0a20 	orr.w	sl, sl, #32
 800fd72:	e7a3      	b.n	800fcbc <_vfiprintf_r+0x250>
 800fd74:	f04a 0a10 	orr.w	sl, sl, #16
 800fd78:	e7a0      	b.n	800fcbc <_vfiprintf_r+0x250>
 800fd7a:	46a8      	mov	r8, r5
 800fd7c:	2400      	movs	r4, #0
 800fd7e:	f858 3b04 	ldr.w	r3, [r8], #4
 800fd82:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
 800fd86:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
 800fd8a:	2301      	movs	r3, #1
 800fd8c:	9301      	str	r3, [sp, #4]
 800fd8e:	f10d 0984 	add.w	r9, sp, #132	@ 0x84
 800fd92:	e0ab      	b.n	800feec <_vfiprintf_r+0x480>
 800fd94:	f04a 0a10 	orr.w	sl, sl, #16
 800fd98:	f01a 0f20 	tst.w	sl, #32
 800fd9c:	d011      	beq.n	800fdc2 <_vfiprintf_r+0x356>
 800fd9e:	3507      	adds	r5, #7
 800fda0:	f025 0507 	bic.w	r5, r5, #7
 800fda4:	46a8      	mov	r8, r5
 800fda6:	686d      	ldr	r5, [r5, #4]
 800fda8:	f858 4b08 	ldr.w	r4, [r8], #8
 800fdac:	2d00      	cmp	r5, #0
 800fdae:	da06      	bge.n	800fdbe <_vfiprintf_r+0x352>
 800fdb0:	4264      	negs	r4, r4
 800fdb2:	f04f 032d 	mov.w	r3, #45	@ 0x2d
 800fdb6:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800fdba:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 800fdbe:	2301      	movs	r3, #1
 800fdc0:	e048      	b.n	800fe54 <_vfiprintf_r+0x3e8>
 800fdc2:	46a8      	mov	r8, r5
 800fdc4:	f01a 0f10 	tst.w	sl, #16
 800fdc8:	f858 5b04 	ldr.w	r5, [r8], #4
 800fdcc:	d002      	beq.n	800fdd4 <_vfiprintf_r+0x368>
 800fdce:	462c      	mov	r4, r5
 800fdd0:	17ed      	asrs	r5, r5, #31
 800fdd2:	e7eb      	b.n	800fdac <_vfiprintf_r+0x340>
 800fdd4:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 800fdd8:	d003      	beq.n	800fde2 <_vfiprintf_r+0x376>
 800fdda:	b22c      	sxth	r4, r5
 800fddc:	f345 35c0 	sbfx	r5, r5, #15, #1
 800fde0:	e7e4      	b.n	800fdac <_vfiprintf_r+0x340>
 800fde2:	f41a 7f00 	tst.w	sl, #512	@ 0x200
 800fde6:	d0f2      	beq.n	800fdce <_vfiprintf_r+0x362>
 800fde8:	b26c      	sxtb	r4, r5
 800fdea:	f345 15c0 	sbfx	r5, r5, #7, #1
 800fdee:	e7dd      	b.n	800fdac <_vfiprintf_r+0x340>
 800fdf0:	f01a 0f20 	tst.w	sl, #32
 800fdf4:	d007      	beq.n	800fe06 <_vfiprintf_r+0x39a>
 800fdf6:	9a03      	ldr	r2, [sp, #12]
 800fdf8:	682b      	ldr	r3, [r5, #0]
 800fdfa:	9903      	ldr	r1, [sp, #12]
 800fdfc:	17d2      	asrs	r2, r2, #31
 800fdfe:	e9c3 1200 	strd	r1, r2, [r3]
 800fe02:	3504      	adds	r5, #4
 800fe04:	e693      	b.n	800fb2e <_vfiprintf_r+0xc2>
 800fe06:	f01a 0f10 	tst.w	sl, #16
 800fe0a:	d003      	beq.n	800fe14 <_vfiprintf_r+0x3a8>
 800fe0c:	682b      	ldr	r3, [r5, #0]
 800fe0e:	9a03      	ldr	r2, [sp, #12]
 800fe10:	601a      	str	r2, [r3, #0]
 800fe12:	e7f6      	b.n	800fe02 <_vfiprintf_r+0x396>
 800fe14:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 800fe18:	d003      	beq.n	800fe22 <_vfiprintf_r+0x3b6>
 800fe1a:	682b      	ldr	r3, [r5, #0]
 800fe1c:	9a03      	ldr	r2, [sp, #12]
 800fe1e:	801a      	strh	r2, [r3, #0]
 800fe20:	e7ef      	b.n	800fe02 <_vfiprintf_r+0x396>
 800fe22:	f41a 7f00 	tst.w	sl, #512	@ 0x200
 800fe26:	d0f1      	beq.n	800fe0c <_vfiprintf_r+0x3a0>
 800fe28:	682b      	ldr	r3, [r5, #0]
 800fe2a:	9a03      	ldr	r2, [sp, #12]
 800fe2c:	701a      	strb	r2, [r3, #0]
 800fe2e:	e7e8      	b.n	800fe02 <_vfiprintf_r+0x396>
 800fe30:	f04a 0a10 	orr.w	sl, sl, #16
 800fe34:	f01a 0320 	ands.w	r3, sl, #32
 800fe38:	d01f      	beq.n	800fe7a <_vfiprintf_r+0x40e>
 800fe3a:	3507      	adds	r5, #7
 800fe3c:	f025 0507 	bic.w	r5, r5, #7
 800fe40:	46a8      	mov	r8, r5
 800fe42:	686d      	ldr	r5, [r5, #4]
 800fe44:	f858 4b08 	ldr.w	r4, [r8], #8
 800fe48:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
 800fe4c:	2300      	movs	r3, #0
 800fe4e:	2200      	movs	r2, #0
 800fe50:	f88d 2033 	strb.w	r2, [sp, #51]	@ 0x33
 800fe54:	9a01      	ldr	r2, [sp, #4]
 800fe56:	3201      	adds	r2, #1
 800fe58:	f000 825f 	beq.w	801031a <_vfiprintf_r+0x8ae>
 800fe5c:	f02a 0280 	bic.w	r2, sl, #128	@ 0x80
 800fe60:	9204      	str	r2, [sp, #16]
 800fe62:	ea54 0205 	orrs.w	r2, r4, r5
 800fe66:	f040 825e 	bne.w	8010326 <_vfiprintf_r+0x8ba>
 800fe6a:	9a01      	ldr	r2, [sp, #4]
 800fe6c:	2a00      	cmp	r2, #0
 800fe6e:	f000 8198 	beq.w	80101a2 <_vfiprintf_r+0x736>
 800fe72:	2b01      	cmp	r3, #1
 800fe74:	f040 825a 	bne.w	801032c <_vfiprintf_r+0x8c0>
 800fe78:	e13b      	b.n	80100f2 <_vfiprintf_r+0x686>
 800fe7a:	46a8      	mov	r8, r5
 800fe7c:	f01a 0510 	ands.w	r5, sl, #16
 800fe80:	f858 4b04 	ldr.w	r4, [r8], #4
 800fe84:	d001      	beq.n	800fe8a <_vfiprintf_r+0x41e>
 800fe86:	461d      	mov	r5, r3
 800fe88:	e7de      	b.n	800fe48 <_vfiprintf_r+0x3dc>
 800fe8a:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
 800fe8e:	d001      	beq.n	800fe94 <_vfiprintf_r+0x428>
 800fe90:	b2a4      	uxth	r4, r4
 800fe92:	e7d9      	b.n	800fe48 <_vfiprintf_r+0x3dc>
 800fe94:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 800fe98:	d0d6      	beq.n	800fe48 <_vfiprintf_r+0x3dc>
 800fe9a:	b2e4      	uxtb	r4, r4
 800fe9c:	e7f3      	b.n	800fe86 <_vfiprintf_r+0x41a>
 800fe9e:	46a8      	mov	r8, r5
 800fea0:	f647 0330 	movw	r3, #30768	@ 0x7830
 800fea4:	f8ad 3034 	strh.w	r3, [sp, #52]	@ 0x34
 800fea8:	f858 4b04 	ldr.w	r4, [r8], #4
 800feac:	4b03      	ldr	r3, [pc, #12]	@ (800febc <_vfiprintf_r+0x450>)
 800feae:	9305      	str	r3, [sp, #20]
 800feb0:	2500      	movs	r5, #0
 800feb2:	f04a 0a02 	orr.w	sl, sl, #2
 800feb6:	2302      	movs	r3, #2
 800feb8:	e7c9      	b.n	800fe4e <_vfiprintf_r+0x3e2>
 800feba:	bf00      	nop
 800febc:	08015ad5 	.word	0x08015ad5
 800fec0:	9b01      	ldr	r3, [sp, #4]
 800fec2:	46a8      	mov	r8, r5
 800fec4:	1c5c      	adds	r4, r3, #1
 800fec6:	f04f 0500 	mov.w	r5, #0
 800feca:	f858 9b04 	ldr.w	r9, [r8], #4
 800fece:	f88d 5033 	strb.w	r5, [sp, #51]	@ 0x33
 800fed2:	f000 80d0 	beq.w	8010076 <_vfiprintf_r+0x60a>
 800fed6:	461a      	mov	r2, r3
 800fed8:	4629      	mov	r1, r5
 800feda:	4648      	mov	r0, r9
 800fedc:	f7f0 fa00 	bl	80002e0 <memchr>
 800fee0:	4604      	mov	r4, r0
 800fee2:	b118      	cbz	r0, 800feec <_vfiprintf_r+0x480>
 800fee4:	eba0 0309 	sub.w	r3, r0, r9
 800fee8:	9301      	str	r3, [sp, #4]
 800feea:	462c      	mov	r4, r5
 800feec:	9b01      	ldr	r3, [sp, #4]
 800feee:	42a3      	cmp	r3, r4
 800fef0:	bfb8      	it	lt
 800fef2:	4623      	movlt	r3, r4
 800fef4:	9304      	str	r3, [sp, #16]
 800fef6:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800fefa:	b113      	cbz	r3, 800ff02 <_vfiprintf_r+0x496>
 800fefc:	9b04      	ldr	r3, [sp, #16]
 800fefe:	3301      	adds	r3, #1
 800ff00:	9304      	str	r3, [sp, #16]
 800ff02:	f01a 0302 	ands.w	r3, sl, #2
 800ff06:	9308      	str	r3, [sp, #32]
 800ff08:	bf1e      	ittt	ne
 800ff0a:	9b04      	ldrne	r3, [sp, #16]
 800ff0c:	3302      	addne	r3, #2
 800ff0e:	9304      	strne	r3, [sp, #16]
 800ff10:	f01a 0384 	ands.w	r3, sl, #132	@ 0x84
 800ff14:	930a      	str	r3, [sp, #40]	@ 0x28
 800ff16:	d11f      	bne.n	800ff58 <_vfiprintf_r+0x4ec>
 800ff18:	9b02      	ldr	r3, [sp, #8]
 800ff1a:	9a04      	ldr	r2, [sp, #16]
 800ff1c:	1a9d      	subs	r5, r3, r2
 800ff1e:	2d00      	cmp	r5, #0
 800ff20:	dd1a      	ble.n	800ff58 <_vfiprintf_r+0x4ec>
 800ff22:	4ba9      	ldr	r3, [pc, #676]	@ (80101c8 <_vfiprintf_r+0x75c>)
 800ff24:	6033      	str	r3, [r6, #0]
 800ff26:	e9dd 2c0f 	ldrd	r2, ip, [sp, #60]	@ 0x3c
 800ff2a:	2d10      	cmp	r5, #16
 800ff2c:	f102 0201 	add.w	r2, r2, #1
 800ff30:	f106 0008 	add.w	r0, r6, #8
 800ff34:	f300 814e 	bgt.w	80101d4 <_vfiprintf_r+0x768>
 800ff38:	6075      	str	r5, [r6, #4]
 800ff3a:	2a07      	cmp	r2, #7
 800ff3c:	4465      	add	r5, ip
 800ff3e:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 800ff42:	f340 815a 	ble.w	80101fa <_vfiprintf_r+0x78e>
 800ff46:	9800      	ldr	r0, [sp, #0]
 800ff48:	aa0e      	add	r2, sp, #56	@ 0x38
 800ff4a:	4639      	mov	r1, r7
 800ff4c:	f7ff fd5c 	bl	800fa08 <__sprint_r>
 800ff50:	2800      	cmp	r0, #0
 800ff52:	f040 81b4 	bne.w	80102be <_vfiprintf_r+0x852>
 800ff56:	ae11      	add	r6, sp, #68	@ 0x44
 800ff58:	f89d 1033 	ldrb.w	r1, [sp, #51]	@ 0x33
 800ff5c:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 800ff60:	b161      	cbz	r1, 800ff7c <_vfiprintf_r+0x510>
 800ff62:	f10d 0133 	add.w	r1, sp, #51	@ 0x33
 800ff66:	3301      	adds	r3, #1
 800ff68:	6031      	str	r1, [r6, #0]
 800ff6a:	2101      	movs	r1, #1
 800ff6c:	440a      	add	r2, r1
 800ff6e:	2b07      	cmp	r3, #7
 800ff70:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 800ff74:	6071      	str	r1, [r6, #4]
 800ff76:	f300 8142 	bgt.w	80101fe <_vfiprintf_r+0x792>
 800ff7a:	3608      	adds	r6, #8
 800ff7c:	9908      	ldr	r1, [sp, #32]
 800ff7e:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 800ff82:	b159      	cbz	r1, 800ff9c <_vfiprintf_r+0x530>
 800ff84:	a90d      	add	r1, sp, #52	@ 0x34
 800ff86:	3301      	adds	r3, #1
 800ff88:	6031      	str	r1, [r6, #0]
 800ff8a:	2102      	movs	r1, #2
 800ff8c:	440a      	add	r2, r1
 800ff8e:	2b07      	cmp	r3, #7
 800ff90:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 800ff94:	6071      	str	r1, [r6, #4]
 800ff96:	f300 813b 	bgt.w	8010210 <_vfiprintf_r+0x7a4>
 800ff9a:	3608      	adds	r6, #8
 800ff9c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ff9e:	2b80      	cmp	r3, #128	@ 0x80
 800ffa0:	d11f      	bne.n	800ffe2 <_vfiprintf_r+0x576>
 800ffa2:	9b02      	ldr	r3, [sp, #8]
 800ffa4:	9a04      	ldr	r2, [sp, #16]
 800ffa6:	1a9d      	subs	r5, r3, r2
 800ffa8:	2d00      	cmp	r5, #0
 800ffaa:	dd1a      	ble.n	800ffe2 <_vfiprintf_r+0x576>
 800ffac:	4b87      	ldr	r3, [pc, #540]	@ (80101cc <_vfiprintf_r+0x760>)
 800ffae:	6033      	str	r3, [r6, #0]
 800ffb0:	e9dd 2c0f 	ldrd	r2, ip, [sp, #60]	@ 0x3c
 800ffb4:	2d10      	cmp	r5, #16
 800ffb6:	f102 0201 	add.w	r2, r2, #1
 800ffba:	f106 0008 	add.w	r0, r6, #8
 800ffbe:	f300 8130 	bgt.w	8010222 <_vfiprintf_r+0x7b6>
 800ffc2:	6075      	str	r5, [r6, #4]
 800ffc4:	2a07      	cmp	r2, #7
 800ffc6:	4465      	add	r5, ip
 800ffc8:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 800ffcc:	f340 813c 	ble.w	8010248 <_vfiprintf_r+0x7dc>
 800ffd0:	9800      	ldr	r0, [sp, #0]
 800ffd2:	aa0e      	add	r2, sp, #56	@ 0x38
 800ffd4:	4639      	mov	r1, r7
 800ffd6:	f7ff fd17 	bl	800fa08 <__sprint_r>
 800ffda:	2800      	cmp	r0, #0
 800ffdc:	f040 816f 	bne.w	80102be <_vfiprintf_r+0x852>
 800ffe0:	ae11      	add	r6, sp, #68	@ 0x44
 800ffe2:	9b01      	ldr	r3, [sp, #4]
 800ffe4:	1ae4      	subs	r4, r4, r3
 800ffe6:	2c00      	cmp	r4, #0
 800ffe8:	dd1a      	ble.n	8010020 <_vfiprintf_r+0x5b4>
 800ffea:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 800ffee:	4877      	ldr	r0, [pc, #476]	@ (80101cc <_vfiprintf_r+0x760>)
 800fff0:	6030      	str	r0, [r6, #0]
 800fff2:	2c10      	cmp	r4, #16
 800fff4:	f103 0301 	add.w	r3, r3, #1
 800fff8:	f106 0108 	add.w	r1, r6, #8
 800fffc:	f300 8126 	bgt.w	801024c <_vfiprintf_r+0x7e0>
 8010000:	6074      	str	r4, [r6, #4]
 8010002:	2b07      	cmp	r3, #7
 8010004:	4414      	add	r4, r2
 8010006:	e9cd 340f 	strd	r3, r4, [sp, #60]	@ 0x3c
 801000a:	f340 8130 	ble.w	801026e <_vfiprintf_r+0x802>
 801000e:	9800      	ldr	r0, [sp, #0]
 8010010:	aa0e      	add	r2, sp, #56	@ 0x38
 8010012:	4639      	mov	r1, r7
 8010014:	f7ff fcf8 	bl	800fa08 <__sprint_r>
 8010018:	2800      	cmp	r0, #0
 801001a:	f040 8150 	bne.w	80102be <_vfiprintf_r+0x852>
 801001e:	ae11      	add	r6, sp, #68	@ 0x44
 8010020:	9b01      	ldr	r3, [sp, #4]
 8010022:	9a01      	ldr	r2, [sp, #4]
 8010024:	6073      	str	r3, [r6, #4]
 8010026:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8010028:	f8c6 9000 	str.w	r9, [r6]
 801002c:	4413      	add	r3, r2
 801002e:	9310      	str	r3, [sp, #64]	@ 0x40
 8010030:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010032:	3301      	adds	r3, #1
 8010034:	2b07      	cmp	r3, #7
 8010036:	930f      	str	r3, [sp, #60]	@ 0x3c
 8010038:	f300 811b 	bgt.w	8010272 <_vfiprintf_r+0x806>
 801003c:	f106 0308 	add.w	r3, r6, #8
 8010040:	f01a 0f04 	tst.w	sl, #4
 8010044:	f040 811d 	bne.w	8010282 <_vfiprintf_r+0x816>
 8010048:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801004c:	9904      	ldr	r1, [sp, #16]
 801004e:	428a      	cmp	r2, r1
 8010050:	bfac      	ite	ge
 8010052:	189b      	addge	r3, r3, r2
 8010054:	185b      	addlt	r3, r3, r1
 8010056:	9303      	str	r3, [sp, #12]
 8010058:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801005a:	b13b      	cbz	r3, 801006c <_vfiprintf_r+0x600>
 801005c:	9800      	ldr	r0, [sp, #0]
 801005e:	aa0e      	add	r2, sp, #56	@ 0x38
 8010060:	4639      	mov	r1, r7
 8010062:	f7ff fcd1 	bl	800fa08 <__sprint_r>
 8010066:	2800      	cmp	r0, #0
 8010068:	f040 8129 	bne.w	80102be <_vfiprintf_r+0x852>
 801006c:	2300      	movs	r3, #0
 801006e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8010070:	4645      	mov	r5, r8
 8010072:	ae11      	add	r6, sp, #68	@ 0x44
 8010074:	e55b      	b.n	800fb2e <_vfiprintf_r+0xc2>
 8010076:	4648      	mov	r0, r9
 8010078:	f7f0 f982 	bl	8000380 <strlen>
 801007c:	9001      	str	r0, [sp, #4]
 801007e:	e734      	b.n	800feea <_vfiprintf_r+0x47e>
 8010080:	f04a 0a10 	orr.w	sl, sl, #16
 8010084:	f01a 0320 	ands.w	r3, sl, #32
 8010088:	d008      	beq.n	801009c <_vfiprintf_r+0x630>
 801008a:	3507      	adds	r5, #7
 801008c:	f025 0507 	bic.w	r5, r5, #7
 8010090:	46a8      	mov	r8, r5
 8010092:	686d      	ldr	r5, [r5, #4]
 8010094:	f858 4b08 	ldr.w	r4, [r8], #8
 8010098:	2301      	movs	r3, #1
 801009a:	e6d8      	b.n	800fe4e <_vfiprintf_r+0x3e2>
 801009c:	46a8      	mov	r8, r5
 801009e:	f01a 0510 	ands.w	r5, sl, #16
 80100a2:	f858 4b04 	ldr.w	r4, [r8], #4
 80100a6:	d001      	beq.n	80100ac <_vfiprintf_r+0x640>
 80100a8:	461d      	mov	r5, r3
 80100aa:	e7f5      	b.n	8010098 <_vfiprintf_r+0x62c>
 80100ac:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
 80100b0:	d001      	beq.n	80100b6 <_vfiprintf_r+0x64a>
 80100b2:	b2a4      	uxth	r4, r4
 80100b4:	e7f0      	b.n	8010098 <_vfiprintf_r+0x62c>
 80100b6:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 80100ba:	d0ed      	beq.n	8010098 <_vfiprintf_r+0x62c>
 80100bc:	b2e4      	uxtb	r4, r4
 80100be:	e7f3      	b.n	80100a8 <_vfiprintf_r+0x63c>
 80100c0:	4a43      	ldr	r2, [pc, #268]	@ (80101d0 <_vfiprintf_r+0x764>)
 80100c2:	e5c9      	b.n	800fc58 <_vfiprintf_r+0x1ec>
 80100c4:	46a8      	mov	r8, r5
 80100c6:	f01a 0510 	ands.w	r5, sl, #16
 80100ca:	f858 4b04 	ldr.w	r4, [r8], #4
 80100ce:	d001      	beq.n	80100d4 <_vfiprintf_r+0x668>
 80100d0:	4615      	mov	r5, r2
 80100d2:	e5cd      	b.n	800fc70 <_vfiprintf_r+0x204>
 80100d4:	f01a 0240 	ands.w	r2, sl, #64	@ 0x40
 80100d8:	d001      	beq.n	80100de <_vfiprintf_r+0x672>
 80100da:	b2a4      	uxth	r4, r4
 80100dc:	e5c8      	b.n	800fc70 <_vfiprintf_r+0x204>
 80100de:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 80100e2:	f43f adc5 	beq.w	800fc70 <_vfiprintf_r+0x204>
 80100e6:	b2e4      	uxtb	r4, r4
 80100e8:	e7f2      	b.n	80100d0 <_vfiprintf_r+0x664>
 80100ea:	2c0a      	cmp	r4, #10
 80100ec:	f175 0300 	sbcs.w	r3, r5, #0
 80100f0:	d206      	bcs.n	8010100 <_vfiprintf_r+0x694>
 80100f2:	3430      	adds	r4, #48	@ 0x30
 80100f4:	b2e4      	uxtb	r4, r4
 80100f6:	f88d 40e7 	strb.w	r4, [sp, #231]	@ 0xe7
 80100fa:	f10d 09e7 	add.w	r9, sp, #231	@ 0xe7
 80100fe:	e131      	b.n	8010364 <_vfiprintf_r+0x8f8>
 8010100:	ab3a      	add	r3, sp, #232	@ 0xe8
 8010102:	9308      	str	r3, [sp, #32]
 8010104:	9b04      	ldr	r3, [sp, #16]
 8010106:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801010a:	f04f 0a00 	mov.w	sl, #0
 801010e:	930a      	str	r3, [sp, #40]	@ 0x28
 8010110:	220a      	movs	r2, #10
 8010112:	2300      	movs	r3, #0
 8010114:	4620      	mov	r0, r4
 8010116:	4629      	mov	r1, r5
 8010118:	f7f0 f93a 	bl	8000390 <__aeabi_uldivmod>
 801011c:	460b      	mov	r3, r1
 801011e:	9908      	ldr	r1, [sp, #32]
 8010120:	900b      	str	r0, [sp, #44]	@ 0x2c
 8010122:	3230      	adds	r2, #48	@ 0x30
 8010124:	f801 2c01 	strb.w	r2, [r1, #-1]
 8010128:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801012a:	f101 39ff 	add.w	r9, r1, #4294967295	@ 0xffffffff
 801012e:	f10a 0a01 	add.w	sl, sl, #1
 8010132:	b1e2      	cbz	r2, 801016e <_vfiprintf_r+0x702>
 8010134:	9a06      	ldr	r2, [sp, #24]
 8010136:	7812      	ldrb	r2, [r2, #0]
 8010138:	4552      	cmp	r2, sl
 801013a:	d118      	bne.n	801016e <_vfiprintf_r+0x702>
 801013c:	f1ba 0fff 	cmp.w	sl, #255	@ 0xff
 8010140:	d015      	beq.n	801016e <_vfiprintf_r+0x702>
 8010142:	2c0a      	cmp	r4, #10
 8010144:	f175 0200 	sbcs.w	r2, r5, #0
 8010148:	d311      	bcc.n	801016e <_vfiprintf_r+0x702>
 801014a:	9308      	str	r3, [sp, #32]
 801014c:	9b07      	ldr	r3, [sp, #28]
 801014e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010150:	eba9 0903 	sub.w	r9, r9, r3
 8010154:	461a      	mov	r2, r3
 8010156:	4648      	mov	r0, r9
 8010158:	f000 fd0e 	bl	8010b78 <strncpy>
 801015c:	9b06      	ldr	r3, [sp, #24]
 801015e:	785a      	ldrb	r2, [r3, #1]
 8010160:	9b08      	ldr	r3, [sp, #32]
 8010162:	b172      	cbz	r2, 8010182 <_vfiprintf_r+0x716>
 8010164:	9a06      	ldr	r2, [sp, #24]
 8010166:	3201      	adds	r2, #1
 8010168:	9206      	str	r2, [sp, #24]
 801016a:	f04f 0a00 	mov.w	sl, #0
 801016e:	2c0a      	cmp	r4, #10
 8010170:	f175 0500 	sbcs.w	r5, r5, #0
 8010174:	f0c0 80f6 	bcc.w	8010364 <_vfiprintf_r+0x8f8>
 8010178:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 801017a:	f8cd 9020 	str.w	r9, [sp, #32]
 801017e:	461d      	mov	r5, r3
 8010180:	e7c6      	b.n	8010110 <_vfiprintf_r+0x6a4>
 8010182:	4692      	mov	sl, r2
 8010184:	e7f3      	b.n	801016e <_vfiprintf_r+0x702>
 8010186:	f004 030f 	and.w	r3, r4, #15
 801018a:	9a05      	ldr	r2, [sp, #20]
 801018c:	0924      	lsrs	r4, r4, #4
 801018e:	5cd3      	ldrb	r3, [r2, r3]
 8010190:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8010194:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
 8010198:	092d      	lsrs	r5, r5, #4
 801019a:	ea54 0305 	orrs.w	r3, r4, r5
 801019e:	d1f2      	bne.n	8010186 <_vfiprintf_r+0x71a>
 80101a0:	e0e0      	b.n	8010364 <_vfiprintf_r+0x8f8>
 80101a2:	b923      	cbnz	r3, 80101ae <_vfiprintf_r+0x742>
 80101a4:	f01a 0f01 	tst.w	sl, #1
 80101a8:	d001      	beq.n	80101ae <_vfiprintf_r+0x742>
 80101aa:	2430      	movs	r4, #48	@ 0x30
 80101ac:	e7a3      	b.n	80100f6 <_vfiprintf_r+0x68a>
 80101ae:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
 80101b2:	e0d7      	b.n	8010364 <_vfiprintf_r+0x8f8>
 80101b4:	2b00      	cmp	r3, #0
 80101b6:	f000 80a3 	beq.w	8010300 <_vfiprintf_r+0x894>
 80101ba:	2400      	movs	r4, #0
 80101bc:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
 80101c0:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
 80101c4:	46a8      	mov	r8, r5
 80101c6:	e5e0      	b.n	800fd8a <_vfiprintf_r+0x31e>
 80101c8:	08015af6 	.word	0x08015af6
 80101cc:	08015ae6 	.word	0x08015ae6
 80101d0:	08015ac4 	.word	0x08015ac4
 80101d4:	2110      	movs	r1, #16
 80101d6:	6071      	str	r1, [r6, #4]
 80101d8:	2a07      	cmp	r2, #7
 80101da:	4461      	add	r1, ip
 80101dc:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 80101e0:	dd08      	ble.n	80101f4 <_vfiprintf_r+0x788>
 80101e2:	9800      	ldr	r0, [sp, #0]
 80101e4:	aa0e      	add	r2, sp, #56	@ 0x38
 80101e6:	4639      	mov	r1, r7
 80101e8:	f7ff fc0e 	bl	800fa08 <__sprint_r>
 80101ec:	2800      	cmp	r0, #0
 80101ee:	d166      	bne.n	80102be <_vfiprintf_r+0x852>
 80101f0:	4b60      	ldr	r3, [pc, #384]	@ (8010374 <_vfiprintf_r+0x908>)
 80101f2:	a811      	add	r0, sp, #68	@ 0x44
 80101f4:	3d10      	subs	r5, #16
 80101f6:	4606      	mov	r6, r0
 80101f8:	e694      	b.n	800ff24 <_vfiprintf_r+0x4b8>
 80101fa:	4606      	mov	r6, r0
 80101fc:	e6ac      	b.n	800ff58 <_vfiprintf_r+0x4ec>
 80101fe:	9800      	ldr	r0, [sp, #0]
 8010200:	aa0e      	add	r2, sp, #56	@ 0x38
 8010202:	4639      	mov	r1, r7
 8010204:	f7ff fc00 	bl	800fa08 <__sprint_r>
 8010208:	2800      	cmp	r0, #0
 801020a:	d158      	bne.n	80102be <_vfiprintf_r+0x852>
 801020c:	ae11      	add	r6, sp, #68	@ 0x44
 801020e:	e6b5      	b.n	800ff7c <_vfiprintf_r+0x510>
 8010210:	9800      	ldr	r0, [sp, #0]
 8010212:	aa0e      	add	r2, sp, #56	@ 0x38
 8010214:	4639      	mov	r1, r7
 8010216:	f7ff fbf7 	bl	800fa08 <__sprint_r>
 801021a:	2800      	cmp	r0, #0
 801021c:	d14f      	bne.n	80102be <_vfiprintf_r+0x852>
 801021e:	ae11      	add	r6, sp, #68	@ 0x44
 8010220:	e6bc      	b.n	800ff9c <_vfiprintf_r+0x530>
 8010222:	2110      	movs	r1, #16
 8010224:	6071      	str	r1, [r6, #4]
 8010226:	2a07      	cmp	r2, #7
 8010228:	4461      	add	r1, ip
 801022a:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 801022e:	dd08      	ble.n	8010242 <_vfiprintf_r+0x7d6>
 8010230:	9800      	ldr	r0, [sp, #0]
 8010232:	aa0e      	add	r2, sp, #56	@ 0x38
 8010234:	4639      	mov	r1, r7
 8010236:	f7ff fbe7 	bl	800fa08 <__sprint_r>
 801023a:	2800      	cmp	r0, #0
 801023c:	d13f      	bne.n	80102be <_vfiprintf_r+0x852>
 801023e:	4b4e      	ldr	r3, [pc, #312]	@ (8010378 <_vfiprintf_r+0x90c>)
 8010240:	a811      	add	r0, sp, #68	@ 0x44
 8010242:	3d10      	subs	r5, #16
 8010244:	4606      	mov	r6, r0
 8010246:	e6b2      	b.n	800ffae <_vfiprintf_r+0x542>
 8010248:	4606      	mov	r6, r0
 801024a:	e6ca      	b.n	800ffe2 <_vfiprintf_r+0x576>
 801024c:	2010      	movs	r0, #16
 801024e:	4402      	add	r2, r0
 8010250:	2b07      	cmp	r3, #7
 8010252:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 8010256:	6070      	str	r0, [r6, #4]
 8010258:	dd06      	ble.n	8010268 <_vfiprintf_r+0x7fc>
 801025a:	9800      	ldr	r0, [sp, #0]
 801025c:	aa0e      	add	r2, sp, #56	@ 0x38
 801025e:	4639      	mov	r1, r7
 8010260:	f7ff fbd2 	bl	800fa08 <__sprint_r>
 8010264:	bb58      	cbnz	r0, 80102be <_vfiprintf_r+0x852>
 8010266:	a911      	add	r1, sp, #68	@ 0x44
 8010268:	3c10      	subs	r4, #16
 801026a:	460e      	mov	r6, r1
 801026c:	e6bd      	b.n	800ffea <_vfiprintf_r+0x57e>
 801026e:	460e      	mov	r6, r1
 8010270:	e6d6      	b.n	8010020 <_vfiprintf_r+0x5b4>
 8010272:	9800      	ldr	r0, [sp, #0]
 8010274:	aa0e      	add	r2, sp, #56	@ 0x38
 8010276:	4639      	mov	r1, r7
 8010278:	f7ff fbc6 	bl	800fa08 <__sprint_r>
 801027c:	b9f8      	cbnz	r0, 80102be <_vfiprintf_r+0x852>
 801027e:	ab11      	add	r3, sp, #68	@ 0x44
 8010280:	e6de      	b.n	8010040 <_vfiprintf_r+0x5d4>
 8010282:	9a02      	ldr	r2, [sp, #8]
 8010284:	9904      	ldr	r1, [sp, #16]
 8010286:	1a54      	subs	r4, r2, r1
 8010288:	2c00      	cmp	r4, #0
 801028a:	f77f aedd 	ble.w	8010048 <_vfiprintf_r+0x5dc>
 801028e:	4d39      	ldr	r5, [pc, #228]	@ (8010374 <_vfiprintf_r+0x908>)
 8010290:	2610      	movs	r6, #16
 8010292:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	@ 0x3c
 8010296:	2c10      	cmp	r4, #16
 8010298:	f102 0201 	add.w	r2, r2, #1
 801029c:	601d      	str	r5, [r3, #0]
 801029e:	dc1d      	bgt.n	80102dc <_vfiprintf_r+0x870>
 80102a0:	605c      	str	r4, [r3, #4]
 80102a2:	2a07      	cmp	r2, #7
 80102a4:	440c      	add	r4, r1
 80102a6:	e9cd 240f 	strd	r2, r4, [sp, #60]	@ 0x3c
 80102aa:	f77f aecd 	ble.w	8010048 <_vfiprintf_r+0x5dc>
 80102ae:	9800      	ldr	r0, [sp, #0]
 80102b0:	aa0e      	add	r2, sp, #56	@ 0x38
 80102b2:	4639      	mov	r1, r7
 80102b4:	f7ff fba8 	bl	800fa08 <__sprint_r>
 80102b8:	2800      	cmp	r0, #0
 80102ba:	f43f aec5 	beq.w	8010048 <_vfiprintf_r+0x5dc>
 80102be:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80102c0:	07d9      	lsls	r1, r3, #31
 80102c2:	d405      	bmi.n	80102d0 <_vfiprintf_r+0x864>
 80102c4:	89bb      	ldrh	r3, [r7, #12]
 80102c6:	059a      	lsls	r2, r3, #22
 80102c8:	d402      	bmi.n	80102d0 <_vfiprintf_r+0x864>
 80102ca:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80102cc:	f000 fc9f 	bl	8010c0e <__retarget_lock_release_recursive>
 80102d0:	89bb      	ldrh	r3, [r7, #12]
 80102d2:	065b      	lsls	r3, r3, #25
 80102d4:	f57f abfb 	bpl.w	800face <_vfiprintf_r+0x62>
 80102d8:	f7ff bbf6 	b.w	800fac8 <_vfiprintf_r+0x5c>
 80102dc:	3110      	adds	r1, #16
 80102de:	2a07      	cmp	r2, #7
 80102e0:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 80102e4:	605e      	str	r6, [r3, #4]
 80102e6:	dc02      	bgt.n	80102ee <_vfiprintf_r+0x882>
 80102e8:	3308      	adds	r3, #8
 80102ea:	3c10      	subs	r4, #16
 80102ec:	e7d1      	b.n	8010292 <_vfiprintf_r+0x826>
 80102ee:	9800      	ldr	r0, [sp, #0]
 80102f0:	aa0e      	add	r2, sp, #56	@ 0x38
 80102f2:	4639      	mov	r1, r7
 80102f4:	f7ff fb88 	bl	800fa08 <__sprint_r>
 80102f8:	2800      	cmp	r0, #0
 80102fa:	d1e0      	bne.n	80102be <_vfiprintf_r+0x852>
 80102fc:	ab11      	add	r3, sp, #68	@ 0x44
 80102fe:	e7f4      	b.n	80102ea <_vfiprintf_r+0x87e>
 8010300:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8010302:	b913      	cbnz	r3, 801030a <_vfiprintf_r+0x89e>
 8010304:	2300      	movs	r3, #0
 8010306:	930f      	str	r3, [sp, #60]	@ 0x3c
 8010308:	e7d9      	b.n	80102be <_vfiprintf_r+0x852>
 801030a:	9800      	ldr	r0, [sp, #0]
 801030c:	aa0e      	add	r2, sp, #56	@ 0x38
 801030e:	4639      	mov	r1, r7
 8010310:	f7ff fb7a 	bl	800fa08 <__sprint_r>
 8010314:	2800      	cmp	r0, #0
 8010316:	d0f5      	beq.n	8010304 <_vfiprintf_r+0x898>
 8010318:	e7d1      	b.n	80102be <_vfiprintf_r+0x852>
 801031a:	ea54 0205 	orrs.w	r2, r4, r5
 801031e:	f8cd a010 	str.w	sl, [sp, #16]
 8010322:	f43f ada6 	beq.w	800fe72 <_vfiprintf_r+0x406>
 8010326:	2b01      	cmp	r3, #1
 8010328:	f43f aedf 	beq.w	80100ea <_vfiprintf_r+0x67e>
 801032c:	2b02      	cmp	r3, #2
 801032e:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
 8010332:	f43f af28 	beq.w	8010186 <_vfiprintf_r+0x71a>
 8010336:	f004 0307 	and.w	r3, r4, #7
 801033a:	08e4      	lsrs	r4, r4, #3
 801033c:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
 8010340:	08ed      	lsrs	r5, r5, #3
 8010342:	3330      	adds	r3, #48	@ 0x30
 8010344:	ea54 0105 	orrs.w	r1, r4, r5
 8010348:	464a      	mov	r2, r9
 801034a:	f809 3d01 	strb.w	r3, [r9, #-1]!
 801034e:	d1f2      	bne.n	8010336 <_vfiprintf_r+0x8ca>
 8010350:	9904      	ldr	r1, [sp, #16]
 8010352:	07c8      	lsls	r0, r1, #31
 8010354:	d506      	bpl.n	8010364 <_vfiprintf_r+0x8f8>
 8010356:	2b30      	cmp	r3, #48	@ 0x30
 8010358:	d004      	beq.n	8010364 <_vfiprintf_r+0x8f8>
 801035a:	2330      	movs	r3, #48	@ 0x30
 801035c:	f809 3c01 	strb.w	r3, [r9, #-1]
 8010360:	f1a2 0902 	sub.w	r9, r2, #2
 8010364:	ab3a      	add	r3, sp, #232	@ 0xe8
 8010366:	eba3 0309 	sub.w	r3, r3, r9
 801036a:	9c01      	ldr	r4, [sp, #4]
 801036c:	f8dd a010 	ldr.w	sl, [sp, #16]
 8010370:	9301      	str	r3, [sp, #4]
 8010372:	e5bb      	b.n	800feec <_vfiprintf_r+0x480>
 8010374:	08015af6 	.word	0x08015af6
 8010378:	08015ae6 	.word	0x08015ae6

0801037c <__sbprintf>:
 801037c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801037e:	461f      	mov	r7, r3
 8010380:	898b      	ldrh	r3, [r1, #12]
 8010382:	f2ad 4d6c 	subw	sp, sp, #1132	@ 0x46c
 8010386:	f023 0302 	bic.w	r3, r3, #2
 801038a:	f8ad 300c 	strh.w	r3, [sp, #12]
 801038e:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8010390:	9319      	str	r3, [sp, #100]	@ 0x64
 8010392:	89cb      	ldrh	r3, [r1, #14]
 8010394:	f8ad 300e 	strh.w	r3, [sp, #14]
 8010398:	69cb      	ldr	r3, [r1, #28]
 801039a:	9307      	str	r3, [sp, #28]
 801039c:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 801039e:	9309      	str	r3, [sp, #36]	@ 0x24
 80103a0:	ab1a      	add	r3, sp, #104	@ 0x68
 80103a2:	9300      	str	r3, [sp, #0]
 80103a4:	9304      	str	r3, [sp, #16]
 80103a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80103aa:	4615      	mov	r5, r2
 80103ac:	4606      	mov	r6, r0
 80103ae:	9302      	str	r3, [sp, #8]
 80103b0:	9305      	str	r3, [sp, #20]
 80103b2:	a816      	add	r0, sp, #88	@ 0x58
 80103b4:	2300      	movs	r3, #0
 80103b6:	460c      	mov	r4, r1
 80103b8:	9306      	str	r3, [sp, #24]
 80103ba:	f000 fc25 	bl	8010c08 <__retarget_lock_init_recursive>
 80103be:	462a      	mov	r2, r5
 80103c0:	463b      	mov	r3, r7
 80103c2:	4669      	mov	r1, sp
 80103c4:	4630      	mov	r0, r6
 80103c6:	f7ff fb51 	bl	800fa6c <_vfiprintf_r>
 80103ca:	1e05      	subs	r5, r0, #0
 80103cc:	db07      	blt.n	80103de <__sbprintf+0x62>
 80103ce:	4669      	mov	r1, sp
 80103d0:	4630      	mov	r0, r6
 80103d2:	f000 f89b 	bl	801050c <_fflush_r>
 80103d6:	2800      	cmp	r0, #0
 80103d8:	bf18      	it	ne
 80103da:	f04f 35ff 	movne.w	r5, #4294967295	@ 0xffffffff
 80103de:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 80103e2:	9816      	ldr	r0, [sp, #88]	@ 0x58
 80103e4:	065b      	lsls	r3, r3, #25
 80103e6:	bf42      	ittt	mi
 80103e8:	89a3      	ldrhmi	r3, [r4, #12]
 80103ea:	f043 0340 	orrmi.w	r3, r3, #64	@ 0x40
 80103ee:	81a3      	strhmi	r3, [r4, #12]
 80103f0:	f000 fc0b 	bl	8010c0a <__retarget_lock_close_recursive>
 80103f4:	4628      	mov	r0, r5
 80103f6:	f20d 4d6c 	addw	sp, sp, #1132	@ 0x46c
 80103fa:	bdf0      	pop	{r4, r5, r6, r7, pc}

080103fc <__sflush_r>:
 80103fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010400:	4605      	mov	r5, r0
 8010402:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 8010406:	0706      	lsls	r6, r0, #28
 8010408:	460c      	mov	r4, r1
 801040a:	d457      	bmi.n	80104bc <__sflush_r+0xc0>
 801040c:	f440 6300 	orr.w	r3, r0, #2048	@ 0x800
 8010410:	818b      	strh	r3, [r1, #12]
 8010412:	684b      	ldr	r3, [r1, #4]
 8010414:	2b00      	cmp	r3, #0
 8010416:	dc02      	bgt.n	801041e <__sflush_r+0x22>
 8010418:	6bcb      	ldr	r3, [r1, #60]	@ 0x3c
 801041a:	2b00      	cmp	r3, #0
 801041c:	dd4c      	ble.n	80104b8 <__sflush_r+0xbc>
 801041e:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8010420:	2e00      	cmp	r6, #0
 8010422:	d049      	beq.n	80104b8 <__sflush_r+0xbc>
 8010424:	2300      	movs	r3, #0
 8010426:	f410 5280 	ands.w	r2, r0, #4096	@ 0x1000
 801042a:	682f      	ldr	r7, [r5, #0]
 801042c:	69e1      	ldr	r1, [r4, #28]
 801042e:	602b      	str	r3, [r5, #0]
 8010430:	d034      	beq.n	801049c <__sflush_r+0xa0>
 8010432:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8010434:	89a3      	ldrh	r3, [r4, #12]
 8010436:	0759      	lsls	r1, r3, #29
 8010438:	d505      	bpl.n	8010446 <__sflush_r+0x4a>
 801043a:	6863      	ldr	r3, [r4, #4]
 801043c:	1ad2      	subs	r2, r2, r3
 801043e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8010440:	b10b      	cbz	r3, 8010446 <__sflush_r+0x4a>
 8010442:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8010444:	1ad2      	subs	r2, r2, r3
 8010446:	2300      	movs	r3, #0
 8010448:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801044a:	69e1      	ldr	r1, [r4, #28]
 801044c:	4628      	mov	r0, r5
 801044e:	47b0      	blx	r6
 8010450:	1c43      	adds	r3, r0, #1
 8010452:	d106      	bne.n	8010462 <__sflush_r+0x66>
 8010454:	682a      	ldr	r2, [r5, #0]
 8010456:	2a1d      	cmp	r2, #29
 8010458:	d848      	bhi.n	80104ec <__sflush_r+0xf0>
 801045a:	4b2b      	ldr	r3, [pc, #172]	@ (8010508 <__sflush_r+0x10c>)
 801045c:	4113      	asrs	r3, r2
 801045e:	07de      	lsls	r6, r3, #31
 8010460:	d444      	bmi.n	80104ec <__sflush_r+0xf0>
 8010462:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010466:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 801046a:	81a2      	strh	r2, [r4, #12]
 801046c:	2200      	movs	r2, #0
 801046e:	6062      	str	r2, [r4, #4]
 8010470:	04d9      	lsls	r1, r3, #19
 8010472:	6922      	ldr	r2, [r4, #16]
 8010474:	6022      	str	r2, [r4, #0]
 8010476:	d504      	bpl.n	8010482 <__sflush_r+0x86>
 8010478:	1c42      	adds	r2, r0, #1
 801047a:	d101      	bne.n	8010480 <__sflush_r+0x84>
 801047c:	682b      	ldr	r3, [r5, #0]
 801047e:	b903      	cbnz	r3, 8010482 <__sflush_r+0x86>
 8010480:	6520      	str	r0, [r4, #80]	@ 0x50
 8010482:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8010484:	602f      	str	r7, [r5, #0]
 8010486:	b1b9      	cbz	r1, 80104b8 <__sflush_r+0xbc>
 8010488:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 801048c:	4299      	cmp	r1, r3
 801048e:	d002      	beq.n	8010496 <__sflush_r+0x9a>
 8010490:	4628      	mov	r0, r5
 8010492:	f001 fa45 	bl	8011920 <_free_r>
 8010496:	2300      	movs	r3, #0
 8010498:	6323      	str	r3, [r4, #48]	@ 0x30
 801049a:	e00d      	b.n	80104b8 <__sflush_r+0xbc>
 801049c:	2301      	movs	r3, #1
 801049e:	4628      	mov	r0, r5
 80104a0:	47b0      	blx	r6
 80104a2:	4602      	mov	r2, r0
 80104a4:	1c50      	adds	r0, r2, #1
 80104a6:	d1c5      	bne.n	8010434 <__sflush_r+0x38>
 80104a8:	682b      	ldr	r3, [r5, #0]
 80104aa:	2b00      	cmp	r3, #0
 80104ac:	d0c2      	beq.n	8010434 <__sflush_r+0x38>
 80104ae:	2b1d      	cmp	r3, #29
 80104b0:	d001      	beq.n	80104b6 <__sflush_r+0xba>
 80104b2:	2b16      	cmp	r3, #22
 80104b4:	d11a      	bne.n	80104ec <__sflush_r+0xf0>
 80104b6:	602f      	str	r7, [r5, #0]
 80104b8:	2000      	movs	r0, #0
 80104ba:	e01e      	b.n	80104fa <__sflush_r+0xfe>
 80104bc:	690f      	ldr	r7, [r1, #16]
 80104be:	2f00      	cmp	r7, #0
 80104c0:	d0fa      	beq.n	80104b8 <__sflush_r+0xbc>
 80104c2:	0783      	lsls	r3, r0, #30
 80104c4:	680e      	ldr	r6, [r1, #0]
 80104c6:	bf08      	it	eq
 80104c8:	694b      	ldreq	r3, [r1, #20]
 80104ca:	600f      	str	r7, [r1, #0]
 80104cc:	bf18      	it	ne
 80104ce:	2300      	movne	r3, #0
 80104d0:	eba6 0807 	sub.w	r8, r6, r7
 80104d4:	608b      	str	r3, [r1, #8]
 80104d6:	f1b8 0f00 	cmp.w	r8, #0
 80104da:	dded      	ble.n	80104b8 <__sflush_r+0xbc>
 80104dc:	69e1      	ldr	r1, [r4, #28]
 80104de:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 80104e0:	4643      	mov	r3, r8
 80104e2:	463a      	mov	r2, r7
 80104e4:	4628      	mov	r0, r5
 80104e6:	47b0      	blx	r6
 80104e8:	2800      	cmp	r0, #0
 80104ea:	dc08      	bgt.n	80104fe <__sflush_r+0x102>
 80104ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80104f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80104f4:	81a3      	strh	r3, [r4, #12]
 80104f6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80104fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80104fe:	4407      	add	r7, r0
 8010500:	eba8 0800 	sub.w	r8, r8, r0
 8010504:	e7e7      	b.n	80104d6 <__sflush_r+0xda>
 8010506:	bf00      	nop
 8010508:	dfbffffe 	.word	0xdfbffffe

0801050c <_fflush_r>:
 801050c:	b538      	push	{r3, r4, r5, lr}
 801050e:	460c      	mov	r4, r1
 8010510:	4605      	mov	r5, r0
 8010512:	b118      	cbz	r0, 801051c <_fflush_r+0x10>
 8010514:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8010516:	b90b      	cbnz	r3, 801051c <_fflush_r+0x10>
 8010518:	f000 f8ca 	bl	80106b0 <__sinit>
 801051c:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 8010520:	b1b8      	cbz	r0, 8010552 <_fflush_r+0x46>
 8010522:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010524:	07db      	lsls	r3, r3, #31
 8010526:	d404      	bmi.n	8010532 <_fflush_r+0x26>
 8010528:	0581      	lsls	r1, r0, #22
 801052a:	d402      	bmi.n	8010532 <_fflush_r+0x26>
 801052c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801052e:	f000 fb6d 	bl	8010c0c <__retarget_lock_acquire_recursive>
 8010532:	4628      	mov	r0, r5
 8010534:	4621      	mov	r1, r4
 8010536:	f7ff ff61 	bl	80103fc <__sflush_r>
 801053a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801053c:	07da      	lsls	r2, r3, #31
 801053e:	4605      	mov	r5, r0
 8010540:	d405      	bmi.n	801054e <_fflush_r+0x42>
 8010542:	89a3      	ldrh	r3, [r4, #12]
 8010544:	059b      	lsls	r3, r3, #22
 8010546:	d402      	bmi.n	801054e <_fflush_r+0x42>
 8010548:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801054a:	f000 fb60 	bl	8010c0e <__retarget_lock_release_recursive>
 801054e:	4628      	mov	r0, r5
 8010550:	bd38      	pop	{r3, r4, r5, pc}
 8010552:	4605      	mov	r5, r0
 8010554:	e7fb      	b.n	801054e <_fflush_r+0x42>
	...

08010558 <sprintf>:
 8010558:	b40e      	push	{r1, r2, r3}
 801055a:	b500      	push	{lr}
 801055c:	b09c      	sub	sp, #112	@ 0x70
 801055e:	ab1d      	add	r3, sp, #116	@ 0x74
 8010560:	9002      	str	r0, [sp, #8]
 8010562:	9006      	str	r0, [sp, #24]
 8010564:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8010568:	4809      	ldr	r0, [pc, #36]	@ (8010590 <sprintf+0x38>)
 801056a:	9107      	str	r1, [sp, #28]
 801056c:	9104      	str	r1, [sp, #16]
 801056e:	4909      	ldr	r1, [pc, #36]	@ (8010594 <sprintf+0x3c>)
 8010570:	f853 2b04 	ldr.w	r2, [r3], #4
 8010574:	9105      	str	r1, [sp, #20]
 8010576:	6800      	ldr	r0, [r0, #0]
 8010578:	9301      	str	r3, [sp, #4]
 801057a:	a902      	add	r1, sp, #8
 801057c:	f001 fcdc 	bl	8011f38 <_svfprintf_r>
 8010580:	9b02      	ldr	r3, [sp, #8]
 8010582:	2200      	movs	r2, #0
 8010584:	701a      	strb	r2, [r3, #0]
 8010586:	b01c      	add	sp, #112	@ 0x70
 8010588:	f85d eb04 	ldr.w	lr, [sp], #4
 801058c:	b003      	add	sp, #12
 801058e:	4770      	bx	lr
 8010590:	24000198 	.word	0x24000198
 8010594:	ffff0208 	.word	0xffff0208

08010598 <std>:
 8010598:	2300      	movs	r3, #0
 801059a:	b510      	push	{r4, lr}
 801059c:	4604      	mov	r4, r0
 801059e:	e9c0 3300 	strd	r3, r3, [r0]
 80105a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80105a6:	6083      	str	r3, [r0, #8]
 80105a8:	8181      	strh	r1, [r0, #12]
 80105aa:	6643      	str	r3, [r0, #100]	@ 0x64
 80105ac:	81c2      	strh	r2, [r0, #14]
 80105ae:	6183      	str	r3, [r0, #24]
 80105b0:	4619      	mov	r1, r3
 80105b2:	2208      	movs	r2, #8
 80105b4:	305c      	adds	r0, #92	@ 0x5c
 80105b6:	f000 fad7 	bl	8010b68 <memset>
 80105ba:	4b0d      	ldr	r3, [pc, #52]	@ (80105f0 <std+0x58>)
 80105bc:	6223      	str	r3, [r4, #32]
 80105be:	4b0d      	ldr	r3, [pc, #52]	@ (80105f4 <std+0x5c>)
 80105c0:	6263      	str	r3, [r4, #36]	@ 0x24
 80105c2:	4b0d      	ldr	r3, [pc, #52]	@ (80105f8 <std+0x60>)
 80105c4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80105c6:	4b0d      	ldr	r3, [pc, #52]	@ (80105fc <std+0x64>)
 80105c8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80105ca:	4b0d      	ldr	r3, [pc, #52]	@ (8010600 <std+0x68>)
 80105cc:	61e4      	str	r4, [r4, #28]
 80105ce:	429c      	cmp	r4, r3
 80105d0:	d006      	beq.n	80105e0 <std+0x48>
 80105d2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80105d6:	4294      	cmp	r4, r2
 80105d8:	d002      	beq.n	80105e0 <std+0x48>
 80105da:	33d0      	adds	r3, #208	@ 0xd0
 80105dc:	429c      	cmp	r4, r3
 80105de:	d105      	bne.n	80105ec <std+0x54>
 80105e0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80105e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80105e8:	f000 bb0e 	b.w	8010c08 <__retarget_lock_init_recursive>
 80105ec:	bd10      	pop	{r4, pc}
 80105ee:	bf00      	nop
 80105f0:	08013d85 	.word	0x08013d85
 80105f4:	08013da7 	.word	0x08013da7
 80105f8:	08013ddf 	.word	0x08013ddf
 80105fc:	08013e03 	.word	0x08013e03
 8010600:	24014ab4 	.word	0x24014ab4

08010604 <stdio_exit_handler>:
 8010604:	4a02      	ldr	r2, [pc, #8]	@ (8010610 <stdio_exit_handler+0xc>)
 8010606:	4903      	ldr	r1, [pc, #12]	@ (8010614 <stdio_exit_handler+0x10>)
 8010608:	4803      	ldr	r0, [pc, #12]	@ (8010618 <stdio_exit_handler+0x14>)
 801060a:	f000 b9b5 	b.w	8010978 <_fwalk_sglue>
 801060e:	bf00      	nop
 8010610:	24000020 	.word	0x24000020
 8010614:	08013989 	.word	0x08013989
 8010618:	240001a0 	.word	0x240001a0

0801061c <cleanup_stdio>:
 801061c:	6841      	ldr	r1, [r0, #4]
 801061e:	4b0c      	ldr	r3, [pc, #48]	@ (8010650 <cleanup_stdio+0x34>)
 8010620:	4299      	cmp	r1, r3
 8010622:	b510      	push	{r4, lr}
 8010624:	4604      	mov	r4, r0
 8010626:	d001      	beq.n	801062c <cleanup_stdio+0x10>
 8010628:	f003 f9ae 	bl	8013988 <_fclose_r>
 801062c:	68a1      	ldr	r1, [r4, #8]
 801062e:	4b09      	ldr	r3, [pc, #36]	@ (8010654 <cleanup_stdio+0x38>)
 8010630:	4299      	cmp	r1, r3
 8010632:	d002      	beq.n	801063a <cleanup_stdio+0x1e>
 8010634:	4620      	mov	r0, r4
 8010636:	f003 f9a7 	bl	8013988 <_fclose_r>
 801063a:	68e1      	ldr	r1, [r4, #12]
 801063c:	4b06      	ldr	r3, [pc, #24]	@ (8010658 <cleanup_stdio+0x3c>)
 801063e:	4299      	cmp	r1, r3
 8010640:	d004      	beq.n	801064c <cleanup_stdio+0x30>
 8010642:	4620      	mov	r0, r4
 8010644:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010648:	f003 b99e 	b.w	8013988 <_fclose_r>
 801064c:	bd10      	pop	{r4, pc}
 801064e:	bf00      	nop
 8010650:	24014ab4 	.word	0x24014ab4
 8010654:	24014b1c 	.word	0x24014b1c
 8010658:	24014b84 	.word	0x24014b84

0801065c <global_stdio_init.part.0>:
 801065c:	b510      	push	{r4, lr}
 801065e:	4b0b      	ldr	r3, [pc, #44]	@ (801068c <global_stdio_init.part.0+0x30>)
 8010660:	4c0b      	ldr	r4, [pc, #44]	@ (8010690 <global_stdio_init.part.0+0x34>)
 8010662:	4a0c      	ldr	r2, [pc, #48]	@ (8010694 <global_stdio_init.part.0+0x38>)
 8010664:	601a      	str	r2, [r3, #0]
 8010666:	4620      	mov	r0, r4
 8010668:	2200      	movs	r2, #0
 801066a:	2104      	movs	r1, #4
 801066c:	f7ff ff94 	bl	8010598 <std>
 8010670:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8010674:	2201      	movs	r2, #1
 8010676:	2109      	movs	r1, #9
 8010678:	f7ff ff8e 	bl	8010598 <std>
 801067c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8010680:	2202      	movs	r2, #2
 8010682:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010686:	2112      	movs	r1, #18
 8010688:	f7ff bf86 	b.w	8010598 <std>
 801068c:	24014bec 	.word	0x24014bec
 8010690:	24014ab4 	.word	0x24014ab4
 8010694:	08010605 	.word	0x08010605

08010698 <__sfp_lock_acquire>:
 8010698:	4801      	ldr	r0, [pc, #4]	@ (80106a0 <__sfp_lock_acquire+0x8>)
 801069a:	f000 bab7 	b.w	8010c0c <__retarget_lock_acquire_recursive>
 801069e:	bf00      	nop
 80106a0:	24014bf2 	.word	0x24014bf2

080106a4 <__sfp_lock_release>:
 80106a4:	4801      	ldr	r0, [pc, #4]	@ (80106ac <__sfp_lock_release+0x8>)
 80106a6:	f000 bab2 	b.w	8010c0e <__retarget_lock_release_recursive>
 80106aa:	bf00      	nop
 80106ac:	24014bf2 	.word	0x24014bf2

080106b0 <__sinit>:
 80106b0:	b510      	push	{r4, lr}
 80106b2:	4604      	mov	r4, r0
 80106b4:	f7ff fff0 	bl	8010698 <__sfp_lock_acquire>
 80106b8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80106ba:	b11b      	cbz	r3, 80106c4 <__sinit+0x14>
 80106bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80106c0:	f7ff bff0 	b.w	80106a4 <__sfp_lock_release>
 80106c4:	4b04      	ldr	r3, [pc, #16]	@ (80106d8 <__sinit+0x28>)
 80106c6:	6363      	str	r3, [r4, #52]	@ 0x34
 80106c8:	4b04      	ldr	r3, [pc, #16]	@ (80106dc <__sinit+0x2c>)
 80106ca:	681b      	ldr	r3, [r3, #0]
 80106cc:	2b00      	cmp	r3, #0
 80106ce:	d1f5      	bne.n	80106bc <__sinit+0xc>
 80106d0:	f7ff ffc4 	bl	801065c <global_stdio_init.part.0>
 80106d4:	e7f2      	b.n	80106bc <__sinit+0xc>
 80106d6:	bf00      	nop
 80106d8:	0801061d 	.word	0x0801061d
 80106dc:	24014bec 	.word	0x24014bec

080106e0 <__sfvwrite_r>:
 80106e0:	6893      	ldr	r3, [r2, #8]
 80106e2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80106e6:	4606      	mov	r6, r0
 80106e8:	460c      	mov	r4, r1
 80106ea:	4691      	mov	r9, r2
 80106ec:	b91b      	cbnz	r3, 80106f6 <__sfvwrite_r+0x16>
 80106ee:	2000      	movs	r0, #0
 80106f0:	b003      	add	sp, #12
 80106f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80106f6:	898b      	ldrh	r3, [r1, #12]
 80106f8:	0718      	lsls	r0, r3, #28
 80106fa:	d550      	bpl.n	801079e <__sfvwrite_r+0xbe>
 80106fc:	690b      	ldr	r3, [r1, #16]
 80106fe:	2b00      	cmp	r3, #0
 8010700:	d04d      	beq.n	801079e <__sfvwrite_r+0xbe>
 8010702:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010706:	f8d9 8000 	ldr.w	r8, [r9]
 801070a:	f013 0702 	ands.w	r7, r3, #2
 801070e:	d16b      	bne.n	80107e8 <__sfvwrite_r+0x108>
 8010710:	f013 0301 	ands.w	r3, r3, #1
 8010714:	f000 809c 	beq.w	8010850 <__sfvwrite_r+0x170>
 8010718:	4638      	mov	r0, r7
 801071a:	46ba      	mov	sl, r7
 801071c:	46bb      	mov	fp, r7
 801071e:	f1bb 0f00 	cmp.w	fp, #0
 8010722:	f000 8103 	beq.w	801092c <__sfvwrite_r+0x24c>
 8010726:	b950      	cbnz	r0, 801073e <__sfvwrite_r+0x5e>
 8010728:	465a      	mov	r2, fp
 801072a:	210a      	movs	r1, #10
 801072c:	4650      	mov	r0, sl
 801072e:	f7ef fdd7 	bl	80002e0 <memchr>
 8010732:	2800      	cmp	r0, #0
 8010734:	f000 8100 	beq.w	8010938 <__sfvwrite_r+0x258>
 8010738:	3001      	adds	r0, #1
 801073a:	eba0 070a 	sub.w	r7, r0, sl
 801073e:	6820      	ldr	r0, [r4, #0]
 8010740:	6921      	ldr	r1, [r4, #16]
 8010742:	68a5      	ldr	r5, [r4, #8]
 8010744:	6963      	ldr	r3, [r4, #20]
 8010746:	455f      	cmp	r7, fp
 8010748:	463a      	mov	r2, r7
 801074a:	bf28      	it	cs
 801074c:	465a      	movcs	r2, fp
 801074e:	4288      	cmp	r0, r1
 8010750:	f240 80f5 	bls.w	801093e <__sfvwrite_r+0x25e>
 8010754:	441d      	add	r5, r3
 8010756:	42aa      	cmp	r2, r5
 8010758:	f340 80f1 	ble.w	801093e <__sfvwrite_r+0x25e>
 801075c:	4651      	mov	r1, sl
 801075e:	462a      	mov	r2, r5
 8010760:	f000 f9e8 	bl	8010b34 <memmove>
 8010764:	6823      	ldr	r3, [r4, #0]
 8010766:	442b      	add	r3, r5
 8010768:	6023      	str	r3, [r4, #0]
 801076a:	4621      	mov	r1, r4
 801076c:	4630      	mov	r0, r6
 801076e:	f7ff fecd 	bl	801050c <_fflush_r>
 8010772:	2800      	cmp	r0, #0
 8010774:	d167      	bne.n	8010846 <__sfvwrite_r+0x166>
 8010776:	1b7f      	subs	r7, r7, r5
 8010778:	f040 80f9 	bne.w	801096e <__sfvwrite_r+0x28e>
 801077c:	4621      	mov	r1, r4
 801077e:	4630      	mov	r0, r6
 8010780:	f7ff fec4 	bl	801050c <_fflush_r>
 8010784:	2800      	cmp	r0, #0
 8010786:	d15e      	bne.n	8010846 <__sfvwrite_r+0x166>
 8010788:	f8d9 3008 	ldr.w	r3, [r9, #8]
 801078c:	1b5b      	subs	r3, r3, r5
 801078e:	44aa      	add	sl, r5
 8010790:	ebab 0b05 	sub.w	fp, fp, r5
 8010794:	f8c9 3008 	str.w	r3, [r9, #8]
 8010798:	2b00      	cmp	r3, #0
 801079a:	d1c0      	bne.n	801071e <__sfvwrite_r+0x3e>
 801079c:	e7a7      	b.n	80106ee <__sfvwrite_r+0xe>
 801079e:	4621      	mov	r1, r4
 80107a0:	4630      	mov	r0, r6
 80107a2:	f000 f907 	bl	80109b4 <__swsetup_r>
 80107a6:	2800      	cmp	r0, #0
 80107a8:	d0ab      	beq.n	8010702 <__sfvwrite_r+0x22>
 80107aa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80107ae:	e79f      	b.n	80106f0 <__sfvwrite_r+0x10>
 80107b0:	e9d8 a500 	ldrd	sl, r5, [r8]
 80107b4:	f108 0808 	add.w	r8, r8, #8
 80107b8:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
 80107bc:	69e1      	ldr	r1, [r4, #28]
 80107be:	2d00      	cmp	r5, #0
 80107c0:	d0f6      	beq.n	80107b0 <__sfvwrite_r+0xd0>
 80107c2:	42bd      	cmp	r5, r7
 80107c4:	462b      	mov	r3, r5
 80107c6:	4652      	mov	r2, sl
 80107c8:	bf28      	it	cs
 80107ca:	463b      	movcs	r3, r7
 80107cc:	4630      	mov	r0, r6
 80107ce:	47d8      	blx	fp
 80107d0:	2800      	cmp	r0, #0
 80107d2:	dd38      	ble.n	8010846 <__sfvwrite_r+0x166>
 80107d4:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80107d8:	1a1b      	subs	r3, r3, r0
 80107da:	4482      	add	sl, r0
 80107dc:	1a2d      	subs	r5, r5, r0
 80107de:	f8c9 3008 	str.w	r3, [r9, #8]
 80107e2:	2b00      	cmp	r3, #0
 80107e4:	d1e8      	bne.n	80107b8 <__sfvwrite_r+0xd8>
 80107e6:	e782      	b.n	80106ee <__sfvwrite_r+0xe>
 80107e8:	f04f 0a00 	mov.w	sl, #0
 80107ec:	4f61      	ldr	r7, [pc, #388]	@ (8010974 <__sfvwrite_r+0x294>)
 80107ee:	4655      	mov	r5, sl
 80107f0:	e7e2      	b.n	80107b8 <__sfvwrite_r+0xd8>
 80107f2:	e9d8 7a00 	ldrd	r7, sl, [r8]
 80107f6:	f108 0808 	add.w	r8, r8, #8
 80107fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80107fe:	6820      	ldr	r0, [r4, #0]
 8010800:	68a2      	ldr	r2, [r4, #8]
 8010802:	f1ba 0f00 	cmp.w	sl, #0
 8010806:	d0f4      	beq.n	80107f2 <__sfvwrite_r+0x112>
 8010808:	0599      	lsls	r1, r3, #22
 801080a:	d563      	bpl.n	80108d4 <__sfvwrite_r+0x1f4>
 801080c:	4552      	cmp	r2, sl
 801080e:	d836      	bhi.n	801087e <__sfvwrite_r+0x19e>
 8010810:	f413 6f90 	tst.w	r3, #1152	@ 0x480
 8010814:	d033      	beq.n	801087e <__sfvwrite_r+0x19e>
 8010816:	6921      	ldr	r1, [r4, #16]
 8010818:	6965      	ldr	r5, [r4, #20]
 801081a:	eba0 0b01 	sub.w	fp, r0, r1
 801081e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010822:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010826:	f10b 0201 	add.w	r2, fp, #1
 801082a:	106d      	asrs	r5, r5, #1
 801082c:	4452      	add	r2, sl
 801082e:	4295      	cmp	r5, r2
 8010830:	bf38      	it	cc
 8010832:	4615      	movcc	r5, r2
 8010834:	055b      	lsls	r3, r3, #21
 8010836:	d53d      	bpl.n	80108b4 <__sfvwrite_r+0x1d4>
 8010838:	4629      	mov	r1, r5
 801083a:	4630      	mov	r0, r6
 801083c:	f001 f930 	bl	8011aa0 <_malloc_r>
 8010840:	b948      	cbnz	r0, 8010856 <__sfvwrite_r+0x176>
 8010842:	230c      	movs	r3, #12
 8010844:	6033      	str	r3, [r6, #0]
 8010846:	89a3      	ldrh	r3, [r4, #12]
 8010848:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801084c:	81a3      	strh	r3, [r4, #12]
 801084e:	e7ac      	b.n	80107aa <__sfvwrite_r+0xca>
 8010850:	461f      	mov	r7, r3
 8010852:	469a      	mov	sl, r3
 8010854:	e7d1      	b.n	80107fa <__sfvwrite_r+0x11a>
 8010856:	465a      	mov	r2, fp
 8010858:	6921      	ldr	r1, [r4, #16]
 801085a:	9001      	str	r0, [sp, #4]
 801085c:	f000 f9d8 	bl	8010c10 <memcpy>
 8010860:	89a2      	ldrh	r2, [r4, #12]
 8010862:	9b01      	ldr	r3, [sp, #4]
 8010864:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 8010868:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 801086c:	81a2      	strh	r2, [r4, #12]
 801086e:	6123      	str	r3, [r4, #16]
 8010870:	6165      	str	r5, [r4, #20]
 8010872:	445b      	add	r3, fp
 8010874:	eba5 050b 	sub.w	r5, r5, fp
 8010878:	6023      	str	r3, [r4, #0]
 801087a:	4652      	mov	r2, sl
 801087c:	60a5      	str	r5, [r4, #8]
 801087e:	4552      	cmp	r2, sl
 8010880:	bf28      	it	cs
 8010882:	4652      	movcs	r2, sl
 8010884:	6820      	ldr	r0, [r4, #0]
 8010886:	9201      	str	r2, [sp, #4]
 8010888:	4639      	mov	r1, r7
 801088a:	f000 f953 	bl	8010b34 <memmove>
 801088e:	68a3      	ldr	r3, [r4, #8]
 8010890:	9a01      	ldr	r2, [sp, #4]
 8010892:	1a9b      	subs	r3, r3, r2
 8010894:	60a3      	str	r3, [r4, #8]
 8010896:	6823      	ldr	r3, [r4, #0]
 8010898:	4413      	add	r3, r2
 801089a:	4655      	mov	r5, sl
 801089c:	6023      	str	r3, [r4, #0]
 801089e:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80108a2:	1b5b      	subs	r3, r3, r5
 80108a4:	442f      	add	r7, r5
 80108a6:	ebaa 0a05 	sub.w	sl, sl, r5
 80108aa:	f8c9 3008 	str.w	r3, [r9, #8]
 80108ae:	2b00      	cmp	r3, #0
 80108b0:	d1a3      	bne.n	80107fa <__sfvwrite_r+0x11a>
 80108b2:	e71c      	b.n	80106ee <__sfvwrite_r+0xe>
 80108b4:	462a      	mov	r2, r5
 80108b6:	4630      	mov	r0, r6
 80108b8:	f003 f8bc 	bl	8013a34 <_realloc_r>
 80108bc:	4603      	mov	r3, r0
 80108be:	2800      	cmp	r0, #0
 80108c0:	d1d5      	bne.n	801086e <__sfvwrite_r+0x18e>
 80108c2:	6921      	ldr	r1, [r4, #16]
 80108c4:	4630      	mov	r0, r6
 80108c6:	f001 f82b 	bl	8011920 <_free_r>
 80108ca:	89a3      	ldrh	r3, [r4, #12]
 80108cc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80108d0:	81a3      	strh	r3, [r4, #12]
 80108d2:	e7b6      	b.n	8010842 <__sfvwrite_r+0x162>
 80108d4:	6923      	ldr	r3, [r4, #16]
 80108d6:	4283      	cmp	r3, r0
 80108d8:	d302      	bcc.n	80108e0 <__sfvwrite_r+0x200>
 80108da:	6961      	ldr	r1, [r4, #20]
 80108dc:	4551      	cmp	r1, sl
 80108de:	d915      	bls.n	801090c <__sfvwrite_r+0x22c>
 80108e0:	4552      	cmp	r2, sl
 80108e2:	bf28      	it	cs
 80108e4:	4652      	movcs	r2, sl
 80108e6:	4639      	mov	r1, r7
 80108e8:	4615      	mov	r5, r2
 80108ea:	f000 f923 	bl	8010b34 <memmove>
 80108ee:	68a3      	ldr	r3, [r4, #8]
 80108f0:	6822      	ldr	r2, [r4, #0]
 80108f2:	1b5b      	subs	r3, r3, r5
 80108f4:	442a      	add	r2, r5
 80108f6:	60a3      	str	r3, [r4, #8]
 80108f8:	6022      	str	r2, [r4, #0]
 80108fa:	2b00      	cmp	r3, #0
 80108fc:	d1cf      	bne.n	801089e <__sfvwrite_r+0x1be>
 80108fe:	4621      	mov	r1, r4
 8010900:	4630      	mov	r0, r6
 8010902:	f7ff fe03 	bl	801050c <_fflush_r>
 8010906:	2800      	cmp	r0, #0
 8010908:	d0c9      	beq.n	801089e <__sfvwrite_r+0x1be>
 801090a:	e79c      	b.n	8010846 <__sfvwrite_r+0x166>
 801090c:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8010910:	4553      	cmp	r3, sl
 8010912:	bf28      	it	cs
 8010914:	4653      	movcs	r3, sl
 8010916:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8010918:	fb93 f3f1 	sdiv	r3, r3, r1
 801091c:	463a      	mov	r2, r7
 801091e:	434b      	muls	r3, r1
 8010920:	4630      	mov	r0, r6
 8010922:	69e1      	ldr	r1, [r4, #28]
 8010924:	47a8      	blx	r5
 8010926:	1e05      	subs	r5, r0, #0
 8010928:	dcb9      	bgt.n	801089e <__sfvwrite_r+0x1be>
 801092a:	e78c      	b.n	8010846 <__sfvwrite_r+0x166>
 801092c:	e9d8 ab00 	ldrd	sl, fp, [r8]
 8010930:	2000      	movs	r0, #0
 8010932:	f108 0808 	add.w	r8, r8, #8
 8010936:	e6f2      	b.n	801071e <__sfvwrite_r+0x3e>
 8010938:	f10b 0701 	add.w	r7, fp, #1
 801093c:	e6ff      	b.n	801073e <__sfvwrite_r+0x5e>
 801093e:	4293      	cmp	r3, r2
 8010940:	dc08      	bgt.n	8010954 <__sfvwrite_r+0x274>
 8010942:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8010944:	69e1      	ldr	r1, [r4, #28]
 8010946:	4652      	mov	r2, sl
 8010948:	4630      	mov	r0, r6
 801094a:	47a8      	blx	r5
 801094c:	1e05      	subs	r5, r0, #0
 801094e:	f73f af12 	bgt.w	8010776 <__sfvwrite_r+0x96>
 8010952:	e778      	b.n	8010846 <__sfvwrite_r+0x166>
 8010954:	4651      	mov	r1, sl
 8010956:	9201      	str	r2, [sp, #4]
 8010958:	f000 f8ec 	bl	8010b34 <memmove>
 801095c:	9a01      	ldr	r2, [sp, #4]
 801095e:	68a3      	ldr	r3, [r4, #8]
 8010960:	1a9b      	subs	r3, r3, r2
 8010962:	60a3      	str	r3, [r4, #8]
 8010964:	6823      	ldr	r3, [r4, #0]
 8010966:	4413      	add	r3, r2
 8010968:	6023      	str	r3, [r4, #0]
 801096a:	4615      	mov	r5, r2
 801096c:	e703      	b.n	8010776 <__sfvwrite_r+0x96>
 801096e:	2001      	movs	r0, #1
 8010970:	e70a      	b.n	8010788 <__sfvwrite_r+0xa8>
 8010972:	bf00      	nop
 8010974:	7ffffc00 	.word	0x7ffffc00

08010978 <_fwalk_sglue>:
 8010978:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801097c:	4607      	mov	r7, r0
 801097e:	4688      	mov	r8, r1
 8010980:	4614      	mov	r4, r2
 8010982:	2600      	movs	r6, #0
 8010984:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8010988:	f1b9 0901 	subs.w	r9, r9, #1
 801098c:	d505      	bpl.n	801099a <_fwalk_sglue+0x22>
 801098e:	6824      	ldr	r4, [r4, #0]
 8010990:	2c00      	cmp	r4, #0
 8010992:	d1f7      	bne.n	8010984 <_fwalk_sglue+0xc>
 8010994:	4630      	mov	r0, r6
 8010996:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801099a:	89ab      	ldrh	r3, [r5, #12]
 801099c:	2b01      	cmp	r3, #1
 801099e:	d907      	bls.n	80109b0 <_fwalk_sglue+0x38>
 80109a0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80109a4:	3301      	adds	r3, #1
 80109a6:	d003      	beq.n	80109b0 <_fwalk_sglue+0x38>
 80109a8:	4629      	mov	r1, r5
 80109aa:	4638      	mov	r0, r7
 80109ac:	47c0      	blx	r8
 80109ae:	4306      	orrs	r6, r0
 80109b0:	3568      	adds	r5, #104	@ 0x68
 80109b2:	e7e9      	b.n	8010988 <_fwalk_sglue+0x10>

080109b4 <__swsetup_r>:
 80109b4:	b538      	push	{r3, r4, r5, lr}
 80109b6:	4b29      	ldr	r3, [pc, #164]	@ (8010a5c <__swsetup_r+0xa8>)
 80109b8:	4605      	mov	r5, r0
 80109ba:	6818      	ldr	r0, [r3, #0]
 80109bc:	460c      	mov	r4, r1
 80109be:	b118      	cbz	r0, 80109c8 <__swsetup_r+0x14>
 80109c0:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80109c2:	b90b      	cbnz	r3, 80109c8 <__swsetup_r+0x14>
 80109c4:	f7ff fe74 	bl	80106b0 <__sinit>
 80109c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80109cc:	0719      	lsls	r1, r3, #28
 80109ce:	d422      	bmi.n	8010a16 <__swsetup_r+0x62>
 80109d0:	06da      	lsls	r2, r3, #27
 80109d2:	d407      	bmi.n	80109e4 <__swsetup_r+0x30>
 80109d4:	2209      	movs	r2, #9
 80109d6:	602a      	str	r2, [r5, #0]
 80109d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80109dc:	81a3      	strh	r3, [r4, #12]
 80109de:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80109e2:	e033      	b.n	8010a4c <__swsetup_r+0x98>
 80109e4:	0758      	lsls	r0, r3, #29
 80109e6:	d512      	bpl.n	8010a0e <__swsetup_r+0x5a>
 80109e8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80109ea:	b141      	cbz	r1, 80109fe <__swsetup_r+0x4a>
 80109ec:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 80109f0:	4299      	cmp	r1, r3
 80109f2:	d002      	beq.n	80109fa <__swsetup_r+0x46>
 80109f4:	4628      	mov	r0, r5
 80109f6:	f000 ff93 	bl	8011920 <_free_r>
 80109fa:	2300      	movs	r3, #0
 80109fc:	6323      	str	r3, [r4, #48]	@ 0x30
 80109fe:	89a3      	ldrh	r3, [r4, #12]
 8010a00:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010a04:	81a3      	strh	r3, [r4, #12]
 8010a06:	2300      	movs	r3, #0
 8010a08:	6063      	str	r3, [r4, #4]
 8010a0a:	6923      	ldr	r3, [r4, #16]
 8010a0c:	6023      	str	r3, [r4, #0]
 8010a0e:	89a3      	ldrh	r3, [r4, #12]
 8010a10:	f043 0308 	orr.w	r3, r3, #8
 8010a14:	81a3      	strh	r3, [r4, #12]
 8010a16:	6923      	ldr	r3, [r4, #16]
 8010a18:	b94b      	cbnz	r3, 8010a2e <__swsetup_r+0x7a>
 8010a1a:	89a3      	ldrh	r3, [r4, #12]
 8010a1c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010a20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010a24:	d003      	beq.n	8010a2e <__swsetup_r+0x7a>
 8010a26:	4621      	mov	r1, r4
 8010a28:	4628      	mov	r0, r5
 8010a2a:	f002 fc31 	bl	8013290 <__smakebuf_r>
 8010a2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010a32:	f013 0201 	ands.w	r2, r3, #1
 8010a36:	d00a      	beq.n	8010a4e <__swsetup_r+0x9a>
 8010a38:	2200      	movs	r2, #0
 8010a3a:	60a2      	str	r2, [r4, #8]
 8010a3c:	6962      	ldr	r2, [r4, #20]
 8010a3e:	4252      	negs	r2, r2
 8010a40:	61a2      	str	r2, [r4, #24]
 8010a42:	6922      	ldr	r2, [r4, #16]
 8010a44:	b942      	cbnz	r2, 8010a58 <__swsetup_r+0xa4>
 8010a46:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8010a4a:	d1c5      	bne.n	80109d8 <__swsetup_r+0x24>
 8010a4c:	bd38      	pop	{r3, r4, r5, pc}
 8010a4e:	0799      	lsls	r1, r3, #30
 8010a50:	bf58      	it	pl
 8010a52:	6962      	ldrpl	r2, [r4, #20]
 8010a54:	60a2      	str	r2, [r4, #8]
 8010a56:	e7f4      	b.n	8010a42 <__swsetup_r+0x8e>
 8010a58:	2000      	movs	r0, #0
 8010a5a:	e7f7      	b.n	8010a4c <__swsetup_r+0x98>
 8010a5c:	24000198 	.word	0x24000198

08010a60 <__fputwc>:
 8010a60:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010a64:	4680      	mov	r8, r0
 8010a66:	460f      	mov	r7, r1
 8010a68:	4614      	mov	r4, r2
 8010a6a:	f000 f899 	bl	8010ba0 <__locale_mb_cur_max>
 8010a6e:	2801      	cmp	r0, #1
 8010a70:	4605      	mov	r5, r0
 8010a72:	d11b      	bne.n	8010aac <__fputwc+0x4c>
 8010a74:	1e7b      	subs	r3, r7, #1
 8010a76:	2bfe      	cmp	r3, #254	@ 0xfe
 8010a78:	d818      	bhi.n	8010aac <__fputwc+0x4c>
 8010a7a:	f88d 7004 	strb.w	r7, [sp, #4]
 8010a7e:	2600      	movs	r6, #0
 8010a80:	f10d 0904 	add.w	r9, sp, #4
 8010a84:	42ae      	cmp	r6, r5
 8010a86:	d021      	beq.n	8010acc <__fputwc+0x6c>
 8010a88:	68a3      	ldr	r3, [r4, #8]
 8010a8a:	f816 1009 	ldrb.w	r1, [r6, r9]
 8010a8e:	3b01      	subs	r3, #1
 8010a90:	2b00      	cmp	r3, #0
 8010a92:	60a3      	str	r3, [r4, #8]
 8010a94:	da04      	bge.n	8010aa0 <__fputwc+0x40>
 8010a96:	69a2      	ldr	r2, [r4, #24]
 8010a98:	4293      	cmp	r3, r2
 8010a9a:	db1b      	blt.n	8010ad4 <__fputwc+0x74>
 8010a9c:	290a      	cmp	r1, #10
 8010a9e:	d019      	beq.n	8010ad4 <__fputwc+0x74>
 8010aa0:	6823      	ldr	r3, [r4, #0]
 8010aa2:	1c5a      	adds	r2, r3, #1
 8010aa4:	6022      	str	r2, [r4, #0]
 8010aa6:	7019      	strb	r1, [r3, #0]
 8010aa8:	3601      	adds	r6, #1
 8010aaa:	e7eb      	b.n	8010a84 <__fputwc+0x24>
 8010aac:	f104 035c 	add.w	r3, r4, #92	@ 0x5c
 8010ab0:	463a      	mov	r2, r7
 8010ab2:	a901      	add	r1, sp, #4
 8010ab4:	4640      	mov	r0, r8
 8010ab6:	f000 f8b9 	bl	8010c2c <_wcrtomb_r>
 8010aba:	1c43      	adds	r3, r0, #1
 8010abc:	4605      	mov	r5, r0
 8010abe:	d1de      	bne.n	8010a7e <__fputwc+0x1e>
 8010ac0:	89a3      	ldrh	r3, [r4, #12]
 8010ac2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010ac6:	81a3      	strh	r3, [r4, #12]
 8010ac8:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8010acc:	4638      	mov	r0, r7
 8010ace:	b003      	add	sp, #12
 8010ad0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010ad4:	4622      	mov	r2, r4
 8010ad6:	4640      	mov	r0, r8
 8010ad8:	f003 f9a4 	bl	8013e24 <__swbuf_r>
 8010adc:	3001      	adds	r0, #1
 8010ade:	d1e3      	bne.n	8010aa8 <__fputwc+0x48>
 8010ae0:	e7f2      	b.n	8010ac8 <__fputwc+0x68>

08010ae2 <_fputwc_r>:
 8010ae2:	6e53      	ldr	r3, [r2, #100]	@ 0x64
 8010ae4:	07db      	lsls	r3, r3, #31
 8010ae6:	b570      	push	{r4, r5, r6, lr}
 8010ae8:	4605      	mov	r5, r0
 8010aea:	460e      	mov	r6, r1
 8010aec:	4614      	mov	r4, r2
 8010aee:	d405      	bmi.n	8010afc <_fputwc_r+0x1a>
 8010af0:	8993      	ldrh	r3, [r2, #12]
 8010af2:	0598      	lsls	r0, r3, #22
 8010af4:	d402      	bmi.n	8010afc <_fputwc_r+0x1a>
 8010af6:	6d90      	ldr	r0, [r2, #88]	@ 0x58
 8010af8:	f000 f888 	bl	8010c0c <__retarget_lock_acquire_recursive>
 8010afc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010b00:	0499      	lsls	r1, r3, #18
 8010b02:	d406      	bmi.n	8010b12 <_fputwc_r+0x30>
 8010b04:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8010b08:	81a3      	strh	r3, [r4, #12]
 8010b0a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010b0c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8010b10:	6663      	str	r3, [r4, #100]	@ 0x64
 8010b12:	4622      	mov	r2, r4
 8010b14:	4628      	mov	r0, r5
 8010b16:	4631      	mov	r1, r6
 8010b18:	f7ff ffa2 	bl	8010a60 <__fputwc>
 8010b1c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010b1e:	07da      	lsls	r2, r3, #31
 8010b20:	4605      	mov	r5, r0
 8010b22:	d405      	bmi.n	8010b30 <_fputwc_r+0x4e>
 8010b24:	89a3      	ldrh	r3, [r4, #12]
 8010b26:	059b      	lsls	r3, r3, #22
 8010b28:	d402      	bmi.n	8010b30 <_fputwc_r+0x4e>
 8010b2a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010b2c:	f000 f86f 	bl	8010c0e <__retarget_lock_release_recursive>
 8010b30:	4628      	mov	r0, r5
 8010b32:	bd70      	pop	{r4, r5, r6, pc}

08010b34 <memmove>:
 8010b34:	4288      	cmp	r0, r1
 8010b36:	b510      	push	{r4, lr}
 8010b38:	eb01 0402 	add.w	r4, r1, r2
 8010b3c:	d902      	bls.n	8010b44 <memmove+0x10>
 8010b3e:	4284      	cmp	r4, r0
 8010b40:	4623      	mov	r3, r4
 8010b42:	d807      	bhi.n	8010b54 <memmove+0x20>
 8010b44:	1e43      	subs	r3, r0, #1
 8010b46:	42a1      	cmp	r1, r4
 8010b48:	d008      	beq.n	8010b5c <memmove+0x28>
 8010b4a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010b4e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010b52:	e7f8      	b.n	8010b46 <memmove+0x12>
 8010b54:	4402      	add	r2, r0
 8010b56:	4601      	mov	r1, r0
 8010b58:	428a      	cmp	r2, r1
 8010b5a:	d100      	bne.n	8010b5e <memmove+0x2a>
 8010b5c:	bd10      	pop	{r4, pc}
 8010b5e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010b62:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010b66:	e7f7      	b.n	8010b58 <memmove+0x24>

08010b68 <memset>:
 8010b68:	4402      	add	r2, r0
 8010b6a:	4603      	mov	r3, r0
 8010b6c:	4293      	cmp	r3, r2
 8010b6e:	d100      	bne.n	8010b72 <memset+0xa>
 8010b70:	4770      	bx	lr
 8010b72:	f803 1b01 	strb.w	r1, [r3], #1
 8010b76:	e7f9      	b.n	8010b6c <memset+0x4>

08010b78 <strncpy>:
 8010b78:	b510      	push	{r4, lr}
 8010b7a:	3901      	subs	r1, #1
 8010b7c:	4603      	mov	r3, r0
 8010b7e:	b132      	cbz	r2, 8010b8e <strncpy+0x16>
 8010b80:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8010b84:	f803 4b01 	strb.w	r4, [r3], #1
 8010b88:	3a01      	subs	r2, #1
 8010b8a:	2c00      	cmp	r4, #0
 8010b8c:	d1f7      	bne.n	8010b7e <strncpy+0x6>
 8010b8e:	441a      	add	r2, r3
 8010b90:	2100      	movs	r1, #0
 8010b92:	4293      	cmp	r3, r2
 8010b94:	d100      	bne.n	8010b98 <strncpy+0x20>
 8010b96:	bd10      	pop	{r4, pc}
 8010b98:	f803 1b01 	strb.w	r1, [r3], #1
 8010b9c:	e7f9      	b.n	8010b92 <strncpy+0x1a>
	...

08010ba0 <__locale_mb_cur_max>:
 8010ba0:	4b01      	ldr	r3, [pc, #4]	@ (8010ba8 <__locale_mb_cur_max+0x8>)
 8010ba2:	f893 0128 	ldrb.w	r0, [r3, #296]	@ 0x128
 8010ba6:	4770      	bx	lr
 8010ba8:	2400002c 	.word	0x2400002c

08010bac <_localeconv_r>:
 8010bac:	4800      	ldr	r0, [pc, #0]	@ (8010bb0 <_localeconv_r+0x4>)
 8010bae:	4770      	bx	lr
 8010bb0:	2400011c 	.word	0x2400011c

08010bb4 <__errno>:
 8010bb4:	4b01      	ldr	r3, [pc, #4]	@ (8010bbc <__errno+0x8>)
 8010bb6:	6818      	ldr	r0, [r3, #0]
 8010bb8:	4770      	bx	lr
 8010bba:	bf00      	nop
 8010bbc:	24000198 	.word	0x24000198

08010bc0 <__libc_init_array>:
 8010bc0:	b570      	push	{r4, r5, r6, lr}
 8010bc2:	4d0d      	ldr	r5, [pc, #52]	@ (8010bf8 <__libc_init_array+0x38>)
 8010bc4:	4c0d      	ldr	r4, [pc, #52]	@ (8010bfc <__libc_init_array+0x3c>)
 8010bc6:	1b64      	subs	r4, r4, r5
 8010bc8:	10a4      	asrs	r4, r4, #2
 8010bca:	2600      	movs	r6, #0
 8010bcc:	42a6      	cmp	r6, r4
 8010bce:	d109      	bne.n	8010be4 <__libc_init_array+0x24>
 8010bd0:	4d0b      	ldr	r5, [pc, #44]	@ (8010c00 <__libc_init_array+0x40>)
 8010bd2:	4c0c      	ldr	r4, [pc, #48]	@ (8010c04 <__libc_init_array+0x44>)
 8010bd4:	f004 fe86 	bl	80158e4 <_init>
 8010bd8:	1b64      	subs	r4, r4, r5
 8010bda:	10a4      	asrs	r4, r4, #2
 8010bdc:	2600      	movs	r6, #0
 8010bde:	42a6      	cmp	r6, r4
 8010be0:	d105      	bne.n	8010bee <__libc_init_array+0x2e>
 8010be2:	bd70      	pop	{r4, r5, r6, pc}
 8010be4:	f855 3b04 	ldr.w	r3, [r5], #4
 8010be8:	4798      	blx	r3
 8010bea:	3601      	adds	r6, #1
 8010bec:	e7ee      	b.n	8010bcc <__libc_init_array+0xc>
 8010bee:	f855 3b04 	ldr.w	r3, [r5], #4
 8010bf2:	4798      	blx	r3
 8010bf4:	3601      	adds	r6, #1
 8010bf6:	e7f2      	b.n	8010bde <__libc_init_array+0x1e>
 8010bf8:	08018178 	.word	0x08018178
 8010bfc:	08018178 	.word	0x08018178
 8010c00:	08018178 	.word	0x08018178
 8010c04:	08018180 	.word	0x08018180

08010c08 <__retarget_lock_init_recursive>:
 8010c08:	4770      	bx	lr

08010c0a <__retarget_lock_close_recursive>:
 8010c0a:	4770      	bx	lr

08010c0c <__retarget_lock_acquire_recursive>:
 8010c0c:	4770      	bx	lr

08010c0e <__retarget_lock_release_recursive>:
 8010c0e:	4770      	bx	lr

08010c10 <memcpy>:
 8010c10:	440a      	add	r2, r1
 8010c12:	4291      	cmp	r1, r2
 8010c14:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8010c18:	d100      	bne.n	8010c1c <memcpy+0xc>
 8010c1a:	4770      	bx	lr
 8010c1c:	b510      	push	{r4, lr}
 8010c1e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010c22:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010c26:	4291      	cmp	r1, r2
 8010c28:	d1f9      	bne.n	8010c1e <memcpy+0xe>
 8010c2a:	bd10      	pop	{r4, pc}

08010c2c <_wcrtomb_r>:
 8010c2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010c2e:	4c09      	ldr	r4, [pc, #36]	@ (8010c54 <_wcrtomb_r+0x28>)
 8010c30:	b085      	sub	sp, #20
 8010c32:	f8d4 70e0 	ldr.w	r7, [r4, #224]	@ 0xe0
 8010c36:	4605      	mov	r5, r0
 8010c38:	461e      	mov	r6, r3
 8010c3a:	b909      	cbnz	r1, 8010c40 <_wcrtomb_r+0x14>
 8010c3c:	460a      	mov	r2, r1
 8010c3e:	a901      	add	r1, sp, #4
 8010c40:	47b8      	blx	r7
 8010c42:	1c43      	adds	r3, r0, #1
 8010c44:	bf01      	itttt	eq
 8010c46:	2300      	moveq	r3, #0
 8010c48:	6033      	streq	r3, [r6, #0]
 8010c4a:	238a      	moveq	r3, #138	@ 0x8a
 8010c4c:	602b      	streq	r3, [r5, #0]
 8010c4e:	b005      	add	sp, #20
 8010c50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010c52:	bf00      	nop
 8010c54:	2400002c 	.word	0x2400002c

08010c58 <frexp>:
 8010c58:	2200      	movs	r2, #0
 8010c5a:	ee10 1a90 	vmov	r1, s1
 8010c5e:	6002      	str	r2, [r0, #0]
 8010c60:	4a17      	ldr	r2, [pc, #92]	@ (8010cc0 <frexp+0x68>)
 8010c62:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8010c66:	4293      	cmp	r3, r2
 8010c68:	d823      	bhi.n	8010cb2 <frexp+0x5a>
 8010c6a:	ee10 2a10 	vmov	r2, s0
 8010c6e:	431a      	orrs	r2, r3
 8010c70:	d01f      	beq.n	8010cb2 <frexp+0x5a>
 8010c72:	4a14      	ldr	r2, [pc, #80]	@ (8010cc4 <frexp+0x6c>)
 8010c74:	400a      	ands	r2, r1
 8010c76:	b952      	cbnz	r2, 8010c8e <frexp+0x36>
 8010c78:	ed9f 7b0f 	vldr	d7, [pc, #60]	@ 8010cb8 <frexp+0x60>
 8010c7c:	ee20 0b07 	vmul.f64	d0, d0, d7
 8010c80:	ee10 1a90 	vmov	r1, s1
 8010c84:	f06f 0235 	mvn.w	r2, #53	@ 0x35
 8010c88:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8010c8c:	6002      	str	r2, [r0, #0]
 8010c8e:	6802      	ldr	r2, [r0, #0]
 8010c90:	151b      	asrs	r3, r3, #20
 8010c92:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 8010c96:	f021 41ff 	bic.w	r1, r1, #2139095040	@ 0x7f800000
 8010c9a:	441a      	add	r2, r3
 8010c9c:	f421 01e0 	bic.w	r1, r1, #7340032	@ 0x700000
 8010ca0:	6002      	str	r2, [r0, #0]
 8010ca2:	ec53 2b10 	vmov	r2, r3, d0
 8010ca6:	f041 537f 	orr.w	r3, r1, #1069547520	@ 0x3fc00000
 8010caa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8010cae:	ec43 2b10 	vmov	d0, r2, r3
 8010cb2:	4770      	bx	lr
 8010cb4:	f3af 8000 	nop.w
 8010cb8:	00000000 	.word	0x00000000
 8010cbc:	43500000 	.word	0x43500000
 8010cc0:	7fefffff 	.word	0x7fefffff
 8010cc4:	7ff00000 	.word	0x7ff00000

08010cc8 <register_fini>:
 8010cc8:	4b02      	ldr	r3, [pc, #8]	@ (8010cd4 <register_fini+0xc>)
 8010cca:	b113      	cbz	r3, 8010cd2 <register_fini+0xa>
 8010ccc:	4802      	ldr	r0, [pc, #8]	@ (8010cd8 <register_fini+0x10>)
 8010cce:	f000 b805 	b.w	8010cdc <atexit>
 8010cd2:	4770      	bx	lr
 8010cd4:	00000000 	.word	0x00000000
 8010cd8:	08013fc1 	.word	0x08013fc1

08010cdc <atexit>:
 8010cdc:	2300      	movs	r3, #0
 8010cde:	4601      	mov	r1, r0
 8010ce0:	461a      	mov	r2, r3
 8010ce2:	4618      	mov	r0, r3
 8010ce4:	f003 b980 	b.w	8013fe8 <__register_exitproc>

08010ce8 <quorem>:
 8010ce8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010cec:	6903      	ldr	r3, [r0, #16]
 8010cee:	690c      	ldr	r4, [r1, #16]
 8010cf0:	42a3      	cmp	r3, r4
 8010cf2:	4607      	mov	r7, r0
 8010cf4:	db7e      	blt.n	8010df4 <quorem+0x10c>
 8010cf6:	3c01      	subs	r4, #1
 8010cf8:	f101 0814 	add.w	r8, r1, #20
 8010cfc:	00a3      	lsls	r3, r4, #2
 8010cfe:	f100 0514 	add.w	r5, r0, #20
 8010d02:	9300      	str	r3, [sp, #0]
 8010d04:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010d08:	9301      	str	r3, [sp, #4]
 8010d0a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8010d0e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010d12:	3301      	adds	r3, #1
 8010d14:	429a      	cmp	r2, r3
 8010d16:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8010d1a:	fbb2 f6f3 	udiv	r6, r2, r3
 8010d1e:	d32e      	bcc.n	8010d7e <quorem+0x96>
 8010d20:	f04f 0a00 	mov.w	sl, #0
 8010d24:	46c4      	mov	ip, r8
 8010d26:	46ae      	mov	lr, r5
 8010d28:	46d3      	mov	fp, sl
 8010d2a:	f85c 3b04 	ldr.w	r3, [ip], #4
 8010d2e:	b298      	uxth	r0, r3
 8010d30:	fb06 a000 	mla	r0, r6, r0, sl
 8010d34:	0c02      	lsrs	r2, r0, #16
 8010d36:	0c1b      	lsrs	r3, r3, #16
 8010d38:	fb06 2303 	mla	r3, r6, r3, r2
 8010d3c:	f8de 2000 	ldr.w	r2, [lr]
 8010d40:	b280      	uxth	r0, r0
 8010d42:	b292      	uxth	r2, r2
 8010d44:	1a12      	subs	r2, r2, r0
 8010d46:	445a      	add	r2, fp
 8010d48:	f8de 0000 	ldr.w	r0, [lr]
 8010d4c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010d50:	b29b      	uxth	r3, r3
 8010d52:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8010d56:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8010d5a:	b292      	uxth	r2, r2
 8010d5c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8010d60:	45e1      	cmp	r9, ip
 8010d62:	f84e 2b04 	str.w	r2, [lr], #4
 8010d66:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8010d6a:	d2de      	bcs.n	8010d2a <quorem+0x42>
 8010d6c:	9b00      	ldr	r3, [sp, #0]
 8010d6e:	58eb      	ldr	r3, [r5, r3]
 8010d70:	b92b      	cbnz	r3, 8010d7e <quorem+0x96>
 8010d72:	9b01      	ldr	r3, [sp, #4]
 8010d74:	3b04      	subs	r3, #4
 8010d76:	429d      	cmp	r5, r3
 8010d78:	461a      	mov	r2, r3
 8010d7a:	d32f      	bcc.n	8010ddc <quorem+0xf4>
 8010d7c:	613c      	str	r4, [r7, #16]
 8010d7e:	4638      	mov	r0, r7
 8010d80:	f002 fcfa 	bl	8013778 <__mcmp>
 8010d84:	2800      	cmp	r0, #0
 8010d86:	db25      	blt.n	8010dd4 <quorem+0xec>
 8010d88:	4629      	mov	r1, r5
 8010d8a:	2000      	movs	r0, #0
 8010d8c:	f858 2b04 	ldr.w	r2, [r8], #4
 8010d90:	f8d1 c000 	ldr.w	ip, [r1]
 8010d94:	fa1f fe82 	uxth.w	lr, r2
 8010d98:	fa1f f38c 	uxth.w	r3, ip
 8010d9c:	eba3 030e 	sub.w	r3, r3, lr
 8010da0:	4403      	add	r3, r0
 8010da2:	0c12      	lsrs	r2, r2, #16
 8010da4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8010da8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8010dac:	b29b      	uxth	r3, r3
 8010dae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010db2:	45c1      	cmp	r9, r8
 8010db4:	f841 3b04 	str.w	r3, [r1], #4
 8010db8:	ea4f 4022 	mov.w	r0, r2, asr #16
 8010dbc:	d2e6      	bcs.n	8010d8c <quorem+0xa4>
 8010dbe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010dc2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010dc6:	b922      	cbnz	r2, 8010dd2 <quorem+0xea>
 8010dc8:	3b04      	subs	r3, #4
 8010dca:	429d      	cmp	r5, r3
 8010dcc:	461a      	mov	r2, r3
 8010dce:	d30b      	bcc.n	8010de8 <quorem+0x100>
 8010dd0:	613c      	str	r4, [r7, #16]
 8010dd2:	3601      	adds	r6, #1
 8010dd4:	4630      	mov	r0, r6
 8010dd6:	b003      	add	sp, #12
 8010dd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010ddc:	6812      	ldr	r2, [r2, #0]
 8010dde:	3b04      	subs	r3, #4
 8010de0:	2a00      	cmp	r2, #0
 8010de2:	d1cb      	bne.n	8010d7c <quorem+0x94>
 8010de4:	3c01      	subs	r4, #1
 8010de6:	e7c6      	b.n	8010d76 <quorem+0x8e>
 8010de8:	6812      	ldr	r2, [r2, #0]
 8010dea:	3b04      	subs	r3, #4
 8010dec:	2a00      	cmp	r2, #0
 8010dee:	d1ef      	bne.n	8010dd0 <quorem+0xe8>
 8010df0:	3c01      	subs	r4, #1
 8010df2:	e7ea      	b.n	8010dca <quorem+0xe2>
 8010df4:	2000      	movs	r0, #0
 8010df6:	e7ee      	b.n	8010dd6 <quorem+0xee>

08010df8 <_dtoa_r>:
 8010df8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010dfc:	ed2d 8b02 	vpush	{d8}
 8010e00:	b091      	sub	sp, #68	@ 0x44
 8010e02:	ed8d 0b02 	vstr	d0, [sp, #8]
 8010e06:	9107      	str	r1, [sp, #28]
 8010e08:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 8010e0a:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8010e0c:	9209      	str	r2, [sp, #36]	@ 0x24
 8010e0e:	ec55 4b10 	vmov	r4, r5, d0
 8010e12:	4681      	mov	r9, r0
 8010e14:	930d      	str	r3, [sp, #52]	@ 0x34
 8010e16:	b149      	cbz	r1, 8010e2c <_dtoa_r+0x34>
 8010e18:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8010e1a:	604a      	str	r2, [r1, #4]
 8010e1c:	2301      	movs	r3, #1
 8010e1e:	4093      	lsls	r3, r2
 8010e20:	608b      	str	r3, [r1, #8]
 8010e22:	f002 faa2 	bl	801336a <_Bfree>
 8010e26:	2300      	movs	r3, #0
 8010e28:	f8c9 3038 	str.w	r3, [r9, #56]	@ 0x38
 8010e2c:	1e2b      	subs	r3, r5, #0
 8010e2e:	bfbb      	ittet	lt
 8010e30:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8010e34:	9303      	strlt	r3, [sp, #12]
 8010e36:	2300      	movge	r3, #0
 8010e38:	2201      	movlt	r2, #1
 8010e3a:	bfac      	ite	ge
 8010e3c:	6033      	strge	r3, [r6, #0]
 8010e3e:	6032      	strlt	r2, [r6, #0]
 8010e40:	4b91      	ldr	r3, [pc, #580]	@ (8011088 <_dtoa_r+0x290>)
 8010e42:	9e03      	ldr	r6, [sp, #12]
 8010e44:	43b3      	bics	r3, r6
 8010e46:	d114      	bne.n	8010e72 <_dtoa_r+0x7a>
 8010e48:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8010e4a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8010e4e:	6013      	str	r3, [r2, #0]
 8010e50:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8010e54:	4323      	orrs	r3, r4
 8010e56:	f000 84df 	beq.w	8011818 <_dtoa_r+0xa20>
 8010e5a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8010e5c:	4f8b      	ldr	r7, [pc, #556]	@ (801108c <_dtoa_r+0x294>)
 8010e5e:	b113      	cbz	r3, 8010e66 <_dtoa_r+0x6e>
 8010e60:	1cfb      	adds	r3, r7, #3
 8010e62:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8010e64:	6013      	str	r3, [r2, #0]
 8010e66:	4638      	mov	r0, r7
 8010e68:	b011      	add	sp, #68	@ 0x44
 8010e6a:	ecbd 8b02 	vpop	{d8}
 8010e6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010e72:	ed9d 8b02 	vldr	d8, [sp, #8]
 8010e76:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8010e7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010e7e:	d109      	bne.n	8010e94 <_dtoa_r+0x9c>
 8010e80:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8010e82:	2301      	movs	r3, #1
 8010e84:	6013      	str	r3, [r2, #0]
 8010e86:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8010e88:	b113      	cbz	r3, 8010e90 <_dtoa_r+0x98>
 8010e8a:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8010e8c:	4b80      	ldr	r3, [pc, #512]	@ (8011090 <_dtoa_r+0x298>)
 8010e8e:	6013      	str	r3, [r2, #0]
 8010e90:	4f80      	ldr	r7, [pc, #512]	@ (8011094 <_dtoa_r+0x29c>)
 8010e92:	e7e8      	b.n	8010e66 <_dtoa_r+0x6e>
 8010e94:	aa0e      	add	r2, sp, #56	@ 0x38
 8010e96:	a90f      	add	r1, sp, #60	@ 0x3c
 8010e98:	4648      	mov	r0, r9
 8010e9a:	eeb0 0b48 	vmov.f64	d0, d8
 8010e9e:	f002 fd1b 	bl	80138d8 <__d2b>
 8010ea2:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8010ea6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010ea8:	9001      	str	r0, [sp, #4]
 8010eaa:	2b00      	cmp	r3, #0
 8010eac:	d045      	beq.n	8010f3a <_dtoa_r+0x142>
 8010eae:	eeb0 7b48 	vmov.f64	d7, d8
 8010eb2:	ee18 1a90 	vmov	r1, s17
 8010eb6:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8010eba:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8010ebe:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8010ec2:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8010ec6:	2500      	movs	r5, #0
 8010ec8:	ee07 1a90 	vmov	s15, r1
 8010ecc:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8010ed0:	ed9f 5b67 	vldr	d5, [pc, #412]	@ 8011070 <_dtoa_r+0x278>
 8010ed4:	ee37 7b46 	vsub.f64	d7, d7, d6
 8010ed8:	ed9f 6b67 	vldr	d6, [pc, #412]	@ 8011078 <_dtoa_r+0x280>
 8010edc:	eea7 6b05 	vfma.f64	d6, d7, d5
 8010ee0:	ed9f 5b67 	vldr	d5, [pc, #412]	@ 8011080 <_dtoa_r+0x288>
 8010ee4:	ee07 3a90 	vmov	s15, r3
 8010ee8:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8010eec:	eeb0 7b46 	vmov.f64	d7, d6
 8010ef0:	eea4 7b05 	vfma.f64	d7, d4, d5
 8010ef4:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8010ef8:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8010efc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f00:	ee16 8a90 	vmov	r8, s13
 8010f04:	d508      	bpl.n	8010f18 <_dtoa_r+0x120>
 8010f06:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8010f0a:	eeb4 6b47 	vcmp.f64	d6, d7
 8010f0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f12:	bf18      	it	ne
 8010f14:	f108 38ff 	addne.w	r8, r8, #4294967295	@ 0xffffffff
 8010f18:	f1b8 0f16 	cmp.w	r8, #22
 8010f1c:	d82b      	bhi.n	8010f76 <_dtoa_r+0x17e>
 8010f1e:	495e      	ldr	r1, [pc, #376]	@ (8011098 <_dtoa_r+0x2a0>)
 8010f20:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8010f24:	ed91 7b00 	vldr	d7, [r1]
 8010f28:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8010f2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f30:	d501      	bpl.n	8010f36 <_dtoa_r+0x13e>
 8010f32:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8010f36:	2100      	movs	r1, #0
 8010f38:	e01e      	b.n	8010f78 <_dtoa_r+0x180>
 8010f3a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010f3c:	4413      	add	r3, r2
 8010f3e:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8010f42:	2920      	cmp	r1, #32
 8010f44:	bfc1      	itttt	gt
 8010f46:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8010f4a:	408e      	lslgt	r6, r1
 8010f4c:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8010f50:	fa24 f101 	lsrgt.w	r1, r4, r1
 8010f54:	bfd6      	itet	le
 8010f56:	f1c1 0120 	rsble	r1, r1, #32
 8010f5a:	4331      	orrgt	r1, r6
 8010f5c:	fa04 f101 	lslle.w	r1, r4, r1
 8010f60:	ee07 1a90 	vmov	s15, r1
 8010f64:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8010f68:	3b01      	subs	r3, #1
 8010f6a:	ee17 1a90 	vmov	r1, s15
 8010f6e:	2501      	movs	r5, #1
 8010f70:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8010f74:	e7a8      	b.n	8010ec8 <_dtoa_r+0xd0>
 8010f76:	2101      	movs	r1, #1
 8010f78:	1ad2      	subs	r2, r2, r3
 8010f7a:	1e53      	subs	r3, r2, #1
 8010f7c:	9306      	str	r3, [sp, #24]
 8010f7e:	bf45      	ittet	mi
 8010f80:	f1c2 0301 	rsbmi	r3, r2, #1
 8010f84:	9305      	strmi	r3, [sp, #20]
 8010f86:	2300      	movpl	r3, #0
 8010f88:	2300      	movmi	r3, #0
 8010f8a:	bf4c      	ite	mi
 8010f8c:	9306      	strmi	r3, [sp, #24]
 8010f8e:	9305      	strpl	r3, [sp, #20]
 8010f90:	f1b8 0f00 	cmp.w	r8, #0
 8010f94:	910c      	str	r1, [sp, #48]	@ 0x30
 8010f96:	db18      	blt.n	8010fca <_dtoa_r+0x1d2>
 8010f98:	9b06      	ldr	r3, [sp, #24]
 8010f9a:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8010f9e:	4443      	add	r3, r8
 8010fa0:	9306      	str	r3, [sp, #24]
 8010fa2:	2300      	movs	r3, #0
 8010fa4:	9a07      	ldr	r2, [sp, #28]
 8010fa6:	2a09      	cmp	r2, #9
 8010fa8:	d84a      	bhi.n	8011040 <_dtoa_r+0x248>
 8010faa:	2a05      	cmp	r2, #5
 8010fac:	bfc4      	itt	gt
 8010fae:	3a04      	subgt	r2, #4
 8010fb0:	9207      	strgt	r2, [sp, #28]
 8010fb2:	9a07      	ldr	r2, [sp, #28]
 8010fb4:	f1a2 0202 	sub.w	r2, r2, #2
 8010fb8:	bfcc      	ite	gt
 8010fba:	2400      	movgt	r4, #0
 8010fbc:	2401      	movle	r4, #1
 8010fbe:	2a03      	cmp	r2, #3
 8010fc0:	d849      	bhi.n	8011056 <_dtoa_r+0x25e>
 8010fc2:	e8df f002 	tbb	[pc, r2]
 8010fc6:	2f0b      	.short	0x2f0b
 8010fc8:	3b2d      	.short	0x3b2d
 8010fca:	9b05      	ldr	r3, [sp, #20]
 8010fcc:	2200      	movs	r2, #0
 8010fce:	eba3 0308 	sub.w	r3, r3, r8
 8010fd2:	9305      	str	r3, [sp, #20]
 8010fd4:	920a      	str	r2, [sp, #40]	@ 0x28
 8010fd6:	f1c8 0300 	rsb	r3, r8, #0
 8010fda:	e7e3      	b.n	8010fa4 <_dtoa_r+0x1ac>
 8010fdc:	2200      	movs	r2, #0
 8010fde:	9208      	str	r2, [sp, #32]
 8010fe0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010fe2:	2a00      	cmp	r2, #0
 8010fe4:	dc3a      	bgt.n	801105c <_dtoa_r+0x264>
 8010fe6:	f04f 0b01 	mov.w	fp, #1
 8010fea:	46da      	mov	sl, fp
 8010fec:	465a      	mov	r2, fp
 8010fee:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8010ff2:	2100      	movs	r1, #0
 8010ff4:	2004      	movs	r0, #4
 8010ff6:	f100 0614 	add.w	r6, r0, #20
 8010ffa:	4296      	cmp	r6, r2
 8010ffc:	d933      	bls.n	8011066 <_dtoa_r+0x26e>
 8010ffe:	f8c9 103c 	str.w	r1, [r9, #60]	@ 0x3c
 8011002:	4648      	mov	r0, r9
 8011004:	9304      	str	r3, [sp, #16]
 8011006:	f002 f98b 	bl	8013320 <_Balloc>
 801100a:	9b04      	ldr	r3, [sp, #16]
 801100c:	4607      	mov	r7, r0
 801100e:	2800      	cmp	r0, #0
 8011010:	d148      	bne.n	80110a4 <_dtoa_r+0x2ac>
 8011012:	4b22      	ldr	r3, [pc, #136]	@ (801109c <_dtoa_r+0x2a4>)
 8011014:	4602      	mov	r2, r0
 8011016:	f240 11af 	movw	r1, #431	@ 0x1af
 801101a:	4821      	ldr	r0, [pc, #132]	@ (80110a0 <_dtoa_r+0x2a8>)
 801101c:	f003 f824 	bl	8014068 <__assert_func>
 8011020:	2201      	movs	r2, #1
 8011022:	e7dc      	b.n	8010fde <_dtoa_r+0x1e6>
 8011024:	2200      	movs	r2, #0
 8011026:	9208      	str	r2, [sp, #32]
 8011028:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801102a:	eb08 0b02 	add.w	fp, r8, r2
 801102e:	f10b 0a01 	add.w	sl, fp, #1
 8011032:	4652      	mov	r2, sl
 8011034:	2a01      	cmp	r2, #1
 8011036:	bfb8      	it	lt
 8011038:	2201      	movlt	r2, #1
 801103a:	e7da      	b.n	8010ff2 <_dtoa_r+0x1fa>
 801103c:	2201      	movs	r2, #1
 801103e:	e7f2      	b.n	8011026 <_dtoa_r+0x22e>
 8011040:	2401      	movs	r4, #1
 8011042:	2200      	movs	r2, #0
 8011044:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8011048:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 801104c:	2100      	movs	r1, #0
 801104e:	46da      	mov	sl, fp
 8011050:	2212      	movs	r2, #18
 8011052:	9109      	str	r1, [sp, #36]	@ 0x24
 8011054:	e7cd      	b.n	8010ff2 <_dtoa_r+0x1fa>
 8011056:	2201      	movs	r2, #1
 8011058:	9208      	str	r2, [sp, #32]
 801105a:	e7f5      	b.n	8011048 <_dtoa_r+0x250>
 801105c:	f8dd b024 	ldr.w	fp, [sp, #36]	@ 0x24
 8011060:	46da      	mov	sl, fp
 8011062:	465a      	mov	r2, fp
 8011064:	e7c5      	b.n	8010ff2 <_dtoa_r+0x1fa>
 8011066:	3101      	adds	r1, #1
 8011068:	0040      	lsls	r0, r0, #1
 801106a:	e7c4      	b.n	8010ff6 <_dtoa_r+0x1fe>
 801106c:	f3af 8000 	nop.w
 8011070:	636f4361 	.word	0x636f4361
 8011074:	3fd287a7 	.word	0x3fd287a7
 8011078:	8b60c8b3 	.word	0x8b60c8b3
 801107c:	3fc68a28 	.word	0x3fc68a28
 8011080:	509f79fb 	.word	0x509f79fb
 8011084:	3fd34413 	.word	0x3fd34413
 8011088:	7ff00000 	.word	0x7ff00000
 801108c:	08015c1a 	.word	0x08015c1a
 8011090:	08015c1f 	.word	0x08015c1f
 8011094:	08015c1e 	.word	0x08015c1e
 8011098:	08015d48 	.word	0x08015d48
 801109c:	08015c20 	.word	0x08015c20
 80110a0:	08015c31 	.word	0x08015c31
 80110a4:	f1ba 0f0e 	cmp.w	sl, #14
 80110a8:	f8c9 0038 	str.w	r0, [r9, #56]	@ 0x38
 80110ac:	d86f      	bhi.n	801118e <_dtoa_r+0x396>
 80110ae:	2c00      	cmp	r4, #0
 80110b0:	d06d      	beq.n	801118e <_dtoa_r+0x396>
 80110b2:	f1b8 0f00 	cmp.w	r8, #0
 80110b6:	f340 80c2 	ble.w	801123e <_dtoa_r+0x446>
 80110ba:	4aca      	ldr	r2, [pc, #808]	@ (80113e4 <_dtoa_r+0x5ec>)
 80110bc:	f008 010f 	and.w	r1, r8, #15
 80110c0:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80110c4:	f418 7f80 	tst.w	r8, #256	@ 0x100
 80110c8:	ed92 7b00 	vldr	d7, [r2]
 80110cc:	ea4f 1128 	mov.w	r1, r8, asr #4
 80110d0:	f000 80a9 	beq.w	8011226 <_dtoa_r+0x42e>
 80110d4:	4ac4      	ldr	r2, [pc, #784]	@ (80113e8 <_dtoa_r+0x5f0>)
 80110d6:	ed92 6b08 	vldr	d6, [r2, #32]
 80110da:	ee88 6b06 	vdiv.f64	d6, d8, d6
 80110de:	ed8d 6b02 	vstr	d6, [sp, #8]
 80110e2:	f001 010f 	and.w	r1, r1, #15
 80110e6:	2203      	movs	r2, #3
 80110e8:	48bf      	ldr	r0, [pc, #764]	@ (80113e8 <_dtoa_r+0x5f0>)
 80110ea:	2900      	cmp	r1, #0
 80110ec:	f040 809d 	bne.w	801122a <_dtoa_r+0x432>
 80110f0:	ed9d 6b02 	vldr	d6, [sp, #8]
 80110f4:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80110f8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80110fc:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80110fe:	ed9d 7b02 	vldr	d7, [sp, #8]
 8011102:	2900      	cmp	r1, #0
 8011104:	f000 80c1 	beq.w	801128a <_dtoa_r+0x492>
 8011108:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 801110c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8011110:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011114:	f140 80b9 	bpl.w	801128a <_dtoa_r+0x492>
 8011118:	f1ba 0f00 	cmp.w	sl, #0
 801111c:	f000 80b5 	beq.w	801128a <_dtoa_r+0x492>
 8011120:	f1bb 0f00 	cmp.w	fp, #0
 8011124:	dd31      	ble.n	801118a <_dtoa_r+0x392>
 8011126:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 801112a:	ee27 7b06 	vmul.f64	d7, d7, d6
 801112e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011132:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 8011136:	9104      	str	r1, [sp, #16]
 8011138:	3201      	adds	r2, #1
 801113a:	465c      	mov	r4, fp
 801113c:	ed9d 6b02 	vldr	d6, [sp, #8]
 8011140:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8011144:	ee07 2a90 	vmov	s15, r2
 8011148:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801114c:	eea7 5b06 	vfma.f64	d5, d7, d6
 8011150:	ee15 2a90 	vmov	r2, s11
 8011154:	ec51 0b15 	vmov	r0, r1, d5
 8011158:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 801115c:	2c00      	cmp	r4, #0
 801115e:	f040 8098 	bne.w	8011292 <_dtoa_r+0x49a>
 8011162:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8011166:	ee36 6b47 	vsub.f64	d6, d6, d7
 801116a:	ec41 0b17 	vmov	d7, r0, r1
 801116e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8011172:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011176:	f300 8260 	bgt.w	801163a <_dtoa_r+0x842>
 801117a:	eeb1 7b47 	vneg.f64	d7, d7
 801117e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8011182:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011186:	f100 80f5 	bmi.w	8011374 <_dtoa_r+0x57c>
 801118a:	ed8d 8b02 	vstr	d8, [sp, #8]
 801118e:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8011190:	2a00      	cmp	r2, #0
 8011192:	f2c0 812b 	blt.w	80113ec <_dtoa_r+0x5f4>
 8011196:	f1b8 0f0e 	cmp.w	r8, #14
 801119a:	f300 8127 	bgt.w	80113ec <_dtoa_r+0x5f4>
 801119e:	4b91      	ldr	r3, [pc, #580]	@ (80113e4 <_dtoa_r+0x5ec>)
 80111a0:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80111a4:	ed93 6b00 	vldr	d6, [r3]
 80111a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80111aa:	2b00      	cmp	r3, #0
 80111ac:	da03      	bge.n	80111b6 <_dtoa_r+0x3be>
 80111ae:	f1ba 0f00 	cmp.w	sl, #0
 80111b2:	f340 80d2 	ble.w	801135a <_dtoa_r+0x562>
 80111b6:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 80111ba:	ed9d 7b02 	vldr	d7, [sp, #8]
 80111be:	463e      	mov	r6, r7
 80111c0:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80111c4:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80111c8:	ee15 3a10 	vmov	r3, s10
 80111cc:	3330      	adds	r3, #48	@ 0x30
 80111ce:	f806 3b01 	strb.w	r3, [r6], #1
 80111d2:	1bf3      	subs	r3, r6, r7
 80111d4:	459a      	cmp	sl, r3
 80111d6:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80111da:	eea3 7b46 	vfms.f64	d7, d3, d6
 80111de:	f040 80f8 	bne.w	80113d2 <_dtoa_r+0x5da>
 80111e2:	ee37 7b07 	vadd.f64	d7, d7, d7
 80111e6:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80111ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80111ee:	f300 80dd 	bgt.w	80113ac <_dtoa_r+0x5b4>
 80111f2:	eeb4 7b46 	vcmp.f64	d7, d6
 80111f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80111fa:	d104      	bne.n	8011206 <_dtoa_r+0x40e>
 80111fc:	ee15 3a10 	vmov	r3, s10
 8011200:	07db      	lsls	r3, r3, #31
 8011202:	f100 80d3 	bmi.w	80113ac <_dtoa_r+0x5b4>
 8011206:	9901      	ldr	r1, [sp, #4]
 8011208:	4648      	mov	r0, r9
 801120a:	f002 f8ae 	bl	801336a <_Bfree>
 801120e:	2300      	movs	r3, #0
 8011210:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8011212:	7033      	strb	r3, [r6, #0]
 8011214:	f108 0301 	add.w	r3, r8, #1
 8011218:	6013      	str	r3, [r2, #0]
 801121a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801121c:	2b00      	cmp	r3, #0
 801121e:	f43f ae22 	beq.w	8010e66 <_dtoa_r+0x6e>
 8011222:	601e      	str	r6, [r3, #0]
 8011224:	e61f      	b.n	8010e66 <_dtoa_r+0x6e>
 8011226:	2202      	movs	r2, #2
 8011228:	e75e      	b.n	80110e8 <_dtoa_r+0x2f0>
 801122a:	07cc      	lsls	r4, r1, #31
 801122c:	d504      	bpl.n	8011238 <_dtoa_r+0x440>
 801122e:	ed90 6b00 	vldr	d6, [r0]
 8011232:	3201      	adds	r2, #1
 8011234:	ee27 7b06 	vmul.f64	d7, d7, d6
 8011238:	1049      	asrs	r1, r1, #1
 801123a:	3008      	adds	r0, #8
 801123c:	e755      	b.n	80110ea <_dtoa_r+0x2f2>
 801123e:	d022      	beq.n	8011286 <_dtoa_r+0x48e>
 8011240:	f1c8 0100 	rsb	r1, r8, #0
 8011244:	4a67      	ldr	r2, [pc, #412]	@ (80113e4 <_dtoa_r+0x5ec>)
 8011246:	f001 000f 	and.w	r0, r1, #15
 801124a:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 801124e:	ed92 7b00 	vldr	d7, [r2]
 8011252:	ee28 7b07 	vmul.f64	d7, d8, d7
 8011256:	ed8d 7b02 	vstr	d7, [sp, #8]
 801125a:	4863      	ldr	r0, [pc, #396]	@ (80113e8 <_dtoa_r+0x5f0>)
 801125c:	1109      	asrs	r1, r1, #4
 801125e:	2400      	movs	r4, #0
 8011260:	2202      	movs	r2, #2
 8011262:	b929      	cbnz	r1, 8011270 <_dtoa_r+0x478>
 8011264:	2c00      	cmp	r4, #0
 8011266:	f43f af49 	beq.w	80110fc <_dtoa_r+0x304>
 801126a:	ed8d 7b02 	vstr	d7, [sp, #8]
 801126e:	e745      	b.n	80110fc <_dtoa_r+0x304>
 8011270:	07ce      	lsls	r6, r1, #31
 8011272:	d505      	bpl.n	8011280 <_dtoa_r+0x488>
 8011274:	ed90 6b00 	vldr	d6, [r0]
 8011278:	3201      	adds	r2, #1
 801127a:	2401      	movs	r4, #1
 801127c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8011280:	1049      	asrs	r1, r1, #1
 8011282:	3008      	adds	r0, #8
 8011284:	e7ed      	b.n	8011262 <_dtoa_r+0x46a>
 8011286:	2202      	movs	r2, #2
 8011288:	e738      	b.n	80110fc <_dtoa_r+0x304>
 801128a:	f8cd 8010 	str.w	r8, [sp, #16]
 801128e:	4654      	mov	r4, sl
 8011290:	e754      	b.n	801113c <_dtoa_r+0x344>
 8011292:	4a54      	ldr	r2, [pc, #336]	@ (80113e4 <_dtoa_r+0x5ec>)
 8011294:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8011298:	ed12 4b02 	vldr	d4, [r2, #-8]
 801129c:	9a08      	ldr	r2, [sp, #32]
 801129e:	ec41 0b17 	vmov	d7, r0, r1
 80112a2:	443c      	add	r4, r7
 80112a4:	b34a      	cbz	r2, 80112fa <_dtoa_r+0x502>
 80112a6:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 80112aa:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 80112ae:	463e      	mov	r6, r7
 80112b0:	ee83 5b04 	vdiv.f64	d5, d3, d4
 80112b4:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 80112b8:	ee35 7b47 	vsub.f64	d7, d5, d7
 80112bc:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80112c0:	ee14 2a90 	vmov	r2, s9
 80112c4:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80112c8:	3230      	adds	r2, #48	@ 0x30
 80112ca:	ee36 6b45 	vsub.f64	d6, d6, d5
 80112ce:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80112d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80112d6:	f806 2b01 	strb.w	r2, [r6], #1
 80112da:	d438      	bmi.n	801134e <_dtoa_r+0x556>
 80112dc:	ee32 5b46 	vsub.f64	d5, d2, d6
 80112e0:	eeb4 5bc7 	vcmpe.f64	d5, d7
 80112e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80112e8:	d462      	bmi.n	80113b0 <_dtoa_r+0x5b8>
 80112ea:	42a6      	cmp	r6, r4
 80112ec:	f43f af4d 	beq.w	801118a <_dtoa_r+0x392>
 80112f0:	ee27 7b03 	vmul.f64	d7, d7, d3
 80112f4:	ee26 6b03 	vmul.f64	d6, d6, d3
 80112f8:	e7e0      	b.n	80112bc <_dtoa_r+0x4c4>
 80112fa:	4621      	mov	r1, r4
 80112fc:	463e      	mov	r6, r7
 80112fe:	ee27 7b04 	vmul.f64	d7, d7, d4
 8011302:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8011306:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801130a:	ee14 2a90 	vmov	r2, s9
 801130e:	3230      	adds	r2, #48	@ 0x30
 8011310:	f806 2b01 	strb.w	r2, [r6], #1
 8011314:	42a6      	cmp	r6, r4
 8011316:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801131a:	ee36 6b45 	vsub.f64	d6, d6, d5
 801131e:	d119      	bne.n	8011354 <_dtoa_r+0x55c>
 8011320:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 8011324:	ee37 4b05 	vadd.f64	d4, d7, d5
 8011328:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801132c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011330:	dc3e      	bgt.n	80113b0 <_dtoa_r+0x5b8>
 8011332:	ee35 5b47 	vsub.f64	d5, d5, d7
 8011336:	eeb4 6bc5 	vcmpe.f64	d6, d5
 801133a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801133e:	f57f af24 	bpl.w	801118a <_dtoa_r+0x392>
 8011342:	460e      	mov	r6, r1
 8011344:	3901      	subs	r1, #1
 8011346:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801134a:	2b30      	cmp	r3, #48	@ 0x30
 801134c:	d0f9      	beq.n	8011342 <_dtoa_r+0x54a>
 801134e:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8011352:	e758      	b.n	8011206 <_dtoa_r+0x40e>
 8011354:	ee26 6b03 	vmul.f64	d6, d6, d3
 8011358:	e7d5      	b.n	8011306 <_dtoa_r+0x50e>
 801135a:	d10b      	bne.n	8011374 <_dtoa_r+0x57c>
 801135c:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8011360:	ee26 6b07 	vmul.f64	d6, d6, d7
 8011364:	ed9d 7b02 	vldr	d7, [sp, #8]
 8011368:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801136c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011370:	f2c0 8160 	blt.w	8011634 <_dtoa_r+0x83c>
 8011374:	2400      	movs	r4, #0
 8011376:	4625      	mov	r5, r4
 8011378:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801137a:	43db      	mvns	r3, r3
 801137c:	9304      	str	r3, [sp, #16]
 801137e:	463e      	mov	r6, r7
 8011380:	f04f 0800 	mov.w	r8, #0
 8011384:	4621      	mov	r1, r4
 8011386:	4648      	mov	r0, r9
 8011388:	f001 ffef 	bl	801336a <_Bfree>
 801138c:	2d00      	cmp	r5, #0
 801138e:	d0de      	beq.n	801134e <_dtoa_r+0x556>
 8011390:	f1b8 0f00 	cmp.w	r8, #0
 8011394:	d005      	beq.n	80113a2 <_dtoa_r+0x5aa>
 8011396:	45a8      	cmp	r8, r5
 8011398:	d003      	beq.n	80113a2 <_dtoa_r+0x5aa>
 801139a:	4641      	mov	r1, r8
 801139c:	4648      	mov	r0, r9
 801139e:	f001 ffe4 	bl	801336a <_Bfree>
 80113a2:	4629      	mov	r1, r5
 80113a4:	4648      	mov	r0, r9
 80113a6:	f001 ffe0 	bl	801336a <_Bfree>
 80113aa:	e7d0      	b.n	801134e <_dtoa_r+0x556>
 80113ac:	f8cd 8010 	str.w	r8, [sp, #16]
 80113b0:	4633      	mov	r3, r6
 80113b2:	461e      	mov	r6, r3
 80113b4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80113b8:	2a39      	cmp	r2, #57	@ 0x39
 80113ba:	d106      	bne.n	80113ca <_dtoa_r+0x5d2>
 80113bc:	429f      	cmp	r7, r3
 80113be:	d1f8      	bne.n	80113b2 <_dtoa_r+0x5ba>
 80113c0:	9a04      	ldr	r2, [sp, #16]
 80113c2:	3201      	adds	r2, #1
 80113c4:	9204      	str	r2, [sp, #16]
 80113c6:	2230      	movs	r2, #48	@ 0x30
 80113c8:	703a      	strb	r2, [r7, #0]
 80113ca:	781a      	ldrb	r2, [r3, #0]
 80113cc:	3201      	adds	r2, #1
 80113ce:	701a      	strb	r2, [r3, #0]
 80113d0:	e7bd      	b.n	801134e <_dtoa_r+0x556>
 80113d2:	ee27 7b04 	vmul.f64	d7, d7, d4
 80113d6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80113da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80113de:	f47f aeef 	bne.w	80111c0 <_dtoa_r+0x3c8>
 80113e2:	e710      	b.n	8011206 <_dtoa_r+0x40e>
 80113e4:	08015d48 	.word	0x08015d48
 80113e8:	08015d20 	.word	0x08015d20
 80113ec:	9908      	ldr	r1, [sp, #32]
 80113ee:	2900      	cmp	r1, #0
 80113f0:	f000 80e3 	beq.w	80115ba <_dtoa_r+0x7c2>
 80113f4:	9907      	ldr	r1, [sp, #28]
 80113f6:	2901      	cmp	r1, #1
 80113f8:	f300 80c8 	bgt.w	801158c <_dtoa_r+0x794>
 80113fc:	2d00      	cmp	r5, #0
 80113fe:	f000 80c1 	beq.w	8011584 <_dtoa_r+0x78c>
 8011402:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8011406:	9e05      	ldr	r6, [sp, #20]
 8011408:	461c      	mov	r4, r3
 801140a:	9304      	str	r3, [sp, #16]
 801140c:	9b05      	ldr	r3, [sp, #20]
 801140e:	4413      	add	r3, r2
 8011410:	9305      	str	r3, [sp, #20]
 8011412:	9b06      	ldr	r3, [sp, #24]
 8011414:	2101      	movs	r1, #1
 8011416:	4413      	add	r3, r2
 8011418:	4648      	mov	r0, r9
 801141a:	9306      	str	r3, [sp, #24]
 801141c:	f002 f840 	bl	80134a0 <__i2b>
 8011420:	9b04      	ldr	r3, [sp, #16]
 8011422:	4605      	mov	r5, r0
 8011424:	b166      	cbz	r6, 8011440 <_dtoa_r+0x648>
 8011426:	9a06      	ldr	r2, [sp, #24]
 8011428:	2a00      	cmp	r2, #0
 801142a:	dd09      	ble.n	8011440 <_dtoa_r+0x648>
 801142c:	42b2      	cmp	r2, r6
 801142e:	9905      	ldr	r1, [sp, #20]
 8011430:	bfa8      	it	ge
 8011432:	4632      	movge	r2, r6
 8011434:	1a89      	subs	r1, r1, r2
 8011436:	9105      	str	r1, [sp, #20]
 8011438:	9906      	ldr	r1, [sp, #24]
 801143a:	1ab6      	subs	r6, r6, r2
 801143c:	1a8a      	subs	r2, r1, r2
 801143e:	9206      	str	r2, [sp, #24]
 8011440:	b1fb      	cbz	r3, 8011482 <_dtoa_r+0x68a>
 8011442:	9a08      	ldr	r2, [sp, #32]
 8011444:	2a00      	cmp	r2, #0
 8011446:	f000 80bc 	beq.w	80115c2 <_dtoa_r+0x7ca>
 801144a:	b19c      	cbz	r4, 8011474 <_dtoa_r+0x67c>
 801144c:	4629      	mov	r1, r5
 801144e:	4622      	mov	r2, r4
 8011450:	4648      	mov	r0, r9
 8011452:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011454:	f002 f8e4 	bl	8013620 <__pow5mult>
 8011458:	9a01      	ldr	r2, [sp, #4]
 801145a:	4601      	mov	r1, r0
 801145c:	4605      	mov	r5, r0
 801145e:	4648      	mov	r0, r9
 8011460:	f002 f834 	bl	80134cc <__multiply>
 8011464:	9901      	ldr	r1, [sp, #4]
 8011466:	9004      	str	r0, [sp, #16]
 8011468:	4648      	mov	r0, r9
 801146a:	f001 ff7e 	bl	801336a <_Bfree>
 801146e:	9a04      	ldr	r2, [sp, #16]
 8011470:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011472:	9201      	str	r2, [sp, #4]
 8011474:	1b1a      	subs	r2, r3, r4
 8011476:	d004      	beq.n	8011482 <_dtoa_r+0x68a>
 8011478:	9901      	ldr	r1, [sp, #4]
 801147a:	4648      	mov	r0, r9
 801147c:	f002 f8d0 	bl	8013620 <__pow5mult>
 8011480:	9001      	str	r0, [sp, #4]
 8011482:	2101      	movs	r1, #1
 8011484:	4648      	mov	r0, r9
 8011486:	f002 f80b 	bl	80134a0 <__i2b>
 801148a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801148c:	4604      	mov	r4, r0
 801148e:	2b00      	cmp	r3, #0
 8011490:	f000 81cb 	beq.w	801182a <_dtoa_r+0xa32>
 8011494:	461a      	mov	r2, r3
 8011496:	4601      	mov	r1, r0
 8011498:	4648      	mov	r0, r9
 801149a:	f002 f8c1 	bl	8013620 <__pow5mult>
 801149e:	9b07      	ldr	r3, [sp, #28]
 80114a0:	2b01      	cmp	r3, #1
 80114a2:	4604      	mov	r4, r0
 80114a4:	f300 8095 	bgt.w	80115d2 <_dtoa_r+0x7da>
 80114a8:	9b02      	ldr	r3, [sp, #8]
 80114aa:	2b00      	cmp	r3, #0
 80114ac:	f040 808b 	bne.w	80115c6 <_dtoa_r+0x7ce>
 80114b0:	9b03      	ldr	r3, [sp, #12]
 80114b2:	f3c3 0213 	ubfx	r2, r3, #0, #20
 80114b6:	2a00      	cmp	r2, #0
 80114b8:	f040 8087 	bne.w	80115ca <_dtoa_r+0x7d2>
 80114bc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80114c0:	0d12      	lsrs	r2, r2, #20
 80114c2:	0512      	lsls	r2, r2, #20
 80114c4:	2a00      	cmp	r2, #0
 80114c6:	f000 8082 	beq.w	80115ce <_dtoa_r+0x7d6>
 80114ca:	9b05      	ldr	r3, [sp, #20]
 80114cc:	3301      	adds	r3, #1
 80114ce:	9305      	str	r3, [sp, #20]
 80114d0:	9b06      	ldr	r3, [sp, #24]
 80114d2:	3301      	adds	r3, #1
 80114d4:	9306      	str	r3, [sp, #24]
 80114d6:	2301      	movs	r3, #1
 80114d8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80114da:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80114dc:	2b00      	cmp	r3, #0
 80114de:	f000 81aa 	beq.w	8011836 <_dtoa_r+0xa3e>
 80114e2:	6922      	ldr	r2, [r4, #16]
 80114e4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80114e8:	6910      	ldr	r0, [r2, #16]
 80114ea:	f001 ff8d 	bl	8013408 <__hi0bits>
 80114ee:	f1c0 0020 	rsb	r0, r0, #32
 80114f2:	9b06      	ldr	r3, [sp, #24]
 80114f4:	4418      	add	r0, r3
 80114f6:	f010 001f 	ands.w	r0, r0, #31
 80114fa:	d076      	beq.n	80115ea <_dtoa_r+0x7f2>
 80114fc:	f1c0 0220 	rsb	r2, r0, #32
 8011500:	2a04      	cmp	r2, #4
 8011502:	dd69      	ble.n	80115d8 <_dtoa_r+0x7e0>
 8011504:	9b05      	ldr	r3, [sp, #20]
 8011506:	f1c0 001c 	rsb	r0, r0, #28
 801150a:	4403      	add	r3, r0
 801150c:	9305      	str	r3, [sp, #20]
 801150e:	9b06      	ldr	r3, [sp, #24]
 8011510:	4406      	add	r6, r0
 8011512:	4403      	add	r3, r0
 8011514:	9306      	str	r3, [sp, #24]
 8011516:	9b05      	ldr	r3, [sp, #20]
 8011518:	2b00      	cmp	r3, #0
 801151a:	dd05      	ble.n	8011528 <_dtoa_r+0x730>
 801151c:	9901      	ldr	r1, [sp, #4]
 801151e:	461a      	mov	r2, r3
 8011520:	4648      	mov	r0, r9
 8011522:	f002 f8bd 	bl	80136a0 <__lshift>
 8011526:	9001      	str	r0, [sp, #4]
 8011528:	9b06      	ldr	r3, [sp, #24]
 801152a:	2b00      	cmp	r3, #0
 801152c:	dd05      	ble.n	801153a <_dtoa_r+0x742>
 801152e:	4621      	mov	r1, r4
 8011530:	461a      	mov	r2, r3
 8011532:	4648      	mov	r0, r9
 8011534:	f002 f8b4 	bl	80136a0 <__lshift>
 8011538:	4604      	mov	r4, r0
 801153a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801153c:	2b00      	cmp	r3, #0
 801153e:	d056      	beq.n	80115ee <_dtoa_r+0x7f6>
 8011540:	9801      	ldr	r0, [sp, #4]
 8011542:	4621      	mov	r1, r4
 8011544:	f002 f918 	bl	8013778 <__mcmp>
 8011548:	2800      	cmp	r0, #0
 801154a:	da50      	bge.n	80115ee <_dtoa_r+0x7f6>
 801154c:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 8011550:	9304      	str	r3, [sp, #16]
 8011552:	9901      	ldr	r1, [sp, #4]
 8011554:	2300      	movs	r3, #0
 8011556:	220a      	movs	r2, #10
 8011558:	4648      	mov	r0, r9
 801155a:	f001 ff0f 	bl	801337c <__multadd>
 801155e:	9b08      	ldr	r3, [sp, #32]
 8011560:	9001      	str	r0, [sp, #4]
 8011562:	2b00      	cmp	r3, #0
 8011564:	f000 8169 	beq.w	801183a <_dtoa_r+0xa42>
 8011568:	4629      	mov	r1, r5
 801156a:	2300      	movs	r3, #0
 801156c:	220a      	movs	r2, #10
 801156e:	4648      	mov	r0, r9
 8011570:	f001 ff04 	bl	801337c <__multadd>
 8011574:	f1bb 0f00 	cmp.w	fp, #0
 8011578:	4605      	mov	r5, r0
 801157a:	dc64      	bgt.n	8011646 <_dtoa_r+0x84e>
 801157c:	9b07      	ldr	r3, [sp, #28]
 801157e:	2b02      	cmp	r3, #2
 8011580:	dc3e      	bgt.n	8011600 <_dtoa_r+0x808>
 8011582:	e060      	b.n	8011646 <_dtoa_r+0x84e>
 8011584:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011586:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 801158a:	e73c      	b.n	8011406 <_dtoa_r+0x60e>
 801158c:	f10a 34ff 	add.w	r4, sl, #4294967295	@ 0xffffffff
 8011590:	42a3      	cmp	r3, r4
 8011592:	bfbf      	itttt	lt
 8011594:	1ae2      	sublt	r2, r4, r3
 8011596:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8011598:	189b      	addlt	r3, r3, r2
 801159a:	930a      	strlt	r3, [sp, #40]	@ 0x28
 801159c:	bfae      	itee	ge
 801159e:	1b1c      	subge	r4, r3, r4
 80115a0:	4623      	movlt	r3, r4
 80115a2:	2400      	movlt	r4, #0
 80115a4:	f1ba 0f00 	cmp.w	sl, #0
 80115a8:	bfb5      	itete	lt
 80115aa:	9a05      	ldrlt	r2, [sp, #20]
 80115ac:	9e05      	ldrge	r6, [sp, #20]
 80115ae:	eba2 060a 	sublt.w	r6, r2, sl
 80115b2:	4652      	movge	r2, sl
 80115b4:	bfb8      	it	lt
 80115b6:	2200      	movlt	r2, #0
 80115b8:	e727      	b.n	801140a <_dtoa_r+0x612>
 80115ba:	9e05      	ldr	r6, [sp, #20]
 80115bc:	9d08      	ldr	r5, [sp, #32]
 80115be:	461c      	mov	r4, r3
 80115c0:	e730      	b.n	8011424 <_dtoa_r+0x62c>
 80115c2:	461a      	mov	r2, r3
 80115c4:	e758      	b.n	8011478 <_dtoa_r+0x680>
 80115c6:	2300      	movs	r3, #0
 80115c8:	e786      	b.n	80114d8 <_dtoa_r+0x6e0>
 80115ca:	9b02      	ldr	r3, [sp, #8]
 80115cc:	e784      	b.n	80114d8 <_dtoa_r+0x6e0>
 80115ce:	920b      	str	r2, [sp, #44]	@ 0x2c
 80115d0:	e783      	b.n	80114da <_dtoa_r+0x6e2>
 80115d2:	2300      	movs	r3, #0
 80115d4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80115d6:	e784      	b.n	80114e2 <_dtoa_r+0x6ea>
 80115d8:	d09d      	beq.n	8011516 <_dtoa_r+0x71e>
 80115da:	9b05      	ldr	r3, [sp, #20]
 80115dc:	321c      	adds	r2, #28
 80115de:	4413      	add	r3, r2
 80115e0:	9305      	str	r3, [sp, #20]
 80115e2:	9b06      	ldr	r3, [sp, #24]
 80115e4:	4416      	add	r6, r2
 80115e6:	4413      	add	r3, r2
 80115e8:	e794      	b.n	8011514 <_dtoa_r+0x71c>
 80115ea:	4602      	mov	r2, r0
 80115ec:	e7f5      	b.n	80115da <_dtoa_r+0x7e2>
 80115ee:	f1ba 0f00 	cmp.w	sl, #0
 80115f2:	f8cd 8010 	str.w	r8, [sp, #16]
 80115f6:	46d3      	mov	fp, sl
 80115f8:	dc21      	bgt.n	801163e <_dtoa_r+0x846>
 80115fa:	9b07      	ldr	r3, [sp, #28]
 80115fc:	2b02      	cmp	r3, #2
 80115fe:	dd1e      	ble.n	801163e <_dtoa_r+0x846>
 8011600:	f1bb 0f00 	cmp.w	fp, #0
 8011604:	f47f aeb8 	bne.w	8011378 <_dtoa_r+0x580>
 8011608:	4621      	mov	r1, r4
 801160a:	465b      	mov	r3, fp
 801160c:	2205      	movs	r2, #5
 801160e:	4648      	mov	r0, r9
 8011610:	f001 feb4 	bl	801337c <__multadd>
 8011614:	4601      	mov	r1, r0
 8011616:	4604      	mov	r4, r0
 8011618:	9801      	ldr	r0, [sp, #4]
 801161a:	f002 f8ad 	bl	8013778 <__mcmp>
 801161e:	2800      	cmp	r0, #0
 8011620:	f77f aeaa 	ble.w	8011378 <_dtoa_r+0x580>
 8011624:	463e      	mov	r6, r7
 8011626:	2331      	movs	r3, #49	@ 0x31
 8011628:	f806 3b01 	strb.w	r3, [r6], #1
 801162c:	9b04      	ldr	r3, [sp, #16]
 801162e:	3301      	adds	r3, #1
 8011630:	9304      	str	r3, [sp, #16]
 8011632:	e6a5      	b.n	8011380 <_dtoa_r+0x588>
 8011634:	f8cd 8010 	str.w	r8, [sp, #16]
 8011638:	4654      	mov	r4, sl
 801163a:	4625      	mov	r5, r4
 801163c:	e7f2      	b.n	8011624 <_dtoa_r+0x82c>
 801163e:	9b08      	ldr	r3, [sp, #32]
 8011640:	2b00      	cmp	r3, #0
 8011642:	f000 80fe 	beq.w	8011842 <_dtoa_r+0xa4a>
 8011646:	2e00      	cmp	r6, #0
 8011648:	dd05      	ble.n	8011656 <_dtoa_r+0x85e>
 801164a:	4629      	mov	r1, r5
 801164c:	4632      	mov	r2, r6
 801164e:	4648      	mov	r0, r9
 8011650:	f002 f826 	bl	80136a0 <__lshift>
 8011654:	4605      	mov	r5, r0
 8011656:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011658:	2b00      	cmp	r3, #0
 801165a:	d057      	beq.n	801170c <_dtoa_r+0x914>
 801165c:	6869      	ldr	r1, [r5, #4]
 801165e:	4648      	mov	r0, r9
 8011660:	f001 fe5e 	bl	8013320 <_Balloc>
 8011664:	4606      	mov	r6, r0
 8011666:	b920      	cbnz	r0, 8011672 <_dtoa_r+0x87a>
 8011668:	4b80      	ldr	r3, [pc, #512]	@ (801186c <_dtoa_r+0xa74>)
 801166a:	4602      	mov	r2, r0
 801166c:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8011670:	e4d3      	b.n	801101a <_dtoa_r+0x222>
 8011672:	692a      	ldr	r2, [r5, #16]
 8011674:	3202      	adds	r2, #2
 8011676:	0092      	lsls	r2, r2, #2
 8011678:	f105 010c 	add.w	r1, r5, #12
 801167c:	300c      	adds	r0, #12
 801167e:	f7ff fac7 	bl	8010c10 <memcpy>
 8011682:	2201      	movs	r2, #1
 8011684:	4631      	mov	r1, r6
 8011686:	4648      	mov	r0, r9
 8011688:	f002 f80a 	bl	80136a0 <__lshift>
 801168c:	1c7b      	adds	r3, r7, #1
 801168e:	9305      	str	r3, [sp, #20]
 8011690:	eb07 030b 	add.w	r3, r7, fp
 8011694:	9309      	str	r3, [sp, #36]	@ 0x24
 8011696:	9b02      	ldr	r3, [sp, #8]
 8011698:	f003 0301 	and.w	r3, r3, #1
 801169c:	46a8      	mov	r8, r5
 801169e:	9308      	str	r3, [sp, #32]
 80116a0:	4605      	mov	r5, r0
 80116a2:	9b05      	ldr	r3, [sp, #20]
 80116a4:	9801      	ldr	r0, [sp, #4]
 80116a6:	4621      	mov	r1, r4
 80116a8:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 80116ac:	f7ff fb1c 	bl	8010ce8 <quorem>
 80116b0:	4641      	mov	r1, r8
 80116b2:	9002      	str	r0, [sp, #8]
 80116b4:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 80116b8:	9801      	ldr	r0, [sp, #4]
 80116ba:	f002 f85d 	bl	8013778 <__mcmp>
 80116be:	462a      	mov	r2, r5
 80116c0:	9006      	str	r0, [sp, #24]
 80116c2:	4621      	mov	r1, r4
 80116c4:	4648      	mov	r0, r9
 80116c6:	f002 f873 	bl	80137b0 <__mdiff>
 80116ca:	68c2      	ldr	r2, [r0, #12]
 80116cc:	4606      	mov	r6, r0
 80116ce:	b9fa      	cbnz	r2, 8011710 <_dtoa_r+0x918>
 80116d0:	4601      	mov	r1, r0
 80116d2:	9801      	ldr	r0, [sp, #4]
 80116d4:	f002 f850 	bl	8013778 <__mcmp>
 80116d8:	4602      	mov	r2, r0
 80116da:	4631      	mov	r1, r6
 80116dc:	4648      	mov	r0, r9
 80116de:	920a      	str	r2, [sp, #40]	@ 0x28
 80116e0:	f001 fe43 	bl	801336a <_Bfree>
 80116e4:	9b07      	ldr	r3, [sp, #28]
 80116e6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80116e8:	9e05      	ldr	r6, [sp, #20]
 80116ea:	ea43 0102 	orr.w	r1, r3, r2
 80116ee:	9b08      	ldr	r3, [sp, #32]
 80116f0:	4319      	orrs	r1, r3
 80116f2:	d10f      	bne.n	8011714 <_dtoa_r+0x91c>
 80116f4:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80116f8:	d028      	beq.n	801174c <_dtoa_r+0x954>
 80116fa:	9b06      	ldr	r3, [sp, #24]
 80116fc:	2b00      	cmp	r3, #0
 80116fe:	dd02      	ble.n	8011706 <_dtoa_r+0x90e>
 8011700:	9b02      	ldr	r3, [sp, #8]
 8011702:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8011706:	f88b a000 	strb.w	sl, [fp]
 801170a:	e63b      	b.n	8011384 <_dtoa_r+0x58c>
 801170c:	4628      	mov	r0, r5
 801170e:	e7bd      	b.n	801168c <_dtoa_r+0x894>
 8011710:	2201      	movs	r2, #1
 8011712:	e7e2      	b.n	80116da <_dtoa_r+0x8e2>
 8011714:	9b06      	ldr	r3, [sp, #24]
 8011716:	2b00      	cmp	r3, #0
 8011718:	db04      	blt.n	8011724 <_dtoa_r+0x92c>
 801171a:	9907      	ldr	r1, [sp, #28]
 801171c:	430b      	orrs	r3, r1
 801171e:	9908      	ldr	r1, [sp, #32]
 8011720:	430b      	orrs	r3, r1
 8011722:	d120      	bne.n	8011766 <_dtoa_r+0x96e>
 8011724:	2a00      	cmp	r2, #0
 8011726:	ddee      	ble.n	8011706 <_dtoa_r+0x90e>
 8011728:	9901      	ldr	r1, [sp, #4]
 801172a:	2201      	movs	r2, #1
 801172c:	4648      	mov	r0, r9
 801172e:	f001 ffb7 	bl	80136a0 <__lshift>
 8011732:	4621      	mov	r1, r4
 8011734:	9001      	str	r0, [sp, #4]
 8011736:	f002 f81f 	bl	8013778 <__mcmp>
 801173a:	2800      	cmp	r0, #0
 801173c:	dc03      	bgt.n	8011746 <_dtoa_r+0x94e>
 801173e:	d1e2      	bne.n	8011706 <_dtoa_r+0x90e>
 8011740:	f01a 0f01 	tst.w	sl, #1
 8011744:	d0df      	beq.n	8011706 <_dtoa_r+0x90e>
 8011746:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801174a:	d1d9      	bne.n	8011700 <_dtoa_r+0x908>
 801174c:	2339      	movs	r3, #57	@ 0x39
 801174e:	f88b 3000 	strb.w	r3, [fp]
 8011752:	4633      	mov	r3, r6
 8011754:	461e      	mov	r6, r3
 8011756:	3b01      	subs	r3, #1
 8011758:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801175c:	2a39      	cmp	r2, #57	@ 0x39
 801175e:	d053      	beq.n	8011808 <_dtoa_r+0xa10>
 8011760:	3201      	adds	r2, #1
 8011762:	701a      	strb	r2, [r3, #0]
 8011764:	e60e      	b.n	8011384 <_dtoa_r+0x58c>
 8011766:	2a00      	cmp	r2, #0
 8011768:	dd07      	ble.n	801177a <_dtoa_r+0x982>
 801176a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801176e:	d0ed      	beq.n	801174c <_dtoa_r+0x954>
 8011770:	f10a 0301 	add.w	r3, sl, #1
 8011774:	f88b 3000 	strb.w	r3, [fp]
 8011778:	e604      	b.n	8011384 <_dtoa_r+0x58c>
 801177a:	9b05      	ldr	r3, [sp, #20]
 801177c:	9a05      	ldr	r2, [sp, #20]
 801177e:	f803 ac01 	strb.w	sl, [r3, #-1]
 8011782:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011784:	4293      	cmp	r3, r2
 8011786:	d029      	beq.n	80117dc <_dtoa_r+0x9e4>
 8011788:	9901      	ldr	r1, [sp, #4]
 801178a:	2300      	movs	r3, #0
 801178c:	220a      	movs	r2, #10
 801178e:	4648      	mov	r0, r9
 8011790:	f001 fdf4 	bl	801337c <__multadd>
 8011794:	45a8      	cmp	r8, r5
 8011796:	9001      	str	r0, [sp, #4]
 8011798:	f04f 0300 	mov.w	r3, #0
 801179c:	f04f 020a 	mov.w	r2, #10
 80117a0:	4641      	mov	r1, r8
 80117a2:	4648      	mov	r0, r9
 80117a4:	d107      	bne.n	80117b6 <_dtoa_r+0x9be>
 80117a6:	f001 fde9 	bl	801337c <__multadd>
 80117aa:	4680      	mov	r8, r0
 80117ac:	4605      	mov	r5, r0
 80117ae:	9b05      	ldr	r3, [sp, #20]
 80117b0:	3301      	adds	r3, #1
 80117b2:	9305      	str	r3, [sp, #20]
 80117b4:	e775      	b.n	80116a2 <_dtoa_r+0x8aa>
 80117b6:	f001 fde1 	bl	801337c <__multadd>
 80117ba:	4629      	mov	r1, r5
 80117bc:	4680      	mov	r8, r0
 80117be:	2300      	movs	r3, #0
 80117c0:	220a      	movs	r2, #10
 80117c2:	4648      	mov	r0, r9
 80117c4:	f001 fdda 	bl	801337c <__multadd>
 80117c8:	4605      	mov	r5, r0
 80117ca:	e7f0      	b.n	80117ae <_dtoa_r+0x9b6>
 80117cc:	f1bb 0f00 	cmp.w	fp, #0
 80117d0:	bfcc      	ite	gt
 80117d2:	465e      	movgt	r6, fp
 80117d4:	2601      	movle	r6, #1
 80117d6:	443e      	add	r6, r7
 80117d8:	f04f 0800 	mov.w	r8, #0
 80117dc:	9901      	ldr	r1, [sp, #4]
 80117de:	2201      	movs	r2, #1
 80117e0:	4648      	mov	r0, r9
 80117e2:	f001 ff5d 	bl	80136a0 <__lshift>
 80117e6:	4621      	mov	r1, r4
 80117e8:	9001      	str	r0, [sp, #4]
 80117ea:	f001 ffc5 	bl	8013778 <__mcmp>
 80117ee:	2800      	cmp	r0, #0
 80117f0:	dcaf      	bgt.n	8011752 <_dtoa_r+0x95a>
 80117f2:	d102      	bne.n	80117fa <_dtoa_r+0xa02>
 80117f4:	f01a 0f01 	tst.w	sl, #1
 80117f8:	d1ab      	bne.n	8011752 <_dtoa_r+0x95a>
 80117fa:	4633      	mov	r3, r6
 80117fc:	461e      	mov	r6, r3
 80117fe:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011802:	2a30      	cmp	r2, #48	@ 0x30
 8011804:	d0fa      	beq.n	80117fc <_dtoa_r+0xa04>
 8011806:	e5bd      	b.n	8011384 <_dtoa_r+0x58c>
 8011808:	429f      	cmp	r7, r3
 801180a:	d1a3      	bne.n	8011754 <_dtoa_r+0x95c>
 801180c:	9b04      	ldr	r3, [sp, #16]
 801180e:	3301      	adds	r3, #1
 8011810:	9304      	str	r3, [sp, #16]
 8011812:	2331      	movs	r3, #49	@ 0x31
 8011814:	703b      	strb	r3, [r7, #0]
 8011816:	e5b5      	b.n	8011384 <_dtoa_r+0x58c>
 8011818:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801181a:	4f15      	ldr	r7, [pc, #84]	@ (8011870 <_dtoa_r+0xa78>)
 801181c:	2b00      	cmp	r3, #0
 801181e:	f43f ab22 	beq.w	8010e66 <_dtoa_r+0x6e>
 8011822:	f107 0308 	add.w	r3, r7, #8
 8011826:	f7ff bb1c 	b.w	8010e62 <_dtoa_r+0x6a>
 801182a:	9b07      	ldr	r3, [sp, #28]
 801182c:	2b01      	cmp	r3, #1
 801182e:	f77f ae3b 	ble.w	80114a8 <_dtoa_r+0x6b0>
 8011832:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011834:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011836:	2001      	movs	r0, #1
 8011838:	e65b      	b.n	80114f2 <_dtoa_r+0x6fa>
 801183a:	f1bb 0f00 	cmp.w	fp, #0
 801183e:	f77f aedc 	ble.w	80115fa <_dtoa_r+0x802>
 8011842:	463e      	mov	r6, r7
 8011844:	9801      	ldr	r0, [sp, #4]
 8011846:	4621      	mov	r1, r4
 8011848:	f7ff fa4e 	bl	8010ce8 <quorem>
 801184c:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8011850:	f806 ab01 	strb.w	sl, [r6], #1
 8011854:	1bf2      	subs	r2, r6, r7
 8011856:	4593      	cmp	fp, r2
 8011858:	ddb8      	ble.n	80117cc <_dtoa_r+0x9d4>
 801185a:	9901      	ldr	r1, [sp, #4]
 801185c:	2300      	movs	r3, #0
 801185e:	220a      	movs	r2, #10
 8011860:	4648      	mov	r0, r9
 8011862:	f001 fd8b 	bl	801337c <__multadd>
 8011866:	9001      	str	r0, [sp, #4]
 8011868:	e7ec      	b.n	8011844 <_dtoa_r+0xa4c>
 801186a:	bf00      	nop
 801186c:	08015c20 	.word	0x08015c20
 8011870:	08015c11 	.word	0x08015c11

08011874 <_malloc_trim_r>:
 8011874:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011878:	4606      	mov	r6, r0
 801187a:	2008      	movs	r0, #8
 801187c:	4689      	mov	r9, r1
 801187e:	f002 fb93 	bl	8013fa8 <sysconf>
 8011882:	4f24      	ldr	r7, [pc, #144]	@ (8011914 <_malloc_trim_r+0xa0>)
 8011884:	4680      	mov	r8, r0
 8011886:	4630      	mov	r0, r6
 8011888:	f001 fd3e 	bl	8013308 <__malloc_lock>
 801188c:	68bb      	ldr	r3, [r7, #8]
 801188e:	685d      	ldr	r5, [r3, #4]
 8011890:	f025 0503 	bic.w	r5, r5, #3
 8011894:	f1a5 0411 	sub.w	r4, r5, #17
 8011898:	eba4 0409 	sub.w	r4, r4, r9
 801189c:	4444      	add	r4, r8
 801189e:	fbb4 f4f8 	udiv	r4, r4, r8
 80118a2:	3c01      	subs	r4, #1
 80118a4:	fb08 f404 	mul.w	r4, r8, r4
 80118a8:	45a0      	cmp	r8, r4
 80118aa:	dd05      	ble.n	80118b8 <_malloc_trim_r+0x44>
 80118ac:	4630      	mov	r0, r6
 80118ae:	f001 fd31 	bl	8013314 <__malloc_unlock>
 80118b2:	2000      	movs	r0, #0
 80118b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80118b8:	2100      	movs	r1, #0
 80118ba:	4630      	mov	r0, r6
 80118bc:	f002 fb52 	bl	8013f64 <_sbrk_r>
 80118c0:	68bb      	ldr	r3, [r7, #8]
 80118c2:	442b      	add	r3, r5
 80118c4:	4298      	cmp	r0, r3
 80118c6:	d1f1      	bne.n	80118ac <_malloc_trim_r+0x38>
 80118c8:	4261      	negs	r1, r4
 80118ca:	4630      	mov	r0, r6
 80118cc:	f002 fb4a 	bl	8013f64 <_sbrk_r>
 80118d0:	3001      	adds	r0, #1
 80118d2:	d110      	bne.n	80118f6 <_malloc_trim_r+0x82>
 80118d4:	2100      	movs	r1, #0
 80118d6:	4630      	mov	r0, r6
 80118d8:	f002 fb44 	bl	8013f64 <_sbrk_r>
 80118dc:	68ba      	ldr	r2, [r7, #8]
 80118de:	1a83      	subs	r3, r0, r2
 80118e0:	2b0f      	cmp	r3, #15
 80118e2:	dde3      	ble.n	80118ac <_malloc_trim_r+0x38>
 80118e4:	490c      	ldr	r1, [pc, #48]	@ (8011918 <_malloc_trim_r+0xa4>)
 80118e6:	6809      	ldr	r1, [r1, #0]
 80118e8:	1a40      	subs	r0, r0, r1
 80118ea:	490c      	ldr	r1, [pc, #48]	@ (801191c <_malloc_trim_r+0xa8>)
 80118ec:	f043 0301 	orr.w	r3, r3, #1
 80118f0:	6008      	str	r0, [r1, #0]
 80118f2:	6053      	str	r3, [r2, #4]
 80118f4:	e7da      	b.n	80118ac <_malloc_trim_r+0x38>
 80118f6:	68bb      	ldr	r3, [r7, #8]
 80118f8:	4a08      	ldr	r2, [pc, #32]	@ (801191c <_malloc_trim_r+0xa8>)
 80118fa:	1b2d      	subs	r5, r5, r4
 80118fc:	f045 0501 	orr.w	r5, r5, #1
 8011900:	605d      	str	r5, [r3, #4]
 8011902:	6813      	ldr	r3, [r2, #0]
 8011904:	4630      	mov	r0, r6
 8011906:	1b1b      	subs	r3, r3, r4
 8011908:	6013      	str	r3, [r2, #0]
 801190a:	f001 fd03 	bl	8013314 <__malloc_unlock>
 801190e:	2001      	movs	r0, #1
 8011910:	e7d0      	b.n	80118b4 <_malloc_trim_r+0x40>
 8011912:	bf00      	nop
 8011914:	240002cc 	.word	0x240002cc
 8011918:	240002c4 	.word	0x240002c4
 801191c:	24014bf8 	.word	0x24014bf8

08011920 <_free_r>:
 8011920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011922:	4604      	mov	r4, r0
 8011924:	460f      	mov	r7, r1
 8011926:	2900      	cmp	r1, #0
 8011928:	f000 80b1 	beq.w	8011a8e <_free_r+0x16e>
 801192c:	f001 fcec 	bl	8013308 <__malloc_lock>
 8011930:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8011934:	4d56      	ldr	r5, [pc, #344]	@ (8011a90 <_free_r+0x170>)
 8011936:	f022 0001 	bic.w	r0, r2, #1
 801193a:	f1a7 0308 	sub.w	r3, r7, #8
 801193e:	eb03 0c00 	add.w	ip, r3, r0
 8011942:	68a9      	ldr	r1, [r5, #8]
 8011944:	f8dc 6004 	ldr.w	r6, [ip, #4]
 8011948:	4561      	cmp	r1, ip
 801194a:	f026 0603 	bic.w	r6, r6, #3
 801194e:	f002 0201 	and.w	r2, r2, #1
 8011952:	d11b      	bne.n	801198c <_free_r+0x6c>
 8011954:	4406      	add	r6, r0
 8011956:	b93a      	cbnz	r2, 8011968 <_free_r+0x48>
 8011958:	f857 2c08 	ldr.w	r2, [r7, #-8]
 801195c:	1a9b      	subs	r3, r3, r2
 801195e:	4416      	add	r6, r2
 8011960:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 8011964:	60ca      	str	r2, [r1, #12]
 8011966:	6091      	str	r1, [r2, #8]
 8011968:	f046 0201 	orr.w	r2, r6, #1
 801196c:	605a      	str	r2, [r3, #4]
 801196e:	60ab      	str	r3, [r5, #8]
 8011970:	4b48      	ldr	r3, [pc, #288]	@ (8011a94 <_free_r+0x174>)
 8011972:	681b      	ldr	r3, [r3, #0]
 8011974:	42b3      	cmp	r3, r6
 8011976:	d804      	bhi.n	8011982 <_free_r+0x62>
 8011978:	4b47      	ldr	r3, [pc, #284]	@ (8011a98 <_free_r+0x178>)
 801197a:	4620      	mov	r0, r4
 801197c:	6819      	ldr	r1, [r3, #0]
 801197e:	f7ff ff79 	bl	8011874 <_malloc_trim_r>
 8011982:	4620      	mov	r0, r4
 8011984:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8011988:	f001 bcc4 	b.w	8013314 <__malloc_unlock>
 801198c:	f8cc 6004 	str.w	r6, [ip, #4]
 8011990:	2a00      	cmp	r2, #0
 8011992:	d138      	bne.n	8011a06 <_free_r+0xe6>
 8011994:	f857 1c08 	ldr.w	r1, [r7, #-8]
 8011998:	1a5b      	subs	r3, r3, r1
 801199a:	4408      	add	r0, r1
 801199c:	6899      	ldr	r1, [r3, #8]
 801199e:	f105 0708 	add.w	r7, r5, #8
 80119a2:	42b9      	cmp	r1, r7
 80119a4:	d031      	beq.n	8011a0a <_free_r+0xea>
 80119a6:	68df      	ldr	r7, [r3, #12]
 80119a8:	60cf      	str	r7, [r1, #12]
 80119aa:	60b9      	str	r1, [r7, #8]
 80119ac:	eb0c 0106 	add.w	r1, ip, r6
 80119b0:	6849      	ldr	r1, [r1, #4]
 80119b2:	07c9      	lsls	r1, r1, #31
 80119b4:	d40b      	bmi.n	80119ce <_free_r+0xae>
 80119b6:	f8dc 1008 	ldr.w	r1, [ip, #8]
 80119ba:	4430      	add	r0, r6
 80119bc:	bb3a      	cbnz	r2, 8011a0e <_free_r+0xee>
 80119be:	4e37      	ldr	r6, [pc, #220]	@ (8011a9c <_free_r+0x17c>)
 80119c0:	42b1      	cmp	r1, r6
 80119c2:	d124      	bne.n	8011a0e <_free_r+0xee>
 80119c4:	e9c5 3304 	strd	r3, r3, [r5, #16]
 80119c8:	e9c3 1102 	strd	r1, r1, [r3, #8]
 80119cc:	2201      	movs	r2, #1
 80119ce:	f040 0101 	orr.w	r1, r0, #1
 80119d2:	6059      	str	r1, [r3, #4]
 80119d4:	5018      	str	r0, [r3, r0]
 80119d6:	2a00      	cmp	r2, #0
 80119d8:	d1d3      	bne.n	8011982 <_free_r+0x62>
 80119da:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 80119de:	d21b      	bcs.n	8011a18 <_free_r+0xf8>
 80119e0:	08c2      	lsrs	r2, r0, #3
 80119e2:	2101      	movs	r1, #1
 80119e4:	0940      	lsrs	r0, r0, #5
 80119e6:	4081      	lsls	r1, r0
 80119e8:	6868      	ldr	r0, [r5, #4]
 80119ea:	3201      	adds	r2, #1
 80119ec:	4301      	orrs	r1, r0
 80119ee:	6069      	str	r1, [r5, #4]
 80119f0:	f855 0032 	ldr.w	r0, [r5, r2, lsl #3]
 80119f4:	eb05 01c2 	add.w	r1, r5, r2, lsl #3
 80119f8:	3908      	subs	r1, #8
 80119fa:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80119fe:	f845 3032 	str.w	r3, [r5, r2, lsl #3]
 8011a02:	60c3      	str	r3, [r0, #12]
 8011a04:	e7bd      	b.n	8011982 <_free_r+0x62>
 8011a06:	2200      	movs	r2, #0
 8011a08:	e7d0      	b.n	80119ac <_free_r+0x8c>
 8011a0a:	2201      	movs	r2, #1
 8011a0c:	e7ce      	b.n	80119ac <_free_r+0x8c>
 8011a0e:	f8dc 600c 	ldr.w	r6, [ip, #12]
 8011a12:	60ce      	str	r6, [r1, #12]
 8011a14:	60b1      	str	r1, [r6, #8]
 8011a16:	e7da      	b.n	80119ce <_free_r+0xae>
 8011a18:	f5b0 6f20 	cmp.w	r0, #2560	@ 0xa00
 8011a1c:	ea4f 2250 	mov.w	r2, r0, lsr #9
 8011a20:	d214      	bcs.n	8011a4c <_free_r+0x12c>
 8011a22:	0982      	lsrs	r2, r0, #6
 8011a24:	3238      	adds	r2, #56	@ 0x38
 8011a26:	1c51      	adds	r1, r2, #1
 8011a28:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8011a2c:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8011a30:	428e      	cmp	r6, r1
 8011a32:	d125      	bne.n	8011a80 <_free_r+0x160>
 8011a34:	2001      	movs	r0, #1
 8011a36:	1092      	asrs	r2, r2, #2
 8011a38:	fa00 f202 	lsl.w	r2, r0, r2
 8011a3c:	6868      	ldr	r0, [r5, #4]
 8011a3e:	4302      	orrs	r2, r0
 8011a40:	606a      	str	r2, [r5, #4]
 8011a42:	e9c3 1602 	strd	r1, r6, [r3, #8]
 8011a46:	60b3      	str	r3, [r6, #8]
 8011a48:	60cb      	str	r3, [r1, #12]
 8011a4a:	e79a      	b.n	8011982 <_free_r+0x62>
 8011a4c:	2a14      	cmp	r2, #20
 8011a4e:	d801      	bhi.n	8011a54 <_free_r+0x134>
 8011a50:	325b      	adds	r2, #91	@ 0x5b
 8011a52:	e7e8      	b.n	8011a26 <_free_r+0x106>
 8011a54:	2a54      	cmp	r2, #84	@ 0x54
 8011a56:	d802      	bhi.n	8011a5e <_free_r+0x13e>
 8011a58:	0b02      	lsrs	r2, r0, #12
 8011a5a:	326e      	adds	r2, #110	@ 0x6e
 8011a5c:	e7e3      	b.n	8011a26 <_free_r+0x106>
 8011a5e:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 8011a62:	d802      	bhi.n	8011a6a <_free_r+0x14a>
 8011a64:	0bc2      	lsrs	r2, r0, #15
 8011a66:	3277      	adds	r2, #119	@ 0x77
 8011a68:	e7dd      	b.n	8011a26 <_free_r+0x106>
 8011a6a:	f240 5154 	movw	r1, #1364	@ 0x554
 8011a6e:	428a      	cmp	r2, r1
 8011a70:	bf9a      	itte	ls
 8011a72:	0c82      	lsrls	r2, r0, #18
 8011a74:	327c      	addls	r2, #124	@ 0x7c
 8011a76:	227e      	movhi	r2, #126	@ 0x7e
 8011a78:	e7d5      	b.n	8011a26 <_free_r+0x106>
 8011a7a:	6889      	ldr	r1, [r1, #8]
 8011a7c:	428e      	cmp	r6, r1
 8011a7e:	d004      	beq.n	8011a8a <_free_r+0x16a>
 8011a80:	684a      	ldr	r2, [r1, #4]
 8011a82:	f022 0203 	bic.w	r2, r2, #3
 8011a86:	4282      	cmp	r2, r0
 8011a88:	d8f7      	bhi.n	8011a7a <_free_r+0x15a>
 8011a8a:	68ce      	ldr	r6, [r1, #12]
 8011a8c:	e7d9      	b.n	8011a42 <_free_r+0x122>
 8011a8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011a90:	240002cc 	.word	0x240002cc
 8011a94:	240002c8 	.word	0x240002c8
 8011a98:	24014c28 	.word	0x24014c28
 8011a9c:	240002d4 	.word	0x240002d4

08011aa0 <_malloc_r>:
 8011aa0:	f101 030b 	add.w	r3, r1, #11
 8011aa4:	2b16      	cmp	r3, #22
 8011aa6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011aaa:	4605      	mov	r5, r0
 8011aac:	d906      	bls.n	8011abc <_malloc_r+0x1c>
 8011aae:	f033 0707 	bics.w	r7, r3, #7
 8011ab2:	d504      	bpl.n	8011abe <_malloc_r+0x1e>
 8011ab4:	230c      	movs	r3, #12
 8011ab6:	602b      	str	r3, [r5, #0]
 8011ab8:	2400      	movs	r4, #0
 8011aba:	e1a3      	b.n	8011e04 <_malloc_r+0x364>
 8011abc:	2710      	movs	r7, #16
 8011abe:	42b9      	cmp	r1, r7
 8011ac0:	d8f8      	bhi.n	8011ab4 <_malloc_r+0x14>
 8011ac2:	4628      	mov	r0, r5
 8011ac4:	f001 fc20 	bl	8013308 <__malloc_lock>
 8011ac8:	f5b7 7ffc 	cmp.w	r7, #504	@ 0x1f8
 8011acc:	4eaf      	ldr	r6, [pc, #700]	@ (8011d8c <_malloc_r+0x2ec>)
 8011ace:	d237      	bcs.n	8011b40 <_malloc_r+0xa0>
 8011ad0:	f107 0208 	add.w	r2, r7, #8
 8011ad4:	4432      	add	r2, r6
 8011ad6:	f1a2 0108 	sub.w	r1, r2, #8
 8011ada:	6854      	ldr	r4, [r2, #4]
 8011adc:	428c      	cmp	r4, r1
 8011ade:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 8011ae2:	d102      	bne.n	8011aea <_malloc_r+0x4a>
 8011ae4:	68d4      	ldr	r4, [r2, #12]
 8011ae6:	42a2      	cmp	r2, r4
 8011ae8:	d010      	beq.n	8011b0c <_malloc_r+0x6c>
 8011aea:	6863      	ldr	r3, [r4, #4]
 8011aec:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8011af0:	f023 0303 	bic.w	r3, r3, #3
 8011af4:	60ca      	str	r2, [r1, #12]
 8011af6:	4423      	add	r3, r4
 8011af8:	6091      	str	r1, [r2, #8]
 8011afa:	685a      	ldr	r2, [r3, #4]
 8011afc:	f042 0201 	orr.w	r2, r2, #1
 8011b00:	605a      	str	r2, [r3, #4]
 8011b02:	4628      	mov	r0, r5
 8011b04:	f001 fc06 	bl	8013314 <__malloc_unlock>
 8011b08:	3408      	adds	r4, #8
 8011b0a:	e17b      	b.n	8011e04 <_malloc_r+0x364>
 8011b0c:	3302      	adds	r3, #2
 8011b0e:	6934      	ldr	r4, [r6, #16]
 8011b10:	499f      	ldr	r1, [pc, #636]	@ (8011d90 <_malloc_r+0x2f0>)
 8011b12:	428c      	cmp	r4, r1
 8011b14:	d077      	beq.n	8011c06 <_malloc_r+0x166>
 8011b16:	6862      	ldr	r2, [r4, #4]
 8011b18:	f022 0c03 	bic.w	ip, r2, #3
 8011b1c:	ebac 0007 	sub.w	r0, ip, r7
 8011b20:	280f      	cmp	r0, #15
 8011b22:	dd48      	ble.n	8011bb6 <_malloc_r+0x116>
 8011b24:	19e2      	adds	r2, r4, r7
 8011b26:	f040 0301 	orr.w	r3, r0, #1
 8011b2a:	f047 0701 	orr.w	r7, r7, #1
 8011b2e:	6067      	str	r7, [r4, #4]
 8011b30:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8011b34:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8011b38:	6053      	str	r3, [r2, #4]
 8011b3a:	f844 000c 	str.w	r0, [r4, ip]
 8011b3e:	e7e0      	b.n	8011b02 <_malloc_r+0x62>
 8011b40:	0a7b      	lsrs	r3, r7, #9
 8011b42:	d02a      	beq.n	8011b9a <_malloc_r+0xfa>
 8011b44:	2b04      	cmp	r3, #4
 8011b46:	d812      	bhi.n	8011b6e <_malloc_r+0xce>
 8011b48:	09bb      	lsrs	r3, r7, #6
 8011b4a:	3338      	adds	r3, #56	@ 0x38
 8011b4c:	1c5a      	adds	r2, r3, #1
 8011b4e:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8011b52:	f1a2 0c08 	sub.w	ip, r2, #8
 8011b56:	6854      	ldr	r4, [r2, #4]
 8011b58:	4564      	cmp	r4, ip
 8011b5a:	d006      	beq.n	8011b6a <_malloc_r+0xca>
 8011b5c:	6862      	ldr	r2, [r4, #4]
 8011b5e:	f022 0203 	bic.w	r2, r2, #3
 8011b62:	1bd0      	subs	r0, r2, r7
 8011b64:	280f      	cmp	r0, #15
 8011b66:	dd1c      	ble.n	8011ba2 <_malloc_r+0x102>
 8011b68:	3b01      	subs	r3, #1
 8011b6a:	3301      	adds	r3, #1
 8011b6c:	e7cf      	b.n	8011b0e <_malloc_r+0x6e>
 8011b6e:	2b14      	cmp	r3, #20
 8011b70:	d801      	bhi.n	8011b76 <_malloc_r+0xd6>
 8011b72:	335b      	adds	r3, #91	@ 0x5b
 8011b74:	e7ea      	b.n	8011b4c <_malloc_r+0xac>
 8011b76:	2b54      	cmp	r3, #84	@ 0x54
 8011b78:	d802      	bhi.n	8011b80 <_malloc_r+0xe0>
 8011b7a:	0b3b      	lsrs	r3, r7, #12
 8011b7c:	336e      	adds	r3, #110	@ 0x6e
 8011b7e:	e7e5      	b.n	8011b4c <_malloc_r+0xac>
 8011b80:	f5b3 7faa 	cmp.w	r3, #340	@ 0x154
 8011b84:	d802      	bhi.n	8011b8c <_malloc_r+0xec>
 8011b86:	0bfb      	lsrs	r3, r7, #15
 8011b88:	3377      	adds	r3, #119	@ 0x77
 8011b8a:	e7df      	b.n	8011b4c <_malloc_r+0xac>
 8011b8c:	f240 5254 	movw	r2, #1364	@ 0x554
 8011b90:	4293      	cmp	r3, r2
 8011b92:	d804      	bhi.n	8011b9e <_malloc_r+0xfe>
 8011b94:	0cbb      	lsrs	r3, r7, #18
 8011b96:	337c      	adds	r3, #124	@ 0x7c
 8011b98:	e7d8      	b.n	8011b4c <_malloc_r+0xac>
 8011b9a:	233f      	movs	r3, #63	@ 0x3f
 8011b9c:	e7d6      	b.n	8011b4c <_malloc_r+0xac>
 8011b9e:	237e      	movs	r3, #126	@ 0x7e
 8011ba0:	e7d4      	b.n	8011b4c <_malloc_r+0xac>
 8011ba2:	2800      	cmp	r0, #0
 8011ba4:	68e1      	ldr	r1, [r4, #12]
 8011ba6:	db04      	blt.n	8011bb2 <_malloc_r+0x112>
 8011ba8:	68a3      	ldr	r3, [r4, #8]
 8011baa:	60d9      	str	r1, [r3, #12]
 8011bac:	608b      	str	r3, [r1, #8]
 8011bae:	18a3      	adds	r3, r4, r2
 8011bb0:	e7a3      	b.n	8011afa <_malloc_r+0x5a>
 8011bb2:	460c      	mov	r4, r1
 8011bb4:	e7d0      	b.n	8011b58 <_malloc_r+0xb8>
 8011bb6:	2800      	cmp	r0, #0
 8011bb8:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8011bbc:	db07      	blt.n	8011bce <_malloc_r+0x12e>
 8011bbe:	44a4      	add	ip, r4
 8011bc0:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8011bc4:	f043 0301 	orr.w	r3, r3, #1
 8011bc8:	f8cc 3004 	str.w	r3, [ip, #4]
 8011bcc:	e799      	b.n	8011b02 <_malloc_r+0x62>
 8011bce:	f5bc 7f00 	cmp.w	ip, #512	@ 0x200
 8011bd2:	6870      	ldr	r0, [r6, #4]
 8011bd4:	f080 8095 	bcs.w	8011d02 <_malloc_r+0x262>
 8011bd8:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8011bdc:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8011be0:	f04f 0c01 	mov.w	ip, #1
 8011be4:	3201      	adds	r2, #1
 8011be6:	fa0c fc0e 	lsl.w	ip, ip, lr
 8011bea:	ea4c 0000 	orr.w	r0, ip, r0
 8011bee:	6070      	str	r0, [r6, #4]
 8011bf0:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8011bf4:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 8011bf8:	3808      	subs	r0, #8
 8011bfa:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8011bfe:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8011c02:	f8cc 400c 	str.w	r4, [ip, #12]
 8011c06:	1098      	asrs	r0, r3, #2
 8011c08:	2201      	movs	r2, #1
 8011c0a:	4082      	lsls	r2, r0
 8011c0c:	6870      	ldr	r0, [r6, #4]
 8011c0e:	4290      	cmp	r0, r2
 8011c10:	d326      	bcc.n	8011c60 <_malloc_r+0x1c0>
 8011c12:	4210      	tst	r0, r2
 8011c14:	d106      	bne.n	8011c24 <_malloc_r+0x184>
 8011c16:	f023 0303 	bic.w	r3, r3, #3
 8011c1a:	0052      	lsls	r2, r2, #1
 8011c1c:	4210      	tst	r0, r2
 8011c1e:	f103 0304 	add.w	r3, r3, #4
 8011c22:	d0fa      	beq.n	8011c1a <_malloc_r+0x17a>
 8011c24:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 8011c28:	46c1      	mov	r9, r8
 8011c2a:	469e      	mov	lr, r3
 8011c2c:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8011c30:	454c      	cmp	r4, r9
 8011c32:	f040 80b9 	bne.w	8011da8 <_malloc_r+0x308>
 8011c36:	f10e 0e01 	add.w	lr, lr, #1
 8011c3a:	f01e 0f03 	tst.w	lr, #3
 8011c3e:	f109 0908 	add.w	r9, r9, #8
 8011c42:	d1f3      	bne.n	8011c2c <_malloc_r+0x18c>
 8011c44:	0798      	lsls	r0, r3, #30
 8011c46:	f040 80e3 	bne.w	8011e10 <_malloc_r+0x370>
 8011c4a:	6873      	ldr	r3, [r6, #4]
 8011c4c:	ea23 0302 	bic.w	r3, r3, r2
 8011c50:	6073      	str	r3, [r6, #4]
 8011c52:	6870      	ldr	r0, [r6, #4]
 8011c54:	0052      	lsls	r2, r2, #1
 8011c56:	4290      	cmp	r0, r2
 8011c58:	d302      	bcc.n	8011c60 <_malloc_r+0x1c0>
 8011c5a:	2a00      	cmp	r2, #0
 8011c5c:	f040 80e5 	bne.w	8011e2a <_malloc_r+0x38a>
 8011c60:	f8d6 a008 	ldr.w	sl, [r6, #8]
 8011c64:	f8da 3004 	ldr.w	r3, [sl, #4]
 8011c68:	f023 0903 	bic.w	r9, r3, #3
 8011c6c:	45b9      	cmp	r9, r7
 8011c6e:	d304      	bcc.n	8011c7a <_malloc_r+0x1da>
 8011c70:	eba9 0207 	sub.w	r2, r9, r7
 8011c74:	2a0f      	cmp	r2, #15
 8011c76:	f300 8141 	bgt.w	8011efc <_malloc_r+0x45c>
 8011c7a:	4b46      	ldr	r3, [pc, #280]	@ (8011d94 <_malloc_r+0x2f4>)
 8011c7c:	6819      	ldr	r1, [r3, #0]
 8011c7e:	3110      	adds	r1, #16
 8011c80:	4439      	add	r1, r7
 8011c82:	2008      	movs	r0, #8
 8011c84:	9101      	str	r1, [sp, #4]
 8011c86:	f002 f98f 	bl	8013fa8 <sysconf>
 8011c8a:	4a43      	ldr	r2, [pc, #268]	@ (8011d98 <_malloc_r+0x2f8>)
 8011c8c:	9901      	ldr	r1, [sp, #4]
 8011c8e:	6813      	ldr	r3, [r2, #0]
 8011c90:	3301      	adds	r3, #1
 8011c92:	bf1f      	itttt	ne
 8011c94:	f101 31ff 	addne.w	r1, r1, #4294967295	@ 0xffffffff
 8011c98:	1809      	addne	r1, r1, r0
 8011c9a:	4243      	negne	r3, r0
 8011c9c:	4019      	andne	r1, r3
 8011c9e:	4680      	mov	r8, r0
 8011ca0:	4628      	mov	r0, r5
 8011ca2:	9101      	str	r1, [sp, #4]
 8011ca4:	f002 f95e 	bl	8013f64 <_sbrk_r>
 8011ca8:	1c42      	adds	r2, r0, #1
 8011caa:	eb0a 0b09 	add.w	fp, sl, r9
 8011cae:	4604      	mov	r4, r0
 8011cb0:	f000 80f7 	beq.w	8011ea2 <_malloc_r+0x402>
 8011cb4:	4583      	cmp	fp, r0
 8011cb6:	9901      	ldr	r1, [sp, #4]
 8011cb8:	4a37      	ldr	r2, [pc, #220]	@ (8011d98 <_malloc_r+0x2f8>)
 8011cba:	d902      	bls.n	8011cc2 <_malloc_r+0x222>
 8011cbc:	45b2      	cmp	sl, r6
 8011cbe:	f040 80f0 	bne.w	8011ea2 <_malloc_r+0x402>
 8011cc2:	4b36      	ldr	r3, [pc, #216]	@ (8011d9c <_malloc_r+0x2fc>)
 8011cc4:	6818      	ldr	r0, [r3, #0]
 8011cc6:	45a3      	cmp	fp, r4
 8011cc8:	eb00 0e01 	add.w	lr, r0, r1
 8011ccc:	f8c3 e000 	str.w	lr, [r3]
 8011cd0:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8011cd4:	f040 80ab 	bne.w	8011e2e <_malloc_r+0x38e>
 8011cd8:	ea1b 0f0c 	tst.w	fp, ip
 8011cdc:	f040 80a7 	bne.w	8011e2e <_malloc_r+0x38e>
 8011ce0:	68b2      	ldr	r2, [r6, #8]
 8011ce2:	4449      	add	r1, r9
 8011ce4:	f041 0101 	orr.w	r1, r1, #1
 8011ce8:	6051      	str	r1, [r2, #4]
 8011cea:	4a2d      	ldr	r2, [pc, #180]	@ (8011da0 <_malloc_r+0x300>)
 8011cec:	681b      	ldr	r3, [r3, #0]
 8011cee:	6811      	ldr	r1, [r2, #0]
 8011cf0:	428b      	cmp	r3, r1
 8011cf2:	bf88      	it	hi
 8011cf4:	6013      	strhi	r3, [r2, #0]
 8011cf6:	4a2b      	ldr	r2, [pc, #172]	@ (8011da4 <_malloc_r+0x304>)
 8011cf8:	6811      	ldr	r1, [r2, #0]
 8011cfa:	428b      	cmp	r3, r1
 8011cfc:	bf88      	it	hi
 8011cfe:	6013      	strhi	r3, [r2, #0]
 8011d00:	e0cf      	b.n	8011ea2 <_malloc_r+0x402>
 8011d02:	f5bc 6f20 	cmp.w	ip, #2560	@ 0xa00
 8011d06:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8011d0a:	d218      	bcs.n	8011d3e <_malloc_r+0x29e>
 8011d0c:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8011d10:	3238      	adds	r2, #56	@ 0x38
 8011d12:	f102 0e01 	add.w	lr, r2, #1
 8011d16:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 8011d1a:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 8011d1e:	45f0      	cmp	r8, lr
 8011d20:	d12b      	bne.n	8011d7a <_malloc_r+0x2da>
 8011d22:	1092      	asrs	r2, r2, #2
 8011d24:	f04f 0c01 	mov.w	ip, #1
 8011d28:	fa0c f202 	lsl.w	r2, ip, r2
 8011d2c:	4302      	orrs	r2, r0
 8011d2e:	6072      	str	r2, [r6, #4]
 8011d30:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8011d34:	f8c8 4008 	str.w	r4, [r8, #8]
 8011d38:	f8ce 400c 	str.w	r4, [lr, #12]
 8011d3c:	e763      	b.n	8011c06 <_malloc_r+0x166>
 8011d3e:	2a14      	cmp	r2, #20
 8011d40:	d801      	bhi.n	8011d46 <_malloc_r+0x2a6>
 8011d42:	325b      	adds	r2, #91	@ 0x5b
 8011d44:	e7e5      	b.n	8011d12 <_malloc_r+0x272>
 8011d46:	2a54      	cmp	r2, #84	@ 0x54
 8011d48:	d803      	bhi.n	8011d52 <_malloc_r+0x2b2>
 8011d4a:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8011d4e:	326e      	adds	r2, #110	@ 0x6e
 8011d50:	e7df      	b.n	8011d12 <_malloc_r+0x272>
 8011d52:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 8011d56:	d803      	bhi.n	8011d60 <_malloc_r+0x2c0>
 8011d58:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8011d5c:	3277      	adds	r2, #119	@ 0x77
 8011d5e:	e7d8      	b.n	8011d12 <_malloc_r+0x272>
 8011d60:	f240 5e54 	movw	lr, #1364	@ 0x554
 8011d64:	4572      	cmp	r2, lr
 8011d66:	bf9a      	itte	ls
 8011d68:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8011d6c:	327c      	addls	r2, #124	@ 0x7c
 8011d6e:	227e      	movhi	r2, #126	@ 0x7e
 8011d70:	e7cf      	b.n	8011d12 <_malloc_r+0x272>
 8011d72:	f8de e008 	ldr.w	lr, [lr, #8]
 8011d76:	45f0      	cmp	r8, lr
 8011d78:	d005      	beq.n	8011d86 <_malloc_r+0x2e6>
 8011d7a:	f8de 2004 	ldr.w	r2, [lr, #4]
 8011d7e:	f022 0203 	bic.w	r2, r2, #3
 8011d82:	4562      	cmp	r2, ip
 8011d84:	d8f5      	bhi.n	8011d72 <_malloc_r+0x2d2>
 8011d86:	f8de 800c 	ldr.w	r8, [lr, #12]
 8011d8a:	e7d1      	b.n	8011d30 <_malloc_r+0x290>
 8011d8c:	240002cc 	.word	0x240002cc
 8011d90:	240002d4 	.word	0x240002d4
 8011d94:	24014c28 	.word	0x24014c28
 8011d98:	240002c4 	.word	0x240002c4
 8011d9c:	24014bf8 	.word	0x24014bf8
 8011da0:	24014c24 	.word	0x24014c24
 8011da4:	24014c20 	.word	0x24014c20
 8011da8:	6860      	ldr	r0, [r4, #4]
 8011daa:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8011dae:	f020 0003 	bic.w	r0, r0, #3
 8011db2:	eba0 0a07 	sub.w	sl, r0, r7
 8011db6:	f1ba 0f0f 	cmp.w	sl, #15
 8011dba:	dd12      	ble.n	8011de2 <_malloc_r+0x342>
 8011dbc:	68a3      	ldr	r3, [r4, #8]
 8011dbe:	19e2      	adds	r2, r4, r7
 8011dc0:	f047 0701 	orr.w	r7, r7, #1
 8011dc4:	6067      	str	r7, [r4, #4]
 8011dc6:	f8c3 c00c 	str.w	ip, [r3, #12]
 8011dca:	f8cc 3008 	str.w	r3, [ip, #8]
 8011dce:	f04a 0301 	orr.w	r3, sl, #1
 8011dd2:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8011dd6:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8011dda:	6053      	str	r3, [r2, #4]
 8011ddc:	f844 a000 	str.w	sl, [r4, r0]
 8011de0:	e68f      	b.n	8011b02 <_malloc_r+0x62>
 8011de2:	f1ba 0f00 	cmp.w	sl, #0
 8011de6:	db11      	blt.n	8011e0c <_malloc_r+0x36c>
 8011de8:	4420      	add	r0, r4
 8011dea:	6843      	ldr	r3, [r0, #4]
 8011dec:	f043 0301 	orr.w	r3, r3, #1
 8011df0:	6043      	str	r3, [r0, #4]
 8011df2:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8011df6:	4628      	mov	r0, r5
 8011df8:	f8c3 c00c 	str.w	ip, [r3, #12]
 8011dfc:	f8cc 3008 	str.w	r3, [ip, #8]
 8011e00:	f001 fa88 	bl	8013314 <__malloc_unlock>
 8011e04:	4620      	mov	r0, r4
 8011e06:	b003      	add	sp, #12
 8011e08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011e0c:	4664      	mov	r4, ip
 8011e0e:	e70f      	b.n	8011c30 <_malloc_r+0x190>
 8011e10:	f858 0908 	ldr.w	r0, [r8], #-8
 8011e14:	4540      	cmp	r0, r8
 8011e16:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8011e1a:	f43f af13 	beq.w	8011c44 <_malloc_r+0x1a4>
 8011e1e:	e718      	b.n	8011c52 <_malloc_r+0x1b2>
 8011e20:	3304      	adds	r3, #4
 8011e22:	0052      	lsls	r2, r2, #1
 8011e24:	4210      	tst	r0, r2
 8011e26:	d0fb      	beq.n	8011e20 <_malloc_r+0x380>
 8011e28:	e6fc      	b.n	8011c24 <_malloc_r+0x184>
 8011e2a:	4673      	mov	r3, lr
 8011e2c:	e7fa      	b.n	8011e24 <_malloc_r+0x384>
 8011e2e:	6810      	ldr	r0, [r2, #0]
 8011e30:	3001      	adds	r0, #1
 8011e32:	bf1b      	ittet	ne
 8011e34:	eba4 0b0b 	subne.w	fp, r4, fp
 8011e38:	eb0b 020e 	addne.w	r2, fp, lr
 8011e3c:	6014      	streq	r4, [r2, #0]
 8011e3e:	601a      	strne	r2, [r3, #0]
 8011e40:	f014 0b07 	ands.w	fp, r4, #7
 8011e44:	bf1a      	itte	ne
 8011e46:	f1cb 0008 	rsbne	r0, fp, #8
 8011e4a:	1824      	addne	r4, r4, r0
 8011e4c:	4658      	moveq	r0, fp
 8011e4e:	1862      	adds	r2, r4, r1
 8011e50:	ea02 010c 	and.w	r1, r2, ip
 8011e54:	4480      	add	r8, r0
 8011e56:	eba8 0801 	sub.w	r8, r8, r1
 8011e5a:	ea08 080c 	and.w	r8, r8, ip
 8011e5e:	4641      	mov	r1, r8
 8011e60:	4628      	mov	r0, r5
 8011e62:	9201      	str	r2, [sp, #4]
 8011e64:	f002 f87e 	bl	8013f64 <_sbrk_r>
 8011e68:	1c43      	adds	r3, r0, #1
 8011e6a:	9a01      	ldr	r2, [sp, #4]
 8011e6c:	4b28      	ldr	r3, [pc, #160]	@ (8011f10 <_malloc_r+0x470>)
 8011e6e:	d107      	bne.n	8011e80 <_malloc_r+0x3e0>
 8011e70:	f1bb 0f00 	cmp.w	fp, #0
 8011e74:	d023      	beq.n	8011ebe <_malloc_r+0x41e>
 8011e76:	f1ab 0008 	sub.w	r0, fp, #8
 8011e7a:	4410      	add	r0, r2
 8011e7c:	f04f 0800 	mov.w	r8, #0
 8011e80:	681a      	ldr	r2, [r3, #0]
 8011e82:	60b4      	str	r4, [r6, #8]
 8011e84:	1b00      	subs	r0, r0, r4
 8011e86:	4440      	add	r0, r8
 8011e88:	4442      	add	r2, r8
 8011e8a:	f040 0001 	orr.w	r0, r0, #1
 8011e8e:	45b2      	cmp	sl, r6
 8011e90:	601a      	str	r2, [r3, #0]
 8011e92:	6060      	str	r0, [r4, #4]
 8011e94:	f43f af29 	beq.w	8011cea <_malloc_r+0x24a>
 8011e98:	f1b9 0f0f 	cmp.w	r9, #15
 8011e9c:	d812      	bhi.n	8011ec4 <_malloc_r+0x424>
 8011e9e:	2301      	movs	r3, #1
 8011ea0:	6063      	str	r3, [r4, #4]
 8011ea2:	68b3      	ldr	r3, [r6, #8]
 8011ea4:	685b      	ldr	r3, [r3, #4]
 8011ea6:	f023 0303 	bic.w	r3, r3, #3
 8011eaa:	42bb      	cmp	r3, r7
 8011eac:	eba3 0207 	sub.w	r2, r3, r7
 8011eb0:	d301      	bcc.n	8011eb6 <_malloc_r+0x416>
 8011eb2:	2a0f      	cmp	r2, #15
 8011eb4:	dc22      	bgt.n	8011efc <_malloc_r+0x45c>
 8011eb6:	4628      	mov	r0, r5
 8011eb8:	f001 fa2c 	bl	8013314 <__malloc_unlock>
 8011ebc:	e5fc      	b.n	8011ab8 <_malloc_r+0x18>
 8011ebe:	4610      	mov	r0, r2
 8011ec0:	46d8      	mov	r8, fp
 8011ec2:	e7dd      	b.n	8011e80 <_malloc_r+0x3e0>
 8011ec4:	f8da 2004 	ldr.w	r2, [sl, #4]
 8011ec8:	f1a9 090c 	sub.w	r9, r9, #12
 8011ecc:	f029 0907 	bic.w	r9, r9, #7
 8011ed0:	f002 0201 	and.w	r2, r2, #1
 8011ed4:	ea42 0209 	orr.w	r2, r2, r9
 8011ed8:	f8ca 2004 	str.w	r2, [sl, #4]
 8011edc:	2105      	movs	r1, #5
 8011ede:	eb0a 0209 	add.w	r2, sl, r9
 8011ee2:	f1b9 0f0f 	cmp.w	r9, #15
 8011ee6:	e9c2 1101 	strd	r1, r1, [r2, #4]
 8011eea:	f67f aefe 	bls.w	8011cea <_malloc_r+0x24a>
 8011eee:	f10a 0108 	add.w	r1, sl, #8
 8011ef2:	4628      	mov	r0, r5
 8011ef4:	f7ff fd14 	bl	8011920 <_free_r>
 8011ef8:	4b05      	ldr	r3, [pc, #20]	@ (8011f10 <_malloc_r+0x470>)
 8011efa:	e6f6      	b.n	8011cea <_malloc_r+0x24a>
 8011efc:	68b4      	ldr	r4, [r6, #8]
 8011efe:	f047 0301 	orr.w	r3, r7, #1
 8011f02:	4427      	add	r7, r4
 8011f04:	f042 0201 	orr.w	r2, r2, #1
 8011f08:	6063      	str	r3, [r4, #4]
 8011f0a:	60b7      	str	r7, [r6, #8]
 8011f0c:	607a      	str	r2, [r7, #4]
 8011f0e:	e5f8      	b.n	8011b02 <_malloc_r+0x62>
 8011f10:	24014bf8 	.word	0x24014bf8

08011f14 <__ascii_mbtowc>:
 8011f14:	b082      	sub	sp, #8
 8011f16:	b901      	cbnz	r1, 8011f1a <__ascii_mbtowc+0x6>
 8011f18:	a901      	add	r1, sp, #4
 8011f1a:	b142      	cbz	r2, 8011f2e <__ascii_mbtowc+0x1a>
 8011f1c:	b14b      	cbz	r3, 8011f32 <__ascii_mbtowc+0x1e>
 8011f1e:	7813      	ldrb	r3, [r2, #0]
 8011f20:	600b      	str	r3, [r1, #0]
 8011f22:	7812      	ldrb	r2, [r2, #0]
 8011f24:	1e10      	subs	r0, r2, #0
 8011f26:	bf18      	it	ne
 8011f28:	2001      	movne	r0, #1
 8011f2a:	b002      	add	sp, #8
 8011f2c:	4770      	bx	lr
 8011f2e:	4610      	mov	r0, r2
 8011f30:	e7fb      	b.n	8011f2a <__ascii_mbtowc+0x16>
 8011f32:	f06f 0001 	mvn.w	r0, #1
 8011f36:	e7f8      	b.n	8011f2a <__ascii_mbtowc+0x16>

08011f38 <_svfprintf_r>:
 8011f38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f3c:	ed2d 8b04 	vpush	{d8-d9}
 8011f40:	b0cb      	sub	sp, #300	@ 0x12c
 8011f42:	468a      	mov	sl, r1
 8011f44:	4691      	mov	r9, r2
 8011f46:	461e      	mov	r6, r3
 8011f48:	9002      	str	r0, [sp, #8]
 8011f4a:	f7fe fe2f 	bl	8010bac <_localeconv_r>
 8011f4e:	6803      	ldr	r3, [r0, #0]
 8011f50:	930f      	str	r3, [sp, #60]	@ 0x3c
 8011f52:	4618      	mov	r0, r3
 8011f54:	f7ee fa14 	bl	8000380 <strlen>
 8011f58:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8011f5c:	9009      	str	r0, [sp, #36]	@ 0x24
 8011f5e:	061c      	lsls	r4, r3, #24
 8011f60:	d515      	bpl.n	8011f8e <_svfprintf_r+0x56>
 8011f62:	f8da 3010 	ldr.w	r3, [sl, #16]
 8011f66:	b993      	cbnz	r3, 8011f8e <_svfprintf_r+0x56>
 8011f68:	9802      	ldr	r0, [sp, #8]
 8011f6a:	2140      	movs	r1, #64	@ 0x40
 8011f6c:	f7ff fd98 	bl	8011aa0 <_malloc_r>
 8011f70:	f8ca 0000 	str.w	r0, [sl]
 8011f74:	f8ca 0010 	str.w	r0, [sl, #16]
 8011f78:	b930      	cbnz	r0, 8011f88 <_svfprintf_r+0x50>
 8011f7a:	9a02      	ldr	r2, [sp, #8]
 8011f7c:	230c      	movs	r3, #12
 8011f7e:	6013      	str	r3, [r2, #0]
 8011f80:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8011f84:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011f86:	e1e1      	b.n	801234c <_svfprintf_r+0x414>
 8011f88:	2340      	movs	r3, #64	@ 0x40
 8011f8a:	f8ca 3014 	str.w	r3, [sl, #20]
 8011f8e:	2300      	movs	r3, #0
 8011f90:	e9cd 331f 	strd	r3, r3, [sp, #124]	@ 0x7c
 8011f94:	ed9f 8b96 	vldr	d8, [pc, #600]	@ 80121f0 <_svfprintf_r+0x2b8>
 8011f98:	e9cd 3311 	strd	r3, r3, [sp, #68]	@ 0x44
 8011f9c:	ac21      	add	r4, sp, #132	@ 0x84
 8011f9e:	941e      	str	r4, [sp, #120]	@ 0x78
 8011fa0:	9303      	str	r3, [sp, #12]
 8011fa2:	9307      	str	r3, [sp, #28]
 8011fa4:	930e      	str	r3, [sp, #56]	@ 0x38
 8011fa6:	9310      	str	r3, [sp, #64]	@ 0x40
 8011fa8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011faa:	464b      	mov	r3, r9
 8011fac:	461d      	mov	r5, r3
 8011fae:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011fb2:	b10a      	cbz	r2, 8011fb8 <_svfprintf_r+0x80>
 8011fb4:	2a25      	cmp	r2, #37	@ 0x25
 8011fb6:	d1f9      	bne.n	8011fac <_svfprintf_r+0x74>
 8011fb8:	ebb5 0709 	subs.w	r7, r5, r9
 8011fbc:	d00d      	beq.n	8011fda <_svfprintf_r+0xa2>
 8011fbe:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8011fc0:	443b      	add	r3, r7
 8011fc2:	9320      	str	r3, [sp, #128]	@ 0x80
 8011fc4:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8011fc6:	3301      	adds	r3, #1
 8011fc8:	2b07      	cmp	r3, #7
 8011fca:	e9c4 9700 	strd	r9, r7, [r4]
 8011fce:	931f      	str	r3, [sp, #124]	@ 0x7c
 8011fd0:	dc75      	bgt.n	80120be <_svfprintf_r+0x186>
 8011fd2:	3408      	adds	r4, #8
 8011fd4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011fd6:	443b      	add	r3, r7
 8011fd8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011fda:	782b      	ldrb	r3, [r5, #0]
 8011fdc:	2b00      	cmp	r3, #0
 8011fde:	f001 80ee 	beq.w	80131be <_svfprintf_r+0x1286>
 8011fe2:	2200      	movs	r2, #0
 8011fe4:	1c6b      	adds	r3, r5, #1
 8011fe6:	f88d 205b 	strb.w	r2, [sp, #91]	@ 0x5b
 8011fea:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 8011fee:	920a      	str	r2, [sp, #40]	@ 0x28
 8011ff0:	4615      	mov	r5, r2
 8011ff2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011ff6:	9204      	str	r2, [sp, #16]
 8011ff8:	9308      	str	r3, [sp, #32]
 8011ffa:	9b04      	ldr	r3, [sp, #16]
 8011ffc:	3b20      	subs	r3, #32
 8011ffe:	2b5a      	cmp	r3, #90	@ 0x5a
 8012000:	f200 8564 	bhi.w	8012acc <_svfprintf_r+0xb94>
 8012004:	e8df f013 	tbh	[pc, r3, lsl #1]
 8012008:	0562009c 	.word	0x0562009c
 801200c:	00a40562 	.word	0x00a40562
 8012010:	05620562 	.word	0x05620562
 8012014:	00840562 	.word	0x00840562
 8012018:	05620562 	.word	0x05620562
 801201c:	00b100a7 	.word	0x00b100a7
 8012020:	00ae0562 	.word	0x00ae0562
 8012024:	056200b3 	.word	0x056200b3
 8012028:	00d000cd 	.word	0x00d000cd
 801202c:	00d000d0 	.word	0x00d000d0
 8012030:	00d000d0 	.word	0x00d000d0
 8012034:	00d000d0 	.word	0x00d000d0
 8012038:	00d000d0 	.word	0x00d000d0
 801203c:	05620562 	.word	0x05620562
 8012040:	05620562 	.word	0x05620562
 8012044:	05620562 	.word	0x05620562
 8012048:	01460562 	.word	0x01460562
 801204c:	01070562 	.word	0x01070562
 8012050:	0146011a 	.word	0x0146011a
 8012054:	01460146 	.word	0x01460146
 8012058:	05620562 	.word	0x05620562
 801205c:	05620562 	.word	0x05620562
 8012060:	056200e1 	.word	0x056200e1
 8012064:	045c0562 	.word	0x045c0562
 8012068:	05620562 	.word	0x05620562
 801206c:	04a60562 	.word	0x04a60562
 8012070:	04c70562 	.word	0x04c70562
 8012074:	05620562 	.word	0x05620562
 8012078:	056204e9 	.word	0x056204e9
 801207c:	05620562 	.word	0x05620562
 8012080:	05620562 	.word	0x05620562
 8012084:	05620562 	.word	0x05620562
 8012088:	01460562 	.word	0x01460562
 801208c:	01070562 	.word	0x01070562
 8012090:	0146011c 	.word	0x0146011c
 8012094:	01460146 	.word	0x01460146
 8012098:	011c00e4 	.word	0x011c00e4
 801209c:	05620101 	.word	0x05620101
 80120a0:	056200fa 	.word	0x056200fa
 80120a4:	045e043d 	.word	0x045e043d
 80120a8:	01010495 	.word	0x01010495
 80120ac:	04a60562 	.word	0x04a60562
 80120b0:	04c9009a 	.word	0x04c9009a
 80120b4:	05620562 	.word	0x05620562
 80120b8:	05620065 	.word	0x05620065
 80120bc:	009a      	.short	0x009a
 80120be:	9802      	ldr	r0, [sp, #8]
 80120c0:	aa1e      	add	r2, sp, #120	@ 0x78
 80120c2:	4651      	mov	r1, sl
 80120c4:	f002 f836 	bl	8014134 <__ssprint_r>
 80120c8:	2800      	cmp	r0, #0
 80120ca:	f040 813a 	bne.w	8012342 <_svfprintf_r+0x40a>
 80120ce:	ac21      	add	r4, sp, #132	@ 0x84
 80120d0:	e780      	b.n	8011fd4 <_svfprintf_r+0x9c>
 80120d2:	4b49      	ldr	r3, [pc, #292]	@ (80121f8 <_svfprintf_r+0x2c0>)
 80120d4:	9312      	str	r3, [sp, #72]	@ 0x48
 80120d6:	f015 0320 	ands.w	r3, r5, #32
 80120da:	f000 8481 	beq.w	80129e0 <_svfprintf_r+0xaa8>
 80120de:	3607      	adds	r6, #7
 80120e0:	f026 0307 	bic.w	r3, r6, #7
 80120e4:	461a      	mov	r2, r3
 80120e6:	685f      	ldr	r7, [r3, #4]
 80120e8:	f852 6b08 	ldr.w	r6, [r2], #8
 80120ec:	9205      	str	r2, [sp, #20]
 80120ee:	07eb      	lsls	r3, r5, #31
 80120f0:	d50a      	bpl.n	8012108 <_svfprintf_r+0x1d0>
 80120f2:	ea56 0307 	orrs.w	r3, r6, r7
 80120f6:	d007      	beq.n	8012108 <_svfprintf_r+0x1d0>
 80120f8:	2330      	movs	r3, #48	@ 0x30
 80120fa:	f88d 305c 	strb.w	r3, [sp, #92]	@ 0x5c
 80120fe:	9b04      	ldr	r3, [sp, #16]
 8012100:	f88d 305d 	strb.w	r3, [sp, #93]	@ 0x5d
 8012104:	f045 0502 	orr.w	r5, r5, #2
 8012108:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 801210c:	2302      	movs	r3, #2
 801210e:	e3e7      	b.n	80128e0 <_svfprintf_r+0x9a8>
 8012110:	9802      	ldr	r0, [sp, #8]
 8012112:	f7fe fd4b 	bl	8010bac <_localeconv_r>
 8012116:	6843      	ldr	r3, [r0, #4]
 8012118:	9310      	str	r3, [sp, #64]	@ 0x40
 801211a:	4618      	mov	r0, r3
 801211c:	f7ee f930 	bl	8000380 <strlen>
 8012120:	900e      	str	r0, [sp, #56]	@ 0x38
 8012122:	9802      	ldr	r0, [sp, #8]
 8012124:	f7fe fd42 	bl	8010bac <_localeconv_r>
 8012128:	6883      	ldr	r3, [r0, #8]
 801212a:	9307      	str	r3, [sp, #28]
 801212c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801212e:	b12b      	cbz	r3, 801213c <_svfprintf_r+0x204>
 8012130:	9b07      	ldr	r3, [sp, #28]
 8012132:	b11b      	cbz	r3, 801213c <_svfprintf_r+0x204>
 8012134:	781b      	ldrb	r3, [r3, #0]
 8012136:	b10b      	cbz	r3, 801213c <_svfprintf_r+0x204>
 8012138:	f445 6580 	orr.w	r5, r5, #1024	@ 0x400
 801213c:	9b08      	ldr	r3, [sp, #32]
 801213e:	e758      	b.n	8011ff2 <_svfprintf_r+0xba>
 8012140:	f89d 305b 	ldrb.w	r3, [sp, #91]	@ 0x5b
 8012144:	2b00      	cmp	r3, #0
 8012146:	d1f9      	bne.n	801213c <_svfprintf_r+0x204>
 8012148:	2320      	movs	r3, #32
 801214a:	f88d 305b 	strb.w	r3, [sp, #91]	@ 0x5b
 801214e:	e7f5      	b.n	801213c <_svfprintf_r+0x204>
 8012150:	f045 0501 	orr.w	r5, r5, #1
 8012154:	e7f2      	b.n	801213c <_svfprintf_r+0x204>
 8012156:	f856 3b04 	ldr.w	r3, [r6], #4
 801215a:	930a      	str	r3, [sp, #40]	@ 0x28
 801215c:	2b00      	cmp	r3, #0
 801215e:	daed      	bge.n	801213c <_svfprintf_r+0x204>
 8012160:	425b      	negs	r3, r3
 8012162:	930a      	str	r3, [sp, #40]	@ 0x28
 8012164:	f045 0504 	orr.w	r5, r5, #4
 8012168:	e7e8      	b.n	801213c <_svfprintf_r+0x204>
 801216a:	232b      	movs	r3, #43	@ 0x2b
 801216c:	e7ed      	b.n	801214a <_svfprintf_r+0x212>
 801216e:	9b08      	ldr	r3, [sp, #32]
 8012170:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012174:	9204      	str	r2, [sp, #16]
 8012176:	2a2a      	cmp	r2, #42	@ 0x2a
 8012178:	d10f      	bne.n	801219a <_svfprintf_r+0x262>
 801217a:	f856 2b04 	ldr.w	r2, [r6], #4
 801217e:	9308      	str	r3, [sp, #32]
 8012180:	ea42 78e2 	orr.w	r8, r2, r2, asr #31
 8012184:	e7da      	b.n	801213c <_svfprintf_r+0x204>
 8012186:	fb01 2808 	mla	r8, r1, r8, r2
 801218a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801218e:	9204      	str	r2, [sp, #16]
 8012190:	9a04      	ldr	r2, [sp, #16]
 8012192:	3a30      	subs	r2, #48	@ 0x30
 8012194:	2a09      	cmp	r2, #9
 8012196:	d9f6      	bls.n	8012186 <_svfprintf_r+0x24e>
 8012198:	e72e      	b.n	8011ff8 <_svfprintf_r+0xc0>
 801219a:	f04f 0800 	mov.w	r8, #0
 801219e:	210a      	movs	r1, #10
 80121a0:	e7f6      	b.n	8012190 <_svfprintf_r+0x258>
 80121a2:	f045 0580 	orr.w	r5, r5, #128	@ 0x80
 80121a6:	e7c9      	b.n	801213c <_svfprintf_r+0x204>
 80121a8:	2200      	movs	r2, #0
 80121aa:	9b08      	ldr	r3, [sp, #32]
 80121ac:	920a      	str	r2, [sp, #40]	@ 0x28
 80121ae:	210a      	movs	r1, #10
 80121b0:	9a04      	ldr	r2, [sp, #16]
 80121b2:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80121b4:	3a30      	subs	r2, #48	@ 0x30
 80121b6:	fb01 2200 	mla	r2, r1, r0, r2
 80121ba:	920a      	str	r2, [sp, #40]	@ 0x28
 80121bc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80121c0:	9204      	str	r2, [sp, #16]
 80121c2:	3a30      	subs	r2, #48	@ 0x30
 80121c4:	2a09      	cmp	r2, #9
 80121c6:	d9f3      	bls.n	80121b0 <_svfprintf_r+0x278>
 80121c8:	e716      	b.n	8011ff8 <_svfprintf_r+0xc0>
 80121ca:	f045 0508 	orr.w	r5, r5, #8
 80121ce:	e7b5      	b.n	801213c <_svfprintf_r+0x204>
 80121d0:	9b08      	ldr	r3, [sp, #32]
 80121d2:	781b      	ldrb	r3, [r3, #0]
 80121d4:	2b68      	cmp	r3, #104	@ 0x68
 80121d6:	bf01      	itttt	eq
 80121d8:	9b08      	ldreq	r3, [sp, #32]
 80121da:	3301      	addeq	r3, #1
 80121dc:	9308      	streq	r3, [sp, #32]
 80121de:	f445 7500 	orreq.w	r5, r5, #512	@ 0x200
 80121e2:	bf18      	it	ne
 80121e4:	f045 0540 	orrne.w	r5, r5, #64	@ 0x40
 80121e8:	e7a8      	b.n	801213c <_svfprintf_r+0x204>
 80121ea:	bf00      	nop
 80121ec:	f3af 8000 	nop.w
	...
 80121f8:	08015ad5 	.word	0x08015ad5
 80121fc:	9b08      	ldr	r3, [sp, #32]
 80121fe:	781b      	ldrb	r3, [r3, #0]
 8012200:	2b6c      	cmp	r3, #108	@ 0x6c
 8012202:	d105      	bne.n	8012210 <_svfprintf_r+0x2d8>
 8012204:	9b08      	ldr	r3, [sp, #32]
 8012206:	3301      	adds	r3, #1
 8012208:	9308      	str	r3, [sp, #32]
 801220a:	f045 0520 	orr.w	r5, r5, #32
 801220e:	e795      	b.n	801213c <_svfprintf_r+0x204>
 8012210:	f045 0510 	orr.w	r5, r5, #16
 8012214:	e792      	b.n	801213c <_svfprintf_r+0x204>
 8012216:	4632      	mov	r2, r6
 8012218:	f852 3b04 	ldr.w	r3, [r2], #4
 801221c:	f88d 30c4 	strb.w	r3, [sp, #196]	@ 0xc4
 8012220:	2300      	movs	r3, #0
 8012222:	9205      	str	r2, [sp, #20]
 8012224:	f88d 305b 	strb.w	r3, [sp, #91]	@ 0x5b
 8012228:	469b      	mov	fp, r3
 801222a:	f04f 0801 	mov.w	r8, #1
 801222e:	930c      	str	r3, [sp, #48]	@ 0x30
 8012230:	461f      	mov	r7, r3
 8012232:	9306      	str	r3, [sp, #24]
 8012234:	461e      	mov	r6, r3
 8012236:	f10d 09c4 	add.w	r9, sp, #196	@ 0xc4
 801223a:	e1a1      	b.n	8012580 <_svfprintf_r+0x648>
 801223c:	f045 0510 	orr.w	r5, r5, #16
 8012240:	06a8      	lsls	r0, r5, #26
 8012242:	d512      	bpl.n	801226a <_svfprintf_r+0x332>
 8012244:	3607      	adds	r6, #7
 8012246:	f026 0307 	bic.w	r3, r6, #7
 801224a:	461a      	mov	r2, r3
 801224c:	685f      	ldr	r7, [r3, #4]
 801224e:	f852 6b08 	ldr.w	r6, [r2], #8
 8012252:	9205      	str	r2, [sp, #20]
 8012254:	2f00      	cmp	r7, #0
 8012256:	da06      	bge.n	8012266 <_svfprintf_r+0x32e>
 8012258:	4276      	negs	r6, r6
 801225a:	f04f 032d 	mov.w	r3, #45	@ 0x2d
 801225e:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8012262:	f88d 305b 	strb.w	r3, [sp, #91]	@ 0x5b
 8012266:	2301      	movs	r3, #1
 8012268:	e33d      	b.n	80128e6 <_svfprintf_r+0x9ae>
 801226a:	4633      	mov	r3, r6
 801226c:	06e9      	lsls	r1, r5, #27
 801226e:	f853 7b04 	ldr.w	r7, [r3], #4
 8012272:	9305      	str	r3, [sp, #20]
 8012274:	d502      	bpl.n	801227c <_svfprintf_r+0x344>
 8012276:	463e      	mov	r6, r7
 8012278:	17ff      	asrs	r7, r7, #31
 801227a:	e7eb      	b.n	8012254 <_svfprintf_r+0x31c>
 801227c:	066a      	lsls	r2, r5, #25
 801227e:	d503      	bpl.n	8012288 <_svfprintf_r+0x350>
 8012280:	b23e      	sxth	r6, r7
 8012282:	f347 37c0 	sbfx	r7, r7, #15, #1
 8012286:	e7e5      	b.n	8012254 <_svfprintf_r+0x31c>
 8012288:	05ab      	lsls	r3, r5, #22
 801228a:	d5f4      	bpl.n	8012276 <_svfprintf_r+0x33e>
 801228c:	b27e      	sxtb	r6, r7
 801228e:	f347 17c0 	sbfx	r7, r7, #7, #1
 8012292:	e7df      	b.n	8012254 <_svfprintf_r+0x31c>
 8012294:	3607      	adds	r6, #7
 8012296:	f026 0307 	bic.w	r3, r6, #7
 801229a:	ecb3 8b02 	vldmia	r3!, {d8}
 801229e:	ed9f 7b70 	vldr	d7, [pc, #448]	@ 8012460 <_svfprintf_r+0x528>
 80122a2:	eeb0 6bc8 	vabs.f64	d6, d8
 80122a6:	eeb4 6b47 	vcmp.f64	d6, d7
 80122aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80122ae:	9305      	str	r3, [sp, #20]
 80122b0:	dd18      	ble.n	80122e4 <_svfprintf_r+0x3ac>
 80122b2:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
 80122b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80122ba:	d502      	bpl.n	80122c2 <_svfprintf_r+0x38a>
 80122bc:	232d      	movs	r3, #45	@ 0x2d
 80122be:	f88d 305b 	strb.w	r3, [sp, #91]	@ 0x5b
 80122c2:	4a69      	ldr	r2, [pc, #420]	@ (8012468 <_svfprintf_r+0x530>)
 80122c4:	4b69      	ldr	r3, [pc, #420]	@ (801246c <_svfprintf_r+0x534>)
 80122c6:	9904      	ldr	r1, [sp, #16]
 80122c8:	f025 0580 	bic.w	r5, r5, #128	@ 0x80
 80122cc:	2947      	cmp	r1, #71	@ 0x47
 80122ce:	bfd4      	ite	le
 80122d0:	4691      	movle	r9, r2
 80122d2:	4699      	movgt	r9, r3
 80122d4:	f04f 0b00 	mov.w	fp, #0
 80122d8:	f04f 0803 	mov.w	r8, #3
 80122dc:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80122e0:	f000 bfa4 	b.w	801322c <_svfprintf_r+0x12f4>
 80122e4:	eeb4 8b48 	vcmp.f64	d8, d8
 80122e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80122ec:	d709      	bvc.n	8012302 <_svfprintf_r+0x3ca>
 80122ee:	ee18 3a90 	vmov	r3, s17
 80122f2:	2b00      	cmp	r3, #0
 80122f4:	bfbc      	itt	lt
 80122f6:	232d      	movlt	r3, #45	@ 0x2d
 80122f8:	f88d 305b 	strblt.w	r3, [sp, #91]	@ 0x5b
 80122fc:	4a5c      	ldr	r2, [pc, #368]	@ (8012470 <_svfprintf_r+0x538>)
 80122fe:	4b5d      	ldr	r3, [pc, #372]	@ (8012474 <_svfprintf_r+0x53c>)
 8012300:	e7e1      	b.n	80122c6 <_svfprintf_r+0x38e>
 8012302:	9b04      	ldr	r3, [sp, #16]
 8012304:	2b61      	cmp	r3, #97	@ 0x61
 8012306:	d027      	beq.n	8012358 <_svfprintf_r+0x420>
 8012308:	2b41      	cmp	r3, #65	@ 0x41
 801230a:	d127      	bne.n	801235c <_svfprintf_r+0x424>
 801230c:	2358      	movs	r3, #88	@ 0x58
 801230e:	2230      	movs	r2, #48	@ 0x30
 8012310:	f1b8 0f63 	cmp.w	r8, #99	@ 0x63
 8012314:	f88d 205c 	strb.w	r2, [sp, #92]	@ 0x5c
 8012318:	f88d 305d 	strb.w	r3, [sp, #93]	@ 0x5d
 801231c:	f045 0502 	orr.w	r5, r5, #2
 8012320:	f340 8089 	ble.w	8012436 <_svfprintf_r+0x4fe>
 8012324:	9802      	ldr	r0, [sp, #8]
 8012326:	f108 0101 	add.w	r1, r8, #1
 801232a:	f7ff fbb9 	bl	8011aa0 <_malloc_r>
 801232e:	4681      	mov	r9, r0
 8012330:	2800      	cmp	r0, #0
 8012332:	f040 8085 	bne.w	8012440 <_svfprintf_r+0x508>
 8012336:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 801233a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801233e:	f8aa 300c 	strh.w	r3, [sl, #12]
 8012342:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8012346:	065b      	lsls	r3, r3, #25
 8012348:	f53f ae1a 	bmi.w	8011f80 <_svfprintf_r+0x48>
 801234c:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 801234e:	b04b      	add	sp, #300	@ 0x12c
 8012350:	ecbd 8b04 	vpop	{d8-d9}
 8012354:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012358:	2378      	movs	r3, #120	@ 0x78
 801235a:	e7d8      	b.n	801230e <_svfprintf_r+0x3d6>
 801235c:	f1b8 3fff 	cmp.w	r8, #4294967295	@ 0xffffffff
 8012360:	d070      	beq.n	8012444 <_svfprintf_r+0x50c>
 8012362:	9b04      	ldr	r3, [sp, #16]
 8012364:	f023 0320 	bic.w	r3, r3, #32
 8012368:	2b47      	cmp	r3, #71	@ 0x47
 801236a:	d170      	bne.n	801244e <_svfprintf_r+0x516>
 801236c:	f1b8 0f00 	cmp.w	r8, #0
 8012370:	d16d      	bne.n	801244e <_svfprintf_r+0x516>
 8012372:	46c3      	mov	fp, r8
 8012374:	f04f 0801 	mov.w	r8, #1
 8012378:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
 801237c:	930c      	str	r3, [sp, #48]	@ 0x30
 801237e:	ee18 3a90 	vmov	r3, s17
 8012382:	2b00      	cmp	r3, #0
 8012384:	da66      	bge.n	8012454 <_svfprintf_r+0x51c>
 8012386:	eeb1 9b48 	vneg.f64	d9, d8
 801238a:	232d      	movs	r3, #45	@ 0x2d
 801238c:	930d      	str	r3, [sp, #52]	@ 0x34
 801238e:	9b04      	ldr	r3, [sp, #16]
 8012390:	f023 0720 	bic.w	r7, r3, #32
 8012394:	2f41      	cmp	r7, #65	@ 0x41
 8012396:	f040 81c6 	bne.w	8012726 <_svfprintf_r+0x7ee>
 801239a:	eeb0 0b49 	vmov.f64	d0, d9
 801239e:	a818      	add	r0, sp, #96	@ 0x60
 80123a0:	f7fe fc5a 	bl	8010c58 <frexp>
 80123a4:	eeb4 7b00 	vmov.f64	d7, #64	@ 0x3e000000  0.125
 80123a8:	ee20 0b07 	vmul.f64	d0, d0, d7
 80123ac:	eeb5 0b40 	vcmp.f64	d0, #0.0
 80123b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80123b4:	bf08      	it	eq
 80123b6:	2301      	moveq	r3, #1
 80123b8:	9a04      	ldr	r2, [sp, #16]
 80123ba:	bf08      	it	eq
 80123bc:	9318      	streq	r3, [sp, #96]	@ 0x60
 80123be:	492e      	ldr	r1, [pc, #184]	@ (8012478 <_svfprintf_r+0x540>)
 80123c0:	4b2e      	ldr	r3, [pc, #184]	@ (801247c <_svfprintf_r+0x544>)
 80123c2:	eeb3 7b00 	vmov.f64	d7, #48	@ 0x41800000  16.0
 80123c6:	2a61      	cmp	r2, #97	@ 0x61
 80123c8:	bf18      	it	ne
 80123ca:	4619      	movne	r1, r3
 80123cc:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 80123d0:	464b      	mov	r3, r9
 80123d2:	ee20 0b07 	vmul.f64	d0, d0, d7
 80123d6:	eefd 6bc0 	vcvt.s32.f64	s13, d0
 80123da:	ee16 0a90 	vmov	r0, s13
 80123de:	5c0e      	ldrb	r6, [r1, r0]
 80123e0:	f803 6b01 	strb.w	r6, [r3], #1
 80123e4:	1c56      	adds	r6, r2, #1
 80123e6:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80123ea:	ee30 0b46 	vsub.f64	d0, d0, d6
 80123ee:	d006      	beq.n	80123fe <_svfprintf_r+0x4c6>
 80123f0:	eeb5 0b40 	vcmp.f64	d0, #0.0
 80123f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80123f8:	f102 36ff 	add.w	r6, r2, #4294967295	@ 0xffffffff
 80123fc:	d12e      	bne.n	801245c <_svfprintf_r+0x524>
 80123fe:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 8012402:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8012406:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801240a:	dc39      	bgt.n	8012480 <_svfprintf_r+0x548>
 801240c:	eeb4 0b47 	vcmp.f64	d0, d7
 8012410:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012414:	d101      	bne.n	801241a <_svfprintf_r+0x4e2>
 8012416:	07c6      	lsls	r6, r0, #31
 8012418:	d432      	bmi.n	8012480 <_svfprintf_r+0x548>
 801241a:	4619      	mov	r1, r3
 801241c:	189e      	adds	r6, r3, r2
 801241e:	f04f 0c30 	mov.w	ip, #48	@ 0x30
 8012422:	1a70      	subs	r0, r6, r1
 8012424:	2800      	cmp	r0, #0
 8012426:	f280 817b 	bge.w	8012720 <_svfprintf_r+0x7e8>
 801242a:	1c51      	adds	r1, r2, #1
 801242c:	3201      	adds	r2, #1
 801242e:	bfb8      	it	lt
 8012430:	2100      	movlt	r1, #0
 8012432:	440b      	add	r3, r1
 8012434:	e037      	b.n	80124a6 <_svfprintf_r+0x56e>
 8012436:	f04f 0b00 	mov.w	fp, #0
 801243a:	f10d 09c4 	add.w	r9, sp, #196	@ 0xc4
 801243e:	e79b      	b.n	8012378 <_svfprintf_r+0x440>
 8012440:	4683      	mov	fp, r0
 8012442:	e799      	b.n	8012378 <_svfprintf_r+0x440>
 8012444:	f04f 0b00 	mov.w	fp, #0
 8012448:	f04f 0806 	mov.w	r8, #6
 801244c:	e794      	b.n	8012378 <_svfprintf_r+0x440>
 801244e:	f04f 0b00 	mov.w	fp, #0
 8012452:	e791      	b.n	8012378 <_svfprintf_r+0x440>
 8012454:	2300      	movs	r3, #0
 8012456:	eeb0 9b48 	vmov.f64	d9, d8
 801245a:	e797      	b.n	801238c <_svfprintf_r+0x454>
 801245c:	4632      	mov	r2, r6
 801245e:	e7b8      	b.n	80123d2 <_svfprintf_r+0x49a>
 8012460:	ffffffff 	.word	0xffffffff
 8012464:	7fefffff 	.word	0x7fefffff
 8012468:	08015c89 	.word	0x08015c89
 801246c:	08015c8d 	.word	0x08015c8d
 8012470:	08015c91 	.word	0x08015c91
 8012474:	08015c95 	.word	0x08015c95
 8012478:	08015ad5 	.word	0x08015ad5
 801247c:	08015ac4 	.word	0x08015ac4
 8012480:	7bce      	ldrb	r6, [r1, #15]
 8012482:	931c      	str	r3, [sp, #112]	@ 0x70
 8012484:	f04f 0c30 	mov.w	ip, #48	@ 0x30
 8012488:	981c      	ldr	r0, [sp, #112]	@ 0x70
 801248a:	1e42      	subs	r2, r0, #1
 801248c:	921c      	str	r2, [sp, #112]	@ 0x70
 801248e:	f810 2c01 	ldrb.w	r2, [r0, #-1]
 8012492:	42b2      	cmp	r2, r6
 8012494:	f000 8141 	beq.w	801271a <_svfprintf_r+0x7e2>
 8012498:	2a39      	cmp	r2, #57	@ 0x39
 801249a:	bf16      	itet	ne
 801249c:	3201      	addne	r2, #1
 801249e:	7a8a      	ldrbeq	r2, [r1, #10]
 80124a0:	b2d2      	uxtbne	r2, r2
 80124a2:	f800 2c01 	strb.w	r2, [r0, #-1]
 80124a6:	eba3 0309 	sub.w	r3, r3, r9
 80124aa:	2f47      	cmp	r7, #71	@ 0x47
 80124ac:	9e18      	ldr	r6, [sp, #96]	@ 0x60
 80124ae:	9303      	str	r3, [sp, #12]
 80124b0:	f040 8179 	bne.w	80127a6 <_svfprintf_r+0x86e>
 80124b4:	1cf1      	adds	r1, r6, #3
 80124b6:	db02      	blt.n	80124be <_svfprintf_r+0x586>
 80124b8:	4546      	cmp	r6, r8
 80124ba:	f340 8196 	ble.w	80127ea <_svfprintf_r+0x8b2>
 80124be:	9b04      	ldr	r3, [sp, #16]
 80124c0:	3b02      	subs	r3, #2
 80124c2:	9304      	str	r3, [sp, #16]
 80124c4:	9904      	ldr	r1, [sp, #16]
 80124c6:	f89d 2010 	ldrb.w	r2, [sp, #16]
 80124ca:	f021 0120 	bic.w	r1, r1, #32
 80124ce:	2941      	cmp	r1, #65	@ 0x41
 80124d0:	bf08      	it	eq
 80124d2:	320f      	addeq	r2, #15
 80124d4:	f106 33ff 	add.w	r3, r6, #4294967295	@ 0xffffffff
 80124d8:	bf06      	itte	eq
 80124da:	b2d2      	uxtbeq	r2, r2
 80124dc:	2101      	moveq	r1, #1
 80124de:	2100      	movne	r1, #0
 80124e0:	2b00      	cmp	r3, #0
 80124e2:	9318      	str	r3, [sp, #96]	@ 0x60
 80124e4:	bfb8      	it	lt
 80124e6:	f1c6 0301 	rsblt	r3, r6, #1
 80124ea:	f88d 2068 	strb.w	r2, [sp, #104]	@ 0x68
 80124ee:	bfb4      	ite	lt
 80124f0:	222d      	movlt	r2, #45	@ 0x2d
 80124f2:	222b      	movge	r2, #43	@ 0x2b
 80124f4:	2b09      	cmp	r3, #9
 80124f6:	f88d 2069 	strb.w	r2, [sp, #105]	@ 0x69
 80124fa:	f340 8169 	ble.w	80127d0 <_svfprintf_r+0x898>
 80124fe:	f10d 0077 	add.w	r0, sp, #119	@ 0x77
 8012502:	270a      	movs	r7, #10
 8012504:	4602      	mov	r2, r0
 8012506:	fbb3 f6f7 	udiv	r6, r3, r7
 801250a:	fb07 3116 	mls	r1, r7, r6, r3
 801250e:	3130      	adds	r1, #48	@ 0x30
 8012510:	f802 1c01 	strb.w	r1, [r2, #-1]
 8012514:	4619      	mov	r1, r3
 8012516:	2963      	cmp	r1, #99	@ 0x63
 8012518:	f100 30ff 	add.w	r0, r0, #4294967295	@ 0xffffffff
 801251c:	4633      	mov	r3, r6
 801251e:	dcf1      	bgt.n	8012504 <_svfprintf_r+0x5cc>
 8012520:	3330      	adds	r3, #48	@ 0x30
 8012522:	1e91      	subs	r1, r2, #2
 8012524:	f800 3c01 	strb.w	r3, [r0, #-1]
 8012528:	f10d 0669 	add.w	r6, sp, #105	@ 0x69
 801252c:	460b      	mov	r3, r1
 801252e:	f10d 0077 	add.w	r0, sp, #119	@ 0x77
 8012532:	4283      	cmp	r3, r0
 8012534:	f0c0 8147 	bcc.w	80127c6 <_svfprintf_r+0x88e>
 8012538:	f10d 0379 	add.w	r3, sp, #121	@ 0x79
 801253c:	1a9b      	subs	r3, r3, r2
 801253e:	4281      	cmp	r1, r0
 8012540:	bf88      	it	hi
 8012542:	2300      	movhi	r3, #0
 8012544:	f10d 026a 	add.w	r2, sp, #106	@ 0x6a
 8012548:	441a      	add	r2, r3
 801254a:	ab1a      	add	r3, sp, #104	@ 0x68
 801254c:	1ad3      	subs	r3, r2, r3
 801254e:	9a03      	ldr	r2, [sp, #12]
 8012550:	9311      	str	r3, [sp, #68]	@ 0x44
 8012552:	2a01      	cmp	r2, #1
 8012554:	eb03 0802 	add.w	r8, r3, r2
 8012558:	dc01      	bgt.n	801255e <_svfprintf_r+0x626>
 801255a:	07ea      	lsls	r2, r5, #31
 801255c:	d501      	bpl.n	8012562 <_svfprintf_r+0x62a>
 801255e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012560:	4498      	add	r8, r3
 8012562:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 8012566:	2700      	movs	r7, #0
 8012568:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
 801256c:	930c      	str	r3, [sp, #48]	@ 0x30
 801256e:	9706      	str	r7, [sp, #24]
 8012570:	463e      	mov	r6, r7
 8012572:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012574:	2b00      	cmp	r3, #0
 8012576:	f040 8180 	bne.w	801287a <_svfprintf_r+0x942>
 801257a:	2300      	movs	r3, #0
 801257c:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 801257e:	930c      	str	r3, [sp, #48]	@ 0x30
 8012580:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012582:	4543      	cmp	r3, r8
 8012584:	bfb8      	it	lt
 8012586:	4643      	movlt	r3, r8
 8012588:	930d      	str	r3, [sp, #52]	@ 0x34
 801258a:	f89d 305b 	ldrb.w	r3, [sp, #91]	@ 0x5b
 801258e:	b113      	cbz	r3, 8012596 <_svfprintf_r+0x65e>
 8012590:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012592:	3301      	adds	r3, #1
 8012594:	930d      	str	r3, [sp, #52]	@ 0x34
 8012596:	f015 0302 	ands.w	r3, r5, #2
 801259a:	9313      	str	r3, [sp, #76]	@ 0x4c
 801259c:	bf1e      	ittt	ne
 801259e:	9b0d      	ldrne	r3, [sp, #52]	@ 0x34
 80125a0:	3302      	addne	r3, #2
 80125a2:	930d      	strne	r3, [sp, #52]	@ 0x34
 80125a4:	f015 0384 	ands.w	r3, r5, #132	@ 0x84
 80125a8:	9314      	str	r3, [sp, #80]	@ 0x50
 80125aa:	d120      	bne.n	80125ee <_svfprintf_r+0x6b6>
 80125ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80125ae:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80125b0:	1a9b      	subs	r3, r3, r2
 80125b2:	2b00      	cmp	r3, #0
 80125b4:	dd1b      	ble.n	80125ee <_svfprintf_r+0x6b6>
 80125b6:	e9dd 2c1f 	ldrd	r2, ip, [sp, #124]	@ 0x7c
 80125ba:	49a5      	ldr	r1, [pc, #660]	@ (8012850 <_svfprintf_r+0x918>)
 80125bc:	6021      	str	r1, [r4, #0]
 80125be:	2b10      	cmp	r3, #16
 80125c0:	f102 0201 	add.w	r2, r2, #1
 80125c4:	f104 0008 	add.w	r0, r4, #8
 80125c8:	f300 828c 	bgt.w	8012ae4 <_svfprintf_r+0xbac>
 80125cc:	eb0c 0103 	add.w	r1, ip, r3
 80125d0:	2a07      	cmp	r2, #7
 80125d2:	e9cd 211f 	strd	r2, r1, [sp, #124]	@ 0x7c
 80125d6:	6063      	str	r3, [r4, #4]
 80125d8:	f340 8299 	ble.w	8012b0e <_svfprintf_r+0xbd6>
 80125dc:	9802      	ldr	r0, [sp, #8]
 80125de:	aa1e      	add	r2, sp, #120	@ 0x78
 80125e0:	4651      	mov	r1, sl
 80125e2:	f001 fda7 	bl	8014134 <__ssprint_r>
 80125e6:	2800      	cmp	r0, #0
 80125e8:	f040 85c7 	bne.w	801317a <_svfprintf_r+0x1242>
 80125ec:	ac21      	add	r4, sp, #132	@ 0x84
 80125ee:	f89d 205b 	ldrb.w	r2, [sp, #91]	@ 0x5b
 80125f2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80125f4:	b16a      	cbz	r2, 8012612 <_svfprintf_r+0x6da>
 80125f6:	f10d 025b 	add.w	r2, sp, #91	@ 0x5b
 80125fa:	6022      	str	r2, [r4, #0]
 80125fc:	2201      	movs	r2, #1
 80125fe:	4413      	add	r3, r2
 8012600:	9320      	str	r3, [sp, #128]	@ 0x80
 8012602:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8012604:	6062      	str	r2, [r4, #4]
 8012606:	4413      	add	r3, r2
 8012608:	2b07      	cmp	r3, #7
 801260a:	931f      	str	r3, [sp, #124]	@ 0x7c
 801260c:	f300 8281 	bgt.w	8012b12 <_svfprintf_r+0xbda>
 8012610:	3408      	adds	r4, #8
 8012612:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8012614:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8012616:	b162      	cbz	r2, 8012632 <_svfprintf_r+0x6fa>
 8012618:	aa17      	add	r2, sp, #92	@ 0x5c
 801261a:	6022      	str	r2, [r4, #0]
 801261c:	2202      	movs	r2, #2
 801261e:	4413      	add	r3, r2
 8012620:	9320      	str	r3, [sp, #128]	@ 0x80
 8012622:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8012624:	6062      	str	r2, [r4, #4]
 8012626:	3301      	adds	r3, #1
 8012628:	2b07      	cmp	r3, #7
 801262a:	931f      	str	r3, [sp, #124]	@ 0x7c
 801262c:	f300 827b 	bgt.w	8012b26 <_svfprintf_r+0xbee>
 8012630:	3408      	adds	r4, #8
 8012632:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8012634:	2b80      	cmp	r3, #128	@ 0x80
 8012636:	d120      	bne.n	801267a <_svfprintf_r+0x742>
 8012638:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801263a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801263c:	1a9b      	subs	r3, r3, r2
 801263e:	2b00      	cmp	r3, #0
 8012640:	dd1b      	ble.n	801267a <_svfprintf_r+0x742>
 8012642:	e9dd 2c1f 	ldrd	r2, ip, [sp, #124]	@ 0x7c
 8012646:	4983      	ldr	r1, [pc, #524]	@ (8012854 <_svfprintf_r+0x91c>)
 8012648:	6021      	str	r1, [r4, #0]
 801264a:	2b10      	cmp	r3, #16
 801264c:	f102 0201 	add.w	r2, r2, #1
 8012650:	f104 0008 	add.w	r0, r4, #8
 8012654:	f300 8271 	bgt.w	8012b3a <_svfprintf_r+0xc02>
 8012658:	eb0c 0103 	add.w	r1, ip, r3
 801265c:	2a07      	cmp	r2, #7
 801265e:	e9cd 211f 	strd	r2, r1, [sp, #124]	@ 0x7c
 8012662:	6063      	str	r3, [r4, #4]
 8012664:	f340 827e 	ble.w	8012b64 <_svfprintf_r+0xc2c>
 8012668:	9802      	ldr	r0, [sp, #8]
 801266a:	aa1e      	add	r2, sp, #120	@ 0x78
 801266c:	4651      	mov	r1, sl
 801266e:	f001 fd61 	bl	8014134 <__ssprint_r>
 8012672:	2800      	cmp	r0, #0
 8012674:	f040 8581 	bne.w	801317a <_svfprintf_r+0x1242>
 8012678:	ac21      	add	r4, sp, #132	@ 0x84
 801267a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801267c:	eba3 0308 	sub.w	r3, r3, r8
 8012680:	2b00      	cmp	r3, #0
 8012682:	930c      	str	r3, [sp, #48]	@ 0x30
 8012684:	dd1c      	ble.n	80126c0 <_svfprintf_r+0x788>
 8012686:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8012688:	e9dd 231f 	ldrd	r2, r3, [sp, #124]	@ 0x7c
 801268c:	2810      	cmp	r0, #16
 801268e:	4871      	ldr	r0, [pc, #452]	@ (8012854 <_svfprintf_r+0x91c>)
 8012690:	6020      	str	r0, [r4, #0]
 8012692:	f102 0201 	add.w	r2, r2, #1
 8012696:	f104 0108 	add.w	r1, r4, #8
 801269a:	f300 8265 	bgt.w	8012b68 <_svfprintf_r+0xc30>
 801269e:	980c      	ldr	r0, [sp, #48]	@ 0x30
 80126a0:	6060      	str	r0, [r4, #4]
 80126a2:	4403      	add	r3, r0
 80126a4:	2a07      	cmp	r2, #7
 80126a6:	e9cd 231f 	strd	r2, r3, [sp, #124]	@ 0x7c
 80126aa:	f340 8272 	ble.w	8012b92 <_svfprintf_r+0xc5a>
 80126ae:	9802      	ldr	r0, [sp, #8]
 80126b0:	aa1e      	add	r2, sp, #120	@ 0x78
 80126b2:	4651      	mov	r1, sl
 80126b4:	f001 fd3e 	bl	8014134 <__ssprint_r>
 80126b8:	2800      	cmp	r0, #0
 80126ba:	f040 855e 	bne.w	801317a <_svfprintf_r+0x1242>
 80126be:	ac21      	add	r4, sp, #132	@ 0x84
 80126c0:	05e9      	lsls	r1, r5, #23
 80126c2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80126c4:	f100 826c 	bmi.w	8012ba0 <_svfprintf_r+0xc68>
 80126c8:	4443      	add	r3, r8
 80126ca:	9320      	str	r3, [sp, #128]	@ 0x80
 80126cc:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 80126ce:	3301      	adds	r3, #1
 80126d0:	2b07      	cmp	r3, #7
 80126d2:	e9c4 9800 	strd	r9, r8, [r4]
 80126d6:	931f      	str	r3, [sp, #124]	@ 0x7c
 80126d8:	f300 82a4 	bgt.w	8012c24 <_svfprintf_r+0xcec>
 80126dc:	3408      	adds	r4, #8
 80126de:	076a      	lsls	r2, r5, #29
 80126e0:	f100 852d 	bmi.w	801313e <_svfprintf_r+0x1206>
 80126e4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 80126e8:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80126ea:	428a      	cmp	r2, r1
 80126ec:	bfac      	ite	ge
 80126ee:	189b      	addge	r3, r3, r2
 80126f0:	185b      	addlt	r3, r3, r1
 80126f2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80126f4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80126f6:	b13b      	cbz	r3, 8012708 <_svfprintf_r+0x7d0>
 80126f8:	9802      	ldr	r0, [sp, #8]
 80126fa:	aa1e      	add	r2, sp, #120	@ 0x78
 80126fc:	4651      	mov	r1, sl
 80126fe:	f001 fd19 	bl	8014134 <__ssprint_r>
 8012702:	2800      	cmp	r0, #0
 8012704:	f040 8539 	bne.w	801317a <_svfprintf_r+0x1242>
 8012708:	2300      	movs	r3, #0
 801270a:	931f      	str	r3, [sp, #124]	@ 0x7c
 801270c:	f1bb 0f00 	cmp.w	fp, #0
 8012710:	f040 854f 	bne.w	80131b2 <_svfprintf_r+0x127a>
 8012714:	9e05      	ldr	r6, [sp, #20]
 8012716:	ac21      	add	r4, sp, #132	@ 0x84
 8012718:	e0bc      	b.n	8012894 <_svfprintf_r+0x95c>
 801271a:	f800 cc01 	strb.w	ip, [r0, #-1]
 801271e:	e6b3      	b.n	8012488 <_svfprintf_r+0x550>
 8012720:	f801 cb01 	strb.w	ip, [r1], #1
 8012724:	e67d      	b.n	8012422 <_svfprintf_r+0x4ea>
 8012726:	2f46      	cmp	r7, #70	@ 0x46
 8012728:	d005      	beq.n	8012736 <_svfprintf_r+0x7fe>
 801272a:	2f45      	cmp	r7, #69	@ 0x45
 801272c:	d117      	bne.n	801275e <_svfprintf_r+0x826>
 801272e:	f108 0601 	add.w	r6, r8, #1
 8012732:	2102      	movs	r1, #2
 8012734:	e001      	b.n	801273a <_svfprintf_r+0x802>
 8012736:	4646      	mov	r6, r8
 8012738:	2103      	movs	r1, #3
 801273a:	ab1c      	add	r3, sp, #112	@ 0x70
 801273c:	9301      	str	r3, [sp, #4]
 801273e:	ab19      	add	r3, sp, #100	@ 0x64
 8012740:	9300      	str	r3, [sp, #0]
 8012742:	9802      	ldr	r0, [sp, #8]
 8012744:	eeb0 0b49 	vmov.f64	d0, d9
 8012748:	ab18      	add	r3, sp, #96	@ 0x60
 801274a:	4632      	mov	r2, r6
 801274c:	f7fe fb54 	bl	8010df8 <_dtoa_r>
 8012750:	2f47      	cmp	r7, #71	@ 0x47
 8012752:	4681      	mov	r9, r0
 8012754:	d115      	bne.n	8012782 <_svfprintf_r+0x84a>
 8012756:	07e8      	lsls	r0, r5, #31
 8012758:	d403      	bmi.n	8012762 <_svfprintf_r+0x82a>
 801275a:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 801275c:	e6a3      	b.n	80124a6 <_svfprintf_r+0x56e>
 801275e:	4646      	mov	r6, r8
 8012760:	e7e7      	b.n	8012732 <_svfprintf_r+0x7fa>
 8012762:	eb09 0306 	add.w	r3, r9, r6
 8012766:	eeb5 9b40 	vcmp.f64	d9, #0.0
 801276a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801276e:	bf08      	it	eq
 8012770:	931c      	streq	r3, [sp, #112]	@ 0x70
 8012772:	2130      	movs	r1, #48	@ 0x30
 8012774:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8012776:	4293      	cmp	r3, r2
 8012778:	d9ef      	bls.n	801275a <_svfprintf_r+0x822>
 801277a:	1c50      	adds	r0, r2, #1
 801277c:	901c      	str	r0, [sp, #112]	@ 0x70
 801277e:	7011      	strb	r1, [r2, #0]
 8012780:	e7f8      	b.n	8012774 <_svfprintf_r+0x83c>
 8012782:	2f46      	cmp	r7, #70	@ 0x46
 8012784:	eb00 0306 	add.w	r3, r0, r6
 8012788:	d1ed      	bne.n	8012766 <_svfprintf_r+0x82e>
 801278a:	7802      	ldrb	r2, [r0, #0]
 801278c:	2a30      	cmp	r2, #48	@ 0x30
 801278e:	d107      	bne.n	80127a0 <_svfprintf_r+0x868>
 8012790:	eeb5 9b40 	vcmp.f64	d9, #0.0
 8012794:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012798:	bf1c      	itt	ne
 801279a:	f1c6 0601 	rsbne	r6, r6, #1
 801279e:	9618      	strne	r6, [sp, #96]	@ 0x60
 80127a0:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 80127a2:	4413      	add	r3, r2
 80127a4:	e7df      	b.n	8012766 <_svfprintf_r+0x82e>
 80127a6:	2f46      	cmp	r7, #70	@ 0x46
 80127a8:	f47f ae8c 	bne.w	80124c4 <_svfprintf_r+0x58c>
 80127ac:	f005 0301 	and.w	r3, r5, #1
 80127b0:	2e00      	cmp	r6, #0
 80127b2:	ea43 0308 	orr.w	r3, r3, r8
 80127b6:	dd25      	ble.n	8012804 <_svfprintf_r+0x8cc>
 80127b8:	b37b      	cbz	r3, 801281a <_svfprintf_r+0x8e2>
 80127ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80127bc:	18f3      	adds	r3, r6, r3
 80127be:	4498      	add	r8, r3
 80127c0:	2366      	movs	r3, #102	@ 0x66
 80127c2:	9304      	str	r3, [sp, #16]
 80127c4:	e02f      	b.n	8012826 <_svfprintf_r+0x8ee>
 80127c6:	f813 7b01 	ldrb.w	r7, [r3], #1
 80127ca:	f806 7f01 	strb.w	r7, [r6, #1]!
 80127ce:	e6b0      	b.n	8012532 <_svfprintf_r+0x5fa>
 80127d0:	b941      	cbnz	r1, 80127e4 <_svfprintf_r+0x8ac>
 80127d2:	2230      	movs	r2, #48	@ 0x30
 80127d4:	f88d 206a 	strb.w	r2, [sp, #106]	@ 0x6a
 80127d8:	f10d 026b 	add.w	r2, sp, #107	@ 0x6b
 80127dc:	3330      	adds	r3, #48	@ 0x30
 80127de:	f802 3b01 	strb.w	r3, [r2], #1
 80127e2:	e6b2      	b.n	801254a <_svfprintf_r+0x612>
 80127e4:	f10d 026a 	add.w	r2, sp, #106	@ 0x6a
 80127e8:	e7f8      	b.n	80127dc <_svfprintf_r+0x8a4>
 80127ea:	9b03      	ldr	r3, [sp, #12]
 80127ec:	429e      	cmp	r6, r3
 80127ee:	da0d      	bge.n	801280c <_svfprintf_r+0x8d4>
 80127f0:	9b03      	ldr	r3, [sp, #12]
 80127f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80127f4:	2e00      	cmp	r6, #0
 80127f6:	eb03 0802 	add.w	r8, r3, r2
 80127fa:	dc0c      	bgt.n	8012816 <_svfprintf_r+0x8de>
 80127fc:	f1c6 0301 	rsb	r3, r6, #1
 8012800:	4498      	add	r8, r3
 8012802:	e008      	b.n	8012816 <_svfprintf_r+0x8de>
 8012804:	b15b      	cbz	r3, 801281e <_svfprintf_r+0x8e6>
 8012806:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012808:	3301      	adds	r3, #1
 801280a:	e7d8      	b.n	80127be <_svfprintf_r+0x886>
 801280c:	07eb      	lsls	r3, r5, #31
 801280e:	d51d      	bpl.n	801284c <_svfprintf_r+0x914>
 8012810:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012812:	eb06 0803 	add.w	r8, r6, r3
 8012816:	2367      	movs	r3, #103	@ 0x67
 8012818:	e7d3      	b.n	80127c2 <_svfprintf_r+0x88a>
 801281a:	46b0      	mov	r8, r6
 801281c:	e7d0      	b.n	80127c0 <_svfprintf_r+0x888>
 801281e:	2366      	movs	r3, #102	@ 0x66
 8012820:	9304      	str	r3, [sp, #16]
 8012822:	f04f 0801 	mov.w	r8, #1
 8012826:	f415 6380 	ands.w	r3, r5, #1024	@ 0x400
 801282a:	9306      	str	r3, [sp, #24]
 801282c:	d023      	beq.n	8012876 <_svfprintf_r+0x93e>
 801282e:	2700      	movs	r7, #0
 8012830:	2e00      	cmp	r6, #0
 8012832:	9706      	str	r7, [sp, #24]
 8012834:	f77f ae9d 	ble.w	8012572 <_svfprintf_r+0x63a>
 8012838:	9b07      	ldr	r3, [sp, #28]
 801283a:	781b      	ldrb	r3, [r3, #0]
 801283c:	2bff      	cmp	r3, #255	@ 0xff
 801283e:	d10b      	bne.n	8012858 <_svfprintf_r+0x920>
 8012840:	9b06      	ldr	r3, [sp, #24]
 8012842:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012844:	443b      	add	r3, r7
 8012846:	fb02 8803 	mla	r8, r2, r3, r8
 801284a:	e692      	b.n	8012572 <_svfprintf_r+0x63a>
 801284c:	46b0      	mov	r8, r6
 801284e:	e7e2      	b.n	8012816 <_svfprintf_r+0x8de>
 8012850:	08015ca9 	.word	0x08015ca9
 8012854:	08015c99 	.word	0x08015c99
 8012858:	42b3      	cmp	r3, r6
 801285a:	daf1      	bge.n	8012840 <_svfprintf_r+0x908>
 801285c:	1af6      	subs	r6, r6, r3
 801285e:	9b07      	ldr	r3, [sp, #28]
 8012860:	785b      	ldrb	r3, [r3, #1]
 8012862:	b133      	cbz	r3, 8012872 <_svfprintf_r+0x93a>
 8012864:	9b06      	ldr	r3, [sp, #24]
 8012866:	3301      	adds	r3, #1
 8012868:	9306      	str	r3, [sp, #24]
 801286a:	9b07      	ldr	r3, [sp, #28]
 801286c:	3301      	adds	r3, #1
 801286e:	9307      	str	r3, [sp, #28]
 8012870:	e7e2      	b.n	8012838 <_svfprintf_r+0x900>
 8012872:	3701      	adds	r7, #1
 8012874:	e7e0      	b.n	8012838 <_svfprintf_r+0x900>
 8012876:	9f06      	ldr	r7, [sp, #24]
 8012878:	e67b      	b.n	8012572 <_svfprintf_r+0x63a>
 801287a:	232d      	movs	r3, #45	@ 0x2d
 801287c:	f88d 305b 	strb.w	r3, [sp, #91]	@ 0x5b
 8012880:	e67b      	b.n	801257a <_svfprintf_r+0x642>
 8012882:	06af      	lsls	r7, r5, #26
 8012884:	d50a      	bpl.n	801289c <_svfprintf_r+0x964>
 8012886:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8012888:	6833      	ldr	r3, [r6, #0]
 801288a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801288c:	17d2      	asrs	r2, r2, #31
 801288e:	e9c3 1200 	strd	r1, r2, [r3]
 8012892:	3604      	adds	r6, #4
 8012894:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8012898:	f7ff bb87 	b.w	8011faa <_svfprintf_r+0x72>
 801289c:	06e8      	lsls	r0, r5, #27
 801289e:	d503      	bpl.n	80128a8 <_svfprintf_r+0x970>
 80128a0:	6833      	ldr	r3, [r6, #0]
 80128a2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80128a4:	601a      	str	r2, [r3, #0]
 80128a6:	e7f4      	b.n	8012892 <_svfprintf_r+0x95a>
 80128a8:	0669      	lsls	r1, r5, #25
 80128aa:	d503      	bpl.n	80128b4 <_svfprintf_r+0x97c>
 80128ac:	6833      	ldr	r3, [r6, #0]
 80128ae:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80128b0:	801a      	strh	r2, [r3, #0]
 80128b2:	e7ee      	b.n	8012892 <_svfprintf_r+0x95a>
 80128b4:	05aa      	lsls	r2, r5, #22
 80128b6:	d5f3      	bpl.n	80128a0 <_svfprintf_r+0x968>
 80128b8:	6833      	ldr	r3, [r6, #0]
 80128ba:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80128bc:	701a      	strb	r2, [r3, #0]
 80128be:	e7e8      	b.n	8012892 <_svfprintf_r+0x95a>
 80128c0:	f045 0510 	orr.w	r5, r5, #16
 80128c4:	f015 0320 	ands.w	r3, r5, #32
 80128c8:	d020      	beq.n	801290c <_svfprintf_r+0x9d4>
 80128ca:	3607      	adds	r6, #7
 80128cc:	f026 0307 	bic.w	r3, r6, #7
 80128d0:	461a      	mov	r2, r3
 80128d2:	685f      	ldr	r7, [r3, #4]
 80128d4:	f852 6b08 	ldr.w	r6, [r2], #8
 80128d8:	9205      	str	r2, [sp, #20]
 80128da:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 80128de:	2300      	movs	r3, #0
 80128e0:	2200      	movs	r2, #0
 80128e2:	f88d 205b 	strb.w	r2, [sp, #91]	@ 0x5b
 80128e6:	f1b8 3fff 	cmp.w	r8, #4294967295	@ 0xffffffff
 80128ea:	f000 8473 	beq.w	80131d4 <_svfprintf_r+0x129c>
 80128ee:	f025 0280 	bic.w	r2, r5, #128	@ 0x80
 80128f2:	9206      	str	r2, [sp, #24]
 80128f4:	ea56 0207 	orrs.w	r2, r6, r7
 80128f8:	f040 8471 	bne.w	80131de <_svfprintf_r+0x12a6>
 80128fc:	f1b8 0f00 	cmp.w	r8, #0
 8012900:	f000 80dc 	beq.w	8012abc <_svfprintf_r+0xb84>
 8012904:	2b01      	cmp	r3, #1
 8012906:	f040 846d 	bne.w	80131e4 <_svfprintf_r+0x12ac>
 801290a:	e083      	b.n	8012a14 <_svfprintf_r+0xadc>
 801290c:	4632      	mov	r2, r6
 801290e:	f015 0710 	ands.w	r7, r5, #16
 8012912:	f852 6b04 	ldr.w	r6, [r2], #4
 8012916:	9205      	str	r2, [sp, #20]
 8012918:	d001      	beq.n	801291e <_svfprintf_r+0x9e6>
 801291a:	461f      	mov	r7, r3
 801291c:	e7dd      	b.n	80128da <_svfprintf_r+0x9a2>
 801291e:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 8012922:	d001      	beq.n	8012928 <_svfprintf_r+0x9f0>
 8012924:	b2b6      	uxth	r6, r6
 8012926:	e7d8      	b.n	80128da <_svfprintf_r+0x9a2>
 8012928:	f415 7700 	ands.w	r7, r5, #512	@ 0x200
 801292c:	d0d5      	beq.n	80128da <_svfprintf_r+0x9a2>
 801292e:	b2f6      	uxtb	r6, r6
 8012930:	e7f3      	b.n	801291a <_svfprintf_r+0x9e2>
 8012932:	4633      	mov	r3, r6
 8012934:	2278      	movs	r2, #120	@ 0x78
 8012936:	f853 6b04 	ldr.w	r6, [r3], #4
 801293a:	9305      	str	r3, [sp, #20]
 801293c:	f647 0330 	movw	r3, #30768	@ 0x7830
 8012940:	f8ad 305c 	strh.w	r3, [sp, #92]	@ 0x5c
 8012944:	4b94      	ldr	r3, [pc, #592]	@ (8012b98 <_svfprintf_r+0xc60>)
 8012946:	9312      	str	r3, [sp, #72]	@ 0x48
 8012948:	2700      	movs	r7, #0
 801294a:	f045 0502 	orr.w	r5, r5, #2
 801294e:	2302      	movs	r3, #2
 8012950:	9204      	str	r2, [sp, #16]
 8012952:	e7c5      	b.n	80128e0 <_svfprintf_r+0x9a8>
 8012954:	4633      	mov	r3, r6
 8012956:	f1b8 3fff 	cmp.w	r8, #4294967295	@ 0xffffffff
 801295a:	f853 9b04 	ldr.w	r9, [r3], #4
 801295e:	9305      	str	r3, [sp, #20]
 8012960:	f04f 0600 	mov.w	r6, #0
 8012964:	f88d 605b 	strb.w	r6, [sp, #91]	@ 0x5b
 8012968:	d00f      	beq.n	801298a <_svfprintf_r+0xa52>
 801296a:	4642      	mov	r2, r8
 801296c:	4631      	mov	r1, r6
 801296e:	4648      	mov	r0, r9
 8012970:	f7ed fcb6 	bl	80002e0 <memchr>
 8012974:	4683      	mov	fp, r0
 8012976:	2800      	cmp	r0, #0
 8012978:	f43f acb0 	beq.w	80122dc <_svfprintf_r+0x3a4>
 801297c:	eba0 0809 	sub.w	r8, r0, r9
 8012980:	46b3      	mov	fp, r6
 8012982:	960c      	str	r6, [sp, #48]	@ 0x30
 8012984:	4637      	mov	r7, r6
 8012986:	9606      	str	r6, [sp, #24]
 8012988:	e5fa      	b.n	8012580 <_svfprintf_r+0x648>
 801298a:	4648      	mov	r0, r9
 801298c:	f7ed fcf8 	bl	8000380 <strlen>
 8012990:	46b3      	mov	fp, r6
 8012992:	4680      	mov	r8, r0
 8012994:	e4a2      	b.n	80122dc <_svfprintf_r+0x3a4>
 8012996:	f045 0510 	orr.w	r5, r5, #16
 801299a:	f015 0320 	ands.w	r3, r5, #32
 801299e:	d009      	beq.n	80129b4 <_svfprintf_r+0xa7c>
 80129a0:	3607      	adds	r6, #7
 80129a2:	f026 0307 	bic.w	r3, r6, #7
 80129a6:	461a      	mov	r2, r3
 80129a8:	685f      	ldr	r7, [r3, #4]
 80129aa:	f852 6b08 	ldr.w	r6, [r2], #8
 80129ae:	9205      	str	r2, [sp, #20]
 80129b0:	2301      	movs	r3, #1
 80129b2:	e795      	b.n	80128e0 <_svfprintf_r+0x9a8>
 80129b4:	4632      	mov	r2, r6
 80129b6:	f015 0710 	ands.w	r7, r5, #16
 80129ba:	f852 6b04 	ldr.w	r6, [r2], #4
 80129be:	9205      	str	r2, [sp, #20]
 80129c0:	d001      	beq.n	80129c6 <_svfprintf_r+0xa8e>
 80129c2:	461f      	mov	r7, r3
 80129c4:	e7f4      	b.n	80129b0 <_svfprintf_r+0xa78>
 80129c6:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 80129ca:	d001      	beq.n	80129d0 <_svfprintf_r+0xa98>
 80129cc:	b2b6      	uxth	r6, r6
 80129ce:	e7ef      	b.n	80129b0 <_svfprintf_r+0xa78>
 80129d0:	f415 7700 	ands.w	r7, r5, #512	@ 0x200
 80129d4:	d0ec      	beq.n	80129b0 <_svfprintf_r+0xa78>
 80129d6:	b2f6      	uxtb	r6, r6
 80129d8:	e7f3      	b.n	80129c2 <_svfprintf_r+0xa8a>
 80129da:	4b70      	ldr	r3, [pc, #448]	@ (8012b9c <_svfprintf_r+0xc64>)
 80129dc:	f7ff bb7a 	b.w	80120d4 <_svfprintf_r+0x19c>
 80129e0:	4632      	mov	r2, r6
 80129e2:	f015 0710 	ands.w	r7, r5, #16
 80129e6:	f852 6b04 	ldr.w	r6, [r2], #4
 80129ea:	9205      	str	r2, [sp, #20]
 80129ec:	d002      	beq.n	80129f4 <_svfprintf_r+0xabc>
 80129ee:	461f      	mov	r7, r3
 80129f0:	f7ff bb7d 	b.w	80120ee <_svfprintf_r+0x1b6>
 80129f4:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 80129f8:	d002      	beq.n	8012a00 <_svfprintf_r+0xac8>
 80129fa:	b2b6      	uxth	r6, r6
 80129fc:	f7ff bb77 	b.w	80120ee <_svfprintf_r+0x1b6>
 8012a00:	f415 7700 	ands.w	r7, r5, #512	@ 0x200
 8012a04:	f43f ab73 	beq.w	80120ee <_svfprintf_r+0x1b6>
 8012a08:	b2f6      	uxtb	r6, r6
 8012a0a:	e7f0      	b.n	80129ee <_svfprintf_r+0xab6>
 8012a0c:	2e0a      	cmp	r6, #10
 8012a0e:	f177 0300 	sbcs.w	r3, r7, #0
 8012a12:	d206      	bcs.n	8012a22 <_svfprintf_r+0xaea>
 8012a14:	3630      	adds	r6, #48	@ 0x30
 8012a16:	b2f6      	uxtb	r6, r6
 8012a18:	f88d 6127 	strb.w	r6, [sp, #295]	@ 0x127
 8012a1c:	f20d 1927 	addw	r9, sp, #295	@ 0x127
 8012a20:	e3fc      	b.n	801321c <_svfprintf_r+0x12e4>
 8012a22:	2300      	movs	r3, #0
 8012a24:	9303      	str	r3, [sp, #12]
 8012a26:	9b06      	ldr	r3, [sp, #24]
 8012a28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8012a2c:	ad4a      	add	r5, sp, #296	@ 0x128
 8012a2e:	930c      	str	r3, [sp, #48]	@ 0x30
 8012a30:	220a      	movs	r2, #10
 8012a32:	2300      	movs	r3, #0
 8012a34:	4630      	mov	r0, r6
 8012a36:	4639      	mov	r1, r7
 8012a38:	f7ed fcaa 	bl	8000390 <__aeabi_uldivmod>
 8012a3c:	3230      	adds	r2, #48	@ 0x30
 8012a3e:	f805 2c01 	strb.w	r2, [r5, #-1]
 8012a42:	9a03      	ldr	r2, [sp, #12]
 8012a44:	3201      	adds	r2, #1
 8012a46:	9203      	str	r2, [sp, #12]
 8012a48:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8012a4a:	4603      	mov	r3, r0
 8012a4c:	468b      	mov	fp, r1
 8012a4e:	f105 39ff 	add.w	r9, r5, #4294967295	@ 0xffffffff
 8012a52:	b1e2      	cbz	r2, 8012a8e <_svfprintf_r+0xb56>
 8012a54:	9a07      	ldr	r2, [sp, #28]
 8012a56:	9903      	ldr	r1, [sp, #12]
 8012a58:	7812      	ldrb	r2, [r2, #0]
 8012a5a:	4291      	cmp	r1, r2
 8012a5c:	d117      	bne.n	8012a8e <_svfprintf_r+0xb56>
 8012a5e:	29ff      	cmp	r1, #255	@ 0xff
 8012a60:	d015      	beq.n	8012a8e <_svfprintf_r+0xb56>
 8012a62:	2e0a      	cmp	r6, #10
 8012a64:	f177 0200 	sbcs.w	r2, r7, #0
 8012a68:	d311      	bcc.n	8012a8e <_svfprintf_r+0xb56>
 8012a6a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012a6c:	9003      	str	r0, [sp, #12]
 8012a6e:	eba9 0903 	sub.w	r9, r9, r3
 8012a72:	461a      	mov	r2, r3
 8012a74:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8012a76:	4648      	mov	r0, r9
 8012a78:	f7fe f87e 	bl	8010b78 <strncpy>
 8012a7c:	9b07      	ldr	r3, [sp, #28]
 8012a7e:	785a      	ldrb	r2, [r3, #1]
 8012a80:	9b03      	ldr	r3, [sp, #12]
 8012a82:	b11a      	cbz	r2, 8012a8c <_svfprintf_r+0xb54>
 8012a84:	9a07      	ldr	r2, [sp, #28]
 8012a86:	3201      	adds	r2, #1
 8012a88:	9207      	str	r2, [sp, #28]
 8012a8a:	2200      	movs	r2, #0
 8012a8c:	9203      	str	r2, [sp, #12]
 8012a8e:	2e0a      	cmp	r6, #10
 8012a90:	f177 0700 	sbcs.w	r7, r7, #0
 8012a94:	f0c0 83c2 	bcc.w	801321c <_svfprintf_r+0x12e4>
 8012a98:	461e      	mov	r6, r3
 8012a9a:	465f      	mov	r7, fp
 8012a9c:	464d      	mov	r5, r9
 8012a9e:	e7c7      	b.n	8012a30 <_svfprintf_r+0xaf8>
 8012aa0:	f006 030f 	and.w	r3, r6, #15
 8012aa4:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8012aa6:	0936      	lsrs	r6, r6, #4
 8012aa8:	5cd3      	ldrb	r3, [r2, r3]
 8012aaa:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8012aae:	ea46 7607 	orr.w	r6, r6, r7, lsl #28
 8012ab2:	093f      	lsrs	r7, r7, #4
 8012ab4:	ea56 0307 	orrs.w	r3, r6, r7
 8012ab8:	d1f2      	bne.n	8012aa0 <_svfprintf_r+0xb68>
 8012aba:	e3af      	b.n	801321c <_svfprintf_r+0x12e4>
 8012abc:	b91b      	cbnz	r3, 8012ac6 <_svfprintf_r+0xb8e>
 8012abe:	07e8      	lsls	r0, r5, #31
 8012ac0:	d501      	bpl.n	8012ac6 <_svfprintf_r+0xb8e>
 8012ac2:	2630      	movs	r6, #48	@ 0x30
 8012ac4:	e7a8      	b.n	8012a18 <_svfprintf_r+0xae0>
 8012ac6:	f50d 7994 	add.w	r9, sp, #296	@ 0x128
 8012aca:	e3a7      	b.n	801321c <_svfprintf_r+0x12e4>
 8012acc:	9b04      	ldr	r3, [sp, #16]
 8012ace:	2b00      	cmp	r3, #0
 8012ad0:	f000 8375 	beq.w	80131be <_svfprintf_r+0x1286>
 8012ad4:	f88d 30c4 	strb.w	r3, [sp, #196]	@ 0xc4
 8012ad8:	2300      	movs	r3, #0
 8012ada:	f88d 305b 	strb.w	r3, [sp, #91]	@ 0x5b
 8012ade:	9605      	str	r6, [sp, #20]
 8012ae0:	f7ff bba2 	b.w	8012228 <_svfprintf_r+0x2f0>
 8012ae4:	2110      	movs	r1, #16
 8012ae6:	6061      	str	r1, [r4, #4]
 8012ae8:	2a07      	cmp	r2, #7
 8012aea:	4461      	add	r1, ip
 8012aec:	e9cd 211f 	strd	r2, r1, [sp, #124]	@ 0x7c
 8012af0:	dd0a      	ble.n	8012b08 <_svfprintf_r+0xbd0>
 8012af2:	9802      	ldr	r0, [sp, #8]
 8012af4:	9315      	str	r3, [sp, #84]	@ 0x54
 8012af6:	aa1e      	add	r2, sp, #120	@ 0x78
 8012af8:	4651      	mov	r1, sl
 8012afa:	f001 fb1b 	bl	8014134 <__ssprint_r>
 8012afe:	2800      	cmp	r0, #0
 8012b00:	f040 833b 	bne.w	801317a <_svfprintf_r+0x1242>
 8012b04:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8012b06:	a821      	add	r0, sp, #132	@ 0x84
 8012b08:	3b10      	subs	r3, #16
 8012b0a:	4604      	mov	r4, r0
 8012b0c:	e553      	b.n	80125b6 <_svfprintf_r+0x67e>
 8012b0e:	4604      	mov	r4, r0
 8012b10:	e56d      	b.n	80125ee <_svfprintf_r+0x6b6>
 8012b12:	9802      	ldr	r0, [sp, #8]
 8012b14:	aa1e      	add	r2, sp, #120	@ 0x78
 8012b16:	4651      	mov	r1, sl
 8012b18:	f001 fb0c 	bl	8014134 <__ssprint_r>
 8012b1c:	2800      	cmp	r0, #0
 8012b1e:	f040 832c 	bne.w	801317a <_svfprintf_r+0x1242>
 8012b22:	ac21      	add	r4, sp, #132	@ 0x84
 8012b24:	e575      	b.n	8012612 <_svfprintf_r+0x6da>
 8012b26:	9802      	ldr	r0, [sp, #8]
 8012b28:	aa1e      	add	r2, sp, #120	@ 0x78
 8012b2a:	4651      	mov	r1, sl
 8012b2c:	f001 fb02 	bl	8014134 <__ssprint_r>
 8012b30:	2800      	cmp	r0, #0
 8012b32:	f040 8322 	bne.w	801317a <_svfprintf_r+0x1242>
 8012b36:	ac21      	add	r4, sp, #132	@ 0x84
 8012b38:	e57b      	b.n	8012632 <_svfprintf_r+0x6fa>
 8012b3a:	2110      	movs	r1, #16
 8012b3c:	6061      	str	r1, [r4, #4]
 8012b3e:	2a07      	cmp	r2, #7
 8012b40:	4461      	add	r1, ip
 8012b42:	e9cd 211f 	strd	r2, r1, [sp, #124]	@ 0x7c
 8012b46:	dd0a      	ble.n	8012b5e <_svfprintf_r+0xc26>
 8012b48:	9802      	ldr	r0, [sp, #8]
 8012b4a:	9313      	str	r3, [sp, #76]	@ 0x4c
 8012b4c:	aa1e      	add	r2, sp, #120	@ 0x78
 8012b4e:	4651      	mov	r1, sl
 8012b50:	f001 faf0 	bl	8014134 <__ssprint_r>
 8012b54:	2800      	cmp	r0, #0
 8012b56:	f040 8310 	bne.w	801317a <_svfprintf_r+0x1242>
 8012b5a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8012b5c:	a821      	add	r0, sp, #132	@ 0x84
 8012b5e:	3b10      	subs	r3, #16
 8012b60:	4604      	mov	r4, r0
 8012b62:	e56e      	b.n	8012642 <_svfprintf_r+0x70a>
 8012b64:	4604      	mov	r4, r0
 8012b66:	e588      	b.n	801267a <_svfprintf_r+0x742>
 8012b68:	2010      	movs	r0, #16
 8012b6a:	4403      	add	r3, r0
 8012b6c:	2a07      	cmp	r2, #7
 8012b6e:	e9cd 231f 	strd	r2, r3, [sp, #124]	@ 0x7c
 8012b72:	6060      	str	r0, [r4, #4]
 8012b74:	dd08      	ble.n	8012b88 <_svfprintf_r+0xc50>
 8012b76:	9802      	ldr	r0, [sp, #8]
 8012b78:	aa1e      	add	r2, sp, #120	@ 0x78
 8012b7a:	4651      	mov	r1, sl
 8012b7c:	f001 fada 	bl	8014134 <__ssprint_r>
 8012b80:	2800      	cmp	r0, #0
 8012b82:	f040 82fa 	bne.w	801317a <_svfprintf_r+0x1242>
 8012b86:	a921      	add	r1, sp, #132	@ 0x84
 8012b88:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012b8a:	3b10      	subs	r3, #16
 8012b8c:	930c      	str	r3, [sp, #48]	@ 0x30
 8012b8e:	460c      	mov	r4, r1
 8012b90:	e579      	b.n	8012686 <_svfprintf_r+0x74e>
 8012b92:	460c      	mov	r4, r1
 8012b94:	e594      	b.n	80126c0 <_svfprintf_r+0x788>
 8012b96:	bf00      	nop
 8012b98:	08015ad5 	.word	0x08015ad5
 8012b9c:	08015ac4 	.word	0x08015ac4
 8012ba0:	9a04      	ldr	r2, [sp, #16]
 8012ba2:	2a65      	cmp	r2, #101	@ 0x65
 8012ba4:	f340 823e 	ble.w	8013024 <_svfprintf_r+0x10ec>
 8012ba8:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8012bac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012bb0:	d169      	bne.n	8012c86 <_svfprintf_r+0xd4e>
 8012bb2:	4a72      	ldr	r2, [pc, #456]	@ (8012d7c <_svfprintf_r+0xe44>)
 8012bb4:	6022      	str	r2, [r4, #0]
 8012bb6:	2201      	movs	r2, #1
 8012bb8:	4413      	add	r3, r2
 8012bba:	9320      	str	r3, [sp, #128]	@ 0x80
 8012bbc:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8012bbe:	6062      	str	r2, [r4, #4]
 8012bc0:	4413      	add	r3, r2
 8012bc2:	2b07      	cmp	r3, #7
 8012bc4:	931f      	str	r3, [sp, #124]	@ 0x7c
 8012bc6:	dc37      	bgt.n	8012c38 <_svfprintf_r+0xd00>
 8012bc8:	3408      	adds	r4, #8
 8012bca:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8012bcc:	9a03      	ldr	r2, [sp, #12]
 8012bce:	4293      	cmp	r3, r2
 8012bd0:	db02      	blt.n	8012bd8 <_svfprintf_r+0xca0>
 8012bd2:	07ea      	lsls	r2, r5, #31
 8012bd4:	f57f ad83 	bpl.w	80126de <_svfprintf_r+0x7a6>
 8012bd8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012bda:	6023      	str	r3, [r4, #0]
 8012bdc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012bde:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012be0:	6063      	str	r3, [r4, #4]
 8012be2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8012be4:	4413      	add	r3, r2
 8012be6:	9320      	str	r3, [sp, #128]	@ 0x80
 8012be8:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8012bea:	3301      	adds	r3, #1
 8012bec:	2b07      	cmp	r3, #7
 8012bee:	931f      	str	r3, [sp, #124]	@ 0x7c
 8012bf0:	dc2c      	bgt.n	8012c4c <_svfprintf_r+0xd14>
 8012bf2:	3408      	adds	r4, #8
 8012bf4:	9b03      	ldr	r3, [sp, #12]
 8012bf6:	1e5e      	subs	r6, r3, #1
 8012bf8:	2e00      	cmp	r6, #0
 8012bfa:	f77f ad70 	ble.w	80126de <_svfprintf_r+0x7a6>
 8012bfe:	4f60      	ldr	r7, [pc, #384]	@ (8012d80 <_svfprintf_r+0xe48>)
 8012c00:	f04f 0810 	mov.w	r8, #16
 8012c04:	e9dd 321f 	ldrd	r3, r2, [sp, #124]	@ 0x7c
 8012c08:	2e10      	cmp	r6, #16
 8012c0a:	f103 0301 	add.w	r3, r3, #1
 8012c0e:	f104 0108 	add.w	r1, r4, #8
 8012c12:	6027      	str	r7, [r4, #0]
 8012c14:	dc24      	bgt.n	8012c60 <_svfprintf_r+0xd28>
 8012c16:	6066      	str	r6, [r4, #4]
 8012c18:	2b07      	cmp	r3, #7
 8012c1a:	4416      	add	r6, r2
 8012c1c:	e9cd 361f 	strd	r3, r6, [sp, #124]	@ 0x7c
 8012c20:	f340 828a 	ble.w	8013138 <_svfprintf_r+0x1200>
 8012c24:	9802      	ldr	r0, [sp, #8]
 8012c26:	aa1e      	add	r2, sp, #120	@ 0x78
 8012c28:	4651      	mov	r1, sl
 8012c2a:	f001 fa83 	bl	8014134 <__ssprint_r>
 8012c2e:	2800      	cmp	r0, #0
 8012c30:	f040 82a3 	bne.w	801317a <_svfprintf_r+0x1242>
 8012c34:	ac21      	add	r4, sp, #132	@ 0x84
 8012c36:	e552      	b.n	80126de <_svfprintf_r+0x7a6>
 8012c38:	9802      	ldr	r0, [sp, #8]
 8012c3a:	aa1e      	add	r2, sp, #120	@ 0x78
 8012c3c:	4651      	mov	r1, sl
 8012c3e:	f001 fa79 	bl	8014134 <__ssprint_r>
 8012c42:	2800      	cmp	r0, #0
 8012c44:	f040 8299 	bne.w	801317a <_svfprintf_r+0x1242>
 8012c48:	ac21      	add	r4, sp, #132	@ 0x84
 8012c4a:	e7be      	b.n	8012bca <_svfprintf_r+0xc92>
 8012c4c:	9802      	ldr	r0, [sp, #8]
 8012c4e:	aa1e      	add	r2, sp, #120	@ 0x78
 8012c50:	4651      	mov	r1, sl
 8012c52:	f001 fa6f 	bl	8014134 <__ssprint_r>
 8012c56:	2800      	cmp	r0, #0
 8012c58:	f040 828f 	bne.w	801317a <_svfprintf_r+0x1242>
 8012c5c:	ac21      	add	r4, sp, #132	@ 0x84
 8012c5e:	e7c9      	b.n	8012bf4 <_svfprintf_r+0xcbc>
 8012c60:	3210      	adds	r2, #16
 8012c62:	2b07      	cmp	r3, #7
 8012c64:	e9cd 321f 	strd	r3, r2, [sp, #124]	@ 0x7c
 8012c68:	f8c4 8004 	str.w	r8, [r4, #4]
 8012c6c:	dd08      	ble.n	8012c80 <_svfprintf_r+0xd48>
 8012c6e:	9802      	ldr	r0, [sp, #8]
 8012c70:	aa1e      	add	r2, sp, #120	@ 0x78
 8012c72:	4651      	mov	r1, sl
 8012c74:	f001 fa5e 	bl	8014134 <__ssprint_r>
 8012c78:	2800      	cmp	r0, #0
 8012c7a:	f040 827e 	bne.w	801317a <_svfprintf_r+0x1242>
 8012c7e:	a921      	add	r1, sp, #132	@ 0x84
 8012c80:	3e10      	subs	r6, #16
 8012c82:	460c      	mov	r4, r1
 8012c84:	e7be      	b.n	8012c04 <_svfprintf_r+0xccc>
 8012c86:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8012c88:	2a00      	cmp	r2, #0
 8012c8a:	dc7b      	bgt.n	8012d84 <_svfprintf_r+0xe4c>
 8012c8c:	4a3b      	ldr	r2, [pc, #236]	@ (8012d7c <_svfprintf_r+0xe44>)
 8012c8e:	6022      	str	r2, [r4, #0]
 8012c90:	2201      	movs	r2, #1
 8012c92:	4413      	add	r3, r2
 8012c94:	9320      	str	r3, [sp, #128]	@ 0x80
 8012c96:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8012c98:	6062      	str	r2, [r4, #4]
 8012c9a:	4413      	add	r3, r2
 8012c9c:	2b07      	cmp	r3, #7
 8012c9e:	931f      	str	r3, [sp, #124]	@ 0x7c
 8012ca0:	dc46      	bgt.n	8012d30 <_svfprintf_r+0xdf8>
 8012ca2:	3408      	adds	r4, #8
 8012ca4:	9903      	ldr	r1, [sp, #12]
 8012ca6:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8012ca8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8012caa:	430b      	orrs	r3, r1
 8012cac:	f005 0101 	and.w	r1, r5, #1
 8012cb0:	430b      	orrs	r3, r1
 8012cb2:	f43f ad14 	beq.w	80126de <_svfprintf_r+0x7a6>
 8012cb6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012cb8:	6023      	str	r3, [r4, #0]
 8012cba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012cbc:	6063      	str	r3, [r4, #4]
 8012cbe:	441a      	add	r2, r3
 8012cc0:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8012cc2:	9220      	str	r2, [sp, #128]	@ 0x80
 8012cc4:	3301      	adds	r3, #1
 8012cc6:	2b07      	cmp	r3, #7
 8012cc8:	931f      	str	r3, [sp, #124]	@ 0x7c
 8012cca:	dc3b      	bgt.n	8012d44 <_svfprintf_r+0xe0c>
 8012ccc:	f104 0308 	add.w	r3, r4, #8
 8012cd0:	9e18      	ldr	r6, [sp, #96]	@ 0x60
 8012cd2:	2e00      	cmp	r6, #0
 8012cd4:	da1b      	bge.n	8012d0e <_svfprintf_r+0xdd6>
 8012cd6:	4f2a      	ldr	r7, [pc, #168]	@ (8012d80 <_svfprintf_r+0xe48>)
 8012cd8:	4276      	negs	r6, r6
 8012cda:	461a      	mov	r2, r3
 8012cdc:	2410      	movs	r4, #16
 8012cde:	e9dd 101f 	ldrd	r1, r0, [sp, #124]	@ 0x7c
 8012ce2:	2e10      	cmp	r6, #16
 8012ce4:	f101 0101 	add.w	r1, r1, #1
 8012ce8:	f103 0308 	add.w	r3, r3, #8
 8012cec:	6017      	str	r7, [r2, #0]
 8012cee:	dc33      	bgt.n	8012d58 <_svfprintf_r+0xe20>
 8012cf0:	6056      	str	r6, [r2, #4]
 8012cf2:	2907      	cmp	r1, #7
 8012cf4:	4406      	add	r6, r0
 8012cf6:	e9cd 161f 	strd	r1, r6, [sp, #124]	@ 0x7c
 8012cfa:	dd08      	ble.n	8012d0e <_svfprintf_r+0xdd6>
 8012cfc:	9802      	ldr	r0, [sp, #8]
 8012cfe:	aa1e      	add	r2, sp, #120	@ 0x78
 8012d00:	4651      	mov	r1, sl
 8012d02:	f001 fa17 	bl	8014134 <__ssprint_r>
 8012d06:	2800      	cmp	r0, #0
 8012d08:	f040 8237 	bne.w	801317a <_svfprintf_r+0x1242>
 8012d0c:	ab21      	add	r3, sp, #132	@ 0x84
 8012d0e:	9a03      	ldr	r2, [sp, #12]
 8012d10:	605a      	str	r2, [r3, #4]
 8012d12:	9903      	ldr	r1, [sp, #12]
 8012d14:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8012d16:	f8c3 9000 	str.w	r9, [r3]
 8012d1a:	440a      	add	r2, r1
 8012d1c:	9220      	str	r2, [sp, #128]	@ 0x80
 8012d1e:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
 8012d20:	3201      	adds	r2, #1
 8012d22:	2a07      	cmp	r2, #7
 8012d24:	921f      	str	r2, [sp, #124]	@ 0x7c
 8012d26:	f73f af7d 	bgt.w	8012c24 <_svfprintf_r+0xcec>
 8012d2a:	f103 0408 	add.w	r4, r3, #8
 8012d2e:	e4d6      	b.n	80126de <_svfprintf_r+0x7a6>
 8012d30:	9802      	ldr	r0, [sp, #8]
 8012d32:	aa1e      	add	r2, sp, #120	@ 0x78
 8012d34:	4651      	mov	r1, sl
 8012d36:	f001 f9fd 	bl	8014134 <__ssprint_r>
 8012d3a:	2800      	cmp	r0, #0
 8012d3c:	f040 821d 	bne.w	801317a <_svfprintf_r+0x1242>
 8012d40:	ac21      	add	r4, sp, #132	@ 0x84
 8012d42:	e7af      	b.n	8012ca4 <_svfprintf_r+0xd6c>
 8012d44:	9802      	ldr	r0, [sp, #8]
 8012d46:	aa1e      	add	r2, sp, #120	@ 0x78
 8012d48:	4651      	mov	r1, sl
 8012d4a:	f001 f9f3 	bl	8014134 <__ssprint_r>
 8012d4e:	2800      	cmp	r0, #0
 8012d50:	f040 8213 	bne.w	801317a <_svfprintf_r+0x1242>
 8012d54:	ab21      	add	r3, sp, #132	@ 0x84
 8012d56:	e7bb      	b.n	8012cd0 <_svfprintf_r+0xd98>
 8012d58:	3010      	adds	r0, #16
 8012d5a:	2907      	cmp	r1, #7
 8012d5c:	e9cd 101f 	strd	r1, r0, [sp, #124]	@ 0x7c
 8012d60:	6054      	str	r4, [r2, #4]
 8012d62:	dd08      	ble.n	8012d76 <_svfprintf_r+0xe3e>
 8012d64:	9802      	ldr	r0, [sp, #8]
 8012d66:	aa1e      	add	r2, sp, #120	@ 0x78
 8012d68:	4651      	mov	r1, sl
 8012d6a:	f001 f9e3 	bl	8014134 <__ssprint_r>
 8012d6e:	2800      	cmp	r0, #0
 8012d70:	f040 8203 	bne.w	801317a <_svfprintf_r+0x1242>
 8012d74:	ab21      	add	r3, sp, #132	@ 0x84
 8012d76:	3e10      	subs	r6, #16
 8012d78:	461a      	mov	r2, r3
 8012d7a:	e7b0      	b.n	8012cde <_svfprintf_r+0xda6>
 8012d7c:	08015c1e 	.word	0x08015c1e
 8012d80:	08015c99 	.word	0x08015c99
 8012d84:	9a03      	ldr	r2, [sp, #12]
 8012d86:	444a      	add	r2, r9
 8012d88:	9204      	str	r2, [sp, #16]
 8012d8a:	9a03      	ldr	r2, [sp, #12]
 8012d8c:	42b2      	cmp	r2, r6
 8012d8e:	bfa8      	it	ge
 8012d90:	4632      	movge	r2, r6
 8012d92:	2a00      	cmp	r2, #0
 8012d94:	4690      	mov	r8, r2
 8012d96:	dd0a      	ble.n	8012dae <_svfprintf_r+0xe76>
 8012d98:	4413      	add	r3, r2
 8012d9a:	9320      	str	r3, [sp, #128]	@ 0x80
 8012d9c:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8012d9e:	3301      	adds	r3, #1
 8012da0:	2b07      	cmp	r3, #7
 8012da2:	e9c4 9200 	strd	r9, r2, [r4]
 8012da6:	931f      	str	r3, [sp, #124]	@ 0x7c
 8012da8:	f300 8089 	bgt.w	8012ebe <_svfprintf_r+0xf86>
 8012dac:	3408      	adds	r4, #8
 8012dae:	4643      	mov	r3, r8
 8012db0:	2b00      	cmp	r3, #0
 8012db2:	bfac      	ite	ge
 8012db4:	eba6 0808 	subge.w	r8, r6, r8
 8012db8:	46b0      	movlt	r8, r6
 8012dba:	f1b8 0f00 	cmp.w	r8, #0
 8012dbe:	dd1b      	ble.n	8012df8 <_svfprintf_r+0xec0>
 8012dc0:	e9dd 231f 	ldrd	r2, r3, [sp, #124]	@ 0x7c
 8012dc4:	4896      	ldr	r0, [pc, #600]	@ (8013020 <_svfprintf_r+0x10e8>)
 8012dc6:	6020      	str	r0, [r4, #0]
 8012dc8:	f1b8 0f10 	cmp.w	r8, #16
 8012dcc:	f102 0201 	add.w	r2, r2, #1
 8012dd0:	f104 0108 	add.w	r1, r4, #8
 8012dd4:	dc7d      	bgt.n	8012ed2 <_svfprintf_r+0xf9a>
 8012dd6:	4443      	add	r3, r8
 8012dd8:	2a07      	cmp	r2, #7
 8012dda:	e9cd 231f 	strd	r2, r3, [sp, #124]	@ 0x7c
 8012dde:	f8c4 8004 	str.w	r8, [r4, #4]
 8012de2:	f340 808a 	ble.w	8012efa <_svfprintf_r+0xfc2>
 8012de6:	9802      	ldr	r0, [sp, #8]
 8012de8:	aa1e      	add	r2, sp, #120	@ 0x78
 8012dea:	4651      	mov	r1, sl
 8012dec:	f001 f9a2 	bl	8014134 <__ssprint_r>
 8012df0:	2800      	cmp	r0, #0
 8012df2:	f040 81c2 	bne.w	801317a <_svfprintf_r+0x1242>
 8012df6:	ac21      	add	r4, sp, #132	@ 0x84
 8012df8:	056b      	lsls	r3, r5, #21
 8012dfa:	eb09 0806 	add.w	r8, r9, r6
 8012dfe:	d508      	bpl.n	8012e12 <_svfprintf_r+0xeda>
 8012e00:	9b06      	ldr	r3, [sp, #24]
 8012e02:	2b00      	cmp	r3, #0
 8012e04:	d17b      	bne.n	8012efe <_svfprintf_r+0xfc6>
 8012e06:	2f00      	cmp	r7, #0
 8012e08:	d17b      	bne.n	8012f02 <_svfprintf_r+0xfca>
 8012e0a:	9b04      	ldr	r3, [sp, #16]
 8012e0c:	4598      	cmp	r8, r3
 8012e0e:	bf28      	it	cs
 8012e10:	4698      	movcs	r8, r3
 8012e12:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8012e14:	9a03      	ldr	r2, [sp, #12]
 8012e16:	4293      	cmp	r3, r2
 8012e18:	db01      	blt.n	8012e1e <_svfprintf_r+0xee6>
 8012e1a:	07ee      	lsls	r6, r5, #31
 8012e1c:	d50e      	bpl.n	8012e3c <_svfprintf_r+0xf04>
 8012e1e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012e20:	6023      	str	r3, [r4, #0]
 8012e22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012e24:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012e26:	6063      	str	r3, [r4, #4]
 8012e28:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8012e2a:	4413      	add	r3, r2
 8012e2c:	9320      	str	r3, [sp, #128]	@ 0x80
 8012e2e:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8012e30:	3301      	adds	r3, #1
 8012e32:	2b07      	cmp	r3, #7
 8012e34:	931f      	str	r3, [sp, #124]	@ 0x7c
 8012e36:	f300 80df 	bgt.w	8012ff8 <_svfprintf_r+0x10c0>
 8012e3a:	3408      	adds	r4, #8
 8012e3c:	9b03      	ldr	r3, [sp, #12]
 8012e3e:	9f18      	ldr	r7, [sp, #96]	@ 0x60
 8012e40:	1bdf      	subs	r7, r3, r7
 8012e42:	9b04      	ldr	r3, [sp, #16]
 8012e44:	eba3 0308 	sub.w	r3, r3, r8
 8012e48:	429f      	cmp	r7, r3
 8012e4a:	bfa8      	it	ge
 8012e4c:	461f      	movge	r7, r3
 8012e4e:	2f00      	cmp	r7, #0
 8012e50:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8012e52:	dd0a      	ble.n	8012e6a <_svfprintf_r+0xf32>
 8012e54:	443b      	add	r3, r7
 8012e56:	9320      	str	r3, [sp, #128]	@ 0x80
 8012e58:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8012e5a:	3301      	adds	r3, #1
 8012e5c:	2b07      	cmp	r3, #7
 8012e5e:	e9c4 8700 	strd	r8, r7, [r4]
 8012e62:	931f      	str	r3, [sp, #124]	@ 0x7c
 8012e64:	f300 80d2 	bgt.w	801300c <_svfprintf_r+0x10d4>
 8012e68:	3408      	adds	r4, #8
 8012e6a:	9e18      	ldr	r6, [sp, #96]	@ 0x60
 8012e6c:	9b03      	ldr	r3, [sp, #12]
 8012e6e:	2f00      	cmp	r7, #0
 8012e70:	eba3 0606 	sub.w	r6, r3, r6
 8012e74:	bfa8      	it	ge
 8012e76:	1bf6      	subge	r6, r6, r7
 8012e78:	2e00      	cmp	r6, #0
 8012e7a:	f77f ac30 	ble.w	80126de <_svfprintf_r+0x7a6>
 8012e7e:	4f68      	ldr	r7, [pc, #416]	@ (8013020 <_svfprintf_r+0x10e8>)
 8012e80:	f04f 0810 	mov.w	r8, #16
 8012e84:	e9dd 321f 	ldrd	r3, r2, [sp, #124]	@ 0x7c
 8012e88:	2e10      	cmp	r6, #16
 8012e8a:	f103 0301 	add.w	r3, r3, #1
 8012e8e:	f104 0108 	add.w	r1, r4, #8
 8012e92:	6027      	str	r7, [r4, #0]
 8012e94:	f77f aebf 	ble.w	8012c16 <_svfprintf_r+0xcde>
 8012e98:	3210      	adds	r2, #16
 8012e9a:	2b07      	cmp	r3, #7
 8012e9c:	e9cd 321f 	strd	r3, r2, [sp, #124]	@ 0x7c
 8012ea0:	f8c4 8004 	str.w	r8, [r4, #4]
 8012ea4:	dd08      	ble.n	8012eb8 <_svfprintf_r+0xf80>
 8012ea6:	9802      	ldr	r0, [sp, #8]
 8012ea8:	aa1e      	add	r2, sp, #120	@ 0x78
 8012eaa:	4651      	mov	r1, sl
 8012eac:	f001 f942 	bl	8014134 <__ssprint_r>
 8012eb0:	2800      	cmp	r0, #0
 8012eb2:	f040 8162 	bne.w	801317a <_svfprintf_r+0x1242>
 8012eb6:	a921      	add	r1, sp, #132	@ 0x84
 8012eb8:	3e10      	subs	r6, #16
 8012eba:	460c      	mov	r4, r1
 8012ebc:	e7e2      	b.n	8012e84 <_svfprintf_r+0xf4c>
 8012ebe:	9802      	ldr	r0, [sp, #8]
 8012ec0:	aa1e      	add	r2, sp, #120	@ 0x78
 8012ec2:	4651      	mov	r1, sl
 8012ec4:	f001 f936 	bl	8014134 <__ssprint_r>
 8012ec8:	2800      	cmp	r0, #0
 8012eca:	f040 8156 	bne.w	801317a <_svfprintf_r+0x1242>
 8012ece:	ac21      	add	r4, sp, #132	@ 0x84
 8012ed0:	e76d      	b.n	8012dae <_svfprintf_r+0xe76>
 8012ed2:	2010      	movs	r0, #16
 8012ed4:	4403      	add	r3, r0
 8012ed6:	2a07      	cmp	r2, #7
 8012ed8:	e9cd 231f 	strd	r2, r3, [sp, #124]	@ 0x7c
 8012edc:	6060      	str	r0, [r4, #4]
 8012ede:	dd08      	ble.n	8012ef2 <_svfprintf_r+0xfba>
 8012ee0:	9802      	ldr	r0, [sp, #8]
 8012ee2:	aa1e      	add	r2, sp, #120	@ 0x78
 8012ee4:	4651      	mov	r1, sl
 8012ee6:	f001 f925 	bl	8014134 <__ssprint_r>
 8012eea:	2800      	cmp	r0, #0
 8012eec:	f040 8145 	bne.w	801317a <_svfprintf_r+0x1242>
 8012ef0:	a921      	add	r1, sp, #132	@ 0x84
 8012ef2:	f1a8 0810 	sub.w	r8, r8, #16
 8012ef6:	460c      	mov	r4, r1
 8012ef8:	e762      	b.n	8012dc0 <_svfprintf_r+0xe88>
 8012efa:	460c      	mov	r4, r1
 8012efc:	e77c      	b.n	8012df8 <_svfprintf_r+0xec0>
 8012efe:	2f00      	cmp	r7, #0
 8012f00:	d04a      	beq.n	8012f98 <_svfprintf_r+0x1060>
 8012f02:	3f01      	subs	r7, #1
 8012f04:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8012f06:	6023      	str	r3, [r4, #0]
 8012f08:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012f0a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012f0c:	6063      	str	r3, [r4, #4]
 8012f0e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8012f10:	4413      	add	r3, r2
 8012f12:	9320      	str	r3, [sp, #128]	@ 0x80
 8012f14:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8012f16:	3301      	adds	r3, #1
 8012f18:	2b07      	cmp	r3, #7
 8012f1a:	931f      	str	r3, [sp, #124]	@ 0x7c
 8012f1c:	dc43      	bgt.n	8012fa6 <_svfprintf_r+0x106e>
 8012f1e:	3408      	adds	r4, #8
 8012f20:	9b07      	ldr	r3, [sp, #28]
 8012f22:	781a      	ldrb	r2, [r3, #0]
 8012f24:	9b04      	ldr	r3, [sp, #16]
 8012f26:	eba3 0308 	sub.w	r3, r3, r8
 8012f2a:	429a      	cmp	r2, r3
 8012f2c:	bfa8      	it	ge
 8012f2e:	461a      	movge	r2, r3
 8012f30:	2a00      	cmp	r2, #0
 8012f32:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8012f34:	4691      	mov	r9, r2
 8012f36:	dd09      	ble.n	8012f4c <_svfprintf_r+0x1014>
 8012f38:	4413      	add	r3, r2
 8012f3a:	9320      	str	r3, [sp, #128]	@ 0x80
 8012f3c:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8012f3e:	3301      	adds	r3, #1
 8012f40:	2b07      	cmp	r3, #7
 8012f42:	e9c4 8200 	strd	r8, r2, [r4]
 8012f46:	931f      	str	r3, [sp, #124]	@ 0x7c
 8012f48:	dc37      	bgt.n	8012fba <_svfprintf_r+0x1082>
 8012f4a:	3408      	adds	r4, #8
 8012f4c:	9b07      	ldr	r3, [sp, #28]
 8012f4e:	781e      	ldrb	r6, [r3, #0]
 8012f50:	f1b9 0f00 	cmp.w	r9, #0
 8012f54:	bfa8      	it	ge
 8012f56:	eba6 0609 	subge.w	r6, r6, r9
 8012f5a:	2e00      	cmp	r6, #0
 8012f5c:	dd18      	ble.n	8012f90 <_svfprintf_r+0x1058>
 8012f5e:	e9dd 321f 	ldrd	r3, r2, [sp, #124]	@ 0x7c
 8012f62:	482f      	ldr	r0, [pc, #188]	@ (8013020 <_svfprintf_r+0x10e8>)
 8012f64:	6020      	str	r0, [r4, #0]
 8012f66:	2e10      	cmp	r6, #16
 8012f68:	f103 0301 	add.w	r3, r3, #1
 8012f6c:	f104 0108 	add.w	r1, r4, #8
 8012f70:	dc2d      	bgt.n	8012fce <_svfprintf_r+0x1096>
 8012f72:	6066      	str	r6, [r4, #4]
 8012f74:	2b07      	cmp	r3, #7
 8012f76:	4416      	add	r6, r2
 8012f78:	e9cd 361f 	strd	r3, r6, [sp, #124]	@ 0x7c
 8012f7c:	dd3a      	ble.n	8012ff4 <_svfprintf_r+0x10bc>
 8012f7e:	9802      	ldr	r0, [sp, #8]
 8012f80:	aa1e      	add	r2, sp, #120	@ 0x78
 8012f82:	4651      	mov	r1, sl
 8012f84:	f001 f8d6 	bl	8014134 <__ssprint_r>
 8012f88:	2800      	cmp	r0, #0
 8012f8a:	f040 80f6 	bne.w	801317a <_svfprintf_r+0x1242>
 8012f8e:	ac21      	add	r4, sp, #132	@ 0x84
 8012f90:	9b07      	ldr	r3, [sp, #28]
 8012f92:	781b      	ldrb	r3, [r3, #0]
 8012f94:	4498      	add	r8, r3
 8012f96:	e733      	b.n	8012e00 <_svfprintf_r+0xec8>
 8012f98:	9b07      	ldr	r3, [sp, #28]
 8012f9a:	3b01      	subs	r3, #1
 8012f9c:	9307      	str	r3, [sp, #28]
 8012f9e:	9b06      	ldr	r3, [sp, #24]
 8012fa0:	3b01      	subs	r3, #1
 8012fa2:	9306      	str	r3, [sp, #24]
 8012fa4:	e7ae      	b.n	8012f04 <_svfprintf_r+0xfcc>
 8012fa6:	9802      	ldr	r0, [sp, #8]
 8012fa8:	aa1e      	add	r2, sp, #120	@ 0x78
 8012faa:	4651      	mov	r1, sl
 8012fac:	f001 f8c2 	bl	8014134 <__ssprint_r>
 8012fb0:	2800      	cmp	r0, #0
 8012fb2:	f040 80e2 	bne.w	801317a <_svfprintf_r+0x1242>
 8012fb6:	ac21      	add	r4, sp, #132	@ 0x84
 8012fb8:	e7b2      	b.n	8012f20 <_svfprintf_r+0xfe8>
 8012fba:	9802      	ldr	r0, [sp, #8]
 8012fbc:	aa1e      	add	r2, sp, #120	@ 0x78
 8012fbe:	4651      	mov	r1, sl
 8012fc0:	f001 f8b8 	bl	8014134 <__ssprint_r>
 8012fc4:	2800      	cmp	r0, #0
 8012fc6:	f040 80d8 	bne.w	801317a <_svfprintf_r+0x1242>
 8012fca:	ac21      	add	r4, sp, #132	@ 0x84
 8012fcc:	e7be      	b.n	8012f4c <_svfprintf_r+0x1014>
 8012fce:	2010      	movs	r0, #16
 8012fd0:	4402      	add	r2, r0
 8012fd2:	2b07      	cmp	r3, #7
 8012fd4:	e9cd 321f 	strd	r3, r2, [sp, #124]	@ 0x7c
 8012fd8:	6060      	str	r0, [r4, #4]
 8012fda:	dd08      	ble.n	8012fee <_svfprintf_r+0x10b6>
 8012fdc:	9802      	ldr	r0, [sp, #8]
 8012fde:	aa1e      	add	r2, sp, #120	@ 0x78
 8012fe0:	4651      	mov	r1, sl
 8012fe2:	f001 f8a7 	bl	8014134 <__ssprint_r>
 8012fe6:	2800      	cmp	r0, #0
 8012fe8:	f040 80c7 	bne.w	801317a <_svfprintf_r+0x1242>
 8012fec:	a921      	add	r1, sp, #132	@ 0x84
 8012fee:	3e10      	subs	r6, #16
 8012ff0:	460c      	mov	r4, r1
 8012ff2:	e7b4      	b.n	8012f5e <_svfprintf_r+0x1026>
 8012ff4:	460c      	mov	r4, r1
 8012ff6:	e7cb      	b.n	8012f90 <_svfprintf_r+0x1058>
 8012ff8:	9802      	ldr	r0, [sp, #8]
 8012ffa:	aa1e      	add	r2, sp, #120	@ 0x78
 8012ffc:	4651      	mov	r1, sl
 8012ffe:	f001 f899 	bl	8014134 <__ssprint_r>
 8013002:	2800      	cmp	r0, #0
 8013004:	f040 80b9 	bne.w	801317a <_svfprintf_r+0x1242>
 8013008:	ac21      	add	r4, sp, #132	@ 0x84
 801300a:	e717      	b.n	8012e3c <_svfprintf_r+0xf04>
 801300c:	9802      	ldr	r0, [sp, #8]
 801300e:	aa1e      	add	r2, sp, #120	@ 0x78
 8013010:	4651      	mov	r1, sl
 8013012:	f001 f88f 	bl	8014134 <__ssprint_r>
 8013016:	2800      	cmp	r0, #0
 8013018:	f040 80af 	bne.w	801317a <_svfprintf_r+0x1242>
 801301c:	ac21      	add	r4, sp, #132	@ 0x84
 801301e:	e724      	b.n	8012e6a <_svfprintf_r+0xf32>
 8013020:	08015c99 	.word	0x08015c99
 8013024:	9803      	ldr	r0, [sp, #12]
 8013026:	991f      	ldr	r1, [sp, #124]	@ 0x7c
 8013028:	2801      	cmp	r0, #1
 801302a:	f103 0201 	add.w	r2, r3, #1
 801302e:	f101 0101 	add.w	r1, r1, #1
 8013032:	f104 0308 	add.w	r3, r4, #8
 8013036:	dc01      	bgt.n	801303c <_svfprintf_r+0x1104>
 8013038:	07e8      	lsls	r0, r5, #31
 801303a:	d572      	bpl.n	8013122 <_svfprintf_r+0x11ea>
 801303c:	2001      	movs	r0, #1
 801303e:	2907      	cmp	r1, #7
 8013040:	e9cd 121f 	strd	r1, r2, [sp, #124]	@ 0x7c
 8013044:	f8c4 9000 	str.w	r9, [r4]
 8013048:	6060      	str	r0, [r4, #4]
 801304a:	dd08      	ble.n	801305e <_svfprintf_r+0x1126>
 801304c:	9802      	ldr	r0, [sp, #8]
 801304e:	aa1e      	add	r2, sp, #120	@ 0x78
 8013050:	4651      	mov	r1, sl
 8013052:	f001 f86f 	bl	8014134 <__ssprint_r>
 8013056:	2800      	cmp	r0, #0
 8013058:	f040 808f 	bne.w	801317a <_svfprintf_r+0x1242>
 801305c:	ab21      	add	r3, sp, #132	@ 0x84
 801305e:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8013060:	601a      	str	r2, [r3, #0]
 8013062:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013064:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8013066:	605a      	str	r2, [r3, #4]
 8013068:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801306a:	440a      	add	r2, r1
 801306c:	9220      	str	r2, [sp, #128]	@ 0x80
 801306e:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
 8013070:	3201      	adds	r2, #1
 8013072:	2a07      	cmp	r2, #7
 8013074:	921f      	str	r2, [sp, #124]	@ 0x7c
 8013076:	dc25      	bgt.n	80130c4 <_svfprintf_r+0x118c>
 8013078:	3308      	adds	r3, #8
 801307a:	9803      	ldr	r0, [sp, #12]
 801307c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8013080:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013084:	e9dd 121f 	ldrd	r1, r2, [sp, #124]	@ 0x7c
 8013088:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 801308c:	d023      	beq.n	80130d6 <_svfprintf_r+0x119e>
 801308e:	f109 0001 	add.w	r0, r9, #1
 8013092:	e9c3 0400 	strd	r0, r4, [r3]
 8013096:	9803      	ldr	r0, [sp, #12]
 8013098:	3101      	adds	r1, #1
 801309a:	3a01      	subs	r2, #1
 801309c:	4402      	add	r2, r0
 801309e:	2907      	cmp	r1, #7
 80130a0:	e9cd 121f 	strd	r1, r2, [sp, #124]	@ 0x7c
 80130a4:	dd46      	ble.n	8013134 <_svfprintf_r+0x11fc>
 80130a6:	9802      	ldr	r0, [sp, #8]
 80130a8:	aa1e      	add	r2, sp, #120	@ 0x78
 80130aa:	4651      	mov	r1, sl
 80130ac:	f001 f842 	bl	8014134 <__ssprint_r>
 80130b0:	2800      	cmp	r0, #0
 80130b2:	d162      	bne.n	801317a <_svfprintf_r+0x1242>
 80130b4:	ab21      	add	r3, sp, #132	@ 0x84
 80130b6:	aa1a      	add	r2, sp, #104	@ 0x68
 80130b8:	601a      	str	r2, [r3, #0]
 80130ba:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80130bc:	605a      	str	r2, [r3, #4]
 80130be:	9911      	ldr	r1, [sp, #68]	@ 0x44
 80130c0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80130c2:	e62a      	b.n	8012d1a <_svfprintf_r+0xde2>
 80130c4:	9802      	ldr	r0, [sp, #8]
 80130c6:	aa1e      	add	r2, sp, #120	@ 0x78
 80130c8:	4651      	mov	r1, sl
 80130ca:	f001 f833 	bl	8014134 <__ssprint_r>
 80130ce:	2800      	cmp	r0, #0
 80130d0:	d153      	bne.n	801317a <_svfprintf_r+0x1242>
 80130d2:	ab21      	add	r3, sp, #132	@ 0x84
 80130d4:	e7d1      	b.n	801307a <_svfprintf_r+0x1142>
 80130d6:	9a03      	ldr	r2, [sp, #12]
 80130d8:	2a01      	cmp	r2, #1
 80130da:	ddec      	ble.n	80130b6 <_svfprintf_r+0x117e>
 80130dc:	4e56      	ldr	r6, [pc, #344]	@ (8013238 <_svfprintf_r+0x1300>)
 80130de:	2710      	movs	r7, #16
 80130e0:	e9dd 211f 	ldrd	r2, r1, [sp, #124]	@ 0x7c
 80130e4:	2c10      	cmp	r4, #16
 80130e6:	f102 0201 	add.w	r2, r2, #1
 80130ea:	f103 0008 	add.w	r0, r3, #8
 80130ee:	601e      	str	r6, [r3, #0]
 80130f0:	dc07      	bgt.n	8013102 <_svfprintf_r+0x11ca>
 80130f2:	605c      	str	r4, [r3, #4]
 80130f4:	2a07      	cmp	r2, #7
 80130f6:	440c      	add	r4, r1
 80130f8:	e9cd 241f 	strd	r2, r4, [sp, #124]	@ 0x7c
 80130fc:	dcd3      	bgt.n	80130a6 <_svfprintf_r+0x116e>
 80130fe:	4603      	mov	r3, r0
 8013100:	e7d9      	b.n	80130b6 <_svfprintf_r+0x117e>
 8013102:	3110      	adds	r1, #16
 8013104:	2a07      	cmp	r2, #7
 8013106:	e9cd 211f 	strd	r2, r1, [sp, #124]	@ 0x7c
 801310a:	605f      	str	r7, [r3, #4]
 801310c:	dd06      	ble.n	801311c <_svfprintf_r+0x11e4>
 801310e:	9802      	ldr	r0, [sp, #8]
 8013110:	aa1e      	add	r2, sp, #120	@ 0x78
 8013112:	4651      	mov	r1, sl
 8013114:	f001 f80e 	bl	8014134 <__ssprint_r>
 8013118:	bb78      	cbnz	r0, 801317a <_svfprintf_r+0x1242>
 801311a:	a821      	add	r0, sp, #132	@ 0x84
 801311c:	3c10      	subs	r4, #16
 801311e:	4603      	mov	r3, r0
 8013120:	e7de      	b.n	80130e0 <_svfprintf_r+0x11a8>
 8013122:	2001      	movs	r0, #1
 8013124:	2907      	cmp	r1, #7
 8013126:	e9cd 121f 	strd	r1, r2, [sp, #124]	@ 0x7c
 801312a:	f8c4 9000 	str.w	r9, [r4]
 801312e:	6060      	str	r0, [r4, #4]
 8013130:	ddc1      	ble.n	80130b6 <_svfprintf_r+0x117e>
 8013132:	e7b8      	b.n	80130a6 <_svfprintf_r+0x116e>
 8013134:	3308      	adds	r3, #8
 8013136:	e7be      	b.n	80130b6 <_svfprintf_r+0x117e>
 8013138:	460c      	mov	r4, r1
 801313a:	f7ff bad0 	b.w	80126de <_svfprintf_r+0x7a6>
 801313e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013140:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8013142:	1a9d      	subs	r5, r3, r2
 8013144:	2d00      	cmp	r5, #0
 8013146:	f77f aacd 	ble.w	80126e4 <_svfprintf_r+0x7ac>
 801314a:	4e3c      	ldr	r6, [pc, #240]	@ (801323c <_svfprintf_r+0x1304>)
 801314c:	2710      	movs	r7, #16
 801314e:	e9dd 321f 	ldrd	r3, r2, [sp, #124]	@ 0x7c
 8013152:	2d10      	cmp	r5, #16
 8013154:	f103 0301 	add.w	r3, r3, #1
 8013158:	6026      	str	r6, [r4, #0]
 801315a:	dc18      	bgt.n	801318e <_svfprintf_r+0x1256>
 801315c:	442a      	add	r2, r5
 801315e:	2b07      	cmp	r3, #7
 8013160:	e9cd 321f 	strd	r3, r2, [sp, #124]	@ 0x7c
 8013164:	6065      	str	r5, [r4, #4]
 8013166:	f77f aabd 	ble.w	80126e4 <_svfprintf_r+0x7ac>
 801316a:	9802      	ldr	r0, [sp, #8]
 801316c:	aa1e      	add	r2, sp, #120	@ 0x78
 801316e:	4651      	mov	r1, sl
 8013170:	f000 ffe0 	bl	8014134 <__ssprint_r>
 8013174:	2800      	cmp	r0, #0
 8013176:	f43f aab5 	beq.w	80126e4 <_svfprintf_r+0x7ac>
 801317a:	f1bb 0f00 	cmp.w	fp, #0
 801317e:	f43f a8e0 	beq.w	8012342 <_svfprintf_r+0x40a>
 8013182:	9802      	ldr	r0, [sp, #8]
 8013184:	4659      	mov	r1, fp
 8013186:	f7fe fbcb 	bl	8011920 <_free_r>
 801318a:	f7ff b8da 	b.w	8012342 <_svfprintf_r+0x40a>
 801318e:	3210      	adds	r2, #16
 8013190:	2b07      	cmp	r3, #7
 8013192:	e9cd 321f 	strd	r3, r2, [sp, #124]	@ 0x7c
 8013196:	6067      	str	r7, [r4, #4]
 8013198:	dc02      	bgt.n	80131a0 <_svfprintf_r+0x1268>
 801319a:	3408      	adds	r4, #8
 801319c:	3d10      	subs	r5, #16
 801319e:	e7d6      	b.n	801314e <_svfprintf_r+0x1216>
 80131a0:	9802      	ldr	r0, [sp, #8]
 80131a2:	aa1e      	add	r2, sp, #120	@ 0x78
 80131a4:	4651      	mov	r1, sl
 80131a6:	f000 ffc5 	bl	8014134 <__ssprint_r>
 80131aa:	2800      	cmp	r0, #0
 80131ac:	d1e5      	bne.n	801317a <_svfprintf_r+0x1242>
 80131ae:	ac21      	add	r4, sp, #132	@ 0x84
 80131b0:	e7f4      	b.n	801319c <_svfprintf_r+0x1264>
 80131b2:	9802      	ldr	r0, [sp, #8]
 80131b4:	4659      	mov	r1, fp
 80131b6:	f7fe fbb3 	bl	8011920 <_free_r>
 80131ba:	f7ff baab 	b.w	8012714 <_svfprintf_r+0x7dc>
 80131be:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80131c0:	2b00      	cmp	r3, #0
 80131c2:	f43f a8be 	beq.w	8012342 <_svfprintf_r+0x40a>
 80131c6:	9802      	ldr	r0, [sp, #8]
 80131c8:	aa1e      	add	r2, sp, #120	@ 0x78
 80131ca:	4651      	mov	r1, sl
 80131cc:	f000 ffb2 	bl	8014134 <__ssprint_r>
 80131d0:	f7ff b8b7 	b.w	8012342 <_svfprintf_r+0x40a>
 80131d4:	ea56 0207 	orrs.w	r2, r6, r7
 80131d8:	9506      	str	r5, [sp, #24]
 80131da:	f43f ab93 	beq.w	8012904 <_svfprintf_r+0x9cc>
 80131de:	2b01      	cmp	r3, #1
 80131e0:	f43f ac14 	beq.w	8012a0c <_svfprintf_r+0xad4>
 80131e4:	2b02      	cmp	r3, #2
 80131e6:	f50d 7994 	add.w	r9, sp, #296	@ 0x128
 80131ea:	f43f ac59 	beq.w	8012aa0 <_svfprintf_r+0xb68>
 80131ee:	f006 0307 	and.w	r3, r6, #7
 80131f2:	08f6      	lsrs	r6, r6, #3
 80131f4:	ea46 7647 	orr.w	r6, r6, r7, lsl #29
 80131f8:	08ff      	lsrs	r7, r7, #3
 80131fa:	3330      	adds	r3, #48	@ 0x30
 80131fc:	ea56 0107 	orrs.w	r1, r6, r7
 8013200:	464a      	mov	r2, r9
 8013202:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8013206:	d1f2      	bne.n	80131ee <_svfprintf_r+0x12b6>
 8013208:	9906      	ldr	r1, [sp, #24]
 801320a:	07cd      	lsls	r5, r1, #31
 801320c:	d506      	bpl.n	801321c <_svfprintf_r+0x12e4>
 801320e:	2b30      	cmp	r3, #48	@ 0x30
 8013210:	d004      	beq.n	801321c <_svfprintf_r+0x12e4>
 8013212:	2330      	movs	r3, #48	@ 0x30
 8013214:	f809 3c01 	strb.w	r3, [r9, #-1]
 8013218:	f1a2 0902 	sub.w	r9, r2, #2
 801321c:	ab4a      	add	r3, sp, #296	@ 0x128
 801321e:	9d06      	ldr	r5, [sp, #24]
 8013220:	f8cd 8030 	str.w	r8, [sp, #48]	@ 0x30
 8013224:	f04f 0b00 	mov.w	fp, #0
 8013228:	eba3 0809 	sub.w	r8, r3, r9
 801322c:	465f      	mov	r7, fp
 801322e:	f8cd b018 	str.w	fp, [sp, #24]
 8013232:	465e      	mov	r6, fp
 8013234:	f7ff b9a4 	b.w	8012580 <_svfprintf_r+0x648>
 8013238:	08015c99 	.word	0x08015c99
 801323c:	08015ca9 	.word	0x08015ca9

08013240 <__swhatbuf_r>:
 8013240:	b570      	push	{r4, r5, r6, lr}
 8013242:	460c      	mov	r4, r1
 8013244:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013248:	2900      	cmp	r1, #0
 801324a:	b096      	sub	sp, #88	@ 0x58
 801324c:	4615      	mov	r5, r2
 801324e:	461e      	mov	r6, r3
 8013250:	da07      	bge.n	8013262 <__swhatbuf_r+0x22>
 8013252:	89a1      	ldrh	r1, [r4, #12]
 8013254:	f011 0180 	ands.w	r1, r1, #128	@ 0x80
 8013258:	d117      	bne.n	801328a <__swhatbuf_r+0x4a>
 801325a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801325e:	4608      	mov	r0, r1
 8013260:	e00f      	b.n	8013282 <__swhatbuf_r+0x42>
 8013262:	466a      	mov	r2, sp
 8013264:	f000 fe38 	bl	8013ed8 <_fstat_r>
 8013268:	2800      	cmp	r0, #0
 801326a:	dbf2      	blt.n	8013252 <__swhatbuf_r+0x12>
 801326c:	9901      	ldr	r1, [sp, #4]
 801326e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8013272:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8013276:	4259      	negs	r1, r3
 8013278:	4159      	adcs	r1, r3
 801327a:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 801327e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8013282:	6031      	str	r1, [r6, #0]
 8013284:	602b      	str	r3, [r5, #0]
 8013286:	b016      	add	sp, #88	@ 0x58
 8013288:	bd70      	pop	{r4, r5, r6, pc}
 801328a:	2100      	movs	r1, #0
 801328c:	2340      	movs	r3, #64	@ 0x40
 801328e:	e7e6      	b.n	801325e <__swhatbuf_r+0x1e>

08013290 <__smakebuf_r>:
 8013290:	898b      	ldrh	r3, [r1, #12]
 8013292:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013294:	079d      	lsls	r5, r3, #30
 8013296:	4606      	mov	r6, r0
 8013298:	460c      	mov	r4, r1
 801329a:	d507      	bpl.n	80132ac <__smakebuf_r+0x1c>
 801329c:	f104 0343 	add.w	r3, r4, #67	@ 0x43
 80132a0:	6023      	str	r3, [r4, #0]
 80132a2:	6123      	str	r3, [r4, #16]
 80132a4:	2301      	movs	r3, #1
 80132a6:	6163      	str	r3, [r4, #20]
 80132a8:	b003      	add	sp, #12
 80132aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80132ac:	ab01      	add	r3, sp, #4
 80132ae:	466a      	mov	r2, sp
 80132b0:	f7ff ffc6 	bl	8013240 <__swhatbuf_r>
 80132b4:	9f00      	ldr	r7, [sp, #0]
 80132b6:	4605      	mov	r5, r0
 80132b8:	4639      	mov	r1, r7
 80132ba:	4630      	mov	r0, r6
 80132bc:	f7fe fbf0 	bl	8011aa0 <_malloc_r>
 80132c0:	b948      	cbnz	r0, 80132d6 <__smakebuf_r+0x46>
 80132c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80132c6:	059a      	lsls	r2, r3, #22
 80132c8:	d4ee      	bmi.n	80132a8 <__smakebuf_r+0x18>
 80132ca:	f023 0303 	bic.w	r3, r3, #3
 80132ce:	f043 0302 	orr.w	r3, r3, #2
 80132d2:	81a3      	strh	r3, [r4, #12]
 80132d4:	e7e2      	b.n	801329c <__smakebuf_r+0xc>
 80132d6:	89a3      	ldrh	r3, [r4, #12]
 80132d8:	6020      	str	r0, [r4, #0]
 80132da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80132de:	81a3      	strh	r3, [r4, #12]
 80132e0:	9b01      	ldr	r3, [sp, #4]
 80132e2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80132e6:	b15b      	cbz	r3, 8013300 <__smakebuf_r+0x70>
 80132e8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80132ec:	4630      	mov	r0, r6
 80132ee:	f000 fe05 	bl	8013efc <_isatty_r>
 80132f2:	b128      	cbz	r0, 8013300 <__smakebuf_r+0x70>
 80132f4:	89a3      	ldrh	r3, [r4, #12]
 80132f6:	f023 0303 	bic.w	r3, r3, #3
 80132fa:	f043 0301 	orr.w	r3, r3, #1
 80132fe:	81a3      	strh	r3, [r4, #12]
 8013300:	89a3      	ldrh	r3, [r4, #12]
 8013302:	431d      	orrs	r5, r3
 8013304:	81a5      	strh	r5, [r4, #12]
 8013306:	e7cf      	b.n	80132a8 <__smakebuf_r+0x18>

08013308 <__malloc_lock>:
 8013308:	4801      	ldr	r0, [pc, #4]	@ (8013310 <__malloc_lock+0x8>)
 801330a:	f7fd bc7f 	b.w	8010c0c <__retarget_lock_acquire_recursive>
 801330e:	bf00      	nop
 8013310:	24014bf0 	.word	0x24014bf0

08013314 <__malloc_unlock>:
 8013314:	4801      	ldr	r0, [pc, #4]	@ (801331c <__malloc_unlock+0x8>)
 8013316:	f7fd bc7a 	b.w	8010c0e <__retarget_lock_release_recursive>
 801331a:	bf00      	nop
 801331c:	24014bf0 	.word	0x24014bf0

08013320 <_Balloc>:
 8013320:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8013322:	b570      	push	{r4, r5, r6, lr}
 8013324:	4605      	mov	r5, r0
 8013326:	460c      	mov	r4, r1
 8013328:	b17b      	cbz	r3, 801334a <_Balloc+0x2a>
 801332a:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 801332c:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8013330:	b9a0      	cbnz	r0, 801335c <_Balloc+0x3c>
 8013332:	2101      	movs	r1, #1
 8013334:	fa01 f604 	lsl.w	r6, r1, r4
 8013338:	1d72      	adds	r2, r6, #5
 801333a:	0092      	lsls	r2, r2, #2
 801333c:	4628      	mov	r0, r5
 801333e:	f000 feb1 	bl	80140a4 <_calloc_r>
 8013342:	b148      	cbz	r0, 8013358 <_Balloc+0x38>
 8013344:	e9c0 4601 	strd	r4, r6, [r0, #4]
 8013348:	e00b      	b.n	8013362 <_Balloc+0x42>
 801334a:	2221      	movs	r2, #33	@ 0x21
 801334c:	2104      	movs	r1, #4
 801334e:	f000 fea9 	bl	80140a4 <_calloc_r>
 8013352:	6468      	str	r0, [r5, #68]	@ 0x44
 8013354:	2800      	cmp	r0, #0
 8013356:	d1e8      	bne.n	801332a <_Balloc+0xa>
 8013358:	2000      	movs	r0, #0
 801335a:	bd70      	pop	{r4, r5, r6, pc}
 801335c:	6802      	ldr	r2, [r0, #0]
 801335e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 8013362:	2300      	movs	r3, #0
 8013364:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013368:	e7f7      	b.n	801335a <_Balloc+0x3a>

0801336a <_Bfree>:
 801336a:	b131      	cbz	r1, 801337a <_Bfree+0x10>
 801336c:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 801336e:	684a      	ldr	r2, [r1, #4]
 8013370:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8013374:	6008      	str	r0, [r1, #0]
 8013376:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 801337a:	4770      	bx	lr

0801337c <__multadd>:
 801337c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013380:	690d      	ldr	r5, [r1, #16]
 8013382:	4607      	mov	r7, r0
 8013384:	460c      	mov	r4, r1
 8013386:	461e      	mov	r6, r3
 8013388:	f101 0c14 	add.w	ip, r1, #20
 801338c:	2000      	movs	r0, #0
 801338e:	f8dc 3000 	ldr.w	r3, [ip]
 8013392:	b299      	uxth	r1, r3
 8013394:	fb02 6101 	mla	r1, r2, r1, r6
 8013398:	0c1e      	lsrs	r6, r3, #16
 801339a:	0c0b      	lsrs	r3, r1, #16
 801339c:	fb02 3306 	mla	r3, r2, r6, r3
 80133a0:	b289      	uxth	r1, r1
 80133a2:	3001      	adds	r0, #1
 80133a4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80133a8:	4285      	cmp	r5, r0
 80133aa:	f84c 1b04 	str.w	r1, [ip], #4
 80133ae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80133b2:	dcec      	bgt.n	801338e <__multadd+0x12>
 80133b4:	b30e      	cbz	r6, 80133fa <__multadd+0x7e>
 80133b6:	68a3      	ldr	r3, [r4, #8]
 80133b8:	42ab      	cmp	r3, r5
 80133ba:	dc19      	bgt.n	80133f0 <__multadd+0x74>
 80133bc:	6861      	ldr	r1, [r4, #4]
 80133be:	4638      	mov	r0, r7
 80133c0:	3101      	adds	r1, #1
 80133c2:	f7ff ffad 	bl	8013320 <_Balloc>
 80133c6:	4680      	mov	r8, r0
 80133c8:	b928      	cbnz	r0, 80133d6 <__multadd+0x5a>
 80133ca:	4602      	mov	r2, r0
 80133cc:	4b0c      	ldr	r3, [pc, #48]	@ (8013400 <__multadd+0x84>)
 80133ce:	480d      	ldr	r0, [pc, #52]	@ (8013404 <__multadd+0x88>)
 80133d0:	21ba      	movs	r1, #186	@ 0xba
 80133d2:	f000 fe49 	bl	8014068 <__assert_func>
 80133d6:	6922      	ldr	r2, [r4, #16]
 80133d8:	3202      	adds	r2, #2
 80133da:	f104 010c 	add.w	r1, r4, #12
 80133de:	0092      	lsls	r2, r2, #2
 80133e0:	300c      	adds	r0, #12
 80133e2:	f7fd fc15 	bl	8010c10 <memcpy>
 80133e6:	4621      	mov	r1, r4
 80133e8:	4638      	mov	r0, r7
 80133ea:	f7ff ffbe 	bl	801336a <_Bfree>
 80133ee:	4644      	mov	r4, r8
 80133f0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80133f4:	3501      	adds	r5, #1
 80133f6:	615e      	str	r6, [r3, #20]
 80133f8:	6125      	str	r5, [r4, #16]
 80133fa:	4620      	mov	r0, r4
 80133fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013400:	08015c20 	.word	0x08015c20
 8013404:	08015cb9 	.word	0x08015cb9

08013408 <__hi0bits>:
 8013408:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801340c:	4603      	mov	r3, r0
 801340e:	bf36      	itet	cc
 8013410:	0403      	lslcc	r3, r0, #16
 8013412:	2000      	movcs	r0, #0
 8013414:	2010      	movcc	r0, #16
 8013416:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801341a:	bf3c      	itt	cc
 801341c:	021b      	lslcc	r3, r3, #8
 801341e:	3008      	addcc	r0, #8
 8013420:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8013424:	bf3c      	itt	cc
 8013426:	011b      	lslcc	r3, r3, #4
 8013428:	3004      	addcc	r0, #4
 801342a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801342e:	bf3c      	itt	cc
 8013430:	009b      	lslcc	r3, r3, #2
 8013432:	3002      	addcc	r0, #2
 8013434:	2b00      	cmp	r3, #0
 8013436:	db05      	blt.n	8013444 <__hi0bits+0x3c>
 8013438:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801343c:	f100 0001 	add.w	r0, r0, #1
 8013440:	bf08      	it	eq
 8013442:	2020      	moveq	r0, #32
 8013444:	4770      	bx	lr

08013446 <__lo0bits>:
 8013446:	6803      	ldr	r3, [r0, #0]
 8013448:	4602      	mov	r2, r0
 801344a:	f013 0007 	ands.w	r0, r3, #7
 801344e:	d00b      	beq.n	8013468 <__lo0bits+0x22>
 8013450:	07d9      	lsls	r1, r3, #31
 8013452:	d421      	bmi.n	8013498 <__lo0bits+0x52>
 8013454:	0798      	lsls	r0, r3, #30
 8013456:	bf49      	itett	mi
 8013458:	085b      	lsrmi	r3, r3, #1
 801345a:	089b      	lsrpl	r3, r3, #2
 801345c:	2001      	movmi	r0, #1
 801345e:	6013      	strmi	r3, [r2, #0]
 8013460:	bf5c      	itt	pl
 8013462:	6013      	strpl	r3, [r2, #0]
 8013464:	2002      	movpl	r0, #2
 8013466:	4770      	bx	lr
 8013468:	b299      	uxth	r1, r3
 801346a:	b909      	cbnz	r1, 8013470 <__lo0bits+0x2a>
 801346c:	0c1b      	lsrs	r3, r3, #16
 801346e:	2010      	movs	r0, #16
 8013470:	b2d9      	uxtb	r1, r3
 8013472:	b909      	cbnz	r1, 8013478 <__lo0bits+0x32>
 8013474:	3008      	adds	r0, #8
 8013476:	0a1b      	lsrs	r3, r3, #8
 8013478:	0719      	lsls	r1, r3, #28
 801347a:	bf04      	itt	eq
 801347c:	091b      	lsreq	r3, r3, #4
 801347e:	3004      	addeq	r0, #4
 8013480:	0799      	lsls	r1, r3, #30
 8013482:	bf04      	itt	eq
 8013484:	089b      	lsreq	r3, r3, #2
 8013486:	3002      	addeq	r0, #2
 8013488:	07d9      	lsls	r1, r3, #31
 801348a:	d403      	bmi.n	8013494 <__lo0bits+0x4e>
 801348c:	085b      	lsrs	r3, r3, #1
 801348e:	f100 0001 	add.w	r0, r0, #1
 8013492:	d003      	beq.n	801349c <__lo0bits+0x56>
 8013494:	6013      	str	r3, [r2, #0]
 8013496:	4770      	bx	lr
 8013498:	2000      	movs	r0, #0
 801349a:	4770      	bx	lr
 801349c:	2020      	movs	r0, #32
 801349e:	4770      	bx	lr

080134a0 <__i2b>:
 80134a0:	b510      	push	{r4, lr}
 80134a2:	460c      	mov	r4, r1
 80134a4:	2101      	movs	r1, #1
 80134a6:	f7ff ff3b 	bl	8013320 <_Balloc>
 80134aa:	4602      	mov	r2, r0
 80134ac:	b928      	cbnz	r0, 80134ba <__i2b+0x1a>
 80134ae:	4b05      	ldr	r3, [pc, #20]	@ (80134c4 <__i2b+0x24>)
 80134b0:	4805      	ldr	r0, [pc, #20]	@ (80134c8 <__i2b+0x28>)
 80134b2:	f240 1145 	movw	r1, #325	@ 0x145
 80134b6:	f000 fdd7 	bl	8014068 <__assert_func>
 80134ba:	2301      	movs	r3, #1
 80134bc:	6144      	str	r4, [r0, #20]
 80134be:	6103      	str	r3, [r0, #16]
 80134c0:	bd10      	pop	{r4, pc}
 80134c2:	bf00      	nop
 80134c4:	08015c20 	.word	0x08015c20
 80134c8:	08015cb9 	.word	0x08015cb9

080134cc <__multiply>:
 80134cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80134d0:	4614      	mov	r4, r2
 80134d2:	690a      	ldr	r2, [r1, #16]
 80134d4:	6923      	ldr	r3, [r4, #16]
 80134d6:	429a      	cmp	r2, r3
 80134d8:	bfa8      	it	ge
 80134da:	4623      	movge	r3, r4
 80134dc:	460f      	mov	r7, r1
 80134de:	bfa4      	itt	ge
 80134e0:	460c      	movge	r4, r1
 80134e2:	461f      	movge	r7, r3
 80134e4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80134e8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80134ec:	68a3      	ldr	r3, [r4, #8]
 80134ee:	6861      	ldr	r1, [r4, #4]
 80134f0:	eb0a 0609 	add.w	r6, sl, r9
 80134f4:	42b3      	cmp	r3, r6
 80134f6:	b085      	sub	sp, #20
 80134f8:	bfb8      	it	lt
 80134fa:	3101      	addlt	r1, #1
 80134fc:	f7ff ff10 	bl	8013320 <_Balloc>
 8013500:	b930      	cbnz	r0, 8013510 <__multiply+0x44>
 8013502:	4602      	mov	r2, r0
 8013504:	4b44      	ldr	r3, [pc, #272]	@ (8013618 <__multiply+0x14c>)
 8013506:	4845      	ldr	r0, [pc, #276]	@ (801361c <__multiply+0x150>)
 8013508:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801350c:	f000 fdac 	bl	8014068 <__assert_func>
 8013510:	f100 0514 	add.w	r5, r0, #20
 8013514:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8013518:	462b      	mov	r3, r5
 801351a:	2200      	movs	r2, #0
 801351c:	4543      	cmp	r3, r8
 801351e:	d321      	bcc.n	8013564 <__multiply+0x98>
 8013520:	f107 0114 	add.w	r1, r7, #20
 8013524:	f104 0214 	add.w	r2, r4, #20
 8013528:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 801352c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8013530:	9302      	str	r3, [sp, #8]
 8013532:	1b13      	subs	r3, r2, r4
 8013534:	3b15      	subs	r3, #21
 8013536:	f023 0303 	bic.w	r3, r3, #3
 801353a:	3304      	adds	r3, #4
 801353c:	f104 0715 	add.w	r7, r4, #21
 8013540:	42ba      	cmp	r2, r7
 8013542:	bf38      	it	cc
 8013544:	2304      	movcc	r3, #4
 8013546:	9301      	str	r3, [sp, #4]
 8013548:	9b02      	ldr	r3, [sp, #8]
 801354a:	9103      	str	r1, [sp, #12]
 801354c:	428b      	cmp	r3, r1
 801354e:	d80c      	bhi.n	801356a <__multiply+0x9e>
 8013550:	2e00      	cmp	r6, #0
 8013552:	dd03      	ble.n	801355c <__multiply+0x90>
 8013554:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8013558:	2b00      	cmp	r3, #0
 801355a:	d05b      	beq.n	8013614 <__multiply+0x148>
 801355c:	6106      	str	r6, [r0, #16]
 801355e:	b005      	add	sp, #20
 8013560:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013564:	f843 2b04 	str.w	r2, [r3], #4
 8013568:	e7d8      	b.n	801351c <__multiply+0x50>
 801356a:	f8b1 a000 	ldrh.w	sl, [r1]
 801356e:	f1ba 0f00 	cmp.w	sl, #0
 8013572:	d024      	beq.n	80135be <__multiply+0xf2>
 8013574:	f104 0e14 	add.w	lr, r4, #20
 8013578:	46a9      	mov	r9, r5
 801357a:	f04f 0c00 	mov.w	ip, #0
 801357e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8013582:	f8d9 3000 	ldr.w	r3, [r9]
 8013586:	fa1f fb87 	uxth.w	fp, r7
 801358a:	b29b      	uxth	r3, r3
 801358c:	fb0a 330b 	mla	r3, sl, fp, r3
 8013590:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8013594:	f8d9 7000 	ldr.w	r7, [r9]
 8013598:	4463      	add	r3, ip
 801359a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801359e:	fb0a c70b 	mla	r7, sl, fp, ip
 80135a2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80135a6:	b29b      	uxth	r3, r3
 80135a8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80135ac:	4572      	cmp	r2, lr
 80135ae:	f849 3b04 	str.w	r3, [r9], #4
 80135b2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80135b6:	d8e2      	bhi.n	801357e <__multiply+0xb2>
 80135b8:	9b01      	ldr	r3, [sp, #4]
 80135ba:	f845 c003 	str.w	ip, [r5, r3]
 80135be:	9b03      	ldr	r3, [sp, #12]
 80135c0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80135c4:	3104      	adds	r1, #4
 80135c6:	f1b9 0f00 	cmp.w	r9, #0
 80135ca:	d021      	beq.n	8013610 <__multiply+0x144>
 80135cc:	682b      	ldr	r3, [r5, #0]
 80135ce:	f104 0c14 	add.w	ip, r4, #20
 80135d2:	46ae      	mov	lr, r5
 80135d4:	f04f 0a00 	mov.w	sl, #0
 80135d8:	f8bc b000 	ldrh.w	fp, [ip]
 80135dc:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80135e0:	fb09 770b 	mla	r7, r9, fp, r7
 80135e4:	4457      	add	r7, sl
 80135e6:	b29b      	uxth	r3, r3
 80135e8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80135ec:	f84e 3b04 	str.w	r3, [lr], #4
 80135f0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80135f4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80135f8:	f8be 3000 	ldrh.w	r3, [lr]
 80135fc:	fb09 330a 	mla	r3, r9, sl, r3
 8013600:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8013604:	4562      	cmp	r2, ip
 8013606:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801360a:	d8e5      	bhi.n	80135d8 <__multiply+0x10c>
 801360c:	9f01      	ldr	r7, [sp, #4]
 801360e:	51eb      	str	r3, [r5, r7]
 8013610:	3504      	adds	r5, #4
 8013612:	e799      	b.n	8013548 <__multiply+0x7c>
 8013614:	3e01      	subs	r6, #1
 8013616:	e79b      	b.n	8013550 <__multiply+0x84>
 8013618:	08015c20 	.word	0x08015c20
 801361c:	08015cb9 	.word	0x08015cb9

08013620 <__pow5mult>:
 8013620:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013624:	4615      	mov	r5, r2
 8013626:	f012 0203 	ands.w	r2, r2, #3
 801362a:	4607      	mov	r7, r0
 801362c:	460e      	mov	r6, r1
 801362e:	d007      	beq.n	8013640 <__pow5mult+0x20>
 8013630:	4c1a      	ldr	r4, [pc, #104]	@ (801369c <__pow5mult+0x7c>)
 8013632:	3a01      	subs	r2, #1
 8013634:	2300      	movs	r3, #0
 8013636:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801363a:	f7ff fe9f 	bl	801337c <__multadd>
 801363e:	4606      	mov	r6, r0
 8013640:	10ad      	asrs	r5, r5, #2
 8013642:	d027      	beq.n	8013694 <__pow5mult+0x74>
 8013644:	6c3c      	ldr	r4, [r7, #64]	@ 0x40
 8013646:	b944      	cbnz	r4, 801365a <__pow5mult+0x3a>
 8013648:	f240 2171 	movw	r1, #625	@ 0x271
 801364c:	4638      	mov	r0, r7
 801364e:	f7ff ff27 	bl	80134a0 <__i2b>
 8013652:	2300      	movs	r3, #0
 8013654:	6438      	str	r0, [r7, #64]	@ 0x40
 8013656:	4604      	mov	r4, r0
 8013658:	6003      	str	r3, [r0, #0]
 801365a:	f04f 0900 	mov.w	r9, #0
 801365e:	07eb      	lsls	r3, r5, #31
 8013660:	d50a      	bpl.n	8013678 <__pow5mult+0x58>
 8013662:	4631      	mov	r1, r6
 8013664:	4622      	mov	r2, r4
 8013666:	4638      	mov	r0, r7
 8013668:	f7ff ff30 	bl	80134cc <__multiply>
 801366c:	4631      	mov	r1, r6
 801366e:	4680      	mov	r8, r0
 8013670:	4638      	mov	r0, r7
 8013672:	f7ff fe7a 	bl	801336a <_Bfree>
 8013676:	4646      	mov	r6, r8
 8013678:	106d      	asrs	r5, r5, #1
 801367a:	d00b      	beq.n	8013694 <__pow5mult+0x74>
 801367c:	6820      	ldr	r0, [r4, #0]
 801367e:	b938      	cbnz	r0, 8013690 <__pow5mult+0x70>
 8013680:	4622      	mov	r2, r4
 8013682:	4621      	mov	r1, r4
 8013684:	4638      	mov	r0, r7
 8013686:	f7ff ff21 	bl	80134cc <__multiply>
 801368a:	6020      	str	r0, [r4, #0]
 801368c:	f8c0 9000 	str.w	r9, [r0]
 8013690:	4604      	mov	r4, r0
 8013692:	e7e4      	b.n	801365e <__pow5mult+0x3e>
 8013694:	4630      	mov	r0, r6
 8013696:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801369a:	bf00      	nop
 801369c:	08015d14 	.word	0x08015d14

080136a0 <__lshift>:
 80136a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80136a4:	460c      	mov	r4, r1
 80136a6:	6849      	ldr	r1, [r1, #4]
 80136a8:	6923      	ldr	r3, [r4, #16]
 80136aa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80136ae:	68a3      	ldr	r3, [r4, #8]
 80136b0:	4607      	mov	r7, r0
 80136b2:	4691      	mov	r9, r2
 80136b4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80136b8:	f108 0601 	add.w	r6, r8, #1
 80136bc:	42b3      	cmp	r3, r6
 80136be:	db0b      	blt.n	80136d8 <__lshift+0x38>
 80136c0:	4638      	mov	r0, r7
 80136c2:	f7ff fe2d 	bl	8013320 <_Balloc>
 80136c6:	4605      	mov	r5, r0
 80136c8:	b948      	cbnz	r0, 80136de <__lshift+0x3e>
 80136ca:	4602      	mov	r2, r0
 80136cc:	4b28      	ldr	r3, [pc, #160]	@ (8013770 <__lshift+0xd0>)
 80136ce:	4829      	ldr	r0, [pc, #164]	@ (8013774 <__lshift+0xd4>)
 80136d0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80136d4:	f000 fcc8 	bl	8014068 <__assert_func>
 80136d8:	3101      	adds	r1, #1
 80136da:	005b      	lsls	r3, r3, #1
 80136dc:	e7ee      	b.n	80136bc <__lshift+0x1c>
 80136de:	2300      	movs	r3, #0
 80136e0:	f100 0114 	add.w	r1, r0, #20
 80136e4:	f100 0210 	add.w	r2, r0, #16
 80136e8:	4618      	mov	r0, r3
 80136ea:	4553      	cmp	r3, sl
 80136ec:	db33      	blt.n	8013756 <__lshift+0xb6>
 80136ee:	6920      	ldr	r0, [r4, #16]
 80136f0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80136f4:	f104 0314 	add.w	r3, r4, #20
 80136f8:	f019 091f 	ands.w	r9, r9, #31
 80136fc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013700:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8013704:	d02b      	beq.n	801375e <__lshift+0xbe>
 8013706:	f1c9 0e20 	rsb	lr, r9, #32
 801370a:	468a      	mov	sl, r1
 801370c:	2200      	movs	r2, #0
 801370e:	6818      	ldr	r0, [r3, #0]
 8013710:	fa00 f009 	lsl.w	r0, r0, r9
 8013714:	4310      	orrs	r0, r2
 8013716:	f84a 0b04 	str.w	r0, [sl], #4
 801371a:	f853 2b04 	ldr.w	r2, [r3], #4
 801371e:	459c      	cmp	ip, r3
 8013720:	fa22 f20e 	lsr.w	r2, r2, lr
 8013724:	d8f3      	bhi.n	801370e <__lshift+0x6e>
 8013726:	ebac 0304 	sub.w	r3, ip, r4
 801372a:	3b15      	subs	r3, #21
 801372c:	f023 0303 	bic.w	r3, r3, #3
 8013730:	3304      	adds	r3, #4
 8013732:	f104 0015 	add.w	r0, r4, #21
 8013736:	4584      	cmp	ip, r0
 8013738:	bf38      	it	cc
 801373a:	2304      	movcc	r3, #4
 801373c:	50ca      	str	r2, [r1, r3]
 801373e:	b10a      	cbz	r2, 8013744 <__lshift+0xa4>
 8013740:	f108 0602 	add.w	r6, r8, #2
 8013744:	3e01      	subs	r6, #1
 8013746:	4638      	mov	r0, r7
 8013748:	612e      	str	r6, [r5, #16]
 801374a:	4621      	mov	r1, r4
 801374c:	f7ff fe0d 	bl	801336a <_Bfree>
 8013750:	4628      	mov	r0, r5
 8013752:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013756:	f842 0f04 	str.w	r0, [r2, #4]!
 801375a:	3301      	adds	r3, #1
 801375c:	e7c5      	b.n	80136ea <__lshift+0x4a>
 801375e:	3904      	subs	r1, #4
 8013760:	f853 2b04 	ldr.w	r2, [r3], #4
 8013764:	f841 2f04 	str.w	r2, [r1, #4]!
 8013768:	459c      	cmp	ip, r3
 801376a:	d8f9      	bhi.n	8013760 <__lshift+0xc0>
 801376c:	e7ea      	b.n	8013744 <__lshift+0xa4>
 801376e:	bf00      	nop
 8013770:	08015c20 	.word	0x08015c20
 8013774:	08015cb9 	.word	0x08015cb9

08013778 <__mcmp>:
 8013778:	690a      	ldr	r2, [r1, #16]
 801377a:	4603      	mov	r3, r0
 801377c:	6900      	ldr	r0, [r0, #16]
 801377e:	1a80      	subs	r0, r0, r2
 8013780:	b530      	push	{r4, r5, lr}
 8013782:	d10e      	bne.n	80137a2 <__mcmp+0x2a>
 8013784:	3314      	adds	r3, #20
 8013786:	3114      	adds	r1, #20
 8013788:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801378c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8013790:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8013794:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8013798:	4295      	cmp	r5, r2
 801379a:	d003      	beq.n	80137a4 <__mcmp+0x2c>
 801379c:	d205      	bcs.n	80137aa <__mcmp+0x32>
 801379e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80137a2:	bd30      	pop	{r4, r5, pc}
 80137a4:	42a3      	cmp	r3, r4
 80137a6:	d3f3      	bcc.n	8013790 <__mcmp+0x18>
 80137a8:	e7fb      	b.n	80137a2 <__mcmp+0x2a>
 80137aa:	2001      	movs	r0, #1
 80137ac:	e7f9      	b.n	80137a2 <__mcmp+0x2a>
	...

080137b0 <__mdiff>:
 80137b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80137b4:	4689      	mov	r9, r1
 80137b6:	4606      	mov	r6, r0
 80137b8:	4611      	mov	r1, r2
 80137ba:	4648      	mov	r0, r9
 80137bc:	4614      	mov	r4, r2
 80137be:	f7ff ffdb 	bl	8013778 <__mcmp>
 80137c2:	1e05      	subs	r5, r0, #0
 80137c4:	d112      	bne.n	80137ec <__mdiff+0x3c>
 80137c6:	4629      	mov	r1, r5
 80137c8:	4630      	mov	r0, r6
 80137ca:	f7ff fda9 	bl	8013320 <_Balloc>
 80137ce:	4602      	mov	r2, r0
 80137d0:	b928      	cbnz	r0, 80137de <__mdiff+0x2e>
 80137d2:	4b3f      	ldr	r3, [pc, #252]	@ (80138d0 <__mdiff+0x120>)
 80137d4:	f240 2137 	movw	r1, #567	@ 0x237
 80137d8:	483e      	ldr	r0, [pc, #248]	@ (80138d4 <__mdiff+0x124>)
 80137da:	f000 fc45 	bl	8014068 <__assert_func>
 80137de:	2301      	movs	r3, #1
 80137e0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80137e4:	4610      	mov	r0, r2
 80137e6:	b003      	add	sp, #12
 80137e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80137ec:	bfbc      	itt	lt
 80137ee:	464b      	movlt	r3, r9
 80137f0:	46a1      	movlt	r9, r4
 80137f2:	4630      	mov	r0, r6
 80137f4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80137f8:	bfba      	itte	lt
 80137fa:	461c      	movlt	r4, r3
 80137fc:	2501      	movlt	r5, #1
 80137fe:	2500      	movge	r5, #0
 8013800:	f7ff fd8e 	bl	8013320 <_Balloc>
 8013804:	4602      	mov	r2, r0
 8013806:	b918      	cbnz	r0, 8013810 <__mdiff+0x60>
 8013808:	4b31      	ldr	r3, [pc, #196]	@ (80138d0 <__mdiff+0x120>)
 801380a:	f240 2145 	movw	r1, #581	@ 0x245
 801380e:	e7e3      	b.n	80137d8 <__mdiff+0x28>
 8013810:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8013814:	6926      	ldr	r6, [r4, #16]
 8013816:	60c5      	str	r5, [r0, #12]
 8013818:	f109 0310 	add.w	r3, r9, #16
 801381c:	f109 0514 	add.w	r5, r9, #20
 8013820:	f104 0e14 	add.w	lr, r4, #20
 8013824:	f100 0b14 	add.w	fp, r0, #20
 8013828:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801382c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8013830:	9301      	str	r3, [sp, #4]
 8013832:	46d9      	mov	r9, fp
 8013834:	f04f 0c00 	mov.w	ip, #0
 8013838:	9b01      	ldr	r3, [sp, #4]
 801383a:	f85e 0b04 	ldr.w	r0, [lr], #4
 801383e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8013842:	9301      	str	r3, [sp, #4]
 8013844:	fa1f f38a 	uxth.w	r3, sl
 8013848:	4619      	mov	r1, r3
 801384a:	b283      	uxth	r3, r0
 801384c:	1acb      	subs	r3, r1, r3
 801384e:	0c00      	lsrs	r0, r0, #16
 8013850:	4463      	add	r3, ip
 8013852:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8013856:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801385a:	b29b      	uxth	r3, r3
 801385c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8013860:	4576      	cmp	r6, lr
 8013862:	f849 3b04 	str.w	r3, [r9], #4
 8013866:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801386a:	d8e5      	bhi.n	8013838 <__mdiff+0x88>
 801386c:	1b33      	subs	r3, r6, r4
 801386e:	3b15      	subs	r3, #21
 8013870:	f023 0303 	bic.w	r3, r3, #3
 8013874:	3415      	adds	r4, #21
 8013876:	3304      	adds	r3, #4
 8013878:	42a6      	cmp	r6, r4
 801387a:	bf38      	it	cc
 801387c:	2304      	movcc	r3, #4
 801387e:	441d      	add	r5, r3
 8013880:	445b      	add	r3, fp
 8013882:	461e      	mov	r6, r3
 8013884:	462c      	mov	r4, r5
 8013886:	4544      	cmp	r4, r8
 8013888:	d30e      	bcc.n	80138a8 <__mdiff+0xf8>
 801388a:	f108 0103 	add.w	r1, r8, #3
 801388e:	1b49      	subs	r1, r1, r5
 8013890:	f021 0103 	bic.w	r1, r1, #3
 8013894:	3d03      	subs	r5, #3
 8013896:	45a8      	cmp	r8, r5
 8013898:	bf38      	it	cc
 801389a:	2100      	movcc	r1, #0
 801389c:	440b      	add	r3, r1
 801389e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80138a2:	b191      	cbz	r1, 80138ca <__mdiff+0x11a>
 80138a4:	6117      	str	r7, [r2, #16]
 80138a6:	e79d      	b.n	80137e4 <__mdiff+0x34>
 80138a8:	f854 1b04 	ldr.w	r1, [r4], #4
 80138ac:	46e6      	mov	lr, ip
 80138ae:	0c08      	lsrs	r0, r1, #16
 80138b0:	fa1c fc81 	uxtah	ip, ip, r1
 80138b4:	4471      	add	r1, lr
 80138b6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80138ba:	b289      	uxth	r1, r1
 80138bc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80138c0:	f846 1b04 	str.w	r1, [r6], #4
 80138c4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80138c8:	e7dd      	b.n	8013886 <__mdiff+0xd6>
 80138ca:	3f01      	subs	r7, #1
 80138cc:	e7e7      	b.n	801389e <__mdiff+0xee>
 80138ce:	bf00      	nop
 80138d0:	08015c20 	.word	0x08015c20
 80138d4:	08015cb9 	.word	0x08015cb9

080138d8 <__d2b>:
 80138d8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80138dc:	460f      	mov	r7, r1
 80138de:	2101      	movs	r1, #1
 80138e0:	ec59 8b10 	vmov	r8, r9, d0
 80138e4:	4616      	mov	r6, r2
 80138e6:	f7ff fd1b 	bl	8013320 <_Balloc>
 80138ea:	4604      	mov	r4, r0
 80138ec:	b930      	cbnz	r0, 80138fc <__d2b+0x24>
 80138ee:	4602      	mov	r2, r0
 80138f0:	4b23      	ldr	r3, [pc, #140]	@ (8013980 <__d2b+0xa8>)
 80138f2:	4824      	ldr	r0, [pc, #144]	@ (8013984 <__d2b+0xac>)
 80138f4:	f240 310f 	movw	r1, #783	@ 0x30f
 80138f8:	f000 fbb6 	bl	8014068 <__assert_func>
 80138fc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8013900:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013904:	b10d      	cbz	r5, 801390a <__d2b+0x32>
 8013906:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801390a:	9301      	str	r3, [sp, #4]
 801390c:	f1b8 0300 	subs.w	r3, r8, #0
 8013910:	d023      	beq.n	801395a <__d2b+0x82>
 8013912:	4668      	mov	r0, sp
 8013914:	9300      	str	r3, [sp, #0]
 8013916:	f7ff fd96 	bl	8013446 <__lo0bits>
 801391a:	e9dd 1200 	ldrd	r1, r2, [sp]
 801391e:	b1d0      	cbz	r0, 8013956 <__d2b+0x7e>
 8013920:	f1c0 0320 	rsb	r3, r0, #32
 8013924:	fa02 f303 	lsl.w	r3, r2, r3
 8013928:	430b      	orrs	r3, r1
 801392a:	40c2      	lsrs	r2, r0
 801392c:	6163      	str	r3, [r4, #20]
 801392e:	9201      	str	r2, [sp, #4]
 8013930:	9b01      	ldr	r3, [sp, #4]
 8013932:	61a3      	str	r3, [r4, #24]
 8013934:	2b00      	cmp	r3, #0
 8013936:	bf0c      	ite	eq
 8013938:	2201      	moveq	r2, #1
 801393a:	2202      	movne	r2, #2
 801393c:	6122      	str	r2, [r4, #16]
 801393e:	b1a5      	cbz	r5, 801396a <__d2b+0x92>
 8013940:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8013944:	4405      	add	r5, r0
 8013946:	603d      	str	r5, [r7, #0]
 8013948:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801394c:	6030      	str	r0, [r6, #0]
 801394e:	4620      	mov	r0, r4
 8013950:	b003      	add	sp, #12
 8013952:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013956:	6161      	str	r1, [r4, #20]
 8013958:	e7ea      	b.n	8013930 <__d2b+0x58>
 801395a:	a801      	add	r0, sp, #4
 801395c:	f7ff fd73 	bl	8013446 <__lo0bits>
 8013960:	9b01      	ldr	r3, [sp, #4]
 8013962:	6163      	str	r3, [r4, #20]
 8013964:	3020      	adds	r0, #32
 8013966:	2201      	movs	r2, #1
 8013968:	e7e8      	b.n	801393c <__d2b+0x64>
 801396a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801396e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8013972:	6038      	str	r0, [r7, #0]
 8013974:	6918      	ldr	r0, [r3, #16]
 8013976:	f7ff fd47 	bl	8013408 <__hi0bits>
 801397a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801397e:	e7e5      	b.n	801394c <__d2b+0x74>
 8013980:	08015c20 	.word	0x08015c20
 8013984:	08015cb9 	.word	0x08015cb9

08013988 <_fclose_r>:
 8013988:	b570      	push	{r4, r5, r6, lr}
 801398a:	4605      	mov	r5, r0
 801398c:	460c      	mov	r4, r1
 801398e:	b1b1      	cbz	r1, 80139be <_fclose_r+0x36>
 8013990:	b118      	cbz	r0, 801399a <_fclose_r+0x12>
 8013992:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8013994:	b90b      	cbnz	r3, 801399a <_fclose_r+0x12>
 8013996:	f7fc fe8b 	bl	80106b0 <__sinit>
 801399a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801399c:	07de      	lsls	r6, r3, #31
 801399e:	d405      	bmi.n	80139ac <_fclose_r+0x24>
 80139a0:	89a3      	ldrh	r3, [r4, #12]
 80139a2:	0598      	lsls	r0, r3, #22
 80139a4:	d402      	bmi.n	80139ac <_fclose_r+0x24>
 80139a6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80139a8:	f7fd f930 	bl	8010c0c <__retarget_lock_acquire_recursive>
 80139ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80139b0:	b943      	cbnz	r3, 80139c4 <_fclose_r+0x3c>
 80139b2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80139b4:	07d9      	lsls	r1, r3, #31
 80139b6:	d402      	bmi.n	80139be <_fclose_r+0x36>
 80139b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80139ba:	f7fd f928 	bl	8010c0e <__retarget_lock_release_recursive>
 80139be:	2600      	movs	r6, #0
 80139c0:	4630      	mov	r0, r6
 80139c2:	bd70      	pop	{r4, r5, r6, pc}
 80139c4:	4621      	mov	r1, r4
 80139c6:	4628      	mov	r0, r5
 80139c8:	f7fc fd18 	bl	80103fc <__sflush_r>
 80139cc:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80139ce:	4606      	mov	r6, r0
 80139d0:	b133      	cbz	r3, 80139e0 <_fclose_r+0x58>
 80139d2:	69e1      	ldr	r1, [r4, #28]
 80139d4:	4628      	mov	r0, r5
 80139d6:	4798      	blx	r3
 80139d8:	2800      	cmp	r0, #0
 80139da:	bfb8      	it	lt
 80139dc:	f04f 36ff 	movlt.w	r6, #4294967295	@ 0xffffffff
 80139e0:	89a3      	ldrh	r3, [r4, #12]
 80139e2:	061a      	lsls	r2, r3, #24
 80139e4:	d503      	bpl.n	80139ee <_fclose_r+0x66>
 80139e6:	6921      	ldr	r1, [r4, #16]
 80139e8:	4628      	mov	r0, r5
 80139ea:	f7fd ff99 	bl	8011920 <_free_r>
 80139ee:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80139f0:	b141      	cbz	r1, 8013a04 <_fclose_r+0x7c>
 80139f2:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 80139f6:	4299      	cmp	r1, r3
 80139f8:	d002      	beq.n	8013a00 <_fclose_r+0x78>
 80139fa:	4628      	mov	r0, r5
 80139fc:	f7fd ff90 	bl	8011920 <_free_r>
 8013a00:	2300      	movs	r3, #0
 8013a02:	6323      	str	r3, [r4, #48]	@ 0x30
 8013a04:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8013a06:	b121      	cbz	r1, 8013a12 <_fclose_r+0x8a>
 8013a08:	4628      	mov	r0, r5
 8013a0a:	f7fd ff89 	bl	8011920 <_free_r>
 8013a0e:	2300      	movs	r3, #0
 8013a10:	6463      	str	r3, [r4, #68]	@ 0x44
 8013a12:	f7fc fe41 	bl	8010698 <__sfp_lock_acquire>
 8013a16:	2300      	movs	r3, #0
 8013a18:	81a3      	strh	r3, [r4, #12]
 8013a1a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013a1c:	07db      	lsls	r3, r3, #31
 8013a1e:	d402      	bmi.n	8013a26 <_fclose_r+0x9e>
 8013a20:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013a22:	f7fd f8f4 	bl	8010c0e <__retarget_lock_release_recursive>
 8013a26:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013a28:	f7fd f8ef 	bl	8010c0a <__retarget_lock_close_recursive>
 8013a2c:	f7fc fe3a 	bl	80106a4 <__sfp_lock_release>
 8013a30:	e7c6      	b.n	80139c0 <_fclose_r+0x38>
	...

08013a34 <_realloc_r>:
 8013a34:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013a38:	4682      	mov	sl, r0
 8013a3a:	4693      	mov	fp, r2
 8013a3c:	460c      	mov	r4, r1
 8013a3e:	b929      	cbnz	r1, 8013a4c <_realloc_r+0x18>
 8013a40:	4611      	mov	r1, r2
 8013a42:	b003      	add	sp, #12
 8013a44:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013a48:	f7fe b82a 	b.w	8011aa0 <_malloc_r>
 8013a4c:	f7ff fc5c 	bl	8013308 <__malloc_lock>
 8013a50:	f10b 080b 	add.w	r8, fp, #11
 8013a54:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8013a58:	f1b8 0f16 	cmp.w	r8, #22
 8013a5c:	f1a4 0908 	sub.w	r9, r4, #8
 8013a60:	f025 0603 	bic.w	r6, r5, #3
 8013a64:	d908      	bls.n	8013a78 <_realloc_r+0x44>
 8013a66:	f038 0807 	bics.w	r8, r8, #7
 8013a6a:	d507      	bpl.n	8013a7c <_realloc_r+0x48>
 8013a6c:	230c      	movs	r3, #12
 8013a6e:	f8ca 3000 	str.w	r3, [sl]
 8013a72:	f04f 0b00 	mov.w	fp, #0
 8013a76:	e032      	b.n	8013ade <_realloc_r+0xaa>
 8013a78:	f04f 0810 	mov.w	r8, #16
 8013a7c:	45c3      	cmp	fp, r8
 8013a7e:	d8f5      	bhi.n	8013a6c <_realloc_r+0x38>
 8013a80:	4546      	cmp	r6, r8
 8013a82:	f280 8174 	bge.w	8013d6e <_realloc_r+0x33a>
 8013a86:	4b9e      	ldr	r3, [pc, #632]	@ (8013d00 <_realloc_r+0x2cc>)
 8013a88:	f8d3 c008 	ldr.w	ip, [r3, #8]
 8013a8c:	eb09 0106 	add.w	r1, r9, r6
 8013a90:	458c      	cmp	ip, r1
 8013a92:	6848      	ldr	r0, [r1, #4]
 8013a94:	d005      	beq.n	8013aa2 <_realloc_r+0x6e>
 8013a96:	f020 0201 	bic.w	r2, r0, #1
 8013a9a:	440a      	add	r2, r1
 8013a9c:	6852      	ldr	r2, [r2, #4]
 8013a9e:	07d7      	lsls	r7, r2, #31
 8013aa0:	d449      	bmi.n	8013b36 <_realloc_r+0x102>
 8013aa2:	f020 0003 	bic.w	r0, r0, #3
 8013aa6:	458c      	cmp	ip, r1
 8013aa8:	eb06 0700 	add.w	r7, r6, r0
 8013aac:	d11b      	bne.n	8013ae6 <_realloc_r+0xb2>
 8013aae:	f108 0210 	add.w	r2, r8, #16
 8013ab2:	42ba      	cmp	r2, r7
 8013ab4:	dc41      	bgt.n	8013b3a <_realloc_r+0x106>
 8013ab6:	eb09 0208 	add.w	r2, r9, r8
 8013aba:	eba7 0708 	sub.w	r7, r7, r8
 8013abe:	f047 0701 	orr.w	r7, r7, #1
 8013ac2:	609a      	str	r2, [r3, #8]
 8013ac4:	6057      	str	r7, [r2, #4]
 8013ac6:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8013aca:	f003 0301 	and.w	r3, r3, #1
 8013ace:	ea43 0308 	orr.w	r3, r3, r8
 8013ad2:	f844 3c04 	str.w	r3, [r4, #-4]
 8013ad6:	4650      	mov	r0, sl
 8013ad8:	f7ff fc1c 	bl	8013314 <__malloc_unlock>
 8013adc:	46a3      	mov	fp, r4
 8013ade:	4658      	mov	r0, fp
 8013ae0:	b003      	add	sp, #12
 8013ae2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013ae6:	45b8      	cmp	r8, r7
 8013ae8:	dc27      	bgt.n	8013b3a <_realloc_r+0x106>
 8013aea:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 8013aee:	60d3      	str	r3, [r2, #12]
 8013af0:	609a      	str	r2, [r3, #8]
 8013af2:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8013af6:	eba7 0008 	sub.w	r0, r7, r8
 8013afa:	280f      	cmp	r0, #15
 8013afc:	f003 0301 	and.w	r3, r3, #1
 8013b00:	eb09 0207 	add.w	r2, r9, r7
 8013b04:	f240 8135 	bls.w	8013d72 <_realloc_r+0x33e>
 8013b08:	eb09 0108 	add.w	r1, r9, r8
 8013b0c:	ea48 0303 	orr.w	r3, r8, r3
 8013b10:	f040 0001 	orr.w	r0, r0, #1
 8013b14:	f8c9 3004 	str.w	r3, [r9, #4]
 8013b18:	6048      	str	r0, [r1, #4]
 8013b1a:	6853      	ldr	r3, [r2, #4]
 8013b1c:	f043 0301 	orr.w	r3, r3, #1
 8013b20:	6053      	str	r3, [r2, #4]
 8013b22:	3108      	adds	r1, #8
 8013b24:	4650      	mov	r0, sl
 8013b26:	f7fd fefb 	bl	8011920 <_free_r>
 8013b2a:	4650      	mov	r0, sl
 8013b2c:	f7ff fbf2 	bl	8013314 <__malloc_unlock>
 8013b30:	f109 0b08 	add.w	fp, r9, #8
 8013b34:	e7d3      	b.n	8013ade <_realloc_r+0xaa>
 8013b36:	2000      	movs	r0, #0
 8013b38:	4601      	mov	r1, r0
 8013b3a:	07ea      	lsls	r2, r5, #31
 8013b3c:	f100 80c7 	bmi.w	8013cce <_realloc_r+0x29a>
 8013b40:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8013b44:	eba9 0505 	sub.w	r5, r9, r5
 8013b48:	686a      	ldr	r2, [r5, #4]
 8013b4a:	f022 0203 	bic.w	r2, r2, #3
 8013b4e:	4432      	add	r2, r6
 8013b50:	9201      	str	r2, [sp, #4]
 8013b52:	2900      	cmp	r1, #0
 8013b54:	f000 8086 	beq.w	8013c64 <_realloc_r+0x230>
 8013b58:	458c      	cmp	ip, r1
 8013b5a:	eb00 0702 	add.w	r7, r0, r2
 8013b5e:	d149      	bne.n	8013bf4 <_realloc_r+0x1c0>
 8013b60:	f108 0210 	add.w	r2, r8, #16
 8013b64:	42ba      	cmp	r2, r7
 8013b66:	dc7d      	bgt.n	8013c64 <_realloc_r+0x230>
 8013b68:	46ab      	mov	fp, r5
 8013b6a:	68ea      	ldr	r2, [r5, #12]
 8013b6c:	f85b 1f08 	ldr.w	r1, [fp, #8]!
 8013b70:	60ca      	str	r2, [r1, #12]
 8013b72:	6091      	str	r1, [r2, #8]
 8013b74:	1f32      	subs	r2, r6, #4
 8013b76:	2a24      	cmp	r2, #36	@ 0x24
 8013b78:	d836      	bhi.n	8013be8 <_realloc_r+0x1b4>
 8013b7a:	2a13      	cmp	r2, #19
 8013b7c:	d932      	bls.n	8013be4 <_realloc_r+0x1b0>
 8013b7e:	6821      	ldr	r1, [r4, #0]
 8013b80:	60a9      	str	r1, [r5, #8]
 8013b82:	6861      	ldr	r1, [r4, #4]
 8013b84:	60e9      	str	r1, [r5, #12]
 8013b86:	2a1b      	cmp	r2, #27
 8013b88:	d81a      	bhi.n	8013bc0 <_realloc_r+0x18c>
 8013b8a:	3408      	adds	r4, #8
 8013b8c:	f105 0210 	add.w	r2, r5, #16
 8013b90:	6821      	ldr	r1, [r4, #0]
 8013b92:	6011      	str	r1, [r2, #0]
 8013b94:	6861      	ldr	r1, [r4, #4]
 8013b96:	6051      	str	r1, [r2, #4]
 8013b98:	68a1      	ldr	r1, [r4, #8]
 8013b9a:	6091      	str	r1, [r2, #8]
 8013b9c:	eb05 0208 	add.w	r2, r5, r8
 8013ba0:	eba7 0708 	sub.w	r7, r7, r8
 8013ba4:	f047 0701 	orr.w	r7, r7, #1
 8013ba8:	609a      	str	r2, [r3, #8]
 8013baa:	6057      	str	r7, [r2, #4]
 8013bac:	686b      	ldr	r3, [r5, #4]
 8013bae:	f003 0301 	and.w	r3, r3, #1
 8013bb2:	ea43 0308 	orr.w	r3, r3, r8
 8013bb6:	606b      	str	r3, [r5, #4]
 8013bb8:	4650      	mov	r0, sl
 8013bba:	f7ff fbab 	bl	8013314 <__malloc_unlock>
 8013bbe:	e78e      	b.n	8013ade <_realloc_r+0xaa>
 8013bc0:	68a1      	ldr	r1, [r4, #8]
 8013bc2:	6129      	str	r1, [r5, #16]
 8013bc4:	68e1      	ldr	r1, [r4, #12]
 8013bc6:	6169      	str	r1, [r5, #20]
 8013bc8:	2a24      	cmp	r2, #36	@ 0x24
 8013bca:	bf01      	itttt	eq
 8013bcc:	6922      	ldreq	r2, [r4, #16]
 8013bce:	61aa      	streq	r2, [r5, #24]
 8013bd0:	6961      	ldreq	r1, [r4, #20]
 8013bd2:	61e9      	streq	r1, [r5, #28]
 8013bd4:	bf19      	ittee	ne
 8013bd6:	3410      	addne	r4, #16
 8013bd8:	f105 0218 	addne.w	r2, r5, #24
 8013bdc:	f105 0220 	addeq.w	r2, r5, #32
 8013be0:	3418      	addeq	r4, #24
 8013be2:	e7d5      	b.n	8013b90 <_realloc_r+0x15c>
 8013be4:	465a      	mov	r2, fp
 8013be6:	e7d3      	b.n	8013b90 <_realloc_r+0x15c>
 8013be8:	4621      	mov	r1, r4
 8013bea:	4658      	mov	r0, fp
 8013bec:	f7fc ffa2 	bl	8010b34 <memmove>
 8013bf0:	4b43      	ldr	r3, [pc, #268]	@ (8013d00 <_realloc_r+0x2cc>)
 8013bf2:	e7d3      	b.n	8013b9c <_realloc_r+0x168>
 8013bf4:	45b8      	cmp	r8, r7
 8013bf6:	dc35      	bgt.n	8013c64 <_realloc_r+0x230>
 8013bf8:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 8013bfc:	4628      	mov	r0, r5
 8013bfe:	60d3      	str	r3, [r2, #12]
 8013c00:	609a      	str	r2, [r3, #8]
 8013c02:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8013c06:	68eb      	ldr	r3, [r5, #12]
 8013c08:	60d3      	str	r3, [r2, #12]
 8013c0a:	609a      	str	r2, [r3, #8]
 8013c0c:	1f32      	subs	r2, r6, #4
 8013c0e:	2a24      	cmp	r2, #36	@ 0x24
 8013c10:	d824      	bhi.n	8013c5c <_realloc_r+0x228>
 8013c12:	2a13      	cmp	r2, #19
 8013c14:	d908      	bls.n	8013c28 <_realloc_r+0x1f4>
 8013c16:	6823      	ldr	r3, [r4, #0]
 8013c18:	60ab      	str	r3, [r5, #8]
 8013c1a:	6863      	ldr	r3, [r4, #4]
 8013c1c:	60eb      	str	r3, [r5, #12]
 8013c1e:	2a1b      	cmp	r2, #27
 8013c20:	d80a      	bhi.n	8013c38 <_realloc_r+0x204>
 8013c22:	3408      	adds	r4, #8
 8013c24:	f105 0010 	add.w	r0, r5, #16
 8013c28:	6823      	ldr	r3, [r4, #0]
 8013c2a:	6003      	str	r3, [r0, #0]
 8013c2c:	6863      	ldr	r3, [r4, #4]
 8013c2e:	6043      	str	r3, [r0, #4]
 8013c30:	68a3      	ldr	r3, [r4, #8]
 8013c32:	6083      	str	r3, [r0, #8]
 8013c34:	46a9      	mov	r9, r5
 8013c36:	e75c      	b.n	8013af2 <_realloc_r+0xbe>
 8013c38:	68a3      	ldr	r3, [r4, #8]
 8013c3a:	612b      	str	r3, [r5, #16]
 8013c3c:	68e3      	ldr	r3, [r4, #12]
 8013c3e:	616b      	str	r3, [r5, #20]
 8013c40:	2a24      	cmp	r2, #36	@ 0x24
 8013c42:	bf01      	itttt	eq
 8013c44:	6923      	ldreq	r3, [r4, #16]
 8013c46:	61ab      	streq	r3, [r5, #24]
 8013c48:	6963      	ldreq	r3, [r4, #20]
 8013c4a:	61eb      	streq	r3, [r5, #28]
 8013c4c:	bf19      	ittee	ne
 8013c4e:	3410      	addne	r4, #16
 8013c50:	f105 0018 	addne.w	r0, r5, #24
 8013c54:	f105 0020 	addeq.w	r0, r5, #32
 8013c58:	3418      	addeq	r4, #24
 8013c5a:	e7e5      	b.n	8013c28 <_realloc_r+0x1f4>
 8013c5c:	4621      	mov	r1, r4
 8013c5e:	f7fc ff69 	bl	8010b34 <memmove>
 8013c62:	e7e7      	b.n	8013c34 <_realloc_r+0x200>
 8013c64:	9b01      	ldr	r3, [sp, #4]
 8013c66:	4598      	cmp	r8, r3
 8013c68:	dc31      	bgt.n	8013cce <_realloc_r+0x29a>
 8013c6a:	4628      	mov	r0, r5
 8013c6c:	68eb      	ldr	r3, [r5, #12]
 8013c6e:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8013c72:	60d3      	str	r3, [r2, #12]
 8013c74:	609a      	str	r2, [r3, #8]
 8013c76:	1f32      	subs	r2, r6, #4
 8013c78:	2a24      	cmp	r2, #36	@ 0x24
 8013c7a:	d824      	bhi.n	8013cc6 <_realloc_r+0x292>
 8013c7c:	2a13      	cmp	r2, #19
 8013c7e:	d908      	bls.n	8013c92 <_realloc_r+0x25e>
 8013c80:	6823      	ldr	r3, [r4, #0]
 8013c82:	60ab      	str	r3, [r5, #8]
 8013c84:	6863      	ldr	r3, [r4, #4]
 8013c86:	60eb      	str	r3, [r5, #12]
 8013c88:	2a1b      	cmp	r2, #27
 8013c8a:	d80a      	bhi.n	8013ca2 <_realloc_r+0x26e>
 8013c8c:	3408      	adds	r4, #8
 8013c8e:	f105 0010 	add.w	r0, r5, #16
 8013c92:	6823      	ldr	r3, [r4, #0]
 8013c94:	6003      	str	r3, [r0, #0]
 8013c96:	6863      	ldr	r3, [r4, #4]
 8013c98:	6043      	str	r3, [r0, #4]
 8013c9a:	68a3      	ldr	r3, [r4, #8]
 8013c9c:	6083      	str	r3, [r0, #8]
 8013c9e:	9f01      	ldr	r7, [sp, #4]
 8013ca0:	e7c8      	b.n	8013c34 <_realloc_r+0x200>
 8013ca2:	68a3      	ldr	r3, [r4, #8]
 8013ca4:	612b      	str	r3, [r5, #16]
 8013ca6:	68e3      	ldr	r3, [r4, #12]
 8013ca8:	616b      	str	r3, [r5, #20]
 8013caa:	2a24      	cmp	r2, #36	@ 0x24
 8013cac:	bf01      	itttt	eq
 8013cae:	6923      	ldreq	r3, [r4, #16]
 8013cb0:	61ab      	streq	r3, [r5, #24]
 8013cb2:	6963      	ldreq	r3, [r4, #20]
 8013cb4:	61eb      	streq	r3, [r5, #28]
 8013cb6:	bf19      	ittee	ne
 8013cb8:	3410      	addne	r4, #16
 8013cba:	f105 0018 	addne.w	r0, r5, #24
 8013cbe:	f105 0020 	addeq.w	r0, r5, #32
 8013cc2:	3418      	addeq	r4, #24
 8013cc4:	e7e5      	b.n	8013c92 <_realloc_r+0x25e>
 8013cc6:	4621      	mov	r1, r4
 8013cc8:	f7fc ff34 	bl	8010b34 <memmove>
 8013ccc:	e7e7      	b.n	8013c9e <_realloc_r+0x26a>
 8013cce:	4659      	mov	r1, fp
 8013cd0:	4650      	mov	r0, sl
 8013cd2:	f7fd fee5 	bl	8011aa0 <_malloc_r>
 8013cd6:	4683      	mov	fp, r0
 8013cd8:	b918      	cbnz	r0, 8013ce2 <_realloc_r+0x2ae>
 8013cda:	4650      	mov	r0, sl
 8013cdc:	f7ff fb1a 	bl	8013314 <__malloc_unlock>
 8013ce0:	e6c7      	b.n	8013a72 <_realloc_r+0x3e>
 8013ce2:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8013ce6:	f023 0301 	bic.w	r3, r3, #1
 8013cea:	444b      	add	r3, r9
 8013cec:	f1a0 0208 	sub.w	r2, r0, #8
 8013cf0:	4293      	cmp	r3, r2
 8013cf2:	d107      	bne.n	8013d04 <_realloc_r+0x2d0>
 8013cf4:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8013cf8:	f027 0703 	bic.w	r7, r7, #3
 8013cfc:	4437      	add	r7, r6
 8013cfe:	e6f8      	b.n	8013af2 <_realloc_r+0xbe>
 8013d00:	240002cc 	.word	0x240002cc
 8013d04:	1f32      	subs	r2, r6, #4
 8013d06:	2a24      	cmp	r2, #36	@ 0x24
 8013d08:	d82d      	bhi.n	8013d66 <_realloc_r+0x332>
 8013d0a:	2a13      	cmp	r2, #19
 8013d0c:	d928      	bls.n	8013d60 <_realloc_r+0x32c>
 8013d0e:	6823      	ldr	r3, [r4, #0]
 8013d10:	6003      	str	r3, [r0, #0]
 8013d12:	6863      	ldr	r3, [r4, #4]
 8013d14:	6043      	str	r3, [r0, #4]
 8013d16:	2a1b      	cmp	r2, #27
 8013d18:	d80e      	bhi.n	8013d38 <_realloc_r+0x304>
 8013d1a:	f104 0208 	add.w	r2, r4, #8
 8013d1e:	f100 0308 	add.w	r3, r0, #8
 8013d22:	6811      	ldr	r1, [r2, #0]
 8013d24:	6019      	str	r1, [r3, #0]
 8013d26:	6851      	ldr	r1, [r2, #4]
 8013d28:	6059      	str	r1, [r3, #4]
 8013d2a:	6892      	ldr	r2, [r2, #8]
 8013d2c:	609a      	str	r2, [r3, #8]
 8013d2e:	4621      	mov	r1, r4
 8013d30:	4650      	mov	r0, sl
 8013d32:	f7fd fdf5 	bl	8011920 <_free_r>
 8013d36:	e73f      	b.n	8013bb8 <_realloc_r+0x184>
 8013d38:	68a3      	ldr	r3, [r4, #8]
 8013d3a:	6083      	str	r3, [r0, #8]
 8013d3c:	68e3      	ldr	r3, [r4, #12]
 8013d3e:	60c3      	str	r3, [r0, #12]
 8013d40:	2a24      	cmp	r2, #36	@ 0x24
 8013d42:	bf01      	itttt	eq
 8013d44:	6923      	ldreq	r3, [r4, #16]
 8013d46:	6103      	streq	r3, [r0, #16]
 8013d48:	6961      	ldreq	r1, [r4, #20]
 8013d4a:	6141      	streq	r1, [r0, #20]
 8013d4c:	bf19      	ittee	ne
 8013d4e:	f104 0210 	addne.w	r2, r4, #16
 8013d52:	f100 0310 	addne.w	r3, r0, #16
 8013d56:	f104 0218 	addeq.w	r2, r4, #24
 8013d5a:	f100 0318 	addeq.w	r3, r0, #24
 8013d5e:	e7e0      	b.n	8013d22 <_realloc_r+0x2ee>
 8013d60:	4603      	mov	r3, r0
 8013d62:	4622      	mov	r2, r4
 8013d64:	e7dd      	b.n	8013d22 <_realloc_r+0x2ee>
 8013d66:	4621      	mov	r1, r4
 8013d68:	f7fc fee4 	bl	8010b34 <memmove>
 8013d6c:	e7df      	b.n	8013d2e <_realloc_r+0x2fa>
 8013d6e:	4637      	mov	r7, r6
 8013d70:	e6bf      	b.n	8013af2 <_realloc_r+0xbe>
 8013d72:	431f      	orrs	r7, r3
 8013d74:	f8c9 7004 	str.w	r7, [r9, #4]
 8013d78:	6853      	ldr	r3, [r2, #4]
 8013d7a:	f043 0301 	orr.w	r3, r3, #1
 8013d7e:	6053      	str	r3, [r2, #4]
 8013d80:	e6d3      	b.n	8013b2a <_realloc_r+0xf6>
 8013d82:	bf00      	nop

08013d84 <__sread>:
 8013d84:	b510      	push	{r4, lr}
 8013d86:	460c      	mov	r4, r1
 8013d88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013d8c:	f000 f8d8 	bl	8013f40 <_read_r>
 8013d90:	2800      	cmp	r0, #0
 8013d92:	bfab      	itete	ge
 8013d94:	6d23      	ldrge	r3, [r4, #80]	@ 0x50
 8013d96:	89a3      	ldrhlt	r3, [r4, #12]
 8013d98:	181b      	addge	r3, r3, r0
 8013d9a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8013d9e:	bfac      	ite	ge
 8013da0:	6523      	strge	r3, [r4, #80]	@ 0x50
 8013da2:	81a3      	strhlt	r3, [r4, #12]
 8013da4:	bd10      	pop	{r4, pc}

08013da6 <__swrite>:
 8013da6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013daa:	461f      	mov	r7, r3
 8013dac:	898b      	ldrh	r3, [r1, #12]
 8013dae:	05db      	lsls	r3, r3, #23
 8013db0:	4605      	mov	r5, r0
 8013db2:	460c      	mov	r4, r1
 8013db4:	4616      	mov	r6, r2
 8013db6:	d505      	bpl.n	8013dc4 <__swrite+0x1e>
 8013db8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013dbc:	2302      	movs	r3, #2
 8013dbe:	2200      	movs	r2, #0
 8013dc0:	f000 f8ac 	bl	8013f1c <_lseek_r>
 8013dc4:	89a3      	ldrh	r3, [r4, #12]
 8013dc6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013dca:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8013dce:	81a3      	strh	r3, [r4, #12]
 8013dd0:	4632      	mov	r2, r6
 8013dd2:	463b      	mov	r3, r7
 8013dd4:	4628      	mov	r0, r5
 8013dd6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013dda:	f000 b8d3 	b.w	8013f84 <_write_r>

08013dde <__sseek>:
 8013dde:	b510      	push	{r4, lr}
 8013de0:	460c      	mov	r4, r1
 8013de2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013de6:	f000 f899 	bl	8013f1c <_lseek_r>
 8013dea:	1c43      	adds	r3, r0, #1
 8013dec:	89a3      	ldrh	r3, [r4, #12]
 8013dee:	bf15      	itete	ne
 8013df0:	6520      	strne	r0, [r4, #80]	@ 0x50
 8013df2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8013df6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8013dfa:	81a3      	strheq	r3, [r4, #12]
 8013dfc:	bf18      	it	ne
 8013dfe:	81a3      	strhne	r3, [r4, #12]
 8013e00:	bd10      	pop	{r4, pc}

08013e02 <__sclose>:
 8013e02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013e06:	f000 b857 	b.w	8013eb8 <_close_r>

08013e0a <__ascii_wctomb>:
 8013e0a:	4603      	mov	r3, r0
 8013e0c:	4608      	mov	r0, r1
 8013e0e:	b141      	cbz	r1, 8013e22 <__ascii_wctomb+0x18>
 8013e10:	2aff      	cmp	r2, #255	@ 0xff
 8013e12:	d904      	bls.n	8013e1e <__ascii_wctomb+0x14>
 8013e14:	228a      	movs	r2, #138	@ 0x8a
 8013e16:	601a      	str	r2, [r3, #0]
 8013e18:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8013e1c:	4770      	bx	lr
 8013e1e:	700a      	strb	r2, [r1, #0]
 8013e20:	2001      	movs	r0, #1
 8013e22:	4770      	bx	lr

08013e24 <__swbuf_r>:
 8013e24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013e26:	460e      	mov	r6, r1
 8013e28:	4614      	mov	r4, r2
 8013e2a:	4605      	mov	r5, r0
 8013e2c:	b118      	cbz	r0, 8013e36 <__swbuf_r+0x12>
 8013e2e:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8013e30:	b90b      	cbnz	r3, 8013e36 <__swbuf_r+0x12>
 8013e32:	f7fc fc3d 	bl	80106b0 <__sinit>
 8013e36:	69a3      	ldr	r3, [r4, #24]
 8013e38:	60a3      	str	r3, [r4, #8]
 8013e3a:	89a3      	ldrh	r3, [r4, #12]
 8013e3c:	0719      	lsls	r1, r3, #28
 8013e3e:	d501      	bpl.n	8013e44 <__swbuf_r+0x20>
 8013e40:	6923      	ldr	r3, [r4, #16]
 8013e42:	b943      	cbnz	r3, 8013e56 <__swbuf_r+0x32>
 8013e44:	4621      	mov	r1, r4
 8013e46:	4628      	mov	r0, r5
 8013e48:	f7fc fdb4 	bl	80109b4 <__swsetup_r>
 8013e4c:	b118      	cbz	r0, 8013e56 <__swbuf_r+0x32>
 8013e4e:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8013e52:	4638      	mov	r0, r7
 8013e54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013e56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013e5a:	b2f6      	uxtb	r6, r6
 8013e5c:	049a      	lsls	r2, r3, #18
 8013e5e:	4637      	mov	r7, r6
 8013e60:	d406      	bmi.n	8013e70 <__swbuf_r+0x4c>
 8013e62:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8013e66:	81a3      	strh	r3, [r4, #12]
 8013e68:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013e6a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8013e6e:	6663      	str	r3, [r4, #100]	@ 0x64
 8013e70:	6823      	ldr	r3, [r4, #0]
 8013e72:	6922      	ldr	r2, [r4, #16]
 8013e74:	1a98      	subs	r0, r3, r2
 8013e76:	6963      	ldr	r3, [r4, #20]
 8013e78:	4283      	cmp	r3, r0
 8013e7a:	dc05      	bgt.n	8013e88 <__swbuf_r+0x64>
 8013e7c:	4621      	mov	r1, r4
 8013e7e:	4628      	mov	r0, r5
 8013e80:	f7fc fb44 	bl	801050c <_fflush_r>
 8013e84:	2800      	cmp	r0, #0
 8013e86:	d1e2      	bne.n	8013e4e <__swbuf_r+0x2a>
 8013e88:	68a3      	ldr	r3, [r4, #8]
 8013e8a:	3b01      	subs	r3, #1
 8013e8c:	60a3      	str	r3, [r4, #8]
 8013e8e:	6823      	ldr	r3, [r4, #0]
 8013e90:	1c5a      	adds	r2, r3, #1
 8013e92:	6022      	str	r2, [r4, #0]
 8013e94:	701e      	strb	r6, [r3, #0]
 8013e96:	6962      	ldr	r2, [r4, #20]
 8013e98:	1c43      	adds	r3, r0, #1
 8013e9a:	429a      	cmp	r2, r3
 8013e9c:	d004      	beq.n	8013ea8 <__swbuf_r+0x84>
 8013e9e:	89a3      	ldrh	r3, [r4, #12]
 8013ea0:	07db      	lsls	r3, r3, #31
 8013ea2:	d5d6      	bpl.n	8013e52 <__swbuf_r+0x2e>
 8013ea4:	2e0a      	cmp	r6, #10
 8013ea6:	d1d4      	bne.n	8013e52 <__swbuf_r+0x2e>
 8013ea8:	4621      	mov	r1, r4
 8013eaa:	4628      	mov	r0, r5
 8013eac:	f7fc fb2e 	bl	801050c <_fflush_r>
 8013eb0:	2800      	cmp	r0, #0
 8013eb2:	d0ce      	beq.n	8013e52 <__swbuf_r+0x2e>
 8013eb4:	e7cb      	b.n	8013e4e <__swbuf_r+0x2a>
	...

08013eb8 <_close_r>:
 8013eb8:	b538      	push	{r3, r4, r5, lr}
 8013eba:	4d06      	ldr	r5, [pc, #24]	@ (8013ed4 <_close_r+0x1c>)
 8013ebc:	2300      	movs	r3, #0
 8013ebe:	4604      	mov	r4, r0
 8013ec0:	4608      	mov	r0, r1
 8013ec2:	602b      	str	r3, [r5, #0]
 8013ec4:	f7ef f8ba 	bl	800303c <_close>
 8013ec8:	1c43      	adds	r3, r0, #1
 8013eca:	d102      	bne.n	8013ed2 <_close_r+0x1a>
 8013ecc:	682b      	ldr	r3, [r5, #0]
 8013ece:	b103      	cbz	r3, 8013ed2 <_close_r+0x1a>
 8013ed0:	6023      	str	r3, [r4, #0]
 8013ed2:	bd38      	pop	{r3, r4, r5, pc}
 8013ed4:	24014c2c 	.word	0x24014c2c

08013ed8 <_fstat_r>:
 8013ed8:	b538      	push	{r3, r4, r5, lr}
 8013eda:	4d07      	ldr	r5, [pc, #28]	@ (8013ef8 <_fstat_r+0x20>)
 8013edc:	2300      	movs	r3, #0
 8013ede:	4604      	mov	r4, r0
 8013ee0:	4608      	mov	r0, r1
 8013ee2:	4611      	mov	r1, r2
 8013ee4:	602b      	str	r3, [r5, #0]
 8013ee6:	f7ef f8b5 	bl	8003054 <_fstat>
 8013eea:	1c43      	adds	r3, r0, #1
 8013eec:	d102      	bne.n	8013ef4 <_fstat_r+0x1c>
 8013eee:	682b      	ldr	r3, [r5, #0]
 8013ef0:	b103      	cbz	r3, 8013ef4 <_fstat_r+0x1c>
 8013ef2:	6023      	str	r3, [r4, #0]
 8013ef4:	bd38      	pop	{r3, r4, r5, pc}
 8013ef6:	bf00      	nop
 8013ef8:	24014c2c 	.word	0x24014c2c

08013efc <_isatty_r>:
 8013efc:	b538      	push	{r3, r4, r5, lr}
 8013efe:	4d06      	ldr	r5, [pc, #24]	@ (8013f18 <_isatty_r+0x1c>)
 8013f00:	2300      	movs	r3, #0
 8013f02:	4604      	mov	r4, r0
 8013f04:	4608      	mov	r0, r1
 8013f06:	602b      	str	r3, [r5, #0]
 8013f08:	f7ef f8b4 	bl	8003074 <_isatty>
 8013f0c:	1c43      	adds	r3, r0, #1
 8013f0e:	d102      	bne.n	8013f16 <_isatty_r+0x1a>
 8013f10:	682b      	ldr	r3, [r5, #0]
 8013f12:	b103      	cbz	r3, 8013f16 <_isatty_r+0x1a>
 8013f14:	6023      	str	r3, [r4, #0]
 8013f16:	bd38      	pop	{r3, r4, r5, pc}
 8013f18:	24014c2c 	.word	0x24014c2c

08013f1c <_lseek_r>:
 8013f1c:	b538      	push	{r3, r4, r5, lr}
 8013f1e:	4d07      	ldr	r5, [pc, #28]	@ (8013f3c <_lseek_r+0x20>)
 8013f20:	4604      	mov	r4, r0
 8013f22:	4608      	mov	r0, r1
 8013f24:	4611      	mov	r1, r2
 8013f26:	2200      	movs	r2, #0
 8013f28:	602a      	str	r2, [r5, #0]
 8013f2a:	461a      	mov	r2, r3
 8013f2c:	f7ef f8ad 	bl	800308a <_lseek>
 8013f30:	1c43      	adds	r3, r0, #1
 8013f32:	d102      	bne.n	8013f3a <_lseek_r+0x1e>
 8013f34:	682b      	ldr	r3, [r5, #0]
 8013f36:	b103      	cbz	r3, 8013f3a <_lseek_r+0x1e>
 8013f38:	6023      	str	r3, [r4, #0]
 8013f3a:	bd38      	pop	{r3, r4, r5, pc}
 8013f3c:	24014c2c 	.word	0x24014c2c

08013f40 <_read_r>:
 8013f40:	b538      	push	{r3, r4, r5, lr}
 8013f42:	4d07      	ldr	r5, [pc, #28]	@ (8013f60 <_read_r+0x20>)
 8013f44:	4604      	mov	r4, r0
 8013f46:	4608      	mov	r0, r1
 8013f48:	4611      	mov	r1, r2
 8013f4a:	2200      	movs	r2, #0
 8013f4c:	602a      	str	r2, [r5, #0]
 8013f4e:	461a      	mov	r2, r3
 8013f50:	f7ef f83b 	bl	8002fca <_read>
 8013f54:	1c43      	adds	r3, r0, #1
 8013f56:	d102      	bne.n	8013f5e <_read_r+0x1e>
 8013f58:	682b      	ldr	r3, [r5, #0]
 8013f5a:	b103      	cbz	r3, 8013f5e <_read_r+0x1e>
 8013f5c:	6023      	str	r3, [r4, #0]
 8013f5e:	bd38      	pop	{r3, r4, r5, pc}
 8013f60:	24014c2c 	.word	0x24014c2c

08013f64 <_sbrk_r>:
 8013f64:	b538      	push	{r3, r4, r5, lr}
 8013f66:	4d06      	ldr	r5, [pc, #24]	@ (8013f80 <_sbrk_r+0x1c>)
 8013f68:	2300      	movs	r3, #0
 8013f6a:	4604      	mov	r4, r0
 8013f6c:	4608      	mov	r0, r1
 8013f6e:	602b      	str	r3, [r5, #0]
 8013f70:	f7ef f898 	bl	80030a4 <_sbrk>
 8013f74:	1c43      	adds	r3, r0, #1
 8013f76:	d102      	bne.n	8013f7e <_sbrk_r+0x1a>
 8013f78:	682b      	ldr	r3, [r5, #0]
 8013f7a:	b103      	cbz	r3, 8013f7e <_sbrk_r+0x1a>
 8013f7c:	6023      	str	r3, [r4, #0]
 8013f7e:	bd38      	pop	{r3, r4, r5, pc}
 8013f80:	24014c2c 	.word	0x24014c2c

08013f84 <_write_r>:
 8013f84:	b538      	push	{r3, r4, r5, lr}
 8013f86:	4d07      	ldr	r5, [pc, #28]	@ (8013fa4 <_write_r+0x20>)
 8013f88:	4604      	mov	r4, r0
 8013f8a:	4608      	mov	r0, r1
 8013f8c:	4611      	mov	r1, r2
 8013f8e:	2200      	movs	r2, #0
 8013f90:	602a      	str	r2, [r5, #0]
 8013f92:	461a      	mov	r2, r3
 8013f94:	f7ef f836 	bl	8003004 <_write>
 8013f98:	1c43      	adds	r3, r0, #1
 8013f9a:	d102      	bne.n	8013fa2 <_write_r+0x1e>
 8013f9c:	682b      	ldr	r3, [r5, #0]
 8013f9e:	b103      	cbz	r3, 8013fa2 <_write_r+0x1e>
 8013fa0:	6023      	str	r3, [r4, #0]
 8013fa2:	bd38      	pop	{r3, r4, r5, pc}
 8013fa4:	24014c2c 	.word	0x24014c2c

08013fa8 <sysconf>:
 8013fa8:	2808      	cmp	r0, #8
 8013faa:	b508      	push	{r3, lr}
 8013fac:	d006      	beq.n	8013fbc <sysconf+0x14>
 8013fae:	f7fc fe01 	bl	8010bb4 <__errno>
 8013fb2:	2316      	movs	r3, #22
 8013fb4:	6003      	str	r3, [r0, #0]
 8013fb6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8013fba:	bd08      	pop	{r3, pc}
 8013fbc:	2080      	movs	r0, #128	@ 0x80
 8013fbe:	e7fc      	b.n	8013fba <sysconf+0x12>

08013fc0 <__libc_fini_array>:
 8013fc0:	b538      	push	{r3, r4, r5, lr}
 8013fc2:	4d07      	ldr	r5, [pc, #28]	@ (8013fe0 <__libc_fini_array+0x20>)
 8013fc4:	4c07      	ldr	r4, [pc, #28]	@ (8013fe4 <__libc_fini_array+0x24>)
 8013fc6:	1b64      	subs	r4, r4, r5
 8013fc8:	10a4      	asrs	r4, r4, #2
 8013fca:	b91c      	cbnz	r4, 8013fd4 <__libc_fini_array+0x14>
 8013fcc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013fd0:	f001 bc8e 	b.w	80158f0 <_fini>
 8013fd4:	3c01      	subs	r4, #1
 8013fd6:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8013fda:	4798      	blx	r3
 8013fdc:	e7f5      	b.n	8013fca <__libc_fini_array+0xa>
 8013fde:	bf00      	nop
 8013fe0:	08018180 	.word	0x08018180
 8013fe4:	08018184 	.word	0x08018184

08013fe8 <__register_exitproc>:
 8013fe8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013fec:	f8df a074 	ldr.w	sl, [pc, #116]	@ 8014064 <__register_exitproc+0x7c>
 8013ff0:	4606      	mov	r6, r0
 8013ff2:	f8da 0000 	ldr.w	r0, [sl]
 8013ff6:	4698      	mov	r8, r3
 8013ff8:	460f      	mov	r7, r1
 8013ffa:	4691      	mov	r9, r2
 8013ffc:	f7fc fe06 	bl	8010c0c <__retarget_lock_acquire_recursive>
 8014000:	4b16      	ldr	r3, [pc, #88]	@ (801405c <__register_exitproc+0x74>)
 8014002:	681c      	ldr	r4, [r3, #0]
 8014004:	b90c      	cbnz	r4, 801400a <__register_exitproc+0x22>
 8014006:	4c16      	ldr	r4, [pc, #88]	@ (8014060 <__register_exitproc+0x78>)
 8014008:	601c      	str	r4, [r3, #0]
 801400a:	6865      	ldr	r5, [r4, #4]
 801400c:	f8da 0000 	ldr.w	r0, [sl]
 8014010:	2d1f      	cmp	r5, #31
 8014012:	dd05      	ble.n	8014020 <__register_exitproc+0x38>
 8014014:	f7fc fdfb 	bl	8010c0e <__retarget_lock_release_recursive>
 8014018:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801401c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014020:	b19e      	cbz	r6, 801404a <__register_exitproc+0x62>
 8014022:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 8014026:	2201      	movs	r2, #1
 8014028:	f8c1 9088 	str.w	r9, [r1, #136]	@ 0x88
 801402c:	f8d4 3188 	ldr.w	r3, [r4, #392]	@ 0x188
 8014030:	40aa      	lsls	r2, r5
 8014032:	4313      	orrs	r3, r2
 8014034:	f8c4 3188 	str.w	r3, [r4, #392]	@ 0x188
 8014038:	2e02      	cmp	r6, #2
 801403a:	f8c1 8108 	str.w	r8, [r1, #264]	@ 0x108
 801403e:	bf02      	ittt	eq
 8014040:	f8d4 318c 	ldreq.w	r3, [r4, #396]	@ 0x18c
 8014044:	4313      	orreq	r3, r2
 8014046:	f8c4 318c 	streq.w	r3, [r4, #396]	@ 0x18c
 801404a:	1c6b      	adds	r3, r5, #1
 801404c:	3502      	adds	r5, #2
 801404e:	6063      	str	r3, [r4, #4]
 8014050:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 8014054:	f7fc fddb 	bl	8010c0e <__retarget_lock_release_recursive>
 8014058:	2000      	movs	r0, #0
 801405a:	e7df      	b.n	801401c <__register_exitproc+0x34>
 801405c:	24014bf4 	.word	0x24014bf4
 8014060:	24014c30 	.word	0x24014c30
 8014064:	240002c0 	.word	0x240002c0

08014068 <__assert_func>:
 8014068:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801406a:	4614      	mov	r4, r2
 801406c:	461a      	mov	r2, r3
 801406e:	4b09      	ldr	r3, [pc, #36]	@ (8014094 <__assert_func+0x2c>)
 8014070:	681b      	ldr	r3, [r3, #0]
 8014072:	4605      	mov	r5, r0
 8014074:	68d8      	ldr	r0, [r3, #12]
 8014076:	b954      	cbnz	r4, 801408e <__assert_func+0x26>
 8014078:	4b07      	ldr	r3, [pc, #28]	@ (8014098 <__assert_func+0x30>)
 801407a:	461c      	mov	r4, r3
 801407c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8014080:	9100      	str	r1, [sp, #0]
 8014082:	462b      	mov	r3, r5
 8014084:	4905      	ldr	r1, [pc, #20]	@ (801409c <__assert_func+0x34>)
 8014086:	f000 f843 	bl	8014110 <fiprintf>
 801408a:	f000 f8d0 	bl	801422e <abort>
 801408e:	4b04      	ldr	r3, [pc, #16]	@ (80140a0 <__assert_func+0x38>)
 8014090:	e7f4      	b.n	801407c <__assert_func+0x14>
 8014092:	bf00      	nop
 8014094:	24000198 	.word	0x24000198
 8014098:	08015e4b 	.word	0x08015e4b
 801409c:	08015e1d 	.word	0x08015e1d
 80140a0:	08015e10 	.word	0x08015e10

080140a4 <_calloc_r>:
 80140a4:	b538      	push	{r3, r4, r5, lr}
 80140a6:	fba1 1502 	umull	r1, r5, r1, r2
 80140aa:	b935      	cbnz	r5, 80140ba <_calloc_r+0x16>
 80140ac:	f7fd fcf8 	bl	8011aa0 <_malloc_r>
 80140b0:	4604      	mov	r4, r0
 80140b2:	b938      	cbnz	r0, 80140c4 <_calloc_r+0x20>
 80140b4:	2400      	movs	r4, #0
 80140b6:	4620      	mov	r0, r4
 80140b8:	bd38      	pop	{r3, r4, r5, pc}
 80140ba:	f7fc fd7b 	bl	8010bb4 <__errno>
 80140be:	230c      	movs	r3, #12
 80140c0:	6003      	str	r3, [r0, #0]
 80140c2:	e7f7      	b.n	80140b4 <_calloc_r+0x10>
 80140c4:	f850 2c04 	ldr.w	r2, [r0, #-4]
 80140c8:	f022 0203 	bic.w	r2, r2, #3
 80140cc:	3a04      	subs	r2, #4
 80140ce:	2a24      	cmp	r2, #36	@ 0x24
 80140d0:	d819      	bhi.n	8014106 <_calloc_r+0x62>
 80140d2:	2a13      	cmp	r2, #19
 80140d4:	d915      	bls.n	8014102 <_calloc_r+0x5e>
 80140d6:	2a1b      	cmp	r2, #27
 80140d8:	e9c0 5500 	strd	r5, r5, [r0]
 80140dc:	d806      	bhi.n	80140ec <_calloc_r+0x48>
 80140de:	f100 0308 	add.w	r3, r0, #8
 80140e2:	2200      	movs	r2, #0
 80140e4:	e9c3 2200 	strd	r2, r2, [r3]
 80140e8:	609a      	str	r2, [r3, #8]
 80140ea:	e7e4      	b.n	80140b6 <_calloc_r+0x12>
 80140ec:	2a24      	cmp	r2, #36	@ 0x24
 80140ee:	e9c0 5502 	strd	r5, r5, [r0, #8]
 80140f2:	bf11      	iteee	ne
 80140f4:	f100 0310 	addne.w	r3, r0, #16
 80140f8:	6105      	streq	r5, [r0, #16]
 80140fa:	f100 0318 	addeq.w	r3, r0, #24
 80140fe:	6145      	streq	r5, [r0, #20]
 8014100:	e7ef      	b.n	80140e2 <_calloc_r+0x3e>
 8014102:	4603      	mov	r3, r0
 8014104:	e7ed      	b.n	80140e2 <_calloc_r+0x3e>
 8014106:	4629      	mov	r1, r5
 8014108:	f7fc fd2e 	bl	8010b68 <memset>
 801410c:	e7d3      	b.n	80140b6 <_calloc_r+0x12>
	...

08014110 <fiprintf>:
 8014110:	b40e      	push	{r1, r2, r3}
 8014112:	b503      	push	{r0, r1, lr}
 8014114:	4601      	mov	r1, r0
 8014116:	ab03      	add	r3, sp, #12
 8014118:	4805      	ldr	r0, [pc, #20]	@ (8014130 <fiprintf+0x20>)
 801411a:	f853 2b04 	ldr.w	r2, [r3], #4
 801411e:	6800      	ldr	r0, [r0, #0]
 8014120:	9301      	str	r3, [sp, #4]
 8014122:	f7fb fca3 	bl	800fa6c <_vfiprintf_r>
 8014126:	b002      	add	sp, #8
 8014128:	f85d eb04 	ldr.w	lr, [sp], #4
 801412c:	b003      	add	sp, #12
 801412e:	4770      	bx	lr
 8014130:	24000198 	.word	0x24000198

08014134 <__ssprint_r>:
 8014134:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014138:	6893      	ldr	r3, [r2, #8]
 801413a:	f8d2 b000 	ldr.w	fp, [r2]
 801413e:	9001      	str	r0, [sp, #4]
 8014140:	460c      	mov	r4, r1
 8014142:	4617      	mov	r7, r2
 8014144:	2b00      	cmp	r3, #0
 8014146:	d157      	bne.n	80141f8 <__ssprint_r+0xc4>
 8014148:	2000      	movs	r0, #0
 801414a:	2300      	movs	r3, #0
 801414c:	607b      	str	r3, [r7, #4]
 801414e:	b003      	add	sp, #12
 8014150:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014154:	e9db a800 	ldrd	sl, r8, [fp]
 8014158:	f10b 0b08 	add.w	fp, fp, #8
 801415c:	68a6      	ldr	r6, [r4, #8]
 801415e:	6820      	ldr	r0, [r4, #0]
 8014160:	f1b8 0f00 	cmp.w	r8, #0
 8014164:	d0f6      	beq.n	8014154 <__ssprint_r+0x20>
 8014166:	45b0      	cmp	r8, r6
 8014168:	d32e      	bcc.n	80141c8 <__ssprint_r+0x94>
 801416a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801416e:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8014172:	d029      	beq.n	80141c8 <__ssprint_r+0x94>
 8014174:	6921      	ldr	r1, [r4, #16]
 8014176:	6965      	ldr	r5, [r4, #20]
 8014178:	eba0 0901 	sub.w	r9, r0, r1
 801417c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8014180:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8014184:	f109 0001 	add.w	r0, r9, #1
 8014188:	106d      	asrs	r5, r5, #1
 801418a:	4440      	add	r0, r8
 801418c:	4285      	cmp	r5, r0
 801418e:	bf38      	it	cc
 8014190:	4605      	movcc	r5, r0
 8014192:	0553      	lsls	r3, r2, #21
 8014194:	d534      	bpl.n	8014200 <__ssprint_r+0xcc>
 8014196:	9801      	ldr	r0, [sp, #4]
 8014198:	4629      	mov	r1, r5
 801419a:	f7fd fc81 	bl	8011aa0 <_malloc_r>
 801419e:	4606      	mov	r6, r0
 80141a0:	2800      	cmp	r0, #0
 80141a2:	d038      	beq.n	8014216 <__ssprint_r+0xe2>
 80141a4:	464a      	mov	r2, r9
 80141a6:	6921      	ldr	r1, [r4, #16]
 80141a8:	f7fc fd32 	bl	8010c10 <memcpy>
 80141ac:	89a2      	ldrh	r2, [r4, #12]
 80141ae:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 80141b2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80141b6:	81a2      	strh	r2, [r4, #12]
 80141b8:	6126      	str	r6, [r4, #16]
 80141ba:	6165      	str	r5, [r4, #20]
 80141bc:	444e      	add	r6, r9
 80141be:	eba5 0509 	sub.w	r5, r5, r9
 80141c2:	6026      	str	r6, [r4, #0]
 80141c4:	60a5      	str	r5, [r4, #8]
 80141c6:	4646      	mov	r6, r8
 80141c8:	4546      	cmp	r6, r8
 80141ca:	bf28      	it	cs
 80141cc:	4646      	movcs	r6, r8
 80141ce:	4632      	mov	r2, r6
 80141d0:	4651      	mov	r1, sl
 80141d2:	6820      	ldr	r0, [r4, #0]
 80141d4:	f7fc fcae 	bl	8010b34 <memmove>
 80141d8:	68a2      	ldr	r2, [r4, #8]
 80141da:	1b92      	subs	r2, r2, r6
 80141dc:	60a2      	str	r2, [r4, #8]
 80141de:	6822      	ldr	r2, [r4, #0]
 80141e0:	4432      	add	r2, r6
 80141e2:	6022      	str	r2, [r4, #0]
 80141e4:	68ba      	ldr	r2, [r7, #8]
 80141e6:	eba2 0308 	sub.w	r3, r2, r8
 80141ea:	44c2      	add	sl, r8
 80141ec:	60bb      	str	r3, [r7, #8]
 80141ee:	2b00      	cmp	r3, #0
 80141f0:	d0aa      	beq.n	8014148 <__ssprint_r+0x14>
 80141f2:	f04f 0800 	mov.w	r8, #0
 80141f6:	e7b1      	b.n	801415c <__ssprint_r+0x28>
 80141f8:	f04f 0a00 	mov.w	sl, #0
 80141fc:	46d0      	mov	r8, sl
 80141fe:	e7ad      	b.n	801415c <__ssprint_r+0x28>
 8014200:	9801      	ldr	r0, [sp, #4]
 8014202:	462a      	mov	r2, r5
 8014204:	f7ff fc16 	bl	8013a34 <_realloc_r>
 8014208:	4606      	mov	r6, r0
 801420a:	2800      	cmp	r0, #0
 801420c:	d1d4      	bne.n	80141b8 <__ssprint_r+0x84>
 801420e:	6921      	ldr	r1, [r4, #16]
 8014210:	9801      	ldr	r0, [sp, #4]
 8014212:	f7fd fb85 	bl	8011920 <_free_r>
 8014216:	9a01      	ldr	r2, [sp, #4]
 8014218:	230c      	movs	r3, #12
 801421a:	6013      	str	r3, [r2, #0]
 801421c:	89a3      	ldrh	r3, [r4, #12]
 801421e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014222:	81a3      	strh	r3, [r4, #12]
 8014224:	2300      	movs	r3, #0
 8014226:	60bb      	str	r3, [r7, #8]
 8014228:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801422c:	e78d      	b.n	801414a <__ssprint_r+0x16>

0801422e <abort>:
 801422e:	b508      	push	{r3, lr}
 8014230:	2006      	movs	r0, #6
 8014232:	f000 f82d 	bl	8014290 <raise>
 8014236:	2001      	movs	r0, #1
 8014238:	f7ee febc 	bl	8002fb4 <_exit>

0801423c <_raise_r>:
 801423c:	291f      	cmp	r1, #31
 801423e:	b538      	push	{r3, r4, r5, lr}
 8014240:	4605      	mov	r5, r0
 8014242:	460c      	mov	r4, r1
 8014244:	d904      	bls.n	8014250 <_raise_r+0x14>
 8014246:	2316      	movs	r3, #22
 8014248:	6003      	str	r3, [r0, #0]
 801424a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801424e:	bd38      	pop	{r3, r4, r5, pc}
 8014250:	f8d0 2118 	ldr.w	r2, [r0, #280]	@ 0x118
 8014254:	b112      	cbz	r2, 801425c <_raise_r+0x20>
 8014256:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801425a:	b94b      	cbnz	r3, 8014270 <_raise_r+0x34>
 801425c:	4628      	mov	r0, r5
 801425e:	f000 f831 	bl	80142c4 <_getpid_r>
 8014262:	4622      	mov	r2, r4
 8014264:	4601      	mov	r1, r0
 8014266:	4628      	mov	r0, r5
 8014268:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801426c:	f000 b818 	b.w	80142a0 <_kill_r>
 8014270:	2b01      	cmp	r3, #1
 8014272:	d00a      	beq.n	801428a <_raise_r+0x4e>
 8014274:	1c59      	adds	r1, r3, #1
 8014276:	d103      	bne.n	8014280 <_raise_r+0x44>
 8014278:	2316      	movs	r3, #22
 801427a:	6003      	str	r3, [r0, #0]
 801427c:	2001      	movs	r0, #1
 801427e:	e7e6      	b.n	801424e <_raise_r+0x12>
 8014280:	2100      	movs	r1, #0
 8014282:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8014286:	4620      	mov	r0, r4
 8014288:	4798      	blx	r3
 801428a:	2000      	movs	r0, #0
 801428c:	e7df      	b.n	801424e <_raise_r+0x12>
	...

08014290 <raise>:
 8014290:	4b02      	ldr	r3, [pc, #8]	@ (801429c <raise+0xc>)
 8014292:	4601      	mov	r1, r0
 8014294:	6818      	ldr	r0, [r3, #0]
 8014296:	f7ff bfd1 	b.w	801423c <_raise_r>
 801429a:	bf00      	nop
 801429c:	24000198 	.word	0x24000198

080142a0 <_kill_r>:
 80142a0:	b538      	push	{r3, r4, r5, lr}
 80142a2:	4d07      	ldr	r5, [pc, #28]	@ (80142c0 <_kill_r+0x20>)
 80142a4:	2300      	movs	r3, #0
 80142a6:	4604      	mov	r4, r0
 80142a8:	4608      	mov	r0, r1
 80142aa:	4611      	mov	r1, r2
 80142ac:	602b      	str	r3, [r5, #0]
 80142ae:	f7ee fe71 	bl	8002f94 <_kill>
 80142b2:	1c43      	adds	r3, r0, #1
 80142b4:	d102      	bne.n	80142bc <_kill_r+0x1c>
 80142b6:	682b      	ldr	r3, [r5, #0]
 80142b8:	b103      	cbz	r3, 80142bc <_kill_r+0x1c>
 80142ba:	6023      	str	r3, [r4, #0]
 80142bc:	bd38      	pop	{r3, r4, r5, pc}
 80142be:	bf00      	nop
 80142c0:	24014c2c 	.word	0x24014c2c

080142c4 <_getpid_r>:
 80142c4:	f7ee be5e 	b.w	8002f84 <_getpid>

080142c8 <cabs>:
 80142c8:	b508      	push	{r3, lr}
 80142ca:	ed2d 8b06 	vpush	{d8-d10}
 80142ce:	eeb0 ab40 	vmov.f64	d10, d0
 80142d2:	eeb0 9b41 	vmov.f64	d9, d1
 80142d6:	f000 fc26 	bl	8014b26 <creal>
 80142da:	eeb0 1b49 	vmov.f64	d1, d9
 80142de:	eeb0 8b40 	vmov.f64	d8, d0
 80142e2:	eeb0 0b4a 	vmov.f64	d0, d10
 80142e6:	f000 fc1b 	bl	8014b20 <cimag>
 80142ea:	eeb0 1b40 	vmov.f64	d1, d0
 80142ee:	eeb0 0b48 	vmov.f64	d0, d8
 80142f2:	ecbd 8b06 	vpop	{d8-d10}
 80142f6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80142fa:	f000 bdd1 	b.w	8014ea0 <hypot>
	...

08014300 <log>:
 8014300:	b4f0      	push	{r4, r5, r6, r7}
 8014302:	ee10 0a90 	vmov	r0, s1
 8014306:	ee10 3a10 	vmov	r3, s0
 801430a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 801430e:	429c      	cmp	r4, r3
 8014310:	f100 4140 	add.w	r1, r0, #3221225472	@ 0xc0000000
 8014314:	4c70      	ldr	r4, [pc, #448]	@ (80144d8 <log+0x1d8>)
 8014316:	f501 1190 	add.w	r1, r1, #1179648	@ 0x120000
 801431a:	418c      	sbcs	r4, r1
 801431c:	ed2d 8b02 	vpush	{d8}
 8014320:	ea4f 4210 	mov.w	r2, r0, lsr #16
 8014324:	d35a      	bcc.n	80143dc <log+0xdc>
 8014326:	4a6d      	ldr	r2, [pc, #436]	@ (80144dc <log+0x1dc>)
 8014328:	4290      	cmp	r0, r2
 801432a:	bf08      	it	eq
 801432c:	2b00      	cmpeq	r3, #0
 801432e:	f000 80c4 	beq.w	80144ba <log+0x1ba>
 8014332:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
 8014336:	ee30 0b47 	vsub.f64	d0, d0, d7
 801433a:	4b69      	ldr	r3, [pc, #420]	@ (80144e0 <log+0x1e0>)
 801433c:	ee20 2b00 	vmul.f64	d2, d0, d0
 8014340:	ed93 6b12 	vldr	d6, [r3, #72]	@ 0x48
 8014344:	ee20 4b02 	vmul.f64	d4, d0, d2
 8014348:	ed93 7b10 	vldr	d7, [r3, #64]	@ 0x40
 801434c:	eea6 7b00 	vfma.f64	d7, d6, d0
 8014350:	ed93 6b14 	vldr	d6, [r3, #80]	@ 0x50
 8014354:	ed93 5b18 	vldr	d5, [r3, #96]	@ 0x60
 8014358:	eea6 7b02 	vfma.f64	d7, d6, d2
 801435c:	ed93 6b16 	vldr	d6, [r3, #88]	@ 0x58
 8014360:	eea5 6b00 	vfma.f64	d6, d5, d0
 8014364:	ed93 5b1a 	vldr	d5, [r3, #104]	@ 0x68
 8014368:	ed93 3b1e 	vldr	d3, [r3, #120]	@ 0x78
 801436c:	eea5 6b02 	vfma.f64	d6, d5, d2
 8014370:	ed93 5b1c 	vldr	d5, [r3, #112]	@ 0x70
 8014374:	eea3 5b00 	vfma.f64	d5, d3, d0
 8014378:	ed93 3b20 	vldr	d3, [r3, #128]	@ 0x80
 801437c:	eea3 5b02 	vfma.f64	d5, d3, d2
 8014380:	ed93 3b22 	vldr	d3, [r3, #136]	@ 0x88
 8014384:	eea3 5b04 	vfma.f64	d5, d3, d4
 8014388:	eea5 6b04 	vfma.f64	d6, d5, d4
 801438c:	ed93 5b0e 	vldr	d5, [r3, #56]	@ 0x38
 8014390:	eea6 7b04 	vfma.f64	d7, d6, d4
 8014394:	eeb0 2b47 	vmov.f64	d2, d7
 8014398:	ed9f 7b49 	vldr	d7, [pc, #292]	@ 80144c0 <log+0x1c0>
 801439c:	eeb0 6b40 	vmov.f64	d6, d0
 80143a0:	eeb0 3b40 	vmov.f64	d3, d0
 80143a4:	eea0 6b07 	vfma.f64	d6, d0, d7
 80143a8:	eea0 6b47 	vfms.f64	d6, d0, d7
 80143ac:	ee30 8b46 	vsub.f64	d8, d0, d6
 80143b0:	ee26 1b06 	vmul.f64	d1, d6, d6
 80143b4:	eea1 3b05 	vfma.f64	d3, d1, d5
 80143b8:	ee30 7b43 	vsub.f64	d7, d0, d3
 80143bc:	ee30 0b06 	vadd.f64	d0, d0, d6
 80143c0:	eea1 7b05 	vfma.f64	d7, d1, d5
 80143c4:	ee25 5b08 	vmul.f64	d5, d5, d8
 80143c8:	eea5 7b00 	vfma.f64	d7, d5, d0
 80143cc:	eea2 7b04 	vfma.f64	d7, d2, d4
 80143d0:	ee33 0b07 	vadd.f64	d0, d3, d7
 80143d4:	ecbd 8b02 	vpop	{d8}
 80143d8:	bcf0      	pop	{r4, r5, r6, r7}
 80143da:	4770      	bx	lr
 80143dc:	f1a2 0410 	sub.w	r4, r2, #16
 80143e0:	f647 71df 	movw	r1, #32735	@ 0x7fdf
 80143e4:	428c      	cmp	r4, r1
 80143e6:	d923      	bls.n	8014430 <log+0x130>
 80143e8:	18d9      	adds	r1, r3, r3
 80143ea:	eb40 0400 	adc.w	r4, r0, r0
 80143ee:	4321      	orrs	r1, r4
 80143f0:	d105      	bne.n	80143fe <log+0xfe>
 80143f2:	ecbd 8b02 	vpop	{d8}
 80143f6:	2001      	movs	r0, #1
 80143f8:	bcf0      	pop	{r4, r5, r6, r7}
 80143fa:	f000 bda9 	b.w	8014f50 <__math_divzero>
 80143fe:	4939      	ldr	r1, [pc, #228]	@ (80144e4 <log+0x1e4>)
 8014400:	4288      	cmp	r0, r1
 8014402:	bf08      	it	eq
 8014404:	2b00      	cmpeq	r3, #0
 8014406:	d0e5      	beq.n	80143d4 <log+0xd4>
 8014408:	0413      	lsls	r3, r2, #16
 801440a:	d403      	bmi.n	8014414 <log+0x114>
 801440c:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8014410:	4393      	bics	r3, r2
 8014412:	d104      	bne.n	801441e <log+0x11e>
 8014414:	ecbd 8b02 	vpop	{d8}
 8014418:	bcf0      	pop	{r4, r5, r6, r7}
 801441a:	f000 bdb1 	b.w	8014f80 <__math_invalid>
 801441e:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 80144c8 <log+0x1c8>
 8014422:	ee20 7b07 	vmul.f64	d7, d0, d7
 8014426:	ec53 2b17 	vmov	r2, r3, d7
 801442a:	f1a3 7050 	sub.w	r0, r3, #54525952	@ 0x3400000
 801442e:	4613      	mov	r3, r2
 8014430:	f100 4240 	add.w	r2, r0, #3221225472	@ 0xc0000000
 8014434:	492a      	ldr	r1, [pc, #168]	@ (80144e0 <log+0x1e0>)
 8014436:	eebf 5b00 	vmov.f64	d5, #240	@ 0xbf800000 -1.0
 801443a:	f502 12d0 	add.w	r2, r2, #1703936	@ 0x1a0000
 801443e:	f3c2 3446 	ubfx	r4, r2, #13, #7
 8014442:	0d15      	lsrs	r5, r2, #20
 8014444:	eb01 1c04 	add.w	ip, r1, r4, lsl #4
 8014448:	052d      	lsls	r5, r5, #20
 801444a:	ed9c 7b24 	vldr	d7, [ip, #144]	@ 0x90
 801444e:	1e1e      	subs	r6, r3, #0
 8014450:	1b47      	subs	r7, r0, r5
 8014452:	ec47 6b16 	vmov	d6, r6, r7
 8014456:	1512      	asrs	r2, r2, #20
 8014458:	eea7 5b06 	vfma.f64	d5, d7, d6
 801445c:	ee07 2a90 	vmov	s15, r2
 8014460:	ee25 2b05 	vmul.f64	d2, d5, d5
 8014464:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8014468:	ed91 4b00 	vldr	d4, [r1]
 801446c:	ee25 1b02 	vmul.f64	d1, d5, d2
 8014470:	ed9c 7b26 	vldr	d7, [ip, #152]	@ 0x98
 8014474:	eea4 7b06 	vfma.f64	d7, d4, d6
 8014478:	ee35 4b07 	vadd.f64	d4, d5, d7
 801447c:	ee37 0b44 	vsub.f64	d0, d7, d4
 8014480:	ed91 7b02 	vldr	d7, [r1, #8]
 8014484:	ee30 0b05 	vadd.f64	d0, d0, d5
 8014488:	eea7 0b06 	vfma.f64	d0, d7, d6
 801448c:	ed91 7b04 	vldr	d7, [r1, #16]
 8014490:	ed91 6b08 	vldr	d6, [r1, #32]
 8014494:	eea7 0b02 	vfma.f64	d0, d7, d2
 8014498:	ed91 7b06 	vldr	d7, [r1, #24]
 801449c:	ed91 3b0c 	vldr	d3, [r1, #48]	@ 0x30
 80144a0:	eea6 7b05 	vfma.f64	d7, d6, d5
 80144a4:	ed91 6b0a 	vldr	d6, [r1, #40]	@ 0x28
 80144a8:	eea3 6b05 	vfma.f64	d6, d3, d5
 80144ac:	eea6 7b02 	vfma.f64	d7, d6, d2
 80144b0:	eea1 0b07 	vfma.f64	d0, d1, d7
 80144b4:	ee30 0b04 	vadd.f64	d0, d0, d4
 80144b8:	e78c      	b.n	80143d4 <log+0xd4>
 80144ba:	ed9f 0b05 	vldr	d0, [pc, #20]	@ 80144d0 <log+0x1d0>
 80144be:	e789      	b.n	80143d4 <log+0xd4>
 80144c0:	00000000 	.word	0x00000000
 80144c4:	41a00000 	.word	0x41a00000
 80144c8:	00000000 	.word	0x00000000
 80144cc:	43300000 	.word	0x43300000
	...
 80144d8:	000308ff 	.word	0x000308ff
 80144dc:	3ff00000 	.word	0x3ff00000
 80144e0:	08015e50 	.word	0x08015e50
 80144e4:	7ff00000 	.word	0x7ff00000

080144e8 <checkint>:
 80144e8:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80144ec:	f240 33fe 	movw	r3, #1022	@ 0x3fe
 80144f0:	429a      	cmp	r2, r3
 80144f2:	b570      	push	{r4, r5, r6, lr}
 80144f4:	dd2a      	ble.n	801454c <checkint+0x64>
 80144f6:	f240 4333 	movw	r3, #1075	@ 0x433
 80144fa:	429a      	cmp	r2, r3
 80144fc:	dc24      	bgt.n	8014548 <checkint+0x60>
 80144fe:	1a9b      	subs	r3, r3, r2
 8014500:	f1a3 0620 	sub.w	r6, r3, #32
 8014504:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8014508:	fa02 f403 	lsl.w	r4, r2, r3
 801450c:	fa02 f606 	lsl.w	r6, r2, r6
 8014510:	f1c3 0520 	rsb	r5, r3, #32
 8014514:	fa22 f505 	lsr.w	r5, r2, r5
 8014518:	4334      	orrs	r4, r6
 801451a:	432c      	orrs	r4, r5
 801451c:	409a      	lsls	r2, r3
 801451e:	ea20 0202 	bic.w	r2, r0, r2
 8014522:	ea21 0404 	bic.w	r4, r1, r4
 8014526:	4322      	orrs	r2, r4
 8014528:	f1a3 0420 	sub.w	r4, r3, #32
 801452c:	f1c3 0220 	rsb	r2, r3, #32
 8014530:	d10c      	bne.n	801454c <checkint+0x64>
 8014532:	40d8      	lsrs	r0, r3
 8014534:	fa01 f302 	lsl.w	r3, r1, r2
 8014538:	4318      	orrs	r0, r3
 801453a:	40e1      	lsrs	r1, r4
 801453c:	4308      	orrs	r0, r1
 801453e:	f000 0001 	and.w	r0, r0, #1
 8014542:	f1d0 0002 	rsbs	r0, r0, #2
 8014546:	bd70      	pop	{r4, r5, r6, pc}
 8014548:	2002      	movs	r0, #2
 801454a:	e7fc      	b.n	8014546 <checkint+0x5e>
 801454c:	2000      	movs	r0, #0
 801454e:	e7fa      	b.n	8014546 <checkint+0x5e>

08014550 <pow>:
 8014550:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014554:	ee10 4a90 	vmov	r4, s1
 8014558:	ed2d 8b0a 	vpush	{d8-d12}
 801455c:	ea4f 5814 	mov.w	r8, r4, lsr #20
 8014560:	ee11 aa90 	vmov	sl, s3
 8014564:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 8014568:	f240 73fd 	movw	r3, #2045	@ 0x7fd
 801456c:	429a      	cmp	r2, r3
 801456e:	ee10 5a10 	vmov	r5, s0
 8014572:	ee11 0a10 	vmov	r0, s2
 8014576:	b087      	sub	sp, #28
 8014578:	46c4      	mov	ip, r8
 801457a:	ea4f 561a 	mov.w	r6, sl, lsr #20
 801457e:	d806      	bhi.n	801458e <pow+0x3e>
 8014580:	f3c6 030a 	ubfx	r3, r6, #0, #11
 8014584:	f2a3 33be 	subw	r3, r3, #958	@ 0x3be
 8014588:	2b7f      	cmp	r3, #127	@ 0x7f
 801458a:	f240 8157 	bls.w	801483c <pow+0x2ec>
 801458e:	1802      	adds	r2, r0, r0
 8014590:	eb4a 010a 	adc.w	r1, sl, sl
 8014594:	f06f 0b01 	mvn.w	fp, #1
 8014598:	1e57      	subs	r7, r2, #1
 801459a:	f141 33ff 	adc.w	r3, r1, #4294967295	@ 0xffffffff
 801459e:	f46f 1e00 	mvn.w	lr, #2097152	@ 0x200000
 80145a2:	45bb      	cmp	fp, r7
 80145a4:	eb7e 0303 	sbcs.w	r3, lr, r3
 80145a8:	d242      	bcs.n	8014630 <pow+0xe0>
 80145aa:	ea52 0301 	orrs.w	r3, r2, r1
 80145ae:	f04f 0300 	mov.w	r3, #0
 80145b2:	d10c      	bne.n	80145ce <pow+0x7e>
 80145b4:	196d      	adds	r5, r5, r5
 80145b6:	f484 2400 	eor.w	r4, r4, #524288	@ 0x80000
 80145ba:	4164      	adcs	r4, r4
 80145bc:	42ab      	cmp	r3, r5
 80145be:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80145c2:	41a3      	sbcs	r3, r4
 80145c4:	f0c0 808f 	bcc.w	80146e6 <pow+0x196>
 80145c8:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 80145cc:	e02b      	b.n	8014626 <pow+0xd6>
 80145ce:	4ed4      	ldr	r6, [pc, #848]	@ (8014920 <pow+0x3d0>)
 80145d0:	42b4      	cmp	r4, r6
 80145d2:	bf08      	it	eq
 80145d4:	429d      	cmpeq	r5, r3
 80145d6:	d109      	bne.n	80145ec <pow+0x9c>
 80145d8:	1800      	adds	r0, r0, r0
 80145da:	f48a 2a00 	eor.w	sl, sl, #524288	@ 0x80000
 80145de:	eb4a 0a0a 	adc.w	sl, sl, sl
 80145e2:	4283      	cmp	r3, r0
 80145e4:	4bcf      	ldr	r3, [pc, #828]	@ (8014924 <pow+0x3d4>)
 80145e6:	eb73 030a 	sbcs.w	r3, r3, sl
 80145ea:	e7eb      	b.n	80145c4 <pow+0x74>
 80145ec:	196d      	adds	r5, r5, r5
 80145ee:	48ce      	ldr	r0, [pc, #824]	@ (8014928 <pow+0x3d8>)
 80145f0:	4164      	adcs	r4, r4
 80145f2:	42ab      	cmp	r3, r5
 80145f4:	eb70 0604 	sbcs.w	r6, r0, r4
 80145f8:	d375      	bcc.n	80146e6 <pow+0x196>
 80145fa:	4281      	cmp	r1, r0
 80145fc:	bf08      	it	eq
 80145fe:	429a      	cmpeq	r2, r3
 8014600:	d171      	bne.n	80146e6 <pow+0x196>
 8014602:	4aca      	ldr	r2, [pc, #808]	@ (801492c <pow+0x3dc>)
 8014604:	4294      	cmp	r4, r2
 8014606:	bf08      	it	eq
 8014608:	429d      	cmpeq	r5, r3
 801460a:	d0dd      	beq.n	80145c8 <pow+0x78>
 801460c:	4294      	cmp	r4, r2
 801460e:	ea6f 0a0a 	mvn.w	sl, sl
 8014612:	bf34      	ite	cc
 8014614:	2400      	movcc	r4, #0
 8014616:	2401      	movcs	r4, #1
 8014618:	ea4f 7ada 	mov.w	sl, sl, lsr #31
 801461c:	4554      	cmp	r4, sl
 801461e:	f040 81dc 	bne.w	80149da <pow+0x48a>
 8014622:	ee21 0b01 	vmul.f64	d0, d1, d1
 8014626:	b007      	add	sp, #28
 8014628:	ecbd 8b0a 	vpop	{d8-d12}
 801462c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014630:	196f      	adds	r7, r5, r5
 8014632:	eb44 0904 	adc.w	r9, r4, r4
 8014636:	1e7a      	subs	r2, r7, #1
 8014638:	f169 0300 	sbc.w	r3, r9, #0
 801463c:	4593      	cmp	fp, r2
 801463e:	eb7e 0303 	sbcs.w	r3, lr, r3
 8014642:	d225      	bcs.n	8014690 <pow+0x140>
 8014644:	ee20 0b00 	vmul.f64	d0, d0, d0
 8014648:	2c00      	cmp	r4, #0
 801464a:	da13      	bge.n	8014674 <pow+0x124>
 801464c:	4651      	mov	r1, sl
 801464e:	f7ff ff4b 	bl	80144e8 <checkint>
 8014652:	2801      	cmp	r0, #1
 8014654:	d10e      	bne.n	8014674 <pow+0x124>
 8014656:	eeb1 0b40 	vneg.f64	d0, d0
 801465a:	ea57 0909 	orrs.w	r9, r7, r9
 801465e:	d10b      	bne.n	8014678 <pow+0x128>
 8014660:	f1ba 0f00 	cmp.w	sl, #0
 8014664:	dadf      	bge.n	8014626 <pow+0xd6>
 8014666:	b007      	add	sp, #28
 8014668:	ecbd 8b0a 	vpop	{d8-d12}
 801466c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014670:	f000 bc6e 	b.w	8014f50 <__math_divzero>
 8014674:	2000      	movs	r0, #0
 8014676:	e7f0      	b.n	801465a <pow+0x10a>
 8014678:	f1ba 0f00 	cmp.w	sl, #0
 801467c:	dad3      	bge.n	8014626 <pow+0xd6>
 801467e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8014682:	ee86 7b00 	vdiv.f64	d7, d6, d0
 8014686:	ed8d 7b00 	vstr	d7, [sp]
 801468a:	ed9d 0b00 	vldr	d0, [sp]
 801468e:	e7ca      	b.n	8014626 <pow+0xd6>
 8014690:	2c00      	cmp	r4, #0
 8014692:	da2b      	bge.n	80146ec <pow+0x19c>
 8014694:	4651      	mov	r1, sl
 8014696:	f7ff ff27 	bl	80144e8 <checkint>
 801469a:	b930      	cbnz	r0, 80146aa <pow+0x15a>
 801469c:	b007      	add	sp, #28
 801469e:	ecbd 8b0a 	vpop	{d8-d12}
 80146a2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80146a6:	f000 bc6b 	b.w	8014f80 <__math_invalid>
 80146aa:	1e41      	subs	r1, r0, #1
 80146ac:	4248      	negs	r0, r1
 80146ae:	4148      	adcs	r0, r1
 80146b0:	0480      	lsls	r0, r0, #18
 80146b2:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 80146b6:	f3c8 0c0a 	ubfx	ip, r8, #0, #11
 80146ba:	f3c6 020a 	ubfx	r2, r6, #0, #11
 80146be:	f2a2 33be 	subw	r3, r2, #958	@ 0x3be
 80146c2:	2b7f      	cmp	r3, #127	@ 0x7f
 80146c4:	d92d      	bls.n	8014722 <pow+0x1d2>
 80146c6:	4b96      	ldr	r3, [pc, #600]	@ (8014920 <pow+0x3d0>)
 80146c8:	2000      	movs	r0, #0
 80146ca:	429c      	cmp	r4, r3
 80146cc:	bf08      	it	eq
 80146ce:	4285      	cmpeq	r5, r0
 80146d0:	f43f af7a 	beq.w	80145c8 <pow+0x78>
 80146d4:	f240 31bd 	movw	r1, #957	@ 0x3bd
 80146d8:	428a      	cmp	r2, r1
 80146da:	d80c      	bhi.n	80146f6 <pow+0x1a6>
 80146dc:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 80146e0:	42a8      	cmp	r0, r5
 80146e2:	41a3      	sbcs	r3, r4
 80146e4:	d204      	bcs.n	80146f0 <pow+0x1a0>
 80146e6:	ee31 0b00 	vadd.f64	d0, d1, d0
 80146ea:	e79c      	b.n	8014626 <pow+0xd6>
 80146ec:	2000      	movs	r0, #0
 80146ee:	e7e4      	b.n	80146ba <pow+0x16a>
 80146f0:	ee30 0b41 	vsub.f64	d0, d0, d1
 80146f4:	e797      	b.n	8014626 <pow+0xd6>
 80146f6:	2d01      	cmp	r5, #1
 80146f8:	eb74 0303 	sbcs.w	r3, r4, r3
 80146fc:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8014700:	bf34      	ite	cc
 8014702:	2301      	movcc	r3, #1
 8014704:	2300      	movcs	r3, #0
 8014706:	4296      	cmp	r6, r2
 8014708:	bf8c      	ite	hi
 801470a:	2600      	movhi	r6, #0
 801470c:	2601      	movls	r6, #1
 801470e:	42b3      	cmp	r3, r6
 8014710:	f000 809c 	beq.w	801484c <pow+0x2fc>
 8014714:	b007      	add	sp, #28
 8014716:	ecbd 8b0a 	vpop	{d8-d12}
 801471a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801471e:	f000 bc0f 	b.w	8014f40 <__math_oflow>
 8014722:	f1bc 0f00 	cmp.w	ip, #0
 8014726:	d10a      	bne.n	801473e <pow+0x1ee>
 8014728:	ed9f 7b79 	vldr	d7, [pc, #484]	@ 8014910 <pow+0x3c0>
 801472c:	ee20 7b07 	vmul.f64	d7, d0, d7
 8014730:	ec53 2b17 	vmov	r2, r3, d7
 8014734:	f023 4400 	bic.w	r4, r3, #2147483648	@ 0x80000000
 8014738:	4615      	mov	r5, r2
 801473a:	f1a4 7450 	sub.w	r4, r4, #54525952	@ 0x3400000
 801473e:	4a7c      	ldr	r2, [pc, #496]	@ (8014930 <pow+0x3e0>)
 8014740:	eebf 6b00 	vmov.f64	d6, #240	@ 0xbf800000 -1.0
 8014744:	4422      	add	r2, r4
 8014746:	1513      	asrs	r3, r2, #20
 8014748:	f3c2 3146 	ubfx	r1, r2, #13, #7
 801474c:	ee03 3a10 	vmov	s6, r3
 8014750:	0d12      	lsrs	r2, r2, #20
 8014752:	4b78      	ldr	r3, [pc, #480]	@ (8014934 <pow+0x3e4>)
 8014754:	0512      	lsls	r2, r2, #20
 8014756:	eb03 1641 	add.w	r6, r3, r1, lsl #5
 801475a:	1aa7      	subs	r7, r4, r2
 801475c:	eb03 1241 	add.w	r2, r3, r1, lsl #5
 8014760:	ed92 5b12 	vldr	d5, [r2, #72]	@ 0x48
 8014764:	ed96 7b18 	vldr	d7, [r6, #96]	@ 0x60
 8014768:	1e2e      	subs	r6, r5, #0
 801476a:	ec47 6b14 	vmov	d4, r6, r7
 801476e:	ed92 2b16 	vldr	d2, [r2, #88]	@ 0x58
 8014772:	eea4 6b05 	vfma.f64	d6, d4, d5
 8014776:	ed93 5b00 	vldr	d5, [r3]
 801477a:	eeb8 3bc3 	vcvt.f64.s32	d3, s6
 801477e:	eea3 2b05 	vfma.f64	d2, d3, d5
 8014782:	ed93 5b02 	vldr	d5, [r3, #8]
 8014786:	ee36 4b02 	vadd.f64	d4, d6, d2
 801478a:	ee32 2b44 	vsub.f64	d2, d2, d4
 801478e:	eea3 7b05 	vfma.f64	d7, d3, d5
 8014792:	ed93 5b04 	vldr	d5, [r3, #16]
 8014796:	ee32 2b06 	vadd.f64	d2, d2, d6
 801479a:	ee37 7b02 	vadd.f64	d7, d7, d2
 801479e:	ee26 5b05 	vmul.f64	d5, d6, d5
 80147a2:	ee26 0b05 	vmul.f64	d0, d6, d5
 80147a6:	ee34 8b00 	vadd.f64	d8, d4, d0
 80147aa:	eeb0 9b40 	vmov.f64	d9, d0
 80147ae:	ee34 4b48 	vsub.f64	d4, d4, d8
 80147b2:	ee96 9b05 	vfnms.f64	d9, d6, d5
 80147b6:	ee34 ab00 	vadd.f64	d10, d4, d0
 80147ba:	ed93 5b06 	vldr	d5, [r3, #24]
 80147be:	ee26 bb00 	vmul.f64	d11, d6, d0
 80147c2:	ee37 7b09 	vadd.f64	d7, d7, d9
 80147c6:	ed93 4b08 	vldr	d4, [r3, #32]
 80147ca:	ee37 7b0a 	vadd.f64	d7, d7, d10
 80147ce:	ed93 3b0c 	vldr	d3, [r3, #48]	@ 0x30
 80147d2:	eea6 5b04 	vfma.f64	d5, d6, d4
 80147d6:	ed93 4b0a 	vldr	d4, [r3, #40]	@ 0x28
 80147da:	ed93 cb10 	vldr	d12, [r3, #64]	@ 0x40
 80147de:	eea6 4b03 	vfma.f64	d4, d6, d3
 80147e2:	ed93 3b0e 	vldr	d3, [r3, #56]	@ 0x38
 80147e6:	eea6 3b0c 	vfma.f64	d3, d6, d12
 80147ea:	eea0 4b03 	vfma.f64	d4, d0, d3
 80147ee:	eea0 5b04 	vfma.f64	d5, d0, d4
 80147f2:	eeab 7b05 	vfma.f64	d7, d11, d5
 80147f6:	ee38 4b07 	vadd.f64	d4, d8, d7
 80147fa:	ee21 6b04 	vmul.f64	d6, d1, d4
 80147fe:	ee16 3a90 	vmov	r3, s13
 8014802:	eeb0 5b46 	vmov.f64	d5, d6
 8014806:	f3c3 560a 	ubfx	r6, r3, #20, #11
 801480a:	f46f 7272 	mvn.w	r2, #968	@ 0x3c8
 801480e:	18b2      	adds	r2, r6, r2
 8014810:	2a3e      	cmp	r2, #62	@ 0x3e
 8014812:	ee91 5b04 	vfnms.f64	d5, d1, d4
 8014816:	ee38 8b44 	vsub.f64	d8, d8, d4
 801481a:	ee38 8b07 	vadd.f64	d8, d8, d7
 801481e:	eea1 5b08 	vfma.f64	d5, d1, d8
 8014822:	d91b      	bls.n	801485c <pow+0x30c>
 8014824:	2a00      	cmp	r2, #0
 8014826:	da0b      	bge.n	8014840 <pow+0x2f0>
 8014828:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 801482c:	ee36 0b00 	vadd.f64	d0, d6, d0
 8014830:	2800      	cmp	r0, #0
 8014832:	f43f aef8 	beq.w	8014626 <pow+0xd6>
 8014836:	eeb1 0b40 	vneg.f64	d0, d0
 801483a:	e6f4      	b.n	8014626 <pow+0xd6>
 801483c:	2000      	movs	r0, #0
 801483e:	e77e      	b.n	801473e <pow+0x1ee>
 8014840:	f5b6 6f81 	cmp.w	r6, #1032	@ 0x408
 8014844:	d909      	bls.n	801485a <pow+0x30a>
 8014846:	2b00      	cmp	r3, #0
 8014848:	f6bf af64 	bge.w	8014714 <pow+0x1c4>
 801484c:	b007      	add	sp, #28
 801484e:	ecbd 8b0a 	vpop	{d8-d12}
 8014852:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014856:	f000 bb6b 	b.w	8014f30 <__math_uflow>
 801485a:	2600      	movs	r6, #0
 801485c:	4936      	ldr	r1, [pc, #216]	@ (8014938 <pow+0x3e8>)
 801485e:	ed91 4b02 	vldr	d4, [r1, #8]
 8014862:	ed91 3b00 	vldr	d3, [r1]
 8014866:	eeb0 7b44 	vmov.f64	d7, d4
 801486a:	eea6 7b03 	vfma.f64	d7, d6, d3
 801486e:	ee17 5a10 	vmov	r5, s14
 8014872:	ee37 7b44 	vsub.f64	d7, d7, d4
 8014876:	ed91 4b04 	vldr	d4, [r1, #16]
 801487a:	f005 037f 	and.w	r3, r5, #127	@ 0x7f
 801487e:	eea7 6b04 	vfma.f64	d6, d7, d4
 8014882:	ed91 4b06 	vldr	d4, [r1, #24]
 8014886:	18dc      	adds	r4, r3, r3
 8014888:	f104 030f 	add.w	r3, r4, #15
 801488c:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 8014890:	eea7 6b04 	vfma.f64	d6, d7, d4
 8014894:	ed91 3b0a 	vldr	d3, [r1, #40]	@ 0x28
 8014898:	ee35 5b06 	vadd.f64	d5, d5, d6
 801489c:	ee25 6b05 	vmul.f64	d6, d5, d5
 80148a0:	ed94 7b1c 	vldr	d7, [r4, #112]	@ 0x70
 80148a4:	ed91 4b08 	vldr	d4, [r1, #32]
 80148a8:	ee35 7b07 	vadd.f64	d7, d5, d7
 80148ac:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
 80148b0:	eea5 4b03 	vfma.f64	d4, d5, d3
 80148b4:	ed91 3b0e 	vldr	d3, [r1, #56]	@ 0x38
 80148b8:	eea6 7b04 	vfma.f64	d7, d6, d4
 80148bc:	ee26 6b06 	vmul.f64	d6, d6, d6
 80148c0:	ed91 4b0c 	vldr	d4, [r1, #48]	@ 0x30
 80148c4:	f851 c033 	ldr.w	ip, [r1, r3, lsl #3]
 80148c8:	f8d2 e004 	ldr.w	lr, [r2, #4]
 80148cc:	eea5 4b03 	vfma.f64	d4, d5, d3
 80148d0:	1940      	adds	r0, r0, r5
 80148d2:	2700      	movs	r7, #0
 80148d4:	eb17 020c 	adds.w	r2, r7, ip
 80148d8:	eb0e 3340 	add.w	r3, lr, r0, lsl #13
 80148dc:	eea6 7b04 	vfma.f64	d7, d6, d4
 80148e0:	2e00      	cmp	r6, #0
 80148e2:	d175      	bne.n	80149d0 <pow+0x480>
 80148e4:	42bd      	cmp	r5, r7
 80148e6:	db29      	blt.n	801493c <pow+0x3ec>
 80148e8:	f103 4140 	add.w	r1, r3, #3221225472	@ 0xc0000000
 80148ec:	f501 0170 	add.w	r1, r1, #15728640	@ 0xf00000
 80148f0:	4610      	mov	r0, r2
 80148f2:	ec41 0b10 	vmov	d0, r0, r1
 80148f6:	eea7 0b00 	vfma.f64	d0, d7, d0
 80148fa:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 8014918 <pow+0x3c8>
 80148fe:	ee20 0b07 	vmul.f64	d0, d0, d7
 8014902:	b007      	add	sp, #28
 8014904:	ecbd 8b0a 	vpop	{d8-d12}
 8014908:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801490c:	f000 bb50 	b.w	8014fb0 <__math_check_oflow>
 8014910:	00000000 	.word	0x00000000
 8014914:	43300000 	.word	0x43300000
 8014918:	00000000 	.word	0x00000000
 801491c:	7f000000 	.word	0x7f000000
 8014920:	3ff00000 	.word	0x3ff00000
 8014924:	fff00000 	.word	0xfff00000
 8014928:	ffe00000 	.word	0xffe00000
 801492c:	7fe00000 	.word	0x7fe00000
 8014930:	c0196aab 	.word	0xc0196aab
 8014934:	080166e0 	.word	0x080166e0
 8014938:	080178b0 	.word	0x080178b0
 801493c:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 8014940:	f501 1100 	add.w	r1, r1, #2097152	@ 0x200000
 8014944:	4610      	mov	r0, r2
 8014946:	ec41 0b15 	vmov	d5, r0, r1
 801494a:	eeb7 3b00 	vmov.f64	d3, #112	@ 0x3f800000  1.0
 801494e:	ee27 6b05 	vmul.f64	d6, d7, d5
 8014952:	ee35 7b06 	vadd.f64	d7, d5, d6
 8014956:	eeb0 4bc7 	vabs.f64	d4, d7
 801495a:	eeb4 4bc3 	vcmpe.f64	d4, d3
 801495e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014962:	ed9f 0b1f 	vldr	d0, [pc, #124]	@ 80149e0 <pow+0x490>
 8014966:	d52a      	bpl.n	80149be <pow+0x46e>
 8014968:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801496c:	ee35 5b47 	vsub.f64	d5, d5, d7
 8014970:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014974:	ee35 5b06 	vadd.f64	d5, d5, d6
 8014978:	eebf 4b00 	vmov.f64	d4, #240	@ 0xbf800000 -1.0
 801497c:	bf58      	it	pl
 801497e:	eeb0 4b43 	vmovpl.f64	d4, d3
 8014982:	ee37 3b04 	vadd.f64	d3, d7, d4
 8014986:	ee34 6b43 	vsub.f64	d6, d4, d3
 801498a:	ee36 6b07 	vadd.f64	d6, d6, d7
 801498e:	ee36 6b05 	vadd.f64	d6, d6, d5
 8014992:	ee36 6b03 	vadd.f64	d6, d6, d3
 8014996:	ee36 7b44 	vsub.f64	d7, d6, d4
 801499a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801499e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80149a2:	d104      	bne.n	80149ae <pow+0x45e>
 80149a4:	4632      	mov	r2, r6
 80149a6:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 80149aa:	ec43 2b17 	vmov	d7, r2, r3
 80149ae:	ed8d 0b02 	vstr	d0, [sp, #8]
 80149b2:	ed9d 6b02 	vldr	d6, [sp, #8]
 80149b6:	ee26 6b00 	vmul.f64	d6, d6, d0
 80149ba:	ed8d 6b04 	vstr	d6, [sp, #16]
 80149be:	ee27 0b00 	vmul.f64	d0, d7, d0
 80149c2:	b007      	add	sp, #28
 80149c4:	ecbd 8b0a 	vpop	{d8-d12}
 80149c8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80149cc:	f000 bae7 	b.w	8014f9e <__math_check_uflow>
 80149d0:	ec43 2b10 	vmov	d0, r2, r3
 80149d4:	eea7 0b00 	vfma.f64	d0, d7, d0
 80149d8:	e625      	b.n	8014626 <pow+0xd6>
 80149da:	ed9f 0b03 	vldr	d0, [pc, #12]	@ 80149e8 <pow+0x498>
 80149de:	e622      	b.n	8014626 <pow+0xd6>
 80149e0:	00000000 	.word	0x00000000
 80149e4:	00100000 	.word	0x00100000
	...

080149f0 <cos>:
 80149f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80149f2:	eeb0 7b40 	vmov.f64	d7, d0
 80149f6:	ee17 3a90 	vmov	r3, s15
 80149fa:	4a21      	ldr	r2, [pc, #132]	@ (8014a80 <cos+0x90>)
 80149fc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8014a00:	4293      	cmp	r3, r2
 8014a02:	d806      	bhi.n	8014a12 <cos+0x22>
 8014a04:	ed9f 1b1c 	vldr	d1, [pc, #112]	@ 8014a78 <cos+0x88>
 8014a08:	b005      	add	sp, #20
 8014a0a:	f85d eb04 	ldr.w	lr, [sp], #4
 8014a0e:	f000 bd5f 	b.w	80154d0 <__kernel_cos>
 8014a12:	4a1c      	ldr	r2, [pc, #112]	@ (8014a84 <cos+0x94>)
 8014a14:	4293      	cmp	r3, r2
 8014a16:	d904      	bls.n	8014a22 <cos+0x32>
 8014a18:	ee30 0b40 	vsub.f64	d0, d0, d0
 8014a1c:	b005      	add	sp, #20
 8014a1e:	f85d fb04 	ldr.w	pc, [sp], #4
 8014a22:	4668      	mov	r0, sp
 8014a24:	f000 f8f8 	bl	8014c18 <__ieee754_rem_pio2>
 8014a28:	f000 0003 	and.w	r0, r0, #3
 8014a2c:	2801      	cmp	r0, #1
 8014a2e:	d009      	beq.n	8014a44 <cos+0x54>
 8014a30:	2802      	cmp	r0, #2
 8014a32:	d010      	beq.n	8014a56 <cos+0x66>
 8014a34:	b9b0      	cbnz	r0, 8014a64 <cos+0x74>
 8014a36:	ed9d 1b02 	vldr	d1, [sp, #8]
 8014a3a:	ed9d 0b00 	vldr	d0, [sp]
 8014a3e:	f000 fd47 	bl	80154d0 <__kernel_cos>
 8014a42:	e7eb      	b.n	8014a1c <cos+0x2c>
 8014a44:	ed9d 1b02 	vldr	d1, [sp, #8]
 8014a48:	ed9d 0b00 	vldr	d0, [sp]
 8014a4c:	f000 fda8 	bl	80155a0 <__kernel_sin>
 8014a50:	eeb1 0b40 	vneg.f64	d0, d0
 8014a54:	e7e2      	b.n	8014a1c <cos+0x2c>
 8014a56:	ed9d 1b02 	vldr	d1, [sp, #8]
 8014a5a:	ed9d 0b00 	vldr	d0, [sp]
 8014a5e:	f000 fd37 	bl	80154d0 <__kernel_cos>
 8014a62:	e7f5      	b.n	8014a50 <cos+0x60>
 8014a64:	ed9d 1b02 	vldr	d1, [sp, #8]
 8014a68:	ed9d 0b00 	vldr	d0, [sp]
 8014a6c:	2001      	movs	r0, #1
 8014a6e:	f000 fd97 	bl	80155a0 <__kernel_sin>
 8014a72:	e7d3      	b.n	8014a1c <cos+0x2c>
 8014a74:	f3af 8000 	nop.w
	...
 8014a80:	3fe921fb 	.word	0x3fe921fb
 8014a84:	7fefffff 	.word	0x7fefffff

08014a88 <sin>:
 8014a88:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8014a8a:	eeb0 7b40 	vmov.f64	d7, d0
 8014a8e:	ee17 3a90 	vmov	r3, s15
 8014a92:	4a21      	ldr	r2, [pc, #132]	@ (8014b18 <sin+0x90>)
 8014a94:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8014a98:	4293      	cmp	r3, r2
 8014a9a:	d807      	bhi.n	8014aac <sin+0x24>
 8014a9c:	ed9f 1b1c 	vldr	d1, [pc, #112]	@ 8014b10 <sin+0x88>
 8014aa0:	2000      	movs	r0, #0
 8014aa2:	b005      	add	sp, #20
 8014aa4:	f85d eb04 	ldr.w	lr, [sp], #4
 8014aa8:	f000 bd7a 	b.w	80155a0 <__kernel_sin>
 8014aac:	4a1b      	ldr	r2, [pc, #108]	@ (8014b1c <sin+0x94>)
 8014aae:	4293      	cmp	r3, r2
 8014ab0:	d904      	bls.n	8014abc <sin+0x34>
 8014ab2:	ee30 0b40 	vsub.f64	d0, d0, d0
 8014ab6:	b005      	add	sp, #20
 8014ab8:	f85d fb04 	ldr.w	pc, [sp], #4
 8014abc:	4668      	mov	r0, sp
 8014abe:	f000 f8ab 	bl	8014c18 <__ieee754_rem_pio2>
 8014ac2:	f000 0003 	and.w	r0, r0, #3
 8014ac6:	2801      	cmp	r0, #1
 8014ac8:	d00a      	beq.n	8014ae0 <sin+0x58>
 8014aca:	2802      	cmp	r0, #2
 8014acc:	d00f      	beq.n	8014aee <sin+0x66>
 8014ace:	b9c0      	cbnz	r0, 8014b02 <sin+0x7a>
 8014ad0:	ed9d 1b02 	vldr	d1, [sp, #8]
 8014ad4:	ed9d 0b00 	vldr	d0, [sp]
 8014ad8:	2001      	movs	r0, #1
 8014ada:	f000 fd61 	bl	80155a0 <__kernel_sin>
 8014ade:	e7ea      	b.n	8014ab6 <sin+0x2e>
 8014ae0:	ed9d 1b02 	vldr	d1, [sp, #8]
 8014ae4:	ed9d 0b00 	vldr	d0, [sp]
 8014ae8:	f000 fcf2 	bl	80154d0 <__kernel_cos>
 8014aec:	e7e3      	b.n	8014ab6 <sin+0x2e>
 8014aee:	ed9d 1b02 	vldr	d1, [sp, #8]
 8014af2:	ed9d 0b00 	vldr	d0, [sp]
 8014af6:	2001      	movs	r0, #1
 8014af8:	f000 fd52 	bl	80155a0 <__kernel_sin>
 8014afc:	eeb1 0b40 	vneg.f64	d0, d0
 8014b00:	e7d9      	b.n	8014ab6 <sin+0x2e>
 8014b02:	ed9d 1b02 	vldr	d1, [sp, #8]
 8014b06:	ed9d 0b00 	vldr	d0, [sp]
 8014b0a:	f000 fce1 	bl	80154d0 <__kernel_cos>
 8014b0e:	e7f5      	b.n	8014afc <sin+0x74>
	...
 8014b18:	3fe921fb 	.word	0x3fe921fb
 8014b1c:	7fefffff 	.word	0x7fefffff

08014b20 <cimag>:
 8014b20:	eeb0 0b41 	vmov.f64	d0, d1
 8014b24:	4770      	bx	lr

08014b26 <creal>:
 8014b26:	4770      	bx	lr

08014b28 <floor>:
 8014b28:	ee10 3a90 	vmov	r3, s1
 8014b2c:	f3c3 500a 	ubfx	r0, r3, #20, #11
 8014b30:	ee10 2a10 	vmov	r2, s0
 8014b34:	f2a0 31ff 	subw	r1, r0, #1023	@ 0x3ff
 8014b38:	2913      	cmp	r1, #19
 8014b3a:	b530      	push	{r4, r5, lr}
 8014b3c:	4615      	mov	r5, r2
 8014b3e:	dc33      	bgt.n	8014ba8 <floor+0x80>
 8014b40:	2900      	cmp	r1, #0
 8014b42:	da18      	bge.n	8014b76 <floor+0x4e>
 8014b44:	ed9f 7b30 	vldr	d7, [pc, #192]	@ 8014c08 <floor+0xe0>
 8014b48:	ee30 0b07 	vadd.f64	d0, d0, d7
 8014b4c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8014b50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014b54:	dd0a      	ble.n	8014b6c <floor+0x44>
 8014b56:	2b00      	cmp	r3, #0
 8014b58:	da50      	bge.n	8014bfc <floor+0xd4>
 8014b5a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8014b5e:	4313      	orrs	r3, r2
 8014b60:	2200      	movs	r2, #0
 8014b62:	4293      	cmp	r3, r2
 8014b64:	4b2a      	ldr	r3, [pc, #168]	@ (8014c10 <floor+0xe8>)
 8014b66:	bf08      	it	eq
 8014b68:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8014b6c:	4619      	mov	r1, r3
 8014b6e:	4610      	mov	r0, r2
 8014b70:	ec41 0b10 	vmov	d0, r0, r1
 8014b74:	e01f      	b.n	8014bb6 <floor+0x8e>
 8014b76:	4827      	ldr	r0, [pc, #156]	@ (8014c14 <floor+0xec>)
 8014b78:	4108      	asrs	r0, r1
 8014b7a:	ea03 0400 	and.w	r4, r3, r0
 8014b7e:	4314      	orrs	r4, r2
 8014b80:	d019      	beq.n	8014bb6 <floor+0x8e>
 8014b82:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8014c08 <floor+0xe0>
 8014b86:	ee30 0b07 	vadd.f64	d0, d0, d7
 8014b8a:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8014b8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014b92:	ddeb      	ble.n	8014b6c <floor+0x44>
 8014b94:	2b00      	cmp	r3, #0
 8014b96:	bfbe      	ittt	lt
 8014b98:	f44f 1280 	movlt.w	r2, #1048576	@ 0x100000
 8014b9c:	410a      	asrlt	r2, r1
 8014b9e:	189b      	addlt	r3, r3, r2
 8014ba0:	ea23 0300 	bic.w	r3, r3, r0
 8014ba4:	2200      	movs	r2, #0
 8014ba6:	e7e1      	b.n	8014b6c <floor+0x44>
 8014ba8:	2933      	cmp	r1, #51	@ 0x33
 8014baa:	dd05      	ble.n	8014bb8 <floor+0x90>
 8014bac:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8014bb0:	d101      	bne.n	8014bb6 <floor+0x8e>
 8014bb2:	ee30 0b00 	vadd.f64	d0, d0, d0
 8014bb6:	bd30      	pop	{r4, r5, pc}
 8014bb8:	f2a0 4413 	subw	r4, r0, #1043	@ 0x413
 8014bbc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8014bc0:	40e0      	lsrs	r0, r4
 8014bc2:	4210      	tst	r0, r2
 8014bc4:	d0f7      	beq.n	8014bb6 <floor+0x8e>
 8014bc6:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8014c08 <floor+0xe0>
 8014bca:	ee30 0b07 	vadd.f64	d0, d0, d7
 8014bce:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8014bd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014bd6:	ddc9      	ble.n	8014b6c <floor+0x44>
 8014bd8:	2b00      	cmp	r3, #0
 8014bda:	da02      	bge.n	8014be2 <floor+0xba>
 8014bdc:	2914      	cmp	r1, #20
 8014bde:	d103      	bne.n	8014be8 <floor+0xc0>
 8014be0:	3301      	adds	r3, #1
 8014be2:	ea22 0200 	bic.w	r2, r2, r0
 8014be6:	e7c1      	b.n	8014b6c <floor+0x44>
 8014be8:	2401      	movs	r4, #1
 8014bea:	f1c1 0134 	rsb	r1, r1, #52	@ 0x34
 8014bee:	fa04 f101 	lsl.w	r1, r4, r1
 8014bf2:	440a      	add	r2, r1
 8014bf4:	42aa      	cmp	r2, r5
 8014bf6:	bf38      	it	cc
 8014bf8:	191b      	addcc	r3, r3, r4
 8014bfa:	e7f2      	b.n	8014be2 <floor+0xba>
 8014bfc:	2200      	movs	r2, #0
 8014bfe:	4613      	mov	r3, r2
 8014c00:	e7b4      	b.n	8014b6c <floor+0x44>
 8014c02:	bf00      	nop
 8014c04:	f3af 8000 	nop.w
 8014c08:	8800759c 	.word	0x8800759c
 8014c0c:	7e37e43c 	.word	0x7e37e43c
 8014c10:	bff00000 	.word	0xbff00000
 8014c14:	000fffff 	.word	0x000fffff

08014c18 <__ieee754_rem_pio2>:
 8014c18:	b570      	push	{r4, r5, r6, lr}
 8014c1a:	eeb0 7b40 	vmov.f64	d7, d0
 8014c1e:	ee17 5a90 	vmov	r5, s15
 8014c22:	4b99      	ldr	r3, [pc, #612]	@ (8014e88 <__ieee754_rem_pio2+0x270>)
 8014c24:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 8014c28:	429e      	cmp	r6, r3
 8014c2a:	b088      	sub	sp, #32
 8014c2c:	4604      	mov	r4, r0
 8014c2e:	d807      	bhi.n	8014c40 <__ieee754_rem_pio2+0x28>
 8014c30:	2200      	movs	r2, #0
 8014c32:	2300      	movs	r3, #0
 8014c34:	ed84 0b00 	vstr	d0, [r4]
 8014c38:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8014c3c:	2000      	movs	r0, #0
 8014c3e:	e01b      	b.n	8014c78 <__ieee754_rem_pio2+0x60>
 8014c40:	4b92      	ldr	r3, [pc, #584]	@ (8014e8c <__ieee754_rem_pio2+0x274>)
 8014c42:	429e      	cmp	r6, r3
 8014c44:	d83b      	bhi.n	8014cbe <__ieee754_rem_pio2+0xa6>
 8014c46:	f5a3 231b 	sub.w	r3, r3, #634880	@ 0x9b000
 8014c4a:	2d00      	cmp	r5, #0
 8014c4c:	ed9f 6b7e 	vldr	d6, [pc, #504]	@ 8014e48 <__ieee754_rem_pio2+0x230>
 8014c50:	f5a3 63f0 	sub.w	r3, r3, #1920	@ 0x780
 8014c54:	dd19      	ble.n	8014c8a <__ieee754_rem_pio2+0x72>
 8014c56:	ee30 7b46 	vsub.f64	d7, d0, d6
 8014c5a:	429e      	cmp	r6, r3
 8014c5c:	d00e      	beq.n	8014c7c <__ieee754_rem_pio2+0x64>
 8014c5e:	ed9f 5b7c 	vldr	d5, [pc, #496]	@ 8014e50 <__ieee754_rem_pio2+0x238>
 8014c62:	ee37 6b45 	vsub.f64	d6, d7, d5
 8014c66:	ee37 7b46 	vsub.f64	d7, d7, d6
 8014c6a:	ed84 6b00 	vstr	d6, [r4]
 8014c6e:	ee37 7b45 	vsub.f64	d7, d7, d5
 8014c72:	ed84 7b02 	vstr	d7, [r4, #8]
 8014c76:	2001      	movs	r0, #1
 8014c78:	b008      	add	sp, #32
 8014c7a:	bd70      	pop	{r4, r5, r6, pc}
 8014c7c:	ed9f 6b76 	vldr	d6, [pc, #472]	@ 8014e58 <__ieee754_rem_pio2+0x240>
 8014c80:	ed9f 5b77 	vldr	d5, [pc, #476]	@ 8014e60 <__ieee754_rem_pio2+0x248>
 8014c84:	ee37 7b46 	vsub.f64	d7, d7, d6
 8014c88:	e7eb      	b.n	8014c62 <__ieee754_rem_pio2+0x4a>
 8014c8a:	429e      	cmp	r6, r3
 8014c8c:	ee30 7b06 	vadd.f64	d7, d0, d6
 8014c90:	d00e      	beq.n	8014cb0 <__ieee754_rem_pio2+0x98>
 8014c92:	ed9f 5b6f 	vldr	d5, [pc, #444]	@ 8014e50 <__ieee754_rem_pio2+0x238>
 8014c96:	ee37 6b05 	vadd.f64	d6, d7, d5
 8014c9a:	ee37 7b46 	vsub.f64	d7, d7, d6
 8014c9e:	ed84 6b00 	vstr	d6, [r4]
 8014ca2:	ee37 7b05 	vadd.f64	d7, d7, d5
 8014ca6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8014caa:	ed84 7b02 	vstr	d7, [r4, #8]
 8014cae:	e7e3      	b.n	8014c78 <__ieee754_rem_pio2+0x60>
 8014cb0:	ed9f 6b69 	vldr	d6, [pc, #420]	@ 8014e58 <__ieee754_rem_pio2+0x240>
 8014cb4:	ed9f 5b6a 	vldr	d5, [pc, #424]	@ 8014e60 <__ieee754_rem_pio2+0x248>
 8014cb8:	ee37 7b06 	vadd.f64	d7, d7, d6
 8014cbc:	e7eb      	b.n	8014c96 <__ieee754_rem_pio2+0x7e>
 8014cbe:	4b74      	ldr	r3, [pc, #464]	@ (8014e90 <__ieee754_rem_pio2+0x278>)
 8014cc0:	429e      	cmp	r6, r3
 8014cc2:	d870      	bhi.n	8014da6 <__ieee754_rem_pio2+0x18e>
 8014cc4:	f000 fcc4 	bl	8015650 <fabs>
 8014cc8:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 8014ccc:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8014e68 <__ieee754_rem_pio2+0x250>
 8014cd0:	eea0 7b06 	vfma.f64	d7, d0, d6
 8014cd4:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8014cd8:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8014cdc:	ee17 0a90 	vmov	r0, s15
 8014ce0:	eeb1 4b45 	vneg.f64	d4, d5
 8014ce4:	ed9f 7b58 	vldr	d7, [pc, #352]	@ 8014e48 <__ieee754_rem_pio2+0x230>
 8014ce8:	eea5 0b47 	vfms.f64	d0, d5, d7
 8014cec:	ed9f 7b58 	vldr	d7, [pc, #352]	@ 8014e50 <__ieee754_rem_pio2+0x238>
 8014cf0:	281f      	cmp	r0, #31
 8014cf2:	ee25 7b07 	vmul.f64	d7, d5, d7
 8014cf6:	ee30 6b47 	vsub.f64	d6, d0, d7
 8014cfa:	dc05      	bgt.n	8014d08 <__ieee754_rem_pio2+0xf0>
 8014cfc:	4b65      	ldr	r3, [pc, #404]	@ (8014e94 <__ieee754_rem_pio2+0x27c>)
 8014cfe:	1e42      	subs	r2, r0, #1
 8014d00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014d04:	42b3      	cmp	r3, r6
 8014d06:	d109      	bne.n	8014d1c <__ieee754_rem_pio2+0x104>
 8014d08:	ee16 3a90 	vmov	r3, s13
 8014d0c:	f3c3 530a 	ubfx	r3, r3, #20, #11
 8014d10:	ebc3 5316 	rsb	r3, r3, r6, lsr #20
 8014d14:	2b10      	cmp	r3, #16
 8014d16:	ea4f 5226 	mov.w	r2, r6, asr #20
 8014d1a:	dc02      	bgt.n	8014d22 <__ieee754_rem_pio2+0x10a>
 8014d1c:	ed84 6b00 	vstr	d6, [r4]
 8014d20:	e01a      	b.n	8014d58 <__ieee754_rem_pio2+0x140>
 8014d22:	ed9f 3b4d 	vldr	d3, [pc, #308]	@ 8014e58 <__ieee754_rem_pio2+0x240>
 8014d26:	eeb0 6b40 	vmov.f64	d6, d0
 8014d2a:	eea4 6b03 	vfma.f64	d6, d4, d3
 8014d2e:	ee30 7b46 	vsub.f64	d7, d0, d6
 8014d32:	eea4 7b03 	vfma.f64	d7, d4, d3
 8014d36:	ed9f 3b4a 	vldr	d3, [pc, #296]	@ 8014e60 <__ieee754_rem_pio2+0x248>
 8014d3a:	ee95 7b03 	vfnms.f64	d7, d5, d3
 8014d3e:	ee36 3b47 	vsub.f64	d3, d6, d7
 8014d42:	ee13 3a90 	vmov	r3, s7
 8014d46:	f3c3 530a 	ubfx	r3, r3, #20, #11
 8014d4a:	1ad3      	subs	r3, r2, r3
 8014d4c:	2b31      	cmp	r3, #49	@ 0x31
 8014d4e:	dc17      	bgt.n	8014d80 <__ieee754_rem_pio2+0x168>
 8014d50:	eeb0 0b46 	vmov.f64	d0, d6
 8014d54:	ed84 3b00 	vstr	d3, [r4]
 8014d58:	ed94 6b00 	vldr	d6, [r4]
 8014d5c:	2d00      	cmp	r5, #0
 8014d5e:	ee30 0b46 	vsub.f64	d0, d0, d6
 8014d62:	ee30 0b47 	vsub.f64	d0, d0, d7
 8014d66:	ed84 0b02 	vstr	d0, [r4, #8]
 8014d6a:	da85      	bge.n	8014c78 <__ieee754_rem_pio2+0x60>
 8014d6c:	eeb1 6b46 	vneg.f64	d6, d6
 8014d70:	eeb1 0b40 	vneg.f64	d0, d0
 8014d74:	ed84 6b00 	vstr	d6, [r4]
 8014d78:	ed84 0b02 	vstr	d0, [r4, #8]
 8014d7c:	4240      	negs	r0, r0
 8014d7e:	e77b      	b.n	8014c78 <__ieee754_rem_pio2+0x60>
 8014d80:	ed9f 7b3b 	vldr	d7, [pc, #236]	@ 8014e70 <__ieee754_rem_pio2+0x258>
 8014d84:	eeb0 0b46 	vmov.f64	d0, d6
 8014d88:	eea4 0b07 	vfma.f64	d0, d4, d7
 8014d8c:	ee36 6b40 	vsub.f64	d6, d6, d0
 8014d90:	eea4 6b07 	vfma.f64	d6, d4, d7
 8014d94:	ed9f 4b38 	vldr	d4, [pc, #224]	@ 8014e78 <__ieee754_rem_pio2+0x260>
 8014d98:	eeb0 7b46 	vmov.f64	d7, d6
 8014d9c:	ee95 7b04 	vfnms.f64	d7, d5, d4
 8014da0:	ee30 6b47 	vsub.f64	d6, d0, d7
 8014da4:	e7ba      	b.n	8014d1c <__ieee754_rem_pio2+0x104>
 8014da6:	4b3c      	ldr	r3, [pc, #240]	@ (8014e98 <__ieee754_rem_pio2+0x280>)
 8014da8:	429e      	cmp	r6, r3
 8014daa:	d906      	bls.n	8014dba <__ieee754_rem_pio2+0x1a2>
 8014dac:	ee30 7b40 	vsub.f64	d7, d0, d0
 8014db0:	ed80 7b02 	vstr	d7, [r0, #8]
 8014db4:	ed80 7b00 	vstr	d7, [r0]
 8014db8:	e740      	b.n	8014c3c <__ieee754_rem_pio2+0x24>
 8014dba:	ee10 3a10 	vmov	r3, s0
 8014dbe:	1532      	asrs	r2, r6, #20
 8014dc0:	f2a2 4216 	subw	r2, r2, #1046	@ 0x416
 8014dc4:	4618      	mov	r0, r3
 8014dc6:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 8014dca:	ec41 0b17 	vmov	d7, r0, r1
 8014dce:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8014dd2:	ed9f 5b2b 	vldr	d5, [pc, #172]	@ 8014e80 <__ieee754_rem_pio2+0x268>
 8014dd6:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 8014dda:	ee37 7b46 	vsub.f64	d7, d7, d6
 8014dde:	ed8d 6b02 	vstr	d6, [sp, #8]
 8014de2:	ee27 7b05 	vmul.f64	d7, d7, d5
 8014de6:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8014dea:	a808      	add	r0, sp, #32
 8014dec:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 8014df0:	ee37 7b46 	vsub.f64	d7, d7, d6
 8014df4:	ed8d 6b04 	vstr	d6, [sp, #16]
 8014df8:	ee27 7b05 	vmul.f64	d7, d7, d5
 8014dfc:	ed8d 7b06 	vstr	d7, [sp, #24]
 8014e00:	2103      	movs	r1, #3
 8014e02:	ed30 7b02 	vldmdb	r0!, {d7}
 8014e06:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8014e0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014e0e:	460b      	mov	r3, r1
 8014e10:	f101 31ff 	add.w	r1, r1, #4294967295	@ 0xffffffff
 8014e14:	d0f5      	beq.n	8014e02 <__ieee754_rem_pio2+0x1ea>
 8014e16:	4921      	ldr	r1, [pc, #132]	@ (8014e9c <__ieee754_rem_pio2+0x284>)
 8014e18:	9101      	str	r1, [sp, #4]
 8014e1a:	2102      	movs	r1, #2
 8014e1c:	9100      	str	r1, [sp, #0]
 8014e1e:	a802      	add	r0, sp, #8
 8014e20:	4621      	mov	r1, r4
 8014e22:	f000 f8d9 	bl	8014fd8 <__kernel_rem_pio2>
 8014e26:	2d00      	cmp	r5, #0
 8014e28:	f6bf af26 	bge.w	8014c78 <__ieee754_rem_pio2+0x60>
 8014e2c:	ed94 7b00 	vldr	d7, [r4]
 8014e30:	eeb1 7b47 	vneg.f64	d7, d7
 8014e34:	ed84 7b00 	vstr	d7, [r4]
 8014e38:	ed94 7b02 	vldr	d7, [r4, #8]
 8014e3c:	eeb1 7b47 	vneg.f64	d7, d7
 8014e40:	ed84 7b02 	vstr	d7, [r4, #8]
 8014e44:	e79a      	b.n	8014d7c <__ieee754_rem_pio2+0x164>
 8014e46:	bf00      	nop
 8014e48:	54400000 	.word	0x54400000
 8014e4c:	3ff921fb 	.word	0x3ff921fb
 8014e50:	1a626331 	.word	0x1a626331
 8014e54:	3dd0b461 	.word	0x3dd0b461
 8014e58:	1a600000 	.word	0x1a600000
 8014e5c:	3dd0b461 	.word	0x3dd0b461
 8014e60:	2e037073 	.word	0x2e037073
 8014e64:	3ba3198a 	.word	0x3ba3198a
 8014e68:	6dc9c883 	.word	0x6dc9c883
 8014e6c:	3fe45f30 	.word	0x3fe45f30
 8014e70:	2e000000 	.word	0x2e000000
 8014e74:	3ba3198a 	.word	0x3ba3198a
 8014e78:	252049c1 	.word	0x252049c1
 8014e7c:	397b839a 	.word	0x397b839a
 8014e80:	00000000 	.word	0x00000000
 8014e84:	41700000 	.word	0x41700000
 8014e88:	3fe921fb 	.word	0x3fe921fb
 8014e8c:	4002d97b 	.word	0x4002d97b
 8014e90:	413921fb 	.word	0x413921fb
 8014e94:	08017728 	.word	0x08017728
 8014e98:	7fefffff 	.word	0x7fefffff
 8014e9c:	080177a8 	.word	0x080177a8

08014ea0 <hypot>:
 8014ea0:	b508      	push	{r3, lr}
 8014ea2:	ed2d 8b06 	vpush	{d8-d10}
 8014ea6:	eeb0 ab40 	vmov.f64	d10, d0
 8014eaa:	eeb0 9b41 	vmov.f64	d9, d1
 8014eae:	f000 fc63 	bl	8015778 <__ieee754_hypot>
 8014eb2:	eeb0 8b40 	vmov.f64	d8, d0
 8014eb6:	f000 fbd3 	bl	8015660 <finite>
 8014eba:	b978      	cbnz	r0, 8014edc <hypot+0x3c>
 8014ebc:	eeb0 0b4a 	vmov.f64	d0, d10
 8014ec0:	f000 fbce 	bl	8015660 <finite>
 8014ec4:	b150      	cbz	r0, 8014edc <hypot+0x3c>
 8014ec6:	eeb0 0b49 	vmov.f64	d0, d9
 8014eca:	f000 fbc9 	bl	8015660 <finite>
 8014ece:	b128      	cbz	r0, 8014edc <hypot+0x3c>
 8014ed0:	f7fb fe70 	bl	8010bb4 <__errno>
 8014ed4:	ed9f 8b04 	vldr	d8, [pc, #16]	@ 8014ee8 <hypot+0x48>
 8014ed8:	2322      	movs	r3, #34	@ 0x22
 8014eda:	6003      	str	r3, [r0, #0]
 8014edc:	eeb0 0b48 	vmov.f64	d0, d8
 8014ee0:	ecbd 8b06 	vpop	{d8-d10}
 8014ee4:	bd08      	pop	{r3, pc}
 8014ee6:	bf00      	nop
 8014ee8:	00000000 	.word	0x00000000
 8014eec:	7ff00000 	.word	0x7ff00000

08014ef0 <with_errno>:
 8014ef0:	b510      	push	{r4, lr}
 8014ef2:	ed2d 8b02 	vpush	{d8}
 8014ef6:	eeb0 8b40 	vmov.f64	d8, d0
 8014efa:	4604      	mov	r4, r0
 8014efc:	f7fb fe5a 	bl	8010bb4 <__errno>
 8014f00:	eeb0 0b48 	vmov.f64	d0, d8
 8014f04:	ecbd 8b02 	vpop	{d8}
 8014f08:	6004      	str	r4, [r0, #0]
 8014f0a:	bd10      	pop	{r4, pc}

08014f0c <xflow>:
 8014f0c:	b082      	sub	sp, #8
 8014f0e:	b158      	cbz	r0, 8014f28 <xflow+0x1c>
 8014f10:	eeb1 7b40 	vneg.f64	d7, d0
 8014f14:	ed8d 7b00 	vstr	d7, [sp]
 8014f18:	ed9d 7b00 	vldr	d7, [sp]
 8014f1c:	2022      	movs	r0, #34	@ 0x22
 8014f1e:	ee20 0b07 	vmul.f64	d0, d0, d7
 8014f22:	b002      	add	sp, #8
 8014f24:	f7ff bfe4 	b.w	8014ef0 <with_errno>
 8014f28:	eeb0 7b40 	vmov.f64	d7, d0
 8014f2c:	e7f2      	b.n	8014f14 <xflow+0x8>
	...

08014f30 <__math_uflow>:
 8014f30:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8014f38 <__math_uflow+0x8>
 8014f34:	f7ff bfea 	b.w	8014f0c <xflow>
 8014f38:	00000000 	.word	0x00000000
 8014f3c:	10000000 	.word	0x10000000

08014f40 <__math_oflow>:
 8014f40:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8014f48 <__math_oflow+0x8>
 8014f44:	f7ff bfe2 	b.w	8014f0c <xflow>
 8014f48:	00000000 	.word	0x00000000
 8014f4c:	70000000 	.word	0x70000000

08014f50 <__math_divzero>:
 8014f50:	b082      	sub	sp, #8
 8014f52:	2800      	cmp	r0, #0
 8014f54:	eebf 6b00 	vmov.f64	d6, #240	@ 0xbf800000 -1.0
 8014f58:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
 8014f5c:	fe07 7b06 	vseleq.f64	d7, d7, d6
 8014f60:	ed8d 7b00 	vstr	d7, [sp]
 8014f64:	ed9d 0b00 	vldr	d0, [sp]
 8014f68:	ed9f 7b03 	vldr	d7, [pc, #12]	@ 8014f78 <__math_divzero+0x28>
 8014f6c:	2022      	movs	r0, #34	@ 0x22
 8014f6e:	ee80 0b07 	vdiv.f64	d0, d0, d7
 8014f72:	b002      	add	sp, #8
 8014f74:	f7ff bfbc 	b.w	8014ef0 <with_errno>
	...

08014f80 <__math_invalid>:
 8014f80:	eeb0 7b40 	vmov.f64	d7, d0
 8014f84:	eeb4 7b47 	vcmp.f64	d7, d7
 8014f88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014f8c:	ee30 6b40 	vsub.f64	d6, d0, d0
 8014f90:	ee86 0b06 	vdiv.f64	d0, d6, d6
 8014f94:	d602      	bvs.n	8014f9c <__math_invalid+0x1c>
 8014f96:	2021      	movs	r0, #33	@ 0x21
 8014f98:	f7ff bfaa 	b.w	8014ef0 <with_errno>
 8014f9c:	4770      	bx	lr

08014f9e <__math_check_uflow>:
 8014f9e:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8014fa2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014fa6:	d102      	bne.n	8014fae <__math_check_uflow+0x10>
 8014fa8:	2022      	movs	r0, #34	@ 0x22
 8014faa:	f7ff bfa1 	b.w	8014ef0 <with_errno>
 8014fae:	4770      	bx	lr

08014fb0 <__math_check_oflow>:
 8014fb0:	ed9f 6b07 	vldr	d6, [pc, #28]	@ 8014fd0 <__math_check_oflow+0x20>
 8014fb4:	eeb0 7bc0 	vabs.f64	d7, d0
 8014fb8:	eeb4 7b46 	vcmp.f64	d7, d6
 8014fbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014fc0:	dd02      	ble.n	8014fc8 <__math_check_oflow+0x18>
 8014fc2:	2022      	movs	r0, #34	@ 0x22
 8014fc4:	f7ff bf94 	b.w	8014ef0 <with_errno>
 8014fc8:	4770      	bx	lr
 8014fca:	bf00      	nop
 8014fcc:	f3af 8000 	nop.w
 8014fd0:	ffffffff 	.word	0xffffffff
 8014fd4:	7fefffff 	.word	0x7fefffff

08014fd8 <__kernel_rem_pio2>:
 8014fd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014fdc:	ed2d 8b06 	vpush	{d8-d10}
 8014fe0:	f5ad 7d13 	sub.w	sp, sp, #588	@ 0x24c
 8014fe4:	469b      	mov	fp, r3
 8014fe6:	9001      	str	r0, [sp, #4]
 8014fe8:	4bbb      	ldr	r3, [pc, #748]	@ (80152d8 <__kernel_rem_pio2+0x300>)
 8014fea:	98a2      	ldr	r0, [sp, #648]	@ 0x288
 8014fec:	f8dd 828c 	ldr.w	r8, [sp, #652]	@ 0x28c
 8014ff0:	f853 9020 	ldr.w	r9, [r3, r0, lsl #2]
 8014ff4:	f112 0f14 	cmn.w	r2, #20
 8014ff8:	bfa8      	it	ge
 8014ffa:	1ed3      	subge	r3, r2, #3
 8014ffc:	f10b 3aff 	add.w	sl, fp, #4294967295	@ 0xffffffff
 8015000:	bfb8      	it	lt
 8015002:	2300      	movlt	r3, #0
 8015004:	f06f 0517 	mvn.w	r5, #23
 8015008:	ed9f 6bad 	vldr	d6, [pc, #692]	@ 80152c0 <__kernel_rem_pio2+0x2e8>
 801500c:	bfa4      	itt	ge
 801500e:	2018      	movge	r0, #24
 8015010:	fb93 f3f0 	sdivge	r3, r3, r0
 8015014:	fb03 5505 	mla	r5, r3, r5, r5
 8015018:	eba3 040a 	sub.w	r4, r3, sl
 801501c:	4415      	add	r5, r2
 801501e:	460f      	mov	r7, r1
 8015020:	eb09 060a 	add.w	r6, r9, sl
 8015024:	a81a      	add	r0, sp, #104	@ 0x68
 8015026:	eb08 0c84 	add.w	ip, r8, r4, lsl #2
 801502a:	2200      	movs	r2, #0
 801502c:	42b2      	cmp	r2, r6
 801502e:	dd0e      	ble.n	801504e <__kernel_rem_pio2+0x76>
 8015030:	aa1a      	add	r2, sp, #104	@ 0x68
 8015032:	eb02 02cb 	add.w	r2, r2, fp, lsl #3
 8015036:	f50d 7ed4 	add.w	lr, sp, #424	@ 0x1a8
 801503a:	2600      	movs	r6, #0
 801503c:	454e      	cmp	r6, r9
 801503e:	dc25      	bgt.n	801508c <__kernel_rem_pio2+0xb4>
 8015040:	ed9f 7b9f 	vldr	d7, [pc, #636]	@ 80152c0 <__kernel_rem_pio2+0x2e8>
 8015044:	f8dd c004 	ldr.w	ip, [sp, #4]
 8015048:	4614      	mov	r4, r2
 801504a:	2000      	movs	r0, #0
 801504c:	e015      	b.n	801507a <__kernel_rem_pio2+0xa2>
 801504e:	42d4      	cmn	r4, r2
 8015050:	d409      	bmi.n	8015066 <__kernel_rem_pio2+0x8e>
 8015052:	f85c 1022 	ldr.w	r1, [ip, r2, lsl #2]
 8015056:	ee07 1a90 	vmov	s15, r1
 801505a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801505e:	eca0 7b02 	vstmia	r0!, {d7}
 8015062:	3201      	adds	r2, #1
 8015064:	e7e2      	b.n	801502c <__kernel_rem_pio2+0x54>
 8015066:	eeb0 7b46 	vmov.f64	d7, d6
 801506a:	e7f8      	b.n	801505e <__kernel_rem_pio2+0x86>
 801506c:	ecbc 5b02 	vldmia	ip!, {d5}
 8015070:	ed94 6b00 	vldr	d6, [r4]
 8015074:	3001      	adds	r0, #1
 8015076:	eea5 7b06 	vfma.f64	d7, d5, d6
 801507a:	4550      	cmp	r0, sl
 801507c:	f1a4 0408 	sub.w	r4, r4, #8
 8015080:	ddf4      	ble.n	801506c <__kernel_rem_pio2+0x94>
 8015082:	ecae 7b02 	vstmia	lr!, {d7}
 8015086:	3601      	adds	r6, #1
 8015088:	3208      	adds	r2, #8
 801508a:	e7d7      	b.n	801503c <__kernel_rem_pio2+0x64>
 801508c:	aa06      	add	r2, sp, #24
 801508e:	ed9f 9b8e 	vldr	d9, [pc, #568]	@ 80152c8 <__kernel_rem_pio2+0x2f0>
 8015092:	ed9f ab8f 	vldr	d10, [pc, #572]	@ 80152d0 <__kernel_rem_pio2+0x2f8>
 8015096:	eb02 0289 	add.w	r2, r2, r9, lsl #2
 801509a:	eb08 0383 	add.w	r3, r8, r3, lsl #2
 801509e:	9203      	str	r2, [sp, #12]
 80150a0:	9302      	str	r3, [sp, #8]
 80150a2:	464c      	mov	r4, r9
 80150a4:	00e3      	lsls	r3, r4, #3
 80150a6:	9304      	str	r3, [sp, #16]
 80150a8:	ab92      	add	r3, sp, #584	@ 0x248
 80150aa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80150ae:	ed13 0b28 	vldr	d0, [r3, #-160]	@ 0xffffff60
 80150b2:	aa6a      	add	r2, sp, #424	@ 0x1a8
 80150b4:	ab06      	add	r3, sp, #24
 80150b6:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 80150ba:	461e      	mov	r6, r3
 80150bc:	4620      	mov	r0, r4
 80150be:	2800      	cmp	r0, #0
 80150c0:	f1a2 0208 	sub.w	r2, r2, #8
 80150c4:	dc4a      	bgt.n	801515c <__kernel_rem_pio2+0x184>
 80150c6:	4628      	mov	r0, r5
 80150c8:	9305      	str	r3, [sp, #20]
 80150ca:	f000 fad5 	bl	8015678 <scalbn>
 80150ce:	eeb0 8b40 	vmov.f64	d8, d0
 80150d2:	eeb4 0b00 	vmov.f64	d0, #64	@ 0x3e000000  0.125
 80150d6:	ee28 0b00 	vmul.f64	d0, d8, d0
 80150da:	f7ff fd25 	bl	8014b28 <floor>
 80150de:	eeb2 7b00 	vmov.f64	d7, #32	@ 0x41000000  8.0
 80150e2:	eea0 8b47 	vfms.f64	d8, d0, d7
 80150e6:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 80150ea:	2d00      	cmp	r5, #0
 80150ec:	ee17 8a90 	vmov	r8, s15
 80150f0:	9b05      	ldr	r3, [sp, #20]
 80150f2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80150f6:	ee38 8b47 	vsub.f64	d8, d8, d7
 80150fa:	dd41      	ble.n	8015180 <__kernel_rem_pio2+0x1a8>
 80150fc:	1e60      	subs	r0, r4, #1
 80150fe:	aa06      	add	r2, sp, #24
 8015100:	f1c5 0c18 	rsb	ip, r5, #24
 8015104:	f852 6020 	ldr.w	r6, [r2, r0, lsl #2]
 8015108:	fa46 f20c 	asr.w	r2, r6, ip
 801510c:	4490      	add	r8, r2
 801510e:	fa02 f20c 	lsl.w	r2, r2, ip
 8015112:	1ab6      	subs	r6, r6, r2
 8015114:	aa06      	add	r2, sp, #24
 8015116:	f842 6020 	str.w	r6, [r2, r0, lsl #2]
 801511a:	f1c5 0217 	rsb	r2, r5, #23
 801511e:	4116      	asrs	r6, r2
 8015120:	2e00      	cmp	r6, #0
 8015122:	dd3c      	ble.n	801519e <__kernel_rem_pio2+0x1c6>
 8015124:	f04f 0c00 	mov.w	ip, #0
 8015128:	f108 0801 	add.w	r8, r8, #1
 801512c:	4660      	mov	r0, ip
 801512e:	f06f 4e7f 	mvn.w	lr, #4278190080	@ 0xff000000
 8015132:	4564      	cmp	r4, ip
 8015134:	dc66      	bgt.n	8015204 <__kernel_rem_pio2+0x22c>
 8015136:	2d00      	cmp	r5, #0
 8015138:	dd03      	ble.n	8015142 <__kernel_rem_pio2+0x16a>
 801513a:	2d01      	cmp	r5, #1
 801513c:	d072      	beq.n	8015224 <__kernel_rem_pio2+0x24c>
 801513e:	2d02      	cmp	r5, #2
 8015140:	d07a      	beq.n	8015238 <__kernel_rem_pio2+0x260>
 8015142:	2e02      	cmp	r6, #2
 8015144:	d12b      	bne.n	801519e <__kernel_rem_pio2+0x1c6>
 8015146:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 801514a:	ee30 8b48 	vsub.f64	d8, d0, d8
 801514e:	b330      	cbz	r0, 801519e <__kernel_rem_pio2+0x1c6>
 8015150:	4628      	mov	r0, r5
 8015152:	f000 fa91 	bl	8015678 <scalbn>
 8015156:	ee38 8b40 	vsub.f64	d8, d8, d0
 801515a:	e020      	b.n	801519e <__kernel_rem_pio2+0x1c6>
 801515c:	ee20 7b09 	vmul.f64	d7, d0, d9
 8015160:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 8015164:	3801      	subs	r0, #1
 8015166:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 801516a:	eea7 0b4a 	vfms.f64	d0, d7, d10
 801516e:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8015172:	eca6 0a01 	vstmia	r6!, {s0}
 8015176:	ed92 0b00 	vldr	d0, [r2]
 801517a:	ee37 0b00 	vadd.f64	d0, d7, d0
 801517e:	e79e      	b.n	80150be <__kernel_rem_pio2+0xe6>
 8015180:	d105      	bne.n	801518e <__kernel_rem_pio2+0x1b6>
 8015182:	1e62      	subs	r2, r4, #1
 8015184:	a906      	add	r1, sp, #24
 8015186:	f851 6022 	ldr.w	r6, [r1, r2, lsl #2]
 801518a:	15f6      	asrs	r6, r6, #23
 801518c:	e7c8      	b.n	8015120 <__kernel_rem_pio2+0x148>
 801518e:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 8015192:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8015196:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801519a:	da31      	bge.n	8015200 <__kernel_rem_pio2+0x228>
 801519c:	2600      	movs	r6, #0
 801519e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80151a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80151a6:	f040 809b 	bne.w	80152e0 <__kernel_rem_pio2+0x308>
 80151aa:	1e62      	subs	r2, r4, #1
 80151ac:	2000      	movs	r0, #0
 80151ae:	454a      	cmp	r2, r9
 80151b0:	da49      	bge.n	8015246 <__kernel_rem_pio2+0x26e>
 80151b2:	2800      	cmp	r0, #0
 80151b4:	d062      	beq.n	801527c <__kernel_rem_pio2+0x2a4>
 80151b6:	3c01      	subs	r4, #1
 80151b8:	ab06      	add	r3, sp, #24
 80151ba:	3d18      	subs	r5, #24
 80151bc:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80151c0:	2b00      	cmp	r3, #0
 80151c2:	d0f8      	beq.n	80151b6 <__kernel_rem_pio2+0x1de>
 80151c4:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 80151c8:	4628      	mov	r0, r5
 80151ca:	f000 fa55 	bl	8015678 <scalbn>
 80151ce:	ed9f 6b3e 	vldr	d6, [pc, #248]	@ 80152c8 <__kernel_rem_pio2+0x2f0>
 80151d2:	1c62      	adds	r2, r4, #1
 80151d4:	a96a      	add	r1, sp, #424	@ 0x1a8
 80151d6:	00d3      	lsls	r3, r2, #3
 80151d8:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 80151dc:	4622      	mov	r2, r4
 80151de:	2a00      	cmp	r2, #0
 80151e0:	f280 80a8 	bge.w	8015334 <__kernel_rem_pio2+0x35c>
 80151e4:	4622      	mov	r2, r4
 80151e6:	2a00      	cmp	r2, #0
 80151e8:	f2c0 80c6 	blt.w	8015378 <__kernel_rem_pio2+0x3a0>
 80151ec:	a96a      	add	r1, sp, #424	@ 0x1a8
 80151ee:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 80151f2:	ed9f 7b33 	vldr	d7, [pc, #204]	@ 80152c0 <__kernel_rem_pio2+0x2e8>
 80151f6:	f8df c0e4 	ldr.w	ip, [pc, #228]	@ 80152dc <__kernel_rem_pio2+0x304>
 80151fa:	2000      	movs	r0, #0
 80151fc:	1aa1      	subs	r1, r4, r2
 80151fe:	e0b0      	b.n	8015362 <__kernel_rem_pio2+0x38a>
 8015200:	2602      	movs	r6, #2
 8015202:	e78f      	b.n	8015124 <__kernel_rem_pio2+0x14c>
 8015204:	f853 2b04 	ldr.w	r2, [r3], #4
 8015208:	b948      	cbnz	r0, 801521e <__kernel_rem_pio2+0x246>
 801520a:	b122      	cbz	r2, 8015216 <__kernel_rem_pio2+0x23e>
 801520c:	f1c2 7280 	rsb	r2, r2, #16777216	@ 0x1000000
 8015210:	f843 2c04 	str.w	r2, [r3, #-4]
 8015214:	2201      	movs	r2, #1
 8015216:	f10c 0c01 	add.w	ip, ip, #1
 801521a:	4610      	mov	r0, r2
 801521c:	e789      	b.n	8015132 <__kernel_rem_pio2+0x15a>
 801521e:	ebae 0202 	sub.w	r2, lr, r2
 8015222:	e7f5      	b.n	8015210 <__kernel_rem_pio2+0x238>
 8015224:	1e62      	subs	r2, r4, #1
 8015226:	ab06      	add	r3, sp, #24
 8015228:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801522c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8015230:	a906      	add	r1, sp, #24
 8015232:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8015236:	e784      	b.n	8015142 <__kernel_rem_pio2+0x16a>
 8015238:	1e62      	subs	r2, r4, #1
 801523a:	ab06      	add	r3, sp, #24
 801523c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015240:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8015244:	e7f4      	b.n	8015230 <__kernel_rem_pio2+0x258>
 8015246:	ab06      	add	r3, sp, #24
 8015248:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801524c:	3a01      	subs	r2, #1
 801524e:	4318      	orrs	r0, r3
 8015250:	e7ad      	b.n	80151ae <__kernel_rem_pio2+0x1d6>
 8015252:	3301      	adds	r3, #1
 8015254:	f852 0d04 	ldr.w	r0, [r2, #-4]!
 8015258:	2800      	cmp	r0, #0
 801525a:	d0fa      	beq.n	8015252 <__kernel_rem_pio2+0x27a>
 801525c:	9a04      	ldr	r2, [sp, #16]
 801525e:	f502 7212 	add.w	r2, r2, #584	@ 0x248
 8015262:	446a      	add	r2, sp
 8015264:	eb04 000b 	add.w	r0, r4, fp
 8015268:	a91a      	add	r1, sp, #104	@ 0x68
 801526a:	1c66      	adds	r6, r4, #1
 801526c:	3a98      	subs	r2, #152	@ 0x98
 801526e:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 8015272:	4423      	add	r3, r4
 8015274:	42b3      	cmp	r3, r6
 8015276:	da04      	bge.n	8015282 <__kernel_rem_pio2+0x2aa>
 8015278:	461c      	mov	r4, r3
 801527a:	e713      	b.n	80150a4 <__kernel_rem_pio2+0xcc>
 801527c:	9a03      	ldr	r2, [sp, #12]
 801527e:	2301      	movs	r3, #1
 8015280:	e7e8      	b.n	8015254 <__kernel_rem_pio2+0x27c>
 8015282:	9902      	ldr	r1, [sp, #8]
 8015284:	f8dd c004 	ldr.w	ip, [sp, #4]
 8015288:	f851 1026 	ldr.w	r1, [r1, r6, lsl #2]
 801528c:	9104      	str	r1, [sp, #16]
 801528e:	ee07 1a90 	vmov	s15, r1
 8015292:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8015296:	2400      	movs	r4, #0
 8015298:	eca0 7b02 	vstmia	r0!, {d7}
 801529c:	ed9f 7b08 	vldr	d7, [pc, #32]	@ 80152c0 <__kernel_rem_pio2+0x2e8>
 80152a0:	4686      	mov	lr, r0
 80152a2:	4554      	cmp	r4, sl
 80152a4:	dd03      	ble.n	80152ae <__kernel_rem_pio2+0x2d6>
 80152a6:	eca2 7b02 	vstmia	r2!, {d7}
 80152aa:	3601      	adds	r6, #1
 80152ac:	e7e2      	b.n	8015274 <__kernel_rem_pio2+0x29c>
 80152ae:	ecbc 5b02 	vldmia	ip!, {d5}
 80152b2:	ed3e 6b02 	vldmdb	lr!, {d6}
 80152b6:	3401      	adds	r4, #1
 80152b8:	eea5 7b06 	vfma.f64	d7, d5, d6
 80152bc:	e7f1      	b.n	80152a2 <__kernel_rem_pio2+0x2ca>
 80152be:	bf00      	nop
	...
 80152cc:	3e700000 	.word	0x3e700000
 80152d0:	00000000 	.word	0x00000000
 80152d4:	41700000 	.word	0x41700000
 80152d8:	08018160 	.word	0x08018160
 80152dc:	08018120 	.word	0x08018120
 80152e0:	4268      	negs	r0, r5
 80152e2:	eeb0 0b48 	vmov.f64	d0, d8
 80152e6:	f000 f9c7 	bl	8015678 <scalbn>
 80152ea:	ed9f 6b73 	vldr	d6, [pc, #460]	@ 80154b8 <__kernel_rem_pio2+0x4e0>
 80152ee:	eeb4 0bc6 	vcmpe.f64	d0, d6
 80152f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80152f6:	db17      	blt.n	8015328 <__kernel_rem_pio2+0x350>
 80152f8:	ed9f 7b71 	vldr	d7, [pc, #452]	@ 80154c0 <__kernel_rem_pio2+0x4e8>
 80152fc:	ee20 7b07 	vmul.f64	d7, d0, d7
 8015300:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 8015304:	aa06      	add	r2, sp, #24
 8015306:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 801530a:	eea5 0b46 	vfms.f64	d0, d5, d6
 801530e:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8015312:	3518      	adds	r5, #24
 8015314:	ee10 3a10 	vmov	r3, s0
 8015318:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 801531c:	ee17 3a10 	vmov	r3, s14
 8015320:	3401      	adds	r4, #1
 8015322:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8015326:	e74d      	b.n	80151c4 <__kernel_rem_pio2+0x1ec>
 8015328:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 801532c:	aa06      	add	r2, sp, #24
 801532e:	ee10 3a10 	vmov	r3, s0
 8015332:	e7f6      	b.n	8015322 <__kernel_rem_pio2+0x34a>
 8015334:	a806      	add	r0, sp, #24
 8015336:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 801533a:	9001      	str	r0, [sp, #4]
 801533c:	ee07 0a90 	vmov	s15, r0
 8015340:	3a01      	subs	r2, #1
 8015342:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8015346:	ee27 7b00 	vmul.f64	d7, d7, d0
 801534a:	ee20 0b06 	vmul.f64	d0, d0, d6
 801534e:	ed21 7b02 	vstmdb	r1!, {d7}
 8015352:	e744      	b.n	80151de <__kernel_rem_pio2+0x206>
 8015354:	ecbc 5b02 	vldmia	ip!, {d5}
 8015358:	ecb5 6b02 	vldmia	r5!, {d6}
 801535c:	3001      	adds	r0, #1
 801535e:	eea5 7b06 	vfma.f64	d7, d5, d6
 8015362:	4548      	cmp	r0, r9
 8015364:	dc01      	bgt.n	801536a <__kernel_rem_pio2+0x392>
 8015366:	4281      	cmp	r1, r0
 8015368:	daf4      	bge.n	8015354 <__kernel_rem_pio2+0x37c>
 801536a:	a842      	add	r0, sp, #264	@ 0x108
 801536c:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 8015370:	ed81 7b00 	vstr	d7, [r1]
 8015374:	3a01      	subs	r2, #1
 8015376:	e736      	b.n	80151e6 <__kernel_rem_pio2+0x20e>
 8015378:	9aa2      	ldr	r2, [sp, #648]	@ 0x288
 801537a:	2a02      	cmp	r2, #2
 801537c:	dc0a      	bgt.n	8015394 <__kernel_rem_pio2+0x3bc>
 801537e:	2a00      	cmp	r2, #0
 8015380:	dc2d      	bgt.n	80153de <__kernel_rem_pio2+0x406>
 8015382:	d046      	beq.n	8015412 <__kernel_rem_pio2+0x43a>
 8015384:	f008 0007 	and.w	r0, r8, #7
 8015388:	f50d 7d13 	add.w	sp, sp, #588	@ 0x24c
 801538c:	ecbd 8b06 	vpop	{d8-d10}
 8015390:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015394:	9aa2      	ldr	r2, [sp, #648]	@ 0x288
 8015396:	2a03      	cmp	r2, #3
 8015398:	d1f4      	bne.n	8015384 <__kernel_rem_pio2+0x3ac>
 801539a:	a942      	add	r1, sp, #264	@ 0x108
 801539c:	f1a3 0208 	sub.w	r2, r3, #8
 80153a0:	440a      	add	r2, r1
 80153a2:	4611      	mov	r1, r2
 80153a4:	4620      	mov	r0, r4
 80153a6:	2800      	cmp	r0, #0
 80153a8:	f1a1 0108 	sub.w	r1, r1, #8
 80153ac:	dc52      	bgt.n	8015454 <__kernel_rem_pio2+0x47c>
 80153ae:	4621      	mov	r1, r4
 80153b0:	2901      	cmp	r1, #1
 80153b2:	f1a2 0208 	sub.w	r2, r2, #8
 80153b6:	dc5d      	bgt.n	8015474 <__kernel_rem_pio2+0x49c>
 80153b8:	ed9f 7b43 	vldr	d7, [pc, #268]	@ 80154c8 <__kernel_rem_pio2+0x4f0>
 80153bc:	aa42      	add	r2, sp, #264	@ 0x108
 80153be:	4413      	add	r3, r2
 80153c0:	2c01      	cmp	r4, #1
 80153c2:	dc67      	bgt.n	8015494 <__kernel_rem_pio2+0x4bc>
 80153c4:	ed9d 5b42 	vldr	d5, [sp, #264]	@ 0x108
 80153c8:	ed9d 6b44 	vldr	d6, [sp, #272]	@ 0x110
 80153cc:	2e00      	cmp	r6, #0
 80153ce:	d167      	bne.n	80154a0 <__kernel_rem_pio2+0x4c8>
 80153d0:	ed87 5b00 	vstr	d5, [r7]
 80153d4:	ed87 6b02 	vstr	d6, [r7, #8]
 80153d8:	ed87 7b04 	vstr	d7, [r7, #16]
 80153dc:	e7d2      	b.n	8015384 <__kernel_rem_pio2+0x3ac>
 80153de:	ed9f 6b3a 	vldr	d6, [pc, #232]	@ 80154c8 <__kernel_rem_pio2+0x4f0>
 80153e2:	aa42      	add	r2, sp, #264	@ 0x108
 80153e4:	4413      	add	r3, r2
 80153e6:	4622      	mov	r2, r4
 80153e8:	2a00      	cmp	r2, #0
 80153ea:	da24      	bge.n	8015436 <__kernel_rem_pio2+0x45e>
 80153ec:	b34e      	cbz	r6, 8015442 <__kernel_rem_pio2+0x46a>
 80153ee:	eeb1 7b46 	vneg.f64	d7, d6
 80153f2:	ed87 7b00 	vstr	d7, [r7]
 80153f6:	ed9d 7b42 	vldr	d7, [sp, #264]	@ 0x108
 80153fa:	aa44      	add	r2, sp, #272	@ 0x110
 80153fc:	2301      	movs	r3, #1
 80153fe:	ee37 7b46 	vsub.f64	d7, d7, d6
 8015402:	429c      	cmp	r4, r3
 8015404:	da20      	bge.n	8015448 <__kernel_rem_pio2+0x470>
 8015406:	b10e      	cbz	r6, 801540c <__kernel_rem_pio2+0x434>
 8015408:	eeb1 7b47 	vneg.f64	d7, d7
 801540c:	ed87 7b02 	vstr	d7, [r7, #8]
 8015410:	e7b8      	b.n	8015384 <__kernel_rem_pio2+0x3ac>
 8015412:	ed9f 7b2d 	vldr	d7, [pc, #180]	@ 80154c8 <__kernel_rem_pio2+0x4f0>
 8015416:	aa42      	add	r2, sp, #264	@ 0x108
 8015418:	4413      	add	r3, r2
 801541a:	2c00      	cmp	r4, #0
 801541c:	da05      	bge.n	801542a <__kernel_rem_pio2+0x452>
 801541e:	b10e      	cbz	r6, 8015424 <__kernel_rem_pio2+0x44c>
 8015420:	eeb1 7b47 	vneg.f64	d7, d7
 8015424:	ed87 7b00 	vstr	d7, [r7]
 8015428:	e7ac      	b.n	8015384 <__kernel_rem_pio2+0x3ac>
 801542a:	ed33 6b02 	vldmdb	r3!, {d6}
 801542e:	3c01      	subs	r4, #1
 8015430:	ee37 7b06 	vadd.f64	d7, d7, d6
 8015434:	e7f1      	b.n	801541a <__kernel_rem_pio2+0x442>
 8015436:	ed33 7b02 	vldmdb	r3!, {d7}
 801543a:	3a01      	subs	r2, #1
 801543c:	ee36 6b07 	vadd.f64	d6, d6, d7
 8015440:	e7d2      	b.n	80153e8 <__kernel_rem_pio2+0x410>
 8015442:	eeb0 7b46 	vmov.f64	d7, d6
 8015446:	e7d4      	b.n	80153f2 <__kernel_rem_pio2+0x41a>
 8015448:	ecb2 6b02 	vldmia	r2!, {d6}
 801544c:	3301      	adds	r3, #1
 801544e:	ee37 7b06 	vadd.f64	d7, d7, d6
 8015452:	e7d6      	b.n	8015402 <__kernel_rem_pio2+0x42a>
 8015454:	ed91 7b00 	vldr	d7, [r1]
 8015458:	ed91 5b02 	vldr	d5, [r1, #8]
 801545c:	3801      	subs	r0, #1
 801545e:	ee37 6b05 	vadd.f64	d6, d7, d5
 8015462:	ee37 7b46 	vsub.f64	d7, d7, d6
 8015466:	ed81 6b00 	vstr	d6, [r1]
 801546a:	ee37 7b05 	vadd.f64	d7, d7, d5
 801546e:	ed81 7b02 	vstr	d7, [r1, #8]
 8015472:	e798      	b.n	80153a6 <__kernel_rem_pio2+0x3ce>
 8015474:	ed92 7b00 	vldr	d7, [r2]
 8015478:	ed92 5b02 	vldr	d5, [r2, #8]
 801547c:	3901      	subs	r1, #1
 801547e:	ee37 6b05 	vadd.f64	d6, d7, d5
 8015482:	ee37 7b46 	vsub.f64	d7, d7, d6
 8015486:	ed82 6b00 	vstr	d6, [r2]
 801548a:	ee37 7b05 	vadd.f64	d7, d7, d5
 801548e:	ed82 7b02 	vstr	d7, [r2, #8]
 8015492:	e78d      	b.n	80153b0 <__kernel_rem_pio2+0x3d8>
 8015494:	ed33 6b02 	vldmdb	r3!, {d6}
 8015498:	3c01      	subs	r4, #1
 801549a:	ee37 7b06 	vadd.f64	d7, d7, d6
 801549e:	e78f      	b.n	80153c0 <__kernel_rem_pio2+0x3e8>
 80154a0:	eeb1 5b45 	vneg.f64	d5, d5
 80154a4:	eeb1 6b46 	vneg.f64	d6, d6
 80154a8:	ed87 5b00 	vstr	d5, [r7]
 80154ac:	eeb1 7b47 	vneg.f64	d7, d7
 80154b0:	ed87 6b02 	vstr	d6, [r7, #8]
 80154b4:	e790      	b.n	80153d8 <__kernel_rem_pio2+0x400>
 80154b6:	bf00      	nop
 80154b8:	00000000 	.word	0x00000000
 80154bc:	41700000 	.word	0x41700000
 80154c0:	00000000 	.word	0x00000000
 80154c4:	3e700000 	.word	0x3e700000
	...

080154d0 <__kernel_cos>:
 80154d0:	eeb0 5b40 	vmov.f64	d5, d0
 80154d4:	ee15 1a90 	vmov	r1, s11
 80154d8:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 80154dc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80154e0:	f1b1 5f79 	cmp.w	r1, #1044381696	@ 0x3e400000
 80154e4:	d204      	bcs.n	80154f0 <__kernel_cos+0x20>
 80154e6:	eefd 7bc5 	vcvt.s32.f64	s15, d5
 80154ea:	ee17 3a90 	vmov	r3, s15
 80154ee:	b343      	cbz	r3, 8015542 <__kernel_cos+0x72>
 80154f0:	ee25 6b05 	vmul.f64	d6, d5, d5
 80154f4:	ee21 1b45 	vnmul.f64	d1, d1, d5
 80154f8:	ed9f 7b1b 	vldr	d7, [pc, #108]	@ 8015568 <__kernel_cos+0x98>
 80154fc:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 8015570 <__kernel_cos+0xa0>
 8015500:	eea6 4b07 	vfma.f64	d4, d6, d7
 8015504:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 8015578 <__kernel_cos+0xa8>
 8015508:	eea4 7b06 	vfma.f64	d7, d4, d6
 801550c:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 8015580 <__kernel_cos+0xb0>
 8015510:	eea7 4b06 	vfma.f64	d4, d7, d6
 8015514:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 8015588 <__kernel_cos+0xb8>
 8015518:	4b1f      	ldr	r3, [pc, #124]	@ (8015598 <__kernel_cos+0xc8>)
 801551a:	eea4 7b06 	vfma.f64	d7, d4, d6
 801551e:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 8015590 <__kernel_cos+0xc0>
 8015522:	4299      	cmp	r1, r3
 8015524:	eea7 4b06 	vfma.f64	d4, d7, d6
 8015528:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 801552c:	ee24 4b06 	vmul.f64	d4, d4, d6
 8015530:	ee26 7b07 	vmul.f64	d7, d6, d7
 8015534:	eea6 1b04 	vfma.f64	d1, d6, d4
 8015538:	d804      	bhi.n	8015544 <__kernel_cos+0x74>
 801553a:	ee37 7b41 	vsub.f64	d7, d7, d1
 801553e:	ee30 0b47 	vsub.f64	d0, d0, d7
 8015542:	4770      	bx	lr
 8015544:	4b15      	ldr	r3, [pc, #84]	@ (801559c <__kernel_cos+0xcc>)
 8015546:	4299      	cmp	r1, r3
 8015548:	d809      	bhi.n	801555e <__kernel_cos+0x8e>
 801554a:	2200      	movs	r2, #0
 801554c:	f5a1 1300 	sub.w	r3, r1, #2097152	@ 0x200000
 8015550:	ec43 2b16 	vmov	d6, r2, r3
 8015554:	ee30 0b46 	vsub.f64	d0, d0, d6
 8015558:	ee37 7b46 	vsub.f64	d7, d7, d6
 801555c:	e7ed      	b.n	801553a <__kernel_cos+0x6a>
 801555e:	eeb5 6b02 	vmov.f64	d6, #82	@ 0x3e900000  0.2812500
 8015562:	e7f7      	b.n	8015554 <__kernel_cos+0x84>
 8015564:	f3af 8000 	nop.w
 8015568:	be8838d4 	.word	0xbe8838d4
 801556c:	bda8fae9 	.word	0xbda8fae9
 8015570:	bdb4b1c4 	.word	0xbdb4b1c4
 8015574:	3e21ee9e 	.word	0x3e21ee9e
 8015578:	809c52ad 	.word	0x809c52ad
 801557c:	be927e4f 	.word	0xbe927e4f
 8015580:	19cb1590 	.word	0x19cb1590
 8015584:	3efa01a0 	.word	0x3efa01a0
 8015588:	16c15177 	.word	0x16c15177
 801558c:	bf56c16c 	.word	0xbf56c16c
 8015590:	5555554c 	.word	0x5555554c
 8015594:	3fa55555 	.word	0x3fa55555
 8015598:	3fd33332 	.word	0x3fd33332
 801559c:	3fe90000 	.word	0x3fe90000

080155a0 <__kernel_sin>:
 80155a0:	ee10 3a90 	vmov	r3, s1
 80155a4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80155a8:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 80155ac:	d204      	bcs.n	80155b8 <__kernel_sin+0x18>
 80155ae:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 80155b2:	ee17 3a90 	vmov	r3, s15
 80155b6:	b35b      	cbz	r3, 8015610 <__kernel_sin+0x70>
 80155b8:	ee20 6b00 	vmul.f64	d6, d0, d0
 80155bc:	ee20 5b06 	vmul.f64	d5, d0, d6
 80155c0:	ed9f 7b15 	vldr	d7, [pc, #84]	@ 8015618 <__kernel_sin+0x78>
 80155c4:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 8015620 <__kernel_sin+0x80>
 80155c8:	eea6 4b07 	vfma.f64	d4, d6, d7
 80155cc:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 8015628 <__kernel_sin+0x88>
 80155d0:	eea4 7b06 	vfma.f64	d7, d4, d6
 80155d4:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 8015630 <__kernel_sin+0x90>
 80155d8:	eea7 4b06 	vfma.f64	d4, d7, d6
 80155dc:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 8015638 <__kernel_sin+0x98>
 80155e0:	eea4 7b06 	vfma.f64	d7, d4, d6
 80155e4:	b930      	cbnz	r0, 80155f4 <__kernel_sin+0x54>
 80155e6:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 8015640 <__kernel_sin+0xa0>
 80155ea:	eea6 4b07 	vfma.f64	d4, d6, d7
 80155ee:	eea4 0b05 	vfma.f64	d0, d4, d5
 80155f2:	4770      	bx	lr
 80155f4:	ee27 7b45 	vnmul.f64	d7, d7, d5
 80155f8:	eeb6 4b00 	vmov.f64	d4, #96	@ 0x3f000000  0.5
 80155fc:	eea1 7b04 	vfma.f64	d7, d1, d4
 8015600:	ee97 1b06 	vfnms.f64	d1, d7, d6
 8015604:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8015648 <__kernel_sin+0xa8>
 8015608:	eea5 1b07 	vfma.f64	d1, d5, d7
 801560c:	ee30 0b41 	vsub.f64	d0, d0, d1
 8015610:	4770      	bx	lr
 8015612:	bf00      	nop
 8015614:	f3af 8000 	nop.w
 8015618:	5acfd57c 	.word	0x5acfd57c
 801561c:	3de5d93a 	.word	0x3de5d93a
 8015620:	8a2b9ceb 	.word	0x8a2b9ceb
 8015624:	be5ae5e6 	.word	0xbe5ae5e6
 8015628:	57b1fe7d 	.word	0x57b1fe7d
 801562c:	3ec71de3 	.word	0x3ec71de3
 8015630:	19c161d5 	.word	0x19c161d5
 8015634:	bf2a01a0 	.word	0xbf2a01a0
 8015638:	1110f8a6 	.word	0x1110f8a6
 801563c:	3f811111 	.word	0x3f811111
 8015640:	55555549 	.word	0x55555549
 8015644:	bfc55555 	.word	0xbfc55555
 8015648:	55555549 	.word	0x55555549
 801564c:	3fc55555 	.word	0x3fc55555

08015650 <fabs>:
 8015650:	ec51 0b10 	vmov	r0, r1, d0
 8015654:	4602      	mov	r2, r0
 8015656:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801565a:	ec43 2b10 	vmov	d0, r2, r3
 801565e:	4770      	bx	lr

08015660 <finite>:
 8015660:	b082      	sub	sp, #8
 8015662:	ed8d 0b00 	vstr	d0, [sp]
 8015666:	9801      	ldr	r0, [sp, #4]
 8015668:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 801566c:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8015670:	0fc0      	lsrs	r0, r0, #31
 8015672:	b002      	add	sp, #8
 8015674:	4770      	bx	lr
	...

08015678 <scalbn>:
 8015678:	ee10 1a90 	vmov	r1, s1
 801567c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8015680:	b98b      	cbnz	r3, 80156a6 <scalbn+0x2e>
 8015682:	ee10 3a10 	vmov	r3, s0
 8015686:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 801568a:	4319      	orrs	r1, r3
 801568c:	d00a      	beq.n	80156a4 <scalbn+0x2c>
 801568e:	ed9f 7b2c 	vldr	d7, [pc, #176]	@ 8015740 <scalbn+0xc8>
 8015692:	4b37      	ldr	r3, [pc, #220]	@ (8015770 <scalbn+0xf8>)
 8015694:	ee20 0b07 	vmul.f64	d0, d0, d7
 8015698:	4298      	cmp	r0, r3
 801569a:	da0b      	bge.n	80156b4 <scalbn+0x3c>
 801569c:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 8015748 <scalbn+0xd0>
 80156a0:	ee20 0b07 	vmul.f64	d0, d0, d7
 80156a4:	4770      	bx	lr
 80156a6:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80156aa:	4293      	cmp	r3, r2
 80156ac:	d107      	bne.n	80156be <scalbn+0x46>
 80156ae:	ee30 0b00 	vadd.f64	d0, d0, d0
 80156b2:	4770      	bx	lr
 80156b4:	ee10 1a90 	vmov	r1, s1
 80156b8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80156bc:	3b36      	subs	r3, #54	@ 0x36
 80156be:	f24c 3250 	movw	r2, #50000	@ 0xc350
 80156c2:	4290      	cmp	r0, r2
 80156c4:	dd0d      	ble.n	80156e2 <scalbn+0x6a>
 80156c6:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 8015750 <scalbn+0xd8>
 80156ca:	ee10 3a90 	vmov	r3, s1
 80156ce:	eeb0 6b47 	vmov.f64	d6, d7
 80156d2:	ed9f 5b21 	vldr	d5, [pc, #132]	@ 8015758 <scalbn+0xe0>
 80156d6:	2b00      	cmp	r3, #0
 80156d8:	fe27 7b05 	vselge.f64	d7, d7, d5
 80156dc:	ee27 0b06 	vmul.f64	d0, d7, d6
 80156e0:	4770      	bx	lr
 80156e2:	4418      	add	r0, r3
 80156e4:	f240 73fe 	movw	r3, #2046	@ 0x7fe
 80156e8:	4298      	cmp	r0, r3
 80156ea:	dcec      	bgt.n	80156c6 <scalbn+0x4e>
 80156ec:	2800      	cmp	r0, #0
 80156ee:	dd0a      	ble.n	8015706 <scalbn+0x8e>
 80156f0:	f021 41ff 	bic.w	r1, r1, #2139095040	@ 0x7f800000
 80156f4:	ec53 2b10 	vmov	r2, r3, d0
 80156f8:	f421 01e0 	bic.w	r1, r1, #7340032	@ 0x700000
 80156fc:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 8015700:	ec43 2b10 	vmov	d0, r2, r3
 8015704:	4770      	bx	lr
 8015706:	f110 0f35 	cmn.w	r0, #53	@ 0x35
 801570a:	da09      	bge.n	8015720 <scalbn+0xa8>
 801570c:	ed9f 7b0e 	vldr	d7, [pc, #56]	@ 8015748 <scalbn+0xd0>
 8015710:	ee10 3a90 	vmov	r3, s1
 8015714:	eeb0 6b47 	vmov.f64	d6, d7
 8015718:	ed9f 5b11 	vldr	d5, [pc, #68]	@ 8015760 <scalbn+0xe8>
 801571c:	2b00      	cmp	r3, #0
 801571e:	e7db      	b.n	80156d8 <scalbn+0x60>
 8015720:	f021 41ff 	bic.w	r1, r1, #2139095040	@ 0x7f800000
 8015724:	ec53 2b10 	vmov	r2, r3, d0
 8015728:	3036      	adds	r0, #54	@ 0x36
 801572a:	f421 01e0 	bic.w	r1, r1, #7340032	@ 0x700000
 801572e:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 8015732:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 8015768 <scalbn+0xf0>
 8015736:	ec43 2b10 	vmov	d0, r2, r3
 801573a:	e7b1      	b.n	80156a0 <scalbn+0x28>
 801573c:	f3af 8000 	nop.w
 8015740:	00000000 	.word	0x00000000
 8015744:	43500000 	.word	0x43500000
 8015748:	c2f8f359 	.word	0xc2f8f359
 801574c:	01a56e1f 	.word	0x01a56e1f
 8015750:	8800759c 	.word	0x8800759c
 8015754:	7e37e43c 	.word	0x7e37e43c
 8015758:	8800759c 	.word	0x8800759c
 801575c:	fe37e43c 	.word	0xfe37e43c
 8015760:	c2f8f359 	.word	0xc2f8f359
 8015764:	81a56e1f 	.word	0x81a56e1f
 8015768:	00000000 	.word	0x00000000
 801576c:	3c900000 	.word	0x3c900000
 8015770:	ffff3cb0 	.word	0xffff3cb0
 8015774:	00000000 	.word	0x00000000

08015778 <__ieee754_hypot>:
 8015778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801577a:	ec51 0b10 	vmov	r0, r1, d0
 801577e:	ec53 2b11 	vmov	r2, r3, d1
 8015782:	f021 4500 	bic.w	r5, r1, #2147483648	@ 0x80000000
 8015786:	f023 4400 	bic.w	r4, r3, #2147483648	@ 0x80000000
 801578a:	42a5      	cmp	r5, r4
 801578c:	da05      	bge.n	801579a <__ieee754_hypot+0x22>
 801578e:	462e      	mov	r6, r5
 8015790:	4625      	mov	r5, r4
 8015792:	4634      	mov	r4, r6
 8015794:	4606      	mov	r6, r0
 8015796:	4610      	mov	r0, r2
 8015798:	4632      	mov	r2, r6
 801579a:	4623      	mov	r3, r4
 801579c:	ec43 2b14 	vmov	d4, r2, r3
 80157a0:	1b2b      	subs	r3, r5, r4
 80157a2:	4629      	mov	r1, r5
 80157a4:	f1b3 7f70 	cmp.w	r3, #62914560	@ 0x3c00000
 80157a8:	ec41 0b10 	vmov	d0, r0, r1
 80157ac:	dd02      	ble.n	80157b4 <__ieee754_hypot+0x3c>
 80157ae:	ee30 0b04 	vadd.f64	d0, d0, d4
 80157b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80157b4:	4b46      	ldr	r3, [pc, #280]	@ (80158d0 <__ieee754_hypot+0x158>)
 80157b6:	429d      	cmp	r5, r3
 80157b8:	dd58      	ble.n	801586c <__ieee754_hypot+0xf4>
 80157ba:	4b46      	ldr	r3, [pc, #280]	@ (80158d4 <__ieee754_hypot+0x15c>)
 80157bc:	429d      	cmp	r5, r3
 80157be:	dd0f      	ble.n	80157e0 <__ieee754_hypot+0x68>
 80157c0:	ee14 3a10 	vmov	r3, s8
 80157c4:	f084 44ff 	eor.w	r4, r4, #2139095040	@ 0x7f800000
 80157c8:	f3c5 0513 	ubfx	r5, r5, #0, #20
 80157cc:	f484 04e0 	eor.w	r4, r4, #7340032	@ 0x700000
 80157d0:	4305      	orrs	r5, r0
 80157d2:	bf18      	it	ne
 80157d4:	ee30 0b04 	vaddne.f64	d0, d0, d4
 80157d8:	431c      	orrs	r4, r3
 80157da:	fe04 0b00 	vseleq.f64	d0, d4, d0
 80157de:	e7e8      	b.n	80157b2 <__ieee754_hypot+0x3a>
 80157e0:	f1a5 5516 	sub.w	r5, r5, #629145600	@ 0x25800000
 80157e4:	4602      	mov	r2, r0
 80157e6:	462b      	mov	r3, r5
 80157e8:	ec43 2b10 	vmov	d0, r2, r3
 80157ec:	f1a4 5416 	sub.w	r4, r4, #629145600	@ 0x25800000
 80157f0:	ec53 2b14 	vmov	r2, r3, d4
 80157f4:	4623      	mov	r3, r4
 80157f6:	ec43 2b14 	vmov	d4, r2, r3
 80157fa:	f44f 7616 	mov.w	r6, #600	@ 0x258
 80157fe:	4b36      	ldr	r3, [pc, #216]	@ (80158d8 <__ieee754_hypot+0x160>)
 8015800:	429c      	cmp	r4, r3
 8015802:	dc0e      	bgt.n	8015822 <__ieee754_hypot+0xaa>
 8015804:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
 8015808:	da32      	bge.n	8015870 <__ieee754_hypot+0xf8>
 801580a:	ee14 3a10 	vmov	r3, s8
 801580e:	4323      	orrs	r3, r4
 8015810:	d0cf      	beq.n	80157b2 <__ieee754_hypot+0x3a>
 8015812:	ed9f 7b2d 	vldr	d7, [pc, #180]	@ 80158c8 <__ieee754_hypot+0x150>
 8015816:	f2a6 36fe 	subw	r6, r6, #1022	@ 0x3fe
 801581a:	ee24 4b07 	vmul.f64	d4, d4, d7
 801581e:	ee20 0b07 	vmul.f64	d0, d0, d7
 8015822:	ee30 5b44 	vsub.f64	d5, d0, d4
 8015826:	eeb4 4bc5 	vcmpe.f64	d4, d5
 801582a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801582e:	f04f 0200 	mov.w	r2, #0
 8015832:	d52e      	bpl.n	8015892 <__ieee754_hypot+0x11a>
 8015834:	462b      	mov	r3, r5
 8015836:	ec43 2b17 	vmov	d7, r2, r3
 801583a:	ee30 6b07 	vadd.f64	d6, d0, d7
 801583e:	ee30 0b47 	vsub.f64	d0, d0, d7
 8015842:	ee26 0b00 	vmul.f64	d0, d6, d0
 8015846:	eea4 0b04 	vfma.f64	d0, d4, d4
 801584a:	eea7 0b07 	vfma.f64	d0, d7, d7
 801584e:	f000 f845 	bl	80158dc <__ieee754_sqrt>
 8015852:	2e00      	cmp	r6, #0
 8015854:	d0ad      	beq.n	80157b2 <__ieee754_hypot+0x3a>
 8015856:	0533      	lsls	r3, r6, #20
 8015858:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 801585c:	2000      	movs	r0, #0
 801585e:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 8015862:	ec41 0b17 	vmov	d7, r0, r1
 8015866:	ee20 0b07 	vmul.f64	d0, d0, d7
 801586a:	e7a2      	b.n	80157b2 <__ieee754_hypot+0x3a>
 801586c:	2600      	movs	r6, #0
 801586e:	e7c6      	b.n	80157fe <__ieee754_hypot+0x86>
 8015870:	ec53 2b10 	vmov	r2, r3, d0
 8015874:	f105 5516 	add.w	r5, r5, #629145600	@ 0x25800000
 8015878:	462b      	mov	r3, r5
 801587a:	ec43 2b10 	vmov	d0, r2, r3
 801587e:	f104 5416 	add.w	r4, r4, #629145600	@ 0x25800000
 8015882:	ec53 2b14 	vmov	r2, r3, d4
 8015886:	4623      	mov	r3, r4
 8015888:	ec43 2b14 	vmov	d4, r2, r3
 801588c:	f5a6 7616 	sub.w	r6, r6, #600	@ 0x258
 8015890:	e7c7      	b.n	8015822 <__ieee754_hypot+0xaa>
 8015892:	4623      	mov	r3, r4
 8015894:	ec43 2b16 	vmov	d6, r2, r3
 8015898:	eeb0 1b00 	vmov.f64	d1, #0	@ 0x40000000  2.0
 801589c:	2200      	movs	r2, #0
 801589e:	f505 1380 	add.w	r3, r5, #1048576	@ 0x100000
 80158a2:	ec43 2b17 	vmov	d7, r2, r3
 80158a6:	ee34 3b46 	vsub.f64	d3, d4, d6
 80158aa:	eeb0 2b47 	vmov.f64	d2, d7
 80158ae:	ee90 2b01 	vfnms.f64	d2, d0, d1
 80158b2:	ee24 0b02 	vmul.f64	d0, d4, d2
 80158b6:	eea3 0b07 	vfma.f64	d0, d3, d7
 80158ba:	eea5 0b05 	vfma.f64	d0, d5, d5
 80158be:	eea6 0b07 	vfma.f64	d0, d6, d7
 80158c2:	e7c4      	b.n	801584e <__ieee754_hypot+0xd6>
 80158c4:	f3af 8000 	nop.w
 80158c8:	00000000 	.word	0x00000000
 80158cc:	7fd00000 	.word	0x7fd00000
 80158d0:	5f300000 	.word	0x5f300000
 80158d4:	7fefffff 	.word	0x7fefffff
 80158d8:	20afffff 	.word	0x20afffff

080158dc <__ieee754_sqrt>:
 80158dc:	eeb1 0bc0 	vsqrt.f64	d0, d0
 80158e0:	4770      	bx	lr
	...

080158e4 <_init>:
 80158e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80158e6:	bf00      	nop
 80158e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80158ea:	bc08      	pop	{r3}
 80158ec:	469e      	mov	lr, r3
 80158ee:	4770      	bx	lr

080158f0 <_fini>:
 80158f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80158f2:	bf00      	nop
 80158f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80158f6:	bc08      	pop	{r3}
 80158f8:	469e      	mov	lr, r3
 80158fa:	4770      	bx	lr
