{"Source Block": ["hdl/library/common/ad_upack.v@92:102@HdlStmAssign", "wire [SH_W-1:0] unit_valid;\nwire [O_W*UNIT_W-1:0] odata_s;\nwire                  ovalid_s;\n\nassign unit_valid = (in_use | inmask);\nassign in_use_nx = unit_valid >> O_W;\n\nalways @(posedge clk) begin\n  if (reset) begin\n    in_use <= 'h0;\n  end else if (ovalid_s) begin\n"], "Clone Blocks": [["hdl/library/common/ad_upack.v@91:101", "wire [SH_W-1:0] in_use_nx;\nwire [SH_W-1:0] unit_valid;\nwire [O_W*UNIT_W-1:0] odata_s;\nwire                  ovalid_s;\n\nassign unit_valid = (in_use | inmask);\nassign in_use_nx = unit_valid >> O_W;\n\nalways @(posedge clk) begin\n  if (reset) begin\n    in_use <= 'h0;\n"], ["hdl/library/common/ad_upack.v@94:110", "wire                  ovalid_s;\n\nassign unit_valid = (in_use | inmask);\nassign in_use_nx = unit_valid >> O_W;\n\nalways @(posedge clk) begin\n  if (reset) begin\n    in_use <= 'h0;\n  end else if (ovalid_s) begin\n    in_use <= in_use_nx;\n  end\nend\n\nalways @(*) begin\n  inmask = {I_W{ivalid}};\n  if (STEP>0) begin\n    for (i = STEP; i < O_W; i=i+STEP) begin\n"], ["hdl/library/common/ad_upack.v@89:99", "\nwire [SH_W-1:0] out_mask = {O_W{1'b1}};\nwire [SH_W-1:0] in_use_nx;\nwire [SH_W-1:0] unit_valid;\nwire [O_W*UNIT_W-1:0] odata_s;\nwire                  ovalid_s;\n\nassign unit_valid = (in_use | inmask);\nassign in_use_nx = unit_valid >> O_W;\n\nalways @(posedge clk) begin\n"]], "Diff Content": {"Delete": [[97, "assign in_use_nx = unit_valid >> O_W;\n"]], "Add": [[97, "  assign unit_valid = (in_use | inmask);\n"], [97, "  assign in_use_nx = unit_valid >> O_W;\n"]]}}