{
    "design":
    {
        "name": "submodule_rx",
        "interfaces":
        [
            {"name": "rst", "type": "Reset", "active": "1"},
            {"name": "clk", "type": "Clock"},
            {"name": "rx_width", "type": "HSD", "data": "64", "direction": "IN"},
            {"name": "tx_width", "type": "HSD", "data": "64", "direction": "OUT"},
            {"name": "rx_width1", "type": "HSD", "data": "1", "direction": "IN"},
            {"name": "tx_width1", "type": "HSD", "data": "1", "direction": "OUT"},
            {"name": "rx_fields", "type": "HSD", "data": "test_fields", "direction": "IN"},
            {"name": "tx_fields", "type": "HSD", "data": "test_fields", "direction": "OUT"},
            {"name": "rx_width_buf", "type": "HSD", "data": "64", "direction": "IN"},
            {"name": "tx_width_buf", "type": "HSD", "data": "64", "buf_size": "4", "direction": "OUT"},
            {"name": "rx_width1_buf", "type": "HSD", "data": "1", "direction": "IN"},
            {"name": "tx_width1_buf", "type": "HSD", "data": "1", "buf_size": "4", "direction": "OUT"},
            {"name": "rx_fields_buf", "type": "HSD", "data": "test_fields", "direction": "IN"},
            {"name": "tx_fields_buf", "type": "HSD", "data": "test_fields", "buf_size": "4", "direction": "OUT"},
            {"name": "rx_push", "type": "HSD", "data": "64", "direction": "IN", "push": "True"},
            {"name": "rx_terminate", "type": "HSD", "data": "64", "direction": "IN"},
            {"name": "tx_terminate", "type": "HSD", "data": "64", "terminate": "True", "direction": "OUT"},
            {"name": "ipg_rx_width", "type": "HSD", "data": "16", "direction": "OUT"}
        ]
    }
}
