<dec f='llvm/llvm/include/llvm/CodeGen/MachinePipeliner.h' l='587' type='void llvm::SMSchedule::orderDependence(llvm::SwingSchedulerDAG * SSD, llvm::SUnit * SU, std::deque&lt;SUnit *&gt; &amp; Insts)'/>
<def f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2561' ll='2687' type='void llvm::SMSchedule::orderDependence(llvm::SwingSchedulerDAG * SSD, llvm::SUnit * SU, std::deque&lt;SUnit *&gt; &amp; Insts)'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2676' u='c' c='_ZN4llvm10SMSchedule15orderDependenceEPNS_17SwingSchedulerDAGEPNS_5SUnitERSt5dequeIS4_SaIS4_EE'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2677' u='c' c='_ZN4llvm10SMSchedule15orderDependenceEPNS_17SwingSchedulerDAGEPNS_5SUnitERSt5dequeIS4_SaIS4_EE'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2678' u='c' c='_ZN4llvm10SMSchedule15orderDependenceEPNS_17SwingSchedulerDAGEPNS_5SUnitERSt5dequeIS4_SaIS4_EE'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2951' u='c' c='_ZN4llvm10SMSchedule16finalizeScheduleEPNS_17SwingSchedulerDAGE'/>
<doc f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2558'>/// Order the instructions within a cycle so that the definitions occur
/// before the uses. Returns true if the instruction is added to the start
/// of the list, or false if added to the end.</doc>
