# Part3 FPGA Design Flow

Xilinx FPGA è¨­è¨ˆæµç¨‹å¯ä»¥åˆ†ç‚ºä»¥ä¸‹ 6 å€‹æ­¥é©Ÿï¼š

1. **RTL Design**

    - ä½¿ç”¨ Verilog/VHDL æ’°å¯« module

2. **Behavior Simulation**

    - é€é Testbench æ¸¬è©¦åŠŸèƒ½é‚è¼¯æ˜¯å¦æ­£ç¢º

3. **Synthesis**

    - å°‡ RTL è½‰æ›ç‚ºé‚è¼¯å…ƒä»¶ï¼ˆå¦‚ `LUT`ã€`FF`ã€`MUX`ã€`CLB` ç­‰ï¼‰ï¼Œè¼¸å‡ºæˆ Netlist

4. **Implementation**

    - åŒ…å« **Placement** èˆ‡ **Routing** å…©å€‹éšæ®µï¼Œå°‡åˆæˆå¾Œçš„é‚è¼¯å…ƒä»¶å¯¦éš›é…ç½®åˆ° FPGA ä¸Šï¼Œå¦‚ `CLB`ã€
    `Routing Channel`ã€`IO Bank` ç­‰

5. **Generate Bitstream**

    - ç”¢ç”Ÿ bitstream (`.bit`) æª”ï¼Œä»¥ä¾›ç‡’éŒ„åˆ° FPGA ä¸­

6. **Program & Debug**

    - å°‡ bitstream ç‡’å…¥è‡³ FPGAï¼Œä¸¦ä½¿ç”¨ ILA (Integrated Logic Analyzer) ç­‰å·¥å…·é€²è¡Œé‚è¼¯åˆ†æèˆ‡å³æ™‚é©—è­‰

> ğŸ“Œ **Synthesis é›»è·¯åˆæˆ**
>
> Synthesis è² è²¬å°‡ RTL ç¨‹å¼è½‰æ›æˆå¯ç”± FPGA å¯¦éš›åŸ·è¡Œçš„é‚è¼¯å…ƒä»¶ï¼Œä¾‹å¦‚
> LUT (Look-Up Table)ã€Flip-Flopã€MUX ç­‰ã€‚
>
> Synthesis çš„è¼¸å‡ºæ˜¯ **Netlist**ï¼Œæè¿°äº†é‚è¼¯å…ƒä»¶ä¹‹é–“çš„é€£æ¥é—œä¿‚ï¼Œ
> ä¾›ä¸‹ä¸€æ­¥çš„ Implementation éšæ®µä½¿ç”¨ã€‚
>
> ğŸ“Œ **Implementation é›»è·¯å¯¦ä½œ**
>
> Vivado åœ¨ Implementation éšæ®µæœƒåšä»¥ä¸‹å…©å€‹å·¥ä½œï¼š
>
> - **Place Design**: å°‡é‚è¼¯å…ƒä»¶æ”¾ç½®åˆ° FPGA ä¸Šçš„å…·é«”ä½ç½®
> - **Route Design**: å®Œæˆæ‰€æœ‰è¨Šè™Ÿé–“çš„é€£ç·šï¼Œä¸¦è€ƒé‡æ™‚åºè¦æ±‚
>
> ğŸ“Œ **FPGA èˆ‡ ASIC Synthesis çš„å·®ç•°**
>
> é›–ç„¶ FPGA èˆ‡ ASIC çš†æ˜¯ä½¿ç”¨ RTLï¼ˆVerilog/VHDLï¼‰ç¨‹å¼ä¾†åˆæˆï¼Œä½†å› ç‚ºå…©è€…çš„ç›®æ¨™ç¡¬é«”æ¶æ§‹ä¸åŒï¼Œå°è‡´åˆæˆçµæœæœ‰æ‰€å·®ç•°ï¼š
>
> **FPGA Synthesis**ï¼š
>
> - ç›®æ¨™ç‚º FPGA å…ƒä»¶ï¼Œå¦‚ `LUT`ã€`FF`ã€`BRAM`ã€`DSP` ç­‰
> - åˆæˆçµæœæœƒæ˜ å°„åˆ° FPGA ä¸Šé¢çœŸå¯¦å­˜åœ¨çš„å¯¦é«”é‚è¼¯è³‡æº
>
> **ASIC Synthesis**ï¼š
>
> - ç›®æ¨™ç‚º **Standard Cell Library**ï¼Œå¦‚ `AND2_X1`ã€`DFF_X1` ç­‰
> - ç”¢å‡º gate-level netlist èˆ‡ SDF å»¶é²æª”ï¼Œä¾› Place & Route (P&R) èˆ‡
> Gate-level simulation ä½¿ç”¨

## Part 3.1 Add Design Source / Constraint Files

1. åƒè€ƒ [Part 1](../Part1-Vivado-Basic-Tutorial/README.md) å»ºç«‹ä¸€å€‹æ–° Project

2. å°‡ `/RTL` èˆ‡ `/xdc` ç›®éŒ„ä¸‹çš„æª”æ¡ˆåŠ åˆ° project ä¸­ï¼Œå¯åƒè€ƒ
   [Part 2](../Part2-RTL-Design-and-Simulation/README.md)

    - é»é¸ `Add or create design sources`ï¼ŒåŠ å…¥ `/RTL` å…§çš„ `top.v` `LED.v` `divider.v`
    - é»é¸ `Add or create constraints`ï¼ŒåŠ å…¥ `/xdc` å…§çš„ `blinky.xdc` `pynq-z2_v1.0.xdc`

3. æˆåŠŸçš„è©± Project Hierarchy æ‡‰è©²æœƒå¦‚ä¸‹æ‰€ç¤ºï¼š

    ![File_Hierarchy](./png/File_Hierarchy.png)

> ğŸ“Œ **Constraint çš„ç”¨é€”**
>
> åœ¨ Xilinx FPGA ä¸­ï¼Œ**Constraint** æª”æ¡ˆå‰¯æª”åç‚º `.xdc`ï¼Œä»–çš„ä¸»è¦åŠŸèƒ½æ˜¯å®šç¾©è¨­è¨ˆçš„æ™‚åºèˆ‡ I/O é™åˆ¶ï¼š
>
> - **Clock Constraints**ï¼š å®šç¾©æ™‚è„ˆçš„é »ç‡èˆ‡ä¾†æºï¼Œä¾‹å¦‚ `create_clock`
> - **I/O Pin Assignment**ï¼šå®šç¾©å¯¦é«”è…³ä½å°æ‡‰çš„ signalï¼Œä¾‹å¦‚å°‡ `clk` å°æ‡‰åˆ° `W5`
> - **I/O Standards**ï¼šè¨­å®šé›»å£“èˆ‡è¨Šè™Ÿæ¨™æº–ï¼Œå¦‚ `LVCMOS33`
>
> Constraint æ˜¯ **Implementation** éšæ®µä¸­ *æ™‚åºåˆ†æ*ã€*è³‡æºé…ç½®* çš„é‡è¦ä¾æ“šã€‚
>
> è‹¥æ²’æœ‰æ­£ç¢ºçš„ `.xdc`ï¼ŒVivado å¯èƒ½ç„¡æ³•æ­£ç¢ºä½ˆç·šï¼Œé€ æˆ **Timing Violation** ç­‰å•é¡Œã€‚
>
> ğŸ“Œ **Constraint Set**
>
> Vivado æ”¯æ´ä½¿ç”¨ Constraint Set ä¾†ç®¡ç†å¤šçµ„æ™‚åºèˆ‡ I/O é™åˆ¶è¨­å®š
>
> æœªä¾†åœ¨é¢å°å¤§å‹è¨­è¨ˆæ™‚ï¼Œå¯ä»¥æ ¹æ“šä¸åŒæ¨¡çµ„èˆ‡éœ€æ±‚å»ºç«‹å°æ‡‰çš„ Constraint Setï¼Œé€²è¡Œé©—è­‰èˆ‡åˆ‡æ›è¨­è¨ˆæ¢ä»¶ã€‚

## Part 3.2 Synthesis

1. åŸ·è¡Œ **RTL Synthesis**ï¼šé»é¸å·¦å´ `SYNTHESIS` â†’ `Run Synthesis`

    åœ¨å½ˆå‡ºçš„è¨­å®šè¦–çª—ä¸­ï¼ŒVivado æœƒè©¢å•ä½ å¸Œæœ›åˆ†é…å¤šå°‘åŸ·è¡Œç·’ä¾†åŸ·è¡Œåˆæˆã€‚

    å¯ä»¥ä¾ç…§è‡ªå·±é›»è…¦çš„ CPU æ ¸å¿ƒæ•¸é¸æ“‡ï¼Œåˆ†é…è¶Šå¤šåŸ·è¡Œç·’ï¼ŒSynthesis æ‰€éœ€æ™‚é–“é€šå¸¸æœƒè¶ŠçŸ­ã€‚

    ![Synthesize](./png/Synthesize.png)

2. æª¢è¦–åˆæˆå¾Œçš„çµæœï¼šSynthesis å®Œæˆå¾Œï¼Œå¯ä»¥é»æ“Šå·¦å´ `SYNTHESIS` â†’ `Open Synthesized Design`

    ![Synthesis_Report](./png/Synthesis_Report.png)

    - **Report Timing Summary**ï¼šé ä¼°æ™‚åºæ˜¯å¦ç¬¦åˆç›®æ¨™é »ç‡
    - **Report Utilization**ï¼šé ä¼°ä½¿ç”¨å¤šå°‘ CLBã€LUTã€FF ç­‰é‚è¼¯è³‡æº
    - **Report Power**ï¼šä¼°ç®—åŠŸè€—
    - **Report DRC (Design Rule Check)**ï¼šæª¢æŸ¥é‚è¼¯çµæ§‹æ˜¯å¦å­˜åœ¨å•é¡Œ

    > âš ï¸ å› ç‚ºå°šæœªç¶“é Placement èˆ‡ Routingï¼Œç¼ºå°‘å¯¦é«”è·¯å¾‘èˆ‡å¯¦éš›å»¶é²ï¼Œå› æ­¤ Timing é¡å ±å‘Šåªæ˜¯åŸºæ–¼ Netlist çš„é ä¼°

3. æª¢è¦– Synthesis å¾Œçš„é›»è·¯ï¼šé»é¸å·¦å´çš„ `SYNTHESIS` â†’ `Open Synthesized Design` â†’ `Schematic`

    ![é›»è·¯åœ–](./png/Schematic_synthesis.png)

    - **LUT6** (6-input Look-Up Table)

        - LUT æ˜¯çµ„æˆ FPGA è¨­è¨ˆé‚è¼¯çš„æ ¸å¿ƒä¹‹ä¸€ï¼ŒVivado æœƒè‡ªå‹•å°‡ RTL ä¸­çš„é‚è¼¯é‹ç®—æ˜ å°„ç‚º LUT
        - LUT6 æœ‰ 6 å€‹è¼¸å…¥ï¼Œå¯ä»¥å¯¦ç¾ä»»ä½• 6-input çš„å¸ƒæ—å‡½æ•¸

        ![LUT6](./png/LUT6.png)

    - **FDCE** (Flip-Flop with D input, Clock, Clear, Enable)

        - å¸¶æœ‰ Clear èˆ‡ Enable è¨Šè™Ÿçš„ D å‹æ­£ç·£ Flip Flop

        ![FDCE](./png/FDCE.png)

4. é»é¸å·¦ä¸Šæ–¹ `Project Manager` å¾Œè·³å‡ºçš„ `Project Summary` å¯ä»¥çœ‹åˆ° Utilizationï¼Œ
   å…¶ä»–è³‡è¨Šå‰‡è¦ç­‰åˆ° **Implementation** å¾Œæ‰èƒ½çœ‹åˆ°

    ![Project Summary](./png/Synthesis_Overview.png)

## Part 3.3 Implementation

1. åŸ·è¡Œ **Implementation**ï¼šé»é¸å·¦å´ `IMPLEMENTATION` â†’ `Run Implementation`

    ![Implementation](./png/Implementation.png)

2. æª¢è¦–é›»è·¯å¯¦éš›æ“ºæ”¾ä½ç½®ï¼šImplementation å®Œæˆå¾Œï¼Œé»é¸å·¦å´çš„ `IMPLEMENTATION` â†’ `Open Implemented Design`

    ![Implemented_Design](./png/Implementation_Device.png)

3. åœ¨ **Project Summary** ä¸­å¯ä»¥çœ‹åˆ° Implementation çš„çµæœï¼ŒåŒ…å« Timingã€Utilizationã€Power ç­‰è³‡è¨Š

    ![Implementation_Overview](./png/Implementation_Overview.png)

> ğŸ“Œ **Implementation** éšæ®µ Vivado æœƒçµ±æ•´å‡º:
>
> - **Power Estimation**ï¼šé ä¼°åŠŸè€—
> - **Timing Analysis**ï¼šåˆ†æ Setup/Hold Timing æ˜¯å¦æ»¿è¶³è¨­è¨ˆè¦æ±‚
> - **DRCï¼ˆDesign Rule Checkï¼‰**ï¼šæª¢æŸ¥ä½ˆç·šã€è³‡æºä½¿ç”¨æ˜¯å¦ç¬¦åˆè¦å‰‡
> - **Utilization Report**ï¼šå½™æ•´è³‡æºä½¿ç”¨æƒ…æ³ï¼ˆLUTã€FFã€BRAM ç­‰ï¼‰
> - **Schematic Viewer**ï¼šå¯æŸ¥çœ‹å¯¦é«”é…ç½®å¾Œçš„é›»è·¯åœ–

## Part 3.4 Generate Bitstream

1. ç”Ÿæˆ Bitstreamï¼šé»é¸å·¦å´ `PROGRAM AND DEBUG` â†’ `Generate Bitstream`

![Generate_Bitstream](./png/Generate_Bitstream.png)

å®Œæˆå¾Œæœƒæœ‰ä»¥ä¸‹ç•«é¢

![Bitstream_Generated](./png/Bitstream_Generated.png)

> ğŸ“Œ
> **Bitstream**
>
> Bitstream (`.bit`) æ˜¯ä¸€å€‹äºŒé€²ä½æª”æ¡ˆï¼Œä¾›ç‡’éŒ„åˆ° FPGA ä¸­
>
> å…¶ä¸­åŒ…å«äº† FPGA çš„é…ç½®è³‡æ–™ï¼š
>
> - é‚è¼¯å…ƒä»¶çš„å°æ‡‰èˆ‡é€£æ¥ (from Netlist)
> - Placement & Routing çµæœ
> - I/O é…ç½®èˆ‡ Constraint (from `.xdc`)
>
> ä¸‹åœ–ç‚º XC4000 ç³»åˆ—çš„ Fast Carry ç¡¬é«”æ¶æ§‹ã€‚
>
> ![XC4000_Fast_Carry](./png/XC4000_Fast_Carry.png)
>
> å¯ä»¥çœ‹åˆ°åœ–ä¸­ M ä»£è¡¨å¤šå·¥å™¨ï¼ˆMUXï¼‰ï¼ŒBitstream æœƒè¢«ç”¨ä¾†æ§åˆ¶é€™äº› MUX çš„é¸æ“‡è·¯å¾‘
>
> è—‰æ­¤è¨­å®šæ¯å€‹é‚è¼¯å…ƒä»¶èˆ‡é€£ç·šçš„å¯¦éš›è¡Œç‚ºèˆ‡é…ç½®

## Part 3.5 Program to FPGA

![PYNQ](./png/PYNQ.jpg)

1. å°‡ FPGA èˆ‡é›»è…¦é€£æ¥ (å°‡ Micro USB æ’ä¸Š Port 2)

2. å°‡ 8 è™Ÿå€çš„ Jumper æ’è‡³ `JTAG` çš„ä½ç½®

    > ğŸ“Œ **JTAG (Joint Test Action Group)**
    >
    > JTAG æ˜¯ä¸€ç¨®æ¨™æº–çš„ Debug èˆ‡ç‡’éŒ„ä»‹é¢ï¼Œä¸»æµ FPGAï¼ˆå¦‚ Xilinxã€Intelï¼‰éƒ½æ”¯æ´æ­¤æ¨™æº–ã€‚
    >
    > FPGA åœ¨ä½¿ç”¨ `JTAG` æ¨¡å¼ä¸‹é€²è¡Œé…ç½®æ™‚ï¼Œæœƒæ ¹æ“š IEEE 1149.1 æ¨™æº–é€²è¡Œä¸²åˆ—è³‡æ–™å‚³è¼¸ã€‚
    >
    > å¯å°‡æˆ‘å€‘çš„ Bitstream é€é `Boundary-Scan` çš„æ–¹å¼ç‡’å…¥é€²å»æ¿å­ä¸­

3. æ‰“é–‹é–‹é—œ (3è™Ÿå€)

    > âš ï¸ **é—œæ©Ÿæ™‚ä¸€å®šè¦å…ˆé—œé–‰é–‹é—œæ‰å¯ä»¥æ‹”é™¤é›»æºç·š**

4. é–‹å•Ÿ FPGA å¾Œï¼Œå›åˆ° Vivado ä¸¦é»é¸ `Open Hardware Manager` â†’ `Open Target` â†’ `Auto Connect`

    ![Open_Target](./png/Open_Target.png)

5. ç­‰å¾… Vivado åµæ¸¬åˆ° `xc7z020` (Pynq-z2 æ‰€ä½¿ç”¨çš„ FPGA æ™¶ç‰‡çµ„) å¾ŒæŒ‰ä¸‹ `Program device` ï¼Œå†é»é¸ `Program`

    ![Progran_Device](./png/Program_Device.png)

6. ç‡’éŒ„å®Œæˆå¾Œï¼Œå¯ä»¥åƒè€ƒ RTL Code è§€å¯Ÿ Switch å’Œ LEDs çš„é—œä¿‚

## Additional

[Extra2-Synthesis-and-Implementation-Strategies](../Extra2-Synthesis-and-Implementation-Strategies/)

[Extra3-Constraint](../Extra3-Constraint/)
