#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Dec 31 11:15:36 2021
# Process ID: 14396
# Current directory: C:/Users/Vincenzo Pascarella/Desktop/esercizio_9/esercizio_9.runs/synth_1
# Command line: vivado.exe -log Interfaccia_Seriale.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Interfaccia_Seriale.tcl
# Log file: C:/Users/Vincenzo Pascarella/Desktop/esercizio_9/esercizio_9.runs/synth_1/Interfaccia_Seriale.vds
# Journal file: C:/Users/Vincenzo Pascarella/Desktop/esercizio_9/esercizio_9.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Interfaccia_Seriale.tcl -notrace
Command: synth_design -top Interfaccia_Seriale -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16152
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 999.609 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Interfaccia_Seriale' [C:/Users/Vincenzo Pascarella/Desktop/esercizio_9/esercizio_9.srcs/sources_1/new/Interfaccia_Seriale.vhd:45]
INFO: [Synth 8-3491] module 'SystemA' declared at 'C:/Users/Vincenzo Pascarella/Desktop/esercizio_9/esercizio_9.srcs/sources_1/new/SystemA.vhd:34' bound to instance 'A' of component 'SystemA' [C:/Users/Vincenzo Pascarella/Desktop/esercizio_9/esercizio_9.srcs/sources_1/new/Interfaccia_Seriale.vhd:78]
INFO: [Synth 8-638] synthesizing module 'SystemA' [C:/Users/Vincenzo Pascarella/Desktop/esercizio_9/esercizio_9.srcs/sources_1/new/SystemA.vhd:45]
	Parameter BAUD_DIVIDE_G bound to: 14 - type: integer 
	Parameter BAUD_RATE_G bound to: 231 - type: integer 
INFO: [Synth 8-3491] module 'UARTcomponent' declared at 'C:/Users/Vincenzo Pascarella/Desktop/esercizio_9/esercizio_9.srcs/sources_1/imports/Downloads/RS232RefComp2.vhd:60' bound to instance 'uart' of component 'UARTcomponent' [C:/Users/Vincenzo Pascarella/Desktop/esercizio_9/esercizio_9.srcs/sources_1/new/SystemA.vhd:85]
INFO: [Synth 8-638] synthesizing module 'UARTcomponent' [C:/Users/Vincenzo Pascarella/Desktop/esercizio_9/esercizio_9.srcs/sources_1/imports/Downloads/RS232RefComp2.vhd:87]
	Parameter BAUD_DIVIDE_G bound to: 14 - type: integer 
	Parameter BAUD_RATE_G bound to: 231 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UARTcomponent' (1#1) [C:/Users/Vincenzo Pascarella/Desktop/esercizio_9/esercizio_9.srcs/sources_1/imports/Downloads/RS232RefComp2.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'SystemA' (2#1) [C:/Users/Vincenzo Pascarella/Desktop/esercizio_9/esercizio_9.srcs/sources_1/new/SystemA.vhd:45]
INFO: [Synth 8-3491] module 'SystemB' declared at 'C:/Users/Vincenzo Pascarella/Desktop/esercizio_9/esercizio_9.srcs/sources_1/new/SystemB.vhd:34' bound to instance 'B' of component 'SystemB' [C:/Users/Vincenzo Pascarella/Desktop/esercizio_9/esercizio_9.srcs/sources_1/new/Interfaccia_Seriale.vhd:87]
INFO: [Synth 8-638] synthesizing module 'SystemB' [C:/Users/Vincenzo Pascarella/Desktop/esercizio_9/esercizio_9.srcs/sources_1/new/SystemB.vhd:44]
	Parameter BAUD_DIVIDE_G bound to: 14 - type: integer 
	Parameter BAUD_RATE_G bound to: 231 - type: integer 
INFO: [Synth 8-3491] module 'UARTcomponent' declared at 'C:/Users/Vincenzo Pascarella/Desktop/esercizio_9/esercizio_9.srcs/sources_1/imports/Downloads/RS232RefComp2.vhd:60' bound to instance 'uart' of component 'UARTcomponent' [C:/Users/Vincenzo Pascarella/Desktop/esercizio_9/esercizio_9.srcs/sources_1/new/SystemB.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'SystemB' (3#1) [C:/Users/Vincenzo Pascarella/Desktop/esercizio_9/esercizio_9.srcs/sources_1/new/SystemB.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Interfaccia_Seriale' (4#1) [C:/Users/Vincenzo Pascarella/Desktop/esercizio_9/esercizio_9.srcs/sources_1/new/Interfaccia_Seriale.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 999.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 999.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 999.609 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 999.609 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Vincenzo Pascarella/Desktop/esercizio_9/esercizio_9.srcs/constrs_1/imports/Architettura_S_D/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/Vincenzo Pascarella/Desktop/esercizio_9/esercizio_9.srcs/constrs_1/imports/Architettura_S_D/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Vincenzo Pascarella/Desktop/esercizio_9/esercizio_9.srcs/constrs_1/imports/Architettura_S_D/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Interfaccia_Seriale_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Interfaccia_Seriale_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 999.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 999.609 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 999.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 999.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 999.609 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'strCur_reg' in module 'UARTcomponent'
INFO: [Synth 8-802] inferred FSM for state register 'sttCur_reg' in module 'UARTcomponent'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sttidle |                            00001 |                              000
             stttransfer |                            00010 |                              001
                sttdelay |                            00100 |                              011
                sttshift |                            01000 |                              010
            sttwaitwrite |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sttCur_reg' using encoding 'one-hot' in module 'UARTcomponent'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 stridle |                           000001 |                              000
           streightdelay |                           000010 |                              001
             strwaitfor0 |                           000100 |                              011
            strcheckstop |                           001000 |                              101
             strwaitfor1 |                           010000 |                              100
              strgetdata |                           100000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'strCur_reg' using encoding 'one-hot' in module 'UARTcomponent'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 999.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 6     
+---XORs : 
	   8 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   11 Bit        Muxes := 2     
	   6 Input    6 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 10    
	   5 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 8     
	   5 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 999.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 999.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 999.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 999.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 999.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 999.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 999.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 999.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 999.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 999.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name         | RTL Name             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Interfaccia_Seriale | B/uart/rdSReg_reg[7] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+--------------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     6|
|4     |LUT2   |     9|
|5     |LUT3   |    17|
|6     |LUT4   |    15|
|7     |LUT5   |     7|
|8     |LUT6   |     8|
|9     |SRL16E |     1|
|10    |FDRE   |    70|
|11    |FDSE   |     2|
|12    |IBUF   |    12|
|13    |OBUF   |     8|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 999.609 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 999.609 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 999.609 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1004.281 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1004.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 1004.281 ; gain = 4.672
INFO: [Common 17-1381] The checkpoint 'C:/Users/Vincenzo Pascarella/Desktop/esercizio_9/esercizio_9.runs/synth_1/Interfaccia_Seriale.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Interfaccia_Seriale_utilization_synth.rpt -pb Interfaccia_Seriale_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 31 11:16:19 2021...
