$date
	Thu Mar 28 17:02:18 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module and1bit_tb $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module a1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
0!
$end
#1
1"
#2
1!
1#
#3
