Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Jun  1 20:51:08 2018
| Host         : LAPTOP-PQR7H391 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SYS_WRAPPER_timing_summary_routed.rpt -rpx SYS_WRAPPER_timing_summary_routed.rpx -warn_on_violation
| Design       : SYS_WRAPPER
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 308 register/latch pins with no clock driven by root clock pin: div/div_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sg/my_clk/tmp_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1023 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There is 1 combinational loop in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.360        0.000                      0                   65        0.261        0.000                      0                   65        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.360        0.000                      0                   65        0.261        0.000                      0                   65        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.360ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 1.076ns (20.855%)  route 4.084ns (79.145%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.551     5.072    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X53Y25         FDRE                                         r  sg/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  sg/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.862     6.390    sg/my_clk/div_cnt[15]
    SLICE_X52Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.514 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.335     6.849    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I4_O)        0.124     6.973 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.304     7.277    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.401 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.766     8.168    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X52Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.292 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.690     8.982    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X52Y23         LUT2 (Prop_lut2_I0_O)        0.124     9.106 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.126    10.232    sg/my_clk/tmp_clk
    SLICE_X53Y29         FDRE                                         r  sg/my_clk/div_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.441    14.782    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X53Y29         FDRE                                         r  sg/my_clk/div_cnt_reg[29]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X53Y29         FDRE (Setup_fdre_C_R)       -0.429    14.592    sg/my_clk/div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -10.232    
  -------------------------------------------------------------------
                         slack                                  4.360    

Slack (MET) :             4.360ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 1.076ns (20.855%)  route 4.084ns (79.145%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.551     5.072    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X53Y25         FDRE                                         r  sg/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  sg/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.862     6.390    sg/my_clk/div_cnt[15]
    SLICE_X52Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.514 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.335     6.849    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I4_O)        0.124     6.973 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.304     7.277    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.401 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.766     8.168    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X52Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.292 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.690     8.982    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X52Y23         LUT2 (Prop_lut2_I0_O)        0.124     9.106 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.126    10.232    sg/my_clk/tmp_clk
    SLICE_X53Y29         FDRE                                         r  sg/my_clk/div_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.441    14.782    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X53Y29         FDRE                                         r  sg/my_clk/div_cnt_reg[30]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X53Y29         FDRE (Setup_fdre_C_R)       -0.429    14.592    sg/my_clk/div_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -10.232    
  -------------------------------------------------------------------
                         slack                                  4.360    

Slack (MET) :             4.360ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 1.076ns (20.855%)  route 4.084ns (79.145%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.551     5.072    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X53Y25         FDRE                                         r  sg/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  sg/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.862     6.390    sg/my_clk/div_cnt[15]
    SLICE_X52Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.514 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.335     6.849    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I4_O)        0.124     6.973 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.304     7.277    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.401 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.766     8.168    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X52Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.292 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.690     8.982    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X52Y23         LUT2 (Prop_lut2_I0_O)        0.124     9.106 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.126    10.232    sg/my_clk/tmp_clk
    SLICE_X53Y29         FDRE                                         r  sg/my_clk/div_cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.441    14.782    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X53Y29         FDRE                                         r  sg/my_clk/div_cnt_reg[31]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X53Y29         FDRE (Setup_fdre_C_R)       -0.429    14.592    sg/my_clk/div_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -10.232    
  -------------------------------------------------------------------
                         slack                                  4.360    

Slack (MET) :             4.498ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 1.076ns (21.429%)  route 3.945ns (78.571%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.551     5.072    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X53Y25         FDRE                                         r  sg/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  sg/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.862     6.390    sg/my_clk/div_cnt[15]
    SLICE_X52Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.514 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.335     6.849    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I4_O)        0.124     6.973 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.304     7.277    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.401 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.766     8.168    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X52Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.292 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.690     8.982    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X52Y23         LUT2 (Prop_lut2_I0_O)        0.124     9.106 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.987    10.093    sg/my_clk/tmp_clk
    SLICE_X53Y28         FDRE                                         r  sg/my_clk/div_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.440    14.781    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  sg/my_clk/div_cnt_reg[25]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X53Y28         FDRE (Setup_fdre_C_R)       -0.429    14.591    sg/my_clk/div_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -10.093    
  -------------------------------------------------------------------
                         slack                                  4.498    

Slack (MET) :             4.498ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 1.076ns (21.429%)  route 3.945ns (78.571%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.551     5.072    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X53Y25         FDRE                                         r  sg/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  sg/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.862     6.390    sg/my_clk/div_cnt[15]
    SLICE_X52Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.514 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.335     6.849    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I4_O)        0.124     6.973 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.304     7.277    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.401 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.766     8.168    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X52Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.292 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.690     8.982    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X52Y23         LUT2 (Prop_lut2_I0_O)        0.124     9.106 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.987    10.093    sg/my_clk/tmp_clk
    SLICE_X53Y28         FDRE                                         r  sg/my_clk/div_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.440    14.781    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  sg/my_clk/div_cnt_reg[26]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X53Y28         FDRE (Setup_fdre_C_R)       -0.429    14.591    sg/my_clk/div_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -10.093    
  -------------------------------------------------------------------
                         slack                                  4.498    

Slack (MET) :             4.498ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 1.076ns (21.429%)  route 3.945ns (78.571%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.551     5.072    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X53Y25         FDRE                                         r  sg/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  sg/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.862     6.390    sg/my_clk/div_cnt[15]
    SLICE_X52Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.514 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.335     6.849    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I4_O)        0.124     6.973 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.304     7.277    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.401 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.766     8.168    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X52Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.292 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.690     8.982    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X52Y23         LUT2 (Prop_lut2_I0_O)        0.124     9.106 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.987    10.093    sg/my_clk/tmp_clk
    SLICE_X53Y28         FDRE                                         r  sg/my_clk/div_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.440    14.781    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  sg/my_clk/div_cnt_reg[27]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X53Y28         FDRE (Setup_fdre_C_R)       -0.429    14.591    sg/my_clk/div_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -10.093    
  -------------------------------------------------------------------
                         slack                                  4.498    

Slack (MET) :             4.498ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 1.076ns (21.429%)  route 3.945ns (78.571%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.551     5.072    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X53Y25         FDRE                                         r  sg/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  sg/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.862     6.390    sg/my_clk/div_cnt[15]
    SLICE_X52Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.514 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.335     6.849    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I4_O)        0.124     6.973 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.304     7.277    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.401 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.766     8.168    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X52Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.292 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.690     8.982    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X52Y23         LUT2 (Prop_lut2_I0_O)        0.124     9.106 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.987    10.093    sg/my_clk/tmp_clk
    SLICE_X53Y28         FDRE                                         r  sg/my_clk/div_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.440    14.781    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  sg/my_clk/div_cnt_reg[28]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X53Y28         FDRE (Setup_fdre_C_R)       -0.429    14.591    sg/my_clk/div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -10.093    
  -------------------------------------------------------------------
                         slack                                  4.498    

Slack (MET) :             4.644ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 1.076ns (22.082%)  route 3.797ns (77.918%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.551     5.072    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X53Y25         FDRE                                         r  sg/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  sg/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.862     6.390    sg/my_clk/div_cnt[15]
    SLICE_X52Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.514 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.335     6.849    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I4_O)        0.124     6.973 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.304     7.277    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.401 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.766     8.168    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X52Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.292 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.690     8.982    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X52Y23         LUT2 (Prop_lut2_I0_O)        0.124     9.106 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.839     9.945    sg/my_clk/tmp_clk
    SLICE_X53Y27         FDRE                                         r  sg/my_clk/div_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.438    14.779    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X53Y27         FDRE                                         r  sg/my_clk/div_cnt_reg[21]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X53Y27         FDRE (Setup_fdre_C_R)       -0.429    14.589    sg/my_clk/div_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.945    
  -------------------------------------------------------------------
                         slack                                  4.644    

Slack (MET) :             4.644ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 1.076ns (22.082%)  route 3.797ns (77.918%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.551     5.072    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X53Y25         FDRE                                         r  sg/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  sg/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.862     6.390    sg/my_clk/div_cnt[15]
    SLICE_X52Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.514 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.335     6.849    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I4_O)        0.124     6.973 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.304     7.277    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.401 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.766     8.168    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X52Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.292 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.690     8.982    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X52Y23         LUT2 (Prop_lut2_I0_O)        0.124     9.106 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.839     9.945    sg/my_clk/tmp_clk
    SLICE_X53Y27         FDRE                                         r  sg/my_clk/div_cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.438    14.779    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X53Y27         FDRE                                         r  sg/my_clk/div_cnt_reg[22]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X53Y27         FDRE (Setup_fdre_C_R)       -0.429    14.589    sg/my_clk/div_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.945    
  -------------------------------------------------------------------
                         slack                                  4.644    

Slack (MET) :             4.644ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 1.076ns (22.082%)  route 3.797ns (77.918%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.551     5.072    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X53Y25         FDRE                                         r  sg/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  sg/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.862     6.390    sg/my_clk/div_cnt[15]
    SLICE_X52Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.514 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.335     6.849    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I4_O)        0.124     6.973 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.304     7.277    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.401 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.766     8.168    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X52Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.292 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.690     8.982    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X52Y23         LUT2 (Prop_lut2_I0_O)        0.124     9.106 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.839     9.945    sg/my_clk/tmp_clk
    SLICE_X53Y27         FDRE                                         r  sg/my_clk/div_cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.438    14.779    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X53Y27         FDRE                                         r  sg/my_clk/div_cnt_reg[23]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X53Y27         FDRE (Setup_fdre_C_R)       -0.429    14.589    sg/my_clk/div_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.945    
  -------------------------------------------------------------------
                         slack                                  4.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.553     1.436    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X53Y25         FDRE                                         r  sg/my_clk/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  sg/my_clk/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.117     1.694    sg/my_clk/div_cnt[16]
    SLICE_X53Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  sg/my_clk/div_cnt0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.802    sg/my_clk/div_cnt0_carry__2_n_4
    SLICE_X53Y25         FDRE                                         r  sg/my_clk/div_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.821     1.948    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X53Y25         FDRE                                         r  sg/my_clk/div_cnt_reg[16]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X53Y25         FDRE (Hold_fdre_C_D)         0.105     1.541    sg/my_clk/div_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     1.439    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X53Y27         FDRE                                         r  sg/my_clk/div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  sg/my_clk/div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.119     1.699    sg/my_clk/div_cnt[24]
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  sg/my_clk/div_cnt0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.807    sg/my_clk/div_cnt0_carry__4_n_4
    SLICE_X53Y27         FDRE                                         r  sg/my_clk/div_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     1.951    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X53Y27         FDRE                                         r  sg/my_clk/div_cnt_reg[24]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X53Y27         FDRE (Hold_fdre_C_D)         0.105     1.544    sg/my_clk/div_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.553     1.436    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X53Y24         FDRE                                         r  sg/my_clk/div_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  sg/my_clk/div_cnt_reg[12]/Q
                         net (fo=2, routed)           0.119     1.696    sg/my_clk/div_cnt[12]
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  sg/my_clk/div_cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.804    sg/my_clk/div_cnt0_carry__1_n_4
    SLICE_X53Y24         FDRE                                         r  sg/my_clk/div_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.821     1.948    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X53Y24         FDRE                                         r  sg/my_clk/div_cnt_reg[12]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X53Y24         FDRE (Hold_fdre_C_D)         0.105     1.541    sg/my_clk/div_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     1.439    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  sg/my_clk/div_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  sg/my_clk/div_cnt_reg[28]/Q
                         net (fo=2, routed)           0.119     1.699    sg/my_clk/div_cnt[28]
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  sg/my_clk/div_cnt0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.807    sg/my_clk/div_cnt0_carry__5_n_4
    SLICE_X53Y28         FDRE                                         r  sg/my_clk/div_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.825     1.952    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  sg/my_clk/div_cnt_reg[28]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X53Y28         FDRE (Hold_fdre_C_D)         0.105     1.544    sg/my_clk/div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.554     1.437    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X53Y26         FDRE                                         r  sg/my_clk/div_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  sg/my_clk/div_cnt_reg[20]/Q
                         net (fo=2, routed)           0.120     1.698    sg/my_clk/div_cnt[20]
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  sg/my_clk/div_cnt0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.806    sg/my_clk/div_cnt0_carry__3_n_4
    SLICE_X53Y26         FDRE                                         r  sg/my_clk/div_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.822     1.949    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X53Y26         FDRE                                         r  sg/my_clk/div_cnt_reg[20]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X53Y26         FDRE (Hold_fdre_C_D)         0.105     1.542    sg/my_clk/div_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     1.439    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  sg/my_clk/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  sg/my_clk/div_cnt_reg[4]/Q
                         net (fo=2, routed)           0.120     1.700    sg/my_clk/div_cnt[4]
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  sg/my_clk/div_cnt0_carry/O[3]
                         net (fo=1, routed)           0.000     1.808    sg/my_clk/div_cnt0_carry_n_4
    SLICE_X53Y22         FDRE                                         r  sg/my_clk/div_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     1.951    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  sg/my_clk/div_cnt_reg[4]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X53Y22         FDRE (Hold_fdre_C_D)         0.105     1.544    sg/my_clk/div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.554     1.437    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X53Y23         FDRE                                         r  sg/my_clk/div_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  sg/my_clk/div_cnt_reg[5]/Q
                         net (fo=2, routed)           0.114     1.692    sg/my_clk/div_cnt[5]
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.807 r  sg/my_clk/div_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.807    sg/my_clk/div_cnt0_carry__0_n_7
    SLICE_X53Y23         FDRE                                         r  sg/my_clk/div_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.822     1.949    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X53Y23         FDRE                                         r  sg/my_clk/div_cnt_reg[5]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X53Y23         FDRE (Hold_fdre_C_D)         0.105     1.542    sg/my_clk/div_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     1.439    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X53Y27         FDRE                                         r  sg/my_clk/div_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  sg/my_clk/div_cnt_reg[21]/Q
                         net (fo=2, routed)           0.114     1.694    sg/my_clk/div_cnt[21]
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.809 r  sg/my_clk/div_cnt0_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.809    sg/my_clk/div_cnt0_carry__4_n_7
    SLICE_X53Y27         FDRE                                         r  sg/my_clk/div_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     1.951    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X53Y27         FDRE                                         r  sg/my_clk/div_cnt_reg[21]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X53Y27         FDRE (Hold_fdre_C_D)         0.105     1.544    sg/my_clk/div_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     1.439    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X53Y27         FDRE                                         r  sg/my_clk/div_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  sg/my_clk/div_cnt_reg[23]/Q
                         net (fo=2, routed)           0.120     1.701    sg/my_clk/div_cnt[23]
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.812 r  sg/my_clk/div_cnt0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.812    sg/my_clk/div_cnt0_carry__4_n_5
    SLICE_X53Y27         FDRE                                         r  sg/my_clk/div_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     1.951    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X53Y27         FDRE                                         r  sg/my_clk/div_cnt_reg[23]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X53Y27         FDRE (Hold_fdre_C_D)         0.105     1.544    sg/my_clk/div_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     1.439    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  sg/my_clk/div_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  sg/my_clk/div_cnt_reg[27]/Q
                         net (fo=2, routed)           0.120     1.701    sg/my_clk/div_cnt[27]
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.812 r  sg/my_clk/div_cnt0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.812    sg/my_clk/div_cnt0_carry__5_n_5
    SLICE_X53Y28         FDRE                                         r  sg/my_clk/div_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.825     1.952    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  sg/my_clk/div_cnt_reg[27]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X53Y28         FDRE (Hold_fdre_C_D)         0.105     1.544    sg/my_clk/div_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   div/div_clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y23   sg/my_clk/div_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y24   sg/my_clk/div_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y24   sg/my_clk/div_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y24   sg/my_clk/div_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y25   sg/my_clk/div_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y25   sg/my_clk/div_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y25   sg/my_clk/div_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y25   sg/my_clk/div_cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   div/div_clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   div/div_clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y24   sg/my_clk/div_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y24   sg/my_clk/div_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y24   sg/my_clk/div_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y25   sg/my_clk/div_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y25   sg/my_clk/div_cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y25   sg/my_clk/div_cnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y25   sg/my_clk/div_cnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y24   sg/my_clk/div_cnt_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   sg/my_clk/div_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y27   sg/my_clk/div_cnt_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y27   sg/my_clk/div_cnt_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y27   sg/my_clk/div_cnt_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y27   sg/my_clk/div_cnt_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y28   sg/my_clk/div_cnt_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y28   sg/my_clk/div_cnt_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y28   sg/my_clk/div_cnt_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y28   sg/my_clk/div_cnt_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y29   sg/my_clk/div_cnt_reg[29]/C



