{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555379553697 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555379553702 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 15 21:52:33 2019 " "Processing started: Mon Apr 15 21:52:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555379553702 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1555379553702 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc Project -c Project " "Command: quartus_drc Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1555379553702 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1555379554981 ""}
{ "Info" "ISTA_SDC_FOUND" "Project.sdc " "Reading SDC File: 'Project.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1555379555202 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 44 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 44 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1555379555212 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1555379555212 ""}  } {  } 0 332110 "%1!s!" 0 0 "Design Assistant" 0 -1 1555379555212 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1555379555212 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555379555229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555379555229 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555379555229 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Design Assistant" 0 -1 1555379555229 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1555379555251 ""}
{ "Warning" "WDRC_MIXED_CLK_EDGE" "Rule C106: Clock signal source should not drive registers triggered by different clock edges 1 " "(Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " "Node  \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 6560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555824 ""}  } {  } 0 308022 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1555379555824 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 131 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 131 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 6580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555828 ""} { "Info" "IDRC_NODES_INFO" " regval1_ID~38 " "Node  \"regval1_ID~38\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 199 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 3245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555828 ""} { "Info" "IDRC_NODES_INFO" " Selector0~0 " "Node  \"Selector0~0\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 348 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 2859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555828 ""} { "Info" "IDRC_NODES_INFO" " Decoder2~12 " "Node  \"Decoder2~12\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 510 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 3747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555828 ""} { "Info" "IDRC_NODES_INFO" " always2~0 " "Node  \"always2~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 2870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555828 ""} { "Info" "IDRC_NODES_INFO" " Selector0~3 " "Node  \"Selector0~3\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 348 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 2862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555828 ""} { "Info" "IDRC_NODES_INFO" " regval2_ID~1 " "Node  \"regval2_ID~1\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 200 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 2875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555828 ""} { "Info" "IDRC_NODES_INFO" " is_rsr_ID_w " "Node  \"is_rsr_ID_w\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555828 ""} { "Info" "IDRC_NODES_INFO" " Selector0~1 " "Node  \"Selector0~1\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 348 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 2860 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555828 ""} { "Info" "IDRC_NODES_INFO" " PC_FE\[7\]~DUPLICATE " "Node  \"PC_FE\[7\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 8610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555828 ""} { "Info" "IDRC_NODES_INFO" " PC_FE\[9\]~DUPLICATE " "Node  \"PC_FE\[9\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 8621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555828 ""} { "Info" "IDRC_NODES_INFO" " ctrlsig_ID\[3\]~DUPLICATE " "Node  \"ctrlsig_ID\[3\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 204 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 8471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555828 ""} { "Info" "IDRC_NODES_INFO" " stall_pipe " "Node  \"stall_pipe\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555828 ""} { "Info" "IDRC_NODES_INFO" " inst_FE\[5\] " "Node  \"inst_FE\[5\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555828 ""} { "Info" "IDRC_NODES_INFO" " PC_FE\[3\]~DUPLICATE " "Node  \"PC_FE\[3\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 8614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555828 ""} { "Info" "IDRC_NODES_INFO" " Selector0~2 " "Node  \"Selector0~2\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 348 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 2861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555828 ""} { "Info" "IDRC_NODES_INFO" " PC_FE\[6\] " "Node  \"PC_FE\[6\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1056 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555828 ""} { "Info" "IDRC_NODES_INFO" " immval_ID\[13\] " "Node  \"immval_ID\[13\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 280 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555828 ""} { "Info" "IDRC_NODES_INFO" " PC_FE\[4\] " "Node  \"PC_FE\[4\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555828 ""} { "Info" "IDRC_NODES_INFO" " PC_FE\[5\] " "Node  \"PC_FE\[5\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555828 ""} { "Info" "IDRC_NODES_INFO" " PC_FE\[2\] " "Node  \"PC_FE\[2\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555828 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX_r\[8\]~40 " "Node  \"aluout_EX_r\[8\]~40\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 343 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555828 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX_r\[7\]~268 " "Node  \"aluout_EX_r\[7\]~268\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 343 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 4436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555828 ""} { "Info" "IDRC_NODES_INFO" " regval2_ID~99 " "Node  \"regval2_ID~99\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 200 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 3236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555828 ""} { "Info" "IDRC_NODES_INFO" " inst_FE\[3\]~DUPLICATE " "Node  \"inst_FE\[3\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 8472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555828 ""} { "Info" "IDRC_NODES_INFO" " inst_FE\[1\] " "Node  \"inst_FE\[1\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555828 ""} { "Info" "IDRC_NODES_INFO" " inst_FE\[0\]~DUPLICATE " "Node  \"inst_FE\[0\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 8475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555828 ""} { "Info" "IDRC_NODES_INFO" " inst_FE\[2\] " "Node  \"inst_FE\[2\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555828 ""} { "Info" "IDRC_NODES_INFO" " rt_mem_dep_w " "Node  \"rt_mem_dep_w\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 257 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555828 ""} { "Info" "IDRC_NODES_INFO" " inst_FE\[7\]~DUPLICATE " "Node  \"inst_FE\[7\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 8474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555828 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1555379555828 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1555379555828 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 6580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555830 ""} { "Info" "IDRC_NODES_INFO" " always2~0 " "Node  \"always2~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 2870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555830 ""} { "Info" "IDRC_NODES_INFO" " immval_ID\[13\] " "Node  \"immval_ID\[13\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 280 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555830 ""} { "Info" "IDRC_NODES_INFO" " inst_FE\[7\]~DUPLICATE " "Node  \"inst_FE\[7\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 8474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555830 ""} { "Info" "IDRC_NODES_INFO" " inst_FE\[6\]~DUPLICATE " "Node  \"inst_FE\[6\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 8473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555830 ""} { "Info" "IDRC_NODES_INFO" " inst_FE\[1\] " "Node  \"inst_FE\[1\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555830 ""} { "Info" "IDRC_NODES_INFO" " inst_FE\[2\] " "Node  \"inst_FE\[2\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555830 ""} { "Info" "IDRC_NODES_INFO" " inst_FE\[4\] " "Node  \"inst_FE\[4\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555830 ""} { "Info" "IDRC_NODES_INFO" " inst_FE\[0\]~DUPLICATE " "Node  \"inst_FE\[0\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 8475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555830 ""} { "Info" "IDRC_NODES_INFO" " immval_ID\[10\]~DUPLICATE " "Node  \"immval_ID\[10\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 280 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 8442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555830 ""} { "Info" "IDRC_NODES_INFO" " PC_FE\[4\] " "Node  \"PC_FE\[4\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555830 ""} { "Info" "IDRC_NODES_INFO" " PC_FE\[6\] " "Node  \"PC_FE\[6\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1056 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555830 ""} { "Info" "IDRC_NODES_INFO" " PC_FE\[2\] " "Node  \"PC_FE\[2\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555830 ""} { "Info" "IDRC_NODES_INFO" " regval2_ID~96 " "Node  \"regval2_ID~96\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 200 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 3224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555830 ""} { "Info" "IDRC_NODES_INFO" " PC_FE\[5\] " "Node  \"PC_FE\[5\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555830 ""} { "Info" "IDRC_NODES_INFO" " PC_FE\[3\]~DUPLICATE " "Node  \"PC_FE\[3\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 8614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555830 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX\[7\] " "Node  \"aluout_EX\[7\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 415 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555830 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX\[5\] " "Node  \"aluout_EX\[5\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 415 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555830 ""} { "Info" "IDRC_NODES_INFO" " regval2_ID~8 " "Node  \"regval2_ID~8\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 200 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 2899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555830 ""} { "Info" "IDRC_NODES_INFO" " regval2_ID~99 " "Node  \"regval2_ID~99\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 200 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 3236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555830 ""} { "Info" "IDRC_NODES_INFO" " regval2_ID~102 " "Node  \"regval2_ID~102\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 200 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 3256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555830 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX_r\[15\]~194 " "Node  \"aluout_EX_r\[15\]~194\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 343 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 2613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555830 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX\[4\] " "Node  \"aluout_EX\[4\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 415 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555830 ""} { "Info" "IDRC_NODES_INFO" " inst_FE\[5\] " "Node  \"inst_FE\[5\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555830 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX_r\[10\]~236 " "Node  \"aluout_EX_r\[10\]~236\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 343 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 4400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555830 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX_r\[13\]~104 " "Node  \"aluout_EX_r\[13\]~104\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 343 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 2215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555830 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX_r\[6\]~153 " "Node  \"aluout_EX_r\[6\]~153\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 343 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 2467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555830 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX_r\[14\]~204 " "Node  \"aluout_EX_r\[14\]~204\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 343 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 2636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555830 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX_r\[12\]~248 " "Node  \"aluout_EX_r\[12\]~248\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 343 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 4416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555830 ""} { "Info" "IDRC_NODES_INFO" " aluout_EX_r\[8\]~40 " "Node  \"aluout_EX_r\[8\]~40\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 343 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" { { 0 { 0 ""} 0 1980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1555379555830 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1555379555830 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1555379555830 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "181 1 " "Design Assistant information: finished post-fitting analysis of current design -- generated 181 information messages and 1 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1555379555832 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 3 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555379555939 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 15 21:52:35 2019 " "Processing ended: Mon Apr 15 21:52:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555379555939 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555379555939 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555379555939 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1555379555939 ""}
