Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Apr 01 18:35:48 2018
| Host         : DESKTOP-AUP50F2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file AUDIO_FX_TOP_control_sets_placed.rpt
| Design       : AUDIO_FX_TOP
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    25 |
| Unused register locations in slices containing registers |   120 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              83 |           34 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             149 |           41 |
| Yes          | No                    | No                     |              96 |           51 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+----------------------------+-------------------------------+------------------+----------------+
|      Clock Signal      |        Enable Signal       |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+------------------------+----------------------------+-------------------------------+------------------+----------------+
|  clock_unit2/clk       |                            |                               |                1 |              1 |
|  u2/J_DA2_Pin4_OBUF    |                            |                               |                1 |              2 |
|  u2/J_DA2_Pin4_OBUF    | u2/shiftCounter[3]_i_1_n_0 | u2/temp1[15]_i_1_n_0          |                2 |              4 |
|  u2/J_DA2_Pin4_OBUF    | u2/temp2                   | u2/temp1[15]_i_1_n_0          |                1 |              4 |
|  CLK_IBUF_BUFG         |                            |                               |                4 |              4 |
|  CLK_IBUF_BUFG         |                            | clock_unit1/count[11]_i_1_n_0 |                3 |             11 |
|  u2/J_DA2_Pin4_OBUF    | u2/temp2                   |                               |                4 |             12 |
| ~u1/J_MIC3_Pin4_OBUF   |                            |                               |                4 |             12 |
|  CLK_IBUF_BUFG         |                            | J_MIC3_Pin1_OBUF_BUFG         |                3 |             12 |
|  CLK_IBUF_BUFG         | note_a/new_clk0            |                               |                7 |             12 |
|  CLK_IBUF_BUFG         | note_b/new_clk0            |                               |                6 |             12 |
|  CLK_IBUF_BUFG         | note_c/new_clk0            |                               |                6 |             12 |
|  CLK_IBUF_BUFG         | note_d/new_clk0            |                               |                5 |             12 |
|  CLK_IBUF_BUFG         | note_e/new_clk0            |                               |                7 |             12 |
|  CLK_IBUF_BUFG         | note_f/new_clk0            |                               |                9 |             12 |
|  CLK_IBUF_BUFG         | note_g/new_clk0            |                               |                7 |             12 |
| ~SPECIAL_FEATURE_IBUF  |                            |                               |                5 |             12 |
|  CLK_IBUF_BUFG         |                            | note_a/count0_carry__0_n_2    |                5 |             18 |
|  CLK_IBUF_BUFG         |                            | note_b/count0_carry__0_n_2    |                5 |             18 |
|  CLK_IBUF_BUFG         |                            | note_c/clear                  |                5 |             18 |
|  CLK_IBUF_BUFG         |                            | note_d/count0_carry__0_n_2    |                5 |             18 |
|  CLK_IBUF_BUFG         |                            | note_e/count0_carry__0_n_2    |                5 |             18 |
|  CLK_IBUF_BUFG         |                            | note_f/count0_carry__0_n_2    |                5 |             18 |
|  CLK_IBUF_BUFG         |                            | note_g/count0_carry__0_n_2    |                5 |             18 |
|  J_MIC3_Pin1_OBUF_BUFG |                            |                               |               19 |             52 |
+------------------------+----------------------------+-------------------------------+------------------+----------------+


