

================================================================
== Synthesis Summary Report of 'finn_feeder_chiplet'
================================================================
+ General Information: 
    * Date:           Mon Jun 24 00:04:03 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        finn_feeder_chiplet
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+--------+--------+-----------+-----------+-----+
    |                      Modules                     | Issue|      | Latency | Latency| Iteration|         | Trip |          |        |        |           |           |     |
    |                      & Loops                     | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|  BRAM  |   DSP  |     FF    |    LUT    | URAM|
    +--------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+--------+--------+-----------+-----------+-----+
    |+ finn_feeder_chiplet                             |     -|  0.00|        -|       -|         -|        -|     -|        no|  4 (1%)|  3 (1%)|  1541 (1%)|  1710 (3%)|    -|
    | o VITIS_LOOP_25_1                                |     -|  9.50|        -|       -|         -|        -|     -|        no|       -|       -|          -|          -|    -|
    |  + finn_feeder_chiplet_Pipeline_VITIS_LOOP_33_2  |     -|  0.00|        -|       -|         -|        -|     -|        no|       -|       -|  188 (~0%)|  374 (~0%)|    -|
    |   o VITIS_LOOP_33_2                              |     -|  9.50|        -|       -|        14|        4|     -|       yes|       -|       -|          -|          -|    -|
    +--------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+--------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------------------+--------+-------+--------+-----------------------------------+----------------------------------------------------------------------+
| Interface     | Register             | Offset | Width | Access | Description                       | Bit Fields                                                           |
+---------------+----------------------+--------+-------+--------+-----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL                 | 0x00   | 32    | RW     | Control signals                   | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER                 | 0x04   | 32    | RW     | Global Interrupt Enable Register  | 0=Enable                                                             |
| s_axi_control | IP_IER               | 0x08   | 32    | RW     | IP Interrupt Enable Register      | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR               | 0x0c   | 32    | RW     | IP Interrupt Status Register      | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | predicted_index      | 0x10   | 32    | R      | Data signal of predicted_index    |                                                                      |
| s_axi_control | predicted_index_ctrl | 0x14   | 32    | R      | Control signal of predicted_index | 0=predicted_index_ap_vld                                             |
| s_axi_control | ext_mem_1            | 0x20   | 32    | W      | Data signal of ext_mem            |                                                                      |
| s_axi_control | ext_mem_2            | 0x24   | 32    | W      | Data signal of ext_mem            |                                                                      |
| s_axi_control | initial_address      | 0x2c   | 32    | W      | Data signal of initial_address    |                                                                      |
| s_axi_control | image_size           | 0x34   | 32    | W      | Data signal of image_size         |                                                                      |
| s_axi_control | num_images           | 0x3c   | 32    | W      | Data signal of num_images         |                                                                      |
+---------------+----------------------+--------+-------+--------+-----------------------------------+----------------------------------------------------------------------+

* AXIS
+------------+-----------+---------------+-------+--------+--------+
| Interface  | Direction | Register Mode | TDATA | TREADY | TVALID |
+------------+-----------+---------------+-------+--------+--------+
| in_stream  | in        | both          | 8     | 1      | 1      |
| out_stream | out       | both          | 8     | 1      | 1      |
+------------+-----------+---------------+-------+--------+--------+

* Other Ports
+----------+--------+-----------+----------+
| Port     | Mode   | Direction | Bitwidth |
+----------+--------+-----------+----------+
| done_irq | ap_vld | out       | 1        |
+----------+--------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------------+-----------+-----------------------------------------------------------+
| Argument        | Direction | Datatype                                                  |
+-----------------+-----------+-----------------------------------------------------------+
| out_stream      | out       | stream<hls::axis<ap_uint<8>, 0, 0, 0, '\x00', false>, 0>& |
| in_stream       | in        | stream<hls::axis<ap_uint<8>, 0, 0, 0, '\x00', false>, 0>& |
| predicted_index | out       | pointer                                                   |
| ext_mem         | in        | pointer                                                   |
| initial_address | in        | unsigned int                                              |
| image_size      | in        | unsigned int                                              |
| num_images      | in        | unsigned int                                              |
| done_irq        | out       | pointer                                                   |
+-----------------+-----------+-----------------------------------------------------------+

* SW-to-HW Mapping
+-----------------+-----------------+-----------+----------+------------------------------------------------+
| Argument        | HW Interface    | HW Type   | HW Usage | HW Info                                        |
+-----------------+-----------------+-----------+----------+------------------------------------------------+
| out_stream      | out_stream      | interface |          |                                                |
| in_stream       | in_stream       | interface |          |                                                |
| predicted_index | s_axi_control   | register  |          | name=predicted_index offset=0x10 range=32      |
| predicted_index | s_axi_control   | register  |          | name=predicted_index_ctrl offset=0x14 range=32 |
| ext_mem         | m_axi_gmem      | interface |          |                                                |
| ext_mem         | s_axi_control   | register  | offset   | name=ext_mem_1 offset=0x20 range=32            |
| ext_mem         | s_axi_control   | register  | offset   | name=ext_mem_2 offset=0x24 range=32            |
| initial_address | s_axi_control   | register  |          | name=initial_address offset=0x2c range=32      |
| image_size      | s_axi_control   | register  |          | name=image_size offset=0x34 range=32           |
| num_images      | s_axi_control   | register  |          | name=num_images offset=0x3c range=32           |
| done_irq        | done_irq        | port      |          |                                                |
| done_irq        | done_irq_ap_vld | port      |          |                                                |
+-----------------+-----------------+-----------+----------+------------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* All M_AXI Variable Accesses
+--------------+----------+-------------------------------+-----------+--------------+------------+-------------------------------------------------+
| HW Interface | Variable | Access Location               | Direction | Burst Status | Resolution | Problem                                         |
+--------------+----------+-------------------------------+-----------+--------------+------------+-------------------------------------------------+
| m_axi_gmem   | ext_mem  | finn_feeder_chiplet.cpp:35:18 | read      | Fail         | 214-227    | Volatile or Atomic access cannot be transformed |
+--------------+----------+-------------------------------+-----------+--------------+------------+-------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-------------------------------------------------+-----+--------+------------+-----+--------+---------+
| Name                                            | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+-------------------------------------------------+-----+--------+------------+-----+--------+---------+
| + finn_feeder_chiplet                           | 3   |        |            |     |        |         |
|   img_idx_2_fu_208_p2                           |     |        | img_idx_2  | add | fabric | 0       |
|   mul_32s_30ns_32_1_1_U6                        | 3   |        | mul_ln31   | mul | auto   | 0       |
|   address_fu_219_p2                             |     |        | address    | add | fabric | 0       |
|  + finn_feeder_chiplet_Pipeline_VITIS_LOOP_33_2 | 0   |        |            |     |        |         |
|    p_2_fu_153_p2                                |     |        | p_2        | add | fabric | 0       |
|    add_ln35_fu_163_p2                           |     |        | add_ln35   | add | fabric | 0       |
|    add_ln35_1_fu_181_p2                         |     |        | add_ln35_1 | add | fabric | 0       |
+-------------------------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+-----------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name                  | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                       |           |           |      |      |        |          |      |         | Banks            |
+-----------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + finn_feeder_chiplet |           |           | 4    | 0    |        |          |      |         |                  |
|   control_s_axi_U     | interface | s_axilite |      |      |        |          |      |         |                  |
|   gmem_m_axi_U        | interface | m_axi     | 4    |      |        |          |      |         |                  |
+-----------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------------+--------------------------------------------------------------------+
| Type      | Options                        | Location                                                           |
+-----------+--------------------------------+--------------------------------------------------------------------+
| interface | axis port=out_stream           | finn_feeder_chiplet.cpp:14 in finn_feeder_chiplet, out_stream      |
| interface | axis port=in_stream            | finn_feeder_chiplet.cpp:15 in finn_feeder_chiplet, in_stream       |
| interface | s_axilite port=predicted_index | finn_feeder_chiplet.cpp:16 in finn_feeder_chiplet, predicted_index |
| interface | s_axilite port=initial_address | finn_feeder_chiplet.cpp:17 in finn_feeder_chiplet, initial_address |
| interface | s_axilite port=image_size      | finn_feeder_chiplet.cpp:18 in finn_feeder_chiplet, image_size      |
| interface | s_axilite port=num_images      | finn_feeder_chiplet.cpp:19 in finn_feeder_chiplet, num_images      |
| interface | s_axilite port=return          | finn_feeder_chiplet.cpp:20 in finn_feeder_chiplet, return          |
| interface | mode=m_axi port=ext_mem        | finn_feeder_chiplet.cpp:21 in finn_feeder_chiplet, ext_mem         |
| pipeline  | II=4                           | finn_feeder_chiplet.cpp:34 in finn_feeder_chiplet                  |
+-----------+--------------------------------+--------------------------------------------------------------------+


