
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036227                       # Number of seconds simulated
sim_ticks                                 36226900854                       # Number of ticks simulated
final_tick                               563193264039                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 314500                       # Simulator instruction rate (inst/s)
host_op_rate                                   396704                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2587020                       # Simulator tick rate (ticks/s)
host_mem_usage                               16913928                       # Number of bytes of host memory used
host_seconds                                 14003.33                       # Real time elapsed on the host
sim_insts                                  4404048195                       # Number of instructions simulated
sim_ops                                    5555185253                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3688576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1686272                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1292544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      2231040                       # Number of bytes read from this memory
system.physmem.bytes_read::total              8905856                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7424                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      3263488                       # Number of bytes written to this memory
system.physmem.bytes_written::total           3263488                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        28817                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13174                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        10098                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        17430                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 69577                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           25496                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                25496                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        49466                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    101818701                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        52999                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     46547509                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        56533                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     35679122                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        45933                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     61585174                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               245835437                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        49466                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        52999                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        56533                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        45933                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             204931                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          90084659                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               90084659                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          90084659                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        49466                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    101818701                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        52999                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     46547509                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        56533                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     35679122                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        45933                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     61585174                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              335920096                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86875063                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31091855                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25270898                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2122340                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13103492                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12137467                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3283053                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90043                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31216344                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172439612                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31091855                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15420520                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37931822                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11391884                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6478653                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15289308                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       912189                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84849430                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.510936                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.304701                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46917608     55.30%     55.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3333151      3.93%     59.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2690513      3.17%     62.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6551738      7.72%     70.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1769934      2.09%     72.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2288020      2.70%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1651465      1.95%     76.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          922519      1.09%     77.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18724482     22.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84849430                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.357892                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.984915                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32661052                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6287196                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36471405                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       248512                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9181263                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5309805                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41678                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206153685                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        78268                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9181263                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35052999                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1465819                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1284437                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34268619                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3596291                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198862065                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        40104                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1485173                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1116245                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         3832                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278439538                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928366624                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928366624                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107743989                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40184                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22334                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9844213                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18541748                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9429712                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       146707                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3096128                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188076086                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        38579                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149435603                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       289325                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64969213                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198329503                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5511                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84849430                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.761186                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.886248                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29450573     34.71%     34.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18278791     21.54%     56.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11978165     14.12%     70.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8853866     10.43%     80.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7609235      8.97%     89.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3945222      4.65%     94.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3380242      3.98%     98.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       632306      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       721030      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84849430                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         875881     71.16%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            10      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177956     14.46%     85.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       177080     14.39%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124514894     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2127076      1.42%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14838472      9.93%     94.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7938627      5.31%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149435603                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.720121                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1230927                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008237                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    385240886                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253084533                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145630355                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150666530                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       560464                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7307780                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2818                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          655                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2403936                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9181263                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         572357                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        82357                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188114665                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       411792                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18541748                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9429712                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22045                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         73682                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          655                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1271716                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1191099                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2462815                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147059639                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13917759                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2375962                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21648239                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20742052                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7730480                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.692772                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145727395                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145630355                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94900516                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267958615                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.676319                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354161                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65306161                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2127507                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75668167                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.623000                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.139524                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29445219     38.91%     38.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20954129     27.69%     66.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8527095     11.27%     77.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4789063      6.33%     84.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3920065      5.18%     89.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1590871      2.10%     91.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1892762      2.50%     93.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       948964      1.25%     95.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3599999      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75668167                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3599999                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           260183764                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385418344                       # The number of ROB writes
system.switch_cpus0.timesIdled                  49781                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2025633                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.868751                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.868751                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.151078                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.151078                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661600749                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201297565                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190230659                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86875063                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31816406                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25955823                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2122073                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13411238                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12435379                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3427780                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94302                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31814521                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             174836901                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31816406                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15863159                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38823731                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11287247                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5743500                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15689543                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1010688                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85520714                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.532730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.291603                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46696983     54.60%     54.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2567883      3.00%     57.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4799672      5.61%     63.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4784718      5.59%     68.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2971008      3.47%     72.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2358195      2.76%     75.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1478747      1.73%     76.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1376075      1.61%     78.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18487433     21.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85520714                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.366232                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.012510                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33166535                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5683818                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         37302827                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       228811                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9138719                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5368121                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          270                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     209736472                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1423                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9138719                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35567908                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1025210                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1357142                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         35084252                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3347479                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     202277952                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1393189                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1023470                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    284034171                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    943743159                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    943743159                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    175665152                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       108368939                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36005                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17298                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9318024                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18704983                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9561772                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       120367                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3450459                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         190661161                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34596                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        151855254                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       299634                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64449707                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    197293404                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     85520714                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.775655                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.895911                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29441276     34.43%     34.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18503560     21.64%     56.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12335871     14.42%     70.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8013011      9.37%     79.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8436165      9.86%     89.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4083204      4.77%     94.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3222783      3.77%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       735211      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       749633      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85520714                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         947760     72.61%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        179541     13.75%     86.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       178060     13.64%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    127021688     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2040919      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17297      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14698951      9.68%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8076399      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     151855254                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.747973                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1305361                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008596                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    390836213                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    255145818                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    148385907                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     153160615                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       474253                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7253295                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2074                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          356                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2307125                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9138719                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         538354                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        91190                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    190695757                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       446290                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18704983                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9561772                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17298                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         71388                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          356                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1327889                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1178155                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2506044                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    149857086                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14028555                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1998164                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21921656                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21246623                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7893101                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.724972                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             148432348                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            148385907                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         94596531                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        271460098                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.708038                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348473                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102306662                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125969766                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64726405                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34596                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2147778                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76381995                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.649208                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.147425                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29109383     38.11%     38.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21333566     27.93%     66.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8862391     11.60%     77.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4427165      5.80%     83.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4413021      5.78%     89.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1788294      2.34%     91.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1794869      2.35%     93.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       959293      1.26%     95.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3694013      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76381995                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102306662                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125969766                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18706325                       # Number of memory references committed
system.switch_cpus1.commit.loads             11451682                       # Number of loads committed
system.switch_cpus1.commit.membars              17298                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18182320                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113489251                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2598202                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3694013                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           263384153                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          390537136                       # The number of ROB writes
system.switch_cpus1.timesIdled                  35502                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1354349                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102306662                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125969766                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102306662                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.849163                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.849163                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.177630                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.177630                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       673196272                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      206132765                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      192692035                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34596                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                86875063                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32548390                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26573328                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2171248                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13780638                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12826749                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3372962                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        95485                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     33708769                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             176811132                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32548390                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16199711                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38342636                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11329630                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5285635                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16420620                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       852197                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     86477510                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.527995                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.335844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        48134874     55.66%     55.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3160619      3.65%     59.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4715309      5.45%     64.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3263312      3.77%     68.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2283250      2.64%     71.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2225506      2.57%     73.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1354762      1.57%     75.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2874569      3.32%     78.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18465309     21.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     86477510                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.374657                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.035235                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34652819                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5523296                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36627390                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       533782                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9140222                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5470052                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          320                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     211834477                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1251                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9140222                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36607254                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         527938                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2192940                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         35167089                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2842063                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     205523853                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1186660                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       966482                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    288321312                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    956727150                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    956727150                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    177499400                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       110821891                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37068                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17695                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8436396                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18857502                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9639381                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       113594                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2827399                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         191521334                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35328                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        153002573                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       304213                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63823095                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    195364866                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           60                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     86477510                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.769276                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.917430                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     31092446     35.95%     35.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17265337     19.97%     55.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12442621     14.39%     70.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8270931      9.56%     79.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8348293      9.65%     89.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4001022      4.63%     94.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3569693      4.13%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       674575      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       812592      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     86477510                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         833640     71.02%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        165382     14.09%     85.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       174825     14.89%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    127971021     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1931793      1.26%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17634      0.01%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15045783      9.83%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8036342      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     153002573                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.761179                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1173847                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007672                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    393960714                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    255380135                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    148775003                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     154176420                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       477653                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7323545                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6340                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          379                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2304614                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9140222                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         282419                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        51430                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    191556666                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       726606                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18857502                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9639381                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17694                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         43144                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          379                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1322769                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1181785                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2504554                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    150199272                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14056854                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2803299                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21900762                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21345619                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7843908                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.728911                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             148839326                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            148775003                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         96412029                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        273942743                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.712517                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351942                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103203486                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    127213294                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64343630                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35268                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2188726                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     77337288                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.644915                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.174176                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29728697     38.44%     38.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22082342     28.55%     66.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8349941     10.80%     77.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4668820      6.04%     83.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3950396      5.11%     88.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1766257      2.28%     91.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1689056      2.18%     93.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1156827      1.50%     94.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3944952      5.10%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     77337288                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103203486                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     127213294                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18868722                       # Number of memory references committed
system.switch_cpus2.commit.loads             11533955                       # Number of loads committed
system.switch_cpus2.commit.membars              17634                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18457225                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114524882                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2631208                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3944952                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           264949260                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          392259934                       # The number of ROB writes
system.switch_cpus2.timesIdled                  19239                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 397553                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103203486                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            127213294                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103203486                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.841784                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.841784                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.187953                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.187953                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       674591930                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      206967223                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      194650011                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35268                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                86875063                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31440372                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25588689                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2102102                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13413779                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12395429                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3238424                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        92825                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     34762981                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             171713915                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31440372                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15633853                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             36086637                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10780733                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5744169                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           35                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16992167                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       844124                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     85236837                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.481241                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.296478                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        49150200     57.66%     57.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1951009      2.29%     59.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2539977      2.98%     62.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3824907      4.49%     67.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3711881      4.35%     71.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2822138      3.31%     75.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1676751      1.97%     77.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2511023      2.95%     80.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        17048951     20.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     85236837                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.361903                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.976562                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        35911918                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5624197                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         34785892                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       272054                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8642774                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5322903                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          274                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     205431153                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1317                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8642774                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        37815351                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1076604                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1775680                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         33110272                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2816149                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     199452384                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1021                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1220290                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       882037                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          130                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    277935932                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    928882260                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    928882260                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    172815401                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       105120453                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        42283                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23926                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7951332                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18485393                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9796104                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       190229                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2975203                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         185375156                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40229                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        149350459                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       277596                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     60267232                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    183194531                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6489                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     85236837                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.752182                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.898054                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     29815785     34.98%     34.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18671450     21.91%     56.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11986948     14.06%     70.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8248501      9.68%     80.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7717943      9.05%     89.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4105389      4.82%     94.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3029651      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       906373      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       754797      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     85236837                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         734854     69.05%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             7      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        151194     14.21%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       178139     16.74%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    124265797     83.20%     83.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2110006      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16870      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14742108      9.87%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8215678      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     149350459                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.719141                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1064194                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007125                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    385279544                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    245683442                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    145154980                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     150414653                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       505710                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7081023                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2266                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          861                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2486241                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           94                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8642774                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         639144                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       101112                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    185415389                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1270556                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18485393                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9796104                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23359                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         76462                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          861                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1287228                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1183897                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2471125                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    146488973                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13878766                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2861485                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21908445                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20518405                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8029679                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.686203                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             145193163                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            145154980                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         93252580                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        261850562                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.670847                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356129                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    101210089                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    124391926                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     61023732                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33740                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2136778                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     76594063                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.624041                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.152648                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     29695633     38.77%     38.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21923783     28.62%     67.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8092215     10.57%     77.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4628573      6.04%     84.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3852822      5.03%     89.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1865127      2.44%     91.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1909079      2.49%     93.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       808051      1.05%     95.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3818780      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     76594063                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    101210089                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     124391926                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18714233                       # Number of memory references committed
system.switch_cpus3.commit.loads             11404370                       # Number of loads committed
system.switch_cpus3.commit.membars              16870                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17840698                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        112122572                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2538174                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3818780                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           258190941                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          379478570                       # The number of ROB writes
system.switch_cpus3.timesIdled                  36826                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1638226                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          101210089                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            124391926                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    101210089                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.858364                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.858364                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.165007                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.165007                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       659215074                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      200478700                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      189749709                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33740                       # number of misc regfile writes
system.l2.replacements                          69603                       # number of replacements
system.l2.tagsinuse                       8191.976004                       # Cycle average of tags in use
system.l2.total_refs                           628335                       # Total number of references to valid blocks.
system.l2.sampled_refs                          77795                       # Sample count of references to valid blocks.
system.l2.avg_refs                           8.076804                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            35.132241                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      1.174897                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2240.538818                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      1.305116                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1347.873840                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      1.344024                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1038.073152                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      1.249001                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1796.318215                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            506.841064                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            393.886950                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            342.651270                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            485.587417                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.004289                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000143                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.273503                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000159                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.164535                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000164                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.126718                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000152                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.219277                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.061870                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.048082                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.041828                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.059276                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999997                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        43733                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        26463                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        24008                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        35497                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  129701                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            45288                       # number of Writeback hits
system.l2.Writeback_hits::total                 45288                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        43733                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        26463                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        24008                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        35497                       # number of demand (read+write) hits
system.l2.demand_hits::total                   129701                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        43733                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        26463                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        24008                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        35497                       # number of overall hits
system.l2.overall_hits::total                  129701                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        28817                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        13174                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        10098                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        17424                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 69571                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   6                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        28817                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13174                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        10098                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        17430                       # number of demand (read+write) misses
system.l2.demand_misses::total                  69577                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        28817                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13174                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        10098                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        17430                       # number of overall misses
system.l2.overall_misses::total                 69577                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       645507                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1503237069                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       661671                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    737493644                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       643338                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    543990677                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       601084                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    917745574                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3705018564                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       313811                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        313811                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       645507                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1503237069                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       661671                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    737493644                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       643338                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    543990677                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       601084                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    918059385                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3705332375                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       645507                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1503237069                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       661671                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    737493644                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       643338                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    543990677                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       601084                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    918059385                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3705332375                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        72550                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39637                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        34106                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        52921                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              199272                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        45288                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             45288                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 6                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        72550                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39637                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        34106                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        52927                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               199278                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        72550                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39637                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        34106                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        52927                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              199278                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.397202                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.332366                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.296077                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.329245                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.349126                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.397202                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.332366                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.296077                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.329322                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.349145                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.397202                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.332366                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.296077                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.329322                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.349145                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 46107.642857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 52164.939758                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 44111.400000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 55980.996205                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 40208.625000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 53871.130620                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 46237.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 52671.348370                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53255.215018                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 52301.833333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52301.833333                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 46107.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 52164.939758                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 44111.400000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 55980.996205                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 40208.625000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 53871.130620                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 46237.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 52671.221170                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53255.132803                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 46107.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 52164.939758                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 44111.400000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 55980.996205                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 40208.625000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 53871.130620                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 46237.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 52671.221170                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53255.132803                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                25496                       # number of writebacks
system.l2.writebacks::total                     25496                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        28817                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        13174                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        10098                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        17424                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            69571                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              6                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        28817                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        13174                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        10098                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        17430                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             69577                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        28817                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        13174                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        10098                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        17430                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            69577                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       565160                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1337125955                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       574410                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    661297114                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       551087                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    485661460                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       526721                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    816516320                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3302818227                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       278473                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       278473                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       565160                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1337125955                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       574410                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    661297114                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       551087                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    485661460                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       526721                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    816794793                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3303096700                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       565160                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1337125955                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       574410                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    661297114                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       551087                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    485661460                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       526721                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    816794793                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3303096700                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.397202                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.332366                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.296077                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.329245                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.349126                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.397202                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.332366                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.296077                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.329322                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.349145                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.397202                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.332366                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.296077                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.329322                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.349145                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 40368.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 46400.595308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        38294                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 50197.139365                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 34442.937500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 48094.816795                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst        40517                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 46861.588613                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47474.065731                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 46412.166667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 46412.166667                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 40368.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 46400.595308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst        38294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 50197.139365                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 34442.937500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 48094.816795                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst        40517                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 46861.433907                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47473.974158                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 40368.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 46400.595308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst        38294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 50197.139365                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 34442.937500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 48094.816795                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst        40517                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 46861.433907                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47473.974158                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995299                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015296908                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042850.921529                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995299                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022428                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796467                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15289291                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15289291                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15289291                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15289291                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15289291                       # number of overall hits
system.cpu0.icache.overall_hits::total       15289291                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       805227                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       805227                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       805227                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       805227                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       805227                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       805227                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15289308                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15289308                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15289308                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15289308                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15289308                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15289308                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 47366.294118                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 47366.294118                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 47366.294118                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 47366.294118                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 47366.294118                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 47366.294118                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       662110                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       662110                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       662110                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       662110                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       662110                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       662110                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 47293.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 47293.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 47293.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 47293.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 47293.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 47293.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72550                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180564884                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72806                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2480.082466                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.511329                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.488671                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900435                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099565                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10573516                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10573516                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        21645                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        21645                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17566221                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17566221                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17566221                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17566221                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       155027                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       155027                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       155027                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        155027                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       155027                       # number of overall misses
system.cpu0.dcache.overall_misses::total       155027                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   5812446457                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5812446457                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   5812446457                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5812446457                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   5812446457                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5812446457                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10728543                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10728543                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        21645                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        21645                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17721248                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17721248                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17721248                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17721248                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014450                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014450                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008748                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008748                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008748                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008748                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 37493.123501                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 37493.123501                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 37493.123501                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 37493.123501                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 37493.123501                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 37493.123501                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9263                       # number of writebacks
system.cpu0.dcache.writebacks::total             9263                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        82477                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        82477                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        82477                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        82477                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        82477                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        82477                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72550                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72550                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72550                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72550                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72550                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72550                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1910271890                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1910271890                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1910271890                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1910271890                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1910271890                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1910271890                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006762                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006762                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004094                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004094                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004094                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004094                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 26330.418884                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 26330.418884                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 26330.418884                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26330.418884                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 26330.418884                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26330.418884                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.997017                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013589834                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2184460.849138                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.997017                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024034                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743585                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15689525                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15689525                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15689525                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15689525                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15689525                       # number of overall hits
system.cpu1.icache.overall_hits::total       15689525                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       875953                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       875953                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       875953                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       875953                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       875953                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       875953                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15689543                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15689543                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15689543                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15689543                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15689543                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15689543                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 48664.055556                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48664.055556                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 48664.055556                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48664.055556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 48664.055556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48664.055556                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       677341                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       677341                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       677341                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       677341                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       677341                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       677341                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 45156.066667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 45156.066667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 45156.066667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 45156.066667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 45156.066667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 45156.066667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39637                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169287935                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39893                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4243.549871                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.763263                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.236737                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905325                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094675                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10705035                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10705035                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7220606                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7220606                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17298                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17298                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17298                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17298                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17925641                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17925641                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17925641                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17925641                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       104244                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       104244                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       104244                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        104244                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       104244                       # number of overall misses
system.cpu1.dcache.overall_misses::total       104244                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4158846278                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4158846278                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4158846278                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4158846278                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4158846278                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4158846278                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10809279                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10809279                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7220606                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7220606                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17298                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17298                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17298                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17298                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18029885                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18029885                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18029885                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18029885                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009644                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009644                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005782                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005782                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005782                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005782                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 39895.305994                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 39895.305994                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 39895.305994                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 39895.305994                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 39895.305994                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 39895.305994                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8583                       # number of writebacks
system.cpu1.dcache.writebacks::total             8583                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        64607                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        64607                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        64607                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        64607                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        64607                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        64607                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39637                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39637                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39637                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39637                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39637                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39637                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    950431355                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    950431355                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    950431355                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    950431355                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    950431355                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    950431355                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003667                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003667                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002198                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002198                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002198                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002198                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 23978.387744                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23978.387744                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 23978.387744                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23978.387744                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 23978.387744                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23978.387744                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.996687                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1017716888                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2202850.406926                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.996687                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025636                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16420602                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16420602                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16420602                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16420602                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16420602                       # number of overall hits
system.cpu2.icache.overall_hits::total       16420602                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       794330                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       794330                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       794330                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       794330                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       794330                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       794330                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16420620                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16420620                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16420620                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16420620                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16420620                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16420620                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 44129.444444                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 44129.444444                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 44129.444444                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 44129.444444                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 44129.444444                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 44129.444444                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       684602                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       684602                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       684602                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       684602                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       684602                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       684602                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 42787.625000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 42787.625000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 42787.625000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 42787.625000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 42787.625000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 42787.625000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 34106                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164405372                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 34362                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4784.511146                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.088623                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.911377                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902690                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097310                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10701049                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10701049                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7299499                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7299499                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17667                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17667                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17634                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17634                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18000548                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18000548                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18000548                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18000548                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        70366                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        70366                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        70366                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         70366                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        70366                       # number of overall misses
system.cpu2.dcache.overall_misses::total        70366                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2317745258                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2317745258                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2317745258                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2317745258                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2317745258                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2317745258                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10771415                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10771415                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7299499                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7299499                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17667                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17667                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17634                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17634                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18070914                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18070914                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18070914                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18070914                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006533                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006533                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003894                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003894                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003894                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003894                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 32938.425632                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32938.425632                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 32938.425632                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32938.425632                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 32938.425632                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32938.425632                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7865                       # number of writebacks
system.cpu2.dcache.writebacks::total             7865                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        36260                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        36260                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        36260                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        36260                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        36260                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        36260                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        34106                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        34106                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        34106                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        34106                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        34106                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        34106                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    762771241                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    762771241                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    762771241                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    762771241                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    762771241                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    762771241                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003166                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003166                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001887                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001887                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001887                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001887                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 22364.722952                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 22364.722952                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 22364.722952                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 22364.722952                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 22364.722952                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 22364.722952                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996612                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015146428                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2046666.185484                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996612                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020828                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16992152                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16992152                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16992152                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16992152                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16992152                       # number of overall hits
system.cpu3.icache.overall_hits::total       16992152                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           15                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           15                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           15                       # number of overall misses
system.cpu3.icache.overall_misses::total           15                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       738279                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       738279                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       738279                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       738279                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       738279                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       738279                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16992167                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16992167                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16992167                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16992167                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16992167                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16992167                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 49218.600000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 49218.600000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 49218.600000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 49218.600000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 49218.600000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 49218.600000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       614761                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       614761                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       614761                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       614761                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       614761                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       614761                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 47289.307692                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 47289.307692                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 47289.307692                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 47289.307692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 47289.307692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 47289.307692                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 52927                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               173552654                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 53183                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3263.310720                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.209365                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.790635                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.910974                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.089026                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10559196                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10559196                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7272154                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7272154                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17832                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17832                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16870                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16870                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17831350                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17831350                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17831350                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17831350                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       135290                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       135290                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2946                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2946                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       138236                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        138236                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       138236                       # number of overall misses
system.cpu3.dcache.overall_misses::total       138236                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   5542710444                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   5542710444                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    170647541                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    170647541                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   5713357985                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   5713357985                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   5713357985                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   5713357985                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10694486                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10694486                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7275100                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7275100                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17832                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17832                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16870                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16870                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17969586                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17969586                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17969586                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17969586                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012650                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012650                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000405                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000405                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007693                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007693                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007693                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007693                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 40969.106689                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 40969.106689                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 57925.166667                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 57925.166667                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 41330.463736                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 41330.463736                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 41330.463736                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 41330.463736                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       333992                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 27832.666667                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        19577                       # number of writebacks
system.cpu3.dcache.writebacks::total            19577                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        82369                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        82369                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2940                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2940                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        85309                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        85309                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        85309                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        85309                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        52921                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        52921                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        52927                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        52927                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        52927                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        52927                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1262337438                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1262337438                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       319811                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       319811                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1262657249                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1262657249                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1262657249                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1262657249                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004948                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004948                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002945                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002945                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002945                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002945                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 23853.242342                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 23853.242342                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 53301.833333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 53301.833333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 23856.580743                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 23856.580743                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 23856.580743                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 23856.580743                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
