<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="top_module_sim_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="top_module_sim" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="3798100000fs"></ZoomStartTime>
      <ZoomEndTime time="4413100001fs"></ZoomEndTime>
      <Cursor1Time time="4250100000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="152"></NameColumnWidth>
      <ValueColumnWidth column_width="113"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="13" />
   <wvobject fp_name="/top_module_sim/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/top_module_sim/test/ALU_F" type="array">
      <obj_property name="ElementShortName">ALU_F[31:0]</obj_property>
      <obj_property name="ObjectShortName">ALU_F[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_module_sim/test/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/top_module_sim/test/clk_ram" type="logic">
      <obj_property name="ElementShortName">clk_ram</obj_property>
      <obj_property name="ObjectShortName">clk_ram</obj_property>
   </wvobject>
   <wvobject fp_name="/top_module_sim/test/mem_store/addra" type="array">
      <obj_property name="ElementShortName">addra[5:0]</obj_property>
      <obj_property name="ObjectShortName">addra[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_module_sim/test/M_R_Data" type="array">
      <obj_property name="ElementShortName">M_R_Data[31:0]</obj_property>
      <obj_property name="ObjectShortName">M_R_Data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_module_sim/test/M_W_Data" type="array">
      <obj_property name="ElementShortName">M_W_Data[31:0]</obj_property>
      <obj_property name="ObjectShortName">M_W_Data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_module_sim/test/W_Addr" type="array">
      <obj_property name="ElementShortName">W_Addr[4:0]</obj_property>
      <obj_property name="ObjectShortName">W_Addr[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_module_sim/test/reg_store/R_Addr_B" type="array">
      <obj_property name="ElementShortName">R_Addr_B[6:2]</obj_property>
      <obj_property name="ObjectShortName">R_Addr_B[6:2]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_module_sim/ZF" type="logic">
      <obj_property name="ElementShortName">ZF</obj_property>
      <obj_property name="ObjectShortName">ZF</obj_property>
   </wvobject>
   <wvobject fp_name="/top_module_sim/OF" type="logic">
      <obj_property name="ElementShortName">OF</obj_property>
      <obj_property name="ObjectShortName">OF</obj_property>
   </wvobject>
   <wvobject fp_name="/top_module_sim/test/imm" type="array">
      <obj_property name="ElementShortName">imm[15:0]</obj_property>
      <obj_property name="ObjectShortName">imm[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_module_sim/test/W_Data" type="array">
      <obj_property name="ElementShortName">W_Data[31:0]</obj_property>
      <obj_property name="ObjectShortName">W_Data[31:0]</obj_property>
   </wvobject>
</wave_config>
