fixed_rate	,	V_40
PWR_CTRL1_USE_CORE2_WFI	,	V_51
samsung_clk_register_div	,	F_36
src_mask_suspend_e4210	,	V_14
samsung_clk_of_add_provider	,	F_42
"sclk_vpll"	,	L_20
"Exynos4x12"	,	L_16
exynos4_clk_sleep_init	,	F_9
exynos4x12_plls	,	V_67
PWR_CTRL1_USE_CORE2_WFE	,	V_49
exynos4210_apll_rates	,	V_62
"sclk_mpll"	,	L_18
tmp	,	V_41
pr_warn	,	F_13
samsung_clk_register_fixed_rate	,	F_23
CLK_CPU_HAS_DIV1	,	V_86
ext_clk_match	,	V_57
id	,	V_35
exynos4x12_fixed_factor_clks	,	V_91
ARRAY_SIZE	,	F_6
exynos4_clk_register_finpll	,	F_18
samsung_clk_init	,	F_31
exynos4210_clk_save	,	V_13
clk	,	V_32
exynos4_clk_regs	,	V_7
ctx	,	V_29
exynos4_clk_pll_regs	,	V_9
panic	,	F_30
EXYNOS4210	,	V_11
CLK_CPU_NEEDS_DEBUG_ALT_DIV	,	V_85
__func__	,	V_23
pr_err	,	F_21
exynos4_clk_suspend	,	F_4
"mout_vpllsrc"	,	L_10
PWR_CTRL1_CORE2_DOWN_RATIO	,	F_25
exynos4x12_core_down_clock	,	F_24
exynos4_clk_resume	,	F_8
samsung_clk_register_mux	,	F_33
kfree	,	F_12
epll	,	V_63
PWR_CTRL1_DIV1_DOWN_EN	,	V_43
samsung_clk_restore	,	F_7
flags	,	V_38
mout_core_p4210	,	V_83
exynos4_save_soc	,	V_12
exynos4210_div_clks	,	V_78
exynos4x12_mux_clks	,	V_87
exynos4_soc	,	V_10
device_node	,	V_26
exynos4x12_apll_rates	,	V_68
exynos4210_clk_init	,	F_44
exynos4_clk_syscore_ops	,	V_22
exynos4_fixed_rate_ext_clks	,	V_56
CLK_ARM_CLK	,	V_82
e4212_armclk_d	,	V_94
__raw_writel	,	F_28
EPLL_CON0	,	V_17
xom	,	V_24
exynos4x12_gate_clks	,	V_89
E4X12_PWR_CTRL2	,	V_53
CLK_NR_CLKS	,	V_55
samsung_clk_register_pll	,	F_35
exynos4_aliases	,	V_95
"%s: failed to lookup parent clock %s, assuming "	,	L_5
pr_info	,	F_43
exynos4_gate_clks	,	V_74
samsung_fixed_rate_clock	,	V_30
"fin_pll"	,	L_7
PWR_CTRL1_USE_CORE0_WFI	,	V_47
err_common	,	V_20
"samsung,exynos4210-chipid"	,	L_2
PWR_CTRL1_USE_CORE0_WFE	,	V_45
exynos4210_mux_early	,	V_58
exynos4_fixed_rate_clks	,	V_71
e4412_armclk_d	,	V_93
CLK_IS_ROOT	,	V_39
samsung_clk_provider	,	V_28
exynos4_clk_init	,	F_29
exynos4_save_common	,	V_6
err_warn	,	V_19
e4210_armclk_d	,	V_84
__init	,	T_2
of_iomap	,	F_16
samsung_clk_register_gate	,	F_37
err_soc	,	V_21
CLK_FIN_PLL	,	V_36
PWR_CTRL1_CORE1_DOWN_RATIO	,	F_26
num_possible_cpus	,	F_27
"Exynos4210"	,	L_15
parent_name	,	V_34
PWR_CTRL1_DIV2_DOWN_EN	,	V_42
"div_core2"	,	L_21
rate_table	,	V_61
exynos4_get_xom	,	F_14
soc	,	V_54
samsung_clk_save	,	F_5
__iomem	,	T_3
EXYNOS4X12	,	V_96
PWR_CTRL1	,	V_52
vpll	,	V_65
exynos_register_cpu_clock	,	F_40
exynos4x12_epll_rates	,	V_69
pll_con	,	V_2
PWR_CTRL1_USE_CORE3_WFE	,	V_48
samsung_clk_register_alias	,	F_39
finpll_f	,	V_33
u32	,	T_1
reg	,	V_1
"fin_pll clock frequency is 24MHz\n"	,	L_6
mout_core_p4x12	,	V_92
PWR_CTRL1_USE_CORE3_WFI	,	V_50
exynos4x12_aliases	,	V_90
"sclk_epll"	,	L_19
samsung_clk_alloc_reg_dump	,	F_10
exynos4210_fixed_factor_clks	,	V_81
clk_get_rate	,	F_22
PLL_ENABLED	,	V_4
"xxti"	,	L_4
"%s: failed to map registers\n"	,	L_8
"xusbxti"	,	L_3
"\tsclk_epll = %ld, sclk_vpll = %ld, arm_clk = %ld\n"	,	L_14
name	,	V_37
exynos4_clk_wait_for_pll	,	F_1
of_machine_is_compatible	,	F_41
exynos4412_clk_init	,	F_45
"%s clocks: sclk_apll = %ld, sclk_mpll = %ld\n"	,	L_13
_get_rate	,	F_34
exynos4x12_vpll_rates	,	V_70
iounmap	,	F_17
np	,	V_27
apll	,	V_60
exynos4210_fixed_rate_clks	,	V_76
exynos4210_plls	,	V_59
"%s: unable to allocate context.\n"	,	L_9
exynos4210_mux_clks	,	V_77
exynos4x12_div_clks	,	V_88
VPLL_CON0	,	V_18
exynos4x12_clk_save	,	V_15
exynos4_save_pll	,	V_8
fclk	,	V_31
src_mask_suspend	,	V_16
exynos4_mux_clks	,	V_72
exynos4_div_clks	,	V_73
of_find_compatible_node	,	F_15
exynos4210_aliases	,	V_80
exynos4_fixed_factor_clks	,	V_75
reg_base	,	V_3
clk_get	,	F_19
samsung_clk_of_register_fixed_ext	,	F_32
"armclk"	,	L_11
readl	,	F_2
"samsung,exynos4412"	,	L_12
"%s: failed to allocate sleep save data, no sleep support!\n"	,	L_1
samsung_clk_register_fixed_factor	,	F_38
PLL_LOCKED	,	V_5
exynos4210_epll_rates	,	V_64
PWR_CTRL1_USE_CORE1_WFI	,	V_46
"sclk_apll"	,	L_17
register_syscore_ops	,	F_11
chipid_base	,	V_25
PWR_CTRL1_USE_CORE1_WFE	,	V_44
exynos4210_vpll_rates	,	V_66
cpu_relax	,	F_3
IS_ERR	,	F_20
exynos4210_gate_clks	,	V_79
