
MEMSMIC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009ca8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00013c24  08009e38  08009e38  00019e38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801da5c  0801da5c  000301d8  2**0
                  CONTENTS
  4 .ARM          00000008  0801da5c  0801da5c  0002da5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801da64  0801da64  000301d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801da64  0801da64  0002da64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801da68  0801da68  0002da68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0801da6c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000f318  200001d8  0801dc44  000301d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2000f4f0  0801dc44  0003f4f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301d8  2**0
                  CONTENTS, READONLY
 12 .comment      000000b8  00000000  00000000  00030208  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001bf10  00000000  00000000  000302c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003bce  00000000  00000000  0004c1d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ec0  00000000  00000000  0004fda0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000009f2  00000000  00000000  00050c60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000273bf  00000000  00000000  00051652  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001308d  00000000  00000000  00078a11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ee86f  00000000  00000000  0008ba9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004b60  00000000  00000000  0017a310  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  0017ee70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    00004102  00000000  00000000  0017eed8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 000001d8  00000000  00000000  00182fda  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009e20 	.word	0x08009e20

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	08009e20 	.word	0x08009e20

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b970 	b.w	8000ea0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	460d      	mov	r5, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	460f      	mov	r7, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4694      	mov	ip, r2
 8000bec:	d965      	bls.n	8000cba <__udivmoddi4+0xe2>
 8000bee:	fab2 f382 	clz	r3, r2
 8000bf2:	b143      	cbz	r3, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000bf8:	f1c3 0220 	rsb	r2, r3, #32
 8000bfc:	409f      	lsls	r7, r3
 8000bfe:	fa20 f202 	lsr.w	r2, r0, r2
 8000c02:	4317      	orrs	r7, r2
 8000c04:	409c      	lsls	r4, r3
 8000c06:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c0a:	fa1f f58c 	uxth.w	r5, ip
 8000c0e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c12:	0c22      	lsrs	r2, r4, #16
 8000c14:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c18:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c1c:	fb01 f005 	mul.w	r0, r1, r5
 8000c20:	4290      	cmp	r0, r2
 8000c22:	d90a      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c24:	eb1c 0202 	adds.w	r2, ip, r2
 8000c28:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c2c:	f080 811c 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c30:	4290      	cmp	r0, r2
 8000c32:	f240 8119 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c36:	3902      	subs	r1, #2
 8000c38:	4462      	add	r2, ip
 8000c3a:	1a12      	subs	r2, r2, r0
 8000c3c:	b2a4      	uxth	r4, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c4a:	fb00 f505 	mul.w	r5, r0, r5
 8000c4e:	42a5      	cmp	r5, r4
 8000c50:	d90a      	bls.n	8000c68 <__udivmoddi4+0x90>
 8000c52:	eb1c 0404 	adds.w	r4, ip, r4
 8000c56:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c5a:	f080 8107 	bcs.w	8000e6c <__udivmoddi4+0x294>
 8000c5e:	42a5      	cmp	r5, r4
 8000c60:	f240 8104 	bls.w	8000e6c <__udivmoddi4+0x294>
 8000c64:	4464      	add	r4, ip
 8000c66:	3802      	subs	r0, #2
 8000c68:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6c:	1b64      	subs	r4, r4, r5
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11e      	cbz	r6, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40dc      	lsrs	r4, r3
 8000c74:	2300      	movs	r3, #0
 8000c76:	e9c6 4300 	strd	r4, r3, [r6]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d908      	bls.n	8000c94 <__udivmoddi4+0xbc>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80ed 	beq.w	8000e62 <__udivmoddi4+0x28a>
 8000c88:	2100      	movs	r1, #0
 8000c8a:	e9c6 0500 	strd	r0, r5, [r6]
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c94:	fab3 f183 	clz	r1, r3
 8000c98:	2900      	cmp	r1, #0
 8000c9a:	d149      	bne.n	8000d30 <__udivmoddi4+0x158>
 8000c9c:	42ab      	cmp	r3, r5
 8000c9e:	d302      	bcc.n	8000ca6 <__udivmoddi4+0xce>
 8000ca0:	4282      	cmp	r2, r0
 8000ca2:	f200 80f8 	bhi.w	8000e96 <__udivmoddi4+0x2be>
 8000ca6:	1a84      	subs	r4, r0, r2
 8000ca8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cac:	2001      	movs	r0, #1
 8000cae:	4617      	mov	r7, r2
 8000cb0:	2e00      	cmp	r6, #0
 8000cb2:	d0e2      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cb8:	e7df      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cba:	b902      	cbnz	r2, 8000cbe <__udivmoddi4+0xe6>
 8000cbc:	deff      	udf	#255	; 0xff
 8000cbe:	fab2 f382 	clz	r3, r2
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f040 8090 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cc8:	1a8a      	subs	r2, r1, r2
 8000cca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cce:	fa1f fe8c 	uxth.w	lr, ip
 8000cd2:	2101      	movs	r1, #1
 8000cd4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000cd8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cdc:	0c22      	lsrs	r2, r4, #16
 8000cde:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000ce2:	fb0e f005 	mul.w	r0, lr, r5
 8000ce6:	4290      	cmp	r0, r2
 8000ce8:	d908      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cea:	eb1c 0202 	adds.w	r2, ip, r2
 8000cee:	f105 38ff 	add.w	r8, r5, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4290      	cmp	r0, r2
 8000cf6:	f200 80cb 	bhi.w	8000e90 <__udivmoddi4+0x2b8>
 8000cfa:	4645      	mov	r5, r8
 8000cfc:	1a12      	subs	r2, r2, r0
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d04:	fb07 2210 	mls	r2, r7, r0, r2
 8000d08:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d0c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d10:	45a6      	cmp	lr, r4
 8000d12:	d908      	bls.n	8000d26 <__udivmoddi4+0x14e>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x14c>
 8000d1e:	45a6      	cmp	lr, r4
 8000d20:	f200 80bb 	bhi.w	8000e9a <__udivmoddi4+0x2c2>
 8000d24:	4610      	mov	r0, r2
 8000d26:	eba4 040e 	sub.w	r4, r4, lr
 8000d2a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d2e:	e79f      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d30:	f1c1 0720 	rsb	r7, r1, #32
 8000d34:	408b      	lsls	r3, r1
 8000d36:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d3a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d3e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d42:	fa20 f307 	lsr.w	r3, r0, r7
 8000d46:	40fd      	lsrs	r5, r7
 8000d48:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d4c:	4323      	orrs	r3, r4
 8000d4e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d52:	fa1f fe8c 	uxth.w	lr, ip
 8000d56:	fb09 5518 	mls	r5, r9, r8, r5
 8000d5a:	0c1c      	lsrs	r4, r3, #16
 8000d5c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d60:	fb08 f50e 	mul.w	r5, r8, lr
 8000d64:	42a5      	cmp	r5, r4
 8000d66:	fa02 f201 	lsl.w	r2, r2, r1
 8000d6a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1c 0404 	adds.w	r4, ip, r4
 8000d74:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d78:	f080 8088 	bcs.w	8000e8c <__udivmoddi4+0x2b4>
 8000d7c:	42a5      	cmp	r5, r4
 8000d7e:	f240 8085 	bls.w	8000e8c <__udivmoddi4+0x2b4>
 8000d82:	f1a8 0802 	sub.w	r8, r8, #2
 8000d86:	4464      	add	r4, ip
 8000d88:	1b64      	subs	r4, r4, r5
 8000d8a:	b29d      	uxth	r5, r3
 8000d8c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d90:	fb09 4413 	mls	r4, r9, r3, r4
 8000d94:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d98:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000da8:	d26c      	bcs.n	8000e84 <__udivmoddi4+0x2ac>
 8000daa:	45a6      	cmp	lr, r4
 8000dac:	d96a      	bls.n	8000e84 <__udivmoddi4+0x2ac>
 8000dae:	3b02      	subs	r3, #2
 8000db0:	4464      	add	r4, ip
 8000db2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000db6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dba:	eba4 040e 	sub.w	r4, r4, lr
 8000dbe:	42ac      	cmp	r4, r5
 8000dc0:	46c8      	mov	r8, r9
 8000dc2:	46ae      	mov	lr, r5
 8000dc4:	d356      	bcc.n	8000e74 <__udivmoddi4+0x29c>
 8000dc6:	d053      	beq.n	8000e70 <__udivmoddi4+0x298>
 8000dc8:	b156      	cbz	r6, 8000de0 <__udivmoddi4+0x208>
 8000dca:	ebb0 0208 	subs.w	r2, r0, r8
 8000dce:	eb64 040e 	sbc.w	r4, r4, lr
 8000dd2:	fa04 f707 	lsl.w	r7, r4, r7
 8000dd6:	40ca      	lsrs	r2, r1
 8000dd8:	40cc      	lsrs	r4, r1
 8000dda:	4317      	orrs	r7, r2
 8000ddc:	e9c6 7400 	strd	r7, r4, [r6]
 8000de0:	4618      	mov	r0, r3
 8000de2:	2100      	movs	r1, #0
 8000de4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de8:	f1c3 0120 	rsb	r1, r3, #32
 8000dec:	fa02 fc03 	lsl.w	ip, r2, r3
 8000df0:	fa20 f201 	lsr.w	r2, r0, r1
 8000df4:	fa25 f101 	lsr.w	r1, r5, r1
 8000df8:	409d      	lsls	r5, r3
 8000dfa:	432a      	orrs	r2, r5
 8000dfc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e08:	fb07 1510 	mls	r5, r7, r0, r1
 8000e0c:	0c11      	lsrs	r1, r2, #16
 8000e0e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e12:	fb00 f50e 	mul.w	r5, r0, lr
 8000e16:	428d      	cmp	r5, r1
 8000e18:	fa04 f403 	lsl.w	r4, r4, r3
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x258>
 8000e1e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e22:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e26:	d22f      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e28:	428d      	cmp	r5, r1
 8000e2a:	d92d      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e2c:	3802      	subs	r0, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1b49      	subs	r1, r1, r5
 8000e32:	b292      	uxth	r2, r2
 8000e34:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e38:	fb07 1115 	mls	r1, r7, r5, r1
 8000e3c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e40:	fb05 f10e 	mul.w	r1, r5, lr
 8000e44:	4291      	cmp	r1, r2
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x282>
 8000e48:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e50:	d216      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000e52:	4291      	cmp	r1, r2
 8000e54:	d914      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000e56:	3d02      	subs	r5, #2
 8000e58:	4462      	add	r2, ip
 8000e5a:	1a52      	subs	r2, r2, r1
 8000e5c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e60:	e738      	b.n	8000cd4 <__udivmoddi4+0xfc>
 8000e62:	4631      	mov	r1, r6
 8000e64:	4630      	mov	r0, r6
 8000e66:	e708      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000e68:	4639      	mov	r1, r7
 8000e6a:	e6e6      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e6c:	4610      	mov	r0, r2
 8000e6e:	e6fb      	b.n	8000c68 <__udivmoddi4+0x90>
 8000e70:	4548      	cmp	r0, r9
 8000e72:	d2a9      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e74:	ebb9 0802 	subs.w	r8, r9, r2
 8000e78:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e7c:	3b01      	subs	r3, #1
 8000e7e:	e7a3      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e80:	4645      	mov	r5, r8
 8000e82:	e7ea      	b.n	8000e5a <__udivmoddi4+0x282>
 8000e84:	462b      	mov	r3, r5
 8000e86:	e794      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e88:	4640      	mov	r0, r8
 8000e8a:	e7d1      	b.n	8000e30 <__udivmoddi4+0x258>
 8000e8c:	46d0      	mov	r8, sl
 8000e8e:	e77b      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e90:	3d02      	subs	r5, #2
 8000e92:	4462      	add	r2, ip
 8000e94:	e732      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e96:	4608      	mov	r0, r1
 8000e98:	e70a      	b.n	8000cb0 <__udivmoddi4+0xd8>
 8000e9a:	4464      	add	r4, ip
 8000e9c:	3802      	subs	r0, #2
 8000e9e:	e742      	b.n	8000d26 <__udivmoddi4+0x14e>

08000ea0 <__aeabi_idiv0>:
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop

08000ea4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ea4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000ea8:	ed2d 8b02 	vpush	{d8}
 8000eac:	b090      	sub	sp, #64	; 0x40
 8000eae:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eb0:	f000 fe24 	bl	8001afc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000eb4:	f000 f990 	bl	80011d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000eb8:	f000 fa94 	bl	80013e4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000ebc:	f000 fa74 	bl	80013a8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000ec0:	f000 fa42 	bl	8001348 <MX_USART2_UART_Init>
  MX_DFSDM1_Init();
 8000ec4:	f000 f9da 	bl	800127c <MX_DFSDM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(100);
 8000ec8:	2064      	movs	r0, #100	; 0x64
 8000eca:	f000 fe93 	bl	8001bf4 <HAL_Delay>
  if (HAL_DFSDM_FilterRegularStart_DMA(&hdfsdm1_filter0, buf, NN) != HAL_OK) {
 8000ece:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000ed2:	49a9      	ldr	r1, [pc, #676]	; (8001178 <main+0x2d4>)
 8000ed4:	48a9      	ldr	r0, [pc, #676]	; (800117c <main+0x2d8>)
 8000ed6:	f001 f9a3 	bl	8002220 <HAL_DFSDM_FilterRegularStart_DMA>
 8000eda:	4603      	mov	r3, r0
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d001      	beq.n	8000ee4 <main+0x40>
    Error_Handler();
 8000ee0:	f000 fb42 	bl	8001568 <Error_Handler>
  }

  // FFT init
  fs = SystemCoreClock / hdfsdm1_channel3.Init.OutputClock.Divider
 8000ee4:	4ba6      	ldr	r3, [pc, #664]	; (8001180 <main+0x2dc>)
 8000ee6:	681a      	ldr	r2, [r3, #0]
 8000ee8:	4ba6      	ldr	r3, [pc, #664]	; (8001184 <main+0x2e0>)
 8000eea:	68db      	ldr	r3, [r3, #12]
 8000eec:	fbb2 f2f3 	udiv	r2, r2, r3
      / hdfsdm1_filter0.Init.FilterParam.Oversampling
 8000ef0:	4ba2      	ldr	r3, [pc, #648]	; (800117c <main+0x2d8>)
 8000ef2:	6a1b      	ldr	r3, [r3, #32]
 8000ef4:	fbb2 f2f3 	udiv	r2, r2, r3
      / hdfsdm1_filter0.Init.FilterParam.IntOversampling;
 8000ef8:	4ba0      	ldr	r3, [pc, #640]	; (800117c <main+0x2d8>)
 8000efa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000efc:	fbb2 f3f3 	udiv	r3, r2, r3
  fs = SystemCoreClock / hdfsdm1_channel3.Init.OutputClock.Divider
 8000f00:	ee07 3a90 	vmov	s15, r3
 8000f04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f08:	4b9f      	ldr	r3, [pc, #636]	; (8001188 <main+0x2e4>)
 8000f0a:	edc3 7a00 	vstr	s15, [r3]

  // Hanning window
  const float tmp = 2.0f * M_PI / (float) NN;
 8000f0e:	4b9f      	ldr	r3, [pc, #636]	; (800118c <main+0x2e8>)
 8000f10:	617b      	str	r3, [r7, #20]
  for (uint32_t i = 0; i < NN; i++)
 8000f12:	2300      	movs	r3, #0
 8000f14:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000f16:	e01f      	b.n	8000f58 <main+0xb4>
    *(fft_win + i) = 0.5f - 0.5f * arm_cos_f32((float) i * tmp);
 8000f18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f1a:	ee07 3a90 	vmov	s15, r3
 8000f1e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000f22:	edd7 7a05 	vldr	s15, [r7, #20]
 8000f26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f2a:	eeb0 0a67 	vmov.f32	s0, s15
 8000f2e:	f005 fd17 	bl	8006960 <arm_cos_f32>
 8000f32:	eef0 7a40 	vmov.f32	s15, s0
 8000f36:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8000f3a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f40:	009b      	lsls	r3, r3, #2
 8000f42:	4a93      	ldr	r2, [pc, #588]	; (8001190 <main+0x2ec>)
 8000f44:	4413      	add	r3, r2
 8000f46:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8000f4a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f4e:	edc3 7a00 	vstr	s15, [r3]
  for (uint32_t i = 0; i < NN; i++)
 8000f52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f54:	3301      	adds	r3, #1
 8000f56:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000f58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f5a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000f5e:	d3db      	bcc.n	8000f18 <main+0x74>

  for (uint32_t i = 0; i < NN / 2; i++)
 8000f60:	2300      	movs	r3, #0
 8000f62:	62bb      	str	r3, [r7, #40]	; 0x28
 8000f64:	e016      	b.n	8000f94 <main+0xf0>
    *(fft_freq + i) = (float) i * (float) fs / (float) NN;
 8000f66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f68:	ee07 3a90 	vmov	s15, r3
 8000f6c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000f70:	4b85      	ldr	r3, [pc, #532]	; (8001188 <main+0x2e4>)
 8000f72:	edd3 7a00 	vldr	s15, [r3]
 8000f76:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000f7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f7c:	009b      	lsls	r3, r3, #2
 8000f7e:	4a85      	ldr	r2, [pc, #532]	; (8001194 <main+0x2f0>)
 8000f80:	4413      	add	r3, r2
 8000f82:	eddf 6a85 	vldr	s13, [pc, #532]	; 8001198 <main+0x2f4>
 8000f86:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f8a:	edc3 7a00 	vstr	s15, [r3]
  for (uint32_t i = 0; i < NN / 2; i++)
 8000f8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f90:	3301      	adds	r3, #1
 8000f92:	62bb      	str	r3, [r7, #40]	; 0x28
 8000f94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000f9a:	d3e4      	bcc.n	8000f66 <main+0xc2>

  arm_rfft_fast_init_f32(&S, NN);
 8000f9c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000fa0:	487e      	ldr	r0, [pc, #504]	; (800119c <main+0x2f8>)
 8000fa2:	f004 fef7 	bl	8005d94 <arm_rfft_fast_init_f32>

  printf("\r\nType 'p' to output single-shot FFT\r\n");
 8000fa6:	487e      	ldr	r0, [pc, #504]	; (80011a0 <main+0x2fc>)
 8000fa8:	f006 fdfe 	bl	8007ba8 <puts>
  HAL_UART_Receive_IT(&huart2, (uint8_t*) &cmd, 1);
 8000fac:	2201      	movs	r2, #1
 8000fae:	497d      	ldr	r1, [pc, #500]	; (80011a4 <main+0x300>)
 8000fb0:	487d      	ldr	r0, [pc, #500]	; (80011a8 <main+0x304>)
 8000fb2:	f003 facb 	bl	800454c <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
    // Wait
    while (flag)
 8000fb6:	bf00      	nop
 8000fb8:	4b7c      	ldr	r3, [pc, #496]	; (80011ac <main+0x308>)
 8000fba:	781b      	ldrb	r3, [r3, #0]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d1fb      	bne.n	8000fb8 <main+0x114>
    // Raw data output
    /*for (uint32_t i = 0; i < FFT_SampleNum; i++)
     printf("%d\r\n", FFT_inp_int32[i]);*/

    // Set input data
    for (uint32_t i = 0; i < NN; i++)
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	627b      	str	r3, [r7, #36]	; 0x24
 8000fc4:	e010      	b.n	8000fe8 <main+0x144>
      fft_in[i] = (float) fft_in_int32[i];
 8000fc6:	4a7a      	ldr	r2, [pc, #488]	; (80011b0 <main+0x30c>)
 8000fc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fce:	ee07 3a90 	vmov	s15, r3
 8000fd2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fd6:	4a77      	ldr	r2, [pc, #476]	; (80011b4 <main+0x310>)
 8000fd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fda:	009b      	lsls	r3, r3, #2
 8000fdc:	4413      	add	r3, r2
 8000fde:	edc3 7a00 	vstr	s15, [r3]
    for (uint32_t i = 0; i < NN; i++)
 8000fe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fe4:	3301      	adds	r3, #1
 8000fe6:	627b      	str	r3, [r7, #36]	; 0x24
 8000fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000fee:	d3ea      	bcc.n	8000fc6 <main+0x122>

    // Windowing
    arm_mult_f32(fft_in, fft_win, fft_in, NN);
 8000ff0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000ff4:	4a6f      	ldr	r2, [pc, #444]	; (80011b4 <main+0x310>)
 8000ff6:	4966      	ldr	r1, [pc, #408]	; (8001190 <main+0x2ec>)
 8000ff8:	486e      	ldr	r0, [pc, #440]	; (80011b4 <main+0x310>)
 8000ffa:	f005 fd3f 	bl	8006a7c <arm_mult_f32>

    // Execute FFT
    arm_rfft_fast_f32(&S, fft_in, fft_out, 0);
 8000ffe:	2300      	movs	r3, #0
 8001000:	4a6d      	ldr	r2, [pc, #436]	; (80011b8 <main+0x314>)
 8001002:	496c      	ldr	r1, [pc, #432]	; (80011b4 <main+0x310>)
 8001004:	4865      	ldr	r0, [pc, #404]	; (800119c <main+0x2f8>)
 8001006:	f004 ffa9 	bl	8005f5c <arm_rfft_fast_f32>

    // calculate magnitude
    arm_cmplx_mag_f32(fft_out, fft_mag, NN / 2);
 800100a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800100e:	496b      	ldr	r1, [pc, #428]	; (80011bc <main+0x318>)
 8001010:	4869      	ldr	r0, [pc, #420]	; (80011b8 <main+0x314>)
 8001012:	f005 fb81 	bl	8006718 <arm_cmplx_mag_f32>

    // Normalization (Unitary transformation) of magnitude
    arm_scale_f32(fft_mag, 1.0f / sqrtf((float) NN), fft_mag, NN / 2);
 8001016:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800101a:	4968      	ldr	r1, [pc, #416]	; (80011bc <main+0x318>)
 800101c:	ed9f 0a68 	vldr	s0, [pc, #416]	; 80011c0 <main+0x31c>
 8001020:	4866      	ldr	r0, [pc, #408]	; (80011bc <main+0x318>)
 8001022:	f005 fce7 	bl	80069f4 <arm_scale_f32>

    // AC coupling
    for (uint32_t i = 0; i < NN / 2; i++) {
 8001026:	2300      	movs	r3, #0
 8001028:	623b      	str	r3, [r7, #32]
 800102a:	e017      	b.n	800105c <main+0x1b8>
      if (*(fft_freq + i) < FFT_AC_COUPLING_HZ)
 800102c:	6a3b      	ldr	r3, [r7, #32]
 800102e:	009b      	lsls	r3, r3, #2
 8001030:	4a58      	ldr	r2, [pc, #352]	; (8001194 <main+0x2f0>)
 8001032:	4413      	add	r3, r2
 8001034:	edd3 7a00 	vldr	s15, [r3]
 8001038:	ed9f 7a62 	vldr	s14, [pc, #392]	; 80011c4 <main+0x320>
 800103c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001040:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001044:	d400      	bmi.n	8001048 <main+0x1a4>
        fft_mag[i] = 1.0f;
      else
        break;
 8001046:	e00d      	b.n	8001064 <main+0x1c0>
        fft_mag[i] = 1.0f;
 8001048:	4a5c      	ldr	r2, [pc, #368]	; (80011bc <main+0x318>)
 800104a:	6a3b      	ldr	r3, [r7, #32]
 800104c:	009b      	lsls	r3, r3, #2
 800104e:	4413      	add	r3, r2
 8001050:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001054:	601a      	str	r2, [r3, #0]
    for (uint32_t i = 0; i < NN / 2; i++) {
 8001056:	6a3b      	ldr	r3, [r7, #32]
 8001058:	3301      	adds	r3, #1
 800105a:	623b      	str	r3, [r7, #32]
 800105c:	6a3b      	ldr	r3, [r7, #32]
 800105e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001062:	d3e3      	bcc.n	800102c <main+0x188>
    }

    float inv_dB_base_mag = 1.0f / 1.0f;
 8001064:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001068:	613b      	str	r3, [r7, #16]
    for (uint32_t i = 0; i < NN / 2; i++)
 800106a:	2300      	movs	r3, #0
 800106c:	61fb      	str	r3, [r7, #28]
 800106e:	e01c      	b.n	80010aa <main+0x206>
      fft_db[i] = 10.0f * log10f(fft_mag[i] * inv_dB_base_mag);
 8001070:	4a52      	ldr	r2, [pc, #328]	; (80011bc <main+0x318>)
 8001072:	69fb      	ldr	r3, [r7, #28]
 8001074:	009b      	lsls	r3, r3, #2
 8001076:	4413      	add	r3, r2
 8001078:	ed93 7a00 	vldr	s14, [r3]
 800107c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001080:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001084:	eeb0 0a67 	vmov.f32	s0, s15
 8001088:	f008 fd2a 	bl	8009ae0 <log10f>
 800108c:	eef0 7a40 	vmov.f32	s15, s0
 8001090:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001094:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001098:	4a4b      	ldr	r2, [pc, #300]	; (80011c8 <main+0x324>)
 800109a:	69fb      	ldr	r3, [r7, #28]
 800109c:	009b      	lsls	r3, r3, #2
 800109e:	4413      	add	r3, r2
 80010a0:	edc3 7a00 	vstr	s15, [r3]
    for (uint32_t i = 0; i < NN / 2; i++)
 80010a4:	69fb      	ldr	r3, [r7, #28]
 80010a6:	3301      	adds	r3, #1
 80010a8:	61fb      	str	r3, [r7, #28]
 80010aa:	69fb      	ldr	r3, [r7, #28]
 80010ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80010b0:	d3de      	bcc.n	8001070 <main+0x1cc>

    // calc max mag
    float mag_max, frq_max;
    uint32_t maxIndex;
    arm_max_f32(fft_mag, NN / 2, &mag_max, &maxIndex);
 80010b2:	1d3b      	adds	r3, r7, #4
 80010b4:	f107 0208 	add.w	r2, r7, #8
 80010b8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010bc:	483f      	ldr	r0, [pc, #252]	; (80011bc <main+0x318>)
 80010be:	f004 fd35 	bl	8005b2c <arm_max_f32>
    frq_max = *(fft_freq + maxIndex);
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	009b      	lsls	r3, r3, #2
 80010c6:	4a33      	ldr	r2, [pc, #204]	; (8001194 <main+0x2f0>)
 80010c8:	4413      	add	r3, r2
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	60fb      	str	r3, [r7, #12]

    if (output_result) {
 80010ce:	4b3f      	ldr	r3, [pc, #252]	; (80011cc <main+0x328>)
 80010d0:	781b      	ldrb	r3, [r3, #0]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d04c      	beq.n	8001170 <main+0x2cc>
      printf(
 80010d6:	4b2c      	ldr	r3, [pc, #176]	; (8001188 <main+0x2e4>)
 80010d8:	edd3 7a00 	vldr	s15, [r3]
 80010dc:	eebd 8ae7 	vcvt.s32.f32	s16, s15
 80010e0:	68f8      	ldr	r0, [r7, #12]
 80010e2:	f7ff fa31 	bl	8000548 <__aeabi_f2d>
 80010e6:	4604      	mov	r4, r0
 80010e8:	460d      	mov	r5, r1
 80010ea:	68bb      	ldr	r3, [r7, #8]
 80010ec:	4618      	mov	r0, r3
 80010ee:	f7ff fa2b 	bl	8000548 <__aeabi_f2d>
 80010f2:	4602      	mov	r2, r0
 80010f4:	460b      	mov	r3, r1
 80010f6:	e9cd 2300 	strd	r2, r3, [sp]
 80010fa:	4622      	mov	r2, r4
 80010fc:	462b      	mov	r3, r5
 80010fe:	ee18 1a10 	vmov	r1, s16
 8001102:	4833      	ldr	r0, [pc, #204]	; (80011d0 <main+0x32c>)
 8001104:	f006 fcea 	bl	8007adc <iprintf>
          "\r\nSampleRate=%d, frq_max = %.1f, mag_max = %f\r\nFreq\tMag\tMag(dB)\r\n",
          (int) fs, frq_max, mag_max);
      for (uint32_t i = 0; i < NN / 2; i++) {
 8001108:	2300      	movs	r3, #0
 800110a:	61bb      	str	r3, [r7, #24]
 800110c:	e029      	b.n	8001162 <main+0x2be>
        printf("%.1f\t%f\t%f\r\n", fft_freq[i], fft_mag[i], fft_db[i]);
 800110e:	4a21      	ldr	r2, [pc, #132]	; (8001194 <main+0x2f0>)
 8001110:	69bb      	ldr	r3, [r7, #24]
 8001112:	009b      	lsls	r3, r3, #2
 8001114:	4413      	add	r3, r2
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	4618      	mov	r0, r3
 800111a:	f7ff fa15 	bl	8000548 <__aeabi_f2d>
 800111e:	4680      	mov	r8, r0
 8001120:	4689      	mov	r9, r1
 8001122:	4a26      	ldr	r2, [pc, #152]	; (80011bc <main+0x318>)
 8001124:	69bb      	ldr	r3, [r7, #24]
 8001126:	009b      	lsls	r3, r3, #2
 8001128:	4413      	add	r3, r2
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	4618      	mov	r0, r3
 800112e:	f7ff fa0b 	bl	8000548 <__aeabi_f2d>
 8001132:	4604      	mov	r4, r0
 8001134:	460d      	mov	r5, r1
 8001136:	4a24      	ldr	r2, [pc, #144]	; (80011c8 <main+0x324>)
 8001138:	69bb      	ldr	r3, [r7, #24]
 800113a:	009b      	lsls	r3, r3, #2
 800113c:	4413      	add	r3, r2
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	4618      	mov	r0, r3
 8001142:	f7ff fa01 	bl	8000548 <__aeabi_f2d>
 8001146:	4602      	mov	r2, r0
 8001148:	460b      	mov	r3, r1
 800114a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800114e:	e9cd 4500 	strd	r4, r5, [sp]
 8001152:	4642      	mov	r2, r8
 8001154:	464b      	mov	r3, r9
 8001156:	481f      	ldr	r0, [pc, #124]	; (80011d4 <main+0x330>)
 8001158:	f006 fcc0 	bl	8007adc <iprintf>
      for (uint32_t i = 0; i < NN / 2; i++) {
 800115c:	69bb      	ldr	r3, [r7, #24]
 800115e:	3301      	adds	r3, #1
 8001160:	61bb      	str	r3, [r7, #24]
 8001162:	69bb      	ldr	r3, [r7, #24]
 8001164:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001168:	d3d1      	bcc.n	800110e <main+0x26a>
      }

      output_result = false;
 800116a:	4b18      	ldr	r3, [pc, #96]	; (80011cc <main+0x328>)
 800116c:	2200      	movs	r2, #0
 800116e:	701a      	strb	r2, [r3, #0]
    }

    // HAL_Delay(2000);

    flag = true;        // <- Continuous transformation
 8001170:	4b0e      	ldr	r3, [pc, #56]	; (80011ac <main+0x308>)
 8001172:	2201      	movs	r2, #1
 8001174:	701a      	strb	r2, [r3, #0]
  while (1) {
 8001176:	e71e      	b.n	8000fb6 <main+0x112>
 8001178:	20000350 	.word	0x20000350
 800117c:	200001f4 	.word	0x200001f4
 8001180:	20000004 	.word	0x20000004
 8001184:	20000248 	.word	0x20000248
 8001188:	20004368 	.word	0x20004368
 800118c:	3b490fdb 	.word	0x3b490fdb
 8001190:	2000d36c 	.word	0x2000d36c
 8001194:	2000c36c 	.word	0x2000c36c
 8001198:	45000000 	.word	0x45000000
 800119c:	20004350 	.word	0x20004350
 80011a0:	08009e38 	.word	0x08009e38
 80011a4:	2000f36d 	.word	0x2000f36d
 80011a8:	200002c8 	.word	0x200002c8
 80011ac:	20000000 	.word	0x20000000
 80011b0:	2000436c 	.word	0x2000436c
 80011b4:	2000636c 	.word	0x2000636c
 80011b8:	2000836c 	.word	0x2000836c
 80011bc:	2000a36c 	.word	0x2000a36c
 80011c0:	3cb504f3 	.word	0x3cb504f3
 80011c4:	447a0000 	.word	0x447a0000
 80011c8:	2000b36c 	.word	0x2000b36c
 80011cc:	2000f36c 	.word	0x2000f36c
 80011d0:	08009e60 	.word	0x08009e60
 80011d4:	08009ea4 	.word	0x08009ea4

080011d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b096      	sub	sp, #88	; 0x58
 80011dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011de:	f107 0314 	add.w	r3, r7, #20
 80011e2:	2244      	movs	r2, #68	; 0x44
 80011e4:	2100      	movs	r1, #0
 80011e6:	4618      	mov	r0, r3
 80011e8:	f006 fdbe 	bl	8007d68 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011ec:	463b      	mov	r3, r7
 80011ee:	2200      	movs	r2, #0
 80011f0:	601a      	str	r2, [r3, #0]
 80011f2:	605a      	str	r2, [r3, #4]
 80011f4:	609a      	str	r2, [r3, #8]
 80011f6:	60da      	str	r2, [r3, #12]
 80011f8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80011fa:	f44f 7000 	mov.w	r0, #512	; 0x200
 80011fe:	f001 fdbb 	bl	8002d78 <HAL_PWREx_ControlVoltageScaling>
 8001202:	4603      	mov	r3, r0
 8001204:	2b00      	cmp	r3, #0
 8001206:	d001      	beq.n	800120c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001208:	f000 f9ae 	bl	8001568 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800120c:	2302      	movs	r3, #2
 800120e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001210:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001214:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001216:	2310      	movs	r3, #16
 8001218:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800121a:	2302      	movs	r3, #2
 800121c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800121e:	2302      	movs	r3, #2
 8001220:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001222:	2301      	movs	r3, #1
 8001224:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001226:	230a      	movs	r3, #10
 8001228:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800122a:	2307      	movs	r3, #7
 800122c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800122e:	2302      	movs	r3, #2
 8001230:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001232:	2302      	movs	r3, #2
 8001234:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001236:	f107 0314 	add.w	r3, r7, #20
 800123a:	4618      	mov	r0, r3
 800123c:	f001 fdf2 	bl	8002e24 <HAL_RCC_OscConfig>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d001      	beq.n	800124a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001246:	f000 f98f 	bl	8001568 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800124a:	230f      	movs	r3, #15
 800124c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800124e:	2303      	movs	r3, #3
 8001250:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001252:	2300      	movs	r3, #0
 8001254:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001256:	2300      	movs	r3, #0
 8001258:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800125a:	2300      	movs	r3, #0
 800125c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800125e:	463b      	mov	r3, r7
 8001260:	2104      	movs	r1, #4
 8001262:	4618      	mov	r0, r3
 8001264:	f002 f9ba 	bl	80035dc <HAL_RCC_ClockConfig>
 8001268:	4603      	mov	r3, r0
 800126a:	2b00      	cmp	r3, #0
 800126c:	d001      	beq.n	8001272 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800126e:	f000 f97b 	bl	8001568 <Error_Handler>
  }
}
 8001272:	bf00      	nop
 8001274:	3758      	adds	r7, #88	; 0x58
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
	...

0800127c <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_filter0.Instance = DFSDM1_Filter0;
 8001280:	4b2c      	ldr	r3, [pc, #176]	; (8001334 <MX_DFSDM1_Init+0xb8>)
 8001282:	4a2d      	ldr	r2, [pc, #180]	; (8001338 <MX_DFSDM1_Init+0xbc>)
 8001284:	601a      	str	r2, [r3, #0]
  hdfsdm1_filter0.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 8001286:	4b2b      	ldr	r3, [pc, #172]	; (8001334 <MX_DFSDM1_Init+0xb8>)
 8001288:	2200      	movs	r2, #0
 800128a:	605a      	str	r2, [r3, #4]
  hdfsdm1_filter0.Init.RegularParam.FastMode = ENABLE;
 800128c:	4b29      	ldr	r3, [pc, #164]	; (8001334 <MX_DFSDM1_Init+0xb8>)
 800128e:	2201      	movs	r2, #1
 8001290:	721a      	strb	r2, [r3, #8]
  hdfsdm1_filter0.Init.RegularParam.DmaMode = ENABLE;
 8001292:	4b28      	ldr	r3, [pc, #160]	; (8001334 <MX_DFSDM1_Init+0xb8>)
 8001294:	2201      	movs	r2, #1
 8001296:	725a      	strb	r2, [r3, #9]
  hdfsdm1_filter0.Init.FilterParam.SincOrder = DFSDM_FILTER_SINC3_ORDER;
 8001298:	4b26      	ldr	r3, [pc, #152]	; (8001334 <MX_DFSDM1_Init+0xb8>)
 800129a:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 800129e:	61da      	str	r2, [r3, #28]
  hdfsdm1_filter0.Init.FilterParam.Oversampling = 128;
 80012a0:	4b24      	ldr	r3, [pc, #144]	; (8001334 <MX_DFSDM1_Init+0xb8>)
 80012a2:	2280      	movs	r2, #128	; 0x80
 80012a4:	621a      	str	r2, [r3, #32]
  hdfsdm1_filter0.Init.FilterParam.IntOversampling = 1;
 80012a6:	4b23      	ldr	r3, [pc, #140]	; (8001334 <MX_DFSDM1_Init+0xb8>)
 80012a8:	2201      	movs	r2, #1
 80012aa:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_DFSDM_FilterInit(&hdfsdm1_filter0) != HAL_OK)
 80012ac:	4821      	ldr	r0, [pc, #132]	; (8001334 <MX_DFSDM1_Init+0xb8>)
 80012ae:	f000 fe97 	bl	8001fe0 <HAL_DFSDM_FilterInit>
 80012b2:	4603      	mov	r3, r0
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d001      	beq.n	80012bc <MX_DFSDM1_Init+0x40>
  {
    Error_Handler();
 80012b8:	f000 f956 	bl	8001568 <Error_Handler>
  }
  hdfsdm1_channel3.Instance = DFSDM1_Channel3;
 80012bc:	4b1f      	ldr	r3, [pc, #124]	; (800133c <MX_DFSDM1_Init+0xc0>)
 80012be:	4a20      	ldr	r2, [pc, #128]	; (8001340 <MX_DFSDM1_Init+0xc4>)
 80012c0:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel3.Init.OutputClock.Activation = ENABLE;
 80012c2:	4b1e      	ldr	r3, [pc, #120]	; (800133c <MX_DFSDM1_Init+0xc0>)
 80012c4:	2201      	movs	r2, #1
 80012c6:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel3.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 80012c8:	4b1c      	ldr	r3, [pc, #112]	; (800133c <MX_DFSDM1_Init+0xc0>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel3.Init.OutputClock.Divider = 32;
 80012ce:	4b1b      	ldr	r3, [pc, #108]	; (800133c <MX_DFSDM1_Init+0xc0>)
 80012d0:	2220      	movs	r2, #32
 80012d2:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel3.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 80012d4:	4b19      	ldr	r3, [pc, #100]	; (800133c <MX_DFSDM1_Init+0xc0>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel3.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 80012da:	4b18      	ldr	r3, [pc, #96]	; (800133c <MX_DFSDM1_Init+0xc0>)
 80012dc:	2200      	movs	r2, #0
 80012de:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel3.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 80012e0:	4b16      	ldr	r3, [pc, #88]	; (800133c <MX_DFSDM1_Init+0xc0>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel3.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 80012e6:	4b15      	ldr	r3, [pc, #84]	; (800133c <MX_DFSDM1_Init+0xc0>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel3.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 80012ec:	4b13      	ldr	r3, [pc, #76]	; (800133c <MX_DFSDM1_Init+0xc0>)
 80012ee:	2204      	movs	r2, #4
 80012f0:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel3.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 80012f2:	4b12      	ldr	r3, [pc, #72]	; (800133c <MX_DFSDM1_Init+0xc0>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel3.Init.Awd.Oversampling = 1;
 80012f8:	4b10      	ldr	r3, [pc, #64]	; (800133c <MX_DFSDM1_Init+0xc0>)
 80012fa:	2201      	movs	r2, #1
 80012fc:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel3.Init.Offset = 0;
 80012fe:	4b0f      	ldr	r3, [pc, #60]	; (800133c <MX_DFSDM1_Init+0xc0>)
 8001300:	2200      	movs	r2, #0
 8001302:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel3.Init.RightBitShift = 0x06;
 8001304:	4b0d      	ldr	r3, [pc, #52]	; (800133c <MX_DFSDM1_Init+0xc0>)
 8001306:	2206      	movs	r2, #6
 8001308:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel3) != HAL_OK)
 800130a:	480c      	ldr	r0, [pc, #48]	; (800133c <MX_DFSDM1_Init+0xc0>)
 800130c:	f000 fda8 	bl	8001e60 <HAL_DFSDM_ChannelInit>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d001      	beq.n	800131a <MX_DFSDM1_Init+0x9e>
  {
    Error_Handler();
 8001316:	f000 f927 	bl	8001568 <Error_Handler>
  }
  if (HAL_DFSDM_FilterConfigRegChannel(&hdfsdm1_filter0, DFSDM_CHANNEL_3, DFSDM_CONTINUOUS_CONV_ON) != HAL_OK)
 800131a:	2201      	movs	r2, #1
 800131c:	4909      	ldr	r1, [pc, #36]	; (8001344 <MX_DFSDM1_Init+0xc8>)
 800131e:	4805      	ldr	r0, [pc, #20]	; (8001334 <MX_DFSDM1_Init+0xb8>)
 8001320:	f000 ff38 	bl	8002194 <HAL_DFSDM_FilterConfigRegChannel>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d001      	beq.n	800132e <MX_DFSDM1_Init+0xb2>
  {
    Error_Handler();
 800132a:	f000 f91d 	bl	8001568 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 800132e:	bf00      	nop
 8001330:	bd80      	pop	{r7, pc}
 8001332:	bf00      	nop
 8001334:	200001f4 	.word	0x200001f4
 8001338:	40016100 	.word	0x40016100
 800133c:	20000248 	.word	0x20000248
 8001340:	40016060 	.word	0x40016060
 8001344:	00030008 	.word	0x00030008

08001348 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800134c:	4b14      	ldr	r3, [pc, #80]	; (80013a0 <MX_USART2_UART_Init+0x58>)
 800134e:	4a15      	ldr	r2, [pc, #84]	; (80013a4 <MX_USART2_UART_Init+0x5c>)
 8001350:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001352:	4b13      	ldr	r3, [pc, #76]	; (80013a0 <MX_USART2_UART_Init+0x58>)
 8001354:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001358:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800135a:	4b11      	ldr	r3, [pc, #68]	; (80013a0 <MX_USART2_UART_Init+0x58>)
 800135c:	2200      	movs	r2, #0
 800135e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001360:	4b0f      	ldr	r3, [pc, #60]	; (80013a0 <MX_USART2_UART_Init+0x58>)
 8001362:	2200      	movs	r2, #0
 8001364:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001366:	4b0e      	ldr	r3, [pc, #56]	; (80013a0 <MX_USART2_UART_Init+0x58>)
 8001368:	2200      	movs	r2, #0
 800136a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800136c:	4b0c      	ldr	r3, [pc, #48]	; (80013a0 <MX_USART2_UART_Init+0x58>)
 800136e:	220c      	movs	r2, #12
 8001370:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001372:	4b0b      	ldr	r3, [pc, #44]	; (80013a0 <MX_USART2_UART_Init+0x58>)
 8001374:	2200      	movs	r2, #0
 8001376:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001378:	4b09      	ldr	r3, [pc, #36]	; (80013a0 <MX_USART2_UART_Init+0x58>)
 800137a:	2200      	movs	r2, #0
 800137c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800137e:	4b08      	ldr	r3, [pc, #32]	; (80013a0 <MX_USART2_UART_Init+0x58>)
 8001380:	2200      	movs	r2, #0
 8001382:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001384:	4b06      	ldr	r3, [pc, #24]	; (80013a0 <MX_USART2_UART_Init+0x58>)
 8001386:	2200      	movs	r2, #0
 8001388:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800138a:	4805      	ldr	r0, [pc, #20]	; (80013a0 <MX_USART2_UART_Init+0x58>)
 800138c:	f003 f806 	bl	800439c <HAL_UART_Init>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001396:	f000 f8e7 	bl	8001568 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800139a:	bf00      	nop
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	200002c8 	.word	0x200002c8
 80013a4:	40004400 	.word	0x40004400

080013a8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b082      	sub	sp, #8
 80013ac:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80013ae:	4b0c      	ldr	r3, [pc, #48]	; (80013e0 <MX_DMA_Init+0x38>)
 80013b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80013b2:	4a0b      	ldr	r2, [pc, #44]	; (80013e0 <MX_DMA_Init+0x38>)
 80013b4:	f043 0301 	orr.w	r3, r3, #1
 80013b8:	6493      	str	r3, [r2, #72]	; 0x48
 80013ba:	4b09      	ldr	r3, [pc, #36]	; (80013e0 <MX_DMA_Init+0x38>)
 80013bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80013be:	f003 0301 	and.w	r3, r3, #1
 80013c2:	607b      	str	r3, [r7, #4]
 80013c4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80013c6:	2200      	movs	r2, #0
 80013c8:	2100      	movs	r1, #0
 80013ca:	200e      	movs	r0, #14
 80013cc:	f000 fd11 	bl	8001df2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80013d0:	200e      	movs	r0, #14
 80013d2:	f000 fd2a 	bl	8001e2a <HAL_NVIC_EnableIRQ>

}
 80013d6:	bf00      	nop
 80013d8:	3708      	adds	r7, #8
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	40021000 	.word	0x40021000

080013e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b08a      	sub	sp, #40	; 0x28
 80013e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013ea:	f107 0314 	add.w	r3, r7, #20
 80013ee:	2200      	movs	r2, #0
 80013f0:	601a      	str	r2, [r3, #0]
 80013f2:	605a      	str	r2, [r3, #4]
 80013f4:	609a      	str	r2, [r3, #8]
 80013f6:	60da      	str	r2, [r3, #12]
 80013f8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013fa:	4b2b      	ldr	r3, [pc, #172]	; (80014a8 <MX_GPIO_Init+0xc4>)
 80013fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013fe:	4a2a      	ldr	r2, [pc, #168]	; (80014a8 <MX_GPIO_Init+0xc4>)
 8001400:	f043 0304 	orr.w	r3, r3, #4
 8001404:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001406:	4b28      	ldr	r3, [pc, #160]	; (80014a8 <MX_GPIO_Init+0xc4>)
 8001408:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800140a:	f003 0304 	and.w	r3, r3, #4
 800140e:	613b      	str	r3, [r7, #16]
 8001410:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001412:	4b25      	ldr	r3, [pc, #148]	; (80014a8 <MX_GPIO_Init+0xc4>)
 8001414:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001416:	4a24      	ldr	r2, [pc, #144]	; (80014a8 <MX_GPIO_Init+0xc4>)
 8001418:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800141c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800141e:	4b22      	ldr	r3, [pc, #136]	; (80014a8 <MX_GPIO_Init+0xc4>)
 8001420:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001422:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001426:	60fb      	str	r3, [r7, #12]
 8001428:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800142a:	4b1f      	ldr	r3, [pc, #124]	; (80014a8 <MX_GPIO_Init+0xc4>)
 800142c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800142e:	4a1e      	ldr	r2, [pc, #120]	; (80014a8 <MX_GPIO_Init+0xc4>)
 8001430:	f043 0301 	orr.w	r3, r3, #1
 8001434:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001436:	4b1c      	ldr	r3, [pc, #112]	; (80014a8 <MX_GPIO_Init+0xc4>)
 8001438:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800143a:	f003 0301 	and.w	r3, r3, #1
 800143e:	60bb      	str	r3, [r7, #8]
 8001440:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001442:	4b19      	ldr	r3, [pc, #100]	; (80014a8 <MX_GPIO_Init+0xc4>)
 8001444:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001446:	4a18      	ldr	r2, [pc, #96]	; (80014a8 <MX_GPIO_Init+0xc4>)
 8001448:	f043 0302 	orr.w	r3, r3, #2
 800144c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800144e:	4b16      	ldr	r3, [pc, #88]	; (80014a8 <MX_GPIO_Init+0xc4>)
 8001450:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001452:	f003 0302 	and.w	r3, r3, #2
 8001456:	607b      	str	r3, [r7, #4]
 8001458:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800145a:	2200      	movs	r2, #0
 800145c:	2120      	movs	r1, #32
 800145e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001462:	f001 fc63 	bl	8002d2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001466:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800146a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800146c:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001470:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001472:	2300      	movs	r3, #0
 8001474:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001476:	f107 0314 	add.w	r3, r7, #20
 800147a:	4619      	mov	r1, r3
 800147c:	480b      	ldr	r0, [pc, #44]	; (80014ac <MX_GPIO_Init+0xc8>)
 800147e:	f001 faab 	bl	80029d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001482:	2320      	movs	r3, #32
 8001484:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001486:	2301      	movs	r3, #1
 8001488:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148a:	2300      	movs	r3, #0
 800148c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800148e:	2300      	movs	r3, #0
 8001490:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001492:	f107 0314 	add.w	r3, r7, #20
 8001496:	4619      	mov	r1, r3
 8001498:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800149c:	f001 fa9c 	bl	80029d8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80014a0:	bf00      	nop
 80014a2:	3728      	adds	r7, #40	; 0x28
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	40021000 	.word	0x40021000
 80014ac:	48000800 	.word	0x48000800

080014b0 <HAL_DFSDM_FilterRegConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_DFSDM_FilterRegConvCpltCallback(
    DFSDM_Filter_HandleTypeDef *hdfsdm_filter) {
 80014b0:	b480      	push	{r7}
 80014b2:	b085      	sub	sp, #20
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
  if (flag) {
 80014b8:	4b0f      	ldr	r3, [pc, #60]	; (80014f8 <HAL_DFSDM_FilterRegConvCpltCallback+0x48>)
 80014ba:	781b      	ldrb	r3, [r3, #0]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d014      	beq.n	80014ea <HAL_DFSDM_FilterRegConvCpltCallback+0x3a>
    for (uint32_t i = 0; i < NN; i++) {
 80014c0:	2300      	movs	r3, #0
 80014c2:	60fb      	str	r3, [r7, #12]
 80014c4:	e00a      	b.n	80014dc <HAL_DFSDM_FilterRegConvCpltCallback+0x2c>
      fft_in_int32[i] = buf[i];
 80014c6:	4a0d      	ldr	r2, [pc, #52]	; (80014fc <HAL_DFSDM_FilterRegConvCpltCallback+0x4c>)
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80014ce:	490c      	ldr	r1, [pc, #48]	; (8001500 <HAL_DFSDM_FilterRegConvCpltCallback+0x50>)
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (uint32_t i = 0; i < NN; i++) {
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	3301      	adds	r3, #1
 80014da:	60fb      	str	r3, [r7, #12]
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80014e2:	d3f0      	bcc.n	80014c6 <HAL_DFSDM_FilterRegConvCpltCallback+0x16>
    }
    flag = false;
 80014e4:	4b04      	ldr	r3, [pc, #16]	; (80014f8 <HAL_DFSDM_FilterRegConvCpltCallback+0x48>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	701a      	strb	r2, [r3, #0]
  }

}
 80014ea:	bf00      	nop
 80014ec:	3714      	adds	r7, #20
 80014ee:	46bd      	mov	sp, r7
 80014f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f4:	4770      	bx	lr
 80014f6:	bf00      	nop
 80014f8:	20000000 	.word	0x20000000
 80014fc:	20000350 	.word	0x20000350
 8001500:	2000436c 	.word	0x2000436c

08001504 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001504:	b580      	push	{r7, lr}
 8001506:	b082      	sub	sp, #8
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]

  switch (cmd) {
 800150c:	4b08      	ldr	r3, [pc, #32]	; (8001530 <HAL_UART_RxCpltCallback+0x2c>)
 800150e:	781b      	ldrb	r3, [r3, #0]
 8001510:	2b70      	cmp	r3, #112	; 0x70
 8001512:	d103      	bne.n	800151c <HAL_UART_RxCpltCallback+0x18>

  case 'p':  // pixels
    output_result = true;
 8001514:	4b07      	ldr	r3, [pc, #28]	; (8001534 <HAL_UART_RxCpltCallback+0x30>)
 8001516:	2201      	movs	r2, #1
 8001518:	701a      	strb	r2, [r3, #0]
    break;
 800151a:	e000      	b.n	800151e <HAL_UART_RxCpltCallback+0x1a>
  default:
    break;
 800151c:	bf00      	nop
  }

  HAL_UART_Receive_IT(&huart2, (uint8_t*) &cmd, 1);
 800151e:	2201      	movs	r2, #1
 8001520:	4903      	ldr	r1, [pc, #12]	; (8001530 <HAL_UART_RxCpltCallback+0x2c>)
 8001522:	4805      	ldr	r0, [pc, #20]	; (8001538 <HAL_UART_RxCpltCallback+0x34>)
 8001524:	f003 f812 	bl	800454c <HAL_UART_Receive_IT>
}
 8001528:	bf00      	nop
 800152a:	3708      	adds	r7, #8
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}
 8001530:	2000f36d 	.word	0x2000f36d
 8001534:	2000f36c 	.word	0x2000f36c
 8001538:	200002c8 	.word	0x200002c8

0800153c <_write>:

int _write(int file, char *pbuf, int len) {
 800153c:	b580      	push	{r7, lr}
 800153e:	b084      	sub	sp, #16
 8001540:	af00      	add	r7, sp, #0
 8001542:	60f8      	str	r0, [r7, #12]
 8001544:	60b9      	str	r1, [r7, #8]
 8001546:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t*) pbuf, len, 1000);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	b29a      	uxth	r2, r3
 800154c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001550:	68b9      	ldr	r1, [r7, #8]
 8001552:	4804      	ldr	r0, [pc, #16]	; (8001564 <_write+0x28>)
 8001554:	f002 ff70 	bl	8004438 <HAL_UART_Transmit>
  return len;
 8001558:	687b      	ldr	r3, [r7, #4]
}
 800155a:	4618      	mov	r0, r3
 800155c:	3710      	adds	r7, #16
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	200002c8 	.word	0x200002c8

08001568 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800156c:	b672      	cpsid	i
}
 800156e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();

  while (1) {
 8001570:	e7fe      	b.n	8001570 <Error_Handler+0x8>
	...

08001574 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001574:	b480      	push	{r7}
 8001576:	b083      	sub	sp, #12
 8001578:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800157a:	4b0f      	ldr	r3, [pc, #60]	; (80015b8 <HAL_MspInit+0x44>)
 800157c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800157e:	4a0e      	ldr	r2, [pc, #56]	; (80015b8 <HAL_MspInit+0x44>)
 8001580:	f043 0301 	orr.w	r3, r3, #1
 8001584:	6613      	str	r3, [r2, #96]	; 0x60
 8001586:	4b0c      	ldr	r3, [pc, #48]	; (80015b8 <HAL_MspInit+0x44>)
 8001588:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800158a:	f003 0301 	and.w	r3, r3, #1
 800158e:	607b      	str	r3, [r7, #4]
 8001590:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001592:	4b09      	ldr	r3, [pc, #36]	; (80015b8 <HAL_MspInit+0x44>)
 8001594:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001596:	4a08      	ldr	r2, [pc, #32]	; (80015b8 <HAL_MspInit+0x44>)
 8001598:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800159c:	6593      	str	r3, [r2, #88]	; 0x58
 800159e:	4b06      	ldr	r3, [pc, #24]	; (80015b8 <HAL_MspInit+0x44>)
 80015a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015a6:	603b      	str	r3, [r7, #0]
 80015a8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015aa:	bf00      	nop
 80015ac:	370c      	adds	r7, #12
 80015ae:	46bd      	mov	sp, r7
 80015b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b4:	4770      	bx	lr
 80015b6:	bf00      	nop
 80015b8:	40021000 	.word	0x40021000

080015bc <HAL_DFSDM_FilterMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_filter: DFSDM_Filter handle pointer
* @retval None
*/
void HAL_DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef* hdfsdm_filter)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b0ac      	sub	sp, #176	; 0xb0
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015c4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80015c8:	2200      	movs	r2, #0
 80015ca:	601a      	str	r2, [r3, #0]
 80015cc:	605a      	str	r2, [r3, #4]
 80015ce:	609a      	str	r2, [r3, #8]
 80015d0:	60da      	str	r2, [r3, #12]
 80015d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80015d4:	f107 0314 	add.w	r3, r7, #20
 80015d8:	2288      	movs	r2, #136	; 0x88
 80015da:	2100      	movs	r1, #0
 80015dc:	4618      	mov	r0, r3
 80015de:	f006 fbc3 	bl	8007d68 <memset>
  if(DFSDM1_Init == 0)
 80015e2:	4b44      	ldr	r3, [pc, #272]	; (80016f4 <HAL_DFSDM_FilterMspInit+0x138>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d14a      	bne.n	8001680 <HAL_DFSDM_FilterMspInit+0xc4>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 80015ea:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80015ee:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 80015f0:	2300      	movs	r3, #0
 80015f2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015f6:	f107 0314 	add.w	r3, r7, #20
 80015fa:	4618      	mov	r0, r3
 80015fc:	f002 fa12 	bl	8003a24 <HAL_RCCEx_PeriphCLKConfig>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d001      	beq.n	800160a <HAL_DFSDM_FilterMspInit+0x4e>
    {
      Error_Handler();
 8001606:	f7ff ffaf 	bl	8001568 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 800160a:	4b3b      	ldr	r3, [pc, #236]	; (80016f8 <HAL_DFSDM_FilterMspInit+0x13c>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	3301      	adds	r3, #1
 8001610:	4a39      	ldr	r2, [pc, #228]	; (80016f8 <HAL_DFSDM_FilterMspInit+0x13c>)
 8001612:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8001614:	4b38      	ldr	r3, [pc, #224]	; (80016f8 <HAL_DFSDM_FilterMspInit+0x13c>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	2b01      	cmp	r3, #1
 800161a:	d10b      	bne.n	8001634 <HAL_DFSDM_FilterMspInit+0x78>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 800161c:	4b37      	ldr	r3, [pc, #220]	; (80016fc <HAL_DFSDM_FilterMspInit+0x140>)
 800161e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001620:	4a36      	ldr	r2, [pc, #216]	; (80016fc <HAL_DFSDM_FilterMspInit+0x140>)
 8001622:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001626:	6613      	str	r3, [r2, #96]	; 0x60
 8001628:	4b34      	ldr	r3, [pc, #208]	; (80016fc <HAL_DFSDM_FilterMspInit+0x140>)
 800162a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800162c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001630:	613b      	str	r3, [r7, #16]
 8001632:	693b      	ldr	r3, [r7, #16]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001634:	4b31      	ldr	r3, [pc, #196]	; (80016fc <HAL_DFSDM_FilterMspInit+0x140>)
 8001636:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001638:	4a30      	ldr	r2, [pc, #192]	; (80016fc <HAL_DFSDM_FilterMspInit+0x140>)
 800163a:	f043 0304 	orr.w	r3, r3, #4
 800163e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001640:	4b2e      	ldr	r3, [pc, #184]	; (80016fc <HAL_DFSDM_FilterMspInit+0x140>)
 8001642:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001644:	f003 0304 	and.w	r3, r3, #4
 8001648:	60fb      	str	r3, [r7, #12]
 800164a:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PC2     ------> DFSDM1_CKOUT
    PC7     ------> DFSDM1_DATIN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_7;
 800164c:	2384      	movs	r3, #132	; 0x84
 800164e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001652:	2302      	movs	r3, #2
 8001654:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001658:	2300      	movs	r3, #0
 800165a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800165e:	2300      	movs	r3, #0
 8001660:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001664:	2306      	movs	r3, #6
 8001666:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800166a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800166e:	4619      	mov	r1, r3
 8001670:	4823      	ldr	r0, [pc, #140]	; (8001700 <HAL_DFSDM_FilterMspInit+0x144>)
 8001672:	f001 f9b1 	bl	80029d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8001676:	4b1f      	ldr	r3, [pc, #124]	; (80016f4 <HAL_DFSDM_FilterMspInit+0x138>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	3301      	adds	r3, #1
 800167c:	4a1d      	ldr	r2, [pc, #116]	; (80016f4 <HAL_DFSDM_FilterMspInit+0x138>)
 800167e:	6013      	str	r3, [r2, #0]
  }

    /* DFSDM1 DMA Init */
    /* DFSDM1_FLT0 Init */
  if(hdfsdm_filter->Instance == DFSDM1_Filter0){
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4a1f      	ldr	r2, [pc, #124]	; (8001704 <HAL_DFSDM_FilterMspInit+0x148>)
 8001686:	4293      	cmp	r3, r2
 8001688:	d130      	bne.n	80016ec <HAL_DFSDM_FilterMspInit+0x130>
    hdma_dfsdm1_flt0.Instance = DMA1_Channel4;
 800168a:	4b1f      	ldr	r3, [pc, #124]	; (8001708 <HAL_DFSDM_FilterMspInit+0x14c>)
 800168c:	4a1f      	ldr	r2, [pc, #124]	; (800170c <HAL_DFSDM_FilterMspInit+0x150>)
 800168e:	601a      	str	r2, [r3, #0]
    hdma_dfsdm1_flt0.Init.Request = DMA_REQUEST_0;
 8001690:	4b1d      	ldr	r3, [pc, #116]	; (8001708 <HAL_DFSDM_FilterMspInit+0x14c>)
 8001692:	2200      	movs	r2, #0
 8001694:	605a      	str	r2, [r3, #4]
    hdma_dfsdm1_flt0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001696:	4b1c      	ldr	r3, [pc, #112]	; (8001708 <HAL_DFSDM_FilterMspInit+0x14c>)
 8001698:	2200      	movs	r2, #0
 800169a:	609a      	str	r2, [r3, #8]
    hdma_dfsdm1_flt0.Init.PeriphInc = DMA_PINC_DISABLE;
 800169c:	4b1a      	ldr	r3, [pc, #104]	; (8001708 <HAL_DFSDM_FilterMspInit+0x14c>)
 800169e:	2200      	movs	r2, #0
 80016a0:	60da      	str	r2, [r3, #12]
    hdma_dfsdm1_flt0.Init.MemInc = DMA_MINC_ENABLE;
 80016a2:	4b19      	ldr	r3, [pc, #100]	; (8001708 <HAL_DFSDM_FilterMspInit+0x14c>)
 80016a4:	2280      	movs	r2, #128	; 0x80
 80016a6:	611a      	str	r2, [r3, #16]
    hdma_dfsdm1_flt0.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80016a8:	4b17      	ldr	r3, [pc, #92]	; (8001708 <HAL_DFSDM_FilterMspInit+0x14c>)
 80016aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80016ae:	615a      	str	r2, [r3, #20]
    hdma_dfsdm1_flt0.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80016b0:	4b15      	ldr	r3, [pc, #84]	; (8001708 <HAL_DFSDM_FilterMspInit+0x14c>)
 80016b2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80016b6:	619a      	str	r2, [r3, #24]
    hdma_dfsdm1_flt0.Init.Mode = DMA_CIRCULAR;
 80016b8:	4b13      	ldr	r3, [pc, #76]	; (8001708 <HAL_DFSDM_FilterMspInit+0x14c>)
 80016ba:	2220      	movs	r2, #32
 80016bc:	61da      	str	r2, [r3, #28]
    hdma_dfsdm1_flt0.Init.Priority = DMA_PRIORITY_LOW;
 80016be:	4b12      	ldr	r3, [pc, #72]	; (8001708 <HAL_DFSDM_FilterMspInit+0x14c>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dfsdm1_flt0) != HAL_OK)
 80016c4:	4810      	ldr	r0, [pc, #64]	; (8001708 <HAL_DFSDM_FilterMspInit+0x14c>)
 80016c6:	f000 ff11 	bl	80024ec <HAL_DMA_Init>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d001      	beq.n	80016d4 <HAL_DFSDM_FilterMspInit+0x118>
    {
      Error_Handler();
 80016d0:	f7ff ff4a 	bl	8001568 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hdfsdm_filter,hdmaInj,hdma_dfsdm1_flt0);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	4a0c      	ldr	r2, [pc, #48]	; (8001708 <HAL_DFSDM_FilterMspInit+0x14c>)
 80016d8:	62da      	str	r2, [r3, #44]	; 0x2c
 80016da:	4a0b      	ldr	r2, [pc, #44]	; (8001708 <HAL_DFSDM_FilterMspInit+0x14c>)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(hdfsdm_filter,hdmaReg,hdma_dfsdm1_flt0);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	4a09      	ldr	r2, [pc, #36]	; (8001708 <HAL_DFSDM_FilterMspInit+0x14c>)
 80016e4:	629a      	str	r2, [r3, #40]	; 0x28
 80016e6:	4a08      	ldr	r2, [pc, #32]	; (8001708 <HAL_DFSDM_FilterMspInit+0x14c>)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	6293      	str	r3, [r2, #40]	; 0x28
  }

}
 80016ec:	bf00      	nop
 80016ee:	37b0      	adds	r7, #176	; 0xb0
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	2000f374 	.word	0x2000f374
 80016f8:	2000f370 	.word	0x2000f370
 80016fc:	40021000 	.word	0x40021000
 8001700:	48000800 	.word	0x48000800
 8001704:	40016100 	.word	0x40016100
 8001708:	20000280 	.word	0x20000280
 800170c:	40020044 	.word	0x40020044

08001710 <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b0ac      	sub	sp, #176	; 0xb0
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001718:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800171c:	2200      	movs	r2, #0
 800171e:	601a      	str	r2, [r3, #0]
 8001720:	605a      	str	r2, [r3, #4]
 8001722:	609a      	str	r2, [r3, #8]
 8001724:	60da      	str	r2, [r3, #12]
 8001726:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001728:	f107 0314 	add.w	r3, r7, #20
 800172c:	2288      	movs	r2, #136	; 0x88
 800172e:	2100      	movs	r1, #0
 8001730:	4618      	mov	r0, r3
 8001732:	f006 fb19 	bl	8007d68 <memset>
  if(DFSDM1_Init == 0)
 8001736:	4b29      	ldr	r3, [pc, #164]	; (80017dc <HAL_DFSDM_ChannelMspInit+0xcc>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d14a      	bne.n	80017d4 <HAL_DFSDM_ChannelMspInit+0xc4>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 800173e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001742:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8001744:	2300      	movs	r3, #0
 8001746:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800174a:	f107 0314 	add.w	r3, r7, #20
 800174e:	4618      	mov	r0, r3
 8001750:	f002 f968 	bl	8003a24 <HAL_RCCEx_PeriphCLKConfig>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d001      	beq.n	800175e <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 800175a:	f7ff ff05 	bl	8001568 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 800175e:	4b20      	ldr	r3, [pc, #128]	; (80017e0 <HAL_DFSDM_ChannelMspInit+0xd0>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	3301      	adds	r3, #1
 8001764:	4a1e      	ldr	r2, [pc, #120]	; (80017e0 <HAL_DFSDM_ChannelMspInit+0xd0>)
 8001766:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8001768:	4b1d      	ldr	r3, [pc, #116]	; (80017e0 <HAL_DFSDM_ChannelMspInit+0xd0>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	2b01      	cmp	r3, #1
 800176e:	d10b      	bne.n	8001788 <HAL_DFSDM_ChannelMspInit+0x78>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8001770:	4b1c      	ldr	r3, [pc, #112]	; (80017e4 <HAL_DFSDM_ChannelMspInit+0xd4>)
 8001772:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001774:	4a1b      	ldr	r2, [pc, #108]	; (80017e4 <HAL_DFSDM_ChannelMspInit+0xd4>)
 8001776:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800177a:	6613      	str	r3, [r2, #96]	; 0x60
 800177c:	4b19      	ldr	r3, [pc, #100]	; (80017e4 <HAL_DFSDM_ChannelMspInit+0xd4>)
 800177e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001780:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001784:	613b      	str	r3, [r7, #16]
 8001786:	693b      	ldr	r3, [r7, #16]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001788:	4b16      	ldr	r3, [pc, #88]	; (80017e4 <HAL_DFSDM_ChannelMspInit+0xd4>)
 800178a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800178c:	4a15      	ldr	r2, [pc, #84]	; (80017e4 <HAL_DFSDM_ChannelMspInit+0xd4>)
 800178e:	f043 0304 	orr.w	r3, r3, #4
 8001792:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001794:	4b13      	ldr	r3, [pc, #76]	; (80017e4 <HAL_DFSDM_ChannelMspInit+0xd4>)
 8001796:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001798:	f003 0304 	and.w	r3, r3, #4
 800179c:	60fb      	str	r3, [r7, #12]
 800179e:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PC2     ------> DFSDM1_CKOUT
    PC7     ------> DFSDM1_DATIN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_7;
 80017a0:	2384      	movs	r3, #132	; 0x84
 80017a2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017a6:	2302      	movs	r3, #2
 80017a8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ac:	2300      	movs	r3, #0
 80017ae:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017b2:	2300      	movs	r3, #0
 80017b4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 80017b8:	2306      	movs	r3, #6
 80017ba:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017be:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80017c2:	4619      	mov	r1, r3
 80017c4:	4808      	ldr	r0, [pc, #32]	; (80017e8 <HAL_DFSDM_ChannelMspInit+0xd8>)
 80017c6:	f001 f907 	bl	80029d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 80017ca:	4b04      	ldr	r3, [pc, #16]	; (80017dc <HAL_DFSDM_ChannelMspInit+0xcc>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	3301      	adds	r3, #1
 80017d0:	4a02      	ldr	r2, [pc, #8]	; (80017dc <HAL_DFSDM_ChannelMspInit+0xcc>)
 80017d2:	6013      	str	r3, [r2, #0]
  }

}
 80017d4:	bf00      	nop
 80017d6:	37b0      	adds	r7, #176	; 0xb0
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	2000f374 	.word	0x2000f374
 80017e0:	2000f370 	.word	0x2000f370
 80017e4:	40021000 	.word	0x40021000
 80017e8:	48000800 	.word	0x48000800

080017ec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b0ac      	sub	sp, #176	; 0xb0
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017f4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80017f8:	2200      	movs	r2, #0
 80017fa:	601a      	str	r2, [r3, #0]
 80017fc:	605a      	str	r2, [r3, #4]
 80017fe:	609a      	str	r2, [r3, #8]
 8001800:	60da      	str	r2, [r3, #12]
 8001802:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001804:	f107 0314 	add.w	r3, r7, #20
 8001808:	2288      	movs	r2, #136	; 0x88
 800180a:	2100      	movs	r1, #0
 800180c:	4618      	mov	r0, r3
 800180e:	f006 faab 	bl	8007d68 <memset>
  if(huart->Instance==USART2)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	4a25      	ldr	r2, [pc, #148]	; (80018ac <HAL_UART_MspInit+0xc0>)
 8001818:	4293      	cmp	r3, r2
 800181a:	d143      	bne.n	80018a4 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800181c:	2302      	movs	r3, #2
 800181e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001820:	2300      	movs	r3, #0
 8001822:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001824:	f107 0314 	add.w	r3, r7, #20
 8001828:	4618      	mov	r0, r3
 800182a:	f002 f8fb 	bl	8003a24 <HAL_RCCEx_PeriphCLKConfig>
 800182e:	4603      	mov	r3, r0
 8001830:	2b00      	cmp	r3, #0
 8001832:	d001      	beq.n	8001838 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001834:	f7ff fe98 	bl	8001568 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001838:	4b1d      	ldr	r3, [pc, #116]	; (80018b0 <HAL_UART_MspInit+0xc4>)
 800183a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800183c:	4a1c      	ldr	r2, [pc, #112]	; (80018b0 <HAL_UART_MspInit+0xc4>)
 800183e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001842:	6593      	str	r3, [r2, #88]	; 0x58
 8001844:	4b1a      	ldr	r3, [pc, #104]	; (80018b0 <HAL_UART_MspInit+0xc4>)
 8001846:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001848:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800184c:	613b      	str	r3, [r7, #16]
 800184e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001850:	4b17      	ldr	r3, [pc, #92]	; (80018b0 <HAL_UART_MspInit+0xc4>)
 8001852:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001854:	4a16      	ldr	r2, [pc, #88]	; (80018b0 <HAL_UART_MspInit+0xc4>)
 8001856:	f043 0301 	orr.w	r3, r3, #1
 800185a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800185c:	4b14      	ldr	r3, [pc, #80]	; (80018b0 <HAL_UART_MspInit+0xc4>)
 800185e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001860:	f003 0301 	and.w	r3, r3, #1
 8001864:	60fb      	str	r3, [r7, #12]
 8001866:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001868:	230c      	movs	r3, #12
 800186a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800186e:	2302      	movs	r3, #2
 8001870:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001874:	2300      	movs	r3, #0
 8001876:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800187a:	2303      	movs	r3, #3
 800187c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001880:	2307      	movs	r3, #7
 8001882:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001886:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800188a:	4619      	mov	r1, r3
 800188c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001890:	f001 f8a2 	bl	80029d8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001894:	2200      	movs	r2, #0
 8001896:	2100      	movs	r1, #0
 8001898:	2026      	movs	r0, #38	; 0x26
 800189a:	f000 faaa 	bl	8001df2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800189e:	2026      	movs	r0, #38	; 0x26
 80018a0:	f000 fac3 	bl	8001e2a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80018a4:	bf00      	nop
 80018a6:	37b0      	adds	r7, #176	; 0xb0
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bd80      	pop	{r7, pc}
 80018ac:	40004400 	.word	0x40004400
 80018b0:	40021000 	.word	0x40021000

080018b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018b4:	b480      	push	{r7}
 80018b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80018b8:	e7fe      	b.n	80018b8 <NMI_Handler+0x4>

080018ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018ba:	b480      	push	{r7}
 80018bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018be:	e7fe      	b.n	80018be <HardFault_Handler+0x4>

080018c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018c0:	b480      	push	{r7}
 80018c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018c4:	e7fe      	b.n	80018c4 <MemManage_Handler+0x4>

080018c6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018c6:	b480      	push	{r7}
 80018c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018ca:	e7fe      	b.n	80018ca <BusFault_Handler+0x4>

080018cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018d0:	e7fe      	b.n	80018d0 <UsageFault_Handler+0x4>

080018d2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018d2:	b480      	push	{r7}
 80018d4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018d6:	bf00      	nop
 80018d8:	46bd      	mov	sp, r7
 80018da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018de:	4770      	bx	lr

080018e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018e4:	bf00      	nop
 80018e6:	46bd      	mov	sp, r7
 80018e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ec:	4770      	bx	lr

080018ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018ee:	b480      	push	{r7}
 80018f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018f2:	bf00      	nop
 80018f4:	46bd      	mov	sp, r7
 80018f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fa:	4770      	bx	lr

080018fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001900:	f000 f958 	bl	8001bb4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001904:	bf00      	nop
 8001906:	bd80      	pop	{r7, pc}

08001908 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dfsdm1_flt0);
 800190c:	4802      	ldr	r0, [pc, #8]	; (8001918 <DMA1_Channel4_IRQHandler+0x10>)
 800190e:	f000 ff84 	bl	800281a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8001912:	bf00      	nop
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	20000280 	.word	0x20000280

0800191c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001920:	4802      	ldr	r0, [pc, #8]	; (800192c <USART2_IRQHandler+0x10>)
 8001922:	f002 fe5f 	bl	80045e4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001926:	bf00      	nop
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	200002c8 	.word	0x200002c8

08001930 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0
  return 1;
 8001934:	2301      	movs	r3, #1
}
 8001936:	4618      	mov	r0, r3
 8001938:	46bd      	mov	sp, r7
 800193a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193e:	4770      	bx	lr

08001940 <_kill>:

int _kill(int pid, int sig)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
 8001948:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800194a:	f006 fa5f 	bl	8007e0c <__errno>
 800194e:	4603      	mov	r3, r0
 8001950:	2216      	movs	r2, #22
 8001952:	601a      	str	r2, [r3, #0]
  return -1;
 8001954:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001958:	4618      	mov	r0, r3
 800195a:	3708      	adds	r7, #8
 800195c:	46bd      	mov	sp, r7
 800195e:	bd80      	pop	{r7, pc}

08001960 <_exit>:

void _exit (int status)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b082      	sub	sp, #8
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001968:	f04f 31ff 	mov.w	r1, #4294967295
 800196c:	6878      	ldr	r0, [r7, #4]
 800196e:	f7ff ffe7 	bl	8001940 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001972:	e7fe      	b.n	8001972 <_exit+0x12>

08001974 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b086      	sub	sp, #24
 8001978:	af00      	add	r7, sp, #0
 800197a:	60f8      	str	r0, [r7, #12]
 800197c:	60b9      	str	r1, [r7, #8]
 800197e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001980:	2300      	movs	r3, #0
 8001982:	617b      	str	r3, [r7, #20]
 8001984:	e00a      	b.n	800199c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001986:	f3af 8000 	nop.w
 800198a:	4601      	mov	r1, r0
 800198c:	68bb      	ldr	r3, [r7, #8]
 800198e:	1c5a      	adds	r2, r3, #1
 8001990:	60ba      	str	r2, [r7, #8]
 8001992:	b2ca      	uxtb	r2, r1
 8001994:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001996:	697b      	ldr	r3, [r7, #20]
 8001998:	3301      	adds	r3, #1
 800199a:	617b      	str	r3, [r7, #20]
 800199c:	697a      	ldr	r2, [r7, #20]
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	429a      	cmp	r2, r3
 80019a2:	dbf0      	blt.n	8001986 <_read+0x12>
  }

  return len;
 80019a4:	687b      	ldr	r3, [r7, #4]
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	3718      	adds	r7, #24
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}

080019ae <_close>:
  }
  return len;
}

int _close(int file)
{
 80019ae:	b480      	push	{r7}
 80019b0:	b083      	sub	sp, #12
 80019b2:	af00      	add	r7, sp, #0
 80019b4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80019b6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019ba:	4618      	mov	r0, r3
 80019bc:	370c      	adds	r7, #12
 80019be:	46bd      	mov	sp, r7
 80019c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c4:	4770      	bx	lr

080019c6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019c6:	b480      	push	{r7}
 80019c8:	b083      	sub	sp, #12
 80019ca:	af00      	add	r7, sp, #0
 80019cc:	6078      	str	r0, [r7, #4]
 80019ce:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80019d6:	605a      	str	r2, [r3, #4]
  return 0;
 80019d8:	2300      	movs	r3, #0
}
 80019da:	4618      	mov	r0, r3
 80019dc:	370c      	adds	r7, #12
 80019de:	46bd      	mov	sp, r7
 80019e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e4:	4770      	bx	lr

080019e6 <_isatty>:

int _isatty(int file)
{
 80019e6:	b480      	push	{r7}
 80019e8:	b083      	sub	sp, #12
 80019ea:	af00      	add	r7, sp, #0
 80019ec:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80019ee:	2301      	movs	r3, #1
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	370c      	adds	r7, #12
 80019f4:	46bd      	mov	sp, r7
 80019f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fa:	4770      	bx	lr

080019fc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019fc:	b480      	push	{r7}
 80019fe:	b085      	sub	sp, #20
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	60f8      	str	r0, [r7, #12]
 8001a04:	60b9      	str	r1, [r7, #8]
 8001a06:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001a08:	2300      	movs	r3, #0
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	3714      	adds	r7, #20
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a14:	4770      	bx	lr
	...

08001a18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b086      	sub	sp, #24
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a20:	4a14      	ldr	r2, [pc, #80]	; (8001a74 <_sbrk+0x5c>)
 8001a22:	4b15      	ldr	r3, [pc, #84]	; (8001a78 <_sbrk+0x60>)
 8001a24:	1ad3      	subs	r3, r2, r3
 8001a26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a2c:	4b13      	ldr	r3, [pc, #76]	; (8001a7c <_sbrk+0x64>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d102      	bne.n	8001a3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a34:	4b11      	ldr	r3, [pc, #68]	; (8001a7c <_sbrk+0x64>)
 8001a36:	4a12      	ldr	r2, [pc, #72]	; (8001a80 <_sbrk+0x68>)
 8001a38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a3a:	4b10      	ldr	r3, [pc, #64]	; (8001a7c <_sbrk+0x64>)
 8001a3c:	681a      	ldr	r2, [r3, #0]
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	4413      	add	r3, r2
 8001a42:	693a      	ldr	r2, [r7, #16]
 8001a44:	429a      	cmp	r2, r3
 8001a46:	d207      	bcs.n	8001a58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a48:	f006 f9e0 	bl	8007e0c <__errno>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	220c      	movs	r2, #12
 8001a50:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a52:	f04f 33ff 	mov.w	r3, #4294967295
 8001a56:	e009      	b.n	8001a6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a58:	4b08      	ldr	r3, [pc, #32]	; (8001a7c <_sbrk+0x64>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a5e:	4b07      	ldr	r3, [pc, #28]	; (8001a7c <_sbrk+0x64>)
 8001a60:	681a      	ldr	r2, [r3, #0]
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	4413      	add	r3, r2
 8001a66:	4a05      	ldr	r2, [pc, #20]	; (8001a7c <_sbrk+0x64>)
 8001a68:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a6a:	68fb      	ldr	r3, [r7, #12]
}
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	3718      	adds	r7, #24
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	20018000 	.word	0x20018000
 8001a78:	00000400 	.word	0x00000400
 8001a7c:	2000f378 	.word	0x2000f378
 8001a80:	2000f4f0 	.word	0x2000f4f0

08001a84 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001a88:	4b06      	ldr	r3, [pc, #24]	; (8001aa4 <SystemInit+0x20>)
 8001a8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a8e:	4a05      	ldr	r2, [pc, #20]	; (8001aa4 <SystemInit+0x20>)
 8001a90:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a94:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001a98:	bf00      	nop
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa0:	4770      	bx	lr
 8001aa2:	bf00      	nop
 8001aa4:	e000ed00 	.word	0xe000ed00

08001aa8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001aa8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ae0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001aac:	f7ff ffea 	bl	8001a84 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ab0:	480c      	ldr	r0, [pc, #48]	; (8001ae4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001ab2:	490d      	ldr	r1, [pc, #52]	; (8001ae8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ab4:	4a0d      	ldr	r2, [pc, #52]	; (8001aec <LoopForever+0xe>)
  movs r3, #0
 8001ab6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ab8:	e002      	b.n	8001ac0 <LoopCopyDataInit>

08001aba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001aba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001abc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001abe:	3304      	adds	r3, #4

08001ac0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ac0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ac2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ac4:	d3f9      	bcc.n	8001aba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ac6:	4a0a      	ldr	r2, [pc, #40]	; (8001af0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001ac8:	4c0a      	ldr	r4, [pc, #40]	; (8001af4 <LoopForever+0x16>)
  movs r3, #0
 8001aca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001acc:	e001      	b.n	8001ad2 <LoopFillZerobss>

08001ace <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ace:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ad0:	3204      	adds	r2, #4

08001ad2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ad2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ad4:	d3fb      	bcc.n	8001ace <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ad6:	f006 f99f 	bl	8007e18 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001ada:	f7ff f9e3 	bl	8000ea4 <main>

08001ade <LoopForever>:

LoopForever:
    b LoopForever
 8001ade:	e7fe      	b.n	8001ade <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001ae0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001ae4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ae8:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001aec:	0801da6c 	.word	0x0801da6c
  ldr r2, =_sbss
 8001af0:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001af4:	2000f4f0 	.word	0x2000f4f0

08001af8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001af8:	e7fe      	b.n	8001af8 <ADC1_2_IRQHandler>
	...

08001afc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b082      	sub	sp, #8
 8001b00:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001b02:	2300      	movs	r3, #0
 8001b04:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b06:	4b0c      	ldr	r3, [pc, #48]	; (8001b38 <HAL_Init+0x3c>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	4a0b      	ldr	r2, [pc, #44]	; (8001b38 <HAL_Init+0x3c>)
 8001b0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b10:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b12:	2003      	movs	r0, #3
 8001b14:	f000 f962 	bl	8001ddc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001b18:	2000      	movs	r0, #0
 8001b1a:	f000 f80f 	bl	8001b3c <HAL_InitTick>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d002      	beq.n	8001b2a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001b24:	2301      	movs	r3, #1
 8001b26:	71fb      	strb	r3, [r7, #7]
 8001b28:	e001      	b.n	8001b2e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001b2a:	f7ff fd23 	bl	8001574 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001b2e:	79fb      	ldrb	r3, [r7, #7]
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	3708      	adds	r7, #8
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	40022000 	.word	0x40022000

08001b3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b084      	sub	sp, #16
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001b44:	2300      	movs	r3, #0
 8001b46:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001b48:	4b17      	ldr	r3, [pc, #92]	; (8001ba8 <HAL_InitTick+0x6c>)
 8001b4a:	781b      	ldrb	r3, [r3, #0]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d023      	beq.n	8001b98 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001b50:	4b16      	ldr	r3, [pc, #88]	; (8001bac <HAL_InitTick+0x70>)
 8001b52:	681a      	ldr	r2, [r3, #0]
 8001b54:	4b14      	ldr	r3, [pc, #80]	; (8001ba8 <HAL_InitTick+0x6c>)
 8001b56:	781b      	ldrb	r3, [r3, #0]
 8001b58:	4619      	mov	r1, r3
 8001b5a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b62:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b66:	4618      	mov	r0, r3
 8001b68:	f000 f96d 	bl	8001e46 <HAL_SYSTICK_Config>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d10f      	bne.n	8001b92 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	2b0f      	cmp	r3, #15
 8001b76:	d809      	bhi.n	8001b8c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b78:	2200      	movs	r2, #0
 8001b7a:	6879      	ldr	r1, [r7, #4]
 8001b7c:	f04f 30ff 	mov.w	r0, #4294967295
 8001b80:	f000 f937 	bl	8001df2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001b84:	4a0a      	ldr	r2, [pc, #40]	; (8001bb0 <HAL_InitTick+0x74>)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6013      	str	r3, [r2, #0]
 8001b8a:	e007      	b.n	8001b9c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	73fb      	strb	r3, [r7, #15]
 8001b90:	e004      	b.n	8001b9c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001b92:	2301      	movs	r3, #1
 8001b94:	73fb      	strb	r3, [r7, #15]
 8001b96:	e001      	b.n	8001b9c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001b98:	2301      	movs	r3, #1
 8001b9a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001b9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	3710      	adds	r7, #16
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	2000000c 	.word	0x2000000c
 8001bac:	20000004 	.word	0x20000004
 8001bb0:	20000008 	.word	0x20000008

08001bb4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001bb8:	4b06      	ldr	r3, [pc, #24]	; (8001bd4 <HAL_IncTick+0x20>)
 8001bba:	781b      	ldrb	r3, [r3, #0]
 8001bbc:	461a      	mov	r2, r3
 8001bbe:	4b06      	ldr	r3, [pc, #24]	; (8001bd8 <HAL_IncTick+0x24>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	4413      	add	r3, r2
 8001bc4:	4a04      	ldr	r2, [pc, #16]	; (8001bd8 <HAL_IncTick+0x24>)
 8001bc6:	6013      	str	r3, [r2, #0]
}
 8001bc8:	bf00      	nop
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd0:	4770      	bx	lr
 8001bd2:	bf00      	nop
 8001bd4:	2000000c 	.word	0x2000000c
 8001bd8:	2000f37c 	.word	0x2000f37c

08001bdc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	af00      	add	r7, sp, #0
  return uwTick;
 8001be0:	4b03      	ldr	r3, [pc, #12]	; (8001bf0 <HAL_GetTick+0x14>)
 8001be2:	681b      	ldr	r3, [r3, #0]
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	46bd      	mov	sp, r7
 8001be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bec:	4770      	bx	lr
 8001bee:	bf00      	nop
 8001bf0:	2000f37c 	.word	0x2000f37c

08001bf4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b084      	sub	sp, #16
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001bfc:	f7ff ffee 	bl	8001bdc <HAL_GetTick>
 8001c00:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c0c:	d005      	beq.n	8001c1a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001c0e:	4b0a      	ldr	r3, [pc, #40]	; (8001c38 <HAL_Delay+0x44>)
 8001c10:	781b      	ldrb	r3, [r3, #0]
 8001c12:	461a      	mov	r2, r3
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	4413      	add	r3, r2
 8001c18:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c1a:	bf00      	nop
 8001c1c:	f7ff ffde 	bl	8001bdc <HAL_GetTick>
 8001c20:	4602      	mov	r2, r0
 8001c22:	68bb      	ldr	r3, [r7, #8]
 8001c24:	1ad3      	subs	r3, r2, r3
 8001c26:	68fa      	ldr	r2, [r7, #12]
 8001c28:	429a      	cmp	r2, r3
 8001c2a:	d8f7      	bhi.n	8001c1c <HAL_Delay+0x28>
  {
  }
}
 8001c2c:	bf00      	nop
 8001c2e:	bf00      	nop
 8001c30:	3710      	adds	r7, #16
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	2000000c 	.word	0x2000000c

08001c3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	b085      	sub	sp, #20
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	f003 0307 	and.w	r3, r3, #7
 8001c4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c4c:	4b0c      	ldr	r3, [pc, #48]	; (8001c80 <__NVIC_SetPriorityGrouping+0x44>)
 8001c4e:	68db      	ldr	r3, [r3, #12]
 8001c50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c52:	68ba      	ldr	r2, [r7, #8]
 8001c54:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c58:	4013      	ands	r3, r2
 8001c5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c60:	68bb      	ldr	r3, [r7, #8]
 8001c62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c64:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c6e:	4a04      	ldr	r2, [pc, #16]	; (8001c80 <__NVIC_SetPriorityGrouping+0x44>)
 8001c70:	68bb      	ldr	r3, [r7, #8]
 8001c72:	60d3      	str	r3, [r2, #12]
}
 8001c74:	bf00      	nop
 8001c76:	3714      	adds	r7, #20
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7e:	4770      	bx	lr
 8001c80:	e000ed00 	.word	0xe000ed00

08001c84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c84:	b480      	push	{r7}
 8001c86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c88:	4b04      	ldr	r3, [pc, #16]	; (8001c9c <__NVIC_GetPriorityGrouping+0x18>)
 8001c8a:	68db      	ldr	r3, [r3, #12]
 8001c8c:	0a1b      	lsrs	r3, r3, #8
 8001c8e:	f003 0307 	and.w	r3, r3, #7
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	46bd      	mov	sp, r7
 8001c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9a:	4770      	bx	lr
 8001c9c:	e000ed00 	.word	0xe000ed00

08001ca0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b083      	sub	sp, #12
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001caa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	db0b      	blt.n	8001cca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cb2:	79fb      	ldrb	r3, [r7, #7]
 8001cb4:	f003 021f 	and.w	r2, r3, #31
 8001cb8:	4907      	ldr	r1, [pc, #28]	; (8001cd8 <__NVIC_EnableIRQ+0x38>)
 8001cba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cbe:	095b      	lsrs	r3, r3, #5
 8001cc0:	2001      	movs	r0, #1
 8001cc2:	fa00 f202 	lsl.w	r2, r0, r2
 8001cc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001cca:	bf00      	nop
 8001ccc:	370c      	adds	r7, #12
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd4:	4770      	bx	lr
 8001cd6:	bf00      	nop
 8001cd8:	e000e100 	.word	0xe000e100

08001cdc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b083      	sub	sp, #12
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	6039      	str	r1, [r7, #0]
 8001ce6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ce8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	db0a      	blt.n	8001d06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	b2da      	uxtb	r2, r3
 8001cf4:	490c      	ldr	r1, [pc, #48]	; (8001d28 <__NVIC_SetPriority+0x4c>)
 8001cf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cfa:	0112      	lsls	r2, r2, #4
 8001cfc:	b2d2      	uxtb	r2, r2
 8001cfe:	440b      	add	r3, r1
 8001d00:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d04:	e00a      	b.n	8001d1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	b2da      	uxtb	r2, r3
 8001d0a:	4908      	ldr	r1, [pc, #32]	; (8001d2c <__NVIC_SetPriority+0x50>)
 8001d0c:	79fb      	ldrb	r3, [r7, #7]
 8001d0e:	f003 030f 	and.w	r3, r3, #15
 8001d12:	3b04      	subs	r3, #4
 8001d14:	0112      	lsls	r2, r2, #4
 8001d16:	b2d2      	uxtb	r2, r2
 8001d18:	440b      	add	r3, r1
 8001d1a:	761a      	strb	r2, [r3, #24]
}
 8001d1c:	bf00      	nop
 8001d1e:	370c      	adds	r7, #12
 8001d20:	46bd      	mov	sp, r7
 8001d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d26:	4770      	bx	lr
 8001d28:	e000e100 	.word	0xe000e100
 8001d2c:	e000ed00 	.word	0xe000ed00

08001d30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d30:	b480      	push	{r7}
 8001d32:	b089      	sub	sp, #36	; 0x24
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	60f8      	str	r0, [r7, #12]
 8001d38:	60b9      	str	r1, [r7, #8]
 8001d3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	f003 0307 	and.w	r3, r3, #7
 8001d42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d44:	69fb      	ldr	r3, [r7, #28]
 8001d46:	f1c3 0307 	rsb	r3, r3, #7
 8001d4a:	2b04      	cmp	r3, #4
 8001d4c:	bf28      	it	cs
 8001d4e:	2304      	movcs	r3, #4
 8001d50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d52:	69fb      	ldr	r3, [r7, #28]
 8001d54:	3304      	adds	r3, #4
 8001d56:	2b06      	cmp	r3, #6
 8001d58:	d902      	bls.n	8001d60 <NVIC_EncodePriority+0x30>
 8001d5a:	69fb      	ldr	r3, [r7, #28]
 8001d5c:	3b03      	subs	r3, #3
 8001d5e:	e000      	b.n	8001d62 <NVIC_EncodePriority+0x32>
 8001d60:	2300      	movs	r3, #0
 8001d62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d64:	f04f 32ff 	mov.w	r2, #4294967295
 8001d68:	69bb      	ldr	r3, [r7, #24]
 8001d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6e:	43da      	mvns	r2, r3
 8001d70:	68bb      	ldr	r3, [r7, #8]
 8001d72:	401a      	ands	r2, r3
 8001d74:	697b      	ldr	r3, [r7, #20]
 8001d76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d78:	f04f 31ff 	mov.w	r1, #4294967295
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	fa01 f303 	lsl.w	r3, r1, r3
 8001d82:	43d9      	mvns	r1, r3
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d88:	4313      	orrs	r3, r2
         );
}
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	3724      	adds	r7, #36	; 0x24
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr
	...

08001d98 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b082      	sub	sp, #8
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	3b01      	subs	r3, #1
 8001da4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001da8:	d301      	bcc.n	8001dae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001daa:	2301      	movs	r3, #1
 8001dac:	e00f      	b.n	8001dce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001dae:	4a0a      	ldr	r2, [pc, #40]	; (8001dd8 <SysTick_Config+0x40>)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	3b01      	subs	r3, #1
 8001db4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001db6:	210f      	movs	r1, #15
 8001db8:	f04f 30ff 	mov.w	r0, #4294967295
 8001dbc:	f7ff ff8e 	bl	8001cdc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001dc0:	4b05      	ldr	r3, [pc, #20]	; (8001dd8 <SysTick_Config+0x40>)
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001dc6:	4b04      	ldr	r3, [pc, #16]	; (8001dd8 <SysTick_Config+0x40>)
 8001dc8:	2207      	movs	r2, #7
 8001dca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001dcc:	2300      	movs	r3, #0
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	3708      	adds	r7, #8
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	e000e010 	.word	0xe000e010

08001ddc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b082      	sub	sp, #8
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001de4:	6878      	ldr	r0, [r7, #4]
 8001de6:	f7ff ff29 	bl	8001c3c <__NVIC_SetPriorityGrouping>
}
 8001dea:	bf00      	nop
 8001dec:	3708      	adds	r7, #8
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}

08001df2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001df2:	b580      	push	{r7, lr}
 8001df4:	b086      	sub	sp, #24
 8001df6:	af00      	add	r7, sp, #0
 8001df8:	4603      	mov	r3, r0
 8001dfa:	60b9      	str	r1, [r7, #8]
 8001dfc:	607a      	str	r2, [r7, #4]
 8001dfe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001e00:	2300      	movs	r3, #0
 8001e02:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001e04:	f7ff ff3e 	bl	8001c84 <__NVIC_GetPriorityGrouping>
 8001e08:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e0a:	687a      	ldr	r2, [r7, #4]
 8001e0c:	68b9      	ldr	r1, [r7, #8]
 8001e0e:	6978      	ldr	r0, [r7, #20]
 8001e10:	f7ff ff8e 	bl	8001d30 <NVIC_EncodePriority>
 8001e14:	4602      	mov	r2, r0
 8001e16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e1a:	4611      	mov	r1, r2
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f7ff ff5d 	bl	8001cdc <__NVIC_SetPriority>
}
 8001e22:	bf00      	nop
 8001e24:	3718      	adds	r7, #24
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}

08001e2a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e2a:	b580      	push	{r7, lr}
 8001e2c:	b082      	sub	sp, #8
 8001e2e:	af00      	add	r7, sp, #0
 8001e30:	4603      	mov	r3, r0
 8001e32:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e38:	4618      	mov	r0, r3
 8001e3a:	f7ff ff31 	bl	8001ca0 <__NVIC_EnableIRQ>
}
 8001e3e:	bf00      	nop
 8001e40:	3708      	adds	r7, #8
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}

08001e46 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e46:	b580      	push	{r7, lr}
 8001e48:	b082      	sub	sp, #8
 8001e4a:	af00      	add	r7, sp, #0
 8001e4c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e4e:	6878      	ldr	r0, [r7, #4]
 8001e50:	f7ff ffa2 	bl	8001d98 <SysTick_Config>
 8001e54:	4603      	mov	r3, r0
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	3708      	adds	r7, #8
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}
	...

08001e60 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b082      	sub	sp, #8
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d101      	bne.n	8001e72 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8001e6e:	2301      	movs	r3, #1
 8001e70:	e0ac      	b.n	8001fcc <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4618      	mov	r0, r3
 8001e78:	f000 fa96 	bl	80023a8 <DFSDM_GetChannelFromInstance>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	4a55      	ldr	r2, [pc, #340]	; (8001fd4 <HAL_DFSDM_ChannelInit+0x174>)
 8001e80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d001      	beq.n	8001e8c <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	e09f      	b.n	8001fcc <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8001e8c:	6878      	ldr	r0, [r7, #4]
 8001e8e:	f7ff fc3f 	bl	8001710 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8001e92:	4b51      	ldr	r3, [pc, #324]	; (8001fd8 <HAL_DFSDM_ChannelInit+0x178>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	3301      	adds	r3, #1
 8001e98:	4a4f      	ldr	r2, [pc, #316]	; (8001fd8 <HAL_DFSDM_ChannelInit+0x178>)
 8001e9a:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8001e9c:	4b4e      	ldr	r3, [pc, #312]	; (8001fd8 <HAL_DFSDM_ChannelInit+0x178>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	2b01      	cmp	r3, #1
 8001ea2:	d125      	bne.n	8001ef0 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8001ea4:	4b4d      	ldr	r3, [pc, #308]	; (8001fdc <HAL_DFSDM_ChannelInit+0x17c>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4a4c      	ldr	r2, [pc, #304]	; (8001fdc <HAL_DFSDM_ChannelInit+0x17c>)
 8001eaa:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8001eae:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8001eb0:	4b4a      	ldr	r3, [pc, #296]	; (8001fdc <HAL_DFSDM_ChannelInit+0x17c>)
 8001eb2:	681a      	ldr	r2, [r3, #0]
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	689b      	ldr	r3, [r3, #8]
 8001eb8:	4948      	ldr	r1, [pc, #288]	; (8001fdc <HAL_DFSDM_ChannelInit+0x17c>)
 8001eba:	4313      	orrs	r3, r2
 8001ebc:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8001ebe:	4b47      	ldr	r3, [pc, #284]	; (8001fdc <HAL_DFSDM_ChannelInit+0x17c>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	4a46      	ldr	r2, [pc, #280]	; (8001fdc <HAL_DFSDM_ChannelInit+0x17c>)
 8001ec4:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8001ec8:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	791b      	ldrb	r3, [r3, #4]
 8001ece:	2b01      	cmp	r3, #1
 8001ed0:	d108      	bne.n	8001ee4 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8001ed2:	4b42      	ldr	r3, [pc, #264]	; (8001fdc <HAL_DFSDM_ChannelInit+0x17c>)
 8001ed4:	681a      	ldr	r2, [r3, #0]
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	68db      	ldr	r3, [r3, #12]
 8001eda:	3b01      	subs	r3, #1
 8001edc:	041b      	lsls	r3, r3, #16
 8001ede:	493f      	ldr	r1, [pc, #252]	; (8001fdc <HAL_DFSDM_ChannelInit+0x17c>)
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8001ee4:	4b3d      	ldr	r3, [pc, #244]	; (8001fdc <HAL_DFSDM_ChannelInit+0x17c>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4a3c      	ldr	r2, [pc, #240]	; (8001fdc <HAL_DFSDM_ChannelInit+0x17c>)
 8001eea:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001eee:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	681a      	ldr	r2, [r3, #0]
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 8001efe:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	6819      	ldr	r1, [r3, #0]
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001f0e:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8001f14:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	430a      	orrs	r2, r1
 8001f1c:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	681a      	ldr	r2, [r3, #0]
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f022 020f 	bic.w	r2, r2, #15
 8001f2c:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	6819      	ldr	r1, [r3, #0]
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8001f3c:	431a      	orrs	r2, r3
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	430a      	orrs	r2, r1
 8001f44:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	689a      	ldr	r2, [r3, #8]
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8001f54:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	6899      	ldr	r1, [r3, #8]
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f64:	3b01      	subs	r3, #1
 8001f66:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8001f68:	431a      	orrs	r2, r3
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	430a      	orrs	r2, r1
 8001f70:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	685a      	ldr	r2, [r3, #4]
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f002 0207 	and.w	r2, r2, #7
 8001f80:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	6859      	ldr	r1, [r3, #4]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f8c:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f92:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8001f94:	431a      	orrs	r2, r3
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	430a      	orrs	r2, r1
 8001f9c:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	681a      	ldr	r2, [r3, #0]
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001fac:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2201      	movs	r2, #1
 8001fb2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4618      	mov	r0, r3
 8001fbc:	f000 f9f4 	bl	80023a8 <DFSDM_GetChannelFromInstance>
 8001fc0:	4602      	mov	r2, r0
 8001fc2:	4904      	ldr	r1, [pc, #16]	; (8001fd4 <HAL_DFSDM_ChannelInit+0x174>)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8001fca:	2300      	movs	r3, #0
}
 8001fcc:	4618      	mov	r0, r3
 8001fce:	3708      	adds	r7, #8
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bd80      	pop	{r7, pc}
 8001fd4:	2000f384 	.word	0x2000f384
 8001fd8:	2000f380 	.word	0x2000f380
 8001fdc:	40016000 	.word	0x40016000

08001fe0 <HAL_DFSDM_FilterInit>:
  *         in the DFSDM_FilterInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_FilterInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b082      	sub	sp, #8
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_filter == NULL)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d101      	bne.n	8001ff2 <HAL_DFSDM_FilterInit+0x12>
  {
    return HAL_ERROR;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	e0ca      	b.n	8002188 <HAL_DFSDM_FilterInit+0x1a8>
  assert_param(IS_DFSDM_FILTER_SINC_ORDER(hdfsdm_filter->Init.FilterParam.SincOrder));
  assert_param(IS_DFSDM_FILTER_OVS_RATIO(hdfsdm_filter->Init.FilterParam.Oversampling));
  assert_param(IS_DFSDM_FILTER_INTEGRATOR_OVS_RATIO(hdfsdm_filter->Init.FilterParam.IntOversampling));

  /* Check parameters compatibility */
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4a66      	ldr	r2, [pc, #408]	; (8002190 <HAL_DFSDM_FilterInit+0x1b0>)
 8001ff8:	4293      	cmp	r3, r2
 8001ffa:	d109      	bne.n	8002010 <HAL_DFSDM_FilterInit+0x30>
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	685b      	ldr	r3, [r3, #4]
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 8002000:	2b01      	cmp	r3, #1
 8002002:	d003      	beq.n	800200c <HAL_DFSDM_FilterInit+0x2c>
       (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_SYNC_TRIGGER)))
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	68db      	ldr	r3, [r3, #12]
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 8002008:	2b01      	cmp	r3, #1
 800200a:	d101      	bne.n	8002010 <HAL_DFSDM_FilterInit+0x30>
  {
    return HAL_ERROR;
 800200c:	2301      	movs	r3, #1
 800200e:	e0bb      	b.n	8002188 <HAL_DFSDM_FilterInit+0x1a8>
  }

  /* Initialize DFSDM filter variables with default values */
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	2200      	movs	r2, #0
 8002014:	631a      	str	r2, [r3, #48]	; 0x30
  hdfsdm_filter->InjectedChannelsNbr = 1;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2201      	movs	r2, #1
 800201a:	645a      	str	r2, [r3, #68]	; 0x44
  hdfsdm_filter->InjConvRemaining    = 1;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2201      	movs	r2, #1
 8002020:	649a      	str	r2, [r3, #72]	; 0x48
  hdfsdm_filter->ErrorCode           = DFSDM_FILTER_ERROR_NONE;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2200      	movs	r2, #0
 8002026:	651a      	str	r2, [r3, #80]	; 0x50
    hdfsdm_filter->MspInitCallback = HAL_DFSDM_FilterMspInit;
  }
  hdfsdm_filter->MspInitCallback(hdfsdm_filter);
#else
  /* Call MSP init function */
  HAL_DFSDM_FilterMspInit(hdfsdm_filter);
 8002028:	6878      	ldr	r0, [r7, #4]
 800202a:	f7ff fac7 	bl	80015bc <HAL_DFSDM_FilterMspInit>
#endif

  /* Set regular parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	681a      	ldr	r2, [r3, #0]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 800203c:	601a      	str	r2, [r3, #0]
  if (hdfsdm_filter->Init.RegularParam.FastMode == ENABLE)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	7a1b      	ldrb	r3, [r3, #8]
 8002042:	2b01      	cmp	r3, #1
 8002044:	d108      	bne.n	8002058 <HAL_DFSDM_FilterInit+0x78>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_FAST;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	681a      	ldr	r2, [r3, #0]
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8002054:	601a      	str	r2, [r3, #0]
 8002056:	e007      	b.n	8002068 <HAL_DFSDM_FilterInit+0x88>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_FAST);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	681a      	ldr	r2, [r3, #0]
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8002066:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.RegularParam.DmaMode == ENABLE)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	7a5b      	ldrb	r3, [r3, #9]
 800206c:	2b01      	cmp	r3, #1
 800206e:	d108      	bne.n	8002082 <HAL_DFSDM_FilterInit+0xa2>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RDMAEN;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	681a      	ldr	r2, [r3, #0]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 800207e:	601a      	str	r2, [r3, #0]
 8002080:	e007      	b.n	8002092 <HAL_DFSDM_FilterInit+0xb2>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RDMAEN);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	681a      	ldr	r2, [r3, #0]
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8002090:	601a      	str	r2, [r3, #0]
  }

  /* Set injected parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	687a      	ldr	r2, [r7, #4]
 800209a:	6812      	ldr	r2, [r2, #0]
 800209c:	f423 43ce 	bic.w	r3, r3, #26368	; 0x6700
 80020a0:	f023 0308 	bic.w	r3, r3, #8
 80020a4:	6013      	str	r3, [r2, #0]
  if (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	68db      	ldr	r3, [r3, #12]
 80020aa:	2b02      	cmp	r3, #2
 80020ac:	d108      	bne.n	80020c0 <HAL_DFSDM_FilterInit+0xe0>
  {
    assert_param(IS_DFSDM_FILTER_EXT_TRIG(hdfsdm_filter->Init.InjectedParam.ExtTrigger));
    assert_param(IS_DFSDM_FILTER_EXT_TRIG_EDGE(hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge));
    hdfsdm_filter->Instance->FLTCR1 |= (hdfsdm_filter->Init.InjectedParam.ExtTrigger);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	6819      	ldr	r1, [r3, #0]
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	695a      	ldr	r2, [r3, #20]
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	430a      	orrs	r2, r1
 80020be:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	7c1b      	ldrb	r3, [r3, #16]
 80020c4:	2b01      	cmp	r3, #1
 80020c6:	d108      	bne.n	80020da <HAL_DFSDM_FilterInit+0xfa>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	681a      	ldr	r2, [r3, #0]
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f042 0210 	orr.w	r2, r2, #16
 80020d6:	601a      	str	r2, [r3, #0]
 80020d8:	e007      	b.n	80020ea <HAL_DFSDM_FilterInit+0x10a>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSCAN);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	681a      	ldr	r2, [r3, #0]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f022 0210 	bic.w	r2, r2, #16
 80020e8:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.DmaMode == ENABLE)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	7c5b      	ldrb	r3, [r3, #17]
 80020ee:	2b01      	cmp	r3, #1
 80020f0:	d108      	bne.n	8002104 <HAL_DFSDM_FilterInit+0x124>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JDMAEN;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	681a      	ldr	r2, [r3, #0]
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f042 0220 	orr.w	r2, r2, #32
 8002100:	601a      	str	r2, [r3, #0]
 8002102:	e007      	b.n	8002114 <HAL_DFSDM_FilterInit+0x134>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JDMAEN);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	681a      	ldr	r2, [r3, #0]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f022 0220 	bic.w	r2, r2, #32
 8002112:	601a      	str	r2, [r3, #0]
  }

  /* Set filter parameters */
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	695b      	ldr	r3, [r3, #20]
 800211a:	687a      	ldr	r2, [r7, #4]
 800211c:	6812      	ldr	r2, [r2, #0]
 800211e:	f023 4363 	bic.w	r3, r3, #3808428032	; 0xe3000000
 8002122:	f003 23ff 	and.w	r3, r3, #4278255360	; 0xff00ff00
 8002126:	6153      	str	r3, [r2, #20]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	6959      	ldr	r1, [r3, #20]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	69da      	ldr	r2, [r3, #28]
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6a1b      	ldr	r3, [r3, #32]
 8002136:	3b01      	subs	r3, #1
 8002138:	041b      	lsls	r3, r3, #16
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 800213a:	431a      	orrs	r2, r3
                                      (hdfsdm_filter->Init.FilterParam.IntOversampling - 1U));
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002140:	3b01      	subs	r3, #1
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8002142:	431a      	orrs	r2, r3
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	430a      	orrs	r2, r1
 800214a:	615a      	str	r2, [r3, #20]

  /* Store regular and injected triggers and injected scan mode*/
  hdfsdm_filter->RegularTrigger   = hdfsdm_filter->Init.RegularParam.Trigger;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	685a      	ldr	r2, [r3, #4]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	635a      	str	r2, [r3, #52]	; 0x34
  hdfsdm_filter->InjectedTrigger  = hdfsdm_filter->Init.InjectedParam.Trigger;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	68da      	ldr	r2, [r3, #12]
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	639a      	str	r2, [r3, #56]	; 0x38
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	699a      	ldr	r2, [r3, #24]
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	63da      	str	r2, [r3, #60]	; 0x3c
  hdfsdm_filter->InjectedScanMode = hdfsdm_filter->Init.InjectedParam.ScanMode;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	7c1a      	ldrb	r2, [r3, #16]
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	681a      	ldr	r2, [r3, #0]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f042 0201 	orr.w	r2, r2, #1
 800217c:	601a      	str	r2, [r3, #0]

  /* Set DFSDM filter to ready state */
  hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_READY;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	2201      	movs	r2, #1
 8002182:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  return HAL_OK;
 8002186:	2300      	movs	r3, #0
}
 8002188:	4618      	mov	r0, r3
 800218a:	3708      	adds	r7, #8
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}
 8002190:	40016100 	.word	0x40016100

08002194 <HAL_DFSDM_FilterConfigRegChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterConfigRegChannel(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   uint32_t                    Channel,
                                                   uint32_t                    ContinuousMode)
{
 8002194:	b480      	push	{r7}
 8002196:	b087      	sub	sp, #28
 8002198:	af00      	add	r7, sp, #0
 800219a:	60f8      	str	r0, [r7, #12]
 800219c:	60b9      	str	r1, [r7, #8]
 800219e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80021a0:	2300      	movs	r3, #0
 80021a2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));
  assert_param(IS_DFSDM_REGULAR_CHANNEL(Channel));
  assert_param(IS_DFSDM_CONTINUOUS_MODE(ContinuousMode));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d02e      	beq.n	800220c <HAL_DFSDM_FilterConfigRegChannel+0x78>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_ERROR))
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 80021b4:	2bff      	cmp	r3, #255	; 0xff
 80021b6:	d029      	beq.n	800220c <HAL_DFSDM_FilterConfigRegChannel+0x78>
  {
    /* Configure channel and continuous mode for regular conversion */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RCH | DFSDM_FLTCR1_RCONT);
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	68fa      	ldr	r2, [r7, #12]
 80021c0:	6812      	ldr	r2, [r2, #0]
 80021c2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80021c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80021ca:	6013      	str	r3, [r2, #0]
    if (ContinuousMode == DFSDM_CONTINUOUS_CONV_ON)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2b01      	cmp	r3, #1
 80021d0:	d10d      	bne.n	80021ee <HAL_DFSDM_FilterConfigRegChannel+0x5a>
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)(((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	681a      	ldr	r2, [r3, #0]
 80021d8:	68bb      	ldr	r3, [r7, #8]
 80021da:	021b      	lsls	r3, r3, #8
 80021dc:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80021e0:	431a      	orrs	r2, r3
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80021ea:	601a      	str	r2, [r3, #0]
 80021ec:	e00a      	b.n	8002204 <HAL_DFSDM_FilterConfigRegChannel+0x70>
                                                    DFSDM_FLTCR1_RCONT);
    }
    else
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET);
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	6819      	ldr	r1, [r3, #0]
 80021f4:	68bb      	ldr	r3, [r7, #8]
 80021f6:	021b      	lsls	r3, r3, #8
 80021f8:	f003 427f 	and.w	r2, r3, #4278190080	; 0xff000000
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	430a      	orrs	r2, r1
 8002202:	601a      	str	r2, [r3, #0]
    }
    /* Store continuous mode information */
    hdfsdm_filter->RegularContMode = ContinuousMode;
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	687a      	ldr	r2, [r7, #4]
 8002208:	631a      	str	r2, [r3, #48]	; 0x30
 800220a:	e001      	b.n	8002210 <HAL_DFSDM_FilterConfigRegChannel+0x7c>
  }
  else
  {
    status = HAL_ERROR;
 800220c:	2301      	movs	r3, #1
 800220e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return status;
 8002210:	7dfb      	ldrb	r3, [r7, #23]
}
 8002212:	4618      	mov	r0, r3
 8002214:	371c      	adds	r7, #28
 8002216:	46bd      	mov	sp, r7
 8002218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221c:	4770      	bx	lr
	...

08002220 <HAL_DFSDM_FilterRegularStart_DMA>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStart_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   int32_t                    *pData,
                                                   uint32_t                    Length)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b086      	sub	sp, #24
 8002224:	af00      	add	r7, sp, #0
 8002226:	60f8      	str	r0, [r7, #12]
 8002228:	60b9      	str	r1, [r7, #8]
 800222a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800222c:	2300      	movs	r3, #0
 800222e:	75fb      	strb	r3, [r7, #23]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check destination address and length */
  if ((pData == NULL) || (Length == 0U))
 8002230:	68bb      	ldr	r3, [r7, #8]
 8002232:	2b00      	cmp	r3, #0
 8002234:	d002      	beq.n	800223c <HAL_DFSDM_FilterRegularStart_DMA+0x1c>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d102      	bne.n	8002242 <HAL_DFSDM_FilterRegularStart_DMA+0x22>
  {
    status = HAL_ERROR;
 800223c:	2301      	movs	r3, #1
 800223e:	75fb      	strb	r3, [r7, #23]
 8002240:	e064      	b.n	800230c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check that DMA is enabled for regular conversion */
  else if ((hdfsdm_filter->Instance->FLTCR1 & DFSDM_FLTCR1_RDMAEN) != DFSDM_FLTCR1_RDMAEN)
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800224c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002250:	d002      	beq.n	8002258 <HAL_DFSDM_FilterRegularStart_DMA+0x38>
  {
    status = HAL_ERROR;
 8002252:	2301      	movs	r3, #1
 8002254:	75fb      	strb	r3, [r7, #23]
 8002256:	e059      	b.n	800230c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check parameters compatibility */
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800225c:	2b00      	cmp	r3, #0
 800225e:	d10e      	bne.n	800227e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8002264:	2b00      	cmp	r3, #0
 8002266:	d10a      	bne.n	800227e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800226c:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 800226e:	2b00      	cmp	r3, #0
 8002270:	d105      	bne.n	800227e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	2b01      	cmp	r3, #1
 8002276:	d002      	beq.n	800227e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (Length != 1U))
  {
    status = HAL_ERROR;
 8002278:	2301      	movs	r3, #1
 800227a:	75fb      	strb	r3, [r7, #23]
 800227c:	e046      	b.n	800230c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002282:	2b00      	cmp	r3, #0
 8002284:	d10b      	bne.n	800229e <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 800228a:	2b00      	cmp	r3, #0
 800228c:	d107      	bne.n	800229e <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR))
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002292:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8002294:	2b20      	cmp	r3, #32
 8002296:	d102      	bne.n	800229e <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
  {
    status = HAL_ERROR;
 8002298:	2301      	movs	r3, #1
 800229a:	75fb      	strb	r3, [r7, #23]
 800229c:	e036      	b.n	800230c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check DFSDM filter state */
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80022a4:	2b01      	cmp	r3, #1
 80022a6:	d004      	beq.n	80022b2 <HAL_DFSDM_FilterRegularStart_DMA+0x92>
           (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ))
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 80022ae:	2b03      	cmp	r3, #3
 80022b0:	d12a      	bne.n	8002308 <HAL_DFSDM_FilterRegularStart_DMA+0xe8>
  {
    /* Set callbacks on DMA handler */
    hdfsdm_filter->hdmaReg->XferCpltCallback = DFSDM_DMARegularConvCplt;
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022b6:	4a18      	ldr	r2, [pc, #96]	; (8002318 <HAL_DFSDM_FilterRegularStart_DMA+0xf8>)
 80022b8:	62da      	str	r2, [r3, #44]	; 0x2c
    hdfsdm_filter->hdmaReg->XferErrorCallback = DFSDM_DMAError;
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022be:	4a17      	ldr	r2, [pc, #92]	; (800231c <HAL_DFSDM_FilterRegularStart_DMA+0xfc>)
 80022c0:	635a      	str	r2, [r3, #52]	; 0x34
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022c6:	69db      	ldr	r3, [r3, #28]
                                                   DFSDM_DMARegularHalfConvCplt : NULL;
 80022c8:	2b20      	cmp	r3, #32
 80022ca:	d101      	bne.n	80022d0 <HAL_DFSDM_FilterRegularStart_DMA+0xb0>
 80022cc:	4a14      	ldr	r2, [pc, #80]	; (8002320 <HAL_DFSDM_FilterRegularStart_DMA+0x100>)
 80022ce:	e000      	b.n	80022d2 <HAL_DFSDM_FilterRegularStart_DMA+0xb2>
 80022d0:	2200      	movs	r2, #0
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022d6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Start DMA in interrupt mode */
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	331c      	adds	r3, #28
 80022e2:	4619      	mov	r1, r3
 80022e4:	68ba      	ldr	r2, [r7, #8]
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	f000 f9b8 	bl	800265c <HAL_DMA_Start_IT>
 80022ec:	4603      	mov	r3, r0
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d006      	beq.n	8002300 <HAL_DFSDM_FilterRegularStart_DMA+0xe0>
                         (uint32_t) pData, Length) != HAL_OK)
    {
      /* Set DFSDM filter in error state */
      hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_ERROR;
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	22ff      	movs	r2, #255	; 0xff
 80022f6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      status = HAL_ERROR;
 80022fa:	2301      	movs	r3, #1
 80022fc:	75fb      	strb	r3, [r7, #23]
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 80022fe:	e005      	b.n	800230c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
    else
    {
      /* Start regular conversion */
      DFSDM_RegConvStart(hdfsdm_filter);
 8002300:	68f8      	ldr	r0, [r7, #12]
 8002302:	f000 f89d 	bl	8002440 <DFSDM_RegConvStart>
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8002306:	e001      	b.n	800230c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002308:	2301      	movs	r3, #1
 800230a:	75fb      	strb	r3, [r7, #23]
  }
  /* Return function status */
  return status;
 800230c:	7dfb      	ldrb	r3, [r7, #23]
}
 800230e:	4618      	mov	r0, r3
 8002310:	3718      	adds	r7, #24
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}
 8002316:	bf00      	nop
 8002318:	08002369 	.word	0x08002369
 800231c:	08002385 	.word	0x08002385
 8002320:	0800234d 	.word	0x0800234d

08002324 <HAL_DFSDM_FilterRegConvHalfCpltCallback>:
  * @brief  Half regular conversion complete callback.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterRegConvHalfCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8002324:	b480      	push	{r7}
 8002326:	b083      	sub	sp, #12
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterRegConvHalfCpltCallback could be implemented in the user file.
   */
}
 800232c:	bf00      	nop
 800232e:	370c      	adds	r7, #12
 8002330:	46bd      	mov	sp, r7
 8002332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002336:	4770      	bx	lr

08002338 <HAL_DFSDM_FilterErrorCallback>:
  * @brief  Error callback.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterErrorCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8002338:	b480      	push	{r7}
 800233a:	b083      	sub	sp, #12
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterErrorCallback could be implemented in the user file.
   */
}
 8002340:	bf00      	nop
 8002342:	370c      	adds	r7, #12
 8002344:	46bd      	mov	sp, r7
 8002346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234a:	4770      	bx	lr

0800234c <DFSDM_DMARegularHalfConvCplt>:
  * @brief  DMA half transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b084      	sub	sp, #16
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002358:	60fb      	str	r3, [r7, #12]

  /* Call regular half conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvHalfCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvHalfCpltCallback(hdfsdm_filter);
 800235a:	68f8      	ldr	r0, [r7, #12]
 800235c:	f7ff ffe2 	bl	8002324 <HAL_DFSDM_FilterRegConvHalfCpltCallback>
#endif
}
 8002360:	bf00      	nop
 8002362:	3710      	adds	r7, #16
 8002364:	46bd      	mov	sp, r7
 8002366:	bd80      	pop	{r7, pc}

08002368 <DFSDM_DMARegularConvCplt>:
  * @brief  DMA transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularConvCplt(DMA_HandleTypeDef *hdma)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b084      	sub	sp, #16
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002374:	60fb      	str	r3, [r7, #12]

  /* Call regular conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvCpltCallback(hdfsdm_filter);
 8002376:	68f8      	ldr	r0, [r7, #12]
 8002378:	f7ff f89a 	bl	80014b0 <HAL_DFSDM_FilterRegConvCpltCallback>
#endif
}
 800237c:	bf00      	nop
 800237e:	3710      	adds	r7, #16
 8002380:	46bd      	mov	sp, r7
 8002382:	bd80      	pop	{r7, pc}

08002384 <DFSDM_DMAError>:
  * @brief  DMA error callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMAError(DMA_HandleTypeDef *hdma)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b084      	sub	sp, #16
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002390:	60fb      	str	r3, [r7, #12]

  /* Update error code */
  hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_DMA;
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	2203      	movs	r2, #3
 8002396:	651a      	str	r2, [r3, #80]	; 0x50

  /* Call error callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->ErrorCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 8002398:	68f8      	ldr	r0, [r7, #12]
 800239a:	f7ff ffcd 	bl	8002338 <HAL_DFSDM_FilterErrorCallback>
#endif
}
 800239e:	bf00      	nop
 80023a0:	3710      	adds	r7, #16
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}
	...

080023a8 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 80023a8:	b480      	push	{r7}
 80023aa:	b085      	sub	sp, #20
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	4a1c      	ldr	r2, [pc, #112]	; (8002424 <DFSDM_GetChannelFromInstance+0x7c>)
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d102      	bne.n	80023be <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 80023b8:	2300      	movs	r3, #0
 80023ba:	60fb      	str	r3, [r7, #12]
 80023bc:	e02b      	b.n	8002416 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	4a19      	ldr	r2, [pc, #100]	; (8002428 <DFSDM_GetChannelFromInstance+0x80>)
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d102      	bne.n	80023cc <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 80023c6:	2301      	movs	r3, #1
 80023c8:	60fb      	str	r3, [r7, #12]
 80023ca:	e024      	b.n	8002416 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	4a17      	ldr	r2, [pc, #92]	; (800242c <DFSDM_GetChannelFromInstance+0x84>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d102      	bne.n	80023da <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 80023d4:	2302      	movs	r3, #2
 80023d6:	60fb      	str	r3, [r7, #12]
 80023d8:	e01d      	b.n	8002416 <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	4a14      	ldr	r2, [pc, #80]	; (8002430 <DFSDM_GetChannelFromInstance+0x88>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d102      	bne.n	80023e8 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 80023e2:	2304      	movs	r3, #4
 80023e4:	60fb      	str	r3, [r7, #12]
 80023e6:	e016      	b.n	8002416 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	4a12      	ldr	r2, [pc, #72]	; (8002434 <DFSDM_GetChannelFromInstance+0x8c>)
 80023ec:	4293      	cmp	r3, r2
 80023ee:	d102      	bne.n	80023f6 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 80023f0:	2305      	movs	r3, #5
 80023f2:	60fb      	str	r3, [r7, #12]
 80023f4:	e00f      	b.n	8002416 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	4a0f      	ldr	r2, [pc, #60]	; (8002438 <DFSDM_GetChannelFromInstance+0x90>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d102      	bne.n	8002404 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 80023fe:	2306      	movs	r3, #6
 8002400:	60fb      	str	r3, [r7, #12]
 8002402:	e008      	b.n	8002416 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	4a0d      	ldr	r2, [pc, #52]	; (800243c <DFSDM_GetChannelFromInstance+0x94>)
 8002408:	4293      	cmp	r3, r2
 800240a:	d102      	bne.n	8002412 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 800240c:	2307      	movs	r3, #7
 800240e:	60fb      	str	r3, [r7, #12]
 8002410:	e001      	b.n	8002416 <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8002412:	2303      	movs	r3, #3
 8002414:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8002416:	68fb      	ldr	r3, [r7, #12]
}
 8002418:	4618      	mov	r0, r3
 800241a:	3714      	adds	r7, #20
 800241c:	46bd      	mov	sp, r7
 800241e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002422:	4770      	bx	lr
 8002424:	40016000 	.word	0x40016000
 8002428:	40016020 	.word	0x40016020
 800242c:	40016040 	.word	0x40016040
 8002430:	40016080 	.word	0x40016080
 8002434:	400160a0 	.word	0x400160a0
 8002438:	400160c0 	.word	0x400160c0
 800243c:	400160e0 	.word	0x400160e0

08002440 <DFSDM_RegConvStart>:
  * @brief  This function allows to really start regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStart(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8002440:	b480      	push	{r7}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  /* Check regular trigger */
  if (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800244c:	2b00      	cmp	r3, #0
 800244e:	d108      	bne.n	8002462 <DFSDM_RegConvStart+0x22>
  {
    /* Software start of regular conversion */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSWSTART;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	681a      	ldr	r2, [r3, #0]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800245e:	601a      	str	r2, [r3, #0]
 8002460:	e033      	b.n	80024ca <DFSDM_RegConvStart+0x8a>
  }
  else /* synchronous trigger */
  {
    /* Disable DFSDM filter */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	681a      	ldr	r2, [r3, #0]
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f022 0201 	bic.w	r2, r2, #1
 8002470:	601a      	str	r2, [r3, #0]

    /* Set RSYNC bit in DFSDM_FLTCR1 register */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSYNC;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	681a      	ldr	r2, [r3, #0]
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8002480:	601a      	str	r2, [r3, #0]

    /* Enable DFSDM  filter */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	681a      	ldr	r2, [r3, #0]
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f042 0201 	orr.w	r2, r2, #1
 8002490:	601a      	str	r2, [r3, #0]

    /* If injected conversion was in progress, restart it */
    if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8002498:	2b03      	cmp	r3, #3
 800249a:	d116      	bne.n	80024ca <DFSDM_RegConvStart+0x8a>
    {
      if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d107      	bne.n	80024b4 <DFSDM_RegConvStart+0x74>
      {
        hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	681a      	ldr	r2, [r3, #0]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f042 0202 	orr.w	r2, r2, #2
 80024b2:	601a      	str	r2, [r3, #0]
      }
      /* Update remaining injected conversions */
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
                                        hdfsdm_filter->InjectedChannelsNbr : 1U;
 80024ba:	2b01      	cmp	r3, #1
 80024bc:	d102      	bne.n	80024c4 <DFSDM_RegConvStart+0x84>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024c2:	e000      	b.n	80024c6 <DFSDM_RegConvStart+0x86>
 80024c4:	2301      	movs	r3, #1
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 80024c6:	687a      	ldr	r2, [r7, #4]
 80024c8:	6493      	str	r3, [r2, #72]	; 0x48
    }
  }
  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
                         HAL_DFSDM_FILTER_STATE_REG : HAL_DFSDM_FILTER_STATE_REG_INJ;
 80024d0:	2b01      	cmp	r3, #1
 80024d2:	d101      	bne.n	80024d8 <DFSDM_RegConvStart+0x98>
 80024d4:	2202      	movs	r2, #2
 80024d6:	e000      	b.n	80024da <DFSDM_RegConvStart+0x9a>
 80024d8:	2204      	movs	r2, #4
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
}
 80024e0:	bf00      	nop
 80024e2:	370c      	adds	r7, #12
 80024e4:	46bd      	mov	sp, r7
 80024e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ea:	4770      	bx	lr

080024ec <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80024ec:	b480      	push	{r7}
 80024ee:	b085      	sub	sp, #20
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d101      	bne.n	80024fe <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80024fa:	2301      	movs	r3, #1
 80024fc:	e098      	b.n	8002630 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	461a      	mov	r2, r3
 8002504:	4b4d      	ldr	r3, [pc, #308]	; (800263c <HAL_DMA_Init+0x150>)
 8002506:	429a      	cmp	r2, r3
 8002508:	d80f      	bhi.n	800252a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	461a      	mov	r2, r3
 8002510:	4b4b      	ldr	r3, [pc, #300]	; (8002640 <HAL_DMA_Init+0x154>)
 8002512:	4413      	add	r3, r2
 8002514:	4a4b      	ldr	r2, [pc, #300]	; (8002644 <HAL_DMA_Init+0x158>)
 8002516:	fba2 2303 	umull	r2, r3, r2, r3
 800251a:	091b      	lsrs	r3, r3, #4
 800251c:	009a      	lsls	r2, r3, #2
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	4a48      	ldr	r2, [pc, #288]	; (8002648 <HAL_DMA_Init+0x15c>)
 8002526:	641a      	str	r2, [r3, #64]	; 0x40
 8002528:	e00e      	b.n	8002548 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	461a      	mov	r2, r3
 8002530:	4b46      	ldr	r3, [pc, #280]	; (800264c <HAL_DMA_Init+0x160>)
 8002532:	4413      	add	r3, r2
 8002534:	4a43      	ldr	r2, [pc, #268]	; (8002644 <HAL_DMA_Init+0x158>)
 8002536:	fba2 2303 	umull	r2, r3, r2, r3
 800253a:	091b      	lsrs	r3, r3, #4
 800253c:	009a      	lsls	r2, r3, #2
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	4a42      	ldr	r2, [pc, #264]	; (8002650 <HAL_DMA_Init+0x164>)
 8002546:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2202      	movs	r2, #2
 800254c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800255e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002562:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800256c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	691b      	ldr	r3, [r3, #16]
 8002572:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002578:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	699b      	ldr	r3, [r3, #24]
 800257e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002584:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6a1b      	ldr	r3, [r3, #32]
 800258a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800258c:	68fa      	ldr	r2, [r7, #12]
 800258e:	4313      	orrs	r3, r2
 8002590:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	68fa      	ldr	r2, [r7, #12]
 8002598:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	689b      	ldr	r3, [r3, #8]
 800259e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80025a2:	d039      	beq.n	8002618 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025a8:	4a27      	ldr	r2, [pc, #156]	; (8002648 <HAL_DMA_Init+0x15c>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d11a      	bne.n	80025e4 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80025ae:	4b29      	ldr	r3, [pc, #164]	; (8002654 <HAL_DMA_Init+0x168>)
 80025b0:	681a      	ldr	r2, [r3, #0]
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025b6:	f003 031c 	and.w	r3, r3, #28
 80025ba:	210f      	movs	r1, #15
 80025bc:	fa01 f303 	lsl.w	r3, r1, r3
 80025c0:	43db      	mvns	r3, r3
 80025c2:	4924      	ldr	r1, [pc, #144]	; (8002654 <HAL_DMA_Init+0x168>)
 80025c4:	4013      	ands	r3, r2
 80025c6:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80025c8:	4b22      	ldr	r3, [pc, #136]	; (8002654 <HAL_DMA_Init+0x168>)
 80025ca:	681a      	ldr	r2, [r3, #0]
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6859      	ldr	r1, [r3, #4]
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025d4:	f003 031c 	and.w	r3, r3, #28
 80025d8:	fa01 f303 	lsl.w	r3, r1, r3
 80025dc:	491d      	ldr	r1, [pc, #116]	; (8002654 <HAL_DMA_Init+0x168>)
 80025de:	4313      	orrs	r3, r2
 80025e0:	600b      	str	r3, [r1, #0]
 80025e2:	e019      	b.n	8002618 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80025e4:	4b1c      	ldr	r3, [pc, #112]	; (8002658 <HAL_DMA_Init+0x16c>)
 80025e6:	681a      	ldr	r2, [r3, #0]
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025ec:	f003 031c 	and.w	r3, r3, #28
 80025f0:	210f      	movs	r1, #15
 80025f2:	fa01 f303 	lsl.w	r3, r1, r3
 80025f6:	43db      	mvns	r3, r3
 80025f8:	4917      	ldr	r1, [pc, #92]	; (8002658 <HAL_DMA_Init+0x16c>)
 80025fa:	4013      	ands	r3, r2
 80025fc:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80025fe:	4b16      	ldr	r3, [pc, #88]	; (8002658 <HAL_DMA_Init+0x16c>)
 8002600:	681a      	ldr	r2, [r3, #0]
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6859      	ldr	r1, [r3, #4]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800260a:	f003 031c 	and.w	r3, r3, #28
 800260e:	fa01 f303 	lsl.w	r3, r1, r3
 8002612:	4911      	ldr	r1, [pc, #68]	; (8002658 <HAL_DMA_Init+0x16c>)
 8002614:	4313      	orrs	r3, r2
 8002616:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2200      	movs	r2, #0
 800261c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2201      	movs	r2, #1
 8002622:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2200      	movs	r2, #0
 800262a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800262e:	2300      	movs	r3, #0
}
 8002630:	4618      	mov	r0, r3
 8002632:	3714      	adds	r7, #20
 8002634:	46bd      	mov	sp, r7
 8002636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263a:	4770      	bx	lr
 800263c:	40020407 	.word	0x40020407
 8002640:	bffdfff8 	.word	0xbffdfff8
 8002644:	cccccccd 	.word	0xcccccccd
 8002648:	40020000 	.word	0x40020000
 800264c:	bffdfbf8 	.word	0xbffdfbf8
 8002650:	40020400 	.word	0x40020400
 8002654:	400200a8 	.word	0x400200a8
 8002658:	400204a8 	.word	0x400204a8

0800265c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b086      	sub	sp, #24
 8002660:	af00      	add	r7, sp, #0
 8002662:	60f8      	str	r0, [r7, #12]
 8002664:	60b9      	str	r1, [r7, #8]
 8002666:	607a      	str	r2, [r7, #4]
 8002668:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800266a:	2300      	movs	r3, #0
 800266c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002674:	2b01      	cmp	r3, #1
 8002676:	d101      	bne.n	800267c <HAL_DMA_Start_IT+0x20>
 8002678:	2302      	movs	r3, #2
 800267a:	e04b      	b.n	8002714 <HAL_DMA_Start_IT+0xb8>
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	2201      	movs	r2, #1
 8002680:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800268a:	b2db      	uxtb	r3, r3
 800268c:	2b01      	cmp	r3, #1
 800268e:	d13a      	bne.n	8002706 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	2202      	movs	r2, #2
 8002694:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	2200      	movs	r2, #0
 800269c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	681a      	ldr	r2, [r3, #0]
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f022 0201 	bic.w	r2, r2, #1
 80026ac:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	687a      	ldr	r2, [r7, #4]
 80026b2:	68b9      	ldr	r1, [r7, #8]
 80026b4:	68f8      	ldr	r0, [r7, #12]
 80026b6:	f000 f95f 	bl	8002978 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d008      	beq.n	80026d4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	681a      	ldr	r2, [r3, #0]
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f042 020e 	orr.w	r2, r2, #14
 80026d0:	601a      	str	r2, [r3, #0]
 80026d2:	e00f      	b.n	80026f4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	681a      	ldr	r2, [r3, #0]
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f022 0204 	bic.w	r2, r2, #4
 80026e2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	681a      	ldr	r2, [r3, #0]
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f042 020a 	orr.w	r2, r2, #10
 80026f2:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	681a      	ldr	r2, [r3, #0]
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f042 0201 	orr.w	r2, r2, #1
 8002702:	601a      	str	r2, [r3, #0]
 8002704:	e005      	b.n	8002712 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	2200      	movs	r2, #0
 800270a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800270e:	2302      	movs	r3, #2
 8002710:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002712:	7dfb      	ldrb	r3, [r7, #23]
}
 8002714:	4618      	mov	r0, r3
 8002716:	3718      	adds	r7, #24
 8002718:	46bd      	mov	sp, r7
 800271a:	bd80      	pop	{r7, pc}

0800271c <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800271c:	b480      	push	{r7}
 800271e:	b085      	sub	sp, #20
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002724:	2300      	movs	r3, #0
 8002726:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800272e:	b2db      	uxtb	r3, r3
 8002730:	2b02      	cmp	r3, #2
 8002732:	d008      	beq.n	8002746 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2204      	movs	r2, #4
 8002738:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	2200      	movs	r2, #0
 800273e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002742:	2301      	movs	r3, #1
 8002744:	e022      	b.n	800278c <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	681a      	ldr	r2, [r3, #0]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f022 020e 	bic.w	r2, r2, #14
 8002754:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	681a      	ldr	r2, [r3, #0]
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f022 0201 	bic.w	r2, r2, #1
 8002764:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800276a:	f003 021c 	and.w	r2, r3, #28
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002772:	2101      	movs	r1, #1
 8002774:	fa01 f202 	lsl.w	r2, r1, r2
 8002778:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2201      	movs	r2, #1
 800277e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2200      	movs	r2, #0
 8002786:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 800278a:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800278c:	4618      	mov	r0, r3
 800278e:	3714      	adds	r7, #20
 8002790:	46bd      	mov	sp, r7
 8002792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002796:	4770      	bx	lr

08002798 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b084      	sub	sp, #16
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80027a0:	2300      	movs	r3, #0
 80027a2:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80027aa:	b2db      	uxtb	r3, r3
 80027ac:	2b02      	cmp	r3, #2
 80027ae:	d005      	beq.n	80027bc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2204      	movs	r2, #4
 80027b4:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80027b6:	2301      	movs	r3, #1
 80027b8:	73fb      	strb	r3, [r7, #15]
 80027ba:	e029      	b.n	8002810 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	681a      	ldr	r2, [r3, #0]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f022 020e 	bic.w	r2, r2, #14
 80027ca:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	681a      	ldr	r2, [r3, #0]
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f022 0201 	bic.w	r2, r2, #1
 80027da:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027e0:	f003 021c 	and.w	r2, r3, #28
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027e8:	2101      	movs	r1, #1
 80027ea:	fa01 f202 	lsl.w	r2, r1, r2
 80027ee:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2201      	movs	r2, #1
 80027f4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2200      	movs	r2, #0
 80027fc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002804:	2b00      	cmp	r3, #0
 8002806:	d003      	beq.n	8002810 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800280c:	6878      	ldr	r0, [r7, #4]
 800280e:	4798      	blx	r3
    }
  }
  return status;
 8002810:	7bfb      	ldrb	r3, [r7, #15]
}
 8002812:	4618      	mov	r0, r3
 8002814:	3710      	adds	r7, #16
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}

0800281a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800281a:	b580      	push	{r7, lr}
 800281c:	b084      	sub	sp, #16
 800281e:	af00      	add	r7, sp, #0
 8002820:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002836:	f003 031c 	and.w	r3, r3, #28
 800283a:	2204      	movs	r2, #4
 800283c:	409a      	lsls	r2, r3
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	4013      	ands	r3, r2
 8002842:	2b00      	cmp	r3, #0
 8002844:	d026      	beq.n	8002894 <HAL_DMA_IRQHandler+0x7a>
 8002846:	68bb      	ldr	r3, [r7, #8]
 8002848:	f003 0304 	and.w	r3, r3, #4
 800284c:	2b00      	cmp	r3, #0
 800284e:	d021      	beq.n	8002894 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f003 0320 	and.w	r3, r3, #32
 800285a:	2b00      	cmp	r3, #0
 800285c:	d107      	bne.n	800286e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	681a      	ldr	r2, [r3, #0]
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f022 0204 	bic.w	r2, r2, #4
 800286c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002872:	f003 021c 	and.w	r2, r3, #28
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800287a:	2104      	movs	r1, #4
 800287c:	fa01 f202 	lsl.w	r2, r1, r2
 8002880:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002886:	2b00      	cmp	r3, #0
 8002888:	d071      	beq.n	800296e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800288e:	6878      	ldr	r0, [r7, #4]
 8002890:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002892:	e06c      	b.n	800296e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002898:	f003 031c 	and.w	r3, r3, #28
 800289c:	2202      	movs	r2, #2
 800289e:	409a      	lsls	r2, r3
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	4013      	ands	r3, r2
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d02e      	beq.n	8002906 <HAL_DMA_IRQHandler+0xec>
 80028a8:	68bb      	ldr	r3, [r7, #8]
 80028aa:	f003 0302 	and.w	r3, r3, #2
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d029      	beq.n	8002906 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f003 0320 	and.w	r3, r3, #32
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d10b      	bne.n	80028d8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	681a      	ldr	r2, [r3, #0]
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f022 020a 	bic.w	r2, r2, #10
 80028ce:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2201      	movs	r2, #1
 80028d4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028dc:	f003 021c 	and.w	r2, r3, #28
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028e4:	2102      	movs	r1, #2
 80028e6:	fa01 f202 	lsl.w	r2, r1, r2
 80028ea:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2200      	movs	r2, #0
 80028f0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d038      	beq.n	800296e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002900:	6878      	ldr	r0, [r7, #4]
 8002902:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002904:	e033      	b.n	800296e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800290a:	f003 031c 	and.w	r3, r3, #28
 800290e:	2208      	movs	r2, #8
 8002910:	409a      	lsls	r2, r3
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	4013      	ands	r3, r2
 8002916:	2b00      	cmp	r3, #0
 8002918:	d02a      	beq.n	8002970 <HAL_DMA_IRQHandler+0x156>
 800291a:	68bb      	ldr	r3, [r7, #8]
 800291c:	f003 0308 	and.w	r3, r3, #8
 8002920:	2b00      	cmp	r3, #0
 8002922:	d025      	beq.n	8002970 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f022 020e 	bic.w	r2, r2, #14
 8002932:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002938:	f003 021c 	and.w	r2, r3, #28
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002940:	2101      	movs	r1, #1
 8002942:	fa01 f202 	lsl.w	r2, r1, r2
 8002946:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2201      	movs	r2, #1
 800294c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	2201      	movs	r2, #1
 8002952:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2200      	movs	r2, #0
 800295a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002962:	2b00      	cmp	r3, #0
 8002964:	d004      	beq.n	8002970 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800296a:	6878      	ldr	r0, [r7, #4]
 800296c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800296e:	bf00      	nop
 8002970:	bf00      	nop
}
 8002972:	3710      	adds	r7, #16
 8002974:	46bd      	mov	sp, r7
 8002976:	bd80      	pop	{r7, pc}

08002978 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002978:	b480      	push	{r7}
 800297a:	b085      	sub	sp, #20
 800297c:	af00      	add	r7, sp, #0
 800297e:	60f8      	str	r0, [r7, #12]
 8002980:	60b9      	str	r1, [r7, #8]
 8002982:	607a      	str	r2, [r7, #4]
 8002984:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800298a:	f003 021c 	and.w	r2, r3, #28
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002992:	2101      	movs	r1, #1
 8002994:	fa01 f202 	lsl.w	r2, r1, r2
 8002998:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	683a      	ldr	r2, [r7, #0]
 80029a0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	2b10      	cmp	r3, #16
 80029a8:	d108      	bne.n	80029bc <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	687a      	ldr	r2, [r7, #4]
 80029b0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	68ba      	ldr	r2, [r7, #8]
 80029b8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80029ba:	e007      	b.n	80029cc <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	68ba      	ldr	r2, [r7, #8]
 80029c2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	687a      	ldr	r2, [r7, #4]
 80029ca:	60da      	str	r2, [r3, #12]
}
 80029cc:	bf00      	nop
 80029ce:	3714      	adds	r7, #20
 80029d0:	46bd      	mov	sp, r7
 80029d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d6:	4770      	bx	lr

080029d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80029d8:	b480      	push	{r7}
 80029da:	b087      	sub	sp, #28
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
 80029e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80029e2:	2300      	movs	r3, #0
 80029e4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80029e6:	e17f      	b.n	8002ce8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	681a      	ldr	r2, [r3, #0]
 80029ec:	2101      	movs	r1, #1
 80029ee:	697b      	ldr	r3, [r7, #20]
 80029f0:	fa01 f303 	lsl.w	r3, r1, r3
 80029f4:	4013      	ands	r3, r2
 80029f6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	f000 8171 	beq.w	8002ce2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	f003 0303 	and.w	r3, r3, #3
 8002a08:	2b01      	cmp	r3, #1
 8002a0a:	d005      	beq.n	8002a18 <HAL_GPIO_Init+0x40>
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	f003 0303 	and.w	r3, r3, #3
 8002a14:	2b02      	cmp	r3, #2
 8002a16:	d130      	bne.n	8002a7a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	689b      	ldr	r3, [r3, #8]
 8002a1c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002a1e:	697b      	ldr	r3, [r7, #20]
 8002a20:	005b      	lsls	r3, r3, #1
 8002a22:	2203      	movs	r2, #3
 8002a24:	fa02 f303 	lsl.w	r3, r2, r3
 8002a28:	43db      	mvns	r3, r3
 8002a2a:	693a      	ldr	r2, [r7, #16]
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	68da      	ldr	r2, [r3, #12]
 8002a34:	697b      	ldr	r3, [r7, #20]
 8002a36:	005b      	lsls	r3, r3, #1
 8002a38:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3c:	693a      	ldr	r2, [r7, #16]
 8002a3e:	4313      	orrs	r3, r2
 8002a40:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	693a      	ldr	r2, [r7, #16]
 8002a46:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002a4e:	2201      	movs	r2, #1
 8002a50:	697b      	ldr	r3, [r7, #20]
 8002a52:	fa02 f303 	lsl.w	r3, r2, r3
 8002a56:	43db      	mvns	r3, r3
 8002a58:	693a      	ldr	r2, [r7, #16]
 8002a5a:	4013      	ands	r3, r2
 8002a5c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	091b      	lsrs	r3, r3, #4
 8002a64:	f003 0201 	and.w	r2, r3, #1
 8002a68:	697b      	ldr	r3, [r7, #20]
 8002a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a6e:	693a      	ldr	r2, [r7, #16]
 8002a70:	4313      	orrs	r3, r2
 8002a72:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	693a      	ldr	r2, [r7, #16]
 8002a78:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	f003 0303 	and.w	r3, r3, #3
 8002a82:	2b03      	cmp	r3, #3
 8002a84:	d118      	bne.n	8002ab8 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a8a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002a8c:	2201      	movs	r2, #1
 8002a8e:	697b      	ldr	r3, [r7, #20]
 8002a90:	fa02 f303 	lsl.w	r3, r2, r3
 8002a94:	43db      	mvns	r3, r3
 8002a96:	693a      	ldr	r2, [r7, #16]
 8002a98:	4013      	ands	r3, r2
 8002a9a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	08db      	lsrs	r3, r3, #3
 8002aa2:	f003 0201 	and.w	r2, r3, #1
 8002aa6:	697b      	ldr	r3, [r7, #20]
 8002aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8002aac:	693a      	ldr	r2, [r7, #16]
 8002aae:	4313      	orrs	r3, r2
 8002ab0:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	693a      	ldr	r2, [r7, #16]
 8002ab6:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	685b      	ldr	r3, [r3, #4]
 8002abc:	f003 0303 	and.w	r3, r3, #3
 8002ac0:	2b03      	cmp	r3, #3
 8002ac2:	d017      	beq.n	8002af4 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	68db      	ldr	r3, [r3, #12]
 8002ac8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002aca:	697b      	ldr	r3, [r7, #20]
 8002acc:	005b      	lsls	r3, r3, #1
 8002ace:	2203      	movs	r2, #3
 8002ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad4:	43db      	mvns	r3, r3
 8002ad6:	693a      	ldr	r2, [r7, #16]
 8002ad8:	4013      	ands	r3, r2
 8002ada:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	689a      	ldr	r2, [r3, #8]
 8002ae0:	697b      	ldr	r3, [r7, #20]
 8002ae2:	005b      	lsls	r3, r3, #1
 8002ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae8:	693a      	ldr	r2, [r7, #16]
 8002aea:	4313      	orrs	r3, r2
 8002aec:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	693a      	ldr	r2, [r7, #16]
 8002af2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	f003 0303 	and.w	r3, r3, #3
 8002afc:	2b02      	cmp	r3, #2
 8002afe:	d123      	bne.n	8002b48 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002b00:	697b      	ldr	r3, [r7, #20]
 8002b02:	08da      	lsrs	r2, r3, #3
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	3208      	adds	r2, #8
 8002b08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b0c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002b0e:	697b      	ldr	r3, [r7, #20]
 8002b10:	f003 0307 	and.w	r3, r3, #7
 8002b14:	009b      	lsls	r3, r3, #2
 8002b16:	220f      	movs	r2, #15
 8002b18:	fa02 f303 	lsl.w	r3, r2, r3
 8002b1c:	43db      	mvns	r3, r3
 8002b1e:	693a      	ldr	r2, [r7, #16]
 8002b20:	4013      	ands	r3, r2
 8002b22:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	691a      	ldr	r2, [r3, #16]
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	f003 0307 	and.w	r3, r3, #7
 8002b2e:	009b      	lsls	r3, r3, #2
 8002b30:	fa02 f303 	lsl.w	r3, r2, r3
 8002b34:	693a      	ldr	r2, [r7, #16]
 8002b36:	4313      	orrs	r3, r2
 8002b38:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002b3a:	697b      	ldr	r3, [r7, #20]
 8002b3c:	08da      	lsrs	r2, r3, #3
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	3208      	adds	r2, #8
 8002b42:	6939      	ldr	r1, [r7, #16]
 8002b44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002b4e:	697b      	ldr	r3, [r7, #20]
 8002b50:	005b      	lsls	r3, r3, #1
 8002b52:	2203      	movs	r2, #3
 8002b54:	fa02 f303 	lsl.w	r3, r2, r3
 8002b58:	43db      	mvns	r3, r3
 8002b5a:	693a      	ldr	r2, [r7, #16]
 8002b5c:	4013      	ands	r3, r2
 8002b5e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	f003 0203 	and.w	r2, r3, #3
 8002b68:	697b      	ldr	r3, [r7, #20]
 8002b6a:	005b      	lsls	r3, r3, #1
 8002b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b70:	693a      	ldr	r2, [r7, #16]
 8002b72:	4313      	orrs	r3, r2
 8002b74:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	693a      	ldr	r2, [r7, #16]
 8002b7a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	f000 80ac 	beq.w	8002ce2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b8a:	4b5f      	ldr	r3, [pc, #380]	; (8002d08 <HAL_GPIO_Init+0x330>)
 8002b8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b8e:	4a5e      	ldr	r2, [pc, #376]	; (8002d08 <HAL_GPIO_Init+0x330>)
 8002b90:	f043 0301 	orr.w	r3, r3, #1
 8002b94:	6613      	str	r3, [r2, #96]	; 0x60
 8002b96:	4b5c      	ldr	r3, [pc, #368]	; (8002d08 <HAL_GPIO_Init+0x330>)
 8002b98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b9a:	f003 0301 	and.w	r3, r3, #1
 8002b9e:	60bb      	str	r3, [r7, #8]
 8002ba0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002ba2:	4a5a      	ldr	r2, [pc, #360]	; (8002d0c <HAL_GPIO_Init+0x334>)
 8002ba4:	697b      	ldr	r3, [r7, #20]
 8002ba6:	089b      	lsrs	r3, r3, #2
 8002ba8:	3302      	adds	r3, #2
 8002baa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bae:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002bb0:	697b      	ldr	r3, [r7, #20]
 8002bb2:	f003 0303 	and.w	r3, r3, #3
 8002bb6:	009b      	lsls	r3, r3, #2
 8002bb8:	220f      	movs	r2, #15
 8002bba:	fa02 f303 	lsl.w	r3, r2, r3
 8002bbe:	43db      	mvns	r3, r3
 8002bc0:	693a      	ldr	r2, [r7, #16]
 8002bc2:	4013      	ands	r3, r2
 8002bc4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002bcc:	d025      	beq.n	8002c1a <HAL_GPIO_Init+0x242>
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	4a4f      	ldr	r2, [pc, #316]	; (8002d10 <HAL_GPIO_Init+0x338>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d01f      	beq.n	8002c16 <HAL_GPIO_Init+0x23e>
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	4a4e      	ldr	r2, [pc, #312]	; (8002d14 <HAL_GPIO_Init+0x33c>)
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	d019      	beq.n	8002c12 <HAL_GPIO_Init+0x23a>
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	4a4d      	ldr	r2, [pc, #308]	; (8002d18 <HAL_GPIO_Init+0x340>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d013      	beq.n	8002c0e <HAL_GPIO_Init+0x236>
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	4a4c      	ldr	r2, [pc, #304]	; (8002d1c <HAL_GPIO_Init+0x344>)
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d00d      	beq.n	8002c0a <HAL_GPIO_Init+0x232>
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	4a4b      	ldr	r2, [pc, #300]	; (8002d20 <HAL_GPIO_Init+0x348>)
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	d007      	beq.n	8002c06 <HAL_GPIO_Init+0x22e>
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	4a4a      	ldr	r2, [pc, #296]	; (8002d24 <HAL_GPIO_Init+0x34c>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d101      	bne.n	8002c02 <HAL_GPIO_Init+0x22a>
 8002bfe:	2306      	movs	r3, #6
 8002c00:	e00c      	b.n	8002c1c <HAL_GPIO_Init+0x244>
 8002c02:	2307      	movs	r3, #7
 8002c04:	e00a      	b.n	8002c1c <HAL_GPIO_Init+0x244>
 8002c06:	2305      	movs	r3, #5
 8002c08:	e008      	b.n	8002c1c <HAL_GPIO_Init+0x244>
 8002c0a:	2304      	movs	r3, #4
 8002c0c:	e006      	b.n	8002c1c <HAL_GPIO_Init+0x244>
 8002c0e:	2303      	movs	r3, #3
 8002c10:	e004      	b.n	8002c1c <HAL_GPIO_Init+0x244>
 8002c12:	2302      	movs	r3, #2
 8002c14:	e002      	b.n	8002c1c <HAL_GPIO_Init+0x244>
 8002c16:	2301      	movs	r3, #1
 8002c18:	e000      	b.n	8002c1c <HAL_GPIO_Init+0x244>
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	697a      	ldr	r2, [r7, #20]
 8002c1e:	f002 0203 	and.w	r2, r2, #3
 8002c22:	0092      	lsls	r2, r2, #2
 8002c24:	4093      	lsls	r3, r2
 8002c26:	693a      	ldr	r2, [r7, #16]
 8002c28:	4313      	orrs	r3, r2
 8002c2a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002c2c:	4937      	ldr	r1, [pc, #220]	; (8002d0c <HAL_GPIO_Init+0x334>)
 8002c2e:	697b      	ldr	r3, [r7, #20]
 8002c30:	089b      	lsrs	r3, r3, #2
 8002c32:	3302      	adds	r3, #2
 8002c34:	693a      	ldr	r2, [r7, #16]
 8002c36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002c3a:	4b3b      	ldr	r3, [pc, #236]	; (8002d28 <HAL_GPIO_Init+0x350>)
 8002c3c:	689b      	ldr	r3, [r3, #8]
 8002c3e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	43db      	mvns	r3, r3
 8002c44:	693a      	ldr	r2, [r7, #16]
 8002c46:	4013      	ands	r3, r2
 8002c48:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d003      	beq.n	8002c5e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002c56:	693a      	ldr	r2, [r7, #16]
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	4313      	orrs	r3, r2
 8002c5c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002c5e:	4a32      	ldr	r2, [pc, #200]	; (8002d28 <HAL_GPIO_Init+0x350>)
 8002c60:	693b      	ldr	r3, [r7, #16]
 8002c62:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002c64:	4b30      	ldr	r3, [pc, #192]	; (8002d28 <HAL_GPIO_Init+0x350>)
 8002c66:	68db      	ldr	r3, [r3, #12]
 8002c68:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	43db      	mvns	r3, r3
 8002c6e:	693a      	ldr	r2, [r7, #16]
 8002c70:	4013      	ands	r3, r2
 8002c72:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d003      	beq.n	8002c88 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002c80:	693a      	ldr	r2, [r7, #16]
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	4313      	orrs	r3, r2
 8002c86:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002c88:	4a27      	ldr	r2, [pc, #156]	; (8002d28 <HAL_GPIO_Init+0x350>)
 8002c8a:	693b      	ldr	r3, [r7, #16]
 8002c8c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002c8e:	4b26      	ldr	r3, [pc, #152]	; (8002d28 <HAL_GPIO_Init+0x350>)
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	43db      	mvns	r3, r3
 8002c98:	693a      	ldr	r2, [r7, #16]
 8002c9a:	4013      	ands	r3, r2
 8002c9c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d003      	beq.n	8002cb2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002caa:	693a      	ldr	r2, [r7, #16]
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002cb2:	4a1d      	ldr	r2, [pc, #116]	; (8002d28 <HAL_GPIO_Init+0x350>)
 8002cb4:	693b      	ldr	r3, [r7, #16]
 8002cb6:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002cb8:	4b1b      	ldr	r3, [pc, #108]	; (8002d28 <HAL_GPIO_Init+0x350>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	43db      	mvns	r3, r3
 8002cc2:	693a      	ldr	r2, [r7, #16]
 8002cc4:	4013      	ands	r3, r2
 8002cc6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d003      	beq.n	8002cdc <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002cd4:	693a      	ldr	r2, [r7, #16]
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	4313      	orrs	r3, r2
 8002cda:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002cdc:	4a12      	ldr	r2, [pc, #72]	; (8002d28 <HAL_GPIO_Init+0x350>)
 8002cde:	693b      	ldr	r3, [r7, #16]
 8002ce0:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002ce2:	697b      	ldr	r3, [r7, #20]
 8002ce4:	3301      	adds	r3, #1
 8002ce6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	681a      	ldr	r2, [r3, #0]
 8002cec:	697b      	ldr	r3, [r7, #20]
 8002cee:	fa22 f303 	lsr.w	r3, r2, r3
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	f47f ae78 	bne.w	80029e8 <HAL_GPIO_Init+0x10>
  }
}
 8002cf8:	bf00      	nop
 8002cfa:	bf00      	nop
 8002cfc:	371c      	adds	r7, #28
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d04:	4770      	bx	lr
 8002d06:	bf00      	nop
 8002d08:	40021000 	.word	0x40021000
 8002d0c:	40010000 	.word	0x40010000
 8002d10:	48000400 	.word	0x48000400
 8002d14:	48000800 	.word	0x48000800
 8002d18:	48000c00 	.word	0x48000c00
 8002d1c:	48001000 	.word	0x48001000
 8002d20:	48001400 	.word	0x48001400
 8002d24:	48001800 	.word	0x48001800
 8002d28:	40010400 	.word	0x40010400

08002d2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	b083      	sub	sp, #12
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
 8002d34:	460b      	mov	r3, r1
 8002d36:	807b      	strh	r3, [r7, #2]
 8002d38:	4613      	mov	r3, r2
 8002d3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d3c:	787b      	ldrb	r3, [r7, #1]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d003      	beq.n	8002d4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002d42:	887a      	ldrh	r2, [r7, #2]
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002d48:	e002      	b.n	8002d50 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002d4a:	887a      	ldrh	r2, [r7, #2]
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002d50:	bf00      	nop
 8002d52:	370c      	adds	r7, #12
 8002d54:	46bd      	mov	sp, r7
 8002d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5a:	4770      	bx	lr

08002d5c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002d60:	4b04      	ldr	r3, [pc, #16]	; (8002d74 <HAL_PWREx_GetVoltageRange+0x18>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002d68:	4618      	mov	r0, r3
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d70:	4770      	bx	lr
 8002d72:	bf00      	nop
 8002d74:	40007000 	.word	0x40007000

08002d78 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b085      	sub	sp, #20
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002d86:	d130      	bne.n	8002dea <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002d88:	4b23      	ldr	r3, [pc, #140]	; (8002e18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002d90:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002d94:	d038      	beq.n	8002e08 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002d96:	4b20      	ldr	r3, [pc, #128]	; (8002e18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002d9e:	4a1e      	ldr	r2, [pc, #120]	; (8002e18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002da0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002da4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002da6:	4b1d      	ldr	r3, [pc, #116]	; (8002e1c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	2232      	movs	r2, #50	; 0x32
 8002dac:	fb02 f303 	mul.w	r3, r2, r3
 8002db0:	4a1b      	ldr	r2, [pc, #108]	; (8002e20 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002db2:	fba2 2303 	umull	r2, r3, r2, r3
 8002db6:	0c9b      	lsrs	r3, r3, #18
 8002db8:	3301      	adds	r3, #1
 8002dba:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002dbc:	e002      	b.n	8002dc4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	3b01      	subs	r3, #1
 8002dc2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002dc4:	4b14      	ldr	r3, [pc, #80]	; (8002e18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002dc6:	695b      	ldr	r3, [r3, #20]
 8002dc8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002dcc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002dd0:	d102      	bne.n	8002dd8 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d1f2      	bne.n	8002dbe <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002dd8:	4b0f      	ldr	r3, [pc, #60]	; (8002e18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002dda:	695b      	ldr	r3, [r3, #20]
 8002ddc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002de0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002de4:	d110      	bne.n	8002e08 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002de6:	2303      	movs	r3, #3
 8002de8:	e00f      	b.n	8002e0a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002dea:	4b0b      	ldr	r3, [pc, #44]	; (8002e18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002df2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002df6:	d007      	beq.n	8002e08 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002df8:	4b07      	ldr	r3, [pc, #28]	; (8002e18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002e00:	4a05      	ldr	r2, [pc, #20]	; (8002e18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e02:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002e06:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002e08:	2300      	movs	r3, #0
}
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	3714      	adds	r7, #20
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e14:	4770      	bx	lr
 8002e16:	bf00      	nop
 8002e18:	40007000 	.word	0x40007000
 8002e1c:	20000004 	.word	0x20000004
 8002e20:	431bde83 	.word	0x431bde83

08002e24 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b088      	sub	sp, #32
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d101      	bne.n	8002e36 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e32:	2301      	movs	r3, #1
 8002e34:	e3ca      	b.n	80035cc <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e36:	4b97      	ldr	r3, [pc, #604]	; (8003094 <HAL_RCC_OscConfig+0x270>)
 8002e38:	689b      	ldr	r3, [r3, #8]
 8002e3a:	f003 030c 	and.w	r3, r3, #12
 8002e3e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002e40:	4b94      	ldr	r3, [pc, #592]	; (8003094 <HAL_RCC_OscConfig+0x270>)
 8002e42:	68db      	ldr	r3, [r3, #12]
 8002e44:	f003 0303 	and.w	r3, r3, #3
 8002e48:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f003 0310 	and.w	r3, r3, #16
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	f000 80e4 	beq.w	8003020 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002e58:	69bb      	ldr	r3, [r7, #24]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d007      	beq.n	8002e6e <HAL_RCC_OscConfig+0x4a>
 8002e5e:	69bb      	ldr	r3, [r7, #24]
 8002e60:	2b0c      	cmp	r3, #12
 8002e62:	f040 808b 	bne.w	8002f7c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002e66:	697b      	ldr	r3, [r7, #20]
 8002e68:	2b01      	cmp	r3, #1
 8002e6a:	f040 8087 	bne.w	8002f7c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002e6e:	4b89      	ldr	r3, [pc, #548]	; (8003094 <HAL_RCC_OscConfig+0x270>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f003 0302 	and.w	r3, r3, #2
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d005      	beq.n	8002e86 <HAL_RCC_OscConfig+0x62>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	699b      	ldr	r3, [r3, #24]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d101      	bne.n	8002e86 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002e82:	2301      	movs	r3, #1
 8002e84:	e3a2      	b.n	80035cc <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6a1a      	ldr	r2, [r3, #32]
 8002e8a:	4b82      	ldr	r3, [pc, #520]	; (8003094 <HAL_RCC_OscConfig+0x270>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f003 0308 	and.w	r3, r3, #8
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d004      	beq.n	8002ea0 <HAL_RCC_OscConfig+0x7c>
 8002e96:	4b7f      	ldr	r3, [pc, #508]	; (8003094 <HAL_RCC_OscConfig+0x270>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002e9e:	e005      	b.n	8002eac <HAL_RCC_OscConfig+0x88>
 8002ea0:	4b7c      	ldr	r3, [pc, #496]	; (8003094 <HAL_RCC_OscConfig+0x270>)
 8002ea2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ea6:	091b      	lsrs	r3, r3, #4
 8002ea8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d223      	bcs.n	8002ef8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6a1b      	ldr	r3, [r3, #32]
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	f000 fd55 	bl	8003964 <RCC_SetFlashLatencyFromMSIRange>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d001      	beq.n	8002ec4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	e383      	b.n	80035cc <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002ec4:	4b73      	ldr	r3, [pc, #460]	; (8003094 <HAL_RCC_OscConfig+0x270>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4a72      	ldr	r2, [pc, #456]	; (8003094 <HAL_RCC_OscConfig+0x270>)
 8002eca:	f043 0308 	orr.w	r3, r3, #8
 8002ece:	6013      	str	r3, [r2, #0]
 8002ed0:	4b70      	ldr	r3, [pc, #448]	; (8003094 <HAL_RCC_OscConfig+0x270>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6a1b      	ldr	r3, [r3, #32]
 8002edc:	496d      	ldr	r1, [pc, #436]	; (8003094 <HAL_RCC_OscConfig+0x270>)
 8002ede:	4313      	orrs	r3, r2
 8002ee0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002ee2:	4b6c      	ldr	r3, [pc, #432]	; (8003094 <HAL_RCC_OscConfig+0x270>)
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	69db      	ldr	r3, [r3, #28]
 8002eee:	021b      	lsls	r3, r3, #8
 8002ef0:	4968      	ldr	r1, [pc, #416]	; (8003094 <HAL_RCC_OscConfig+0x270>)
 8002ef2:	4313      	orrs	r3, r2
 8002ef4:	604b      	str	r3, [r1, #4]
 8002ef6:	e025      	b.n	8002f44 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002ef8:	4b66      	ldr	r3, [pc, #408]	; (8003094 <HAL_RCC_OscConfig+0x270>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4a65      	ldr	r2, [pc, #404]	; (8003094 <HAL_RCC_OscConfig+0x270>)
 8002efe:	f043 0308 	orr.w	r3, r3, #8
 8002f02:	6013      	str	r3, [r2, #0]
 8002f04:	4b63      	ldr	r3, [pc, #396]	; (8003094 <HAL_RCC_OscConfig+0x270>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6a1b      	ldr	r3, [r3, #32]
 8002f10:	4960      	ldr	r1, [pc, #384]	; (8003094 <HAL_RCC_OscConfig+0x270>)
 8002f12:	4313      	orrs	r3, r2
 8002f14:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002f16:	4b5f      	ldr	r3, [pc, #380]	; (8003094 <HAL_RCC_OscConfig+0x270>)
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	69db      	ldr	r3, [r3, #28]
 8002f22:	021b      	lsls	r3, r3, #8
 8002f24:	495b      	ldr	r1, [pc, #364]	; (8003094 <HAL_RCC_OscConfig+0x270>)
 8002f26:	4313      	orrs	r3, r2
 8002f28:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002f2a:	69bb      	ldr	r3, [r7, #24]
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d109      	bne.n	8002f44 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6a1b      	ldr	r3, [r3, #32]
 8002f34:	4618      	mov	r0, r3
 8002f36:	f000 fd15 	bl	8003964 <RCC_SetFlashLatencyFromMSIRange>
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d001      	beq.n	8002f44 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002f40:	2301      	movs	r3, #1
 8002f42:	e343      	b.n	80035cc <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002f44:	f000 fc4a 	bl	80037dc <HAL_RCC_GetSysClockFreq>
 8002f48:	4602      	mov	r2, r0
 8002f4a:	4b52      	ldr	r3, [pc, #328]	; (8003094 <HAL_RCC_OscConfig+0x270>)
 8002f4c:	689b      	ldr	r3, [r3, #8]
 8002f4e:	091b      	lsrs	r3, r3, #4
 8002f50:	f003 030f 	and.w	r3, r3, #15
 8002f54:	4950      	ldr	r1, [pc, #320]	; (8003098 <HAL_RCC_OscConfig+0x274>)
 8002f56:	5ccb      	ldrb	r3, [r1, r3]
 8002f58:	f003 031f 	and.w	r3, r3, #31
 8002f5c:	fa22 f303 	lsr.w	r3, r2, r3
 8002f60:	4a4e      	ldr	r2, [pc, #312]	; (800309c <HAL_RCC_OscConfig+0x278>)
 8002f62:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002f64:	4b4e      	ldr	r3, [pc, #312]	; (80030a0 <HAL_RCC_OscConfig+0x27c>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4618      	mov	r0, r3
 8002f6a:	f7fe fde7 	bl	8001b3c <HAL_InitTick>
 8002f6e:	4603      	mov	r3, r0
 8002f70:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002f72:	7bfb      	ldrb	r3, [r7, #15]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d052      	beq.n	800301e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002f78:	7bfb      	ldrb	r3, [r7, #15]
 8002f7a:	e327      	b.n	80035cc <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	699b      	ldr	r3, [r3, #24]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d032      	beq.n	8002fea <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002f84:	4b43      	ldr	r3, [pc, #268]	; (8003094 <HAL_RCC_OscConfig+0x270>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4a42      	ldr	r2, [pc, #264]	; (8003094 <HAL_RCC_OscConfig+0x270>)
 8002f8a:	f043 0301 	orr.w	r3, r3, #1
 8002f8e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002f90:	f7fe fe24 	bl	8001bdc <HAL_GetTick>
 8002f94:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002f96:	e008      	b.n	8002faa <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002f98:	f7fe fe20 	bl	8001bdc <HAL_GetTick>
 8002f9c:	4602      	mov	r2, r0
 8002f9e:	693b      	ldr	r3, [r7, #16]
 8002fa0:	1ad3      	subs	r3, r2, r3
 8002fa2:	2b02      	cmp	r3, #2
 8002fa4:	d901      	bls.n	8002faa <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002fa6:	2303      	movs	r3, #3
 8002fa8:	e310      	b.n	80035cc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002faa:	4b3a      	ldr	r3, [pc, #232]	; (8003094 <HAL_RCC_OscConfig+0x270>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f003 0302 	and.w	r3, r3, #2
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d0f0      	beq.n	8002f98 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002fb6:	4b37      	ldr	r3, [pc, #220]	; (8003094 <HAL_RCC_OscConfig+0x270>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	4a36      	ldr	r2, [pc, #216]	; (8003094 <HAL_RCC_OscConfig+0x270>)
 8002fbc:	f043 0308 	orr.w	r3, r3, #8
 8002fc0:	6013      	str	r3, [r2, #0]
 8002fc2:	4b34      	ldr	r3, [pc, #208]	; (8003094 <HAL_RCC_OscConfig+0x270>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6a1b      	ldr	r3, [r3, #32]
 8002fce:	4931      	ldr	r1, [pc, #196]	; (8003094 <HAL_RCC_OscConfig+0x270>)
 8002fd0:	4313      	orrs	r3, r2
 8002fd2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002fd4:	4b2f      	ldr	r3, [pc, #188]	; (8003094 <HAL_RCC_OscConfig+0x270>)
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	69db      	ldr	r3, [r3, #28]
 8002fe0:	021b      	lsls	r3, r3, #8
 8002fe2:	492c      	ldr	r1, [pc, #176]	; (8003094 <HAL_RCC_OscConfig+0x270>)
 8002fe4:	4313      	orrs	r3, r2
 8002fe6:	604b      	str	r3, [r1, #4]
 8002fe8:	e01a      	b.n	8003020 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002fea:	4b2a      	ldr	r3, [pc, #168]	; (8003094 <HAL_RCC_OscConfig+0x270>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4a29      	ldr	r2, [pc, #164]	; (8003094 <HAL_RCC_OscConfig+0x270>)
 8002ff0:	f023 0301 	bic.w	r3, r3, #1
 8002ff4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002ff6:	f7fe fdf1 	bl	8001bdc <HAL_GetTick>
 8002ffa:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002ffc:	e008      	b.n	8003010 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002ffe:	f7fe fded 	bl	8001bdc <HAL_GetTick>
 8003002:	4602      	mov	r2, r0
 8003004:	693b      	ldr	r3, [r7, #16]
 8003006:	1ad3      	subs	r3, r2, r3
 8003008:	2b02      	cmp	r3, #2
 800300a:	d901      	bls.n	8003010 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800300c:	2303      	movs	r3, #3
 800300e:	e2dd      	b.n	80035cc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003010:	4b20      	ldr	r3, [pc, #128]	; (8003094 <HAL_RCC_OscConfig+0x270>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f003 0302 	and.w	r3, r3, #2
 8003018:	2b00      	cmp	r3, #0
 800301a:	d1f0      	bne.n	8002ffe <HAL_RCC_OscConfig+0x1da>
 800301c:	e000      	b.n	8003020 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800301e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f003 0301 	and.w	r3, r3, #1
 8003028:	2b00      	cmp	r3, #0
 800302a:	d074      	beq.n	8003116 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800302c:	69bb      	ldr	r3, [r7, #24]
 800302e:	2b08      	cmp	r3, #8
 8003030:	d005      	beq.n	800303e <HAL_RCC_OscConfig+0x21a>
 8003032:	69bb      	ldr	r3, [r7, #24]
 8003034:	2b0c      	cmp	r3, #12
 8003036:	d10e      	bne.n	8003056 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003038:	697b      	ldr	r3, [r7, #20]
 800303a:	2b03      	cmp	r3, #3
 800303c:	d10b      	bne.n	8003056 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800303e:	4b15      	ldr	r3, [pc, #84]	; (8003094 <HAL_RCC_OscConfig+0x270>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003046:	2b00      	cmp	r3, #0
 8003048:	d064      	beq.n	8003114 <HAL_RCC_OscConfig+0x2f0>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	685b      	ldr	r3, [r3, #4]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d160      	bne.n	8003114 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003052:	2301      	movs	r3, #1
 8003054:	e2ba      	b.n	80035cc <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800305e:	d106      	bne.n	800306e <HAL_RCC_OscConfig+0x24a>
 8003060:	4b0c      	ldr	r3, [pc, #48]	; (8003094 <HAL_RCC_OscConfig+0x270>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a0b      	ldr	r2, [pc, #44]	; (8003094 <HAL_RCC_OscConfig+0x270>)
 8003066:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800306a:	6013      	str	r3, [r2, #0]
 800306c:	e026      	b.n	80030bc <HAL_RCC_OscConfig+0x298>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	685b      	ldr	r3, [r3, #4]
 8003072:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003076:	d115      	bne.n	80030a4 <HAL_RCC_OscConfig+0x280>
 8003078:	4b06      	ldr	r3, [pc, #24]	; (8003094 <HAL_RCC_OscConfig+0x270>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4a05      	ldr	r2, [pc, #20]	; (8003094 <HAL_RCC_OscConfig+0x270>)
 800307e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003082:	6013      	str	r3, [r2, #0]
 8003084:	4b03      	ldr	r3, [pc, #12]	; (8003094 <HAL_RCC_OscConfig+0x270>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4a02      	ldr	r2, [pc, #8]	; (8003094 <HAL_RCC_OscConfig+0x270>)
 800308a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800308e:	6013      	str	r3, [r2, #0]
 8003090:	e014      	b.n	80030bc <HAL_RCC_OscConfig+0x298>
 8003092:	bf00      	nop
 8003094:	40021000 	.word	0x40021000
 8003098:	08009eb4 	.word	0x08009eb4
 800309c:	20000004 	.word	0x20000004
 80030a0:	20000008 	.word	0x20000008
 80030a4:	4ba0      	ldr	r3, [pc, #640]	; (8003328 <HAL_RCC_OscConfig+0x504>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	4a9f      	ldr	r2, [pc, #636]	; (8003328 <HAL_RCC_OscConfig+0x504>)
 80030aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80030ae:	6013      	str	r3, [r2, #0]
 80030b0:	4b9d      	ldr	r3, [pc, #628]	; (8003328 <HAL_RCC_OscConfig+0x504>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4a9c      	ldr	r2, [pc, #624]	; (8003328 <HAL_RCC_OscConfig+0x504>)
 80030b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80030ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d013      	beq.n	80030ec <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030c4:	f7fe fd8a 	bl	8001bdc <HAL_GetTick>
 80030c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80030ca:	e008      	b.n	80030de <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030cc:	f7fe fd86 	bl	8001bdc <HAL_GetTick>
 80030d0:	4602      	mov	r2, r0
 80030d2:	693b      	ldr	r3, [r7, #16]
 80030d4:	1ad3      	subs	r3, r2, r3
 80030d6:	2b64      	cmp	r3, #100	; 0x64
 80030d8:	d901      	bls.n	80030de <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80030da:	2303      	movs	r3, #3
 80030dc:	e276      	b.n	80035cc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80030de:	4b92      	ldr	r3, [pc, #584]	; (8003328 <HAL_RCC_OscConfig+0x504>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d0f0      	beq.n	80030cc <HAL_RCC_OscConfig+0x2a8>
 80030ea:	e014      	b.n	8003116 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030ec:	f7fe fd76 	bl	8001bdc <HAL_GetTick>
 80030f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80030f2:	e008      	b.n	8003106 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030f4:	f7fe fd72 	bl	8001bdc <HAL_GetTick>
 80030f8:	4602      	mov	r2, r0
 80030fa:	693b      	ldr	r3, [r7, #16]
 80030fc:	1ad3      	subs	r3, r2, r3
 80030fe:	2b64      	cmp	r3, #100	; 0x64
 8003100:	d901      	bls.n	8003106 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003102:	2303      	movs	r3, #3
 8003104:	e262      	b.n	80035cc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003106:	4b88      	ldr	r3, [pc, #544]	; (8003328 <HAL_RCC_OscConfig+0x504>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800310e:	2b00      	cmp	r3, #0
 8003110:	d1f0      	bne.n	80030f4 <HAL_RCC_OscConfig+0x2d0>
 8003112:	e000      	b.n	8003116 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003114:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f003 0302 	and.w	r3, r3, #2
 800311e:	2b00      	cmp	r3, #0
 8003120:	d060      	beq.n	80031e4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003122:	69bb      	ldr	r3, [r7, #24]
 8003124:	2b04      	cmp	r3, #4
 8003126:	d005      	beq.n	8003134 <HAL_RCC_OscConfig+0x310>
 8003128:	69bb      	ldr	r3, [r7, #24]
 800312a:	2b0c      	cmp	r3, #12
 800312c:	d119      	bne.n	8003162 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800312e:	697b      	ldr	r3, [r7, #20]
 8003130:	2b02      	cmp	r3, #2
 8003132:	d116      	bne.n	8003162 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003134:	4b7c      	ldr	r3, [pc, #496]	; (8003328 <HAL_RCC_OscConfig+0x504>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800313c:	2b00      	cmp	r3, #0
 800313e:	d005      	beq.n	800314c <HAL_RCC_OscConfig+0x328>
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	68db      	ldr	r3, [r3, #12]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d101      	bne.n	800314c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003148:	2301      	movs	r3, #1
 800314a:	e23f      	b.n	80035cc <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800314c:	4b76      	ldr	r3, [pc, #472]	; (8003328 <HAL_RCC_OscConfig+0x504>)
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	691b      	ldr	r3, [r3, #16]
 8003158:	061b      	lsls	r3, r3, #24
 800315a:	4973      	ldr	r1, [pc, #460]	; (8003328 <HAL_RCC_OscConfig+0x504>)
 800315c:	4313      	orrs	r3, r2
 800315e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003160:	e040      	b.n	80031e4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	68db      	ldr	r3, [r3, #12]
 8003166:	2b00      	cmp	r3, #0
 8003168:	d023      	beq.n	80031b2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800316a:	4b6f      	ldr	r3, [pc, #444]	; (8003328 <HAL_RCC_OscConfig+0x504>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4a6e      	ldr	r2, [pc, #440]	; (8003328 <HAL_RCC_OscConfig+0x504>)
 8003170:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003174:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003176:	f7fe fd31 	bl	8001bdc <HAL_GetTick>
 800317a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800317c:	e008      	b.n	8003190 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800317e:	f7fe fd2d 	bl	8001bdc <HAL_GetTick>
 8003182:	4602      	mov	r2, r0
 8003184:	693b      	ldr	r3, [r7, #16]
 8003186:	1ad3      	subs	r3, r2, r3
 8003188:	2b02      	cmp	r3, #2
 800318a:	d901      	bls.n	8003190 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800318c:	2303      	movs	r3, #3
 800318e:	e21d      	b.n	80035cc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003190:	4b65      	ldr	r3, [pc, #404]	; (8003328 <HAL_RCC_OscConfig+0x504>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003198:	2b00      	cmp	r3, #0
 800319a:	d0f0      	beq.n	800317e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800319c:	4b62      	ldr	r3, [pc, #392]	; (8003328 <HAL_RCC_OscConfig+0x504>)
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	691b      	ldr	r3, [r3, #16]
 80031a8:	061b      	lsls	r3, r3, #24
 80031aa:	495f      	ldr	r1, [pc, #380]	; (8003328 <HAL_RCC_OscConfig+0x504>)
 80031ac:	4313      	orrs	r3, r2
 80031ae:	604b      	str	r3, [r1, #4]
 80031b0:	e018      	b.n	80031e4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80031b2:	4b5d      	ldr	r3, [pc, #372]	; (8003328 <HAL_RCC_OscConfig+0x504>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4a5c      	ldr	r2, [pc, #368]	; (8003328 <HAL_RCC_OscConfig+0x504>)
 80031b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80031bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031be:	f7fe fd0d 	bl	8001bdc <HAL_GetTick>
 80031c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80031c4:	e008      	b.n	80031d8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80031c6:	f7fe fd09 	bl	8001bdc <HAL_GetTick>
 80031ca:	4602      	mov	r2, r0
 80031cc:	693b      	ldr	r3, [r7, #16]
 80031ce:	1ad3      	subs	r3, r2, r3
 80031d0:	2b02      	cmp	r3, #2
 80031d2:	d901      	bls.n	80031d8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80031d4:	2303      	movs	r3, #3
 80031d6:	e1f9      	b.n	80035cc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80031d8:	4b53      	ldr	r3, [pc, #332]	; (8003328 <HAL_RCC_OscConfig+0x504>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d1f0      	bne.n	80031c6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f003 0308 	and.w	r3, r3, #8
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d03c      	beq.n	800326a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	695b      	ldr	r3, [r3, #20]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d01c      	beq.n	8003232 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80031f8:	4b4b      	ldr	r3, [pc, #300]	; (8003328 <HAL_RCC_OscConfig+0x504>)
 80031fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80031fe:	4a4a      	ldr	r2, [pc, #296]	; (8003328 <HAL_RCC_OscConfig+0x504>)
 8003200:	f043 0301 	orr.w	r3, r3, #1
 8003204:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003208:	f7fe fce8 	bl	8001bdc <HAL_GetTick>
 800320c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800320e:	e008      	b.n	8003222 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003210:	f7fe fce4 	bl	8001bdc <HAL_GetTick>
 8003214:	4602      	mov	r2, r0
 8003216:	693b      	ldr	r3, [r7, #16]
 8003218:	1ad3      	subs	r3, r2, r3
 800321a:	2b02      	cmp	r3, #2
 800321c:	d901      	bls.n	8003222 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800321e:	2303      	movs	r3, #3
 8003220:	e1d4      	b.n	80035cc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003222:	4b41      	ldr	r3, [pc, #260]	; (8003328 <HAL_RCC_OscConfig+0x504>)
 8003224:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003228:	f003 0302 	and.w	r3, r3, #2
 800322c:	2b00      	cmp	r3, #0
 800322e:	d0ef      	beq.n	8003210 <HAL_RCC_OscConfig+0x3ec>
 8003230:	e01b      	b.n	800326a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003232:	4b3d      	ldr	r3, [pc, #244]	; (8003328 <HAL_RCC_OscConfig+0x504>)
 8003234:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003238:	4a3b      	ldr	r2, [pc, #236]	; (8003328 <HAL_RCC_OscConfig+0x504>)
 800323a:	f023 0301 	bic.w	r3, r3, #1
 800323e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003242:	f7fe fccb 	bl	8001bdc <HAL_GetTick>
 8003246:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003248:	e008      	b.n	800325c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800324a:	f7fe fcc7 	bl	8001bdc <HAL_GetTick>
 800324e:	4602      	mov	r2, r0
 8003250:	693b      	ldr	r3, [r7, #16]
 8003252:	1ad3      	subs	r3, r2, r3
 8003254:	2b02      	cmp	r3, #2
 8003256:	d901      	bls.n	800325c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003258:	2303      	movs	r3, #3
 800325a:	e1b7      	b.n	80035cc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800325c:	4b32      	ldr	r3, [pc, #200]	; (8003328 <HAL_RCC_OscConfig+0x504>)
 800325e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003262:	f003 0302 	and.w	r3, r3, #2
 8003266:	2b00      	cmp	r3, #0
 8003268:	d1ef      	bne.n	800324a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f003 0304 	and.w	r3, r3, #4
 8003272:	2b00      	cmp	r3, #0
 8003274:	f000 80a6 	beq.w	80033c4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003278:	2300      	movs	r3, #0
 800327a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800327c:	4b2a      	ldr	r3, [pc, #168]	; (8003328 <HAL_RCC_OscConfig+0x504>)
 800327e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003280:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003284:	2b00      	cmp	r3, #0
 8003286:	d10d      	bne.n	80032a4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003288:	4b27      	ldr	r3, [pc, #156]	; (8003328 <HAL_RCC_OscConfig+0x504>)
 800328a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800328c:	4a26      	ldr	r2, [pc, #152]	; (8003328 <HAL_RCC_OscConfig+0x504>)
 800328e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003292:	6593      	str	r3, [r2, #88]	; 0x58
 8003294:	4b24      	ldr	r3, [pc, #144]	; (8003328 <HAL_RCC_OscConfig+0x504>)
 8003296:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003298:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800329c:	60bb      	str	r3, [r7, #8]
 800329e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80032a0:	2301      	movs	r3, #1
 80032a2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80032a4:	4b21      	ldr	r3, [pc, #132]	; (800332c <HAL_RCC_OscConfig+0x508>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d118      	bne.n	80032e2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80032b0:	4b1e      	ldr	r3, [pc, #120]	; (800332c <HAL_RCC_OscConfig+0x508>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4a1d      	ldr	r2, [pc, #116]	; (800332c <HAL_RCC_OscConfig+0x508>)
 80032b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032ba:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80032bc:	f7fe fc8e 	bl	8001bdc <HAL_GetTick>
 80032c0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80032c2:	e008      	b.n	80032d6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032c4:	f7fe fc8a 	bl	8001bdc <HAL_GetTick>
 80032c8:	4602      	mov	r2, r0
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	1ad3      	subs	r3, r2, r3
 80032ce:	2b02      	cmp	r3, #2
 80032d0:	d901      	bls.n	80032d6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80032d2:	2303      	movs	r3, #3
 80032d4:	e17a      	b.n	80035cc <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80032d6:	4b15      	ldr	r3, [pc, #84]	; (800332c <HAL_RCC_OscConfig+0x508>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d0f0      	beq.n	80032c4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	689b      	ldr	r3, [r3, #8]
 80032e6:	2b01      	cmp	r3, #1
 80032e8:	d108      	bne.n	80032fc <HAL_RCC_OscConfig+0x4d8>
 80032ea:	4b0f      	ldr	r3, [pc, #60]	; (8003328 <HAL_RCC_OscConfig+0x504>)
 80032ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032f0:	4a0d      	ldr	r2, [pc, #52]	; (8003328 <HAL_RCC_OscConfig+0x504>)
 80032f2:	f043 0301 	orr.w	r3, r3, #1
 80032f6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80032fa:	e029      	b.n	8003350 <HAL_RCC_OscConfig+0x52c>
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	689b      	ldr	r3, [r3, #8]
 8003300:	2b05      	cmp	r3, #5
 8003302:	d115      	bne.n	8003330 <HAL_RCC_OscConfig+0x50c>
 8003304:	4b08      	ldr	r3, [pc, #32]	; (8003328 <HAL_RCC_OscConfig+0x504>)
 8003306:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800330a:	4a07      	ldr	r2, [pc, #28]	; (8003328 <HAL_RCC_OscConfig+0x504>)
 800330c:	f043 0304 	orr.w	r3, r3, #4
 8003310:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003314:	4b04      	ldr	r3, [pc, #16]	; (8003328 <HAL_RCC_OscConfig+0x504>)
 8003316:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800331a:	4a03      	ldr	r2, [pc, #12]	; (8003328 <HAL_RCC_OscConfig+0x504>)
 800331c:	f043 0301 	orr.w	r3, r3, #1
 8003320:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003324:	e014      	b.n	8003350 <HAL_RCC_OscConfig+0x52c>
 8003326:	bf00      	nop
 8003328:	40021000 	.word	0x40021000
 800332c:	40007000 	.word	0x40007000
 8003330:	4b9c      	ldr	r3, [pc, #624]	; (80035a4 <HAL_RCC_OscConfig+0x780>)
 8003332:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003336:	4a9b      	ldr	r2, [pc, #620]	; (80035a4 <HAL_RCC_OscConfig+0x780>)
 8003338:	f023 0301 	bic.w	r3, r3, #1
 800333c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003340:	4b98      	ldr	r3, [pc, #608]	; (80035a4 <HAL_RCC_OscConfig+0x780>)
 8003342:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003346:	4a97      	ldr	r2, [pc, #604]	; (80035a4 <HAL_RCC_OscConfig+0x780>)
 8003348:	f023 0304 	bic.w	r3, r3, #4
 800334c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	689b      	ldr	r3, [r3, #8]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d016      	beq.n	8003386 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003358:	f7fe fc40 	bl	8001bdc <HAL_GetTick>
 800335c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800335e:	e00a      	b.n	8003376 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003360:	f7fe fc3c 	bl	8001bdc <HAL_GetTick>
 8003364:	4602      	mov	r2, r0
 8003366:	693b      	ldr	r3, [r7, #16]
 8003368:	1ad3      	subs	r3, r2, r3
 800336a:	f241 3288 	movw	r2, #5000	; 0x1388
 800336e:	4293      	cmp	r3, r2
 8003370:	d901      	bls.n	8003376 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003372:	2303      	movs	r3, #3
 8003374:	e12a      	b.n	80035cc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003376:	4b8b      	ldr	r3, [pc, #556]	; (80035a4 <HAL_RCC_OscConfig+0x780>)
 8003378:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800337c:	f003 0302 	and.w	r3, r3, #2
 8003380:	2b00      	cmp	r3, #0
 8003382:	d0ed      	beq.n	8003360 <HAL_RCC_OscConfig+0x53c>
 8003384:	e015      	b.n	80033b2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003386:	f7fe fc29 	bl	8001bdc <HAL_GetTick>
 800338a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800338c:	e00a      	b.n	80033a4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800338e:	f7fe fc25 	bl	8001bdc <HAL_GetTick>
 8003392:	4602      	mov	r2, r0
 8003394:	693b      	ldr	r3, [r7, #16]
 8003396:	1ad3      	subs	r3, r2, r3
 8003398:	f241 3288 	movw	r2, #5000	; 0x1388
 800339c:	4293      	cmp	r3, r2
 800339e:	d901      	bls.n	80033a4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80033a0:	2303      	movs	r3, #3
 80033a2:	e113      	b.n	80035cc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80033a4:	4b7f      	ldr	r3, [pc, #508]	; (80035a4 <HAL_RCC_OscConfig+0x780>)
 80033a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033aa:	f003 0302 	and.w	r3, r3, #2
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d1ed      	bne.n	800338e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80033b2:	7ffb      	ldrb	r3, [r7, #31]
 80033b4:	2b01      	cmp	r3, #1
 80033b6:	d105      	bne.n	80033c4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033b8:	4b7a      	ldr	r3, [pc, #488]	; (80035a4 <HAL_RCC_OscConfig+0x780>)
 80033ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033bc:	4a79      	ldr	r2, [pc, #484]	; (80035a4 <HAL_RCC_OscConfig+0x780>)
 80033be:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80033c2:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	f000 80fe 	beq.w	80035ca <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033d2:	2b02      	cmp	r3, #2
 80033d4:	f040 80d0 	bne.w	8003578 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80033d8:	4b72      	ldr	r3, [pc, #456]	; (80035a4 <HAL_RCC_OscConfig+0x780>)
 80033da:	68db      	ldr	r3, [r3, #12]
 80033dc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80033de:	697b      	ldr	r3, [r7, #20]
 80033e0:	f003 0203 	and.w	r2, r3, #3
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033e8:	429a      	cmp	r2, r3
 80033ea:	d130      	bne.n	800344e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80033ec:	697b      	ldr	r3, [r7, #20]
 80033ee:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033f6:	3b01      	subs	r3, #1
 80033f8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80033fa:	429a      	cmp	r2, r3
 80033fc:	d127      	bne.n	800344e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80033fe:	697b      	ldr	r3, [r7, #20]
 8003400:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003408:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800340a:	429a      	cmp	r2, r3
 800340c:	d11f      	bne.n	800344e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800340e:	697b      	ldr	r3, [r7, #20]
 8003410:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003414:	687a      	ldr	r2, [r7, #4]
 8003416:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003418:	2a07      	cmp	r2, #7
 800341a:	bf14      	ite	ne
 800341c:	2201      	movne	r2, #1
 800341e:	2200      	moveq	r2, #0
 8003420:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003422:	4293      	cmp	r3, r2
 8003424:	d113      	bne.n	800344e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003426:	697b      	ldr	r3, [r7, #20]
 8003428:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003430:	085b      	lsrs	r3, r3, #1
 8003432:	3b01      	subs	r3, #1
 8003434:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003436:	429a      	cmp	r2, r3
 8003438:	d109      	bne.n	800344e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800343a:	697b      	ldr	r3, [r7, #20]
 800343c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003444:	085b      	lsrs	r3, r3, #1
 8003446:	3b01      	subs	r3, #1
 8003448:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800344a:	429a      	cmp	r2, r3
 800344c:	d06e      	beq.n	800352c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800344e:	69bb      	ldr	r3, [r7, #24]
 8003450:	2b0c      	cmp	r3, #12
 8003452:	d069      	beq.n	8003528 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003454:	4b53      	ldr	r3, [pc, #332]	; (80035a4 <HAL_RCC_OscConfig+0x780>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800345c:	2b00      	cmp	r3, #0
 800345e:	d105      	bne.n	800346c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003460:	4b50      	ldr	r3, [pc, #320]	; (80035a4 <HAL_RCC_OscConfig+0x780>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003468:	2b00      	cmp	r3, #0
 800346a:	d001      	beq.n	8003470 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800346c:	2301      	movs	r3, #1
 800346e:	e0ad      	b.n	80035cc <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003470:	4b4c      	ldr	r3, [pc, #304]	; (80035a4 <HAL_RCC_OscConfig+0x780>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a4b      	ldr	r2, [pc, #300]	; (80035a4 <HAL_RCC_OscConfig+0x780>)
 8003476:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800347a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800347c:	f7fe fbae 	bl	8001bdc <HAL_GetTick>
 8003480:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003482:	e008      	b.n	8003496 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003484:	f7fe fbaa 	bl	8001bdc <HAL_GetTick>
 8003488:	4602      	mov	r2, r0
 800348a:	693b      	ldr	r3, [r7, #16]
 800348c:	1ad3      	subs	r3, r2, r3
 800348e:	2b02      	cmp	r3, #2
 8003490:	d901      	bls.n	8003496 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003492:	2303      	movs	r3, #3
 8003494:	e09a      	b.n	80035cc <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003496:	4b43      	ldr	r3, [pc, #268]	; (80035a4 <HAL_RCC_OscConfig+0x780>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d1f0      	bne.n	8003484 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80034a2:	4b40      	ldr	r3, [pc, #256]	; (80035a4 <HAL_RCC_OscConfig+0x780>)
 80034a4:	68da      	ldr	r2, [r3, #12]
 80034a6:	4b40      	ldr	r3, [pc, #256]	; (80035a8 <HAL_RCC_OscConfig+0x784>)
 80034a8:	4013      	ands	r3, r2
 80034aa:	687a      	ldr	r2, [r7, #4]
 80034ac:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80034ae:	687a      	ldr	r2, [r7, #4]
 80034b0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80034b2:	3a01      	subs	r2, #1
 80034b4:	0112      	lsls	r2, r2, #4
 80034b6:	4311      	orrs	r1, r2
 80034b8:	687a      	ldr	r2, [r7, #4]
 80034ba:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80034bc:	0212      	lsls	r2, r2, #8
 80034be:	4311      	orrs	r1, r2
 80034c0:	687a      	ldr	r2, [r7, #4]
 80034c2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80034c4:	0852      	lsrs	r2, r2, #1
 80034c6:	3a01      	subs	r2, #1
 80034c8:	0552      	lsls	r2, r2, #21
 80034ca:	4311      	orrs	r1, r2
 80034cc:	687a      	ldr	r2, [r7, #4]
 80034ce:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80034d0:	0852      	lsrs	r2, r2, #1
 80034d2:	3a01      	subs	r2, #1
 80034d4:	0652      	lsls	r2, r2, #25
 80034d6:	4311      	orrs	r1, r2
 80034d8:	687a      	ldr	r2, [r7, #4]
 80034da:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80034dc:	0912      	lsrs	r2, r2, #4
 80034de:	0452      	lsls	r2, r2, #17
 80034e0:	430a      	orrs	r2, r1
 80034e2:	4930      	ldr	r1, [pc, #192]	; (80035a4 <HAL_RCC_OscConfig+0x780>)
 80034e4:	4313      	orrs	r3, r2
 80034e6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80034e8:	4b2e      	ldr	r3, [pc, #184]	; (80035a4 <HAL_RCC_OscConfig+0x780>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a2d      	ldr	r2, [pc, #180]	; (80035a4 <HAL_RCC_OscConfig+0x780>)
 80034ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80034f2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80034f4:	4b2b      	ldr	r3, [pc, #172]	; (80035a4 <HAL_RCC_OscConfig+0x780>)
 80034f6:	68db      	ldr	r3, [r3, #12]
 80034f8:	4a2a      	ldr	r2, [pc, #168]	; (80035a4 <HAL_RCC_OscConfig+0x780>)
 80034fa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80034fe:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003500:	f7fe fb6c 	bl	8001bdc <HAL_GetTick>
 8003504:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003506:	e008      	b.n	800351a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003508:	f7fe fb68 	bl	8001bdc <HAL_GetTick>
 800350c:	4602      	mov	r2, r0
 800350e:	693b      	ldr	r3, [r7, #16]
 8003510:	1ad3      	subs	r3, r2, r3
 8003512:	2b02      	cmp	r3, #2
 8003514:	d901      	bls.n	800351a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003516:	2303      	movs	r3, #3
 8003518:	e058      	b.n	80035cc <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800351a:	4b22      	ldr	r3, [pc, #136]	; (80035a4 <HAL_RCC_OscConfig+0x780>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003522:	2b00      	cmp	r3, #0
 8003524:	d0f0      	beq.n	8003508 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003526:	e050      	b.n	80035ca <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003528:	2301      	movs	r3, #1
 800352a:	e04f      	b.n	80035cc <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800352c:	4b1d      	ldr	r3, [pc, #116]	; (80035a4 <HAL_RCC_OscConfig+0x780>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003534:	2b00      	cmp	r3, #0
 8003536:	d148      	bne.n	80035ca <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003538:	4b1a      	ldr	r3, [pc, #104]	; (80035a4 <HAL_RCC_OscConfig+0x780>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	4a19      	ldr	r2, [pc, #100]	; (80035a4 <HAL_RCC_OscConfig+0x780>)
 800353e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003542:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003544:	4b17      	ldr	r3, [pc, #92]	; (80035a4 <HAL_RCC_OscConfig+0x780>)
 8003546:	68db      	ldr	r3, [r3, #12]
 8003548:	4a16      	ldr	r2, [pc, #88]	; (80035a4 <HAL_RCC_OscConfig+0x780>)
 800354a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800354e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003550:	f7fe fb44 	bl	8001bdc <HAL_GetTick>
 8003554:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003556:	e008      	b.n	800356a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003558:	f7fe fb40 	bl	8001bdc <HAL_GetTick>
 800355c:	4602      	mov	r2, r0
 800355e:	693b      	ldr	r3, [r7, #16]
 8003560:	1ad3      	subs	r3, r2, r3
 8003562:	2b02      	cmp	r3, #2
 8003564:	d901      	bls.n	800356a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003566:	2303      	movs	r3, #3
 8003568:	e030      	b.n	80035cc <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800356a:	4b0e      	ldr	r3, [pc, #56]	; (80035a4 <HAL_RCC_OscConfig+0x780>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003572:	2b00      	cmp	r3, #0
 8003574:	d0f0      	beq.n	8003558 <HAL_RCC_OscConfig+0x734>
 8003576:	e028      	b.n	80035ca <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003578:	69bb      	ldr	r3, [r7, #24]
 800357a:	2b0c      	cmp	r3, #12
 800357c:	d023      	beq.n	80035c6 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800357e:	4b09      	ldr	r3, [pc, #36]	; (80035a4 <HAL_RCC_OscConfig+0x780>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	4a08      	ldr	r2, [pc, #32]	; (80035a4 <HAL_RCC_OscConfig+0x780>)
 8003584:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003588:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800358a:	f7fe fb27 	bl	8001bdc <HAL_GetTick>
 800358e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003590:	e00c      	b.n	80035ac <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003592:	f7fe fb23 	bl	8001bdc <HAL_GetTick>
 8003596:	4602      	mov	r2, r0
 8003598:	693b      	ldr	r3, [r7, #16]
 800359a:	1ad3      	subs	r3, r2, r3
 800359c:	2b02      	cmp	r3, #2
 800359e:	d905      	bls.n	80035ac <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80035a0:	2303      	movs	r3, #3
 80035a2:	e013      	b.n	80035cc <HAL_RCC_OscConfig+0x7a8>
 80035a4:	40021000 	.word	0x40021000
 80035a8:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80035ac:	4b09      	ldr	r3, [pc, #36]	; (80035d4 <HAL_RCC_OscConfig+0x7b0>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d1ec      	bne.n	8003592 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80035b8:	4b06      	ldr	r3, [pc, #24]	; (80035d4 <HAL_RCC_OscConfig+0x7b0>)
 80035ba:	68da      	ldr	r2, [r3, #12]
 80035bc:	4905      	ldr	r1, [pc, #20]	; (80035d4 <HAL_RCC_OscConfig+0x7b0>)
 80035be:	4b06      	ldr	r3, [pc, #24]	; (80035d8 <HAL_RCC_OscConfig+0x7b4>)
 80035c0:	4013      	ands	r3, r2
 80035c2:	60cb      	str	r3, [r1, #12]
 80035c4:	e001      	b.n	80035ca <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80035c6:	2301      	movs	r3, #1
 80035c8:	e000      	b.n	80035cc <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80035ca:	2300      	movs	r3, #0
}
 80035cc:	4618      	mov	r0, r3
 80035ce:	3720      	adds	r7, #32
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}
 80035d4:	40021000 	.word	0x40021000
 80035d8:	feeefffc 	.word	0xfeeefffc

080035dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b084      	sub	sp, #16
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
 80035e4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d101      	bne.n	80035f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80035ec:	2301      	movs	r3, #1
 80035ee:	e0e7      	b.n	80037c0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80035f0:	4b75      	ldr	r3, [pc, #468]	; (80037c8 <HAL_RCC_ClockConfig+0x1ec>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f003 0307 	and.w	r3, r3, #7
 80035f8:	683a      	ldr	r2, [r7, #0]
 80035fa:	429a      	cmp	r2, r3
 80035fc:	d910      	bls.n	8003620 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035fe:	4b72      	ldr	r3, [pc, #456]	; (80037c8 <HAL_RCC_ClockConfig+0x1ec>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f023 0207 	bic.w	r2, r3, #7
 8003606:	4970      	ldr	r1, [pc, #448]	; (80037c8 <HAL_RCC_ClockConfig+0x1ec>)
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	4313      	orrs	r3, r2
 800360c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800360e:	4b6e      	ldr	r3, [pc, #440]	; (80037c8 <HAL_RCC_ClockConfig+0x1ec>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f003 0307 	and.w	r3, r3, #7
 8003616:	683a      	ldr	r2, [r7, #0]
 8003618:	429a      	cmp	r2, r3
 800361a:	d001      	beq.n	8003620 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800361c:	2301      	movs	r3, #1
 800361e:	e0cf      	b.n	80037c0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f003 0302 	and.w	r3, r3, #2
 8003628:	2b00      	cmp	r3, #0
 800362a:	d010      	beq.n	800364e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	689a      	ldr	r2, [r3, #8]
 8003630:	4b66      	ldr	r3, [pc, #408]	; (80037cc <HAL_RCC_ClockConfig+0x1f0>)
 8003632:	689b      	ldr	r3, [r3, #8]
 8003634:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003638:	429a      	cmp	r2, r3
 800363a:	d908      	bls.n	800364e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800363c:	4b63      	ldr	r3, [pc, #396]	; (80037cc <HAL_RCC_ClockConfig+0x1f0>)
 800363e:	689b      	ldr	r3, [r3, #8]
 8003640:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	689b      	ldr	r3, [r3, #8]
 8003648:	4960      	ldr	r1, [pc, #384]	; (80037cc <HAL_RCC_ClockConfig+0x1f0>)
 800364a:	4313      	orrs	r3, r2
 800364c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f003 0301 	and.w	r3, r3, #1
 8003656:	2b00      	cmp	r3, #0
 8003658:	d04c      	beq.n	80036f4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	685b      	ldr	r3, [r3, #4]
 800365e:	2b03      	cmp	r3, #3
 8003660:	d107      	bne.n	8003672 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003662:	4b5a      	ldr	r3, [pc, #360]	; (80037cc <HAL_RCC_ClockConfig+0x1f0>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800366a:	2b00      	cmp	r3, #0
 800366c:	d121      	bne.n	80036b2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	e0a6      	b.n	80037c0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	2b02      	cmp	r3, #2
 8003678:	d107      	bne.n	800368a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800367a:	4b54      	ldr	r3, [pc, #336]	; (80037cc <HAL_RCC_ClockConfig+0x1f0>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003682:	2b00      	cmp	r3, #0
 8003684:	d115      	bne.n	80036b2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003686:	2301      	movs	r3, #1
 8003688:	e09a      	b.n	80037c0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	2b00      	cmp	r3, #0
 8003690:	d107      	bne.n	80036a2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003692:	4b4e      	ldr	r3, [pc, #312]	; (80037cc <HAL_RCC_ClockConfig+0x1f0>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f003 0302 	and.w	r3, r3, #2
 800369a:	2b00      	cmp	r3, #0
 800369c:	d109      	bne.n	80036b2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800369e:	2301      	movs	r3, #1
 80036a0:	e08e      	b.n	80037c0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80036a2:	4b4a      	ldr	r3, [pc, #296]	; (80037cc <HAL_RCC_ClockConfig+0x1f0>)
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d101      	bne.n	80036b2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80036ae:	2301      	movs	r3, #1
 80036b0:	e086      	b.n	80037c0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80036b2:	4b46      	ldr	r3, [pc, #280]	; (80037cc <HAL_RCC_ClockConfig+0x1f0>)
 80036b4:	689b      	ldr	r3, [r3, #8]
 80036b6:	f023 0203 	bic.w	r2, r3, #3
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	4943      	ldr	r1, [pc, #268]	; (80037cc <HAL_RCC_ClockConfig+0x1f0>)
 80036c0:	4313      	orrs	r3, r2
 80036c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80036c4:	f7fe fa8a 	bl	8001bdc <HAL_GetTick>
 80036c8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036ca:	e00a      	b.n	80036e2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036cc:	f7fe fa86 	bl	8001bdc <HAL_GetTick>
 80036d0:	4602      	mov	r2, r0
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	1ad3      	subs	r3, r2, r3
 80036d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80036da:	4293      	cmp	r3, r2
 80036dc:	d901      	bls.n	80036e2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80036de:	2303      	movs	r3, #3
 80036e0:	e06e      	b.n	80037c0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036e2:	4b3a      	ldr	r3, [pc, #232]	; (80037cc <HAL_RCC_ClockConfig+0x1f0>)
 80036e4:	689b      	ldr	r3, [r3, #8]
 80036e6:	f003 020c 	and.w	r2, r3, #12
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	009b      	lsls	r3, r3, #2
 80036f0:	429a      	cmp	r2, r3
 80036f2:	d1eb      	bne.n	80036cc <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f003 0302 	and.w	r3, r3, #2
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d010      	beq.n	8003722 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	689a      	ldr	r2, [r3, #8]
 8003704:	4b31      	ldr	r3, [pc, #196]	; (80037cc <HAL_RCC_ClockConfig+0x1f0>)
 8003706:	689b      	ldr	r3, [r3, #8]
 8003708:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800370c:	429a      	cmp	r2, r3
 800370e:	d208      	bcs.n	8003722 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003710:	4b2e      	ldr	r3, [pc, #184]	; (80037cc <HAL_RCC_ClockConfig+0x1f0>)
 8003712:	689b      	ldr	r3, [r3, #8]
 8003714:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	689b      	ldr	r3, [r3, #8]
 800371c:	492b      	ldr	r1, [pc, #172]	; (80037cc <HAL_RCC_ClockConfig+0x1f0>)
 800371e:	4313      	orrs	r3, r2
 8003720:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003722:	4b29      	ldr	r3, [pc, #164]	; (80037c8 <HAL_RCC_ClockConfig+0x1ec>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f003 0307 	and.w	r3, r3, #7
 800372a:	683a      	ldr	r2, [r7, #0]
 800372c:	429a      	cmp	r2, r3
 800372e:	d210      	bcs.n	8003752 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003730:	4b25      	ldr	r3, [pc, #148]	; (80037c8 <HAL_RCC_ClockConfig+0x1ec>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f023 0207 	bic.w	r2, r3, #7
 8003738:	4923      	ldr	r1, [pc, #140]	; (80037c8 <HAL_RCC_ClockConfig+0x1ec>)
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	4313      	orrs	r3, r2
 800373e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003740:	4b21      	ldr	r3, [pc, #132]	; (80037c8 <HAL_RCC_ClockConfig+0x1ec>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f003 0307 	and.w	r3, r3, #7
 8003748:	683a      	ldr	r2, [r7, #0]
 800374a:	429a      	cmp	r2, r3
 800374c:	d001      	beq.n	8003752 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800374e:	2301      	movs	r3, #1
 8003750:	e036      	b.n	80037c0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f003 0304 	and.w	r3, r3, #4
 800375a:	2b00      	cmp	r3, #0
 800375c:	d008      	beq.n	8003770 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800375e:	4b1b      	ldr	r3, [pc, #108]	; (80037cc <HAL_RCC_ClockConfig+0x1f0>)
 8003760:	689b      	ldr	r3, [r3, #8]
 8003762:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	68db      	ldr	r3, [r3, #12]
 800376a:	4918      	ldr	r1, [pc, #96]	; (80037cc <HAL_RCC_ClockConfig+0x1f0>)
 800376c:	4313      	orrs	r3, r2
 800376e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f003 0308 	and.w	r3, r3, #8
 8003778:	2b00      	cmp	r3, #0
 800377a:	d009      	beq.n	8003790 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800377c:	4b13      	ldr	r3, [pc, #76]	; (80037cc <HAL_RCC_ClockConfig+0x1f0>)
 800377e:	689b      	ldr	r3, [r3, #8]
 8003780:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	691b      	ldr	r3, [r3, #16]
 8003788:	00db      	lsls	r3, r3, #3
 800378a:	4910      	ldr	r1, [pc, #64]	; (80037cc <HAL_RCC_ClockConfig+0x1f0>)
 800378c:	4313      	orrs	r3, r2
 800378e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003790:	f000 f824 	bl	80037dc <HAL_RCC_GetSysClockFreq>
 8003794:	4602      	mov	r2, r0
 8003796:	4b0d      	ldr	r3, [pc, #52]	; (80037cc <HAL_RCC_ClockConfig+0x1f0>)
 8003798:	689b      	ldr	r3, [r3, #8]
 800379a:	091b      	lsrs	r3, r3, #4
 800379c:	f003 030f 	and.w	r3, r3, #15
 80037a0:	490b      	ldr	r1, [pc, #44]	; (80037d0 <HAL_RCC_ClockConfig+0x1f4>)
 80037a2:	5ccb      	ldrb	r3, [r1, r3]
 80037a4:	f003 031f 	and.w	r3, r3, #31
 80037a8:	fa22 f303 	lsr.w	r3, r2, r3
 80037ac:	4a09      	ldr	r2, [pc, #36]	; (80037d4 <HAL_RCC_ClockConfig+0x1f8>)
 80037ae:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80037b0:	4b09      	ldr	r3, [pc, #36]	; (80037d8 <HAL_RCC_ClockConfig+0x1fc>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4618      	mov	r0, r3
 80037b6:	f7fe f9c1 	bl	8001b3c <HAL_InitTick>
 80037ba:	4603      	mov	r3, r0
 80037bc:	72fb      	strb	r3, [r7, #11]

  return status;
 80037be:	7afb      	ldrb	r3, [r7, #11]
}
 80037c0:	4618      	mov	r0, r3
 80037c2:	3710      	adds	r7, #16
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bd80      	pop	{r7, pc}
 80037c8:	40022000 	.word	0x40022000
 80037cc:	40021000 	.word	0x40021000
 80037d0:	08009eb4 	.word	0x08009eb4
 80037d4:	20000004 	.word	0x20000004
 80037d8:	20000008 	.word	0x20000008

080037dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037dc:	b480      	push	{r7}
 80037de:	b089      	sub	sp, #36	; 0x24
 80037e0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80037e2:	2300      	movs	r3, #0
 80037e4:	61fb      	str	r3, [r7, #28]
 80037e6:	2300      	movs	r3, #0
 80037e8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80037ea:	4b3e      	ldr	r3, [pc, #248]	; (80038e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80037ec:	689b      	ldr	r3, [r3, #8]
 80037ee:	f003 030c 	and.w	r3, r3, #12
 80037f2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80037f4:	4b3b      	ldr	r3, [pc, #236]	; (80038e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80037f6:	68db      	ldr	r3, [r3, #12]
 80037f8:	f003 0303 	and.w	r3, r3, #3
 80037fc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80037fe:	693b      	ldr	r3, [r7, #16]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d005      	beq.n	8003810 <HAL_RCC_GetSysClockFreq+0x34>
 8003804:	693b      	ldr	r3, [r7, #16]
 8003806:	2b0c      	cmp	r3, #12
 8003808:	d121      	bne.n	800384e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	2b01      	cmp	r3, #1
 800380e:	d11e      	bne.n	800384e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003810:	4b34      	ldr	r3, [pc, #208]	; (80038e4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f003 0308 	and.w	r3, r3, #8
 8003818:	2b00      	cmp	r3, #0
 800381a:	d107      	bne.n	800382c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800381c:	4b31      	ldr	r3, [pc, #196]	; (80038e4 <HAL_RCC_GetSysClockFreq+0x108>)
 800381e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003822:	0a1b      	lsrs	r3, r3, #8
 8003824:	f003 030f 	and.w	r3, r3, #15
 8003828:	61fb      	str	r3, [r7, #28]
 800382a:	e005      	b.n	8003838 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800382c:	4b2d      	ldr	r3, [pc, #180]	; (80038e4 <HAL_RCC_GetSysClockFreq+0x108>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	091b      	lsrs	r3, r3, #4
 8003832:	f003 030f 	and.w	r3, r3, #15
 8003836:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003838:	4a2b      	ldr	r2, [pc, #172]	; (80038e8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800383a:	69fb      	ldr	r3, [r7, #28]
 800383c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003840:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003842:	693b      	ldr	r3, [r7, #16]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d10d      	bne.n	8003864 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003848:	69fb      	ldr	r3, [r7, #28]
 800384a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800384c:	e00a      	b.n	8003864 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800384e:	693b      	ldr	r3, [r7, #16]
 8003850:	2b04      	cmp	r3, #4
 8003852:	d102      	bne.n	800385a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003854:	4b25      	ldr	r3, [pc, #148]	; (80038ec <HAL_RCC_GetSysClockFreq+0x110>)
 8003856:	61bb      	str	r3, [r7, #24]
 8003858:	e004      	b.n	8003864 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800385a:	693b      	ldr	r3, [r7, #16]
 800385c:	2b08      	cmp	r3, #8
 800385e:	d101      	bne.n	8003864 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003860:	4b23      	ldr	r3, [pc, #140]	; (80038f0 <HAL_RCC_GetSysClockFreq+0x114>)
 8003862:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003864:	693b      	ldr	r3, [r7, #16]
 8003866:	2b0c      	cmp	r3, #12
 8003868:	d134      	bne.n	80038d4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800386a:	4b1e      	ldr	r3, [pc, #120]	; (80038e4 <HAL_RCC_GetSysClockFreq+0x108>)
 800386c:	68db      	ldr	r3, [r3, #12]
 800386e:	f003 0303 	and.w	r3, r3, #3
 8003872:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003874:	68bb      	ldr	r3, [r7, #8]
 8003876:	2b02      	cmp	r3, #2
 8003878:	d003      	beq.n	8003882 <HAL_RCC_GetSysClockFreq+0xa6>
 800387a:	68bb      	ldr	r3, [r7, #8]
 800387c:	2b03      	cmp	r3, #3
 800387e:	d003      	beq.n	8003888 <HAL_RCC_GetSysClockFreq+0xac>
 8003880:	e005      	b.n	800388e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003882:	4b1a      	ldr	r3, [pc, #104]	; (80038ec <HAL_RCC_GetSysClockFreq+0x110>)
 8003884:	617b      	str	r3, [r7, #20]
      break;
 8003886:	e005      	b.n	8003894 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003888:	4b19      	ldr	r3, [pc, #100]	; (80038f0 <HAL_RCC_GetSysClockFreq+0x114>)
 800388a:	617b      	str	r3, [r7, #20]
      break;
 800388c:	e002      	b.n	8003894 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800388e:	69fb      	ldr	r3, [r7, #28]
 8003890:	617b      	str	r3, [r7, #20]
      break;
 8003892:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003894:	4b13      	ldr	r3, [pc, #76]	; (80038e4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003896:	68db      	ldr	r3, [r3, #12]
 8003898:	091b      	lsrs	r3, r3, #4
 800389a:	f003 0307 	and.w	r3, r3, #7
 800389e:	3301      	adds	r3, #1
 80038a0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80038a2:	4b10      	ldr	r3, [pc, #64]	; (80038e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80038a4:	68db      	ldr	r3, [r3, #12]
 80038a6:	0a1b      	lsrs	r3, r3, #8
 80038a8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80038ac:	697a      	ldr	r2, [r7, #20]
 80038ae:	fb03 f202 	mul.w	r2, r3, r2
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80038b8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80038ba:	4b0a      	ldr	r3, [pc, #40]	; (80038e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80038bc:	68db      	ldr	r3, [r3, #12]
 80038be:	0e5b      	lsrs	r3, r3, #25
 80038c0:	f003 0303 	and.w	r3, r3, #3
 80038c4:	3301      	adds	r3, #1
 80038c6:	005b      	lsls	r3, r3, #1
 80038c8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80038ca:	697a      	ldr	r2, [r7, #20]
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80038d2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80038d4:	69bb      	ldr	r3, [r7, #24]
}
 80038d6:	4618      	mov	r0, r3
 80038d8:	3724      	adds	r7, #36	; 0x24
 80038da:	46bd      	mov	sp, r7
 80038dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e0:	4770      	bx	lr
 80038e2:	bf00      	nop
 80038e4:	40021000 	.word	0x40021000
 80038e8:	08009ecc 	.word	0x08009ecc
 80038ec:	00f42400 	.word	0x00f42400
 80038f0:	007a1200 	.word	0x007a1200

080038f4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80038f4:	b480      	push	{r7}
 80038f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80038f8:	4b03      	ldr	r3, [pc, #12]	; (8003908 <HAL_RCC_GetHCLKFreq+0x14>)
 80038fa:	681b      	ldr	r3, [r3, #0]
}
 80038fc:	4618      	mov	r0, r3
 80038fe:	46bd      	mov	sp, r7
 8003900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003904:	4770      	bx	lr
 8003906:	bf00      	nop
 8003908:	20000004 	.word	0x20000004

0800390c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003910:	f7ff fff0 	bl	80038f4 <HAL_RCC_GetHCLKFreq>
 8003914:	4602      	mov	r2, r0
 8003916:	4b06      	ldr	r3, [pc, #24]	; (8003930 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003918:	689b      	ldr	r3, [r3, #8]
 800391a:	0a1b      	lsrs	r3, r3, #8
 800391c:	f003 0307 	and.w	r3, r3, #7
 8003920:	4904      	ldr	r1, [pc, #16]	; (8003934 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003922:	5ccb      	ldrb	r3, [r1, r3]
 8003924:	f003 031f 	and.w	r3, r3, #31
 8003928:	fa22 f303 	lsr.w	r3, r2, r3
}
 800392c:	4618      	mov	r0, r3
 800392e:	bd80      	pop	{r7, pc}
 8003930:	40021000 	.word	0x40021000
 8003934:	08009ec4 	.word	0x08009ec4

08003938 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800393c:	f7ff ffda 	bl	80038f4 <HAL_RCC_GetHCLKFreq>
 8003940:	4602      	mov	r2, r0
 8003942:	4b06      	ldr	r3, [pc, #24]	; (800395c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003944:	689b      	ldr	r3, [r3, #8]
 8003946:	0adb      	lsrs	r3, r3, #11
 8003948:	f003 0307 	and.w	r3, r3, #7
 800394c:	4904      	ldr	r1, [pc, #16]	; (8003960 <HAL_RCC_GetPCLK2Freq+0x28>)
 800394e:	5ccb      	ldrb	r3, [r1, r3]
 8003950:	f003 031f 	and.w	r3, r3, #31
 8003954:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003958:	4618      	mov	r0, r3
 800395a:	bd80      	pop	{r7, pc}
 800395c:	40021000 	.word	0x40021000
 8003960:	08009ec4 	.word	0x08009ec4

08003964 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b086      	sub	sp, #24
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800396c:	2300      	movs	r3, #0
 800396e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003970:	4b2a      	ldr	r3, [pc, #168]	; (8003a1c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003972:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003974:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003978:	2b00      	cmp	r3, #0
 800397a:	d003      	beq.n	8003984 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800397c:	f7ff f9ee 	bl	8002d5c <HAL_PWREx_GetVoltageRange>
 8003980:	6178      	str	r0, [r7, #20]
 8003982:	e014      	b.n	80039ae <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003984:	4b25      	ldr	r3, [pc, #148]	; (8003a1c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003986:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003988:	4a24      	ldr	r2, [pc, #144]	; (8003a1c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800398a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800398e:	6593      	str	r3, [r2, #88]	; 0x58
 8003990:	4b22      	ldr	r3, [pc, #136]	; (8003a1c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003992:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003994:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003998:	60fb      	str	r3, [r7, #12]
 800399a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800399c:	f7ff f9de 	bl	8002d5c <HAL_PWREx_GetVoltageRange>
 80039a0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80039a2:	4b1e      	ldr	r3, [pc, #120]	; (8003a1c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80039a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039a6:	4a1d      	ldr	r2, [pc, #116]	; (8003a1c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80039a8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80039ac:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80039ae:	697b      	ldr	r3, [r7, #20]
 80039b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80039b4:	d10b      	bne.n	80039ce <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2b80      	cmp	r3, #128	; 0x80
 80039ba:	d919      	bls.n	80039f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2ba0      	cmp	r3, #160	; 0xa0
 80039c0:	d902      	bls.n	80039c8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80039c2:	2302      	movs	r3, #2
 80039c4:	613b      	str	r3, [r7, #16]
 80039c6:	e013      	b.n	80039f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80039c8:	2301      	movs	r3, #1
 80039ca:	613b      	str	r3, [r7, #16]
 80039cc:	e010      	b.n	80039f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2b80      	cmp	r3, #128	; 0x80
 80039d2:	d902      	bls.n	80039da <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80039d4:	2303      	movs	r3, #3
 80039d6:	613b      	str	r3, [r7, #16]
 80039d8:	e00a      	b.n	80039f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2b80      	cmp	r3, #128	; 0x80
 80039de:	d102      	bne.n	80039e6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80039e0:	2302      	movs	r3, #2
 80039e2:	613b      	str	r3, [r7, #16]
 80039e4:	e004      	b.n	80039f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2b70      	cmp	r3, #112	; 0x70
 80039ea:	d101      	bne.n	80039f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80039ec:	2301      	movs	r3, #1
 80039ee:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80039f0:	4b0b      	ldr	r3, [pc, #44]	; (8003a20 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f023 0207 	bic.w	r2, r3, #7
 80039f8:	4909      	ldr	r1, [pc, #36]	; (8003a20 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80039fa:	693b      	ldr	r3, [r7, #16]
 80039fc:	4313      	orrs	r3, r2
 80039fe:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003a00:	4b07      	ldr	r3, [pc, #28]	; (8003a20 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f003 0307 	and.w	r3, r3, #7
 8003a08:	693a      	ldr	r2, [r7, #16]
 8003a0a:	429a      	cmp	r2, r3
 8003a0c:	d001      	beq.n	8003a12 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	e000      	b.n	8003a14 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003a12:	2300      	movs	r3, #0
}
 8003a14:	4618      	mov	r0, r3
 8003a16:	3718      	adds	r7, #24
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bd80      	pop	{r7, pc}
 8003a1c:	40021000 	.word	0x40021000
 8003a20:	40022000 	.word	0x40022000

08003a24 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b086      	sub	sp, #24
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003a30:	2300      	movs	r3, #0
 8003a32:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d041      	beq.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003a44:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003a48:	d02a      	beq.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003a4a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003a4e:	d824      	bhi.n	8003a9a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003a50:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003a54:	d008      	beq.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003a56:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003a5a:	d81e      	bhi.n	8003a9a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d00a      	beq.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003a60:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003a64:	d010      	beq.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003a66:	e018      	b.n	8003a9a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003a68:	4b86      	ldr	r3, [pc, #536]	; (8003c84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a6a:	68db      	ldr	r3, [r3, #12]
 8003a6c:	4a85      	ldr	r2, [pc, #532]	; (8003c84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a72:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003a74:	e015      	b.n	8003aa2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	3304      	adds	r3, #4
 8003a7a:	2100      	movs	r1, #0
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	f000 fabb 	bl	8003ff8 <RCCEx_PLLSAI1_Config>
 8003a82:	4603      	mov	r3, r0
 8003a84:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003a86:	e00c      	b.n	8003aa2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	3320      	adds	r3, #32
 8003a8c:	2100      	movs	r1, #0
 8003a8e:	4618      	mov	r0, r3
 8003a90:	f000 fba6 	bl	80041e0 <RCCEx_PLLSAI2_Config>
 8003a94:	4603      	mov	r3, r0
 8003a96:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003a98:	e003      	b.n	8003aa2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	74fb      	strb	r3, [r7, #19]
      break;
 8003a9e:	e000      	b.n	8003aa2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003aa0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003aa2:	7cfb      	ldrb	r3, [r7, #19]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d10b      	bne.n	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003aa8:	4b76      	ldr	r3, [pc, #472]	; (8003c84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003aaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003aae:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003ab6:	4973      	ldr	r1, [pc, #460]	; (8003c84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003abe:	e001      	b.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ac0:	7cfb      	ldrb	r3, [r7, #19]
 8003ac2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d041      	beq.n	8003b54 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003ad4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003ad8:	d02a      	beq.n	8003b30 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003ada:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003ade:	d824      	bhi.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003ae0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003ae4:	d008      	beq.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003ae6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003aea:	d81e      	bhi.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d00a      	beq.n	8003b06 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003af0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003af4:	d010      	beq.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003af6:	e018      	b.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003af8:	4b62      	ldr	r3, [pc, #392]	; (8003c84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003afa:	68db      	ldr	r3, [r3, #12]
 8003afc:	4a61      	ldr	r2, [pc, #388]	; (8003c84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003afe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b02:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003b04:	e015      	b.n	8003b32 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	3304      	adds	r3, #4
 8003b0a:	2100      	movs	r1, #0
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	f000 fa73 	bl	8003ff8 <RCCEx_PLLSAI1_Config>
 8003b12:	4603      	mov	r3, r0
 8003b14:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003b16:	e00c      	b.n	8003b32 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	3320      	adds	r3, #32
 8003b1c:	2100      	movs	r1, #0
 8003b1e:	4618      	mov	r0, r3
 8003b20:	f000 fb5e 	bl	80041e0 <RCCEx_PLLSAI2_Config>
 8003b24:	4603      	mov	r3, r0
 8003b26:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003b28:	e003      	b.n	8003b32 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	74fb      	strb	r3, [r7, #19]
      break;
 8003b2e:	e000      	b.n	8003b32 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003b30:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003b32:	7cfb      	ldrb	r3, [r7, #19]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d10b      	bne.n	8003b50 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003b38:	4b52      	ldr	r3, [pc, #328]	; (8003c84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b3e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003b46:	494f      	ldr	r1, [pc, #316]	; (8003c84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b48:	4313      	orrs	r3, r2
 8003b4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003b4e:	e001      	b.n	8003b54 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b50:	7cfb      	ldrb	r3, [r7, #19]
 8003b52:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	f000 80a0 	beq.w	8003ca2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b62:	2300      	movs	r3, #0
 8003b64:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003b66:	4b47      	ldr	r3, [pc, #284]	; (8003c84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d101      	bne.n	8003b76 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003b72:	2301      	movs	r3, #1
 8003b74:	e000      	b.n	8003b78 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003b76:	2300      	movs	r3, #0
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d00d      	beq.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b7c:	4b41      	ldr	r3, [pc, #260]	; (8003c84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b80:	4a40      	ldr	r2, [pc, #256]	; (8003c84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b86:	6593      	str	r3, [r2, #88]	; 0x58
 8003b88:	4b3e      	ldr	r3, [pc, #248]	; (8003c84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b90:	60bb      	str	r3, [r7, #8]
 8003b92:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b94:	2301      	movs	r3, #1
 8003b96:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003b98:	4b3b      	ldr	r3, [pc, #236]	; (8003c88 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a3a      	ldr	r2, [pc, #232]	; (8003c88 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003b9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ba2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003ba4:	f7fe f81a 	bl	8001bdc <HAL_GetTick>
 8003ba8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003baa:	e009      	b.n	8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bac:	f7fe f816 	bl	8001bdc <HAL_GetTick>
 8003bb0:	4602      	mov	r2, r0
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	1ad3      	subs	r3, r2, r3
 8003bb6:	2b02      	cmp	r3, #2
 8003bb8:	d902      	bls.n	8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003bba:	2303      	movs	r3, #3
 8003bbc:	74fb      	strb	r3, [r7, #19]
        break;
 8003bbe:	e005      	b.n	8003bcc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003bc0:	4b31      	ldr	r3, [pc, #196]	; (8003c88 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d0ef      	beq.n	8003bac <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003bcc:	7cfb      	ldrb	r3, [r7, #19]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d15c      	bne.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003bd2:	4b2c      	ldr	r3, [pc, #176]	; (8003c84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003bd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bd8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003bdc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003bde:	697b      	ldr	r3, [r7, #20]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d01f      	beq.n	8003c24 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003bea:	697a      	ldr	r2, [r7, #20]
 8003bec:	429a      	cmp	r2, r3
 8003bee:	d019      	beq.n	8003c24 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003bf0:	4b24      	ldr	r3, [pc, #144]	; (8003c84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003bf2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bf6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003bfa:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003bfc:	4b21      	ldr	r3, [pc, #132]	; (8003c84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003bfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c02:	4a20      	ldr	r2, [pc, #128]	; (8003c84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c08:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003c0c:	4b1d      	ldr	r3, [pc, #116]	; (8003c84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c12:	4a1c      	ldr	r2, [pc, #112]	; (8003c84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c14:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c18:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003c1c:	4a19      	ldr	r2, [pc, #100]	; (8003c84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c1e:	697b      	ldr	r3, [r7, #20]
 8003c20:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003c24:	697b      	ldr	r3, [r7, #20]
 8003c26:	f003 0301 	and.w	r3, r3, #1
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d016      	beq.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c2e:	f7fd ffd5 	bl	8001bdc <HAL_GetTick>
 8003c32:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c34:	e00b      	b.n	8003c4e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c36:	f7fd ffd1 	bl	8001bdc <HAL_GetTick>
 8003c3a:	4602      	mov	r2, r0
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	1ad3      	subs	r3, r2, r3
 8003c40:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c44:	4293      	cmp	r3, r2
 8003c46:	d902      	bls.n	8003c4e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003c48:	2303      	movs	r3, #3
 8003c4a:	74fb      	strb	r3, [r7, #19]
            break;
 8003c4c:	e006      	b.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c4e:	4b0d      	ldr	r3, [pc, #52]	; (8003c84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c54:	f003 0302 	and.w	r3, r3, #2
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d0ec      	beq.n	8003c36 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003c5c:	7cfb      	ldrb	r3, [r7, #19]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d10c      	bne.n	8003c7c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003c62:	4b08      	ldr	r3, [pc, #32]	; (8003c84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c68:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003c72:	4904      	ldr	r1, [pc, #16]	; (8003c84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c74:	4313      	orrs	r3, r2
 8003c76:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003c7a:	e009      	b.n	8003c90 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003c7c:	7cfb      	ldrb	r3, [r7, #19]
 8003c7e:	74bb      	strb	r3, [r7, #18]
 8003c80:	e006      	b.n	8003c90 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003c82:	bf00      	nop
 8003c84:	40021000 	.word	0x40021000
 8003c88:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c8c:	7cfb      	ldrb	r3, [r7, #19]
 8003c8e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003c90:	7c7b      	ldrb	r3, [r7, #17]
 8003c92:	2b01      	cmp	r3, #1
 8003c94:	d105      	bne.n	8003ca2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c96:	4b9e      	ldr	r3, [pc, #632]	; (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c9a:	4a9d      	ldr	r2, [pc, #628]	; (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c9c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ca0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f003 0301 	and.w	r3, r3, #1
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d00a      	beq.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003cae:	4b98      	ldr	r3, [pc, #608]	; (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cb4:	f023 0203 	bic.w	r2, r3, #3
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cbc:	4994      	ldr	r1, [pc, #592]	; (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cbe:	4313      	orrs	r3, r2
 8003cc0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f003 0302 	and.w	r3, r3, #2
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d00a      	beq.n	8003ce6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003cd0:	4b8f      	ldr	r3, [pc, #572]	; (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cd6:	f023 020c 	bic.w	r2, r3, #12
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cde:	498c      	ldr	r1, [pc, #560]	; (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f003 0304 	and.w	r3, r3, #4
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d00a      	beq.n	8003d08 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003cf2:	4b87      	ldr	r3, [pc, #540]	; (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cf8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d00:	4983      	ldr	r1, [pc, #524]	; (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d02:	4313      	orrs	r3, r2
 8003d04:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f003 0308 	and.w	r3, r3, #8
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d00a      	beq.n	8003d2a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003d14:	4b7e      	ldr	r3, [pc, #504]	; (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d1a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d22:	497b      	ldr	r1, [pc, #492]	; (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d24:	4313      	orrs	r3, r2
 8003d26:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f003 0310 	and.w	r3, r3, #16
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d00a      	beq.n	8003d4c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003d36:	4b76      	ldr	r3, [pc, #472]	; (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d3c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d44:	4972      	ldr	r1, [pc, #456]	; (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d46:	4313      	orrs	r3, r2
 8003d48:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f003 0320 	and.w	r3, r3, #32
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d00a      	beq.n	8003d6e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003d58:	4b6d      	ldr	r3, [pc, #436]	; (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d5e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d66:	496a      	ldr	r1, [pc, #424]	; (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d68:	4313      	orrs	r3, r2
 8003d6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d00a      	beq.n	8003d90 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003d7a:	4b65      	ldr	r3, [pc, #404]	; (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d80:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d88:	4961      	ldr	r1, [pc, #388]	; (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d8a:	4313      	orrs	r3, r2
 8003d8c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d00a      	beq.n	8003db2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003d9c:	4b5c      	ldr	r3, [pc, #368]	; (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003da2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003daa:	4959      	ldr	r1, [pc, #356]	; (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dac:	4313      	orrs	r3, r2
 8003dae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d00a      	beq.n	8003dd4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003dbe:	4b54      	ldr	r3, [pc, #336]	; (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dc4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003dcc:	4950      	ldr	r1, [pc, #320]	; (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d00a      	beq.n	8003df6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003de0:	4b4b      	ldr	r3, [pc, #300]	; (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003de2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003de6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dee:	4948      	ldr	r1, [pc, #288]	; (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003df0:	4313      	orrs	r3, r2
 8003df2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d00a      	beq.n	8003e18 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003e02:	4b43      	ldr	r3, [pc, #268]	; (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e08:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e10:	493f      	ldr	r1, [pc, #252]	; (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e12:	4313      	orrs	r3, r2
 8003e14:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d028      	beq.n	8003e76 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003e24:	4b3a      	ldr	r3, [pc, #232]	; (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e2a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003e32:	4937      	ldr	r1, [pc, #220]	; (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e34:	4313      	orrs	r3, r2
 8003e36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003e3e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003e42:	d106      	bne.n	8003e52 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e44:	4b32      	ldr	r3, [pc, #200]	; (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e46:	68db      	ldr	r3, [r3, #12]
 8003e48:	4a31      	ldr	r2, [pc, #196]	; (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e4a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003e4e:	60d3      	str	r3, [r2, #12]
 8003e50:	e011      	b.n	8003e76 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003e56:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003e5a:	d10c      	bne.n	8003e76 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	3304      	adds	r3, #4
 8003e60:	2101      	movs	r1, #1
 8003e62:	4618      	mov	r0, r3
 8003e64:	f000 f8c8 	bl	8003ff8 <RCCEx_PLLSAI1_Config>
 8003e68:	4603      	mov	r3, r0
 8003e6a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003e6c:	7cfb      	ldrb	r3, [r7, #19]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d001      	beq.n	8003e76 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003e72:	7cfb      	ldrb	r3, [r7, #19]
 8003e74:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d028      	beq.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003e82:	4b23      	ldr	r3, [pc, #140]	; (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e88:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e90:	491f      	ldr	r1, [pc, #124]	; (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e92:	4313      	orrs	r3, r2
 8003e94:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e9c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003ea0:	d106      	bne.n	8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ea2:	4b1b      	ldr	r3, [pc, #108]	; (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ea4:	68db      	ldr	r3, [r3, #12]
 8003ea6:	4a1a      	ldr	r2, [pc, #104]	; (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ea8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003eac:	60d3      	str	r3, [r2, #12]
 8003eae:	e011      	b.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003eb4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003eb8:	d10c      	bne.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	3304      	adds	r3, #4
 8003ebe:	2101      	movs	r1, #1
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	f000 f899 	bl	8003ff8 <RCCEx_PLLSAI1_Config>
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003eca:	7cfb      	ldrb	r3, [r7, #19]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d001      	beq.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003ed0:	7cfb      	ldrb	r3, [r7, #19]
 8003ed2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d02b      	beq.n	8003f38 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003ee0:	4b0b      	ldr	r3, [pc, #44]	; (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ee2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ee6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003eee:	4908      	ldr	r1, [pc, #32]	; (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ef0:	4313      	orrs	r3, r2
 8003ef2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003efa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003efe:	d109      	bne.n	8003f14 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f00:	4b03      	ldr	r3, [pc, #12]	; (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f02:	68db      	ldr	r3, [r3, #12]
 8003f04:	4a02      	ldr	r2, [pc, #8]	; (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f06:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003f0a:	60d3      	str	r3, [r2, #12]
 8003f0c:	e014      	b.n	8003f38 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003f0e:	bf00      	nop
 8003f10:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f18:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003f1c:	d10c      	bne.n	8003f38 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	3304      	adds	r3, #4
 8003f22:	2101      	movs	r1, #1
 8003f24:	4618      	mov	r0, r3
 8003f26:	f000 f867 	bl	8003ff8 <RCCEx_PLLSAI1_Config>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003f2e:	7cfb      	ldrb	r3, [r7, #19]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d001      	beq.n	8003f38 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003f34:	7cfb      	ldrb	r3, [r7, #19]
 8003f36:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d02f      	beq.n	8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003f44:	4b2b      	ldr	r3, [pc, #172]	; (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003f46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f4a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003f52:	4928      	ldr	r1, [pc, #160]	; (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003f54:	4313      	orrs	r3, r2
 8003f56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003f5e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003f62:	d10d      	bne.n	8003f80 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	3304      	adds	r3, #4
 8003f68:	2102      	movs	r1, #2
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	f000 f844 	bl	8003ff8 <RCCEx_PLLSAI1_Config>
 8003f70:	4603      	mov	r3, r0
 8003f72:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003f74:	7cfb      	ldrb	r3, [r7, #19]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d014      	beq.n	8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003f7a:	7cfb      	ldrb	r3, [r7, #19]
 8003f7c:	74bb      	strb	r3, [r7, #18]
 8003f7e:	e011      	b.n	8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003f84:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003f88:	d10c      	bne.n	8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	3320      	adds	r3, #32
 8003f8e:	2102      	movs	r1, #2
 8003f90:	4618      	mov	r0, r3
 8003f92:	f000 f925 	bl	80041e0 <RCCEx_PLLSAI2_Config>
 8003f96:	4603      	mov	r3, r0
 8003f98:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003f9a:	7cfb      	ldrb	r3, [r7, #19]
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d001      	beq.n	8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003fa0:	7cfb      	ldrb	r3, [r7, #19]
 8003fa2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d00a      	beq.n	8003fc6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003fb0:	4b10      	ldr	r3, [pc, #64]	; (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003fb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fb6:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003fbe:	490d      	ldr	r1, [pc, #52]	; (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d00b      	beq.n	8003fea <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003fd2:	4b08      	ldr	r3, [pc, #32]	; (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003fd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fd8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003fe2:	4904      	ldr	r1, [pc, #16]	; (8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003fea:	7cbb      	ldrb	r3, [r7, #18]
}
 8003fec:	4618      	mov	r0, r3
 8003fee:	3718      	adds	r7, #24
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	bd80      	pop	{r7, pc}
 8003ff4:	40021000 	.word	0x40021000

08003ff8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b084      	sub	sp, #16
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
 8004000:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004002:	2300      	movs	r3, #0
 8004004:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004006:	4b75      	ldr	r3, [pc, #468]	; (80041dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004008:	68db      	ldr	r3, [r3, #12]
 800400a:	f003 0303 	and.w	r3, r3, #3
 800400e:	2b00      	cmp	r3, #0
 8004010:	d018      	beq.n	8004044 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004012:	4b72      	ldr	r3, [pc, #456]	; (80041dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004014:	68db      	ldr	r3, [r3, #12]
 8004016:	f003 0203 	and.w	r2, r3, #3
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	429a      	cmp	r2, r3
 8004020:	d10d      	bne.n	800403e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
       ||
 8004026:	2b00      	cmp	r3, #0
 8004028:	d009      	beq.n	800403e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800402a:	4b6c      	ldr	r3, [pc, #432]	; (80041dc <RCCEx_PLLSAI1_Config+0x1e4>)
 800402c:	68db      	ldr	r3, [r3, #12]
 800402e:	091b      	lsrs	r3, r3, #4
 8004030:	f003 0307 	and.w	r3, r3, #7
 8004034:	1c5a      	adds	r2, r3, #1
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	685b      	ldr	r3, [r3, #4]
       ||
 800403a:	429a      	cmp	r2, r3
 800403c:	d047      	beq.n	80040ce <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800403e:	2301      	movs	r3, #1
 8004040:	73fb      	strb	r3, [r7, #15]
 8004042:	e044      	b.n	80040ce <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	2b03      	cmp	r3, #3
 800404a:	d018      	beq.n	800407e <RCCEx_PLLSAI1_Config+0x86>
 800404c:	2b03      	cmp	r3, #3
 800404e:	d825      	bhi.n	800409c <RCCEx_PLLSAI1_Config+0xa4>
 8004050:	2b01      	cmp	r3, #1
 8004052:	d002      	beq.n	800405a <RCCEx_PLLSAI1_Config+0x62>
 8004054:	2b02      	cmp	r3, #2
 8004056:	d009      	beq.n	800406c <RCCEx_PLLSAI1_Config+0x74>
 8004058:	e020      	b.n	800409c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800405a:	4b60      	ldr	r3, [pc, #384]	; (80041dc <RCCEx_PLLSAI1_Config+0x1e4>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f003 0302 	and.w	r3, r3, #2
 8004062:	2b00      	cmp	r3, #0
 8004064:	d11d      	bne.n	80040a2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004066:	2301      	movs	r3, #1
 8004068:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800406a:	e01a      	b.n	80040a2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800406c:	4b5b      	ldr	r3, [pc, #364]	; (80041dc <RCCEx_PLLSAI1_Config+0x1e4>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004074:	2b00      	cmp	r3, #0
 8004076:	d116      	bne.n	80040a6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004078:	2301      	movs	r3, #1
 800407a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800407c:	e013      	b.n	80040a6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800407e:	4b57      	ldr	r3, [pc, #348]	; (80041dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004086:	2b00      	cmp	r3, #0
 8004088:	d10f      	bne.n	80040aa <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800408a:	4b54      	ldr	r3, [pc, #336]	; (80041dc <RCCEx_PLLSAI1_Config+0x1e4>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004092:	2b00      	cmp	r3, #0
 8004094:	d109      	bne.n	80040aa <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004096:	2301      	movs	r3, #1
 8004098:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800409a:	e006      	b.n	80040aa <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800409c:	2301      	movs	r3, #1
 800409e:	73fb      	strb	r3, [r7, #15]
      break;
 80040a0:	e004      	b.n	80040ac <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80040a2:	bf00      	nop
 80040a4:	e002      	b.n	80040ac <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80040a6:	bf00      	nop
 80040a8:	e000      	b.n	80040ac <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80040aa:	bf00      	nop
    }

    if(status == HAL_OK)
 80040ac:	7bfb      	ldrb	r3, [r7, #15]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d10d      	bne.n	80040ce <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80040b2:	4b4a      	ldr	r3, [pc, #296]	; (80041dc <RCCEx_PLLSAI1_Config+0x1e4>)
 80040b4:	68db      	ldr	r3, [r3, #12]
 80040b6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6819      	ldr	r1, [r3, #0]
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	685b      	ldr	r3, [r3, #4]
 80040c2:	3b01      	subs	r3, #1
 80040c4:	011b      	lsls	r3, r3, #4
 80040c6:	430b      	orrs	r3, r1
 80040c8:	4944      	ldr	r1, [pc, #272]	; (80041dc <RCCEx_PLLSAI1_Config+0x1e4>)
 80040ca:	4313      	orrs	r3, r2
 80040cc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80040ce:	7bfb      	ldrb	r3, [r7, #15]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d17d      	bne.n	80041d0 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80040d4:	4b41      	ldr	r3, [pc, #260]	; (80041dc <RCCEx_PLLSAI1_Config+0x1e4>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4a40      	ldr	r2, [pc, #256]	; (80041dc <RCCEx_PLLSAI1_Config+0x1e4>)
 80040da:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80040de:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80040e0:	f7fd fd7c 	bl	8001bdc <HAL_GetTick>
 80040e4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80040e6:	e009      	b.n	80040fc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80040e8:	f7fd fd78 	bl	8001bdc <HAL_GetTick>
 80040ec:	4602      	mov	r2, r0
 80040ee:	68bb      	ldr	r3, [r7, #8]
 80040f0:	1ad3      	subs	r3, r2, r3
 80040f2:	2b02      	cmp	r3, #2
 80040f4:	d902      	bls.n	80040fc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80040f6:	2303      	movs	r3, #3
 80040f8:	73fb      	strb	r3, [r7, #15]
        break;
 80040fa:	e005      	b.n	8004108 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80040fc:	4b37      	ldr	r3, [pc, #220]	; (80041dc <RCCEx_PLLSAI1_Config+0x1e4>)
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004104:	2b00      	cmp	r3, #0
 8004106:	d1ef      	bne.n	80040e8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004108:	7bfb      	ldrb	r3, [r7, #15]
 800410a:	2b00      	cmp	r3, #0
 800410c:	d160      	bne.n	80041d0 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d111      	bne.n	8004138 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004114:	4b31      	ldr	r3, [pc, #196]	; (80041dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004116:	691b      	ldr	r3, [r3, #16]
 8004118:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800411c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004120:	687a      	ldr	r2, [r7, #4]
 8004122:	6892      	ldr	r2, [r2, #8]
 8004124:	0211      	lsls	r1, r2, #8
 8004126:	687a      	ldr	r2, [r7, #4]
 8004128:	68d2      	ldr	r2, [r2, #12]
 800412a:	0912      	lsrs	r2, r2, #4
 800412c:	0452      	lsls	r2, r2, #17
 800412e:	430a      	orrs	r2, r1
 8004130:	492a      	ldr	r1, [pc, #168]	; (80041dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004132:	4313      	orrs	r3, r2
 8004134:	610b      	str	r3, [r1, #16]
 8004136:	e027      	b.n	8004188 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	2b01      	cmp	r3, #1
 800413c:	d112      	bne.n	8004164 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800413e:	4b27      	ldr	r3, [pc, #156]	; (80041dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004140:	691b      	ldr	r3, [r3, #16]
 8004142:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004146:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800414a:	687a      	ldr	r2, [r7, #4]
 800414c:	6892      	ldr	r2, [r2, #8]
 800414e:	0211      	lsls	r1, r2, #8
 8004150:	687a      	ldr	r2, [r7, #4]
 8004152:	6912      	ldr	r2, [r2, #16]
 8004154:	0852      	lsrs	r2, r2, #1
 8004156:	3a01      	subs	r2, #1
 8004158:	0552      	lsls	r2, r2, #21
 800415a:	430a      	orrs	r2, r1
 800415c:	491f      	ldr	r1, [pc, #124]	; (80041dc <RCCEx_PLLSAI1_Config+0x1e4>)
 800415e:	4313      	orrs	r3, r2
 8004160:	610b      	str	r3, [r1, #16]
 8004162:	e011      	b.n	8004188 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004164:	4b1d      	ldr	r3, [pc, #116]	; (80041dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004166:	691b      	ldr	r3, [r3, #16]
 8004168:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800416c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004170:	687a      	ldr	r2, [r7, #4]
 8004172:	6892      	ldr	r2, [r2, #8]
 8004174:	0211      	lsls	r1, r2, #8
 8004176:	687a      	ldr	r2, [r7, #4]
 8004178:	6952      	ldr	r2, [r2, #20]
 800417a:	0852      	lsrs	r2, r2, #1
 800417c:	3a01      	subs	r2, #1
 800417e:	0652      	lsls	r2, r2, #25
 8004180:	430a      	orrs	r2, r1
 8004182:	4916      	ldr	r1, [pc, #88]	; (80041dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004184:	4313      	orrs	r3, r2
 8004186:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004188:	4b14      	ldr	r3, [pc, #80]	; (80041dc <RCCEx_PLLSAI1_Config+0x1e4>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4a13      	ldr	r2, [pc, #76]	; (80041dc <RCCEx_PLLSAI1_Config+0x1e4>)
 800418e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004192:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004194:	f7fd fd22 	bl	8001bdc <HAL_GetTick>
 8004198:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800419a:	e009      	b.n	80041b0 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800419c:	f7fd fd1e 	bl	8001bdc <HAL_GetTick>
 80041a0:	4602      	mov	r2, r0
 80041a2:	68bb      	ldr	r3, [r7, #8]
 80041a4:	1ad3      	subs	r3, r2, r3
 80041a6:	2b02      	cmp	r3, #2
 80041a8:	d902      	bls.n	80041b0 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80041aa:	2303      	movs	r3, #3
 80041ac:	73fb      	strb	r3, [r7, #15]
          break;
 80041ae:	e005      	b.n	80041bc <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80041b0:	4b0a      	ldr	r3, [pc, #40]	; (80041dc <RCCEx_PLLSAI1_Config+0x1e4>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d0ef      	beq.n	800419c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80041bc:	7bfb      	ldrb	r3, [r7, #15]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d106      	bne.n	80041d0 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80041c2:	4b06      	ldr	r3, [pc, #24]	; (80041dc <RCCEx_PLLSAI1_Config+0x1e4>)
 80041c4:	691a      	ldr	r2, [r3, #16]
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	699b      	ldr	r3, [r3, #24]
 80041ca:	4904      	ldr	r1, [pc, #16]	; (80041dc <RCCEx_PLLSAI1_Config+0x1e4>)
 80041cc:	4313      	orrs	r3, r2
 80041ce:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80041d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80041d2:	4618      	mov	r0, r3
 80041d4:	3710      	adds	r7, #16
 80041d6:	46bd      	mov	sp, r7
 80041d8:	bd80      	pop	{r7, pc}
 80041da:	bf00      	nop
 80041dc:	40021000 	.word	0x40021000

080041e0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b084      	sub	sp, #16
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
 80041e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80041ea:	2300      	movs	r3, #0
 80041ec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80041ee:	4b6a      	ldr	r3, [pc, #424]	; (8004398 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041f0:	68db      	ldr	r3, [r3, #12]
 80041f2:	f003 0303 	and.w	r3, r3, #3
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d018      	beq.n	800422c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80041fa:	4b67      	ldr	r3, [pc, #412]	; (8004398 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041fc:	68db      	ldr	r3, [r3, #12]
 80041fe:	f003 0203 	and.w	r2, r3, #3
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	429a      	cmp	r2, r3
 8004208:	d10d      	bne.n	8004226 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
       ||
 800420e:	2b00      	cmp	r3, #0
 8004210:	d009      	beq.n	8004226 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004212:	4b61      	ldr	r3, [pc, #388]	; (8004398 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004214:	68db      	ldr	r3, [r3, #12]
 8004216:	091b      	lsrs	r3, r3, #4
 8004218:	f003 0307 	and.w	r3, r3, #7
 800421c:	1c5a      	adds	r2, r3, #1
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	685b      	ldr	r3, [r3, #4]
       ||
 8004222:	429a      	cmp	r2, r3
 8004224:	d047      	beq.n	80042b6 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004226:	2301      	movs	r3, #1
 8004228:	73fb      	strb	r3, [r7, #15]
 800422a:	e044      	b.n	80042b6 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	2b03      	cmp	r3, #3
 8004232:	d018      	beq.n	8004266 <RCCEx_PLLSAI2_Config+0x86>
 8004234:	2b03      	cmp	r3, #3
 8004236:	d825      	bhi.n	8004284 <RCCEx_PLLSAI2_Config+0xa4>
 8004238:	2b01      	cmp	r3, #1
 800423a:	d002      	beq.n	8004242 <RCCEx_PLLSAI2_Config+0x62>
 800423c:	2b02      	cmp	r3, #2
 800423e:	d009      	beq.n	8004254 <RCCEx_PLLSAI2_Config+0x74>
 8004240:	e020      	b.n	8004284 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004242:	4b55      	ldr	r3, [pc, #340]	; (8004398 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f003 0302 	and.w	r3, r3, #2
 800424a:	2b00      	cmp	r3, #0
 800424c:	d11d      	bne.n	800428a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800424e:	2301      	movs	r3, #1
 8004250:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004252:	e01a      	b.n	800428a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004254:	4b50      	ldr	r3, [pc, #320]	; (8004398 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800425c:	2b00      	cmp	r3, #0
 800425e:	d116      	bne.n	800428e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004260:	2301      	movs	r3, #1
 8004262:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004264:	e013      	b.n	800428e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004266:	4b4c      	ldr	r3, [pc, #304]	; (8004398 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800426e:	2b00      	cmp	r3, #0
 8004270:	d10f      	bne.n	8004292 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004272:	4b49      	ldr	r3, [pc, #292]	; (8004398 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800427a:	2b00      	cmp	r3, #0
 800427c:	d109      	bne.n	8004292 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800427e:	2301      	movs	r3, #1
 8004280:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004282:	e006      	b.n	8004292 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004284:	2301      	movs	r3, #1
 8004286:	73fb      	strb	r3, [r7, #15]
      break;
 8004288:	e004      	b.n	8004294 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800428a:	bf00      	nop
 800428c:	e002      	b.n	8004294 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800428e:	bf00      	nop
 8004290:	e000      	b.n	8004294 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004292:	bf00      	nop
    }

    if(status == HAL_OK)
 8004294:	7bfb      	ldrb	r3, [r7, #15]
 8004296:	2b00      	cmp	r3, #0
 8004298:	d10d      	bne.n	80042b6 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800429a:	4b3f      	ldr	r3, [pc, #252]	; (8004398 <RCCEx_PLLSAI2_Config+0x1b8>)
 800429c:	68db      	ldr	r3, [r3, #12]
 800429e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6819      	ldr	r1, [r3, #0]
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	685b      	ldr	r3, [r3, #4]
 80042aa:	3b01      	subs	r3, #1
 80042ac:	011b      	lsls	r3, r3, #4
 80042ae:	430b      	orrs	r3, r1
 80042b0:	4939      	ldr	r1, [pc, #228]	; (8004398 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042b2:	4313      	orrs	r3, r2
 80042b4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80042b6:	7bfb      	ldrb	r3, [r7, #15]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d167      	bne.n	800438c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80042bc:	4b36      	ldr	r3, [pc, #216]	; (8004398 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	4a35      	ldr	r2, [pc, #212]	; (8004398 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042c2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80042c6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80042c8:	f7fd fc88 	bl	8001bdc <HAL_GetTick>
 80042cc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80042ce:	e009      	b.n	80042e4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80042d0:	f7fd fc84 	bl	8001bdc <HAL_GetTick>
 80042d4:	4602      	mov	r2, r0
 80042d6:	68bb      	ldr	r3, [r7, #8]
 80042d8:	1ad3      	subs	r3, r2, r3
 80042da:	2b02      	cmp	r3, #2
 80042dc:	d902      	bls.n	80042e4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80042de:	2303      	movs	r3, #3
 80042e0:	73fb      	strb	r3, [r7, #15]
        break;
 80042e2:	e005      	b.n	80042f0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80042e4:	4b2c      	ldr	r3, [pc, #176]	; (8004398 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d1ef      	bne.n	80042d0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80042f0:	7bfb      	ldrb	r3, [r7, #15]
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d14a      	bne.n	800438c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d111      	bne.n	8004320 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80042fc:	4b26      	ldr	r3, [pc, #152]	; (8004398 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042fe:	695b      	ldr	r3, [r3, #20]
 8004300:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004304:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004308:	687a      	ldr	r2, [r7, #4]
 800430a:	6892      	ldr	r2, [r2, #8]
 800430c:	0211      	lsls	r1, r2, #8
 800430e:	687a      	ldr	r2, [r7, #4]
 8004310:	68d2      	ldr	r2, [r2, #12]
 8004312:	0912      	lsrs	r2, r2, #4
 8004314:	0452      	lsls	r2, r2, #17
 8004316:	430a      	orrs	r2, r1
 8004318:	491f      	ldr	r1, [pc, #124]	; (8004398 <RCCEx_PLLSAI2_Config+0x1b8>)
 800431a:	4313      	orrs	r3, r2
 800431c:	614b      	str	r3, [r1, #20]
 800431e:	e011      	b.n	8004344 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004320:	4b1d      	ldr	r3, [pc, #116]	; (8004398 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004322:	695b      	ldr	r3, [r3, #20]
 8004324:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004328:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800432c:	687a      	ldr	r2, [r7, #4]
 800432e:	6892      	ldr	r2, [r2, #8]
 8004330:	0211      	lsls	r1, r2, #8
 8004332:	687a      	ldr	r2, [r7, #4]
 8004334:	6912      	ldr	r2, [r2, #16]
 8004336:	0852      	lsrs	r2, r2, #1
 8004338:	3a01      	subs	r2, #1
 800433a:	0652      	lsls	r2, r2, #25
 800433c:	430a      	orrs	r2, r1
 800433e:	4916      	ldr	r1, [pc, #88]	; (8004398 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004340:	4313      	orrs	r3, r2
 8004342:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004344:	4b14      	ldr	r3, [pc, #80]	; (8004398 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	4a13      	ldr	r2, [pc, #76]	; (8004398 <RCCEx_PLLSAI2_Config+0x1b8>)
 800434a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800434e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004350:	f7fd fc44 	bl	8001bdc <HAL_GetTick>
 8004354:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004356:	e009      	b.n	800436c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004358:	f7fd fc40 	bl	8001bdc <HAL_GetTick>
 800435c:	4602      	mov	r2, r0
 800435e:	68bb      	ldr	r3, [r7, #8]
 8004360:	1ad3      	subs	r3, r2, r3
 8004362:	2b02      	cmp	r3, #2
 8004364:	d902      	bls.n	800436c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004366:	2303      	movs	r3, #3
 8004368:	73fb      	strb	r3, [r7, #15]
          break;
 800436a:	e005      	b.n	8004378 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800436c:	4b0a      	ldr	r3, [pc, #40]	; (8004398 <RCCEx_PLLSAI2_Config+0x1b8>)
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004374:	2b00      	cmp	r3, #0
 8004376:	d0ef      	beq.n	8004358 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004378:	7bfb      	ldrb	r3, [r7, #15]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d106      	bne.n	800438c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800437e:	4b06      	ldr	r3, [pc, #24]	; (8004398 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004380:	695a      	ldr	r2, [r3, #20]
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	695b      	ldr	r3, [r3, #20]
 8004386:	4904      	ldr	r1, [pc, #16]	; (8004398 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004388:	4313      	orrs	r3, r2
 800438a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800438c:	7bfb      	ldrb	r3, [r7, #15]
}
 800438e:	4618      	mov	r0, r3
 8004390:	3710      	adds	r7, #16
 8004392:	46bd      	mov	sp, r7
 8004394:	bd80      	pop	{r7, pc}
 8004396:	bf00      	nop
 8004398:	40021000 	.word	0x40021000

0800439c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b082      	sub	sp, #8
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d101      	bne.n	80043ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80043aa:	2301      	movs	r3, #1
 80043ac:	e040      	b.n	8004430 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d106      	bne.n	80043c4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2200      	movs	r2, #0
 80043ba:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80043be:	6878      	ldr	r0, [r7, #4]
 80043c0:	f7fd fa14 	bl	80017ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2224      	movs	r2, #36	; 0x24
 80043c8:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	681a      	ldr	r2, [r3, #0]
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f022 0201 	bic.w	r2, r2, #1
 80043d8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d002      	beq.n	80043e8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80043e2:	6878      	ldr	r0, [r7, #4]
 80043e4:	f000 fec0 	bl	8005168 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80043e8:	6878      	ldr	r0, [r7, #4]
 80043ea:	f000 fc05 	bl	8004bf8 <UART_SetConfig>
 80043ee:	4603      	mov	r3, r0
 80043f0:	2b01      	cmp	r3, #1
 80043f2:	d101      	bne.n	80043f8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80043f4:	2301      	movs	r3, #1
 80043f6:	e01b      	b.n	8004430 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	685a      	ldr	r2, [r3, #4]
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004406:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	689a      	ldr	r2, [r3, #8]
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004416:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	681a      	ldr	r2, [r3, #0]
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f042 0201 	orr.w	r2, r2, #1
 8004426:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004428:	6878      	ldr	r0, [r7, #4]
 800442a:	f000 ff3f 	bl	80052ac <UART_CheckIdleState>
 800442e:	4603      	mov	r3, r0
}
 8004430:	4618      	mov	r0, r3
 8004432:	3708      	adds	r7, #8
 8004434:	46bd      	mov	sp, r7
 8004436:	bd80      	pop	{r7, pc}

08004438 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004438:	b580      	push	{r7, lr}
 800443a:	b08a      	sub	sp, #40	; 0x28
 800443c:	af02      	add	r7, sp, #8
 800443e:	60f8      	str	r0, [r7, #12]
 8004440:	60b9      	str	r1, [r7, #8]
 8004442:	603b      	str	r3, [r7, #0]
 8004444:	4613      	mov	r3, r2
 8004446:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800444c:	2b20      	cmp	r3, #32
 800444e:	d178      	bne.n	8004542 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004450:	68bb      	ldr	r3, [r7, #8]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d002      	beq.n	800445c <HAL_UART_Transmit+0x24>
 8004456:	88fb      	ldrh	r3, [r7, #6]
 8004458:	2b00      	cmp	r3, #0
 800445a:	d101      	bne.n	8004460 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800445c:	2301      	movs	r3, #1
 800445e:	e071      	b.n	8004544 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	2200      	movs	r2, #0
 8004464:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	2221      	movs	r2, #33	; 0x21
 800446c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800446e:	f7fd fbb5 	bl	8001bdc <HAL_GetTick>
 8004472:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	88fa      	ldrh	r2, [r7, #6]
 8004478:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	88fa      	ldrh	r2, [r7, #6]
 8004480:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	689b      	ldr	r3, [r3, #8]
 8004488:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800448c:	d108      	bne.n	80044a0 <HAL_UART_Transmit+0x68>
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	691b      	ldr	r3, [r3, #16]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d104      	bne.n	80044a0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004496:	2300      	movs	r3, #0
 8004498:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800449a:	68bb      	ldr	r3, [r7, #8]
 800449c:	61bb      	str	r3, [r7, #24]
 800449e:	e003      	b.n	80044a8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80044a0:	68bb      	ldr	r3, [r7, #8]
 80044a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80044a4:	2300      	movs	r3, #0
 80044a6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80044a8:	e030      	b.n	800450c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	9300      	str	r3, [sp, #0]
 80044ae:	697b      	ldr	r3, [r7, #20]
 80044b0:	2200      	movs	r2, #0
 80044b2:	2180      	movs	r1, #128	; 0x80
 80044b4:	68f8      	ldr	r0, [r7, #12]
 80044b6:	f000 ffa1 	bl	80053fc <UART_WaitOnFlagUntilTimeout>
 80044ba:	4603      	mov	r3, r0
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d004      	beq.n	80044ca <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	2220      	movs	r2, #32
 80044c4:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80044c6:	2303      	movs	r3, #3
 80044c8:	e03c      	b.n	8004544 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 80044ca:	69fb      	ldr	r3, [r7, #28]
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d10b      	bne.n	80044e8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80044d0:	69bb      	ldr	r3, [r7, #24]
 80044d2:	881a      	ldrh	r2, [r3, #0]
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80044dc:	b292      	uxth	r2, r2
 80044de:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80044e0:	69bb      	ldr	r3, [r7, #24]
 80044e2:	3302      	adds	r3, #2
 80044e4:	61bb      	str	r3, [r7, #24]
 80044e6:	e008      	b.n	80044fa <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80044e8:	69fb      	ldr	r3, [r7, #28]
 80044ea:	781a      	ldrb	r2, [r3, #0]
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	b292      	uxth	r2, r2
 80044f2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80044f4:	69fb      	ldr	r3, [r7, #28]
 80044f6:	3301      	adds	r3, #1
 80044f8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004500:	b29b      	uxth	r3, r3
 8004502:	3b01      	subs	r3, #1
 8004504:	b29a      	uxth	r2, r3
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004512:	b29b      	uxth	r3, r3
 8004514:	2b00      	cmp	r3, #0
 8004516:	d1c8      	bne.n	80044aa <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	9300      	str	r3, [sp, #0]
 800451c:	697b      	ldr	r3, [r7, #20]
 800451e:	2200      	movs	r2, #0
 8004520:	2140      	movs	r1, #64	; 0x40
 8004522:	68f8      	ldr	r0, [r7, #12]
 8004524:	f000 ff6a 	bl	80053fc <UART_WaitOnFlagUntilTimeout>
 8004528:	4603      	mov	r3, r0
 800452a:	2b00      	cmp	r3, #0
 800452c:	d004      	beq.n	8004538 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	2220      	movs	r2, #32
 8004532:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8004534:	2303      	movs	r3, #3
 8004536:	e005      	b.n	8004544 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	2220      	movs	r2, #32
 800453c:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800453e:	2300      	movs	r3, #0
 8004540:	e000      	b.n	8004544 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8004542:	2302      	movs	r3, #2
  }
}
 8004544:	4618      	mov	r0, r3
 8004546:	3720      	adds	r7, #32
 8004548:	46bd      	mov	sp, r7
 800454a:	bd80      	pop	{r7, pc}

0800454c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	b08a      	sub	sp, #40	; 0x28
 8004550:	af00      	add	r7, sp, #0
 8004552:	60f8      	str	r0, [r7, #12]
 8004554:	60b9      	str	r1, [r7, #8]
 8004556:	4613      	mov	r3, r2
 8004558:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004560:	2b20      	cmp	r3, #32
 8004562:	d137      	bne.n	80045d4 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8004564:	68bb      	ldr	r3, [r7, #8]
 8004566:	2b00      	cmp	r3, #0
 8004568:	d002      	beq.n	8004570 <HAL_UART_Receive_IT+0x24>
 800456a:	88fb      	ldrh	r3, [r7, #6]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d101      	bne.n	8004574 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8004570:	2301      	movs	r3, #1
 8004572:	e030      	b.n	80045d6 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	2200      	movs	r2, #0
 8004578:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4a18      	ldr	r2, [pc, #96]	; (80045e0 <HAL_UART_Receive_IT+0x94>)
 8004580:	4293      	cmp	r3, r2
 8004582:	d01f      	beq.n	80045c4 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	685b      	ldr	r3, [r3, #4]
 800458a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800458e:	2b00      	cmp	r3, #0
 8004590:	d018      	beq.n	80045c4 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004598:	697b      	ldr	r3, [r7, #20]
 800459a:	e853 3f00 	ldrex	r3, [r3]
 800459e:	613b      	str	r3, [r7, #16]
   return(result);
 80045a0:	693b      	ldr	r3, [r7, #16]
 80045a2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80045a6:	627b      	str	r3, [r7, #36]	; 0x24
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	461a      	mov	r2, r3
 80045ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045b0:	623b      	str	r3, [r7, #32]
 80045b2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045b4:	69f9      	ldr	r1, [r7, #28]
 80045b6:	6a3a      	ldr	r2, [r7, #32]
 80045b8:	e841 2300 	strex	r3, r2, [r1]
 80045bc:	61bb      	str	r3, [r7, #24]
   return(result);
 80045be:	69bb      	ldr	r3, [r7, #24]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d1e6      	bne.n	8004592 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80045c4:	88fb      	ldrh	r3, [r7, #6]
 80045c6:	461a      	mov	r2, r3
 80045c8:	68b9      	ldr	r1, [r7, #8]
 80045ca:	68f8      	ldr	r0, [r7, #12]
 80045cc:	f000 ff7e 	bl	80054cc <UART_Start_Receive_IT>
 80045d0:	4603      	mov	r3, r0
 80045d2:	e000      	b.n	80045d6 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80045d4:	2302      	movs	r3, #2
  }
}
 80045d6:	4618      	mov	r0, r3
 80045d8:	3728      	adds	r7, #40	; 0x28
 80045da:	46bd      	mov	sp, r7
 80045dc:	bd80      	pop	{r7, pc}
 80045de:	bf00      	nop
 80045e0:	40008000 	.word	0x40008000

080045e4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b0ba      	sub	sp, #232	; 0xe8
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	69db      	ldr	r3, [r3, #28]
 80045f2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	689b      	ldr	r3, [r3, #8]
 8004606:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800460a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800460e:	f640 030f 	movw	r3, #2063	; 0x80f
 8004612:	4013      	ands	r3, r2
 8004614:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8004618:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800461c:	2b00      	cmp	r3, #0
 800461e:	d115      	bne.n	800464c <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004620:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004624:	f003 0320 	and.w	r3, r3, #32
 8004628:	2b00      	cmp	r3, #0
 800462a:	d00f      	beq.n	800464c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800462c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004630:	f003 0320 	and.w	r3, r3, #32
 8004634:	2b00      	cmp	r3, #0
 8004636:	d009      	beq.n	800464c <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800463c:	2b00      	cmp	r3, #0
 800463e:	f000 82ae 	beq.w	8004b9e <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004646:	6878      	ldr	r0, [r7, #4]
 8004648:	4798      	blx	r3
      }
      return;
 800464a:	e2a8      	b.n	8004b9e <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800464c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004650:	2b00      	cmp	r3, #0
 8004652:	f000 8117 	beq.w	8004884 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004656:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800465a:	f003 0301 	and.w	r3, r3, #1
 800465e:	2b00      	cmp	r3, #0
 8004660:	d106      	bne.n	8004670 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004662:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8004666:	4b85      	ldr	r3, [pc, #532]	; (800487c <HAL_UART_IRQHandler+0x298>)
 8004668:	4013      	ands	r3, r2
 800466a:	2b00      	cmp	r3, #0
 800466c:	f000 810a 	beq.w	8004884 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004670:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004674:	f003 0301 	and.w	r3, r3, #1
 8004678:	2b00      	cmp	r3, #0
 800467a:	d011      	beq.n	80046a0 <HAL_UART_IRQHandler+0xbc>
 800467c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004680:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004684:	2b00      	cmp	r3, #0
 8004686:	d00b      	beq.n	80046a0 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	2201      	movs	r2, #1
 800468e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004696:	f043 0201 	orr.w	r2, r3, #1
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80046a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80046a4:	f003 0302 	and.w	r3, r3, #2
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d011      	beq.n	80046d0 <HAL_UART_IRQHandler+0xec>
 80046ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80046b0:	f003 0301 	and.w	r3, r3, #1
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d00b      	beq.n	80046d0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	2202      	movs	r2, #2
 80046be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80046c6:	f043 0204 	orr.w	r2, r3, #4
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80046d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80046d4:	f003 0304 	and.w	r3, r3, #4
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d011      	beq.n	8004700 <HAL_UART_IRQHandler+0x11c>
 80046dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80046e0:	f003 0301 	and.w	r3, r3, #1
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d00b      	beq.n	8004700 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	2204      	movs	r2, #4
 80046ee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80046f6:	f043 0202 	orr.w	r2, r3, #2
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004700:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004704:	f003 0308 	and.w	r3, r3, #8
 8004708:	2b00      	cmp	r3, #0
 800470a:	d017      	beq.n	800473c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800470c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004710:	f003 0320 	and.w	r3, r3, #32
 8004714:	2b00      	cmp	r3, #0
 8004716:	d105      	bne.n	8004724 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004718:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800471c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004720:	2b00      	cmp	r3, #0
 8004722:	d00b      	beq.n	800473c <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	2208      	movs	r2, #8
 800472a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004732:	f043 0208 	orr.w	r2, r3, #8
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800473c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004740:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004744:	2b00      	cmp	r3, #0
 8004746:	d012      	beq.n	800476e <HAL_UART_IRQHandler+0x18a>
 8004748:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800474c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004750:	2b00      	cmp	r3, #0
 8004752:	d00c      	beq.n	800476e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800475c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004764:	f043 0220 	orr.w	r2, r3, #32
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004774:	2b00      	cmp	r3, #0
 8004776:	f000 8214 	beq.w	8004ba2 <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800477a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800477e:	f003 0320 	and.w	r3, r3, #32
 8004782:	2b00      	cmp	r3, #0
 8004784:	d00d      	beq.n	80047a2 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004786:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800478a:	f003 0320 	and.w	r3, r3, #32
 800478e:	2b00      	cmp	r3, #0
 8004790:	d007      	beq.n	80047a2 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004796:	2b00      	cmp	r3, #0
 8004798:	d003      	beq.n	80047a2 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800479e:	6878      	ldr	r0, [r7, #4]
 80047a0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80047a8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	689b      	ldr	r3, [r3, #8]
 80047b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047b6:	2b40      	cmp	r3, #64	; 0x40
 80047b8:	d005      	beq.n	80047c6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80047ba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80047be:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d04f      	beq.n	8004866 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80047c6:	6878      	ldr	r0, [r7, #4]
 80047c8:	f000 ff46 	bl	8005658 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	689b      	ldr	r3, [r3, #8]
 80047d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047d6:	2b40      	cmp	r3, #64	; 0x40
 80047d8:	d141      	bne.n	800485e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	3308      	adds	r3, #8
 80047e0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047e4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80047e8:	e853 3f00 	ldrex	r3, [r3]
 80047ec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80047f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80047f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80047f8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	3308      	adds	r3, #8
 8004802:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004806:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800480a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800480e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004812:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004816:	e841 2300 	strex	r3, r2, [r1]
 800481a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800481e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004822:	2b00      	cmp	r3, #0
 8004824:	d1d9      	bne.n	80047da <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800482a:	2b00      	cmp	r3, #0
 800482c:	d013      	beq.n	8004856 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004832:	4a13      	ldr	r2, [pc, #76]	; (8004880 <HAL_UART_IRQHandler+0x29c>)
 8004834:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800483a:	4618      	mov	r0, r3
 800483c:	f7fd ffac 	bl	8002798 <HAL_DMA_Abort_IT>
 8004840:	4603      	mov	r3, r0
 8004842:	2b00      	cmp	r3, #0
 8004844:	d017      	beq.n	8004876 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800484a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800484c:	687a      	ldr	r2, [r7, #4]
 800484e:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8004850:	4610      	mov	r0, r2
 8004852:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004854:	e00f      	b.n	8004876 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004856:	6878      	ldr	r0, [r7, #4]
 8004858:	f000 f9b8 	bl	8004bcc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800485c:	e00b      	b.n	8004876 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800485e:	6878      	ldr	r0, [r7, #4]
 8004860:	f000 f9b4 	bl	8004bcc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004864:	e007      	b.n	8004876 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004866:	6878      	ldr	r0, [r7, #4]
 8004868:	f000 f9b0 	bl	8004bcc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2200      	movs	r2, #0
 8004870:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8004874:	e195      	b.n	8004ba2 <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004876:	bf00      	nop
    return;
 8004878:	e193      	b.n	8004ba2 <HAL_UART_IRQHandler+0x5be>
 800487a:	bf00      	nop
 800487c:	04000120 	.word	0x04000120
 8004880:	08005721 	.word	0x08005721

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004888:	2b01      	cmp	r3, #1
 800488a:	f040 814e 	bne.w	8004b2a <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800488e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004892:	f003 0310 	and.w	r3, r3, #16
 8004896:	2b00      	cmp	r3, #0
 8004898:	f000 8147 	beq.w	8004b2a <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800489c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80048a0:	f003 0310 	and.w	r3, r3, #16
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	f000 8140 	beq.w	8004b2a <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	2210      	movs	r2, #16
 80048b0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048bc:	2b40      	cmp	r3, #64	; 0x40
 80048be:	f040 80b8 	bne.w	8004a32 <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80048ce:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	f000 8167 	beq.w	8004ba6 <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80048de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80048e2:	429a      	cmp	r2, r3
 80048e4:	f080 815f 	bcs.w	8004ba6 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80048ee:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f003 0320 	and.w	r3, r3, #32
 80048fe:	2b00      	cmp	r3, #0
 8004900:	f040 8086 	bne.w	8004a10 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800490c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004910:	e853 3f00 	ldrex	r3, [r3]
 8004914:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004918:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800491c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004920:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	461a      	mov	r2, r3
 800492a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800492e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004932:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004936:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800493a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800493e:	e841 2300 	strex	r3, r2, [r1]
 8004942:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004946:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800494a:	2b00      	cmp	r3, #0
 800494c:	d1da      	bne.n	8004904 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	3308      	adds	r3, #8
 8004954:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004956:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004958:	e853 3f00 	ldrex	r3, [r3]
 800495c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800495e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004960:	f023 0301 	bic.w	r3, r3, #1
 8004964:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	3308      	adds	r3, #8
 800496e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004972:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004976:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004978:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800497a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800497e:	e841 2300 	strex	r3, r2, [r1]
 8004982:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004984:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004986:	2b00      	cmp	r3, #0
 8004988:	d1e1      	bne.n	800494e <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	3308      	adds	r3, #8
 8004990:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004992:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004994:	e853 3f00 	ldrex	r3, [r3]
 8004998:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800499a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800499c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80049a0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	3308      	adds	r3, #8
 80049aa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80049ae:	66fa      	str	r2, [r7, #108]	; 0x6c
 80049b0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049b2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80049b4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80049b6:	e841 2300 	strex	r3, r2, [r1]
 80049ba:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80049bc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d1e3      	bne.n	800498a <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2220      	movs	r2, #32
 80049c6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2200      	movs	r2, #0
 80049ce:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80049d8:	e853 3f00 	ldrex	r3, [r3]
 80049dc:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80049de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80049e0:	f023 0310 	bic.w	r3, r3, #16
 80049e4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	461a      	mov	r2, r3
 80049ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80049f2:	65bb      	str	r3, [r7, #88]	; 0x58
 80049f4:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049f6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80049f8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80049fa:	e841 2300 	strex	r3, r2, [r1]
 80049fe:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004a00:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d1e4      	bne.n	80049d0 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	f7fd fe86 	bl	800271c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2202      	movs	r2, #2
 8004a14:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004a22:	b29b      	uxth	r3, r3
 8004a24:	1ad3      	subs	r3, r2, r3
 8004a26:	b29b      	uxth	r3, r3
 8004a28:	4619      	mov	r1, r3
 8004a2a:	6878      	ldr	r0, [r7, #4]
 8004a2c:	f000 f8d8 	bl	8004be0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004a30:	e0b9      	b.n	8004ba6 <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004a3e:	b29b      	uxth	r3, r3
 8004a40:	1ad3      	subs	r3, r2, r3
 8004a42:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004a4c:	b29b      	uxth	r3, r3
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	f000 80ab 	beq.w	8004baa <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 8004a54:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	f000 80a6 	beq.w	8004baa <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a66:	e853 3f00 	ldrex	r3, [r3]
 8004a6a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004a6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a6e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004a72:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	461a      	mov	r2, r3
 8004a7c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004a80:	647b      	str	r3, [r7, #68]	; 0x44
 8004a82:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a84:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004a86:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004a88:	e841 2300 	strex	r3, r2, [r1]
 8004a8c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004a8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d1e4      	bne.n	8004a5e <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	3308      	adds	r3, #8
 8004a9a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a9e:	e853 3f00 	ldrex	r3, [r3]
 8004aa2:	623b      	str	r3, [r7, #32]
   return(result);
 8004aa4:	6a3b      	ldr	r3, [r7, #32]
 8004aa6:	f023 0301 	bic.w	r3, r3, #1
 8004aaa:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	3308      	adds	r3, #8
 8004ab4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004ab8:	633a      	str	r2, [r7, #48]	; 0x30
 8004aba:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004abc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004abe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004ac0:	e841 2300 	strex	r3, r2, [r1]
 8004ac4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004ac6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d1e3      	bne.n	8004a94 <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2220      	movs	r2, #32
 8004ad0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	2200      	movs	r2, #0
 8004ade:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ae6:	693b      	ldr	r3, [r7, #16]
 8004ae8:	e853 3f00 	ldrex	r3, [r3]
 8004aec:	60fb      	str	r3, [r7, #12]
   return(result);
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	f023 0310 	bic.w	r3, r3, #16
 8004af4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	461a      	mov	r2, r3
 8004afe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004b02:	61fb      	str	r3, [r7, #28]
 8004b04:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b06:	69b9      	ldr	r1, [r7, #24]
 8004b08:	69fa      	ldr	r2, [r7, #28]
 8004b0a:	e841 2300 	strex	r3, r2, [r1]
 8004b0e:	617b      	str	r3, [r7, #20]
   return(result);
 8004b10:	697b      	ldr	r3, [r7, #20]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d1e4      	bne.n	8004ae0 <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2202      	movs	r2, #2
 8004b1a:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004b1c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004b20:	4619      	mov	r1, r3
 8004b22:	6878      	ldr	r0, [r7, #4]
 8004b24:	f000 f85c 	bl	8004be0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004b28:	e03f      	b.n	8004baa <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004b2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b2e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d00e      	beq.n	8004b54 <HAL_UART_IRQHandler+0x570>
 8004b36:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004b3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d008      	beq.n	8004b54 <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004b4a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004b4c:	6878      	ldr	r0, [r7, #4]
 8004b4e:	f000 ffe3 	bl	8005b18 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004b52:	e02d      	b.n	8004bb0 <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004b54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d00e      	beq.n	8004b7e <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004b60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004b64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d008      	beq.n	8004b7e <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d01c      	beq.n	8004bae <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b78:	6878      	ldr	r0, [r7, #4]
 8004b7a:	4798      	blx	r3
    }
    return;
 8004b7c:	e017      	b.n	8004bae <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004b7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d012      	beq.n	8004bb0 <HAL_UART_IRQHandler+0x5cc>
 8004b8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004b8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d00c      	beq.n	8004bb0 <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 8004b96:	6878      	ldr	r0, [r7, #4]
 8004b98:	f000 fdd8 	bl	800574c <UART_EndTransmit_IT>
    return;
 8004b9c:	e008      	b.n	8004bb0 <HAL_UART_IRQHandler+0x5cc>
      return;
 8004b9e:	bf00      	nop
 8004ba0:	e006      	b.n	8004bb0 <HAL_UART_IRQHandler+0x5cc>
    return;
 8004ba2:	bf00      	nop
 8004ba4:	e004      	b.n	8004bb0 <HAL_UART_IRQHandler+0x5cc>
      return;
 8004ba6:	bf00      	nop
 8004ba8:	e002      	b.n	8004bb0 <HAL_UART_IRQHandler+0x5cc>
      return;
 8004baa:	bf00      	nop
 8004bac:	e000      	b.n	8004bb0 <HAL_UART_IRQHandler+0x5cc>
    return;
 8004bae:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8004bb0:	37e8      	adds	r7, #232	; 0xe8
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	bd80      	pop	{r7, pc}
 8004bb6:	bf00      	nop

08004bb8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004bb8:	b480      	push	{r7}
 8004bba:	b083      	sub	sp, #12
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004bc0:	bf00      	nop
 8004bc2:	370c      	adds	r7, #12
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bca:	4770      	bx	lr

08004bcc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004bcc:	b480      	push	{r7}
 8004bce:	b083      	sub	sp, #12
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004bd4:	bf00      	nop
 8004bd6:	370c      	adds	r7, #12
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bde:	4770      	bx	lr

08004be0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004be0:	b480      	push	{r7}
 8004be2:	b083      	sub	sp, #12
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
 8004be8:	460b      	mov	r3, r1
 8004bea:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004bec:	bf00      	nop
 8004bee:	370c      	adds	r7, #12
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf6:	4770      	bx	lr

08004bf8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004bf8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004bfc:	b08a      	sub	sp, #40	; 0x28
 8004bfe:	af00      	add	r7, sp, #0
 8004c00:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004c02:	2300      	movs	r3, #0
 8004c04:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	689a      	ldr	r2, [r3, #8]
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	691b      	ldr	r3, [r3, #16]
 8004c10:	431a      	orrs	r2, r3
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	695b      	ldr	r3, [r3, #20]
 8004c16:	431a      	orrs	r2, r3
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	69db      	ldr	r3, [r3, #28]
 8004c1c:	4313      	orrs	r3, r2
 8004c1e:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	681a      	ldr	r2, [r3, #0]
 8004c26:	4ba4      	ldr	r3, [pc, #656]	; (8004eb8 <UART_SetConfig+0x2c0>)
 8004c28:	4013      	ands	r3, r2
 8004c2a:	68fa      	ldr	r2, [r7, #12]
 8004c2c:	6812      	ldr	r2, [r2, #0]
 8004c2e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004c30:	430b      	orrs	r3, r1
 8004c32:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	68da      	ldr	r2, [r3, #12]
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	430a      	orrs	r2, r1
 8004c48:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	699b      	ldr	r3, [r3, #24]
 8004c4e:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	4a99      	ldr	r2, [pc, #612]	; (8004ebc <UART_SetConfig+0x2c4>)
 8004c56:	4293      	cmp	r3, r2
 8004c58:	d004      	beq.n	8004c64 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	6a1b      	ldr	r3, [r3, #32]
 8004c5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c60:	4313      	orrs	r3, r2
 8004c62:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	689b      	ldr	r3, [r3, #8]
 8004c6a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c74:	430a      	orrs	r2, r1
 8004c76:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	4a90      	ldr	r2, [pc, #576]	; (8004ec0 <UART_SetConfig+0x2c8>)
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d126      	bne.n	8004cd0 <UART_SetConfig+0xd8>
 8004c82:	4b90      	ldr	r3, [pc, #576]	; (8004ec4 <UART_SetConfig+0x2cc>)
 8004c84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c88:	f003 0303 	and.w	r3, r3, #3
 8004c8c:	2b03      	cmp	r3, #3
 8004c8e:	d81b      	bhi.n	8004cc8 <UART_SetConfig+0xd0>
 8004c90:	a201      	add	r2, pc, #4	; (adr r2, 8004c98 <UART_SetConfig+0xa0>)
 8004c92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c96:	bf00      	nop
 8004c98:	08004ca9 	.word	0x08004ca9
 8004c9c:	08004cb9 	.word	0x08004cb9
 8004ca0:	08004cb1 	.word	0x08004cb1
 8004ca4:	08004cc1 	.word	0x08004cc1
 8004ca8:	2301      	movs	r3, #1
 8004caa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004cae:	e116      	b.n	8004ede <UART_SetConfig+0x2e6>
 8004cb0:	2302      	movs	r3, #2
 8004cb2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004cb6:	e112      	b.n	8004ede <UART_SetConfig+0x2e6>
 8004cb8:	2304      	movs	r3, #4
 8004cba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004cbe:	e10e      	b.n	8004ede <UART_SetConfig+0x2e6>
 8004cc0:	2308      	movs	r3, #8
 8004cc2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004cc6:	e10a      	b.n	8004ede <UART_SetConfig+0x2e6>
 8004cc8:	2310      	movs	r3, #16
 8004cca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004cce:	e106      	b.n	8004ede <UART_SetConfig+0x2e6>
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	4a7c      	ldr	r2, [pc, #496]	; (8004ec8 <UART_SetConfig+0x2d0>)
 8004cd6:	4293      	cmp	r3, r2
 8004cd8:	d138      	bne.n	8004d4c <UART_SetConfig+0x154>
 8004cda:	4b7a      	ldr	r3, [pc, #488]	; (8004ec4 <UART_SetConfig+0x2cc>)
 8004cdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ce0:	f003 030c 	and.w	r3, r3, #12
 8004ce4:	2b0c      	cmp	r3, #12
 8004ce6:	d82d      	bhi.n	8004d44 <UART_SetConfig+0x14c>
 8004ce8:	a201      	add	r2, pc, #4	; (adr r2, 8004cf0 <UART_SetConfig+0xf8>)
 8004cea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cee:	bf00      	nop
 8004cf0:	08004d25 	.word	0x08004d25
 8004cf4:	08004d45 	.word	0x08004d45
 8004cf8:	08004d45 	.word	0x08004d45
 8004cfc:	08004d45 	.word	0x08004d45
 8004d00:	08004d35 	.word	0x08004d35
 8004d04:	08004d45 	.word	0x08004d45
 8004d08:	08004d45 	.word	0x08004d45
 8004d0c:	08004d45 	.word	0x08004d45
 8004d10:	08004d2d 	.word	0x08004d2d
 8004d14:	08004d45 	.word	0x08004d45
 8004d18:	08004d45 	.word	0x08004d45
 8004d1c:	08004d45 	.word	0x08004d45
 8004d20:	08004d3d 	.word	0x08004d3d
 8004d24:	2300      	movs	r3, #0
 8004d26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d2a:	e0d8      	b.n	8004ede <UART_SetConfig+0x2e6>
 8004d2c:	2302      	movs	r3, #2
 8004d2e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d32:	e0d4      	b.n	8004ede <UART_SetConfig+0x2e6>
 8004d34:	2304      	movs	r3, #4
 8004d36:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d3a:	e0d0      	b.n	8004ede <UART_SetConfig+0x2e6>
 8004d3c:	2308      	movs	r3, #8
 8004d3e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d42:	e0cc      	b.n	8004ede <UART_SetConfig+0x2e6>
 8004d44:	2310      	movs	r3, #16
 8004d46:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d4a:	e0c8      	b.n	8004ede <UART_SetConfig+0x2e6>
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a5e      	ldr	r2, [pc, #376]	; (8004ecc <UART_SetConfig+0x2d4>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d125      	bne.n	8004da2 <UART_SetConfig+0x1aa>
 8004d56:	4b5b      	ldr	r3, [pc, #364]	; (8004ec4 <UART_SetConfig+0x2cc>)
 8004d58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d5c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004d60:	2b30      	cmp	r3, #48	; 0x30
 8004d62:	d016      	beq.n	8004d92 <UART_SetConfig+0x19a>
 8004d64:	2b30      	cmp	r3, #48	; 0x30
 8004d66:	d818      	bhi.n	8004d9a <UART_SetConfig+0x1a2>
 8004d68:	2b20      	cmp	r3, #32
 8004d6a:	d00a      	beq.n	8004d82 <UART_SetConfig+0x18a>
 8004d6c:	2b20      	cmp	r3, #32
 8004d6e:	d814      	bhi.n	8004d9a <UART_SetConfig+0x1a2>
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d002      	beq.n	8004d7a <UART_SetConfig+0x182>
 8004d74:	2b10      	cmp	r3, #16
 8004d76:	d008      	beq.n	8004d8a <UART_SetConfig+0x192>
 8004d78:	e00f      	b.n	8004d9a <UART_SetConfig+0x1a2>
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d80:	e0ad      	b.n	8004ede <UART_SetConfig+0x2e6>
 8004d82:	2302      	movs	r3, #2
 8004d84:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d88:	e0a9      	b.n	8004ede <UART_SetConfig+0x2e6>
 8004d8a:	2304      	movs	r3, #4
 8004d8c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d90:	e0a5      	b.n	8004ede <UART_SetConfig+0x2e6>
 8004d92:	2308      	movs	r3, #8
 8004d94:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d98:	e0a1      	b.n	8004ede <UART_SetConfig+0x2e6>
 8004d9a:	2310      	movs	r3, #16
 8004d9c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004da0:	e09d      	b.n	8004ede <UART_SetConfig+0x2e6>
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	4a4a      	ldr	r2, [pc, #296]	; (8004ed0 <UART_SetConfig+0x2d8>)
 8004da8:	4293      	cmp	r3, r2
 8004daa:	d125      	bne.n	8004df8 <UART_SetConfig+0x200>
 8004dac:	4b45      	ldr	r3, [pc, #276]	; (8004ec4 <UART_SetConfig+0x2cc>)
 8004dae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004db2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004db6:	2bc0      	cmp	r3, #192	; 0xc0
 8004db8:	d016      	beq.n	8004de8 <UART_SetConfig+0x1f0>
 8004dba:	2bc0      	cmp	r3, #192	; 0xc0
 8004dbc:	d818      	bhi.n	8004df0 <UART_SetConfig+0x1f8>
 8004dbe:	2b80      	cmp	r3, #128	; 0x80
 8004dc0:	d00a      	beq.n	8004dd8 <UART_SetConfig+0x1e0>
 8004dc2:	2b80      	cmp	r3, #128	; 0x80
 8004dc4:	d814      	bhi.n	8004df0 <UART_SetConfig+0x1f8>
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d002      	beq.n	8004dd0 <UART_SetConfig+0x1d8>
 8004dca:	2b40      	cmp	r3, #64	; 0x40
 8004dcc:	d008      	beq.n	8004de0 <UART_SetConfig+0x1e8>
 8004dce:	e00f      	b.n	8004df0 <UART_SetConfig+0x1f8>
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004dd6:	e082      	b.n	8004ede <UART_SetConfig+0x2e6>
 8004dd8:	2302      	movs	r3, #2
 8004dda:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004dde:	e07e      	b.n	8004ede <UART_SetConfig+0x2e6>
 8004de0:	2304      	movs	r3, #4
 8004de2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004de6:	e07a      	b.n	8004ede <UART_SetConfig+0x2e6>
 8004de8:	2308      	movs	r3, #8
 8004dea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004dee:	e076      	b.n	8004ede <UART_SetConfig+0x2e6>
 8004df0:	2310      	movs	r3, #16
 8004df2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004df6:	e072      	b.n	8004ede <UART_SetConfig+0x2e6>
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	4a35      	ldr	r2, [pc, #212]	; (8004ed4 <UART_SetConfig+0x2dc>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d12a      	bne.n	8004e58 <UART_SetConfig+0x260>
 8004e02:	4b30      	ldr	r3, [pc, #192]	; (8004ec4 <UART_SetConfig+0x2cc>)
 8004e04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e08:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e0c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004e10:	d01a      	beq.n	8004e48 <UART_SetConfig+0x250>
 8004e12:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004e16:	d81b      	bhi.n	8004e50 <UART_SetConfig+0x258>
 8004e18:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004e1c:	d00c      	beq.n	8004e38 <UART_SetConfig+0x240>
 8004e1e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004e22:	d815      	bhi.n	8004e50 <UART_SetConfig+0x258>
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d003      	beq.n	8004e30 <UART_SetConfig+0x238>
 8004e28:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004e2c:	d008      	beq.n	8004e40 <UART_SetConfig+0x248>
 8004e2e:	e00f      	b.n	8004e50 <UART_SetConfig+0x258>
 8004e30:	2300      	movs	r3, #0
 8004e32:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e36:	e052      	b.n	8004ede <UART_SetConfig+0x2e6>
 8004e38:	2302      	movs	r3, #2
 8004e3a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e3e:	e04e      	b.n	8004ede <UART_SetConfig+0x2e6>
 8004e40:	2304      	movs	r3, #4
 8004e42:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e46:	e04a      	b.n	8004ede <UART_SetConfig+0x2e6>
 8004e48:	2308      	movs	r3, #8
 8004e4a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e4e:	e046      	b.n	8004ede <UART_SetConfig+0x2e6>
 8004e50:	2310      	movs	r3, #16
 8004e52:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e56:	e042      	b.n	8004ede <UART_SetConfig+0x2e6>
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	4a17      	ldr	r2, [pc, #92]	; (8004ebc <UART_SetConfig+0x2c4>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d13a      	bne.n	8004ed8 <UART_SetConfig+0x2e0>
 8004e62:	4b18      	ldr	r3, [pc, #96]	; (8004ec4 <UART_SetConfig+0x2cc>)
 8004e64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e68:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004e6c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004e70:	d01a      	beq.n	8004ea8 <UART_SetConfig+0x2b0>
 8004e72:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004e76:	d81b      	bhi.n	8004eb0 <UART_SetConfig+0x2b8>
 8004e78:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e7c:	d00c      	beq.n	8004e98 <UART_SetConfig+0x2a0>
 8004e7e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e82:	d815      	bhi.n	8004eb0 <UART_SetConfig+0x2b8>
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d003      	beq.n	8004e90 <UART_SetConfig+0x298>
 8004e88:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e8c:	d008      	beq.n	8004ea0 <UART_SetConfig+0x2a8>
 8004e8e:	e00f      	b.n	8004eb0 <UART_SetConfig+0x2b8>
 8004e90:	2300      	movs	r3, #0
 8004e92:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e96:	e022      	b.n	8004ede <UART_SetConfig+0x2e6>
 8004e98:	2302      	movs	r3, #2
 8004e9a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e9e:	e01e      	b.n	8004ede <UART_SetConfig+0x2e6>
 8004ea0:	2304      	movs	r3, #4
 8004ea2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004ea6:	e01a      	b.n	8004ede <UART_SetConfig+0x2e6>
 8004ea8:	2308      	movs	r3, #8
 8004eaa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004eae:	e016      	b.n	8004ede <UART_SetConfig+0x2e6>
 8004eb0:	2310      	movs	r3, #16
 8004eb2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004eb6:	e012      	b.n	8004ede <UART_SetConfig+0x2e6>
 8004eb8:	efff69f3 	.word	0xefff69f3
 8004ebc:	40008000 	.word	0x40008000
 8004ec0:	40013800 	.word	0x40013800
 8004ec4:	40021000 	.word	0x40021000
 8004ec8:	40004400 	.word	0x40004400
 8004ecc:	40004800 	.word	0x40004800
 8004ed0:	40004c00 	.word	0x40004c00
 8004ed4:	40005000 	.word	0x40005000
 8004ed8:	2310      	movs	r3, #16
 8004eda:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	4a9f      	ldr	r2, [pc, #636]	; (8005160 <UART_SetConfig+0x568>)
 8004ee4:	4293      	cmp	r3, r2
 8004ee6:	d17a      	bne.n	8004fde <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004ee8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004eec:	2b08      	cmp	r3, #8
 8004eee:	d824      	bhi.n	8004f3a <UART_SetConfig+0x342>
 8004ef0:	a201      	add	r2, pc, #4	; (adr r2, 8004ef8 <UART_SetConfig+0x300>)
 8004ef2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ef6:	bf00      	nop
 8004ef8:	08004f1d 	.word	0x08004f1d
 8004efc:	08004f3b 	.word	0x08004f3b
 8004f00:	08004f25 	.word	0x08004f25
 8004f04:	08004f3b 	.word	0x08004f3b
 8004f08:	08004f2b 	.word	0x08004f2b
 8004f0c:	08004f3b 	.word	0x08004f3b
 8004f10:	08004f3b 	.word	0x08004f3b
 8004f14:	08004f3b 	.word	0x08004f3b
 8004f18:	08004f33 	.word	0x08004f33
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f1c:	f7fe fcf6 	bl	800390c <HAL_RCC_GetPCLK1Freq>
 8004f20:	61f8      	str	r0, [r7, #28]
        break;
 8004f22:	e010      	b.n	8004f46 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004f24:	4b8f      	ldr	r3, [pc, #572]	; (8005164 <UART_SetConfig+0x56c>)
 8004f26:	61fb      	str	r3, [r7, #28]
        break;
 8004f28:	e00d      	b.n	8004f46 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004f2a:	f7fe fc57 	bl	80037dc <HAL_RCC_GetSysClockFreq>
 8004f2e:	61f8      	str	r0, [r7, #28]
        break;
 8004f30:	e009      	b.n	8004f46 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004f32:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004f36:	61fb      	str	r3, [r7, #28]
        break;
 8004f38:	e005      	b.n	8004f46 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004f3e:	2301      	movs	r3, #1
 8004f40:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004f44:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004f46:	69fb      	ldr	r3, [r7, #28]
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	f000 80fb 	beq.w	8005144 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	685a      	ldr	r2, [r3, #4]
 8004f52:	4613      	mov	r3, r2
 8004f54:	005b      	lsls	r3, r3, #1
 8004f56:	4413      	add	r3, r2
 8004f58:	69fa      	ldr	r2, [r7, #28]
 8004f5a:	429a      	cmp	r2, r3
 8004f5c:	d305      	bcc.n	8004f6a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	685b      	ldr	r3, [r3, #4]
 8004f62:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004f64:	69fa      	ldr	r2, [r7, #28]
 8004f66:	429a      	cmp	r2, r3
 8004f68:	d903      	bls.n	8004f72 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004f70:	e0e8      	b.n	8005144 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004f72:	69fb      	ldr	r3, [r7, #28]
 8004f74:	2200      	movs	r2, #0
 8004f76:	461c      	mov	r4, r3
 8004f78:	4615      	mov	r5, r2
 8004f7a:	f04f 0200 	mov.w	r2, #0
 8004f7e:	f04f 0300 	mov.w	r3, #0
 8004f82:	022b      	lsls	r3, r5, #8
 8004f84:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004f88:	0222      	lsls	r2, r4, #8
 8004f8a:	68f9      	ldr	r1, [r7, #12]
 8004f8c:	6849      	ldr	r1, [r1, #4]
 8004f8e:	0849      	lsrs	r1, r1, #1
 8004f90:	2000      	movs	r0, #0
 8004f92:	4688      	mov	r8, r1
 8004f94:	4681      	mov	r9, r0
 8004f96:	eb12 0a08 	adds.w	sl, r2, r8
 8004f9a:	eb43 0b09 	adc.w	fp, r3, r9
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	685b      	ldr	r3, [r3, #4]
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	603b      	str	r3, [r7, #0]
 8004fa6:	607a      	str	r2, [r7, #4]
 8004fa8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004fac:	4650      	mov	r0, sl
 8004fae:	4659      	mov	r1, fp
 8004fb0:	f7fb fdfa 	bl	8000ba8 <__aeabi_uldivmod>
 8004fb4:	4602      	mov	r2, r0
 8004fb6:	460b      	mov	r3, r1
 8004fb8:	4613      	mov	r3, r2
 8004fba:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004fbc:	69bb      	ldr	r3, [r7, #24]
 8004fbe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004fc2:	d308      	bcc.n	8004fd6 <UART_SetConfig+0x3de>
 8004fc4:	69bb      	ldr	r3, [r7, #24]
 8004fc6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004fca:	d204      	bcs.n	8004fd6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	69ba      	ldr	r2, [r7, #24]
 8004fd2:	60da      	str	r2, [r3, #12]
 8004fd4:	e0b6      	b.n	8005144 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004fd6:	2301      	movs	r3, #1
 8004fd8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004fdc:	e0b2      	b.n	8005144 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	69db      	ldr	r3, [r3, #28]
 8004fe2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004fe6:	d15e      	bne.n	80050a6 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004fe8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004fec:	2b08      	cmp	r3, #8
 8004fee:	d828      	bhi.n	8005042 <UART_SetConfig+0x44a>
 8004ff0:	a201      	add	r2, pc, #4	; (adr r2, 8004ff8 <UART_SetConfig+0x400>)
 8004ff2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ff6:	bf00      	nop
 8004ff8:	0800501d 	.word	0x0800501d
 8004ffc:	08005025 	.word	0x08005025
 8005000:	0800502d 	.word	0x0800502d
 8005004:	08005043 	.word	0x08005043
 8005008:	08005033 	.word	0x08005033
 800500c:	08005043 	.word	0x08005043
 8005010:	08005043 	.word	0x08005043
 8005014:	08005043 	.word	0x08005043
 8005018:	0800503b 	.word	0x0800503b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800501c:	f7fe fc76 	bl	800390c <HAL_RCC_GetPCLK1Freq>
 8005020:	61f8      	str	r0, [r7, #28]
        break;
 8005022:	e014      	b.n	800504e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005024:	f7fe fc88 	bl	8003938 <HAL_RCC_GetPCLK2Freq>
 8005028:	61f8      	str	r0, [r7, #28]
        break;
 800502a:	e010      	b.n	800504e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800502c:	4b4d      	ldr	r3, [pc, #308]	; (8005164 <UART_SetConfig+0x56c>)
 800502e:	61fb      	str	r3, [r7, #28]
        break;
 8005030:	e00d      	b.n	800504e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005032:	f7fe fbd3 	bl	80037dc <HAL_RCC_GetSysClockFreq>
 8005036:	61f8      	str	r0, [r7, #28]
        break;
 8005038:	e009      	b.n	800504e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800503a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800503e:	61fb      	str	r3, [r7, #28]
        break;
 8005040:	e005      	b.n	800504e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8005042:	2300      	movs	r3, #0
 8005044:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005046:	2301      	movs	r3, #1
 8005048:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800504c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800504e:	69fb      	ldr	r3, [r7, #28]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d077      	beq.n	8005144 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005054:	69fb      	ldr	r3, [r7, #28]
 8005056:	005a      	lsls	r2, r3, #1
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	685b      	ldr	r3, [r3, #4]
 800505c:	085b      	lsrs	r3, r3, #1
 800505e:	441a      	add	r2, r3
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	685b      	ldr	r3, [r3, #4]
 8005064:	fbb2 f3f3 	udiv	r3, r2, r3
 8005068:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800506a:	69bb      	ldr	r3, [r7, #24]
 800506c:	2b0f      	cmp	r3, #15
 800506e:	d916      	bls.n	800509e <UART_SetConfig+0x4a6>
 8005070:	69bb      	ldr	r3, [r7, #24]
 8005072:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005076:	d212      	bcs.n	800509e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005078:	69bb      	ldr	r3, [r7, #24]
 800507a:	b29b      	uxth	r3, r3
 800507c:	f023 030f 	bic.w	r3, r3, #15
 8005080:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005082:	69bb      	ldr	r3, [r7, #24]
 8005084:	085b      	lsrs	r3, r3, #1
 8005086:	b29b      	uxth	r3, r3
 8005088:	f003 0307 	and.w	r3, r3, #7
 800508c:	b29a      	uxth	r2, r3
 800508e:	8afb      	ldrh	r3, [r7, #22]
 8005090:	4313      	orrs	r3, r2
 8005092:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	8afa      	ldrh	r2, [r7, #22]
 800509a:	60da      	str	r2, [r3, #12]
 800509c:	e052      	b.n	8005144 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800509e:	2301      	movs	r3, #1
 80050a0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80050a4:	e04e      	b.n	8005144 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80050a6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80050aa:	2b08      	cmp	r3, #8
 80050ac:	d827      	bhi.n	80050fe <UART_SetConfig+0x506>
 80050ae:	a201      	add	r2, pc, #4	; (adr r2, 80050b4 <UART_SetConfig+0x4bc>)
 80050b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050b4:	080050d9 	.word	0x080050d9
 80050b8:	080050e1 	.word	0x080050e1
 80050bc:	080050e9 	.word	0x080050e9
 80050c0:	080050ff 	.word	0x080050ff
 80050c4:	080050ef 	.word	0x080050ef
 80050c8:	080050ff 	.word	0x080050ff
 80050cc:	080050ff 	.word	0x080050ff
 80050d0:	080050ff 	.word	0x080050ff
 80050d4:	080050f7 	.word	0x080050f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80050d8:	f7fe fc18 	bl	800390c <HAL_RCC_GetPCLK1Freq>
 80050dc:	61f8      	str	r0, [r7, #28]
        break;
 80050de:	e014      	b.n	800510a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80050e0:	f7fe fc2a 	bl	8003938 <HAL_RCC_GetPCLK2Freq>
 80050e4:	61f8      	str	r0, [r7, #28]
        break;
 80050e6:	e010      	b.n	800510a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80050e8:	4b1e      	ldr	r3, [pc, #120]	; (8005164 <UART_SetConfig+0x56c>)
 80050ea:	61fb      	str	r3, [r7, #28]
        break;
 80050ec:	e00d      	b.n	800510a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80050ee:	f7fe fb75 	bl	80037dc <HAL_RCC_GetSysClockFreq>
 80050f2:	61f8      	str	r0, [r7, #28]
        break;
 80050f4:	e009      	b.n	800510a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80050f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80050fa:	61fb      	str	r3, [r7, #28]
        break;
 80050fc:	e005      	b.n	800510a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80050fe:	2300      	movs	r3, #0
 8005100:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005102:	2301      	movs	r3, #1
 8005104:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005108:	bf00      	nop
    }

    if (pclk != 0U)
 800510a:	69fb      	ldr	r3, [r7, #28]
 800510c:	2b00      	cmp	r3, #0
 800510e:	d019      	beq.n	8005144 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	685b      	ldr	r3, [r3, #4]
 8005114:	085a      	lsrs	r2, r3, #1
 8005116:	69fb      	ldr	r3, [r7, #28]
 8005118:	441a      	add	r2, r3
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	685b      	ldr	r3, [r3, #4]
 800511e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005122:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005124:	69bb      	ldr	r3, [r7, #24]
 8005126:	2b0f      	cmp	r3, #15
 8005128:	d909      	bls.n	800513e <UART_SetConfig+0x546>
 800512a:	69bb      	ldr	r3, [r7, #24]
 800512c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005130:	d205      	bcs.n	800513e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005132:	69bb      	ldr	r3, [r7, #24]
 8005134:	b29a      	uxth	r2, r3
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	60da      	str	r2, [r3, #12]
 800513c:	e002      	b.n	8005144 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800513e:	2301      	movs	r3, #1
 8005140:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	2200      	movs	r2, #0
 8005148:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	2200      	movs	r2, #0
 800514e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8005150:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8005154:	4618      	mov	r0, r3
 8005156:	3728      	adds	r7, #40	; 0x28
 8005158:	46bd      	mov	sp, r7
 800515a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800515e:	bf00      	nop
 8005160:	40008000 	.word	0x40008000
 8005164:	00f42400 	.word	0x00f42400

08005168 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005168:	b480      	push	{r7}
 800516a:	b083      	sub	sp, #12
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005174:	f003 0308 	and.w	r3, r3, #8
 8005178:	2b00      	cmp	r3, #0
 800517a:	d00a      	beq.n	8005192 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	685b      	ldr	r3, [r3, #4]
 8005182:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	430a      	orrs	r2, r1
 8005190:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005196:	f003 0301 	and.w	r3, r3, #1
 800519a:	2b00      	cmp	r3, #0
 800519c:	d00a      	beq.n	80051b4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	685b      	ldr	r3, [r3, #4]
 80051a4:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	430a      	orrs	r2, r1
 80051b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051b8:	f003 0302 	and.w	r3, r3, #2
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d00a      	beq.n	80051d6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	685b      	ldr	r3, [r3, #4]
 80051c6:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	430a      	orrs	r2, r1
 80051d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051da:	f003 0304 	and.w	r3, r3, #4
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d00a      	beq.n	80051f8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	685b      	ldr	r3, [r3, #4]
 80051e8:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	430a      	orrs	r2, r1
 80051f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051fc:	f003 0310 	and.w	r3, r3, #16
 8005200:	2b00      	cmp	r3, #0
 8005202:	d00a      	beq.n	800521a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	689b      	ldr	r3, [r3, #8]
 800520a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	430a      	orrs	r2, r1
 8005218:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800521e:	f003 0320 	and.w	r3, r3, #32
 8005222:	2b00      	cmp	r3, #0
 8005224:	d00a      	beq.n	800523c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	689b      	ldr	r3, [r3, #8]
 800522c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	430a      	orrs	r2, r1
 800523a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005240:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005244:	2b00      	cmp	r3, #0
 8005246:	d01a      	beq.n	800527e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	685b      	ldr	r3, [r3, #4]
 800524e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	430a      	orrs	r2, r1
 800525c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005262:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005266:	d10a      	bne.n	800527e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	430a      	orrs	r2, r1
 800527c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005282:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005286:	2b00      	cmp	r3, #0
 8005288:	d00a      	beq.n	80052a0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	685b      	ldr	r3, [r3, #4]
 8005290:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	430a      	orrs	r2, r1
 800529e:	605a      	str	r2, [r3, #4]
  }
}
 80052a0:	bf00      	nop
 80052a2:	370c      	adds	r7, #12
 80052a4:	46bd      	mov	sp, r7
 80052a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052aa:	4770      	bx	lr

080052ac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b098      	sub	sp, #96	; 0x60
 80052b0:	af02      	add	r7, sp, #8
 80052b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2200      	movs	r2, #0
 80052b8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80052bc:	f7fc fc8e 	bl	8001bdc <HAL_GetTick>
 80052c0:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f003 0308 	and.w	r3, r3, #8
 80052cc:	2b08      	cmp	r3, #8
 80052ce:	d12e      	bne.n	800532e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80052d0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80052d4:	9300      	str	r3, [sp, #0]
 80052d6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80052d8:	2200      	movs	r2, #0
 80052da:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80052de:	6878      	ldr	r0, [r7, #4]
 80052e0:	f000 f88c 	bl	80053fc <UART_WaitOnFlagUntilTimeout>
 80052e4:	4603      	mov	r3, r0
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d021      	beq.n	800532e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052f2:	e853 3f00 	ldrex	r3, [r3]
 80052f6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80052f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052fa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80052fe:	653b      	str	r3, [r7, #80]	; 0x50
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	461a      	mov	r2, r3
 8005306:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005308:	647b      	str	r3, [r7, #68]	; 0x44
 800530a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800530c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800530e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005310:	e841 2300 	strex	r3, r2, [r1]
 8005314:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005316:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005318:	2b00      	cmp	r3, #0
 800531a:	d1e6      	bne.n	80052ea <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2220      	movs	r2, #32
 8005320:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	2200      	movs	r2, #0
 8005326:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800532a:	2303      	movs	r3, #3
 800532c:	e062      	b.n	80053f4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f003 0304 	and.w	r3, r3, #4
 8005338:	2b04      	cmp	r3, #4
 800533a:	d149      	bne.n	80053d0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800533c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005340:	9300      	str	r3, [sp, #0]
 8005342:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005344:	2200      	movs	r2, #0
 8005346:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800534a:	6878      	ldr	r0, [r7, #4]
 800534c:	f000 f856 	bl	80053fc <UART_WaitOnFlagUntilTimeout>
 8005350:	4603      	mov	r3, r0
 8005352:	2b00      	cmp	r3, #0
 8005354:	d03c      	beq.n	80053d0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800535c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800535e:	e853 3f00 	ldrex	r3, [r3]
 8005362:	623b      	str	r3, [r7, #32]
   return(result);
 8005364:	6a3b      	ldr	r3, [r7, #32]
 8005366:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800536a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	461a      	mov	r2, r3
 8005372:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005374:	633b      	str	r3, [r7, #48]	; 0x30
 8005376:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005378:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800537a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800537c:	e841 2300 	strex	r3, r2, [r1]
 8005380:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005382:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005384:	2b00      	cmp	r3, #0
 8005386:	d1e6      	bne.n	8005356 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	3308      	adds	r3, #8
 800538e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005390:	693b      	ldr	r3, [r7, #16]
 8005392:	e853 3f00 	ldrex	r3, [r3]
 8005396:	60fb      	str	r3, [r7, #12]
   return(result);
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	f023 0301 	bic.w	r3, r3, #1
 800539e:	64bb      	str	r3, [r7, #72]	; 0x48
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	3308      	adds	r3, #8
 80053a6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80053a8:	61fa      	str	r2, [r7, #28]
 80053aa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053ac:	69b9      	ldr	r1, [r7, #24]
 80053ae:	69fa      	ldr	r2, [r7, #28]
 80053b0:	e841 2300 	strex	r3, r2, [r1]
 80053b4:	617b      	str	r3, [r7, #20]
   return(result);
 80053b6:	697b      	ldr	r3, [r7, #20]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d1e5      	bne.n	8005388 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2220      	movs	r2, #32
 80053c0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2200      	movs	r2, #0
 80053c8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80053cc:	2303      	movs	r3, #3
 80053ce:	e011      	b.n	80053f4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2220      	movs	r2, #32
 80053d4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2220      	movs	r2, #32
 80053da:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	2200      	movs	r2, #0
 80053e2:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2200      	movs	r2, #0
 80053e8:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	2200      	movs	r2, #0
 80053ee:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80053f2:	2300      	movs	r3, #0
}
 80053f4:	4618      	mov	r0, r3
 80053f6:	3758      	adds	r7, #88	; 0x58
 80053f8:	46bd      	mov	sp, r7
 80053fa:	bd80      	pop	{r7, pc}

080053fc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	b084      	sub	sp, #16
 8005400:	af00      	add	r7, sp, #0
 8005402:	60f8      	str	r0, [r7, #12]
 8005404:	60b9      	str	r1, [r7, #8]
 8005406:	603b      	str	r3, [r7, #0]
 8005408:	4613      	mov	r3, r2
 800540a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800540c:	e049      	b.n	80054a2 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800540e:	69bb      	ldr	r3, [r7, #24]
 8005410:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005414:	d045      	beq.n	80054a2 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005416:	f7fc fbe1 	bl	8001bdc <HAL_GetTick>
 800541a:	4602      	mov	r2, r0
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	1ad3      	subs	r3, r2, r3
 8005420:	69ba      	ldr	r2, [r7, #24]
 8005422:	429a      	cmp	r2, r3
 8005424:	d302      	bcc.n	800542c <UART_WaitOnFlagUntilTimeout+0x30>
 8005426:	69bb      	ldr	r3, [r7, #24]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d101      	bne.n	8005430 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800542c:	2303      	movs	r3, #3
 800542e:	e048      	b.n	80054c2 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f003 0304 	and.w	r3, r3, #4
 800543a:	2b00      	cmp	r3, #0
 800543c:	d031      	beq.n	80054a2 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	69db      	ldr	r3, [r3, #28]
 8005444:	f003 0308 	and.w	r3, r3, #8
 8005448:	2b08      	cmp	r3, #8
 800544a:	d110      	bne.n	800546e <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	2208      	movs	r2, #8
 8005452:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005454:	68f8      	ldr	r0, [r7, #12]
 8005456:	f000 f8ff 	bl	8005658 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	2208      	movs	r2, #8
 800545e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	2200      	movs	r2, #0
 8005466:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 800546a:	2301      	movs	r3, #1
 800546c:	e029      	b.n	80054c2 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	69db      	ldr	r3, [r3, #28]
 8005474:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005478:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800547c:	d111      	bne.n	80054a2 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005486:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005488:	68f8      	ldr	r0, [r7, #12]
 800548a:	f000 f8e5 	bl	8005658 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	2220      	movs	r2, #32
 8005492:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	2200      	movs	r2, #0
 800549a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800549e:	2303      	movs	r3, #3
 80054a0:	e00f      	b.n	80054c2 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	69da      	ldr	r2, [r3, #28]
 80054a8:	68bb      	ldr	r3, [r7, #8]
 80054aa:	4013      	ands	r3, r2
 80054ac:	68ba      	ldr	r2, [r7, #8]
 80054ae:	429a      	cmp	r2, r3
 80054b0:	bf0c      	ite	eq
 80054b2:	2301      	moveq	r3, #1
 80054b4:	2300      	movne	r3, #0
 80054b6:	b2db      	uxtb	r3, r3
 80054b8:	461a      	mov	r2, r3
 80054ba:	79fb      	ldrb	r3, [r7, #7]
 80054bc:	429a      	cmp	r2, r3
 80054be:	d0a6      	beq.n	800540e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80054c0:	2300      	movs	r3, #0
}
 80054c2:	4618      	mov	r0, r3
 80054c4:	3710      	adds	r7, #16
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bd80      	pop	{r7, pc}
	...

080054cc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80054cc:	b480      	push	{r7}
 80054ce:	b097      	sub	sp, #92	; 0x5c
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	60f8      	str	r0, [r7, #12]
 80054d4:	60b9      	str	r1, [r7, #8]
 80054d6:	4613      	mov	r3, r2
 80054d8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	68ba      	ldr	r2, [r7, #8]
 80054de:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	88fa      	ldrh	r2, [r7, #6]
 80054e4:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	88fa      	ldrh	r2, [r7, #6]
 80054ec:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	2200      	movs	r2, #0
 80054f4:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	689b      	ldr	r3, [r3, #8]
 80054fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054fe:	d10e      	bne.n	800551e <UART_Start_Receive_IT+0x52>
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	691b      	ldr	r3, [r3, #16]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d105      	bne.n	8005514 <UART_Start_Receive_IT+0x48>
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800550e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005512:	e02d      	b.n	8005570 <UART_Start_Receive_IT+0xa4>
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	22ff      	movs	r2, #255	; 0xff
 8005518:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800551c:	e028      	b.n	8005570 <UART_Start_Receive_IT+0xa4>
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	689b      	ldr	r3, [r3, #8]
 8005522:	2b00      	cmp	r3, #0
 8005524:	d10d      	bne.n	8005542 <UART_Start_Receive_IT+0x76>
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	691b      	ldr	r3, [r3, #16]
 800552a:	2b00      	cmp	r3, #0
 800552c:	d104      	bne.n	8005538 <UART_Start_Receive_IT+0x6c>
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	22ff      	movs	r2, #255	; 0xff
 8005532:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005536:	e01b      	b.n	8005570 <UART_Start_Receive_IT+0xa4>
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	227f      	movs	r2, #127	; 0x7f
 800553c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005540:	e016      	b.n	8005570 <UART_Start_Receive_IT+0xa4>
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	689b      	ldr	r3, [r3, #8]
 8005546:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800554a:	d10d      	bne.n	8005568 <UART_Start_Receive_IT+0x9c>
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	691b      	ldr	r3, [r3, #16]
 8005550:	2b00      	cmp	r3, #0
 8005552:	d104      	bne.n	800555e <UART_Start_Receive_IT+0x92>
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	227f      	movs	r2, #127	; 0x7f
 8005558:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800555c:	e008      	b.n	8005570 <UART_Start_Receive_IT+0xa4>
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	223f      	movs	r2, #63	; 0x3f
 8005562:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005566:	e003      	b.n	8005570 <UART_Start_Receive_IT+0xa4>
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	2200      	movs	r2, #0
 800556c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	2200      	movs	r2, #0
 8005574:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	2222      	movs	r2, #34	; 0x22
 800557c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	3308      	adds	r3, #8
 8005586:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005588:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800558a:	e853 3f00 	ldrex	r3, [r3]
 800558e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005590:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005592:	f043 0301 	orr.w	r3, r3, #1
 8005596:	657b      	str	r3, [r7, #84]	; 0x54
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	3308      	adds	r3, #8
 800559e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80055a0:	64ba      	str	r2, [r7, #72]	; 0x48
 80055a2:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055a4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80055a6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80055a8:	e841 2300 	strex	r3, r2, [r1]
 80055ac:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80055ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d1e5      	bne.n	8005580 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	689b      	ldr	r3, [r3, #8]
 80055b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80055bc:	d107      	bne.n	80055ce <UART_Start_Receive_IT+0x102>
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	691b      	ldr	r3, [r3, #16]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d103      	bne.n	80055ce <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	4a21      	ldr	r2, [pc, #132]	; (8005650 <UART_Start_Receive_IT+0x184>)
 80055ca:	669a      	str	r2, [r3, #104]	; 0x68
 80055cc:	e002      	b.n	80055d4 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	4a20      	ldr	r2, [pc, #128]	; (8005654 <UART_Start_Receive_IT+0x188>)
 80055d2:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	691b      	ldr	r3, [r3, #16]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d019      	beq.n	8005610 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055e4:	e853 3f00 	ldrex	r3, [r3]
 80055e8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80055ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055ec:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 80055f0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	461a      	mov	r2, r3
 80055f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80055fa:	637b      	str	r3, [r7, #52]	; 0x34
 80055fc:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055fe:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005600:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005602:	e841 2300 	strex	r3, r2, [r1]
 8005606:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005608:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800560a:	2b00      	cmp	r3, #0
 800560c:	d1e6      	bne.n	80055dc <UART_Start_Receive_IT+0x110>
 800560e:	e018      	b.n	8005642 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005616:	697b      	ldr	r3, [r7, #20]
 8005618:	e853 3f00 	ldrex	r3, [r3]
 800561c:	613b      	str	r3, [r7, #16]
   return(result);
 800561e:	693b      	ldr	r3, [r7, #16]
 8005620:	f043 0320 	orr.w	r3, r3, #32
 8005624:	653b      	str	r3, [r7, #80]	; 0x50
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	461a      	mov	r2, r3
 800562c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800562e:	623b      	str	r3, [r7, #32]
 8005630:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005632:	69f9      	ldr	r1, [r7, #28]
 8005634:	6a3a      	ldr	r2, [r7, #32]
 8005636:	e841 2300 	strex	r3, r2, [r1]
 800563a:	61bb      	str	r3, [r7, #24]
   return(result);
 800563c:	69bb      	ldr	r3, [r7, #24]
 800563e:	2b00      	cmp	r3, #0
 8005640:	d1e6      	bne.n	8005610 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8005642:	2300      	movs	r3, #0
}
 8005644:	4618      	mov	r0, r3
 8005646:	375c      	adds	r7, #92	; 0x5c
 8005648:	46bd      	mov	sp, r7
 800564a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564e:	4770      	bx	lr
 8005650:	0800595d 	.word	0x0800595d
 8005654:	080057a1 	.word	0x080057a1

08005658 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005658:	b480      	push	{r7}
 800565a:	b095      	sub	sp, #84	; 0x54
 800565c:	af00      	add	r7, sp, #0
 800565e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005666:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005668:	e853 3f00 	ldrex	r3, [r3]
 800566c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800566e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005670:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005674:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	461a      	mov	r2, r3
 800567c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800567e:	643b      	str	r3, [r7, #64]	; 0x40
 8005680:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005682:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005684:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005686:	e841 2300 	strex	r3, r2, [r1]
 800568a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800568c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800568e:	2b00      	cmp	r3, #0
 8005690:	d1e6      	bne.n	8005660 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	3308      	adds	r3, #8
 8005698:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800569a:	6a3b      	ldr	r3, [r7, #32]
 800569c:	e853 3f00 	ldrex	r3, [r3]
 80056a0:	61fb      	str	r3, [r7, #28]
   return(result);
 80056a2:	69fb      	ldr	r3, [r7, #28]
 80056a4:	f023 0301 	bic.w	r3, r3, #1
 80056a8:	64bb      	str	r3, [r7, #72]	; 0x48
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	3308      	adds	r3, #8
 80056b0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80056b2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80056b4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056b6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80056b8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80056ba:	e841 2300 	strex	r3, r2, [r1]
 80056be:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80056c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d1e5      	bne.n	8005692 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056ca:	2b01      	cmp	r3, #1
 80056cc:	d118      	bne.n	8005700 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	e853 3f00 	ldrex	r3, [r3]
 80056da:	60bb      	str	r3, [r7, #8]
   return(result);
 80056dc:	68bb      	ldr	r3, [r7, #8]
 80056de:	f023 0310 	bic.w	r3, r3, #16
 80056e2:	647b      	str	r3, [r7, #68]	; 0x44
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	461a      	mov	r2, r3
 80056ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80056ec:	61bb      	str	r3, [r7, #24]
 80056ee:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056f0:	6979      	ldr	r1, [r7, #20]
 80056f2:	69ba      	ldr	r2, [r7, #24]
 80056f4:	e841 2300 	strex	r3, r2, [r1]
 80056f8:	613b      	str	r3, [r7, #16]
   return(result);
 80056fa:	693b      	ldr	r3, [r7, #16]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d1e6      	bne.n	80056ce <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2220      	movs	r2, #32
 8005704:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2200      	movs	r2, #0
 800570c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	2200      	movs	r2, #0
 8005712:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005714:	bf00      	nop
 8005716:	3754      	adds	r7, #84	; 0x54
 8005718:	46bd      	mov	sp, r7
 800571a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571e:	4770      	bx	lr

08005720 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005720:	b580      	push	{r7, lr}
 8005722:	b084      	sub	sp, #16
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800572c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	2200      	movs	r2, #0
 8005732:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	2200      	movs	r2, #0
 800573a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800573e:	68f8      	ldr	r0, [r7, #12]
 8005740:	f7ff fa44 	bl	8004bcc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005744:	bf00      	nop
 8005746:	3710      	adds	r7, #16
 8005748:	46bd      	mov	sp, r7
 800574a:	bd80      	pop	{r7, pc}

0800574c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800574c:	b580      	push	{r7, lr}
 800574e:	b088      	sub	sp, #32
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	e853 3f00 	ldrex	r3, [r3]
 8005760:	60bb      	str	r3, [r7, #8]
   return(result);
 8005762:	68bb      	ldr	r3, [r7, #8]
 8005764:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005768:	61fb      	str	r3, [r7, #28]
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	461a      	mov	r2, r3
 8005770:	69fb      	ldr	r3, [r7, #28]
 8005772:	61bb      	str	r3, [r7, #24]
 8005774:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005776:	6979      	ldr	r1, [r7, #20]
 8005778:	69ba      	ldr	r2, [r7, #24]
 800577a:	e841 2300 	strex	r3, r2, [r1]
 800577e:	613b      	str	r3, [r7, #16]
   return(result);
 8005780:	693b      	ldr	r3, [r7, #16]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d1e6      	bne.n	8005754 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	2220      	movs	r2, #32
 800578a:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2200      	movs	r2, #0
 8005790:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005792:	6878      	ldr	r0, [r7, #4]
 8005794:	f7ff fa10 	bl	8004bb8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005798:	bf00      	nop
 800579a:	3720      	adds	r7, #32
 800579c:	46bd      	mov	sp, r7
 800579e:	bd80      	pop	{r7, pc}

080057a0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b09c      	sub	sp, #112	; 0x70
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80057ae:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80057b8:	2b22      	cmp	r3, #34	; 0x22
 80057ba:	f040 80be 	bne.w	800593a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80057c4:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80057c8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80057cc:	b2d9      	uxtb	r1, r3
 80057ce:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80057d2:	b2da      	uxtb	r2, r3
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057d8:	400a      	ands	r2, r1
 80057da:	b2d2      	uxtb	r2, r2
 80057dc:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057e2:	1c5a      	adds	r2, r3, #1
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80057ee:	b29b      	uxth	r3, r3
 80057f0:	3b01      	subs	r3, #1
 80057f2:	b29a      	uxth	r2, r3
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005800:	b29b      	uxth	r3, r3
 8005802:	2b00      	cmp	r3, #0
 8005804:	f040 80a3 	bne.w	800594e <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800580e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005810:	e853 3f00 	ldrex	r3, [r3]
 8005814:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005816:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005818:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800581c:	66bb      	str	r3, [r7, #104]	; 0x68
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	461a      	mov	r2, r3
 8005824:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005826:	65bb      	str	r3, [r7, #88]	; 0x58
 8005828:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800582a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800582c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800582e:	e841 2300 	strex	r3, r2, [r1]
 8005832:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005834:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005836:	2b00      	cmp	r3, #0
 8005838:	d1e6      	bne.n	8005808 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	3308      	adds	r3, #8
 8005840:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005842:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005844:	e853 3f00 	ldrex	r3, [r3]
 8005848:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800584a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800584c:	f023 0301 	bic.w	r3, r3, #1
 8005850:	667b      	str	r3, [r7, #100]	; 0x64
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	3308      	adds	r3, #8
 8005858:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800585a:	647a      	str	r2, [r7, #68]	; 0x44
 800585c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800585e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005860:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005862:	e841 2300 	strex	r3, r2, [r1]
 8005866:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005868:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800586a:	2b00      	cmp	r3, #0
 800586c:	d1e5      	bne.n	800583a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2220      	movs	r2, #32
 8005872:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2200      	movs	r2, #0
 800587a:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2200      	movs	r2, #0
 8005880:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	4a34      	ldr	r2, [pc, #208]	; (8005958 <UART_RxISR_8BIT+0x1b8>)
 8005888:	4293      	cmp	r3, r2
 800588a:	d01f      	beq.n	80058cc <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	685b      	ldr	r3, [r3, #4]
 8005892:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005896:	2b00      	cmp	r3, #0
 8005898:	d018      	beq.n	80058cc <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058a2:	e853 3f00 	ldrex	r3, [r3]
 80058a6:	623b      	str	r3, [r7, #32]
   return(result);
 80058a8:	6a3b      	ldr	r3, [r7, #32]
 80058aa:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80058ae:	663b      	str	r3, [r7, #96]	; 0x60
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	461a      	mov	r2, r3
 80058b6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80058b8:	633b      	str	r3, [r7, #48]	; 0x30
 80058ba:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058bc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80058be:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80058c0:	e841 2300 	strex	r3, r2, [r1]
 80058c4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80058c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d1e6      	bne.n	800589a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80058d0:	2b01      	cmp	r3, #1
 80058d2:	d12e      	bne.n	8005932 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2200      	movs	r2, #0
 80058d8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058e0:	693b      	ldr	r3, [r7, #16]
 80058e2:	e853 3f00 	ldrex	r3, [r3]
 80058e6:	60fb      	str	r3, [r7, #12]
   return(result);
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	f023 0310 	bic.w	r3, r3, #16
 80058ee:	65fb      	str	r3, [r7, #92]	; 0x5c
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	461a      	mov	r2, r3
 80058f6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80058f8:	61fb      	str	r3, [r7, #28]
 80058fa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058fc:	69b9      	ldr	r1, [r7, #24]
 80058fe:	69fa      	ldr	r2, [r7, #28]
 8005900:	e841 2300 	strex	r3, r2, [r1]
 8005904:	617b      	str	r3, [r7, #20]
   return(result);
 8005906:	697b      	ldr	r3, [r7, #20]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d1e6      	bne.n	80058da <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	69db      	ldr	r3, [r3, #28]
 8005912:	f003 0310 	and.w	r3, r3, #16
 8005916:	2b10      	cmp	r3, #16
 8005918:	d103      	bne.n	8005922 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	2210      	movs	r2, #16
 8005920:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005928:	4619      	mov	r1, r3
 800592a:	6878      	ldr	r0, [r7, #4]
 800592c:	f7ff f958 	bl	8004be0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005930:	e00d      	b.n	800594e <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8005932:	6878      	ldr	r0, [r7, #4]
 8005934:	f7fb fde6 	bl	8001504 <HAL_UART_RxCpltCallback>
}
 8005938:	e009      	b.n	800594e <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	8b1b      	ldrh	r3, [r3, #24]
 8005940:	b29a      	uxth	r2, r3
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f042 0208 	orr.w	r2, r2, #8
 800594a:	b292      	uxth	r2, r2
 800594c:	831a      	strh	r2, [r3, #24]
}
 800594e:	bf00      	nop
 8005950:	3770      	adds	r7, #112	; 0x70
 8005952:	46bd      	mov	sp, r7
 8005954:	bd80      	pop	{r7, pc}
 8005956:	bf00      	nop
 8005958:	40008000 	.word	0x40008000

0800595c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800595c:	b580      	push	{r7, lr}
 800595e:	b09c      	sub	sp, #112	; 0x70
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800596a:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005974:	2b22      	cmp	r3, #34	; 0x22
 8005976:	f040 80be 	bne.w	8005af6 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005980:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005988:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800598a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 800598e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8005992:	4013      	ands	r3, r2
 8005994:	b29a      	uxth	r2, r3
 8005996:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005998:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800599e:	1c9a      	adds	r2, r3, #2
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80059aa:	b29b      	uxth	r3, r3
 80059ac:	3b01      	subs	r3, #1
 80059ae:	b29a      	uxth	r2, r3
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80059bc:	b29b      	uxth	r3, r3
 80059be:	2b00      	cmp	r3, #0
 80059c0:	f040 80a3 	bne.w	8005b0a <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80059cc:	e853 3f00 	ldrex	r3, [r3]
 80059d0:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80059d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80059d4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80059d8:	667b      	str	r3, [r7, #100]	; 0x64
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	461a      	mov	r2, r3
 80059e0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80059e2:	657b      	str	r3, [r7, #84]	; 0x54
 80059e4:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059e6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80059e8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80059ea:	e841 2300 	strex	r3, r2, [r1]
 80059ee:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80059f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d1e6      	bne.n	80059c4 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	3308      	adds	r3, #8
 80059fc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a00:	e853 3f00 	ldrex	r3, [r3]
 8005a04:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005a06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a08:	f023 0301 	bic.w	r3, r3, #1
 8005a0c:	663b      	str	r3, [r7, #96]	; 0x60
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	3308      	adds	r3, #8
 8005a14:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005a16:	643a      	str	r2, [r7, #64]	; 0x40
 8005a18:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a1a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005a1c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005a1e:	e841 2300 	strex	r3, r2, [r1]
 8005a22:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005a24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d1e5      	bne.n	80059f6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	2220      	movs	r2, #32
 8005a2e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	2200      	movs	r2, #0
 8005a36:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	4a34      	ldr	r2, [pc, #208]	; (8005b14 <UART_RxISR_16BIT+0x1b8>)
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d01f      	beq.n	8005a88 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	685b      	ldr	r3, [r3, #4]
 8005a4e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d018      	beq.n	8005a88 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a5c:	6a3b      	ldr	r3, [r7, #32]
 8005a5e:	e853 3f00 	ldrex	r3, [r3]
 8005a62:	61fb      	str	r3, [r7, #28]
   return(result);
 8005a64:	69fb      	ldr	r3, [r7, #28]
 8005a66:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005a6a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	461a      	mov	r2, r3
 8005a72:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005a74:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005a76:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a78:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005a7a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005a7c:	e841 2300 	strex	r3, r2, [r1]
 8005a80:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d1e6      	bne.n	8005a56 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a8c:	2b01      	cmp	r3, #1
 8005a8e:	d12e      	bne.n	8005aee <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2200      	movs	r2, #0
 8005a94:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	e853 3f00 	ldrex	r3, [r3]
 8005aa2:	60bb      	str	r3, [r7, #8]
   return(result);
 8005aa4:	68bb      	ldr	r3, [r7, #8]
 8005aa6:	f023 0310 	bic.w	r3, r3, #16
 8005aaa:	65bb      	str	r3, [r7, #88]	; 0x58
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	461a      	mov	r2, r3
 8005ab2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005ab4:	61bb      	str	r3, [r7, #24]
 8005ab6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ab8:	6979      	ldr	r1, [r7, #20]
 8005aba:	69ba      	ldr	r2, [r7, #24]
 8005abc:	e841 2300 	strex	r3, r2, [r1]
 8005ac0:	613b      	str	r3, [r7, #16]
   return(result);
 8005ac2:	693b      	ldr	r3, [r7, #16]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d1e6      	bne.n	8005a96 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	69db      	ldr	r3, [r3, #28]
 8005ace:	f003 0310 	and.w	r3, r3, #16
 8005ad2:	2b10      	cmp	r3, #16
 8005ad4:	d103      	bne.n	8005ade <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	2210      	movs	r2, #16
 8005adc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005ae4:	4619      	mov	r1, r3
 8005ae6:	6878      	ldr	r0, [r7, #4]
 8005ae8:	f7ff f87a 	bl	8004be0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005aec:	e00d      	b.n	8005b0a <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8005aee:	6878      	ldr	r0, [r7, #4]
 8005af0:	f7fb fd08 	bl	8001504 <HAL_UART_RxCpltCallback>
}
 8005af4:	e009      	b.n	8005b0a <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	8b1b      	ldrh	r3, [r3, #24]
 8005afc:	b29a      	uxth	r2, r3
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f042 0208 	orr.w	r2, r2, #8
 8005b06:	b292      	uxth	r2, r2
 8005b08:	831a      	strh	r2, [r3, #24]
}
 8005b0a:	bf00      	nop
 8005b0c:	3770      	adds	r7, #112	; 0x70
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	bd80      	pop	{r7, pc}
 8005b12:	bf00      	nop
 8005b14:	40008000 	.word	0x40008000

08005b18 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005b18:	b480      	push	{r7}
 8005b1a:	b083      	sub	sp, #12
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005b20:	bf00      	nop
 8005b22:	370c      	adds	r7, #12
 8005b24:	46bd      	mov	sp, r7
 8005b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2a:	4770      	bx	lr

08005b2c <arm_max_f32>:
 8005b2c:	f101 3cff 	add.w	ip, r1, #4294967295
 8005b30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b32:	4607      	mov	r7, r0
 8005b34:	ea5f 0e9c 	movs.w	lr, ip, lsr #2
 8005b38:	ecf7 7a01 	vldmia	r7!, {s15}
 8005b3c:	d060      	beq.n	8005c00 <arm_max_f32+0xd4>
 8005b3e:	2400      	movs	r4, #0
 8005b40:	3014      	adds	r0, #20
 8005b42:	4625      	mov	r5, r4
 8005b44:	ea4f 068e 	mov.w	r6, lr, lsl #2
 8005b48:	ed10 7a04 	vldr	s14, [r0, #-16]
 8005b4c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b54:	bf48      	it	mi
 8005b56:	eef0 7a47 	vmovmi.f32	s15, s14
 8005b5a:	ed10 7a03 	vldr	s14, [r0, #-12]
 8005b5e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b62:	bf48      	it	mi
 8005b64:	1c65      	addmi	r5, r4, #1
 8005b66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b6a:	bf48      	it	mi
 8005b6c:	eef0 7a47 	vmovmi.f32	s15, s14
 8005b70:	ed10 7a02 	vldr	s14, [r0, #-8]
 8005b74:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b78:	bf48      	it	mi
 8005b7a:	1ca5      	addmi	r5, r4, #2
 8005b7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b80:	bf48      	it	mi
 8005b82:	eef0 7a47 	vmovmi.f32	s15, s14
 8005b86:	ed10 7a01 	vldr	s14, [r0, #-4]
 8005b8a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b8e:	bf48      	it	mi
 8005b90:	1ce5      	addmi	r5, r4, #3
 8005b92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b96:	f104 0404 	add.w	r4, r4, #4
 8005b9a:	bf44      	itt	mi
 8005b9c:	eef0 7a47 	vmovmi.f32	s15, s14
 8005ba0:	4625      	movmi	r5, r4
 8005ba2:	42a6      	cmp	r6, r4
 8005ba4:	f100 0010 	add.w	r0, r0, #16
 8005ba8:	d1ce      	bne.n	8005b48 <arm_max_f32+0x1c>
 8005baa:	eb07 170e 	add.w	r7, r7, lr, lsl #4
 8005bae:	f01c 0003 	ands.w	r0, ip, #3
 8005bb2:	d021      	beq.n	8005bf8 <arm_max_f32+0xcc>
 8005bb4:	ed97 7a00 	vldr	s14, [r7]
 8005bb8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005bbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bc0:	bfc4      	itt	gt
 8005bc2:	eef0 7a47 	vmovgt.f32	s15, s14
 8005bc6:	1a0d      	subgt	r5, r1, r0
 8005bc8:	3801      	subs	r0, #1
 8005bca:	d015      	beq.n	8005bf8 <arm_max_f32+0xcc>
 8005bcc:	ed97 7a01 	vldr	s14, [r7, #4]
 8005bd0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005bd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bd8:	bf44      	itt	mi
 8005bda:	eef0 7a47 	vmovmi.f32	s15, s14
 8005bde:	1a0d      	submi	r5, r1, r0
 8005be0:	2801      	cmp	r0, #1
 8005be2:	d009      	beq.n	8005bf8 <arm_max_f32+0xcc>
 8005be4:	ed97 7a02 	vldr	s14, [r7, #8]
 8005be8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005bec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bf0:	bfc4      	itt	gt
 8005bf2:	eef0 7a47 	vmovgt.f32	s15, s14
 8005bf6:	4665      	movgt	r5, ip
 8005bf8:	edc2 7a00 	vstr	s15, [r2]
 8005bfc:	601d      	str	r5, [r3, #0]
 8005bfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c00:	4675      	mov	r5, lr
 8005c02:	e7d4      	b.n	8005bae <arm_max_f32+0x82>

08005c04 <arm_rfft_32_fast_init_f32>:
 8005c04:	b178      	cbz	r0, 8005c26 <arm_rfft_32_fast_init_f32+0x22>
 8005c06:	b430      	push	{r4, r5}
 8005c08:	4908      	ldr	r1, [pc, #32]	; (8005c2c <arm_rfft_32_fast_init_f32+0x28>)
 8005c0a:	4a09      	ldr	r2, [pc, #36]	; (8005c30 <arm_rfft_32_fast_init_f32+0x2c>)
 8005c0c:	2310      	movs	r3, #16
 8005c0e:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8005c12:	8003      	strh	r3, [r0, #0]
 8005c14:	2520      	movs	r5, #32
 8005c16:	2414      	movs	r4, #20
 8005c18:	4b06      	ldr	r3, [pc, #24]	; (8005c34 <arm_rfft_32_fast_init_f32+0x30>)
 8005c1a:	8205      	strh	r5, [r0, #16]
 8005c1c:	8184      	strh	r4, [r0, #12]
 8005c1e:	6143      	str	r3, [r0, #20]
 8005c20:	bc30      	pop	{r4, r5}
 8005c22:	2000      	movs	r0, #0
 8005c24:	4770      	bx	lr
 8005c26:	f04f 30ff 	mov.w	r0, #4294967295
 8005c2a:	4770      	bx	lr
 8005c2c:	0800aeac 	.word	0x0800aeac
 8005c30:	0800ffe8 	.word	0x0800ffe8
 8005c34:	08018d68 	.word	0x08018d68

08005c38 <arm_rfft_64_fast_init_f32>:
 8005c38:	b178      	cbz	r0, 8005c5a <arm_rfft_64_fast_init_f32+0x22>
 8005c3a:	b430      	push	{r4, r5}
 8005c3c:	4908      	ldr	r1, [pc, #32]	; (8005c60 <arm_rfft_64_fast_init_f32+0x28>)
 8005c3e:	4a09      	ldr	r2, [pc, #36]	; (8005c64 <arm_rfft_64_fast_init_f32+0x2c>)
 8005c40:	2320      	movs	r3, #32
 8005c42:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8005c46:	8003      	strh	r3, [r0, #0]
 8005c48:	2540      	movs	r5, #64	; 0x40
 8005c4a:	2430      	movs	r4, #48	; 0x30
 8005c4c:	4b06      	ldr	r3, [pc, #24]	; (8005c68 <arm_rfft_64_fast_init_f32+0x30>)
 8005c4e:	8205      	strh	r5, [r0, #16]
 8005c50:	8184      	strh	r4, [r0, #12]
 8005c52:	6143      	str	r3, [r0, #20]
 8005c54:	bc30      	pop	{r4, r5}
 8005c56:	2000      	movs	r0, #0
 8005c58:	4770      	bx	lr
 8005c5a:	f04f 30ff 	mov.w	r0, #4294967295
 8005c5e:	4770      	bx	lr
 8005c60:	0800d004 	.word	0x0800d004
 8005c64:	08014868 	.word	0x08014868
 8005c68:	0801d5e8 	.word	0x0801d5e8

08005c6c <arm_rfft_256_fast_init_f32>:
 8005c6c:	b180      	cbz	r0, 8005c90 <arm_rfft_256_fast_init_f32+0x24>
 8005c6e:	b430      	push	{r4, r5}
 8005c70:	4909      	ldr	r1, [pc, #36]	; (8005c98 <arm_rfft_256_fast_init_f32+0x2c>)
 8005c72:	4a0a      	ldr	r2, [pc, #40]	; (8005c9c <arm_rfft_256_fast_init_f32+0x30>)
 8005c74:	2380      	movs	r3, #128	; 0x80
 8005c76:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8005c7a:	8003      	strh	r3, [r0, #0]
 8005c7c:	f44f 7580 	mov.w	r5, #256	; 0x100
 8005c80:	24d0      	movs	r4, #208	; 0xd0
 8005c82:	4b07      	ldr	r3, [pc, #28]	; (8005ca0 <arm_rfft_256_fast_init_f32+0x34>)
 8005c84:	8205      	strh	r5, [r0, #16]
 8005c86:	8184      	strh	r4, [r0, #12]
 8005c88:	6143      	str	r3, [r0, #20]
 8005c8a:	bc30      	pop	{r4, r5}
 8005c8c:	2000      	movs	r0, #0
 8005c8e:	4770      	bx	lr
 8005c90:	f04f 30ff 	mov.w	r0, #4294967295
 8005c94:	4770      	bx	lr
 8005c96:	bf00      	nop
 8005c98:	0800ad0c 	.word	0x0800ad0c
 8005c9c:	0800fbe8 	.word	0x0800fbe8
 8005ca0:	08018968 	.word	0x08018968

08005ca4 <arm_rfft_512_fast_init_f32>:
 8005ca4:	b190      	cbz	r0, 8005ccc <arm_rfft_512_fast_init_f32+0x28>
 8005ca6:	b430      	push	{r4, r5}
 8005ca8:	490a      	ldr	r1, [pc, #40]	; (8005cd4 <arm_rfft_512_fast_init_f32+0x30>)
 8005caa:	4a0b      	ldr	r2, [pc, #44]	; (8005cd8 <arm_rfft_512_fast_init_f32+0x34>)
 8005cac:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005cb0:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8005cb4:	8003      	strh	r3, [r0, #0]
 8005cb6:	f44f 7500 	mov.w	r5, #512	; 0x200
 8005cba:	f44f 74dc 	mov.w	r4, #440	; 0x1b8
 8005cbe:	4b07      	ldr	r3, [pc, #28]	; (8005cdc <arm_rfft_512_fast_init_f32+0x38>)
 8005cc0:	8205      	strh	r5, [r0, #16]
 8005cc2:	8184      	strh	r4, [r0, #12]
 8005cc4:	6143      	str	r3, [r0, #20]
 8005cc6:	bc30      	pop	{r4, r5}
 8005cc8:	2000      	movs	r0, #0
 8005cca:	4770      	bx	lr
 8005ccc:	f04f 30ff 	mov.w	r0, #4294967295
 8005cd0:	4770      	bx	lr
 8005cd2:	bf00      	nop
 8005cd4:	0800cc94 	.word	0x0800cc94
 8005cd8:	08014068 	.word	0x08014068
 8005cdc:	0801cde8 	.word	0x0801cde8

08005ce0 <arm_rfft_1024_fast_init_f32>:
 8005ce0:	b190      	cbz	r0, 8005d08 <arm_rfft_1024_fast_init_f32+0x28>
 8005ce2:	b430      	push	{r4, r5}
 8005ce4:	490a      	ldr	r1, [pc, #40]	; (8005d10 <arm_rfft_1024_fast_init_f32+0x30>)
 8005ce6:	4a0b      	ldr	r2, [pc, #44]	; (8005d14 <arm_rfft_1024_fast_init_f32+0x34>)
 8005ce8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005cec:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8005cf0:	8003      	strh	r3, [r0, #0]
 8005cf2:	f44f 6580 	mov.w	r5, #1024	; 0x400
 8005cf6:	f44f 74e0 	mov.w	r4, #448	; 0x1c0
 8005cfa:	4b07      	ldr	r3, [pc, #28]	; (8005d18 <arm_rfft_1024_fast_init_f32+0x38>)
 8005cfc:	8205      	strh	r5, [r0, #16]
 8005cfe:	8184      	strh	r4, [r0, #12]
 8005d00:	6143      	str	r3, [r0, #20]
 8005d02:	bc30      	pop	{r4, r5}
 8005d04:	2000      	movs	r0, #0
 8005d06:	4770      	bx	lr
 8005d08:	f04f 30ff 	mov.w	r0, #4294967295
 8005d0c:	4770      	bx	lr
 8005d0e:	bf00      	nop
 8005d10:	0800d064 	.word	0x0800d064
 8005d14:	08014968 	.word	0x08014968
 8005d18:	08015968 	.word	0x08015968

08005d1c <arm_rfft_2048_fast_init_f32>:
 8005d1c:	b190      	cbz	r0, 8005d44 <arm_rfft_2048_fast_init_f32+0x28>
 8005d1e:	b430      	push	{r4, r5}
 8005d20:	490a      	ldr	r1, [pc, #40]	; (8005d4c <arm_rfft_2048_fast_init_f32+0x30>)
 8005d22:	4a0b      	ldr	r2, [pc, #44]	; (8005d50 <arm_rfft_2048_fast_init_f32+0x34>)
 8005d24:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005d28:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8005d2c:	8003      	strh	r3, [r0, #0]
 8005d2e:	f44f 6500 	mov.w	r5, #2048	; 0x800
 8005d32:	f44f 64e1 	mov.w	r4, #1800	; 0x708
 8005d36:	4b07      	ldr	r3, [pc, #28]	; (8005d54 <arm_rfft_2048_fast_init_f32+0x38>)
 8005d38:	8205      	strh	r5, [r0, #16]
 8005d3a:	8184      	strh	r4, [r0, #12]
 8005d3c:	6143      	str	r3, [r0, #20]
 8005d3e:	bc30      	pop	{r4, r5}
 8005d40:	2000      	movs	r0, #0
 8005d42:	4770      	bx	lr
 8005d44:	f04f 30ff 	mov.w	r0, #4294967295
 8005d48:	4770      	bx	lr
 8005d4a:	bf00      	nop
 8005d4c:	08009efc 	.word	0x08009efc
 8005d50:	0800dbe8 	.word	0x0800dbe8
 8005d54:	08016968 	.word	0x08016968

08005d58 <arm_rfft_4096_fast_init_f32>:
 8005d58:	b190      	cbz	r0, 8005d80 <arm_rfft_4096_fast_init_f32+0x28>
 8005d5a:	b430      	push	{r4, r5}
 8005d5c:	490a      	ldr	r1, [pc, #40]	; (8005d88 <arm_rfft_4096_fast_init_f32+0x30>)
 8005d5e:	4a0b      	ldr	r2, [pc, #44]	; (8005d8c <arm_rfft_4096_fast_init_f32+0x34>)
 8005d60:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005d64:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8005d68:	8003      	strh	r3, [r0, #0]
 8005d6a:	f44f 5580 	mov.w	r5, #4096	; 0x1000
 8005d6e:	f44f 646e 	mov.w	r4, #3808	; 0xee0
 8005d72:	4b07      	ldr	r3, [pc, #28]	; (8005d90 <arm_rfft_4096_fast_init_f32+0x38>)
 8005d74:	8205      	strh	r5, [r0, #16]
 8005d76:	8184      	strh	r4, [r0, #12]
 8005d78:	6143      	str	r3, [r0, #20]
 8005d7a:	bc30      	pop	{r4, r5}
 8005d7c:	2000      	movs	r0, #0
 8005d7e:	4770      	bx	lr
 8005d80:	f04f 30ff 	mov.w	r0, #4294967295
 8005d84:	4770      	bx	lr
 8005d86:	bf00      	nop
 8005d88:	0800aed4 	.word	0x0800aed4
 8005d8c:	08010068 	.word	0x08010068
 8005d90:	08018de8 	.word	0x08018de8

08005d94 <arm_rfft_fast_init_f32>:
 8005d94:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8005d98:	d01f      	beq.n	8005dda <arm_rfft_fast_init_f32+0x46>
 8005d9a:	d90b      	bls.n	8005db4 <arm_rfft_fast_init_f32+0x20>
 8005d9c:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 8005da0:	d019      	beq.n	8005dd6 <arm_rfft_fast_init_f32+0x42>
 8005da2:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8005da6:	d012      	beq.n	8005dce <arm_rfft_fast_init_f32+0x3a>
 8005da8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8005dac:	d00d      	beq.n	8005dca <arm_rfft_fast_init_f32+0x36>
 8005dae:	f04f 30ff 	mov.w	r0, #4294967295
 8005db2:	4770      	bx	lr
 8005db4:	2940      	cmp	r1, #64	; 0x40
 8005db6:	d00c      	beq.n	8005dd2 <arm_rfft_fast_init_f32+0x3e>
 8005db8:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8005dbc:	d003      	beq.n	8005dc6 <arm_rfft_fast_init_f32+0x32>
 8005dbe:	2920      	cmp	r1, #32
 8005dc0:	d1f5      	bne.n	8005dae <arm_rfft_fast_init_f32+0x1a>
 8005dc2:	4b07      	ldr	r3, [pc, #28]	; (8005de0 <arm_rfft_fast_init_f32+0x4c>)
 8005dc4:	4718      	bx	r3
 8005dc6:	4b07      	ldr	r3, [pc, #28]	; (8005de4 <arm_rfft_fast_init_f32+0x50>)
 8005dc8:	4718      	bx	r3
 8005dca:	4b07      	ldr	r3, [pc, #28]	; (8005de8 <arm_rfft_fast_init_f32+0x54>)
 8005dcc:	4718      	bx	r3
 8005dce:	4b07      	ldr	r3, [pc, #28]	; (8005dec <arm_rfft_fast_init_f32+0x58>)
 8005dd0:	4718      	bx	r3
 8005dd2:	4b07      	ldr	r3, [pc, #28]	; (8005df0 <arm_rfft_fast_init_f32+0x5c>)
 8005dd4:	e7f6      	b.n	8005dc4 <arm_rfft_fast_init_f32+0x30>
 8005dd6:	4b07      	ldr	r3, [pc, #28]	; (8005df4 <arm_rfft_fast_init_f32+0x60>)
 8005dd8:	e7f4      	b.n	8005dc4 <arm_rfft_fast_init_f32+0x30>
 8005dda:	4b07      	ldr	r3, [pc, #28]	; (8005df8 <arm_rfft_fast_init_f32+0x64>)
 8005ddc:	e7f2      	b.n	8005dc4 <arm_rfft_fast_init_f32+0x30>
 8005dde:	bf00      	nop
 8005de0:	08005c05 	.word	0x08005c05
 8005de4:	08005c6d 	.word	0x08005c6d
 8005de8:	08005ce1 	.word	0x08005ce1
 8005dec:	08005d59 	.word	0x08005d59
 8005df0:	08005c39 	.word	0x08005c39
 8005df4:	08005d1d 	.word	0x08005d1d
 8005df8:	08005ca5 	.word	0x08005ca5

08005dfc <stage_rfft_f32>:
 8005dfc:	b410      	push	{r4}
 8005dfe:	edd1 7a00 	vldr	s15, [r1]
 8005e02:	ed91 7a01 	vldr	s14, [r1, #4]
 8005e06:	8804      	ldrh	r4, [r0, #0]
 8005e08:	6940      	ldr	r0, [r0, #20]
 8005e0a:	ee37 7a07 	vadd.f32	s14, s14, s14
 8005e0e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8005e12:	eeb6 4a00 	vmov.f32	s8, #96	; 0x3f000000  0.5
 8005e16:	ee77 6a87 	vadd.f32	s13, s15, s14
 8005e1a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005e1e:	3c01      	subs	r4, #1
 8005e20:	ee26 7a84 	vmul.f32	s14, s13, s8
 8005e24:	ee67 7a84 	vmul.f32	s15, s15, s8
 8005e28:	eb01 03c4 	add.w	r3, r1, r4, lsl #3
 8005e2c:	ed82 7a00 	vstr	s14, [r2]
 8005e30:	edc2 7a01 	vstr	s15, [r2, #4]
 8005e34:	3010      	adds	r0, #16
 8005e36:	3210      	adds	r2, #16
 8005e38:	3b08      	subs	r3, #8
 8005e3a:	3110      	adds	r1, #16
 8005e3c:	ed11 5a02 	vldr	s10, [r1, #-8]
 8005e40:	ed93 7a02 	vldr	s14, [r3, #8]
 8005e44:	ed50 6a02 	vldr	s13, [r0, #-8]
 8005e48:	edd3 4a03 	vldr	s9, [r3, #12]
 8005e4c:	ed51 7a01 	vldr	s15, [r1, #-4]
 8005e50:	ed10 6a01 	vldr	s12, [r0, #-4]
 8005e54:	ee77 5a45 	vsub.f32	s11, s14, s10
 8005e58:	ee37 7a05 	vadd.f32	s14, s14, s10
 8005e5c:	ee66 3aa5 	vmul.f32	s7, s13, s11
 8005e60:	ee34 5aa7 	vadd.f32	s10, s9, s15
 8005e64:	ee66 5a25 	vmul.f32	s11, s12, s11
 8005e68:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8005e6c:	ee37 7a23 	vadd.f32	s14, s14, s7
 8005e70:	ee66 6a85 	vmul.f32	s13, s13, s10
 8005e74:	ee26 6a05 	vmul.f32	s12, s12, s10
 8005e78:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8005e7c:	ee37 7a06 	vadd.f32	s14, s14, s12
 8005e80:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8005e84:	ee27 7a04 	vmul.f32	s14, s14, s8
 8005e88:	ee67 7a84 	vmul.f32	s15, s15, s8
 8005e8c:	3c01      	subs	r4, #1
 8005e8e:	ed02 7a02 	vstr	s14, [r2, #-8]
 8005e92:	ed42 7a01 	vstr	s15, [r2, #-4]
 8005e96:	f1a3 0308 	sub.w	r3, r3, #8
 8005e9a:	f101 0108 	add.w	r1, r1, #8
 8005e9e:	f100 0008 	add.w	r0, r0, #8
 8005ea2:	f102 0208 	add.w	r2, r2, #8
 8005ea6:	d1c9      	bne.n	8005e3c <stage_rfft_f32+0x40>
 8005ea8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005eac:	4770      	bx	lr
 8005eae:	bf00      	nop

08005eb0 <merge_rfft_f32>:
 8005eb0:	b410      	push	{r4}
 8005eb2:	edd1 7a00 	vldr	s15, [r1]
 8005eb6:	edd1 6a01 	vldr	s13, [r1, #4]
 8005eba:	8804      	ldrh	r4, [r0, #0]
 8005ebc:	6940      	ldr	r0, [r0, #20]
 8005ebe:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8005ec2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8005ec6:	eeb6 4a00 	vmov.f32	s8, #96	; 0x3f000000  0.5
 8005eca:	ee27 7a04 	vmul.f32	s14, s14, s8
 8005ece:	ee67 7a84 	vmul.f32	s15, s15, s8
 8005ed2:	3c01      	subs	r4, #1
 8005ed4:	ed82 7a00 	vstr	s14, [r2]
 8005ed8:	edc2 7a01 	vstr	s15, [r2, #4]
 8005edc:	b3dc      	cbz	r4, 8005f56 <merge_rfft_f32+0xa6>
 8005ede:	00e3      	lsls	r3, r4, #3
 8005ee0:	3b08      	subs	r3, #8
 8005ee2:	440b      	add	r3, r1
 8005ee4:	3010      	adds	r0, #16
 8005ee6:	3210      	adds	r2, #16
 8005ee8:	3110      	adds	r1, #16
 8005eea:	ed11 5a02 	vldr	s10, [r1, #-8]
 8005eee:	ed93 7a02 	vldr	s14, [r3, #8]
 8005ef2:	ed50 6a02 	vldr	s13, [r0, #-8]
 8005ef6:	edd3 4a03 	vldr	s9, [r3, #12]
 8005efa:	ed51 7a01 	vldr	s15, [r1, #-4]
 8005efe:	ed10 6a01 	vldr	s12, [r0, #-4]
 8005f02:	ee75 5a47 	vsub.f32	s11, s10, s14
 8005f06:	ee37 7a05 	vadd.f32	s14, s14, s10
 8005f0a:	ee66 3aa5 	vmul.f32	s7, s13, s11
 8005f0e:	ee34 5aa7 	vadd.f32	s10, s9, s15
 8005f12:	ee66 5a25 	vmul.f32	s11, s12, s11
 8005f16:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8005f1a:	ee37 7a63 	vsub.f32	s14, s14, s7
 8005f1e:	ee66 6a85 	vmul.f32	s13, s13, s10
 8005f22:	ee26 6a05 	vmul.f32	s12, s12, s10
 8005f26:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8005f2a:	ee37 7a46 	vsub.f32	s14, s14, s12
 8005f2e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8005f32:	ee27 7a04 	vmul.f32	s14, s14, s8
 8005f36:	ee67 7a84 	vmul.f32	s15, s15, s8
 8005f3a:	3c01      	subs	r4, #1
 8005f3c:	ed02 7a02 	vstr	s14, [r2, #-8]
 8005f40:	ed42 7a01 	vstr	s15, [r2, #-4]
 8005f44:	f1a3 0308 	sub.w	r3, r3, #8
 8005f48:	f101 0108 	add.w	r1, r1, #8
 8005f4c:	f100 0008 	add.w	r0, r0, #8
 8005f50:	f102 0208 	add.w	r2, r2, #8
 8005f54:	d1c9      	bne.n	8005eea <merge_rfft_f32+0x3a>
 8005f56:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005f5a:	4770      	bx	lr

08005f5c <arm_rfft_fast_f32>:
 8005f5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f60:	8a05      	ldrh	r5, [r0, #16]
 8005f62:	086d      	lsrs	r5, r5, #1
 8005f64:	8005      	strh	r5, [r0, #0]
 8005f66:	4604      	mov	r4, r0
 8005f68:	4616      	mov	r6, r2
 8005f6a:	461d      	mov	r5, r3
 8005f6c:	b14b      	cbz	r3, 8005f82 <arm_rfft_fast_f32+0x26>
 8005f6e:	f7ff ff9f 	bl	8005eb0 <merge_rfft_f32>
 8005f72:	462a      	mov	r2, r5
 8005f74:	4631      	mov	r1, r6
 8005f76:	4620      	mov	r0, r4
 8005f78:	2301      	movs	r3, #1
 8005f7a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005f7e:	f000 bb33 	b.w	80065e8 <arm_cfft_f32>
 8005f82:	460f      	mov	r7, r1
 8005f84:	461a      	mov	r2, r3
 8005f86:	2301      	movs	r3, #1
 8005f88:	f000 fb2e 	bl	80065e8 <arm_cfft_f32>
 8005f8c:	4632      	mov	r2, r6
 8005f8e:	4639      	mov	r1, r7
 8005f90:	4620      	mov	r0, r4
 8005f92:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005f96:	f7ff bf31 	b.w	8005dfc <stage_rfft_f32>
 8005f9a:	bf00      	nop

08005f9c <arm_cfft_radix8by2_f32>:
 8005f9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005fa0:	ed2d 8b08 	vpush	{d8-d11}
 8005fa4:	4607      	mov	r7, r0
 8005fa6:	4608      	mov	r0, r1
 8005fa8:	f8b7 c000 	ldrh.w	ip, [r7]
 8005fac:	687a      	ldr	r2, [r7, #4]
 8005fae:	ea4f 015c 	mov.w	r1, ip, lsr #1
 8005fb2:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 8005fb6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8005fba:	f000 80b0 	beq.w	800611e <arm_cfft_radix8by2_f32+0x182>
 8005fbe:	008c      	lsls	r4, r1, #2
 8005fc0:	3410      	adds	r4, #16
 8005fc2:	f100 0310 	add.w	r3, r0, #16
 8005fc6:	1906      	adds	r6, r0, r4
 8005fc8:	3210      	adds	r2, #16
 8005fca:	4444      	add	r4, r8
 8005fcc:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 8005fd0:	f108 0510 	add.w	r5, r8, #16
 8005fd4:	ed15 2a04 	vldr	s4, [r5, #-16]
 8005fd8:	ed55 2a03 	vldr	s5, [r5, #-12]
 8005fdc:	ed54 4a04 	vldr	s9, [r4, #-16]
 8005fe0:	ed14 4a03 	vldr	s8, [r4, #-12]
 8005fe4:	ed14 6a02 	vldr	s12, [r4, #-8]
 8005fe8:	ed54 5a01 	vldr	s11, [r4, #-4]
 8005fec:	ed53 3a04 	vldr	s7, [r3, #-16]
 8005ff0:	ed15 0a02 	vldr	s0, [r5, #-8]
 8005ff4:	ed55 0a01 	vldr	s1, [r5, #-4]
 8005ff8:	ed56 6a04 	vldr	s13, [r6, #-16]
 8005ffc:	ed16 3a03 	vldr	s6, [r6, #-12]
 8006000:	ed13 7a03 	vldr	s14, [r3, #-12]
 8006004:	ed13 5a02 	vldr	s10, [r3, #-8]
 8006008:	ed53 7a01 	vldr	s15, [r3, #-4]
 800600c:	ed16 1a02 	vldr	s2, [r6, #-8]
 8006010:	ed56 1a01 	vldr	s3, [r6, #-4]
 8006014:	ee73 ba82 	vadd.f32	s23, s7, s4
 8006018:	ee37 ba22 	vadd.f32	s22, s14, s5
 800601c:	ee76 9aa4 	vadd.f32	s19, s13, s9
 8006020:	ee33 9a04 	vadd.f32	s18, s6, s8
 8006024:	ee31 8aa5 	vadd.f32	s16, s3, s11
 8006028:	ee75 aa00 	vadd.f32	s21, s10, s0
 800602c:	ee37 aaa0 	vadd.f32	s20, s15, s1
 8006030:	ee71 8a06 	vadd.f32	s17, s2, s12
 8006034:	ed43 ba04 	vstr	s23, [r3, #-16]
 8006038:	ed03 ba03 	vstr	s22, [r3, #-12]
 800603c:	ed43 aa02 	vstr	s21, [r3, #-8]
 8006040:	ed03 aa01 	vstr	s20, [r3, #-4]
 8006044:	ed06 8a01 	vstr	s16, [r6, #-4]
 8006048:	ed46 9a04 	vstr	s19, [r6, #-16]
 800604c:	ed06 9a03 	vstr	s18, [r6, #-12]
 8006050:	ed46 8a02 	vstr	s17, [r6, #-8]
 8006054:	ee37 7a62 	vsub.f32	s14, s14, s5
 8006058:	ee74 4ae6 	vsub.f32	s9, s9, s13
 800605c:	ee34 4a43 	vsub.f32	s8, s8, s6
 8006060:	ed52 6a03 	vldr	s13, [r2, #-12]
 8006064:	ed12 3a04 	vldr	s6, [r2, #-16]
 8006068:	ee73 3ac2 	vsub.f32	s7, s7, s4
 800606c:	ee27 8a26 	vmul.f32	s16, s14, s13
 8006070:	ee64 2aa6 	vmul.f32	s5, s9, s13
 8006074:	ee23 2a83 	vmul.f32	s4, s7, s6
 8006078:	ee64 4a83 	vmul.f32	s9, s9, s6
 800607c:	ee63 3aa6 	vmul.f32	s7, s7, s13
 8006080:	ee27 7a03 	vmul.f32	s14, s14, s6
 8006084:	ee64 6a26 	vmul.f32	s13, s8, s13
 8006088:	ee24 4a03 	vmul.f32	s8, s8, s6
 800608c:	ee37 7a63 	vsub.f32	s14, s14, s7
 8006090:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8006094:	ee32 4ac4 	vsub.f32	s8, s5, s8
 8006098:	ee32 3a08 	vadd.f32	s6, s4, s16
 800609c:	ed05 7a03 	vstr	s14, [r5, #-12]
 80060a0:	ed05 3a04 	vstr	s6, [r5, #-16]
 80060a4:	ed04 4a04 	vstr	s8, [r4, #-16]
 80060a8:	ed44 6a03 	vstr	s13, [r4, #-12]
 80060ac:	ed12 7a01 	vldr	s14, [r2, #-4]
 80060b0:	ee76 6a41 	vsub.f32	s13, s12, s2
 80060b4:	ee35 5a40 	vsub.f32	s10, s10, s0
 80060b8:	ee35 6ae1 	vsub.f32	s12, s11, s3
 80060bc:	ee77 7ae0 	vsub.f32	s15, s15, s1
 80060c0:	ed52 5a02 	vldr	s11, [r2, #-8]
 80060c4:	ee67 3a87 	vmul.f32	s7, s15, s14
 80060c8:	ee66 4a87 	vmul.f32	s9, s13, s14
 80060cc:	ee25 4a25 	vmul.f32	s8, s10, s11
 80060d0:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80060d4:	ee25 5a07 	vmul.f32	s10, s10, s14
 80060d8:	ee66 6aa5 	vmul.f32	s13, s13, s11
 80060dc:	ee26 7a07 	vmul.f32	s14, s12, s14
 80060e0:	ee26 6a25 	vmul.f32	s12, s12, s11
 80060e4:	ee77 7ac5 	vsub.f32	s15, s15, s10
 80060e8:	ee74 5a23 	vadd.f32	s11, s8, s7
 80060ec:	ee34 6ac6 	vsub.f32	s12, s9, s12
 80060f0:	ee37 7a26 	vadd.f32	s14, s14, s13
 80060f4:	3310      	adds	r3, #16
 80060f6:	4563      	cmp	r3, ip
 80060f8:	ed45 5a02 	vstr	s11, [r5, #-8]
 80060fc:	f106 0610 	add.w	r6, r6, #16
 8006100:	ed45 7a01 	vstr	s15, [r5, #-4]
 8006104:	f102 0210 	add.w	r2, r2, #16
 8006108:	ed04 6a02 	vstr	s12, [r4, #-8]
 800610c:	ed04 7a01 	vstr	s14, [r4, #-4]
 8006110:	f105 0510 	add.w	r5, r5, #16
 8006114:	f104 0410 	add.w	r4, r4, #16
 8006118:	f47f af5c 	bne.w	8005fd4 <arm_cfft_radix8by2_f32+0x38>
 800611c:	687a      	ldr	r2, [r7, #4]
 800611e:	b28c      	uxth	r4, r1
 8006120:	4621      	mov	r1, r4
 8006122:	2302      	movs	r3, #2
 8006124:	f000 fd04 	bl	8006b30 <arm_radix8_butterfly_f32>
 8006128:	ecbd 8b08 	vpop	{d8-d11}
 800612c:	4621      	mov	r1, r4
 800612e:	687a      	ldr	r2, [r7, #4]
 8006130:	4640      	mov	r0, r8
 8006132:	2302      	movs	r3, #2
 8006134:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006138:	f000 bcfa 	b.w	8006b30 <arm_radix8_butterfly_f32>

0800613c <arm_cfft_radix8by4_f32>:
 800613c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006140:	ed2d 8b0a 	vpush	{d8-d12}
 8006144:	b08d      	sub	sp, #52	; 0x34
 8006146:	460d      	mov	r5, r1
 8006148:	910b      	str	r1, [sp, #44]	; 0x2c
 800614a:	8801      	ldrh	r1, [r0, #0]
 800614c:	6842      	ldr	r2, [r0, #4]
 800614e:	900a      	str	r0, [sp, #40]	; 0x28
 8006150:	0849      	lsrs	r1, r1, #1
 8006152:	008b      	lsls	r3, r1, #2
 8006154:	18ee      	adds	r6, r5, r3
 8006156:	18f0      	adds	r0, r6, r3
 8006158:	edd0 5a00 	vldr	s11, [r0]
 800615c:	edd5 7a00 	vldr	s15, [r5]
 8006160:	ed96 7a00 	vldr	s14, [r6]
 8006164:	edd0 3a01 	vldr	s7, [r0, #4]
 8006168:	ed96 4a01 	vldr	s8, [r6, #4]
 800616c:	ed95 5a01 	vldr	s10, [r5, #4]
 8006170:	9008      	str	r0, [sp, #32]
 8006172:	ee37 6aa5 	vadd.f32	s12, s15, s11
 8006176:	18c7      	adds	r7, r0, r3
 8006178:	edd7 4a00 	vldr	s9, [r7]
 800617c:	ed97 3a01 	vldr	s6, [r7, #4]
 8006180:	9701      	str	r7, [sp, #4]
 8006182:	ee77 6a06 	vadd.f32	s13, s14, s12
 8006186:	462c      	mov	r4, r5
 8006188:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800618c:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8006190:	ee16 ca90 	vmov	ip, s13
 8006194:	f844 cb08 	str.w	ip, [r4], #8
 8006198:	ee75 6a23 	vadd.f32	s13, s10, s7
 800619c:	edd6 5a01 	vldr	s11, [r6, #4]
 80061a0:	edd7 2a01 	vldr	s5, [r7, #4]
 80061a4:	9404      	str	r4, [sp, #16]
 80061a6:	ee35 5a63 	vsub.f32	s10, s10, s7
 80061aa:	ee74 3a27 	vadd.f32	s7, s8, s15
 80061ae:	ee36 6a47 	vsub.f32	s12, s12, s14
 80061b2:	ee76 5aa5 	vadd.f32	s11, s13, s11
 80061b6:	ee73 3ac3 	vsub.f32	s7, s7, s6
 80061ba:	0849      	lsrs	r1, r1, #1
 80061bc:	f102 0e08 	add.w	lr, r2, #8
 80061c0:	ee76 6ac4 	vsub.f32	s13, s13, s8
 80061c4:	ee77 7ac4 	vsub.f32	s15, s15, s8
 80061c8:	9109      	str	r1, [sp, #36]	; 0x24
 80061ca:	ee35 4a47 	vsub.f32	s8, s10, s14
 80061ce:	f1a1 0902 	sub.w	r9, r1, #2
 80061d2:	f8cd e00c 	str.w	lr, [sp, #12]
 80061d6:	4631      	mov	r1, r6
 80061d8:	ee13 ea90 	vmov	lr, s7
 80061dc:	ee36 6a64 	vsub.f32	s12, s12, s9
 80061e0:	ee75 5aa2 	vadd.f32	s11, s11, s5
 80061e4:	4604      	mov	r4, r0
 80061e6:	edc5 5a01 	vstr	s11, [r5, #4]
 80061ea:	ee37 7a05 	vadd.f32	s14, s14, s10
 80061ee:	f841 eb08 	str.w	lr, [r1], #8
 80061f2:	ee34 5a24 	vadd.f32	s10, s8, s9
 80061f6:	ee16 ea10 	vmov	lr, s12
 80061fa:	ed86 5a01 	vstr	s10, [r6, #4]
 80061fe:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8006202:	f844 eb08 	str.w	lr, [r4], #8
 8006206:	ee77 7a83 	vadd.f32	s15, s15, s6
 800620a:	edc0 6a01 	vstr	s13, [r0, #4]
 800620e:	9405      	str	r4, [sp, #20]
 8006210:	4604      	mov	r4, r0
 8006212:	ee17 0a90 	vmov	r0, s15
 8006216:	9106      	str	r1, [sp, #24]
 8006218:	ee37 7a64 	vsub.f32	s14, s14, s9
 800621c:	f102 0110 	add.w	r1, r2, #16
 8006220:	46bc      	mov	ip, r7
 8006222:	9100      	str	r1, [sp, #0]
 8006224:	f847 0b08 	str.w	r0, [r7], #8
 8006228:	f102 0118 	add.w	r1, r2, #24
 800622c:	ea5f 0059 	movs.w	r0, r9, lsr #1
 8006230:	9102      	str	r1, [sp, #8]
 8006232:	ed8c 7a01 	vstr	s14, [ip, #4]
 8006236:	9007      	str	r0, [sp, #28]
 8006238:	f000 8134 	beq.w	80064a4 <arm_cfft_radix8by4_f32+0x368>
 800623c:	f102 0920 	add.w	r9, r2, #32
 8006240:	f102 0830 	add.w	r8, r2, #48	; 0x30
 8006244:	9a01      	ldr	r2, [sp, #4]
 8006246:	f8dd a000 	ldr.w	sl, [sp]
 800624a:	3b0c      	subs	r3, #12
 800624c:	4683      	mov	fp, r0
 800624e:	4463      	add	r3, ip
 8006250:	f105 0e10 	add.w	lr, r5, #16
 8006254:	f1a4 010c 	sub.w	r1, r4, #12
 8006258:	f104 0510 	add.w	r5, r4, #16
 800625c:	f1a6 0c0c 	sub.w	ip, r6, #12
 8006260:	f1a2 040c 	sub.w	r4, r2, #12
 8006264:	f106 0010 	add.w	r0, r6, #16
 8006268:	3210      	adds	r2, #16
 800626a:	ed1e 5a02 	vldr	s10, [lr, #-8]
 800626e:	ed55 5a02 	vldr	s11, [r5, #-8]
 8006272:	ed50 7a02 	vldr	s15, [r0, #-8]
 8006276:	ed52 1a02 	vldr	s3, [r2, #-8]
 800627a:	ed55 6a01 	vldr	s13, [r5, #-4]
 800627e:	ed1e 0a01 	vldr	s0, [lr, #-4]
 8006282:	ed12 1a01 	vldr	s2, [r2, #-4]
 8006286:	ed10 8a01 	vldr	s16, [r0, #-4]
 800628a:	ee35 4a25 	vadd.f32	s8, s10, s11
 800628e:	ee30 6a26 	vadd.f32	s12, s0, s13
 8006292:	ee37 7a84 	vadd.f32	s14, s15, s8
 8006296:	ee30 0a66 	vsub.f32	s0, s0, s13
 800629a:	ee37 7a21 	vadd.f32	s14, s14, s3
 800629e:	ee75 5a65 	vsub.f32	s11, s10, s11
 80062a2:	ed0e 7a02 	vstr	s14, [lr, #-8]
 80062a6:	ed10 7a01 	vldr	s14, [r0, #-4]
 80062aa:	ed52 6a01 	vldr	s13, [r2, #-4]
 80062ae:	ee36 7a07 	vadd.f32	s14, s12, s14
 80062b2:	ee78 aa25 	vadd.f32	s21, s16, s11
 80062b6:	ee37 7a26 	vadd.f32	s14, s14, s13
 80062ba:	ee70 3a67 	vsub.f32	s7, s0, s15
 80062be:	ed0e 7a01 	vstr	s14, [lr, #-4]
 80062c2:	ed94 7a02 	vldr	s14, [r4, #8]
 80062c6:	ed9c 2a02 	vldr	s4, [ip, #8]
 80062ca:	ed91 ba02 	vldr	s22, [r1, #8]
 80062ce:	edd3 9a02 	vldr	s19, [r3, #8]
 80062d2:	edd4 2a01 	vldr	s5, [r4, #4]
 80062d6:	ed9c 9a01 	vldr	s18, [ip, #4]
 80062da:	ed93 5a01 	vldr	s10, [r3, #4]
 80062de:	edd1 0a01 	vldr	s1, [r1, #4]
 80062e2:	ee72 6a07 	vadd.f32	s13, s4, s14
 80062e6:	ee32 2a47 	vsub.f32	s4, s4, s14
 80062ea:	ee7b 8a26 	vadd.f32	s17, s22, s13
 80062ee:	ee79 4a22 	vadd.f32	s9, s18, s5
 80062f2:	ee38 7aa9 	vadd.f32	s14, s17, s19
 80062f6:	ee79 2a62 	vsub.f32	s5, s18, s5
 80062fa:	ed8c 7a02 	vstr	s14, [ip, #8]
 80062fe:	ed91 7a01 	vldr	s14, [r1, #4]
 8006302:	edd3 8a01 	vldr	s17, [r3, #4]
 8006306:	ee34 7a87 	vadd.f32	s14, s9, s14
 800630a:	ee3b 3a69 	vsub.f32	s6, s22, s19
 800630e:	ee37 7a28 	vadd.f32	s14, s14, s17
 8006312:	ee32 9a60 	vsub.f32	s18, s4, s1
 8006316:	ed8c 7a01 	vstr	s14, [ip, #4]
 800631a:	ed1a 7a01 	vldr	s14, [sl, #-4]
 800631e:	ed1a aa02 	vldr	s20, [sl, #-8]
 8006322:	ee73 8a22 	vadd.f32	s17, s6, s5
 8006326:	ee39 9a05 	vadd.f32	s18, s18, s10
 800632a:	ee7a aac1 	vsub.f32	s21, s21, s2
 800632e:	ee73 3aa1 	vadd.f32	s7, s7, s3
 8006332:	ee2a ca8a 	vmul.f32	s24, s21, s20
 8006336:	ee69 ba07 	vmul.f32	s23, s18, s14
 800633a:	ee6a aa87 	vmul.f32	s21, s21, s14
 800633e:	ee29 9a0a 	vmul.f32	s18, s18, s20
 8006342:	ee63 ca87 	vmul.f32	s25, s7, s14
 8006346:	ee63 3a8a 	vmul.f32	s7, s7, s20
 800634a:	ee28 aa8a 	vmul.f32	s20, s17, s20
 800634e:	ee68 8a87 	vmul.f32	s17, s17, s14
 8006352:	ee73 3aea 	vsub.f32	s7, s7, s21
 8006356:	ee78 8a89 	vadd.f32	s17, s17, s18
 800635a:	ee3c 7a2c 	vadd.f32	s14, s24, s25
 800635e:	ee3b aaca 	vsub.f32	s20, s23, s20
 8006362:	ee34 4a67 	vsub.f32	s8, s8, s15
 8006366:	ee76 6acb 	vsub.f32	s13, s13, s22
 800636a:	ee36 6a48 	vsub.f32	s12, s12, s16
 800636e:	ee74 4ae0 	vsub.f32	s9, s9, s1
 8006372:	ed00 7a02 	vstr	s14, [r0, #-8]
 8006376:	ed40 3a01 	vstr	s7, [r0, #-4]
 800637a:	edc1 8a01 	vstr	s17, [r1, #4]
 800637e:	ed81 aa02 	vstr	s20, [r1, #8]
 8006382:	ed59 3a04 	vldr	s7, [r9, #-16]
 8006386:	ee36 7ae9 	vsub.f32	s14, s13, s19
 800638a:	ee74 4ac5 	vsub.f32	s9, s9, s10
 800638e:	ed59 6a03 	vldr	s13, [r9, #-12]
 8006392:	ee34 4a61 	vsub.f32	s8, s8, s3
 8006396:	ee36 6a41 	vsub.f32	s12, s12, s2
 800639a:	ee67 8a63 	vnmul.f32	s17, s14, s7
 800639e:	ee66 9a26 	vmul.f32	s19, s12, s13
 80063a2:	ee24 9a23 	vmul.f32	s18, s8, s7
 80063a6:	ee26 6a23 	vmul.f32	s12, s12, s7
 80063aa:	ee24 4a26 	vmul.f32	s8, s8, s13
 80063ae:	ee27 7a26 	vmul.f32	s14, s14, s13
 80063b2:	ee64 6aa6 	vmul.f32	s13, s9, s13
 80063b6:	ee64 4aa3 	vmul.f32	s9, s9, s7
 80063ba:	ee36 6a44 	vsub.f32	s12, s12, s8
 80063be:	ee37 7a64 	vsub.f32	s14, s14, s9
 80063c2:	ee38 4ae6 	vsub.f32	s8, s17, s13
 80063c6:	ee79 3a29 	vadd.f32	s7, s18, s19
 80063ca:	ee75 6a60 	vsub.f32	s13, s10, s1
 80063ce:	ee75 5ac8 	vsub.f32	s11, s11, s16
 80063d2:	ee77 7a80 	vadd.f32	s15, s15, s0
 80063d6:	ed45 3a02 	vstr	s7, [r5, #-8]
 80063da:	ed05 6a01 	vstr	s12, [r5, #-4]
 80063de:	ed84 7a01 	vstr	s14, [r4, #4]
 80063e2:	ed84 4a02 	vstr	s8, [r4, #8]
 80063e6:	ee35 6a81 	vadd.f32	s12, s11, s2
 80063ea:	ee36 7ac2 	vsub.f32	s14, s13, s4
 80063ee:	ed58 5a06 	vldr	s11, [r8, #-24]	; 0xffffffe8
 80063f2:	ed58 6a05 	vldr	s13, [r8, #-20]	; 0xffffffec
 80063f6:	ee33 3a62 	vsub.f32	s6, s6, s5
 80063fa:	ee77 7ae1 	vsub.f32	s15, s15, s3
 80063fe:	ee67 2a26 	vmul.f32	s5, s14, s13
 8006402:	ee67 4aa6 	vmul.f32	s9, s15, s13
 8006406:	ee26 5a25 	vmul.f32	s10, s12, s11
 800640a:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800640e:	ee26 6a26 	vmul.f32	s12, s12, s13
 8006412:	ee27 7a25 	vmul.f32	s14, s14, s11
 8006416:	ee63 6a26 	vmul.f32	s13, s6, s13
 800641a:	ee23 3a25 	vmul.f32	s6, s6, s11
 800641e:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8006422:	ee75 5a24 	vadd.f32	s11, s10, s9
 8006426:	ee32 3ac3 	vsub.f32	s6, s5, s6
 800642a:	ee36 7a87 	vadd.f32	s14, s13, s14
 800642e:	f1bb 0b01 	subs.w	fp, fp, #1
 8006432:	ed42 5a02 	vstr	s11, [r2, #-8]
 8006436:	ed42 7a01 	vstr	s15, [r2, #-4]
 800643a:	f10e 0e08 	add.w	lr, lr, #8
 800643e:	ed83 3a02 	vstr	s6, [r3, #8]
 8006442:	ed83 7a01 	vstr	s14, [r3, #4]
 8006446:	f1ac 0c08 	sub.w	ip, ip, #8
 800644a:	f10a 0a08 	add.w	sl, sl, #8
 800644e:	f100 0008 	add.w	r0, r0, #8
 8006452:	f1a1 0108 	sub.w	r1, r1, #8
 8006456:	f109 0910 	add.w	r9, r9, #16
 800645a:	f105 0508 	add.w	r5, r5, #8
 800645e:	f1a4 0408 	sub.w	r4, r4, #8
 8006462:	f108 0818 	add.w	r8, r8, #24
 8006466:	f102 0208 	add.w	r2, r2, #8
 800646a:	f1a3 0308 	sub.w	r3, r3, #8
 800646e:	f47f aefc 	bne.w	800626a <arm_cfft_radix8by4_f32+0x12e>
 8006472:	9907      	ldr	r1, [sp, #28]
 8006474:	9800      	ldr	r0, [sp, #0]
 8006476:	00cb      	lsls	r3, r1, #3
 8006478:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800647c:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 8006480:	9100      	str	r1, [sp, #0]
 8006482:	9904      	ldr	r1, [sp, #16]
 8006484:	4419      	add	r1, r3
 8006486:	9104      	str	r1, [sp, #16]
 8006488:	9903      	ldr	r1, [sp, #12]
 800648a:	4419      	add	r1, r3
 800648c:	9103      	str	r1, [sp, #12]
 800648e:	9906      	ldr	r1, [sp, #24]
 8006490:	4419      	add	r1, r3
 8006492:	9106      	str	r1, [sp, #24]
 8006494:	9905      	ldr	r1, [sp, #20]
 8006496:	441f      	add	r7, r3
 8006498:	4419      	add	r1, r3
 800649a:	9b02      	ldr	r3, [sp, #8]
 800649c:	9105      	str	r1, [sp, #20]
 800649e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80064a2:	9302      	str	r3, [sp, #8]
 80064a4:	9904      	ldr	r1, [sp, #16]
 80064a6:	9805      	ldr	r0, [sp, #20]
 80064a8:	ed91 4a00 	vldr	s8, [r1]
 80064ac:	edd0 6a00 	vldr	s13, [r0]
 80064b0:	9b06      	ldr	r3, [sp, #24]
 80064b2:	ed97 3a00 	vldr	s6, [r7]
 80064b6:	edd3 7a00 	vldr	s15, [r3]
 80064ba:	edd0 4a01 	vldr	s9, [r0, #4]
 80064be:	edd1 3a01 	vldr	s7, [r1, #4]
 80064c2:	ed97 2a01 	vldr	s4, [r7, #4]
 80064c6:	ed93 7a01 	vldr	s14, [r3, #4]
 80064ca:	9a03      	ldr	r2, [sp, #12]
 80064cc:	f8bd 4024 	ldrh.w	r4, [sp, #36]	; 0x24
 80064d0:	ee34 6a26 	vadd.f32	s12, s8, s13
 80064d4:	ee73 5aa4 	vadd.f32	s11, s7, s9
 80064d8:	ee37 5a86 	vadd.f32	s10, s15, s12
 80064dc:	ee73 3ae4 	vsub.f32	s7, s7, s9
 80064e0:	ee35 5a03 	vadd.f32	s10, s10, s6
 80064e4:	ee74 6a66 	vsub.f32	s13, s8, s13
 80064e8:	ed81 5a00 	vstr	s10, [r1]
 80064ec:	ed93 5a01 	vldr	s10, [r3, #4]
 80064f0:	edd7 4a01 	vldr	s9, [r7, #4]
 80064f4:	ee35 5a85 	vadd.f32	s10, s11, s10
 80064f8:	ee37 4a26 	vadd.f32	s8, s14, s13
 80064fc:	ee35 5a24 	vadd.f32	s10, s10, s9
 8006500:	ee73 4ae7 	vsub.f32	s9, s7, s15
 8006504:	ed81 5a01 	vstr	s10, [r1, #4]
 8006508:	edd2 1a00 	vldr	s3, [r2]
 800650c:	edd2 2a01 	vldr	s5, [r2, #4]
 8006510:	ee34 5a83 	vadd.f32	s10, s9, s6
 8006514:	ee34 4a42 	vsub.f32	s8, s8, s4
 8006518:	ee36 6a67 	vsub.f32	s12, s12, s15
 800651c:	ee64 4a21 	vmul.f32	s9, s8, s3
 8006520:	ee24 4a22 	vmul.f32	s8, s8, s5
 8006524:	ee65 2a22 	vmul.f32	s5, s10, s5
 8006528:	ee25 5a21 	vmul.f32	s10, s10, s3
 800652c:	ee74 2aa2 	vadd.f32	s5, s9, s5
 8006530:	ee35 5a44 	vsub.f32	s10, s10, s8
 8006534:	edc3 2a00 	vstr	s5, [r3]
 8006538:	ed83 5a01 	vstr	s10, [r3, #4]
 800653c:	ee75 5ac7 	vsub.f32	s11, s11, s14
 8006540:	9b00      	ldr	r3, [sp, #0]
 8006542:	ee36 6a43 	vsub.f32	s12, s12, s6
 8006546:	ed93 4a01 	vldr	s8, [r3, #4]
 800654a:	ed93 5a00 	vldr	s10, [r3]
 800654e:	9b02      	ldr	r3, [sp, #8]
 8006550:	ee75 5ac2 	vsub.f32	s11, s11, s4
 8006554:	ee66 4a05 	vmul.f32	s9, s12, s10
 8006558:	ee25 5a85 	vmul.f32	s10, s11, s10
 800655c:	ee26 6a04 	vmul.f32	s12, s12, s8
 8006560:	ee65 5a84 	vmul.f32	s11, s11, s8
 8006564:	ee35 6a46 	vsub.f32	s12, s10, s12
 8006568:	ee74 5aa5 	vadd.f32	s11, s9, s11
 800656c:	ee77 7aa3 	vadd.f32	s15, s15, s7
 8006570:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8006574:	ed80 6a01 	vstr	s12, [r0, #4]
 8006578:	edc0 5a00 	vstr	s11, [r0]
 800657c:	edd3 5a01 	vldr	s11, [r3, #4]
 8006580:	edd3 6a00 	vldr	s13, [r3]
 8006584:	ee37 7a02 	vadd.f32	s14, s14, s4
 8006588:	ee77 7ac3 	vsub.f32	s15, s15, s6
 800658c:	ee27 6a26 	vmul.f32	s12, s14, s13
 8006590:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8006594:	ee27 7a25 	vmul.f32	s14, s14, s11
 8006598:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800659c:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80065a0:	ee76 7a27 	vadd.f32	s15, s12, s15
 80065a4:	ed87 7a01 	vstr	s14, [r7, #4]
 80065a8:	edc7 7a00 	vstr	s15, [r7]
 80065ac:	e9dd 500a 	ldrd	r5, r0, [sp, #40]	; 0x28
 80065b0:	4621      	mov	r1, r4
 80065b2:	686a      	ldr	r2, [r5, #4]
 80065b4:	2304      	movs	r3, #4
 80065b6:	f000 fabb 	bl	8006b30 <arm_radix8_butterfly_f32>
 80065ba:	4630      	mov	r0, r6
 80065bc:	4621      	mov	r1, r4
 80065be:	686a      	ldr	r2, [r5, #4]
 80065c0:	2304      	movs	r3, #4
 80065c2:	f000 fab5 	bl	8006b30 <arm_radix8_butterfly_f32>
 80065c6:	9808      	ldr	r0, [sp, #32]
 80065c8:	686a      	ldr	r2, [r5, #4]
 80065ca:	4621      	mov	r1, r4
 80065cc:	2304      	movs	r3, #4
 80065ce:	f000 faaf 	bl	8006b30 <arm_radix8_butterfly_f32>
 80065d2:	686a      	ldr	r2, [r5, #4]
 80065d4:	9801      	ldr	r0, [sp, #4]
 80065d6:	4621      	mov	r1, r4
 80065d8:	2304      	movs	r3, #4
 80065da:	b00d      	add	sp, #52	; 0x34
 80065dc:	ecbd 8b0a 	vpop	{d8-d12}
 80065e0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065e4:	f000 baa4 	b.w	8006b30 <arm_radix8_butterfly_f32>

080065e8 <arm_cfft_f32>:
 80065e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80065ec:	2a01      	cmp	r2, #1
 80065ee:	4606      	mov	r6, r0
 80065f0:	4617      	mov	r7, r2
 80065f2:	460c      	mov	r4, r1
 80065f4:	4698      	mov	r8, r3
 80065f6:	8805      	ldrh	r5, [r0, #0]
 80065f8:	d056      	beq.n	80066a8 <arm_cfft_f32+0xc0>
 80065fa:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 80065fe:	d063      	beq.n	80066c8 <arm_cfft_f32+0xe0>
 8006600:	d916      	bls.n	8006630 <arm_cfft_f32+0x48>
 8006602:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8006606:	d01a      	beq.n	800663e <arm_cfft_f32+0x56>
 8006608:	d947      	bls.n	800669a <arm_cfft_f32+0xb2>
 800660a:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 800660e:	d05b      	beq.n	80066c8 <arm_cfft_f32+0xe0>
 8006610:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 8006614:	d105      	bne.n	8006622 <arm_cfft_f32+0x3a>
 8006616:	2301      	movs	r3, #1
 8006618:	6872      	ldr	r2, [r6, #4]
 800661a:	4629      	mov	r1, r5
 800661c:	4620      	mov	r0, r4
 800661e:	f000 fa87 	bl	8006b30 <arm_radix8_butterfly_f32>
 8006622:	f1b8 0f00 	cmp.w	r8, #0
 8006626:	d111      	bne.n	800664c <arm_cfft_f32+0x64>
 8006628:	2f01      	cmp	r7, #1
 800662a:	d016      	beq.n	800665a <arm_cfft_f32+0x72>
 800662c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006630:	2d20      	cmp	r5, #32
 8006632:	d049      	beq.n	80066c8 <arm_cfft_f32+0xe0>
 8006634:	d935      	bls.n	80066a2 <arm_cfft_f32+0xba>
 8006636:	2d40      	cmp	r5, #64	; 0x40
 8006638:	d0ed      	beq.n	8006616 <arm_cfft_f32+0x2e>
 800663a:	2d80      	cmp	r5, #128	; 0x80
 800663c:	d1f1      	bne.n	8006622 <arm_cfft_f32+0x3a>
 800663e:	4621      	mov	r1, r4
 8006640:	4630      	mov	r0, r6
 8006642:	f7ff fcab 	bl	8005f9c <arm_cfft_radix8by2_f32>
 8006646:	f1b8 0f00 	cmp.w	r8, #0
 800664a:	d0ed      	beq.n	8006628 <arm_cfft_f32+0x40>
 800664c:	68b2      	ldr	r2, [r6, #8]
 800664e:	89b1      	ldrh	r1, [r6, #12]
 8006650:	4620      	mov	r0, r4
 8006652:	f000 f841 	bl	80066d8 <arm_bitreversal_32>
 8006656:	2f01      	cmp	r7, #1
 8006658:	d1e8      	bne.n	800662c <arm_cfft_f32+0x44>
 800665a:	ee07 5a90 	vmov	s15, r5
 800665e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006662:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006666:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800666a:	2d00      	cmp	r5, #0
 800666c:	d0de      	beq.n	800662c <arm_cfft_f32+0x44>
 800666e:	f104 0108 	add.w	r1, r4, #8
 8006672:	2300      	movs	r3, #0
 8006674:	3301      	adds	r3, #1
 8006676:	429d      	cmp	r5, r3
 8006678:	f101 0108 	add.w	r1, r1, #8
 800667c:	ed11 7a04 	vldr	s14, [r1, #-16]
 8006680:	ed51 7a03 	vldr	s15, [r1, #-12]
 8006684:	ee27 7a26 	vmul.f32	s14, s14, s13
 8006688:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800668c:	ed01 7a04 	vstr	s14, [r1, #-16]
 8006690:	ed41 7a03 	vstr	s15, [r1, #-12]
 8006694:	d1ee      	bne.n	8006674 <arm_cfft_f32+0x8c>
 8006696:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800669a:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 800669e:	d0ba      	beq.n	8006616 <arm_cfft_f32+0x2e>
 80066a0:	e7bf      	b.n	8006622 <arm_cfft_f32+0x3a>
 80066a2:	2d10      	cmp	r5, #16
 80066a4:	d0cb      	beq.n	800663e <arm_cfft_f32+0x56>
 80066a6:	e7bc      	b.n	8006622 <arm_cfft_f32+0x3a>
 80066a8:	b19d      	cbz	r5, 80066d2 <arm_cfft_f32+0xea>
 80066aa:	f101 030c 	add.w	r3, r1, #12
 80066ae:	2200      	movs	r2, #0
 80066b0:	ed53 7a02 	vldr	s15, [r3, #-8]
 80066b4:	3201      	adds	r2, #1
 80066b6:	eef1 7a67 	vneg.f32	s15, s15
 80066ba:	4295      	cmp	r5, r2
 80066bc:	ed43 7a02 	vstr	s15, [r3, #-8]
 80066c0:	f103 0308 	add.w	r3, r3, #8
 80066c4:	d1f4      	bne.n	80066b0 <arm_cfft_f32+0xc8>
 80066c6:	e798      	b.n	80065fa <arm_cfft_f32+0x12>
 80066c8:	4621      	mov	r1, r4
 80066ca:	4630      	mov	r0, r6
 80066cc:	f7ff fd36 	bl	800613c <arm_cfft_radix8by4_f32>
 80066d0:	e7a7      	b.n	8006622 <arm_cfft_f32+0x3a>
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d0aa      	beq.n	800662c <arm_cfft_f32+0x44>
 80066d6:	e7b9      	b.n	800664c <arm_cfft_f32+0x64>

080066d8 <arm_bitreversal_32>:
 80066d8:	b1e9      	cbz	r1, 8006716 <arm_bitreversal_32+0x3e>
 80066da:	b5f0      	push	{r4, r5, r6, r7, lr}
 80066dc:	2500      	movs	r5, #0
 80066de:	f102 0e02 	add.w	lr, r2, #2
 80066e2:	f83e 4015 	ldrh.w	r4, [lr, r5, lsl #1]
 80066e6:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 80066ea:	08a4      	lsrs	r4, r4, #2
 80066ec:	089b      	lsrs	r3, r3, #2
 80066ee:	f850 6024 	ldr.w	r6, [r0, r4, lsl #2]
 80066f2:	f850 c023 	ldr.w	ip, [r0, r3, lsl #2]
 80066f6:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 80066fa:	00a6      	lsls	r6, r4, #2
 80066fc:	009b      	lsls	r3, r3, #2
 80066fe:	f840 c024 	str.w	ip, [r0, r4, lsl #2]
 8006702:	3304      	adds	r3, #4
 8006704:	1d34      	adds	r4, r6, #4
 8006706:	3502      	adds	r5, #2
 8006708:	58c6      	ldr	r6, [r0, r3]
 800670a:	5907      	ldr	r7, [r0, r4]
 800670c:	50c7      	str	r7, [r0, r3]
 800670e:	428d      	cmp	r5, r1
 8006710:	5106      	str	r6, [r0, r4]
 8006712:	d3e6      	bcc.n	80066e2 <arm_bitreversal_32+0xa>
 8006714:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006716:	4770      	bx	lr

08006718 <arm_cmplx_mag_f32>:
 8006718:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800671c:	ed2d 8b02 	vpush	{d8}
 8006720:	0897      	lsrs	r7, r2, #2
 8006722:	b084      	sub	sp, #16
 8006724:	d077      	beq.n	8006816 <arm_cmplx_mag_f32+0xfe>
 8006726:	f04f 0800 	mov.w	r8, #0
 800672a:	f100 0420 	add.w	r4, r0, #32
 800672e:	f101 0510 	add.w	r5, r1, #16
 8006732:	463e      	mov	r6, r7
 8006734:	ed14 0a08 	vldr	s0, [r4, #-32]	; 0xffffffe0
 8006738:	ed54 7a07 	vldr	s15, [r4, #-28]	; 0xffffffe4
 800673c:	ee20 0a00 	vmul.f32	s0, s0, s0
 8006740:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8006744:	ee30 0a27 	vadd.f32	s0, s0, s15
 8006748:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800674c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006750:	f2c0 80c5 	blt.w	80068de <arm_cmplx_mag_f32+0x1c6>
 8006754:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8006758:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800675c:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8006760:	f100 80cb 	bmi.w	80068fa <arm_cmplx_mag_f32+0x1e2>
 8006764:	ed05 8a04 	vstr	s16, [r5, #-16]
 8006768:	ed14 0a06 	vldr	s0, [r4, #-24]	; 0xffffffe8
 800676c:	ed54 7a05 	vldr	s15, [r4, #-20]	; 0xffffffec
 8006770:	ee20 0a00 	vmul.f32	s0, s0, s0
 8006774:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8006778:	ee30 0a27 	vadd.f32	s0, s0, s15
 800677c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8006780:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006784:	f2c0 80a8 	blt.w	80068d8 <arm_cmplx_mag_f32+0x1c0>
 8006788:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800678c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006790:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8006794:	f100 80a8 	bmi.w	80068e8 <arm_cmplx_mag_f32+0x1d0>
 8006798:	ed05 8a03 	vstr	s16, [r5, #-12]
 800679c:	ed14 0a04 	vldr	s0, [r4, #-16]
 80067a0:	ed54 7a03 	vldr	s15, [r4, #-12]
 80067a4:	ee20 0a00 	vmul.f32	s0, s0, s0
 80067a8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80067ac:	ee30 0a27 	vadd.f32	s0, s0, s15
 80067b0:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80067b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067b8:	f2c0 808b 	blt.w	80068d2 <arm_cmplx_mag_f32+0x1ba>
 80067bc:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80067c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067c4:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80067c8:	f100 80a9 	bmi.w	800691e <arm_cmplx_mag_f32+0x206>
 80067cc:	ed05 8a02 	vstr	s16, [r5, #-8]
 80067d0:	ed14 0a02 	vldr	s0, [r4, #-8]
 80067d4:	ed54 7a01 	vldr	s15, [r4, #-4]
 80067d8:	ee20 0a00 	vmul.f32	s0, s0, s0
 80067dc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80067e0:	ee30 0a27 	vadd.f32	s0, s0, s15
 80067e4:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80067e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067ec:	db6e      	blt.n	80068cc <arm_cmplx_mag_f32+0x1b4>
 80067ee:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80067f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067f6:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80067fa:	f100 8087 	bmi.w	800690c <arm_cmplx_mag_f32+0x1f4>
 80067fe:	ed05 8a01 	vstr	s16, [r5, #-4]
 8006802:	3e01      	subs	r6, #1
 8006804:	f104 0420 	add.w	r4, r4, #32
 8006808:	f105 0510 	add.w	r5, r5, #16
 800680c:	d192      	bne.n	8006734 <arm_cmplx_mag_f32+0x1c>
 800680e:	eb00 1047 	add.w	r0, r0, r7, lsl #5
 8006812:	eb01 1107 	add.w	r1, r1, r7, lsl #4
 8006816:	f012 0203 	ands.w	r2, r2, #3
 800681a:	d052      	beq.n	80068c2 <arm_cmplx_mag_f32+0x1aa>
 800681c:	ed90 0a00 	vldr	s0, [r0]
 8006820:	edd0 7a01 	vldr	s15, [r0, #4]
 8006824:	ee20 0a00 	vmul.f32	s0, s0, s0
 8006828:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800682c:	2300      	movs	r3, #0
 800682e:	ee37 0a80 	vadd.f32	s0, s15, s0
 8006832:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8006836:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800683a:	bfb8      	it	lt
 800683c:	600b      	strlt	r3, [r1, #0]
 800683e:	db08      	blt.n	8006852 <arm_cmplx_mag_f32+0x13a>
 8006840:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8006844:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006848:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800684c:	d479      	bmi.n	8006942 <arm_cmplx_mag_f32+0x22a>
 800684e:	ed81 8a00 	vstr	s16, [r1]
 8006852:	3a01      	subs	r2, #1
 8006854:	d035      	beq.n	80068c2 <arm_cmplx_mag_f32+0x1aa>
 8006856:	ed90 0a02 	vldr	s0, [r0, #8]
 800685a:	edd0 7a03 	vldr	s15, [r0, #12]
 800685e:	ee20 0a00 	vmul.f32	s0, s0, s0
 8006862:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8006866:	2300      	movs	r3, #0
 8006868:	ee37 0a80 	vadd.f32	s0, s15, s0
 800686c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8006870:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006874:	bfb8      	it	lt
 8006876:	604b      	strlt	r3, [r1, #4]
 8006878:	db08      	blt.n	800688c <arm_cmplx_mag_f32+0x174>
 800687a:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800687e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006882:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8006886:	d453      	bmi.n	8006930 <arm_cmplx_mag_f32+0x218>
 8006888:	ed81 8a01 	vstr	s16, [r1, #4]
 800688c:	2a01      	cmp	r2, #1
 800688e:	d018      	beq.n	80068c2 <arm_cmplx_mag_f32+0x1aa>
 8006890:	ed90 0a04 	vldr	s0, [r0, #16]
 8006894:	edd0 7a05 	vldr	s15, [r0, #20]
 8006898:	ee20 0a00 	vmul.f32	s0, s0, s0
 800689c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80068a0:	2300      	movs	r3, #0
 80068a2:	ee30 0a27 	vadd.f32	s0, s0, s15
 80068a6:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80068aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80068ae:	db19      	blt.n	80068e4 <arm_cmplx_mag_f32+0x1cc>
 80068b0:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80068b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80068b8:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80068bc:	d44a      	bmi.n	8006954 <arm_cmplx_mag_f32+0x23c>
 80068be:	ed81 8a02 	vstr	s16, [r1, #8]
 80068c2:	b004      	add	sp, #16
 80068c4:	ecbd 8b02 	vpop	{d8}
 80068c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80068cc:	f845 8c04 	str.w	r8, [r5, #-4]
 80068d0:	e797      	b.n	8006802 <arm_cmplx_mag_f32+0xea>
 80068d2:	f845 8c08 	str.w	r8, [r5, #-8]
 80068d6:	e77b      	b.n	80067d0 <arm_cmplx_mag_f32+0xb8>
 80068d8:	f845 8c0c 	str.w	r8, [r5, #-12]
 80068dc:	e75e      	b.n	800679c <arm_cmplx_mag_f32+0x84>
 80068de:	f845 8c10 	str.w	r8, [r5, #-16]
 80068e2:	e741      	b.n	8006768 <arm_cmplx_mag_f32+0x50>
 80068e4:	608b      	str	r3, [r1, #8]
 80068e6:	e7ec      	b.n	80068c2 <arm_cmplx_mag_f32+0x1aa>
 80068e8:	e9cd 1202 	strd	r1, r2, [sp, #8]
 80068ec:	9001      	str	r0, [sp, #4]
 80068ee:	f003 f925 	bl	8009b3c <sqrtf>
 80068f2:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 80068f6:	9801      	ldr	r0, [sp, #4]
 80068f8:	e74e      	b.n	8006798 <arm_cmplx_mag_f32+0x80>
 80068fa:	e9cd 1202 	strd	r1, r2, [sp, #8]
 80068fe:	9001      	str	r0, [sp, #4]
 8006900:	f003 f91c 	bl	8009b3c <sqrtf>
 8006904:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8006908:	9801      	ldr	r0, [sp, #4]
 800690a:	e72b      	b.n	8006764 <arm_cmplx_mag_f32+0x4c>
 800690c:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8006910:	9001      	str	r0, [sp, #4]
 8006912:	f003 f913 	bl	8009b3c <sqrtf>
 8006916:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800691a:	9801      	ldr	r0, [sp, #4]
 800691c:	e76f      	b.n	80067fe <arm_cmplx_mag_f32+0xe6>
 800691e:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8006922:	9001      	str	r0, [sp, #4]
 8006924:	f003 f90a 	bl	8009b3c <sqrtf>
 8006928:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800692c:	9801      	ldr	r0, [sp, #4]
 800692e:	e74d      	b.n	80067cc <arm_cmplx_mag_f32+0xb4>
 8006930:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006934:	9201      	str	r2, [sp, #4]
 8006936:	f003 f901 	bl	8009b3c <sqrtf>
 800693a:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 800693e:	9903      	ldr	r1, [sp, #12]
 8006940:	e7a2      	b.n	8006888 <arm_cmplx_mag_f32+0x170>
 8006942:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006946:	9201      	str	r2, [sp, #4]
 8006948:	f003 f8f8 	bl	8009b3c <sqrtf>
 800694c:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 8006950:	9903      	ldr	r1, [sp, #12]
 8006952:	e77c      	b.n	800684e <arm_cmplx_mag_f32+0x136>
 8006954:	9101      	str	r1, [sp, #4]
 8006956:	f003 f8f1 	bl	8009b3c <sqrtf>
 800695a:	9901      	ldr	r1, [sp, #4]
 800695c:	e7af      	b.n	80068be <arm_cmplx_mag_f32+0x1a6>
 800695e:	bf00      	nop

08006960 <arm_cos_f32>:
 8006960:	eddf 7a21 	vldr	s15, [pc, #132]	; 80069e8 <arm_cos_f32+0x88>
 8006964:	ee20 0a27 	vmul.f32	s0, s0, s15
 8006968:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 800696c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8006970:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8006974:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006978:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800697c:	d504      	bpl.n	8006988 <arm_cos_f32+0x28>
 800697e:	ee17 3a90 	vmov	r3, s15
 8006982:	3b01      	subs	r3, #1
 8006984:	ee07 3a90 	vmov	s15, r3
 8006988:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800698c:	ed9f 7a17 	vldr	s14, [pc, #92]	; 80069ec <arm_cos_f32+0x8c>
 8006990:	ee30 0a67 	vsub.f32	s0, s0, s15
 8006994:	ee20 0a07 	vmul.f32	s0, s0, s14
 8006998:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 800699c:	ee17 3a90 	vmov	r3, s15
 80069a0:	b29b      	uxth	r3, r3
 80069a2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80069a6:	d21a      	bcs.n	80069de <arm_cos_f32+0x7e>
 80069a8:	ee07 3a90 	vmov	s15, r3
 80069ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80069b0:	1c59      	adds	r1, r3, #1
 80069b2:	ee30 0a67 	vsub.f32	s0, s0, s15
 80069b6:	4a0e      	ldr	r2, [pc, #56]	; (80069f0 <arm_cos_f32+0x90>)
 80069b8:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80069bc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80069c0:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 80069c4:	ed93 7a00 	vldr	s14, [r3]
 80069c8:	edd2 6a00 	vldr	s13, [r2]
 80069cc:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80069d0:	ee20 0a26 	vmul.f32	s0, s0, s13
 80069d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80069d8:	ee37 0a80 	vadd.f32	s0, s15, s0
 80069dc:	4770      	bx	lr
 80069de:	ee30 0a47 	vsub.f32	s0, s0, s14
 80069e2:	2101      	movs	r1, #1
 80069e4:	2300      	movs	r3, #0
 80069e6:	e7e6      	b.n	80069b6 <arm_cos_f32+0x56>
 80069e8:	3e22f983 	.word	0x3e22f983
 80069ec:	44000000 	.word	0x44000000
 80069f0:	0800d3e4 	.word	0x0800d3e4

080069f4 <arm_scale_f32>:
 80069f4:	b470      	push	{r4, r5, r6}
 80069f6:	0896      	lsrs	r6, r2, #2
 80069f8:	d025      	beq.n	8006a46 <arm_scale_f32+0x52>
 80069fa:	f100 0410 	add.w	r4, r0, #16
 80069fe:	f101 0310 	add.w	r3, r1, #16
 8006a02:	4635      	mov	r5, r6
 8006a04:	ed54 7a04 	vldr	s15, [r4, #-16]
 8006a08:	ee67 7a80 	vmul.f32	s15, s15, s0
 8006a0c:	3d01      	subs	r5, #1
 8006a0e:	ed43 7a04 	vstr	s15, [r3, #-16]
 8006a12:	ed54 7a03 	vldr	s15, [r4, #-12]
 8006a16:	ee67 7a80 	vmul.f32	s15, s15, s0
 8006a1a:	f104 0410 	add.w	r4, r4, #16
 8006a1e:	ed43 7a03 	vstr	s15, [r3, #-12]
 8006a22:	ed54 7a06 	vldr	s15, [r4, #-24]	; 0xffffffe8
 8006a26:	ee67 7a80 	vmul.f32	s15, s15, s0
 8006a2a:	f103 0310 	add.w	r3, r3, #16
 8006a2e:	ed43 7a06 	vstr	s15, [r3, #-24]	; 0xffffffe8
 8006a32:	ed54 7a05 	vldr	s15, [r4, #-20]	; 0xffffffec
 8006a36:	ee67 7a80 	vmul.f32	s15, s15, s0
 8006a3a:	ed43 7a05 	vstr	s15, [r3, #-20]	; 0xffffffec
 8006a3e:	d1e1      	bne.n	8006a04 <arm_scale_f32+0x10>
 8006a40:	0136      	lsls	r6, r6, #4
 8006a42:	4430      	add	r0, r6
 8006a44:	4431      	add	r1, r6
 8006a46:	f012 0203 	ands.w	r2, r2, #3
 8006a4a:	d015      	beq.n	8006a78 <arm_scale_f32+0x84>
 8006a4c:	edd0 7a00 	vldr	s15, [r0]
 8006a50:	ee67 7a80 	vmul.f32	s15, s15, s0
 8006a54:	3a01      	subs	r2, #1
 8006a56:	edc1 7a00 	vstr	s15, [r1]
 8006a5a:	d00d      	beq.n	8006a78 <arm_scale_f32+0x84>
 8006a5c:	edd0 7a01 	vldr	s15, [r0, #4]
 8006a60:	ee67 7a80 	vmul.f32	s15, s15, s0
 8006a64:	2a01      	cmp	r2, #1
 8006a66:	edc1 7a01 	vstr	s15, [r1, #4]
 8006a6a:	d005      	beq.n	8006a78 <arm_scale_f32+0x84>
 8006a6c:	edd0 7a02 	vldr	s15, [r0, #8]
 8006a70:	ee27 0a80 	vmul.f32	s0, s15, s0
 8006a74:	ed81 0a02 	vstr	s0, [r1, #8]
 8006a78:	bc70      	pop	{r4, r5, r6}
 8006a7a:	4770      	bx	lr

08006a7c <arm_mult_f32>:
 8006a7c:	ea5f 0c93 	movs.w	ip, r3, lsr #2
 8006a80:	b4f0      	push	{r4, r5, r6, r7}
 8006a82:	d033      	beq.n	8006aec <arm_mult_f32+0x70>
 8006a84:	f100 0610 	add.w	r6, r0, #16
 8006a88:	f101 0510 	add.w	r5, r1, #16
 8006a8c:	f102 0410 	add.w	r4, r2, #16
 8006a90:	4667      	mov	r7, ip
 8006a92:	ed15 7a04 	vldr	s14, [r5, #-16]
 8006a96:	ed56 7a04 	vldr	s15, [r6, #-16]
 8006a9a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006a9e:	3f01      	subs	r7, #1
 8006aa0:	ed44 7a04 	vstr	s15, [r4, #-16]
 8006aa4:	ed15 7a03 	vldr	s14, [r5, #-12]
 8006aa8:	ed56 7a03 	vldr	s15, [r6, #-12]
 8006aac:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006ab0:	f106 0610 	add.w	r6, r6, #16
 8006ab4:	ed44 7a03 	vstr	s15, [r4, #-12]
 8006ab8:	ed15 7a02 	vldr	s14, [r5, #-8]
 8006abc:	ed56 7a06 	vldr	s15, [r6, #-24]	; 0xffffffe8
 8006ac0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006ac4:	f105 0510 	add.w	r5, r5, #16
 8006ac8:	ed44 7a02 	vstr	s15, [r4, #-8]
 8006acc:	ed56 7a05 	vldr	s15, [r6, #-20]	; 0xffffffec
 8006ad0:	ed15 7a05 	vldr	s14, [r5, #-20]	; 0xffffffec
 8006ad4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006ad8:	f104 0410 	add.w	r4, r4, #16
 8006adc:	ed44 7a05 	vstr	s15, [r4, #-20]	; 0xffffffec
 8006ae0:	d1d7      	bne.n	8006a92 <arm_mult_f32+0x16>
 8006ae2:	ea4f 140c 	mov.w	r4, ip, lsl #4
 8006ae6:	4420      	add	r0, r4
 8006ae8:	4421      	add	r1, r4
 8006aea:	4422      	add	r2, r4
 8006aec:	f013 0303 	ands.w	r3, r3, #3
 8006af0:	d01b      	beq.n	8006b2a <arm_mult_f32+0xae>
 8006af2:	edd1 7a00 	vldr	s15, [r1]
 8006af6:	ed90 7a00 	vldr	s14, [r0]
 8006afa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006afe:	3b01      	subs	r3, #1
 8006b00:	edc2 7a00 	vstr	s15, [r2]
 8006b04:	d011      	beq.n	8006b2a <arm_mult_f32+0xae>
 8006b06:	edd0 7a01 	vldr	s15, [r0, #4]
 8006b0a:	ed91 7a01 	vldr	s14, [r1, #4]
 8006b0e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006b12:	2b01      	cmp	r3, #1
 8006b14:	edc2 7a01 	vstr	s15, [r2, #4]
 8006b18:	d007      	beq.n	8006b2a <arm_mult_f32+0xae>
 8006b1a:	edd0 7a02 	vldr	s15, [r0, #8]
 8006b1e:	ed91 7a02 	vldr	s14, [r1, #8]
 8006b22:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006b26:	edc2 7a02 	vstr	s15, [r2, #8]
 8006b2a:	bcf0      	pop	{r4, r5, r6, r7}
 8006b2c:	4770      	bx	lr
 8006b2e:	bf00      	nop

08006b30 <arm_radix8_butterfly_f32>:
 8006b30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b34:	ed2d 8b10 	vpush	{d8-d15}
 8006b38:	b095      	sub	sp, #84	; 0x54
 8006b3a:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
 8006b3e:	4603      	mov	r3, r0
 8006b40:	3304      	adds	r3, #4
 8006b42:	ed9f bab9 	vldr	s22, [pc, #740]	; 8006e28 <arm_radix8_butterfly_f32+0x2f8>
 8006b46:	9012      	str	r0, [sp, #72]	; 0x48
 8006b48:	468b      	mov	fp, r1
 8006b4a:	9313      	str	r3, [sp, #76]	; 0x4c
 8006b4c:	4689      	mov	r9, r1
 8006b4e:	ea4f 06db 	mov.w	r6, fp, lsr #3
 8006b52:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006b54:	960f      	str	r6, [sp, #60]	; 0x3c
 8006b56:	ea4f 1846 	mov.w	r8, r6, lsl #5
 8006b5a:	ea4f 0ec6 	mov.w	lr, r6, lsl #3
 8006b5e:	eb03 0508 	add.w	r5, r3, r8
 8006b62:	ea4f 0a86 	mov.w	sl, r6, lsl #2
 8006b66:	eb05 040e 	add.w	r4, r5, lr
 8006b6a:	0137      	lsls	r7, r6, #4
 8006b6c:	eba6 030a 	sub.w	r3, r6, sl
 8006b70:	eb04 000e 	add.w	r0, r4, lr
 8006b74:	44b2      	add	sl, r6
 8006b76:	1d3a      	adds	r2, r7, #4
 8006b78:	9702      	str	r7, [sp, #8]
 8006b7a:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 8006b7e:	ea4f 07ca 	mov.w	r7, sl, lsl #3
 8006b82:	ebae 0c06 	sub.w	ip, lr, r6
 8006b86:	9703      	str	r7, [sp, #12]
 8006b88:	eb03 0708 	add.w	r7, r3, r8
 8006b8c:	9701      	str	r7, [sp, #4]
 8006b8e:	ea4f 07cc 	mov.w	r7, ip, lsl #3
 8006b92:	9706      	str	r7, [sp, #24]
 8006b94:	9f12      	ldr	r7, [sp, #72]	; 0x48
 8006b96:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 8006b9a:	f10e 0104 	add.w	r1, lr, #4
 8006b9e:	4439      	add	r1, r7
 8006ba0:	443a      	add	r2, r7
 8006ba2:	0137      	lsls	r7, r6, #4
 8006ba4:	00f6      	lsls	r6, r6, #3
 8006ba6:	9704      	str	r7, [sp, #16]
 8006ba8:	9605      	str	r6, [sp, #20]
 8006baa:	9f01      	ldr	r7, [sp, #4]
 8006bac:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 8006bae:	ea4f 0acb 	mov.w	sl, fp, lsl #3
 8006bb2:	f04f 0c00 	mov.w	ip, #0
 8006bb6:	edd4 6a00 	vldr	s13, [r4]
 8006bba:	edd7 1a00 	vldr	s3, [r7]
 8006bbe:	ed16 aa01 	vldr	s20, [r6, #-4]
 8006bc2:	edd5 5a00 	vldr	s11, [r5]
 8006bc6:	ed52 9a01 	vldr	s19, [r2, #-4]
 8006bca:	ed90 6a00 	vldr	s12, [r0]
 8006bce:	ed51 7a01 	vldr	s15, [r1, #-4]
 8006bd2:	ed93 3a00 	vldr	s6, [r3]
 8006bd6:	ee39 0a86 	vadd.f32	s0, s19, s12
 8006bda:	ee33 2a21 	vadd.f32	s4, s6, s3
 8006bde:	ee37 5aa6 	vadd.f32	s10, s15, s13
 8006be2:	ee7a 4a25 	vadd.f32	s9, s20, s11
 8006be6:	ee35 7a02 	vadd.f32	s14, s10, s4
 8006bea:	ee34 4a80 	vadd.f32	s8, s9, s0
 8006bee:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006bf2:	ee74 6a07 	vadd.f32	s13, s8, s14
 8006bf6:	ee34 4a47 	vsub.f32	s8, s8, s14
 8006bfa:	ed46 6a01 	vstr	s13, [r6, #-4]
 8006bfe:	ed85 4a00 	vstr	s8, [r5]
 8006c02:	edd1 6a00 	vldr	s13, [r1]
 8006c06:	ed94 9a01 	vldr	s18, [r4, #4]
 8006c0a:	edd3 2a01 	vldr	s5, [r3, #4]
 8006c0e:	edd7 8a01 	vldr	s17, [r7, #4]
 8006c12:	edd6 0a00 	vldr	s1, [r6]
 8006c16:	edd5 3a01 	vldr	s7, [r5, #4]
 8006c1a:	ed90 8a01 	vldr	s16, [r0, #4]
 8006c1e:	ed92 7a00 	vldr	s14, [r2]
 8006c22:	ee33 3a61 	vsub.f32	s6, s6, s3
 8006c26:	ee36 4ac9 	vsub.f32	s8, s13, s18
 8006c2a:	ee72 aae8 	vsub.f32	s21, s5, s17
 8006c2e:	ee77 1ac3 	vsub.f32	s3, s15, s6
 8006c32:	ee34 1a2a 	vadd.f32	s2, s8, s21
 8006c36:	ee77 7a83 	vadd.f32	s15, s15, s6
 8006c3a:	ee34 4a6a 	vsub.f32	s8, s8, s21
 8006c3e:	ee30 3aa3 	vadd.f32	s6, s1, s7
 8006c42:	ee39 6ac6 	vsub.f32	s12, s19, s12
 8006c46:	ee70 3ae3 	vsub.f32	s7, s1, s7
 8006c4a:	ee72 2aa8 	vadd.f32	s5, s5, s17
 8006c4e:	ee77 0a08 	vadd.f32	s1, s14, s16
 8006c52:	ee21 1a0b 	vmul.f32	s2, s2, s22
 8006c56:	ee37 7a48 	vsub.f32	s14, s14, s16
 8006c5a:	ee61 1a8b 	vmul.f32	s3, s3, s22
 8006c5e:	ee7a 5a65 	vsub.f32	s11, s20, s11
 8006c62:	ee76 6a89 	vadd.f32	s13, s13, s18
 8006c66:	ee24 4a0b 	vmul.f32	s8, s8, s22
 8006c6a:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8006c6e:	ee74 4ac0 	vsub.f32	s9, s9, s0
 8006c72:	ee35 5a42 	vsub.f32	s10, s10, s4
 8006c76:	ee36 0aa2 	vadd.f32	s0, s13, s5
 8006c7a:	ee33 2a20 	vadd.f32	s4, s6, s1
 8006c7e:	ee76 6ae2 	vsub.f32	s13, s13, s5
 8006c82:	ee33 3a60 	vsub.f32	s6, s6, s1
 8006c86:	ee75 2aa1 	vadd.f32	s5, s11, s3
 8006c8a:	ee77 0a01 	vadd.f32	s1, s14, s2
 8006c8e:	ee75 5ae1 	vsub.f32	s11, s11, s3
 8006c92:	ee37 7a41 	vsub.f32	s14, s14, s2
 8006c96:	ee73 1a84 	vadd.f32	s3, s7, s8
 8006c9a:	ee33 4ac4 	vsub.f32	s8, s7, s8
 8006c9e:	ee76 3a27 	vadd.f32	s7, s12, s15
 8006ca2:	ee76 7a67 	vsub.f32	s15, s12, s15
 8006ca6:	ee32 8a00 	vadd.f32	s16, s4, s0
 8006caa:	ee33 1a45 	vsub.f32	s2, s6, s10
 8006cae:	ee32 2a40 	vsub.f32	s4, s4, s0
 8006cb2:	ee35 5a03 	vadd.f32	s10, s10, s6
 8006cb6:	ee34 0aa6 	vadd.f32	s0, s9, s13
 8006cba:	ee32 3aa0 	vadd.f32	s6, s5, s1
 8006cbe:	ee74 6ae6 	vsub.f32	s13, s9, s13
 8006cc2:	ee34 6a67 	vsub.f32	s12, s8, s15
 8006cc6:	ee75 4a87 	vadd.f32	s9, s11, s14
 8006cca:	ee72 2ae0 	vsub.f32	s5, s5, s1
 8006cce:	ee35 7ac7 	vsub.f32	s14, s11, s14
 8006cd2:	ee77 7a84 	vadd.f32	s15, s15, s8
 8006cd6:	ee71 5ae3 	vsub.f32	s11, s3, s7
 8006cda:	44dc      	add	ip, fp
 8006cdc:	ee73 3aa1 	vadd.f32	s7, s7, s3
 8006ce0:	45e1      	cmp	r9, ip
 8006ce2:	ed86 8a00 	vstr	s16, [r6]
 8006ce6:	ed85 2a01 	vstr	s4, [r5, #4]
 8006cea:	4456      	add	r6, sl
 8006cec:	ed02 0a01 	vstr	s0, [r2, #-4]
 8006cf0:	4455      	add	r5, sl
 8006cf2:	edc0 6a00 	vstr	s13, [r0]
 8006cf6:	ed82 1a00 	vstr	s2, [r2]
 8006cfa:	ed80 5a01 	vstr	s10, [r0, #4]
 8006cfe:	4452      	add	r2, sl
 8006d00:	ed01 3a01 	vstr	s6, [r1, #-4]
 8006d04:	4450      	add	r0, sl
 8006d06:	edc7 2a00 	vstr	s5, [r7]
 8006d0a:	edc4 4a00 	vstr	s9, [r4]
 8006d0e:	ed83 7a00 	vstr	s14, [r3]
 8006d12:	edc1 5a00 	vstr	s11, [r1]
 8006d16:	edc7 3a01 	vstr	s7, [r7, #4]
 8006d1a:	4451      	add	r1, sl
 8006d1c:	ed84 6a01 	vstr	s12, [r4, #4]
 8006d20:	4457      	add	r7, sl
 8006d22:	edc3 7a01 	vstr	s15, [r3, #4]
 8006d26:	4454      	add	r4, sl
 8006d28:	4453      	add	r3, sl
 8006d2a:	f63f af44 	bhi.w	8006bb6 <arm_radix8_butterfly_f32+0x86>
 8006d2e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006d30:	2b07      	cmp	r3, #7
 8006d32:	f240 81b7 	bls.w	80070a4 <arm_radix8_butterfly_f32+0x574>
 8006d36:	9b06      	ldr	r3, [sp, #24]
 8006d38:	9903      	ldr	r1, [sp, #12]
 8006d3a:	9812      	ldr	r0, [sp, #72]	; 0x48
 8006d3c:	9e05      	ldr	r6, [sp, #20]
 8006d3e:	9a04      	ldr	r2, [sp, #16]
 8006d40:	f103 0c08 	add.w	ip, r3, #8
 8006d44:	9b02      	ldr	r3, [sp, #8]
 8006d46:	3108      	adds	r1, #8
 8006d48:	f108 0808 	add.w	r8, r8, #8
 8006d4c:	1841      	adds	r1, r0, r1
 8006d4e:	3608      	adds	r6, #8
 8006d50:	330c      	adds	r3, #12
 8006d52:	4604      	mov	r4, r0
 8006d54:	4444      	add	r4, r8
 8006d56:	18c3      	adds	r3, r0, r3
 8006d58:	9109      	str	r1, [sp, #36]	; 0x24
 8006d5a:	1981      	adds	r1, r0, r6
 8006d5c:	f10e 0e08 	add.w	lr, lr, #8
 8006d60:	3208      	adds	r2, #8
 8006d62:	940b      	str	r4, [sp, #44]	; 0x2c
 8006d64:	9107      	str	r1, [sp, #28]
 8006d66:	4604      	mov	r4, r0
 8006d68:	4601      	mov	r1, r0
 8006d6a:	9304      	str	r3, [sp, #16]
 8006d6c:	f100 030c 	add.w	r3, r0, #12
 8006d70:	4474      	add	r4, lr
 8006d72:	f04f 0801 	mov.w	r8, #1
 8006d76:	1882      	adds	r2, r0, r2
 8006d78:	4461      	add	r1, ip
 8006d7a:	9305      	str	r3, [sp, #20]
 8006d7c:	464b      	mov	r3, r9
 8006d7e:	940a      	str	r4, [sp, #40]	; 0x28
 8006d80:	46c1      	mov	r9, r8
 8006d82:	9208      	str	r2, [sp, #32]
 8006d84:	46d8      	mov	r8, fp
 8006d86:	9106      	str	r1, [sp, #24]
 8006d88:	f04f 0e00 	mov.w	lr, #0
 8006d8c:	469b      	mov	fp, r3
 8006d8e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006d90:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006d92:	449e      	add	lr, r3
 8006d94:	ea4f 03ce 	mov.w	r3, lr, lsl #3
 8006d98:	441a      	add	r2, r3
 8006d9a:	920e      	str	r2, [sp, #56]	; 0x38
 8006d9c:	441a      	add	r2, r3
 8006d9e:	18d4      	adds	r4, r2, r3
 8006da0:	18e5      	adds	r5, r4, r3
 8006da2:	18ee      	adds	r6, r5, r3
 8006da4:	18f7      	adds	r7, r6, r3
 8006da6:	eb07 0c03 	add.w	ip, r7, r3
 8006daa:	920d      	str	r2, [sp, #52]	; 0x34
 8006dac:	ebae 028e 	sub.w	r2, lr, lr, lsl #2
 8006db0:	eb0c 1102 	add.w	r1, ip, r2, lsl #4
 8006db4:	910c      	str	r1, [sp, #48]	; 0x30
 8006db6:	4419      	add	r1, r3
 8006db8:	9103      	str	r1, [sp, #12]
 8006dba:	4419      	add	r1, r3
 8006dbc:	18ca      	adds	r2, r1, r3
 8006dbe:	9202      	str	r2, [sp, #8]
 8006dc0:	441a      	add	r2, r3
 8006dc2:	18d0      	adds	r0, r2, r3
 8006dc4:	ed92 ea01 	vldr	s28, [r2, #4]
 8006dc8:	9a02      	ldr	r2, [sp, #8]
 8006dca:	edd4 7a00 	vldr	s15, [r4]
 8006dce:	edd2 da01 	vldr	s27, [r2, #4]
 8006dd2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006dd4:	ed91 da01 	vldr	s26, [r1, #4]
 8006dd8:	ed92 ca01 	vldr	s24, [r2, #4]
 8006ddc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006dde:	9903      	ldr	r1, [sp, #12]
 8006de0:	edcd 7a03 	vstr	s15, [sp, #12]
 8006de4:	edd2 7a00 	vldr	s15, [r2]
 8006de8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006dea:	edcd 7a02 	vstr	s15, [sp, #8]
 8006dee:	edd2 7a00 	vldr	s15, [r2]
 8006df2:	edd0 ea01 	vldr	s29, [r0, #4]
 8006df6:	edd1 ca01 	vldr	s25, [r1, #4]
 8006dfa:	eddc ba00 	vldr	s23, [ip]
 8006dfe:	edd7 aa00 	vldr	s21, [r7]
 8006e02:	ed96 aa00 	vldr	s20, [r6]
 8006e06:	edd5 9a00 	vldr	s19, [r5]
 8006e0a:	edcd 7a01 	vstr	s15, [sp, #4]
 8006e0e:	4403      	add	r3, r0
 8006e10:	ed93 fa01 	vldr	s30, [r3, #4]
 8006e14:	e9dd 7604 	ldrd	r7, r6, [sp, #16]
 8006e18:	e9dd 5406 	ldrd	r5, r4, [sp, #24]
 8006e1c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006e20:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006e24:	46cc      	mov	ip, r9
 8006e26:	e001      	b.n	8006e2c <arm_radix8_butterfly_f32+0x2fc>
 8006e28:	3f3504f3 	.word	0x3f3504f3
 8006e2c:	ed91 6a00 	vldr	s12, [r1]
 8006e30:	ed93 5a00 	vldr	s10, [r3]
 8006e34:	edd0 fa00 	vldr	s31, [r0]
 8006e38:	edd4 7a00 	vldr	s15, [r4]
 8006e3c:	ed95 7a00 	vldr	s14, [r5]
 8006e40:	ed56 3a01 	vldr	s7, [r6, #-4]
 8006e44:	ed17 3a01 	vldr	s6, [r7, #-4]
 8006e48:	ed92 2a00 	vldr	s4, [r2]
 8006e4c:	ed96 0a00 	vldr	s0, [r6]
 8006e50:	ee33 8a85 	vadd.f32	s16, s7, s10
 8006e54:	ee32 1a06 	vadd.f32	s2, s4, s12
 8006e58:	ee33 4a2f 	vadd.f32	s8, s6, s31
 8006e5c:	ee77 4a87 	vadd.f32	s9, s15, s14
 8006e60:	ee78 1a04 	vadd.f32	s3, s16, s8
 8006e64:	ee71 6a24 	vadd.f32	s13, s2, s9
 8006e68:	ee32 2a46 	vsub.f32	s4, s4, s12
 8006e6c:	ee31 6aa6 	vadd.f32	s12, s3, s13
 8006e70:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006e74:	ed06 6a01 	vstr	s12, [r6, #-4]
 8006e78:	edd4 8a01 	vldr	s17, [r4, #4]
 8006e7c:	ed92 9a01 	vldr	s18, [r2, #4]
 8006e80:	edd7 0a00 	vldr	s1, [r7]
 8006e84:	edd1 2a01 	vldr	s5, [r1, #4]
 8006e88:	ed95 7a01 	vldr	s14, [r5, #4]
 8006e8c:	ed93 6a01 	vldr	s12, [r3, #4]
 8006e90:	edd0 5a01 	vldr	s11, [r0, #4]
 8006e94:	ee73 3ac5 	vsub.f32	s7, s7, s10
 8006e98:	ee33 3a6f 	vsub.f32	s6, s6, s31
 8006e9c:	ee39 5a62 	vsub.f32	s10, s18, s5
 8006ea0:	ee78 fac7 	vsub.f32	s31, s17, s14
 8006ea4:	ee38 4a44 	vsub.f32	s8, s16, s8
 8006ea8:	ee38 7a87 	vadd.f32	s14, s17, s14
 8006eac:	ee30 8aa5 	vadd.f32	s16, s1, s11
 8006eb0:	ee79 2a22 	vadd.f32	s5, s18, s5
 8006eb4:	ee32 9a27 	vadd.f32	s18, s4, s15
 8006eb8:	ee72 7a67 	vsub.f32	s15, s4, s15
 8006ebc:	ee30 2a06 	vadd.f32	s4, s0, s12
 8006ec0:	ee75 8a6f 	vsub.f32	s17, s10, s31
 8006ec4:	ee71 4a64 	vsub.f32	s9, s2, s9
 8006ec8:	ee35 5a2f 	vadd.f32	s10, s10, s31
 8006ecc:	ee32 1a08 	vadd.f32	s2, s4, s16
 8006ed0:	ee72 fa87 	vadd.f32	s31, s5, s14
 8006ed4:	ee32 2a48 	vsub.f32	s4, s4, s16
 8006ed8:	ee68 8a8b 	vmul.f32	s17, s17, s22
 8006edc:	ee25 5a0b 	vmul.f32	s10, s10, s22
 8006ee0:	ee70 5ae5 	vsub.f32	s11, s1, s11
 8006ee4:	ee72 2ac7 	vsub.f32	s5, s5, s14
 8006ee8:	ee71 6ae6 	vsub.f32	s13, s3, s13
 8006eec:	ee29 9a0b 	vmul.f32	s18, s18, s22
 8006ef0:	ee71 1a6f 	vsub.f32	s3, s2, s31
 8006ef4:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8006ef8:	ee30 6a46 	vsub.f32	s12, s0, s12
 8006efc:	ee74 0a22 	vadd.f32	s1, s8, s5
 8006f00:	ee36 0a28 	vadd.f32	s0, s12, s17
 8006f04:	ee74 2a62 	vsub.f32	s5, s8, s5
 8006f08:	ee36 6a68 	vsub.f32	s12, s12, s17
 8006f0c:	ee32 4a64 	vsub.f32	s8, s4, s9
 8006f10:	ee73 8a09 	vadd.f32	s17, s6, s18
 8006f14:	ee74 4a82 	vadd.f32	s9, s9, s4
 8006f18:	ee33 9a49 	vsub.f32	s18, s6, s18
 8006f1c:	ee2d 2aa1 	vmul.f32	s4, s27, s3
 8006f20:	ee35 3a85 	vadd.f32	s6, s11, s10
 8006f24:	ee75 5ac5 	vsub.f32	s11, s11, s10
 8006f28:	ee33 5aa7 	vadd.f32	s10, s7, s15
 8006f2c:	ee73 7ae7 	vsub.f32	s15, s7, s15
 8006f30:	ee69 3aa6 	vmul.f32	s7, s19, s13
 8006f34:	ee30 7a68 	vsub.f32	s14, s0, s17
 8006f38:	ee35 8a03 	vadd.f32	s16, s10, s6
 8006f3c:	ee38 0a80 	vadd.f32	s0, s17, s0
 8006f40:	ee73 3a82 	vadd.f32	s7, s7, s4
 8006f44:	ee69 8aa1 	vmul.f32	s17, s19, s3
 8006f48:	ed9d 2a01 	vldr	s4, [sp, #4]
 8006f4c:	eddd 1a02 	vldr	s3, [sp, #8]
 8006f50:	ee35 5a43 	vsub.f32	s10, s10, s6
 8006f54:	ee71 fa2f 	vadd.f32	s31, s2, s31
 8006f58:	ee37 3aa5 	vadd.f32	s6, s15, s11
 8006f5c:	ee21 1aa0 	vmul.f32	s2, s3, s1
 8006f60:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8006f64:	ee6d 6aa6 	vmul.f32	s13, s27, s13
 8006f68:	ee76 5a49 	vsub.f32	s11, s12, s18
 8006f6c:	ee6c 0aa0 	vmul.f32	s1, s25, s1
 8006f70:	ee39 6a06 	vadd.f32	s12, s18, s12
 8006f74:	ee2c 9a84 	vmul.f32	s18, s25, s8
 8006f78:	ee21 4a84 	vmul.f32	s8, s3, s8
 8006f7c:	ee6c 1a07 	vmul.f32	s3, s24, s14
 8006f80:	ee22 7a07 	vmul.f32	s14, s4, s14
 8006f84:	ee22 2a08 	vmul.f32	s4, s4, s16
 8006f88:	ee2c 8a08 	vmul.f32	s16, s24, s16
 8006f8c:	ee78 6ae6 	vsub.f32	s13, s17, s13
 8006f90:	ee31 1a09 	vadd.f32	s2, s2, s18
 8006f94:	ee6a 8aa2 	vmul.f32	s17, s21, s5
 8006f98:	ee2e 9aa4 	vmul.f32	s18, s29, s9
 8006f9c:	ee74 0a60 	vsub.f32	s1, s8, s1
 8006fa0:	ee37 7a48 	vsub.f32	s14, s14, s16
 8006fa4:	ee2f 4a00 	vmul.f32	s8, s30, s0
 8006fa8:	ee2b 8a85 	vmul.f32	s16, s23, s10
 8006fac:	ee72 1a21 	vadd.f32	s3, s4, s3
 8006fb0:	ee6a 4aa4 	vmul.f32	s9, s21, s9
 8006fb4:	ee38 2a89 	vadd.f32	s4, s17, s18
 8006fb8:	ee2f 5a05 	vmul.f32	s10, s30, s10
 8006fbc:	ee38 8a04 	vadd.f32	s16, s16, s8
 8006fc0:	ee2e 9a25 	vmul.f32	s18, s28, s11
 8006fc4:	ee2a 4a25 	vmul.f32	s8, s20, s11
 8006fc8:	ee6e 2aa2 	vmul.f32	s5, s29, s5
 8006fcc:	eddd 5a03 	vldr	s11, [sp, #12]
 8006fd0:	edc6 fa00 	vstr	s31, [r6]
 8006fd4:	ee2b 0a80 	vmul.f32	s0, s23, s0
 8006fd8:	ee74 2ae2 	vsub.f32	s5, s9, s5
 8006fdc:	ee30 0a45 	vsub.f32	s0, s0, s10
 8006fe0:	ee6a 4a03 	vmul.f32	s9, s20, s6
 8006fe4:	ee65 8aa7 	vmul.f32	s17, s11, s15
 8006fe8:	ee2d 5a06 	vmul.f32	s10, s26, s12
 8006fec:	ee2e 3a03 	vmul.f32	s6, s28, s6
 8006ff0:	ee6d 7a27 	vmul.f32	s15, s26, s15
 8006ff4:	ee25 6a86 	vmul.f32	s12, s11, s12
 8006ff8:	ee74 4a89 	vadd.f32	s9, s9, s18
 8006ffc:	ee34 3a43 	vsub.f32	s6, s8, s6
 8007000:	ee78 8a85 	vadd.f32	s17, s17, s10
 8007004:	ee36 6a67 	vsub.f32	s12, s12, s15
 8007008:	44c4      	add	ip, r8
 800700a:	45e3      	cmp	fp, ip
 800700c:	edc3 3a00 	vstr	s7, [r3]
 8007010:	edc3 6a01 	vstr	s13, [r3, #4]
 8007014:	4456      	add	r6, sl
 8007016:	ed07 1a01 	vstr	s2, [r7, #-4]
 800701a:	edc7 0a00 	vstr	s1, [r7]
 800701e:	4453      	add	r3, sl
 8007020:	ed80 2a00 	vstr	s4, [r0]
 8007024:	edc0 2a01 	vstr	s5, [r0, #4]
 8007028:	4457      	add	r7, sl
 800702a:	edc2 1a00 	vstr	s3, [r2]
 800702e:	ed82 7a01 	vstr	s14, [r2, #4]
 8007032:	4450      	add	r0, sl
 8007034:	ed85 8a00 	vstr	s16, [r5]
 8007038:	ed85 0a01 	vstr	s0, [r5, #4]
 800703c:	4452      	add	r2, sl
 800703e:	edc1 4a00 	vstr	s9, [r1]
 8007042:	4455      	add	r5, sl
 8007044:	ed81 3a01 	vstr	s6, [r1, #4]
 8007048:	edc4 8a00 	vstr	s17, [r4]
 800704c:	ed84 6a01 	vstr	s12, [r4, #4]
 8007050:	4451      	add	r1, sl
 8007052:	4454      	add	r4, sl
 8007054:	f63f aeea 	bhi.w	8006e2c <arm_radix8_butterfly_f32+0x2fc>
 8007058:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800705a:	3308      	adds	r3, #8
 800705c:	930b      	str	r3, [sp, #44]	; 0x2c
 800705e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007060:	3308      	adds	r3, #8
 8007062:	930a      	str	r3, [sp, #40]	; 0x28
 8007064:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007066:	3308      	adds	r3, #8
 8007068:	9309      	str	r3, [sp, #36]	; 0x24
 800706a:	9b08      	ldr	r3, [sp, #32]
 800706c:	3308      	adds	r3, #8
 800706e:	9308      	str	r3, [sp, #32]
 8007070:	9b07      	ldr	r3, [sp, #28]
 8007072:	3308      	adds	r3, #8
 8007074:	9307      	str	r3, [sp, #28]
 8007076:	9b06      	ldr	r3, [sp, #24]
 8007078:	3308      	adds	r3, #8
 800707a:	9306      	str	r3, [sp, #24]
 800707c:	9b05      	ldr	r3, [sp, #20]
 800707e:	3308      	adds	r3, #8
 8007080:	9305      	str	r3, [sp, #20]
 8007082:	9b04      	ldr	r3, [sp, #16]
 8007084:	3308      	adds	r3, #8
 8007086:	9304      	str	r3, [sp, #16]
 8007088:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800708a:	f109 0901 	add.w	r9, r9, #1
 800708e:	454b      	cmp	r3, r9
 8007090:	f47f ae7d 	bne.w	8006d8e <arm_radix8_butterfly_f32+0x25e>
 8007094:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007096:	00db      	lsls	r3, r3, #3
 8007098:	b29b      	uxth	r3, r3
 800709a:	46d9      	mov	r9, fp
 800709c:	9310      	str	r3, [sp, #64]	; 0x40
 800709e:	f8dd b03c 	ldr.w	fp, [sp, #60]	; 0x3c
 80070a2:	e554      	b.n	8006b4e <arm_radix8_butterfly_f32+0x1e>
 80070a4:	b015      	add	sp, #84	; 0x54
 80070a6:	ecbd 8b10 	vpop	{d8-d15}
 80070aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070ae:	bf00      	nop

080070b0 <__cvt>:
 80070b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80070b4:	ec55 4b10 	vmov	r4, r5, d0
 80070b8:	2d00      	cmp	r5, #0
 80070ba:	460e      	mov	r6, r1
 80070bc:	4619      	mov	r1, r3
 80070be:	462b      	mov	r3, r5
 80070c0:	bfbb      	ittet	lt
 80070c2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80070c6:	461d      	movlt	r5, r3
 80070c8:	2300      	movge	r3, #0
 80070ca:	232d      	movlt	r3, #45	; 0x2d
 80070cc:	700b      	strb	r3, [r1, #0]
 80070ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80070d0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80070d4:	4691      	mov	r9, r2
 80070d6:	f023 0820 	bic.w	r8, r3, #32
 80070da:	bfbc      	itt	lt
 80070dc:	4622      	movlt	r2, r4
 80070de:	4614      	movlt	r4, r2
 80070e0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80070e4:	d005      	beq.n	80070f2 <__cvt+0x42>
 80070e6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80070ea:	d100      	bne.n	80070ee <__cvt+0x3e>
 80070ec:	3601      	adds	r6, #1
 80070ee:	2102      	movs	r1, #2
 80070f0:	e000      	b.n	80070f4 <__cvt+0x44>
 80070f2:	2103      	movs	r1, #3
 80070f4:	ab03      	add	r3, sp, #12
 80070f6:	9301      	str	r3, [sp, #4]
 80070f8:	ab02      	add	r3, sp, #8
 80070fa:	9300      	str	r3, [sp, #0]
 80070fc:	ec45 4b10 	vmov	d0, r4, r5
 8007100:	4653      	mov	r3, sl
 8007102:	4632      	mov	r2, r6
 8007104:	f000 ff38 	bl	8007f78 <_dtoa_r>
 8007108:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800710c:	4607      	mov	r7, r0
 800710e:	d102      	bne.n	8007116 <__cvt+0x66>
 8007110:	f019 0f01 	tst.w	r9, #1
 8007114:	d022      	beq.n	800715c <__cvt+0xac>
 8007116:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800711a:	eb07 0906 	add.w	r9, r7, r6
 800711e:	d110      	bne.n	8007142 <__cvt+0x92>
 8007120:	783b      	ldrb	r3, [r7, #0]
 8007122:	2b30      	cmp	r3, #48	; 0x30
 8007124:	d10a      	bne.n	800713c <__cvt+0x8c>
 8007126:	2200      	movs	r2, #0
 8007128:	2300      	movs	r3, #0
 800712a:	4620      	mov	r0, r4
 800712c:	4629      	mov	r1, r5
 800712e:	f7f9 fccb 	bl	8000ac8 <__aeabi_dcmpeq>
 8007132:	b918      	cbnz	r0, 800713c <__cvt+0x8c>
 8007134:	f1c6 0601 	rsb	r6, r6, #1
 8007138:	f8ca 6000 	str.w	r6, [sl]
 800713c:	f8da 3000 	ldr.w	r3, [sl]
 8007140:	4499      	add	r9, r3
 8007142:	2200      	movs	r2, #0
 8007144:	2300      	movs	r3, #0
 8007146:	4620      	mov	r0, r4
 8007148:	4629      	mov	r1, r5
 800714a:	f7f9 fcbd 	bl	8000ac8 <__aeabi_dcmpeq>
 800714e:	b108      	cbz	r0, 8007154 <__cvt+0xa4>
 8007150:	f8cd 900c 	str.w	r9, [sp, #12]
 8007154:	2230      	movs	r2, #48	; 0x30
 8007156:	9b03      	ldr	r3, [sp, #12]
 8007158:	454b      	cmp	r3, r9
 800715a:	d307      	bcc.n	800716c <__cvt+0xbc>
 800715c:	9b03      	ldr	r3, [sp, #12]
 800715e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007160:	1bdb      	subs	r3, r3, r7
 8007162:	4638      	mov	r0, r7
 8007164:	6013      	str	r3, [r2, #0]
 8007166:	b004      	add	sp, #16
 8007168:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800716c:	1c59      	adds	r1, r3, #1
 800716e:	9103      	str	r1, [sp, #12]
 8007170:	701a      	strb	r2, [r3, #0]
 8007172:	e7f0      	b.n	8007156 <__cvt+0xa6>

08007174 <__exponent>:
 8007174:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007176:	4603      	mov	r3, r0
 8007178:	2900      	cmp	r1, #0
 800717a:	bfb8      	it	lt
 800717c:	4249      	neglt	r1, r1
 800717e:	f803 2b02 	strb.w	r2, [r3], #2
 8007182:	bfb4      	ite	lt
 8007184:	222d      	movlt	r2, #45	; 0x2d
 8007186:	222b      	movge	r2, #43	; 0x2b
 8007188:	2909      	cmp	r1, #9
 800718a:	7042      	strb	r2, [r0, #1]
 800718c:	dd2a      	ble.n	80071e4 <__exponent+0x70>
 800718e:	f10d 0207 	add.w	r2, sp, #7
 8007192:	4617      	mov	r7, r2
 8007194:	260a      	movs	r6, #10
 8007196:	4694      	mov	ip, r2
 8007198:	fb91 f5f6 	sdiv	r5, r1, r6
 800719c:	fb06 1415 	mls	r4, r6, r5, r1
 80071a0:	3430      	adds	r4, #48	; 0x30
 80071a2:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80071a6:	460c      	mov	r4, r1
 80071a8:	2c63      	cmp	r4, #99	; 0x63
 80071aa:	f102 32ff 	add.w	r2, r2, #4294967295
 80071ae:	4629      	mov	r1, r5
 80071b0:	dcf1      	bgt.n	8007196 <__exponent+0x22>
 80071b2:	3130      	adds	r1, #48	; 0x30
 80071b4:	f1ac 0402 	sub.w	r4, ip, #2
 80071b8:	f802 1c01 	strb.w	r1, [r2, #-1]
 80071bc:	1c41      	adds	r1, r0, #1
 80071be:	4622      	mov	r2, r4
 80071c0:	42ba      	cmp	r2, r7
 80071c2:	d30a      	bcc.n	80071da <__exponent+0x66>
 80071c4:	f10d 0209 	add.w	r2, sp, #9
 80071c8:	eba2 020c 	sub.w	r2, r2, ip
 80071cc:	42bc      	cmp	r4, r7
 80071ce:	bf88      	it	hi
 80071d0:	2200      	movhi	r2, #0
 80071d2:	4413      	add	r3, r2
 80071d4:	1a18      	subs	r0, r3, r0
 80071d6:	b003      	add	sp, #12
 80071d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80071da:	f812 5b01 	ldrb.w	r5, [r2], #1
 80071de:	f801 5f01 	strb.w	r5, [r1, #1]!
 80071e2:	e7ed      	b.n	80071c0 <__exponent+0x4c>
 80071e4:	2330      	movs	r3, #48	; 0x30
 80071e6:	3130      	adds	r1, #48	; 0x30
 80071e8:	7083      	strb	r3, [r0, #2]
 80071ea:	70c1      	strb	r1, [r0, #3]
 80071ec:	1d03      	adds	r3, r0, #4
 80071ee:	e7f1      	b.n	80071d4 <__exponent+0x60>

080071f0 <_printf_float>:
 80071f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071f4:	ed2d 8b02 	vpush	{d8}
 80071f8:	b08d      	sub	sp, #52	; 0x34
 80071fa:	460c      	mov	r4, r1
 80071fc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007200:	4616      	mov	r6, r2
 8007202:	461f      	mov	r7, r3
 8007204:	4605      	mov	r5, r0
 8007206:	f000 fdb7 	bl	8007d78 <_localeconv_r>
 800720a:	f8d0 a000 	ldr.w	sl, [r0]
 800720e:	4650      	mov	r0, sl
 8007210:	f7f9 f82e 	bl	8000270 <strlen>
 8007214:	2300      	movs	r3, #0
 8007216:	930a      	str	r3, [sp, #40]	; 0x28
 8007218:	6823      	ldr	r3, [r4, #0]
 800721a:	9305      	str	r3, [sp, #20]
 800721c:	f8d8 3000 	ldr.w	r3, [r8]
 8007220:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007224:	3307      	adds	r3, #7
 8007226:	f023 0307 	bic.w	r3, r3, #7
 800722a:	f103 0208 	add.w	r2, r3, #8
 800722e:	f8c8 2000 	str.w	r2, [r8]
 8007232:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007236:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800723a:	9307      	str	r3, [sp, #28]
 800723c:	f8cd 8018 	str.w	r8, [sp, #24]
 8007240:	ee08 0a10 	vmov	s16, r0
 8007244:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8007248:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800724c:	4b9e      	ldr	r3, [pc, #632]	; (80074c8 <_printf_float+0x2d8>)
 800724e:	f04f 32ff 	mov.w	r2, #4294967295
 8007252:	f7f9 fc6b 	bl	8000b2c <__aeabi_dcmpun>
 8007256:	bb88      	cbnz	r0, 80072bc <_printf_float+0xcc>
 8007258:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800725c:	4b9a      	ldr	r3, [pc, #616]	; (80074c8 <_printf_float+0x2d8>)
 800725e:	f04f 32ff 	mov.w	r2, #4294967295
 8007262:	f7f9 fc45 	bl	8000af0 <__aeabi_dcmple>
 8007266:	bb48      	cbnz	r0, 80072bc <_printf_float+0xcc>
 8007268:	2200      	movs	r2, #0
 800726a:	2300      	movs	r3, #0
 800726c:	4640      	mov	r0, r8
 800726e:	4649      	mov	r1, r9
 8007270:	f7f9 fc34 	bl	8000adc <__aeabi_dcmplt>
 8007274:	b110      	cbz	r0, 800727c <_printf_float+0x8c>
 8007276:	232d      	movs	r3, #45	; 0x2d
 8007278:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800727c:	4a93      	ldr	r2, [pc, #588]	; (80074cc <_printf_float+0x2dc>)
 800727e:	4b94      	ldr	r3, [pc, #592]	; (80074d0 <_printf_float+0x2e0>)
 8007280:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007284:	bf94      	ite	ls
 8007286:	4690      	movls	r8, r2
 8007288:	4698      	movhi	r8, r3
 800728a:	2303      	movs	r3, #3
 800728c:	6123      	str	r3, [r4, #16]
 800728e:	9b05      	ldr	r3, [sp, #20]
 8007290:	f023 0304 	bic.w	r3, r3, #4
 8007294:	6023      	str	r3, [r4, #0]
 8007296:	f04f 0900 	mov.w	r9, #0
 800729a:	9700      	str	r7, [sp, #0]
 800729c:	4633      	mov	r3, r6
 800729e:	aa0b      	add	r2, sp, #44	; 0x2c
 80072a0:	4621      	mov	r1, r4
 80072a2:	4628      	mov	r0, r5
 80072a4:	f000 f9da 	bl	800765c <_printf_common>
 80072a8:	3001      	adds	r0, #1
 80072aa:	f040 8090 	bne.w	80073ce <_printf_float+0x1de>
 80072ae:	f04f 30ff 	mov.w	r0, #4294967295
 80072b2:	b00d      	add	sp, #52	; 0x34
 80072b4:	ecbd 8b02 	vpop	{d8}
 80072b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072bc:	4642      	mov	r2, r8
 80072be:	464b      	mov	r3, r9
 80072c0:	4640      	mov	r0, r8
 80072c2:	4649      	mov	r1, r9
 80072c4:	f7f9 fc32 	bl	8000b2c <__aeabi_dcmpun>
 80072c8:	b140      	cbz	r0, 80072dc <_printf_float+0xec>
 80072ca:	464b      	mov	r3, r9
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	bfbc      	itt	lt
 80072d0:	232d      	movlt	r3, #45	; 0x2d
 80072d2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80072d6:	4a7f      	ldr	r2, [pc, #508]	; (80074d4 <_printf_float+0x2e4>)
 80072d8:	4b7f      	ldr	r3, [pc, #508]	; (80074d8 <_printf_float+0x2e8>)
 80072da:	e7d1      	b.n	8007280 <_printf_float+0x90>
 80072dc:	6863      	ldr	r3, [r4, #4]
 80072de:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80072e2:	9206      	str	r2, [sp, #24]
 80072e4:	1c5a      	adds	r2, r3, #1
 80072e6:	d13f      	bne.n	8007368 <_printf_float+0x178>
 80072e8:	2306      	movs	r3, #6
 80072ea:	6063      	str	r3, [r4, #4]
 80072ec:	9b05      	ldr	r3, [sp, #20]
 80072ee:	6861      	ldr	r1, [r4, #4]
 80072f0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80072f4:	2300      	movs	r3, #0
 80072f6:	9303      	str	r3, [sp, #12]
 80072f8:	ab0a      	add	r3, sp, #40	; 0x28
 80072fa:	e9cd b301 	strd	fp, r3, [sp, #4]
 80072fe:	ab09      	add	r3, sp, #36	; 0x24
 8007300:	ec49 8b10 	vmov	d0, r8, r9
 8007304:	9300      	str	r3, [sp, #0]
 8007306:	6022      	str	r2, [r4, #0]
 8007308:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800730c:	4628      	mov	r0, r5
 800730e:	f7ff fecf 	bl	80070b0 <__cvt>
 8007312:	9b06      	ldr	r3, [sp, #24]
 8007314:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007316:	2b47      	cmp	r3, #71	; 0x47
 8007318:	4680      	mov	r8, r0
 800731a:	d108      	bne.n	800732e <_printf_float+0x13e>
 800731c:	1cc8      	adds	r0, r1, #3
 800731e:	db02      	blt.n	8007326 <_printf_float+0x136>
 8007320:	6863      	ldr	r3, [r4, #4]
 8007322:	4299      	cmp	r1, r3
 8007324:	dd41      	ble.n	80073aa <_printf_float+0x1ba>
 8007326:	f1ab 0302 	sub.w	r3, fp, #2
 800732a:	fa5f fb83 	uxtb.w	fp, r3
 800732e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007332:	d820      	bhi.n	8007376 <_printf_float+0x186>
 8007334:	3901      	subs	r1, #1
 8007336:	465a      	mov	r2, fp
 8007338:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800733c:	9109      	str	r1, [sp, #36]	; 0x24
 800733e:	f7ff ff19 	bl	8007174 <__exponent>
 8007342:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007344:	1813      	adds	r3, r2, r0
 8007346:	2a01      	cmp	r2, #1
 8007348:	4681      	mov	r9, r0
 800734a:	6123      	str	r3, [r4, #16]
 800734c:	dc02      	bgt.n	8007354 <_printf_float+0x164>
 800734e:	6822      	ldr	r2, [r4, #0]
 8007350:	07d2      	lsls	r2, r2, #31
 8007352:	d501      	bpl.n	8007358 <_printf_float+0x168>
 8007354:	3301      	adds	r3, #1
 8007356:	6123      	str	r3, [r4, #16]
 8007358:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800735c:	2b00      	cmp	r3, #0
 800735e:	d09c      	beq.n	800729a <_printf_float+0xaa>
 8007360:	232d      	movs	r3, #45	; 0x2d
 8007362:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007366:	e798      	b.n	800729a <_printf_float+0xaa>
 8007368:	9a06      	ldr	r2, [sp, #24]
 800736a:	2a47      	cmp	r2, #71	; 0x47
 800736c:	d1be      	bne.n	80072ec <_printf_float+0xfc>
 800736e:	2b00      	cmp	r3, #0
 8007370:	d1bc      	bne.n	80072ec <_printf_float+0xfc>
 8007372:	2301      	movs	r3, #1
 8007374:	e7b9      	b.n	80072ea <_printf_float+0xfa>
 8007376:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800737a:	d118      	bne.n	80073ae <_printf_float+0x1be>
 800737c:	2900      	cmp	r1, #0
 800737e:	6863      	ldr	r3, [r4, #4]
 8007380:	dd0b      	ble.n	800739a <_printf_float+0x1aa>
 8007382:	6121      	str	r1, [r4, #16]
 8007384:	b913      	cbnz	r3, 800738c <_printf_float+0x19c>
 8007386:	6822      	ldr	r2, [r4, #0]
 8007388:	07d0      	lsls	r0, r2, #31
 800738a:	d502      	bpl.n	8007392 <_printf_float+0x1a2>
 800738c:	3301      	adds	r3, #1
 800738e:	440b      	add	r3, r1
 8007390:	6123      	str	r3, [r4, #16]
 8007392:	65a1      	str	r1, [r4, #88]	; 0x58
 8007394:	f04f 0900 	mov.w	r9, #0
 8007398:	e7de      	b.n	8007358 <_printf_float+0x168>
 800739a:	b913      	cbnz	r3, 80073a2 <_printf_float+0x1b2>
 800739c:	6822      	ldr	r2, [r4, #0]
 800739e:	07d2      	lsls	r2, r2, #31
 80073a0:	d501      	bpl.n	80073a6 <_printf_float+0x1b6>
 80073a2:	3302      	adds	r3, #2
 80073a4:	e7f4      	b.n	8007390 <_printf_float+0x1a0>
 80073a6:	2301      	movs	r3, #1
 80073a8:	e7f2      	b.n	8007390 <_printf_float+0x1a0>
 80073aa:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80073ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073b0:	4299      	cmp	r1, r3
 80073b2:	db05      	blt.n	80073c0 <_printf_float+0x1d0>
 80073b4:	6823      	ldr	r3, [r4, #0]
 80073b6:	6121      	str	r1, [r4, #16]
 80073b8:	07d8      	lsls	r0, r3, #31
 80073ba:	d5ea      	bpl.n	8007392 <_printf_float+0x1a2>
 80073bc:	1c4b      	adds	r3, r1, #1
 80073be:	e7e7      	b.n	8007390 <_printf_float+0x1a0>
 80073c0:	2900      	cmp	r1, #0
 80073c2:	bfd4      	ite	le
 80073c4:	f1c1 0202 	rsble	r2, r1, #2
 80073c8:	2201      	movgt	r2, #1
 80073ca:	4413      	add	r3, r2
 80073cc:	e7e0      	b.n	8007390 <_printf_float+0x1a0>
 80073ce:	6823      	ldr	r3, [r4, #0]
 80073d0:	055a      	lsls	r2, r3, #21
 80073d2:	d407      	bmi.n	80073e4 <_printf_float+0x1f4>
 80073d4:	6923      	ldr	r3, [r4, #16]
 80073d6:	4642      	mov	r2, r8
 80073d8:	4631      	mov	r1, r6
 80073da:	4628      	mov	r0, r5
 80073dc:	47b8      	blx	r7
 80073de:	3001      	adds	r0, #1
 80073e0:	d12c      	bne.n	800743c <_printf_float+0x24c>
 80073e2:	e764      	b.n	80072ae <_printf_float+0xbe>
 80073e4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80073e8:	f240 80e0 	bls.w	80075ac <_printf_float+0x3bc>
 80073ec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80073f0:	2200      	movs	r2, #0
 80073f2:	2300      	movs	r3, #0
 80073f4:	f7f9 fb68 	bl	8000ac8 <__aeabi_dcmpeq>
 80073f8:	2800      	cmp	r0, #0
 80073fa:	d034      	beq.n	8007466 <_printf_float+0x276>
 80073fc:	4a37      	ldr	r2, [pc, #220]	; (80074dc <_printf_float+0x2ec>)
 80073fe:	2301      	movs	r3, #1
 8007400:	4631      	mov	r1, r6
 8007402:	4628      	mov	r0, r5
 8007404:	47b8      	blx	r7
 8007406:	3001      	adds	r0, #1
 8007408:	f43f af51 	beq.w	80072ae <_printf_float+0xbe>
 800740c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007410:	429a      	cmp	r2, r3
 8007412:	db02      	blt.n	800741a <_printf_float+0x22a>
 8007414:	6823      	ldr	r3, [r4, #0]
 8007416:	07d8      	lsls	r0, r3, #31
 8007418:	d510      	bpl.n	800743c <_printf_float+0x24c>
 800741a:	ee18 3a10 	vmov	r3, s16
 800741e:	4652      	mov	r2, sl
 8007420:	4631      	mov	r1, r6
 8007422:	4628      	mov	r0, r5
 8007424:	47b8      	blx	r7
 8007426:	3001      	adds	r0, #1
 8007428:	f43f af41 	beq.w	80072ae <_printf_float+0xbe>
 800742c:	f04f 0800 	mov.w	r8, #0
 8007430:	f104 091a 	add.w	r9, r4, #26
 8007434:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007436:	3b01      	subs	r3, #1
 8007438:	4543      	cmp	r3, r8
 800743a:	dc09      	bgt.n	8007450 <_printf_float+0x260>
 800743c:	6823      	ldr	r3, [r4, #0]
 800743e:	079b      	lsls	r3, r3, #30
 8007440:	f100 8107 	bmi.w	8007652 <_printf_float+0x462>
 8007444:	68e0      	ldr	r0, [r4, #12]
 8007446:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007448:	4298      	cmp	r0, r3
 800744a:	bfb8      	it	lt
 800744c:	4618      	movlt	r0, r3
 800744e:	e730      	b.n	80072b2 <_printf_float+0xc2>
 8007450:	2301      	movs	r3, #1
 8007452:	464a      	mov	r2, r9
 8007454:	4631      	mov	r1, r6
 8007456:	4628      	mov	r0, r5
 8007458:	47b8      	blx	r7
 800745a:	3001      	adds	r0, #1
 800745c:	f43f af27 	beq.w	80072ae <_printf_float+0xbe>
 8007460:	f108 0801 	add.w	r8, r8, #1
 8007464:	e7e6      	b.n	8007434 <_printf_float+0x244>
 8007466:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007468:	2b00      	cmp	r3, #0
 800746a:	dc39      	bgt.n	80074e0 <_printf_float+0x2f0>
 800746c:	4a1b      	ldr	r2, [pc, #108]	; (80074dc <_printf_float+0x2ec>)
 800746e:	2301      	movs	r3, #1
 8007470:	4631      	mov	r1, r6
 8007472:	4628      	mov	r0, r5
 8007474:	47b8      	blx	r7
 8007476:	3001      	adds	r0, #1
 8007478:	f43f af19 	beq.w	80072ae <_printf_float+0xbe>
 800747c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007480:	4313      	orrs	r3, r2
 8007482:	d102      	bne.n	800748a <_printf_float+0x29a>
 8007484:	6823      	ldr	r3, [r4, #0]
 8007486:	07d9      	lsls	r1, r3, #31
 8007488:	d5d8      	bpl.n	800743c <_printf_float+0x24c>
 800748a:	ee18 3a10 	vmov	r3, s16
 800748e:	4652      	mov	r2, sl
 8007490:	4631      	mov	r1, r6
 8007492:	4628      	mov	r0, r5
 8007494:	47b8      	blx	r7
 8007496:	3001      	adds	r0, #1
 8007498:	f43f af09 	beq.w	80072ae <_printf_float+0xbe>
 800749c:	f04f 0900 	mov.w	r9, #0
 80074a0:	f104 0a1a 	add.w	sl, r4, #26
 80074a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074a6:	425b      	negs	r3, r3
 80074a8:	454b      	cmp	r3, r9
 80074aa:	dc01      	bgt.n	80074b0 <_printf_float+0x2c0>
 80074ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074ae:	e792      	b.n	80073d6 <_printf_float+0x1e6>
 80074b0:	2301      	movs	r3, #1
 80074b2:	4652      	mov	r2, sl
 80074b4:	4631      	mov	r1, r6
 80074b6:	4628      	mov	r0, r5
 80074b8:	47b8      	blx	r7
 80074ba:	3001      	adds	r0, #1
 80074bc:	f43f aef7 	beq.w	80072ae <_printf_float+0xbe>
 80074c0:	f109 0901 	add.w	r9, r9, #1
 80074c4:	e7ee      	b.n	80074a4 <_printf_float+0x2b4>
 80074c6:	bf00      	nop
 80074c8:	7fefffff 	.word	0x7fefffff
 80074cc:	0801d6e8 	.word	0x0801d6e8
 80074d0:	0801d6ec 	.word	0x0801d6ec
 80074d4:	0801d6f0 	.word	0x0801d6f0
 80074d8:	0801d6f4 	.word	0x0801d6f4
 80074dc:	0801d6f8 	.word	0x0801d6f8
 80074e0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80074e2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80074e4:	429a      	cmp	r2, r3
 80074e6:	bfa8      	it	ge
 80074e8:	461a      	movge	r2, r3
 80074ea:	2a00      	cmp	r2, #0
 80074ec:	4691      	mov	r9, r2
 80074ee:	dc37      	bgt.n	8007560 <_printf_float+0x370>
 80074f0:	f04f 0b00 	mov.w	fp, #0
 80074f4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80074f8:	f104 021a 	add.w	r2, r4, #26
 80074fc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80074fe:	9305      	str	r3, [sp, #20]
 8007500:	eba3 0309 	sub.w	r3, r3, r9
 8007504:	455b      	cmp	r3, fp
 8007506:	dc33      	bgt.n	8007570 <_printf_float+0x380>
 8007508:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800750c:	429a      	cmp	r2, r3
 800750e:	db3b      	blt.n	8007588 <_printf_float+0x398>
 8007510:	6823      	ldr	r3, [r4, #0]
 8007512:	07da      	lsls	r2, r3, #31
 8007514:	d438      	bmi.n	8007588 <_printf_float+0x398>
 8007516:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800751a:	eba2 0903 	sub.w	r9, r2, r3
 800751e:	9b05      	ldr	r3, [sp, #20]
 8007520:	1ad2      	subs	r2, r2, r3
 8007522:	4591      	cmp	r9, r2
 8007524:	bfa8      	it	ge
 8007526:	4691      	movge	r9, r2
 8007528:	f1b9 0f00 	cmp.w	r9, #0
 800752c:	dc35      	bgt.n	800759a <_printf_float+0x3aa>
 800752e:	f04f 0800 	mov.w	r8, #0
 8007532:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007536:	f104 0a1a 	add.w	sl, r4, #26
 800753a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800753e:	1a9b      	subs	r3, r3, r2
 8007540:	eba3 0309 	sub.w	r3, r3, r9
 8007544:	4543      	cmp	r3, r8
 8007546:	f77f af79 	ble.w	800743c <_printf_float+0x24c>
 800754a:	2301      	movs	r3, #1
 800754c:	4652      	mov	r2, sl
 800754e:	4631      	mov	r1, r6
 8007550:	4628      	mov	r0, r5
 8007552:	47b8      	blx	r7
 8007554:	3001      	adds	r0, #1
 8007556:	f43f aeaa 	beq.w	80072ae <_printf_float+0xbe>
 800755a:	f108 0801 	add.w	r8, r8, #1
 800755e:	e7ec      	b.n	800753a <_printf_float+0x34a>
 8007560:	4613      	mov	r3, r2
 8007562:	4631      	mov	r1, r6
 8007564:	4642      	mov	r2, r8
 8007566:	4628      	mov	r0, r5
 8007568:	47b8      	blx	r7
 800756a:	3001      	adds	r0, #1
 800756c:	d1c0      	bne.n	80074f0 <_printf_float+0x300>
 800756e:	e69e      	b.n	80072ae <_printf_float+0xbe>
 8007570:	2301      	movs	r3, #1
 8007572:	4631      	mov	r1, r6
 8007574:	4628      	mov	r0, r5
 8007576:	9205      	str	r2, [sp, #20]
 8007578:	47b8      	blx	r7
 800757a:	3001      	adds	r0, #1
 800757c:	f43f ae97 	beq.w	80072ae <_printf_float+0xbe>
 8007580:	9a05      	ldr	r2, [sp, #20]
 8007582:	f10b 0b01 	add.w	fp, fp, #1
 8007586:	e7b9      	b.n	80074fc <_printf_float+0x30c>
 8007588:	ee18 3a10 	vmov	r3, s16
 800758c:	4652      	mov	r2, sl
 800758e:	4631      	mov	r1, r6
 8007590:	4628      	mov	r0, r5
 8007592:	47b8      	blx	r7
 8007594:	3001      	adds	r0, #1
 8007596:	d1be      	bne.n	8007516 <_printf_float+0x326>
 8007598:	e689      	b.n	80072ae <_printf_float+0xbe>
 800759a:	9a05      	ldr	r2, [sp, #20]
 800759c:	464b      	mov	r3, r9
 800759e:	4442      	add	r2, r8
 80075a0:	4631      	mov	r1, r6
 80075a2:	4628      	mov	r0, r5
 80075a4:	47b8      	blx	r7
 80075a6:	3001      	adds	r0, #1
 80075a8:	d1c1      	bne.n	800752e <_printf_float+0x33e>
 80075aa:	e680      	b.n	80072ae <_printf_float+0xbe>
 80075ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80075ae:	2a01      	cmp	r2, #1
 80075b0:	dc01      	bgt.n	80075b6 <_printf_float+0x3c6>
 80075b2:	07db      	lsls	r3, r3, #31
 80075b4:	d53a      	bpl.n	800762c <_printf_float+0x43c>
 80075b6:	2301      	movs	r3, #1
 80075b8:	4642      	mov	r2, r8
 80075ba:	4631      	mov	r1, r6
 80075bc:	4628      	mov	r0, r5
 80075be:	47b8      	blx	r7
 80075c0:	3001      	adds	r0, #1
 80075c2:	f43f ae74 	beq.w	80072ae <_printf_float+0xbe>
 80075c6:	ee18 3a10 	vmov	r3, s16
 80075ca:	4652      	mov	r2, sl
 80075cc:	4631      	mov	r1, r6
 80075ce:	4628      	mov	r0, r5
 80075d0:	47b8      	blx	r7
 80075d2:	3001      	adds	r0, #1
 80075d4:	f43f ae6b 	beq.w	80072ae <_printf_float+0xbe>
 80075d8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80075dc:	2200      	movs	r2, #0
 80075de:	2300      	movs	r3, #0
 80075e0:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80075e4:	f7f9 fa70 	bl	8000ac8 <__aeabi_dcmpeq>
 80075e8:	b9d8      	cbnz	r0, 8007622 <_printf_float+0x432>
 80075ea:	f10a 33ff 	add.w	r3, sl, #4294967295
 80075ee:	f108 0201 	add.w	r2, r8, #1
 80075f2:	4631      	mov	r1, r6
 80075f4:	4628      	mov	r0, r5
 80075f6:	47b8      	blx	r7
 80075f8:	3001      	adds	r0, #1
 80075fa:	d10e      	bne.n	800761a <_printf_float+0x42a>
 80075fc:	e657      	b.n	80072ae <_printf_float+0xbe>
 80075fe:	2301      	movs	r3, #1
 8007600:	4652      	mov	r2, sl
 8007602:	4631      	mov	r1, r6
 8007604:	4628      	mov	r0, r5
 8007606:	47b8      	blx	r7
 8007608:	3001      	adds	r0, #1
 800760a:	f43f ae50 	beq.w	80072ae <_printf_float+0xbe>
 800760e:	f108 0801 	add.w	r8, r8, #1
 8007612:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007614:	3b01      	subs	r3, #1
 8007616:	4543      	cmp	r3, r8
 8007618:	dcf1      	bgt.n	80075fe <_printf_float+0x40e>
 800761a:	464b      	mov	r3, r9
 800761c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007620:	e6da      	b.n	80073d8 <_printf_float+0x1e8>
 8007622:	f04f 0800 	mov.w	r8, #0
 8007626:	f104 0a1a 	add.w	sl, r4, #26
 800762a:	e7f2      	b.n	8007612 <_printf_float+0x422>
 800762c:	2301      	movs	r3, #1
 800762e:	4642      	mov	r2, r8
 8007630:	e7df      	b.n	80075f2 <_printf_float+0x402>
 8007632:	2301      	movs	r3, #1
 8007634:	464a      	mov	r2, r9
 8007636:	4631      	mov	r1, r6
 8007638:	4628      	mov	r0, r5
 800763a:	47b8      	blx	r7
 800763c:	3001      	adds	r0, #1
 800763e:	f43f ae36 	beq.w	80072ae <_printf_float+0xbe>
 8007642:	f108 0801 	add.w	r8, r8, #1
 8007646:	68e3      	ldr	r3, [r4, #12]
 8007648:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800764a:	1a5b      	subs	r3, r3, r1
 800764c:	4543      	cmp	r3, r8
 800764e:	dcf0      	bgt.n	8007632 <_printf_float+0x442>
 8007650:	e6f8      	b.n	8007444 <_printf_float+0x254>
 8007652:	f04f 0800 	mov.w	r8, #0
 8007656:	f104 0919 	add.w	r9, r4, #25
 800765a:	e7f4      	b.n	8007646 <_printf_float+0x456>

0800765c <_printf_common>:
 800765c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007660:	4616      	mov	r6, r2
 8007662:	4699      	mov	r9, r3
 8007664:	688a      	ldr	r2, [r1, #8]
 8007666:	690b      	ldr	r3, [r1, #16]
 8007668:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800766c:	4293      	cmp	r3, r2
 800766e:	bfb8      	it	lt
 8007670:	4613      	movlt	r3, r2
 8007672:	6033      	str	r3, [r6, #0]
 8007674:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007678:	4607      	mov	r7, r0
 800767a:	460c      	mov	r4, r1
 800767c:	b10a      	cbz	r2, 8007682 <_printf_common+0x26>
 800767e:	3301      	adds	r3, #1
 8007680:	6033      	str	r3, [r6, #0]
 8007682:	6823      	ldr	r3, [r4, #0]
 8007684:	0699      	lsls	r1, r3, #26
 8007686:	bf42      	ittt	mi
 8007688:	6833      	ldrmi	r3, [r6, #0]
 800768a:	3302      	addmi	r3, #2
 800768c:	6033      	strmi	r3, [r6, #0]
 800768e:	6825      	ldr	r5, [r4, #0]
 8007690:	f015 0506 	ands.w	r5, r5, #6
 8007694:	d106      	bne.n	80076a4 <_printf_common+0x48>
 8007696:	f104 0a19 	add.w	sl, r4, #25
 800769a:	68e3      	ldr	r3, [r4, #12]
 800769c:	6832      	ldr	r2, [r6, #0]
 800769e:	1a9b      	subs	r3, r3, r2
 80076a0:	42ab      	cmp	r3, r5
 80076a2:	dc26      	bgt.n	80076f2 <_printf_common+0x96>
 80076a4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80076a8:	1e13      	subs	r3, r2, #0
 80076aa:	6822      	ldr	r2, [r4, #0]
 80076ac:	bf18      	it	ne
 80076ae:	2301      	movne	r3, #1
 80076b0:	0692      	lsls	r2, r2, #26
 80076b2:	d42b      	bmi.n	800770c <_printf_common+0xb0>
 80076b4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80076b8:	4649      	mov	r1, r9
 80076ba:	4638      	mov	r0, r7
 80076bc:	47c0      	blx	r8
 80076be:	3001      	adds	r0, #1
 80076c0:	d01e      	beq.n	8007700 <_printf_common+0xa4>
 80076c2:	6823      	ldr	r3, [r4, #0]
 80076c4:	6922      	ldr	r2, [r4, #16]
 80076c6:	f003 0306 	and.w	r3, r3, #6
 80076ca:	2b04      	cmp	r3, #4
 80076cc:	bf02      	ittt	eq
 80076ce:	68e5      	ldreq	r5, [r4, #12]
 80076d0:	6833      	ldreq	r3, [r6, #0]
 80076d2:	1aed      	subeq	r5, r5, r3
 80076d4:	68a3      	ldr	r3, [r4, #8]
 80076d6:	bf0c      	ite	eq
 80076d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80076dc:	2500      	movne	r5, #0
 80076de:	4293      	cmp	r3, r2
 80076e0:	bfc4      	itt	gt
 80076e2:	1a9b      	subgt	r3, r3, r2
 80076e4:	18ed      	addgt	r5, r5, r3
 80076e6:	2600      	movs	r6, #0
 80076e8:	341a      	adds	r4, #26
 80076ea:	42b5      	cmp	r5, r6
 80076ec:	d11a      	bne.n	8007724 <_printf_common+0xc8>
 80076ee:	2000      	movs	r0, #0
 80076f0:	e008      	b.n	8007704 <_printf_common+0xa8>
 80076f2:	2301      	movs	r3, #1
 80076f4:	4652      	mov	r2, sl
 80076f6:	4649      	mov	r1, r9
 80076f8:	4638      	mov	r0, r7
 80076fa:	47c0      	blx	r8
 80076fc:	3001      	adds	r0, #1
 80076fe:	d103      	bne.n	8007708 <_printf_common+0xac>
 8007700:	f04f 30ff 	mov.w	r0, #4294967295
 8007704:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007708:	3501      	adds	r5, #1
 800770a:	e7c6      	b.n	800769a <_printf_common+0x3e>
 800770c:	18e1      	adds	r1, r4, r3
 800770e:	1c5a      	adds	r2, r3, #1
 8007710:	2030      	movs	r0, #48	; 0x30
 8007712:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007716:	4422      	add	r2, r4
 8007718:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800771c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007720:	3302      	adds	r3, #2
 8007722:	e7c7      	b.n	80076b4 <_printf_common+0x58>
 8007724:	2301      	movs	r3, #1
 8007726:	4622      	mov	r2, r4
 8007728:	4649      	mov	r1, r9
 800772a:	4638      	mov	r0, r7
 800772c:	47c0      	blx	r8
 800772e:	3001      	adds	r0, #1
 8007730:	d0e6      	beq.n	8007700 <_printf_common+0xa4>
 8007732:	3601      	adds	r6, #1
 8007734:	e7d9      	b.n	80076ea <_printf_common+0x8e>
	...

08007738 <_printf_i>:
 8007738:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800773c:	7e0f      	ldrb	r7, [r1, #24]
 800773e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007740:	2f78      	cmp	r7, #120	; 0x78
 8007742:	4691      	mov	r9, r2
 8007744:	4680      	mov	r8, r0
 8007746:	460c      	mov	r4, r1
 8007748:	469a      	mov	sl, r3
 800774a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800774e:	d807      	bhi.n	8007760 <_printf_i+0x28>
 8007750:	2f62      	cmp	r7, #98	; 0x62
 8007752:	d80a      	bhi.n	800776a <_printf_i+0x32>
 8007754:	2f00      	cmp	r7, #0
 8007756:	f000 80d4 	beq.w	8007902 <_printf_i+0x1ca>
 800775a:	2f58      	cmp	r7, #88	; 0x58
 800775c:	f000 80c0 	beq.w	80078e0 <_printf_i+0x1a8>
 8007760:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007764:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007768:	e03a      	b.n	80077e0 <_printf_i+0xa8>
 800776a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800776e:	2b15      	cmp	r3, #21
 8007770:	d8f6      	bhi.n	8007760 <_printf_i+0x28>
 8007772:	a101      	add	r1, pc, #4	; (adr r1, 8007778 <_printf_i+0x40>)
 8007774:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007778:	080077d1 	.word	0x080077d1
 800777c:	080077e5 	.word	0x080077e5
 8007780:	08007761 	.word	0x08007761
 8007784:	08007761 	.word	0x08007761
 8007788:	08007761 	.word	0x08007761
 800778c:	08007761 	.word	0x08007761
 8007790:	080077e5 	.word	0x080077e5
 8007794:	08007761 	.word	0x08007761
 8007798:	08007761 	.word	0x08007761
 800779c:	08007761 	.word	0x08007761
 80077a0:	08007761 	.word	0x08007761
 80077a4:	080078e9 	.word	0x080078e9
 80077a8:	08007811 	.word	0x08007811
 80077ac:	080078a3 	.word	0x080078a3
 80077b0:	08007761 	.word	0x08007761
 80077b4:	08007761 	.word	0x08007761
 80077b8:	0800790b 	.word	0x0800790b
 80077bc:	08007761 	.word	0x08007761
 80077c0:	08007811 	.word	0x08007811
 80077c4:	08007761 	.word	0x08007761
 80077c8:	08007761 	.word	0x08007761
 80077cc:	080078ab 	.word	0x080078ab
 80077d0:	682b      	ldr	r3, [r5, #0]
 80077d2:	1d1a      	adds	r2, r3, #4
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	602a      	str	r2, [r5, #0]
 80077d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80077dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80077e0:	2301      	movs	r3, #1
 80077e2:	e09f      	b.n	8007924 <_printf_i+0x1ec>
 80077e4:	6820      	ldr	r0, [r4, #0]
 80077e6:	682b      	ldr	r3, [r5, #0]
 80077e8:	0607      	lsls	r7, r0, #24
 80077ea:	f103 0104 	add.w	r1, r3, #4
 80077ee:	6029      	str	r1, [r5, #0]
 80077f0:	d501      	bpl.n	80077f6 <_printf_i+0xbe>
 80077f2:	681e      	ldr	r6, [r3, #0]
 80077f4:	e003      	b.n	80077fe <_printf_i+0xc6>
 80077f6:	0646      	lsls	r6, r0, #25
 80077f8:	d5fb      	bpl.n	80077f2 <_printf_i+0xba>
 80077fa:	f9b3 6000 	ldrsh.w	r6, [r3]
 80077fe:	2e00      	cmp	r6, #0
 8007800:	da03      	bge.n	800780a <_printf_i+0xd2>
 8007802:	232d      	movs	r3, #45	; 0x2d
 8007804:	4276      	negs	r6, r6
 8007806:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800780a:	485a      	ldr	r0, [pc, #360]	; (8007974 <_printf_i+0x23c>)
 800780c:	230a      	movs	r3, #10
 800780e:	e012      	b.n	8007836 <_printf_i+0xfe>
 8007810:	682b      	ldr	r3, [r5, #0]
 8007812:	6820      	ldr	r0, [r4, #0]
 8007814:	1d19      	adds	r1, r3, #4
 8007816:	6029      	str	r1, [r5, #0]
 8007818:	0605      	lsls	r5, r0, #24
 800781a:	d501      	bpl.n	8007820 <_printf_i+0xe8>
 800781c:	681e      	ldr	r6, [r3, #0]
 800781e:	e002      	b.n	8007826 <_printf_i+0xee>
 8007820:	0641      	lsls	r1, r0, #25
 8007822:	d5fb      	bpl.n	800781c <_printf_i+0xe4>
 8007824:	881e      	ldrh	r6, [r3, #0]
 8007826:	4853      	ldr	r0, [pc, #332]	; (8007974 <_printf_i+0x23c>)
 8007828:	2f6f      	cmp	r7, #111	; 0x6f
 800782a:	bf0c      	ite	eq
 800782c:	2308      	moveq	r3, #8
 800782e:	230a      	movne	r3, #10
 8007830:	2100      	movs	r1, #0
 8007832:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007836:	6865      	ldr	r5, [r4, #4]
 8007838:	60a5      	str	r5, [r4, #8]
 800783a:	2d00      	cmp	r5, #0
 800783c:	bfa2      	ittt	ge
 800783e:	6821      	ldrge	r1, [r4, #0]
 8007840:	f021 0104 	bicge.w	r1, r1, #4
 8007844:	6021      	strge	r1, [r4, #0]
 8007846:	b90e      	cbnz	r6, 800784c <_printf_i+0x114>
 8007848:	2d00      	cmp	r5, #0
 800784a:	d04b      	beq.n	80078e4 <_printf_i+0x1ac>
 800784c:	4615      	mov	r5, r2
 800784e:	fbb6 f1f3 	udiv	r1, r6, r3
 8007852:	fb03 6711 	mls	r7, r3, r1, r6
 8007856:	5dc7      	ldrb	r7, [r0, r7]
 8007858:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800785c:	4637      	mov	r7, r6
 800785e:	42bb      	cmp	r3, r7
 8007860:	460e      	mov	r6, r1
 8007862:	d9f4      	bls.n	800784e <_printf_i+0x116>
 8007864:	2b08      	cmp	r3, #8
 8007866:	d10b      	bne.n	8007880 <_printf_i+0x148>
 8007868:	6823      	ldr	r3, [r4, #0]
 800786a:	07de      	lsls	r6, r3, #31
 800786c:	d508      	bpl.n	8007880 <_printf_i+0x148>
 800786e:	6923      	ldr	r3, [r4, #16]
 8007870:	6861      	ldr	r1, [r4, #4]
 8007872:	4299      	cmp	r1, r3
 8007874:	bfde      	ittt	le
 8007876:	2330      	movle	r3, #48	; 0x30
 8007878:	f805 3c01 	strble.w	r3, [r5, #-1]
 800787c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007880:	1b52      	subs	r2, r2, r5
 8007882:	6122      	str	r2, [r4, #16]
 8007884:	f8cd a000 	str.w	sl, [sp]
 8007888:	464b      	mov	r3, r9
 800788a:	aa03      	add	r2, sp, #12
 800788c:	4621      	mov	r1, r4
 800788e:	4640      	mov	r0, r8
 8007890:	f7ff fee4 	bl	800765c <_printf_common>
 8007894:	3001      	adds	r0, #1
 8007896:	d14a      	bne.n	800792e <_printf_i+0x1f6>
 8007898:	f04f 30ff 	mov.w	r0, #4294967295
 800789c:	b004      	add	sp, #16
 800789e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078a2:	6823      	ldr	r3, [r4, #0]
 80078a4:	f043 0320 	orr.w	r3, r3, #32
 80078a8:	6023      	str	r3, [r4, #0]
 80078aa:	4833      	ldr	r0, [pc, #204]	; (8007978 <_printf_i+0x240>)
 80078ac:	2778      	movs	r7, #120	; 0x78
 80078ae:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80078b2:	6823      	ldr	r3, [r4, #0]
 80078b4:	6829      	ldr	r1, [r5, #0]
 80078b6:	061f      	lsls	r7, r3, #24
 80078b8:	f851 6b04 	ldr.w	r6, [r1], #4
 80078bc:	d402      	bmi.n	80078c4 <_printf_i+0x18c>
 80078be:	065f      	lsls	r7, r3, #25
 80078c0:	bf48      	it	mi
 80078c2:	b2b6      	uxthmi	r6, r6
 80078c4:	07df      	lsls	r7, r3, #31
 80078c6:	bf48      	it	mi
 80078c8:	f043 0320 	orrmi.w	r3, r3, #32
 80078cc:	6029      	str	r1, [r5, #0]
 80078ce:	bf48      	it	mi
 80078d0:	6023      	strmi	r3, [r4, #0]
 80078d2:	b91e      	cbnz	r6, 80078dc <_printf_i+0x1a4>
 80078d4:	6823      	ldr	r3, [r4, #0]
 80078d6:	f023 0320 	bic.w	r3, r3, #32
 80078da:	6023      	str	r3, [r4, #0]
 80078dc:	2310      	movs	r3, #16
 80078de:	e7a7      	b.n	8007830 <_printf_i+0xf8>
 80078e0:	4824      	ldr	r0, [pc, #144]	; (8007974 <_printf_i+0x23c>)
 80078e2:	e7e4      	b.n	80078ae <_printf_i+0x176>
 80078e4:	4615      	mov	r5, r2
 80078e6:	e7bd      	b.n	8007864 <_printf_i+0x12c>
 80078e8:	682b      	ldr	r3, [r5, #0]
 80078ea:	6826      	ldr	r6, [r4, #0]
 80078ec:	6961      	ldr	r1, [r4, #20]
 80078ee:	1d18      	adds	r0, r3, #4
 80078f0:	6028      	str	r0, [r5, #0]
 80078f2:	0635      	lsls	r5, r6, #24
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	d501      	bpl.n	80078fc <_printf_i+0x1c4>
 80078f8:	6019      	str	r1, [r3, #0]
 80078fa:	e002      	b.n	8007902 <_printf_i+0x1ca>
 80078fc:	0670      	lsls	r0, r6, #25
 80078fe:	d5fb      	bpl.n	80078f8 <_printf_i+0x1c0>
 8007900:	8019      	strh	r1, [r3, #0]
 8007902:	2300      	movs	r3, #0
 8007904:	6123      	str	r3, [r4, #16]
 8007906:	4615      	mov	r5, r2
 8007908:	e7bc      	b.n	8007884 <_printf_i+0x14c>
 800790a:	682b      	ldr	r3, [r5, #0]
 800790c:	1d1a      	adds	r2, r3, #4
 800790e:	602a      	str	r2, [r5, #0]
 8007910:	681d      	ldr	r5, [r3, #0]
 8007912:	6862      	ldr	r2, [r4, #4]
 8007914:	2100      	movs	r1, #0
 8007916:	4628      	mov	r0, r5
 8007918:	f7f8 fc5a 	bl	80001d0 <memchr>
 800791c:	b108      	cbz	r0, 8007922 <_printf_i+0x1ea>
 800791e:	1b40      	subs	r0, r0, r5
 8007920:	6060      	str	r0, [r4, #4]
 8007922:	6863      	ldr	r3, [r4, #4]
 8007924:	6123      	str	r3, [r4, #16]
 8007926:	2300      	movs	r3, #0
 8007928:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800792c:	e7aa      	b.n	8007884 <_printf_i+0x14c>
 800792e:	6923      	ldr	r3, [r4, #16]
 8007930:	462a      	mov	r2, r5
 8007932:	4649      	mov	r1, r9
 8007934:	4640      	mov	r0, r8
 8007936:	47d0      	blx	sl
 8007938:	3001      	adds	r0, #1
 800793a:	d0ad      	beq.n	8007898 <_printf_i+0x160>
 800793c:	6823      	ldr	r3, [r4, #0]
 800793e:	079b      	lsls	r3, r3, #30
 8007940:	d413      	bmi.n	800796a <_printf_i+0x232>
 8007942:	68e0      	ldr	r0, [r4, #12]
 8007944:	9b03      	ldr	r3, [sp, #12]
 8007946:	4298      	cmp	r0, r3
 8007948:	bfb8      	it	lt
 800794a:	4618      	movlt	r0, r3
 800794c:	e7a6      	b.n	800789c <_printf_i+0x164>
 800794e:	2301      	movs	r3, #1
 8007950:	4632      	mov	r2, r6
 8007952:	4649      	mov	r1, r9
 8007954:	4640      	mov	r0, r8
 8007956:	47d0      	blx	sl
 8007958:	3001      	adds	r0, #1
 800795a:	d09d      	beq.n	8007898 <_printf_i+0x160>
 800795c:	3501      	adds	r5, #1
 800795e:	68e3      	ldr	r3, [r4, #12]
 8007960:	9903      	ldr	r1, [sp, #12]
 8007962:	1a5b      	subs	r3, r3, r1
 8007964:	42ab      	cmp	r3, r5
 8007966:	dcf2      	bgt.n	800794e <_printf_i+0x216>
 8007968:	e7eb      	b.n	8007942 <_printf_i+0x20a>
 800796a:	2500      	movs	r5, #0
 800796c:	f104 0619 	add.w	r6, r4, #25
 8007970:	e7f5      	b.n	800795e <_printf_i+0x226>
 8007972:	bf00      	nop
 8007974:	0801d6fa 	.word	0x0801d6fa
 8007978:	0801d70b 	.word	0x0801d70b

0800797c <std>:
 800797c:	2300      	movs	r3, #0
 800797e:	b510      	push	{r4, lr}
 8007980:	4604      	mov	r4, r0
 8007982:	e9c0 3300 	strd	r3, r3, [r0]
 8007986:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800798a:	6083      	str	r3, [r0, #8]
 800798c:	8181      	strh	r1, [r0, #12]
 800798e:	6643      	str	r3, [r0, #100]	; 0x64
 8007990:	81c2      	strh	r2, [r0, #14]
 8007992:	6183      	str	r3, [r0, #24]
 8007994:	4619      	mov	r1, r3
 8007996:	2208      	movs	r2, #8
 8007998:	305c      	adds	r0, #92	; 0x5c
 800799a:	f000 f9e5 	bl	8007d68 <memset>
 800799e:	4b05      	ldr	r3, [pc, #20]	; (80079b4 <std+0x38>)
 80079a0:	6263      	str	r3, [r4, #36]	; 0x24
 80079a2:	4b05      	ldr	r3, [pc, #20]	; (80079b8 <std+0x3c>)
 80079a4:	62a3      	str	r3, [r4, #40]	; 0x28
 80079a6:	4b05      	ldr	r3, [pc, #20]	; (80079bc <std+0x40>)
 80079a8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80079aa:	4b05      	ldr	r3, [pc, #20]	; (80079c0 <std+0x44>)
 80079ac:	6224      	str	r4, [r4, #32]
 80079ae:	6323      	str	r3, [r4, #48]	; 0x30
 80079b0:	bd10      	pop	{r4, pc}
 80079b2:	bf00      	nop
 80079b4:	08007bb9 	.word	0x08007bb9
 80079b8:	08007bdb 	.word	0x08007bdb
 80079bc:	08007c13 	.word	0x08007c13
 80079c0:	08007c37 	.word	0x08007c37

080079c4 <stdio_exit_handler>:
 80079c4:	4a02      	ldr	r2, [pc, #8]	; (80079d0 <stdio_exit_handler+0xc>)
 80079c6:	4903      	ldr	r1, [pc, #12]	; (80079d4 <stdio_exit_handler+0x10>)
 80079c8:	4803      	ldr	r0, [pc, #12]	; (80079d8 <stdio_exit_handler+0x14>)
 80079ca:	f000 b869 	b.w	8007aa0 <_fwalk_sglue>
 80079ce:	bf00      	nop
 80079d0:	20000010 	.word	0x20000010
 80079d4:	080097e9 	.word	0x080097e9
 80079d8:	2000001c 	.word	0x2000001c

080079dc <cleanup_stdio>:
 80079dc:	6841      	ldr	r1, [r0, #4]
 80079de:	4b0c      	ldr	r3, [pc, #48]	; (8007a10 <cleanup_stdio+0x34>)
 80079e0:	4299      	cmp	r1, r3
 80079e2:	b510      	push	{r4, lr}
 80079e4:	4604      	mov	r4, r0
 80079e6:	d001      	beq.n	80079ec <cleanup_stdio+0x10>
 80079e8:	f001 fefe 	bl	80097e8 <_fflush_r>
 80079ec:	68a1      	ldr	r1, [r4, #8]
 80079ee:	4b09      	ldr	r3, [pc, #36]	; (8007a14 <cleanup_stdio+0x38>)
 80079f0:	4299      	cmp	r1, r3
 80079f2:	d002      	beq.n	80079fa <cleanup_stdio+0x1e>
 80079f4:	4620      	mov	r0, r4
 80079f6:	f001 fef7 	bl	80097e8 <_fflush_r>
 80079fa:	68e1      	ldr	r1, [r4, #12]
 80079fc:	4b06      	ldr	r3, [pc, #24]	; (8007a18 <cleanup_stdio+0x3c>)
 80079fe:	4299      	cmp	r1, r3
 8007a00:	d004      	beq.n	8007a0c <cleanup_stdio+0x30>
 8007a02:	4620      	mov	r0, r4
 8007a04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a08:	f001 beee 	b.w	80097e8 <_fflush_r>
 8007a0c:	bd10      	pop	{r4, pc}
 8007a0e:	bf00      	nop
 8007a10:	2000f3a4 	.word	0x2000f3a4
 8007a14:	2000f40c 	.word	0x2000f40c
 8007a18:	2000f474 	.word	0x2000f474

08007a1c <global_stdio_init.part.0>:
 8007a1c:	b510      	push	{r4, lr}
 8007a1e:	4b0b      	ldr	r3, [pc, #44]	; (8007a4c <global_stdio_init.part.0+0x30>)
 8007a20:	4c0b      	ldr	r4, [pc, #44]	; (8007a50 <global_stdio_init.part.0+0x34>)
 8007a22:	4a0c      	ldr	r2, [pc, #48]	; (8007a54 <global_stdio_init.part.0+0x38>)
 8007a24:	601a      	str	r2, [r3, #0]
 8007a26:	4620      	mov	r0, r4
 8007a28:	2200      	movs	r2, #0
 8007a2a:	2104      	movs	r1, #4
 8007a2c:	f7ff ffa6 	bl	800797c <std>
 8007a30:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007a34:	2201      	movs	r2, #1
 8007a36:	2109      	movs	r1, #9
 8007a38:	f7ff ffa0 	bl	800797c <std>
 8007a3c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8007a40:	2202      	movs	r2, #2
 8007a42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a46:	2112      	movs	r1, #18
 8007a48:	f7ff bf98 	b.w	800797c <std>
 8007a4c:	2000f4dc 	.word	0x2000f4dc
 8007a50:	2000f3a4 	.word	0x2000f3a4
 8007a54:	080079c5 	.word	0x080079c5

08007a58 <__sfp_lock_acquire>:
 8007a58:	4801      	ldr	r0, [pc, #4]	; (8007a60 <__sfp_lock_acquire+0x8>)
 8007a5a:	f000 ba01 	b.w	8007e60 <__retarget_lock_acquire_recursive>
 8007a5e:	bf00      	nop
 8007a60:	2000f4e5 	.word	0x2000f4e5

08007a64 <__sfp_lock_release>:
 8007a64:	4801      	ldr	r0, [pc, #4]	; (8007a6c <__sfp_lock_release+0x8>)
 8007a66:	f000 b9fc 	b.w	8007e62 <__retarget_lock_release_recursive>
 8007a6a:	bf00      	nop
 8007a6c:	2000f4e5 	.word	0x2000f4e5

08007a70 <__sinit>:
 8007a70:	b510      	push	{r4, lr}
 8007a72:	4604      	mov	r4, r0
 8007a74:	f7ff fff0 	bl	8007a58 <__sfp_lock_acquire>
 8007a78:	6a23      	ldr	r3, [r4, #32]
 8007a7a:	b11b      	cbz	r3, 8007a84 <__sinit+0x14>
 8007a7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a80:	f7ff bff0 	b.w	8007a64 <__sfp_lock_release>
 8007a84:	4b04      	ldr	r3, [pc, #16]	; (8007a98 <__sinit+0x28>)
 8007a86:	6223      	str	r3, [r4, #32]
 8007a88:	4b04      	ldr	r3, [pc, #16]	; (8007a9c <__sinit+0x2c>)
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d1f5      	bne.n	8007a7c <__sinit+0xc>
 8007a90:	f7ff ffc4 	bl	8007a1c <global_stdio_init.part.0>
 8007a94:	e7f2      	b.n	8007a7c <__sinit+0xc>
 8007a96:	bf00      	nop
 8007a98:	080079dd 	.word	0x080079dd
 8007a9c:	2000f4dc 	.word	0x2000f4dc

08007aa0 <_fwalk_sglue>:
 8007aa0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007aa4:	4607      	mov	r7, r0
 8007aa6:	4688      	mov	r8, r1
 8007aa8:	4614      	mov	r4, r2
 8007aaa:	2600      	movs	r6, #0
 8007aac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007ab0:	f1b9 0901 	subs.w	r9, r9, #1
 8007ab4:	d505      	bpl.n	8007ac2 <_fwalk_sglue+0x22>
 8007ab6:	6824      	ldr	r4, [r4, #0]
 8007ab8:	2c00      	cmp	r4, #0
 8007aba:	d1f7      	bne.n	8007aac <_fwalk_sglue+0xc>
 8007abc:	4630      	mov	r0, r6
 8007abe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ac2:	89ab      	ldrh	r3, [r5, #12]
 8007ac4:	2b01      	cmp	r3, #1
 8007ac6:	d907      	bls.n	8007ad8 <_fwalk_sglue+0x38>
 8007ac8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007acc:	3301      	adds	r3, #1
 8007ace:	d003      	beq.n	8007ad8 <_fwalk_sglue+0x38>
 8007ad0:	4629      	mov	r1, r5
 8007ad2:	4638      	mov	r0, r7
 8007ad4:	47c0      	blx	r8
 8007ad6:	4306      	orrs	r6, r0
 8007ad8:	3568      	adds	r5, #104	; 0x68
 8007ada:	e7e9      	b.n	8007ab0 <_fwalk_sglue+0x10>

08007adc <iprintf>:
 8007adc:	b40f      	push	{r0, r1, r2, r3}
 8007ade:	b507      	push	{r0, r1, r2, lr}
 8007ae0:	4906      	ldr	r1, [pc, #24]	; (8007afc <iprintf+0x20>)
 8007ae2:	ab04      	add	r3, sp, #16
 8007ae4:	6808      	ldr	r0, [r1, #0]
 8007ae6:	f853 2b04 	ldr.w	r2, [r3], #4
 8007aea:	6881      	ldr	r1, [r0, #8]
 8007aec:	9301      	str	r3, [sp, #4]
 8007aee:	f001 fcdb 	bl	80094a8 <_vfiprintf_r>
 8007af2:	b003      	add	sp, #12
 8007af4:	f85d eb04 	ldr.w	lr, [sp], #4
 8007af8:	b004      	add	sp, #16
 8007afa:	4770      	bx	lr
 8007afc:	20000068 	.word	0x20000068

08007b00 <_puts_r>:
 8007b00:	6a03      	ldr	r3, [r0, #32]
 8007b02:	b570      	push	{r4, r5, r6, lr}
 8007b04:	6884      	ldr	r4, [r0, #8]
 8007b06:	4605      	mov	r5, r0
 8007b08:	460e      	mov	r6, r1
 8007b0a:	b90b      	cbnz	r3, 8007b10 <_puts_r+0x10>
 8007b0c:	f7ff ffb0 	bl	8007a70 <__sinit>
 8007b10:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007b12:	07db      	lsls	r3, r3, #31
 8007b14:	d405      	bmi.n	8007b22 <_puts_r+0x22>
 8007b16:	89a3      	ldrh	r3, [r4, #12]
 8007b18:	0598      	lsls	r0, r3, #22
 8007b1a:	d402      	bmi.n	8007b22 <_puts_r+0x22>
 8007b1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007b1e:	f000 f99f 	bl	8007e60 <__retarget_lock_acquire_recursive>
 8007b22:	89a3      	ldrh	r3, [r4, #12]
 8007b24:	0719      	lsls	r1, r3, #28
 8007b26:	d513      	bpl.n	8007b50 <_puts_r+0x50>
 8007b28:	6923      	ldr	r3, [r4, #16]
 8007b2a:	b18b      	cbz	r3, 8007b50 <_puts_r+0x50>
 8007b2c:	3e01      	subs	r6, #1
 8007b2e:	68a3      	ldr	r3, [r4, #8]
 8007b30:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007b34:	3b01      	subs	r3, #1
 8007b36:	60a3      	str	r3, [r4, #8]
 8007b38:	b9e9      	cbnz	r1, 8007b76 <_puts_r+0x76>
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	da2e      	bge.n	8007b9c <_puts_r+0x9c>
 8007b3e:	4622      	mov	r2, r4
 8007b40:	210a      	movs	r1, #10
 8007b42:	4628      	mov	r0, r5
 8007b44:	f000 f87b 	bl	8007c3e <__swbuf_r>
 8007b48:	3001      	adds	r0, #1
 8007b4a:	d007      	beq.n	8007b5c <_puts_r+0x5c>
 8007b4c:	250a      	movs	r5, #10
 8007b4e:	e007      	b.n	8007b60 <_puts_r+0x60>
 8007b50:	4621      	mov	r1, r4
 8007b52:	4628      	mov	r0, r5
 8007b54:	f000 f8b0 	bl	8007cb8 <__swsetup_r>
 8007b58:	2800      	cmp	r0, #0
 8007b5a:	d0e7      	beq.n	8007b2c <_puts_r+0x2c>
 8007b5c:	f04f 35ff 	mov.w	r5, #4294967295
 8007b60:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007b62:	07da      	lsls	r2, r3, #31
 8007b64:	d405      	bmi.n	8007b72 <_puts_r+0x72>
 8007b66:	89a3      	ldrh	r3, [r4, #12]
 8007b68:	059b      	lsls	r3, r3, #22
 8007b6a:	d402      	bmi.n	8007b72 <_puts_r+0x72>
 8007b6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007b6e:	f000 f978 	bl	8007e62 <__retarget_lock_release_recursive>
 8007b72:	4628      	mov	r0, r5
 8007b74:	bd70      	pop	{r4, r5, r6, pc}
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	da04      	bge.n	8007b84 <_puts_r+0x84>
 8007b7a:	69a2      	ldr	r2, [r4, #24]
 8007b7c:	429a      	cmp	r2, r3
 8007b7e:	dc06      	bgt.n	8007b8e <_puts_r+0x8e>
 8007b80:	290a      	cmp	r1, #10
 8007b82:	d004      	beq.n	8007b8e <_puts_r+0x8e>
 8007b84:	6823      	ldr	r3, [r4, #0]
 8007b86:	1c5a      	adds	r2, r3, #1
 8007b88:	6022      	str	r2, [r4, #0]
 8007b8a:	7019      	strb	r1, [r3, #0]
 8007b8c:	e7cf      	b.n	8007b2e <_puts_r+0x2e>
 8007b8e:	4622      	mov	r2, r4
 8007b90:	4628      	mov	r0, r5
 8007b92:	f000 f854 	bl	8007c3e <__swbuf_r>
 8007b96:	3001      	adds	r0, #1
 8007b98:	d1c9      	bne.n	8007b2e <_puts_r+0x2e>
 8007b9a:	e7df      	b.n	8007b5c <_puts_r+0x5c>
 8007b9c:	6823      	ldr	r3, [r4, #0]
 8007b9e:	250a      	movs	r5, #10
 8007ba0:	1c5a      	adds	r2, r3, #1
 8007ba2:	6022      	str	r2, [r4, #0]
 8007ba4:	701d      	strb	r5, [r3, #0]
 8007ba6:	e7db      	b.n	8007b60 <_puts_r+0x60>

08007ba8 <puts>:
 8007ba8:	4b02      	ldr	r3, [pc, #8]	; (8007bb4 <puts+0xc>)
 8007baa:	4601      	mov	r1, r0
 8007bac:	6818      	ldr	r0, [r3, #0]
 8007bae:	f7ff bfa7 	b.w	8007b00 <_puts_r>
 8007bb2:	bf00      	nop
 8007bb4:	20000068 	.word	0x20000068

08007bb8 <__sread>:
 8007bb8:	b510      	push	{r4, lr}
 8007bba:	460c      	mov	r4, r1
 8007bbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bc0:	f000 f900 	bl	8007dc4 <_read_r>
 8007bc4:	2800      	cmp	r0, #0
 8007bc6:	bfab      	itete	ge
 8007bc8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007bca:	89a3      	ldrhlt	r3, [r4, #12]
 8007bcc:	181b      	addge	r3, r3, r0
 8007bce:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007bd2:	bfac      	ite	ge
 8007bd4:	6563      	strge	r3, [r4, #84]	; 0x54
 8007bd6:	81a3      	strhlt	r3, [r4, #12]
 8007bd8:	bd10      	pop	{r4, pc}

08007bda <__swrite>:
 8007bda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007bde:	461f      	mov	r7, r3
 8007be0:	898b      	ldrh	r3, [r1, #12]
 8007be2:	05db      	lsls	r3, r3, #23
 8007be4:	4605      	mov	r5, r0
 8007be6:	460c      	mov	r4, r1
 8007be8:	4616      	mov	r6, r2
 8007bea:	d505      	bpl.n	8007bf8 <__swrite+0x1e>
 8007bec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bf0:	2302      	movs	r3, #2
 8007bf2:	2200      	movs	r2, #0
 8007bf4:	f000 f8d4 	bl	8007da0 <_lseek_r>
 8007bf8:	89a3      	ldrh	r3, [r4, #12]
 8007bfa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007bfe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007c02:	81a3      	strh	r3, [r4, #12]
 8007c04:	4632      	mov	r2, r6
 8007c06:	463b      	mov	r3, r7
 8007c08:	4628      	mov	r0, r5
 8007c0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007c0e:	f000 b8eb 	b.w	8007de8 <_write_r>

08007c12 <__sseek>:
 8007c12:	b510      	push	{r4, lr}
 8007c14:	460c      	mov	r4, r1
 8007c16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c1a:	f000 f8c1 	bl	8007da0 <_lseek_r>
 8007c1e:	1c43      	adds	r3, r0, #1
 8007c20:	89a3      	ldrh	r3, [r4, #12]
 8007c22:	bf15      	itete	ne
 8007c24:	6560      	strne	r0, [r4, #84]	; 0x54
 8007c26:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007c2a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007c2e:	81a3      	strheq	r3, [r4, #12]
 8007c30:	bf18      	it	ne
 8007c32:	81a3      	strhne	r3, [r4, #12]
 8007c34:	bd10      	pop	{r4, pc}

08007c36 <__sclose>:
 8007c36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c3a:	f000 b8a1 	b.w	8007d80 <_close_r>

08007c3e <__swbuf_r>:
 8007c3e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c40:	460e      	mov	r6, r1
 8007c42:	4614      	mov	r4, r2
 8007c44:	4605      	mov	r5, r0
 8007c46:	b118      	cbz	r0, 8007c50 <__swbuf_r+0x12>
 8007c48:	6a03      	ldr	r3, [r0, #32]
 8007c4a:	b90b      	cbnz	r3, 8007c50 <__swbuf_r+0x12>
 8007c4c:	f7ff ff10 	bl	8007a70 <__sinit>
 8007c50:	69a3      	ldr	r3, [r4, #24]
 8007c52:	60a3      	str	r3, [r4, #8]
 8007c54:	89a3      	ldrh	r3, [r4, #12]
 8007c56:	071a      	lsls	r2, r3, #28
 8007c58:	d525      	bpl.n	8007ca6 <__swbuf_r+0x68>
 8007c5a:	6923      	ldr	r3, [r4, #16]
 8007c5c:	b31b      	cbz	r3, 8007ca6 <__swbuf_r+0x68>
 8007c5e:	6823      	ldr	r3, [r4, #0]
 8007c60:	6922      	ldr	r2, [r4, #16]
 8007c62:	1a98      	subs	r0, r3, r2
 8007c64:	6963      	ldr	r3, [r4, #20]
 8007c66:	b2f6      	uxtb	r6, r6
 8007c68:	4283      	cmp	r3, r0
 8007c6a:	4637      	mov	r7, r6
 8007c6c:	dc04      	bgt.n	8007c78 <__swbuf_r+0x3a>
 8007c6e:	4621      	mov	r1, r4
 8007c70:	4628      	mov	r0, r5
 8007c72:	f001 fdb9 	bl	80097e8 <_fflush_r>
 8007c76:	b9e0      	cbnz	r0, 8007cb2 <__swbuf_r+0x74>
 8007c78:	68a3      	ldr	r3, [r4, #8]
 8007c7a:	3b01      	subs	r3, #1
 8007c7c:	60a3      	str	r3, [r4, #8]
 8007c7e:	6823      	ldr	r3, [r4, #0]
 8007c80:	1c5a      	adds	r2, r3, #1
 8007c82:	6022      	str	r2, [r4, #0]
 8007c84:	701e      	strb	r6, [r3, #0]
 8007c86:	6962      	ldr	r2, [r4, #20]
 8007c88:	1c43      	adds	r3, r0, #1
 8007c8a:	429a      	cmp	r2, r3
 8007c8c:	d004      	beq.n	8007c98 <__swbuf_r+0x5a>
 8007c8e:	89a3      	ldrh	r3, [r4, #12]
 8007c90:	07db      	lsls	r3, r3, #31
 8007c92:	d506      	bpl.n	8007ca2 <__swbuf_r+0x64>
 8007c94:	2e0a      	cmp	r6, #10
 8007c96:	d104      	bne.n	8007ca2 <__swbuf_r+0x64>
 8007c98:	4621      	mov	r1, r4
 8007c9a:	4628      	mov	r0, r5
 8007c9c:	f001 fda4 	bl	80097e8 <_fflush_r>
 8007ca0:	b938      	cbnz	r0, 8007cb2 <__swbuf_r+0x74>
 8007ca2:	4638      	mov	r0, r7
 8007ca4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ca6:	4621      	mov	r1, r4
 8007ca8:	4628      	mov	r0, r5
 8007caa:	f000 f805 	bl	8007cb8 <__swsetup_r>
 8007cae:	2800      	cmp	r0, #0
 8007cb0:	d0d5      	beq.n	8007c5e <__swbuf_r+0x20>
 8007cb2:	f04f 37ff 	mov.w	r7, #4294967295
 8007cb6:	e7f4      	b.n	8007ca2 <__swbuf_r+0x64>

08007cb8 <__swsetup_r>:
 8007cb8:	b538      	push	{r3, r4, r5, lr}
 8007cba:	4b2a      	ldr	r3, [pc, #168]	; (8007d64 <__swsetup_r+0xac>)
 8007cbc:	4605      	mov	r5, r0
 8007cbe:	6818      	ldr	r0, [r3, #0]
 8007cc0:	460c      	mov	r4, r1
 8007cc2:	b118      	cbz	r0, 8007ccc <__swsetup_r+0x14>
 8007cc4:	6a03      	ldr	r3, [r0, #32]
 8007cc6:	b90b      	cbnz	r3, 8007ccc <__swsetup_r+0x14>
 8007cc8:	f7ff fed2 	bl	8007a70 <__sinit>
 8007ccc:	89a3      	ldrh	r3, [r4, #12]
 8007cce:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007cd2:	0718      	lsls	r0, r3, #28
 8007cd4:	d422      	bmi.n	8007d1c <__swsetup_r+0x64>
 8007cd6:	06d9      	lsls	r1, r3, #27
 8007cd8:	d407      	bmi.n	8007cea <__swsetup_r+0x32>
 8007cda:	2309      	movs	r3, #9
 8007cdc:	602b      	str	r3, [r5, #0]
 8007cde:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007ce2:	81a3      	strh	r3, [r4, #12]
 8007ce4:	f04f 30ff 	mov.w	r0, #4294967295
 8007ce8:	e034      	b.n	8007d54 <__swsetup_r+0x9c>
 8007cea:	0758      	lsls	r0, r3, #29
 8007cec:	d512      	bpl.n	8007d14 <__swsetup_r+0x5c>
 8007cee:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007cf0:	b141      	cbz	r1, 8007d04 <__swsetup_r+0x4c>
 8007cf2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007cf6:	4299      	cmp	r1, r3
 8007cf8:	d002      	beq.n	8007d00 <__swsetup_r+0x48>
 8007cfa:	4628      	mov	r0, r5
 8007cfc:	f000 ff2e 	bl	8008b5c <_free_r>
 8007d00:	2300      	movs	r3, #0
 8007d02:	6363      	str	r3, [r4, #52]	; 0x34
 8007d04:	89a3      	ldrh	r3, [r4, #12]
 8007d06:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007d0a:	81a3      	strh	r3, [r4, #12]
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	6063      	str	r3, [r4, #4]
 8007d10:	6923      	ldr	r3, [r4, #16]
 8007d12:	6023      	str	r3, [r4, #0]
 8007d14:	89a3      	ldrh	r3, [r4, #12]
 8007d16:	f043 0308 	orr.w	r3, r3, #8
 8007d1a:	81a3      	strh	r3, [r4, #12]
 8007d1c:	6923      	ldr	r3, [r4, #16]
 8007d1e:	b94b      	cbnz	r3, 8007d34 <__swsetup_r+0x7c>
 8007d20:	89a3      	ldrh	r3, [r4, #12]
 8007d22:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007d26:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007d2a:	d003      	beq.n	8007d34 <__swsetup_r+0x7c>
 8007d2c:	4621      	mov	r1, r4
 8007d2e:	4628      	mov	r0, r5
 8007d30:	f001 fda8 	bl	8009884 <__smakebuf_r>
 8007d34:	89a0      	ldrh	r0, [r4, #12]
 8007d36:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007d3a:	f010 0301 	ands.w	r3, r0, #1
 8007d3e:	d00a      	beq.n	8007d56 <__swsetup_r+0x9e>
 8007d40:	2300      	movs	r3, #0
 8007d42:	60a3      	str	r3, [r4, #8]
 8007d44:	6963      	ldr	r3, [r4, #20]
 8007d46:	425b      	negs	r3, r3
 8007d48:	61a3      	str	r3, [r4, #24]
 8007d4a:	6923      	ldr	r3, [r4, #16]
 8007d4c:	b943      	cbnz	r3, 8007d60 <__swsetup_r+0xa8>
 8007d4e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007d52:	d1c4      	bne.n	8007cde <__swsetup_r+0x26>
 8007d54:	bd38      	pop	{r3, r4, r5, pc}
 8007d56:	0781      	lsls	r1, r0, #30
 8007d58:	bf58      	it	pl
 8007d5a:	6963      	ldrpl	r3, [r4, #20]
 8007d5c:	60a3      	str	r3, [r4, #8]
 8007d5e:	e7f4      	b.n	8007d4a <__swsetup_r+0x92>
 8007d60:	2000      	movs	r0, #0
 8007d62:	e7f7      	b.n	8007d54 <__swsetup_r+0x9c>
 8007d64:	20000068 	.word	0x20000068

08007d68 <memset>:
 8007d68:	4402      	add	r2, r0
 8007d6a:	4603      	mov	r3, r0
 8007d6c:	4293      	cmp	r3, r2
 8007d6e:	d100      	bne.n	8007d72 <memset+0xa>
 8007d70:	4770      	bx	lr
 8007d72:	f803 1b01 	strb.w	r1, [r3], #1
 8007d76:	e7f9      	b.n	8007d6c <memset+0x4>

08007d78 <_localeconv_r>:
 8007d78:	4800      	ldr	r0, [pc, #0]	; (8007d7c <_localeconv_r+0x4>)
 8007d7a:	4770      	bx	lr
 8007d7c:	2000015c 	.word	0x2000015c

08007d80 <_close_r>:
 8007d80:	b538      	push	{r3, r4, r5, lr}
 8007d82:	4d06      	ldr	r5, [pc, #24]	; (8007d9c <_close_r+0x1c>)
 8007d84:	2300      	movs	r3, #0
 8007d86:	4604      	mov	r4, r0
 8007d88:	4608      	mov	r0, r1
 8007d8a:	602b      	str	r3, [r5, #0]
 8007d8c:	f7f9 fe0f 	bl	80019ae <_close>
 8007d90:	1c43      	adds	r3, r0, #1
 8007d92:	d102      	bne.n	8007d9a <_close_r+0x1a>
 8007d94:	682b      	ldr	r3, [r5, #0]
 8007d96:	b103      	cbz	r3, 8007d9a <_close_r+0x1a>
 8007d98:	6023      	str	r3, [r4, #0]
 8007d9a:	bd38      	pop	{r3, r4, r5, pc}
 8007d9c:	2000f4e0 	.word	0x2000f4e0

08007da0 <_lseek_r>:
 8007da0:	b538      	push	{r3, r4, r5, lr}
 8007da2:	4d07      	ldr	r5, [pc, #28]	; (8007dc0 <_lseek_r+0x20>)
 8007da4:	4604      	mov	r4, r0
 8007da6:	4608      	mov	r0, r1
 8007da8:	4611      	mov	r1, r2
 8007daa:	2200      	movs	r2, #0
 8007dac:	602a      	str	r2, [r5, #0]
 8007dae:	461a      	mov	r2, r3
 8007db0:	f7f9 fe24 	bl	80019fc <_lseek>
 8007db4:	1c43      	adds	r3, r0, #1
 8007db6:	d102      	bne.n	8007dbe <_lseek_r+0x1e>
 8007db8:	682b      	ldr	r3, [r5, #0]
 8007dba:	b103      	cbz	r3, 8007dbe <_lseek_r+0x1e>
 8007dbc:	6023      	str	r3, [r4, #0]
 8007dbe:	bd38      	pop	{r3, r4, r5, pc}
 8007dc0:	2000f4e0 	.word	0x2000f4e0

08007dc4 <_read_r>:
 8007dc4:	b538      	push	{r3, r4, r5, lr}
 8007dc6:	4d07      	ldr	r5, [pc, #28]	; (8007de4 <_read_r+0x20>)
 8007dc8:	4604      	mov	r4, r0
 8007dca:	4608      	mov	r0, r1
 8007dcc:	4611      	mov	r1, r2
 8007dce:	2200      	movs	r2, #0
 8007dd0:	602a      	str	r2, [r5, #0]
 8007dd2:	461a      	mov	r2, r3
 8007dd4:	f7f9 fdce 	bl	8001974 <_read>
 8007dd8:	1c43      	adds	r3, r0, #1
 8007dda:	d102      	bne.n	8007de2 <_read_r+0x1e>
 8007ddc:	682b      	ldr	r3, [r5, #0]
 8007dde:	b103      	cbz	r3, 8007de2 <_read_r+0x1e>
 8007de0:	6023      	str	r3, [r4, #0]
 8007de2:	bd38      	pop	{r3, r4, r5, pc}
 8007de4:	2000f4e0 	.word	0x2000f4e0

08007de8 <_write_r>:
 8007de8:	b538      	push	{r3, r4, r5, lr}
 8007dea:	4d07      	ldr	r5, [pc, #28]	; (8007e08 <_write_r+0x20>)
 8007dec:	4604      	mov	r4, r0
 8007dee:	4608      	mov	r0, r1
 8007df0:	4611      	mov	r1, r2
 8007df2:	2200      	movs	r2, #0
 8007df4:	602a      	str	r2, [r5, #0]
 8007df6:	461a      	mov	r2, r3
 8007df8:	f7f9 fba0 	bl	800153c <_write>
 8007dfc:	1c43      	adds	r3, r0, #1
 8007dfe:	d102      	bne.n	8007e06 <_write_r+0x1e>
 8007e00:	682b      	ldr	r3, [r5, #0]
 8007e02:	b103      	cbz	r3, 8007e06 <_write_r+0x1e>
 8007e04:	6023      	str	r3, [r4, #0]
 8007e06:	bd38      	pop	{r3, r4, r5, pc}
 8007e08:	2000f4e0 	.word	0x2000f4e0

08007e0c <__errno>:
 8007e0c:	4b01      	ldr	r3, [pc, #4]	; (8007e14 <__errno+0x8>)
 8007e0e:	6818      	ldr	r0, [r3, #0]
 8007e10:	4770      	bx	lr
 8007e12:	bf00      	nop
 8007e14:	20000068 	.word	0x20000068

08007e18 <__libc_init_array>:
 8007e18:	b570      	push	{r4, r5, r6, lr}
 8007e1a:	4d0d      	ldr	r5, [pc, #52]	; (8007e50 <__libc_init_array+0x38>)
 8007e1c:	4c0d      	ldr	r4, [pc, #52]	; (8007e54 <__libc_init_array+0x3c>)
 8007e1e:	1b64      	subs	r4, r4, r5
 8007e20:	10a4      	asrs	r4, r4, #2
 8007e22:	2600      	movs	r6, #0
 8007e24:	42a6      	cmp	r6, r4
 8007e26:	d109      	bne.n	8007e3c <__libc_init_array+0x24>
 8007e28:	4d0b      	ldr	r5, [pc, #44]	; (8007e58 <__libc_init_array+0x40>)
 8007e2a:	4c0c      	ldr	r4, [pc, #48]	; (8007e5c <__libc_init_array+0x44>)
 8007e2c:	f001 fff8 	bl	8009e20 <_init>
 8007e30:	1b64      	subs	r4, r4, r5
 8007e32:	10a4      	asrs	r4, r4, #2
 8007e34:	2600      	movs	r6, #0
 8007e36:	42a6      	cmp	r6, r4
 8007e38:	d105      	bne.n	8007e46 <__libc_init_array+0x2e>
 8007e3a:	bd70      	pop	{r4, r5, r6, pc}
 8007e3c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e40:	4798      	blx	r3
 8007e42:	3601      	adds	r6, #1
 8007e44:	e7ee      	b.n	8007e24 <__libc_init_array+0xc>
 8007e46:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e4a:	4798      	blx	r3
 8007e4c:	3601      	adds	r6, #1
 8007e4e:	e7f2      	b.n	8007e36 <__libc_init_array+0x1e>
 8007e50:	0801da64 	.word	0x0801da64
 8007e54:	0801da64 	.word	0x0801da64
 8007e58:	0801da64 	.word	0x0801da64
 8007e5c:	0801da68 	.word	0x0801da68

08007e60 <__retarget_lock_acquire_recursive>:
 8007e60:	4770      	bx	lr

08007e62 <__retarget_lock_release_recursive>:
 8007e62:	4770      	bx	lr

08007e64 <quorem>:
 8007e64:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e68:	6903      	ldr	r3, [r0, #16]
 8007e6a:	690c      	ldr	r4, [r1, #16]
 8007e6c:	42a3      	cmp	r3, r4
 8007e6e:	4607      	mov	r7, r0
 8007e70:	db7e      	blt.n	8007f70 <quorem+0x10c>
 8007e72:	3c01      	subs	r4, #1
 8007e74:	f101 0814 	add.w	r8, r1, #20
 8007e78:	f100 0514 	add.w	r5, r0, #20
 8007e7c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007e80:	9301      	str	r3, [sp, #4]
 8007e82:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007e86:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007e8a:	3301      	adds	r3, #1
 8007e8c:	429a      	cmp	r2, r3
 8007e8e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007e92:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007e96:	fbb2 f6f3 	udiv	r6, r2, r3
 8007e9a:	d331      	bcc.n	8007f00 <quorem+0x9c>
 8007e9c:	f04f 0e00 	mov.w	lr, #0
 8007ea0:	4640      	mov	r0, r8
 8007ea2:	46ac      	mov	ip, r5
 8007ea4:	46f2      	mov	sl, lr
 8007ea6:	f850 2b04 	ldr.w	r2, [r0], #4
 8007eaa:	b293      	uxth	r3, r2
 8007eac:	fb06 e303 	mla	r3, r6, r3, lr
 8007eb0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007eb4:	0c1a      	lsrs	r2, r3, #16
 8007eb6:	b29b      	uxth	r3, r3
 8007eb8:	ebaa 0303 	sub.w	r3, sl, r3
 8007ebc:	f8dc a000 	ldr.w	sl, [ip]
 8007ec0:	fa13 f38a 	uxtah	r3, r3, sl
 8007ec4:	fb06 220e 	mla	r2, r6, lr, r2
 8007ec8:	9300      	str	r3, [sp, #0]
 8007eca:	9b00      	ldr	r3, [sp, #0]
 8007ecc:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007ed0:	b292      	uxth	r2, r2
 8007ed2:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007ed6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007eda:	f8bd 3000 	ldrh.w	r3, [sp]
 8007ede:	4581      	cmp	r9, r0
 8007ee0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007ee4:	f84c 3b04 	str.w	r3, [ip], #4
 8007ee8:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007eec:	d2db      	bcs.n	8007ea6 <quorem+0x42>
 8007eee:	f855 300b 	ldr.w	r3, [r5, fp]
 8007ef2:	b92b      	cbnz	r3, 8007f00 <quorem+0x9c>
 8007ef4:	9b01      	ldr	r3, [sp, #4]
 8007ef6:	3b04      	subs	r3, #4
 8007ef8:	429d      	cmp	r5, r3
 8007efa:	461a      	mov	r2, r3
 8007efc:	d32c      	bcc.n	8007f58 <quorem+0xf4>
 8007efe:	613c      	str	r4, [r7, #16]
 8007f00:	4638      	mov	r0, r7
 8007f02:	f001 f9a7 	bl	8009254 <__mcmp>
 8007f06:	2800      	cmp	r0, #0
 8007f08:	db22      	blt.n	8007f50 <quorem+0xec>
 8007f0a:	3601      	adds	r6, #1
 8007f0c:	4629      	mov	r1, r5
 8007f0e:	2000      	movs	r0, #0
 8007f10:	f858 2b04 	ldr.w	r2, [r8], #4
 8007f14:	f8d1 c000 	ldr.w	ip, [r1]
 8007f18:	b293      	uxth	r3, r2
 8007f1a:	1ac3      	subs	r3, r0, r3
 8007f1c:	0c12      	lsrs	r2, r2, #16
 8007f1e:	fa13 f38c 	uxtah	r3, r3, ip
 8007f22:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8007f26:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007f2a:	b29b      	uxth	r3, r3
 8007f2c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007f30:	45c1      	cmp	r9, r8
 8007f32:	f841 3b04 	str.w	r3, [r1], #4
 8007f36:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007f3a:	d2e9      	bcs.n	8007f10 <quorem+0xac>
 8007f3c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007f40:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007f44:	b922      	cbnz	r2, 8007f50 <quorem+0xec>
 8007f46:	3b04      	subs	r3, #4
 8007f48:	429d      	cmp	r5, r3
 8007f4a:	461a      	mov	r2, r3
 8007f4c:	d30a      	bcc.n	8007f64 <quorem+0x100>
 8007f4e:	613c      	str	r4, [r7, #16]
 8007f50:	4630      	mov	r0, r6
 8007f52:	b003      	add	sp, #12
 8007f54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f58:	6812      	ldr	r2, [r2, #0]
 8007f5a:	3b04      	subs	r3, #4
 8007f5c:	2a00      	cmp	r2, #0
 8007f5e:	d1ce      	bne.n	8007efe <quorem+0x9a>
 8007f60:	3c01      	subs	r4, #1
 8007f62:	e7c9      	b.n	8007ef8 <quorem+0x94>
 8007f64:	6812      	ldr	r2, [r2, #0]
 8007f66:	3b04      	subs	r3, #4
 8007f68:	2a00      	cmp	r2, #0
 8007f6a:	d1f0      	bne.n	8007f4e <quorem+0xea>
 8007f6c:	3c01      	subs	r4, #1
 8007f6e:	e7eb      	b.n	8007f48 <quorem+0xe4>
 8007f70:	2000      	movs	r0, #0
 8007f72:	e7ee      	b.n	8007f52 <quorem+0xee>
 8007f74:	0000      	movs	r0, r0
	...

08007f78 <_dtoa_r>:
 8007f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f7c:	ed2d 8b04 	vpush	{d8-d9}
 8007f80:	69c5      	ldr	r5, [r0, #28]
 8007f82:	b093      	sub	sp, #76	; 0x4c
 8007f84:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007f88:	ec57 6b10 	vmov	r6, r7, d0
 8007f8c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007f90:	9107      	str	r1, [sp, #28]
 8007f92:	4604      	mov	r4, r0
 8007f94:	920a      	str	r2, [sp, #40]	; 0x28
 8007f96:	930d      	str	r3, [sp, #52]	; 0x34
 8007f98:	b975      	cbnz	r5, 8007fb8 <_dtoa_r+0x40>
 8007f9a:	2010      	movs	r0, #16
 8007f9c:	f000 fe2a 	bl	8008bf4 <malloc>
 8007fa0:	4602      	mov	r2, r0
 8007fa2:	61e0      	str	r0, [r4, #28]
 8007fa4:	b920      	cbnz	r0, 8007fb0 <_dtoa_r+0x38>
 8007fa6:	4bae      	ldr	r3, [pc, #696]	; (8008260 <_dtoa_r+0x2e8>)
 8007fa8:	21ef      	movs	r1, #239	; 0xef
 8007faa:	48ae      	ldr	r0, [pc, #696]	; (8008264 <_dtoa_r+0x2ec>)
 8007fac:	f001 fce6 	bl	800997c <__assert_func>
 8007fb0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007fb4:	6005      	str	r5, [r0, #0]
 8007fb6:	60c5      	str	r5, [r0, #12]
 8007fb8:	69e3      	ldr	r3, [r4, #28]
 8007fba:	6819      	ldr	r1, [r3, #0]
 8007fbc:	b151      	cbz	r1, 8007fd4 <_dtoa_r+0x5c>
 8007fbe:	685a      	ldr	r2, [r3, #4]
 8007fc0:	604a      	str	r2, [r1, #4]
 8007fc2:	2301      	movs	r3, #1
 8007fc4:	4093      	lsls	r3, r2
 8007fc6:	608b      	str	r3, [r1, #8]
 8007fc8:	4620      	mov	r0, r4
 8007fca:	f000 ff07 	bl	8008ddc <_Bfree>
 8007fce:	69e3      	ldr	r3, [r4, #28]
 8007fd0:	2200      	movs	r2, #0
 8007fd2:	601a      	str	r2, [r3, #0]
 8007fd4:	1e3b      	subs	r3, r7, #0
 8007fd6:	bfbb      	ittet	lt
 8007fd8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007fdc:	9303      	strlt	r3, [sp, #12]
 8007fde:	2300      	movge	r3, #0
 8007fe0:	2201      	movlt	r2, #1
 8007fe2:	bfac      	ite	ge
 8007fe4:	f8c8 3000 	strge.w	r3, [r8]
 8007fe8:	f8c8 2000 	strlt.w	r2, [r8]
 8007fec:	4b9e      	ldr	r3, [pc, #632]	; (8008268 <_dtoa_r+0x2f0>)
 8007fee:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007ff2:	ea33 0308 	bics.w	r3, r3, r8
 8007ff6:	d11b      	bne.n	8008030 <_dtoa_r+0xb8>
 8007ff8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007ffa:	f242 730f 	movw	r3, #9999	; 0x270f
 8007ffe:	6013      	str	r3, [r2, #0]
 8008000:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8008004:	4333      	orrs	r3, r6
 8008006:	f000 8593 	beq.w	8008b30 <_dtoa_r+0xbb8>
 800800a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800800c:	b963      	cbnz	r3, 8008028 <_dtoa_r+0xb0>
 800800e:	4b97      	ldr	r3, [pc, #604]	; (800826c <_dtoa_r+0x2f4>)
 8008010:	e027      	b.n	8008062 <_dtoa_r+0xea>
 8008012:	4b97      	ldr	r3, [pc, #604]	; (8008270 <_dtoa_r+0x2f8>)
 8008014:	9300      	str	r3, [sp, #0]
 8008016:	3308      	adds	r3, #8
 8008018:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800801a:	6013      	str	r3, [r2, #0]
 800801c:	9800      	ldr	r0, [sp, #0]
 800801e:	b013      	add	sp, #76	; 0x4c
 8008020:	ecbd 8b04 	vpop	{d8-d9}
 8008024:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008028:	4b90      	ldr	r3, [pc, #576]	; (800826c <_dtoa_r+0x2f4>)
 800802a:	9300      	str	r3, [sp, #0]
 800802c:	3303      	adds	r3, #3
 800802e:	e7f3      	b.n	8008018 <_dtoa_r+0xa0>
 8008030:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008034:	2200      	movs	r2, #0
 8008036:	ec51 0b17 	vmov	r0, r1, d7
 800803a:	eeb0 8a47 	vmov.f32	s16, s14
 800803e:	eef0 8a67 	vmov.f32	s17, s15
 8008042:	2300      	movs	r3, #0
 8008044:	f7f8 fd40 	bl	8000ac8 <__aeabi_dcmpeq>
 8008048:	4681      	mov	r9, r0
 800804a:	b160      	cbz	r0, 8008066 <_dtoa_r+0xee>
 800804c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800804e:	2301      	movs	r3, #1
 8008050:	6013      	str	r3, [r2, #0]
 8008052:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008054:	2b00      	cmp	r3, #0
 8008056:	f000 8568 	beq.w	8008b2a <_dtoa_r+0xbb2>
 800805a:	4b86      	ldr	r3, [pc, #536]	; (8008274 <_dtoa_r+0x2fc>)
 800805c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800805e:	6013      	str	r3, [r2, #0]
 8008060:	3b01      	subs	r3, #1
 8008062:	9300      	str	r3, [sp, #0]
 8008064:	e7da      	b.n	800801c <_dtoa_r+0xa4>
 8008066:	aa10      	add	r2, sp, #64	; 0x40
 8008068:	a911      	add	r1, sp, #68	; 0x44
 800806a:	4620      	mov	r0, r4
 800806c:	eeb0 0a48 	vmov.f32	s0, s16
 8008070:	eef0 0a68 	vmov.f32	s1, s17
 8008074:	f001 f994 	bl	80093a0 <__d2b>
 8008078:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800807c:	4682      	mov	sl, r0
 800807e:	2d00      	cmp	r5, #0
 8008080:	d07f      	beq.n	8008182 <_dtoa_r+0x20a>
 8008082:	ee18 3a90 	vmov	r3, s17
 8008086:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800808a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800808e:	ec51 0b18 	vmov	r0, r1, d8
 8008092:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008096:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800809a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800809e:	4619      	mov	r1, r3
 80080a0:	2200      	movs	r2, #0
 80080a2:	4b75      	ldr	r3, [pc, #468]	; (8008278 <_dtoa_r+0x300>)
 80080a4:	f7f8 f8f0 	bl	8000288 <__aeabi_dsub>
 80080a8:	a367      	add	r3, pc, #412	; (adr r3, 8008248 <_dtoa_r+0x2d0>)
 80080aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080ae:	f7f8 faa3 	bl	80005f8 <__aeabi_dmul>
 80080b2:	a367      	add	r3, pc, #412	; (adr r3, 8008250 <_dtoa_r+0x2d8>)
 80080b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080b8:	f7f8 f8e8 	bl	800028c <__adddf3>
 80080bc:	4606      	mov	r6, r0
 80080be:	4628      	mov	r0, r5
 80080c0:	460f      	mov	r7, r1
 80080c2:	f7f8 fa2f 	bl	8000524 <__aeabi_i2d>
 80080c6:	a364      	add	r3, pc, #400	; (adr r3, 8008258 <_dtoa_r+0x2e0>)
 80080c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080cc:	f7f8 fa94 	bl	80005f8 <__aeabi_dmul>
 80080d0:	4602      	mov	r2, r0
 80080d2:	460b      	mov	r3, r1
 80080d4:	4630      	mov	r0, r6
 80080d6:	4639      	mov	r1, r7
 80080d8:	f7f8 f8d8 	bl	800028c <__adddf3>
 80080dc:	4606      	mov	r6, r0
 80080de:	460f      	mov	r7, r1
 80080e0:	f7f8 fd3a 	bl	8000b58 <__aeabi_d2iz>
 80080e4:	2200      	movs	r2, #0
 80080e6:	4683      	mov	fp, r0
 80080e8:	2300      	movs	r3, #0
 80080ea:	4630      	mov	r0, r6
 80080ec:	4639      	mov	r1, r7
 80080ee:	f7f8 fcf5 	bl	8000adc <__aeabi_dcmplt>
 80080f2:	b148      	cbz	r0, 8008108 <_dtoa_r+0x190>
 80080f4:	4658      	mov	r0, fp
 80080f6:	f7f8 fa15 	bl	8000524 <__aeabi_i2d>
 80080fa:	4632      	mov	r2, r6
 80080fc:	463b      	mov	r3, r7
 80080fe:	f7f8 fce3 	bl	8000ac8 <__aeabi_dcmpeq>
 8008102:	b908      	cbnz	r0, 8008108 <_dtoa_r+0x190>
 8008104:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008108:	f1bb 0f16 	cmp.w	fp, #22
 800810c:	d857      	bhi.n	80081be <_dtoa_r+0x246>
 800810e:	4b5b      	ldr	r3, [pc, #364]	; (800827c <_dtoa_r+0x304>)
 8008110:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008114:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008118:	ec51 0b18 	vmov	r0, r1, d8
 800811c:	f7f8 fcde 	bl	8000adc <__aeabi_dcmplt>
 8008120:	2800      	cmp	r0, #0
 8008122:	d04e      	beq.n	80081c2 <_dtoa_r+0x24a>
 8008124:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008128:	2300      	movs	r3, #0
 800812a:	930c      	str	r3, [sp, #48]	; 0x30
 800812c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800812e:	1b5b      	subs	r3, r3, r5
 8008130:	1e5a      	subs	r2, r3, #1
 8008132:	bf45      	ittet	mi
 8008134:	f1c3 0301 	rsbmi	r3, r3, #1
 8008138:	9305      	strmi	r3, [sp, #20]
 800813a:	2300      	movpl	r3, #0
 800813c:	2300      	movmi	r3, #0
 800813e:	9206      	str	r2, [sp, #24]
 8008140:	bf54      	ite	pl
 8008142:	9305      	strpl	r3, [sp, #20]
 8008144:	9306      	strmi	r3, [sp, #24]
 8008146:	f1bb 0f00 	cmp.w	fp, #0
 800814a:	db3c      	blt.n	80081c6 <_dtoa_r+0x24e>
 800814c:	9b06      	ldr	r3, [sp, #24]
 800814e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8008152:	445b      	add	r3, fp
 8008154:	9306      	str	r3, [sp, #24]
 8008156:	2300      	movs	r3, #0
 8008158:	9308      	str	r3, [sp, #32]
 800815a:	9b07      	ldr	r3, [sp, #28]
 800815c:	2b09      	cmp	r3, #9
 800815e:	d868      	bhi.n	8008232 <_dtoa_r+0x2ba>
 8008160:	2b05      	cmp	r3, #5
 8008162:	bfc4      	itt	gt
 8008164:	3b04      	subgt	r3, #4
 8008166:	9307      	strgt	r3, [sp, #28]
 8008168:	9b07      	ldr	r3, [sp, #28]
 800816a:	f1a3 0302 	sub.w	r3, r3, #2
 800816e:	bfcc      	ite	gt
 8008170:	2500      	movgt	r5, #0
 8008172:	2501      	movle	r5, #1
 8008174:	2b03      	cmp	r3, #3
 8008176:	f200 8085 	bhi.w	8008284 <_dtoa_r+0x30c>
 800817a:	e8df f003 	tbb	[pc, r3]
 800817e:	3b2e      	.short	0x3b2e
 8008180:	5839      	.short	0x5839
 8008182:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008186:	441d      	add	r5, r3
 8008188:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800818c:	2b20      	cmp	r3, #32
 800818e:	bfc1      	itttt	gt
 8008190:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008194:	fa08 f803 	lslgt.w	r8, r8, r3
 8008198:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800819c:	fa26 f303 	lsrgt.w	r3, r6, r3
 80081a0:	bfd6      	itet	le
 80081a2:	f1c3 0320 	rsble	r3, r3, #32
 80081a6:	ea48 0003 	orrgt.w	r0, r8, r3
 80081aa:	fa06 f003 	lslle.w	r0, r6, r3
 80081ae:	f7f8 f9a9 	bl	8000504 <__aeabi_ui2d>
 80081b2:	2201      	movs	r2, #1
 80081b4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80081b8:	3d01      	subs	r5, #1
 80081ba:	920e      	str	r2, [sp, #56]	; 0x38
 80081bc:	e76f      	b.n	800809e <_dtoa_r+0x126>
 80081be:	2301      	movs	r3, #1
 80081c0:	e7b3      	b.n	800812a <_dtoa_r+0x1b2>
 80081c2:	900c      	str	r0, [sp, #48]	; 0x30
 80081c4:	e7b2      	b.n	800812c <_dtoa_r+0x1b4>
 80081c6:	9b05      	ldr	r3, [sp, #20]
 80081c8:	eba3 030b 	sub.w	r3, r3, fp
 80081cc:	9305      	str	r3, [sp, #20]
 80081ce:	f1cb 0300 	rsb	r3, fp, #0
 80081d2:	9308      	str	r3, [sp, #32]
 80081d4:	2300      	movs	r3, #0
 80081d6:	930b      	str	r3, [sp, #44]	; 0x2c
 80081d8:	e7bf      	b.n	800815a <_dtoa_r+0x1e2>
 80081da:	2300      	movs	r3, #0
 80081dc:	9309      	str	r3, [sp, #36]	; 0x24
 80081de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	dc52      	bgt.n	800828a <_dtoa_r+0x312>
 80081e4:	2301      	movs	r3, #1
 80081e6:	9301      	str	r3, [sp, #4]
 80081e8:	9304      	str	r3, [sp, #16]
 80081ea:	461a      	mov	r2, r3
 80081ec:	920a      	str	r2, [sp, #40]	; 0x28
 80081ee:	e00b      	b.n	8008208 <_dtoa_r+0x290>
 80081f0:	2301      	movs	r3, #1
 80081f2:	e7f3      	b.n	80081dc <_dtoa_r+0x264>
 80081f4:	2300      	movs	r3, #0
 80081f6:	9309      	str	r3, [sp, #36]	; 0x24
 80081f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80081fa:	445b      	add	r3, fp
 80081fc:	9301      	str	r3, [sp, #4]
 80081fe:	3301      	adds	r3, #1
 8008200:	2b01      	cmp	r3, #1
 8008202:	9304      	str	r3, [sp, #16]
 8008204:	bfb8      	it	lt
 8008206:	2301      	movlt	r3, #1
 8008208:	69e0      	ldr	r0, [r4, #28]
 800820a:	2100      	movs	r1, #0
 800820c:	2204      	movs	r2, #4
 800820e:	f102 0614 	add.w	r6, r2, #20
 8008212:	429e      	cmp	r6, r3
 8008214:	d93d      	bls.n	8008292 <_dtoa_r+0x31a>
 8008216:	6041      	str	r1, [r0, #4]
 8008218:	4620      	mov	r0, r4
 800821a:	f000 fd9f 	bl	8008d5c <_Balloc>
 800821e:	9000      	str	r0, [sp, #0]
 8008220:	2800      	cmp	r0, #0
 8008222:	d139      	bne.n	8008298 <_dtoa_r+0x320>
 8008224:	4b16      	ldr	r3, [pc, #88]	; (8008280 <_dtoa_r+0x308>)
 8008226:	4602      	mov	r2, r0
 8008228:	f240 11af 	movw	r1, #431	; 0x1af
 800822c:	e6bd      	b.n	8007faa <_dtoa_r+0x32>
 800822e:	2301      	movs	r3, #1
 8008230:	e7e1      	b.n	80081f6 <_dtoa_r+0x27e>
 8008232:	2501      	movs	r5, #1
 8008234:	2300      	movs	r3, #0
 8008236:	9307      	str	r3, [sp, #28]
 8008238:	9509      	str	r5, [sp, #36]	; 0x24
 800823a:	f04f 33ff 	mov.w	r3, #4294967295
 800823e:	9301      	str	r3, [sp, #4]
 8008240:	9304      	str	r3, [sp, #16]
 8008242:	2200      	movs	r2, #0
 8008244:	2312      	movs	r3, #18
 8008246:	e7d1      	b.n	80081ec <_dtoa_r+0x274>
 8008248:	636f4361 	.word	0x636f4361
 800824c:	3fd287a7 	.word	0x3fd287a7
 8008250:	8b60c8b3 	.word	0x8b60c8b3
 8008254:	3fc68a28 	.word	0x3fc68a28
 8008258:	509f79fb 	.word	0x509f79fb
 800825c:	3fd34413 	.word	0x3fd34413
 8008260:	0801d729 	.word	0x0801d729
 8008264:	0801d740 	.word	0x0801d740
 8008268:	7ff00000 	.word	0x7ff00000
 800826c:	0801d725 	.word	0x0801d725
 8008270:	0801d71c 	.word	0x0801d71c
 8008274:	0801d6f9 	.word	0x0801d6f9
 8008278:	3ff80000 	.word	0x3ff80000
 800827c:	0801d830 	.word	0x0801d830
 8008280:	0801d798 	.word	0x0801d798
 8008284:	2301      	movs	r3, #1
 8008286:	9309      	str	r3, [sp, #36]	; 0x24
 8008288:	e7d7      	b.n	800823a <_dtoa_r+0x2c2>
 800828a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800828c:	9301      	str	r3, [sp, #4]
 800828e:	9304      	str	r3, [sp, #16]
 8008290:	e7ba      	b.n	8008208 <_dtoa_r+0x290>
 8008292:	3101      	adds	r1, #1
 8008294:	0052      	lsls	r2, r2, #1
 8008296:	e7ba      	b.n	800820e <_dtoa_r+0x296>
 8008298:	69e3      	ldr	r3, [r4, #28]
 800829a:	9a00      	ldr	r2, [sp, #0]
 800829c:	601a      	str	r2, [r3, #0]
 800829e:	9b04      	ldr	r3, [sp, #16]
 80082a0:	2b0e      	cmp	r3, #14
 80082a2:	f200 80a8 	bhi.w	80083f6 <_dtoa_r+0x47e>
 80082a6:	2d00      	cmp	r5, #0
 80082a8:	f000 80a5 	beq.w	80083f6 <_dtoa_r+0x47e>
 80082ac:	f1bb 0f00 	cmp.w	fp, #0
 80082b0:	dd38      	ble.n	8008324 <_dtoa_r+0x3ac>
 80082b2:	4bc0      	ldr	r3, [pc, #768]	; (80085b4 <_dtoa_r+0x63c>)
 80082b4:	f00b 020f 	and.w	r2, fp, #15
 80082b8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80082bc:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80082c0:	e9d3 6700 	ldrd	r6, r7, [r3]
 80082c4:	ea4f 182b 	mov.w	r8, fp, asr #4
 80082c8:	d019      	beq.n	80082fe <_dtoa_r+0x386>
 80082ca:	4bbb      	ldr	r3, [pc, #748]	; (80085b8 <_dtoa_r+0x640>)
 80082cc:	ec51 0b18 	vmov	r0, r1, d8
 80082d0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80082d4:	f7f8 faba 	bl	800084c <__aeabi_ddiv>
 80082d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80082dc:	f008 080f 	and.w	r8, r8, #15
 80082e0:	2503      	movs	r5, #3
 80082e2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 80085b8 <_dtoa_r+0x640>
 80082e6:	f1b8 0f00 	cmp.w	r8, #0
 80082ea:	d10a      	bne.n	8008302 <_dtoa_r+0x38a>
 80082ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80082f0:	4632      	mov	r2, r6
 80082f2:	463b      	mov	r3, r7
 80082f4:	f7f8 faaa 	bl	800084c <__aeabi_ddiv>
 80082f8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80082fc:	e02b      	b.n	8008356 <_dtoa_r+0x3de>
 80082fe:	2502      	movs	r5, #2
 8008300:	e7ef      	b.n	80082e2 <_dtoa_r+0x36a>
 8008302:	f018 0f01 	tst.w	r8, #1
 8008306:	d008      	beq.n	800831a <_dtoa_r+0x3a2>
 8008308:	4630      	mov	r0, r6
 800830a:	4639      	mov	r1, r7
 800830c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008310:	f7f8 f972 	bl	80005f8 <__aeabi_dmul>
 8008314:	3501      	adds	r5, #1
 8008316:	4606      	mov	r6, r0
 8008318:	460f      	mov	r7, r1
 800831a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800831e:	f109 0908 	add.w	r9, r9, #8
 8008322:	e7e0      	b.n	80082e6 <_dtoa_r+0x36e>
 8008324:	f000 809f 	beq.w	8008466 <_dtoa_r+0x4ee>
 8008328:	f1cb 0600 	rsb	r6, fp, #0
 800832c:	4ba1      	ldr	r3, [pc, #644]	; (80085b4 <_dtoa_r+0x63c>)
 800832e:	4fa2      	ldr	r7, [pc, #648]	; (80085b8 <_dtoa_r+0x640>)
 8008330:	f006 020f 	and.w	r2, r6, #15
 8008334:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008338:	e9d3 2300 	ldrd	r2, r3, [r3]
 800833c:	ec51 0b18 	vmov	r0, r1, d8
 8008340:	f7f8 f95a 	bl	80005f8 <__aeabi_dmul>
 8008344:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008348:	1136      	asrs	r6, r6, #4
 800834a:	2300      	movs	r3, #0
 800834c:	2502      	movs	r5, #2
 800834e:	2e00      	cmp	r6, #0
 8008350:	d17e      	bne.n	8008450 <_dtoa_r+0x4d8>
 8008352:	2b00      	cmp	r3, #0
 8008354:	d1d0      	bne.n	80082f8 <_dtoa_r+0x380>
 8008356:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008358:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800835c:	2b00      	cmp	r3, #0
 800835e:	f000 8084 	beq.w	800846a <_dtoa_r+0x4f2>
 8008362:	4b96      	ldr	r3, [pc, #600]	; (80085bc <_dtoa_r+0x644>)
 8008364:	2200      	movs	r2, #0
 8008366:	4640      	mov	r0, r8
 8008368:	4649      	mov	r1, r9
 800836a:	f7f8 fbb7 	bl	8000adc <__aeabi_dcmplt>
 800836e:	2800      	cmp	r0, #0
 8008370:	d07b      	beq.n	800846a <_dtoa_r+0x4f2>
 8008372:	9b04      	ldr	r3, [sp, #16]
 8008374:	2b00      	cmp	r3, #0
 8008376:	d078      	beq.n	800846a <_dtoa_r+0x4f2>
 8008378:	9b01      	ldr	r3, [sp, #4]
 800837a:	2b00      	cmp	r3, #0
 800837c:	dd39      	ble.n	80083f2 <_dtoa_r+0x47a>
 800837e:	4b90      	ldr	r3, [pc, #576]	; (80085c0 <_dtoa_r+0x648>)
 8008380:	2200      	movs	r2, #0
 8008382:	4640      	mov	r0, r8
 8008384:	4649      	mov	r1, r9
 8008386:	f7f8 f937 	bl	80005f8 <__aeabi_dmul>
 800838a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800838e:	9e01      	ldr	r6, [sp, #4]
 8008390:	f10b 37ff 	add.w	r7, fp, #4294967295
 8008394:	3501      	adds	r5, #1
 8008396:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800839a:	4628      	mov	r0, r5
 800839c:	f7f8 f8c2 	bl	8000524 <__aeabi_i2d>
 80083a0:	4642      	mov	r2, r8
 80083a2:	464b      	mov	r3, r9
 80083a4:	f7f8 f928 	bl	80005f8 <__aeabi_dmul>
 80083a8:	4b86      	ldr	r3, [pc, #536]	; (80085c4 <_dtoa_r+0x64c>)
 80083aa:	2200      	movs	r2, #0
 80083ac:	f7f7 ff6e 	bl	800028c <__adddf3>
 80083b0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80083b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80083b8:	9303      	str	r3, [sp, #12]
 80083ba:	2e00      	cmp	r6, #0
 80083bc:	d158      	bne.n	8008470 <_dtoa_r+0x4f8>
 80083be:	4b82      	ldr	r3, [pc, #520]	; (80085c8 <_dtoa_r+0x650>)
 80083c0:	2200      	movs	r2, #0
 80083c2:	4640      	mov	r0, r8
 80083c4:	4649      	mov	r1, r9
 80083c6:	f7f7 ff5f 	bl	8000288 <__aeabi_dsub>
 80083ca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80083ce:	4680      	mov	r8, r0
 80083d0:	4689      	mov	r9, r1
 80083d2:	f7f8 fba1 	bl	8000b18 <__aeabi_dcmpgt>
 80083d6:	2800      	cmp	r0, #0
 80083d8:	f040 8296 	bne.w	8008908 <_dtoa_r+0x990>
 80083dc:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80083e0:	4640      	mov	r0, r8
 80083e2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80083e6:	4649      	mov	r1, r9
 80083e8:	f7f8 fb78 	bl	8000adc <__aeabi_dcmplt>
 80083ec:	2800      	cmp	r0, #0
 80083ee:	f040 8289 	bne.w	8008904 <_dtoa_r+0x98c>
 80083f2:	ed8d 8b02 	vstr	d8, [sp, #8]
 80083f6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	f2c0 814e 	blt.w	800869a <_dtoa_r+0x722>
 80083fe:	f1bb 0f0e 	cmp.w	fp, #14
 8008402:	f300 814a 	bgt.w	800869a <_dtoa_r+0x722>
 8008406:	4b6b      	ldr	r3, [pc, #428]	; (80085b4 <_dtoa_r+0x63c>)
 8008408:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800840c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008410:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008412:	2b00      	cmp	r3, #0
 8008414:	f280 80dc 	bge.w	80085d0 <_dtoa_r+0x658>
 8008418:	9b04      	ldr	r3, [sp, #16]
 800841a:	2b00      	cmp	r3, #0
 800841c:	f300 80d8 	bgt.w	80085d0 <_dtoa_r+0x658>
 8008420:	f040 826f 	bne.w	8008902 <_dtoa_r+0x98a>
 8008424:	4b68      	ldr	r3, [pc, #416]	; (80085c8 <_dtoa_r+0x650>)
 8008426:	2200      	movs	r2, #0
 8008428:	4640      	mov	r0, r8
 800842a:	4649      	mov	r1, r9
 800842c:	f7f8 f8e4 	bl	80005f8 <__aeabi_dmul>
 8008430:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008434:	f7f8 fb66 	bl	8000b04 <__aeabi_dcmpge>
 8008438:	9e04      	ldr	r6, [sp, #16]
 800843a:	4637      	mov	r7, r6
 800843c:	2800      	cmp	r0, #0
 800843e:	f040 8245 	bne.w	80088cc <_dtoa_r+0x954>
 8008442:	9d00      	ldr	r5, [sp, #0]
 8008444:	2331      	movs	r3, #49	; 0x31
 8008446:	f805 3b01 	strb.w	r3, [r5], #1
 800844a:	f10b 0b01 	add.w	fp, fp, #1
 800844e:	e241      	b.n	80088d4 <_dtoa_r+0x95c>
 8008450:	07f2      	lsls	r2, r6, #31
 8008452:	d505      	bpl.n	8008460 <_dtoa_r+0x4e8>
 8008454:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008458:	f7f8 f8ce 	bl	80005f8 <__aeabi_dmul>
 800845c:	3501      	adds	r5, #1
 800845e:	2301      	movs	r3, #1
 8008460:	1076      	asrs	r6, r6, #1
 8008462:	3708      	adds	r7, #8
 8008464:	e773      	b.n	800834e <_dtoa_r+0x3d6>
 8008466:	2502      	movs	r5, #2
 8008468:	e775      	b.n	8008356 <_dtoa_r+0x3de>
 800846a:	9e04      	ldr	r6, [sp, #16]
 800846c:	465f      	mov	r7, fp
 800846e:	e792      	b.n	8008396 <_dtoa_r+0x41e>
 8008470:	9900      	ldr	r1, [sp, #0]
 8008472:	4b50      	ldr	r3, [pc, #320]	; (80085b4 <_dtoa_r+0x63c>)
 8008474:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008478:	4431      	add	r1, r6
 800847a:	9102      	str	r1, [sp, #8]
 800847c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800847e:	eeb0 9a47 	vmov.f32	s18, s14
 8008482:	eef0 9a67 	vmov.f32	s19, s15
 8008486:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800848a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800848e:	2900      	cmp	r1, #0
 8008490:	d044      	beq.n	800851c <_dtoa_r+0x5a4>
 8008492:	494e      	ldr	r1, [pc, #312]	; (80085cc <_dtoa_r+0x654>)
 8008494:	2000      	movs	r0, #0
 8008496:	f7f8 f9d9 	bl	800084c <__aeabi_ddiv>
 800849a:	ec53 2b19 	vmov	r2, r3, d9
 800849e:	f7f7 fef3 	bl	8000288 <__aeabi_dsub>
 80084a2:	9d00      	ldr	r5, [sp, #0]
 80084a4:	ec41 0b19 	vmov	d9, r0, r1
 80084a8:	4649      	mov	r1, r9
 80084aa:	4640      	mov	r0, r8
 80084ac:	f7f8 fb54 	bl	8000b58 <__aeabi_d2iz>
 80084b0:	4606      	mov	r6, r0
 80084b2:	f7f8 f837 	bl	8000524 <__aeabi_i2d>
 80084b6:	4602      	mov	r2, r0
 80084b8:	460b      	mov	r3, r1
 80084ba:	4640      	mov	r0, r8
 80084bc:	4649      	mov	r1, r9
 80084be:	f7f7 fee3 	bl	8000288 <__aeabi_dsub>
 80084c2:	3630      	adds	r6, #48	; 0x30
 80084c4:	f805 6b01 	strb.w	r6, [r5], #1
 80084c8:	ec53 2b19 	vmov	r2, r3, d9
 80084cc:	4680      	mov	r8, r0
 80084ce:	4689      	mov	r9, r1
 80084d0:	f7f8 fb04 	bl	8000adc <__aeabi_dcmplt>
 80084d4:	2800      	cmp	r0, #0
 80084d6:	d164      	bne.n	80085a2 <_dtoa_r+0x62a>
 80084d8:	4642      	mov	r2, r8
 80084da:	464b      	mov	r3, r9
 80084dc:	4937      	ldr	r1, [pc, #220]	; (80085bc <_dtoa_r+0x644>)
 80084de:	2000      	movs	r0, #0
 80084e0:	f7f7 fed2 	bl	8000288 <__aeabi_dsub>
 80084e4:	ec53 2b19 	vmov	r2, r3, d9
 80084e8:	f7f8 faf8 	bl	8000adc <__aeabi_dcmplt>
 80084ec:	2800      	cmp	r0, #0
 80084ee:	f040 80b6 	bne.w	800865e <_dtoa_r+0x6e6>
 80084f2:	9b02      	ldr	r3, [sp, #8]
 80084f4:	429d      	cmp	r5, r3
 80084f6:	f43f af7c 	beq.w	80083f2 <_dtoa_r+0x47a>
 80084fa:	4b31      	ldr	r3, [pc, #196]	; (80085c0 <_dtoa_r+0x648>)
 80084fc:	ec51 0b19 	vmov	r0, r1, d9
 8008500:	2200      	movs	r2, #0
 8008502:	f7f8 f879 	bl	80005f8 <__aeabi_dmul>
 8008506:	4b2e      	ldr	r3, [pc, #184]	; (80085c0 <_dtoa_r+0x648>)
 8008508:	ec41 0b19 	vmov	d9, r0, r1
 800850c:	2200      	movs	r2, #0
 800850e:	4640      	mov	r0, r8
 8008510:	4649      	mov	r1, r9
 8008512:	f7f8 f871 	bl	80005f8 <__aeabi_dmul>
 8008516:	4680      	mov	r8, r0
 8008518:	4689      	mov	r9, r1
 800851a:	e7c5      	b.n	80084a8 <_dtoa_r+0x530>
 800851c:	ec51 0b17 	vmov	r0, r1, d7
 8008520:	f7f8 f86a 	bl	80005f8 <__aeabi_dmul>
 8008524:	9b02      	ldr	r3, [sp, #8]
 8008526:	9d00      	ldr	r5, [sp, #0]
 8008528:	930f      	str	r3, [sp, #60]	; 0x3c
 800852a:	ec41 0b19 	vmov	d9, r0, r1
 800852e:	4649      	mov	r1, r9
 8008530:	4640      	mov	r0, r8
 8008532:	f7f8 fb11 	bl	8000b58 <__aeabi_d2iz>
 8008536:	4606      	mov	r6, r0
 8008538:	f7f7 fff4 	bl	8000524 <__aeabi_i2d>
 800853c:	3630      	adds	r6, #48	; 0x30
 800853e:	4602      	mov	r2, r0
 8008540:	460b      	mov	r3, r1
 8008542:	4640      	mov	r0, r8
 8008544:	4649      	mov	r1, r9
 8008546:	f7f7 fe9f 	bl	8000288 <__aeabi_dsub>
 800854a:	f805 6b01 	strb.w	r6, [r5], #1
 800854e:	9b02      	ldr	r3, [sp, #8]
 8008550:	429d      	cmp	r5, r3
 8008552:	4680      	mov	r8, r0
 8008554:	4689      	mov	r9, r1
 8008556:	f04f 0200 	mov.w	r2, #0
 800855a:	d124      	bne.n	80085a6 <_dtoa_r+0x62e>
 800855c:	4b1b      	ldr	r3, [pc, #108]	; (80085cc <_dtoa_r+0x654>)
 800855e:	ec51 0b19 	vmov	r0, r1, d9
 8008562:	f7f7 fe93 	bl	800028c <__adddf3>
 8008566:	4602      	mov	r2, r0
 8008568:	460b      	mov	r3, r1
 800856a:	4640      	mov	r0, r8
 800856c:	4649      	mov	r1, r9
 800856e:	f7f8 fad3 	bl	8000b18 <__aeabi_dcmpgt>
 8008572:	2800      	cmp	r0, #0
 8008574:	d173      	bne.n	800865e <_dtoa_r+0x6e6>
 8008576:	ec53 2b19 	vmov	r2, r3, d9
 800857a:	4914      	ldr	r1, [pc, #80]	; (80085cc <_dtoa_r+0x654>)
 800857c:	2000      	movs	r0, #0
 800857e:	f7f7 fe83 	bl	8000288 <__aeabi_dsub>
 8008582:	4602      	mov	r2, r0
 8008584:	460b      	mov	r3, r1
 8008586:	4640      	mov	r0, r8
 8008588:	4649      	mov	r1, r9
 800858a:	f7f8 faa7 	bl	8000adc <__aeabi_dcmplt>
 800858e:	2800      	cmp	r0, #0
 8008590:	f43f af2f 	beq.w	80083f2 <_dtoa_r+0x47a>
 8008594:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008596:	1e6b      	subs	r3, r5, #1
 8008598:	930f      	str	r3, [sp, #60]	; 0x3c
 800859a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800859e:	2b30      	cmp	r3, #48	; 0x30
 80085a0:	d0f8      	beq.n	8008594 <_dtoa_r+0x61c>
 80085a2:	46bb      	mov	fp, r7
 80085a4:	e04a      	b.n	800863c <_dtoa_r+0x6c4>
 80085a6:	4b06      	ldr	r3, [pc, #24]	; (80085c0 <_dtoa_r+0x648>)
 80085a8:	f7f8 f826 	bl	80005f8 <__aeabi_dmul>
 80085ac:	4680      	mov	r8, r0
 80085ae:	4689      	mov	r9, r1
 80085b0:	e7bd      	b.n	800852e <_dtoa_r+0x5b6>
 80085b2:	bf00      	nop
 80085b4:	0801d830 	.word	0x0801d830
 80085b8:	0801d808 	.word	0x0801d808
 80085bc:	3ff00000 	.word	0x3ff00000
 80085c0:	40240000 	.word	0x40240000
 80085c4:	401c0000 	.word	0x401c0000
 80085c8:	40140000 	.word	0x40140000
 80085cc:	3fe00000 	.word	0x3fe00000
 80085d0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80085d4:	9d00      	ldr	r5, [sp, #0]
 80085d6:	4642      	mov	r2, r8
 80085d8:	464b      	mov	r3, r9
 80085da:	4630      	mov	r0, r6
 80085dc:	4639      	mov	r1, r7
 80085de:	f7f8 f935 	bl	800084c <__aeabi_ddiv>
 80085e2:	f7f8 fab9 	bl	8000b58 <__aeabi_d2iz>
 80085e6:	9001      	str	r0, [sp, #4]
 80085e8:	f7f7 ff9c 	bl	8000524 <__aeabi_i2d>
 80085ec:	4642      	mov	r2, r8
 80085ee:	464b      	mov	r3, r9
 80085f0:	f7f8 f802 	bl	80005f8 <__aeabi_dmul>
 80085f4:	4602      	mov	r2, r0
 80085f6:	460b      	mov	r3, r1
 80085f8:	4630      	mov	r0, r6
 80085fa:	4639      	mov	r1, r7
 80085fc:	f7f7 fe44 	bl	8000288 <__aeabi_dsub>
 8008600:	9e01      	ldr	r6, [sp, #4]
 8008602:	9f04      	ldr	r7, [sp, #16]
 8008604:	3630      	adds	r6, #48	; 0x30
 8008606:	f805 6b01 	strb.w	r6, [r5], #1
 800860a:	9e00      	ldr	r6, [sp, #0]
 800860c:	1bae      	subs	r6, r5, r6
 800860e:	42b7      	cmp	r7, r6
 8008610:	4602      	mov	r2, r0
 8008612:	460b      	mov	r3, r1
 8008614:	d134      	bne.n	8008680 <_dtoa_r+0x708>
 8008616:	f7f7 fe39 	bl	800028c <__adddf3>
 800861a:	4642      	mov	r2, r8
 800861c:	464b      	mov	r3, r9
 800861e:	4606      	mov	r6, r0
 8008620:	460f      	mov	r7, r1
 8008622:	f7f8 fa79 	bl	8000b18 <__aeabi_dcmpgt>
 8008626:	b9c8      	cbnz	r0, 800865c <_dtoa_r+0x6e4>
 8008628:	4642      	mov	r2, r8
 800862a:	464b      	mov	r3, r9
 800862c:	4630      	mov	r0, r6
 800862e:	4639      	mov	r1, r7
 8008630:	f7f8 fa4a 	bl	8000ac8 <__aeabi_dcmpeq>
 8008634:	b110      	cbz	r0, 800863c <_dtoa_r+0x6c4>
 8008636:	9b01      	ldr	r3, [sp, #4]
 8008638:	07db      	lsls	r3, r3, #31
 800863a:	d40f      	bmi.n	800865c <_dtoa_r+0x6e4>
 800863c:	4651      	mov	r1, sl
 800863e:	4620      	mov	r0, r4
 8008640:	f000 fbcc 	bl	8008ddc <_Bfree>
 8008644:	2300      	movs	r3, #0
 8008646:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008648:	702b      	strb	r3, [r5, #0]
 800864a:	f10b 0301 	add.w	r3, fp, #1
 800864e:	6013      	str	r3, [r2, #0]
 8008650:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008652:	2b00      	cmp	r3, #0
 8008654:	f43f ace2 	beq.w	800801c <_dtoa_r+0xa4>
 8008658:	601d      	str	r5, [r3, #0]
 800865a:	e4df      	b.n	800801c <_dtoa_r+0xa4>
 800865c:	465f      	mov	r7, fp
 800865e:	462b      	mov	r3, r5
 8008660:	461d      	mov	r5, r3
 8008662:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008666:	2a39      	cmp	r2, #57	; 0x39
 8008668:	d106      	bne.n	8008678 <_dtoa_r+0x700>
 800866a:	9a00      	ldr	r2, [sp, #0]
 800866c:	429a      	cmp	r2, r3
 800866e:	d1f7      	bne.n	8008660 <_dtoa_r+0x6e8>
 8008670:	9900      	ldr	r1, [sp, #0]
 8008672:	2230      	movs	r2, #48	; 0x30
 8008674:	3701      	adds	r7, #1
 8008676:	700a      	strb	r2, [r1, #0]
 8008678:	781a      	ldrb	r2, [r3, #0]
 800867a:	3201      	adds	r2, #1
 800867c:	701a      	strb	r2, [r3, #0]
 800867e:	e790      	b.n	80085a2 <_dtoa_r+0x62a>
 8008680:	4ba3      	ldr	r3, [pc, #652]	; (8008910 <_dtoa_r+0x998>)
 8008682:	2200      	movs	r2, #0
 8008684:	f7f7 ffb8 	bl	80005f8 <__aeabi_dmul>
 8008688:	2200      	movs	r2, #0
 800868a:	2300      	movs	r3, #0
 800868c:	4606      	mov	r6, r0
 800868e:	460f      	mov	r7, r1
 8008690:	f7f8 fa1a 	bl	8000ac8 <__aeabi_dcmpeq>
 8008694:	2800      	cmp	r0, #0
 8008696:	d09e      	beq.n	80085d6 <_dtoa_r+0x65e>
 8008698:	e7d0      	b.n	800863c <_dtoa_r+0x6c4>
 800869a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800869c:	2a00      	cmp	r2, #0
 800869e:	f000 80ca 	beq.w	8008836 <_dtoa_r+0x8be>
 80086a2:	9a07      	ldr	r2, [sp, #28]
 80086a4:	2a01      	cmp	r2, #1
 80086a6:	f300 80ad 	bgt.w	8008804 <_dtoa_r+0x88c>
 80086aa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80086ac:	2a00      	cmp	r2, #0
 80086ae:	f000 80a5 	beq.w	80087fc <_dtoa_r+0x884>
 80086b2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80086b6:	9e08      	ldr	r6, [sp, #32]
 80086b8:	9d05      	ldr	r5, [sp, #20]
 80086ba:	9a05      	ldr	r2, [sp, #20]
 80086bc:	441a      	add	r2, r3
 80086be:	9205      	str	r2, [sp, #20]
 80086c0:	9a06      	ldr	r2, [sp, #24]
 80086c2:	2101      	movs	r1, #1
 80086c4:	441a      	add	r2, r3
 80086c6:	4620      	mov	r0, r4
 80086c8:	9206      	str	r2, [sp, #24]
 80086ca:	f000 fc3d 	bl	8008f48 <__i2b>
 80086ce:	4607      	mov	r7, r0
 80086d0:	b165      	cbz	r5, 80086ec <_dtoa_r+0x774>
 80086d2:	9b06      	ldr	r3, [sp, #24]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	dd09      	ble.n	80086ec <_dtoa_r+0x774>
 80086d8:	42ab      	cmp	r3, r5
 80086da:	9a05      	ldr	r2, [sp, #20]
 80086dc:	bfa8      	it	ge
 80086de:	462b      	movge	r3, r5
 80086e0:	1ad2      	subs	r2, r2, r3
 80086e2:	9205      	str	r2, [sp, #20]
 80086e4:	9a06      	ldr	r2, [sp, #24]
 80086e6:	1aed      	subs	r5, r5, r3
 80086e8:	1ad3      	subs	r3, r2, r3
 80086ea:	9306      	str	r3, [sp, #24]
 80086ec:	9b08      	ldr	r3, [sp, #32]
 80086ee:	b1f3      	cbz	r3, 800872e <_dtoa_r+0x7b6>
 80086f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	f000 80a3 	beq.w	800883e <_dtoa_r+0x8c6>
 80086f8:	2e00      	cmp	r6, #0
 80086fa:	dd10      	ble.n	800871e <_dtoa_r+0x7a6>
 80086fc:	4639      	mov	r1, r7
 80086fe:	4632      	mov	r2, r6
 8008700:	4620      	mov	r0, r4
 8008702:	f000 fce1 	bl	80090c8 <__pow5mult>
 8008706:	4652      	mov	r2, sl
 8008708:	4601      	mov	r1, r0
 800870a:	4607      	mov	r7, r0
 800870c:	4620      	mov	r0, r4
 800870e:	f000 fc31 	bl	8008f74 <__multiply>
 8008712:	4651      	mov	r1, sl
 8008714:	4680      	mov	r8, r0
 8008716:	4620      	mov	r0, r4
 8008718:	f000 fb60 	bl	8008ddc <_Bfree>
 800871c:	46c2      	mov	sl, r8
 800871e:	9b08      	ldr	r3, [sp, #32]
 8008720:	1b9a      	subs	r2, r3, r6
 8008722:	d004      	beq.n	800872e <_dtoa_r+0x7b6>
 8008724:	4651      	mov	r1, sl
 8008726:	4620      	mov	r0, r4
 8008728:	f000 fcce 	bl	80090c8 <__pow5mult>
 800872c:	4682      	mov	sl, r0
 800872e:	2101      	movs	r1, #1
 8008730:	4620      	mov	r0, r4
 8008732:	f000 fc09 	bl	8008f48 <__i2b>
 8008736:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008738:	2b00      	cmp	r3, #0
 800873a:	4606      	mov	r6, r0
 800873c:	f340 8081 	ble.w	8008842 <_dtoa_r+0x8ca>
 8008740:	461a      	mov	r2, r3
 8008742:	4601      	mov	r1, r0
 8008744:	4620      	mov	r0, r4
 8008746:	f000 fcbf 	bl	80090c8 <__pow5mult>
 800874a:	9b07      	ldr	r3, [sp, #28]
 800874c:	2b01      	cmp	r3, #1
 800874e:	4606      	mov	r6, r0
 8008750:	dd7a      	ble.n	8008848 <_dtoa_r+0x8d0>
 8008752:	f04f 0800 	mov.w	r8, #0
 8008756:	6933      	ldr	r3, [r6, #16]
 8008758:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800875c:	6918      	ldr	r0, [r3, #16]
 800875e:	f000 fba5 	bl	8008eac <__hi0bits>
 8008762:	f1c0 0020 	rsb	r0, r0, #32
 8008766:	9b06      	ldr	r3, [sp, #24]
 8008768:	4418      	add	r0, r3
 800876a:	f010 001f 	ands.w	r0, r0, #31
 800876e:	f000 8094 	beq.w	800889a <_dtoa_r+0x922>
 8008772:	f1c0 0320 	rsb	r3, r0, #32
 8008776:	2b04      	cmp	r3, #4
 8008778:	f340 8085 	ble.w	8008886 <_dtoa_r+0x90e>
 800877c:	9b05      	ldr	r3, [sp, #20]
 800877e:	f1c0 001c 	rsb	r0, r0, #28
 8008782:	4403      	add	r3, r0
 8008784:	9305      	str	r3, [sp, #20]
 8008786:	9b06      	ldr	r3, [sp, #24]
 8008788:	4403      	add	r3, r0
 800878a:	4405      	add	r5, r0
 800878c:	9306      	str	r3, [sp, #24]
 800878e:	9b05      	ldr	r3, [sp, #20]
 8008790:	2b00      	cmp	r3, #0
 8008792:	dd05      	ble.n	80087a0 <_dtoa_r+0x828>
 8008794:	4651      	mov	r1, sl
 8008796:	461a      	mov	r2, r3
 8008798:	4620      	mov	r0, r4
 800879a:	f000 fcef 	bl	800917c <__lshift>
 800879e:	4682      	mov	sl, r0
 80087a0:	9b06      	ldr	r3, [sp, #24]
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	dd05      	ble.n	80087b2 <_dtoa_r+0x83a>
 80087a6:	4631      	mov	r1, r6
 80087a8:	461a      	mov	r2, r3
 80087aa:	4620      	mov	r0, r4
 80087ac:	f000 fce6 	bl	800917c <__lshift>
 80087b0:	4606      	mov	r6, r0
 80087b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d072      	beq.n	800889e <_dtoa_r+0x926>
 80087b8:	4631      	mov	r1, r6
 80087ba:	4650      	mov	r0, sl
 80087bc:	f000 fd4a 	bl	8009254 <__mcmp>
 80087c0:	2800      	cmp	r0, #0
 80087c2:	da6c      	bge.n	800889e <_dtoa_r+0x926>
 80087c4:	2300      	movs	r3, #0
 80087c6:	4651      	mov	r1, sl
 80087c8:	220a      	movs	r2, #10
 80087ca:	4620      	mov	r0, r4
 80087cc:	f000 fb28 	bl	8008e20 <__multadd>
 80087d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087d2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80087d6:	4682      	mov	sl, r0
 80087d8:	2b00      	cmp	r3, #0
 80087da:	f000 81b0 	beq.w	8008b3e <_dtoa_r+0xbc6>
 80087de:	2300      	movs	r3, #0
 80087e0:	4639      	mov	r1, r7
 80087e2:	220a      	movs	r2, #10
 80087e4:	4620      	mov	r0, r4
 80087e6:	f000 fb1b 	bl	8008e20 <__multadd>
 80087ea:	9b01      	ldr	r3, [sp, #4]
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	4607      	mov	r7, r0
 80087f0:	f300 8096 	bgt.w	8008920 <_dtoa_r+0x9a8>
 80087f4:	9b07      	ldr	r3, [sp, #28]
 80087f6:	2b02      	cmp	r3, #2
 80087f8:	dc59      	bgt.n	80088ae <_dtoa_r+0x936>
 80087fa:	e091      	b.n	8008920 <_dtoa_r+0x9a8>
 80087fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80087fe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008802:	e758      	b.n	80086b6 <_dtoa_r+0x73e>
 8008804:	9b04      	ldr	r3, [sp, #16]
 8008806:	1e5e      	subs	r6, r3, #1
 8008808:	9b08      	ldr	r3, [sp, #32]
 800880a:	42b3      	cmp	r3, r6
 800880c:	bfbf      	itttt	lt
 800880e:	9b08      	ldrlt	r3, [sp, #32]
 8008810:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8008812:	9608      	strlt	r6, [sp, #32]
 8008814:	1af3      	sublt	r3, r6, r3
 8008816:	bfb4      	ite	lt
 8008818:	18d2      	addlt	r2, r2, r3
 800881a:	1b9e      	subge	r6, r3, r6
 800881c:	9b04      	ldr	r3, [sp, #16]
 800881e:	bfbc      	itt	lt
 8008820:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8008822:	2600      	movlt	r6, #0
 8008824:	2b00      	cmp	r3, #0
 8008826:	bfb7      	itett	lt
 8008828:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800882c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8008830:	1a9d      	sublt	r5, r3, r2
 8008832:	2300      	movlt	r3, #0
 8008834:	e741      	b.n	80086ba <_dtoa_r+0x742>
 8008836:	9e08      	ldr	r6, [sp, #32]
 8008838:	9d05      	ldr	r5, [sp, #20]
 800883a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800883c:	e748      	b.n	80086d0 <_dtoa_r+0x758>
 800883e:	9a08      	ldr	r2, [sp, #32]
 8008840:	e770      	b.n	8008724 <_dtoa_r+0x7ac>
 8008842:	9b07      	ldr	r3, [sp, #28]
 8008844:	2b01      	cmp	r3, #1
 8008846:	dc19      	bgt.n	800887c <_dtoa_r+0x904>
 8008848:	9b02      	ldr	r3, [sp, #8]
 800884a:	b9bb      	cbnz	r3, 800887c <_dtoa_r+0x904>
 800884c:	9b03      	ldr	r3, [sp, #12]
 800884e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008852:	b99b      	cbnz	r3, 800887c <_dtoa_r+0x904>
 8008854:	9b03      	ldr	r3, [sp, #12]
 8008856:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800885a:	0d1b      	lsrs	r3, r3, #20
 800885c:	051b      	lsls	r3, r3, #20
 800885e:	b183      	cbz	r3, 8008882 <_dtoa_r+0x90a>
 8008860:	9b05      	ldr	r3, [sp, #20]
 8008862:	3301      	adds	r3, #1
 8008864:	9305      	str	r3, [sp, #20]
 8008866:	9b06      	ldr	r3, [sp, #24]
 8008868:	3301      	adds	r3, #1
 800886a:	9306      	str	r3, [sp, #24]
 800886c:	f04f 0801 	mov.w	r8, #1
 8008870:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008872:	2b00      	cmp	r3, #0
 8008874:	f47f af6f 	bne.w	8008756 <_dtoa_r+0x7de>
 8008878:	2001      	movs	r0, #1
 800887a:	e774      	b.n	8008766 <_dtoa_r+0x7ee>
 800887c:	f04f 0800 	mov.w	r8, #0
 8008880:	e7f6      	b.n	8008870 <_dtoa_r+0x8f8>
 8008882:	4698      	mov	r8, r3
 8008884:	e7f4      	b.n	8008870 <_dtoa_r+0x8f8>
 8008886:	d082      	beq.n	800878e <_dtoa_r+0x816>
 8008888:	9a05      	ldr	r2, [sp, #20]
 800888a:	331c      	adds	r3, #28
 800888c:	441a      	add	r2, r3
 800888e:	9205      	str	r2, [sp, #20]
 8008890:	9a06      	ldr	r2, [sp, #24]
 8008892:	441a      	add	r2, r3
 8008894:	441d      	add	r5, r3
 8008896:	9206      	str	r2, [sp, #24]
 8008898:	e779      	b.n	800878e <_dtoa_r+0x816>
 800889a:	4603      	mov	r3, r0
 800889c:	e7f4      	b.n	8008888 <_dtoa_r+0x910>
 800889e:	9b04      	ldr	r3, [sp, #16]
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	dc37      	bgt.n	8008914 <_dtoa_r+0x99c>
 80088a4:	9b07      	ldr	r3, [sp, #28]
 80088a6:	2b02      	cmp	r3, #2
 80088a8:	dd34      	ble.n	8008914 <_dtoa_r+0x99c>
 80088aa:	9b04      	ldr	r3, [sp, #16]
 80088ac:	9301      	str	r3, [sp, #4]
 80088ae:	9b01      	ldr	r3, [sp, #4]
 80088b0:	b963      	cbnz	r3, 80088cc <_dtoa_r+0x954>
 80088b2:	4631      	mov	r1, r6
 80088b4:	2205      	movs	r2, #5
 80088b6:	4620      	mov	r0, r4
 80088b8:	f000 fab2 	bl	8008e20 <__multadd>
 80088bc:	4601      	mov	r1, r0
 80088be:	4606      	mov	r6, r0
 80088c0:	4650      	mov	r0, sl
 80088c2:	f000 fcc7 	bl	8009254 <__mcmp>
 80088c6:	2800      	cmp	r0, #0
 80088c8:	f73f adbb 	bgt.w	8008442 <_dtoa_r+0x4ca>
 80088cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80088ce:	9d00      	ldr	r5, [sp, #0]
 80088d0:	ea6f 0b03 	mvn.w	fp, r3
 80088d4:	f04f 0800 	mov.w	r8, #0
 80088d8:	4631      	mov	r1, r6
 80088da:	4620      	mov	r0, r4
 80088dc:	f000 fa7e 	bl	8008ddc <_Bfree>
 80088e0:	2f00      	cmp	r7, #0
 80088e2:	f43f aeab 	beq.w	800863c <_dtoa_r+0x6c4>
 80088e6:	f1b8 0f00 	cmp.w	r8, #0
 80088ea:	d005      	beq.n	80088f8 <_dtoa_r+0x980>
 80088ec:	45b8      	cmp	r8, r7
 80088ee:	d003      	beq.n	80088f8 <_dtoa_r+0x980>
 80088f0:	4641      	mov	r1, r8
 80088f2:	4620      	mov	r0, r4
 80088f4:	f000 fa72 	bl	8008ddc <_Bfree>
 80088f8:	4639      	mov	r1, r7
 80088fa:	4620      	mov	r0, r4
 80088fc:	f000 fa6e 	bl	8008ddc <_Bfree>
 8008900:	e69c      	b.n	800863c <_dtoa_r+0x6c4>
 8008902:	2600      	movs	r6, #0
 8008904:	4637      	mov	r7, r6
 8008906:	e7e1      	b.n	80088cc <_dtoa_r+0x954>
 8008908:	46bb      	mov	fp, r7
 800890a:	4637      	mov	r7, r6
 800890c:	e599      	b.n	8008442 <_dtoa_r+0x4ca>
 800890e:	bf00      	nop
 8008910:	40240000 	.word	0x40240000
 8008914:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008916:	2b00      	cmp	r3, #0
 8008918:	f000 80c8 	beq.w	8008aac <_dtoa_r+0xb34>
 800891c:	9b04      	ldr	r3, [sp, #16]
 800891e:	9301      	str	r3, [sp, #4]
 8008920:	2d00      	cmp	r5, #0
 8008922:	dd05      	ble.n	8008930 <_dtoa_r+0x9b8>
 8008924:	4639      	mov	r1, r7
 8008926:	462a      	mov	r2, r5
 8008928:	4620      	mov	r0, r4
 800892a:	f000 fc27 	bl	800917c <__lshift>
 800892e:	4607      	mov	r7, r0
 8008930:	f1b8 0f00 	cmp.w	r8, #0
 8008934:	d05b      	beq.n	80089ee <_dtoa_r+0xa76>
 8008936:	6879      	ldr	r1, [r7, #4]
 8008938:	4620      	mov	r0, r4
 800893a:	f000 fa0f 	bl	8008d5c <_Balloc>
 800893e:	4605      	mov	r5, r0
 8008940:	b928      	cbnz	r0, 800894e <_dtoa_r+0x9d6>
 8008942:	4b83      	ldr	r3, [pc, #524]	; (8008b50 <_dtoa_r+0xbd8>)
 8008944:	4602      	mov	r2, r0
 8008946:	f240 21ef 	movw	r1, #751	; 0x2ef
 800894a:	f7ff bb2e 	b.w	8007faa <_dtoa_r+0x32>
 800894e:	693a      	ldr	r2, [r7, #16]
 8008950:	3202      	adds	r2, #2
 8008952:	0092      	lsls	r2, r2, #2
 8008954:	f107 010c 	add.w	r1, r7, #12
 8008958:	300c      	adds	r0, #12
 800895a:	f001 f801 	bl	8009960 <memcpy>
 800895e:	2201      	movs	r2, #1
 8008960:	4629      	mov	r1, r5
 8008962:	4620      	mov	r0, r4
 8008964:	f000 fc0a 	bl	800917c <__lshift>
 8008968:	9b00      	ldr	r3, [sp, #0]
 800896a:	3301      	adds	r3, #1
 800896c:	9304      	str	r3, [sp, #16]
 800896e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008972:	4413      	add	r3, r2
 8008974:	9308      	str	r3, [sp, #32]
 8008976:	9b02      	ldr	r3, [sp, #8]
 8008978:	f003 0301 	and.w	r3, r3, #1
 800897c:	46b8      	mov	r8, r7
 800897e:	9306      	str	r3, [sp, #24]
 8008980:	4607      	mov	r7, r0
 8008982:	9b04      	ldr	r3, [sp, #16]
 8008984:	4631      	mov	r1, r6
 8008986:	3b01      	subs	r3, #1
 8008988:	4650      	mov	r0, sl
 800898a:	9301      	str	r3, [sp, #4]
 800898c:	f7ff fa6a 	bl	8007e64 <quorem>
 8008990:	4641      	mov	r1, r8
 8008992:	9002      	str	r0, [sp, #8]
 8008994:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008998:	4650      	mov	r0, sl
 800899a:	f000 fc5b 	bl	8009254 <__mcmp>
 800899e:	463a      	mov	r2, r7
 80089a0:	9005      	str	r0, [sp, #20]
 80089a2:	4631      	mov	r1, r6
 80089a4:	4620      	mov	r0, r4
 80089a6:	f000 fc71 	bl	800928c <__mdiff>
 80089aa:	68c2      	ldr	r2, [r0, #12]
 80089ac:	4605      	mov	r5, r0
 80089ae:	bb02      	cbnz	r2, 80089f2 <_dtoa_r+0xa7a>
 80089b0:	4601      	mov	r1, r0
 80089b2:	4650      	mov	r0, sl
 80089b4:	f000 fc4e 	bl	8009254 <__mcmp>
 80089b8:	4602      	mov	r2, r0
 80089ba:	4629      	mov	r1, r5
 80089bc:	4620      	mov	r0, r4
 80089be:	9209      	str	r2, [sp, #36]	; 0x24
 80089c0:	f000 fa0c 	bl	8008ddc <_Bfree>
 80089c4:	9b07      	ldr	r3, [sp, #28]
 80089c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80089c8:	9d04      	ldr	r5, [sp, #16]
 80089ca:	ea43 0102 	orr.w	r1, r3, r2
 80089ce:	9b06      	ldr	r3, [sp, #24]
 80089d0:	4319      	orrs	r1, r3
 80089d2:	d110      	bne.n	80089f6 <_dtoa_r+0xa7e>
 80089d4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80089d8:	d029      	beq.n	8008a2e <_dtoa_r+0xab6>
 80089da:	9b05      	ldr	r3, [sp, #20]
 80089dc:	2b00      	cmp	r3, #0
 80089de:	dd02      	ble.n	80089e6 <_dtoa_r+0xa6e>
 80089e0:	9b02      	ldr	r3, [sp, #8]
 80089e2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80089e6:	9b01      	ldr	r3, [sp, #4]
 80089e8:	f883 9000 	strb.w	r9, [r3]
 80089ec:	e774      	b.n	80088d8 <_dtoa_r+0x960>
 80089ee:	4638      	mov	r0, r7
 80089f0:	e7ba      	b.n	8008968 <_dtoa_r+0x9f0>
 80089f2:	2201      	movs	r2, #1
 80089f4:	e7e1      	b.n	80089ba <_dtoa_r+0xa42>
 80089f6:	9b05      	ldr	r3, [sp, #20]
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	db04      	blt.n	8008a06 <_dtoa_r+0xa8e>
 80089fc:	9907      	ldr	r1, [sp, #28]
 80089fe:	430b      	orrs	r3, r1
 8008a00:	9906      	ldr	r1, [sp, #24]
 8008a02:	430b      	orrs	r3, r1
 8008a04:	d120      	bne.n	8008a48 <_dtoa_r+0xad0>
 8008a06:	2a00      	cmp	r2, #0
 8008a08:	dded      	ble.n	80089e6 <_dtoa_r+0xa6e>
 8008a0a:	4651      	mov	r1, sl
 8008a0c:	2201      	movs	r2, #1
 8008a0e:	4620      	mov	r0, r4
 8008a10:	f000 fbb4 	bl	800917c <__lshift>
 8008a14:	4631      	mov	r1, r6
 8008a16:	4682      	mov	sl, r0
 8008a18:	f000 fc1c 	bl	8009254 <__mcmp>
 8008a1c:	2800      	cmp	r0, #0
 8008a1e:	dc03      	bgt.n	8008a28 <_dtoa_r+0xab0>
 8008a20:	d1e1      	bne.n	80089e6 <_dtoa_r+0xa6e>
 8008a22:	f019 0f01 	tst.w	r9, #1
 8008a26:	d0de      	beq.n	80089e6 <_dtoa_r+0xa6e>
 8008a28:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008a2c:	d1d8      	bne.n	80089e0 <_dtoa_r+0xa68>
 8008a2e:	9a01      	ldr	r2, [sp, #4]
 8008a30:	2339      	movs	r3, #57	; 0x39
 8008a32:	7013      	strb	r3, [r2, #0]
 8008a34:	462b      	mov	r3, r5
 8008a36:	461d      	mov	r5, r3
 8008a38:	3b01      	subs	r3, #1
 8008a3a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008a3e:	2a39      	cmp	r2, #57	; 0x39
 8008a40:	d06c      	beq.n	8008b1c <_dtoa_r+0xba4>
 8008a42:	3201      	adds	r2, #1
 8008a44:	701a      	strb	r2, [r3, #0]
 8008a46:	e747      	b.n	80088d8 <_dtoa_r+0x960>
 8008a48:	2a00      	cmp	r2, #0
 8008a4a:	dd07      	ble.n	8008a5c <_dtoa_r+0xae4>
 8008a4c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008a50:	d0ed      	beq.n	8008a2e <_dtoa_r+0xab6>
 8008a52:	9a01      	ldr	r2, [sp, #4]
 8008a54:	f109 0301 	add.w	r3, r9, #1
 8008a58:	7013      	strb	r3, [r2, #0]
 8008a5a:	e73d      	b.n	80088d8 <_dtoa_r+0x960>
 8008a5c:	9b04      	ldr	r3, [sp, #16]
 8008a5e:	9a08      	ldr	r2, [sp, #32]
 8008a60:	f803 9c01 	strb.w	r9, [r3, #-1]
 8008a64:	4293      	cmp	r3, r2
 8008a66:	d043      	beq.n	8008af0 <_dtoa_r+0xb78>
 8008a68:	4651      	mov	r1, sl
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	220a      	movs	r2, #10
 8008a6e:	4620      	mov	r0, r4
 8008a70:	f000 f9d6 	bl	8008e20 <__multadd>
 8008a74:	45b8      	cmp	r8, r7
 8008a76:	4682      	mov	sl, r0
 8008a78:	f04f 0300 	mov.w	r3, #0
 8008a7c:	f04f 020a 	mov.w	r2, #10
 8008a80:	4641      	mov	r1, r8
 8008a82:	4620      	mov	r0, r4
 8008a84:	d107      	bne.n	8008a96 <_dtoa_r+0xb1e>
 8008a86:	f000 f9cb 	bl	8008e20 <__multadd>
 8008a8a:	4680      	mov	r8, r0
 8008a8c:	4607      	mov	r7, r0
 8008a8e:	9b04      	ldr	r3, [sp, #16]
 8008a90:	3301      	adds	r3, #1
 8008a92:	9304      	str	r3, [sp, #16]
 8008a94:	e775      	b.n	8008982 <_dtoa_r+0xa0a>
 8008a96:	f000 f9c3 	bl	8008e20 <__multadd>
 8008a9a:	4639      	mov	r1, r7
 8008a9c:	4680      	mov	r8, r0
 8008a9e:	2300      	movs	r3, #0
 8008aa0:	220a      	movs	r2, #10
 8008aa2:	4620      	mov	r0, r4
 8008aa4:	f000 f9bc 	bl	8008e20 <__multadd>
 8008aa8:	4607      	mov	r7, r0
 8008aaa:	e7f0      	b.n	8008a8e <_dtoa_r+0xb16>
 8008aac:	9b04      	ldr	r3, [sp, #16]
 8008aae:	9301      	str	r3, [sp, #4]
 8008ab0:	9d00      	ldr	r5, [sp, #0]
 8008ab2:	4631      	mov	r1, r6
 8008ab4:	4650      	mov	r0, sl
 8008ab6:	f7ff f9d5 	bl	8007e64 <quorem>
 8008aba:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008abe:	9b00      	ldr	r3, [sp, #0]
 8008ac0:	f805 9b01 	strb.w	r9, [r5], #1
 8008ac4:	1aea      	subs	r2, r5, r3
 8008ac6:	9b01      	ldr	r3, [sp, #4]
 8008ac8:	4293      	cmp	r3, r2
 8008aca:	dd07      	ble.n	8008adc <_dtoa_r+0xb64>
 8008acc:	4651      	mov	r1, sl
 8008ace:	2300      	movs	r3, #0
 8008ad0:	220a      	movs	r2, #10
 8008ad2:	4620      	mov	r0, r4
 8008ad4:	f000 f9a4 	bl	8008e20 <__multadd>
 8008ad8:	4682      	mov	sl, r0
 8008ada:	e7ea      	b.n	8008ab2 <_dtoa_r+0xb3a>
 8008adc:	9b01      	ldr	r3, [sp, #4]
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	bfc8      	it	gt
 8008ae2:	461d      	movgt	r5, r3
 8008ae4:	9b00      	ldr	r3, [sp, #0]
 8008ae6:	bfd8      	it	le
 8008ae8:	2501      	movle	r5, #1
 8008aea:	441d      	add	r5, r3
 8008aec:	f04f 0800 	mov.w	r8, #0
 8008af0:	4651      	mov	r1, sl
 8008af2:	2201      	movs	r2, #1
 8008af4:	4620      	mov	r0, r4
 8008af6:	f000 fb41 	bl	800917c <__lshift>
 8008afa:	4631      	mov	r1, r6
 8008afc:	4682      	mov	sl, r0
 8008afe:	f000 fba9 	bl	8009254 <__mcmp>
 8008b02:	2800      	cmp	r0, #0
 8008b04:	dc96      	bgt.n	8008a34 <_dtoa_r+0xabc>
 8008b06:	d102      	bne.n	8008b0e <_dtoa_r+0xb96>
 8008b08:	f019 0f01 	tst.w	r9, #1
 8008b0c:	d192      	bne.n	8008a34 <_dtoa_r+0xabc>
 8008b0e:	462b      	mov	r3, r5
 8008b10:	461d      	mov	r5, r3
 8008b12:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008b16:	2a30      	cmp	r2, #48	; 0x30
 8008b18:	d0fa      	beq.n	8008b10 <_dtoa_r+0xb98>
 8008b1a:	e6dd      	b.n	80088d8 <_dtoa_r+0x960>
 8008b1c:	9a00      	ldr	r2, [sp, #0]
 8008b1e:	429a      	cmp	r2, r3
 8008b20:	d189      	bne.n	8008a36 <_dtoa_r+0xabe>
 8008b22:	f10b 0b01 	add.w	fp, fp, #1
 8008b26:	2331      	movs	r3, #49	; 0x31
 8008b28:	e796      	b.n	8008a58 <_dtoa_r+0xae0>
 8008b2a:	4b0a      	ldr	r3, [pc, #40]	; (8008b54 <_dtoa_r+0xbdc>)
 8008b2c:	f7ff ba99 	b.w	8008062 <_dtoa_r+0xea>
 8008b30:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	f47f aa6d 	bne.w	8008012 <_dtoa_r+0x9a>
 8008b38:	4b07      	ldr	r3, [pc, #28]	; (8008b58 <_dtoa_r+0xbe0>)
 8008b3a:	f7ff ba92 	b.w	8008062 <_dtoa_r+0xea>
 8008b3e:	9b01      	ldr	r3, [sp, #4]
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	dcb5      	bgt.n	8008ab0 <_dtoa_r+0xb38>
 8008b44:	9b07      	ldr	r3, [sp, #28]
 8008b46:	2b02      	cmp	r3, #2
 8008b48:	f73f aeb1 	bgt.w	80088ae <_dtoa_r+0x936>
 8008b4c:	e7b0      	b.n	8008ab0 <_dtoa_r+0xb38>
 8008b4e:	bf00      	nop
 8008b50:	0801d798 	.word	0x0801d798
 8008b54:	0801d6f8 	.word	0x0801d6f8
 8008b58:	0801d71c 	.word	0x0801d71c

08008b5c <_free_r>:
 8008b5c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008b5e:	2900      	cmp	r1, #0
 8008b60:	d044      	beq.n	8008bec <_free_r+0x90>
 8008b62:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b66:	9001      	str	r0, [sp, #4]
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	f1a1 0404 	sub.w	r4, r1, #4
 8008b6e:	bfb8      	it	lt
 8008b70:	18e4      	addlt	r4, r4, r3
 8008b72:	f000 f8e7 	bl	8008d44 <__malloc_lock>
 8008b76:	4a1e      	ldr	r2, [pc, #120]	; (8008bf0 <_free_r+0x94>)
 8008b78:	9801      	ldr	r0, [sp, #4]
 8008b7a:	6813      	ldr	r3, [r2, #0]
 8008b7c:	b933      	cbnz	r3, 8008b8c <_free_r+0x30>
 8008b7e:	6063      	str	r3, [r4, #4]
 8008b80:	6014      	str	r4, [r2, #0]
 8008b82:	b003      	add	sp, #12
 8008b84:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008b88:	f000 b8e2 	b.w	8008d50 <__malloc_unlock>
 8008b8c:	42a3      	cmp	r3, r4
 8008b8e:	d908      	bls.n	8008ba2 <_free_r+0x46>
 8008b90:	6825      	ldr	r5, [r4, #0]
 8008b92:	1961      	adds	r1, r4, r5
 8008b94:	428b      	cmp	r3, r1
 8008b96:	bf01      	itttt	eq
 8008b98:	6819      	ldreq	r1, [r3, #0]
 8008b9a:	685b      	ldreq	r3, [r3, #4]
 8008b9c:	1949      	addeq	r1, r1, r5
 8008b9e:	6021      	streq	r1, [r4, #0]
 8008ba0:	e7ed      	b.n	8008b7e <_free_r+0x22>
 8008ba2:	461a      	mov	r2, r3
 8008ba4:	685b      	ldr	r3, [r3, #4]
 8008ba6:	b10b      	cbz	r3, 8008bac <_free_r+0x50>
 8008ba8:	42a3      	cmp	r3, r4
 8008baa:	d9fa      	bls.n	8008ba2 <_free_r+0x46>
 8008bac:	6811      	ldr	r1, [r2, #0]
 8008bae:	1855      	adds	r5, r2, r1
 8008bb0:	42a5      	cmp	r5, r4
 8008bb2:	d10b      	bne.n	8008bcc <_free_r+0x70>
 8008bb4:	6824      	ldr	r4, [r4, #0]
 8008bb6:	4421      	add	r1, r4
 8008bb8:	1854      	adds	r4, r2, r1
 8008bba:	42a3      	cmp	r3, r4
 8008bbc:	6011      	str	r1, [r2, #0]
 8008bbe:	d1e0      	bne.n	8008b82 <_free_r+0x26>
 8008bc0:	681c      	ldr	r4, [r3, #0]
 8008bc2:	685b      	ldr	r3, [r3, #4]
 8008bc4:	6053      	str	r3, [r2, #4]
 8008bc6:	440c      	add	r4, r1
 8008bc8:	6014      	str	r4, [r2, #0]
 8008bca:	e7da      	b.n	8008b82 <_free_r+0x26>
 8008bcc:	d902      	bls.n	8008bd4 <_free_r+0x78>
 8008bce:	230c      	movs	r3, #12
 8008bd0:	6003      	str	r3, [r0, #0]
 8008bd2:	e7d6      	b.n	8008b82 <_free_r+0x26>
 8008bd4:	6825      	ldr	r5, [r4, #0]
 8008bd6:	1961      	adds	r1, r4, r5
 8008bd8:	428b      	cmp	r3, r1
 8008bda:	bf04      	itt	eq
 8008bdc:	6819      	ldreq	r1, [r3, #0]
 8008bde:	685b      	ldreq	r3, [r3, #4]
 8008be0:	6063      	str	r3, [r4, #4]
 8008be2:	bf04      	itt	eq
 8008be4:	1949      	addeq	r1, r1, r5
 8008be6:	6021      	streq	r1, [r4, #0]
 8008be8:	6054      	str	r4, [r2, #4]
 8008bea:	e7ca      	b.n	8008b82 <_free_r+0x26>
 8008bec:	b003      	add	sp, #12
 8008bee:	bd30      	pop	{r4, r5, pc}
 8008bf0:	2000f4e8 	.word	0x2000f4e8

08008bf4 <malloc>:
 8008bf4:	4b02      	ldr	r3, [pc, #8]	; (8008c00 <malloc+0xc>)
 8008bf6:	4601      	mov	r1, r0
 8008bf8:	6818      	ldr	r0, [r3, #0]
 8008bfa:	f000 b823 	b.w	8008c44 <_malloc_r>
 8008bfe:	bf00      	nop
 8008c00:	20000068 	.word	0x20000068

08008c04 <sbrk_aligned>:
 8008c04:	b570      	push	{r4, r5, r6, lr}
 8008c06:	4e0e      	ldr	r6, [pc, #56]	; (8008c40 <sbrk_aligned+0x3c>)
 8008c08:	460c      	mov	r4, r1
 8008c0a:	6831      	ldr	r1, [r6, #0]
 8008c0c:	4605      	mov	r5, r0
 8008c0e:	b911      	cbnz	r1, 8008c16 <sbrk_aligned+0x12>
 8008c10:	f000 fe96 	bl	8009940 <_sbrk_r>
 8008c14:	6030      	str	r0, [r6, #0]
 8008c16:	4621      	mov	r1, r4
 8008c18:	4628      	mov	r0, r5
 8008c1a:	f000 fe91 	bl	8009940 <_sbrk_r>
 8008c1e:	1c43      	adds	r3, r0, #1
 8008c20:	d00a      	beq.n	8008c38 <sbrk_aligned+0x34>
 8008c22:	1cc4      	adds	r4, r0, #3
 8008c24:	f024 0403 	bic.w	r4, r4, #3
 8008c28:	42a0      	cmp	r0, r4
 8008c2a:	d007      	beq.n	8008c3c <sbrk_aligned+0x38>
 8008c2c:	1a21      	subs	r1, r4, r0
 8008c2e:	4628      	mov	r0, r5
 8008c30:	f000 fe86 	bl	8009940 <_sbrk_r>
 8008c34:	3001      	adds	r0, #1
 8008c36:	d101      	bne.n	8008c3c <sbrk_aligned+0x38>
 8008c38:	f04f 34ff 	mov.w	r4, #4294967295
 8008c3c:	4620      	mov	r0, r4
 8008c3e:	bd70      	pop	{r4, r5, r6, pc}
 8008c40:	2000f4ec 	.word	0x2000f4ec

08008c44 <_malloc_r>:
 8008c44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008c48:	1ccd      	adds	r5, r1, #3
 8008c4a:	f025 0503 	bic.w	r5, r5, #3
 8008c4e:	3508      	adds	r5, #8
 8008c50:	2d0c      	cmp	r5, #12
 8008c52:	bf38      	it	cc
 8008c54:	250c      	movcc	r5, #12
 8008c56:	2d00      	cmp	r5, #0
 8008c58:	4607      	mov	r7, r0
 8008c5a:	db01      	blt.n	8008c60 <_malloc_r+0x1c>
 8008c5c:	42a9      	cmp	r1, r5
 8008c5e:	d905      	bls.n	8008c6c <_malloc_r+0x28>
 8008c60:	230c      	movs	r3, #12
 8008c62:	603b      	str	r3, [r7, #0]
 8008c64:	2600      	movs	r6, #0
 8008c66:	4630      	mov	r0, r6
 8008c68:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c6c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8008d40 <_malloc_r+0xfc>
 8008c70:	f000 f868 	bl	8008d44 <__malloc_lock>
 8008c74:	f8d8 3000 	ldr.w	r3, [r8]
 8008c78:	461c      	mov	r4, r3
 8008c7a:	bb5c      	cbnz	r4, 8008cd4 <_malloc_r+0x90>
 8008c7c:	4629      	mov	r1, r5
 8008c7e:	4638      	mov	r0, r7
 8008c80:	f7ff ffc0 	bl	8008c04 <sbrk_aligned>
 8008c84:	1c43      	adds	r3, r0, #1
 8008c86:	4604      	mov	r4, r0
 8008c88:	d155      	bne.n	8008d36 <_malloc_r+0xf2>
 8008c8a:	f8d8 4000 	ldr.w	r4, [r8]
 8008c8e:	4626      	mov	r6, r4
 8008c90:	2e00      	cmp	r6, #0
 8008c92:	d145      	bne.n	8008d20 <_malloc_r+0xdc>
 8008c94:	2c00      	cmp	r4, #0
 8008c96:	d048      	beq.n	8008d2a <_malloc_r+0xe6>
 8008c98:	6823      	ldr	r3, [r4, #0]
 8008c9a:	4631      	mov	r1, r6
 8008c9c:	4638      	mov	r0, r7
 8008c9e:	eb04 0903 	add.w	r9, r4, r3
 8008ca2:	f000 fe4d 	bl	8009940 <_sbrk_r>
 8008ca6:	4581      	cmp	r9, r0
 8008ca8:	d13f      	bne.n	8008d2a <_malloc_r+0xe6>
 8008caa:	6821      	ldr	r1, [r4, #0]
 8008cac:	1a6d      	subs	r5, r5, r1
 8008cae:	4629      	mov	r1, r5
 8008cb0:	4638      	mov	r0, r7
 8008cb2:	f7ff ffa7 	bl	8008c04 <sbrk_aligned>
 8008cb6:	3001      	adds	r0, #1
 8008cb8:	d037      	beq.n	8008d2a <_malloc_r+0xe6>
 8008cba:	6823      	ldr	r3, [r4, #0]
 8008cbc:	442b      	add	r3, r5
 8008cbe:	6023      	str	r3, [r4, #0]
 8008cc0:	f8d8 3000 	ldr.w	r3, [r8]
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d038      	beq.n	8008d3a <_malloc_r+0xf6>
 8008cc8:	685a      	ldr	r2, [r3, #4]
 8008cca:	42a2      	cmp	r2, r4
 8008ccc:	d12b      	bne.n	8008d26 <_malloc_r+0xe2>
 8008cce:	2200      	movs	r2, #0
 8008cd0:	605a      	str	r2, [r3, #4]
 8008cd2:	e00f      	b.n	8008cf4 <_malloc_r+0xb0>
 8008cd4:	6822      	ldr	r2, [r4, #0]
 8008cd6:	1b52      	subs	r2, r2, r5
 8008cd8:	d41f      	bmi.n	8008d1a <_malloc_r+0xd6>
 8008cda:	2a0b      	cmp	r2, #11
 8008cdc:	d917      	bls.n	8008d0e <_malloc_r+0xca>
 8008cde:	1961      	adds	r1, r4, r5
 8008ce0:	42a3      	cmp	r3, r4
 8008ce2:	6025      	str	r5, [r4, #0]
 8008ce4:	bf18      	it	ne
 8008ce6:	6059      	strne	r1, [r3, #4]
 8008ce8:	6863      	ldr	r3, [r4, #4]
 8008cea:	bf08      	it	eq
 8008cec:	f8c8 1000 	streq.w	r1, [r8]
 8008cf0:	5162      	str	r2, [r4, r5]
 8008cf2:	604b      	str	r3, [r1, #4]
 8008cf4:	4638      	mov	r0, r7
 8008cf6:	f104 060b 	add.w	r6, r4, #11
 8008cfa:	f000 f829 	bl	8008d50 <__malloc_unlock>
 8008cfe:	f026 0607 	bic.w	r6, r6, #7
 8008d02:	1d23      	adds	r3, r4, #4
 8008d04:	1af2      	subs	r2, r6, r3
 8008d06:	d0ae      	beq.n	8008c66 <_malloc_r+0x22>
 8008d08:	1b9b      	subs	r3, r3, r6
 8008d0a:	50a3      	str	r3, [r4, r2]
 8008d0c:	e7ab      	b.n	8008c66 <_malloc_r+0x22>
 8008d0e:	42a3      	cmp	r3, r4
 8008d10:	6862      	ldr	r2, [r4, #4]
 8008d12:	d1dd      	bne.n	8008cd0 <_malloc_r+0x8c>
 8008d14:	f8c8 2000 	str.w	r2, [r8]
 8008d18:	e7ec      	b.n	8008cf4 <_malloc_r+0xb0>
 8008d1a:	4623      	mov	r3, r4
 8008d1c:	6864      	ldr	r4, [r4, #4]
 8008d1e:	e7ac      	b.n	8008c7a <_malloc_r+0x36>
 8008d20:	4634      	mov	r4, r6
 8008d22:	6876      	ldr	r6, [r6, #4]
 8008d24:	e7b4      	b.n	8008c90 <_malloc_r+0x4c>
 8008d26:	4613      	mov	r3, r2
 8008d28:	e7cc      	b.n	8008cc4 <_malloc_r+0x80>
 8008d2a:	230c      	movs	r3, #12
 8008d2c:	603b      	str	r3, [r7, #0]
 8008d2e:	4638      	mov	r0, r7
 8008d30:	f000 f80e 	bl	8008d50 <__malloc_unlock>
 8008d34:	e797      	b.n	8008c66 <_malloc_r+0x22>
 8008d36:	6025      	str	r5, [r4, #0]
 8008d38:	e7dc      	b.n	8008cf4 <_malloc_r+0xb0>
 8008d3a:	605b      	str	r3, [r3, #4]
 8008d3c:	deff      	udf	#255	; 0xff
 8008d3e:	bf00      	nop
 8008d40:	2000f4e8 	.word	0x2000f4e8

08008d44 <__malloc_lock>:
 8008d44:	4801      	ldr	r0, [pc, #4]	; (8008d4c <__malloc_lock+0x8>)
 8008d46:	f7ff b88b 	b.w	8007e60 <__retarget_lock_acquire_recursive>
 8008d4a:	bf00      	nop
 8008d4c:	2000f4e4 	.word	0x2000f4e4

08008d50 <__malloc_unlock>:
 8008d50:	4801      	ldr	r0, [pc, #4]	; (8008d58 <__malloc_unlock+0x8>)
 8008d52:	f7ff b886 	b.w	8007e62 <__retarget_lock_release_recursive>
 8008d56:	bf00      	nop
 8008d58:	2000f4e4 	.word	0x2000f4e4

08008d5c <_Balloc>:
 8008d5c:	b570      	push	{r4, r5, r6, lr}
 8008d5e:	69c6      	ldr	r6, [r0, #28]
 8008d60:	4604      	mov	r4, r0
 8008d62:	460d      	mov	r5, r1
 8008d64:	b976      	cbnz	r6, 8008d84 <_Balloc+0x28>
 8008d66:	2010      	movs	r0, #16
 8008d68:	f7ff ff44 	bl	8008bf4 <malloc>
 8008d6c:	4602      	mov	r2, r0
 8008d6e:	61e0      	str	r0, [r4, #28]
 8008d70:	b920      	cbnz	r0, 8008d7c <_Balloc+0x20>
 8008d72:	4b18      	ldr	r3, [pc, #96]	; (8008dd4 <_Balloc+0x78>)
 8008d74:	4818      	ldr	r0, [pc, #96]	; (8008dd8 <_Balloc+0x7c>)
 8008d76:	216b      	movs	r1, #107	; 0x6b
 8008d78:	f000 fe00 	bl	800997c <__assert_func>
 8008d7c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008d80:	6006      	str	r6, [r0, #0]
 8008d82:	60c6      	str	r6, [r0, #12]
 8008d84:	69e6      	ldr	r6, [r4, #28]
 8008d86:	68f3      	ldr	r3, [r6, #12]
 8008d88:	b183      	cbz	r3, 8008dac <_Balloc+0x50>
 8008d8a:	69e3      	ldr	r3, [r4, #28]
 8008d8c:	68db      	ldr	r3, [r3, #12]
 8008d8e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008d92:	b9b8      	cbnz	r0, 8008dc4 <_Balloc+0x68>
 8008d94:	2101      	movs	r1, #1
 8008d96:	fa01 f605 	lsl.w	r6, r1, r5
 8008d9a:	1d72      	adds	r2, r6, #5
 8008d9c:	0092      	lsls	r2, r2, #2
 8008d9e:	4620      	mov	r0, r4
 8008da0:	f000 fe0a 	bl	80099b8 <_calloc_r>
 8008da4:	b160      	cbz	r0, 8008dc0 <_Balloc+0x64>
 8008da6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008daa:	e00e      	b.n	8008dca <_Balloc+0x6e>
 8008dac:	2221      	movs	r2, #33	; 0x21
 8008dae:	2104      	movs	r1, #4
 8008db0:	4620      	mov	r0, r4
 8008db2:	f000 fe01 	bl	80099b8 <_calloc_r>
 8008db6:	69e3      	ldr	r3, [r4, #28]
 8008db8:	60f0      	str	r0, [r6, #12]
 8008dba:	68db      	ldr	r3, [r3, #12]
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d1e4      	bne.n	8008d8a <_Balloc+0x2e>
 8008dc0:	2000      	movs	r0, #0
 8008dc2:	bd70      	pop	{r4, r5, r6, pc}
 8008dc4:	6802      	ldr	r2, [r0, #0]
 8008dc6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008dca:	2300      	movs	r3, #0
 8008dcc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008dd0:	e7f7      	b.n	8008dc2 <_Balloc+0x66>
 8008dd2:	bf00      	nop
 8008dd4:	0801d729 	.word	0x0801d729
 8008dd8:	0801d7a9 	.word	0x0801d7a9

08008ddc <_Bfree>:
 8008ddc:	b570      	push	{r4, r5, r6, lr}
 8008dde:	69c6      	ldr	r6, [r0, #28]
 8008de0:	4605      	mov	r5, r0
 8008de2:	460c      	mov	r4, r1
 8008de4:	b976      	cbnz	r6, 8008e04 <_Bfree+0x28>
 8008de6:	2010      	movs	r0, #16
 8008de8:	f7ff ff04 	bl	8008bf4 <malloc>
 8008dec:	4602      	mov	r2, r0
 8008dee:	61e8      	str	r0, [r5, #28]
 8008df0:	b920      	cbnz	r0, 8008dfc <_Bfree+0x20>
 8008df2:	4b09      	ldr	r3, [pc, #36]	; (8008e18 <_Bfree+0x3c>)
 8008df4:	4809      	ldr	r0, [pc, #36]	; (8008e1c <_Bfree+0x40>)
 8008df6:	218f      	movs	r1, #143	; 0x8f
 8008df8:	f000 fdc0 	bl	800997c <__assert_func>
 8008dfc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008e00:	6006      	str	r6, [r0, #0]
 8008e02:	60c6      	str	r6, [r0, #12]
 8008e04:	b13c      	cbz	r4, 8008e16 <_Bfree+0x3a>
 8008e06:	69eb      	ldr	r3, [r5, #28]
 8008e08:	6862      	ldr	r2, [r4, #4]
 8008e0a:	68db      	ldr	r3, [r3, #12]
 8008e0c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008e10:	6021      	str	r1, [r4, #0]
 8008e12:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008e16:	bd70      	pop	{r4, r5, r6, pc}
 8008e18:	0801d729 	.word	0x0801d729
 8008e1c:	0801d7a9 	.word	0x0801d7a9

08008e20 <__multadd>:
 8008e20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e24:	690d      	ldr	r5, [r1, #16]
 8008e26:	4607      	mov	r7, r0
 8008e28:	460c      	mov	r4, r1
 8008e2a:	461e      	mov	r6, r3
 8008e2c:	f101 0c14 	add.w	ip, r1, #20
 8008e30:	2000      	movs	r0, #0
 8008e32:	f8dc 3000 	ldr.w	r3, [ip]
 8008e36:	b299      	uxth	r1, r3
 8008e38:	fb02 6101 	mla	r1, r2, r1, r6
 8008e3c:	0c1e      	lsrs	r6, r3, #16
 8008e3e:	0c0b      	lsrs	r3, r1, #16
 8008e40:	fb02 3306 	mla	r3, r2, r6, r3
 8008e44:	b289      	uxth	r1, r1
 8008e46:	3001      	adds	r0, #1
 8008e48:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008e4c:	4285      	cmp	r5, r0
 8008e4e:	f84c 1b04 	str.w	r1, [ip], #4
 8008e52:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008e56:	dcec      	bgt.n	8008e32 <__multadd+0x12>
 8008e58:	b30e      	cbz	r6, 8008e9e <__multadd+0x7e>
 8008e5a:	68a3      	ldr	r3, [r4, #8]
 8008e5c:	42ab      	cmp	r3, r5
 8008e5e:	dc19      	bgt.n	8008e94 <__multadd+0x74>
 8008e60:	6861      	ldr	r1, [r4, #4]
 8008e62:	4638      	mov	r0, r7
 8008e64:	3101      	adds	r1, #1
 8008e66:	f7ff ff79 	bl	8008d5c <_Balloc>
 8008e6a:	4680      	mov	r8, r0
 8008e6c:	b928      	cbnz	r0, 8008e7a <__multadd+0x5a>
 8008e6e:	4602      	mov	r2, r0
 8008e70:	4b0c      	ldr	r3, [pc, #48]	; (8008ea4 <__multadd+0x84>)
 8008e72:	480d      	ldr	r0, [pc, #52]	; (8008ea8 <__multadd+0x88>)
 8008e74:	21ba      	movs	r1, #186	; 0xba
 8008e76:	f000 fd81 	bl	800997c <__assert_func>
 8008e7a:	6922      	ldr	r2, [r4, #16]
 8008e7c:	3202      	adds	r2, #2
 8008e7e:	f104 010c 	add.w	r1, r4, #12
 8008e82:	0092      	lsls	r2, r2, #2
 8008e84:	300c      	adds	r0, #12
 8008e86:	f000 fd6b 	bl	8009960 <memcpy>
 8008e8a:	4621      	mov	r1, r4
 8008e8c:	4638      	mov	r0, r7
 8008e8e:	f7ff ffa5 	bl	8008ddc <_Bfree>
 8008e92:	4644      	mov	r4, r8
 8008e94:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008e98:	3501      	adds	r5, #1
 8008e9a:	615e      	str	r6, [r3, #20]
 8008e9c:	6125      	str	r5, [r4, #16]
 8008e9e:	4620      	mov	r0, r4
 8008ea0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ea4:	0801d798 	.word	0x0801d798
 8008ea8:	0801d7a9 	.word	0x0801d7a9

08008eac <__hi0bits>:
 8008eac:	0c03      	lsrs	r3, r0, #16
 8008eae:	041b      	lsls	r3, r3, #16
 8008eb0:	b9d3      	cbnz	r3, 8008ee8 <__hi0bits+0x3c>
 8008eb2:	0400      	lsls	r0, r0, #16
 8008eb4:	2310      	movs	r3, #16
 8008eb6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008eba:	bf04      	itt	eq
 8008ebc:	0200      	lsleq	r0, r0, #8
 8008ebe:	3308      	addeq	r3, #8
 8008ec0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008ec4:	bf04      	itt	eq
 8008ec6:	0100      	lsleq	r0, r0, #4
 8008ec8:	3304      	addeq	r3, #4
 8008eca:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008ece:	bf04      	itt	eq
 8008ed0:	0080      	lsleq	r0, r0, #2
 8008ed2:	3302      	addeq	r3, #2
 8008ed4:	2800      	cmp	r0, #0
 8008ed6:	db05      	blt.n	8008ee4 <__hi0bits+0x38>
 8008ed8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008edc:	f103 0301 	add.w	r3, r3, #1
 8008ee0:	bf08      	it	eq
 8008ee2:	2320      	moveq	r3, #32
 8008ee4:	4618      	mov	r0, r3
 8008ee6:	4770      	bx	lr
 8008ee8:	2300      	movs	r3, #0
 8008eea:	e7e4      	b.n	8008eb6 <__hi0bits+0xa>

08008eec <__lo0bits>:
 8008eec:	6803      	ldr	r3, [r0, #0]
 8008eee:	f013 0207 	ands.w	r2, r3, #7
 8008ef2:	d00c      	beq.n	8008f0e <__lo0bits+0x22>
 8008ef4:	07d9      	lsls	r1, r3, #31
 8008ef6:	d422      	bmi.n	8008f3e <__lo0bits+0x52>
 8008ef8:	079a      	lsls	r2, r3, #30
 8008efa:	bf49      	itett	mi
 8008efc:	085b      	lsrmi	r3, r3, #1
 8008efe:	089b      	lsrpl	r3, r3, #2
 8008f00:	6003      	strmi	r3, [r0, #0]
 8008f02:	2201      	movmi	r2, #1
 8008f04:	bf5c      	itt	pl
 8008f06:	6003      	strpl	r3, [r0, #0]
 8008f08:	2202      	movpl	r2, #2
 8008f0a:	4610      	mov	r0, r2
 8008f0c:	4770      	bx	lr
 8008f0e:	b299      	uxth	r1, r3
 8008f10:	b909      	cbnz	r1, 8008f16 <__lo0bits+0x2a>
 8008f12:	0c1b      	lsrs	r3, r3, #16
 8008f14:	2210      	movs	r2, #16
 8008f16:	b2d9      	uxtb	r1, r3
 8008f18:	b909      	cbnz	r1, 8008f1e <__lo0bits+0x32>
 8008f1a:	3208      	adds	r2, #8
 8008f1c:	0a1b      	lsrs	r3, r3, #8
 8008f1e:	0719      	lsls	r1, r3, #28
 8008f20:	bf04      	itt	eq
 8008f22:	091b      	lsreq	r3, r3, #4
 8008f24:	3204      	addeq	r2, #4
 8008f26:	0799      	lsls	r1, r3, #30
 8008f28:	bf04      	itt	eq
 8008f2a:	089b      	lsreq	r3, r3, #2
 8008f2c:	3202      	addeq	r2, #2
 8008f2e:	07d9      	lsls	r1, r3, #31
 8008f30:	d403      	bmi.n	8008f3a <__lo0bits+0x4e>
 8008f32:	085b      	lsrs	r3, r3, #1
 8008f34:	f102 0201 	add.w	r2, r2, #1
 8008f38:	d003      	beq.n	8008f42 <__lo0bits+0x56>
 8008f3a:	6003      	str	r3, [r0, #0]
 8008f3c:	e7e5      	b.n	8008f0a <__lo0bits+0x1e>
 8008f3e:	2200      	movs	r2, #0
 8008f40:	e7e3      	b.n	8008f0a <__lo0bits+0x1e>
 8008f42:	2220      	movs	r2, #32
 8008f44:	e7e1      	b.n	8008f0a <__lo0bits+0x1e>
	...

08008f48 <__i2b>:
 8008f48:	b510      	push	{r4, lr}
 8008f4a:	460c      	mov	r4, r1
 8008f4c:	2101      	movs	r1, #1
 8008f4e:	f7ff ff05 	bl	8008d5c <_Balloc>
 8008f52:	4602      	mov	r2, r0
 8008f54:	b928      	cbnz	r0, 8008f62 <__i2b+0x1a>
 8008f56:	4b05      	ldr	r3, [pc, #20]	; (8008f6c <__i2b+0x24>)
 8008f58:	4805      	ldr	r0, [pc, #20]	; (8008f70 <__i2b+0x28>)
 8008f5a:	f240 1145 	movw	r1, #325	; 0x145
 8008f5e:	f000 fd0d 	bl	800997c <__assert_func>
 8008f62:	2301      	movs	r3, #1
 8008f64:	6144      	str	r4, [r0, #20]
 8008f66:	6103      	str	r3, [r0, #16]
 8008f68:	bd10      	pop	{r4, pc}
 8008f6a:	bf00      	nop
 8008f6c:	0801d798 	.word	0x0801d798
 8008f70:	0801d7a9 	.word	0x0801d7a9

08008f74 <__multiply>:
 8008f74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f78:	4691      	mov	r9, r2
 8008f7a:	690a      	ldr	r2, [r1, #16]
 8008f7c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008f80:	429a      	cmp	r2, r3
 8008f82:	bfb8      	it	lt
 8008f84:	460b      	movlt	r3, r1
 8008f86:	460c      	mov	r4, r1
 8008f88:	bfbc      	itt	lt
 8008f8a:	464c      	movlt	r4, r9
 8008f8c:	4699      	movlt	r9, r3
 8008f8e:	6927      	ldr	r7, [r4, #16]
 8008f90:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008f94:	68a3      	ldr	r3, [r4, #8]
 8008f96:	6861      	ldr	r1, [r4, #4]
 8008f98:	eb07 060a 	add.w	r6, r7, sl
 8008f9c:	42b3      	cmp	r3, r6
 8008f9e:	b085      	sub	sp, #20
 8008fa0:	bfb8      	it	lt
 8008fa2:	3101      	addlt	r1, #1
 8008fa4:	f7ff feda 	bl	8008d5c <_Balloc>
 8008fa8:	b930      	cbnz	r0, 8008fb8 <__multiply+0x44>
 8008faa:	4602      	mov	r2, r0
 8008fac:	4b44      	ldr	r3, [pc, #272]	; (80090c0 <__multiply+0x14c>)
 8008fae:	4845      	ldr	r0, [pc, #276]	; (80090c4 <__multiply+0x150>)
 8008fb0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8008fb4:	f000 fce2 	bl	800997c <__assert_func>
 8008fb8:	f100 0514 	add.w	r5, r0, #20
 8008fbc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008fc0:	462b      	mov	r3, r5
 8008fc2:	2200      	movs	r2, #0
 8008fc4:	4543      	cmp	r3, r8
 8008fc6:	d321      	bcc.n	800900c <__multiply+0x98>
 8008fc8:	f104 0314 	add.w	r3, r4, #20
 8008fcc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008fd0:	f109 0314 	add.w	r3, r9, #20
 8008fd4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008fd8:	9202      	str	r2, [sp, #8]
 8008fda:	1b3a      	subs	r2, r7, r4
 8008fdc:	3a15      	subs	r2, #21
 8008fde:	f022 0203 	bic.w	r2, r2, #3
 8008fe2:	3204      	adds	r2, #4
 8008fe4:	f104 0115 	add.w	r1, r4, #21
 8008fe8:	428f      	cmp	r7, r1
 8008fea:	bf38      	it	cc
 8008fec:	2204      	movcc	r2, #4
 8008fee:	9201      	str	r2, [sp, #4]
 8008ff0:	9a02      	ldr	r2, [sp, #8]
 8008ff2:	9303      	str	r3, [sp, #12]
 8008ff4:	429a      	cmp	r2, r3
 8008ff6:	d80c      	bhi.n	8009012 <__multiply+0x9e>
 8008ff8:	2e00      	cmp	r6, #0
 8008ffa:	dd03      	ble.n	8009004 <__multiply+0x90>
 8008ffc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009000:	2b00      	cmp	r3, #0
 8009002:	d05b      	beq.n	80090bc <__multiply+0x148>
 8009004:	6106      	str	r6, [r0, #16]
 8009006:	b005      	add	sp, #20
 8009008:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800900c:	f843 2b04 	str.w	r2, [r3], #4
 8009010:	e7d8      	b.n	8008fc4 <__multiply+0x50>
 8009012:	f8b3 a000 	ldrh.w	sl, [r3]
 8009016:	f1ba 0f00 	cmp.w	sl, #0
 800901a:	d024      	beq.n	8009066 <__multiply+0xf2>
 800901c:	f104 0e14 	add.w	lr, r4, #20
 8009020:	46a9      	mov	r9, r5
 8009022:	f04f 0c00 	mov.w	ip, #0
 8009026:	f85e 2b04 	ldr.w	r2, [lr], #4
 800902a:	f8d9 1000 	ldr.w	r1, [r9]
 800902e:	fa1f fb82 	uxth.w	fp, r2
 8009032:	b289      	uxth	r1, r1
 8009034:	fb0a 110b 	mla	r1, sl, fp, r1
 8009038:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800903c:	f8d9 2000 	ldr.w	r2, [r9]
 8009040:	4461      	add	r1, ip
 8009042:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009046:	fb0a c20b 	mla	r2, sl, fp, ip
 800904a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800904e:	b289      	uxth	r1, r1
 8009050:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009054:	4577      	cmp	r7, lr
 8009056:	f849 1b04 	str.w	r1, [r9], #4
 800905a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800905e:	d8e2      	bhi.n	8009026 <__multiply+0xb2>
 8009060:	9a01      	ldr	r2, [sp, #4]
 8009062:	f845 c002 	str.w	ip, [r5, r2]
 8009066:	9a03      	ldr	r2, [sp, #12]
 8009068:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800906c:	3304      	adds	r3, #4
 800906e:	f1b9 0f00 	cmp.w	r9, #0
 8009072:	d021      	beq.n	80090b8 <__multiply+0x144>
 8009074:	6829      	ldr	r1, [r5, #0]
 8009076:	f104 0c14 	add.w	ip, r4, #20
 800907a:	46ae      	mov	lr, r5
 800907c:	f04f 0a00 	mov.w	sl, #0
 8009080:	f8bc b000 	ldrh.w	fp, [ip]
 8009084:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009088:	fb09 220b 	mla	r2, r9, fp, r2
 800908c:	4452      	add	r2, sl
 800908e:	b289      	uxth	r1, r1
 8009090:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009094:	f84e 1b04 	str.w	r1, [lr], #4
 8009098:	f85c 1b04 	ldr.w	r1, [ip], #4
 800909c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80090a0:	f8be 1000 	ldrh.w	r1, [lr]
 80090a4:	fb09 110a 	mla	r1, r9, sl, r1
 80090a8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80090ac:	4567      	cmp	r7, ip
 80090ae:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80090b2:	d8e5      	bhi.n	8009080 <__multiply+0x10c>
 80090b4:	9a01      	ldr	r2, [sp, #4]
 80090b6:	50a9      	str	r1, [r5, r2]
 80090b8:	3504      	adds	r5, #4
 80090ba:	e799      	b.n	8008ff0 <__multiply+0x7c>
 80090bc:	3e01      	subs	r6, #1
 80090be:	e79b      	b.n	8008ff8 <__multiply+0x84>
 80090c0:	0801d798 	.word	0x0801d798
 80090c4:	0801d7a9 	.word	0x0801d7a9

080090c8 <__pow5mult>:
 80090c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80090cc:	4615      	mov	r5, r2
 80090ce:	f012 0203 	ands.w	r2, r2, #3
 80090d2:	4606      	mov	r6, r0
 80090d4:	460f      	mov	r7, r1
 80090d6:	d007      	beq.n	80090e8 <__pow5mult+0x20>
 80090d8:	4c25      	ldr	r4, [pc, #148]	; (8009170 <__pow5mult+0xa8>)
 80090da:	3a01      	subs	r2, #1
 80090dc:	2300      	movs	r3, #0
 80090de:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80090e2:	f7ff fe9d 	bl	8008e20 <__multadd>
 80090e6:	4607      	mov	r7, r0
 80090e8:	10ad      	asrs	r5, r5, #2
 80090ea:	d03d      	beq.n	8009168 <__pow5mult+0xa0>
 80090ec:	69f4      	ldr	r4, [r6, #28]
 80090ee:	b97c      	cbnz	r4, 8009110 <__pow5mult+0x48>
 80090f0:	2010      	movs	r0, #16
 80090f2:	f7ff fd7f 	bl	8008bf4 <malloc>
 80090f6:	4602      	mov	r2, r0
 80090f8:	61f0      	str	r0, [r6, #28]
 80090fa:	b928      	cbnz	r0, 8009108 <__pow5mult+0x40>
 80090fc:	4b1d      	ldr	r3, [pc, #116]	; (8009174 <__pow5mult+0xac>)
 80090fe:	481e      	ldr	r0, [pc, #120]	; (8009178 <__pow5mult+0xb0>)
 8009100:	f240 11b3 	movw	r1, #435	; 0x1b3
 8009104:	f000 fc3a 	bl	800997c <__assert_func>
 8009108:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800910c:	6004      	str	r4, [r0, #0]
 800910e:	60c4      	str	r4, [r0, #12]
 8009110:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8009114:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009118:	b94c      	cbnz	r4, 800912e <__pow5mult+0x66>
 800911a:	f240 2171 	movw	r1, #625	; 0x271
 800911e:	4630      	mov	r0, r6
 8009120:	f7ff ff12 	bl	8008f48 <__i2b>
 8009124:	2300      	movs	r3, #0
 8009126:	f8c8 0008 	str.w	r0, [r8, #8]
 800912a:	4604      	mov	r4, r0
 800912c:	6003      	str	r3, [r0, #0]
 800912e:	f04f 0900 	mov.w	r9, #0
 8009132:	07eb      	lsls	r3, r5, #31
 8009134:	d50a      	bpl.n	800914c <__pow5mult+0x84>
 8009136:	4639      	mov	r1, r7
 8009138:	4622      	mov	r2, r4
 800913a:	4630      	mov	r0, r6
 800913c:	f7ff ff1a 	bl	8008f74 <__multiply>
 8009140:	4639      	mov	r1, r7
 8009142:	4680      	mov	r8, r0
 8009144:	4630      	mov	r0, r6
 8009146:	f7ff fe49 	bl	8008ddc <_Bfree>
 800914a:	4647      	mov	r7, r8
 800914c:	106d      	asrs	r5, r5, #1
 800914e:	d00b      	beq.n	8009168 <__pow5mult+0xa0>
 8009150:	6820      	ldr	r0, [r4, #0]
 8009152:	b938      	cbnz	r0, 8009164 <__pow5mult+0x9c>
 8009154:	4622      	mov	r2, r4
 8009156:	4621      	mov	r1, r4
 8009158:	4630      	mov	r0, r6
 800915a:	f7ff ff0b 	bl	8008f74 <__multiply>
 800915e:	6020      	str	r0, [r4, #0]
 8009160:	f8c0 9000 	str.w	r9, [r0]
 8009164:	4604      	mov	r4, r0
 8009166:	e7e4      	b.n	8009132 <__pow5mult+0x6a>
 8009168:	4638      	mov	r0, r7
 800916a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800916e:	bf00      	nop
 8009170:	0801d8f8 	.word	0x0801d8f8
 8009174:	0801d729 	.word	0x0801d729
 8009178:	0801d7a9 	.word	0x0801d7a9

0800917c <__lshift>:
 800917c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009180:	460c      	mov	r4, r1
 8009182:	6849      	ldr	r1, [r1, #4]
 8009184:	6923      	ldr	r3, [r4, #16]
 8009186:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800918a:	68a3      	ldr	r3, [r4, #8]
 800918c:	4607      	mov	r7, r0
 800918e:	4691      	mov	r9, r2
 8009190:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009194:	f108 0601 	add.w	r6, r8, #1
 8009198:	42b3      	cmp	r3, r6
 800919a:	db0b      	blt.n	80091b4 <__lshift+0x38>
 800919c:	4638      	mov	r0, r7
 800919e:	f7ff fddd 	bl	8008d5c <_Balloc>
 80091a2:	4605      	mov	r5, r0
 80091a4:	b948      	cbnz	r0, 80091ba <__lshift+0x3e>
 80091a6:	4602      	mov	r2, r0
 80091a8:	4b28      	ldr	r3, [pc, #160]	; (800924c <__lshift+0xd0>)
 80091aa:	4829      	ldr	r0, [pc, #164]	; (8009250 <__lshift+0xd4>)
 80091ac:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80091b0:	f000 fbe4 	bl	800997c <__assert_func>
 80091b4:	3101      	adds	r1, #1
 80091b6:	005b      	lsls	r3, r3, #1
 80091b8:	e7ee      	b.n	8009198 <__lshift+0x1c>
 80091ba:	2300      	movs	r3, #0
 80091bc:	f100 0114 	add.w	r1, r0, #20
 80091c0:	f100 0210 	add.w	r2, r0, #16
 80091c4:	4618      	mov	r0, r3
 80091c6:	4553      	cmp	r3, sl
 80091c8:	db33      	blt.n	8009232 <__lshift+0xb6>
 80091ca:	6920      	ldr	r0, [r4, #16]
 80091cc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80091d0:	f104 0314 	add.w	r3, r4, #20
 80091d4:	f019 091f 	ands.w	r9, r9, #31
 80091d8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80091dc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80091e0:	d02b      	beq.n	800923a <__lshift+0xbe>
 80091e2:	f1c9 0e20 	rsb	lr, r9, #32
 80091e6:	468a      	mov	sl, r1
 80091e8:	2200      	movs	r2, #0
 80091ea:	6818      	ldr	r0, [r3, #0]
 80091ec:	fa00 f009 	lsl.w	r0, r0, r9
 80091f0:	4310      	orrs	r0, r2
 80091f2:	f84a 0b04 	str.w	r0, [sl], #4
 80091f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80091fa:	459c      	cmp	ip, r3
 80091fc:	fa22 f20e 	lsr.w	r2, r2, lr
 8009200:	d8f3      	bhi.n	80091ea <__lshift+0x6e>
 8009202:	ebac 0304 	sub.w	r3, ip, r4
 8009206:	3b15      	subs	r3, #21
 8009208:	f023 0303 	bic.w	r3, r3, #3
 800920c:	3304      	adds	r3, #4
 800920e:	f104 0015 	add.w	r0, r4, #21
 8009212:	4584      	cmp	ip, r0
 8009214:	bf38      	it	cc
 8009216:	2304      	movcc	r3, #4
 8009218:	50ca      	str	r2, [r1, r3]
 800921a:	b10a      	cbz	r2, 8009220 <__lshift+0xa4>
 800921c:	f108 0602 	add.w	r6, r8, #2
 8009220:	3e01      	subs	r6, #1
 8009222:	4638      	mov	r0, r7
 8009224:	612e      	str	r6, [r5, #16]
 8009226:	4621      	mov	r1, r4
 8009228:	f7ff fdd8 	bl	8008ddc <_Bfree>
 800922c:	4628      	mov	r0, r5
 800922e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009232:	f842 0f04 	str.w	r0, [r2, #4]!
 8009236:	3301      	adds	r3, #1
 8009238:	e7c5      	b.n	80091c6 <__lshift+0x4a>
 800923a:	3904      	subs	r1, #4
 800923c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009240:	f841 2f04 	str.w	r2, [r1, #4]!
 8009244:	459c      	cmp	ip, r3
 8009246:	d8f9      	bhi.n	800923c <__lshift+0xc0>
 8009248:	e7ea      	b.n	8009220 <__lshift+0xa4>
 800924a:	bf00      	nop
 800924c:	0801d798 	.word	0x0801d798
 8009250:	0801d7a9 	.word	0x0801d7a9

08009254 <__mcmp>:
 8009254:	b530      	push	{r4, r5, lr}
 8009256:	6902      	ldr	r2, [r0, #16]
 8009258:	690c      	ldr	r4, [r1, #16]
 800925a:	1b12      	subs	r2, r2, r4
 800925c:	d10e      	bne.n	800927c <__mcmp+0x28>
 800925e:	f100 0314 	add.w	r3, r0, #20
 8009262:	3114      	adds	r1, #20
 8009264:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009268:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800926c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009270:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009274:	42a5      	cmp	r5, r4
 8009276:	d003      	beq.n	8009280 <__mcmp+0x2c>
 8009278:	d305      	bcc.n	8009286 <__mcmp+0x32>
 800927a:	2201      	movs	r2, #1
 800927c:	4610      	mov	r0, r2
 800927e:	bd30      	pop	{r4, r5, pc}
 8009280:	4283      	cmp	r3, r0
 8009282:	d3f3      	bcc.n	800926c <__mcmp+0x18>
 8009284:	e7fa      	b.n	800927c <__mcmp+0x28>
 8009286:	f04f 32ff 	mov.w	r2, #4294967295
 800928a:	e7f7      	b.n	800927c <__mcmp+0x28>

0800928c <__mdiff>:
 800928c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009290:	460c      	mov	r4, r1
 8009292:	4606      	mov	r6, r0
 8009294:	4611      	mov	r1, r2
 8009296:	4620      	mov	r0, r4
 8009298:	4690      	mov	r8, r2
 800929a:	f7ff ffdb 	bl	8009254 <__mcmp>
 800929e:	1e05      	subs	r5, r0, #0
 80092a0:	d110      	bne.n	80092c4 <__mdiff+0x38>
 80092a2:	4629      	mov	r1, r5
 80092a4:	4630      	mov	r0, r6
 80092a6:	f7ff fd59 	bl	8008d5c <_Balloc>
 80092aa:	b930      	cbnz	r0, 80092ba <__mdiff+0x2e>
 80092ac:	4b3a      	ldr	r3, [pc, #232]	; (8009398 <__mdiff+0x10c>)
 80092ae:	4602      	mov	r2, r0
 80092b0:	f240 2137 	movw	r1, #567	; 0x237
 80092b4:	4839      	ldr	r0, [pc, #228]	; (800939c <__mdiff+0x110>)
 80092b6:	f000 fb61 	bl	800997c <__assert_func>
 80092ba:	2301      	movs	r3, #1
 80092bc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80092c0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092c4:	bfa4      	itt	ge
 80092c6:	4643      	movge	r3, r8
 80092c8:	46a0      	movge	r8, r4
 80092ca:	4630      	mov	r0, r6
 80092cc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80092d0:	bfa6      	itte	ge
 80092d2:	461c      	movge	r4, r3
 80092d4:	2500      	movge	r5, #0
 80092d6:	2501      	movlt	r5, #1
 80092d8:	f7ff fd40 	bl	8008d5c <_Balloc>
 80092dc:	b920      	cbnz	r0, 80092e8 <__mdiff+0x5c>
 80092de:	4b2e      	ldr	r3, [pc, #184]	; (8009398 <__mdiff+0x10c>)
 80092e0:	4602      	mov	r2, r0
 80092e2:	f240 2145 	movw	r1, #581	; 0x245
 80092e6:	e7e5      	b.n	80092b4 <__mdiff+0x28>
 80092e8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80092ec:	6926      	ldr	r6, [r4, #16]
 80092ee:	60c5      	str	r5, [r0, #12]
 80092f0:	f104 0914 	add.w	r9, r4, #20
 80092f4:	f108 0514 	add.w	r5, r8, #20
 80092f8:	f100 0e14 	add.w	lr, r0, #20
 80092fc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009300:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009304:	f108 0210 	add.w	r2, r8, #16
 8009308:	46f2      	mov	sl, lr
 800930a:	2100      	movs	r1, #0
 800930c:	f859 3b04 	ldr.w	r3, [r9], #4
 8009310:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009314:	fa11 f88b 	uxtah	r8, r1, fp
 8009318:	b299      	uxth	r1, r3
 800931a:	0c1b      	lsrs	r3, r3, #16
 800931c:	eba8 0801 	sub.w	r8, r8, r1
 8009320:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009324:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009328:	fa1f f888 	uxth.w	r8, r8
 800932c:	1419      	asrs	r1, r3, #16
 800932e:	454e      	cmp	r6, r9
 8009330:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009334:	f84a 3b04 	str.w	r3, [sl], #4
 8009338:	d8e8      	bhi.n	800930c <__mdiff+0x80>
 800933a:	1b33      	subs	r3, r6, r4
 800933c:	3b15      	subs	r3, #21
 800933e:	f023 0303 	bic.w	r3, r3, #3
 8009342:	3304      	adds	r3, #4
 8009344:	3415      	adds	r4, #21
 8009346:	42a6      	cmp	r6, r4
 8009348:	bf38      	it	cc
 800934a:	2304      	movcc	r3, #4
 800934c:	441d      	add	r5, r3
 800934e:	4473      	add	r3, lr
 8009350:	469e      	mov	lr, r3
 8009352:	462e      	mov	r6, r5
 8009354:	4566      	cmp	r6, ip
 8009356:	d30e      	bcc.n	8009376 <__mdiff+0xea>
 8009358:	f10c 0203 	add.w	r2, ip, #3
 800935c:	1b52      	subs	r2, r2, r5
 800935e:	f022 0203 	bic.w	r2, r2, #3
 8009362:	3d03      	subs	r5, #3
 8009364:	45ac      	cmp	ip, r5
 8009366:	bf38      	it	cc
 8009368:	2200      	movcc	r2, #0
 800936a:	4413      	add	r3, r2
 800936c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8009370:	b17a      	cbz	r2, 8009392 <__mdiff+0x106>
 8009372:	6107      	str	r7, [r0, #16]
 8009374:	e7a4      	b.n	80092c0 <__mdiff+0x34>
 8009376:	f856 8b04 	ldr.w	r8, [r6], #4
 800937a:	fa11 f288 	uxtah	r2, r1, r8
 800937e:	1414      	asrs	r4, r2, #16
 8009380:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009384:	b292      	uxth	r2, r2
 8009386:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800938a:	f84e 2b04 	str.w	r2, [lr], #4
 800938e:	1421      	asrs	r1, r4, #16
 8009390:	e7e0      	b.n	8009354 <__mdiff+0xc8>
 8009392:	3f01      	subs	r7, #1
 8009394:	e7ea      	b.n	800936c <__mdiff+0xe0>
 8009396:	bf00      	nop
 8009398:	0801d798 	.word	0x0801d798
 800939c:	0801d7a9 	.word	0x0801d7a9

080093a0 <__d2b>:
 80093a0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80093a4:	460f      	mov	r7, r1
 80093a6:	2101      	movs	r1, #1
 80093a8:	ec59 8b10 	vmov	r8, r9, d0
 80093ac:	4616      	mov	r6, r2
 80093ae:	f7ff fcd5 	bl	8008d5c <_Balloc>
 80093b2:	4604      	mov	r4, r0
 80093b4:	b930      	cbnz	r0, 80093c4 <__d2b+0x24>
 80093b6:	4602      	mov	r2, r0
 80093b8:	4b24      	ldr	r3, [pc, #144]	; (800944c <__d2b+0xac>)
 80093ba:	4825      	ldr	r0, [pc, #148]	; (8009450 <__d2b+0xb0>)
 80093bc:	f240 310f 	movw	r1, #783	; 0x30f
 80093c0:	f000 fadc 	bl	800997c <__assert_func>
 80093c4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80093c8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80093cc:	bb2d      	cbnz	r5, 800941a <__d2b+0x7a>
 80093ce:	9301      	str	r3, [sp, #4]
 80093d0:	f1b8 0300 	subs.w	r3, r8, #0
 80093d4:	d026      	beq.n	8009424 <__d2b+0x84>
 80093d6:	4668      	mov	r0, sp
 80093d8:	9300      	str	r3, [sp, #0]
 80093da:	f7ff fd87 	bl	8008eec <__lo0bits>
 80093de:	e9dd 1200 	ldrd	r1, r2, [sp]
 80093e2:	b1e8      	cbz	r0, 8009420 <__d2b+0x80>
 80093e4:	f1c0 0320 	rsb	r3, r0, #32
 80093e8:	fa02 f303 	lsl.w	r3, r2, r3
 80093ec:	430b      	orrs	r3, r1
 80093ee:	40c2      	lsrs	r2, r0
 80093f0:	6163      	str	r3, [r4, #20]
 80093f2:	9201      	str	r2, [sp, #4]
 80093f4:	9b01      	ldr	r3, [sp, #4]
 80093f6:	61a3      	str	r3, [r4, #24]
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	bf14      	ite	ne
 80093fc:	2202      	movne	r2, #2
 80093fe:	2201      	moveq	r2, #1
 8009400:	6122      	str	r2, [r4, #16]
 8009402:	b1bd      	cbz	r5, 8009434 <__d2b+0x94>
 8009404:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009408:	4405      	add	r5, r0
 800940a:	603d      	str	r5, [r7, #0]
 800940c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009410:	6030      	str	r0, [r6, #0]
 8009412:	4620      	mov	r0, r4
 8009414:	b003      	add	sp, #12
 8009416:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800941a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800941e:	e7d6      	b.n	80093ce <__d2b+0x2e>
 8009420:	6161      	str	r1, [r4, #20]
 8009422:	e7e7      	b.n	80093f4 <__d2b+0x54>
 8009424:	a801      	add	r0, sp, #4
 8009426:	f7ff fd61 	bl	8008eec <__lo0bits>
 800942a:	9b01      	ldr	r3, [sp, #4]
 800942c:	6163      	str	r3, [r4, #20]
 800942e:	3020      	adds	r0, #32
 8009430:	2201      	movs	r2, #1
 8009432:	e7e5      	b.n	8009400 <__d2b+0x60>
 8009434:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009438:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800943c:	6038      	str	r0, [r7, #0]
 800943e:	6918      	ldr	r0, [r3, #16]
 8009440:	f7ff fd34 	bl	8008eac <__hi0bits>
 8009444:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009448:	e7e2      	b.n	8009410 <__d2b+0x70>
 800944a:	bf00      	nop
 800944c:	0801d798 	.word	0x0801d798
 8009450:	0801d7a9 	.word	0x0801d7a9

08009454 <__sfputc_r>:
 8009454:	6893      	ldr	r3, [r2, #8]
 8009456:	3b01      	subs	r3, #1
 8009458:	2b00      	cmp	r3, #0
 800945a:	b410      	push	{r4}
 800945c:	6093      	str	r3, [r2, #8]
 800945e:	da08      	bge.n	8009472 <__sfputc_r+0x1e>
 8009460:	6994      	ldr	r4, [r2, #24]
 8009462:	42a3      	cmp	r3, r4
 8009464:	db01      	blt.n	800946a <__sfputc_r+0x16>
 8009466:	290a      	cmp	r1, #10
 8009468:	d103      	bne.n	8009472 <__sfputc_r+0x1e>
 800946a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800946e:	f7fe bbe6 	b.w	8007c3e <__swbuf_r>
 8009472:	6813      	ldr	r3, [r2, #0]
 8009474:	1c58      	adds	r0, r3, #1
 8009476:	6010      	str	r0, [r2, #0]
 8009478:	7019      	strb	r1, [r3, #0]
 800947a:	4608      	mov	r0, r1
 800947c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009480:	4770      	bx	lr

08009482 <__sfputs_r>:
 8009482:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009484:	4606      	mov	r6, r0
 8009486:	460f      	mov	r7, r1
 8009488:	4614      	mov	r4, r2
 800948a:	18d5      	adds	r5, r2, r3
 800948c:	42ac      	cmp	r4, r5
 800948e:	d101      	bne.n	8009494 <__sfputs_r+0x12>
 8009490:	2000      	movs	r0, #0
 8009492:	e007      	b.n	80094a4 <__sfputs_r+0x22>
 8009494:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009498:	463a      	mov	r2, r7
 800949a:	4630      	mov	r0, r6
 800949c:	f7ff ffda 	bl	8009454 <__sfputc_r>
 80094a0:	1c43      	adds	r3, r0, #1
 80094a2:	d1f3      	bne.n	800948c <__sfputs_r+0xa>
 80094a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080094a8 <_vfiprintf_r>:
 80094a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094ac:	460d      	mov	r5, r1
 80094ae:	b09d      	sub	sp, #116	; 0x74
 80094b0:	4614      	mov	r4, r2
 80094b2:	4698      	mov	r8, r3
 80094b4:	4606      	mov	r6, r0
 80094b6:	b118      	cbz	r0, 80094c0 <_vfiprintf_r+0x18>
 80094b8:	6a03      	ldr	r3, [r0, #32]
 80094ba:	b90b      	cbnz	r3, 80094c0 <_vfiprintf_r+0x18>
 80094bc:	f7fe fad8 	bl	8007a70 <__sinit>
 80094c0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80094c2:	07d9      	lsls	r1, r3, #31
 80094c4:	d405      	bmi.n	80094d2 <_vfiprintf_r+0x2a>
 80094c6:	89ab      	ldrh	r3, [r5, #12]
 80094c8:	059a      	lsls	r2, r3, #22
 80094ca:	d402      	bmi.n	80094d2 <_vfiprintf_r+0x2a>
 80094cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80094ce:	f7fe fcc7 	bl	8007e60 <__retarget_lock_acquire_recursive>
 80094d2:	89ab      	ldrh	r3, [r5, #12]
 80094d4:	071b      	lsls	r3, r3, #28
 80094d6:	d501      	bpl.n	80094dc <_vfiprintf_r+0x34>
 80094d8:	692b      	ldr	r3, [r5, #16]
 80094da:	b99b      	cbnz	r3, 8009504 <_vfiprintf_r+0x5c>
 80094dc:	4629      	mov	r1, r5
 80094de:	4630      	mov	r0, r6
 80094e0:	f7fe fbea 	bl	8007cb8 <__swsetup_r>
 80094e4:	b170      	cbz	r0, 8009504 <_vfiprintf_r+0x5c>
 80094e6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80094e8:	07dc      	lsls	r4, r3, #31
 80094ea:	d504      	bpl.n	80094f6 <_vfiprintf_r+0x4e>
 80094ec:	f04f 30ff 	mov.w	r0, #4294967295
 80094f0:	b01d      	add	sp, #116	; 0x74
 80094f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094f6:	89ab      	ldrh	r3, [r5, #12]
 80094f8:	0598      	lsls	r0, r3, #22
 80094fa:	d4f7      	bmi.n	80094ec <_vfiprintf_r+0x44>
 80094fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80094fe:	f7fe fcb0 	bl	8007e62 <__retarget_lock_release_recursive>
 8009502:	e7f3      	b.n	80094ec <_vfiprintf_r+0x44>
 8009504:	2300      	movs	r3, #0
 8009506:	9309      	str	r3, [sp, #36]	; 0x24
 8009508:	2320      	movs	r3, #32
 800950a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800950e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009512:	2330      	movs	r3, #48	; 0x30
 8009514:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80096c8 <_vfiprintf_r+0x220>
 8009518:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800951c:	f04f 0901 	mov.w	r9, #1
 8009520:	4623      	mov	r3, r4
 8009522:	469a      	mov	sl, r3
 8009524:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009528:	b10a      	cbz	r2, 800952e <_vfiprintf_r+0x86>
 800952a:	2a25      	cmp	r2, #37	; 0x25
 800952c:	d1f9      	bne.n	8009522 <_vfiprintf_r+0x7a>
 800952e:	ebba 0b04 	subs.w	fp, sl, r4
 8009532:	d00b      	beq.n	800954c <_vfiprintf_r+0xa4>
 8009534:	465b      	mov	r3, fp
 8009536:	4622      	mov	r2, r4
 8009538:	4629      	mov	r1, r5
 800953a:	4630      	mov	r0, r6
 800953c:	f7ff ffa1 	bl	8009482 <__sfputs_r>
 8009540:	3001      	adds	r0, #1
 8009542:	f000 80a9 	beq.w	8009698 <_vfiprintf_r+0x1f0>
 8009546:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009548:	445a      	add	r2, fp
 800954a:	9209      	str	r2, [sp, #36]	; 0x24
 800954c:	f89a 3000 	ldrb.w	r3, [sl]
 8009550:	2b00      	cmp	r3, #0
 8009552:	f000 80a1 	beq.w	8009698 <_vfiprintf_r+0x1f0>
 8009556:	2300      	movs	r3, #0
 8009558:	f04f 32ff 	mov.w	r2, #4294967295
 800955c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009560:	f10a 0a01 	add.w	sl, sl, #1
 8009564:	9304      	str	r3, [sp, #16]
 8009566:	9307      	str	r3, [sp, #28]
 8009568:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800956c:	931a      	str	r3, [sp, #104]	; 0x68
 800956e:	4654      	mov	r4, sl
 8009570:	2205      	movs	r2, #5
 8009572:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009576:	4854      	ldr	r0, [pc, #336]	; (80096c8 <_vfiprintf_r+0x220>)
 8009578:	f7f6 fe2a 	bl	80001d0 <memchr>
 800957c:	9a04      	ldr	r2, [sp, #16]
 800957e:	b9d8      	cbnz	r0, 80095b8 <_vfiprintf_r+0x110>
 8009580:	06d1      	lsls	r1, r2, #27
 8009582:	bf44      	itt	mi
 8009584:	2320      	movmi	r3, #32
 8009586:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800958a:	0713      	lsls	r3, r2, #28
 800958c:	bf44      	itt	mi
 800958e:	232b      	movmi	r3, #43	; 0x2b
 8009590:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009594:	f89a 3000 	ldrb.w	r3, [sl]
 8009598:	2b2a      	cmp	r3, #42	; 0x2a
 800959a:	d015      	beq.n	80095c8 <_vfiprintf_r+0x120>
 800959c:	9a07      	ldr	r2, [sp, #28]
 800959e:	4654      	mov	r4, sl
 80095a0:	2000      	movs	r0, #0
 80095a2:	f04f 0c0a 	mov.w	ip, #10
 80095a6:	4621      	mov	r1, r4
 80095a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80095ac:	3b30      	subs	r3, #48	; 0x30
 80095ae:	2b09      	cmp	r3, #9
 80095b0:	d94d      	bls.n	800964e <_vfiprintf_r+0x1a6>
 80095b2:	b1b0      	cbz	r0, 80095e2 <_vfiprintf_r+0x13a>
 80095b4:	9207      	str	r2, [sp, #28]
 80095b6:	e014      	b.n	80095e2 <_vfiprintf_r+0x13a>
 80095b8:	eba0 0308 	sub.w	r3, r0, r8
 80095bc:	fa09 f303 	lsl.w	r3, r9, r3
 80095c0:	4313      	orrs	r3, r2
 80095c2:	9304      	str	r3, [sp, #16]
 80095c4:	46a2      	mov	sl, r4
 80095c6:	e7d2      	b.n	800956e <_vfiprintf_r+0xc6>
 80095c8:	9b03      	ldr	r3, [sp, #12]
 80095ca:	1d19      	adds	r1, r3, #4
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	9103      	str	r1, [sp, #12]
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	bfbb      	ittet	lt
 80095d4:	425b      	neglt	r3, r3
 80095d6:	f042 0202 	orrlt.w	r2, r2, #2
 80095da:	9307      	strge	r3, [sp, #28]
 80095dc:	9307      	strlt	r3, [sp, #28]
 80095de:	bfb8      	it	lt
 80095e0:	9204      	strlt	r2, [sp, #16]
 80095e2:	7823      	ldrb	r3, [r4, #0]
 80095e4:	2b2e      	cmp	r3, #46	; 0x2e
 80095e6:	d10c      	bne.n	8009602 <_vfiprintf_r+0x15a>
 80095e8:	7863      	ldrb	r3, [r4, #1]
 80095ea:	2b2a      	cmp	r3, #42	; 0x2a
 80095ec:	d134      	bne.n	8009658 <_vfiprintf_r+0x1b0>
 80095ee:	9b03      	ldr	r3, [sp, #12]
 80095f0:	1d1a      	adds	r2, r3, #4
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	9203      	str	r2, [sp, #12]
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	bfb8      	it	lt
 80095fa:	f04f 33ff 	movlt.w	r3, #4294967295
 80095fe:	3402      	adds	r4, #2
 8009600:	9305      	str	r3, [sp, #20]
 8009602:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80096d8 <_vfiprintf_r+0x230>
 8009606:	7821      	ldrb	r1, [r4, #0]
 8009608:	2203      	movs	r2, #3
 800960a:	4650      	mov	r0, sl
 800960c:	f7f6 fde0 	bl	80001d0 <memchr>
 8009610:	b138      	cbz	r0, 8009622 <_vfiprintf_r+0x17a>
 8009612:	9b04      	ldr	r3, [sp, #16]
 8009614:	eba0 000a 	sub.w	r0, r0, sl
 8009618:	2240      	movs	r2, #64	; 0x40
 800961a:	4082      	lsls	r2, r0
 800961c:	4313      	orrs	r3, r2
 800961e:	3401      	adds	r4, #1
 8009620:	9304      	str	r3, [sp, #16]
 8009622:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009626:	4829      	ldr	r0, [pc, #164]	; (80096cc <_vfiprintf_r+0x224>)
 8009628:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800962c:	2206      	movs	r2, #6
 800962e:	f7f6 fdcf 	bl	80001d0 <memchr>
 8009632:	2800      	cmp	r0, #0
 8009634:	d03f      	beq.n	80096b6 <_vfiprintf_r+0x20e>
 8009636:	4b26      	ldr	r3, [pc, #152]	; (80096d0 <_vfiprintf_r+0x228>)
 8009638:	bb1b      	cbnz	r3, 8009682 <_vfiprintf_r+0x1da>
 800963a:	9b03      	ldr	r3, [sp, #12]
 800963c:	3307      	adds	r3, #7
 800963e:	f023 0307 	bic.w	r3, r3, #7
 8009642:	3308      	adds	r3, #8
 8009644:	9303      	str	r3, [sp, #12]
 8009646:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009648:	443b      	add	r3, r7
 800964a:	9309      	str	r3, [sp, #36]	; 0x24
 800964c:	e768      	b.n	8009520 <_vfiprintf_r+0x78>
 800964e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009652:	460c      	mov	r4, r1
 8009654:	2001      	movs	r0, #1
 8009656:	e7a6      	b.n	80095a6 <_vfiprintf_r+0xfe>
 8009658:	2300      	movs	r3, #0
 800965a:	3401      	adds	r4, #1
 800965c:	9305      	str	r3, [sp, #20]
 800965e:	4619      	mov	r1, r3
 8009660:	f04f 0c0a 	mov.w	ip, #10
 8009664:	4620      	mov	r0, r4
 8009666:	f810 2b01 	ldrb.w	r2, [r0], #1
 800966a:	3a30      	subs	r2, #48	; 0x30
 800966c:	2a09      	cmp	r2, #9
 800966e:	d903      	bls.n	8009678 <_vfiprintf_r+0x1d0>
 8009670:	2b00      	cmp	r3, #0
 8009672:	d0c6      	beq.n	8009602 <_vfiprintf_r+0x15a>
 8009674:	9105      	str	r1, [sp, #20]
 8009676:	e7c4      	b.n	8009602 <_vfiprintf_r+0x15a>
 8009678:	fb0c 2101 	mla	r1, ip, r1, r2
 800967c:	4604      	mov	r4, r0
 800967e:	2301      	movs	r3, #1
 8009680:	e7f0      	b.n	8009664 <_vfiprintf_r+0x1bc>
 8009682:	ab03      	add	r3, sp, #12
 8009684:	9300      	str	r3, [sp, #0]
 8009686:	462a      	mov	r2, r5
 8009688:	4b12      	ldr	r3, [pc, #72]	; (80096d4 <_vfiprintf_r+0x22c>)
 800968a:	a904      	add	r1, sp, #16
 800968c:	4630      	mov	r0, r6
 800968e:	f7fd fdaf 	bl	80071f0 <_printf_float>
 8009692:	4607      	mov	r7, r0
 8009694:	1c78      	adds	r0, r7, #1
 8009696:	d1d6      	bne.n	8009646 <_vfiprintf_r+0x19e>
 8009698:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800969a:	07d9      	lsls	r1, r3, #31
 800969c:	d405      	bmi.n	80096aa <_vfiprintf_r+0x202>
 800969e:	89ab      	ldrh	r3, [r5, #12]
 80096a0:	059a      	lsls	r2, r3, #22
 80096a2:	d402      	bmi.n	80096aa <_vfiprintf_r+0x202>
 80096a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80096a6:	f7fe fbdc 	bl	8007e62 <__retarget_lock_release_recursive>
 80096aa:	89ab      	ldrh	r3, [r5, #12]
 80096ac:	065b      	lsls	r3, r3, #25
 80096ae:	f53f af1d 	bmi.w	80094ec <_vfiprintf_r+0x44>
 80096b2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80096b4:	e71c      	b.n	80094f0 <_vfiprintf_r+0x48>
 80096b6:	ab03      	add	r3, sp, #12
 80096b8:	9300      	str	r3, [sp, #0]
 80096ba:	462a      	mov	r2, r5
 80096bc:	4b05      	ldr	r3, [pc, #20]	; (80096d4 <_vfiprintf_r+0x22c>)
 80096be:	a904      	add	r1, sp, #16
 80096c0:	4630      	mov	r0, r6
 80096c2:	f7fe f839 	bl	8007738 <_printf_i>
 80096c6:	e7e4      	b.n	8009692 <_vfiprintf_r+0x1ea>
 80096c8:	0801d904 	.word	0x0801d904
 80096cc:	0801d90e 	.word	0x0801d90e
 80096d0:	080071f1 	.word	0x080071f1
 80096d4:	08009483 	.word	0x08009483
 80096d8:	0801d90a 	.word	0x0801d90a

080096dc <__sflush_r>:
 80096dc:	898a      	ldrh	r2, [r1, #12]
 80096de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80096e2:	4605      	mov	r5, r0
 80096e4:	0710      	lsls	r0, r2, #28
 80096e6:	460c      	mov	r4, r1
 80096e8:	d458      	bmi.n	800979c <__sflush_r+0xc0>
 80096ea:	684b      	ldr	r3, [r1, #4]
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	dc05      	bgt.n	80096fc <__sflush_r+0x20>
 80096f0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	dc02      	bgt.n	80096fc <__sflush_r+0x20>
 80096f6:	2000      	movs	r0, #0
 80096f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80096fc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80096fe:	2e00      	cmp	r6, #0
 8009700:	d0f9      	beq.n	80096f6 <__sflush_r+0x1a>
 8009702:	2300      	movs	r3, #0
 8009704:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009708:	682f      	ldr	r7, [r5, #0]
 800970a:	6a21      	ldr	r1, [r4, #32]
 800970c:	602b      	str	r3, [r5, #0]
 800970e:	d032      	beq.n	8009776 <__sflush_r+0x9a>
 8009710:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009712:	89a3      	ldrh	r3, [r4, #12]
 8009714:	075a      	lsls	r2, r3, #29
 8009716:	d505      	bpl.n	8009724 <__sflush_r+0x48>
 8009718:	6863      	ldr	r3, [r4, #4]
 800971a:	1ac0      	subs	r0, r0, r3
 800971c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800971e:	b10b      	cbz	r3, 8009724 <__sflush_r+0x48>
 8009720:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009722:	1ac0      	subs	r0, r0, r3
 8009724:	2300      	movs	r3, #0
 8009726:	4602      	mov	r2, r0
 8009728:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800972a:	6a21      	ldr	r1, [r4, #32]
 800972c:	4628      	mov	r0, r5
 800972e:	47b0      	blx	r6
 8009730:	1c43      	adds	r3, r0, #1
 8009732:	89a3      	ldrh	r3, [r4, #12]
 8009734:	d106      	bne.n	8009744 <__sflush_r+0x68>
 8009736:	6829      	ldr	r1, [r5, #0]
 8009738:	291d      	cmp	r1, #29
 800973a:	d82b      	bhi.n	8009794 <__sflush_r+0xb8>
 800973c:	4a29      	ldr	r2, [pc, #164]	; (80097e4 <__sflush_r+0x108>)
 800973e:	410a      	asrs	r2, r1
 8009740:	07d6      	lsls	r6, r2, #31
 8009742:	d427      	bmi.n	8009794 <__sflush_r+0xb8>
 8009744:	2200      	movs	r2, #0
 8009746:	6062      	str	r2, [r4, #4]
 8009748:	04d9      	lsls	r1, r3, #19
 800974a:	6922      	ldr	r2, [r4, #16]
 800974c:	6022      	str	r2, [r4, #0]
 800974e:	d504      	bpl.n	800975a <__sflush_r+0x7e>
 8009750:	1c42      	adds	r2, r0, #1
 8009752:	d101      	bne.n	8009758 <__sflush_r+0x7c>
 8009754:	682b      	ldr	r3, [r5, #0]
 8009756:	b903      	cbnz	r3, 800975a <__sflush_r+0x7e>
 8009758:	6560      	str	r0, [r4, #84]	; 0x54
 800975a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800975c:	602f      	str	r7, [r5, #0]
 800975e:	2900      	cmp	r1, #0
 8009760:	d0c9      	beq.n	80096f6 <__sflush_r+0x1a>
 8009762:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009766:	4299      	cmp	r1, r3
 8009768:	d002      	beq.n	8009770 <__sflush_r+0x94>
 800976a:	4628      	mov	r0, r5
 800976c:	f7ff f9f6 	bl	8008b5c <_free_r>
 8009770:	2000      	movs	r0, #0
 8009772:	6360      	str	r0, [r4, #52]	; 0x34
 8009774:	e7c0      	b.n	80096f8 <__sflush_r+0x1c>
 8009776:	2301      	movs	r3, #1
 8009778:	4628      	mov	r0, r5
 800977a:	47b0      	blx	r6
 800977c:	1c41      	adds	r1, r0, #1
 800977e:	d1c8      	bne.n	8009712 <__sflush_r+0x36>
 8009780:	682b      	ldr	r3, [r5, #0]
 8009782:	2b00      	cmp	r3, #0
 8009784:	d0c5      	beq.n	8009712 <__sflush_r+0x36>
 8009786:	2b1d      	cmp	r3, #29
 8009788:	d001      	beq.n	800978e <__sflush_r+0xb2>
 800978a:	2b16      	cmp	r3, #22
 800978c:	d101      	bne.n	8009792 <__sflush_r+0xb6>
 800978e:	602f      	str	r7, [r5, #0]
 8009790:	e7b1      	b.n	80096f6 <__sflush_r+0x1a>
 8009792:	89a3      	ldrh	r3, [r4, #12]
 8009794:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009798:	81a3      	strh	r3, [r4, #12]
 800979a:	e7ad      	b.n	80096f8 <__sflush_r+0x1c>
 800979c:	690f      	ldr	r7, [r1, #16]
 800979e:	2f00      	cmp	r7, #0
 80097a0:	d0a9      	beq.n	80096f6 <__sflush_r+0x1a>
 80097a2:	0793      	lsls	r3, r2, #30
 80097a4:	680e      	ldr	r6, [r1, #0]
 80097a6:	bf08      	it	eq
 80097a8:	694b      	ldreq	r3, [r1, #20]
 80097aa:	600f      	str	r7, [r1, #0]
 80097ac:	bf18      	it	ne
 80097ae:	2300      	movne	r3, #0
 80097b0:	eba6 0807 	sub.w	r8, r6, r7
 80097b4:	608b      	str	r3, [r1, #8]
 80097b6:	f1b8 0f00 	cmp.w	r8, #0
 80097ba:	dd9c      	ble.n	80096f6 <__sflush_r+0x1a>
 80097bc:	6a21      	ldr	r1, [r4, #32]
 80097be:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80097c0:	4643      	mov	r3, r8
 80097c2:	463a      	mov	r2, r7
 80097c4:	4628      	mov	r0, r5
 80097c6:	47b0      	blx	r6
 80097c8:	2800      	cmp	r0, #0
 80097ca:	dc06      	bgt.n	80097da <__sflush_r+0xfe>
 80097cc:	89a3      	ldrh	r3, [r4, #12]
 80097ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80097d2:	81a3      	strh	r3, [r4, #12]
 80097d4:	f04f 30ff 	mov.w	r0, #4294967295
 80097d8:	e78e      	b.n	80096f8 <__sflush_r+0x1c>
 80097da:	4407      	add	r7, r0
 80097dc:	eba8 0800 	sub.w	r8, r8, r0
 80097e0:	e7e9      	b.n	80097b6 <__sflush_r+0xda>
 80097e2:	bf00      	nop
 80097e4:	dfbffffe 	.word	0xdfbffffe

080097e8 <_fflush_r>:
 80097e8:	b538      	push	{r3, r4, r5, lr}
 80097ea:	690b      	ldr	r3, [r1, #16]
 80097ec:	4605      	mov	r5, r0
 80097ee:	460c      	mov	r4, r1
 80097f0:	b913      	cbnz	r3, 80097f8 <_fflush_r+0x10>
 80097f2:	2500      	movs	r5, #0
 80097f4:	4628      	mov	r0, r5
 80097f6:	bd38      	pop	{r3, r4, r5, pc}
 80097f8:	b118      	cbz	r0, 8009802 <_fflush_r+0x1a>
 80097fa:	6a03      	ldr	r3, [r0, #32]
 80097fc:	b90b      	cbnz	r3, 8009802 <_fflush_r+0x1a>
 80097fe:	f7fe f937 	bl	8007a70 <__sinit>
 8009802:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009806:	2b00      	cmp	r3, #0
 8009808:	d0f3      	beq.n	80097f2 <_fflush_r+0xa>
 800980a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800980c:	07d0      	lsls	r0, r2, #31
 800980e:	d404      	bmi.n	800981a <_fflush_r+0x32>
 8009810:	0599      	lsls	r1, r3, #22
 8009812:	d402      	bmi.n	800981a <_fflush_r+0x32>
 8009814:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009816:	f7fe fb23 	bl	8007e60 <__retarget_lock_acquire_recursive>
 800981a:	4628      	mov	r0, r5
 800981c:	4621      	mov	r1, r4
 800981e:	f7ff ff5d 	bl	80096dc <__sflush_r>
 8009822:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009824:	07da      	lsls	r2, r3, #31
 8009826:	4605      	mov	r5, r0
 8009828:	d4e4      	bmi.n	80097f4 <_fflush_r+0xc>
 800982a:	89a3      	ldrh	r3, [r4, #12]
 800982c:	059b      	lsls	r3, r3, #22
 800982e:	d4e1      	bmi.n	80097f4 <_fflush_r+0xc>
 8009830:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009832:	f7fe fb16 	bl	8007e62 <__retarget_lock_release_recursive>
 8009836:	e7dd      	b.n	80097f4 <_fflush_r+0xc>

08009838 <__swhatbuf_r>:
 8009838:	b570      	push	{r4, r5, r6, lr}
 800983a:	460c      	mov	r4, r1
 800983c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009840:	2900      	cmp	r1, #0
 8009842:	b096      	sub	sp, #88	; 0x58
 8009844:	4615      	mov	r5, r2
 8009846:	461e      	mov	r6, r3
 8009848:	da0d      	bge.n	8009866 <__swhatbuf_r+0x2e>
 800984a:	89a3      	ldrh	r3, [r4, #12]
 800984c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009850:	f04f 0100 	mov.w	r1, #0
 8009854:	bf0c      	ite	eq
 8009856:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800985a:	2340      	movne	r3, #64	; 0x40
 800985c:	2000      	movs	r0, #0
 800985e:	6031      	str	r1, [r6, #0]
 8009860:	602b      	str	r3, [r5, #0]
 8009862:	b016      	add	sp, #88	; 0x58
 8009864:	bd70      	pop	{r4, r5, r6, pc}
 8009866:	466a      	mov	r2, sp
 8009868:	f000 f848 	bl	80098fc <_fstat_r>
 800986c:	2800      	cmp	r0, #0
 800986e:	dbec      	blt.n	800984a <__swhatbuf_r+0x12>
 8009870:	9901      	ldr	r1, [sp, #4]
 8009872:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8009876:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800987a:	4259      	negs	r1, r3
 800987c:	4159      	adcs	r1, r3
 800987e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009882:	e7eb      	b.n	800985c <__swhatbuf_r+0x24>

08009884 <__smakebuf_r>:
 8009884:	898b      	ldrh	r3, [r1, #12]
 8009886:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009888:	079d      	lsls	r5, r3, #30
 800988a:	4606      	mov	r6, r0
 800988c:	460c      	mov	r4, r1
 800988e:	d507      	bpl.n	80098a0 <__smakebuf_r+0x1c>
 8009890:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009894:	6023      	str	r3, [r4, #0]
 8009896:	6123      	str	r3, [r4, #16]
 8009898:	2301      	movs	r3, #1
 800989a:	6163      	str	r3, [r4, #20]
 800989c:	b002      	add	sp, #8
 800989e:	bd70      	pop	{r4, r5, r6, pc}
 80098a0:	ab01      	add	r3, sp, #4
 80098a2:	466a      	mov	r2, sp
 80098a4:	f7ff ffc8 	bl	8009838 <__swhatbuf_r>
 80098a8:	9900      	ldr	r1, [sp, #0]
 80098aa:	4605      	mov	r5, r0
 80098ac:	4630      	mov	r0, r6
 80098ae:	f7ff f9c9 	bl	8008c44 <_malloc_r>
 80098b2:	b948      	cbnz	r0, 80098c8 <__smakebuf_r+0x44>
 80098b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80098b8:	059a      	lsls	r2, r3, #22
 80098ba:	d4ef      	bmi.n	800989c <__smakebuf_r+0x18>
 80098bc:	f023 0303 	bic.w	r3, r3, #3
 80098c0:	f043 0302 	orr.w	r3, r3, #2
 80098c4:	81a3      	strh	r3, [r4, #12]
 80098c6:	e7e3      	b.n	8009890 <__smakebuf_r+0xc>
 80098c8:	89a3      	ldrh	r3, [r4, #12]
 80098ca:	6020      	str	r0, [r4, #0]
 80098cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80098d0:	81a3      	strh	r3, [r4, #12]
 80098d2:	9b00      	ldr	r3, [sp, #0]
 80098d4:	6163      	str	r3, [r4, #20]
 80098d6:	9b01      	ldr	r3, [sp, #4]
 80098d8:	6120      	str	r0, [r4, #16]
 80098da:	b15b      	cbz	r3, 80098f4 <__smakebuf_r+0x70>
 80098dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80098e0:	4630      	mov	r0, r6
 80098e2:	f000 f81d 	bl	8009920 <_isatty_r>
 80098e6:	b128      	cbz	r0, 80098f4 <__smakebuf_r+0x70>
 80098e8:	89a3      	ldrh	r3, [r4, #12]
 80098ea:	f023 0303 	bic.w	r3, r3, #3
 80098ee:	f043 0301 	orr.w	r3, r3, #1
 80098f2:	81a3      	strh	r3, [r4, #12]
 80098f4:	89a3      	ldrh	r3, [r4, #12]
 80098f6:	431d      	orrs	r5, r3
 80098f8:	81a5      	strh	r5, [r4, #12]
 80098fa:	e7cf      	b.n	800989c <__smakebuf_r+0x18>

080098fc <_fstat_r>:
 80098fc:	b538      	push	{r3, r4, r5, lr}
 80098fe:	4d07      	ldr	r5, [pc, #28]	; (800991c <_fstat_r+0x20>)
 8009900:	2300      	movs	r3, #0
 8009902:	4604      	mov	r4, r0
 8009904:	4608      	mov	r0, r1
 8009906:	4611      	mov	r1, r2
 8009908:	602b      	str	r3, [r5, #0]
 800990a:	f7f8 f85c 	bl	80019c6 <_fstat>
 800990e:	1c43      	adds	r3, r0, #1
 8009910:	d102      	bne.n	8009918 <_fstat_r+0x1c>
 8009912:	682b      	ldr	r3, [r5, #0]
 8009914:	b103      	cbz	r3, 8009918 <_fstat_r+0x1c>
 8009916:	6023      	str	r3, [r4, #0]
 8009918:	bd38      	pop	{r3, r4, r5, pc}
 800991a:	bf00      	nop
 800991c:	2000f4e0 	.word	0x2000f4e0

08009920 <_isatty_r>:
 8009920:	b538      	push	{r3, r4, r5, lr}
 8009922:	4d06      	ldr	r5, [pc, #24]	; (800993c <_isatty_r+0x1c>)
 8009924:	2300      	movs	r3, #0
 8009926:	4604      	mov	r4, r0
 8009928:	4608      	mov	r0, r1
 800992a:	602b      	str	r3, [r5, #0]
 800992c:	f7f8 f85b 	bl	80019e6 <_isatty>
 8009930:	1c43      	adds	r3, r0, #1
 8009932:	d102      	bne.n	800993a <_isatty_r+0x1a>
 8009934:	682b      	ldr	r3, [r5, #0]
 8009936:	b103      	cbz	r3, 800993a <_isatty_r+0x1a>
 8009938:	6023      	str	r3, [r4, #0]
 800993a:	bd38      	pop	{r3, r4, r5, pc}
 800993c:	2000f4e0 	.word	0x2000f4e0

08009940 <_sbrk_r>:
 8009940:	b538      	push	{r3, r4, r5, lr}
 8009942:	4d06      	ldr	r5, [pc, #24]	; (800995c <_sbrk_r+0x1c>)
 8009944:	2300      	movs	r3, #0
 8009946:	4604      	mov	r4, r0
 8009948:	4608      	mov	r0, r1
 800994a:	602b      	str	r3, [r5, #0]
 800994c:	f7f8 f864 	bl	8001a18 <_sbrk>
 8009950:	1c43      	adds	r3, r0, #1
 8009952:	d102      	bne.n	800995a <_sbrk_r+0x1a>
 8009954:	682b      	ldr	r3, [r5, #0]
 8009956:	b103      	cbz	r3, 800995a <_sbrk_r+0x1a>
 8009958:	6023      	str	r3, [r4, #0]
 800995a:	bd38      	pop	{r3, r4, r5, pc}
 800995c:	2000f4e0 	.word	0x2000f4e0

08009960 <memcpy>:
 8009960:	440a      	add	r2, r1
 8009962:	4291      	cmp	r1, r2
 8009964:	f100 33ff 	add.w	r3, r0, #4294967295
 8009968:	d100      	bne.n	800996c <memcpy+0xc>
 800996a:	4770      	bx	lr
 800996c:	b510      	push	{r4, lr}
 800996e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009972:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009976:	4291      	cmp	r1, r2
 8009978:	d1f9      	bne.n	800996e <memcpy+0xe>
 800997a:	bd10      	pop	{r4, pc}

0800997c <__assert_func>:
 800997c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800997e:	4614      	mov	r4, r2
 8009980:	461a      	mov	r2, r3
 8009982:	4b09      	ldr	r3, [pc, #36]	; (80099a8 <__assert_func+0x2c>)
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	4605      	mov	r5, r0
 8009988:	68d8      	ldr	r0, [r3, #12]
 800998a:	b14c      	cbz	r4, 80099a0 <__assert_func+0x24>
 800998c:	4b07      	ldr	r3, [pc, #28]	; (80099ac <__assert_func+0x30>)
 800998e:	9100      	str	r1, [sp, #0]
 8009990:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009994:	4906      	ldr	r1, [pc, #24]	; (80099b0 <__assert_func+0x34>)
 8009996:	462b      	mov	r3, r5
 8009998:	f000 f844 	bl	8009a24 <fiprintf>
 800999c:	f000 f854 	bl	8009a48 <abort>
 80099a0:	4b04      	ldr	r3, [pc, #16]	; (80099b4 <__assert_func+0x38>)
 80099a2:	461c      	mov	r4, r3
 80099a4:	e7f3      	b.n	800998e <__assert_func+0x12>
 80099a6:	bf00      	nop
 80099a8:	20000068 	.word	0x20000068
 80099ac:	0801d91f 	.word	0x0801d91f
 80099b0:	0801d92c 	.word	0x0801d92c
 80099b4:	0801d95a 	.word	0x0801d95a

080099b8 <_calloc_r>:
 80099b8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80099ba:	fba1 2402 	umull	r2, r4, r1, r2
 80099be:	b94c      	cbnz	r4, 80099d4 <_calloc_r+0x1c>
 80099c0:	4611      	mov	r1, r2
 80099c2:	9201      	str	r2, [sp, #4]
 80099c4:	f7ff f93e 	bl	8008c44 <_malloc_r>
 80099c8:	9a01      	ldr	r2, [sp, #4]
 80099ca:	4605      	mov	r5, r0
 80099cc:	b930      	cbnz	r0, 80099dc <_calloc_r+0x24>
 80099ce:	4628      	mov	r0, r5
 80099d0:	b003      	add	sp, #12
 80099d2:	bd30      	pop	{r4, r5, pc}
 80099d4:	220c      	movs	r2, #12
 80099d6:	6002      	str	r2, [r0, #0]
 80099d8:	2500      	movs	r5, #0
 80099da:	e7f8      	b.n	80099ce <_calloc_r+0x16>
 80099dc:	4621      	mov	r1, r4
 80099de:	f7fe f9c3 	bl	8007d68 <memset>
 80099e2:	e7f4      	b.n	80099ce <_calloc_r+0x16>

080099e4 <__ascii_mbtowc>:
 80099e4:	b082      	sub	sp, #8
 80099e6:	b901      	cbnz	r1, 80099ea <__ascii_mbtowc+0x6>
 80099e8:	a901      	add	r1, sp, #4
 80099ea:	b142      	cbz	r2, 80099fe <__ascii_mbtowc+0x1a>
 80099ec:	b14b      	cbz	r3, 8009a02 <__ascii_mbtowc+0x1e>
 80099ee:	7813      	ldrb	r3, [r2, #0]
 80099f0:	600b      	str	r3, [r1, #0]
 80099f2:	7812      	ldrb	r2, [r2, #0]
 80099f4:	1e10      	subs	r0, r2, #0
 80099f6:	bf18      	it	ne
 80099f8:	2001      	movne	r0, #1
 80099fa:	b002      	add	sp, #8
 80099fc:	4770      	bx	lr
 80099fe:	4610      	mov	r0, r2
 8009a00:	e7fb      	b.n	80099fa <__ascii_mbtowc+0x16>
 8009a02:	f06f 0001 	mvn.w	r0, #1
 8009a06:	e7f8      	b.n	80099fa <__ascii_mbtowc+0x16>

08009a08 <__ascii_wctomb>:
 8009a08:	b149      	cbz	r1, 8009a1e <__ascii_wctomb+0x16>
 8009a0a:	2aff      	cmp	r2, #255	; 0xff
 8009a0c:	bf85      	ittet	hi
 8009a0e:	238a      	movhi	r3, #138	; 0x8a
 8009a10:	6003      	strhi	r3, [r0, #0]
 8009a12:	700a      	strbls	r2, [r1, #0]
 8009a14:	f04f 30ff 	movhi.w	r0, #4294967295
 8009a18:	bf98      	it	ls
 8009a1a:	2001      	movls	r0, #1
 8009a1c:	4770      	bx	lr
 8009a1e:	4608      	mov	r0, r1
 8009a20:	4770      	bx	lr
	...

08009a24 <fiprintf>:
 8009a24:	b40e      	push	{r1, r2, r3}
 8009a26:	b503      	push	{r0, r1, lr}
 8009a28:	4601      	mov	r1, r0
 8009a2a:	ab03      	add	r3, sp, #12
 8009a2c:	4805      	ldr	r0, [pc, #20]	; (8009a44 <fiprintf+0x20>)
 8009a2e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a32:	6800      	ldr	r0, [r0, #0]
 8009a34:	9301      	str	r3, [sp, #4]
 8009a36:	f7ff fd37 	bl	80094a8 <_vfiprintf_r>
 8009a3a:	b002      	add	sp, #8
 8009a3c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009a40:	b003      	add	sp, #12
 8009a42:	4770      	bx	lr
 8009a44:	20000068 	.word	0x20000068

08009a48 <abort>:
 8009a48:	b508      	push	{r3, lr}
 8009a4a:	2006      	movs	r0, #6
 8009a4c:	f000 f82c 	bl	8009aa8 <raise>
 8009a50:	2001      	movs	r0, #1
 8009a52:	f7f7 ff85 	bl	8001960 <_exit>

08009a56 <_raise_r>:
 8009a56:	291f      	cmp	r1, #31
 8009a58:	b538      	push	{r3, r4, r5, lr}
 8009a5a:	4604      	mov	r4, r0
 8009a5c:	460d      	mov	r5, r1
 8009a5e:	d904      	bls.n	8009a6a <_raise_r+0x14>
 8009a60:	2316      	movs	r3, #22
 8009a62:	6003      	str	r3, [r0, #0]
 8009a64:	f04f 30ff 	mov.w	r0, #4294967295
 8009a68:	bd38      	pop	{r3, r4, r5, pc}
 8009a6a:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8009a6c:	b112      	cbz	r2, 8009a74 <_raise_r+0x1e>
 8009a6e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009a72:	b94b      	cbnz	r3, 8009a88 <_raise_r+0x32>
 8009a74:	4620      	mov	r0, r4
 8009a76:	f000 f831 	bl	8009adc <_getpid_r>
 8009a7a:	462a      	mov	r2, r5
 8009a7c:	4601      	mov	r1, r0
 8009a7e:	4620      	mov	r0, r4
 8009a80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009a84:	f000 b818 	b.w	8009ab8 <_kill_r>
 8009a88:	2b01      	cmp	r3, #1
 8009a8a:	d00a      	beq.n	8009aa2 <_raise_r+0x4c>
 8009a8c:	1c59      	adds	r1, r3, #1
 8009a8e:	d103      	bne.n	8009a98 <_raise_r+0x42>
 8009a90:	2316      	movs	r3, #22
 8009a92:	6003      	str	r3, [r0, #0]
 8009a94:	2001      	movs	r0, #1
 8009a96:	e7e7      	b.n	8009a68 <_raise_r+0x12>
 8009a98:	2400      	movs	r4, #0
 8009a9a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009a9e:	4628      	mov	r0, r5
 8009aa0:	4798      	blx	r3
 8009aa2:	2000      	movs	r0, #0
 8009aa4:	e7e0      	b.n	8009a68 <_raise_r+0x12>
	...

08009aa8 <raise>:
 8009aa8:	4b02      	ldr	r3, [pc, #8]	; (8009ab4 <raise+0xc>)
 8009aaa:	4601      	mov	r1, r0
 8009aac:	6818      	ldr	r0, [r3, #0]
 8009aae:	f7ff bfd2 	b.w	8009a56 <_raise_r>
 8009ab2:	bf00      	nop
 8009ab4:	20000068 	.word	0x20000068

08009ab8 <_kill_r>:
 8009ab8:	b538      	push	{r3, r4, r5, lr}
 8009aba:	4d07      	ldr	r5, [pc, #28]	; (8009ad8 <_kill_r+0x20>)
 8009abc:	2300      	movs	r3, #0
 8009abe:	4604      	mov	r4, r0
 8009ac0:	4608      	mov	r0, r1
 8009ac2:	4611      	mov	r1, r2
 8009ac4:	602b      	str	r3, [r5, #0]
 8009ac6:	f7f7 ff3b 	bl	8001940 <_kill>
 8009aca:	1c43      	adds	r3, r0, #1
 8009acc:	d102      	bne.n	8009ad4 <_kill_r+0x1c>
 8009ace:	682b      	ldr	r3, [r5, #0]
 8009ad0:	b103      	cbz	r3, 8009ad4 <_kill_r+0x1c>
 8009ad2:	6023      	str	r3, [r4, #0]
 8009ad4:	bd38      	pop	{r3, r4, r5, pc}
 8009ad6:	bf00      	nop
 8009ad8:	2000f4e0 	.word	0x2000f4e0

08009adc <_getpid_r>:
 8009adc:	f7f7 bf28 	b.w	8001930 <_getpid>

08009ae0 <log10f>:
 8009ae0:	b508      	push	{r3, lr}
 8009ae2:	ed2d 8b02 	vpush	{d8}
 8009ae6:	eeb0 8a40 	vmov.f32	s16, s0
 8009aea:	f000 f84f 	bl	8009b8c <__ieee754_log10f>
 8009aee:	eeb4 8a48 	vcmp.f32	s16, s16
 8009af2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009af6:	d60f      	bvs.n	8009b18 <log10f+0x38>
 8009af8:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8009afc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b00:	d80a      	bhi.n	8009b18 <log10f+0x38>
 8009b02:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8009b06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b0a:	d108      	bne.n	8009b1e <log10f+0x3e>
 8009b0c:	f7fe f97e 	bl	8007e0c <__errno>
 8009b10:	2322      	movs	r3, #34	; 0x22
 8009b12:	ed9f 0a08 	vldr	s0, [pc, #32]	; 8009b34 <log10f+0x54>
 8009b16:	6003      	str	r3, [r0, #0]
 8009b18:	ecbd 8b02 	vpop	{d8}
 8009b1c:	bd08      	pop	{r3, pc}
 8009b1e:	f7fe f975 	bl	8007e0c <__errno>
 8009b22:	ecbd 8b02 	vpop	{d8}
 8009b26:	2321      	movs	r3, #33	; 0x21
 8009b28:	6003      	str	r3, [r0, #0]
 8009b2a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8009b2e:	4802      	ldr	r0, [pc, #8]	; (8009b38 <log10f+0x58>)
 8009b30:	f000 b822 	b.w	8009b78 <nanf>
 8009b34:	ff800000 	.word	0xff800000
 8009b38:	0801d95a 	.word	0x0801d95a

08009b3c <sqrtf>:
 8009b3c:	b508      	push	{r3, lr}
 8009b3e:	ed2d 8b02 	vpush	{d8}
 8009b42:	eeb0 8a40 	vmov.f32	s16, s0
 8009b46:	f000 f81d 	bl	8009b84 <__ieee754_sqrtf>
 8009b4a:	eeb4 8a48 	vcmp.f32	s16, s16
 8009b4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b52:	d60c      	bvs.n	8009b6e <sqrtf+0x32>
 8009b54:	eddf 8a07 	vldr	s17, [pc, #28]	; 8009b74 <sqrtf+0x38>
 8009b58:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8009b5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b60:	d505      	bpl.n	8009b6e <sqrtf+0x32>
 8009b62:	f7fe f953 	bl	8007e0c <__errno>
 8009b66:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8009b6a:	2321      	movs	r3, #33	; 0x21
 8009b6c:	6003      	str	r3, [r0, #0]
 8009b6e:	ecbd 8b02 	vpop	{d8}
 8009b72:	bd08      	pop	{r3, pc}
 8009b74:	00000000 	.word	0x00000000

08009b78 <nanf>:
 8009b78:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009b80 <nanf+0x8>
 8009b7c:	4770      	bx	lr
 8009b7e:	bf00      	nop
 8009b80:	7fc00000 	.word	0x7fc00000

08009b84 <__ieee754_sqrtf>:
 8009b84:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8009b88:	4770      	bx	lr
	...

08009b8c <__ieee754_log10f>:
 8009b8c:	b508      	push	{r3, lr}
 8009b8e:	ee10 2a10 	vmov	r2, s0
 8009b92:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 8009b96:	ed2d 8b02 	vpush	{d8}
 8009b9a:	d108      	bne.n	8009bae <__ieee754_log10f+0x22>
 8009b9c:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8009c24 <__ieee754_log10f+0x98>
 8009ba0:	eddf 7a21 	vldr	s15, [pc, #132]	; 8009c28 <__ieee754_log10f+0x9c>
 8009ba4:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8009ba8:	ecbd 8b02 	vpop	{d8}
 8009bac:	bd08      	pop	{r3, pc}
 8009bae:	2a00      	cmp	r2, #0
 8009bb0:	da02      	bge.n	8009bb8 <__ieee754_log10f+0x2c>
 8009bb2:	ee30 7a40 	vsub.f32	s14, s0, s0
 8009bb6:	e7f3      	b.n	8009ba0 <__ieee754_log10f+0x14>
 8009bb8:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8009bbc:	db02      	blt.n	8009bc4 <__ieee754_log10f+0x38>
 8009bbe:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009bc2:	e7f1      	b.n	8009ba8 <__ieee754_log10f+0x1c>
 8009bc4:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 8009bc8:	bfbf      	itttt	lt
 8009bca:	eddf 7a18 	vldrlt	s15, [pc, #96]	; 8009c2c <__ieee754_log10f+0xa0>
 8009bce:	ee60 7a27 	vmullt.f32	s15, s0, s15
 8009bd2:	f06f 0118 	mvnlt.w	r1, #24
 8009bd6:	ee17 2a90 	vmovlt	r2, s15
 8009bda:	ea4f 53e2 	mov.w	r3, r2, asr #23
 8009bde:	bfa8      	it	ge
 8009be0:	2100      	movge	r1, #0
 8009be2:	3b7f      	subs	r3, #127	; 0x7f
 8009be4:	440b      	add	r3, r1
 8009be6:	0fd9      	lsrs	r1, r3, #31
 8009be8:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 8009bec:	ee07 3a90 	vmov	s15, r3
 8009bf0:	f3c2 0216 	ubfx	r2, r2, #0, #23
 8009bf4:	f1c1 037f 	rsb	r3, r1, #127	; 0x7f
 8009bf8:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8009bfc:	ee00 3a10 	vmov	s0, r3
 8009c00:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8009c04:	f000 f81a 	bl	8009c3c <__ieee754_logf>
 8009c08:	eddf 7a09 	vldr	s15, [pc, #36]	; 8009c30 <__ieee754_log10f+0xa4>
 8009c0c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8009c10:	eddf 7a08 	vldr	s15, [pc, #32]	; 8009c34 <__ieee754_log10f+0xa8>
 8009c14:	eea8 0a27 	vfma.f32	s0, s16, s15
 8009c18:	eddf 7a07 	vldr	s15, [pc, #28]	; 8009c38 <__ieee754_log10f+0xac>
 8009c1c:	eea8 0a27 	vfma.f32	s0, s16, s15
 8009c20:	e7c2      	b.n	8009ba8 <__ieee754_log10f+0x1c>
 8009c22:	bf00      	nop
 8009c24:	cc000000 	.word	0xcc000000
 8009c28:	00000000 	.word	0x00000000
 8009c2c:	4c000000 	.word	0x4c000000
 8009c30:	3ede5bd9 	.word	0x3ede5bd9
 8009c34:	355427db 	.word	0x355427db
 8009c38:	3e9a2080 	.word	0x3e9a2080

08009c3c <__ieee754_logf>:
 8009c3c:	ee10 3a10 	vmov	r3, s0
 8009c40:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8009c44:	d106      	bne.n	8009c54 <__ieee754_logf+0x18>
 8009c46:	ed9f 7a66 	vldr	s14, [pc, #408]	; 8009de0 <__ieee754_logf+0x1a4>
 8009c4a:	eddf 7a66 	vldr	s15, [pc, #408]	; 8009de4 <__ieee754_logf+0x1a8>
 8009c4e:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8009c52:	4770      	bx	lr
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	da02      	bge.n	8009c5e <__ieee754_logf+0x22>
 8009c58:	ee30 7a40 	vsub.f32	s14, s0, s0
 8009c5c:	e7f5      	b.n	8009c4a <__ieee754_logf+0xe>
 8009c5e:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8009c62:	db02      	blt.n	8009c6a <__ieee754_logf+0x2e>
 8009c64:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009c68:	4770      	bx	lr
 8009c6a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009c6e:	bfb8      	it	lt
 8009c70:	eddf 7a5d 	vldrlt	s15, [pc, #372]	; 8009de8 <__ieee754_logf+0x1ac>
 8009c74:	485d      	ldr	r0, [pc, #372]	; (8009dec <__ieee754_logf+0x1b0>)
 8009c76:	bfbe      	ittt	lt
 8009c78:	ee60 7a27 	vmullt.f32	s15, s0, s15
 8009c7c:	f06f 0118 	mvnlt.w	r1, #24
 8009c80:	ee17 3a90 	vmovlt	r3, s15
 8009c84:	ea4f 52e3 	mov.w	r2, r3, asr #23
 8009c88:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8009c8c:	4418      	add	r0, r3
 8009c8e:	bfa8      	it	ge
 8009c90:	2100      	movge	r1, #0
 8009c92:	3a7f      	subs	r2, #127	; 0x7f
 8009c94:	440a      	add	r2, r1
 8009c96:	f400 0100 	and.w	r1, r0, #8388608	; 0x800000
 8009c9a:	f081 517e 	eor.w	r1, r1, #1065353216	; 0x3f800000
 8009c9e:	4319      	orrs	r1, r3
 8009ca0:	ee00 1a10 	vmov	s0, r1
 8009ca4:	4952      	ldr	r1, [pc, #328]	; (8009df0 <__ieee754_logf+0x1b4>)
 8009ca6:	eb02 52d0 	add.w	r2, r2, r0, lsr #23
 8009caa:	f103 000f 	add.w	r0, r3, #15
 8009cae:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8009cb2:	4001      	ands	r1, r0
 8009cb4:	ee30 0a67 	vsub.f32	s0, s0, s15
 8009cb8:	bb89      	cbnz	r1, 8009d1e <__ieee754_logf+0xe2>
 8009cba:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8009cbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009cc2:	d10f      	bne.n	8009ce4 <__ieee754_logf+0xa8>
 8009cc4:	2a00      	cmp	r2, #0
 8009cc6:	f000 8087 	beq.w	8009dd8 <__ieee754_logf+0x19c>
 8009cca:	ee07 2a90 	vmov	s15, r2
 8009cce:	ed9f 0a49 	vldr	s0, [pc, #292]	; 8009df4 <__ieee754_logf+0x1b8>
 8009cd2:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8009df8 <__ieee754_logf+0x1bc>
 8009cd6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009cda:	ee27 0a80 	vmul.f32	s0, s15, s0
 8009cde:	eea7 0a87 	vfma.f32	s0, s15, s14
 8009ce2:	4770      	bx	lr
 8009ce4:	eddf 6a45 	vldr	s13, [pc, #276]	; 8009dfc <__ieee754_logf+0x1c0>
 8009ce8:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8009cec:	eee0 7a66 	vfms.f32	s15, s0, s13
 8009cf0:	ee20 7a00 	vmul.f32	s14, s0, s0
 8009cf4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009cf8:	b912      	cbnz	r2, 8009d00 <__ieee754_logf+0xc4>
 8009cfa:	ee30 0a47 	vsub.f32	s0, s0, s14
 8009cfe:	4770      	bx	lr
 8009d00:	ee07 2a90 	vmov	s15, r2
 8009d04:	eddf 6a3b 	vldr	s13, [pc, #236]	; 8009df4 <__ieee754_logf+0x1b8>
 8009d08:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009d0c:	eea7 7ae6 	vfms.f32	s14, s15, s13
 8009d10:	ee37 0a40 	vsub.f32	s0, s14, s0
 8009d14:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8009df8 <__ieee754_logf+0x1bc>
 8009d18:	ee97 0a87 	vfnms.f32	s0, s15, s14
 8009d1c:	4770      	bx	lr
 8009d1e:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8009d22:	ee70 7a27 	vadd.f32	s15, s0, s15
 8009d26:	eddf 5a36 	vldr	s11, [pc, #216]	; 8009e00 <__ieee754_logf+0x1c4>
 8009d2a:	eddf 4a36 	vldr	s9, [pc, #216]	; 8009e04 <__ieee754_logf+0x1c8>
 8009d2e:	4936      	ldr	r1, [pc, #216]	; (8009e08 <__ieee754_logf+0x1cc>)
 8009d30:	ee80 6a27 	vdiv.f32	s12, s0, s15
 8009d34:	4419      	add	r1, r3
 8009d36:	f5c3 1357 	rsb	r3, r3, #3522560	; 0x35c000
 8009d3a:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8009d3e:	430b      	orrs	r3, r1
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	ee07 2a90 	vmov	s15, r2
 8009d46:	ee26 5a06 	vmul.f32	s10, s12, s12
 8009d4a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8009d4e:	ee25 7a05 	vmul.f32	s14, s10, s10
 8009d52:	eddf 7a2e 	vldr	s15, [pc, #184]	; 8009e0c <__ieee754_logf+0x1d0>
 8009d56:	eee7 7a25 	vfma.f32	s15, s14, s11
 8009d5a:	eddf 5a2d 	vldr	s11, [pc, #180]	; 8009e10 <__ieee754_logf+0x1d4>
 8009d5e:	eee7 5a87 	vfma.f32	s11, s15, s14
 8009d62:	eddf 7a2c 	vldr	s15, [pc, #176]	; 8009e14 <__ieee754_logf+0x1d8>
 8009d66:	eee7 7a24 	vfma.f32	s15, s14, s9
 8009d6a:	eddf 4a2b 	vldr	s9, [pc, #172]	; 8009e18 <__ieee754_logf+0x1dc>
 8009d6e:	eee7 4a87 	vfma.f32	s9, s15, s14
 8009d72:	eddf 7a2a 	vldr	s15, [pc, #168]	; 8009e1c <__ieee754_logf+0x1e0>
 8009d76:	eee4 7a87 	vfma.f32	s15, s9, s14
 8009d7a:	ee67 7a85 	vmul.f32	s15, s15, s10
 8009d7e:	eee5 7a87 	vfma.f32	s15, s11, s14
 8009d82:	dd1a      	ble.n	8009dba <__ieee754_logf+0x17e>
 8009d84:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8009d88:	ee20 7a07 	vmul.f32	s14, s0, s14
 8009d8c:	ee27 7a00 	vmul.f32	s14, s14, s0
 8009d90:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009d94:	ee67 7a86 	vmul.f32	s15, s15, s12
 8009d98:	b912      	cbnz	r2, 8009da0 <__ieee754_logf+0x164>
 8009d9a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009d9e:	e7ac      	b.n	8009cfa <__ieee754_logf+0xbe>
 8009da0:	ed9f 6a14 	vldr	s12, [pc, #80]	; 8009df4 <__ieee754_logf+0x1b8>
 8009da4:	eee6 7a86 	vfma.f32	s15, s13, s12
 8009da8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009dac:	ee37 0a40 	vsub.f32	s0, s14, s0
 8009db0:	eddf 7a11 	vldr	s15, [pc, #68]	; 8009df8 <__ieee754_logf+0x1bc>
 8009db4:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 8009db8:	4770      	bx	lr
 8009dba:	ee70 7a67 	vsub.f32	s15, s0, s15
 8009dbe:	ee67 7a86 	vmul.f32	s15, s15, s12
 8009dc2:	b912      	cbnz	r2, 8009dca <__ieee754_logf+0x18e>
 8009dc4:	ee30 0a67 	vsub.f32	s0, s0, s15
 8009dc8:	4770      	bx	lr
 8009dca:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8009df4 <__ieee754_logf+0x1b8>
 8009dce:	eee6 7ac7 	vfms.f32	s15, s13, s14
 8009dd2:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8009dd6:	e7eb      	b.n	8009db0 <__ieee754_logf+0x174>
 8009dd8:	ed9f 0a02 	vldr	s0, [pc, #8]	; 8009de4 <__ieee754_logf+0x1a8>
 8009ddc:	4770      	bx	lr
 8009dde:	bf00      	nop
 8009de0:	cc000000 	.word	0xcc000000
 8009de4:	00000000 	.word	0x00000000
 8009de8:	4c000000 	.word	0x4c000000
 8009dec:	004afb20 	.word	0x004afb20
 8009df0:	007ffff0 	.word	0x007ffff0
 8009df4:	3717f7d1 	.word	0x3717f7d1
 8009df8:	3f317180 	.word	0x3f317180
 8009dfc:	3eaaaaab 	.word	0x3eaaaaab
 8009e00:	3e1cd04f 	.word	0x3e1cd04f
 8009e04:	3e178897 	.word	0x3e178897
 8009e08:	ffcf5c30 	.word	0xffcf5c30
 8009e0c:	3e638e29 	.word	0x3e638e29
 8009e10:	3ecccccd 	.word	0x3ecccccd
 8009e14:	3e3a3325 	.word	0x3e3a3325
 8009e18:	3e924925 	.word	0x3e924925
 8009e1c:	3f2aaaab 	.word	0x3f2aaaab

08009e20 <_init>:
 8009e20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e22:	bf00      	nop
 8009e24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e26:	bc08      	pop	{r3}
 8009e28:	469e      	mov	lr, r3
 8009e2a:	4770      	bx	lr

08009e2c <_fini>:
 8009e2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e2e:	bf00      	nop
 8009e30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e32:	bc08      	pop	{r3}
 8009e34:	469e      	mov	lr, r3
 8009e36:	4770      	bx	lr
