/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [11:0] _00_;
  reg [7:0] _01_;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~(in_data[185] | celloutsig_1_3z[6]);
  assign celloutsig_1_14z = ~(celloutsig_1_12z | celloutsig_1_8z[0]);
  assign celloutsig_1_4z = ~((celloutsig_1_3z[8] | celloutsig_1_3z[8]) & celloutsig_1_2z);
  reg [2:0] _05_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _05_ <= 3'h0;
    else _05_ <= in_data[44:42];
  assign out_data[34:32] = _05_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 12'h000;
    else _00_ <= { celloutsig_1_8z[2:1], celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_10z };
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 8'h00;
    else _01_ <= { in_data[116:112], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_2z };
  reg [9:0] _08_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _08_ <= 10'h000;
    else _08_ <= { _00_[8:4], celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_17z, celloutsig_1_9z, celloutsig_1_6z };
  assign out_data[105:96] = _08_;
  assign celloutsig_1_1z = in_data[168:154] > { in_data[167:155], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_7z = { in_data[153:140], celloutsig_1_1z } > { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_3z[8], celloutsig_1_3z[8], celloutsig_1_3z[6:5], celloutsig_1_3z[8], celloutsig_1_3z[6], celloutsig_1_3z[8], celloutsig_1_3z[5], celloutsig_1_3z[5] };
  assign celloutsig_1_6z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z } < { celloutsig_1_3z[8], celloutsig_1_3z[6], celloutsig_1_3z[8] };
  assign celloutsig_1_10z = in_data[143:140] < { celloutsig_1_8z[3:1], celloutsig_1_1z };
  assign celloutsig_1_17z = { celloutsig_1_3z[8], celloutsig_1_3z[5], celloutsig_1_11z, celloutsig_1_8z, _00_ } < { in_data[125:123], celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_10z, _01_, celloutsig_1_9z };
  assign celloutsig_1_2z = celloutsig_1_0z & ~(in_data[169]);
  assign celloutsig_1_18z = ~ { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_14z };
  assign celloutsig_1_0z = | in_data[146:141];
  assign celloutsig_1_11z = | { celloutsig_1_4z, celloutsig_1_3z[8], celloutsig_1_3z[6:5], celloutsig_1_2z };
  assign celloutsig_0_2z = out_data[34:32] << in_data[4:2];
  assign celloutsig_1_8z = { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z } >>> in_data[177:174];
  assign celloutsig_1_9z = ~((celloutsig_1_4z & celloutsig_1_0z) | celloutsig_1_8z[1]);
  assign celloutsig_1_12z = ~((celloutsig_1_6z & celloutsig_1_11z) | celloutsig_1_8z[2]);
  assign { celloutsig_1_3z[8], celloutsig_1_3z[6:5] } = ~ { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign { celloutsig_1_3z[7], celloutsig_1_3z[4:0] } = { celloutsig_1_3z[8], celloutsig_1_3z[8], celloutsig_1_3z[6], celloutsig_1_3z[8], celloutsig_1_3z[5], celloutsig_1_3z[5] };
  assign { out_data[130:128], out_data[2:0] } = { celloutsig_1_18z, celloutsig_0_2z };
endmodule
