0.7
2020.2
Dec 14 2023
13:13:15
C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.sim/case_begin_with_0/synth/timing/xsim/project_tb_time_synth.v,1708959880,verilog,,,,CounterAdd;CounterK;CredibilityT;FlipFlopT;FlipFlopT_0;FlipFlopT_1;FlipFlopT_2;FlipFlopT_3;LVR;glbl;project_reti_logiche,,,,,,,,
C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/case_begin_with_0/new/project_reti_logiche_tb.vhd,1708872196,vhdl,,,,project_tb,,,,,,,,
