INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:36:21 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.200ns  (clk rise@7.200ns - clk rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 2.002ns (31.003%)  route 4.455ns (68.997%))
  Logic Levels:           18  (CARRY4=7 LUT2=1 LUT3=4 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.683 - 7.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2020, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X19Y146        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y146        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/Q
                         net (fo=55, routed)          0.441     1.165    lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q
    SLICE_X18Y147        LUT5 (Prop_lut5_I0_O)        0.043     1.208 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.208    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X18Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.454 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.454    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X18Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.504 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.504    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X18Y149        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     1.612 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/O[2]
                         net (fo=9, routed)           0.429     2.041    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_5
    SLICE_X19Y152        LUT3 (Prop_lut3_I1_O)        0.126     2.167 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q[3]_i_11/O
                         net (fo=34, routed)          0.645     2.812    lsq1/handshake_lsq_lsq1_core/ldq_head_q[3]_i_11_n_0
    SLICE_X19Y144        LUT6 (Prop_lut6_I2_O)        0.043     2.855 r  lsq1/handshake_lsq_lsq1_core/dataReg[5]_i_4/O
                         net (fo=1, routed)           0.436     3.291    lsq1/handshake_lsq_lsq1_core/dataReg[5]_i_4_n_0
    SLICE_X19Y152        LUT6 (Prop_lut6_I4_O)        0.043     3.334 r  lsq1/handshake_lsq_lsq1_core/dataReg[5]_i_1/O
                         net (fo=3, routed)           0.139     3.473    load2/data_tehb/control/D[0]
    SLICE_X19Y152        LUT3 (Prop_lut3_I2_O)        0.043     3.516 r  load2/data_tehb/control/level5_c1[8]_i_3/O
                         net (fo=9, routed)           0.616     4.133    lsq1/handshake_lsq_lsq1_core/level5_c1_reg[7]_0
    SLICE_X15Y154        LUT6 (Prop_lut6_I3_O)        0.043     4.176 f  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4/O
                         net (fo=2, routed)           0.180     4.355    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4_n_0
    SLICE_X15Y156        LUT5 (Prop_lut5_I4_O)        0.043     4.398 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_10/O
                         net (fo=4, routed)           0.234     4.633    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]
    SLICE_X17Y157        LUT3 (Prop_lut3_I0_O)        0.043     4.676 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.676    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X17Y157        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     4.863 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.863    addf0/operator/ltOp_carry__2_n_0
    SLICE_X17Y158        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.990 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=89, routed)          0.446     5.435    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X18Y158        LUT2 (Prop_lut2_I0_O)        0.135     5.570 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_3/O
                         net (fo=1, routed)           0.000     5.570    addf0/operator/p_1_in[1]
    SLICE_X18Y158        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.196     5.766 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.766    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X18Y159        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     5.913 r  addf0/operator/_inferred__1/i__carry__0/O[3]
                         net (fo=7, routed)           0.434     6.347    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]_0[3]
    SLICE_X18Y160        LUT5 (Prop_lut5_I2_O)        0.120     6.467 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.172     6.639    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X19Y160        LUT3 (Prop_lut3_I1_O)        0.043     6.682 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.283     6.965    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X19Y159        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.200     7.200 r  
                                                      0.000     7.200 r  clk (IN)
                         net (fo=2020, unset)         0.483     7.683    addf0/operator/RightShifterComponent/clk
    SLICE_X19Y159        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[11]/C
                         clock pessimism              0.000     7.683    
                         clock uncertainty           -0.035     7.647    
    SLICE_X19Y159        FDRE (Setup_fdre_C_R)       -0.295     7.352    addf0/operator/RightShifterComponent/level4_c1_reg[11]
  -------------------------------------------------------------------
                         required time                          7.352    
                         arrival time                          -6.965    
  -------------------------------------------------------------------
                         slack                                  0.387    




