{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 18 10:36:03 2023 " "Info: Processing started: Mon Dec 18 10:36:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Gcpu -c Gcpu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Gcpu -c Gcpu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "au:inst5\|gf " "Warning: Node \"au:inst5\|gf\" is a latch" {  } { { "au.v" "" { Text "C:/Users/a/Desktop/Gcpu/au.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 0 -208 -40 16 "CLK" "" } { 8 -40 24 20 "CLK" "" } { -24 -640 -584 -8 "CLK" "" } { 216 -288 -232 232 "CLK" "" } { 216 368 408 232 "CLK" "" } { 80 488 568 96 "CLK" "" } { -40 240 320 -24 "CLK" "" } } } } { "d:/install/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/install/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register ir:inst10\|x\[0\] memory lpm_ram_io:inst11\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg5 46.31 MHz 21.594 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 46.31 MHz between source register \"ir:inst10\|x\[0\]\" and destination memory \"lpm_ram_io:inst11\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg5\" (period= 21.594 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.547 ns + Longest register memory " "Info: + Longest register to memory delay is 10.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst10\|x\[0\] 1 REG LCFF_X20_Y8_N9 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y8_N9; Fanout = 12; REG Node = 'ir:inst10\|x\[0\]'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir:inst10|x[0] } "NODE_NAME" } } { "ir.v" "" { Text "C:/Users/a/Desktop/Gcpu/ir.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.520 ns) + CELL(0.624 ns) 2.144 ns reg_group:inst15\|Mux3~0 2 COMB LCCOMB_X18_Y8_N30 1 " "Info: 2: + IC(1.520 ns) + CELL(0.624 ns) = 2.144 ns; Loc. = LCCOMB_X18_Y8_N30; Fanout = 1; COMB Node = 'reg_group:inst15\|Mux3~0'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.144 ns" { ir:inst10|x[0] reg_group:inst15|Mux3~0 } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/a/Desktop/Gcpu/reg_group.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 2.715 ns reg_group:inst15\|Mux3~1 3 COMB LCCOMB_X18_Y8_N0 5 " "Info: 3: + IC(0.365 ns) + CELL(0.206 ns) = 2.715 ns; Loc. = LCCOMB_X18_Y8_N0; Fanout = 5; COMB Node = 'reg_group:inst15\|Mux3~1'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { reg_group:inst15|Mux3~0 reg_group:inst15|Mux3~1 } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/a/Desktop/Gcpu/reg_group.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.370 ns) 4.113 ns au:inst5\|Add0~4 4 COMB LCCOMB_X21_Y8_N6 2 " "Info: 4: + IC(1.028 ns) + CELL(0.370 ns) = 4.113 ns; Loc. = LCCOMB_X21_Y8_N6; Fanout = 2; COMB Node = 'au:inst5\|Add0~4'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { reg_group:inst15|Mux3~1 au:inst5|Add0~4 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/a/Desktop/Gcpu/au.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.621 ns) 5.854 ns au:inst5\|Add0~20 5 COMB LCCOMB_X21_Y6_N20 2 " "Info: 5: + IC(1.120 ns) + CELL(0.621 ns) = 5.854 ns; Loc. = LCCOMB_X21_Y6_N20; Fanout = 2; COMB Node = 'au:inst5\|Add0~20'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.741 ns" { au:inst5|Add0~4 au:inst5|Add0~20 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/a/Desktop/Gcpu/au.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.360 ns au:inst5\|Add0~21 6 COMB LCCOMB_X21_Y6_N22 1 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 6.360 ns; Loc. = LCCOMB_X21_Y6_N22; Fanout = 1; COMB Node = 'au:inst5\|Add0~21'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { au:inst5|Add0~20 au:inst5|Add0~21 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/a/Desktop/Gcpu/au.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.077 ns) + CELL(0.206 ns) 7.643 ns au:inst5\|t\[5\]~37 7 COMB LCCOMB_X21_Y7_N2 1 " "Info: 7: + IC(1.077 ns) + CELL(0.206 ns) = 7.643 ns; Loc. = LCCOMB_X21_Y7_N2; Fanout = 1; COMB Node = 'au:inst5\|t\[5\]~37'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { au:inst5|Add0~21 au:inst5|t[5]~37 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/a/Desktop/Gcpu/au.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 8.216 ns inst12\[5\]~16 8 COMB LCCOMB_X21_Y7_N28 3 " "Info: 8: + IC(0.367 ns) + CELL(0.206 ns) = 8.216 ns; Loc. = LCCOMB_X21_Y7_N28; Fanout = 3; COMB Node = 'inst12\[5\]~16'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { au:inst5|t[5]~37 inst12[5]~16 } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 320 -640 -592 352 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 8.794 ns inst12\[5\]~29 9 COMB LCCOMB_X21_Y7_N24 3 " "Info: 9: + IC(0.372 ns) + CELL(0.206 ns) = 8.794 ns; Loc. = LCCOMB_X21_Y7_N24; Fanout = 3; COMB Node = 'inst12\[5\]~29'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { inst12[5]~16 inst12[5]~29 } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 320 -640 -592 352 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.625 ns) + CELL(0.128 ns) 10.547 ns lpm_ram_io:inst11\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg5 10 MEM M4K_X23_Y8 1 " "Info: 10: + IC(1.625 ns) + CELL(0.128 ns) = 10.547 ns; Loc. = M4K_X23_Y8; Fanout = 1; MEM Node = 'lpm_ram_io:inst11\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg5'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { inst12[5]~29 lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_4h91.tdf" "" { Text "C:/Users/a/Desktop/Gcpu/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.073 ns ( 29.14 % ) " "Info: Total cell delay = 3.073 ns ( 29.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.474 ns ( 70.86 % ) " "Info: Total interconnect delay = 7.474 ns ( 70.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "10.547 ns" { ir:inst10|x[0] reg_group:inst15|Mux3~0 reg_group:inst15|Mux3~1 au:inst5|Add0~4 au:inst5|Add0~20 au:inst5|Add0~21 au:inst5|t[5]~37 inst12[5]~16 inst12[5]~29 lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "10.547 ns" { ir:inst10|x[0] {} reg_group:inst15|Mux3~0 {} reg_group:inst15|Mux3~1 {} au:inst5|Add0~4 {} au:inst5|Add0~20 {} au:inst5|Add0~21 {} au:inst5|t[5]~37 {} inst12[5]~16 {} inst12[5]~29 {} lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 1.520ns 0.365ns 1.028ns 1.120ns 0.000ns 1.077ns 0.367ns 0.372ns 1.625ns } { 0.000ns 0.624ns 0.206ns 0.370ns 0.621ns 0.506ns 0.206ns 0.206ns 0.206ns 0.128ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.100 ns - Smallest " "Info: - Smallest clock skew is 0.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.847 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK\" to destination memory is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 0 -208 -40 16 "CLK" "" } { 8 -40 24 20 "CLK" "" } { -24 -640 -584 -8 "CLK" "" } { 216 -288 -232 232 "CLK" "" } { 216 368 408 232 "CLK" "" } { 80 488 568 96 "CLK" "" } { -40 240 320 -24 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 75 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 75; COMB Node = 'CLK~clkctrl'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 0 -208 -40 16 "CLK" "" } { 8 -40 24 20 "CLK" "" } { -24 -640 -584 -8 "CLK" "" } { 216 -288 -232 232 "CLK" "" } { 216 368 408 232 "CLK" "" } { 80 488 568 96 "CLK" "" } { -40 240 320 -24 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.834 ns) 2.847 ns lpm_ram_io:inst11\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg5 3 MEM M4K_X23_Y8 1 " "Info: 3: + IC(0.770 ns) + CELL(0.834 ns) = 2.847 ns; Loc. = M4K_X23_Y8; Fanout = 1; MEM Node = 'lpm_ram_io:inst11\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg5'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.604 ns" { CLK~clkctrl lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_4h91.tdf" "" { Text "C:/Users/a/Desktop/Gcpu/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 67.93 % ) " "Info: Total cell delay = 1.934 ns ( 67.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.913 ns ( 32.07 % ) " "Info: Total interconnect delay = 0.913 ns ( 32.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { CLK CLK~clkctrl lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.143ns 0.770ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.747 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 0 -208 -40 16 "CLK" "" } { 8 -40 24 20 "CLK" "" } { -24 -640 -584 -8 "CLK" "" } { 216 -288 -232 232 "CLK" "" } { 216 368 408 232 "CLK" "" } { 80 488 568 96 "CLK" "" } { -40 240 320 -24 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 75 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 75; COMB Node = 'CLK~clkctrl'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 0 -208 -40 16 "CLK" "" } { 8 -40 24 20 "CLK" "" } { -24 -640 -584 -8 "CLK" "" } { 216 -288 -232 232 "CLK" "" } { 216 368 408 232 "CLK" "" } { 80 488 568 96 "CLK" "" } { -40 240 320 -24 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.666 ns) 2.747 ns ir:inst10\|x\[0\] 3 REG LCFF_X20_Y8_N9 12 " "Info: 3: + IC(0.838 ns) + CELL(0.666 ns) = 2.747 ns; Loc. = LCFF_X20_Y8_N9; Fanout = 12; REG Node = 'ir:inst10\|x\[0\]'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { CLK~clkctrl ir:inst10|x[0] } "NODE_NAME" } } { "ir.v" "" { Text "C:/Users/a/Desktop/Gcpu/ir.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.29 % ) " "Info: Total cell delay = 1.766 ns ( 64.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.981 ns ( 35.71 % ) " "Info: Total interconnect delay = 0.981 ns ( 35.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { CLK CLK~clkctrl ir:inst10|x[0] } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ir:inst10|x[0] {} } { 0.000ns 0.000ns 0.143ns 0.838ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { CLK CLK~clkctrl lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.143ns 0.770ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } } { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { CLK CLK~clkctrl ir:inst10|x[0] } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ir:inst10|x[0] {} } { 0.000ns 0.000ns 0.143ns 0.838ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ir.v" "" { Text "C:/Users/a/Desktop/Gcpu/ir.v" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_4h91.tdf" "" { Text "C:/Users/a/Desktop/Gcpu/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ir.v" "" { Text "C:/Users/a/Desktop/Gcpu/ir.v" 13 -1 0 } } { "db/altsyncram_4h91.tdf" "" { Text "C:/Users/a/Desktop/Gcpu/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "10.547 ns" { ir:inst10|x[0] reg_group:inst15|Mux3~0 reg_group:inst15|Mux3~1 au:inst5|Add0~4 au:inst5|Add0~20 au:inst5|Add0~21 au:inst5|t[5]~37 inst12[5]~16 inst12[5]~29 lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "10.547 ns" { ir:inst10|x[0] {} reg_group:inst15|Mux3~0 {} reg_group:inst15|Mux3~1 {} au:inst5|Add0~4 {} au:inst5|Add0~20 {} au:inst5|Add0~21 {} au:inst5|t[5]~37 {} inst12[5]~16 {} inst12[5]~29 {} lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 1.520ns 0.365ns 1.028ns 1.120ns 0.000ns 1.077ns 0.367ns 0.372ns 1.625ns } { 0.000ns 0.624ns 0.206ns 0.370ns 0.621ns 0.506ns 0.206ns 0.206ns 0.206ns 0.128ns } "" } } { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { CLK CLK~clkctrl lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.143ns 0.770ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } } { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { CLK CLK~clkctrl ir:inst10|x[0] } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ir:inst10|x[0] {} } { 0.000ns 0.000ns 0.143ns 0.838ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "reg_group:inst15\|R1\[0\] input\[0\] CLK 11.894 ns register " "Info: tsu for register \"reg_group:inst15\|R1\[0\]\" (data pin = \"input\[0\]\", clock pin = \"CLK\") is 11.894 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.681 ns + Longest pin register " "Info: + Longest pin to register delay is 14.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns input\[0\] 1 PIN PIN_26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_26; Fanout = 1; PIN Node = 'input\[0\]'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[0] } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 328 -848 -680 344 "input\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.739 ns) + CELL(0.651 ns) 8.345 ns inst12\[0\]~25 2 COMB LCCOMB_X22_Y8_N2 1 " "Info: 2: + IC(6.739 ns) + CELL(0.651 ns) = 8.345 ns; Loc. = LCCOMB_X22_Y8_N2; Fanout = 1; COMB Node = 'inst12\[0\]~25'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "7.390 ns" { input[0] inst12[0]~25 } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 320 -640 -592 352 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.815 ns) + CELL(0.589 ns) 10.749 ns inst12\[0\]~26 3 COMB LCCOMB_X20_Y8_N4 3 " "Info: 3: + IC(1.815 ns) + CELL(0.589 ns) = 10.749 ns; Loc. = LCCOMB_X20_Y8_N4; Fanout = 3; COMB Node = 'inst12\[0\]~26'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.404 ns" { inst12[0]~25 inst12[0]~26 } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 320 -640 -592 352 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.319 ns) 11.450 ns inst12\[0\]~31 4 COMB LCCOMB_X20_Y8_N8 3 " "Info: 4: + IC(0.382 ns) + CELL(0.319 ns) = 11.450 ns; Loc. = LCCOMB_X20_Y8_N8; Fanout = 3; COMB Node = 'inst12\[0\]~31'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { inst12[0]~26 inst12[0]~31 } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 320 -640 -592 352 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.093 ns) + CELL(0.206 ns) 12.749 ns mux2_1:inst7\|y\[0\]~15 5 COMB LCCOMB_X19_Y7_N6 4 " "Info: 5: + IC(1.093 ns) + CELL(0.206 ns) = 12.749 ns; Loc. = LCCOMB_X19_Y7_N6; Fanout = 4; COMB Node = 'mux2_1:inst7\|y\[0\]~15'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { inst12[0]~31 mux2_1:inst7|y[0]~15 } "NODE_NAME" } } { "mux2_1.v" "" { Text "C:/Users/a/Desktop/Gcpu/mux2_1.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.472 ns) + CELL(0.460 ns) 14.681 ns reg_group:inst15\|R1\[0\] 6 REG LCFF_X20_Y8_N19 2 " "Info: 6: + IC(1.472 ns) + CELL(0.460 ns) = 14.681 ns; Loc. = LCFF_X20_Y8_N19; Fanout = 2; REG Node = 'reg_group:inst15\|R1\[0\]'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { mux2_1:inst7|y[0]~15 reg_group:inst15|R1[0] } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/a/Desktop/Gcpu/reg_group.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.180 ns ( 21.66 % ) " "Info: Total cell delay = 3.180 ns ( 21.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.501 ns ( 78.34 % ) " "Info: Total interconnect delay = 11.501 ns ( 78.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "14.681 ns" { input[0] inst12[0]~25 inst12[0]~26 inst12[0]~31 mux2_1:inst7|y[0]~15 reg_group:inst15|R1[0] } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "14.681 ns" { input[0] {} input[0]~combout {} inst12[0]~25 {} inst12[0]~26 {} inst12[0]~31 {} mux2_1:inst7|y[0]~15 {} reg_group:inst15|R1[0] {} } { 0.000ns 0.000ns 6.739ns 1.815ns 0.382ns 1.093ns 1.472ns } { 0.000ns 0.955ns 0.651ns 0.589ns 0.319ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "reg_group.v" "" { Text "C:/Users/a/Desktop/Gcpu/reg_group.v" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.747 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 0 -208 -40 16 "CLK" "" } { 8 -40 24 20 "CLK" "" } { -24 -640 -584 -8 "CLK" "" } { 216 -288 -232 232 "CLK" "" } { 216 368 408 232 "CLK" "" } { 80 488 568 96 "CLK" "" } { -40 240 320 -24 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 75 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 75; COMB Node = 'CLK~clkctrl'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 0 -208 -40 16 "CLK" "" } { 8 -40 24 20 "CLK" "" } { -24 -640 -584 -8 "CLK" "" } { 216 -288 -232 232 "CLK" "" } { 216 368 408 232 "CLK" "" } { 80 488 568 96 "CLK" "" } { -40 240 320 -24 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.666 ns) 2.747 ns reg_group:inst15\|R1\[0\] 3 REG LCFF_X20_Y8_N19 2 " "Info: 3: + IC(0.838 ns) + CELL(0.666 ns) = 2.747 ns; Loc. = LCFF_X20_Y8_N19; Fanout = 2; REG Node = 'reg_group:inst15\|R1\[0\]'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { CLK~clkctrl reg_group:inst15|R1[0] } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/a/Desktop/Gcpu/reg_group.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.29 % ) " "Info: Total cell delay = 1.766 ns ( 64.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.981 ns ( 35.71 % ) " "Info: Total interconnect delay = 0.981 ns ( 35.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { CLK CLK~clkctrl reg_group:inst15|R1[0] } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_group:inst15|R1[0] {} } { 0.000ns 0.000ns 0.143ns 0.838ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "14.681 ns" { input[0] inst12[0]~25 inst12[0]~26 inst12[0]~31 mux2_1:inst7|y[0]~15 reg_group:inst15|R1[0] } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "14.681 ns" { input[0] {} input[0]~combout {} inst12[0]~25 {} inst12[0]~26 {} inst12[0]~31 {} mux2_1:inst7|y[0]~15 {} reg_group:inst15|R1[0] {} } { 0.000ns 0.000ns 6.739ns 1.815ns 0.382ns 1.093ns 1.472ns } { 0.000ns 0.955ns 0.651ns 0.589ns 0.319ns 0.206ns 0.460ns } "" } } { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { CLK CLK~clkctrl reg_group:inst15|R1[0] } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_group:inst15|R1[0] {} } { 0.000ns 0.000ns 0.143ns 0.838ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK output\[0\] ir:inst10\|x\[7\] 17.622 ns register " "Info: tco from clock \"CLK\" to destination pin \"output\[0\]\" through register \"ir:inst10\|x\[7\]\" is 17.622 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.731 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 0 -208 -40 16 "CLK" "" } { 8 -40 24 20 "CLK" "" } { -24 -640 -584 -8 "CLK" "" } { 216 -288 -232 232 "CLK" "" } { 216 368 408 232 "CLK" "" } { 80 488 568 96 "CLK" "" } { -40 240 320 -24 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 75 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 75; COMB Node = 'CLK~clkctrl'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 0 -208 -40 16 "CLK" "" } { 8 -40 24 20 "CLK" "" } { -24 -640 -584 -8 "CLK" "" } { 216 -288 -232 232 "CLK" "" } { 216 368 408 232 "CLK" "" } { 80 488 568 96 "CLK" "" } { -40 240 320 -24 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.666 ns) 2.731 ns ir:inst10\|x\[7\] 3 REG LCFF_X21_Y6_N1 13 " "Info: 3: + IC(0.822 ns) + CELL(0.666 ns) = 2.731 ns; Loc. = LCFF_X21_Y6_N1; Fanout = 13; REG Node = 'ir:inst10\|x\[7\]'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { CLK~clkctrl ir:inst10|x[7] } "NODE_NAME" } } { "ir.v" "" { Text "C:/Users/a/Desktop/Gcpu/ir.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.66 % ) " "Info: Total cell delay = 1.766 ns ( 64.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.965 ns ( 35.34 % ) " "Info: Total interconnect delay = 0.965 ns ( 35.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { CLK CLK~clkctrl ir:inst10|x[7] } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ir:inst10|x[7] {} } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ir.v" "" { Text "C:/Users/a/Desktop/Gcpu/ir.v" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.587 ns + Longest register pin " "Info: + Longest register to pin delay is 14.587 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst10\|x\[7\] 1 REG LCFF_X21_Y6_N1 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y6_N1; Fanout = 13; REG Node = 'ir:inst10\|x\[7\]'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir:inst10|x[7] } "NODE_NAME" } } { "ir.v" "" { Text "C:/Users/a/Desktop/Gcpu/ir.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.976 ns) + CELL(0.604 ns) 2.580 ns au:inst5\|Equal0~1 2 COMB LCCOMB_X22_Y6_N10 3 " "Info: 2: + IC(1.976 ns) + CELL(0.604 ns) = 2.580 ns; Loc. = LCCOMB_X22_Y6_N10; Fanout = 3; COMB Node = 'au:inst5\|Equal0~1'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.580 ns" { ir:inst10|x[7] au:inst5|Equal0~1 } "NODE_NAME" } } { "au.v" "" { Text "C:/Users/a/Desktop/Gcpu/au.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.651 ns) 4.688 ns con_signal:inst2\|ram_re 3 COMB LCCOMB_X21_Y7_N20 9 " "Info: 3: + IC(1.457 ns) + CELL(0.651 ns) = 4.688 ns; Loc. = LCCOMB_X21_Y7_N20; Fanout = 9; COMB Node = 'con_signal:inst2\|ram_re'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.108 ns" { au:inst5|Equal0~1 con_signal:inst2|ram_re } "NODE_NAME" } } { "con_signal.v" "" { Text "C:/Users/a/Desktop/Gcpu/con_signal.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.651 ns) 5.766 ns inst12\[7\]~11 4 COMB LCCOMB_X21_Y7_N8 17 " "Info: 4: + IC(0.427 ns) + CELL(0.651 ns) = 5.766 ns; Loc. = LCCOMB_X21_Y7_N8; Fanout = 17; COMB Node = 'inst12\[7\]~11'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { con_signal:inst2|ram_re inst12[7]~11 } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 320 -640 -592 352 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.892 ns) + CELL(0.206 ns) 7.864 ns inst12\[7\]~12 5 COMB LCCOMB_X22_Y8_N24 8 " "Info: 5: + IC(1.892 ns) + CELL(0.206 ns) = 7.864 ns; Loc. = LCCOMB_X22_Y8_N24; Fanout = 8; COMB Node = 'inst12\[7\]~12'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.098 ns" { inst12[7]~11 inst12[7]~12 } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 320 -640 -592 352 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.405 ns) + CELL(3.318 ns) 14.587 ns output\[0\] 6 PIN PIN_139 0 " "Info: 6: + IC(3.405 ns) + CELL(3.318 ns) = 14.587 ns; Loc. = PIN_139; Fanout = 0; PIN Node = 'output\[0\]'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "6.723 ns" { inst12[7]~12 output[0] } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 352 544 720 368 "output\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.430 ns ( 37.22 % ) " "Info: Total cell delay = 5.430 ns ( 37.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.157 ns ( 62.78 % ) " "Info: Total interconnect delay = 9.157 ns ( 62.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "14.587 ns" { ir:inst10|x[7] au:inst5|Equal0~1 con_signal:inst2|ram_re inst12[7]~11 inst12[7]~12 output[0] } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "14.587 ns" { ir:inst10|x[7] {} au:inst5|Equal0~1 {} con_signal:inst2|ram_re {} inst12[7]~11 {} inst12[7]~12 {} output[0] {} } { 0.000ns 1.976ns 1.457ns 0.427ns 1.892ns 3.405ns } { 0.000ns 0.604ns 0.651ns 0.651ns 0.206ns 3.318ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { CLK CLK~clkctrl ir:inst10|x[7] } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ir:inst10|x[7] {} } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "14.587 ns" { ir:inst10|x[7] au:inst5|Equal0~1 con_signal:inst2|ram_re inst12[7]~11 inst12[7]~12 output[0] } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "14.587 ns" { ir:inst10|x[7] {} au:inst5|Equal0~1 {} con_signal:inst2|ram_re {} inst12[7]~11 {} inst12[7]~12 {} output[0] {} } { 0.000ns 1.976ns 1.457ns 0.427ns 1.892ns 3.405ns } { 0.000ns 0.604ns 0.651ns 0.651ns 0.206ns 3.318ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "input\[0\] output\[0\] 17.131 ns Longest " "Info: Longest tpd from source pin \"input\[0\]\" to destination pin \"output\[0\]\" is 17.131 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns input\[0\] 1 PIN PIN_26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_26; Fanout = 1; PIN Node = 'input\[0\]'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[0] } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 328 -848 -680 344 "input\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.739 ns) + CELL(0.651 ns) 8.345 ns inst12\[0\]~25 2 COMB LCCOMB_X22_Y8_N2 1 " "Info: 2: + IC(6.739 ns) + CELL(0.651 ns) = 8.345 ns; Loc. = LCCOMB_X22_Y8_N2; Fanout = 1; COMB Node = 'inst12\[0\]~25'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "7.390 ns" { input[0] inst12[0]~25 } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 320 -640 -592 352 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.815 ns) + CELL(0.589 ns) 10.749 ns inst12\[0\]~26 3 COMB LCCOMB_X20_Y8_N4 3 " "Info: 3: + IC(1.815 ns) + CELL(0.589 ns) = 10.749 ns; Loc. = LCCOMB_X20_Y8_N4; Fanout = 3; COMB Node = 'inst12\[0\]~26'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.404 ns" { inst12[0]~25 inst12[0]~26 } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 320 -640 -592 352 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.146 ns) + CELL(3.236 ns) 17.131 ns output\[0\] 4 PIN PIN_139 0 " "Info: 4: + IC(3.146 ns) + CELL(3.236 ns) = 17.131 ns; Loc. = PIN_139; Fanout = 0; PIN Node = 'output\[0\]'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "6.382 ns" { inst12[0]~26 output[0] } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 352 544 720 368 "output\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.431 ns ( 31.70 % ) " "Info: Total cell delay = 5.431 ns ( 31.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.700 ns ( 68.30 % ) " "Info: Total interconnect delay = 11.700 ns ( 68.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "17.131 ns" { input[0] inst12[0]~25 inst12[0]~26 output[0] } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "17.131 ns" { input[0] {} input[0]~combout {} inst12[0]~25 {} inst12[0]~26 {} output[0] {} } { 0.000ns 0.000ns 6.739ns 1.815ns 3.146ns } { 0.000ns 0.955ns 0.651ns 0.589ns 3.236ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ir:inst10\|x\[1\] input\[1\] CLK -3.046 ns register " "Info: th for register \"ir:inst10\|x\[1\]\" (data pin = \"input\[1\]\", clock pin = \"CLK\") is -3.046 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.747 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 0 -208 -40 16 "CLK" "" } { 8 -40 24 20 "CLK" "" } { -24 -640 -584 -8 "CLK" "" } { 216 -288 -232 232 "CLK" "" } { 216 368 408 232 "CLK" "" } { 80 488 568 96 "CLK" "" } { -40 240 320 -24 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 75 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 75; COMB Node = 'CLK~clkctrl'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 0 -208 -40 16 "CLK" "" } { 8 -40 24 20 "CLK" "" } { -24 -640 -584 -8 "CLK" "" } { 216 -288 -232 232 "CLK" "" } { 216 368 408 232 "CLK" "" } { 80 488 568 96 "CLK" "" } { -40 240 320 -24 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.666 ns) 2.747 ns ir:inst10\|x\[1\] 3 REG LCFF_X20_Y8_N3 12 " "Info: 3: + IC(0.838 ns) + CELL(0.666 ns) = 2.747 ns; Loc. = LCFF_X20_Y8_N3; Fanout = 12; REG Node = 'ir:inst10\|x\[1\]'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { CLK~clkctrl ir:inst10|x[1] } "NODE_NAME" } } { "ir.v" "" { Text "C:/Users/a/Desktop/Gcpu/ir.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.29 % ) " "Info: Total cell delay = 1.766 ns ( 64.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.981 ns ( 35.71 % ) " "Info: Total interconnect delay = 0.981 ns ( 35.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { CLK CLK~clkctrl ir:inst10|x[1] } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ir:inst10|x[1] {} } { 0.000ns 0.000ns 0.143ns 0.838ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "ir.v" "" { Text "C:/Users/a/Desktop/Gcpu/ir.v" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.099 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns input\[1\] 1 PIN PIN_22 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_22; Fanout = 1; PIN Node = 'input\[1\]'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[1] } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 328 -848 -680 344 "input\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.064 ns) + CELL(0.651 ns) 3.815 ns inst12\[1\]~23 2 COMB LCCOMB_X22_Y8_N4 1 " "Info: 2: + IC(2.064 ns) + CELL(0.651 ns) = 3.815 ns; Loc. = LCCOMB_X22_Y8_N4; Fanout = 1; COMB Node = 'inst12\[1\]~23'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.715 ns" { input[1] inst12[1]~23 } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 320 -640 -592 352 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.589 ns) 5.419 ns inst12\[1\]~24 3 COMB LCCOMB_X20_Y8_N0 3 " "Info: 3: + IC(1.015 ns) + CELL(0.589 ns) = 5.419 ns; Loc. = LCCOMB_X20_Y8_N0; Fanout = 3; COMB Node = 'inst12\[1\]~24'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.604 ns" { inst12[1]~23 inst12[1]~24 } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 320 -640 -592 352 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 5.991 ns inst12\[1\]~32 4 COMB LCCOMB_X20_Y8_N2 3 " "Info: 4: + IC(0.366 ns) + CELL(0.206 ns) = 5.991 ns; Loc. = LCCOMB_X20_Y8_N2; Fanout = 3; COMB Node = 'inst12\[1\]~32'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { inst12[1]~24 inst12[1]~32 } "NODE_NAME" } } { "Gcpu.bdf" "" { Schematic "C:/Users/a/Desktop/Gcpu/Gcpu.bdf" { { 320 -640 -592 352 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.099 ns ir:inst10\|x\[1\] 5 REG LCFF_X20_Y8_N3 12 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 6.099 ns; Loc. = LCFF_X20_Y8_N3; Fanout = 12; REG Node = 'ir:inst10\|x\[1\]'" {  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst12[1]~32 ir:inst10|x[1] } "NODE_NAME" } } { "ir.v" "" { Text "C:/Users/a/Desktop/Gcpu/ir.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.654 ns ( 43.52 % ) " "Info: Total cell delay = 2.654 ns ( 43.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.445 ns ( 56.48 % ) " "Info: Total interconnect delay = 3.445 ns ( 56.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "6.099 ns" { input[1] inst12[1]~23 inst12[1]~24 inst12[1]~32 ir:inst10|x[1] } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "6.099 ns" { input[1] {} input[1]~combout {} inst12[1]~23 {} inst12[1]~24 {} inst12[1]~32 {} ir:inst10|x[1] {} } { 0.000ns 0.000ns 2.064ns 1.015ns 0.366ns 0.000ns } { 0.000ns 1.100ns 0.651ns 0.589ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { CLK CLK~clkctrl ir:inst10|x[1] } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ir:inst10|x[1] {} } { 0.000ns 0.000ns 0.143ns 0.838ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/install/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "6.099 ns" { input[1] inst12[1]~23 inst12[1]~24 inst12[1]~32 ir:inst10|x[1] } "NODE_NAME" } } { "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/install/quartus2/quartus/bin/Technology_Viewer.qrui" "6.099 ns" { input[1] {} input[1]~combout {} inst12[1]~23 {} inst12[1]~24 {} inst12[1]~32 {} ir:inst10|x[1] {} } { 0.000ns 0.000ns 2.064ns 1.015ns 0.366ns 0.000ns } { 0.000ns 1.100ns 0.651ns 0.589ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 18 10:36:04 2023 " "Info: Processing ended: Mon Dec 18 10:36:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
