# Reading pref.tcl
# //  ModelSim SE-64 2020.4 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {run_behav_compile.tcl}
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work ./work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap usim C:/Users/86151/Desktop/auido_fft_fir/fft_design_form_pango/prj/pango_sim_libraries/usim 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap adc C:/Users/86151/Desktop/auido_fft_fir/fft_design_form_pango/prj/pango_sim_libraries/adc 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap ddrc C:/Users/86151/Desktop/auido_fft_fir/fft_design_form_pango/prj/pango_sim_libraries/ddrc 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap ddrphy C:/Users/86151/Desktop/auido_fft_fir/fft_design_form_pango/prj/pango_sim_libraries/ddrphy 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap hsst_e2 C:/Users/86151/Desktop/auido_fft_fir/fft_design_form_pango/prj/pango_sim_libraries/hsst_e2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap iolhr_dft C:/Users/86151/Desktop/auido_fft_fir/fft_design_form_pango/prj/pango_sim_libraries/iolhr_dft 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap ipal_e1 C:/Users/86151/Desktop/auido_fft_fir/fft_design_form_pango/prj/pango_sim_libraries/ipal_e1 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap pciegen2 C:/Users/86151/Desktop/auido_fft_fir/fft_design_form_pango/prj/pango_sim_libraries/pciegen2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:12:42 on Apr 01,2024
# vlog -reportprogress 300 D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/fft_demo_00.v -work work 
# -- Compiling module fft_demo_00
# 
# Top level modules:
# 	fft_demo_00
# End time: 11:12:42 on Apr 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:12:43 on Apr 01,2024
# vlog -reportprogress 300 D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/pnr/core_only/ipsxe_fft_core_only.v -work work 
# -- Compiling module ipsxe_fft_core_only
# 
# Top level modules:
# 	ipsxe_fft_core_only
# End time: 11:12:43 on Apr 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:12:43 on Apr 01,2024
# vlog -reportprogress 300 D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp -work work 
# ** Error: (vlog-13069) D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(29): syntax error in protected region.
# 
# ** Error: D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(29): (vlog-13205) Syntax error found in the scope following '<protected>'. Is there a missing '::'?
# End time: 11:12:43 on Apr 01,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: D:/modelsim20204/ssetup/win64/vlog failed.
# Error in macro ./run_behav_compile.tcl line 18
# D:/modelsim20204/ssetup/win64/vlog failed.
#     while executing
# "vlog   "D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp" -work work"
# do {run_behav_simulate.tcl}
# vsim -voptargs="+acc" -L work -L usim -L adc -L ddrc -L ddrphy -L hsst_e2 -L iolhr_dft -L ipal_e1 -L pciegen2 tb_ipsxe_fft_core_only usim.GTP_GRS 
# Start time: 11:12:43 on Apr 01,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-13130) Failed to find design unit tb_ipsxe_fft_core_only.
#         Searched libraries:
#             work
#             usim
#             adc
#             ddrc
#             ddrphy
#             hsst_e2
#             iolhr_dft
#             ipal_e1
#             pciegen2
#             work
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run_behav_simulate.tcl PAUSED at line 6
# End time: 11:13:18 on Apr 01,2024, Elapsed time: 0:00:35
# Errors: 1, Warnings: 0
