// Seed: 3455728379
module module_0 (
    input wor   id_0,
    input tri0  id_1,
    input uwire id_2,
    input wand  id_3
);
  id_5(
      .id_0(1), .id_1(id_6), .id_2(id_0)
  );
  wire id_7;
endmodule
module module_1 (
    input tri id_0,
    input wire id_1,
    input tri1 id_2,
    output tri id_3,
    input supply1 id_4,
    output tri id_5,
    input uwire id_6,
    input uwire id_7,
    output tri1 id_8,
    output uwire id_9,
    input tri0 id_10,
    input tri1 id_11
);
  assign id_8 = id_10;
  xor primCall (id_5, id_1, id_11, id_6, id_0, id_10, id_2, id_4, id_7);
  module_0 modCall_1 (
      id_10,
      id_4,
      id_4,
      id_1
  );
endmodule
