#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Jul  5 14:52:43 2025
# Process ID: 41236
# Current directory: F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2124 F:\GitHub\Digital_Design_MCU-main\v210_MCU_multi_32_50MHz_plus_v3.1.1\prj\v200_MCU_multi.xpr
# Log file: F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/vivado.log
# Journal file: F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.xpr
INFO: [Project 1-313] Project file moved from 'F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1/prj' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50.7} CONFIG.MMCM_DIVCLK_DIVIDE {8} CONFIG.MMCM_CLKFBOUT_MULT_F {63.375} CONFIG.MMCM_CLKOUT0_DIVIDE_F {15.625} CONFIG.CLKOUT1_JITTER {456.039} CONFIG.CLKOUT1_PHASE_ERROR {639.237}] [get_ips clk_wiz_0]
generate_target all [get_files  F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs clk_wiz_0_synth_1 -jobs 32
[Sat Jul  5 14:54:27 2025] Launched clk_wiz_0_synth_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.ip_user_files -ipstatic_source_dir F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/modeltech64_2020.4/vivado2020.2_lib} {questa=F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.cache/compile_simlib/questa} {riviera=F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 32
[Sat Jul  5 14:55:03 2025] Launched synth_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.runs/synth_1/runme.log
[Sat Jul  5 14:55:03 2025] Launched impl_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 32
[Sat Jul  5 15:02:11 2025] Launched impl_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.runs/impl_1/runme.log
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50.9} CONFIG.MMCM_CLKFBOUT_MULT_F {63.625} CONFIG.CLKOUT1_JITTER {452.765} CONFIG.CLKOUT1_PHASE_ERROR {635.412}] [get_ips clk_wiz_0]
generate_target all [get_files  F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs clk_wiz_0_synth_1 -jobs 32
[Sat Jul  5 15:03:42 2025] Launched clk_wiz_0_synth_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.ip_user_files -ipstatic_source_dir F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/modeltech64_2020.4/vivado2020.2_lib} {questa=F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.cache/compile_simlib/questa} {riviera=F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 32
[Sat Jul  5 15:05:04 2025] Launched synth_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.runs/synth_1/runme.log
[Sat Jul  5 15:05:04 2025] Launched impl_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.runs/impl_1/runme.log
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50.85190} CONFIG.MMCM_DIVCLK_DIVIDE {7} CONFIG.MMCM_CLKFBOUT_MULT_F {48.500} CONFIG.MMCM_CLKOUT0_DIVIDE_F {13.625} CONFIG.CLKOUT1_JITTER {464.950} CONFIG.CLKOUT1_PHASE_ERROR {471.036}] [get_ips clk_wiz_0]
generate_target all [get_files  F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs clk_wiz_0_synth_1 -jobs 32
[Sat Jul  5 15:18:29 2025] Launched clk_wiz_0_synth_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.ip_user_files -ipstatic_source_dir F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/modeltech64_2020.4/vivado2020.2_lib} {questa=F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.cache/compile_simlib/questa} {riviera=F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 32
[Sat Jul  5 15:19:03 2025] Launched synth_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.runs/synth_1/runme.log
[Sat Jul  5 15:19:03 2025] Launched impl_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.runs/impl_1/runme.log
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50.82803} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {49.875} CONFIG.MMCM_CLKOUT0_DIVIDE_F {19.625} CONFIG.CLKOUT1_JITTER {267.649} CONFIG.CLKOUT1_PHASE_ERROR {293.793}] [get_ips clk_wiz_0]
generate_target all [get_files  F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs clk_wiz_0_synth_1 -jobs 32
[Sat Jul  5 15:30:00 2025] Launched clk_wiz_0_synth_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.ip_user_files -ipstatic_source_dir F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/modeltech64_2020.4/vivado2020.2_lib} {questa=F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.cache/compile_simlib/questa} {riviera=F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 32
[Sat Jul  5 15:30:30 2025] Launched synth_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.runs/synth_1/runme.log
[Sat Jul  5 15:30:30 2025] Launched impl_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 32
[Sat Jul  5 15:43:01 2025] Launched impl_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus_v3.1.1/prj/v200_MCU_multi.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jul  5 15:43:51 2025...
