var g_data = {"12":{"st":"inst","pa":0,"n":"/TOP/MySpi_if","l":"SystemVerilog","sn":1,"du":{"n":"work.spi_if","s":3,"b":1},"bc":[{"n":"TOP","s":11,"b":1},{"n":"MySpi_if","s":12,"z":1}],"loc":{"cp":20.00,"data":{"t":[50,10]}}},"14":{"st":"inst","pa":0,"n":"/TOP/DUT/SPI","l":"Verilog","sn":4,"du":{"n":"work.SPI_SLAVE","s":5,"b":1},"bc":[{"n":"TOP","s":11,"b":1},{"n":"DUT","s":13,"b":1},{"n":"SPI","s":14,"z":1}],"loc":{"cp":91.92,"data":{"s":[72,72],"b":[51,50],"fc":[10,9],"fs":[5,5],"ft":[8,8],"t":[148,94]}}},"15":{"st":"inst","pa":0,"n":"/TOP/DUT/Ram","l":"Verilog","sn":4,"du":{"n":"work.RAM","s":6,"b":1},"bc":[{"n":"TOP","s":11,"b":1},{"n":"DUT","s":13,"b":1},{"n":"Ram","s":15,"z":1}],"loc":{"cp":96.29,"data":{"s":[13,13],"b":[9,8],"t":[60,60]}}},"13":{"st":"inst","pa":0,"n":"/TOP/DUT","l":"Verilog","sn":1,"du":{"n":"work.SPI_Wrapper","s":4,"b":1},"bc":[{"n":"TOP","s":11,"b":1},{"n":"DUT","s":13,"z":1}],"children":[{"n":"Ram","id":15,"zf":1,"tc":96.29,"s":100.00,"b":88.88,"t":100.00},{"n":"SPI","id":14,"zf":1,"tc":91.92,"s":100.00,"b":98.03,"fc":90.00,"fs":100.00,"ft":100.00,"t":63.51}],"rec":{"cp":93.40,"data":{"s":[85,85],"b":[60,58],"fc":[10,9],"fs":[5,5],"ft":[8,8],"t":[206,152]}},"loc":{"cp":100.00,"data":{"t":[50,50]}}},"16":{"st":"inst","pa":0,"n":"/TOP/tb","l":"Verilog","sn":1,"du":{"n":"work.Wrapper_TB","s":9,"b":1},"bc":[{"n":"TOP","s":11,"b":1},{"n":"tb","s":16,"z":1}],"loc":{"cp":99.10,"data":{"s":[28,27],"b":[7,7],"fc":[5,5],"a":[1,1]}}},"17":{"st":"inst","pa":0,"n":"/TOP/monitor","l":"Verilog","sn":1,"du":{"n":"work.Monitor","s":10,"b":1},"bc":[{"n":"TOP","s":11,"b":1},{"n":"monitor","s":17,"z":1}],"loc":{"cp":100.00,"data":{"s":[17,17],"b":[2,2]}}},"11":{"st":"inst","pa":0,"n":"/TOP","l":"Verilog","sn":1,"du":{"n":"work.TOP","s":1,"b":1},"bc":[{"n":"TOP","s":11,"z":1}],"children":[{"n":"monitor","id":17,"zf":1,"tc":100.00,"s":100.00,"b":100.00},{"n":"tb","id":16,"zf":1,"tc":99.10,"s":96.42,"b":100.00,"fc":100.00,"a":100.00},{"n":"DUT","id":13,"zf":1,"tc":93.40,"s":100.00,"b":96.66,"fc":90.00,"fs":100.00,"ft":100.00,"t":73.78},{"n":"MySpi_if","id":12,"zf":1,"tc":20.00,"t":20.00}],"rec":{"cp":93.28,"data":{"s":[134,133],"b":[69,67],"fc":[15,14],"fs":[5,5],"ft":[8,8],"t":[256,162],"a":[1,1]}},"loc":{"cp":100.00,"data":{"s":[4,4],"t":[2,2]}}},"20":{"st":"inst","pa":0,"n":"/spi_coverage_pkg","l":"SystemVerilog","sn":8,"du":{"n":"work.spi_coverage_pkg","s":8,"b":1},"bc":[{"n":"spi_coverage_pkg","s":20,"z":1}],"loc":{"cp":100.00,"data":{"s":[4,4]}}},"10":{"st":"du","pa":0,"n":"work.Monitor","l":"Verilog","sn":10,"one_inst":17,"loc":{"cp":100.00,"data":{"s":[17,17],"b":[2,2]}}},"6":{"st":"du","pa":0,"n":"work.RAM","l":"Verilog","sn":6,"one_inst":15,"loc":{"cp":96.29,"data":{"s":[13,13],"b":[9,8],"t":[60,60]}}},"5":{"st":"du","pa":0,"n":"work.SPI_SLAVE","l":"Verilog","sn":5,"one_inst":14,"loc":{"cp":91.92,"data":{"s":[72,72],"b":[51,50],"fc":[10,9],"fs":[5,5],"ft":[8,8],"t":[148,94]}}},"4":{"st":"du","pa":0,"n":"work.SPI_Wrapper","l":"Verilog","sn":4,"one_inst":13,"loc":{"cp":100.00,"data":{"t":[50,50]}}},"1":{"st":"du","pa":0,"n":"work.TOP","l":"Verilog","sn":1,"one_inst":11,"loc":{"cp":100.00,"data":{"s":[4,4],"t":[2,2]}}},"9":{"st":"du","pa":0,"n":"work.Wrapper_TB","l":"Verilog","sn":9,"one_inst":16,"loc":{"cp":99.10,"data":{"s":[28,27],"b":[7,7],"fc":[5,5],"a":[1,1]}}},"8":{"st":"du","pa":0,"n":"work.spi_coverage_pkg","l":"SystemVerilog","sn":8,"one_inst":20,"loc":{"cp":100.00,"data":{"s":[4,4]}}},"3":{"st":"du","pa":0,"n":"work.spi_if","l":"SystemVerilog","sn":3,"one_inst":12,"loc":{"cp":20.00,"data":{"t":[50,10]}}}};
processSummaryData(g_data);