vhdl xil_defaultlib  \
"../../../../../../../../FPGA/FIR_SysGen/SysGenIP/ip/dds_compiler_0_1/sim/dds_compiler_0.vhd" \

nosort
