// Seed: 1251588373
module module_0;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    input wand id_0,
    input wand id_1,
    input wire id_2
);
  module_0();
  wor id_4 = 1;
  supply1 id_5 = 1;
  assign id_4 = id_4;
endmodule
module module_2 (
    input supply0 id_0,
    input wire id_1,
    input wor module_2,
    input tri1 id_3,
    input tri0 id_4,
    input supply1 id_5,
    input supply1 id_6,
    input supply0 id_7,
    input wor id_8,
    input supply1 id_9,
    output tri id_10,
    input tri1 id_11,
    input wor id_12,
    input supply0 id_13,
    output tri id_14,
    input tri0 id_15,
    output supply0 id_16,
    input tri0 id_17,
    input supply0 id_18,
    input supply0 id_19,
    input supply0 id_20,
    input wor id_21,
    output tri id_22,
    output tri id_23,
    input supply1 id_24,
    input tri id_25,
    output supply0 id_26,
    input supply0 id_27,
    output wire id_28,
    input supply0 id_29,
    output wand id_30,
    input tri id_31,
    input tri0 id_32,
    input supply1 id_33,
    output wire id_34,
    input tri0 id_35,
    input tri id_36
);
  wire id_38;
  module_0();
endmodule
