
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.029084                       # Number of seconds simulated
sim_ticks                                 29084403000                       # Number of ticks simulated
final_tick                                29084403000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  80998                       # Simulator instruction rate (inst/s)
host_op_rate                                   153322                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               54690584                       # Simulator tick rate (ticks/s)
host_mem_usage                                 680156                       # Number of bytes of host memory used
host_seconds                                   531.80                       # Real time elapsed on the host
sim_insts                                    43074787                       # Number of instructions simulated
sim_ops                                      81536281                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  29084403000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           60096                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         1579328                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             1639424                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        60096                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          60096                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              939                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            24677                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                25616                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            2066262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           54301544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               56367806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       2066262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           2066262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           2066262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          54301544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              56367806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       939.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     24677.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001187250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                55084                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        25616                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                      25616                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                 1639424                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  1639424                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               1742                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1770                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1600                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               1494                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1465                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1546                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1552                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1612                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               1609                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               1566                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              1582                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1602                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              1593                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              1591                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              1646                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              1646                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    29084319000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  25616                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    25217                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      314                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       68                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       15                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         4378                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     374.176336                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    340.416211                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    134.031446                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           226      5.16%      5.16% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          261      5.96%     11.12% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383         1144     26.13%     37.25% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511         1956     44.68%     81.93% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          731     16.70%     98.63% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           23      0.53%     99.15% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           12      0.27%     99.43% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            6      0.14%     99.57% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           19      0.43%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          4378                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        60096                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      1579328                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 2066262.113064517733                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 54301544.370706178248                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          939                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        24677                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     37499500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    808207750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     39935.57                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     32751.46                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                     365407250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                845707250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                   128080000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      14264.81                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 33014.81                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         56.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      56.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.44                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.44                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                     21233                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  82.89                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     1135396.59                       # Average gap between requests
system.mem_ctrl.pageHitRate                     82.89                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                  15572340                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   8273100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 91256340                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          1183182000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy             373348860                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy              26969280                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy       5694711540                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy        622147200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        3392992380                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy             11408453040                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             392.253299                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           28195279250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE      17502500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF      500500000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   14086846500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN   1620021500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT      371080500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN  12488452000                       # Time in different power states
system.mem_ctrl_1.actEnergy                  15722280                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   8341410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 91641900                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          1204079760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy             377676300                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy              28117440                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy       5816572980                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy        616714560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        3330911700                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy             11489778330                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             395.049482                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           28182723750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE      18940500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF      509340000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   13821272000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN   1605913750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT      373146500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN  12755790250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  29084403000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                11330383                       # Number of BP lookups
system.cpu.branchPred.condPredicted          11330383                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            610311                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              7550104                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 2020596                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             164048                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         7550104                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            6415495                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          1134609                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted       357364                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  29084403000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    16903592                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     7451567                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         21447                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           418                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  29084403000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  29084403000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     9050981                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           454                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    35                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     29084403000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         58168807                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             566154                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       52749883                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    11330383                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            8436091                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      56946150                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1222964                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  232                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          3390                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           11                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   9050586                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   734                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           58127419                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.739089                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.569047                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3806722      6.55%      6.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  7552622     12.99%     19.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 46768075     80.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             58127419                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.194785                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.906841                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  2228677                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               3246128                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  51236509                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                804623                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 611482                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               96408606                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               1951386                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 611482                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  4247845                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  799471                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2517                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  49957863                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2508241                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               94409081                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                902398                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   138                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 258612                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   3869                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1850529                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents             4322                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            96704650                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             230258490                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        145467265                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            188500                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              84638613                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 12066037                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 51                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             52                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1314494                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             18536108                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             7825490                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2851563                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            48988                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   92528742                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 302                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  87859364                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            557089                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        10992762                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     15403072                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            267                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      58127419                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.511496                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.755557                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             9329418     16.05%     16.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9736638     16.75%     32.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            39061363     67.20%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        58127419                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     2      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    273      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   4809      0.08%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   3868      0.06%      0.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  4399      0.07%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  993      0.02%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                4825531     77.22%     77.45% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               1409440     22.55%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             19789      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              63009791     71.72%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1411      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    26      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2428      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 4440      0.01%     71.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                12809      0.01%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                15072      0.02%     71.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               17428      0.02%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1675      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             17211574     19.59%     91.39% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7504278      8.54%     99.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           13763      0.02%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          44880      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               87859364                       # Type of FU issued
system.cpu.iq.rate                           1.510421                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     6249315                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.071129                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          240402687                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         103327881                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     85709230                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              249864                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             194949                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       107606                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               93957128                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  131762                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          5278147                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2622865                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        21541                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1026                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       708867                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          158                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            20                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 611482                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  466865                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 12450                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            92529044                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            402269                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              18536108                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              7825490                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                125                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    462                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 11068                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1026                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         211056                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       447751                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               658807                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              86411440                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              16903532                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1447924                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     24355078                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  9362844                       # Number of branches executed
system.cpu.iew.exec_stores                    7451546                       # Number of stores executed
system.cpu.iew.exec_rate                     1.485529                       # Inst execution rate
system.cpu.iew.wb_sent                       86146301                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      85816836                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  64878618                       # num instructions producing a value
system.cpu.iew.wb_consumers                  95779228                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.475307                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.677377                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        10059405                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              35                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            610533                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     57138257                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.427000                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.840363                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     13185768     23.08%     23.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      6368697     11.15%     34.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     37583792     65.78%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     57138257                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             43074787                       # Number of instructions committed
system.cpu.commit.committedOps               81536281                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       23029866                       # Number of memory references committed
system.cpu.commit.loads                      15913243                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    9079688                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      66349                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  81474926                       # Number of committed integer instructions.
system.cpu.commit.function_calls              1471405                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        14182      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         58441489     71.68%     71.69% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1394      0.00%     71.69% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     71.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           1504      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            4168      0.01%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11647      0.01%     71.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     71.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           13884      0.02%     71.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          17265      0.02%     71.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           861      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.76% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        15901824     19.50%     91.26% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        7115784      8.73%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        11419      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          839      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          81536281                       # Class of committed instruction
system.cpu.commit.bw_lim_events              37583792                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    111150151                       # The number of ROB reads
system.cpu.rob.rob_writes                   184181402                       # The number of ROB writes
system.cpu.timesIdled                             490                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           41388                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    43074787                       # Number of Instructions Simulated
system.cpu.committedOps                      81536281                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.350414                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.350414                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.740514                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.740514                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                132019490                       # number of integer regfile reads
system.cpu.int_regfile_writes                69236010                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    158821                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    63735                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  33389302                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 19599109                       # number of cc regfile writes
system.cpu.misc_regfile_reads                44684641                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  29084403000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.081372                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18705689                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             48464                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            385.970803                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            195500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.081372                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996253                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996253                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          441                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           26                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         149812480                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        149812480                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  29084403000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     11572237                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        11572237                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      7084958                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7084958                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data     18657195                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18657195                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     18657195                       # number of overall hits
system.cpu.dcache.overall_hits::total        18657195                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        31621                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         31621                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        31686                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        31686                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        63307                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          63307                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        63307                       # number of overall misses
system.cpu.dcache.overall_misses::total         63307                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    403660500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    403660500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2136229500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2136229500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   2539890000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2539890000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2539890000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2539890000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     11603858                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11603858                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      7116644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7116644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     18720502                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18720502                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     18720502                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     18720502                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002725                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002725                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004452                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004452                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003382                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003382                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003382                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003382                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 12765.582999                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12765.582999                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67418.718046                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67418.718046                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40120.207876                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40120.207876                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40120.207876                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40120.207876                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          355                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.583333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        47664                       # number of writebacks
system.cpu.dcache.writebacks::total             47664                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        14693                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        14693                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          120                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          120                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        14813                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        14813                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        14813                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        14813                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        16928                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        16928                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        31566                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        31566                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        48494                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        48494                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        48494                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        48494                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    213697500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    213697500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2103064500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2103064500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2316762000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2316762000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2316762000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2316762000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001459                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001459                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004436                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004436                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002590                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002590                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002590                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002590                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12623.907136                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12623.907136                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66624.358487                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66624.358487                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 47774.198870                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47774.198870                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 47774.198870                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47774.198870                       # average overall mshr miss latency
system.cpu.dcache.replacements                  47952                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  29084403000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           495.915079                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9050313                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1040                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8702.224038                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   495.915079                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.968584                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.968584                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          330                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          36203384                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         36203384                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  29084403000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      9049273                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9049273                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      9049273                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9049273                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9049273                       # number of overall hits
system.cpu.icache.overall_hits::total         9049273                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1313                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1313                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1313                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1313                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1313                       # number of overall misses
system.cpu.icache.overall_misses::total          1313                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    102572000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    102572000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    102572000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    102572000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    102572000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    102572000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9050586                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9050586                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      9050586                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9050586                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9050586                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9050586                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000145                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000145                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000145                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000145                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000145                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000145                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78120.335110                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78120.335110                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78120.335110                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78120.335110                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78120.335110                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78120.335110                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          426                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           71                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          272                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          272                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          272                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          272                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          272                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          272                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1041                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1041                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1041                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1041                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1041                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1041                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     86346500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     86346500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     86346500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     86346500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     86346500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     86346500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000115                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000115                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000115                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000115                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 82945.725264                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82945.725264                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 82945.725264                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82945.725264                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 82945.725264                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82945.725264                       # average overall mshr miss latency
system.cpu.icache.replacements                    530                       # number of replacements
system.l2bus.snoop_filter.tot_requests          98017                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        48513                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           57                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              540                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          540                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  29084403000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17968                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         64475                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1769                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                30                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              31536                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             31536                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17969                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2605                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       144909                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  147514                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        66176                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      6152128                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  6218304                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             17770                       # Total snoops (count)
system.l2bus.snoopTraffic                     1076352                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              67297                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.008931                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.094079                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    66696     99.11%     99.11% # Request fanout histogram
system.l2bus.snoop_fanout::1                      601      0.89%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                67297                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy            144336500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             2600499                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy           121160999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  29084403000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             7157.382854                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  97161                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                25954                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.743585                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     0.008285                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   231.522165                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  6925.852403                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.000001                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.028262                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.845441                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.873704                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          165                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          246                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          765                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         6447                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4          569                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               803250                       # Number of tag accesses
system.l2cache.tags.data_accesses              803250                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  29084403000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks        47664                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        47664                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data         7007                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             7007                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst           52                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        16495                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        16547                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst              52                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           23502                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               23554                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             52                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          23502                       # number of overall hits
system.l2cache.overall_hits::total              23554                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data        24529                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          24529                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          983                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          432                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1415                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           983                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         24961                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             25944                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          983                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        24961                       # number of overall misses
system.l2cache.overall_misses::total            25944                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   1984323000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   1984323000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     84219000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     23067500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    107286500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     84219000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   2007390500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   2091609500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     84219000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   2007390500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   2091609500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks        47664                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        47664                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data        31536                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        31536                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1035                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        16927                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17962                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         1035                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        48463                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           49498                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1035                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        48463                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          49498                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.777809                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.777809                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.949758                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.025521                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.078777                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.949758                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.515053                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.524142                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.949758                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.515053                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.524142                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 80897.019854                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 80897.019854                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 85675.483215                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 53396.990741                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 75820.848057                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 85675.483215                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 80421.076880                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 80620.162658                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 85675.483215                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 80421.076880                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 80620.162658                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks          16811                       # number of writebacks
system.l2cache.writebacks::total                16811                       # number of writebacks
system.l2cache.ReadExReq_mshr_misses::.cpu.data        24529                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        24529                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          983                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          432                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1415                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          983                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        24961                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        25944                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          983                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        24961                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        25944                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   1935265000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   1935265000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     82255000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     22203500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    104458500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     82255000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   1957468500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   2039723500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     82255000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   1957468500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   2039723500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.777809                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.777809                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.949758                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.025521                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.078777                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.949758                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.515053                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.524142                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.949758                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.515053                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.524142                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 78897.019854                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 78897.019854                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 83677.517803                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 51396.990741                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 73822.261484                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 83677.517803                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 78421.076880                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 78620.239747                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 83677.517803                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 78421.076880                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 78620.239747                       # average overall mshr miss latency
system.l2cache.replacements                     17762                       # number of replacements
system.l3bus.snoop_filter.tot_requests          43168                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests        17242                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED  29084403000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                1414                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty         16811                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict               414                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq              24529                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp             24529                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           1414                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side        69111                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side      2736256                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples              25943                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                    25943    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                25943                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy             55206000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            64857500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED  29084403000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            13362.292167                       # Cycle average of tags in use
system.l3cache.tags.total_refs                  42754                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                25616                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.669035                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   798.517880                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data 12563.774288                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.012184                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.191708                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.203892                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        25616                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          130                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          764                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         7519                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4        17149                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.390869                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses               709680                       # Number of tag accesses
system.l3cache.tags.data_accesses              709680                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED  29084403000                       # Cumulative time (in ticks) in various power states
system.l3cache.WritebackDirty_hits::.writebacks        16811                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total        16811                       # number of WritebackDirty hits
system.l3cache.ReadExReq_hits::.cpu.data           11                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total               11                       # number of ReadExReq hits
system.l3cache.ReadSharedReq_hits::.cpu.inst           43                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.cpu.data          273                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total          316                       # number of ReadSharedReq hits
system.l3cache.demand_hits::.cpu.inst              43                       # number of demand (read+write) hits
system.l3cache.demand_hits::.cpu.data             284                       # number of demand (read+write) hits
system.l3cache.demand_hits::total                 327                       # number of demand (read+write) hits
system.l3cache.overall_hits::.cpu.inst             43                       # number of overall hits
system.l3cache.overall_hits::.cpu.data            284                       # number of overall hits
system.l3cache.overall_hits::total                327                       # number of overall hits
system.l3cache.ReadExReq_misses::.cpu.data        24518                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          24518                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          939                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          159                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         1098                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           939                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data         24677                       # number of demand (read+write) misses
system.l3cache.demand_misses::total             25616                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          939                       # number of overall misses
system.l3cache.overall_misses::.cpu.data        24677                       # number of overall misses
system.l3cache.overall_misses::total            25616                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data   1714256000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   1714256000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     72446000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     12252500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     84698500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     72446000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data   1726508500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total   1798954500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     72446000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data   1726508500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total   1798954500                       # number of overall miss cycles
system.l3cache.WritebackDirty_accesses::.writebacks        16811                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total        16811                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu.data        24529                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total        24529                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          982                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          432                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         1414                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          982                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data        24961                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total           25943                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          982                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data        24961                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total          25943                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data     0.999552                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.999552                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst     0.956212                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data     0.368056                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.776521                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst     0.956212                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data     0.988622                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.987395                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst     0.956212                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data     0.988622                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.987395                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 69918.264132                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 69918.264132                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 77152.289670                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 77059.748428                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 77138.888889                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 77152.289670                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 69964.278478                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 70227.767801                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 77152.289670                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 69964.278478                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 70227.767801                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data        24518                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        24518                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          939                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          159                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         1098                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          939                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data        24677                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total        25616                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          939                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data        24677                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total        25616                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data   1665220000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   1665220000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     70568000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     11934500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     82502500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     70568000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data   1677154500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total   1747722500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     70568000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data   1677154500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total   1747722500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data     0.999552                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.999552                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.956212                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.368056                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.776521                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst     0.956212                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data     0.988622                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.987395                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst     0.956212                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data     0.988622                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.987395                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67918.264132                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 67918.264132                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 75152.289670                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75059.748428                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 75138.888889                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 75152.289670                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 67964.278478                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 68227.767801                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 75152.289670                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 67964.278478                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 68227.767801                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests         25616                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  29084403000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1098                       # Transaction distribution
system.membus.trans_dist::ReadExReq             24518                       # Transaction distribution
system.membus.trans_dist::ReadExResp            24518                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1098                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port        51232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total        51232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  51232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port      1639424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total      1639424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1639424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             25616                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   25616    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               25616                       # Request fanout histogram
system.membus.reqLayer0.occupancy            12808000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           69495250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
