   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "i2c_master.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.__NVIC_ClearPendingIRQ,"ax",%progbits
  20              	 .align 2
  21              	 .thumb
  22              	 .thumb_func
  24              	__NVIC_ClearPendingIRQ:
  25              	.LFB112:
  26              	 .file 1 "C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include/core_cm4.h"
   1:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /**************************************************************************//**
   2:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  * @file     core_cm4.h
   3:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  * @version  V5.1.1
   5:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  * @date     27. March 2020
   6:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
   7:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /*
   8:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  * Copyright (c) 2009-2020 Arm Limited. All rights reserved.
   9:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  *
  10:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  *
  12:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  * not use this file except in compliance with the License.
  14:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  * You may obtain a copy of the License at
  15:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  *
  16:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  *
  18:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  * See the License for the specific language governing permissions and
  22:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  * limitations under the License.
  23:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  */
  24:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
  25:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #if   defined ( __ICCARM__ )
  26:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #elif defined (__clang__)
  28:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #endif
  30:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
  31:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
  34:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #include <stdint.h>
  35:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
  36:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
  37:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
  38:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #endif
  39:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
  40:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /**
  41:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
  44:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
  47:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  49:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
  50:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  */
  53:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
  54:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
  55:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
  56:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  *                 CMSIS definitions
  57:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  58:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /**
  59:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup Cortex_M4
  60:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   @{
  61:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  */
  62:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
  63:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #include "cmsis_version.h"
  64:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
  65:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* CMSIS CM4 definitions */
  66:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
  71:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
  73:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** */
  76:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #if defined ( __CC_ARM )
  77:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
  80:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     #else
  81:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
  83:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     #endif
  84:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #else
  85:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
  86:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #endif
  87:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
  88:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARM_FP
  90:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
  92:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     #else
  93:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
  95:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     #endif
  96:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #else
  97:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
  98:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #endif
  99:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 100:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
 101:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 104:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     #else
 105:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 107:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 108:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #else
 109:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 110:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 111:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 112:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 113:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARMVFP__
 114:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 116:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     #else
 117:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 119:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 120:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #else
 121:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 122:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 123:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 124:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 128:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     #else
 129:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 131:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 132:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #else
 133:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 134:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 135:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 136:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 137:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __FPU_VFP__
 138:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 140:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     #else
 141:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 143:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 144:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #else
 145:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 146:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 147:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 148:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __CSMC__ )
 149:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 152:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     #else
 153:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 155:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 156:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #else
 157:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 158:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 159:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 160:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #endif
 161:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 162:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 164:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 165:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 166:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** }
 167:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #endif
 168:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 169:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 171:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 173:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 176:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 177:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
 178:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #endif
 179:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 180:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* check device defines and use defaults */
 181:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __CM4_REV
 183:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     #define __CM4_REV               0x0000U
 184:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 186:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 187:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 188:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_PRESENT             0U
 189:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 191:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 192:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 193:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     #define __MPU_PRESENT             0U
 194:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 196:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 197:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __VTOR_PRESENT
 198:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     #define __VTOR_PRESENT             1U
 199:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 200:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 201:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   
 202:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 203:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 204:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 205:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 206:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 207:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 208:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 209:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 210:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 211:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #endif
 212:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 213:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 214:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /**
 215:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 216:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 217:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 218:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     \li to specify the access to peripheral variables.
 219:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 220:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** */
 221:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 222:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 223:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #else
 224:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 225:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #endif
 226:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 227:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 228:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 229:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* following defines should be used for structure members */
 230:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 231:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 232:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 233:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 234:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group Cortex_M4 */
 235:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 236:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 237:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 238:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
 239:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  *                 Register Abstraction
 240:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   Core Register contain:
 241:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register
 242:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Register
 243:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   - Core SCB Register
 244:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Register
 245:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Register
 246:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   - Core MPU Register
 247:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   - Core FPU Register
 248:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
 249:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /**
 250:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 251:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 252:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** */
 253:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 254:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /**
 255:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 256:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 257:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Core Register type definitions.
 258:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   @{
 259:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  */
 260:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 261:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /**
 262:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 263:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  */
 264:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 265:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** {
 266:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   struct
 267:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   {
 268:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 269:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 270:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 271:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 272:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 273:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 274:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 275:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 276:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 277:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 278:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** } APSR_Type;
 279:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 280:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* APSR Register Definitions */
 281:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 282:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 283:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 284:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 285:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 286:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 287:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 288:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 289:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 290:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 291:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 292:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 293:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 294:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 295:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 296:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 297:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 298:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 299:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 300:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /**
 301:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 302:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  */
 303:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 304:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** {
 305:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   struct
 306:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   {
 307:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 308:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 309:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 310:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 311:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** } IPSR_Type;
 312:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 313:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* IPSR Register Definitions */
 314:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 315:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 316:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 317:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 318:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /**
 319:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 320:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  */
 321:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 322:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** {
 323:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   struct
 324:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   {
 325:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 326:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 327:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 328:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 329:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 330:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 331:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 332:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 333:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 334:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 335:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 336:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 337:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 338:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 339:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** } xPSR_Type;
 340:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 341:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* xPSR Register Definitions */
 342:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 343:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 344:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 345:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 346:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 347:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 348:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 349:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 350:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 351:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 352:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 353:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 354:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 355:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 356:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 357:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 358:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 359:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 360:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 361:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 362:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 363:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 364:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 365:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 366:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 367:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 368:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 369:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 370:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 371:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 372:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 373:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /**
 374:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 375:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  */
 376:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 377:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** {
 378:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   struct
 379:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   {
 380:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 381:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 382:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 383:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 384:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 385:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 386:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** } CONTROL_Type;
 387:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 388:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* CONTROL Register Definitions */
 389:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 390:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 391:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 392:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 393:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 394:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 395:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 396:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 397:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 398:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 399:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 400:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 401:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /**
 402:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 403:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 404:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 405:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   @{
 406:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  */
 407:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 408:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /**
 409:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 410:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  */
 411:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 412:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** {
 413:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 414:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[24U];
 415:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 416:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[24U];
 417:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 418:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[24U];
 419:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 420:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[24U];
 421:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 422:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[56U];
 423:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 424:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[644U];
 425:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 426:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** }  NVIC_Type;
 427:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 428:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 429:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 430:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 431:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 432:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 433:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 434:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 435:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /**
 436:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 437:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 438:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 439:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   @{
 440:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  */
 441:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 442:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /**
 443:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 444:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  */
 445:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 446:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** {
 447:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 448:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 449:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 450:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 451:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 452:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 453:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 454:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 455:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 456:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 457:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 458:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 459:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 460:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 461:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 462:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 463:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 464:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 465:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 466:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[5U];
 467:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 468:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** } SCB_Type;
 469:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 470:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 471:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 472:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 473:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 474:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 475:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 476:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 477:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 478:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 479:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 480:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 481:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 482:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 483:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 484:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 485:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 486:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 487:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 488:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 489:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 490:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 491:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 492:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 493:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 494:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 495:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 496:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 497:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 498:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 499:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 500:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 501:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 502:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 503:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 504:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 505:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 506:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 507:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 508:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 509:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 510:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 511:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 512:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 513:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 514:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 515:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 516:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 517:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 518:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 519:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 520:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 521:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 522:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 523:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 524:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 525:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 526:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 527:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 528:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 529:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 530:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 531:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 532:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 533:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 534:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 535:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 536:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 537:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 538:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 539:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 540:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 541:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 542:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 543:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Control Register Definitions */
 544:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 545:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 546:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 547:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 548:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 549:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 550:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 551:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 552:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 553:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 554:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 555:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 556:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 557:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 558:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 559:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 560:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 561:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 562:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 563:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 564:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 565:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 566:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 567:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 568:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 569:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 570:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 571:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 572:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 573:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 574:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 575:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 576:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 577:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 578:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 579:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 580:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 581:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 582:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 583:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 584:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 585:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 586:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 587:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 588:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 589:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 590:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 591:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 592:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 593:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 594:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 595:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 596:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 597:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 598:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 599:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 600:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 601:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 602:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 603:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 604:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 605:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 606:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 607:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 608:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 609:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 610:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 611:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 612:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 613:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 614:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 615:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 616:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 617:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 618:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 619:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 620:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 621:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 622:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 623:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 624:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 625:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 626:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 627:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 628:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 629:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 630:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 631:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 632:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 633:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 634:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 635:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 636:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 637:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 638:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 639:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 640:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 641:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 642:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 643:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 644:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 645:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 646:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 647:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 648:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 649:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 650:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 651:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 652:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 653:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 654:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 655:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 656:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 657:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 658:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 659:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 660:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 661:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 662:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 663:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 664:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 665:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 666:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 667:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 668:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 669:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 670:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 671:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 672:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 673:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 674:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 675:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 676:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 677:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 678:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 679:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 680:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 681:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 682:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 683:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 684:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 685:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 686:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 687:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 688:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 689:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 690:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 691:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 692:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 693:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 694:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 695:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 696:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 697:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 698:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 699:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 700:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 701:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 702:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 703:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 704:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 705:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 706:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 707:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 708:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 709:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 710:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 711:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 712:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 713:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 714:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /**
 715:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 716:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 717:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 718:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   @{
 719:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  */
 720:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 721:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /**
 722:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 723:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  */
 724:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 725:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** {
 726:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 727:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 728:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 729:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** } SCnSCB_Type;
 730:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 731:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 732:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 733:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 734:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 735:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 736:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 737:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 738:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 739:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 740:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 741:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 742:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 743:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 744:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 745:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 746:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 747:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 748:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 749:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 750:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 751:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 752:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 753:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 754:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /**
 755:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 756:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 757:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 758:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   @{
 759:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  */
 760:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 761:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /**
 762:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 763:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  */
 764:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 765:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** {
 766:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 767:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 768:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 769:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 770:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** } SysTick_Type;
 771:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 772:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 773:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 774:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 775:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 776:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 777:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 778:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 779:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 780:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 781:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 782:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 783:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 784:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 785:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 786:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 787:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 788:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 789:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Current Register Definitions */
 790:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 791:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 792:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 793:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 794:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 795:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 796:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 797:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 798:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 799:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 800:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 801:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 802:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 803:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 804:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 805:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 806:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /**
 807:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 808:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 809:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 810:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   @{
 811:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  */
 812:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 813:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /**
 814:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 815:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  */
 816:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 817:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** {
 818:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __OM  union
 819:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   {
 820:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 821:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 822:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 823:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 824:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[864U];
 825:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 826:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[15U];
 827:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 828:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[15U];
 829:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 830:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[32U];
 831:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[43U];
 832:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 833:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 834:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[6U];
 835:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 836:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 837:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 838:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 839:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 840:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 841:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 842:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 843:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 844:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 845:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 846:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 847:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** } ITM_Type;
 848:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 849:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 850:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 851:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 852:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 853:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 854:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 855:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 856:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 857:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 858:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 859:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 860:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 861:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 862:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 863:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 864:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 865:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 866:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 867:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 868:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 869:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 870:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 871:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 872:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 873:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 874:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 875:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 876:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 877:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 878:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 879:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 880:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 881:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Lock Status Register Definitions */
 882:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 883:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 884:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 885:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 886:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 887:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 888:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 889:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 890:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 891:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 892:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 893:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 894:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /**
 895:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 896:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 897:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 898:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   @{
 899:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  */
 900:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 901:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /**
 902:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 903:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  */
 904:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 905:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** {
 906:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 907:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 908:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 909:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 910:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 911:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 912:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 913:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 914:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 915:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 916:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 917:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 918:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 919:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 920:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 921:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[1U];
 922:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 923:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 924:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 925:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[1U];
 926:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 927:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 928:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 929:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** } DWT_Type;
 930:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 931:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Control Register Definitions */
 932:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 933:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 934:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 935:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 936:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 937:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 938:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 939:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 940:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 941:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 942:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 943:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 944:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 945:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 946:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 947:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 948:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 949:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 950:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 951:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 952:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 953:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 954:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 955:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 956:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 957:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 958:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 959:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 960:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 961:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 962:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 963:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 964:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 965:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 966:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 967:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 968:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 969:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 970:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 971:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 972:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 973:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 974:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 975:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 976:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 977:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 978:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 979:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 980:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 981:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 982:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 983:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 984:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 985:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 986:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* DWT CPI Count Register Definitions */
 987:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 988:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 989:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 990:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 991:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 992:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 993:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 994:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Sleep Count Register Definitions */
 995:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 996:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 997:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
 998:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* DWT LSU Count Register Definitions */
 999:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1000:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1001:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1002:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1003:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1004:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1005:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1006:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1007:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1008:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1009:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1010:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Function Register Definitions */
1011:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1012:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1013:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1014:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1015:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1016:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1017:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1018:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1019:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1020:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1021:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1022:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1023:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1024:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1025:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1026:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1027:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1028:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1029:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1030:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1031:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1032:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1033:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1034:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1035:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1036:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1037:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1038:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1039:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1040:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1041:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /**
1042:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1043:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1044:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1045:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   @{
1046:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  */
1047:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1048:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /**
1049:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1050:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  */
1051:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1052:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** {
1053:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1054:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1055:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[2U];
1056:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1057:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[55U];
1058:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1059:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[131U];
1060:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1061:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1062:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1063:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[759U];
1064:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1065:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1066:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1067:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[1U];
1068:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1069:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1070:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1071:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[39U];
1072:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1073:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1074:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED7[8U];
1075:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1076:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1077:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** } TPI_Type;
1078:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1079:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1080:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1081:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1082:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1083:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1084:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1085:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1086:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1087:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1088:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1089:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1090:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1091:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1092:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1093:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1094:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1095:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1096:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1097:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1098:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1099:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1100:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1101:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1102:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1103:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1104:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1105:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1106:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1107:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* TPI TRIGGER Register Definitions */
1108:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1109:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1110:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1111:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1112:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1113:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1114:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1115:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1116:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1117:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1118:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1119:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1120:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1121:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1122:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1123:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1124:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1125:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1126:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1127:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1128:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1129:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1130:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1131:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1132:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1133:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1134:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1135:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1136:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1137:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1138:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1139:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1140:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1141:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1142:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1143:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1144:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1145:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1146:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1147:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1148:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1149:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1150:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1151:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1152:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1153:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1154:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1155:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1156:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1157:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1158:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1159:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1160:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1161:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1162:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1163:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1164:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1165:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1166:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1167:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1168:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1169:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1170:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1171:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1172:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1173:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVID Register Definitions */
1174:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1175:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1176:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1177:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1178:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1179:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1180:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1181:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1182:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1183:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1184:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1185:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1186:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1187:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1188:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1189:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1190:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1191:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1192:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1193:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1194:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1195:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1196:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1197:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1198:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1199:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1200:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1201:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1202:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1203:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /**
1204:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1205:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1206:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1207:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   @{
1208:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  */
1209:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1210:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /**
1211:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1212:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  */
1213:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1214:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** {
1215:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1216:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1217:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1218:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1219:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1220:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1221:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1222:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1223:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1224:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1225:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1226:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** } MPU_Type;
1227:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1228:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1229:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1230:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Type Register Definitions */
1231:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1234:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1237:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1240:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Control Register Definitions */
1241:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1244:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1247:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1250:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Number Register Definitions */
1251:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1254:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1258:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1261:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1264:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1268:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1271:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1274:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1277:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1280:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1282:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1283:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1285:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1286:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1289:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1292:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1294:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1295:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1298:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1299:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /**
1300:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1301:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   @{
1304:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  */
1305:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1306:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /**
1307:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  */
1309:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1310:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** {
1311:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
1312:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
1318:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** } FPU_Type;
1319:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1320:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1321:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1322:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1323:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1324:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1325:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1326:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1327:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1328:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1329:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1330:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1331:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1332:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1333:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1334:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1335:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1336:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1337:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1338:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1339:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1340:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1341:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1342:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1343:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1344:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1345:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1346:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1347:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1348:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1349:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1350:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1351:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1352:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1353:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1354:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1355:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1356:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1357:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1358:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1359:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1360:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1361:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1362:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1363:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1364:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1365:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1366:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1367:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1368:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1369:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1370:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1371:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1372:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1373:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1374:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1375:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1376:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1377:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1378:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1379:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1380:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1381:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1382:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1383:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1384:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1385:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1386:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1387:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1388:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1389:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1390:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1391:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1392:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1393:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1394:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1395:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1396:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1397:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1398:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1399:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1400:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1401:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1402:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1403:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 2 Definitions */
1404:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1405:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Pos              4U                                            /*!< MVFR
1406:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Msk             (0xFUL << FPU_MVFR2_VFP_Misc_Pos)              /*!< MVFR
1407:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1408:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
1409:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1410:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1411:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /**
1412:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1413:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1414:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1415:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   @{
1416:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  */
1417:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1418:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /**
1419:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1420:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  */
1421:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1422:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** {
1423:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1424:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1425:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1426:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1427:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** } CoreDebug_Type;
1428:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1429:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1430:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1431:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1432:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1433:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1434:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1435:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1436:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1437:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1438:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1439:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1440:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1441:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1442:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1443:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1444:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1445:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1446:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1447:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1448:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1449:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1450:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1451:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1452:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1453:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1454:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1455:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1456:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1457:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1458:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1459:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1460:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1461:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1462:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1463:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1464:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1465:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1466:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1467:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1468:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1469:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1470:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1471:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1472:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1473:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1474:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1475:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1476:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1477:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1478:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1479:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1480:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1481:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1482:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1483:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1484:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1485:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1486:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1487:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1488:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1489:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1490:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1491:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1492:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1493:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1494:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1495:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1496:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1497:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1498:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1499:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1500:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1501:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1502:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1503:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1504:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1505:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1506:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1507:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1508:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1509:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1510:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1511:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1512:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1513:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1514:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1515:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1516:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /**
1517:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1518:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1519:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1520:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   @{
1521:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  */
1522:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1523:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /**
1524:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1525:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1526:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1527:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted value.
1528:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** */
1529:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1530:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1531:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /**
1532:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1533:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1534:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1535:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted bit field value.
1536:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** */
1537:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1538:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1539:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1540:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1541:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1542:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /**
1543:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1544:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1545:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1546:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   @{
1547:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  */
1548:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1549:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* Memory mapping of Core Hardware */
1550:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1551:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1552:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1553:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1554:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1555:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1556:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1557:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1558:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1559:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1560:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1561:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1562:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1563:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1564:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1565:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1566:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1567:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1568:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1569:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1570:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1571:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #endif
1572:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1573:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1574:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1575:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1576:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /*@} */
1577:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1578:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1579:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1580:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
1581:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  *                Hardware Abstraction Layer
1582:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   Core Function Interface contains:
1583:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Functions
1584:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Functions
1585:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Functions
1586:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register Access Functions
1587:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
1588:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /**
1589:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1590:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** */
1591:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1592:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1593:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1594:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1595:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /**
1596:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1597:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1598:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1599:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   @{
1600:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  */
1601:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1602:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1603:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1604:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1605:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #endif
1606:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1607:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #else
1608:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1609:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1610:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1611:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1612:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1613:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1614:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1615:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1616:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1617:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1618:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1619:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1620:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1621:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1622:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1623:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1624:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1625:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #endif
1626:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1627:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #else
1628:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1629:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1630:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1631:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1632:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1633:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1634:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1635:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1636:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1637:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1638:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1639:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1640:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1641:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1642:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1643:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1644:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /**
1645:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Priority Grouping
1646:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1647:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1648:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****            Only values from 0..7 are used.
1649:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1650:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1651:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1652:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  */
1653:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1654:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** {
1655:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t reg_value;
1656:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1657:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1658:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1659:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1660:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  (reg_value                                   |
1661:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1662:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1663:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
1664:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** }
1665:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1666:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1667:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /**
1668:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Priority Grouping
1669:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1670:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1671:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  */
1672:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1673:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** {
1674:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1675:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** }
1676:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1677:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1678:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /**
1679:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Enable Interrupt
1680:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1681:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1682:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1683:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  */
1684:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1685:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** {
1686:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1687:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   {
1688:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     __COMPILER_BARRIER();
1689:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1690:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     __COMPILER_BARRIER();
1691:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   }
1692:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** }
1693:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1694:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1695:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /**
1696:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Interrupt Enable status
1697:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1698:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1699:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt is not enabled.
1700:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt is enabled.
1701:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1702:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  */
1703:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1704:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** {
1705:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1706:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   {
1707:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1708:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   }
1709:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   else
1710:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   {
1711:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     return(0U);
1712:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   }
1713:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** }
1714:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1715:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1716:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /**
1717:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Disable Interrupt
1718:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1719:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1720:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1721:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  */
1722:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1723:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** {
1724:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1725:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   {
1726:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1727:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     __DSB();
1728:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     __ISB();
1729:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   }
1730:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** }
1731:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1732:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1733:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /**
1734:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Pending Interrupt
1735:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1736:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1737:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt status is not pending.
1738:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt status is pending.
1739:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1740:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  */
1741:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1742:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** {
1743:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1744:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   {
1745:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1746:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   }
1747:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   else
1748:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   {
1749:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     return(0U);
1750:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   }
1751:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** }
1752:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1753:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1754:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /**
1755:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Pending Interrupt
1756:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1757:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1758:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1759:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  */
1760:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1761:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** {
1762:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1763:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   {
1764:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1765:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   }
1766:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** }
1767:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1768:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** 
1769:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** /**
1770:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Clear Pending Interrupt
1771:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1772:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1773:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1774:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****  */
1775:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1776:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** {
  27              	 .loc 1 1776 0
  28              	 .cfi_startproc
  29              	 
  30              	 
  31              	 
  32 0000 80B4     	 push {r7}
  33              	.LCFI0:
  34              	 .cfi_def_cfa_offset 4
  35              	 .cfi_offset 7,-4
  36 0002 83B0     	 sub sp,sp,#12
  37              	.LCFI1:
  38              	 .cfi_def_cfa_offset 16
  39 0004 00AF     	 add r7,sp,#0
  40              	.LCFI2:
  41              	 .cfi_def_cfa_register 7
  42 0006 0346     	 mov r3,r0
  43 0008 FB71     	 strb r3,[r7,#7]
1777:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
  44              	 .loc 1 1777 0
  45 000a 97F90730 	 ldrsb r3,[r7,#7]
  46 000e 002B     	 cmp r3,#0
  47 0010 0CDB     	 blt .L1
1778:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   {
1779:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  48              	 .loc 1 1779 0
  49 0012 0949     	 ldr r1,.L3
  50 0014 97F90730 	 ldrsb r3,[r7,#7]
  51 0018 5B09     	 lsrs r3,r3,#5
  52 001a FA79     	 ldrb r2,[r7,#7]
  53 001c 02F01F02 	 and r2,r2,#31
  54 0020 0120     	 movs r0,#1
  55 0022 00FA02F2 	 lsl r2,r0,r2
  56 0026 6033     	 adds r3,r3,#96
  57 0028 41F82320 	 str r2,[r1,r3,lsl#2]
  58              	.L1:
1780:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h ****   }
1781:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include\core_cm4.h **** }
  59              	 .loc 1 1781 0
  60 002c 0C37     	 adds r7,r7,#12
  61              	.LCFI3:
  62              	 .cfi_def_cfa_offset 4
  63 002e BD46     	 mov sp,r7
  64              	.LCFI4:
  65              	 .cfi_def_cfa_register 13
  66              	 
  67 0030 5DF8047B 	 ldr r7,[sp],#4
  68              	.LCFI5:
  69              	 .cfi_restore 7
  70              	 .cfi_def_cfa_offset 0
  71 0034 7047     	 bx lr
  72              	.L4:
  73 0036 00BF     	 .align 2
  74              	.L3:
  75 0038 00E100E0 	 .word -536813312
  76              	 .cfi_endproc
  77              	.LFE112:
  79              	 .section .text.XMC_USIC_CH_EnableEvent,"ax",%progbits
  80              	 .align 2
  81              	 .thumb
  82              	 .thumb_func
  84              	XMC_USIC_CH_EnableEvent:
  85              	.LFB166:
  86              	 .file 2 "C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc/xmc_usic.h"
   1:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
   2:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @file xmc_usic.h
   3:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @date 2020-12-05
   4:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
   5:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @cond
   6:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *****************************************************************************
   7:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMClib v2.2.0 - XMC Peripheral Driver Library
   8:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
   9:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Copyright (c) 2015-2020, Infineon Technologies AG
  10:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * All rights reserved.
  11:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
  12:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Boost Software License - Version 1.0 - August 17th, 2003
  13:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
  14:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Permission is hereby granted, free of charge, to any person or organization
  15:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * obtaining a copy of the software and accompanying documentation covered by
  16:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * this license (the "Software") to use, reproduce, display, distribute,
  17:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * execute, and transmit the Software, and to prepare derivative works of the
  18:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Software, and to permit third-parties to whom the Software is furnished to
  19:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * do so, all subject to the following:
  20:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
  21:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * The copyright notices in the Software and this entire statement, including
  22:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * the above license grant, this restriction and the following disclaimer,
  23:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * must be included in all copies of the Software, in whole or in part, and
  24:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * all derivative works of the Software, unless such copies or derivative
  25:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * works are solely in the form of machine-executable object code generated by
  26:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * a source language processor.
  27:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
  28:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  29:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  30:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
  31:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
  32:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
  33:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
  34:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * DEALINGS IN THE SOFTWARE.
  35:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
  36:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * To improve the quality of the software, users are encouraged to share
  37:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * modifications, enhancements or bug fixes with Infineon Technologies AG
  38:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * at XMCSupport@infineon.com.
  39:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *****************************************************************************
  40:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
  41:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Change History
  42:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * --------------
  43:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
  44:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-02-20:
  45:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Initial draft<br>
  46:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Documentation improved <br>
  47:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
  48:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-05-08:
  49:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_SetInputTriggerCombinationMode() and XMC_USIC_CH_SetTransmitBufferStatus
  50:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
  51:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-06-20:
  52:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Removed version macros and declaration of GetDriverVersion API
  53:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
  54:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-17:
  55:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Bug fixed in XMC_USIC_CH_SetTransmitBufferStatus API. OR operator removed.
  56:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
  57:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-24:
  58:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for enabling/disabling delay compensation XMC_USIC_CH_DisableDelayCompensation(
  59:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *       XMC_USIC_CH_DisableDelayCompensation()
  60:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
  61:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-25:
  62:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for defining if the data shift unit input is derived
  63:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *       from the input data path DXn or from the selected protocol pre-processors: XMC_USIC_CH_Con
  64:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *       and XMC_USIC_CH_ConnectInputDataShiftToDataInput()
  65:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
  66:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-27:
  67:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Fixed bug in XMC_USIC_CH_BRG_CLOCK_SOURCE_DX1T value.
  68:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for direct TBUF access: XMC_USIC_CH_WriteToTBUF() and XMC_USIC_CH_WriteToTBUFTC
  69:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for external input for BRG configuration:XMC_USIC_CH_ConfigExternalInputSignalT
  70:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
  71:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-28:
  72:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added API for enabling the transfer trigger unit to set bit TCSR.TE if the trigger signal 
  73:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *       Clear to Send (CTS) signal: XMC_USIC_CH_EnableTBUFDataValidTrigger() and XMC_USIC_CH_Disab
  74:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
  75:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 2016-03-09:
  76:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Optimization of write only registers
  77:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
  78:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 2016-04-10:
  79:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added an API to put the data into FIFO when hardware port control is enabled: XMC_USIC_CH_
  80:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
  81:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 2017-02-10:
  82:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_SetShiftDirection() to allow selection of shift direction of the data wo
  83:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_GetCaptureTimerValue() and XMC_USIC_CH_SetFractionalDivider()
  84:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
  85:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 2017-09-08:
  86:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Fixed value of macro XMC_USIC_CH_SHIFT_DIRECTION_MSB_FIRST used in XMC_USIC_CH_SetShiftDir
  87:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
  88:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 2018-09-29:
  89:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_SetBaudrateEx which uses the integer divider instead of the fractional d
  90:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
  91:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 2019-05-07:
  92:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_GetBaudrate(), XMC_USIC_CH_GetSCLKFrequency() and XMC_USIC_CH_GetMCLKFre
  93:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
  94:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 2019-07-01:
  95:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Changed XMC_USIC_CH_SetBaudrateEx() input parameter types
  96:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
  97:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 2019-09-30:
  98:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_InvalidateReadData(), XMC_USIC_CH_EnableWordLengthControl() and XMC_USIC
  99:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 100:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 2019-12-05:
 101:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_TXFIFO_PutDataEx()
 102:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 103:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 2020-04-30:
 104:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_TXFIFO_SetTriggerLimit() and XMC_USIC_CH_RXFIFO_SetTriggerLimit()
 105:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 106:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 2020-12-05:
 107:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_BRG_CLOCK_SOURCE_DX1S to XMC_USIC_CH_BRG_CLOCK_SOURCE_t
 108:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_BRG_CTQSEL_t
 109:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_SetBaudrateDivider()
 110:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 
 111:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @endcond
 112:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 113:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 114:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 115:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #ifndef XMC_USIC_H
 116:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC_H
 117:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 118:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * HEADER FILES
 119:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
 120:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 121:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #include "xmc_common.h"
 122:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 123:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 124:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @addtogroup XMClib XMC Peripheral Library
 125:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @{
 126:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 127:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 128:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 129:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @addtogroup USIC
 130:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @brief Universal Serial Interface Channel(USIC) driver for serial communication.
 131:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 132:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * The Universal Serial Interface Channel(USIC) module is a flexible interface module
 133:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * covering several serial communication protocols. A USIC module contains two
 134:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * independent communication channels named USICx_CH0 and USICx_CH1, with x
 135:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * being the number of the USIC module. The user can program, during run-time, which protocol will 
 136:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * by each communication channel and which pins are used.
 137:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * The driver provides APIs, configuration structures and enumerations to configure common features
 138:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * communication protocols.
 139:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 140:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC driver features:
 141:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows configuration of FIFO for transmit and receive functions.
 142:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Provides a structure type XMC_USIC_CH_t to represent the USIC channel registers in a programm
 143:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  friendly format.
 144:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows configuration of automatic update for frame length, word length, slave select or slave
 145:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows transmission of data to FIFO using XMC_USIC_CH_TXFIFO_PutData() and XMC_USIC_CH_TXFIFO
 146:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows reading of received data in FIFO using XMC_USIC_CH_RXFIFO_GetData()
 147:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows configuration of baudrate using XMC_USIC_CH_SetBaudrate()
 148:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Provides API to trigger interrupts using XMC_USIC_CH_TriggerServiceRequest()
 149:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @{
 150:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 151:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 152:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 153:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * MACROS
 154:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
 155:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 156:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC0 ((XMC_USIC_t *)USIC0_BASE)			/**< USIC0 module base address */
 157:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC0_CH0 ((XMC_USIC_CH_t *)USIC0_CH0_BASE)	/**< USIC0 channel 0 base address */
 158:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC0_CH1 ((XMC_USIC_CH_t *)USIC0_CH1_BASE)	/**< USIC0 channel 1 base address */
 159:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 160:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(USIC1)
 161:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC1 ((XMC_USIC_t *)USIC1_BASE)			/**< USIC1 module base address */
 162:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC1_CH0 ((XMC_USIC_CH_t *)USIC1_CH0_BASE)	/**< USIC1 channel 0 base address */
 163:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC1_CH1 ((XMC_USIC_CH_t *)USIC1_CH1_BASE)	/**< USIC1 channel 1 base address */
 164:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 165:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 166:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(USIC2)
 167:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC2 ((XMC_USIC_t *)USIC2_BASE)			/**< USIC2 module base address */
 168:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC2_CH0 ((XMC_USIC_CH_t *)USIC2_CH0_BASE)	/**< USIC2 channel 0 base address */
 169:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC2_CH1 ((XMC_USIC_CH_t *)USIC2_CH1_BASE)	/**< USIC2 channel 1 base address */
 170:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 171:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 172:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DSEL_Msk  USIC_CH_DX0CR_DSEL_Msk   /**< Common mask for DSEL bitfield mask in 
 173:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DSEL_Pos  USIC_CH_DX0CR_DSEL_Pos   /**< Common mask for DSEL bitfield position
 174:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_SFSEL_Pos USIC_CH_DX0CR_SFSEL_Pos  /**< Common mask for SFSEL bitfield positio
 175:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_SFSEL_Msk USIC_CH_DX0CR_SFSEL_Msk  /**< Common mask for SFSEL bitfield mask in
 176:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DPOL_Msk  USIC_CH_DX0CR_DPOL_Msk   /**< Common mask for DPOL bitfield mask in 
 177:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DFEN_Msk  USIC_CH_DX0CR_DFEN_Msk   /**< Common mask for DFEN bitfield mask in 
 178:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DSEN_Msk  USIC_CH_DX0CR_DSEN_Msk   /**< Common mask for DSEN bitfield mask in 
 179:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_CM_Pos    USIC_CH_DX0CR_CM_Pos     /**< Common mask for CM bitfield position i
 180:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_CM_Msk    USIC_CH_DX0CR_CM_Msk     /**< Common mask for CM bitfield mask in DX
 181:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_INSW_Msk  USIC_CH_DX0CR_INSW_Msk   /**< Common mask for INSW bitfield mask in 
 182:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_INSW_pos  USIC_CH_DX0CR_INSW_Pos   /**< Common mask for INSW bitfield position
 183:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 184:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #if UC_FAMILY == XMC1
 185:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #include "xmc1_usic_map.h"
 186:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 187:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 188:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #if UC_FAMILY == XMC4
 189:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #include "xmc4_usic_map.h"
 190:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 191:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 192:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 193:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * ENUMS
 194:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
 195:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 196:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 197:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel driver status
 198:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 199:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_STATUS
 200:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 201:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_STATUS_OK,    /**< USIC driver status : OK */
 202:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_STATUS_ERROR, /**< USIC driver status : ERROR */
 203:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_STATUS_BUSY   /**< USIC driver status : BUSY */
 204:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_STATUS_t;
 205:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 206:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 207:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel kernel mode
 208:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** */
 209:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_KERNEL_MODE
 210:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 211:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_RUN_0  = 0x0UL,  /**< Run mode 0 (transmission and reception possible)*/
 212:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_RUN_1  = 0x1UL << USIC_CH_KSCFG_NOMCFG_Pos,  /**< Run mode 1 (transmissio
 213:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_STOP_0 = 0x2UL << USIC_CH_KSCFG_NOMCFG_Pos,  /**< Stop mode 0 (no transmi
 214:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_STOP_1 = 0x3UL << USIC_CH_KSCFG_NOMCFG_Pos   /**< Stop mode 1 (both trans
 215:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_KERNEL_MODE_t;
 216:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 217:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 218:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel operating mode
 219:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 220:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_OPERATING_MODE
 221:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 222:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_IDLE = 0x0UL, /**< USIC channel idle */
 223:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_SPI  = 0x1UL << USIC_CH_CCR_MODE_Pos, /**< SPI mode */
 224:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_UART = 0x2UL << USIC_CH_CCR_MODE_Pos, /**< UART mode */
 225:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_I2S  = 0x3UL << USIC_CH_CCR_MODE_Pos, /**< I2S mode */
 226:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_I2C  = 0x4UL << USIC_CH_CCR_MODE_Pos  /**< I2C mode */
 227:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_OPERATING_MODE_t;
 228:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 229:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 230:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel inputs
 231:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 232:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INPUT
 233:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 234:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX0, /**< DX0 input */
 235:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX1, /**< DX1 input */
 236:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX2, /**< DX2 input */
 237:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX3, /**< DX3 input */
 238:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX4, /**< DX4 input */
 239:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX5  /**< DX5 input */
 240:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INPUT_t;
 241:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 242:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 243:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel input source sampling frequency
 244:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 245:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INPUT_SAMPLING_FREQ
 246:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 247:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_SAMPLING_FREQ_FPERIPH            = 0x0UL, /**< Use fperiph frequency for input 
 248:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_SAMPLING_FREQ_FRACTIONAL_DIVIDER = 0x1UL << USIC_CH_DXCR_SFSEL_Pos  /**< Use fF
 249:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INPUT_SAMPLING_FREQ_t;
 250:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 251:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 252:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel input combination mode
 253:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 254:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INPUT_COMBINATION_MODE
 255:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 256:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_TRIGGER_DISABLED = 0x0UL, /**< The trigger activation is disab
 257:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_RISING_EDGE      = 0x1UL, /**< A rising edge activates DXnT*/
 258:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_FALLING_EDGE     = 0x2UL, /**< A falling edge activates DXnT*/
 259:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_BOTH_EDGES       = 0x3UL, /**< Both edges activate DXnT*/
 260:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INPUT_COMBINATION_MODE_t;
 261:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 262:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 263:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel data transmission start modes.
 264:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Data shifted out of the transmit pin depends on the value configured for the
 265:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * TDEN bitfield of the TCSR register. Following enum values are used for configuring
 266:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * the TCSR->TDEN bitfield.
 267:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 268:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_START_TRANSMISION_MODE
 269:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 270:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_DISABLED      = 0x0U, /**< Passive data level is sent out on transm
 271:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_ON_TDV        = 0x1UL << USIC_CH_TCSR_TDEN_Pos, /**< Transmission o
 272:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2S_0 = 0x2UL << USIC_CH_TCSR_TDEN_Pos, /**< Transmission o
 273:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2S_1 = 0x3UL << USIC_CH_TCSR_TDEN_Pos  /**< Transmission o
 274:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_START_TRANSMISION_MODE_t;
 275:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 276:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 277:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel interrupt node pointers
 278:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 279:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INTERRUPT_NODE_POINTER
 280:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 281:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT      = USIC_CH_INPR_TSINP_Pos, /**< Node pointe
 282:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER     = USIC_CH_INPR_TBINP_Pos, /**< Node pointe
 283:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_RECEIVE             = USIC_CH_INPR_RINP_Pos,  /**< Node pointe
 284:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_ALTERNATE_RECEIVE   = USIC_CH_INPR_AINP_Pos,  /**< Node pointe
 285:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL            = USIC_CH_INPR_PINP_Pos   /**< Node pointe
 286:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INTERRUPT_NODE_POINTER_t;
 287:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 288:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 289:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel events
 290:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 291:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_EVENT
 292:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 293:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_RECEIVE_START       = USIC_CH_CCR_RSIEN_Msk, /**< Receive start event */
 294:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_DATA_LOST           = USIC_CH_CCR_DLIEN_Msk, /**< Data lost event */
 295:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_TRANSMIT_SHIFT      = USIC_CH_CCR_TSIEN_Msk, /**< Transmit shift event */
 296:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_TRANSMIT_BUFFER     = USIC_CH_CCR_TBIEN_Msk, /**< Transmit buffer event */
 297:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_STANDARD_RECEIVE    = USIC_CH_CCR_RIEN_Msk,  /**< Receive event */
 298:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_ALTERNATIVE_RECEIVE = USIC_CH_CCR_AIEN_Msk,  /**< Alternate receive event */
 299:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_BAUD_RATE_GENERATOR = USIC_CH_CCR_BRGIEN_Msk /**< Baudrate generator event */
 300:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_EVENT_t;
 301:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 302:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 303:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel parity mode
 304:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** */
 305:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_PARITY_MODE
 306:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 307:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PARITY_MODE_NONE     = 0x0UL,  /**< Disable parity mode */
 308:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PARITY_MODE_EVEN     = 0x2UL << USIC_CH_CCR_PM_Pos,  /**< Enable even parity mode */
 309:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PARITY_MODE_ODD      = 0x3UL << USIC_CH_CCR_PM_Pos   /**< Enable odd parity mode */
 310:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_PARITY_MODE_t;
 311:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 312:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 313:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel data output mode
 314:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** */
 315:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_DATA_OUTPUT_MODE
 316:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 317:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_DATA_OUTPUT_MODE_NORMAL   = 0x0UL,  /**< Data output normal mode */
 318:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_DATA_OUTPUT_MODE_INVERTED = 0x1UL << USIC_CH_SCTR_DOCFG_Pos   /**< Data output invert
 319:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_DATA_OUTPUT_MODE_t;
 320:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 321:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 322:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel data transmit buffer status
 323:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** */
 324:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TBUF_STATUS
 325:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 326:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_IDLE = 0x0UL,                 /**< Transfer buffer is currently idle*/
 327:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_BUSY = USIC_CH_TCSR_TDV_Msk   /**< Transfer buffer is currently busy*/
 328:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TBUF_STATUS_t;
 329:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 330:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 331:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 332:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 333:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel data transmit buffer status modification
 334:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** */
 335:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TBUF_STATUS_SET
 336:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 337:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_SET_BUSY   = 0x1UL, /**< Set Transfer buffer status to busy*/
 338:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_SET_IDLE   = 0x2UL  /**< Set Transfer buffer status to idle*/
 339:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TBUF_STATUS_SET_t;
 340:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 341:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 342:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive buffer status
 343:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** */
 344:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RBUF_STATUS
 345:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 346:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RBUF_STATUS_DATA_VALID0 = USIC_CH_RBUFSR_RDV0_Msk, /**< RBUF0 data has not yet been r
 347:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RBUF_STATUS_DATA_VALID1 = USIC_CH_RBUFSR_RDV1_Msk  /**< RBUF1 data has not yet been r
 348:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RBUF_STATUS_t;
 349:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 350:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 351:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel output signal passive data level
 352:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** */
 353:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USCI_CH_PASSIVE_DATA_LEVEL
 354:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 355:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PASSIVE_DATA_LEVEL0 = 0x0UL, /**< Passive level(idle mode signal level) 0 */
 356:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PASSIVE_DATA_LEVEL1 = 0x1UL << USIC_CH_SCTR_PDL_Pos  /**< Passive level(idle mode sig
 357:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_PASSIVE_DATA_LEVEL_t;
 358:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 359:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 360:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO size
 361:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** */
 362:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_FIFO_SIZE
 363:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 364:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_DISABLED     = 0x0U,  /**< FIFO Disabled */
 365:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_2WORDS  = 0x1U,  /**< FIFO size: 2 words */
 366:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_4WORDS  = 0x2U,  /**< FIFO size: 4 words */
 367:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_8WORDS  = 0x3U,  /**< FIFO size: 8 words */
 368:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_16WORDS = 0x4U,  /**< FIFO size: 16 words */
 369:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_32WORDS = 0x5U,  /**< FIFO size: 32 words */
 370:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_64WORDS = 0x6U   /**< FIFO size: 64 words */
 371:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_FIFO_SIZE_t;
 372:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 373:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 374:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel transmit FIFO interrupt node pointers
 375:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** */
 376:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER
 377:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 378:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_STANDARD  = USIC_CH_TBCTR_STBINP_Pos,  /**< Node pointe
 379:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE = USIC_CH_TBCTR_ATBINP_Pos   /**< Node pointe
 380:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_t;
 381:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 382:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 383:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel transmit FIFO event configuration
 384:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** */
 385:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TXFIFO_EVENT_CONF
 386:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 387:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD  = USIC_CH_TBCTR_STBIEN_Msk,   /**< Enable FIFO standard t
 388:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_CONF_ERROR     = (int32_t)USIC_CH_TBCTR_TBERIEN_Msk  /**< Enable transmi
 389:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TXFIFO_EVENT_CONF_t;
 390:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 391:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 392:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel transmit FIFO status
 393:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** */
 394:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TXFIFO_EVENT
 395:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 396:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_STANDARD = USIC_CH_TRBSR_STBI_Msk,    /**< Transmit FIFO status: Standar
 397:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_ERROR    = USIC_CH_TRBSR_TBERI_Msk    /**< Transmit FIFO status: Error e
 398:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TXFIFO_EVENT_t;
 399:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 400:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 401:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO interrupt node pointers
 402:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** */
 403:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER
 404:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 405:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_STANDARD  = USIC_CH_RBCTR_SRBINP_Pos, /**< Node pointer
 406:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE = USIC_CH_RBCTR_ARBINP_Pos  /**< Node pointer
 407:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_t;
 408:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 409:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 410:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO event configuration
 411:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** */
 412:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RXFIFO_EVENT_CONF
 413:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 414:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD  = USIC_CH_RBCTR_SRBIEN_Msk,   /**< Enable FIFO standard r
 415:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_CONF_ERROR     = (int32_t)USIC_CH_RBCTR_RBERIEN_Msk,  /**< Enable receiv
 416:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE = USIC_CH_RBCTR_ARBIEN_Msk   /**< Enable FIFO alternative
 417:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RXFIFO_EVENT_CONF_t;
 418:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 419:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 420:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO status
 421:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** */
 422:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RXFIFO_EVENT
 423:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 424:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_STANDARD  = USIC_CH_TRBSR_SRBI_Msk,   /**< Receive FIFO status: Standard
 425:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_ERROR     = USIC_CH_TRBSR_RBERI_Msk,  /**< Receive FIFO status: Error ev
 426:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_ALTERNATE = USIC_CH_TRBSR_ARBI_Msk    /**< Receive FIFO status: Alternat
 427:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RXFIFO_EVENT_t;
 428:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 429:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 430:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator clock source
 431:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** */
 432:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_CLOCK_SOURCE
 433:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 434:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_SOURCE_DIVIDER = 0x0UL, /**< Baudrate generator clock source : Source divid
 435:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_SOURCE_DX1T    = 0x2UL << USIC_CH_BRG_CLKSEL_Pos,  /**< Baudrate generator 
 436:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_SOURCE_DX1S    = 0x3UL << USIC_CH_BRG_CLKSEL_Pos  /**< Baudrate generator c
 437:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_CLOCK_SOURCE_t;
 438:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 439:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 440:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel input selection for CTQ
 441:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** */
 442:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_CTQSEL
 443:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 444:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CTQSEL_PDIV = 0x0UL, /**< fCTQIN = fPDIV */
 445:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CTQSEL_PPP  = 0x1UL << USIC_CH_BRG_CTQSEL_Pos,  /**< fCTQIN = fPPP */
 446:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CTQSEL_SCLK = 0x2UL << USIC_CH_BRG_CTQSEL_Pos,  /**< fCTQIN = fSCLK */
 447:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CTQSEL_MCLK = 0x3UL << USIC_CH_BRG_CTQSEL_Pos  /**< fCTQIN = fMCLK */
 448:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_CTQSEL_t;
 449:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 450:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 451:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 452:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator divider mode
 453:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** */
 454:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE
 455:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 456:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_DISABLED   = 0x0UL, /**< Baudrate generator clock divider: Dis
 457:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_NORMAL     = 0x1UL << USIC_CH_FDR_DM_Pos, /**< Baudrate genera
 458:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL = 0x2UL << USIC_CH_FDR_DM_Pos  /**< Baudrate genera
 459:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_t;
 460:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 461:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 462:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator master clock passive level
 463:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** */
 464:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL
 465:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 466:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_0 = 0x0UL, /**< Baudrate generator master clock passiv
 467:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_1 = 0x1UL << USIC_CH_BRG_MCLKCFG_Pos  /**< Baudrate ge
 468:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_t;
 469:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 470:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 471:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator shift clock passive level
 472:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** */
 473:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL
 474:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 475:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_DISABLED = 0x0UL, /**< Shift clock passive leve
 476:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_DISABLED = 0x1UL << USIC_CH_BRG_SCLKCFG_Pos, /*
 477:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_ENABLED  = (int32_t)(0x2UL << USIC_CH_BRG_SCLKC
 478:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_ENABLED  = (int32_t)(0x3UL << USIC_CH_BRG_SCLKC
 479:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t;
 480:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 481:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 482:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator shift clock output
 483:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** */
 484:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT
 485:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 486:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK = 0x0UL, /**< Baudrate generator shift clock output: SCL.
 487:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_DX1 = 0x1UL << USIC_CH_BRG_SCLKOSEL_Pos   /**< Baudrate genera
 488:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_t;
 489:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 490:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 491:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel shift direction.
 492:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** * Defines the shift direction of the data words for transmission and reception
 493:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** */
 494:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_SHIFT_DIRECTION
 495:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 496:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_SHIFT_DIRECTION_LSB_FIRST = 0x0UL, /**< Shift LSB first. The first data bit of a data
 497:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_SHIFT_DIRECTION_MSB_FIRST = 0x1UL << USIC_CH_SCTR_SDIR_Pos /**< Shift MSB first. The 
 498:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_SHIFT_DIRECTION_t;
 499:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 500:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 501:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 502:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * DATA STRUCTURES
 503:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
 504:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 505:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /*Anonymous structure/union guard start*/
 506:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(__CC_ARM)
 507:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #pragma push
 508:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #pragma anon_unions
 509:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #elif defined(__TASKING__)
 510:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #pragma warning 586
 511:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 512:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 513:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 514:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC module structure
 515:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 516:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** typedef USIC_GLOBAL_TypeDef XMC_USIC_t;
 517:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 518:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 519:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel structure.<br> The members of the structure are same as in the device header file,
 520:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * except for some registers.
 521:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * DX0CR, DX1CR, DX2CR, DX3CR, DX4CR and DX5CR are replaced with the array DXCR[6].
 522:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * TBUF0 to TBUF31 are replaced with TBUF[32].
 523:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * IN0 to IN31 are replaced with IN[32].
 524:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 525:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** typedef struct XMC_USIC_CH
 526:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 527:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED0;
 528:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  CCFG;			/**< Channel configuration register*/
 529:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED1;
 530:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  KSCFG;			/**< Kernel state configuration register*/
 531:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  FDR;			/**< Fractional divider configuration register*/
 532:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  BRG;			/**< Baud rate generator register*/
 533:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  INPR;			/**< Interrupt node pointer register*/
 534:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  DXCR[6];		/**< Input control registers DX0 to DX5.*/
 535:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  SCTR;			/**< Shift control register*/
 536:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TCSR;
 537:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 538:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   union
 539:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   {
 540:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_IICMode;	/**< I2C protocol configuration register*/
 541:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_IISMode; /**< I2S protocol configuration register*/
 542:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_SSCMode;	/**< SPI protocol configuration register*/
 543:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR;			/**< Protocol configuration register*/
 544:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_ASCMode;	/**< UART protocol configuration register*/
 545:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   };
 546:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  CCR;			/**< Channel control register*/
 547:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  CMTR;			/**< Capture mode timer register*/
 548:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 549:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   union
 550:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   {
 551:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_IICMode;	/**< I2C protocol status register*/
 552:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_IISMode;	/**< I2S protocol status register*/
 553:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_SSCMode;	/**< SPI protocol status register*/
 554:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR;			/**< Protocol status register*/
 555:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_ASCMode;	/**< UART protocol status register*/
 556:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   };
 557:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  PSCR;			/**< Protocol status clear register*/
 558:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUFSR;		/**< Receive buffer status register*/
 559:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF;			/**< Receive buffer register*/
 560:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUFD;			/**< Debug mode receive buffer register*/
 561:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF0;			/**< Receive buffer 0*/
 562:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF1;			/**< Receive buffer 1*/
 563:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF01SR;		/**< Receive buffer status register*/
 564:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  FMR;			/**< Flag modification register*/
 565:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED2[5];
 566:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TBUF[32];		/**< Tranmsit buffer registers*/
 567:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  BYP;			/**< FIFO bypass register*/
 568:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  BYPCR;			/**< FIFO bypass control register*/
 569:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TBCTR;			/**< Transmit FIFO control register*/
 570:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  RBCTR;			/**< Receive FIFO control register*/
 571:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  TRBPTR;		/**< Transmit/recive buffer pointer register*/
 572:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TRBSR;			/**< Transmit/receive buffer status register*/
 573:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  TRBSCR;		/**< Transmit/receive buffer status clear register*/
 574:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  OUTR;			/**< Receive FIFO output register*/
 575:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  OUTDR;			/**< Receive FIFO debug output register*/
 576:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED3[23];
 577:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  IN[32];		/**< Transmit FIFO input register*/
 578:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_t;
 579:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 580:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 581:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /*Anonymous structure/union guard end*/
 582:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(__CC_ARM)
 583:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #pragma pop
 584:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #elif defined(__TASKING__)
 585:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #pragma warning restore
 586:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 587:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 588:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 589:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * API PROTOTYPES
 590:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  ******************************************************************************/
 591:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 592:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #ifdef __cplusplus
 593:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** extern "C" {
 594:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 595:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 596:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_IsModuleValid(const XMC_USIC_t *const module)
 597:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 598:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   bool tmp;
 599:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 600:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = (module == XMC_USIC0);
 601:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC1)
 602:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || (module == XMC_USIC1);
 603:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 604:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC2)
 605:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || (module == XMC_USIC2);
 606:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 607:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 608:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   return tmp;
 609:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
 610:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 611:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_IsChannelValid(const XMC_USIC_CH_t *const channel)
 612:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 613:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   bool tmp;
 614:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 615:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = ((channel == XMC_USIC0_CH0) || (channel == XMC_USIC0_CH1));
 616:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC1)
 617:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || ((channel == XMC_USIC1_CH0) || (channel == XMC_USIC1_CH1));
 618:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 619:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC2)
 620:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || ((channel == XMC_USIC2_CH0) || (channel == XMC_USIC2_CH1));
 621:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 622:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 623:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   return tmp;
 624:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
 625:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 626:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /* Common APIs */
 627:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 628:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 629:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  usic Pointer to USIC module handler of type @ref XMC_USIC_t.\n
 630:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC0 to @ref XMC_USIC2 based on device support.
 631:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 632:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 633:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 634:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the USIC module.\n\n
 635:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the clock for the USIC module by following the
 636:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * clock enabling sequence for the selected device.
 637:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 638:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 639:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Enable(), XMC_USIC_Disable() \n\n\n
 640:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 641:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_Enable(XMC_USIC_t *const usic);
 642:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 643:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  usic Pointer to USIC module handler of type @ref XMC_USIC_t.\n
 644:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC0 to @ref XMC_USIC2 based on device support.
 645:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 646:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 647:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 648:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the USIC module.\n\n
 649:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the clock for the USIC module by following the clock
 650:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * disabling sequence for the selected device.
 651:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 652:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 653:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Disable(), XMC_USIC_Enable() \n\n\n
 654:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 655:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_Disable(XMC_USIC_t *const usic);
 656:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 657:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 658:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 659:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 660:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 661:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 662:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the USIC channel. \n\n
 663:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel is enabled by setting the module enable bit in KSCFG register bitfield MODEN.
 664:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * On enabling, the channel is set to idle mode.
 665:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 666:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 667:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Disable(), XMC_USIC_Enable() \n\n\n
 668:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 669:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_Enable(XMC_USIC_CH_t *const channel);
 670:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 671:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 672:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 673:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 674:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 675:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 676:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the USIC channel.\n\n
 677:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel is disabled by setting the module enable bit(MDEN) to 0 in the register KSCFG.
 678:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 679:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 680:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Enable(), XMC_USIC_Disable() \n\n\n
 681:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 682:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_Disable(XMC_USIC_CH_t *const channel);
 683:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 684:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 685:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 686:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 687:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  rate Desired baudrate. \b Range: minimum value = 100, maximum value depends on the perip
 688:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				and \a oversampling. Maximum baudrate can be derived using the formula: (fperiph * 1023)/(10
 689:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  oversampling Required oversampling. The value indicates the number of time quanta for on
 690:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 						This can be related to the number of samples for each logic state of the data signal. \n
 691:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 						\b Range: 1 to 32. Value should be chosen based on the protocol used.
 692:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status indicating the baudrate configuration.\n
 693:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_STATUS_OK if baudrate is successfully configured,
 694:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 					  @ref XMC_USIC_CH_STATUS_ERROR if desired baudrate or oversampling is invalid.
 695:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 696:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 697:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures the baudrate of the USIC channel. \n\n
 698:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Baudrate is configured by considering the peripheral frequency and the desired baudrate.
 699:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Optimum values of FDR->STEP and BRG->PDIV are calulated and used for generating the desired
 700:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * baudrate.
 701:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 702:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 703:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetStartTransmisionMode(), XMC_USIC_CH_SetInputSource() \n\n\n
 704:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 705:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** XMC_USIC_CH_STATUS_t XMC_USIC_CH_SetBaudrate(XMC_USIC_CH_t *const channel, uint32_t rate, uint32_t 
 706:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 707:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 708:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 709:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
 710:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  rate Desired baudrate. Only integer dividers of peripheral clock are achievable
 711:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  oversampling Required oversampling. The value indicates the number of time quanta for on
 712:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *            This can be related to the number of samples for each logic state of the data signal.
 713:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *            \b Range: 1 to 32. Value should be chosen based on the protocol used.
 714:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status indicating the baudrate configuration.\n
 715:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *      \b Range: @ref XMC_USIC_CH_STATUS_OK if baudrate is successfully configured,
 716:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *            @ref XMC_USIC_CH_STATUS_ERROR if desired baudrate or oversampling is invalid.
 717:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 718:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 719:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures the baudrate of the USIC channel using the integer divider which restrics the achieva
 720:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Baudrate is configured by considering the peripheral frequency and the desired baudrate.
 721:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Optimum values of FDR->STEP and BRG->PDIV are calulated and used for generating the desired
 722:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * baudrate.
 723:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 724:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 725:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetStartTransmisionMode(), XMC_USIC_CH_SetInputSource() \n\n\n
 726:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 727:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** XMC_USIC_CH_STATUS_t XMC_USIC_CH_SetBaudrateEx(XMC_USIC_CH_t *const channel, int32_t rate, int32_t 
 728:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 729:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 730:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 731:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
 732:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  clksel Baudrate generator clock source.
 733:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  pppen Enable 2:1 Divider for fPPP.
 734:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  pdiv Divider Factor to generate fPDIV = fPPP / (pDIV + 1)
 735:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  ctqsel Input selection for CTQ.
 736:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  pctq Pre-Divider for Time Quanta Counter. fCTQIN / (PCQT + 1)
 737:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  dctq Denominator for Time Quanta Counter. fTQ / (DCTQ + 1)
 738:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 739:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 740:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 741:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures the baudrate generator of the USIC channel.
 742:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 743:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 744:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetFractionalDivider() \n\n\n
 745:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 746:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_SetBaudrateDivider(XMC_USIC_CH_t *const channel, 
 747:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****                                     XMC_USIC_CH_BRG_CLOCK_SOURCE_t clksel,
 748:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****                                     bool pppen,
 749:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****                                     uint32_t pdiv,
 750:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****                                     XMC_USIC_CH_BRG_CTQSEL_t ctqsel,
 751:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****                                     uint32_t pctq,
 752:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****                                     uint32_t dctq);
 753:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 754:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 755:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 756:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
 757:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return baudrate currently used by USIC channel for .\n
 758:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 759:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 760:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Calculates the current used baudrate (fCTQIN) of a USIC channel. \n\n
 761:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @image html ../images/usic_brg.png
 762:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @image latex ../images/usic_brg.png
 763:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 764:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 765:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetBaudrateMode(), XMC_USIC_CH_SetBaudrate(), XMC_USIC_CH_SetBaudrateEx() \n\n\n
 766:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 767:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** uint32_t XMC_USIC_CH_GetBaudrate(XMC_USIC_CH_t *const channel);
 768:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 769:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 770:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 771:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
 772:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return baudrate currently used by USIC channel.\n
 773:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 774:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 775:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Calculates the current used SCLK frequency of a USIC channel. \n\n
 776:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @image html ../images/usic_brg.png
 777:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @image latex ../images/usic_brg.png
 778:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 779:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 780:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetBaudrateMode(), XMC_USIC_CH_SetBaudrate(), XMC_USIC_CH_SetBaudrateEx() \n\n\n
 781:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 782:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** uint32_t XMC_USIC_CH_GetSCLKFrequency(XMC_USIC_CH_t *const channel);
 783:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 784:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 785:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 786:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
 787:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return baudrate currently used by USIC channel.\n
 788:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 789:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 790:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Calculates the current used MCLK frequency of a USIC channel. \n\n
 791:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @image html ../images/usic_brg.png
 792:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @image latex ../images/usic_brg.png
 793:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 794:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 795:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetBaudrateMode(), XMC_USIC_CH_SetBaudrate(), XMC_USIC_CH_SetBaudrateEx() \n\n\n
 796:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 797:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** uint32_t XMC_USIC_CH_GetMCLKFrequency(XMC_USIC_CH_t *const channel);
 798:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 799:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 800:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 801:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 802:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  pdiv Desired divider for the external frequency input. \b Range: minimum value = 1, maxi
 803:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  oversampling Required oversampling. The value indicates the number of time quanta for on
 804:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 						This can be related to the number of samples for each logic state of the data signal. \n
 805:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 						\b Range: 1 to 32. Value should be chosen based on the protocol used.
 806:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  combination_mode Selects which edge of the synchronized(and optionally filtered) signal 
 807:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *                          output DXnT of the input stage.
 808:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 809:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 810:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 811:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 812:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the external frequency input for the Baudrate Generator and configures the divider, over
 813:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * the combination mode of the USIC channel. \n\n
 814:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 815:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 816:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetBRGInputClockSource(), XMC_USIC_CH_SetInputTriggerCombinationMode() \n\n\n
 817:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 818:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_ConfigExternalInputSignalToBRG(XMC_USIC_CH_t *const channel,
 819:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****     const uint16_t pdiv,
 820:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t oversampling,
 821:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_INPUT_COMBINATION_MODE_t combination_mode);
 822:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 823:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 824:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 825:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 826:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 827:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 828:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  source Input source select for the input stage. The table below maps the enum value with
 829:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * <table><tr><td>0</td><td>DXnA</td></tr><tr><td>1</td><td>DXnB</td></tr><tr><td>2</td><td>DXnC</t
 830:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * <tr><td>4</td><td>DXnE</td></tr><tr><td>5</td><td>DXnF</td></tr><tr><td>6</td><td>DXnG</td></tr>
 831:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * </tr></table>
 832:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 833:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 834:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 835:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Selects the data source for USIC input stage.\n\n
 836:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Selects the input data signal source among DXnA, DXnB.. DXnG for the input stage. The API can be
 837:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * like DX0CR, DX1CR etc.
 838:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 839:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 840:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputInversion(), XMC_USIC_CH_EnableInputDigitalFilter(), XMC_USIC_CH_EnableIn
 841:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputSamplingFreq()\n\n\n
 842:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 843:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INP
 844:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 845:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
 846:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****                                     ((uint32_t)source << USIC_CH_DXCR_DSEL_Pos));
 847:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
 848:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 849:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 850:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 851:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 852:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 853:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 854:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 855:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 856:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * The input of the data shift unit is controlled by the
 857:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * protocol pre-processor. \n\n
 858:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 859:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 860:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_ConnectInputDataShiftToDataInput()\n\n\n
 861:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 862:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_ConnectInputDataShiftToPPP(XMC_USIC_CH_t *const channel, const XMC
 863:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 864:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] &= (uint32_t)~USIC_CH_DXCR_INSW_Msk;
 865:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
 866:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 867:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 868:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 869:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 870:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 871:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 872:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 873:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 874:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 875:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * The input of the data shift unit is connected to
 876:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * the selected data input line. \n\n
 877:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 878:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * This setting is used
 879:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * if the signals are directly derived from an input
 880:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * pin without treatment by the protocol preprocessor.
 881:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 882:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_ConnectInputDataShiftToPPP()\n\n\n
 883:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 884:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_ConnectInputDataShiftToDataInput(XMC_USIC_CH_t *const channel, con
 885:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 886:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] |= USIC_CH_DXCR_INSW_Msk;
 887:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
 888:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 889:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 890:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 891:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 892:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 893:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 894:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 895:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 896:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 897:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables input inversion for USIC channel input data signal. \n\n
 898:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 899:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Polarity of the input source can be changed to provide inverted data input.
 900:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 901:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableInputInversion()\n\n\n
 902:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 903:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableInputInversion(XMC_USIC_CH_t *const channel, const XMC_USIC_
 904:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 905:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] |= USIC_CH_DXCR_DPOL_Msk;
 906:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
 907:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 908:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 909:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 910:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 911:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 912:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 913:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 914:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 915:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 916:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables input inversion for USIC channel. \n\n
 917:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 918:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Resets the input data polarity for the USIC channel input data signal.
 919:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 920:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputInversion()\n\n\n
 921:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 922:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableInputInversion(XMC_USIC_CH_t *const channel, const XMC_USIC
 923:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 924:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] &= (uint32_t)~USIC_CH_DXCR_DPOL_Msk;
 925:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
 926:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 927:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 928:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 929:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 930:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 931:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 932:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 933:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables delay compensation. \n\n
 934:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 935:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Delay compensation can be applied to the receive path.
 936:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 937:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableDelayCompensation()\n\n\n
 938:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 939:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableDelayCompensation(XMC_USIC_CH_t *const channel)
 940:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 941:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[1U] |= USIC_CH_DX1CR_DCEN_Msk;
 942:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
 943:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 944:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 945:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 946:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 947:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 948:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 949:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 950:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables delay compensation.. \n\n
 951:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 952:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 953:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableDelayCompensation()\n\n\n
 954:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 955:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableDelayCompensation(XMC_USIC_CH_t *const channel)
 956:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 957:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[1U] &= (uint32_t)~USIC_CH_DX1CR_DCEN_Msk;
 958:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
 959:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
 960:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 961:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 962:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 963:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 964:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 965:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 966:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 967:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 968:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the input digital filter for USIC channel input data signal. \n\n
 969:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Input data signal from the selected multiplexer will be digitally filtered.
 970:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 971:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 972:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableInputDigitalFilter()\n\n\n
 973:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 974:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableInputDigitalFilter(XMC_USIC_CH_t *const channel, const XMC_U
 975:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 976:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] |= (uint32_t)USIC_CH_DXCR_DFEN_Msk;
 977:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
 978:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 979:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 980:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 981:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 982:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 983:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 984:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 985:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 986:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the input digital filter for USIC channel input data signal. \n\n
 987:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Input data signal from the selected multiplexer will not be digitally filtered.
 988:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 989:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 990:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputDigitalFilter()\n\n\n
 991:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 992:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableInputDigitalFilter(XMC_USIC_CH_t *const channel, const XMC_
 993:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 994:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] &= (uint32_t)~USIC_CH_DXCR_DFEN_Msk;
 995:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
 996:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 997:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 998:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 999:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
1000:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
1001:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1002:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1003:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1004:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables input synchronization for the USIC channel input data signal. \n\n
1005:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Input data signal from the selected multiplexer will be synchronized with fPERIPH.
1006:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * A noisy signal can be synchronized and filtered by enabling the digital filter.
1007:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1008:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1009:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableInputSync(), XMC_USIC_CH_EnableInputDigitalFilter()\n\n\n
1010:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1011:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableInputSync(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_IN
1012:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
1013:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] |= (uint32_t)USIC_CH_DXCR_DSEN_Msk;
1014:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
1015:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1016:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1017:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1018:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
1019:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
1020:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1021:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1022:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1023:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables input synchronization for the USIC channel input data signal. \n\n
1024:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Input data signal from the selected multiplexer will not be synchronized.
1025:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1026:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1027:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputSync(), XMC_USIC_CH_DisableInputDigitalFilter() \n\n\n
1028:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1029:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableInputSync(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_I
1030:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
1031:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] &= (uint32_t)~USIC_CH_DXCR_DSEN_Msk;
1032:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
1033:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1034:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1035:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1036:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
1037:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
1038:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  sampling_freq Sampling frequency value of type \a XMC_USIC_CH_INPUT_SAMPLING_FREQ_t.
1039:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1040:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1041:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1042:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets sampling frequency for USIC channel input data signal. \n\n
1043:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1044:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1045:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputSource(), XMC_USIC_CH_EnableInputSync(), XMC_USIC_CH_EnableInputDigitalFilte
1046:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1047:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetInputSamplingFreq(XMC_USIC_CH_t *const channel,
1048:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_INPUT_t input,
1049:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_INPUT_SAMPLING_FREQ_t sampling_freq)
1050:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
1051:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] = (uint32_t)(channel->DXCR[input] & (~USIC_CH_DXCR_SFSEL_Msk)) |
1052:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****                          ((uint32_t)sampling_freq);
1053:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
1054:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1055:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1056:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1057:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1058:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
1059:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
1060:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  combination_mode Combination mode value of type \a XMC_USIC_CH_INPUT_COMBINATION_MODE_t.
1061:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1062:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1063:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1064:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Selects which edge of the synchronized signal DXnS activates the trigger output DXnT of the inpu
1065:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1066:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1067:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputSource(), XMC_USIC_CH_EnableInputSync(), XMC_USIC_CH_EnableInputDigitalFilte
1068:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1069:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetInputTriggerCombinationMode(XMC_USIC_CH_t *const channel,
1070:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_INPUT_t input,
1071:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_INPUT_COMBINATION_MODE_t combination_mode)
1072:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
1073:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] = (uint32_t)(channel->DXCR[input] & (~USIC_CH_DXCR_CM_Msk)) |
1074:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****                          ((uint32_t)combination_mode << USIC_CH_DXCR_CM_Pos);
1075:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
1076:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1077:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1078:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1079:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1080:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  clock_source clock source for the BRG.
1081:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1082:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1083:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1084:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the clock source for the BRG. \n\n
1085:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1086:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1087:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputTriggerCombinationMode(), XMC_USIC_CH_SetExternalClockBRGDivider()\n\n\n
1088:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1089:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetBRGInputClockSource(XMC_USIC_CH_t *const channel, const XMC_USI
1090:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
1091:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->BRG = (uint32_t)(channel->BRG & (~USIC_CH_BRG_CLKSEL_Msk)) | (uint32_t)(clock_source);
1092:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
1093:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1094:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1095:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1096:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1097:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted. \n
1098:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: 16bit unsigned data. minimum= 0, maximum= 65535
1099:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1100:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1101:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1102:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data into the transmit buffer. \n\n
1103:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * The data provided is placed in TBUF[0U].
1104:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1105:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1106:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1107:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_WriteToTBUFTCI() \n\n\n
1108:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1109:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_WriteToTBUF(XMC_USIC_CH_t *const channel, const uint16_t data)
1110:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
1111:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TBUF[0U] = data;
1112:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
1113:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1114:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1115:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1116:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1117:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted.
1118:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param transmit_control_information transmit control information to be configured while transmit
1119:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: minimum= 0, maximum= 31.
1120:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1121:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1122:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1123:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data to the transmit buffer in a control mode. \n\n
1124:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * When the respective control mode is enabled , this API can be used.
1125:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1126:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1127:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1128:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_WriteToTBUF() \n\n\n
1129:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1130:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_WriteToTBUFTCI(XMC_USIC_CH_t *const channel,
1131:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****     const uint16_t data,
1132:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t transmit_control_information)
1133:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
1134:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TBUF[transmit_control_information] = data;
1135:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
1136:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1137:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1138:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1139:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1140:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  word_length Number of bits to be configured for a data word. \n
1141:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 					   \b Range: minimum= 1, maximum= 16. \n
1142:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 					   e.g: For word length of 8, \a word_length should be provided as 8.
1143:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1144:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1145:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1146:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the data word length in number of bits. \n\n
1147:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the number of bits to represent a data word. Frame length should be a multiple of word leng
1148:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1149:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1150:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetFrameLength()\n\n\n
1151:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1152:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetWordLength(XMC_USIC_CH_t *const channel, const uint8_t word_len
1153:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
1154:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_WLE_Msk)) |
1155:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****                   (uint32_t)(((uint32_t)word_length - 1UL)  << USIC_CH_SCTR_WLE_Pos);
1156:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
1157:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1158:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1159:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1160:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
1161:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  word_length Number of bits to be configured for a data word. \n
1162:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *             \b Range: minimum= 1, maximum= 16. \n
1163:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *             e.g: For word length of 8, \a word_length should be provided as 8.
1164:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1165:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1166:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1167:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the data word length in number of bits. \n\n
1168:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the number of bits to represent a data word. Frame length should be a multiple of word leng
1169:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1170:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1171:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetFrameLength()\n\n\n
1172:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1173:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetShiftDirection(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_
1174:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
1175:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_SDIR_Msk)) | (uint32_t)shift_direction;
1176:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
1177:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1178:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1179:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1180:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1181:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
1182:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Captured counter value
1183:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1184:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1185:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1186:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * The value of the counter is captured if one of the trigger signals DX0T or DX1T are activated by
1187:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1188:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint32_t XMC_USIC_CH_GetCaptureTimerValue(const XMC_USIC_CH_t *const channel)
1189:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
1190:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   return channel->CMTR;
1191:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
1192:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1193:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1194:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1195:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
1196:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  mode divider mode ::XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_t \n
1197:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  step divider \n
1198:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *             \b XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_NORMAL resulting divider = 1023 - step \n
1199:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *             \b XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL resulting divider = 1023 / step \n
1200:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1201:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1202:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1203:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1204:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * The fractional divider generates its output frequency fFD by either dividing the input frequency
1205:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1206:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1207:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetFractionalDivider(XMC_USIC_CH_t *const channel, const XMC_USIC_
1208:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
1209:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->FDR = mode | step;
1210:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
1211:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1212:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1213:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1214:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1215:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  frame_length Number of bits in a frame. \n
1216:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 						\b Range: minimum= 1, maximum= 0x3f. The maximum value for fixed frame size is 0x3f. \n
1217:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 						e.g: For a frame length of 16, \a frame_length should be provided as 16.
1218:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1219:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1220:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1221:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Define the data frame length.\n\n
1222:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Set the number of bits to be serially transmitted in a frame.
1223:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * The frame length should be multiples of word length. If the value is set to 0x40, the frame leng
1224:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * has to be controlled explicitly.
1225:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1226:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1227:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetWordLength(), XMC_USIC_CH_EnableFrameLengthControl() \n\n\n
1228:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1229:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetFrameLength(XMC_USIC_CH_t *const channel, const uint8_t frame_l
1230:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
1231:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_FLE_Msk)) |
1232:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****                   (((uint32_t)frame_length - 0x1U)  << USIC_CH_SCTR_FLE_Pos);
1233:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
1234:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1235:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1236:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1237:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1238:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Bit mask of the channel events to be enabled. Use @ref XMC_USIC_CH_EVENT_t for the 
1239:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC_CH_EVENT_RECEIVE_START, @ref XMC_USIC_CH_EVENT_DATA_LOST etc. Multip
1240:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				can be combined using \a OR operation.
1241:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1242:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1243:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1244:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Enable the channel interrupt events.\n\n
1245:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Common channel events related to serial communication can be configured using this API.
1246:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Multiple events can be combined using the bitwise OR operation and configured in one function ca
1247:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EVENT_t enumerates multiple protocol event bitmasks. These enumerations can be used 
1248:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1249:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1250:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableEvent(), XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
1251:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1252:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
1253:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
  87              	 .loc 2 1253 0
  88              	 .cfi_startproc
  89              	 
  90              	 
  91              	 
  92 0000 80B4     	 push {r7}
  93              	.LCFI6:
  94              	 .cfi_def_cfa_offset 4
  95              	 .cfi_offset 7,-4
  96 0002 83B0     	 sub sp,sp,#12
  97              	.LCFI7:
  98              	 .cfi_def_cfa_offset 16
  99 0004 00AF     	 add r7,sp,#0
 100              	.LCFI8:
 101              	 .cfi_def_cfa_register 7
 102 0006 7860     	 str r0,[r7,#4]
 103 0008 3960     	 str r1,[r7]
1254:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->CCR |= event;
 104              	 .loc 2 1254 0
 105 000a 7B68     	 ldr r3,[r7,#4]
 106 000c 1A6C     	 ldr r2,[r3,#64]
 107 000e 3B68     	 ldr r3,[r7]
 108 0010 1A43     	 orrs r2,r2,r3
 109 0012 7B68     	 ldr r3,[r7,#4]
 110 0014 1A64     	 str r2,[r3,#64]
1255:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
 111              	 .loc 2 1255 0
 112 0016 0C37     	 adds r7,r7,#12
 113              	.LCFI9:
 114              	 .cfi_def_cfa_offset 4
 115 0018 BD46     	 mov sp,r7
 116              	.LCFI10:
 117              	 .cfi_def_cfa_register 13
 118              	 
 119 001a 5DF8047B 	 ldr r7,[sp],#4
 120              	.LCFI11:
 121              	 .cfi_restore 7
 122              	 .cfi_def_cfa_offset 0
 123 001e 7047     	 bx lr
 124              	 .cfi_endproc
 125              	.LFE166:
 127              	 .section .text.XMC_USIC_CH_DisableEvent,"ax",%progbits
 128              	 .align 2
 129              	 .thumb
 130              	 .thumb_func
 132              	XMC_USIC_CH_DisableEvent:
 133              	.LFB167:
1256:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1257:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1258:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1259:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				  \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device sup
1260:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Bit mask of the channel events to be disabled. Use @ref XMC_USIC_CH_EVENT_t for the
1261:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC_CH_EVENT_RECEIVE_START, @ref XMC_USIC_CH_EVENT_DATA_LOST etc. Multip
1262:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				can be combined using \a OR operation.
1263:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1264:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1265:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1266:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Disable the channel interrupt events. \n\n
1267:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Multiple events can be combined using the bitwise OR operation and configured in one function ca
1268:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EVENT_t enumerates multiple protocol event bitmasks. These enumerations can be used 
1269:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1270:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1271:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableEvent(), XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
1272:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** */
1273:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
1274:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 134              	 .loc 2 1274 0
 135              	 .cfi_startproc
 136              	 
 137              	 
 138              	 
 139 0000 80B4     	 push {r7}
 140              	.LCFI12:
 141              	 .cfi_def_cfa_offset 4
 142              	 .cfi_offset 7,-4
 143 0002 83B0     	 sub sp,sp,#12
 144              	.LCFI13:
 145              	 .cfi_def_cfa_offset 16
 146 0004 00AF     	 add r7,sp,#0
 147              	.LCFI14:
 148              	 .cfi_def_cfa_register 7
 149 0006 7860     	 str r0,[r7,#4]
 150 0008 3960     	 str r1,[r7]
1275:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->CCR &= (uint32_t)~event;
 151              	 .loc 2 1275 0
 152 000a 7B68     	 ldr r3,[r7,#4]
 153 000c 1A6C     	 ldr r2,[r3,#64]
 154 000e 3B68     	 ldr r3,[r7]
 155 0010 DB43     	 mvns r3,r3
 156 0012 1A40     	 ands r2,r2,r3
 157 0014 7B68     	 ldr r3,[r7,#4]
 158 0016 1A64     	 str r2,[r3,#64]
1276:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
 159              	 .loc 2 1276 0
 160 0018 0C37     	 adds r7,r7,#12
 161              	.LCFI15:
 162              	 .cfi_def_cfa_offset 4
 163 001a BD46     	 mov sp,r7
 164              	.LCFI16:
 165              	 .cfi_def_cfa_register 13
 166              	 
 167 001c 5DF8047B 	 ldr r7,[sp],#4
 168              	.LCFI17:
 169              	 .cfi_restore 7
 170              	 .cfi_def_cfa_offset 0
 171 0020 7047     	 bx lr
 172              	 .cfi_endproc
 173              	.LFE167:
 175 0022 00BF     	 .section .text.XMC_USIC_CH_GetTransmitBufferStatus,"ax",%progbits
 176              	 .align 2
 177              	 .thumb
 178              	 .thumb_func
 180              	XMC_USIC_CH_GetTransmitBufferStatus:
 181              	.LFB168:
1277:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1278:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1279:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1280:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				  \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device sup
1281:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  interrupt_node Interrupt node pointer to be configured. \n
1282:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  \b Range: @ref XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT,
1283:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  			@ref XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER etc.
1284:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param service_request Service request number.\n
1285:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  \b Range: 0 to 5.
1286:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1287:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1288:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1289:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the interrupt node for USIC channel events. \n\n
1290:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * For an event to generate interrupt, node pointer should be configured with service request(SR0, 
1291:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * The NVIC node gets linked to the interrupt event by doing so.<br>
1292:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: NVIC node should be separately enabled to generate the interrupt.
1293:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1294:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1295:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableEvent() \n\n\n
1296:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1297:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
1298:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_INTERRUPT_NODE_POINTER_t interrupt_node,
1299:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t service_request);
1300:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1301:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1302:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1303:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1304:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Stataus @ref XMC_USIC_CH_TBUF_STATUS_IDLE if transmit buffer is free,
1305:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *                 @ref XMC_USIC_CH_TBUF_STATUS_BUSY if transmit buffer is busy.
1306:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1307:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1308:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Gets transmit buffer status. \n\n
1309:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Status indicates whether the transmit buffer is free, or busy transmitting data.
1310:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * The status depends on the value of TDV flag in TCSR register.
1311:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * This status can be used while transmitting data. Transmit data when the transmit buffer
1312:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * status is @ref XMC_USIC_CH_TBUF_STATUS_IDLE.
1313:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1314:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1315:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetDataOutputMode() \n\n\n
1316:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1317:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE XMC_USIC_CH_TBUF_STATUS_t XMC_USIC_CH_GetTransmitBufferStatus(XMC_USIC_CH_t *const 
1318:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 182              	 .loc 2 1318 0
 183              	 .cfi_startproc
 184              	 
 185              	 
 186              	 
 187 0000 80B4     	 push {r7}
 188              	.LCFI18:
 189              	 .cfi_def_cfa_offset 4
 190              	 .cfi_offset 7,-4
 191 0002 83B0     	 sub sp,sp,#12
 192              	.LCFI19:
 193              	 .cfi_def_cfa_offset 16
 194 0004 00AF     	 add r7,sp,#0
 195              	.LCFI20:
 196              	 .cfi_def_cfa_register 7
 197 0006 7860     	 str r0,[r7,#4]
1319:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   return (XMC_USIC_CH_TBUF_STATUS_t)(channel->TCSR & USIC_CH_TCSR_TDV_Msk);
 198              	 .loc 2 1319 0
 199 0008 7B68     	 ldr r3,[r7,#4]
 200 000a 9B6B     	 ldr r3,[r3,#56]
 201 000c DBB2     	 uxtb r3,r3
 202 000e 23F07F03 	 bic r3,r3,#127
 203 0012 DBB2     	 uxtb r3,r3
1320:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
 204              	 .loc 2 1320 0
 205 0014 1846     	 mov r0,r3
 206 0016 0C37     	 adds r7,r7,#12
 207              	.LCFI21:
 208              	 .cfi_def_cfa_offset 4
 209 0018 BD46     	 mov sp,r7
 210              	.LCFI22:
 211              	 .cfi_def_cfa_register 13
 212              	 
 213 001a 5DF8047B 	 ldr r7,[sp],#4
 214              	.LCFI23:
 215              	 .cfi_restore 7
 216              	 .cfi_def_cfa_offset 0
 217 001e 7047     	 bx lr
 218              	 .cfi_endproc
 219              	.LFE168:
 221              	 .section .text.XMC_USIC_CH_TriggerServiceRequest,"ax",%progbits
 222              	 .align 2
 223              	 .thumb
 224              	 .thumb_func
 226              	XMC_USIC_CH_TriggerServiceRequest:
 227              	.LFB178:
1321:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1322:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1323:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @brief API to get receive buffer status
1324:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1325:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1326:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status of data validity check for RBUF0 and RBUF1. \n
1327:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 		   Returned value should be masked with RDV0 and RDV1 bits to know the status. \n
1328:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 		   \b Range: @ref XMC_USIC_CH_RBUF_STATUS_DATA_VALID0, @ref XMC_USIC_CH_RBUF_STATUS_DATA_VALID
1329:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1330:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1331:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Checks if RBUF0 and RBUF1 have valid unread data. \n\n
1332:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * It checks the bits RDV0 and RDV1 of the RBUFSR register.
1333:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Returns the value of RBUFSR masked with bitmasks of RDV0 and RDV1.
1334:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * It can be used to decide whether 2bytes has to be read from RBUF or 1 byte.
1335:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * If both bitmasks XMC_USIC_CH_RBUF_STATUS_DATA_VALID0 and XMC_USIC_CH_RBUF_STATUS_DATA_VALID1
1336:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * are set, then 2 bytes can be read from RBUF. If only either of them is set, then only one byte
1337:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * can be read from RBUF.
1338:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1339:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_GetTransmitBufferStatus() \n\n\n
1340:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1341:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint32_t XMC_USIC_CH_GetReceiveBufferStatus(XMC_USIC_CH_t *const channel)
1342:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
1343:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   return ((uint32_t) (channel->RBUFSR & (USIC_CH_RBUFSR_RDV0_Msk | USIC_CH_RBUFSR_RDV1_Msk)));
1344:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
1345:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1346:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1347:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1348:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1349:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1350:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  start_transmision_mode Transmission mode to be enabled. \n
1351:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 								\b Range: @ref XMC_USIC_CH_START_TRANSMISION_DISABLED,
1352:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 								@ref XMC_USIC_CH_START_TRANSMISION_ON_TDV, @ref XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2
1353:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 								@ref XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2S_1
1354:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1355:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1356:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1357:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1358:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures data transmission. \n\n
1359:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * The configuration affects the data shifted on the DOUT0 pin.
1360:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1361:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1362:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_GetTransmitBufferStatus(), XMC_USIC_CH_SetDataOutputMode() \n\n\n
1363:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1364:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetStartTransmisionMode(XMC_USIC_CH_t *const channel,
1365:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_START_TRANSMISION_MODE_t start_transmision_mode)
1366:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
1367:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR = (uint32_t)(channel->TCSR & (~USIC_CH_TCSR_TDEN_Msk)) | (uint32_t)start_transmisio
1368:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
1369:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1370:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1371:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1372:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1373:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1374:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  data_output_mode  Data output mode. \n
1375:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_DATA_OUTPUT_MODE_NORMAL, @ref XMC_USIC_CH_DATA_OUTPUT_MODE_INVERTE
1376:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1377:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1378:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1379:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures the mode for data output. \n\n
1380:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel can be configured to shift inverted data or direct data based on the input to the A
1381:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1382:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1383:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetStartTransmisionMode() \n\n\n
1384:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1385:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetDataOutputMode(XMC_USIC_CH_t *const channel,
1386:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_DATA_OUTPUT_MODE_t data_output_mode)
1387:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
1388:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_DOCFG_Msk)) | (uint32_t)data_output_mod
1389:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
1390:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1391:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1392:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1393:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1394:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1395:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1396:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1397:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables automatic update of frame length. \n\n
1398:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * When the automatic update of frame length is enabled, frame length is configured based on the
1399:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * index of the TBUF[]/IN[] register array. When the data is written to TBUF[x], frame length is co
1400:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * with the mask value of \a x at the last 5 bit positions. Same logic is applicable if data is wri
1401:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * IN[x] register.
1402:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1403:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1404:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableFrameLengthControl(), XMC_USIC_CH_TXFIFO_PutDataFLEMode() \n\n\n
1405:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1406:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableFrameLengthControl(XMC_USIC_CH_t *const channel)
1407:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
1408:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR = (uint32_t)(channel->TCSR & (~(USIC_CH_TCSR_WLEMD_Msk |
1409:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****                              USIC_CH_TCSR_SELMD_Msk |
1410:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****                              USIC_CH_TCSR_WAMD_Msk |
1411:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****                              USIC_CH_TCSR_HPCMD_Msk))) |
1412:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****                   (uint32_t)USIC_CH_TCSR_FLEMD_Msk;
1413:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
1414:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1415:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1416:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1417:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1418:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1419:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1420:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1421:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables automatic update of word length. \n\n
1422:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * When the automatic update of word length is enabled, word length is configured based on the
1423:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * index of the TBUF[]/IN[] register array. When the data is written to TBUF[x], word length is con
1424:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * with the mask value of \a x at the last 5 bit positions. Same logic is applicable if data is wri
1425:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * IN[x] register.
1426:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1427:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1428:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableFrameLengthControl(), XMC_USIC_CH_TXFIFO_PutDataFLEMode() \n\n\n
1429:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1430:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableWordLengthControl(XMC_USIC_CH_t *const channel)
1431:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
1432:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR = (uint32_t)(channel->TCSR & (~(USIC_CH_TCSR_WLEMD_Msk |
1433:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****                              USIC_CH_TCSR_SELMD_Msk |
1434:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****                              USIC_CH_TCSR_WAMD_Msk |
1435:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****                              USIC_CH_TCSR_HPCMD_Msk))) |
1436:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****                   (uint32_t)USIC_CH_TCSR_WLEMD_Msk;
1437:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
1438:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1439:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1440:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1441:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1442:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1443:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1444:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1445:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables automatic update of frame length. \n\n
1446:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * When automatic update of frame length is disabled, frame length has to configured explicitly.
1447:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Frame length remains fixed until it is changed again.
1448:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1449:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1450:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableFrameLengthControl(), XMC_USIC_CH_SetFrameLength() \n\n\n
1451:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1452:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableFrameLengthControl(XMC_USIC_CH_t *const channel)
1453:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
1454:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR &= (uint32_t)~USIC_CH_TCSR_FLEMD_Msk;
1455:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
1456:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1457:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1458:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1459:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1460:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1461:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1462:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1463:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables automatic update of word length. \n\n
1464:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * When automatic update of word length is disabled, word length has to configured explicitly.
1465:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Word length remains fixed until it is changed again.
1466:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1467:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1468:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableFrameLengthControl(), XMC_USIC_CH_SetWordLength() \n\n\n
1469:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1470:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableWordLengthControl(XMC_USIC_CH_t *const channel)
1471:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
1472:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR &= (uint32_t)~USIC_CH_TCSR_WLEMD_Msk;
1473:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
1474:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1475:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1476:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1477:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1478:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1479:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1480:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1481:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Bit TCSR.TE is set if DX2T becomes active while TDV = 1. \n\n
1482:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the transfer trigger unit to set bit TCSR.TE if the trigger signal DX2T becomes active
1483:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * for event driven transfer starts.
1484:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1485:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1486:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableTBUFDataValidTrigger()\n\n\n
1487:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1488:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableTBUFDataValidTrigger(XMC_USIC_CH_t *const channel)
1489:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
1490:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR |= (uint32_t)USIC_CH_TCSR_TDVTR_Msk;
1491:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
1492:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1493:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1494:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1495:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1496:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1497:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1498:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1499:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the trigger of TDV depending on DX2T signal. \n\n
1500:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Bit TCSR.TE is permanently set.
1501:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1502:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1503:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableTBUFDataValidTrigger() \n\n\n
1504:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1505:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableTBUFDataValidTrigger(XMC_USIC_CH_t *const channel)
1506:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
1507:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR &= (uint32_t)~USIC_CH_TCSR_TDVTR_Msk;
1508:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
1509:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1510:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1511:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1512:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1513:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  service_request_line service request number of the event to be triggered. \n
1514:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: 0 to 5.
1515:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1516:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1517:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1518:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Trigger a USIC interrupt service request.\n\n
1519:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * When the USIC service request is triggered, the NVIC interrupt associated with it will be
1520:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * generated if enabled.
1521:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1522:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1523:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
1524:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1525:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TriggerServiceRequest(XMC_USIC_CH_t *const channel, const uint32_t
1526:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 228              	 .loc 2 1526 0
 229              	 .cfi_startproc
 230              	 
 231              	 
 232              	 
 233 0000 80B4     	 push {r7}
 234              	.LCFI24:
 235              	 .cfi_def_cfa_offset 4
 236              	 .cfi_offset 7,-4
 237 0002 83B0     	 sub sp,sp,#12
 238              	.LCFI25:
 239              	 .cfi_def_cfa_offset 16
 240 0004 00AF     	 add r7,sp,#0
 241              	.LCFI26:
 242              	 .cfi_def_cfa_register 7
 243 0006 7860     	 str r0,[r7,#4]
 244 0008 3960     	 str r1,[r7]
1527:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->FMR = (uint32_t)(USIC_CH_FMR_SIO0_Msk << service_request_line);
 245              	 .loc 2 1527 0
 246 000a 3B68     	 ldr r3,[r7]
 247 000c 4FF48032 	 mov r2,#65536
 248 0010 9A40     	 lsls r2,r2,r3
 249 0012 7B68     	 ldr r3,[r7,#4]
 250 0014 9A66     	 str r2,[r3,#104]
1528:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
 251              	 .loc 2 1528 0
 252 0016 0C37     	 adds r7,r7,#12
 253              	.LCFI27:
 254              	 .cfi_def_cfa_offset 4
 255 0018 BD46     	 mov sp,r7
 256              	.LCFI28:
 257              	 .cfi_def_cfa_register 13
 258              	 
 259 001a 5DF8047B 	 ldr r7,[sp],#4
 260              	.LCFI29:
 261              	 .cfi_restore 7
 262              	 .cfi_def_cfa_offset 0
 263 001e 7047     	 bx lr
 264              	 .cfi_endproc
 265              	.LFE178:
 267              	 .section .text.XMC_USIC_CH_TXFIFO_EnableEvent,"ax",%progbits
 268              	 .align 2
 269              	 .thumb
 270              	 .thumb_func
 272              	XMC_USIC_CH_TXFIFO_EnableEvent:
 273              	.LFB183:
1529:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1530:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1531:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1532:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1533:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  transmit_buffer_status clearing or setting the TDV flag. \n
1534:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1535:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1536:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1537:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1538:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Modify TCSR.TDV and TCSR.TE to control the start of a data word transmission by software.
1539:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1540:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1541:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_GetTransmitBufferStatus() \n\n\n
1542:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1543:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetTransmitBufferStatus(XMC_USIC_CH_t *const channel,
1544:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_TBUF_STATUS_SET_t transmit_buffer_status)
1545:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
1546:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->FMR = (uint32_t)transmit_buffer_status;
1547:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
1548:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1549:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1550:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1551:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1552:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1553:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1554:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1555:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1556:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Modify TCSR.TDV and TCSR.TE to control the start of a data word transmission by software.
1557:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1558:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1559:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_GetTransmitBufferStatus() \n\n\n
1560:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1561:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_InvalidateReadData(XMC_USIC_CH_t *const channel)
1562:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
1563:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->FMR = USIC_CH_FMR_CRDV0_Msk | USIC_CH_FMR_CRDV1_Msk;
1564:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
1565:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1566:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1567:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1568:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1569:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1570:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  passive_level Value of passive level for the channel. \n
1571:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_PASSIVE_DATA_LEVEL0, @ref XMC_USIC_CH_PASSIVE_DATA_LEVEL1
1572:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1573:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1574:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1575:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Set the passive data level of the output signal. \n\n
1576:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * When the USIC channel transmit stage is idle, the output signal level stays at the
1577:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * configured passive level.
1578:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1579:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1580:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_GetTransmitBufferStatus(), XMC_USIC_CH_SetStartTransmisionMode() \n\n\n
1581:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1582:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetPassiveDataLevel(XMC_USIC_CH_t *const channel,
1583:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_PASSIVE_DATA_LEVEL_t passive_level)
1584:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
1585:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR &= (~USIC_CH_SCTR_PDL_Msk);
1586:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR |= (uint32_t)passive_level;
1587:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
1588:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1589:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /* TX FIFO APIs */
1590:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1591:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1592:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1593:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data_pointer Start position inside the FIFO buffer. \n
1594:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to 63.
1595:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param size Required size of the transmit FIFO. \n
1596:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: @ref XMC_USIC_CH_FIFO_DISABLED, @ref XMC_USIC_CH_FIFO_SIZE_2WORDS.. @ref XMC_USIC_CH
1597:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param limit Threshold of transmit FIFO filling level to be considered for generating events. \n
1598:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to \a size -1.
1599:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1600:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1601:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1602:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Initializes the transmit FIFO. \n\n
1603:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Transmit FIFO is a subset of a common FIFO sized 64 words. This FIFO is shared between 2 channel
1604:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Each channel can share the FIFO for transmission and reception. \a data_pointer represents the s
1605:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * from where transmit data can be put, for the selected USIC channel. \a size represents the size 
1606:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 2. Since the FIFO is shared between 2 USIC channels, FIFO size should be carefully selected. A F
1607:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * event is generated when the FIFO filling level falls below the \a limit value.
1608:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1609:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1610:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_EnableEvent(), XMC_USIC_CH_TXFIFO_SetInterruptNodePointer() \n\n\n
1611:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1612:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_TXFIFO_Configure(XMC_USIC_CH_t *const channel,
1613:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****                                   const uint32_t data_pointer,
1614:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****                                   const XMC_USIC_CH_FIFO_SIZE_t size,
1615:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****                                   const uint32_t limit);
1616:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1617:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1618:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1619:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1620:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param size Required size of the transmit FIFO. \n
1621:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: @ref XMC_USIC_CH_FIFO_DISABLED, @ref XMC_USIC_CH_FIFO_SIZE_2WORDS.. @ref XMC_USIC_CH
1622:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param limit Threshold for transmit FIFO filling level to be considered for generating events. \
1623:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to \a size -1.
1624:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1625:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1626:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \deprecated { Use XMC_USIC_CH_TXFIFO_SetSizeTriggerLimit() }
1627:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1628:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1629:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the size and trigger limit for the transmit FIFO. \n\n
1630:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * The API is not to be called for initializing the transmit FIFO. The API shall be used for the
1631:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * runtime change of transmit FIFO trigger limit. FIFO start position will not be affected on execu
1632:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1633:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1634:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit() \n\n\n
1635:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1636:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_TXFIFO_SetSizeTriggerLimit(XMC_USIC_CH_t *const channel,
1637:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_FIFO_SIZE_t size,
1638:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t limit);
1639:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1640:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1641:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1642:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1643:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1644:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param limit Threshold for transmit FIFO filling level to be considered for generating events. \
1645:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to \a fifo size -1.
1646:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1647:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1648:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1649:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the trigger limit for the TX FIFO. \n\n
1650:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1651:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1652:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit() \n\n\n
1653:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1654:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_SetTriggerLimit(XMC_USIC_CH_t *const channel,
1655:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t limit)
1656:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
1657:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TBCTR = (channel->TBCTR & (uint32_t)~USIC_CH_TBCTR_LIMIT_Msk) | ((limit << USIC_CH_TBCTR
1658:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
1659:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1660:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1661:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1662:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1663:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1664:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1665:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Events to be enabled. Multiple events can be bitwise OR combined. @ref XMC_USIC_CH_
1666:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1667:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1668:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1669:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the interrupt events related to transmit FIFO. \n\n
1670:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Event bitmasks can be constructed using the enumeration @ref XMC_USIC_CH_TXFIFO_EVENT_CONF_t.
1671:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Multiple events can be enabled by providing multiple events in a single call. For providing
1672:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple events, combine the events using bitwise OR operation. Events are configured in the TBC
1673:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1674:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: API only enables the events. For interrupt generation, interrupt node must be configured a
1675:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * must be enabled.
1676:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1677:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1678:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_SetInterruptNodePointer() \n\n\n
1679:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1680:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t ev
1681:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 274              	 .loc 2 1681 0
 275              	 .cfi_startproc
 276              	 
 277              	 
 278              	 
 279 0000 80B4     	 push {r7}
 280              	.LCFI30:
 281              	 .cfi_def_cfa_offset 4
 282              	 .cfi_offset 7,-4
 283 0002 83B0     	 sub sp,sp,#12
 284              	.LCFI31:
 285              	 .cfi_def_cfa_offset 16
 286 0004 00AF     	 add r7,sp,#0
 287              	.LCFI32:
 288              	 .cfi_def_cfa_register 7
 289 0006 7860     	 str r0,[r7,#4]
 290 0008 3960     	 str r1,[r7]
1682:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TBCTR |= event;
 291              	 .loc 2 1682 0
 292 000a 7B68     	 ldr r3,[r7,#4]
 293 000c D3F80821 	 ldr r2,[r3,#264]
 294 0010 3B68     	 ldr r3,[r7]
 295 0012 1A43     	 orrs r2,r2,r3
 296 0014 7B68     	 ldr r3,[r7,#4]
 297 0016 C3F80821 	 str r2,[r3,#264]
1683:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
 298              	 .loc 2 1683 0
 299 001a 0C37     	 adds r7,r7,#12
 300              	.LCFI33:
 301              	 .cfi_def_cfa_offset 4
 302 001c BD46     	 mov sp,r7
 303              	.LCFI34:
 304              	 .cfi_def_cfa_register 13
 305              	 
 306 001e 5DF8047B 	 ldr r7,[sp],#4
 307              	.LCFI35:
 308              	 .cfi_restore 7
 309              	 .cfi_def_cfa_offset 0
 310 0022 7047     	 bx lr
 311              	 .cfi_endproc
 312              	.LFE183:
 314              	 .section .text.XMC_USIC_CH_TXFIFO_DisableEvent,"ax",%progbits
 315              	 .align 2
 316              	 .thumb
 317              	 .thumb_func
 319              	XMC_USIC_CH_TXFIFO_DisableEvent:
 320              	.LFB184:
1684:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1685:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1686:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1687:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1688:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1689:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Events to be disabled. @ref XMC_USIC_CH_TXFIFO_EVENT_CONF_t \n
1690:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1691:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1692:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1693:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the interrupt events related to transmit FIFO. \n\n
1694:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * By disabling the interrupt events, generation of interrupt is stopped. User can poll the event
1695:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * flags from the status register using the API XMC_USIC_CH_TXFIFO_GetEvent().
1696:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Event bitmasks can be constructed using the enumeration @ref XMC_USIC_CH_TXFIFO_EVENT_CONF_t. Fo
1697:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple events, combine the events using bitwise OR operation.
1698:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1699:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1700:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_GetEvent(), XMC_USIC_CH_TXFIFO_EnableEvent() \n\n\n
1701:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1702:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t e
1703:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 321              	 .loc 2 1703 0
 322              	 .cfi_startproc
 323              	 
 324              	 
 325              	 
 326 0000 80B4     	 push {r7}
 327              	.LCFI36:
 328              	 .cfi_def_cfa_offset 4
 329              	 .cfi_offset 7,-4
 330 0002 83B0     	 sub sp,sp,#12
 331              	.LCFI37:
 332              	 .cfi_def_cfa_offset 16
 333 0004 00AF     	 add r7,sp,#0
 334              	.LCFI38:
 335              	 .cfi_def_cfa_register 7
 336 0006 7860     	 str r0,[r7,#4]
 337 0008 3960     	 str r1,[r7]
1704:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TBCTR &= (uint32_t)~event;
 338              	 .loc 2 1704 0
 339 000a 7B68     	 ldr r3,[r7,#4]
 340 000c D3F80821 	 ldr r2,[r3,#264]
 341 0010 3B68     	 ldr r3,[r7]
 342 0012 DB43     	 mvns r3,r3
 343 0014 1A40     	 ands r2,r2,r3
 344 0016 7B68     	 ldr r3,[r7,#4]
 345 0018 C3F80821 	 str r2,[r3,#264]
1705:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
 346              	 .loc 2 1705 0
 347 001c 0C37     	 adds r7,r7,#12
 348              	.LCFI39:
 349              	 .cfi_def_cfa_offset 4
 350 001e BD46     	 mov sp,r7
 351              	.LCFI40:
 352              	 .cfi_def_cfa_register 13
 353              	 
 354 0020 5DF8047B 	 ldr r7,[sp],#4
 355              	.LCFI41:
 356              	 .cfi_restore 7
 357              	 .cfi_def_cfa_offset 0
 358 0024 7047     	 bx lr
 359              	 .cfi_endproc
 360              	.LFE184:
 362 0026 00BF     	 .section .text.XMC_USIC_CH_TXFIFO_Flush,"ax",%progbits
 363              	 .align 2
 364              	 .thumb
 365              	 .thumb_func
 367              	XMC_USIC_CH_TXFIFO_Flush:
 368              	.LFB189:
1706:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1707:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1708:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1709:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				      \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
1710:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param interrupt_node Node pointer representing the transmit FIFO events. \n
1711:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  \b Range: @ref XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_STANDARD,
1712:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  			@ref XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE
1713:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param service_request The service request to be used for interrupt generation. \n
1714:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  \b Range: 0 to 5.
1715:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1716:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1717:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1718:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets an interrupt node for the transmit FIFO events.\n\n
1719:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * A node pointer represents one or more interrupt events. Service request represents the interrupt
1720:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * among the 6 interrupt nodes available for USIC module.
1721:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * API configures the service request to be used for interrupt generation for the events selected.
1722:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * A transmit FIFO event can generate an interrupt only if the interrupt node is configured for the
1723:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * the interrupt generation is enabled for the event. For example, transmit FIFO standard transmit 
1724:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * interrupt is generated if the interrupt node for the same is set and interrupt is enabled.<br>
1725:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1726:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: NVIC node should be explicitly enabled for the interrupt generation.
1727:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1728:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1729:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_EnableEvent() \n\n\n
1730:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1731:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_TXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
1732:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_t interrupt_node,
1733:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t service_request);
1734:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1735:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1736:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1737:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1738:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted. \n
1739:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: 16bit unsigned data. minimum= 0, maximum= 65535
1740:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1741:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1742:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1743:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data into the transmit FIFO. \n\n
1744:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * The data provided is placed in the transmit FIFO.
1745:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * The transmit FIFO should be configured before calling this API.
1746:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1747:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1748:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_EnableEvent() \n\n\n
1749:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1750:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_PutData(XMC_USIC_CH_t *const channel, const uint16_t data)
1751:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
1752:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->IN[0] = data;
1753:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
1754:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1755:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1756:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1757:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1758:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted. \n
1759:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: 16bit unsigned data. minimum= 0, maximum= 65535
1760:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param loc Input location. \n
1761:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1762:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1763:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1764:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Transmit data can be loaded to TBUF by software by writing to the transmit buffer input
1765:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * locations TBUFx (x = 00-31), consisting of 32 consecutive addresses. The data written
1766:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * to one of these input locations is stored in the transmit buffer TBUF. Additionally, the
1767:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * address of the written location is evaluated and can be used for additional control
1768:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * purposes. This 5-bit wide information (named Transmit Control Information TCI) can be
1769:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * used for different purposes in different protocols.
1770:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1771:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1772:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableWordLengthControl() \n
1773:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableFrameLengthControl() \n\n\n
1774:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1775:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_PutDataEx(XMC_USIC_CH_t *const channel, const uint16_t data
1776:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
1777:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->IN[loc] = data;
1778:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
1779:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1780:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1781:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1782:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1783:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted.
1784:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param frame_length Frame length to be configured while transmitting the data. \n
1785:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: minimum= 0, maximum= 31. e.g: For a frame length of 16, set \a frame_length as 15.
1786:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1787:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1788:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1789:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data to the transmit FIFO in frame length control mode. \n\n
1790:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * When frame length control is enabled for dynamic update of frame length, this API can be used.
1791:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \a frame_length represents the frame length to be updated by the peripheral.
1792:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \a frame_length is used as index for the IN[] register array.
1793:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1794:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1795:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_PutDataEx() \n
1796:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableFrameLengthControl() \n\n\n
1797:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1798:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_PutDataFLEMode(XMC_USIC_CH_t *const channel,
1799:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****     const uint16_t data,
1800:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t frame_length)
1801:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
1802:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->IN[frame_length] = data;
1803:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
1804:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1805:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1806:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1807:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1808:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted.
1809:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param frame_length Frame length to be configured while transmitting the data. \n
1810:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: minimum= 0, maximum= 31. e.g: For a frame length of 16, set \a frame_length as 15.
1811:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1812:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1813:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1814:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data to the transmit FIFO in hardware port control mode. \n\n
1815:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * When hardware port control is enabled for dynamic update of frame length, this API can be used.
1816:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \a frame_length represents the frame length to be updated by the peripheral.
1817:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \a frame_length is used as index for the IN[] register array.
1818:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1819:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1820:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableFrameLengthControl() \n\n\n
1821:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1822:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_PutDataHPCMode(XMC_USIC_CH_t *const channel,
1823:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****     const uint16_t data,
1824:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t frame_length)
1825:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
1826:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->IN[frame_length] = data;
1827:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
1828:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1829:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1830:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1831:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1832:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1833:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1834:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1835:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Clears the contents of transmit FIFO. \n\n
1836:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Transmit FIFO contents will be cleared and the filling level will be reset to 0.
1837:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1838:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1839:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_GetLevel() \n\n\n
1840:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1841:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_Flush(XMC_USIC_CH_t *const channel)
1842:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 369              	 .loc 2 1842 0
 370              	 .cfi_startproc
 371              	 
 372              	 
 373              	 
 374 0000 80B4     	 push {r7}
 375              	.LCFI42:
 376              	 .cfi_def_cfa_offset 4
 377              	 .cfi_offset 7,-4
 378 0002 83B0     	 sub sp,sp,#12
 379              	.LCFI43:
 380              	 .cfi_def_cfa_offset 16
 381 0004 00AF     	 add r7,sp,#0
 382              	.LCFI44:
 383              	 .cfi_def_cfa_register 7
 384 0006 7860     	 str r0,[r7,#4]
1843:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TRBSCR = (uint32_t)USIC_CH_TRBSCR_FLUSHTB_Msk;
 385              	 .loc 2 1843 0
 386 0008 7B68     	 ldr r3,[r7,#4]
 387 000a 4FF40042 	 mov r2,#32768
 388 000e C3F81821 	 str r2,[r3,#280]
1844:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
 389              	 .loc 2 1844 0
 390 0012 0C37     	 adds r7,r7,#12
 391              	.LCFI45:
 392              	 .cfi_def_cfa_offset 4
 393 0014 BD46     	 mov sp,r7
 394              	.LCFI46:
 395              	 .cfi_def_cfa_register 13
 396              	 
 397 0016 5DF8047B 	 ldr r7,[sp],#4
 398              	.LCFI47:
 399              	 .cfi_restore 7
 400              	 .cfi_def_cfa_offset 0
 401 001a 7047     	 bx lr
 402              	 .cfi_endproc
 403              	.LFE189:
 405              	 .section .text.XMC_USIC_CH_TXFIFO_IsFull,"ax",%progbits
 406              	 .align 2
 407              	 .thumb
 408              	 .thumb_func
 410              	XMC_USIC_CH_TXFIFO_IsFull:
 411              	.LFB190:
1845:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1846:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1847:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1848:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1849:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status \a true if transmit FIFO is full
1850:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *              \a false if transmit FIFO is not full.
1851:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1852:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1853:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Checks if transmit FIFO is full. \n\n
1854:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * When the transmit FIFO filling level reaches the configured size, FIFO full flag is set.
1855:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * User should not write to the FIFO when the transmit FIFO is full.
1856:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1857:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1858:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_IsEmpty(), XMC_USIC_CH_TXFIFO_Flush() \n\n\n
1859:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1860:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsFull(XMC_USIC_CH_t *const channel)
1861:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 412              	 .loc 2 1861 0
 413              	 .cfi_startproc
 414              	 
 415              	 
 416              	 
 417 0000 80B4     	 push {r7}
 418              	.LCFI48:
 419              	 .cfi_def_cfa_offset 4
 420              	 .cfi_offset 7,-4
 421 0002 83B0     	 sub sp,sp,#12
 422              	.LCFI49:
 423              	 .cfi_def_cfa_offset 16
 424 0004 00AF     	 add r7,sp,#0
 425              	.LCFI50:
 426              	 .cfi_def_cfa_register 7
 427 0006 7860     	 str r0,[r7,#4]
1862:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   return (bool)(channel->TRBSR & USIC_CH_TRBSR_TFULL_Msk);
 428              	 .loc 2 1862 0
 429 0008 7B68     	 ldr r3,[r7,#4]
 430 000a D3F81431 	 ldr r3,[r3,#276]
 431 000e 03F48053 	 and r3,r3,#4096
 432 0012 002B     	 cmp r3,#0
 433 0014 14BF     	 ite ne
 434 0016 0123     	 movne r3,#1
 435 0018 0023     	 moveq r3,#0
 436 001a DBB2     	 uxtb r3,r3
1863:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
 437              	 .loc 2 1863 0
 438 001c 1846     	 mov r0,r3
 439 001e 0C37     	 adds r7,r7,#12
 440              	.LCFI51:
 441              	 .cfi_def_cfa_offset 4
 442 0020 BD46     	 mov sp,r7
 443              	.LCFI52:
 444              	 .cfi_def_cfa_register 13
 445              	 
 446 0022 5DF8047B 	 ldr r7,[sp],#4
 447              	.LCFI53:
 448              	 .cfi_restore 7
 449              	 .cfi_def_cfa_offset 0
 450 0026 7047     	 bx lr
 451              	 .cfi_endproc
 452              	.LFE190:
 454              	 .section .text.XMC_USIC_CH_TXFIFO_IsEmpty,"ax",%progbits
 455              	 .align 2
 456              	 .thumb
 457              	 .thumb_func
 459              	XMC_USIC_CH_TXFIFO_IsEmpty:
 460              	.LFB191:
1864:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1865:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1866:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1867:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1868:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status \a true if transmit FIFO is empty
1869:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *              \a false if transmit FIFO has some data.
1870:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1871:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1872:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Checks if transmit FIFO is empty. \n\n
1873:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * When the transmit FIFO is empty, data can be written to FIFO.
1874:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * When the last written word to the transmit FIFO is transmitted out of the FIFO,
1875:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * FIFO empty flag is set.
1876:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1877:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1878:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_Flush(), XMC_USIC_CH_TXFIFO_PutData() \n\n\n
1879:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1880:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsEmpty(XMC_USIC_CH_t *const channel)
1881:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 461              	 .loc 2 1881 0
 462              	 .cfi_startproc
 463              	 
 464              	 
 465              	 
 466 0000 80B4     	 push {r7}
 467              	.LCFI54:
 468              	 .cfi_def_cfa_offset 4
 469              	 .cfi_offset 7,-4
 470 0002 83B0     	 sub sp,sp,#12
 471              	.LCFI55:
 472              	 .cfi_def_cfa_offset 16
 473 0004 00AF     	 add r7,sp,#0
 474              	.LCFI56:
 475              	 .cfi_def_cfa_register 7
 476 0006 7860     	 str r0,[r7,#4]
1882:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   return (bool)(channel->TRBSR & USIC_CH_TRBSR_TEMPTY_Msk);
 477              	 .loc 2 1882 0
 478 0008 7B68     	 ldr r3,[r7,#4]
 479 000a D3F81431 	 ldr r3,[r3,#276]
 480 000e 03F40063 	 and r3,r3,#2048
 481 0012 002B     	 cmp r3,#0
 482 0014 14BF     	 ite ne
 483 0016 0123     	 movne r3,#1
 484 0018 0023     	 moveq r3,#0
 485 001a DBB2     	 uxtb r3,r3
1883:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
 486              	 .loc 2 1883 0
 487 001c 1846     	 mov r0,r3
 488 001e 0C37     	 adds r7,r7,#12
 489              	.LCFI57:
 490              	 .cfi_def_cfa_offset 4
 491 0020 BD46     	 mov sp,r7
 492              	.LCFI58:
 493              	 .cfi_def_cfa_register 13
 494              	 
 495 0022 5DF8047B 	 ldr r7,[sp],#4
 496              	.LCFI59:
 497              	 .cfi_restore 7
 498              	 .cfi_def_cfa_offset 0
 499 0026 7047     	 bx lr
 500              	 .cfi_endproc
 501              	.LFE191:
 503              	 .section .text.XMC_USIC_CH_RXFIFO_EnableEvent,"ax",%progbits
 504              	 .align 2
 505              	 .thumb
 506              	 .thumb_func
 508              	XMC_USIC_CH_RXFIFO_EnableEvent:
 509              	.LFB196:
1884:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1885:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1886:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1887:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1888:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Transmit FIFO filling level. \n
1889:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: minimum= 0(FIFO empty), maximum= transmit FIFO size.
1890:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1891:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1892:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Gets the transmit FIFO filling level. \n\n
1893:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * For every word written to the FIFO, filling level is updated. The API gives the value
1894:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * of this filling level.
1895:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1896:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1897:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_Flush(), XMC_USIC_CH_TXFIFO_PutData() \n\n\n
1898:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1899:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint32_t XMC_USIC_CH_TXFIFO_GetLevel(XMC_USIC_CH_t *const channel)
1900:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
1901:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   return ((uint32_t)(channel->TRBSR & USIC_CH_TRBSR_TBFLVL_Msk) >> USIC_CH_TRBSR_TBFLVL_Pos);
1902:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
1903:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1904:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1905:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1906:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1907:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status of standard transmit and transmit buffer error events. @ref XMC_USIC_CH_TXFIFO_EV
1908:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1909:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1910:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Gets the transmit FIFO event status. \n\n
1911:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Gives the status of transmit FIFO standard transmit buffer event and transmit buffer error event
1912:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * The status bits are located at their bit positions in the TRBSR register in the returned value.
1913:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * User can make use of the @ref XMC_USIC_CH_TXFIFO_EVENT_t enumeration for checking the status of 
1914:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * The status can be found by using the bitwise AND operation on the returned value with the enumer
1915:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1916:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: Event status flags should be cleared by the user explicitly.
1917:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1918:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1919:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_ClearEvent() \n\n\n
1920:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1921:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint32_t XMC_USIC_CH_TXFIFO_GetEvent(XMC_USIC_CH_t *const channel)
1922:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
1923:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   return (uint32_t)((channel->TRBSR) & (USIC_CH_TRBSR_STBI_Msk |
1924:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****                                         USIC_CH_TRBSR_TBERI_Msk));
1925:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
1926:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1927:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1928:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1929:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1930:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  event Transmit FIFO events to be cleared. \n
1931:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 			     \b Range: @ref XMC_USIC_CH_TXFIFO_EVENT_STANDARD, @ref XMC_USIC_CH_TXFIFO_EVENT_ERROR.
1932:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1933:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1934:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1935:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Clears the transmit FIFO event flags in the status register. \n\n
1936:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel peripheral does not clear the event flags after they are read.
1937:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * This API clears the events provided in the \a mask value.
1938:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_EVENT enumeration can be used as input. Multiple events
1939:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * can be cleared by providing a mask value obtained by bitwise OR operation of
1940:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple event enumerations.
1941:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1942:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1943:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_GetEvent() \n\n\n
1944:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1945:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_ClearEvent(XMC_USIC_CH_t *const channel,
1946:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t event)
1947:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
1948:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TRBSCR = event;
1949:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
1950:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1951:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1952:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1953:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1954:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data_pointer Start position inside the FIFO buffer. \n
1955:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to 63.
1956:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param size Required size of the receive FIFO. \n
1957:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: @ref XMC_USIC_CH_FIFO_DISABLED, @ref XMC_USIC_CH_FIFO_SIZE_2WORDS.. @ref XMC_USIC_CH
1958:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param limit Threshold of receive FIFO filling level to be considered for generating events. \n
1959:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to \a size -1.
1960:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1961:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1962:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1963:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures the receive FIFO. \n\n
1964:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Receive FIFO is the subset of a common FIFO sized 64 words. This FIFO is shared between 2 channe
1965:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Each channel can share the FIFO for transmission and reception. \a data_pointer represents the s
1966:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * from where received data can be put. \a size represents the size of receive FIFO as a multiple o
1967:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Since the FIFO is shared between 2 USIC channels, FIFO size should be carefully selected. A FIFO
1968:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * event or alternative receive buffer event is generated when the FIFO filling level exceeds the \
1969:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1970:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1971:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_EnableEvent(), XMC_USIC_CH_RXFIFO_SetInterruptNodePointer() \n\n\n
1972:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** */
1973:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_RXFIFO_Configure(XMC_USIC_CH_t *const channel,
1974:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****                                   const uint32_t data_pointer,
1975:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****                                   const XMC_USIC_CH_FIFO_SIZE_t size,
1976:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****                                   const uint32_t limit);
1977:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
1978:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1979:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1980:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1981:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param size Required size of the receive FIFO. \n
1982:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: @ref XMC_USIC_CH_FIFO_DISABLED, @ref XMC_USIC_CH_FIFO_SIZE_2WORDS.. @ref XMC_USIC_CH
1983:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param limit Threshold for receive FIFO filling level to be considered for generating events. \n
1984:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to \a size -1.
1985:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1986:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1987:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \deprecated { Use XMC_USIC_CH_RXFIFO_SetTriggerLimit() }
1988:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1989:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1990:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the size and trigger limit for the receive FIFO. \n\n
1991:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * The API is not to be called for initializing the receive FIFO. The API shall be used for the
1992:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * runtime change of receive FIFO trigger limit. FIFO start position will not be affected on execut
1993:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1994:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1995:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_SetSizeTriggerLimit()\ n\n\n
1996:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1997:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit(XMC_USIC_CH_t *const channel,
1998:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_FIFO_SIZE_t size,
1999:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t limit);
2000:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
2001:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
2002:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2003:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2004:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param limit Threshold for transmit FIFO filling level to be considered for generating events. \
2005:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to \a fifo size -1.
2006:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
2007:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
2008:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2009:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the trigger limit for the TX FIFO. \n\n
2010:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
2011:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
2012:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_SetSizeTriggerLimit() \n\n\n
2013:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
2014:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_RXFIFO_SetTriggerLimit(XMC_USIC_CH_t *const channel,
2015:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t limit)
2016:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
2017:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->RBCTR = (channel->RBCTR & (uint32_t)~USIC_CH_RBCTR_LIMIT_Msk) | ((limit << USIC_CH_RBCTR
2018:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
2019:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
2020:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
2021:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2022:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2023:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Events to be enabled. Multiple events can be bitwise OR combined. @ref XMC_USIC_CH_
2024:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
2025:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
2026:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2027:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the interrupt events related to transmit FIFO. \n\n
2028:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Event bitmasks can be constructed using the enumeration @ref XMC_USIC_CH_RXFIFO_EVENT_CONF_t.
2029:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Multiple events can be enabled by providing multiple events in a single call. For providing
2030:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple events, combine the events using bitwise OR operation.<br>
2031:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
2032:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: API only enables the events. For interrupt generation, interrupt node must be configured a
2033:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * must be enabled.
2034:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
2035:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
2036:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_SetInterruptNodePointer() \n\n\n
2037:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
2038:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_RXFIFO_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t ev
2039:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 510              	 .loc 2 2039 0
 511              	 .cfi_startproc
 512              	 
 513              	 
 514              	 
 515 0000 80B4     	 push {r7}
 516              	.LCFI60:
 517              	 .cfi_def_cfa_offset 4
 518              	 .cfi_offset 7,-4
 519 0002 83B0     	 sub sp,sp,#12
 520              	.LCFI61:
 521              	 .cfi_def_cfa_offset 16
 522 0004 00AF     	 add r7,sp,#0
 523              	.LCFI62:
 524              	 .cfi_def_cfa_register 7
 525 0006 7860     	 str r0,[r7,#4]
 526 0008 3960     	 str r1,[r7]
2040:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->RBCTR |= event;
 527              	 .loc 2 2040 0
 528 000a 7B68     	 ldr r3,[r7,#4]
 529 000c D3F80C21 	 ldr r2,[r3,#268]
 530 0010 3B68     	 ldr r3,[r7]
 531 0012 1A43     	 orrs r2,r2,r3
 532 0014 7B68     	 ldr r3,[r7,#4]
 533 0016 C3F80C21 	 str r2,[r3,#268]
2041:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
 534              	 .loc 2 2041 0
 535 001a 0C37     	 adds r7,r7,#12
 536              	.LCFI63:
 537              	 .cfi_def_cfa_offset 4
 538 001c BD46     	 mov sp,r7
 539              	.LCFI64:
 540              	 .cfi_def_cfa_register 13
 541              	 
 542 001e 5DF8047B 	 ldr r7,[sp],#4
 543              	.LCFI65:
 544              	 .cfi_restore 7
 545              	 .cfi_def_cfa_offset 0
 546 0022 7047     	 bx lr
 547              	 .cfi_endproc
 548              	.LFE196:
 550              	 .section .text.XMC_USIC_CH_RXFIFO_DisableEvent,"ax",%progbits
 551              	 .align 2
 552              	 .thumb
 553              	 .thumb_func
 555              	XMC_USIC_CH_RXFIFO_DisableEvent:
 556              	.LFB197:
2042:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
2043:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
2044:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
2045:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2046:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2047:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Events to be disabled. \n
2048:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD, @ref XMC_USIC_CH_RXFIFO_EVENT_CONF_ERR
2049:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 			@ref XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE.
2050:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
2051:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
2052:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2053:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the selected interrupt events related to receive FIFO. \n\n
2054:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * By disabling the interrupt events, generation of interrupt is stopped. User can poll the event
2055:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * flags from the status register using the API XMC_USIC_CH_RXFIFO_GetEvent().
2056:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Event bitmasks can be constructed using the enumeration \a XMC_USIC_CH_RXFIFO_EVENT_CONF. For pr
2057:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple events, combine the events using bitwise OR operation.
2058:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
2059:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
2060:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_GetEvent(), XMC_USIC_CH_RXFIFO_EnableEvent() \n\n\n
2061:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
2062:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_RXFIFO_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t e
2063:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 557              	 .loc 2 2063 0
 558              	 .cfi_startproc
 559              	 
 560              	 
 561              	 
 562 0000 80B4     	 push {r7}
 563              	.LCFI66:
 564              	 .cfi_def_cfa_offset 4
 565              	 .cfi_offset 7,-4
 566 0002 83B0     	 sub sp,sp,#12
 567              	.LCFI67:
 568              	 .cfi_def_cfa_offset 16
 569 0004 00AF     	 add r7,sp,#0
 570              	.LCFI68:
 571              	 .cfi_def_cfa_register 7
 572 0006 7860     	 str r0,[r7,#4]
 573 0008 3960     	 str r1,[r7]
2064:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->RBCTR &= (uint32_t)~event;
 574              	 .loc 2 2064 0
 575 000a 7B68     	 ldr r3,[r7,#4]
 576 000c D3F80C21 	 ldr r2,[r3,#268]
 577 0010 3B68     	 ldr r3,[r7]
 578 0012 DB43     	 mvns r3,r3
 579 0014 1A40     	 ands r2,r2,r3
 580 0016 7B68     	 ldr r3,[r7,#4]
 581 0018 C3F80C21 	 str r2,[r3,#268]
2065:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
 582              	 .loc 2 2065 0
 583 001c 0C37     	 adds r7,r7,#12
 584              	.LCFI69:
 585              	 .cfi_def_cfa_offset 4
 586 001e BD46     	 mov sp,r7
 587              	.LCFI70:
 588              	 .cfi_def_cfa_register 13
 589              	 
 590 0020 5DF8047B 	 ldr r7,[sp],#4
 591              	.LCFI71:
 592              	 .cfi_restore 7
 593              	 .cfi_def_cfa_offset 0
 594 0024 7047     	 bx lr
 595              	 .cfi_endproc
 596              	.LFE197:
 598 0026 00BF     	 .section .text.XMC_USIC_CH_RXFIFO_Flush,"ax",%progbits
 599              	 .align 2
 600              	 .thumb
 601              	 .thumb_func
 603              	XMC_USIC_CH_RXFIFO_Flush:
 604              	.LFB199:
2066:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
2067:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
2068:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2069:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2070:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param interrupt_node Node pointer representing the receive FIFO events. \n
2071:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 					\b Range: @ref XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_STANDARD,
2072:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 					@ref XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE
2073:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param service_request The service request to be used for interrupt generation.\n
2074:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 					\b Range: 0 to 5.
2075:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
2076:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
2077:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2078:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets an interrupt node for the receive FIFO events. \n\n
2079:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * A node pointer represents one or more interrupt events. Service request represents the interrupt
2080:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * among the 6 interrupt nodes available for USIC module.
2081:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * API configures the service request to be used for interrupt generation for the events selected.
2082:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * A receive FIFO event can generate an interrupt only if the interrupt node is configured for the 
2083:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * the interrupt generation is enabled for the event. For example, transmit FIFO standard transmit 
2084:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * interrupt is generated if the interrupt node for the same is set and interrupt is enabled.<br>
2085:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
2086:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: NVIC node should be explicitly enabled for the interrupt generation.
2087:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
2088:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
2089:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_EnableEvent() \n\n\n
2090:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
2091:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
2092:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_t interrupt_node,
2093:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t service_request);
2094:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
2095:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
2096:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2097:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2098:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Value read from the receive FIFO. \n
2099:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: 16bit data. Length of data depends on the word length configuration.
2100:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
2101:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2102:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Gets data from the receive FIFO. \n\n
2103:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Receive FIFO should be read only if data is availble in the FIFO. This can be checked using
2104:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * the API XMC_USIC_CH_RXFIFO_IsEmpty(). Receive FIFO error flag will be set if an attempt is made
2105:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * to read from an empty receive FIFO. To read all the received data, user should keep reading data
2106:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * until receive FIFO is empty.
2107:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
2108:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
2109:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_ClearEvent() \n\n\n
2110:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
2111:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint16_t XMC_USIC_CH_RXFIFO_GetData(XMC_USIC_CH_t *const channel)
2112:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
2113:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   return (uint16_t)(channel->OUTR);
2114:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
2115:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
2116:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
2117:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2118:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2119:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
2120:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
2121:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2122:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Clears the contents of receive FIFO. \n\n
2123:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Receive FIFO contents will be cleared and the filling level will be reset to 0.
2124:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
2125:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
2126:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_GetLevel() \n\n\n
2127:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
2128:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_RXFIFO_Flush(XMC_USIC_CH_t *const channel)
2129:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 605              	 .loc 2 2129 0
 606              	 .cfi_startproc
 607              	 
 608              	 
 609              	 
 610 0000 80B4     	 push {r7}
 611              	.LCFI72:
 612              	 .cfi_def_cfa_offset 4
 613              	 .cfi_offset 7,-4
 614 0002 83B0     	 sub sp,sp,#12
 615              	.LCFI73:
 616              	 .cfi_def_cfa_offset 16
 617 0004 00AF     	 add r7,sp,#0
 618              	.LCFI74:
 619              	 .cfi_def_cfa_register 7
 620 0006 7860     	 str r0,[r7,#4]
2130:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TRBSCR = (uint32_t)USIC_CH_TRBSCR_FLUSHRB_Msk;
 621              	 .loc 2 2130 0
 622 0008 7B68     	 ldr r3,[r7,#4]
 623 000a 4FF48042 	 mov r2,#16384
 624 000e C3F81821 	 str r2,[r3,#280]
2131:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
 625              	 .loc 2 2131 0
 626 0012 0C37     	 adds r7,r7,#12
 627              	.LCFI75:
 628              	 .cfi_def_cfa_offset 4
 629 0014 BD46     	 mov sp,r7
 630              	.LCFI76:
 631              	 .cfi_def_cfa_register 13
 632              	 
 633 0016 5DF8047B 	 ldr r7,[sp],#4
 634              	.LCFI77:
 635              	 .cfi_restore 7
 636              	 .cfi_def_cfa_offset 0
 637 001a 7047     	 bx lr
 638              	 .cfi_endproc
 639              	.LFE199:
 641              	 .section .text.XMC_USIC_CH_RXFIFO_IsEmpty,"ax",%progbits
 642              	 .align 2
 643              	 .thumb
 644              	 .thumb_func
 646              	XMC_USIC_CH_RXFIFO_IsEmpty:
 647              	.LFB201:
2132:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
2133:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
2134:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2135:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2136:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status \a true if receive FIFO is full
2137:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *              \a false if receive FIFO is not full.
2138:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
2139:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2140:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Checks if receive FIFO is full. \n\n
2141:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * When the receive FIFO filling level reaches the configured size, FIFO full flag is set.
2142:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Any data received when the receive FIFO is full, is lost.
2143:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
2144:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
2145:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_IsEmpty(), XMC_USIC_CH_RXFIFO_Flush() \n\n\n
2146:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
2147:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_CH_RXFIFO_IsFull(XMC_USIC_CH_t *const channel)
2148:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
2149:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   return (bool)(channel->TRBSR & USIC_CH_TRBSR_RFULL_Msk);
2150:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
2151:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** 
2152:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** /**
2153:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2154:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2155:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status \a true if receive FIFO is empty,
2156:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *              \a false if receive FIFO has some data.
2157:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
2158:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2159:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * Checks if receive FIFO is empty. \n\n
2160:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * When the receive FIFO is empty, received data will be put in receive FIFO.
2161:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * When the last received word in the FIFO is read, FIFO empty flag is set. Any attempt
2162:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * to read from an empty receive FIFO will set the receive FIFO error flag.
2163:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  *
2164:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
2165:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_Flush(), XMC_USIC_CH_RXFIFO_PutData() \n\n\n
2166:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****  */
2167:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_CH_RXFIFO_IsEmpty(XMC_USIC_CH_t *const channel)
2168:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** {
 648              	 .loc 2 2168 0
 649              	 .cfi_startproc
 650              	 
 651              	 
 652              	 
 653 0000 80B4     	 push {r7}
 654              	.LCFI78:
 655              	 .cfi_def_cfa_offset 4
 656              	 .cfi_offset 7,-4
 657 0002 83B0     	 sub sp,sp,#12
 658              	.LCFI79:
 659              	 .cfi_def_cfa_offset 16
 660 0004 00AF     	 add r7,sp,#0
 661              	.LCFI80:
 662              	 .cfi_def_cfa_register 7
 663 0006 7860     	 str r0,[r7,#4]
2169:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h ****   return (bool)(channel->TRBSR & USIC_CH_TRBSR_REMPTY_Msk);
 664              	 .loc 2 2169 0
 665 0008 7B68     	 ldr r3,[r7,#4]
 666 000a D3F81431 	 ldr r3,[r3,#276]
 667 000e 03F00803 	 and r3,r3,#8
 668 0012 002B     	 cmp r3,#0
 669 0014 14BF     	 ite ne
 670 0016 0123     	 movne r3,#1
 671 0018 0023     	 moveq r3,#0
 672 001a DBB2     	 uxtb r3,r3
2170:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_usic.h **** }
 673              	 .loc 2 2170 0
 674 001c 1846     	 mov r0,r3
 675 001e 0C37     	 adds r7,r7,#12
 676              	.LCFI81:
 677              	 .cfi_def_cfa_offset 4
 678 0020 BD46     	 mov sp,r7
 679              	.LCFI82:
 680              	 .cfi_def_cfa_register 13
 681              	 
 682 0022 5DF8047B 	 ldr r7,[sp],#4
 683              	.LCFI83:
 684              	 .cfi_restore 7
 685              	 .cfi_def_cfa_offset 0
 686 0026 7047     	 bx lr
 687              	 .cfi_endproc
 688              	.LFE201:
 690              	 .section .text.XMC_I2C_CH_SetInterruptNodePointer,"ax",%progbits
 691              	 .align 2
 692              	 .thumb
 693              	 .thumb_func
 695              	XMC_I2C_CH_SetInterruptNodePointer:
 696              	.LFB212:
 697              	 .file 3 "C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc/xmc_i2c.h"
   1:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** /**
   2:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @file xmc_i2c.h
   3:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @date 2020-12-05
   4:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
   5:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @cond
   6:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *****************************************************************************
   7:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * XMClib v2.2.0 - XMC Peripheral Driver Library
   8:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
   9:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * Copyright (c) 2015-2020, Infineon Technologies AG
  10:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * All rights reserved.
  11:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
  12:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * Boost Software License - Version 1.0 - August 17th, 2003
  13:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
  14:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * Permission is hereby granted, free of charge, to any person or organization
  15:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * obtaining a copy of the software and accompanying documentation covered by
  16:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * this license (the "Software") to use, reproduce, display, distribute,
  17:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * execute, and transmit the Software, and to prepare derivative works of the
  18:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * Software, and to permit third-parties to whom the Software is furnished to
  19:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * do so, all subject to the following:
  20:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
  21:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * The copyright notices in the Software and this entire statement, including
  22:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * the above license grant, this restriction and the following disclaimer,
  23:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * must be included in all copies of the Software, in whole or in part, and
  24:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * all derivative works of the Software, unless such copies or derivative
  25:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * works are solely in the form of machine-executable object code generated by
  26:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * a source language processor.
  27:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
  28:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  29:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  30:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
  31:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
  32:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
  33:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
  34:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * DEALINGS IN THE SOFTWARE.
  35:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
  36:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * To improve the quality of the software, users are encouraged to share
  37:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * modifications, enhancements or bug fixes with Infineon Technologies AG
  38:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * at XMCSupport@infineon.com.
  39:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *****************************************************************************
  40:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
  41:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * Change History
  42:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * --------------
  43:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
  44:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * 2015-02-20:
  45:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *     - Initial <br>
  46:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
  47:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * 2015-05-20:
  48:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *     - Description updated <br>
  49:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *     - Added XMC_I2C_CH_TriggerServiceRequest() and XMC_I2C_CH_SelectInterruptNodePointer() <br>
  50:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
  51:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * 2015-06-20:
  52:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *     - Removed version macros and declaration of GetDriverVersion API <br>
  53:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
  54:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * 2015-08-27:
  55:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *     - Added APIs for external input for BRG configuration:XMC_I2C_CH_ConfigExternalInputSignalTo
  56:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
  57:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * 2015-09-01:
  58:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *     - Added APIs for enabling or disabling the ACK response to a 0x00 slave address: XMC_I2C_CH_
  59:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *       XMC_I2C_CH_DisableSlaveAcknowledgeTo00(). <br>
  60:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *     - Modified XMC_I2C_CH_SetInputSource() API for avoiding complete DXCR register overwriting. 
  61:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *     - Modified XMC_I2C_CH_EVENT_t enum for supporting XMC_I2C_CH_EnableEvent() and XMC_I2C_CH_Di
  62:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *       for supporting multiple events configuration <br>
  63:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
  64:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * 2015-10-02:
  65:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *     - Fix 10bit addressing
  66:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
  67:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * 2015-10-07:
  68:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *     - Fix register access in XMC_I2C_CH_EnableSlaveAcknowledgeTo00() and XMC_I2C_CH_DisableSlave
  69:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *     - Naming of APIs modified: from XMC_I2C_CH_EnableSlaveAcknowledgeTo00() to  XMC_I2C_CH_Enabl
  70:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *       and from XMC_I2C_CH_DisableSlaveAcknowledgeTo00() to XMC_I2C_CH_DisableAcknowledgeAddress0
  71:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
  72:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * 2016-05-20:
  73:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *     - Added XMC_I2C_CH_EnableDataTransmission() and XMC_I2C_CH_DisableDataTransmission()
  74:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
  75:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * 2016-08-17:
  76:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *     - Improved documentation of slave address passing
  77:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
  78:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * 2017-10-25:
  79:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *     - Added XMC_I2C_CH_EnableMasterClock() and XMC_I2C_CH_DisableMasterClock()
  80:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
  81:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * 2019-05-07:
  82:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *     - Added normal_divider_mode to XMC_I2C_CH_CONFIG_t configuration structure.
  83:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *       It selects normal divider mode for baudrate generator instead of default fractional divide
  84:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *     - Added XMC_I2C_CH_SetBaudrateEx()
  85:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
  86:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * 2019-12-10:
  87:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *     - Added XMC_I2C_CH_SetHoldDelay()
  88:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
  89:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * 2020-12-05:
  90:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *    - Added XMC_I2C_CH_InitEx() that allows user select if automatic baudrate configuration shoul
  91:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * 
  92:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @endcond
  93:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
  94:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  */
  95:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 
  96:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** #ifndef XMC_I2C_H
  97:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** #define XMC_I2C_H
  98:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 
  99:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** /*******************************************************************************
 100:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * HEADER FILES
 101:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *******************************************************************************/
 102:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 
 103:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** #include "xmc_usic.h"
 104:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 
 105:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** /**
 106:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @addtogroup XMClib XMC Peripheral Library
 107:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @{
 108:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  */
 109:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 
 110:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** /**
 111:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @addtogroup I2C
 112:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @brief Inter Integrated Circuit(IIC) driver for the XMC microcontroller family.
 113:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 114:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * USIC IIC Features: <br>
 115:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *  * Two-wire interface, with one line for shift clock transfer and synchronization (shift clock S
 116:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *	* Communication in standard mode (100 kBit/s) or in fast mode (up to 400 kBit/s) <br>
 117:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *	* Support of 7-bit addressing, as well as 10-bit addressing <br>
 118:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *	* Master mode operation, where the IIC controls the bus transactions and provides the clock sign
 119:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *	* Slave mode operation, where an external master controls the bus transactions and provides the 
 120:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *	* Multi-master mode operation, where several masters can be connected to the bus and bus arbitra
 121:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 	  The master/slave operation of an IIC bus participant can change from frame to frame. <br>
 122:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *	* Efficient frame handling (low software effort), also allowing DMA transfers <br>
 123:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *	* Powerful interrupt handling due to multitude of indication flags <br>
 124:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @{
 125:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  */
 126:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 
 127:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** /*******************************************************************************
 128:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * MACROS
 129:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *******************************************************************************/
 130:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 
 131:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** #if defined(USIC0)
 132:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** #define XMC_I2C0_CH0 XMC_USIC0_CH0                   /**< USIC0 channel 0 base address */
 133:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** #define XMC_I2C0_CH1 XMC_USIC0_CH1                   /**< USIC0 channel 1 base address */
 134:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** #endif
 135:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 
 136:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** #if defined(USIC1)
 137:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** #define XMC_I2C1_CH0 XMC_USIC1_CH0                   /**< USIC1 channel 0 base address */
 138:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** #define XMC_I2C1_CH1 XMC_USIC1_CH1                   /**< USIC1 channel 1 base address */
 139:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** #endif
 140:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 
 141:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** #if defined(USIC2)
 142:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** #define XMC_I2C2_CH0 XMC_USIC2_CH0                   /**< USIC2 channel 0 base address */
 143:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** #define XMC_I2C2_CH1 XMC_USIC2_CH1                   /**< USIC2 channel 1 base address */
 144:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** #endif
 145:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 
 146:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** #define XMC_I2C_10BIT_ADDR_GROUP       (0x7800U)	 /**< Value to verify the address is 10-bit or not
 147:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 
 148:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** /*******************************************************************************
 149:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * ENUMS
 150:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *******************************************************************************/
 151:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 
 152:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** /**
 153:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @brief I2C Status
 154:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  */
 155:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** typedef enum XMC_I2C_CH_STATUS
 156:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** {
 157:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_STATUS_OK,      /**< Status OK */
 158:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_STATUS_ERROR,   /**< Status ERROR */
 159:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_STATUS_BUSY     /**< Status BUSY */
 160:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** } XMC_I2C_CH_STATUS_t;
 161:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 
 162:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** /**
 163:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @brief I2C status
 164:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  */
 165:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** typedef enum XMC_I2C_CH_STATUS_FLAG
 166:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** {
 167:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_STATUS_FLAG_SLAVE_SELECT = USIC_CH_PSR_IICMode_SLSEL_Msk,                     /**< Sla
 168:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_STATUS_FLAG_WRONG_TDF_CODE_FOUND = USIC_CH_PSR_IICMode_WTDF_Msk,              /**< Wro
 169:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_STATUS_FLAG_START_CONDITION_RECEIVED = USIC_CH_PSR_IICMode_SCR_Msk,           /**< Sta
 170:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_STATUS_FLAG_REPEATED_START_CONDITION_RECEIVED = USIC_CH_PSR_IICMode_RSCR_Msk, /**< Rep
 171:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_STATUS_FLAG_STOP_CONDITION_RECEIVED = USIC_CH_PSR_IICMode_PCR_Msk,            /**< Sto
 172:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_STATUS_FLAG_NACK_RECEIVED = USIC_CH_PSR_IICMode_NACK_Msk,                     /**< NAC
 173:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_STATUS_FLAG_ARBITRATION_LOST = USIC_CH_PSR_IICMode_ARL_Msk,                   /**< Arb
 174:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_STATUS_FLAG_SLAVE_READ_REQUESTED = USIC_CH_PSR_IICMode_SRR_Msk,               /**< Sla
 175:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_STATUS_FLAG_ERROR = USIC_CH_PSR_IICMode_ERR_Msk,                              /**< Err
 176:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED = USIC_CH_PSR_IICMode_ACK_Msk,                       /**< ACK
 177:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_STATUS_FLAG_RECEIVER_START_INDICATION = USIC_CH_PSR_IICMode_RSIF_Msk,         /**< Rec
 178:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_STATUS_FLAG_DATA_LOST_INDICATION = USIC_CH_PSR_IICMode_DLIF_Msk,              /**< Dat
 179:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_STATUS_FLAG_TRANSMIT_SHIFT_INDICATION = USIC_CH_PSR_IICMode_TSIF_Msk,         /**< Tra
 180:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION = USIC_CH_PSR_IICMode_TBIF_Msk,        /**< Tra
 181:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_STATUS_FLAG_RECEIVE_INDICATION = USIC_CH_PSR_IICMode_RIF_Msk,                 /**< Rec
 182:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_STATUS_FLAG_ALTERNATIVE_RECEIVE_INDICATION = USIC_CH_PSR_IICMode_AIF_Msk,     /**< Alt
 183:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_STATUS_FLAG_BAUD_RATE_GENERATOR_INDICATION = USIC_CH_PSR_IICMode_BRGIF_Msk    /**< Bau
 184:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** } XMC_I2C_CH_STATUS_FLAG_t;
 185:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 
 186:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** /**
 187:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @brief I2C receiver status. The received data byte is available at the bit
 188:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * positions RBUF[7:0], whereas the additional information is monitored at the bit positions
 189:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** *  RBUF[12:8].
 190:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  */
 191:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** typedef enum XMC_I2C_CH_RECEIVER_STATUS_FLAG
 192:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** {
 193:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_RECEIVER_STATUS_FLAG_ACK = 0x1U,      /**< Bit 8:  Value of Received Acknowledgement b
 194:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_RECEIVER_STATUS_FLAG_FIN = 0x2U,      /**< Bit 9:  A 1 at this bit position indicates 
 195:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****                                                                 followed by the address reception t
 196:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****                                                                 been received. A 0 at this bit posi
 197:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_RECEIVER_STATUS_FLAG_MODE = 0x4U,     /**< Bit 10: A 0 at this bit position indicates 
 198:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****                                                                 when the device has been in slave m
 199:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_RECEIVER_STATUS_FLAG_ERR = 0x8U,      /**< Bit 11: A 1 at this bit position indicates 
 200:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****                                                                 data byte in the receive buffer */
 201:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_RECEIVER_STATUS_FLAG_ADR = 0x10       /**< Bit 12: A 0 at this bit position indicates 
 202:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****                                                                 has been received. A 1 indicates a 
 203:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** } XMC_I2C_CH_RECEIVER_STATUS_FLAG_t;
 204:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 
 205:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** /**
 206:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @brief I2C commands
 207:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  */
 208:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** typedef enum XMC_I2C_CH_CMD
 209:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** {
 210:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_CMD_WRITE,                            /**< I2C Command Write */
 211:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_CMD_READ                              /**< I2C Command Read */
 212:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** } XMC_I2C_CH_CMD_t;
 213:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 
 214:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** /**
 215:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @brief I2C events
 216:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  */
 217:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** typedef enum XMC_I2C_CH_EVENT
 218:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** {
 219:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_EVENT_RECEIVE_START       = USIC_CH_CCR_RSIEN_Msk,  /**< Receive start event */
 220:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_EVENT_DATA_LOST           = USIC_CH_CCR_DLIEN_Msk,  /**< Data lost event */
 221:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_EVENT_TRANSMIT_SHIFT      = USIC_CH_CCR_TSIEN_Msk,  /**< Transmit shift event */
 222:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_EVENT_TRANSMIT_BUFFER     = USIC_CH_CCR_TBIEN_Msk,  /**< Transmit buffer event */
 223:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_EVENT_STANDARD_RECEIVE    = USIC_CH_CCR_RIEN_Msk,   /**< Receive event */
 224:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_EVENT_ALTERNATIVE_RECEIVE = USIC_CH_CCR_AIEN_Msk,   /**< Alternate receive event */
 225:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_EVENT_BAUD_RATE_GENERATOR = USIC_CH_CCR_BRGIEN_Msk, /**< Baudrate generator event */
 226:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 
 227:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_EVENT_START_CONDITION_RECEIVED = USIC_CH_PCR_IICMode_SCRIEN_Msk,             /**< Star
 228:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_EVENT_REPEATED_START_CONDITION_RECEIVED = USIC_CH_PCR_IICMode_RSCRIEN_Msk,   /**< Repe
 229:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_EVENT_STOP_CONDITION_RECEIVED = USIC_CH_PCR_IICMode_PCRIEN_Msk,              /**< Stop
 230:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_EVENT_NACK = USIC_CH_PCR_IICMode_NACKIEN_Msk,                                /**< NACK
 231:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_EVENT_ARBITRATION_LOST = USIC_CH_PCR_IICMode_ARLIEN_Msk,                     /**< Arbi
 232:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_EVENT_SLAVE_READ_REQUEST = USIC_CH_PCR_IICMode_SRRIEN_Msk,                   /**< Slav
 233:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_EVENT_ERROR = USIC_CH_PCR_IICMode_ERRIEN_Msk,	                              /**< Error
 234:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_EVENT_ACK = USIC_CH_PCR_IICMode_ACKIEN_Msk                                   /**< ACK 
 235:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** } XMC_I2C_CH_EVENT_t;
 236:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 
 237:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** /**
 238:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @brief I2C input stage selection
 239:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  */
 240:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** typedef enum XMC_I2C_CH_INPUT
 241:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** {
 242:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_INPUT_SDA = 0U,   /**< selection of sda input stage */
 243:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** #if UC_FAMILY == XMC1
 244:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_INPUT_SDA1 = 3U,
 245:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_INPUT_SDA2 = 5U,
 246:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** #endif
 247:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_INPUT_SCL = 1U,  /**< selection of scl input stage */
 248:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** #if UC_FAMILY == XMC1
 249:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_INPUT_SCL1 = 4U
 250:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** #endif
 251:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** } XMC_I2C_CH_INPUT_t;
 252:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 
 253:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** /**
 254:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * I2C channel interrupt node pointers
 255:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  */
 256:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** typedef enum XMC_I2C_CH_INTERRUPT_NODE_POINTER
 257:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** {
 258:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT      = XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSM
 259:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER     = XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSM
 260:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_INTERRUPT_NODE_POINTER_RECEIVE             = XMC_USIC_CH_INTERRUPT_NODE_POINTER_RECEIV
 261:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_INTERRUPT_NODE_POINTER_ALTERNATE_RECEIVE   = XMC_USIC_CH_INTERRUPT_NODE_POINTER_ALTERN
 262:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_INTERRUPT_NODE_POINTER_PROTOCOL            = XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOC
 263:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** } XMC_I2C_CH_INTERRUPT_NODE_POINTER_t;
 264:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 
 265:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** /*******************************************************************************
 266:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * DATA STRUCTURES
 267:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *******************************************************************************/
 268:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** /**
 269:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @brief I2C_CH configuration structure
 270:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  */
 271:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** typedef struct XMC_I2C_CH_CONFIG
 272:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** {
 273:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   uint32_t baudrate;   /**< baud rate configuration upto max of 400KHz */
 274:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   bool normal_divider_mode; /**< Selects normal divider mode for baudrate generator instead of defa
 275:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   uint16_t address;    /**< slave address
 276:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****                             A 7-bit address needs to be left shifted it by 1.
 277:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****                             A 10-bit address needs to be ORed with XMC_I2C_10BIT_ADDR_GROUP. */
 278:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** } XMC_I2C_CH_CONFIG_t;
 279:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 
 280:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** /*******************************************************************************
 281:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * API PROTOTYPES
 282:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *******************************************************************************/
 283:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 
 284:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** #ifdef __cplusplus
 285:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** extern "C" {
 286:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** #endif
 287:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 
 288:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** /**
 289:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @param channel Constant pointer to USIC channel structure of type @ref XMC_USIC_CH_t
 290:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @param config  Constant pointer to I2C channel config structure of type @ref XMC_I2C_CH_CONFIG_t
 291:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @param init_brg Selects if the baudrate generator should be configured automatically.
 292:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 293:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @return None<br>
 294:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 295:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Description:</b><br>
 296:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * Initializes the I2C \a channel.<br>
 297:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 298:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par
 299:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * Configures the data format in SCTR register. Sets the slave address, baud rate. Enables transmit
 300:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * and disables parity generation.<br>
 301:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 302:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Related APIs:</b><br>
 303:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * XMC_USIC_CH_Enable()\n\n
 304:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  */
 305:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** void XMC_I2C_CH_InitEx(XMC_USIC_CH_t *const channel, const XMC_I2C_CH_CONFIG_t *const config, bool 
 306:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 
 307:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** /**
 308:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @param channel Constant pointer to USIC channel structure of type @ref XMC_USIC_CH_t
 309:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @param config  Constant pointer to I2C channel config structure of type @ref XMC_I2C_CH_CONFIG_t
 310:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 311:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @return None<br>
 312:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 313:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Description:</b><br>
 314:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * Initializes the I2C \a channel.<br>
 315:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 316:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par
 317:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * Configures the data format in SCTR register. Sets the slave address, baud rate. Enables transmit
 318:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * and disables parity generation.<br>
 319:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 320:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Related APIs:</b><br>
 321:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * XMC_USIC_CH_Enable()\n\n
 322:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  */
 323:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** __STATIC_INLINE void XMC_I2C_CH_Init(XMC_USIC_CH_t *const channel, const XMC_I2C_CH_CONFIG_t *const
 324:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** {
 325:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_I2C_CH_InitEx(channel, config, true);
 326:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** }
 327:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 
 328:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** /**
 329:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @param channel Constant pointer to USIC channel structure of type @ref XMC_USIC_CH_t
 330:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @param rate  baud rate of I2C channel
 331:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 332:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @return None<br>
 333:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 334:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Description:</b><br>
 335:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * Sets the rate of I2C \a channel.
 336:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 337:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Note:</b><br>
 338:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * Standard over sampling is considered if rate <= 100KHz and fast over sampling is considered if r
 339:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 340:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Related APIs:</b><br>
 341:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * XMC_USIC_CH_SetBaudrate()\n\n
 342:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  */
 343:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** XMC_I2C_CH_STATUS_t XMC_I2C_CH_SetBaudrate(XMC_USIC_CH_t *const channel, const uint32_t rate);
 344:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 
 345:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** /**
 346:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @param channel Constant pointer to USIC channel structure of type @ref XMC_USIC_CH_t
 347:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @param rate  baud rate of I2C channel
 348:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @param normal_divider_mode Selects normal divider mode for baudrate generator instead of default
 349:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 350:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @return None<br>
 351:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 352:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Description:</b><br>
 353:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * Sets the rate of I2C \a channel.
 354:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 355:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Note:</b><br>
 356:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * Standard over sampling is considered if rate <= 100KHz and fast over sampling is considered if r
 357:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 358:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Related APIs:</b><br>
 359:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * XMC_USIC_CH_SetBaudrate()\n\n
 360:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  */
 361:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** XMC_I2C_CH_STATUS_t XMC_I2C_CH_SetBaudrateEx(XMC_USIC_CH_t *const channel, uint32_t rate, bool norm
 362:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 
 363:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** /**
 364:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @param channel Constant pointer to USIC channel structure of type @ref XMC_USIC_CH_t
 365:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 366:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @return None<br>
 367:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 368:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Description:</b><br>
 369:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * Starts the I2C \a channel.
 370:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 371:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par
 372:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * Sets the USIC input operation mode to I2C mode using CCR register.
 373:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 374:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Related APIs:</b><br>
 375:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * XMC_USIC_CH_SetMode()\n\n
 376:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  */
 377:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** __STATIC_INLINE void XMC_I2C_CH_Start(XMC_USIC_CH_t *const channel)
 378:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** {
 379:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_USIC_CH_SetMode(channel, XMC_USIC_CH_OPERATING_MODE_I2C);
 380:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** }
 381:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 
 382:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** /**
 383:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @param channel Constant pointer to USIC channel structure of type @ref XMC_USIC_CH_t
 384:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 385:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @return @ref XMC_I2C_CH_STATUS_t<br>
 386:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 387:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Description:</b><br>
 388:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * Stops the I2C \a channel.<br>
 389:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 390:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par
 391:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * Sets the USIC input operation to IDLE mode using CCR register.
 392:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 393:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Related APIs:</b><br>
 394:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * XMC_USIC_CH_SetMode()\n\n
 395:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  */
 396:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** XMC_I2C_CH_STATUS_t XMC_I2C_CH_Stop(XMC_USIC_CH_t *const channel);
 397:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 
 398:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** /**
 399:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @param channel Constant pointer to USIC channel structure of type @ref XMC_USIC_CH_t
 400:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @param service_request Service request number in the range of 0-5
 401:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @return None<br>
 402:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 403:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Description:</b><br>
 404:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * Sets the interrupt node for protocol interrupt.<br>
 405:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 406:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par
 407:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * To generate interrupt for an event, node pointer should be configured with service request numbe
 408:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * The NVIC node gets linked to the interrupt event by doing so.<br>
 409:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 410:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Note:</b><br>
 411:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * NVIC node should be separately enabled to generate the interrupt. After setting the node pointer
 412:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 413:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Related APIs:</b><br>
 414:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * XMC_I2C_CH_EnableEvent(), NVIC_SetPriority(), NVIC_EnableIRQ(), XMC_I2C_CH_SetInputSource()<br>
 415:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  */
 416:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** __STATIC_INLINE void XMC_I2C_CH_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
 417:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****     const uint8_t service_request)
 418:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** {
 698              	 .loc 3 418 0
 699              	 .cfi_startproc
 700              	 
 701              	 
 702 0000 80B5     	 push {r7,lr}
 703              	.LCFI84:
 704              	 .cfi_def_cfa_offset 8
 705              	 .cfi_offset 7,-8
 706              	 .cfi_offset 14,-4
 707 0002 82B0     	 sub sp,sp,#8
 708              	.LCFI85:
 709              	 .cfi_def_cfa_offset 16
 710 0004 00AF     	 add r7,sp,#0
 711              	.LCFI86:
 712              	 .cfi_def_cfa_register 7
 713 0006 7860     	 str r0,[r7,#4]
 714 0008 0B46     	 mov r3,r1
 715 000a FB70     	 strb r3,[r7,#3]
 419:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_USIC_CH_SetInterruptNodePointer(channel, XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL, service
 716              	 .loc 3 419 0
 717 000c FB78     	 ldrb r3,[r7,#3]
 718 000e 7868     	 ldr r0,[r7,#4]
 719 0010 1021     	 movs r1,#16
 720 0012 1A46     	 mov r2,r3
 721 0014 FFF7FEFF 	 bl XMC_USIC_CH_SetInterruptNodePointer
 420:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** }
 722              	 .loc 3 420 0
 723 0018 0837     	 adds r7,r7,#8
 724              	.LCFI87:
 725              	 .cfi_def_cfa_offset 8
 726 001a BD46     	 mov sp,r7
 727              	.LCFI88:
 728              	 .cfi_def_cfa_register 13
 729              	 
 730 001c 80BD     	 pop {r7,pc}
 731              	 .cfi_endproc
 732              	.LFE212:
 734 001e 00BF     	 .section .text.XMC_I2C_CH_GetStatusFlag,"ax",%progbits
 735              	 .align 2
 736              	 .thumb
 737              	 .thumb_func
 739              	XMC_I2C_CH_GetStatusFlag:
 740              	.LFB217:
 421:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 
 422:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 
 423:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** /**
 424:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 425:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * 				  \b Range: @ref XMC_I2C0_CH0, @ref XMC_I2C0_CH1,@ref XMC_I2C1_CH0,@ref XMC_I2C1_CH1,@ref XM
 426:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @param  interrupt_node Interrupt node pointer to be configured. \n
 427:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * 						  \b Range: @ref XMC_I2C_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT,
 428:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * 						  			@ref XMC_I2C_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER etc.
 429:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @param service_request Service request number.\n
 430:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * 						  \b Range: 0 to 5.
 431:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @return None
 432:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 433:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Description</b><br>
 434:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * Sets the interrupt node for USIC channel events. \n\n
 435:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * For an event to generate interrupt, node pointer should be configured with service request(SR0, 
 436:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * The NVIC node gets linked to the interrupt event by doing so.<br>
 437:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * Note: NVIC node should be separately enabled to generate the interrupt.
 438:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 439:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Related APIs:</b><BR>
 440:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * XMC_I2C_CH_EnableEvent() \n\n\n
 441:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  */
 442:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** __STATIC_INLINE void XMC_I2C_CH_SelectInterruptNodePointer(XMC_USIC_CH_t *const channel,
 443:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****     const XMC_I2C_CH_INTERRUPT_NODE_POINTER_t interrupt_node,
 444:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****     const uint32_t service_request)
 445:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** {
 446:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_USIC_CH_SetInterruptNodePointer(channel, (XMC_USIC_CH_INTERRUPT_NODE_POINTER_t)interrupt_node
 447:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****                                       (uint32_t)service_request);
 448:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** }
 449:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 
 450:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** /**
 451:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 452:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * 				   \b Range: @ref XMC_I2C0_CH0, @ref XMC_I2C0_CH1,@ref XMC_I2C1_CH0,@ref XMC_I2C1_CH1,@ref X
 453:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @param  service_request_line service request number of the event to be triggered. \n
 454:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * 			\b Range: 0 to 5.
 455:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @return None
 456:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 457:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Description</b><br>
 458:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * Trigger a I2C interrupt service request.\n\n
 459:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * When the I2C service request is triggered, the NVIC interrupt associated with it will be
 460:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * generated if enabled.
 461:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 462:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Related APIs:</b><BR>
 463:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * XMC_I2C_CH_SelectInterruptNodePointer() \n\n\n
 464:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  */
 465:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** __STATIC_INLINE void XMC_I2C_CH_TriggerServiceRequest(XMC_USIC_CH_t *const channel, const uint32_t 
 466:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** {
 467:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_USIC_CH_TriggerServiceRequest(channel, (uint32_t)service_request_line);
 468:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** }
 469:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 
 470:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** /**
 471:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @param channel Constant pointer to USIC channel structure of type @ref XMC_USIC_CH_t
 472:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @param input I2C channel input stage of type @ref XMC_I2C_CH_INPUT_t
 473:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @param source Input source select for the input stage(0->DX0A, 1->DX1A, .. 7->DX7G)
 474:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @return None<br>
 475:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 476:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Description:</b><br>
 477:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * Sets the input source for I2C \a channel.<br>
 478:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * Defines the input stage for the corresponding input line.
 479:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 480:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @note After configuring the input source for corresponding channel, interrupt node pointer is se
 481:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 482:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Related APIs:</b><br>
 483:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * XMC_USIC_CH_SetInptSource(), XMC_USIC_CH_SetInterruptNodePointer()
 484:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 485:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  */
 486:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** __STATIC_INLINE void XMC_I2C_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_I2C_CH_INPUT
 487:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** {
 488:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   channel->DXCR[input] =  (uint32_t)(channel->DXCR[input] & (~USIC_CH_DX0CR_INSW_Msk)) | USIC_CH_DX
 489:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   XMC_USIC_CH_SetInputSource(channel, (XMC_USIC_CH_INPUT_t)input, source);
 490:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** }
 491:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 
 492:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** /**
 493:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @param channel Constant pointer to USIC channel structure of type @ref XMC_USIC_CH_t
 494:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @param address I2C slave address
 495:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @return None<br>
 496:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 497:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Description:</b><br>
 498:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * Sets the I2C \a channel slave address.<br>
 499:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 500:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par
 501:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * Address is set in PCR_IICMode register by checking if it is in 10-bit address group or 7-bit add
 502:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * (If first five bits of address are assigned with 0xF0, then address mode is 10-bit mode otherwis
 503:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @note A 7-bit address should include an additional bit at the LSB for read/write indication. For
 504:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * be provided as 0x0a. A 10-bit address should be provided with the identifier 0b11110xx at the mo
 505:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * address 0x305 should be provided as 0x7b05(bitwise OR with 0x7800).
 506:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 507:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Related APIs:</b><br>
 508:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * XMC_I2C_CH_GetSlaveAddress()\n\n
 509:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  */
 510:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** void XMC_I2C_CH_SetSlaveAddress(XMC_USIC_CH_t *const channel, const uint16_t address);
 511:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 
 512:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** /**
 513:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @param channel Constant pointer to USIC channel handler of type @ref XMC_USIC_CH_t
 514:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @return uint16_t Slave address<br>
 515:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 516:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Description:</b><br>
 517:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * Gets the I2C \a channel slave address.<br>
 518:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 519:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par
 520:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * Returns the address using PCR_IICMode register by checking if it is in 10-bit address group or 7
 521:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * (If first five bits of address are assigned with 0xF0, then address mode is considered as 10-bit
 522:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @note A 7-bit address will include an additional bit at the LSB. For example, address 0x05 will 
 523:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * 10-bit address will not include the 10-bit address identifier 0b11110xx at the most signifcant b
 524:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 525:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Related APIs:</b><br>
 526:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * XMC_I2C_CH_SetSlaveAddress()\n\n
 527:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  */
 528:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** uint16_t XMC_I2C_CH_GetSlaveAddress(const XMC_USIC_CH_t *const channel);
 529:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 
 530:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** /**
 531:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @param channel Constant pointer to USIC channel structure of type @ref XMC_USIC_CH_t
 532:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @param addr I2C master address
 533:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @param command read/write command
 534:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @return None<br>
 535:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 536:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Description:</b><br>
 537:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * Starts the I2C master \a channel.<br>
 538:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 539:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par
 540:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * Sends the Start condition with read/write command by updating IN/TBUF register based on FIFO/non
 541:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @note Address(addr) should reserve an additional bit at the LSB for read/write indication. For e
 542:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * be provided as 0x0a. If the address is 10-bit, only most significant bits with the 10-bit identi
 543:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * For example, if the 10-bit address is 0x305, the address should be provided as 0xf6(prepend with
 544:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * followed by 1-bit field for read/write).
 545:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 546:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Related APIs:</b><br>
 547:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * XMC_I2C_CH_MasterTransmit(), XMC_USIC_CH_GetTransmitBufferStatus()\n\n
 548:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  */
 549:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** void XMC_I2C_CH_MasterStart(XMC_USIC_CH_t *const channel, const uint16_t addr, const XMC_I2C_CH_CMD
 550:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 
 551:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** /**
 552:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @param channel Constant pointer to USIC channel structure of type @ref XMC_USIC_CH_t
 553:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @param addr I2C master address
 554:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @param command read/write command
 555:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @return None<br>
 556:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 557:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Description:</b><br>
 558:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * Sends the repeated start condition from I2C master \a channel.<br>
 559:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 560:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par
 561:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * Sends the repeated start condition with read/write command by updating IN/TBUF register based on
 562:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @note Address(addr) should reserve an additional bit at the LSB for read/write indication. For e
 563:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * be provided as 0x0a. If the address is 10-bit, only most significant bits with the 10-bit identi
 564:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * For example, if the 10-bit address is 0x305, the address should be provided as 0xf6(prepend with
 565:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * followed by 1-bit field for read/write).
 566:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 567:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Related APIs:</b><br>
 568:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * XMC_I2C_CH_MasterTransmit(), XMC_USIC_CH_GetTransmitBufferStatus()\n\n
 569:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  */
 570:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** void XMC_I2C_CH_MasterRepeatedStart(XMC_USIC_CH_t *const channel, const uint16_t addr, const XMC_I2
 571:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 
 572:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** /**
 573:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @param channel Constant pointer to USIC channel structure of type @ref XMC_USIC_CH_t
 574:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @return None<br>
 575:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 576:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Description:</b><br>
 577:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * Stops the I2C master \a channel.<br>
 578:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 579:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par
 580:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   * Reads the transmit buffer status is busy or not and thereby updates IN/TBUF register based on F
 581:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 582:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Related APIs:</b><br>
 583:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * XMC_I2C_CH_MasterTransmit(), XMC_USIC_CH_GetTransmitBufferStatus()\n\n
 584:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  */
 585:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** void XMC_I2C_CH_MasterStop(XMC_USIC_CH_t *const channel);
 586:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 
 587:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** /**
 588:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @param channel Constant pointer to USIC channel structure of type @ref XMC_USIC_CH_t
 589:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @param data data to transmit from I2C \a channel
 590:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @return None<br>
 591:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 592:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Description:</b><br>
 593:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * Transmit the data from the I2C master \a channel.<br>
 594:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 595:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par
 596:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * Reads the transmit buffer status is busy or not and thereby updates IN/TBUF register based on FI
 597:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 598:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Related APIs:</b><br>
 599:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * XMC_USIC_CH_GetTransmitBufferStatus()\n\n
 600:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  */
 601:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** void XMC_I2C_CH_MasterTransmit(XMC_USIC_CH_t *const channel, const uint8_t data);
 602:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 
 603:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** /**
 604:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @param channel Constant pointer to USIC channel structure of type @ref XMC_USIC_CH_t
 605:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @param data data to transmit from I2C \a channel
 606:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @return None<br>
 607:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 608:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Description:</b><br>
 609:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * Transmit the data from the I2C slave \a channel.<br>
 610:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 611:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par
 612:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * Reads the transmit buffer status is busy or not and thereby updates IN/TBUF register based on FI
 613:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 614:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Related APIs:</b><br>
 615:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * XMC_USIC_CH_GetTransmitBufferStatus(),XMC_I2C_CH_ClearStatusFlag()\n\n
 616:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  */
 617:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** void XMC_I2C_CH_SlaveTransmit(XMC_USIC_CH_t *const channel, const uint8_t data);
 618:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 
 619:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** /**
 620:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @param channel Constant pointer to USIC channel structure of type @ref XMC_USIC_CH_t
 621:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @return None<br>
 622:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 623:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Description:</b><br>
 624:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * Sends the Ack request from I2C master \a channel.<br>
 625:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 626:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par
 627:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** * Reads the transmit buffer status is busy or not and thereby updates IN/TBUF register based on FIF
 628:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 629:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Related APIs:</b><br>
 630:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * XMC_I2C_CH_MasterTransmit()\n\n
 631:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  */
 632:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** void XMC_I2C_CH_MasterReceiveAck(XMC_USIC_CH_t *const channel);
 633:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 
 634:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** /**
 635:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @param channel Constant pointer to USIC channel structure of type @ref XMC_USIC_CH_t
 636:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @return None<br>
 637:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 638:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Description:</b><br>
 639:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * Sends the Nack request from I2C master \a channel.<br>
 640:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 641:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par
 642:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * Reads the transmit buffer status is busy or not and thereby updates IN/TBUF register based on FI
 643:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 644:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Related APIs:</b><br>
 645:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * XMC_I2C_CH_MasterTransmit()\n\n
 646:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  */
 647:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** void XMC_I2C_CH_MasterReceiveNack(XMC_USIC_CH_t *const channel);
 648:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 
 649:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** /**
 650:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @param channel Constant pointer to USIC channel structure of type @ref XMC_USIC_CH_t
 651:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @return uint8_t OUTR/RBUF register data<br>
 652:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 653:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Description:</b><br>
 654:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * Reads the data from I2C \a channel.<br>
 655:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 656:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par
 657:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * Data is read by using OUTR/RBUF register based on FIFO/non-FIFO modes.
 658:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 659:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Related APIs:</b><br>
 660:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * XMC_I2C_CH_MasterTransmit()\n\n
 661:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  */
 662:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** uint8_t XMC_I2C_CH_GetReceivedData(const XMC_USIC_CH_t *const channel);
 663:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 
 664:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** /**
 665:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @param channel Constant pointer to USIC channel structure of type @ref XMC_USIC_CH_t
 666:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @return uint8_t Receiver status flag<br>
 667:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 668:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Description:</b><br>
 669:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * Gets the receiver status of I2C \a channel using RBUF register of bits 8-12 which gives informat
 670:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 671:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Related APIs:</b><br>
 672:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * XMC_I2C_CH_MasterTransmit()\n\n
 673:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  */
 674:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** __STATIC_INLINE uint8_t XMC_I2C_CH_GetReceiverStatusFlag(XMC_USIC_CH_t *const channel)
 675:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** {
 676:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   return ((uint8_t)((channel->RBUF) >> 8U));
 677:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** }
 678:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 
 679:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** /**
 680:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @param channel Constant pointer to USIC channel structure of type @ref XMC_USIC_CH_t
 681:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @param event ORed values of @ref XMC_I2C_CH_EVENT_t enum
 682:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @return None<br>
 683:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 684:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Description:</b><br>
 685:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * Enables the input parameter @ref XMC_I2C_CH_EVENT_t event using PCR_IICMode register.
 686:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 687:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Related APIs:</b><br>
 688:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * XMC_I2C_CH_DisableEvent()\n\n
 689:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  */
 690:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** void XMC_I2C_CH_EnableEvent(XMC_USIC_CH_t *const channel, uint32_t event);
 691:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 
 692:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** /**
 693:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @param channel Constant pointer to USIC channel structure of type @ref XMC_USIC_CH_t
 694:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @param event ORed values of @ref XMC_I2C_CH_EVENT_t enum
 695:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @return None<br>
 696:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 697:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Description:</b><br>
 698:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * Disables the input parameter @ref XMC_I2C_CH_EVENT_t event using PCR_IICMode register.
 699:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 700:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Related APIs:</b><br>
 701:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * XMC_I2C_CH_EnableEvent()\n\n
 702:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  */
 703:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** void XMC_I2C_CH_DisableEvent(XMC_USIC_CH_t *const channel, uint32_t event);
 704:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 
 705:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** /**
 706:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @param channel Constant pointer to USIC channel structure of type @ref XMC_USIC_CH_t
 707:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @return uint32_t Status byte<br>
 708:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 709:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Description:</b><br>
 710:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * Retrieves the status byte of I2C \a channel using PSR_IICMode register.\n
 711:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 712:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Related APIs:</b><br>
 713:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * XMC_I2C_CH_ClearStatusFlag()\n\n
 714:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  */
 715:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** __STATIC_INLINE uint32_t XMC_I2C_CH_GetStatusFlag(XMC_USIC_CH_t *const channel)
 716:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** {
 741              	 .loc 3 716 0
 742              	 .cfi_startproc
 743              	 
 744              	 
 745              	 
 746 0000 80B4     	 push {r7}
 747              	.LCFI89:
 748              	 .cfi_def_cfa_offset 4
 749              	 .cfi_offset 7,-4
 750 0002 83B0     	 sub sp,sp,#12
 751              	.LCFI90:
 752              	 .cfi_def_cfa_offset 16
 753 0004 00AF     	 add r7,sp,#0
 754              	.LCFI91:
 755              	 .cfi_def_cfa_register 7
 756 0006 7860     	 str r0,[r7,#4]
 717:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   return (channel->PSR_IICMode);
 757              	 .loc 3 717 0
 758 0008 7B68     	 ldr r3,[r7,#4]
 759 000a 9B6C     	 ldr r3,[r3,#72]
 718:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** }
 760              	 .loc 3 718 0
 761 000c 1846     	 mov r0,r3
 762 000e 0C37     	 adds r7,r7,#12
 763              	.LCFI92:
 764              	 .cfi_def_cfa_offset 4
 765 0010 BD46     	 mov sp,r7
 766              	.LCFI93:
 767              	 .cfi_def_cfa_register 13
 768              	 
 769 0012 5DF8047B 	 ldr r7,[sp],#4
 770              	.LCFI94:
 771              	 .cfi_restore 7
 772              	 .cfi_def_cfa_offset 0
 773 0016 7047     	 bx lr
 774              	 .cfi_endproc
 775              	.LFE217:
 777              	 .section .text.XMC_I2C_CH_ClearStatusFlag,"ax",%progbits
 778              	 .align 2
 779              	 .thumb
 780              	 .thumb_func
 782              	XMC_I2C_CH_ClearStatusFlag:
 783              	.LFB218:
 719:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** 
 720:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** /**
 721:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @param channel Constant pointer to USIC channel structure of type @ref XMC_USIC_CH_t
 722:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @param flag Status flag
 723:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * @return None<br>
 724:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 725:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Description:</b><br>
 726:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * Clears the status flag of I2C \a channel by setting the input parameter \a flag in PSCR register
 727:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  *
 728:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * \par<b>Related APIs:</b><br>
 729:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  * XMC_I2C_CH_GetStatusFlag()\n\n
 730:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****  */
 731:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** __STATIC_INLINE void XMC_I2C_CH_ClearStatusFlag(XMC_USIC_CH_t *const channel, uint32_t flag)
 732:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** {
 784              	 .loc 3 732 0
 785              	 .cfi_startproc
 786              	 
 787              	 
 788              	 
 789 0000 80B4     	 push {r7}
 790              	.LCFI95:
 791              	 .cfi_def_cfa_offset 4
 792              	 .cfi_offset 7,-4
 793 0002 83B0     	 sub sp,sp,#12
 794              	.LCFI96:
 795              	 .cfi_def_cfa_offset 16
 796 0004 00AF     	 add r7,sp,#0
 797              	.LCFI97:
 798              	 .cfi_def_cfa_register 7
 799 0006 7860     	 str r0,[r7,#4]
 800 0008 3960     	 str r1,[r7]
 733:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h ****   channel->PSCR |= flag;
 801              	 .loc 3 733 0
 802 000a 7B68     	 ldr r3,[r7,#4]
 803 000c DA6C     	 ldr r2,[r3,#76]
 804 000e 3B68     	 ldr r3,[r7]
 805 0010 1A43     	 orrs r2,r2,r3
 806 0012 7B68     	 ldr r3,[r7,#4]
 807 0014 DA64     	 str r2,[r3,#76]
 734:C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/XMCLib/inc\xmc_i2c.h **** }
 808              	 .loc 3 734 0
 809 0016 0C37     	 adds r7,r7,#12
 810              	.LCFI98:
 811              	 .cfi_def_cfa_offset 4
 812 0018 BD46     	 mov sp,r7
 813              	.LCFI99:
 814              	 .cfi_def_cfa_register 13
 815              	 
 816 001a 5DF8047B 	 ldr r7,[sp],#4
 817              	.LCFI100:
 818              	 .cfi_restore 7
 819              	 .cfi_def_cfa_offset 0
 820 001e 7047     	 bx lr
 821              	 .cfi_endproc
 822              	.LFE218:
 824              	 .section .text.I2C_MASTER_SetRXFIFOTriggerLimit,"ax",%progbits
 825              	 .align 2
 826              	 .thumb
 827              	 .thumb_func
 829              	I2C_MASTER_SetRXFIFOTriggerLimit:
 830              	.LFB229:
 831              	 .file 4 "../Dave/Generated/I2C_MASTER/i2c_master.h"
   1:../Dave/Generated/I2C_MASTER/i2c_master.h **** /**
   2:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @file i2c_master.h
   3:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @date 2021-01-08
   4:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
   5:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * NOTE:
   6:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * This file is generated by DAVE. Any manual modification done to this file will be lost when the 
   7:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * regenerated.
   8:../Dave/Generated/I2C_MASTER/i2c_master.h ****  */
   9:../Dave/Generated/I2C_MASTER/i2c_master.h **** /**
  10:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @cond
  11:../Dave/Generated/I2C_MASTER/i2c_master.h ****  **************************************************************************************************
  12:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * I2C_MASTER v4.1.34 Configures USIC channel to transmit & receive data using I2C protocol.
  13:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
  14:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Copyright (c) 2015-2020, Infineon Technologies AG
  15:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * All rights reserved.
  16:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
  17:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  18:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * following conditions are met:
  19:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
  20:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  21:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * disclaimer.
  22:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
  23:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  24:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * following disclaimer in the documentation and/or other materials provided with the distribution.
  25:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
  26:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  27:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * products derived from this software without specific prior written permission.
  28:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
  29:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  30:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  31:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  32:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  33:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  34:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  35:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  36:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
  37:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  38:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * with Infineon Technologies AG (dave@infineon.com).
  39:../Dave/Generated/I2C_MASTER/i2c_master.h ****  **************************************************************************************************
  40:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
  41:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Change History
  42:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * --------------
  43:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
  44:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * 2015-02-16:
  45:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     - Initial version<br>
  46:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
  47:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * 2015-06-10:
  48:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     - AbortTransmit and AbortReceive API return type modified. <br>
  49:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
  50:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * 2015-08-31:
  51:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     - DMA support APIs added
  52:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * 2015-10-20:
  53:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     - Code snippets updated
  54:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * 2016-08-18:
  55:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     - Documentation of slave address formatting improved.
  56:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * 2017-11-17:
  57:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     - Added tx_irqn and rx_irqn to I2C_MASTER_CONFIG_t
  58:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * 2017-12-20:
  59:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     - Added I2C_MASTER_FlushTxFifo(), I2C_MASTER_FlushRxFifo(), I2C_MASTER_DisableOutputs(), I2C
  60:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
  61:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * 2019-16-09:
  62:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     - Added I2C_MASTER_START_TRANSMIT_RETRIES to control the wait to see the START symbol in the
  63:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     - Added I2C_MASTER_STATUS_BUS_ERROR as possible return value from I2C_MASTER_StartTransmitIR
  64:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
  65:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * 2021-01-08:
  66:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     - Modified check for minimum XMCLib version
  67:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
  68:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @endcond
  69:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
  70:../Dave/Generated/I2C_MASTER/i2c_master.h ****  */
  71:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
  72:../Dave/Generated/I2C_MASTER/i2c_master.h **** #ifndef I2C_MASTER_H
  73:../Dave/Generated/I2C_MASTER/i2c_master.h **** #define I2C_MASTER_H
  74:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
  75:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
  76:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
  77:../Dave/Generated/I2C_MASTER/i2c_master.h **** /**************************************************************************************************
  78:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * HEADER FILES
  79:../Dave/Generated/I2C_MASTER/i2c_master.h ****  **************************************************************************************************
  80:../Dave/Generated/I2C_MASTER/i2c_master.h **** #include "xmc_gpio.h"
  81:../Dave/Generated/I2C_MASTER/i2c_master.h **** #include "xmc_i2c.h"
  82:../Dave/Generated/I2C_MASTER/i2c_master.h **** #include "i2c_master_conf.h"
  83:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
  84:../Dave/Generated/I2C_MASTER/i2c_master.h **** #if(UC_FAMILY == XMC4)
  85:../Dave/Generated/I2C_MASTER/i2c_master.h **** #if ((I2C_MASTER_DMA_TX_ENABLED == 1) || (I2C_MASTER_DMA_RX_ENABLED == 1))
  86:../Dave/Generated/I2C_MASTER/i2c_master.h **** #include "GLOBAL_DMA/global_dma.h"
  87:../Dave/Generated/I2C_MASTER/i2c_master.h **** #endif
  88:../Dave/Generated/I2C_MASTER/i2c_master.h **** #endif
  89:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
  90:../Dave/Generated/I2C_MASTER/i2c_master.h **** #include "DAVE_Common.h"
  91:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
  92:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
  93:../Dave/Generated/I2C_MASTER/i2c_master.h **** typedef void(*i2c_master_fptr_cbhandler)(void);
  94:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
  95:../Dave/Generated/I2C_MASTER/i2c_master.h **** /**************************************************************************************************
  96:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * MACROS
  97:../Dave/Generated/I2C_MASTER/i2c_master.h ****  **************************************************************************************************
  98:../Dave/Generated/I2C_MASTER/i2c_master.h **** #define I2C_MASTER_XMC_LIB_MAJOR_VERSION 2
  99:../Dave/Generated/I2C_MASTER/i2c_master.h **** #define I2C_MASTER_XMC_LIB_MINOR_VERSION 0
 100:../Dave/Generated/I2C_MASTER/i2c_master.h **** #define I2C_MASTER_XMC_LIB_PATCH_VERSION 0
 101:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
 102:../Dave/Generated/I2C_MASTER/i2c_master.h **** #if !((XMC_LIB_MAJOR_VERSION > I2C_MASTER_XMC_LIB_MAJOR_VERSION) ||\
 103:../Dave/Generated/I2C_MASTER/i2c_master.h ****       ((XMC_LIB_MAJOR_VERSION == I2C_MASTER_XMC_LIB_MAJOR_VERSION) && (XMC_LIB_MINOR_VERSION > I2C_
 104:../Dave/Generated/I2C_MASTER/i2c_master.h ****       ((XMC_LIB_MAJOR_VERSION == I2C_MASTER_XMC_LIB_MAJOR_VERSION) && (XMC_LIB_MINOR_VERSION == I2C
 105:../Dave/Generated/I2C_MASTER/i2c_master.h **** #error "I2C_MASTER requires XMC Peripheral Library v2.0.0 or higher"
 106:../Dave/Generated/I2C_MASTER/i2c_master.h **** #endif
 107:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
 108:../Dave/Generated/I2C_MASTER/i2c_master.h **** #ifndef I2C_MASTER_START_TRANSMIT_RETRIES
 109:../Dave/Generated/I2C_MASTER/i2c_master.h **** #define I2C_MASTER_START_TRANSMIT_RETRIES (0x7fff)
 110:../Dave/Generated/I2C_MASTER/i2c_master.h **** #endif
 111:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
 112:../Dave/Generated/I2C_MASTER/i2c_master.h **** /**************************************************************************************************
 113:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * ENUMS
 114:../Dave/Generated/I2C_MASTER/i2c_master.h ****  **************************************************************************************************
 115:../Dave/Generated/I2C_MASTER/i2c_master.h **** /**
 116:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @ingroup I2C_MASTER_enumerations
 117:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @{
 118:../Dave/Generated/I2C_MASTER/i2c_master.h ****  */
 119:../Dave/Generated/I2C_MASTER/i2c_master.h **** /**
 120:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Initialization status.
 121:../Dave/Generated/I2C_MASTER/i2c_master.h ****  */
 122:../Dave/Generated/I2C_MASTER/i2c_master.h **** typedef enum I2C_MASTER_STATUS
 123:../Dave/Generated/I2C_MASTER/i2c_master.h **** {
 124:../Dave/Generated/I2C_MASTER/i2c_master.h ****   I2C_MASTER_STATUS_SUCCESS = 0U,           /*!< I2C_MASTER SUCCESS */
 125:../Dave/Generated/I2C_MASTER/i2c_master.h ****   I2C_MASTER_STATUS_FAILURE = 1U,           /*!< I2C_MASTER FAILURE */
 126:../Dave/Generated/I2C_MASTER/i2c_master.h ****   I2C_MASTER_STATUS_BUSY = 2U,              /*!< I2C_MASTER BUSY */
 127:../Dave/Generated/I2C_MASTER/i2c_master.h ****   I2C_MASTER_STATUS_UNSUPPORTED_MODE = 3U,  /*!< I2C_MASTER UNSUPPORTED MODE */
 128:../Dave/Generated/I2C_MASTER/i2c_master.h ****   I2C_MASTER_STATUS_BUS_ERROR = 4U          /*!< I2C_MASTER BUS_ERROR */
 129:../Dave/Generated/I2C_MASTER/i2c_master.h **** } I2C_MASTER_STATUS_t;
 130:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
 131:../Dave/Generated/I2C_MASTER/i2c_master.h **** /**
 132:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Direction
 133:../Dave/Generated/I2C_MASTER/i2c_master.h ****  */
 134:../Dave/Generated/I2C_MASTER/i2c_master.h **** typedef enum I2C_MASTER_DIRECTION
 135:../Dave/Generated/I2C_MASTER/i2c_master.h **** {
 136:../Dave/Generated/I2C_MASTER/i2c_master.h ****   I2C_MASTER_DIRECTION_TRANSMIT = 0U,   /*!< Direction indicates transmit */
 137:../Dave/Generated/I2C_MASTER/i2c_master.h ****   I2C_MASTER_DIRECTION_RECEIVE = 1U     /*!< Direction indicates receive */
 138:../Dave/Generated/I2C_MASTER/i2c_master.h **** } I2C_MASTER_DIRECTION_t;
 139:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
 140:../Dave/Generated/I2C_MASTER/i2c_master.h **** /**
 141:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @brief Enum used to identify the transfer type used for either transmit or receive function.
 142:../Dave/Generated/I2C_MASTER/i2c_master.h ****  */
 143:../Dave/Generated/I2C_MASTER/i2c_master.h **** typedef enum I2C_MASTER_TRANSFER_MODE
 144:../Dave/Generated/I2C_MASTER/i2c_master.h **** {
 145:../Dave/Generated/I2C_MASTER/i2c_master.h ****   I2C_MASTER_TRANSFER_MODE_INTERRUPT,  /**< Implement data transmit or receive using interrupts */
 146:../Dave/Generated/I2C_MASTER/i2c_master.h ****   I2C_MASTER_TRANSFER_MODE_DMA,        /**< Implement data transmit or receive using DMA */
 147:../Dave/Generated/I2C_MASTER/i2c_master.h ****   I2C_MASTER_TRANSFER_MODE_DIRECT      /**< This configuration exposes signals for external APP con
 148:../Dave/Generated/I2C_MASTER/i2c_master.h **** } I2C_MASTER_TRANSFER_MODE_t;
 149:../Dave/Generated/I2C_MASTER/i2c_master.h **** /**
 150:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @}
 151:../Dave/Generated/I2C_MASTER/i2c_master.h ****  */
 152:../Dave/Generated/I2C_MASTER/i2c_master.h **** /**************************************************************************************************
 153:../Dave/Generated/I2C_MASTER/i2c_master.h **** * DATA STRUCTURES
 154:../Dave/Generated/I2C_MASTER/i2c_master.h **** ***************************************************************************************************
 155:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
 156:../Dave/Generated/I2C_MASTER/i2c_master.h **** /**
 157:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @ingroup I2C_MASTER_datastructures
 158:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @{
 159:../Dave/Generated/I2C_MASTER/i2c_master.h ****  */
 160:../Dave/Generated/I2C_MASTER/i2c_master.h **** /**
 161:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @brief Structure for DMA configuration.
 162:../Dave/Generated/I2C_MASTER/i2c_master.h ****  */
 163:../Dave/Generated/I2C_MASTER/i2c_master.h **** #if ((I2C_MASTER_DMA_TX_ENABLED == 1) || (I2C_MASTER_DMA_RX_ENABLED == 1))
 164:../Dave/Generated/I2C_MASTER/i2c_master.h **** typedef struct I2C_MASTER_DMA_CONFIG
 165:../Dave/Generated/I2C_MASTER/i2c_master.h **** {
 166:../Dave/Generated/I2C_MASTER/i2c_master.h ****   const XMC_DMA_CH_CONFIG_t * dma_ch_config;   /**< Pointer to the DMA channel configuration.*/
 167:../Dave/Generated/I2C_MASTER/i2c_master.h ****   GLOBAL_DMA_t * global_dma;                   /**< Global DMA handle */
 168:../Dave/Generated/I2C_MASTER/i2c_master.h ****   uint8_t dma_channel;                         /**< DMA channel number */
 169:../Dave/Generated/I2C_MASTER/i2c_master.h **** } I2C_MASTER_DMA_CONFIG_t;
 170:../Dave/Generated/I2C_MASTER/i2c_master.h **** #endif
 171:../Dave/Generated/I2C_MASTER/i2c_master.h **** /**
 172:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @brief Constant structure for holding the configuration parameters of I2C channel.
 173:../Dave/Generated/I2C_MASTER/i2c_master.h ****  */
 174:../Dave/Generated/I2C_MASTER/i2c_master.h **** typedef struct I2C_MASTER_CONFIG
 175:../Dave/Generated/I2C_MASTER/i2c_master.h **** {
 176:../Dave/Generated/I2C_MASTER/i2c_master.h ****    const XMC_I2C_CH_CONFIG_t *brg_config;             /*!< Basic I2C configuration from the GUI wit
 177:../Dave/Generated/I2C_MASTER/i2c_master.h **** #if (I2C_MASTER_DMA_TX_ENABLED == 1)
 178:../Dave/Generated/I2C_MASTER/i2c_master.h ****    const I2C_MASTER_DMA_CONFIG_t * const transmit_dma_config; /**< Pointer to the DMA channel confi
 179:../Dave/Generated/I2C_MASTER/i2c_master.h ****                                                                    data transmission.*/
 180:../Dave/Generated/I2C_MASTER/i2c_master.h **** #endif
 181:../Dave/Generated/I2C_MASTER/i2c_master.h **** #if (I2C_MASTER_DMA_RX_ENABLED == 1)
 182:../Dave/Generated/I2C_MASTER/i2c_master.h ****    const I2C_MASTER_DMA_CONFIG_t * const receive_dma_config;  /**< Pointer to the DMA channel confi
 183:../Dave/Generated/I2C_MASTER/i2c_master.h ****                                                                    data reception.*/
 184:../Dave/Generated/I2C_MASTER/i2c_master.h **** #endif
 185:../Dave/Generated/I2C_MASTER/i2c_master.h ****    i2c_master_fptr_cbhandler fptr_i2c_config;         /*!< Function pointer to configure the MUX va
 186:../Dave/Generated/I2C_MASTER/i2c_master.h ****    i2c_master_fptr_cbhandler fptr_i2c_enable_io;      /*!< Function pointer to enable SDA/SCL outpu
 187:../Dave/Generated/I2C_MASTER/i2c_master.h ****    i2c_master_fptr_cbhandler fptr_i2c_disable_io;     /*!< Function pointer to disable SDA/SCL outp
 188:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
 189:../Dave/Generated/I2C_MASTER/i2c_master.h ****    i2c_master_fptr_cbhandler tx_cbhandler;            /*!< Function pointer to hold the callback fu
 190:../Dave/Generated/I2C_MASTER/i2c_master.h ****                                                            called when the transmission is complete
 191:../Dave/Generated/I2C_MASTER/i2c_master.h ****    i2c_master_fptr_cbhandler rx_cbhandler;            /*!< Function pointer to hold the callback fu
 192:../Dave/Generated/I2C_MASTER/i2c_master.h ****                                                            called when the reception is complete*/
 193:../Dave/Generated/I2C_MASTER/i2c_master.h ****    i2c_master_fptr_cbhandler nack_cbhandler;          /*!< Function pointer to hold the callback fu
 194:../Dave/Generated/I2C_MASTER/i2c_master.h ****                                                            called when nack is received*/
 195:../Dave/Generated/I2C_MASTER/i2c_master.h ****    i2c_master_fptr_cbhandler arbitration_cbhandler;   /*!< Function pointer to hold the callback fu
 196:../Dave/Generated/I2C_MASTER/i2c_master.h ****                                                            called when arbitration lost is occured*
 197:../Dave/Generated/I2C_MASTER/i2c_master.h ****    i2c_master_fptr_cbhandler error_cbhandler;         /*!< Function pointer to hold the callback fu
 198:../Dave/Generated/I2C_MASTER/i2c_master.h ****                                                            called when error is detected.*/
 199:../Dave/Generated/I2C_MASTER/i2c_master.h ****    I2C_MASTER_TRANSFER_MODE_t transmit_mode;          /**< Mode used for transmitting data. Data ca
 200:../Dave/Generated/I2C_MASTER/i2c_master.h ****                                                            interrupt, DMA or direct(using polling o
 201:../Dave/Generated/I2C_MASTER/i2c_master.h ****    I2C_MASTER_TRANSFER_MODE_t receive_mode;           /**< Mode used for receiving data. Data can b
 202:../Dave/Generated/I2C_MASTER/i2c_master.h ****                                                            interrupt, DMA or direct(using polling o
 203:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
 204:../Dave/Generated/I2C_MASTER/i2c_master.h ****    XMC_USIC_CH_FIFO_SIZE_t txFIFO_size;               /*!< TxFIFO size configuration*/
 205:../Dave/Generated/I2C_MASTER/i2c_master.h ****    XMC_USIC_CH_FIFO_SIZE_t rxFIFO_size;               /*!< RxFIFO size configuration*/
 206:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
 207:../Dave/Generated/I2C_MASTER/i2c_master.h ****    IRQn_Type tx_irqn;
 208:../Dave/Generated/I2C_MASTER/i2c_master.h ****    IRQn_Type rx_irqn; 
 209:../Dave/Generated/I2C_MASTER/i2c_master.h **** } I2C_MASTER_CONFIG_t;
 210:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
 211:../Dave/Generated/I2C_MASTER/i2c_master.h **** /**
 212:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @brief Structure to hold the dynamic variables for the I2C_MASTER communication.
 213:../Dave/Generated/I2C_MASTER/i2c_master.h ****  */
 214:../Dave/Generated/I2C_MASTER/i2c_master.h **** typedef struct I2C_MASTER_RUNTIME
 215:../Dave/Generated/I2C_MASTER/i2c_master.h **** {
 216:../Dave/Generated/I2C_MASTER/i2c_master.h ****   uint8_t * tx_data;                     /*!< Pointer to the transmit data buffer*/
 217:../Dave/Generated/I2C_MASTER/i2c_master.h ****   uint8_t * rx_data;                     /*!< Pointer to the receive data buffer*/
 218:../Dave/Generated/I2C_MASTER/i2c_master.h ****   uint32_t tx_data_count;                /*!< Number of bytes of data to be transmitted*/
 219:../Dave/Generated/I2C_MASTER/i2c_master.h ****   volatile uint32_t tx_data_index;       /*!< Index to the byte to be transmitted next in the tx_da
 220:../Dave/Generated/I2C_MASTER/i2c_master.h ****   uint32_t rx_data_count;                /*!< Number of bytes of data to be received*/
 221:../Dave/Generated/I2C_MASTER/i2c_master.h **** #if (I2C_MASTER_DMA_RX_ENABLED == 1)
 222:../Dave/Generated/I2C_MASTER/i2c_master.h ****   uint32_t rx_dma_data_count;            /*!< Number of bytes of data to be received-DMA mode*/
 223:../Dave/Generated/I2C_MASTER/i2c_master.h ****   uint32_t rx_dma_data_index;            /*!< Index of bytes of data to be received-DMA mode*/
 224:../Dave/Generated/I2C_MASTER/i2c_master.h **** #endif
 225:../Dave/Generated/I2C_MASTER/i2c_master.h ****   volatile uint32_t rx_data_index;       /*!< Indicates the number of bytes currently available in 
 226:../Dave/Generated/I2C_MASTER/i2c_master.h ****   volatile uint32_t direction;           /*!< Indicates TRANSMIT/RECEIVE */
 227:../Dave/Generated/I2C_MASTER/i2c_master.h ****   uint32_t send_stop;                    /*!< Indicates to stop the I2C */
 228:../Dave/Generated/I2C_MASTER/i2c_master.h ****   uint32_t send_nack;                    /*!< Indicates to send nack */
 229:../Dave/Generated/I2C_MASTER/i2c_master.h ****   uint8_t tx_ack_sr;                         /*!< Service request number assigned to transmit inter
 230:../Dave/Generated/I2C_MASTER/i2c_master.h ****   uint8_t rx_sr;                         /*!< Service request number assigned to receive interrupts
 231:../Dave/Generated/I2C_MASTER/i2c_master.h ****   volatile bool tx_busy;                 /*!< Status flag to indicate busy when a transmission is a
 232:../Dave/Generated/I2C_MASTER/i2c_master.h ****   volatile bool rx_busy;                 /*!< Status flag to indicate busy when a reception is assi
 233:../Dave/Generated/I2C_MASTER/i2c_master.h ****   volatile bool bus_acquired;            /*!< flag to indicate whether bus is acquired or not */
 234:../Dave/Generated/I2C_MASTER/i2c_master.h **** } I2C_MASTER_RUNTIME_t;
 235:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
 236:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
 237:../Dave/Generated/I2C_MASTER/i2c_master.h **** /**
 238:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @brief Handler structure with pointers to dynamic and static parameters.
 239:../Dave/Generated/I2C_MASTER/i2c_master.h ****  */
 240:../Dave/Generated/I2C_MASTER/i2c_master.h **** typedef struct I2C_MASTER
 241:../Dave/Generated/I2C_MASTER/i2c_master.h **** {
 242:../Dave/Generated/I2C_MASTER/i2c_master.h ****   XMC_USIC_CH_t *channel;                    /*!< USIC channel*/
 243:../Dave/Generated/I2C_MASTER/i2c_master.h ****   const I2C_MASTER_CONFIG_t * const config;  /*!< I2C configuration structure pointer*/
 244:../Dave/Generated/I2C_MASTER/i2c_master.h ****   I2C_MASTER_RUNTIME_t * const runtime;      /*!< Pointer to the structure holding all variables,
 245:../Dave/Generated/I2C_MASTER/i2c_master.h ****    	                                               that can change at runtime*/
 246:../Dave/Generated/I2C_MASTER/i2c_master.h **** } I2C_MASTER_t;
 247:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
 248:../Dave/Generated/I2C_MASTER/i2c_master.h **** /**
 249:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @}
 250:../Dave/Generated/I2C_MASTER/i2c_master.h ****  */
 251:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
 252:../Dave/Generated/I2C_MASTER/i2c_master.h **** #ifdef __cplusplus
 253:../Dave/Generated/I2C_MASTER/i2c_master.h **** extern "C" {
 254:../Dave/Generated/I2C_MASTER/i2c_master.h **** #endif
 255:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
 256:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
 257:../Dave/Generated/I2C_MASTER/i2c_master.h **** /**
 258:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @ingroup I2C_MASTER_apidoc
 259:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @{
 260:../Dave/Generated/I2C_MASTER/i2c_master.h ****  */
 261:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
 262:../Dave/Generated/I2C_MASTER/i2c_master.h **** /**************************************************************************************************
 263:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * API PROTOTYPES
 264:../Dave/Generated/I2C_MASTER/i2c_master.h ****  **************************************************************************************************
 265:../Dave/Generated/I2C_MASTER/i2c_master.h **** /**
 266:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @brief Get I2C_MASTER APP version.
 267:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @return \a DAVE_APP_VERSION_t APP version information (major, minor and patch number)
 268:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 269:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * \par<b>Description: </b><br>
 270:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * The function can be used to check application software compatibility with a
 271:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * specific version of the APP.
 272:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 273:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @code
 274:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #include "DAVE.h"
 275:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 276:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  int main(void)
 277:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  {
 278:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    DAVE_APP_VERSION_t version;
 279:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    DAVE_Init();
 280:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    version = I2C_MASTER_GetAppVersion();
 281:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    if(version.major != 4U)
 282:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    {
 283:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    }
 284:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    while(1)
 285:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    {}
 286:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    return 0;
 287:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  }
 288:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @endcode<BR> </p>
 289:../Dave/Generated/I2C_MASTER/i2c_master.h ****  */
 290:../Dave/Generated/I2C_MASTER/i2c_master.h **** DAVE_APP_VERSION_t I2C_MASTER_GetAppVersion(void);
 291:../Dave/Generated/I2C_MASTER/i2c_master.h **** /**
 292:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @brief This function initializes the I2C_MASTER APP based on user provided configuration.
 293:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 294:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @return None
 295:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 296:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * \par<b>Description: </b><br>
 297:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * I2C configurations like channel selection,baud rate setting,
 298:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * FIFO configuration etc are done in this API.
 299:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Protocol specific interrupts can also be enabled using the I2C_MASTER_Init
 300:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * function.
 301:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 302:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Pre-requisite: Instantiate I2C_MASTER APP and generate code before using below code snippet.
 303:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @code
 304:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 305:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * #include "DAVE.h"
 306:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * int main(void)
 307:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * {
 308:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *   // Initializing the modules and the multiplexer
 309:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *   DAVE_Init(); // I2C_MASTER_Init will be called from DAVE_Init()
 310:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *   while(1)
 311:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *   {}
 312:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *   return 0;
 313:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * }
 314:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @endcode<BR> </p>
 315:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 316:../Dave/Generated/I2C_MASTER/i2c_master.h ****  */
 317:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
 318:../Dave/Generated/I2C_MASTER/i2c_master.h **** I2C_MASTER_STATUS_t I2C_MASTER_Init(const I2C_MASTER_t *const handle);
 319:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
 320:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
 321:../Dave/Generated/I2C_MASTER/i2c_master.h **** /**
 322:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @brief  Receives the data from I2C slave device.
 323:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  handle I2C device handle of type I2C_MASTER_t*
 324:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  send_start Flag to indicate that the start condition need to be send.
 325:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  address I2C slave device address.
 326:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  data buffer to receive data.
 327:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  count The number of bytes to be received from slave.
 328:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  send_stop The flag to indicate that the stop condition need to be send.
 329:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  send_nack The flag to indicate that the NACK condition need to be send for the last byte
 330:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @return @ref I2C_MASTER_STATUS_t Status.
 331:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * \par<b>NOTE: </b><br>
 332:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * I2C_MASTER_Receive API can be used in Interrupt and Direct modes.\n
 333:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Address(address) should reserve an additional bit at the LSB for read/write indication. For exam
 334:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * be provided as 0x0a. If the address is 10-bit, only most significant bits with the 10-bit identi
 335:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * For example, if the 10-bit address is 0x305, the address should be provided as 0xf6(prepend with
 336:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * followed by 1-bit field for read/write).\n
 337:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Pre-requisite: Instantiate I2C_MASTER APP and generate code before using below code snippet.
 338:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 339:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @code
 340:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 341:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #include "DAVE.h"
 342:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #define SLAVE_ADDRESS 0xA0
 343:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #define BYTES_TO_READ 10
 344:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #define BYTES_TO_TRANSMIT 10
 345:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 346:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  typedef enum PCA9502_REGADDR {
 347:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    IO_DIR    = 0xA << 3,
 348:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    IO_STATE  = 0xB << 3,
 349:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    IO_INTE   = 0xC << 3,
 350:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    IO_CTRL   = 0xE << 3
 351:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  } PCA9502_REGADDR_t;
 352:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
 353:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  uint8_t mem_address[2];
 354:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  uint8_t data = 0x55;
 355:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  uint8_t rx_data;
 356:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 357:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  int main(void)
 358:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  {
 359:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *   DAVE_STATUS_t init_status;  
 360:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *   init_status = DAVE_Init();
 361:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *   if(init_status == DAVE_STATUS_SUCCESS)
 362:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *   {
 363:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     mem_address[0] = IO_STATE;//memory which need to be read from slave
 364:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     //Write data to IO EXPANDER
 365:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     I2C_MASTER_Transmit(&I2C_MASTER_0,true,SLAVE_ADDRESS,mem_address,1,false);
 366:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     while(I2C_MASTER_IsTxBusy(&I2C_MASTER_0));
 367:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 368:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     I2C_MASTER_Transmit(&I2C_MASTER_0,false,SLAVE_ADDRESS,&data,1,true);
 369:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     while(I2C_MASTER_IsTxBusy(&I2C_MASTER_0));
 370:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
 371:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     //Read data from IO EXPANDER
 372:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     I2C_MASTER_Transmit(&I2C_MASTER_0,true,SLAVE_ADDRESS,mem_address,1,false);
 373:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     while(I2C_MASTER_IsTxBusy(&I2C_MASTER_0));
 374:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 375:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     I2C_MASTER_Receive(&I2C_MASTER_0,true,SLAVE_ADDRESS,&rx_data,1,true,true);
 376:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     while(I2C_MASTER_IsRxBusy(&I2C_MASTER_0));
 377:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *   }
 378:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *   while(1)
 379:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *   { }
 380:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  return 0;
 381:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * }
 382:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 383:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @endcode<BR> </p>
 384:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 385:../Dave/Generated/I2C_MASTER/i2c_master.h ****  */
 386:../Dave/Generated/I2C_MASTER/i2c_master.h **** I2C_MASTER_STATUS_t I2C_MASTER_Receive(I2C_MASTER_t *handle, bool send_start, const uint32_t addres
 387:../Dave/Generated/I2C_MASTER/i2c_master.h ****                                        uint8_t * data, const uint32_t count, bool send_stop, bool s
 388:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
 389:../Dave/Generated/I2C_MASTER/i2c_master.h **** /**
 390:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @brief Transmits data to I2C slave device.
 391:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 392:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  handle I2C device handle of type I2C_MASTER_t*
 393:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  send_start The flag to indicate that the start condition need to be send.
 394:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  address I2C slave device address.
 395:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  data buffer containing the data to transmit.
 396:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  size The number of bytes to be send to slave.
 397:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  send_stop The flag to indicate that the stop condition need to be send.
 398:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 399:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @return @ref I2C_MASTER_STATUS_t Status.
 400:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * \par<b>NOTE: </b><br>
 401:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * I2C_MASTER_Transmit API can be used in Interrupt and Direct modes.\n
 402:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Address(address) should reserve an additional bit at the LSB for read/write indication. For exam
 403:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * be provided as 0x0a. If the address is 10-bit, only most significant bits with the 10-bit identi
 404:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * For example, if the 10-bit address is 0x305, the address should be provided as 0xf6(prepend with
 405:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * followed by 1-bit field for read/write). \n
 406:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Pre-requisite: Instantiate I2C_MASTER APP and generate code before using below code snippet.
 407:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * 
 408:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @code
 409:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 410:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #include "DAVE.h"
 411:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #define SLAVE_ADDRESS (0xA0)
 412:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  typedef enum PCA9502_REGADDR {
 413:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    IO_DIR    = 0xA << 3,
 414:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    IO_STATE  = 0xB << 3,
 415:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    IO_INTE   = 0xC << 3,
 416:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    IO_CTRL   = 0xE << 3
 417:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  } PCA9502_REGADDR_t;
 418:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 419:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  uint8_t tx_buffer[64] = {0x01,0x02,0x03,0x04,0x05};
 420:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  uint8_t mem_address[2];
 421:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 422:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  int main(void)
 423:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  {
 424:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    DAVE_STATUS_t init_status;
 425:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    init_status = DAVE_Init();
 426:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    if(init_status == DAVE_STATUS_SUCCESS)
 427:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    {
 428:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      mem_address[0] = IO_STATE;//memory which need to be read from slave
 429:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      //Write data to IO EXPANDER
 430:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_Transmit(&I2C_MASTER_0,true,SLAVE_ADDRESS,mem_address,1,false);
 431:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(I2C_MASTER_IsTxBusy(&I2C_MASTER_0));
 432:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 433:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_Transmit(&I2C_MASTER_0,false,SLAVE_ADDRESS,tx_buffer,5,true);
 434:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(I2C_MASTER_IsTxBusy(&I2C_MASTER_0));
 435:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    }
 436:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    while(1)
 437:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    { }
 438:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
 439:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *   return 0;
 440:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * }
 441:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 442:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @endcode<BR> </p>
 443:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 444:../Dave/Generated/I2C_MASTER/i2c_master.h ****  */
 445:../Dave/Generated/I2C_MASTER/i2c_master.h **** I2C_MASTER_STATUS_t I2C_MASTER_Transmit(I2C_MASTER_t *handle, bool send_start, const uint32_t addre
 446:../Dave/Generated/I2C_MASTER/i2c_master.h **** 		                                uint8_t *data, const uint32_t size, bool send_stop);
 447:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
 448:../Dave/Generated/I2C_MASTER/i2c_master.h **** /**
 449:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @brief Get the I2C flag status.
 450:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 451:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  handle I2C device handle of type I2C_MASTER_t*
 452:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  flagtype   single or multiple flags, whose status need to be checked.
 453:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *			 	      bitwise OR operation on elements of enum XMC_I2C_CH_STATUS_FLAG_t can be used to selec
 454:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *                    multiple flags.
 455:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 456:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @return uint32_t Flag status.
 457:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 458:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Pre-requisite: Instantiate I2C_MASTER APP and generate code before using below code snippet.
 459:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 460:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @code
 461:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 462:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #include "DAVE.h"
 463:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 464:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #define SLAVE_ADDRESS (0xA0)
 465:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  int main(void)
 466:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  {
 467:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    DAVE_STATUS_t init_status;
 468:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    init_status = DAVE_Init();
 469:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    if(init_status == DAVE_STATUS_SUCCESS)
 470:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    {
 471:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_SendStart(&I2C_MASTER_0, SLAVE_ADDRESS, XMC_I2C_CH_CMD_WRITE);
 472:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(I2C_MASTER_GetFlagStatus(&I2C_MASTER_0, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U)
 473:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      {
 474:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *       // wait for ACK
 475:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      }
 476:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    }
 477:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    while(1)
 478:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    {}
 479:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 480:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *   return 0;
 481:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  }
 482:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 483:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @endcode<BR> </p>
 484:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 485:../Dave/Generated/I2C_MASTER/i2c_master.h ****  */
 486:../Dave/Generated/I2C_MASTER/i2c_master.h **** uint32_t I2C_MASTER_GetFlagStatus(const I2C_MASTER_t *handle, uint32_t flagtype);
 487:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
 488:../Dave/Generated/I2C_MASTER/i2c_master.h **** /**
 489:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @brief Clear the I2C flag status.
 490:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 491:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  handle I2C device handle of type I2C_MASTER_t*
 492:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  flagtype   single or multiple flags, whose status need to be checked.
 493:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *                    The bitwise OR operation on elements of enum XMC_I2C_CH_STATUS_FLAG_t can be 
 494:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *                    multiple flags.
 495:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 496:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @return None <BR>
 497:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Pre-requisite: Instantiate I2C_MASTER APP and generate code before using below code snippet.
 498:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @code
 499:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 500:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #include "DAVE.h"
 501:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 502:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #define SLAVE_ADDRESS (0xA0)
 503:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  int main(void)
 504:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  {
 505:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    DAVE_STATUS_t init_status;
 506:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 507:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    init_status = DAVE_Init();
 508:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    if(init_status == DAVE_STATUS_SUCCESS)
 509:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    {
 510:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_SendStart(&I2C_MASTER_0, SLAVE_ADDRESS, XMC_I2C_CH_CMD_WRITE);
 511:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(I2C_MASTER_GetFlagStatus(&I2C_MASTER_0, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U)
 512:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      {
 513:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *       // wait for ACK
 514:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      }
 515:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_ClearFlag(&I2C_MASTER_0,XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
 516:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    }
 517:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    while(1)
 518:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    {}
 519:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 520:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *   return 0;
 521:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * }
 522:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @endcode<BR> </p>
 523:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 524:../Dave/Generated/I2C_MASTER/i2c_master.h ****  */
 525:../Dave/Generated/I2C_MASTER/i2c_master.h **** void I2C_MASTER_ClearFlag(const I2C_MASTER_t *handle, uint32_t flagtype);
 526:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
 527:../Dave/Generated/I2C_MASTER/i2c_master.h **** /**
 528:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @brief Aborts the ongoing data transmission.
 529:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param handle  I2C_MASTER APP handle pointer of type @ref I2C_MASTER_t
 530:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @return I2C_MASTER_STATUS_t status
 531:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 532:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * \par<b>Description:</b><br>
 533:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * If there is a transmission in progress, it will be stopped. Once the transmission is stopped, 
 534:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * user can start a new transmission without delay.
 535:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 536:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Pre-requisite: Instantiate I2C_MASTER APP and generate code before using below code snippet.
 537:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 538:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 539:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Example Usage:
 540:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @code
 541:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 542:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
 543:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #define SLAVE_ADDRESS 0xA0
 544:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  uint8_t tx_buf[50] = "ABCDEFGHIJKLMNOPQRSTUVWXYZ";
 545:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
 546:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  int main(void)
 547:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  {
 548:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    DAVE_STATUS_t init_status;
 549:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    init_status = DAVE_Init();
 550:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    if(init_status == DAVE_STATUS_SUCCESS)
 551:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    {
 552:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_Transmit(&I2C_MASTER_0, true, SLAVE_ADDRESS, &tx_buf[0], 16, true);
 553:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_AbortTransmit(&I2C_MASTER_0);
 554:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_SendStop(&I2C_MASTER_0);
 555:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_Transmit(&I2C_MASTER_0, true, SLAVE_ADDRESS, &tx_buf[0], 16, true);
 556:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(I2C_MASTER_IsTxBusy(&I2C_MASTER_0));
 557:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    }
 558:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    while(1U)
 559:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    {
 560:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    }
 561:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 562:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    return 1U;
 563:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  }
 564:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 565:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @endcode
 566:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 567:../Dave/Generated/I2C_MASTER/i2c_master.h ****  */
 568:../Dave/Generated/I2C_MASTER/i2c_master.h **** I2C_MASTER_STATUS_t I2C_MASTER_AbortTransmit(const I2C_MASTER_t *const handle);
 569:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
 570:../Dave/Generated/I2C_MASTER/i2c_master.h **** /**
 571:../Dave/Generated/I2C_MASTER/i2c_master.h **** * @brief Stops the active data reception request.
 572:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param handle I2C_MASTER APP handle pointer of type @ref I2C_MASTER_t
 573:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @return I2C_MASTER_STATUS_t status
 574:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 575:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * \par<b>Description:</b><br>
 576:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * If a reception is in progress, it will be stopped. When a reception request
 577:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * is active, user will not be able to place a new receive request till the active
 578:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * reception is complete. This API can stop the progressing reception to make
 579:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * a new receive request.
 580:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 581:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Pre-requisite: Instantiate I2C_MASTER APP and generate code before using below code snippet.
 582:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 583:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Example Usage:
 584:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @code
 585:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 586:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
 587:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #define SLAVE_ADDRESS 0xA0
 588:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  int main(void)
 589:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  {
 590:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *   uint8_t rx_buf[25];
 591:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *   uint8_t tx_buf[2];
 592:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *   DAVE_STATUS_t init_status;
 593:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *   init_status = DAVE_Init();
 594:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *   if(init_status == DAVE_STATUS_SUCCESS)
 595:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *   {
 596:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     //send the address from which data to be transfered
 597:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     tx_buf[0] = 0;
 598:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     I2C_MASTER_Transmit(&I2C_MASTER_0, true, SLAVE_ADDRESS, &tx_buf[0], 1, false);
 599:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     while(I2C_MASTER_IsTxBusy(&I2C_MASTER_0));
 600:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     I2C_MASTER_Receive(&I2C_MASTER_0, true, SLAVE_ADDRESS, &rx_buf[0], 16, true, true);
 601:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     I2C_MASTER_AbortReceive(&I2C_MASTER_0);
 602:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     I2C_MASTER_SendStop(&I2C_MASTER_0);
 603:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     I2C_MASTER_Transmit(&I2C_MASTER_0, true, SLAVE_ADDRESS, &tx_buf[0], 1, false);
 604:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     while(I2C_MASTER_IsTxBusy(&I2C_MASTER_0));
 605:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     I2C_MASTER_Receive(&I2C_MASTER_0, true, SLAVE_ADDRESS, &rx_buf[0], 16, true, true);
 606:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     while(I2C_MASTER_IsRxBusy(&I2C_MASTER_0));
 607:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *   }
 608:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *   while(1U)
 609:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *   {
 610:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *   }
 611:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 612:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *   return 1U;
 613:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * }
 614:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 615:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @endcode
 616:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 617:../Dave/Generated/I2C_MASTER/i2c_master.h ****  */
 618:../Dave/Generated/I2C_MASTER/i2c_master.h **** I2C_MASTER_STATUS_t I2C_MASTER_AbortReceive(const I2C_MASTER_t *const handle);
 619:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
 620:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
 621:../Dave/Generated/I2C_MASTER/i2c_master.h **** #if (I2C_MASTER_DMA_TX_ENABLED == 1U) || defined(DOXYGEN)
 622:../Dave/Generated/I2C_MASTER/i2c_master.h **** /**
 623:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @brief Registers a request for transmitting data over I2C channel using DMA.
 624:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 625:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  handle  I2C_MASTER APP handle pointer of type @ref I2C_MASTER_t
 626:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  block_size size of the block
 627:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  addr    address\n
 628:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * \b Range: minimum= 1, maximum= 4095.
 629:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 630:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @return  I2C_MASTER_STATUS_t: Status of transmit request.\n
 631:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *                        @ref I2C_MASTER_STATUS_SUCCESS if the request is accepted.\n
 632:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *                        @ref I2C_MASTER_STATUS_BUSY if a transmission is in progress.\n
 633:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 634:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * <i>Imp Note:</i> Return value should be validated by user to ensure that the
 635:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * request is registered.
 636:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 637:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * \par<b>Description:</b><br>
 638:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * The data transmission is accomplished using DMA. User can configure a callback function in the A
 639:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * When the data is fully transmitted, the callback function will be executed. The function uses AP
 640:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * structure to store the status of transmission.
 641:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * This function only registers a data transmission request, if there is no active transmission in 
 642:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Actual data transmission happens through DMA channel.
 643:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * A maximum of 4095 bytes can be transmitted in one API call. This limit is because of the DMA sin
 644:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Callback function is executed when all the data bytes are transmitted.
 645:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * If a callback function is not configured, user has to poll for the value of \a tx_busy flag of
 646:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * the APP handle structure( \a handle->runtime->tx_busy ) to check for
 647:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * the completion of data transmission.
 648:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * If data more than the block size of 4095 have to be transmitted, user will have to transmit them
 649:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * calls to this API.
 650:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * \par<b>NOTE: </b><br>
 651:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * I2C_MASTER_StartTransmitDMA API can be used in DMA mode.
 652:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Transmit should be configured as "DMA" mode in advanced settings tab. \n
 653:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Address(addr) should reserve an additional bit at the LSB for read/write indication. For example
 654:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * be provided as 0x0a. If the address is 10-bit, only most significant bits with the 10-bit identi
 655:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * For example, if the 10-bit address is 0x305, the address should be provided as 0xf6(prepend with
 656:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * followed by 1-bit field for read/write).<br>
 657:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Example Usage:
 658:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 659:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @code
 660:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 661:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
 662:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #define SLAVE_ADDRESS 0xA0
 663:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  uint8_t Send_Data[] = "Infineon Technologies";
 664:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  int main(void)
 665:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  {
 666:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    DAVE_STATUS_t init_status;
 667:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 668:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    init_status = DAVE_Init();
 669:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    if(init_status == DAVE_STATUS_SUCCESS)
 670:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    {
 671:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_SendStart(&I2C_MASTER_0, SLAVE_ADDRESS, XMC_I2C_CH_CMD_WRITE);
 672:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *	    while(I2C_MASTER_GetFlagStatus(&I2C_MASTER_0, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U)
 673:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *	    {
 674:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *	      // wait for ACK
 675:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *	    }
 676:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_ClearFlag(&I2C_MASTER_0,XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
 677:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      // write to address 0
 678:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_TransmitByte(&I2C_MASTER_0, 0x00);
 679:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *	    while(I2C_MASTER_GetFlagStatus(&I2C_MASTER_0, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U)
 680:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *	    {
 681:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *	      // wait for ACK
 682:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *	    }
 683:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_ClearFlag(&I2C_MASTER_0,XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
 684:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      // trigger the DMA
 685:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_StartTransmitDMA(&I2C_MASTER_0, sizeof(Send_Data), Send_Data);
 686:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(I2C_MASTER_IsTxBusy(&I2C_MASTER_0));
 687:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    }
 688:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    else
 689:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    {
 690:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      XMC_DEBUG("main: Application initialization failed");
 691:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(1U)
 692:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      {
 693:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      }
 694:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    }
 695:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    return 1U;
 696:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * }
 697:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @endcode
 698:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 699:../Dave/Generated/I2C_MASTER/i2c_master.h ****  */
 700:../Dave/Generated/I2C_MASTER/i2c_master.h **** I2C_MASTER_STATUS_t I2C_MASTER_StartTransmitDMA(const I2C_MASTER_t *const handle, uint32_t block_si
 701:../Dave/Generated/I2C_MASTER/i2c_master.h **** #endif
 702:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
 703:../Dave/Generated/I2C_MASTER/i2c_master.h **** #if (I2C_MASTER_DMA_RX_ENABLED == 1U) || defined(DOXYGEN)
 704:../Dave/Generated/I2C_MASTER/i2c_master.h **** /**
 705:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @brief Registers a request for receiving data over I2C_MASTER channel using DMA.
 706:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 707:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 708:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  handle  Pointer to I2C_MASTER_t handle structure
 709:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param block_size  size of the block
 710:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  addr  address \n
 711:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * \b Range: minimum= 1, maximum= 4095.
 712:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 713:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @return  I2C_MASTER_STATUS_t: Status for receive request.\n
 714:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *                        @ref I2C_MASTER_STATUS_SUCCESS if the request is accepted.\n
 715:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *                        @ref I2C_MASTER_STATUS_BUSY if a reception is in progress.\n
 716:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 717:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * \par<b>Description:</b><br>
 718:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Data will be received asynchronously. When the requested number of data bytes are received, opti
 719:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * configured callback function will be executed.
 720:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * This function only registers a request to receive a number of data bytes from a USIC channel.
 721:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * When all the requested number of data bytes are received, the configured callback function will 
 722:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * If a callback function is not configured, the user has to poll for the value of the variable, \a
 723:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * handle->runtime->rx_busy to be false. The value is updated to \a false when all the requested nu
 724:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * are received.
 725:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * A maximum of 4095 bytes can be received in one API call. This limit is because of the DMA single
 726:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 727:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * \par<b>NOTE: </b><br>: I2C_MASTER_StartReceiveDMA API can be used only in DMA mode
 728:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Receive should be configured as "DMA" mode in advanced settings tab \n
 729:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Address(addr) should reserve an additional bit at the LSB for read/write indication. For example
 730:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * be provided as 0x0a. If the address is 10-bit, only most significant bits with the 10-bit identi
 731:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * For example, if the 10-bit address is 0x305, the address should be provided as 0xf6(prepend with
 732:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * followed by 1-bit field for read/write).<br>
 733:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 734:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Example Usage:
 735:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @code
 736:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 737:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
 738:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #define SLAVE_ADDRESS 0xA0
 739:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  //Pre condition:
 740:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  //Transmit mode and receive mode should be configured to "DMA" in advanced settings tab
 741:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 742:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  uint8_t ReadData[256];
 743:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  int main(void)
 744:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  {
 745:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    DAVE_STATUS_t init_status;
 746:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 747:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    init_status = DAVE_Init();
 748:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    if(init_status == DAVE_STATUS_SUCCESS)
 749:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    {
 750:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_SendStart(&I2C_MASTER_0, SLAVE_ADDRESS, XMC_I2C_CH_CMD_WRITE);
 751:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *	    while(I2C_MASTER_GetFlagStatus(&I2C_MASTER_0, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U)
 752:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *	    {
 753:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *	      // wait for ACK
 754:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *	    }
 755:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_ClearFlag(&I2C_MASTER_0,XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
 756:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      // write to address 0
 757:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_TransmitByte(&I2C_MASTER_0, 0x00);
 758:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *	    while(I2C_MASTER_GetFlagStatus(&I2C_MASTER_0, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U)
 759:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *	    {
 760:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *	      // wait for ACK
 761:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *	    }
 762:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_ClearFlag(&I2C_MASTER_0,XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
 763:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_SendRepeatedStart(&I2C_MASTER_0, SLAVE_ADDRESS, XMC_I2C_CH_CMD_READ);
 764:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *	    while(I2C_MASTER_GetFlagStatus(&I2C_MASTER_0, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U)
 765:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *	    {
 766:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *	      // wait for ACK
 767:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *	    }
 768:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_ClearFlag(&I2C_MASTER_0,XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
 769:../Dave/Generated/I2C_MASTER/i2c_master.h ****  
 770:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_StartReceiveDMA(&I2C_MASTER_0, 200, ReadData);
 771:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(I2C_MASTER_IsRxBusy(&I2C_MASTER_0));
 772:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    }
 773:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    else
 774:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    {
 775:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      XMC_DEBUG("main: Application initialization failed");
 776:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(1U)
 777:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      {
 778:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      }
 779:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    }
 780:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    return 1U;
 781:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  }
 782:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  @endcode
 783:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 784:../Dave/Generated/I2C_MASTER/i2c_master.h ****  */
 785:../Dave/Generated/I2C_MASTER/i2c_master.h **** I2C_MASTER_STATUS_t I2C_MASTER_StartReceiveDMA(const I2C_MASTER_t *const handle, uint32_t block_siz
 786:../Dave/Generated/I2C_MASTER/i2c_master.h **** #endif
 787:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
 788:../Dave/Generated/I2C_MASTER/i2c_master.h **** #if (I2C_MASTER_INTERRUPT_TX_ENABLED == 1U)
 789:../Dave/Generated/I2C_MASTER/i2c_master.h **** /**
 790:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @brief Registers a request for transmitting data over I2C_MASTER channel.
 791:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 792:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  handle  I2C_MASTER APP handle pointer of type @ref I2C_MASTER_t
 793:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  send_start flag to indicate the start condition
 794:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  address slave address
 795:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  data    pointer to buffer
 796:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  size    number of bytes
 797:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  send_stop flag to indicate the stop condition\n
 798:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * \b Range: minimum= 1, maximum= maximum supported by uint32_t.
 799:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 800:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @return  I2C_MASTER_STATUS_t: Status of transmit request.\n
 801:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *                        @ref I2C_MASTER_STATUS_SUCCESS if the request is accepted.\n
 802:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *                        @ref I2C_MASTER_STATUS_BUSY if a transmission is in progress.\n
 803:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 804:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * <i>Imp Note:</i> Return value should be validated by user to ensure that the
 805:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * request is registered.
 806:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 807:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * \par<b>Description:</b><br>
 808:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * The data transmission is accomplished using transmit interrupt. User can configure a callback fu
 809:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * When the data is fully transmitted, the callback function will be executed. If transmit FIFO is 
 810:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * the trigger limit is set to 1. So the transmit interrupt will be generated when all the data in 
 811:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * from FIFO. The function uses APP handle's runtime structure to store the data pointer, count, da
 812:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * status of transmission. This function only registers a data transmission request if there is no 
 813:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * in progress.
 814:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Actual data transmission happens in the transmit interrupt service routine. A trigger is generat
 815:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * interrupt to start loading the data. If transmit FIFO is configured, the data is filled into the
 816:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Transmit interrupt will be generated next time when the transmit FIFO is empty. At this point of
 817:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * some more data to be transmitted, it is loaded to the FIFO again. When FIFO is not enabled, data
 818:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * byte at a time. On transmission of each byte an interrupt is generated and the next byte is tran
 819:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * interrupt service routine. Callback function is executed when all the data bytes are transmitted
 820:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * If a callback function is not configured, user has to poll for the value of \a tx_busy flag of t
 821:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * structure( \a handle->runtime->tx_busy ) to check for the completion of data transmission.<br>
 822:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * \par<b>NOTE: </b><br>: I2C_MASTER_StartTransmitIRQ API can be used only in Interrupt mode.
 823:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Transmit should be configured as "Interrupt" mode in advanced settings tab.\n
 824:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Address(address) should reserve an additional bit at the LSB for read/write indication. For exam
 825:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * be provided as 0x0a. If the address is 10-bit, only most significant bits with the 10-bit identi
 826:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * For example, if the 10-bit address is 0x305, the address should be provided as 0xf6(prepend with
 827:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * followed by 1-bit field for read/write).
 828:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 829:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @code
 830:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 831:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #include "DAVE.h"
 832:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #define SLAVE_ADDRESS 0xA0
 833:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  uint8_t tx_buffer[64] = {0x01,0x02,0x03,0x04,0x05};
 834:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  uint8_t mem_address[2];
 835:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 836:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  int main(void)
 837:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  {
 838:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    DAVE_STATUS_t init_status;
 839:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    init_status = DAVE_Init();
 840:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    if(init_status == DAVE_STATUS_SUCCESS)
 841:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    {
 842:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      mem_address[0] = 0x00;//memory which need to be read from slave
 843:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      //Write data to IO EXPANDER
 844:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_StartTransmitIRQ(&I2C_MASTER_0,true,SLAVE_ADDRESS,mem_address,1,false);
 845:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(I2C_MASTER_IsTxBusy(&I2C_MASTER_0));
 846:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 847:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_StartTransmitIRQ(&I2C_MASTER_0,false,SLAVE_ADDRESS,tx_buffer,64,true);
 848:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(I2C_MASTER_IsTxBusy(&I2C_MASTER_0));
 849:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    }
 850:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    while(1)
 851:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    { }
 852:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
 853:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    return 0;
 854:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  }
 855:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 856:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @endcode<BR> </p>
 857:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 858:../Dave/Generated/I2C_MASTER/i2c_master.h ****  */
 859:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
 860:../Dave/Generated/I2C_MASTER/i2c_master.h **** I2C_MASTER_STATUS_t I2C_MASTER_StartTransmitIRQ(I2C_MASTER_t *handle, bool send_start, const uint32
 861:../Dave/Generated/I2C_MASTER/i2c_master.h ****                                                 uint8_t *data, const uint32_t size, bool send_stop)
 862:../Dave/Generated/I2C_MASTER/i2c_master.h **** #endif
 863:../Dave/Generated/I2C_MASTER/i2c_master.h **** #if (I2C_MASTER_INTERRUPT_RX_ENABLED == 1U)
 864:../Dave/Generated/I2C_MASTER/i2c_master.h **** /**
 865:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @brief Registers a request for receiving data over I2C_MASTER channel.
 866:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 867:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 868:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  handle  Pointer to I2C_MASTER_t handle structure
 869:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  send_start flag to indicate the start condition
 870:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  address slave address
 871:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  data    pointer to buffer
 872:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  count    number of bytes
 873:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  send_stop flag to indicate the stop condition
 874:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  send_nack flag to indicate the nack condition\n
 875:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * \b Range: minimum= 1, maximum= maximum value supported by type uint32_t.
 876:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 877:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @return  I2C_MASTER_STATUS_t: Status for receive request.\n
 878:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *                        @ref I2C_MASTER_STATUS_SUCCESS if the request is accepted.\n
 879:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *                        @ref I2C_MASTER_STATUS_BUSY if a reception is in progress.\n
 880:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 881:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 882:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * \par<b>Description:</b><br>
 883:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Data will be received asynchronously. When the requested number of data bytes are received, opti
 884:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * configured callback function will be executed. Based on the UI configuration, either standard re
 885:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * receive FIFO is used for data reception. An interrupt is configured for reading received data fr
 886:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * function only registers a request to receive a number of data bytes from a USIC channel. If FIFO
 887:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * reception, the FIFO limit is dynamically configured to optimally utilize the CPU load.  When all
 888:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * of data bytes are received, the configured callback function will be executed. If a callback fun
 889:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * configured, the user has to poll for the value of the variable, \a handle->runtime->rx_busy to b
 890:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * is updated to \a false when all the requested number of data bytes are received.<br>
 891:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * \par<b>NOTE: </b><br>: I2C_MASTER_StartReceiveIRQ API can be used only in Interrupt mode.
 892:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Receive should be configured as "Interrupt" mode in advanced settings tab.\n
 893:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Address(address) should reserve an additional bit at the LSB for read/write indication. For exam
 894:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * be provided as 0x0a. If the address is 10-bit, only most significant bits with the 10-bit identi
 895:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * For example, if the 10-bit address is 0x305, the address should be provided as 0xf6(prepend with
 896:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * followed by 1-bit field for read/write).
 897:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 898:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @code
 899:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 900:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #include "DAVE.h"
 901:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #define SLAVE_ADDRESS 0xA0
 902:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  uint8_t rx_buffer[64];
 903:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  uint8_t mem_address[2];
 904:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 905:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  int main(void)
 906:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  {
 907:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    DAVE_STATUS_t init_status;
 908:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    init_status = DAVE_Init();
 909:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    if(init_status == DAVE_STATUS_SUCCESS)
 910:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    {
 911:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      mem_address[0] = 0x00;//memory which need to be read from slave
 912:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     //Write data to IO EXPANDER
 913:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     I2C_MASTER_StartTransmitIRQ(&I2C_MASTER_0,true,SLAVE_ADDRESS,mem_address,1,false);
 914:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     while(I2C_MASTER_IsTxBusy(&I2C_MASTER_0));
 915:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 916:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     I2C_MASTER_StartReceiveIRQ(&I2C_MASTER_0,true,SLAVE_ADDRESS,rx_buffer,64,true, true);
 917:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     while(I2C_MASTER_IsRxBusy(&I2C_MASTER_0));
 918:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    }
 919:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    while(1)
 920:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    { }
 921:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    return 0;
 922:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  }
 923:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 924:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @endcode<BR> </p>
 925:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 926:../Dave/Generated/I2C_MASTER/i2c_master.h ****  */
 927:../Dave/Generated/I2C_MASTER/i2c_master.h ****  I2C_MASTER_STATUS_t I2C_MASTER_StartReceiveIRQ(I2C_MASTER_t *handle, bool send_start, const uint32
 928:../Dave/Generated/I2C_MASTER/i2c_master.h ****                                                uint8_t * data, const uint32_t count, bool send_stop
 929:../Dave/Generated/I2C_MASTER/i2c_master.h **** #endif
 930:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
 931:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
 932:../Dave/Generated/I2C_MASTER/i2c_master.h **** /**
 933:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @brief Gets the transmit FIFO event flags.
 934:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 935:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  handle I2C_MASTER APP handle pointer of type @ref I2C_MASTER_t
 936:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 937:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @return uint32_t: Status of the STBI and TBERI bits in TRBSR register in
 938:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *                      their bit positions.\n
 939:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *                      \b Range: Use type @ref XMC_USIC_CH_TXFIFO_EVENT_t for the bitmask of event
 940:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 941:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * \par<b>Description:</b><br>
 942:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Function reads the value of TRBSR register. It masks the standard transmit buffer interrupt flag
 943:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * buffer error flag before providing the value.
 944:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * User has to mask the bits of interest before checking the status.
 945:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * \par<b>NOTE: </b><br>: Enable transmit fifo in Advanced settings tab. <br>
 946:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Example Usage:
 947:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 948:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @code
 949:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 950:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
 951:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #define SLAVE_ADDRESS 0xA0
 952:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  uint8_t mem_address[2];
 953:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  int main(void)
 954:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  {
 955:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    DAVE_STATUS_t init_status;
 956:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    init_status = DAVE_Init();
 957:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    if(init_status == DAVE_STATUS_SUCCESS)
 958:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    {
 959:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      mem_address[0] = 0x00;//memory which need to be read from slave
 960:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      //Configure transmit fifo trigger limit as 10
 961:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_SetTXFIFOTriggerLimit(&I2C_MASTER_0, 16, 10);
 962:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_StartTransmitIRQ(&I2C_MASTER_0,true,SLAVE_ADDRESS,mem_address,1,false);
 963:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(I2C_MASTER_IsTxBusy(&I2C_MASTER_0));
 964:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_StartTransmitIRQ(&I2C_MASTER_0,true,SLAVE_ADDRESS,mem_address,16,false);
 965:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      //Wait for FIFO transmit standard buffer interrupt to fill it again with remaining data
 966:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while((I2C_MASTER_GetTXFIFOStatus(&I2C_MASTER_0) & XMC_USIC_CH_TXFIFO_EVENT_STANDARD) == 0)
 967:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_ClearTXFIFOStatus(&I2C_MASTER_0, XMC_USIC_CH_TXFIFO_EVENT_STANDARD);
 968:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_StartTransmitIRQ(&I2C_MASTER_0,true,SLAVE_ADDRESS,mem_address,6,false);
 969:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    }
 970:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    else
 971:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    {
 972:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      XMC_DEBUG("main: Application initialization failed");
 973:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(1U)
 974:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      {
 975:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      }
 976:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    }
 977:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    return 1U;
 978:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  }
 979:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @endcode
 980:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 981:../Dave/Generated/I2C_MASTER/i2c_master.h ****  */
 982:../Dave/Generated/I2C_MASTER/i2c_master.h **** __STATIC_INLINE uint32_t I2C_MASTER_GetTXFIFOStatus(const I2C_MASTER_t* const handle)
 983:../Dave/Generated/I2C_MASTER/i2c_master.h **** {
 984:../Dave/Generated/I2C_MASTER/i2c_master.h ****   XMC_ASSERT("I2C_MASTER_GetTXFIFOStatus: invalid handle", (handle != NULL));
 985:../Dave/Generated/I2C_MASTER/i2c_master.h ****   return XMC_USIC_CH_TXFIFO_GetEvent(handle->channel);
 986:../Dave/Generated/I2C_MASTER/i2c_master.h **** }
 987:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
 988:../Dave/Generated/I2C_MASTER/i2c_master.h **** /**
 989:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @brief Configures trigger limit for the transmit FIFO.
 990:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 991:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  handle I2C_MASTER APP handle pointer of type @ref I2C_MASTER_t
 992:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  size   FIFO size
 993:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  limit Value of transmit FIFO filling level, transition below which the interrupt should 
 994:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *               \bRange: 0 to transmit FIFO size.\n
 995:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *               e.g, If transmit FIFO size is 16, and limit is configured as 8, FIFO standard tran
 996:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *               will be generated when the FIFO filling level drops from 8 to 7.\n
 997:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
 998:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @return None\n
 999:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1000:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * \par<b>Description:</b><br>
1001:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Transmit FIFO trigger limit is configured by setting its value in the TBCTR register.
1002:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Transmit FIFO is configured to generate interrupt when the FIFO filling level drops
1003:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * below the trigger limit.
1004:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1005:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Example Usage:
1006:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @code
1007:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1008:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
1009:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1010:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #define SLAVE_ADDRESS 0xA0
1011:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  uint8_t Send_Data[] = "Infineon Technologies";
1012:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  int main(void)
1013:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  {
1014:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    DAVE_STATUS_t init_status;
1015:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1016:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    init_status = DAVE_Init();
1017:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    if(init_status == DAVE_STATUS_SUCCESS)
1018:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    {
1019:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      //Configure transmit fifo trigger limit, draining level as 10
1020:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_SetTXFIFOTriggerLimit(&I2C_MASTER_0, 16, 10);
1021:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      // Execution will happen two times in the interrupt handler as the limit is set to 10
1022:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_Transmit(&I2C_MASTER_0, true, SLAVE_ADDRESS, Send_Data, 16, true);
1023:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(I2C_MASTER_IsTxBusy(&I2C_MASTER_0));
1024:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    }
1025:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    else
1026:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    {
1027:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      XMC_DEBUG("main: Application initialization failed");
1028:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(1U)
1029:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      {
1030:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      }
1031:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    }
1032:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    return 1U;
1033:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  }
1034:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1035:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @endcode
1036:../Dave/Generated/I2C_MASTER/i2c_master.h ****  */
1037:../Dave/Generated/I2C_MASTER/i2c_master.h **** __STATIC_INLINE void I2C_MASTER_SetTXFIFOTriggerLimit(I2C_MASTER_t * const handle, const uint32_t s
1038:../Dave/Generated/I2C_MASTER/i2c_master.h **** 		                                              const uint32_t limit)
1039:../Dave/Generated/I2C_MASTER/i2c_master.h **** {
1040:../Dave/Generated/I2C_MASTER/i2c_master.h ****   XMC_ASSERT("I2C_MASTER_SetTXFIFOTriggerLimit: invalid handle", (handle != NULL));
1041:../Dave/Generated/I2C_MASTER/i2c_master.h ****   XMC_USIC_CH_TXFIFO_SetSizeTriggerLimit(handle->channel, (XMC_USIC_CH_FIFO_SIZE_t)size, limit);
1042:../Dave/Generated/I2C_MASTER/i2c_master.h **** }
1043:../Dave/Generated/I2C_MASTER/i2c_master.h **** /**
1044:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @brief Configures trigger limit for the receive FIFO.
1045:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1046:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  handle I2C_MASTER APP handle pointer of type @ref I2C_MASTER_t
1047:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  size   FIFO size
1048:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  limit Value of receive FIFO filling level, transition above which the interrupt should b
1049:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *               \bRange: 0 to receive FIFO size.\n
1050:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *               e.g, If receive FIFO size is 16, and limit is configured as 8, FIFO receive buffer
1051:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *               will be generated when the FIFO filling level rises from 8 to 9.\n
1052:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1053:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @return None\n
1054:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1055:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * \par<b>Description:</b><br>
1056:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Receive FIFO trigger limit is configured by setting its value in the RBCTR register.
1057:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Receive FIFO is configured to generate interrupt when the FIFO filling level rises
1058:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * above the trigger limit.
1059:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1060:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Example Usage:
1061:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @code
1062:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1063:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
1064:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1065:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #define SLAVE_ADDRESS 0xA0
1066:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1067:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  uint8_t Rx_Data[256];
1068:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  int main(void)
1069:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  {
1070:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    DAVE_STATUS_t init_status;
1071:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1072:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    init_status = DAVE_Init();
1073:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    if(init_status == DAVE_STATUS_SUCCESS)
1074:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    {
1075:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      //Configure receive fifo trigger limit to filling level as 10
1076:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_SetRXFIFOTriggerLimit(&I2C_MASTER_0, 16, 10);
1077:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      // Execution will happen two times in the receive interrupt handler as the limit is set to 
1078:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_Receive(&I2C_MASTER_0, true, SLAVE_ADDRESS, Rx_Data, 16, true, true);
1079:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(I2C_MASTER_IsRxBusy(&I2C_MASTER_0));
1080:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    }
1081:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    else
1082:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    {
1083:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      XMC_DEBUG("main: Application initialization failed");
1084:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(1U)
1085:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      {
1086:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      }
1087:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    }
1088:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    return 1U;
1089:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  }
1090:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1091:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @endcode
1092:../Dave/Generated/I2C_MASTER/i2c_master.h ****  */
1093:../Dave/Generated/I2C_MASTER/i2c_master.h **** __STATIC_INLINE void I2C_MASTER_SetRXFIFOTriggerLimit(I2C_MASTER_t * const handle, const uint32_t s
1094:../Dave/Generated/I2C_MASTER/i2c_master.h **** 		                                              const uint32_t limit)
1095:../Dave/Generated/I2C_MASTER/i2c_master.h **** {
 832              	 .loc 4 1095 0
 833              	 .cfi_startproc
 834              	 
 835              	 
 836 0000 80B5     	 push {r7,lr}
 837              	.LCFI101:
 838              	 .cfi_def_cfa_offset 8
 839              	 .cfi_offset 7,-8
 840              	 .cfi_offset 14,-4
 841 0002 84B0     	 sub sp,sp,#16
 842              	.LCFI102:
 843              	 .cfi_def_cfa_offset 24
 844 0004 00AF     	 add r7,sp,#0
 845              	.LCFI103:
 846              	 .cfi_def_cfa_register 7
 847 0006 F860     	 str r0,[r7,#12]
 848 0008 B960     	 str r1,[r7,#8]
 849 000a 7A60     	 str r2,[r7,#4]
1096:../Dave/Generated/I2C_MASTER/i2c_master.h ****   XMC_ASSERT("I2C_MASTER_SetRXFIFOTriggerLimit: invalid handle", (handle != NULL));
1097:../Dave/Generated/I2C_MASTER/i2c_master.h ****   XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit(handle->channel, (XMC_USIC_CH_FIFO_SIZE_t)size, limit);
 850              	 .loc 4 1097 0
 851 000c FB68     	 ldr r3,[r7,#12]
 852 000e 1A68     	 ldr r2,[r3]
 853 0010 BB68     	 ldr r3,[r7,#8]
 854 0012 DBB2     	 uxtb r3,r3
 855 0014 1046     	 mov r0,r2
 856 0016 1946     	 mov r1,r3
 857 0018 7A68     	 ldr r2,[r7,#4]
 858 001a FFF7FEFF 	 bl XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit
1098:../Dave/Generated/I2C_MASTER/i2c_master.h **** }
 859              	 .loc 4 1098 0
 860 001e 1037     	 adds r7,r7,#16
 861              	.LCFI104:
 862              	 .cfi_def_cfa_offset 8
 863 0020 BD46     	 mov sp,r7
 864              	.LCFI105:
 865              	 .cfi_def_cfa_register 13
 866              	 
 867 0022 80BD     	 pop {r7,pc}
 868              	 .cfi_endproc
 869              	.LFE229:
 871              	 .section .text.I2C_MASTER_IsTXFIFOFull,"ax",%progbits
 872              	 .align 2
 873              	 .thumb
 874              	 .thumb_func
 876              	I2C_MASTER_IsTXFIFOFull:
 877              	.LFB230:
1099:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
1100:../Dave/Generated/I2C_MASTER/i2c_master.h **** /**
1101:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @brief Checks if the transmit FIFO is full.
1102:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1103:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  handle I2C_MASTER APP handle pointer of type @ref I2C_MASTER_t
1104:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1105:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @return bool Status of transmit FIFO filling level.
1106:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *              \bRange: \atrue- if transmit FIFO is full.<br>
1107:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *                       \afalse- if transmit FIFO is not full.<br>
1108:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * \par<b>Description:</b><br>
1109:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Checks the status using the register TRBSR. Can be used while filling
1110:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * data to the transmit FIFO.
1111:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * \par<b>NOTE: </b><br>: Transmit should be "Direct" mode in advanced settings tab.<br>
1112:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Example Usage:
1113:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1114:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @code
1115:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1116:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #include "DAVE.h"                 //Declarations from DAVE Code Generation (includes SFR declar
1117:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #define SLAVE_ADDRESS 0xA0
1118:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
1119:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1120:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  uint8_t send_data[] = "Infineon Technologies";
1121:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  int main(void)
1122:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  {
1123:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    DAVE_STATUS_t status;
1124:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    status = DAVE_Init();           // Initialization of DAVE APPs
1125:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1126:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    if(status == DAVE_STATUS_FAILURE)
1127:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    {
1128:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      XMC_DEBUG("DAVE APPs initialization failed\n");
1129:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1130:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(1U)
1131:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      {
1132:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      }
1133:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  }
1134:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  I2C_MASTER_Transmit(&I2C_MASTER_0, true, SLAVE_ADDRESS, &send_data[0], 10, false);
1135:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  //Wait when Tx FIFO is full
1136:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  while(!I2C_MASTER_IsTXFIFOFull(&I2C_MASTER_0))
1137:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  {
1138:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    I2C_MASTER_Transmit(&I2C_MASTER_0, false, SLAVE_ADDRESS, &send_data[0], 10, false);
1139:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  }
1140:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  while(1U)
1141:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  {
1142:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  }
1143:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * }
1144:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @endcode
1145:../Dave/Generated/I2C_MASTER/i2c_master.h ****  */
1146:../Dave/Generated/I2C_MASTER/i2c_master.h **** __STATIC_INLINE bool I2C_MASTER_IsTXFIFOFull(const I2C_MASTER_t* const handle)
1147:../Dave/Generated/I2C_MASTER/i2c_master.h **** {
 878              	 .loc 4 1147 0
 879              	 .cfi_startproc
 880              	 
 881              	 
 882 0000 80B5     	 push {r7,lr}
 883              	.LCFI106:
 884              	 .cfi_def_cfa_offset 8
 885              	 .cfi_offset 7,-8
 886              	 .cfi_offset 14,-4
 887 0002 82B0     	 sub sp,sp,#8
 888              	.LCFI107:
 889              	 .cfi_def_cfa_offset 16
 890 0004 00AF     	 add r7,sp,#0
 891              	.LCFI108:
 892              	 .cfi_def_cfa_register 7
 893 0006 7860     	 str r0,[r7,#4]
1148:../Dave/Generated/I2C_MASTER/i2c_master.h ****   XMC_ASSERT("I2C_MASTER_IsTXFIFOFull: invalid handle", (handle != NULL));
1149:../Dave/Generated/I2C_MASTER/i2c_master.h ****   return XMC_USIC_CH_TXFIFO_IsFull(handle->channel);
 894              	 .loc 4 1149 0
 895 0008 7B68     	 ldr r3,[r7,#4]
 896 000a 1B68     	 ldr r3,[r3]
 897 000c 1846     	 mov r0,r3
 898 000e FFF7FEFF 	 bl XMC_USIC_CH_TXFIFO_IsFull
 899 0012 0346     	 mov r3,r0
1150:../Dave/Generated/I2C_MASTER/i2c_master.h **** }
 900              	 .loc 4 1150 0
 901 0014 1846     	 mov r0,r3
 902 0016 0837     	 adds r7,r7,#8
 903              	.LCFI109:
 904              	 .cfi_def_cfa_offset 8
 905 0018 BD46     	 mov sp,r7
 906              	.LCFI110:
 907              	 .cfi_def_cfa_register 13
 908              	 
 909 001a 80BD     	 pop {r7,pc}
 910              	 .cfi_endproc
 911              	.LFE230:
 913              	 .section .text.I2C_MASTER_IsRXFIFOEmpty,"ax",%progbits
 914              	 .align 2
 915              	 .thumb
 916              	 .thumb_func
 918              	I2C_MASTER_IsRXFIFOEmpty:
 919              	.LFB231:
1151:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
1152:../Dave/Generated/I2C_MASTER/i2c_master.h **** /**
1153:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @brief Checks if the receive FIFO is empty.
1154:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1155:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  handle I2C_MASTER APP handle pointer of type @ref I2C_MASTER_t
1156:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1157:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @return bool Status of receive FIFO filling level.
1158:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *              \bRange: \atrue- if receive FIFO is empty.<br>
1159:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *                       \afalse- if receive FIFO still has data.<br>
1160:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * \par<b>Description:</b><br>
1161:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Checks the status using the register TRBSR. Can be used while reading data from the receive FIFO
1162:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1163:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Example Usage:
1164:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @code
1165:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1166:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #include "DAVE.h"                 //Declarations from DAVE Code Generation (includes SFR declar
1167:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #define SLAVE_ADDRESS (0xA0)
1168:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  int main(void)
1169:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  {
1170:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    DAVE_STATUS_t init_status;
1171:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    uint8_t rec_data[64];
1172:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    uint8_t index = 0, loc_index = 0;
1173:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    init_status = DAVE_Init();
1174:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    if(init_status == DAVE_STATUS_SUCCESS)
1175:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    {
1176:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_SendStart(&I2C_MASTER_0, SLAVE_ADDRESS, XMC_I2C_CH_CMD_WRITE);
1177:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(I2C_MASTER_GetFlagStatus(&I2C_MASTER_0, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U)
1178:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      {
1179:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *       // wait for ACK
1180:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      }
1181:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_ClearFlag(&I2C_MASTER_0,XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
1182:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      // write to address 0
1183:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_TransmitByte(&I2C_MASTER_0, 0x00);
1184:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(I2C_MASTER_GetFlagStatus(&I2C_MASTER_0, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U)
1185:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      {
1186:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *       // wait for ACK
1187:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      }
1188:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_ClearFlag(&I2C_MASTER_0,XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
1189:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_SendRepeatedStart(&I2C_MASTER_0, SLAVE_ADDRESS, XMC_I2C_CH_CMD_READ);
1190:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(I2C_MASTER_GetFlagStatus(&I2C_MASTER_0, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U)
1191:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      {
1192:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *       // wait for ACK
1193:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      }
1194:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_ClearFlag(&I2C_MASTER_0,XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
1195:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(index < 16)
1196:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      {
1197:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *        I2C_MASTER_ReceiveACK(&I2C_MASTER_0);
1198:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *        index++;
1199:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      }
1200:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      //Wait when Rx FIFO is empty
1201:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(!I2C_MASTER_IsRXFIFOEmpty(&I2C_MASTER_0))
1202:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      {
1203:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *        rec_data[loc_index++] = I2C_MASTER_GetReceivedByte(&I2C_MASTER_0);
1204:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      }
1205:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    }
1206:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *   while(1U)
1207:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *   {
1208:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *   }
1209:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  }
1210:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @endcode
1211:../Dave/Generated/I2C_MASTER/i2c_master.h ****  */
1212:../Dave/Generated/I2C_MASTER/i2c_master.h **** __STATIC_INLINE bool I2C_MASTER_IsRXFIFOEmpty(const I2C_MASTER_t* const handle)
1213:../Dave/Generated/I2C_MASTER/i2c_master.h **** {
 920              	 .loc 4 1213 0
 921              	 .cfi_startproc
 922              	 
 923              	 
 924 0000 80B5     	 push {r7,lr}
 925              	.LCFI111:
 926              	 .cfi_def_cfa_offset 8
 927              	 .cfi_offset 7,-8
 928              	 .cfi_offset 14,-4
 929 0002 82B0     	 sub sp,sp,#8
 930              	.LCFI112:
 931              	 .cfi_def_cfa_offset 16
 932 0004 00AF     	 add r7,sp,#0
 933              	.LCFI113:
 934              	 .cfi_def_cfa_register 7
 935 0006 7860     	 str r0,[r7,#4]
1214:../Dave/Generated/I2C_MASTER/i2c_master.h ****   XMC_ASSERT("I2C_MASTER_IsRXFIFOEmpty: invalid handle", (handle != NULL));
1215:../Dave/Generated/I2C_MASTER/i2c_master.h ****   return XMC_USIC_CH_RXFIFO_IsEmpty(handle->channel);
 936              	 .loc 4 1215 0
 937 0008 7B68     	 ldr r3,[r7,#4]
 938 000a 1B68     	 ldr r3,[r3]
 939 000c 1846     	 mov r0,r3
 940 000e FFF7FEFF 	 bl XMC_USIC_CH_RXFIFO_IsEmpty
 941 0012 0346     	 mov r3,r0
1216:../Dave/Generated/I2C_MASTER/i2c_master.h **** }
 942              	 .loc 4 1216 0
 943 0014 1846     	 mov r0,r3
 944 0016 0837     	 adds r7,r7,#8
 945              	.LCFI114:
 946              	 .cfi_def_cfa_offset 8
 947 0018 BD46     	 mov sp,r7
 948              	.LCFI115:
 949              	 .cfi_def_cfa_register 13
 950              	 
 951 001a 80BD     	 pop {r7,pc}
 952              	 .cfi_endproc
 953              	.LFE231:
 955              	 .section .text.I2C_MASTER_GetReceivedByte,"ax",%progbits
 956              	 .align 2
 957              	 .thumb
 958              	 .thumb_func
 960              	I2C_MASTER_GetReceivedByte:
 961              	.LFB235:
1217:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
1218:../Dave/Generated/I2C_MASTER/i2c_master.h **** /**
1219:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @brief Gets the status of event flags related to receive FIFO.
1220:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1221:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1222:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  handle I2C_MASTER APP handle pointer of type @ref I2C_MASTER_t
1223:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1224:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @return uint32_t: Status of standard receive buffer event, alternative receive buffer event and 
1225:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * error event in their bit positions in TRBSR register.\n
1226:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * \b Range: Use type @ref XMC_USIC_CH_RXFIFO_EVENT_t for event bitmasks. Multiple events' status c
1227:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * comparison using \a OR operation.
1228:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1229:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * \par<b>Description:</b><br>
1230:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * It provides the status of standard receive buffer event, alternative receive buffer event and re
1231:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * event.
1232:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Function masks the TRBSR register with the bitmask of SRBI, ARBI and RBERI flags. User has to ma
1233:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * interest before checking the status.
1234:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1235:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Example Usage:
1236:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @code
1237:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1238:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *   #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
1239:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *   #define SLAVE_ADDRESS 0xA0
1240:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *   uint8_t mem_address[2];
1241:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *   int main(void)
1242:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *   {
1243:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     DAVE_STATUS_t init_status;
1244:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1245:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     init_status = DAVE_Init();
1246:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     if(init_status == DAVE_STATUS_SUCCESS)
1247:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     {
1248:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *       mem_address[0] = 0x00;//memory which need to be read from slave
1249:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *       //Configure receive fifo trigger limit as 10
1250:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *       I2C_MASTER_SetRXFIFOTriggerLimit(&I2C_MASTER_0, 16, 10);
1251:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *       I2C_MASTER_StartTransmitIRQ(&I2C_MASTER_0,true,SLAVE_ADDRESS,mem_address,1,false);
1252:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *       while(I2C_MASTER_IsTxBusy(&I2C_MASTER_0));
1253:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *       I2C_MASTER_StartReceiveIRQ(&I2C_MASTER_0,true,SLAVE_ADDRESS,mem_address,16,true, true);
1254:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *       //Wait for FIFO transmit standard buffer interrupt to fill it again with remaining data
1255:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *       while((I2C_MASTER_GetRXFIFOStatus(&I2C_MASTER_0) & XMC_USIC_CH_RXFIFO_EVENT_STANDARD) == 0
1256:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *       I2C_MASTER_ClearRXFIFOStatus(&I2C_MASTER_0, XMC_USIC_CH_RXFIFO_EVENT_STANDARD);
1257:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *       I2C_MASTER_StartReceiveIRQ(&I2C_MASTER_0,true,SLAVE_ADDRESS,mem_address,6,false, false);
1258:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     }
1259:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     else
1260:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     {
1261:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      XMC_DEBUG("main: Application initialization failed");
1262:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(1U)
1263:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      {
1264:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      }
1265:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     }
1266:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      return 1U;
1267:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *   }
1268:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @endcode
1269:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1270:../Dave/Generated/I2C_MASTER/i2c_master.h ****  */
1271:../Dave/Generated/I2C_MASTER/i2c_master.h **** __STATIC_INLINE uint32_t I2C_MASTER_GetRXFIFOStatus(const I2C_MASTER_t* const handle)
1272:../Dave/Generated/I2C_MASTER/i2c_master.h **** {
1273:../Dave/Generated/I2C_MASTER/i2c_master.h ****   XMC_ASSERT("I2C_MASTER_GetRXFIFOStatus: invalid handle", (handle != NULL));
1274:../Dave/Generated/I2C_MASTER/i2c_master.h ****   return XMC_USIC_CH_RXFIFO_GetEvent(handle->channel);
1275:../Dave/Generated/I2C_MASTER/i2c_master.h **** }
1276:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
1277:../Dave/Generated/I2C_MASTER/i2c_master.h **** /**
1278:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @brief Function clears the specified FIFO event flag related to
1279:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * transmit FIFO.
1280:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1281:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1282:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  handle I2C_MASTER APP handle pointer of type @ref I2C_MASTER_t
1283:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  flag Value with event bits at their bit positions in TRBSR register to be cleared.\n
1284:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *             \b Range: Use type @ref XMC_USIC_CH_TXFIFO_EVENT_t. Multiple events can be combined 
1285:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *             \a OR operation.
1286:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1287:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @return    None
1288:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1289:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * \par<b>Description:</b><br>
1290:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Function clears a status bit in TRBSR register using the TRBSCR register. But the function does 
1291:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * value with the bit positions restricted to transmit FIFO status bits. User should ensure that th
1292:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * appropriately masked.
1293:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1294:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Example Usage:
1295:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @code
1296:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1297:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
1298:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #define SLAVE_ADDRESS 0xA0
1299:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  uint8_t mem_address[2];
1300:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  int main(void)
1301:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  {
1302:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    DAVE_STATUS_t init_status;
1303:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1304:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    init_status = DAVE_Init();
1305:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    if(init_status == DAVE_STATUS_SUCCESS)
1306:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    {
1307:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      mem_address[0] = 0x00; //memory which need to be read from slave
1308:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      //Configure transmit fifo trigger limit as 10
1309:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_SetTXFIFOTriggerLimit(&I2C_MASTER_0, 16, 10);
1310:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_StartTransmitIRQ(&I2C_MASTER_0,true,SLAVE_ADDRESS,mem_address,1,false);
1311:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(I2C_MASTER_IsTxBusy(&I2C_MASTER_0));
1312:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_StartTransmitIRQ(&I2C_MASTER_0,true,SLAVE_ADDRESS,mem_address,16,false);
1313:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      //Wait for FIFO transmit standard buffer interrupt to fill it again with remaining data
1314:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while((I2C_MASTER_GetTXFIFOStatus(&I2C_MASTER_0) & XMC_USIC_CH_TXFIFO_EVENT_STANDARD) == 0)
1315:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_ClearTXFIFOStatus(&I2C_MASTER_0, XMC_USIC_CH_TXFIFO_EVENT_STANDARD);
1316:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_StartTransmitIRQ(&I2C_MASTER_0,true,SLAVE_ADDRESS,mem_address,6,false);
1317:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    }
1318:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    else
1319:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    {
1320:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      XMC_DEBUG("main: Application initialization failed");
1321:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(1U)
1322:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      {
1323:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      }
1324:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    }
1325:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    return 1U;
1326:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  }
1327:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @endcode
1328:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1329:../Dave/Generated/I2C_MASTER/i2c_master.h ****  */
1330:../Dave/Generated/I2C_MASTER/i2c_master.h **** __STATIC_INLINE void I2C_MASTER_ClearTXFIFOStatus(const I2C_MASTER_t* const handle, const uint32_t 
1331:../Dave/Generated/I2C_MASTER/i2c_master.h **** {
1332:../Dave/Generated/I2C_MASTER/i2c_master.h ****   XMC_ASSERT("I2C_MASTER_ClearTXFIFOStatus: invalid handle", (handle != NULL));
1333:../Dave/Generated/I2C_MASTER/i2c_master.h ****   XMC_USIC_CH_TXFIFO_ClearEvent(handle->channel, flag);
1334:../Dave/Generated/I2C_MASTER/i2c_master.h **** }
1335:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
1336:../Dave/Generated/I2C_MASTER/i2c_master.h **** /**
1337:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @brief Function clears the specified FIFO event flag related to receive FIFO. It should be used 
1338:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * of standard receive buffer interrupt, alternative receive buffer interrupt and receive buffer er
1339:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1340:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1341:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  handle I2C_MASTER APP handle pointer of type @ref I2C_MASTER_t
1342:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  flag Value with event bits at the bit positions in TRBSR register to be cleared.\n
1343:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *             \b Range: Use type @ref XMC_USIC_CH_RXFIFO_EVENT_t for providing events.
1344:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *             Multiple events can be input by using \a OR operation.
1345:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1346:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @return    None
1347:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1348:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * \par<b>Description:</b><br>
1349:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Function clears a status bit in TRBSR using the TRBSCR register.
1350:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * The function does not mask the input value to clear only receive buffer
1351:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * events. So user should appropriately mask the input value before calling
1352:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * the function.
1353:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1354:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Example Usage:
1355:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @code
1356:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1357:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
1358:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #define SLAVE_ADDRESS 0xA0
1359:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  uint8_t mem_address[2];
1360:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  int main(void)
1361:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  {
1362:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    DAVE_STATUS_t init_status;
1363:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1364:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    init_status = DAVE_Init();
1365:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    if(init_status == DAVE_STATUS_SUCCESS)
1366:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    {
1367:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      mem_address[0] = 0x00;//memory which need to be read from slave
1368:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      //Configure receive fifo trigger limit as 10
1369:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_SetRXFIFOTriggerLimit(&I2C_MASTER_0, 16, 10);
1370:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_StartTransmitIRQ(&I2C_MASTER_0,true,SLAVE_ADDRESS,mem_address,1,false);
1371:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(I2C_MASTER_IsTxBusy(&I2C_MASTER_0));
1372:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_StartReceiveIRQ(&I2C_MASTER_0,true,SLAVE_ADDRESS,mem_address,16,true, true);
1373:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      //Wait for FIFO transmit standard buffer interrupt to fill it again with remaining data
1374:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while((I2C_MASTER_GetRXFIFOStatus(&I2C_MASTER_0) & XMC_USIC_CH_RXFIFO_EVENT_STANDARD) == 0)
1375:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_ClearRXFIFOStatus(&I2C_MASTER_0, XMC_USIC_CH_RXFIFO_EVENT_STANDARD);
1376:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_StartReceiveIRQ(&I2C_MASTER_0,true,SLAVE_ADDRESS,mem_address,6,false, false);
1377:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    }
1378:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    else
1379:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    {
1380:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      XMC_DEBUG("main: Application initialization failed");
1381:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(1U)
1382:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      {
1383:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      }
1384:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    }
1385:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    return 1U;
1386:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  }
1387:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @endcode
1388:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1389:../Dave/Generated/I2C_MASTER/i2c_master.h ****  */
1390:../Dave/Generated/I2C_MASTER/i2c_master.h **** __STATIC_INLINE void I2C_MASTER_ClearRXFIFOStatus(const I2C_MASTER_t* const handle, const uint32_t 
1391:../Dave/Generated/I2C_MASTER/i2c_master.h **** {
1392:../Dave/Generated/I2C_MASTER/i2c_master.h ****   XMC_ASSERT("I2C_MASTER_ClearRXFIFOStatus: invalid handle", (handle != NULL));
1393:../Dave/Generated/I2C_MASTER/i2c_master.h ****   XMC_USIC_CH_RXFIFO_ClearEvent(handle->channel, flag);
1394:../Dave/Generated/I2C_MASTER/i2c_master.h **** }
1395:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
1396:../Dave/Generated/I2C_MASTER/i2c_master.h **** /**
1397:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @brief Provides the received data from receive buffer.
1398:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1399:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  handle I2C_MASTER APP handle pointer of type @ref I2C_MASTER_t
1400:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @return uint8_t: Data read from RBUF.\n
1401:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1402:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * \par<b>Description:</b><br>
1403:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * This can be used in receive mode "Direct" to read the received data.
1404:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * If Rx FIFO is not configured, function reads the value of RBUF register.
1405:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Otherwise it reads the data from OUTR register.
1406:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Example Usage:
1407:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @code
1408:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1409:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
1410:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #define SLAVE_ADDRESS 0xA0
1411:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  int main(void)
1412:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  {
1413:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    DAVE_STATUS_t init_status;
1414:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    uint8_t rec_data[10];
1415:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    uint8_t index = 0,loc_index = 0;
1416:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1417:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    init_status = DAVE_Init();
1418:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    if(init_status == DAVE_STATUS_SUCCESS)
1419:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    {
1420:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_SendStart(&I2C_MASTER_0, SLAVE_ADDRESS, XMC_I2C_CH_CMD_WRITE);
1421:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(I2C_MASTER_GetFlagStatus(&I2C_MASTER_0, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U)
1422:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      {
1423:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *       // wait for ACK
1424:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      }
1425:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_ClearFlag(&I2C_MASTER_0,XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
1426:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      // write to address 0
1427:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_TransmitByte(&I2C_MASTER_0, 0x00);
1428:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(I2C_MASTER_GetFlagStatus(&I2C_MASTER_0, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U)
1429:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      {
1430:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *       // wait for ACK
1431:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      }
1432:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_ClearFlag(&I2C_MASTER_0,XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
1433:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_SendRepeatedStart(&I2C_MASTER_0, SLAVE_ADDRESS, XMC_I2C_CH_CMD_READ);
1434:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(I2C_MASTER_GetFlagStatus(&I2C_MASTER_0, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U)
1435:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      {
1436:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *        // wait for ACK
1437:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      }
1438:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_ClearFlag(&I2C_MASTER_0,XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
1439:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(index < 16)
1440:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      {
1441:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *        I2C_MASTER_ReceiveACK(&I2C_MASTER_0);
1442:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *         index++;
1443:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      }
1444:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      //Wait when Rx FIFO is empty
1445:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(!I2C_MASTER_IsRXFIFOEmpty(&I2C_MASTER_0))
1446:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      {
1447:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *        rec_data[loc_index++] = I2C_MASTER_GetReceivedByte(&I2C_MASTER_0);
1448:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      }
1449:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    }
1450:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    else
1451:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    {
1452:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      XMC_DEBUG("main: Application initialization failed");
1453:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(1U)
1454:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      {
1455:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      }
1456:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    }
1457:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    return 1U;
1458:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  }
1459:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @endcode
1460:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1461:../Dave/Generated/I2C_MASTER/i2c_master.h ****  */
1462:../Dave/Generated/I2C_MASTER/i2c_master.h **** /* Wrapper to the LLD API for reading back the value of the RBUF or OUTR register */
1463:../Dave/Generated/I2C_MASTER/i2c_master.h **** __STATIC_INLINE uint8_t I2C_MASTER_GetReceivedByte(I2C_MASTER_t * const handle)
1464:../Dave/Generated/I2C_MASTER/i2c_master.h **** {
 962              	 .loc 4 1464 0
 963              	 .cfi_startproc
 964              	 
 965              	 
 966 0000 80B5     	 push {r7,lr}
 967              	.LCFI116:
 968              	 .cfi_def_cfa_offset 8
 969              	 .cfi_offset 7,-8
 970              	 .cfi_offset 14,-4
 971 0002 82B0     	 sub sp,sp,#8
 972              	.LCFI117:
 973              	 .cfi_def_cfa_offset 16
 974 0004 00AF     	 add r7,sp,#0
 975              	.LCFI118:
 976              	 .cfi_def_cfa_register 7
 977 0006 7860     	 str r0,[r7,#4]
1465:../Dave/Generated/I2C_MASTER/i2c_master.h ****   XMC_ASSERT("I2C_MASTER_GetReceivedByte: invalid handle", (handle != NULL));
1466:../Dave/Generated/I2C_MASTER/i2c_master.h ****   return (uint8_t)XMC_I2C_CH_GetReceivedData(handle->channel);
 978              	 .loc 4 1466 0
 979 0008 7B68     	 ldr r3,[r7,#4]
 980 000a 1B68     	 ldr r3,[r3]
 981 000c 1846     	 mov r0,r3
 982 000e FFF7FEFF 	 bl XMC_I2C_CH_GetReceivedData
 983 0012 0346     	 mov r3,r0
1467:../Dave/Generated/I2C_MASTER/i2c_master.h **** }
 984              	 .loc 4 1467 0
 985 0014 1846     	 mov r0,r3
 986 0016 0837     	 adds r7,r7,#8
 987              	.LCFI119:
 988              	 .cfi_def_cfa_offset 8
 989 0018 BD46     	 mov sp,r7
 990              	.LCFI120:
 991              	 .cfi_def_cfa_register 13
 992              	 
 993 001a 80BD     	 pop {r7,pc}
 994              	 .cfi_endproc
 995              	.LFE235:
 997              	 .section .text.I2C_MASTER_TransmitByte,"ax",%progbits
 998              	 .align 2
 999              	 .thumb
 1000              	 .thumb_func
 1002              	I2C_MASTER_TransmitByte:
 1003              	.LFB236:
1468:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
1469:../Dave/Generated/I2C_MASTER/i2c_master.h **** /**
1470:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @brief Transmits single byte using I2C protocol.
1471:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1472:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  handle I2C_MASTER APP handle pointer of type @ref I2C_MASTER_t
1473:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  byte data byte to transmit. \n
1474:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @return None\n
1475:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * 
1476:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Example Usage:
1477:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1478:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @code
1479:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1480:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #include "DAVE.h"                 //Declarations from DAVE Code Generation (includes SFR declar
1481:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #define SLAVE_ADDRESS 0xA0
1482:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1483:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  int main(void)
1484:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  {
1485:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    DAVE_STATUS_t status;
1486:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1487:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    status = DAVE_Init();
1488:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1489:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    if(status == DAVE_STATUS_FAILURE)
1490:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    {
1491:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      XMC_DEBUG("DAVE APPs initialization failed\n");
1492:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1493:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(1U)
1494:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      {
1495:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1496:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      }
1497:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    }
1498:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    I2C_MASTER_SendStart(&I2C_MASTER_0, SLAVE_ADDRESS, XMC_I2C_CH_CMD_WRITE);
1499:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    while(I2C_MASTER_GetFlagStatus(&I2C_MASTER_0, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U)
1500:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    {
1501:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      // wait for ACK
1502:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    }
1503:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    I2C_MASTER_ClearFlag(&I2C_MASTER_0,XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
1504:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    I2C_MASTER_TransmitByte(&I2C_MASTER_0, 0x00);
1505:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    while(I2C_MASTER_GetFlagStatus(&I2C_MASTER_0, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U)
1506:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    {
1507:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      // wait for ACK
1508:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    }
1509:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    I2C_MASTER_ClearFlag(&I2C_MASTER_0,XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
1510:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    while(1U)
1511:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    {
1512:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    }
1513:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  }
1514:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @endcode
1515:../Dave/Generated/I2C_MASTER/i2c_master.h ****  */
1516:../Dave/Generated/I2C_MASTER/i2c_master.h **** __STATIC_INLINE void I2C_MASTER_TransmitByte(I2C_MASTER_t * const handle, uint8_t byte)
1517:../Dave/Generated/I2C_MASTER/i2c_master.h **** {
 1004              	 .loc 4 1517 0
 1005              	 .cfi_startproc
 1006              	 
 1007              	 
 1008 0000 80B5     	 push {r7,lr}
 1009              	.LCFI121:
 1010              	 .cfi_def_cfa_offset 8
 1011              	 .cfi_offset 7,-8
 1012              	 .cfi_offset 14,-4
 1013 0002 82B0     	 sub sp,sp,#8
 1014              	.LCFI122:
 1015              	 .cfi_def_cfa_offset 16
 1016 0004 00AF     	 add r7,sp,#0
 1017              	.LCFI123:
 1018              	 .cfi_def_cfa_register 7
 1019 0006 7860     	 str r0,[r7,#4]
 1020 0008 0B46     	 mov r3,r1
 1021 000a FB70     	 strb r3,[r7,#3]
1518:../Dave/Generated/I2C_MASTER/i2c_master.h ****   XMC_ASSERT("I2C_MASTER_TransmitByte: invalid handle", (handle != NULL));
1519:../Dave/Generated/I2C_MASTER/i2c_master.h ****   XMC_I2C_CH_MasterTransmit(handle->channel, byte);
 1022              	 .loc 4 1519 0
 1023 000c 7B68     	 ldr r3,[r7,#4]
 1024 000e 1A68     	 ldr r2,[r3]
 1025 0010 FB78     	 ldrb r3,[r7,#3]
 1026 0012 1046     	 mov r0,r2
 1027 0014 1946     	 mov r1,r3
 1028 0016 FFF7FEFF 	 bl XMC_I2C_CH_MasterTransmit
1520:../Dave/Generated/I2C_MASTER/i2c_master.h **** }
 1029              	 .loc 4 1520 0
 1030 001a 0837     	 adds r7,r7,#8
 1031              	.LCFI124:
 1032              	 .cfi_def_cfa_offset 8
 1033 001c BD46     	 mov sp,r7
 1034              	.LCFI125:
 1035              	 .cfi_def_cfa_register 13
 1036              	 
 1037 001e 80BD     	 pop {r7,pc}
 1038              	 .cfi_endproc
 1039              	.LFE236:
 1041              	 .section .text.I2C_MASTER_EnableEvent,"ax",%progbits
 1042              	 .align 2
 1043              	 .thumb
 1044              	 .thumb_func
 1046              	I2C_MASTER_EnableEvent:
 1047              	.LFB237:
1521:../Dave/Generated/I2C_MASTER/i2c_master.h **** /**
1522:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @brief Enables the selected protocol events for interrupt generation.
1523:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1524:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  handle I2C_MASTER APP handle pointer of type @ref I2C_MASTER_t
1525:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  event  Protocol events to be enabled for interrupt generation. \n
1526:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *         \bRange: Use type \aXMC_I2C_CH_EVENT_t to select the event. Multiple events can be
1527:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *         combined using the bitwise OR operation.\n
1528:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @return None\n
1529:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1530:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * \par<b>Description:</b><br>
1531:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Enables the events by configuring CCR or PCR register based on the event.
1532:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * When the event is enabled, an interrupt can be generated on occurrence of the event.
1533:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * The API should be used only for \a Direct mode related events. Using this API for non \a Direct 
1534:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * may not yield expected result.
1535:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1536:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Example Usage:
1537:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @code
1538:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1539:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #include "DAVE.h"                 //Declarations from DAVE Code Generation (includes SFR declar
1540:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1541:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  int main(void)
1542:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  {
1543:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    DAVE_STATUS_t status;
1544:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1545:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    status = DAVE_Init();
1546:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1547:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    if(status == DAVE_STATUS_FAILURE)
1548:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    {
1549:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      XMC_DEBUG("DAVE APPs initialization failed\n");
1550:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1551:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(1U)
1552:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      {
1553:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1554:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      }
1555:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    }
1556:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    I2C_MASTER_EnableEvent(&I2C_MASTER_0, XMC_I2C_CH_EVENT_NACK);
1557:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    while(1U)
1558:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    {
1559:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    }
1560:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  }
1561:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @endcode
1562:../Dave/Generated/I2C_MASTER/i2c_master.h ****  */
1563:../Dave/Generated/I2C_MASTER/i2c_master.h **** __STATIC_INLINE void I2C_MASTER_EnableEvent(I2C_MASTER_t * const handle, uint32_t event)
1564:../Dave/Generated/I2C_MASTER/i2c_master.h **** {
 1048              	 .loc 4 1564 0
 1049              	 .cfi_startproc
 1050              	 
 1051              	 
 1052 0000 80B5     	 push {r7,lr}
 1053              	.LCFI126:
 1054              	 .cfi_def_cfa_offset 8
 1055              	 .cfi_offset 7,-8
 1056              	 .cfi_offset 14,-4
 1057 0002 82B0     	 sub sp,sp,#8
 1058              	.LCFI127:
 1059              	 .cfi_def_cfa_offset 16
 1060 0004 00AF     	 add r7,sp,#0
 1061              	.LCFI128:
 1062              	 .cfi_def_cfa_register 7
 1063 0006 7860     	 str r0,[r7,#4]
 1064 0008 3960     	 str r1,[r7]
1565:../Dave/Generated/I2C_MASTER/i2c_master.h ****   XMC_ASSERT("I2C_MASTER_EnableEvent: invalid handle", (handle != NULL));
1566:../Dave/Generated/I2C_MASTER/i2c_master.h ****   XMC_I2C_CH_EnableEvent(handle->channel, event);
 1065              	 .loc 4 1566 0
 1066 000a 7B68     	 ldr r3,[r7,#4]
 1067 000c 1B68     	 ldr r3,[r3]
 1068 000e 1846     	 mov r0,r3
 1069 0010 3968     	 ldr r1,[r7]
 1070 0012 FFF7FEFF 	 bl XMC_I2C_CH_EnableEvent
1567:../Dave/Generated/I2C_MASTER/i2c_master.h **** }
 1071              	 .loc 4 1567 0
 1072 0016 0837     	 adds r7,r7,#8
 1073              	.LCFI129:
 1074              	 .cfi_def_cfa_offset 8
 1075 0018 BD46     	 mov sp,r7
 1076              	.LCFI130:
 1077              	 .cfi_def_cfa_register 13
 1078              	 
 1079 001a 80BD     	 pop {r7,pc}
 1080              	 .cfi_endproc
 1081              	.LFE237:
 1083              	 .section .text.I2C_MASTER_DisableEvent,"ax",%progbits
 1084              	 .align 2
 1085              	 .thumb
 1086              	 .thumb_func
 1088              	I2C_MASTER_DisableEvent:
 1089              	.LFB238:
1568:../Dave/Generated/I2C_MASTER/i2c_master.h **** /**
1569:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @brief Disables selected events from generating interrupt.
1570:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1571:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  handle I2C_MASTER APP handle pointer of type @ref I2C_MASTER_t
1572:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param  event  Events to be disabled from generating interrupt. \n
1573:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *         \bRange: Use type \aXMC_I2C_CH_EVENT_t to select the event. Multiple events can be
1574:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *         combined using the bitwise OR operation.\n
1575:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @return None
1576:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1577:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * \par<b>Description:</b><br>
1578:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Events are disabled by clearing their respective bits in either CCR, TBCTR or RBCTR.
1579:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1580:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Example Usage:
1581:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @code
1582:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1583:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #include "DAVE.h"                 //Declarations from DAVE Code Generation (includes SFR declar
1584:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1585:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  int main(void)
1586:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  {
1587:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    DAVE_STATUS_t status;
1588:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1589:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    status = DAVE_Init();
1590:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1591:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    if(status == DAVE_STATUS_FAILURE)
1592:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    {
1593:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      XMC_DEBUG("DAVE APPs initialization failed\n");
1594:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1595:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(1U)
1596:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      {
1597:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1598:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      }
1599:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    }
1600:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    I2C_MASTER_DisableEvent(&I2C_MASTER_0, XMC_I2C_CH_EVENT_NACK);
1601:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    while(1U)
1602:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    {
1603:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    }
1604:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  }
1605:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @endcode
1606:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1607:../Dave/Generated/I2C_MASTER/i2c_master.h ****  */
1608:../Dave/Generated/I2C_MASTER/i2c_master.h **** __STATIC_INLINE void I2C_MASTER_DisableEvent(I2C_MASTER_t * const handle, uint32_t event)
1609:../Dave/Generated/I2C_MASTER/i2c_master.h **** {
 1090              	 .loc 4 1609 0
 1091              	 .cfi_startproc
 1092              	 
 1093              	 
 1094 0000 80B5     	 push {r7,lr}
 1095              	.LCFI131:
 1096              	 .cfi_def_cfa_offset 8
 1097              	 .cfi_offset 7,-8
 1098              	 .cfi_offset 14,-4
 1099 0002 82B0     	 sub sp,sp,#8
 1100              	.LCFI132:
 1101              	 .cfi_def_cfa_offset 16
 1102 0004 00AF     	 add r7,sp,#0
 1103              	.LCFI133:
 1104              	 .cfi_def_cfa_register 7
 1105 0006 7860     	 str r0,[r7,#4]
 1106 0008 3960     	 str r1,[r7]
1610:../Dave/Generated/I2C_MASTER/i2c_master.h ****   XMC_ASSERT("I2C_MASTER_DisableEvent: invalid handle", (handle != NULL));
1611:../Dave/Generated/I2C_MASTER/i2c_master.h ****   XMC_I2C_CH_DisableEvent(handle->channel, event);
 1107              	 .loc 4 1611 0
 1108 000a 7B68     	 ldr r3,[r7,#4]
 1109 000c 1B68     	 ldr r3,[r3]
 1110 000e 1846     	 mov r0,r3
 1111 0010 3968     	 ldr r1,[r7]
 1112 0012 FFF7FEFF 	 bl XMC_I2C_CH_DisableEvent
1612:../Dave/Generated/I2C_MASTER/i2c_master.h **** }
 1113              	 .loc 4 1612 0
 1114 0016 0837     	 adds r7,r7,#8
 1115              	.LCFI134:
 1116              	 .cfi_def_cfa_offset 8
 1117 0018 BD46     	 mov sp,r7
 1118              	.LCFI135:
 1119              	 .cfi_def_cfa_register 13
 1120              	 
 1121 001a 80BD     	 pop {r7,pc}
 1122              	 .cfi_endproc
 1123              	.LFE238:
 1125              	 .section .text.I2C_MASTER_ReceiveACK,"ax",%progbits
 1126              	 .align 2
 1127              	 .thumb
 1128              	 .thumb_func
 1130              	I2C_MASTER_ReceiveACK:
 1131              	.LFB239:
1613:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
1614:../Dave/Generated/I2C_MASTER/i2c_master.h **** /**
1615:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @brief Receives the ACK from slave
1616:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param handle  I2C_MASTER APP handle pointer of type @ref I2C_MASTER_t
1617:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @return None
1618:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1619:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * \par<b>Description:</b><br>
1620:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * After transmitting a byte, master receives the ack from slave.<br>
1621:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Pre-requisite: Instantiate I2C_MASTER APP and generate code before using below code snippet.
1622:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1623:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Example Usage:
1624:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @code
1625:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1626:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
1627:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #define SLAVE_ADDRESS 0xA0
1628:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1629:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  int main(void)
1630:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  {
1631:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    DAVE_STATUS_t init_status;
1632:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    uint8_t index = 0, loc_index = 0;
1633:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    uint8_t rec_data[64];
1634:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    init_status = DAVE_Init();
1635:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    if(init_status == DAVE_STATUS_SUCCESS)
1636:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    {
1637:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_SendStart(&I2C_MASTER_0, SLAVE_ADDRESS, XMC_I2C_CH_CMD_WRITE);
1638:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(I2C_MASTER_GetFlagStatus(&I2C_MASTER_0, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U)
1639:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      {
1640:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *       // wait for ACK
1641:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      }
1642:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_ClearFlag(&I2C_MASTER_0,XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
1643:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      // write to address 0
1644:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_TransmitByte(&I2C_MASTER_0, 0x00);
1645:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(I2C_MASTER_GetFlagStatus(&I2C_MASTER_0, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U)
1646:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      {
1647:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *       // wait for ACK
1648:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      }
1649:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_ClearFlag(&I2C_MASTER_0,XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
1650:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_SendRepeatedStart(&I2C_MASTER_0, SLAVE_ADDRESS, XMC_I2C_CH_CMD_READ);
1651:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(I2C_MASTER_GetFlagStatus(&I2C_MASTER_0, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U)
1652:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      {
1653:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *       // wait for ACK
1654:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      }
1655:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_ClearFlag(&I2C_MASTER_0,XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
1656:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(index < 16)
1657:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      {
1658:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *        I2C_MASTER_ReceiveACK(&I2C_MASTER_0);
1659:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *        index++;
1660:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      }
1661:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      //Wait when Rx FIFO is empty
1662:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(!I2C_MASTER_IsRXFIFOEmpty(&I2C_MASTER_0))
1663:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      {
1664:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *        rec_data[loc_index++] = I2C_MASTER_GetReceivedByte(&I2C_MASTER_0);
1665:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      }
1666:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    }
1667:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    else
1668:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    {
1669:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      XMC_DEBUG("main: Application initialization failed");
1670:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(1U)
1671:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      {
1672:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      }
1673:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    }
1674:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    return 1U;
1675:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  }
1676:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @endcode
1677:../Dave/Generated/I2C_MASTER/i2c_master.h **** */
1678:../Dave/Generated/I2C_MASTER/i2c_master.h **** __STATIC_INLINE void I2C_MASTER_ReceiveACK(I2C_MASTER_t * const handle)
1679:../Dave/Generated/I2C_MASTER/i2c_master.h **** {
 1132              	 .loc 4 1679 0
 1133              	 .cfi_startproc
 1134              	 
 1135              	 
 1136 0000 80B5     	 push {r7,lr}
 1137              	.LCFI136:
 1138              	 .cfi_def_cfa_offset 8
 1139              	 .cfi_offset 7,-8
 1140              	 .cfi_offset 14,-4
 1141 0002 82B0     	 sub sp,sp,#8
 1142              	.LCFI137:
 1143              	 .cfi_def_cfa_offset 16
 1144 0004 00AF     	 add r7,sp,#0
 1145              	.LCFI138:
 1146              	 .cfi_def_cfa_register 7
 1147 0006 7860     	 str r0,[r7,#4]
1680:../Dave/Generated/I2C_MASTER/i2c_master.h ****   XMC_ASSERT("I2C_MASTER_ReceiveACK: invalid handle", (handle != NULL));
1681:../Dave/Generated/I2C_MASTER/i2c_master.h ****   XMC_I2C_CH_MasterReceiveAck(handle->channel);
 1148              	 .loc 4 1681 0
 1149 0008 7B68     	 ldr r3,[r7,#4]
 1150 000a 1B68     	 ldr r3,[r3]
 1151 000c 1846     	 mov r0,r3
 1152 000e FFF7FEFF 	 bl XMC_I2C_CH_MasterReceiveAck
1682:../Dave/Generated/I2C_MASTER/i2c_master.h **** }
 1153              	 .loc 4 1682 0
 1154 0012 0837     	 adds r7,r7,#8
 1155              	.LCFI139:
 1156              	 .cfi_def_cfa_offset 8
 1157 0014 BD46     	 mov sp,r7
 1158              	.LCFI140:
 1159              	 .cfi_def_cfa_register 13
 1160              	 
 1161 0016 80BD     	 pop {r7,pc}
 1162              	 .cfi_endproc
 1163              	.LFE239:
 1165              	 .section .text.I2C_MASTER_ReceiveNACK,"ax",%progbits
 1166              	 .align 2
 1167              	 .thumb
 1168              	 .thumb_func
 1170              	I2C_MASTER_ReceiveNACK:
 1171              	.LFB240:
1683:../Dave/Generated/I2C_MASTER/i2c_master.h **** /**
1684:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @brief Receives the NACK from slave
1685:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param handle  I2C_MASTER APP handle pointer of type @ref I2C_MASTER_t
1686:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @return None
1687:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1688:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * \par<b>Description:</b><br>
1689:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * After transmitting a byte, master receives the nack from slave.<br>
1690:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Pre-requisite: Instantiate I2C_MASTER APP and generate code before using below code snippet.
1691:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1692:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Example Usage:
1693:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @code
1694:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1695:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
1696:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #define SLAVE_ADDRESS (0xA0)
1697:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  int main(void)
1698:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  {
1699:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    DAVE_STATUS_t init_status;
1700:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    uint32_t index = 0, loc_index = 0;
1701:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    uint8_t rec_data[64];
1702:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    init_status = DAVE_Init();
1703:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    if(init_status == DAVE_STATUS_SUCCESS)
1704:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    {
1705:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_SendStart(&I2C_MASTER_0, SLAVE_ADDRESS, XMC_I2C_CH_CMD_WRITE);
1706:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(I2C_MASTER_GetFlagStatus(&I2C_MASTER_0, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U)
1707:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      {
1708:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *       // wait for ACK
1709:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      }
1710:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_ClearFlag(&I2C_MASTER_0,XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
1711:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      // write to address 0
1712:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_TransmitByte(&I2C_MASTER_0, 0x00);
1713:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(I2C_MASTER_GetFlagStatus(&I2C_MASTER_0, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U)
1714:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      {
1715:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *       // wait for ACK
1716:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      }
1717:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_ClearFlag(&I2C_MASTER_0,XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
1718:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_SendRepeatedStart(&I2C_MASTER_0, SLAVE_ADDRESS, XMC_I2C_CH_CMD_READ);
1719:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(I2C_MASTER_GetFlagStatus(&I2C_MASTER_0, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U)
1720:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      {
1721:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *       // wait for ACK
1722:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      }
1723:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_ClearFlag(&I2C_MASTER_0,XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
1724:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(index < 16)
1725:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      {
1726:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *        I2C_MASTER_ReceiveACK(&I2C_MASTER_0);
1727:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *        index++;
1728:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      }
1729:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      // only for the last byte
1730:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_ReceiveNACK(&I2C_MASTER_0);
1731:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      //Wait when Rx FIFO is empty
1732:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(!I2C_MASTER_IsRXFIFOEmpty(&I2C_MASTER_0))
1733:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      {
1734:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *        rec_data[loc_index++] = I2C_MASTER_GetReceivedByte(&I2C_MASTER_0);
1735:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      }
1736:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    }
1737:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    else
1738:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    {
1739:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      XMC_DEBUG("main: Application initialization failed");
1740:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(1U)
1741:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      {
1742:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      }
1743:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    }
1744:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    return 1U;
1745:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  }
1746:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @endcode
1747:../Dave/Generated/I2C_MASTER/i2c_master.h **** */
1748:../Dave/Generated/I2C_MASTER/i2c_master.h **** __STATIC_INLINE void I2C_MASTER_ReceiveNACK(I2C_MASTER_t * const handle)
1749:../Dave/Generated/I2C_MASTER/i2c_master.h **** {
 1172              	 .loc 4 1749 0
 1173              	 .cfi_startproc
 1174              	 
 1175              	 
 1176 0000 80B5     	 push {r7,lr}
 1177              	.LCFI141:
 1178              	 .cfi_def_cfa_offset 8
 1179              	 .cfi_offset 7,-8
 1180              	 .cfi_offset 14,-4
 1181 0002 82B0     	 sub sp,sp,#8
 1182              	.LCFI142:
 1183              	 .cfi_def_cfa_offset 16
 1184 0004 00AF     	 add r7,sp,#0
 1185              	.LCFI143:
 1186              	 .cfi_def_cfa_register 7
 1187 0006 7860     	 str r0,[r7,#4]
1750:../Dave/Generated/I2C_MASTER/i2c_master.h ****   XMC_ASSERT("I2C_MASTER_ReceiveNACK: invalid handle", (handle != NULL));
1751:../Dave/Generated/I2C_MASTER/i2c_master.h ****   XMC_I2C_CH_MasterReceiveNack(handle->channel);
 1188              	 .loc 4 1751 0
 1189 0008 7B68     	 ldr r3,[r7,#4]
 1190 000a 1B68     	 ldr r3,[r3]
 1191 000c 1846     	 mov r0,r3
 1192 000e FFF7FEFF 	 bl XMC_I2C_CH_MasterReceiveNack
1752:../Dave/Generated/I2C_MASTER/i2c_master.h **** }
 1193              	 .loc 4 1752 0
 1194 0012 0837     	 adds r7,r7,#8
 1195              	.LCFI144:
 1196              	 .cfi_def_cfa_offset 8
 1197 0014 BD46     	 mov sp,r7
 1198              	.LCFI145:
 1199              	 .cfi_def_cfa_register 13
 1200              	 
 1201 0016 80BD     	 pop {r7,pc}
 1202              	 .cfi_endproc
 1203              	.LFE240:
 1205              	 .section .text.I2C_MASTER_SendStop,"ax",%progbits
 1206              	 .align 2
 1207              	 .thumb
 1208              	 .thumb_func
 1210              	I2C_MASTER_SendStop:
 1211              	.LFB241:
1753:../Dave/Generated/I2C_MASTER/i2c_master.h **** /**
1754:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @brief Sends stop command to slave
1755:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param handle  I2C_MASTER APP handle pointer of type @ref I2C_MASTER_t
1756:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @return None
1757:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1758:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * \par<b>Description:</b><br>
1759:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * At the end of transmission, sends a stop command to slave <br>
1760:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Pre-requisite: Instantiate I2C_MASTER APP and generate code before using below code snippet.<br>
1761:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Example Usage:
1762:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @code
1763:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1764:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
1765:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #define SLAVE_ADDRESS (0xA0)
1766:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  int main(void)
1767:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  {
1768:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    DAVE_STATUS_t init_status;
1769:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1770:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    init_status = DAVE_Init();
1771:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    if(init_status == DAVE_STATUS_SUCCESS)
1772:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    {
1773:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_SendStart(&I2C_MASTER_0, SLAVE_ADDRESS, XMC_I2C_CH_CMD_WRITE);
1774:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(I2C_MASTER_GetFlagStatus(&I2C_MASTER_0, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U)
1775:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      {
1776:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *       // wait for ACK
1777:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      }
1778:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_ClearFlag(&I2C_MASTER_0,XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
1779:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      //send the address to which data to be transfered
1780:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      XMC_I2C_CH_MasterTransmit(I2C_MASTER_0.channel, 0x00);
1781:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while((XMC_I2C_CH_GetStatusFlag(I2C_MASTER_0.channel) & XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED
1782:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      {
1783:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      }
1784:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      XMC_I2C_CH_ClearStatusFlag(I2C_MASTER_0.channel, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
1785:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
1786:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_SendStop(&I2C_MASTER_0);
1787:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    }
1788:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    else
1789:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    {
1790:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      XMC_DEBUG("main: Application initialization failed");
1791:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(1U)
1792:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      {
1793:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      }
1794:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    }
1795:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    return 1U;
1796:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  }
1797:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @endcode
1798:../Dave/Generated/I2C_MASTER/i2c_master.h **** */
1799:../Dave/Generated/I2C_MASTER/i2c_master.h **** __STATIC_INLINE void I2C_MASTER_SendStop(I2C_MASTER_t * const handle)
1800:../Dave/Generated/I2C_MASTER/i2c_master.h **** {
 1212              	 .loc 4 1800 0
 1213              	 .cfi_startproc
 1214              	 
 1215              	 
 1216 0000 80B5     	 push {r7,lr}
 1217              	.LCFI146:
 1218              	 .cfi_def_cfa_offset 8
 1219              	 .cfi_offset 7,-8
 1220              	 .cfi_offset 14,-4
 1221 0002 82B0     	 sub sp,sp,#8
 1222              	.LCFI147:
 1223              	 .cfi_def_cfa_offset 16
 1224 0004 00AF     	 add r7,sp,#0
 1225              	.LCFI148:
 1226              	 .cfi_def_cfa_register 7
 1227 0006 7860     	 str r0,[r7,#4]
1801:../Dave/Generated/I2C_MASTER/i2c_master.h ****   XMC_ASSERT("I2C_MASTER_SendStop: invalid handle", (handle != NULL));
1802:../Dave/Generated/I2C_MASTER/i2c_master.h ****   XMC_I2C_CH_ClearStatusFlag(handle->channel, XMC_I2C_CH_STATUS_FLAG_STOP_CONDITION_RECEIVED);
 1228              	 .loc 4 1802 0
 1229 0008 7B68     	 ldr r3,[r7,#4]
 1230 000a 1B68     	 ldr r3,[r3]
 1231 000c 1846     	 mov r0,r3
 1232 000e 1021     	 movs r1,#16
 1233 0010 FFF7FEFF 	 bl XMC_I2C_CH_ClearStatusFlag
1803:../Dave/Generated/I2C_MASTER/i2c_master.h ****   XMC_I2C_CH_MasterStop(handle->channel);
 1234              	 .loc 4 1803 0
 1235 0014 7B68     	 ldr r3,[r7,#4]
 1236 0016 1B68     	 ldr r3,[r3]
 1237 0018 1846     	 mov r0,r3
 1238 001a FFF7FEFF 	 bl XMC_I2C_CH_MasterStop
1804:../Dave/Generated/I2C_MASTER/i2c_master.h **** }
 1239              	 .loc 4 1804 0
 1240 001e 0837     	 adds r7,r7,#8
 1241              	.LCFI149:
 1242              	 .cfi_def_cfa_offset 8
 1243 0020 BD46     	 mov sp,r7
 1244              	.LCFI150:
 1245              	 .cfi_def_cfa_register 13
 1246              	 
 1247 0022 80BD     	 pop {r7,pc}
 1248              	 .cfi_endproc
 1249              	.LFE241:
 1251              	 .section .text.I2C_MASTER_SendStart,"ax",%progbits
 1252              	 .align 2
 1253              	 .thumb
 1254              	 .thumb_func
 1256              	I2C_MASTER_SendStart:
 1257              	.LFB242:
1805:../Dave/Generated/I2C_MASTER/i2c_master.h **** /**
1806:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @brief Sends start command to slave
1807:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param handle  I2C_MASTER APP handle pointer of type @ref I2C_MASTER_t
1808:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param address slave address
1809:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param cmd     command
1810:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @return None
1811:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1812:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * \par<b>Description:</b><br>
1813:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Before start of transmission, sends a start command to slave. \n
1814:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Address(address) should reserve an additional bit at the LSB for read/write indication. For exam
1815:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * be provided as 0x0a. If the address is 10-bit, only most significant bits with the 10-bit identi
1816:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * For example, if the 10-bit address is 0x305, the address should be provided as 0xf6(prepend with
1817:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * followed by 1-bit field for read/write).<br>
1818:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Pre-requisite: Instantiate I2C_MASTER APP and generate code before using below code snippet. <br
1819:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Example Usage:
1820:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @code
1821:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1822:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #include "DAVE.h"
1823:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #define SLAVE_ADDRESS 0xA0
1824:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  int main(void)
1825:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  {
1826:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    DAVE_STATUS_t init_status;
1827:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1828:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    init_status = DAVE_Init();
1829:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    if(init_status == DAVE_STATUS_SUCCESS)
1830:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    {
1831:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      I2C_MASTER_SendStart(&I2C_MASTER_0, SLAVE_ADDRESS, XMC_I2C_CH_CMD_WRITE);
1832:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while((XMC_I2C_CH_GetStatusFlag(I2C_MASTER_0.channel) & XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED
1833:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      {
1834:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      }
1835:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      XMC_I2C_CH_ClearStatusFlag(I2C_MASTER_0.channel, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
1836:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
1837:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      //send the address to which data to be transfered
1838:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      XMC_I2C_CH_MasterTransmit(I2C_MASTER_0.channel, 0x00);
1839:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while((XMC_I2C_CH_GetStatusFlag(I2C_MASTER_0.channel) & XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED
1840:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      {
1841:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      }
1842:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      XMC_I2C_CH_ClearStatusFlag(I2C_MASTER_0.channel, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
1843:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    }
1844:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    else
1845:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    {
1846:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *       XMC_DEBUG("main: Application initialization failed");
1847:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *       while(1U)
1848:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *       {
1849:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *       }
1850:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    }
1851:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    return 1U;
1852:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *   }
1853:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @endcode
1854:../Dave/Generated/I2C_MASTER/i2c_master.h **** */
1855:../Dave/Generated/I2C_MASTER/i2c_master.h **** __STATIC_INLINE void I2C_MASTER_SendStart(I2C_MASTER_t * const handle, const uint32_t address,
1856:../Dave/Generated/I2C_MASTER/i2c_master.h **** 		                                  const XMC_I2C_CH_CMD_t cmd)
1857:../Dave/Generated/I2C_MASTER/i2c_master.h **** {
 1258              	 .loc 4 1857 0
 1259              	 .cfi_startproc
 1260              	 
 1261              	 
 1262 0000 80B5     	 push {r7,lr}
 1263              	.LCFI151:
 1264              	 .cfi_def_cfa_offset 8
 1265              	 .cfi_offset 7,-8
 1266              	 .cfi_offset 14,-4
 1267 0002 84B0     	 sub sp,sp,#16
 1268              	.LCFI152:
 1269              	 .cfi_def_cfa_offset 24
 1270 0004 00AF     	 add r7,sp,#0
 1271              	.LCFI153:
 1272              	 .cfi_def_cfa_register 7
 1273 0006 F860     	 str r0,[r7,#12]
 1274 0008 B960     	 str r1,[r7,#8]
 1275 000a 1346     	 mov r3,r2
 1276 000c FB71     	 strb r3,[r7,#7]
1858:../Dave/Generated/I2C_MASTER/i2c_master.h ****   XMC_ASSERT("I2C_MASTER_SendStart: invalid handle", (handle != NULL));
1859:../Dave/Generated/I2C_MASTER/i2c_master.h ****   XMC_I2C_CH_ClearStatusFlag(handle->channel, XMC_I2C_CH_STATUS_FLAG_START_CONDITION_RECEIVED);
 1277              	 .loc 4 1859 0
 1278 000e FB68     	 ldr r3,[r7,#12]
 1279 0010 1B68     	 ldr r3,[r3]
 1280 0012 1846     	 mov r0,r3
 1281 0014 0421     	 movs r1,#4
 1282 0016 FFF7FEFF 	 bl XMC_I2C_CH_ClearStatusFlag
1860:../Dave/Generated/I2C_MASTER/i2c_master.h ****   XMC_I2C_CH_MasterStart(handle->channel, (uint16_t)address, cmd);
 1283              	 .loc 4 1860 0
 1284 001a FB68     	 ldr r3,[r7,#12]
 1285 001c 1968     	 ldr r1,[r3]
 1286 001e BB68     	 ldr r3,[r7,#8]
 1287 0020 9AB2     	 uxth r2,r3
 1288 0022 FB79     	 ldrb r3,[r7,#7]
 1289 0024 0846     	 mov r0,r1
 1290 0026 1146     	 mov r1,r2
 1291 0028 1A46     	 mov r2,r3
 1292 002a FFF7FEFF 	 bl XMC_I2C_CH_MasterStart
1861:../Dave/Generated/I2C_MASTER/i2c_master.h **** }
 1293              	 .loc 4 1861 0
 1294 002e 1037     	 adds r7,r7,#16
 1295              	.LCFI154:
 1296              	 .cfi_def_cfa_offset 8
 1297 0030 BD46     	 mov sp,r7
 1298              	.LCFI155:
 1299              	 .cfi_def_cfa_register 13
 1300              	 
 1301 0032 80BD     	 pop {r7,pc}
 1302              	 .cfi_endproc
 1303              	.LFE242:
 1305              	 .section .text.I2C_MASTER_SendRepeatedStart,"ax",%progbits
 1306              	 .align 2
 1307              	 .thumb
 1308              	 .thumb_func
 1310              	I2C_MASTER_SendRepeatedStart:
 1311              	.LFB243:
1862:../Dave/Generated/I2C_MASTER/i2c_master.h **** /**
1863:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @brief Sends repeated start command to slave
1864:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param handle  I2C_MASTER APP handle pointer of type @ref I2C_MASTER_t
1865:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param address slave address
1866:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @param cmd     command
1867:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @return None
1868:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1869:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * \par<b>Description:</b><br>
1870:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Before start of transmission, sends a repeatedstart command to slave if bus acquired is true.\n
1871:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Address(address) should reserve an additional bit at the LSB for read/write indication. For exam
1872:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * be provided as 0x0a. If the address is 10-bit, only most significant bits with the 10-bit identi
1873:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * For example, if the 10-bit address is 0x305, the address should be provided as 0xf6(prepend with
1874:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * followed by 1-bit field for read/write).<br>
1875:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Pre-requisite: Instantiate I2C_MASTER APP and generate code before using below code snippet. <br
1876:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * Example Usage:
1877:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @code
1878:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1879:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
1880:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  #define SLAVE_ADDRESS 0xA0
1881:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  int main(void)
1882:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  {
1883:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    DAVE_STATUS_t init_status;
1884:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    uint8_t rx_buf[256];
1885:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1886:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    init_status = DAVE_Init();
1887:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    if(init_status == DAVE_STATUS_SUCCESS)
1888:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    {
1889:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      XMC_I2C_CH_MasterStart(I2C_MASTER_0.channel, SLAVE_ADDRESS, XMC_I2C_CH_CMD_WRITE);
1890:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while((XMC_I2C_CH_GetStatusFlag(I2C_MASTER_0.channel) & XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED
1891:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      {
1892:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      }
1893:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      XMC_I2C_CH_ClearStatusFlag(I2C_MASTER_0.channel, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
1894:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
1895:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     //send the address to which data to be transfered
1896:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     XMC_I2C_CH_MasterTransmit(I2C_MASTER_0.channel, 0x00);
1897:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     while((XMC_I2C_CH_GetStatusFlag(I2C_MASTER_0.channel) & XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED)
1898:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     {
1899:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     }
1900:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     XMC_I2C_CH_ClearStatusFlag(I2C_MASTER_0.channel, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
1901:../Dave/Generated/I2C_MASTER/i2c_master.h **** 
1902:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     I2C_MASTER_SendRepeatedStart(&I2C_MASTER_0, SLAVE_ADDRESS, XMC_I2C_CH_CMD_READ);
1903:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     while((XMC_I2C_CH_GetStatusFlag(I2C_MASTER_0.channel) & XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED)
1904:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     {
1905:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     }
1906:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *
1907:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     XMC_I2C_CH_ClearStatusFlag(I2C_MASTER_0.channel, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
1908:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * 	   memset(rx_buf,0,16);
1909:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *     I2C_MASTER_Receive(&I2C_MASTER_0, false, SLAVE_ADDRESS, rx_buf, 16, true, true);
1910:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    }
1911:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    else
1912:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    {
1913:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      XMC_DEBUG("main: Application initialization failed");
1914:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      while(1U)
1915:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      {
1916:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *      }
1917:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *    }
1918:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *   return 1U;
1919:../Dave/Generated/I2C_MASTER/i2c_master.h ****  *  }
1920:../Dave/Generated/I2C_MASTER/i2c_master.h ****  * @endcode
1921:../Dave/Generated/I2C_MASTER/i2c_master.h **** */
1922:../Dave/Generated/I2C_MASTER/i2c_master.h **** __STATIC_INLINE void I2C_MASTER_SendRepeatedStart(I2C_MASTER_t * const handle, const uint32_t addre
1923:../Dave/Generated/I2C_MASTER/i2c_master.h **** 		                                          const XMC_I2C_CH_CMD_t cmd)
1924:../Dave/Generated/I2C_MASTER/i2c_master.h **** {
 1312              	 .loc 4 1924 0
 1313              	 .cfi_startproc
 1314              	 
 1315              	 
 1316 0000 80B5     	 push {r7,lr}
 1317              	.LCFI156:
 1318              	 .cfi_def_cfa_offset 8
 1319              	 .cfi_offset 7,-8
 1320              	 .cfi_offset 14,-4
 1321 0002 84B0     	 sub sp,sp,#16
 1322              	.LCFI157:
 1323              	 .cfi_def_cfa_offset 24
 1324 0004 00AF     	 add r7,sp,#0
 1325              	.LCFI158:
 1326              	 .cfi_def_cfa_register 7
 1327 0006 F860     	 str r0,[r7,#12]
 1328 0008 B960     	 str r1,[r7,#8]
 1329 000a 1346     	 mov r3,r2
 1330 000c FB71     	 strb r3,[r7,#7]
1925:../Dave/Generated/I2C_MASTER/i2c_master.h ****   XMC_ASSERT("I2C_MASTER_SendRepeatedStart: invalid handle", (handle != NULL));
1926:../Dave/Generated/I2C_MASTER/i2c_master.h ****   XMC_I2C_CH_ClearStatusFlag(handle->channel, XMC_I2C_CH_STATUS_FLAG_REPEATED_START_CONDITION_RECEI
 1331              	 .loc 4 1926 0
 1332 000e FB68     	 ldr r3,[r7,#12]
 1333 0010 1B68     	 ldr r3,[r3]
 1334 0012 1846     	 mov r0,r3
 1335 0014 0821     	 movs r1,#8
 1336 0016 FFF7FEFF 	 bl XMC_I2C_CH_ClearStatusFlag
1927:../Dave/Generated/I2C_MASTER/i2c_master.h ****   XMC_I2C_CH_MasterRepeatedStart(handle->channel, (uint16_t)address, cmd);
 1337              	 .loc 4 1927 0
 1338 001a FB68     	 ldr r3,[r7,#12]
 1339 001c 1968     	 ldr r1,[r3]
 1340 001e BB68     	 ldr r3,[r7,#8]
 1341 0020 9AB2     	 uxth r2,r3
 1342 0022 FB79     	 ldrb r3,[r7,#7]
 1343 0024 0846     	 mov r0,r1
 1344 0026 1146     	 mov r1,r2
 1345 0028 1A46     	 mov r2,r3
 1346 002a FFF7FEFF 	 bl XMC_I2C_CH_MasterRepeatedStart
1928:../Dave/Generated/I2C_MASTER/i2c_master.h **** }
 1347              	 .loc 4 1928 0
 1348 002e 1037     	 adds r7,r7,#16
 1349              	.LCFI159:
 1350              	 .cfi_def_cfa_offset 8
 1351 0030 BD46     	 mov sp,r7
 1352              	.LCFI160:
 1353              	 .cfi_def_cfa_register 13
 1354              	 
 1355 0032 80BD     	 pop {r7,pc}
 1356              	 .cfi_endproc
 1357              	.LFE243:
 1359              	 .section .text.calculate_minfifosize,"ax",%progbits
 1360              	 .align 2
 1361              	 .thumb
 1362              	 .thumb_func
 1364              	calculate_minfifosize:
 1365              	.LFB250:
 1366              	 .file 5 "../Dave/Generated/I2C_MASTER/i2c_master.c"
   1:../Dave/Generated/I2C_MASTER/i2c_master.c **** /**
   2:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * @file i2c_master.c
   3:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * @date 2019-09-16
   4:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *
   5:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * NOTE:
   6:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * This file is generated by DAVE. Any manual modification done to this file will be lost when the 
   7:../Dave/Generated/I2C_MASTER/i2c_master.c ****  */
   8:../Dave/Generated/I2C_MASTER/i2c_master.c **** /**
   9:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * @cond
  10:../Dave/Generated/I2C_MASTER/i2c_master.c ****  **************************************************************************************************
  11:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * I2C_MASTER v4.1.34 Configures USIC channel to transmit & receive data using I2C protocol.
  12:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *
  13:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * Copyright (c) 2015-2020, Infineon Technologies AG
  14:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * All rights reserved.
  15:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *
  16:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  17:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * following conditions are met:
  18:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *
  19:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *   Redistributions of source code must retain the above copyright notice, this list of conditions
  20:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *   disclaimer.
  21:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *
  22:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *   Redistributions in binary form must reproduce the above copyright notice, this list of conditi
  23:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *   following disclaimer in the documentation and/or other materials provided with the distributio
  24:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *
  25:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *   Neither the name of the copyright holders nor the names of its contributors may be used to end
  26:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *   products derived from this software without specific prior written permission.
  27:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *
  28:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  29:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  30:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  31:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  32:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  33:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  34:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  35:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *
  36:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  37:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * with Infineon Technologies AG (dave@infineon.com).
  38:../Dave/Generated/I2C_MASTER/i2c_master.c ****  **************************************************************************************************
  39:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *
  40:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * Change History
  41:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * --------------
  42:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *
  43:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * 2015-02-16:
  44:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *     - Initial version<br>
  45:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *
  46:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * 2015-06-10:
  47:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *     - AbortTransmit and AbortReceive API return type modified. <br>
  48:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *
  49:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * 2015-07-31:
  50:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *     - DMA support APIs added
  51:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *
  52:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * 2017-01-19:
  53:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *     - Avoid unintended interrupts when filling FIFO
  54:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *
  55:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * 2017-11-17:
  56:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *     - Use tx_irqn of channel config structure in the call of NVIC_ClearPendingIRQ()
  57:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *
  58:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * 2017-12-20:
  59:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *     - Fix TX DMA issues
  60:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *
  61:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * 2019-06-24:
  62:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *     - I2C_MASTER_lStartTransmitPolling() handling of non ack     
  63:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *
  64:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * 2019-09-23:
  65:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *     - Fixed return status of I2C_MASTER_lStartReceivePolling()
  66:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *
  67:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * 2020-09-16
  68:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *     - I2C_MASTER_StartTransmitIRQ() returns an error if START symbol was not transmitted into th
  69:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *
  70:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * @endcond
  71:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *
  72:../Dave/Generated/I2C_MASTER/i2c_master.c ****  */
  73:../Dave/Generated/I2C_MASTER/i2c_master.c **** /**************************************************************************************************
  74:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * HEADER FILES
  75:../Dave/Generated/I2C_MASTER/i2c_master.c ****  **************************************************************************************************
  76:../Dave/Generated/I2C_MASTER/i2c_master.c **** #include "i2c_master.h"
  77:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
  78:../Dave/Generated/I2C_MASTER/i2c_master.c **** /**************************************************************************************************
  79:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * MACROS
  80:../Dave/Generated/I2C_MASTER/i2c_master.c ****  **************************************************************************************************
  81:../Dave/Generated/I2C_MASTER/i2c_master.c **** #define I2C_MASTER_TDF_RECEIVE_ACK             (0x0200U)
  82:../Dave/Generated/I2C_MASTER/i2c_master.c **** #define I2C_MASTER_TDF_RECEIVE_NACK       (3U << 8U)
  83:../Dave/Generated/I2C_MASTER/i2c_master.c **** #define I2C_MASTER_DMA_SRC_DST_TR_WIDTH_MASK   (0x7EU)
  84:../Dave/Generated/I2C_MASTER/i2c_master.c **** #define I2C_MASTER_DMA_SRC_ADDR_INC_MASK       (0x600U)
  85:../Dave/Generated/I2C_MASTER/i2c_master.c **** #define I2C_MASTER_DMA_SRC_ADDR_INC_POS        (9U)
  86:../Dave/Generated/I2C_MASTER/i2c_master.c **** #define I2C_MASTER_DMA_SRC_TRANSFER_WIDTH_POS  (4U)
  87:../Dave/Generated/I2C_MASTER/i2c_master.c **** #define I2C_MASTER_DMA_DST_TRANSFER_WIDTH_POS  (1U)
  88:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
  89:../Dave/Generated/I2C_MASTER/i2c_master.c **** #define I2C_DMA_MAX_BLOCK_SIZE (4095U)
  90:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
  91:../Dave/Generated/I2C_MASTER/i2c_master.c **** /**************************************************************************************************
  92:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * LOCAL DATA
  93:../Dave/Generated/I2C_MASTER/i2c_master.c ****  **************************************************************************************************
  94:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
  95:../Dave/Generated/I2C_MASTER/i2c_master.c **** /**************************************************************************************************
  96:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * LOCAL ROUTINES
  97:../Dave/Generated/I2C_MASTER/i2c_master.c ****  **************************************************************************************************
  98:../Dave/Generated/I2C_MASTER/i2c_master.c ****  /*
  99:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * Function monitors the configured protocol interrupt flags. It is called from the protocol interr
 100:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * service handler.
 101:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * Function reads the status of the USIC channel and checks for configured flags in the app UI.
 102:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * If any callback function is provided in the app UI, it will be called when the selected flag is 
 103:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *
 104:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * I2C_MASTER_t * pointer to the I2C_MASTER APP instance handle
 105:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *
 106:../Dave/Generated/I2C_MASTER/i2c_master.c ****  */
 107:../Dave/Generated/I2C_MASTER/i2c_master.c **** void I2C_MASTER_ProtocolHandler(I2C_MASTER_t * const handle);
 108:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 109:../Dave/Generated/I2C_MASTER/i2c_master.c **** #if ((I2C_MASTER_INTERRUPT_TX_ENABLED == 1) || (I2C_MASTER_INTERRUPT_RX_ENABLED == 1))
 110:../Dave/Generated/I2C_MASTER/i2c_master.c **** static uint32_t calculate_minfifosize(uint32_t a, uint32_t b)
 111:../Dave/Generated/I2C_MASTER/i2c_master.c **** {
 1367              	 .loc 5 111 0
 1368              	 .cfi_startproc
 1369              	 
 1370              	 
 1371              	 
 1372 0000 80B4     	 push {r7}
 1373              	.LCFI161:
 1374              	 .cfi_def_cfa_offset 4
 1375              	 .cfi_offset 7,-4
 1376 0002 85B0     	 sub sp,sp,#20
 1377              	.LCFI162:
 1378              	 .cfi_def_cfa_offset 24
 1379 0004 00AF     	 add r7,sp,#0
 1380              	.LCFI163:
 1381              	 .cfi_def_cfa_register 7
 1382 0006 7860     	 str r0,[r7,#4]
 1383 0008 3960     	 str r1,[r7]
 112:../Dave/Generated/I2C_MASTER/i2c_master.c ****   uint32_t result;
 113:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 114:../Dave/Generated/I2C_MASTER/i2c_master.c ****   if (a < b)
 1384              	 .loc 5 114 0
 1385 000a 7A68     	 ldr r2,[r7,#4]
 1386 000c 3B68     	 ldr r3,[r7]
 1387 000e 9A42     	 cmp r2,r3
 1388 0010 02D2     	 bcs .L42
 115:../Dave/Generated/I2C_MASTER/i2c_master.c ****   {
 116:../Dave/Generated/I2C_MASTER/i2c_master.c ****     result = a;
 1389              	 .loc 5 116 0
 1390 0012 7B68     	 ldr r3,[r7,#4]
 1391 0014 FB60     	 str r3,[r7,#12]
 1392 0016 01E0     	 b .L43
 1393              	.L42:
 117:../Dave/Generated/I2C_MASTER/i2c_master.c ****   }
 118:../Dave/Generated/I2C_MASTER/i2c_master.c ****   else
 119:../Dave/Generated/I2C_MASTER/i2c_master.c ****   {
 120:../Dave/Generated/I2C_MASTER/i2c_master.c ****     result = b;
 1394              	 .loc 5 120 0
 1395 0018 3B68     	 ldr r3,[r7]
 1396 001a FB60     	 str r3,[r7,#12]
 1397              	.L43:
 121:../Dave/Generated/I2C_MASTER/i2c_master.c ****   }
 122:../Dave/Generated/I2C_MASTER/i2c_master.c ****   return (result);
 1398              	 .loc 5 122 0
 1399 001c FB68     	 ldr r3,[r7,#12]
 123:../Dave/Generated/I2C_MASTER/i2c_master.c **** }
 1400              	 .loc 5 123 0
 1401 001e 1846     	 mov r0,r3
 1402 0020 1437     	 adds r7,r7,#20
 1403              	.LCFI164:
 1404              	 .cfi_def_cfa_offset 4
 1405 0022 BD46     	 mov sp,r7
 1406              	.LCFI165:
 1407              	 .cfi_def_cfa_register 13
 1408              	 
 1409 0024 5DF8047B 	 ldr r7,[sp],#4
 1410              	.LCFI166:
 1411              	 .cfi_restore 7
 1412              	 .cfi_def_cfa_offset 0
 1413 0028 7047     	 bx lr
 1414              	 .cfi_endproc
 1415              	.LFE250:
 1417 002a 00BF     	 .section .text.I2C_MASTER_GetAppVersion,"ax",%progbits
 1418              	 .align 2
 1419              	 .global I2C_MASTER_GetAppVersion
 1420              	 .thumb
 1421              	 .thumb_func
 1423              	I2C_MASTER_GetAppVersion:
 1424              	.LFB251:
 124:../Dave/Generated/I2C_MASTER/i2c_master.c **** #endif
 125:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 126:../Dave/Generated/I2C_MASTER/i2c_master.c **** #if ((I2C_MASTER_INTERRUPT_TX_ENABLED == 1) || (I2C_MASTER_INTERRUPT_RX_ENABLED == 1) || \
 127:../Dave/Generated/I2C_MASTER/i2c_master.c ****     (I2C_MASTER_DIRECT_TX_ENABLED == 1) || (I2C_MASTER_DIRECT_RX_ENABLED == 1))
 128:../Dave/Generated/I2C_MASTER/i2c_master.c **** static void I2C_MASTER_lSendStart_Or_RepeatedStart(I2C_MASTER_t * handle, const uint32_t address,
 129:../Dave/Generated/I2C_MASTER/i2c_master.c ****                                                const XMC_I2C_CH_CMD_t cmd);
 130:../Dave/Generated/I2C_MASTER/i2c_master.c **** #endif
 131:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 132:../Dave/Generated/I2C_MASTER/i2c_master.c **** #if ((I2C_MASTER_INTERRUPT_TX_ENABLED == 1) || (I2C_MASTER_INTERRUPT_RX_ENABLED == 1))
 133:../Dave/Generated/I2C_MASTER/i2c_master.c **** static void I2C_MASTER_lSendStop_JumpTo_TxCallback(I2C_MASTER_t *const handle);
 134:../Dave/Generated/I2C_MASTER/i2c_master.c **** #endif
 135:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 136:../Dave/Generated/I2C_MASTER/i2c_master.c **** #if(I2C_MASTER_INTERRUPT_TX_ENABLED == 1)
 137:../Dave/Generated/I2C_MASTER/i2c_master.c **** static void I2C_MASTER_AbortTransmitIRQ(const I2C_MASTER_t *const handle);
 138:../Dave/Generated/I2C_MASTER/i2c_master.c **** #endif
 139:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 140:../Dave/Generated/I2C_MASTER/i2c_master.c **** #if (I2C_MASTER_INTERRUPT_RX_ENABLED == 1)
 141:../Dave/Generated/I2C_MASTER/i2c_master.c **** static void I2C_MASTER_lSendStop_JumpTo_RxCallback(I2C_MASTER_t *const handle);
 142:../Dave/Generated/I2C_MASTER/i2c_master.c **** static void I2C_MASTER_lReconfigureRxFIFO(const I2C_MASTER_t * const handle, uint32_t data_size);
 143:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 144:../Dave/Generated/I2C_MASTER/i2c_master.c **** static void I2C_MASTER_lReceive_FIFOData(I2C_MASTER_t * const handle, bool send_start, const uint32
 145:../Dave/Generated/I2C_MASTER/i2c_master.c ****                                          const uint32_t count);
 146:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 147:../Dave/Generated/I2C_MASTER/i2c_master.c **** static void I2C_MASTER_lReceive_StdData(I2C_MASTER_t * const handle, bool send_start, const uint32_
 148:../Dave/Generated/I2C_MASTER/i2c_master.c **** static void I2C_MASTER_lAbortReceiveIRQ(const I2C_MASTER_t *const handle);
 149:../Dave/Generated/I2C_MASTER/i2c_master.c **** #endif
 150:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 151:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 152:../Dave/Generated/I2C_MASTER/i2c_master.c **** #if (I2C_MASTER_DIRECT_TX_ENABLED == 1)
 153:../Dave/Generated/I2C_MASTER/i2c_master.c **** static I2C_MASTER_STATUS_t I2C_MASTER_lStartTransmitPolling(I2C_MASTER_t *const handle, bool send_s
 154:../Dave/Generated/I2C_MASTER/i2c_master.c ****                                                         const uint32_t slave_address, uint8_t *data
 155:../Dave/Generated/I2C_MASTER/i2c_master.c ****                               bool send_stop);
 156:../Dave/Generated/I2C_MASTER/i2c_master.c **** #endif
 157:../Dave/Generated/I2C_MASTER/i2c_master.c **** #if I2C_MASTER_DIRECT_RX_ENABLED
 158:../Dave/Generated/I2C_MASTER/i2c_master.c **** static I2C_MASTER_STATUS_t I2C_MASTER_lStartReceivePolling(I2C_MASTER_t *const handle, bool send_st
 159:../Dave/Generated/I2C_MASTER/i2c_master.c ****                                                        uint8_t *data, uint32_t count, bool send_sto
 160:../Dave/Generated/I2C_MASTER/i2c_master.c ****                                bool send_nack);
 161:../Dave/Generated/I2C_MASTER/i2c_master.c **** #endif
 162:../Dave/Generated/I2C_MASTER/i2c_master.c **** #if (I2C_MASTER_DMA_TX_ENABLED == 1)
 163:../Dave/Generated/I2C_MASTER/i2c_master.c **** static void I2C_MASTER_lAbortTransmitDMA(const I2C_MASTER_t *const handle);
 164:../Dave/Generated/I2C_MASTER/i2c_master.c **** #endif
 165:../Dave/Generated/I2C_MASTER/i2c_master.c **** #if (I2C_MASTER_DMA_RX_ENABLED == 1)
 166:../Dave/Generated/I2C_MASTER/i2c_master.c **** static void I2C_MASTER_lAbortReceiveDMA(const I2C_MASTER_t *const handle);
 167:../Dave/Generated/I2C_MASTER/i2c_master.c **** #endif
 168:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 169:../Dave/Generated/I2C_MASTER/i2c_master.c **** #if (I2C_MASTER_DMA_TX_ENABLED == 1) && (I2C_MASTER_DMA_RX_ENABLED == 1)
 170:../Dave/Generated/I2C_MASTER/i2c_master.c **** /* DMA buffer to send the ACK */
 171:../Dave/Generated/I2C_MASTER/i2c_master.c **** static uint16_t ack_buf[1];
 172:../Dave/Generated/I2C_MASTER/i2c_master.c **** static uint16_t nack_buf[1];
 173:../Dave/Generated/I2C_MASTER/i2c_master.c **** #endif
 174:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 175:../Dave/Generated/I2C_MASTER/i2c_master.c **** /**************************************************************************************************
 176:../Dave/Generated/I2C_MASTER/i2c_master.c **** * API IMPLEMENTATION
 177:../Dave/Generated/I2C_MASTER/i2c_master.c **** ***************************************************************************************************
 178:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 179:../Dave/Generated/I2C_MASTER/i2c_master.c **** /*
 180:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * @brief API to retrieve the version of the I2C_MASTER APP.
 181:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *
 182:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * @return DAVE_APP_VERSION_t Structure containing major version, minor version
 183:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *         and patch version.
 184:../Dave/Generated/I2C_MASTER/i2c_master.c ****  */
 185:../Dave/Generated/I2C_MASTER/i2c_master.c **** DAVE_APP_VERSION_t I2C_MASTER_GetAppVersion(void)
 186:../Dave/Generated/I2C_MASTER/i2c_master.c **** {
 1425              	 .loc 5 186 0
 1426              	 .cfi_startproc
 1427              	 
 1428              	 
 1429              	 
 1430 0000 80B4     	 push {r7}
 1431              	.LCFI167:
 1432              	 .cfi_def_cfa_offset 4
 1433              	 .cfi_offset 7,-4
 1434 0002 83B0     	 sub sp,sp,#12
 1435              	.LCFI168:
 1436              	 .cfi_def_cfa_offset 16
 1437 0004 00AF     	 add r7,sp,#0
 1438              	.LCFI169:
 1439              	 .cfi_def_cfa_register 7
 187:../Dave/Generated/I2C_MASTER/i2c_master.c ****   DAVE_APP_VERSION_t version;
 188:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 189:../Dave/Generated/I2C_MASTER/i2c_master.c ****   version.major = I2C_MASTER_MAJOR_VERSION;
 1440              	 .loc 5 189 0
 1441 0006 0423     	 movs r3,#4
 1442 0008 3B70     	 strb r3,[r7]
 190:../Dave/Generated/I2C_MASTER/i2c_master.c ****   version.minor = I2C_MASTER_MINOR_VERSION;
 1443              	 .loc 5 190 0
 1444 000a 0123     	 movs r3,#1
 1445 000c 7B70     	 strb r3,[r7,#1]
 191:../Dave/Generated/I2C_MASTER/i2c_master.c ****   version.patch = I2C_MASTER_PATCH_VERSION;
 1446              	 .loc 5 191 0
 1447 000e 2223     	 movs r3,#34
 1448 0010 BB70     	 strb r3,[r7,#2]
 192:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 193:../Dave/Generated/I2C_MASTER/i2c_master.c ****   return (version);
 1449              	 .loc 5 193 0
 1450 0012 3B1D     	 adds r3,r7,#4
 1451 0014 3A46     	 mov r2,r7
 1452 0016 1268     	 ldr r2,[r2]
 1453 0018 1146     	 mov r1,r2
 1454 001a 1980     	 strh r1,[r3]
 1455 001c 0233     	 adds r3,r3,#2
 1456 001e 120C     	 lsrs r2,r2,#16
 1457 0020 1A70     	 strb r2,[r3]
 1458 0022 0023     	 movs r3,#0
 1459 0024 3A79     	 ldrb r2,[r7,#4]
 1460 0026 62F30703 	 bfi r3,r2,#0,#8
 1461 002a 7A79     	 ldrb r2,[r7,#5]
 1462 002c 62F30F23 	 bfi r3,r2,#8,#8
 1463 0030 BA79     	 ldrb r2,[r7,#6]
 1464 0032 62F31743 	 bfi r3,r2,#16,#8
 194:../Dave/Generated/I2C_MASTER/i2c_master.c **** }
 1465              	 .loc 5 194 0
 1466 0036 1846     	 mov r0,r3
 1467 0038 0C37     	 adds r7,r7,#12
 1468              	.LCFI170:
 1469              	 .cfi_def_cfa_offset 4
 1470 003a BD46     	 mov sp,r7
 1471              	.LCFI171:
 1472              	 .cfi_def_cfa_register 13
 1473              	 
 1474 003c 5DF8047B 	 ldr r7,[sp],#4
 1475              	.LCFI172:
 1476              	 .cfi_restore 7
 1477              	 .cfi_def_cfa_offset 0
 1478 0040 7047     	 bx lr
 1479              	 .cfi_endproc
 1480              	.LFE251:
 1482 0042 00BF     	 .section .text.I2C_MASTER_Init,"ax",%progbits
 1483              	 .align 2
 1484              	 .global I2C_MASTER_Init
 1485              	 .thumb
 1486              	 .thumb_func
 1488              	I2C_MASTER_Init:
 1489              	.LFB252:
 195:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 196:../Dave/Generated/I2C_MASTER/i2c_master.c **** /* Function to initialize the USIC Channel with GUI configured values.*/
 197:../Dave/Generated/I2C_MASTER/i2c_master.c **** I2C_MASTER_STATUS_t I2C_MASTER_Init(const I2C_MASTER_t *const handle)
 198:../Dave/Generated/I2C_MASTER/i2c_master.c **** {
 1490              	 .loc 5 198 0
 1491              	 .cfi_startproc
 1492              	 
 1493              	 
 1494 0000 80B5     	 push {r7,lr}
 1495              	.LCFI173:
 1496              	 .cfi_def_cfa_offset 8
 1497              	 .cfi_offset 7,-8
 1498              	 .cfi_offset 14,-4
 1499 0002 84B0     	 sub sp,sp,#16
 1500              	.LCFI174:
 1501              	 .cfi_def_cfa_offset 24
 1502 0004 00AF     	 add r7,sp,#0
 1503              	.LCFI175:
 1504              	 .cfi_def_cfa_register 7
 1505 0006 7860     	 str r0,[r7,#4]
 199:../Dave/Generated/I2C_MASTER/i2c_master.c ****   I2C_MASTER_STATUS_t status;
 200:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 201:../Dave/Generated/I2C_MASTER/i2c_master.c ****   if (handle != NULL)
 1506              	 .loc 5 201 0
 1507 0008 7B68     	 ldr r3,[r7,#4]
 1508 000a 002B     	 cmp r3,#0
 1509 000c 06D0     	 beq .L48
 202:../Dave/Generated/I2C_MASTER/i2c_master.c ****   {
 203:../Dave/Generated/I2C_MASTER/i2c_master.c ****     /*Initialize the multiplexers required for I2C_MASTER configuration*/
 204:../Dave/Generated/I2C_MASTER/i2c_master.c ****     handle->config->fptr_i2c_config();
 1510              	 .loc 5 204 0
 1511 000e 7B68     	 ldr r3,[r7,#4]
 1512 0010 5B68     	 ldr r3,[r3,#4]
 1513 0012 5B68     	 ldr r3,[r3,#4]
 1514 0014 9847     	 blx r3
 205:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 206:../Dave/Generated/I2C_MASTER/i2c_master.c ****     status = I2C_MASTER_STATUS_SUCCESS;
 1515              	 .loc 5 206 0
 1516 0016 0023     	 movs r3,#0
 1517 0018 FB73     	 strb r3,[r7,#15]
 1518 001a 01E0     	 b .L49
 1519              	.L48:
 207:../Dave/Generated/I2C_MASTER/i2c_master.c ****   }
 208:../Dave/Generated/I2C_MASTER/i2c_master.c ****   else
 209:../Dave/Generated/I2C_MASTER/i2c_master.c ****   {
 210:../Dave/Generated/I2C_MASTER/i2c_master.c ****     status = I2C_MASTER_STATUS_FAILURE;
 1520              	 .loc 5 210 0
 1521 001c 0123     	 movs r3,#1
 1522 001e FB73     	 strb r3,[r7,#15]
 1523              	.L49:
 211:../Dave/Generated/I2C_MASTER/i2c_master.c ****   }
 212:../Dave/Generated/I2C_MASTER/i2c_master.c ****   return (status);
 1524              	 .loc 5 212 0
 1525 0020 FB7B     	 ldrb r3,[r7,#15]
 213:../Dave/Generated/I2C_MASTER/i2c_master.c **** }
 1526              	 .loc 5 213 0
 1527 0022 1846     	 mov r0,r3
 1528 0024 1037     	 adds r7,r7,#16
 1529              	.LCFI176:
 1530              	 .cfi_def_cfa_offset 8
 1531 0026 BD46     	 mov sp,r7
 1532              	.LCFI177:
 1533              	 .cfi_def_cfa_register 13
 1534              	 
 1535 0028 80BD     	 pop {r7,pc}
 1536              	 .cfi_endproc
 1537              	.LFE252:
 1539 002a 00BF     	 .section .text.I2C_MASTER_GetFlagStatus,"ax",%progbits
 1540              	 .align 2
 1541              	 .global I2C_MASTER_GetFlagStatus
 1542              	 .thumb
 1543              	 .thumb_func
 1545              	I2C_MASTER_GetFlagStatus:
 1546              	.LFB253:
 214:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 215:../Dave/Generated/I2C_MASTER/i2c_master.c **** /* Function to get flag status of the requested parameter */
 216:../Dave/Generated/I2C_MASTER/i2c_master.c **** uint32_t I2C_MASTER_GetFlagStatus(const I2C_MASTER_t *handle, uint32_t flagtype)
 217:../Dave/Generated/I2C_MASTER/i2c_master.c **** {
 1547              	 .loc 5 217 0
 1548              	 .cfi_startproc
 1549              	 
 1550              	 
 1551 0000 80B5     	 push {r7,lr}
 1552              	.LCFI178:
 1553              	 .cfi_def_cfa_offset 8
 1554              	 .cfi_offset 7,-8
 1555              	 .cfi_offset 14,-4
 1556 0002 84B0     	 sub sp,sp,#16
 1557              	.LCFI179:
 1558              	 .cfi_def_cfa_offset 24
 1559 0004 00AF     	 add r7,sp,#0
 1560              	.LCFI180:
 1561              	 .cfi_def_cfa_register 7
 1562 0006 7860     	 str r0,[r7,#4]
 1563 0008 3960     	 str r1,[r7]
 218:../Dave/Generated/I2C_MASTER/i2c_master.c ****   uint32_t status;
 219:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 220:../Dave/Generated/I2C_MASTER/i2c_master.c ****   status = XMC_I2C_CH_GetStatusFlag(handle->channel);
 1564              	 .loc 5 220 0
 1565 000a 7B68     	 ldr r3,[r7,#4]
 1566 000c 1B68     	 ldr r3,[r3]
 1567 000e 1846     	 mov r0,r3
 1568 0010 FFF7FEFF 	 bl XMC_I2C_CH_GetStatusFlag
 1569 0014 F860     	 str r0,[r7,#12]
 221:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 222:../Dave/Generated/I2C_MASTER/i2c_master.c ****   return (status & flagtype);
 1570              	 .loc 5 222 0
 1571 0016 FA68     	 ldr r2,[r7,#12]
 1572 0018 3B68     	 ldr r3,[r7]
 1573 001a 1340     	 ands r3,r3,r2
 223:../Dave/Generated/I2C_MASTER/i2c_master.c **** }
 1574              	 .loc 5 223 0
 1575 001c 1846     	 mov r0,r3
 1576 001e 1037     	 adds r7,r7,#16
 1577              	.LCFI181:
 1578              	 .cfi_def_cfa_offset 8
 1579 0020 BD46     	 mov sp,r7
 1580              	.LCFI182:
 1581              	 .cfi_def_cfa_register 13
 1582              	 
 1583 0022 80BD     	 pop {r7,pc}
 1584              	 .cfi_endproc
 1585              	.LFE253:
 1587              	 .section .text.I2C_MASTER_ClearFlag,"ax",%progbits
 1588              	 .align 2
 1589              	 .global I2C_MASTER_ClearFlag
 1590              	 .thumb
 1591              	 .thumb_func
 1593              	I2C_MASTER_ClearFlag:
 1594              	.LFB254:
 224:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 225:../Dave/Generated/I2C_MASTER/i2c_master.c **** /* Function to clear flag status of the requested parameter */
 226:../Dave/Generated/I2C_MASTER/i2c_master.c **** void I2C_MASTER_ClearFlag(const I2C_MASTER_t *handle, uint32_t flagtype)
 227:../Dave/Generated/I2C_MASTER/i2c_master.c **** {
 1595              	 .loc 5 227 0
 1596              	 .cfi_startproc
 1597              	 
 1598              	 
 1599 0000 80B5     	 push {r7,lr}
 1600              	.LCFI183:
 1601              	 .cfi_def_cfa_offset 8
 1602              	 .cfi_offset 7,-8
 1603              	 .cfi_offset 14,-4
 1604 0002 82B0     	 sub sp,sp,#8
 1605              	.LCFI184:
 1606              	 .cfi_def_cfa_offset 16
 1607 0004 00AF     	 add r7,sp,#0
 1608              	.LCFI185:
 1609              	 .cfi_def_cfa_register 7
 1610 0006 7860     	 str r0,[r7,#4]
 1611 0008 3960     	 str r1,[r7]
 228:../Dave/Generated/I2C_MASTER/i2c_master.c ****   XMC_I2C_CH_ClearStatusFlag(handle->channel,flagtype);
 1612              	 .loc 5 228 0
 1613 000a 7B68     	 ldr r3,[r7,#4]
 1614 000c 1B68     	 ldr r3,[r3]
 1615 000e 1846     	 mov r0,r3
 1616 0010 3968     	 ldr r1,[r7]
 1617 0012 FFF7FEFF 	 bl XMC_I2C_CH_ClearStatusFlag
 229:../Dave/Generated/I2C_MASTER/i2c_master.c **** }
 1618              	 .loc 5 229 0
 1619 0016 0837     	 adds r7,r7,#8
 1620              	.LCFI186:
 1621              	 .cfi_def_cfa_offset 8
 1622 0018 BD46     	 mov sp,r7
 1623              	.LCFI187:
 1624              	 .cfi_def_cfa_register 13
 1625              	 
 1626 001a 80BD     	 pop {r7,pc}
 1627              	 .cfi_endproc
 1628              	.LFE254:
 1630              	 .section .text.I2C_MASTER_Transmit,"ax",%progbits
 1631              	 .align 2
 1632              	 .global I2C_MASTER_Transmit
 1633              	 .thumb
 1634              	 .thumb_func
 1636              	I2C_MASTER_Transmit:
 1637              	.LFB255:
 230:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 231:../Dave/Generated/I2C_MASTER/i2c_master.c **** /* Function to transmit the data to slave device */
 232:../Dave/Generated/I2C_MASTER/i2c_master.c **** I2C_MASTER_STATUS_t I2C_MASTER_Transmit(I2C_MASTER_t *handle, bool send_start, const uint32_t addre
 233:../Dave/Generated/I2C_MASTER/i2c_master.c ****                                         uint8_t *data, const uint32_t size, bool send_stop)
 234:../Dave/Generated/I2C_MASTER/i2c_master.c **** {
 1638              	 .loc 5 234 0
 1639              	 .cfi_startproc
 1640              	 
 1641              	 
 1642 0000 80B5     	 push {r7,lr}
 1643              	.LCFI188:
 1644              	 .cfi_def_cfa_offset 8
 1645              	 .cfi_offset 7,-8
 1646              	 .cfi_offset 14,-4
 1647 0002 88B0     	 sub sp,sp,#32
 1648              	.LCFI189:
 1649              	 .cfi_def_cfa_offset 40
 1650 0004 02AF     	 add r7,sp,#8
 1651              	.LCFI190:
 1652              	 .cfi_def_cfa 7,32
 1653 0006 F860     	 str r0,[r7,#12]
 1654 0008 7A60     	 str r2,[r7,#4]
 1655 000a 3B60     	 str r3,[r7]
 1656 000c 0B46     	 mov r3,r1
 1657 000e FB72     	 strb r3,[r7,#11]
 235:../Dave/Generated/I2C_MASTER/i2c_master.c ****   I2C_MASTER_STATUS_t status;
 236:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 237:../Dave/Generated/I2C_MASTER/i2c_master.c ****   status = I2C_MASTER_STATUS_BUSY;
 1658              	 .loc 5 237 0
 1659 0010 0223     	 movs r3,#2
 1660 0012 FB75     	 strb r3,[r7,#23]
 238:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 239:../Dave/Generated/I2C_MASTER/i2c_master.c ****   if(handle->config->transmit_mode == I2C_MASTER_TRANSFER_MODE_INTERRUPT)
 1661              	 .loc 5 239 0
 1662 0014 FB68     	 ldr r3,[r7,#12]
 1663 0016 5B68     	 ldr r3,[r3,#4]
 1664 0018 93F82430 	 ldrb r3,[r3,#36]
 1665 001c 002B     	 cmp r3,#0
 1666 001e 0DD1     	 bne .L56
 240:../Dave/Generated/I2C_MASTER/i2c_master.c ****   {
 241:../Dave/Generated/I2C_MASTER/i2c_master.c **** #if (I2C_MASTER_INTERRUPT_TX_ENABLED == 1)
 242:../Dave/Generated/I2C_MASTER/i2c_master.c ****     status = I2C_MASTER_StartTransmitIRQ(handle, send_start, address, data, size, send_stop);
 1667              	 .loc 5 242 0
 1668 0020 FA7A     	 ldrb r2,[r7,#11]
 1669 0022 3B6A     	 ldr r3,[r7,#32]
 1670 0024 0093     	 str r3,[sp]
 1671 0026 97F82430 	 ldrb r3,[r7,#36]
 1672 002a 0193     	 str r3,[sp,#4]
 1673 002c F868     	 ldr r0,[r7,#12]
 1674 002e 1146     	 mov r1,r2
 1675 0030 7A68     	 ldr r2,[r7,#4]
 1676 0032 3B68     	 ldr r3,[r7]
 1677 0034 FFF7FEFF 	 bl I2C_MASTER_StartTransmitIRQ
 1678 0038 0346     	 mov r3,r0
 1679 003a FB75     	 strb r3,[r7,#23]
 1680              	.L56:
 243:../Dave/Generated/I2C_MASTER/i2c_master.c **** #endif
 244:../Dave/Generated/I2C_MASTER/i2c_master.c ****   }
 245:../Dave/Generated/I2C_MASTER/i2c_master.c ****   else if(handle->config->transmit_mode == I2C_MASTER_TRANSFER_MODE_DMA)
 246:../Dave/Generated/I2C_MASTER/i2c_master.c ****   {
 247:../Dave/Generated/I2C_MASTER/i2c_master.c **** #if (I2C_MASTER_DMA_TX_ENABLED == 1)
 248:../Dave/Generated/I2C_MASTER/i2c_master.c ****     status = I2C_MASTER_STATUS_UNSUPPORTED_MODE;
 249:../Dave/Generated/I2C_MASTER/i2c_master.c **** #endif
 250:../Dave/Generated/I2C_MASTER/i2c_master.c ****   }
 251:../Dave/Generated/I2C_MASTER/i2c_master.c ****   else
 252:../Dave/Generated/I2C_MASTER/i2c_master.c ****   {
 253:../Dave/Generated/I2C_MASTER/i2c_master.c **** #if (I2C_MASTER_DIRECT_TX_ENABLED == 1)
 254:../Dave/Generated/I2C_MASTER/i2c_master.c ****     status = I2C_MASTER_lStartTransmitPolling(handle, send_start, address, data, size, send_stop);
 255:../Dave/Generated/I2C_MASTER/i2c_master.c **** #endif
 256:../Dave/Generated/I2C_MASTER/i2c_master.c ****   }
 257:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 258:../Dave/Generated/I2C_MASTER/i2c_master.c ****   return (status);
 1681              	 .loc 5 258 0
 1682 003c FB7D     	 ldrb r3,[r7,#23]
 259:../Dave/Generated/I2C_MASTER/i2c_master.c **** } /* end of function */
 1683              	 .loc 5 259 0
 1684 003e 1846     	 mov r0,r3
 1685 0040 1837     	 adds r7,r7,#24
 1686              	.LCFI191:
 1687              	 .cfi_def_cfa_offset 8
 1688 0042 BD46     	 mov sp,r7
 1689              	.LCFI192:
 1690              	 .cfi_def_cfa_register 13
 1691              	 
 1692 0044 80BD     	 pop {r7,pc}
 1693              	 .cfi_endproc
 1694              	.LFE255:
 1696 0046 00BF     	 .section .text.I2C_MASTER_TransmitHandler,"ax",%progbits
 1697              	 .align 2
 1698              	 .global I2C_MASTER_TransmitHandler
 1699              	 .thumb
 1700              	 .thumb_func
 1702              	I2C_MASTER_TransmitHandler:
 1703              	.LFB256:
 260:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 261:../Dave/Generated/I2C_MASTER/i2c_master.c **** #if ((I2C_MASTER_INTERRUPT_TX_ENABLED == 1) || (I2C_MASTER_INTERRUPT_RX_ENABLED == 1))
 262:../Dave/Generated/I2C_MASTER/i2c_master.c **** /*
 263:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * Transmit interrupt handler for the APP.
 264:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * This is a common interrupt handling function called for different instances of the APP.
 265:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *
 266:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *  @param  handle I2C_MASTER APP handle pointer of type I2C_MASTER_t*
 267:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *
 268:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *  @return void
 269:../Dave/Generated/I2C_MASTER/i2c_master.c ****  */
 270:../Dave/Generated/I2C_MASTER/i2c_master.c **** void I2C_MASTER_TransmitHandler(I2C_MASTER_t * const handle)
 271:../Dave/Generated/I2C_MASTER/i2c_master.c **** {
 1704              	 .loc 5 271 0
 1705              	 .cfi_startproc
 1706              	 
 1707              	 
 1708 0000 80B5     	 push {r7,lr}
 1709              	.LCFI193:
 1710              	 .cfi_def_cfa_offset 8
 1711              	 .cfi_offset 7,-8
 1712              	 .cfi_offset 14,-4
 1713 0002 84B0     	 sub sp,sp,#16
 1714              	.LCFI194:
 1715              	 .cfi_def_cfa_offset 24
 1716 0004 00AF     	 add r7,sp,#0
 1717              	.LCFI195:
 1718              	 .cfi_def_cfa_register 7
 1719 0006 7860     	 str r0,[r7,#4]
 272:../Dave/Generated/I2C_MASTER/i2c_master.c ****   I2C_MASTER_RUNTIME_t * ptr_runtime;
 273:../Dave/Generated/I2C_MASTER/i2c_master.c ****   uint8_t fifo_min;
 274:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 275:../Dave/Generated/I2C_MASTER/i2c_master.c ****   ptr_runtime = handle->runtime;
 1720              	 .loc 5 275 0
 1721 0008 7B68     	 ldr r3,[r7,#4]
 1722 000a 9B68     	 ldr r3,[r3,#8]
 1723 000c BB60     	 str r3,[r7,#8]
 276:../Dave/Generated/I2C_MASTER/i2c_master.c ****   fifo_min = 0U;
 1724              	 .loc 5 276 0
 1725 000e 0023     	 movs r3,#0
 1726 0010 FB73     	 strb r3,[r7,#15]
 277:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 278:../Dave/Generated/I2C_MASTER/i2c_master.c ****   /* check if any error flag is set */
 279:../Dave/Generated/I2C_MASTER/i2c_master.c ****   if (I2C_MASTER_GetFlagStatus(handle, ((uint32_t)XMC_I2C_CH_STATUS_FLAG_NACK_RECEIVED |
 1727              	 .loc 5 279 0
 1728 0012 7868     	 ldr r0,[r7,#4]
 1729 0014 4FF4B171 	 mov r1,#354
 1730 0018 FFF7FEFF 	 bl I2C_MASTER_GetFlagStatus
 1731 001c 0346     	 mov r3,r0
 1732 001e 002B     	 cmp r3,#0
 1733 0020 11D0     	 beq .L59
 280:../Dave/Generated/I2C_MASTER/i2c_master.c ****                                         (uint32_t)XMC_I2C_CH_STATUS_FLAG_ARBITRATION_LOST |
 281:../Dave/Generated/I2C_MASTER/i2c_master.c ****                                         (uint32_t)XMC_I2C_CH_STATUS_FLAG_ERROR |
 282:../Dave/Generated/I2C_MASTER/i2c_master.c ****                     (uint32_t)XMC_I2C_CH_STATUS_FLAG_WRONG_TDF_CODE_FOUND)))
 283:../Dave/Generated/I2C_MASTER/i2c_master.c ****   {
 284:../Dave/Generated/I2C_MASTER/i2c_master.c ****     /* Disable the transmit events */
 285:../Dave/Generated/I2C_MASTER/i2c_master.c ****     XMC_USIC_CH_TXFIFO_DisableEvent(handle->channel,(uint32_t)XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDAR
 1734              	 .loc 5 285 0
 1735 0022 7B68     	 ldr r3,[r7,#4]
 1736 0024 1B68     	 ldr r3,[r3]
 1737 0026 1846     	 mov r0,r3
 1738 0028 4FF08041 	 mov r1,#1073741824
 1739 002c FFF7FEFF 	 bl XMC_USIC_CH_TXFIFO_DisableEvent
 286:../Dave/Generated/I2C_MASTER/i2c_master.c ****     XMC_USIC_CH_DisableEvent(handle->channel, (uint32_t)XMC_USIC_CH_EVENT_TRANSMIT_BUFFER);
 1740              	 .loc 5 286 0
 1741 0030 7B68     	 ldr r3,[r7,#4]
 1742 0032 1B68     	 ldr r3,[r3]
 1743 0034 1846     	 mov r0,r3
 1744 0036 4FF40051 	 mov r1,#8192
 1745 003a FFF7FEFF 	 bl XMC_USIC_CH_DisableEvent
 287:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 288:../Dave/Generated/I2C_MASTER/i2c_master.c ****     I2C_MASTER_ProtocolHandler(handle);
 1746              	 .loc 5 288 0
 1747 003e 7868     	 ldr r0,[r7,#4]
 1748 0040 FFF7FEFF 	 bl I2C_MASTER_ProtocolHandler
 1749 0044 05E1     	 b .L58
 1750              	.L59:
 289:../Dave/Generated/I2C_MASTER/i2c_master.c ****   }
 290:../Dave/Generated/I2C_MASTER/i2c_master.c ****   else
 291:../Dave/Generated/I2C_MASTER/i2c_master.c ****   {
 292:../Dave/Generated/I2C_MASTER/i2c_master.c **** /**************************************************************************************************
 293:../Dave/Generated/I2C_MASTER/i2c_master.c ****   Direction = Transmit, Tx FIFO enabled
 294:../Dave/Generated/I2C_MASTER/i2c_master.c **** ***************************************************************************************************
 295:../Dave/Generated/I2C_MASTER/i2c_master.c ****   if (ptr_runtime->direction == (uint32_t)I2C_MASTER_DIRECTION_TRANSMIT)
 1751              	 .loc 5 295 0
 1752 0046 BB68     	 ldr r3,[r7,#8]
 1753 0048 9B69     	 ldr r3,[r3,#24]
 1754 004a 002B     	 cmp r3,#0
 1755 004c 40F08280 	 bne .L61
 296:../Dave/Generated/I2C_MASTER/i2c_master.c ****   {
 297:../Dave/Generated/I2C_MASTER/i2c_master.c ****     if (handle->config->txFIFO_size > 0)
 1756              	 .loc 5 297 0
 1757 0050 7B68     	 ldr r3,[r7,#4]
 1758 0052 5B68     	 ldr r3,[r3,#4]
 1759 0054 93F82630 	 ldrb r3,[r3,#38]
 1760 0058 002B     	 cmp r3,#0
 1761 005a 5AD0     	 beq .L62
 298:../Dave/Generated/I2C_MASTER/i2c_master.c ****     {
 299:../Dave/Generated/I2C_MASTER/i2c_master.c ****       if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
 1762              	 .loc 5 299 0
 1763 005c BB68     	 ldr r3,[r7,#8]
 1764 005e DA68     	 ldr r2,[r3,#12]
 1765 0060 BB68     	 ldr r3,[r7,#8]
 1766 0062 9B68     	 ldr r3,[r3,#8]
 1767 0064 9A42     	 cmp r2,r3
 1768 0066 2ED2     	 bcs .L63
 300:../Dave/Generated/I2C_MASTER/i2c_master.c ****       {
 301:../Dave/Generated/I2C_MASTER/i2c_master.c ****       I2C_MASTER_DisableEvent(handle,(uint32_t)XMC_I2C_CH_EVENT_ACK);
 1769              	 .loc 5 301 0
 1770 0068 7868     	 ldr r0,[r7,#4]
 1771 006a 4FF08041 	 mov r1,#1073741824
 1772 006e FFF7FEFF 	 bl I2C_MASTER_DisableEvent
 302:../Dave/Generated/I2C_MASTER/i2c_master.c ****       XMC_USIC_CH_TXFIFO_EnableEvent(handle->channel, (uint32_t)XMC_USIC_CH_TXFIFO_EVENT_CONF_STAND
 1773              	 .loc 5 302 0
 1774 0072 7B68     	 ldr r3,[r7,#4]
 1775 0074 1B68     	 ldr r3,[r3]
 1776 0076 1846     	 mov r0,r3
 1777 0078 4FF08041 	 mov r1,#1073741824
 1778 007c FFF7FEFF 	 bl XMC_USIC_CH_TXFIFO_EnableEvent
 303:../Dave/Generated/I2C_MASTER/i2c_master.c ****         /*Fill the transmit FIFO */
 304:../Dave/Generated/I2C_MASTER/i2c_master.c ****         while (I2C_MASTER_IsTXFIFOFull(handle) == false)
 1779              	 .loc 5 304 0
 1780 0080 17E0     	 b .L64
 1781              	.L67:
 305:../Dave/Generated/I2C_MASTER/i2c_master.c ****         {
 306:../Dave/Generated/I2C_MASTER/i2c_master.c ****           /* transmit each byte till index reaches to the last byte */
 307:../Dave/Generated/I2C_MASTER/i2c_master.c ****           if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
 1782              	 .loc 5 307 0
 1783 0082 BB68     	 ldr r3,[r7,#8]
 1784 0084 DA68     	 ldr r2,[r3,#12]
 1785 0086 BB68     	 ldr r3,[r7,#8]
 1786 0088 9B68     	 ldr r3,[r3,#8]
 1787 008a 9A42     	 cmp r2,r3
 1788 008c 0FD2     	 bcs .L65
 308:../Dave/Generated/I2C_MASTER/i2c_master.c ****           {
 309:../Dave/Generated/I2C_MASTER/i2c_master.c ****             /* load the FIFO, byte by byte till either FIFO is full or all data is loaded*/
 310:../Dave/Generated/I2C_MASTER/i2c_master.c ****             I2C_MASTER_TransmitByte(handle, (uint8_t)ptr_runtime->tx_data[ptr_runtime->tx_data_inde
 1789              	 .loc 5 310 0
 1790 008e BB68     	 ldr r3,[r7,#8]
 1791 0090 1A68     	 ldr r2,[r3]
 1792 0092 BB68     	 ldr r3,[r7,#8]
 1793 0094 DB68     	 ldr r3,[r3,#12]
 1794 0096 1344     	 add r3,r3,r2
 1795 0098 1B78     	 ldrb r3,[r3]
 1796 009a 7868     	 ldr r0,[r7,#4]
 1797 009c 1946     	 mov r1,r3
 1798 009e FFF7FEFF 	 bl I2C_MASTER_TransmitByte
 311:../Dave/Generated/I2C_MASTER/i2c_master.c ****             ptr_runtime->tx_data_index++;
 1799              	 .loc 5 311 0
 1800 00a2 BB68     	 ldr r3,[r7,#8]
 1801 00a4 DB68     	 ldr r3,[r3,#12]
 1802 00a6 5A1C     	 adds r2,r3,#1
 1803 00a8 BB68     	 ldr r3,[r7,#8]
 1804 00aa DA60     	 str r2,[r3,#12]
 1805 00ac 01E0     	 b .L64
 1806              	.L65:
 312:../Dave/Generated/I2C_MASTER/i2c_master.c ****           }
 313:../Dave/Generated/I2C_MASTER/i2c_master.c ****           else
 314:../Dave/Generated/I2C_MASTER/i2c_master.c ****           {
 315:../Dave/Generated/I2C_MASTER/i2c_master.c ****             break;
 1807              	 .loc 5 315 0
 1808 00ae 00BF     	 nop
 1809 00b0 CFE0     	 b .L58
 1810              	.L64:
 304:../Dave/Generated/I2C_MASTER/i2c_master.c ****         {
 1811              	 .loc 5 304 0
 1812 00b2 7868     	 ldr r0,[r7,#4]
 1813 00b4 FFF7FEFF 	 bl I2C_MASTER_IsTXFIFOFull
 1814 00b8 0346     	 mov r3,r0
 1815 00ba 83F00103 	 eor r3,r3,#1
 1816 00be DBB2     	 uxtb r3,r3
 1817 00c0 002B     	 cmp r3,#0
 1818 00c2 DED1     	 bne .L67
 1819 00c4 C5E0     	 b .L58
 1820              	.L63:
 316:../Dave/Generated/I2C_MASTER/i2c_master.c ****           }
 317:../Dave/Generated/I2C_MASTER/i2c_master.c ****         } /* end of while */
 318:../Dave/Generated/I2C_MASTER/i2c_master.c ****       }
 319:../Dave/Generated/I2C_MASTER/i2c_master.c ****       else
 320:../Dave/Generated/I2C_MASTER/i2c_master.c ****       {
 321:../Dave/Generated/I2C_MASTER/i2c_master.c ****         /* if index is reached to last byte and "bus acquired" flag is set to true, then issue Send
 322:../Dave/Generated/I2C_MASTER/i2c_master.c ****       XMC_USIC_CH_TXFIFO_DisableEvent(handle->channel, (uint32_t)XMC_USIC_CH_TXFIFO_EVENT_CONF_STAN
 1821              	 .loc 5 322 0
 1822 00c6 7B68     	 ldr r3,[r7,#4]
 1823 00c8 1B68     	 ldr r3,[r3]
 1824 00ca 1846     	 mov r0,r3
 1825 00cc 4FF08041 	 mov r1,#1073741824
 1826 00d0 FFF7FEFF 	 bl XMC_USIC_CH_TXFIFO_DisableEvent
 323:../Dave/Generated/I2C_MASTER/i2c_master.c ****       NVIC_ClearPendingIRQ(handle->config->tx_irqn);
 1827              	 .loc 5 323 0
 1828 00d4 7B68     	 ldr r3,[r7,#4]
 1829 00d6 5B68     	 ldr r3,[r3,#4]
 1830 00d8 93F82830 	 ldrb r3,[r3,#40]
 1831 00dc 5BB2     	 sxtb r3,r3
 1832 00de 1846     	 mov r0,r3
 1833 00e0 FFF7FEFF 	 bl __NVIC_ClearPendingIRQ
 324:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 325:../Dave/Generated/I2C_MASTER/i2c_master.c ****       /*make sure data is transmitted in FIFO*/
 326:../Dave/Generated/I2C_MASTER/i2c_master.c ****         while (!XMC_USIC_CH_TXFIFO_IsEmpty(handle->channel)){}
 1834              	 .loc 5 326 0
 1835 00e4 00BF     	 nop
 1836              	.L69:
 1837              	 .loc 5 326 0 is_stmt 0 discriminator 1
 1838 00e6 7B68     	 ldr r3,[r7,#4]
 1839 00e8 1B68     	 ldr r3,[r3]
 1840 00ea 1846     	 mov r0,r3
 1841 00ec FFF7FEFF 	 bl XMC_USIC_CH_TXFIFO_IsEmpty
 1842 00f0 0346     	 mov r3,r0
 1843 00f2 83F00103 	 eor r3,r3,#1
 1844 00f6 DBB2     	 uxtb r3,r3
 1845 00f8 002B     	 cmp r3,#0
 1846 00fa F4D1     	 bne .L69
 327:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 328:../Dave/Generated/I2C_MASTER/i2c_master.c ****           if (ptr_runtime->bus_acquired == true)
 1847              	 .loc 5 328 0 is_stmt 1
 1848 00fc BB68     	 ldr r3,[r7,#8]
 1849 00fe 93F82830 	 ldrb r3,[r3,#40]
 1850 0102 DBB2     	 uxtb r3,r3
 1851 0104 002B     	 cmp r3,#0
 1852 0106 00F0A480 	 beq .L58
 329:../Dave/Generated/I2C_MASTER/i2c_master.c ****           {
 330:../Dave/Generated/I2C_MASTER/i2c_master.c ****             I2C_MASTER_lSendStop_JumpTo_TxCallback(handle);
 1853              	 .loc 5 330 0
 1854 010a 7868     	 ldr r0,[r7,#4]
 1855 010c FFF7FEFF 	 bl I2C_MASTER_lSendStop_JumpTo_TxCallback
 1856 0110 9FE0     	 b .L58
 1857              	.L62:
 331:../Dave/Generated/I2C_MASTER/i2c_master.c ****           }
 332:../Dave/Generated/I2C_MASTER/i2c_master.c ****       }
 333:../Dave/Generated/I2C_MASTER/i2c_master.c ****     } /* end of  if(handle->config->txFIFO_size > 0) */
 334:../Dave/Generated/I2C_MASTER/i2c_master.c **** /**************************************************************************************************
 335:../Dave/Generated/I2C_MASTER/i2c_master.c ****     Direction = transmit and Tx FIFO disabled
 336:../Dave/Generated/I2C_MASTER/i2c_master.c **** ***************************************************************************************************
 337:../Dave/Generated/I2C_MASTER/i2c_master.c ****     else
 338:../Dave/Generated/I2C_MASTER/i2c_master.c ****     {
 339:../Dave/Generated/I2C_MASTER/i2c_master.c ****       /* transmit each byte till the last byte */
 340:../Dave/Generated/I2C_MASTER/i2c_master.c ****       if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
 1858              	 .loc 5 340 0
 1859 0112 BB68     	 ldr r3,[r7,#8]
 1860 0114 DA68     	 ldr r2,[r3,#12]
 1861 0116 BB68     	 ldr r3,[r7,#8]
 1862 0118 9B68     	 ldr r3,[r3,#8]
 1863 011a 9A42     	 cmp r2,r3
 1864 011c 0FD2     	 bcs .L71
 341:../Dave/Generated/I2C_MASTER/i2c_master.c ****       {
 342:../Dave/Generated/I2C_MASTER/i2c_master.c ****         I2C_MASTER_TransmitByte(handle, ptr_runtime->tx_data[ptr_runtime->tx_data_index]);
 1865              	 .loc 5 342 0
 1866 011e BB68     	 ldr r3,[r7,#8]
 1867 0120 1A68     	 ldr r2,[r3]
 1868 0122 BB68     	 ldr r3,[r7,#8]
 1869 0124 DB68     	 ldr r3,[r3,#12]
 1870 0126 1344     	 add r3,r3,r2
 1871 0128 1B78     	 ldrb r3,[r3]
 1872 012a 7868     	 ldr r0,[r7,#4]
 1873 012c 1946     	 mov r1,r3
 1874 012e FFF7FEFF 	 bl I2C_MASTER_TransmitByte
 343:../Dave/Generated/I2C_MASTER/i2c_master.c ****         ptr_runtime->tx_data_index++;
 1875              	 .loc 5 343 0
 1876 0132 BB68     	 ldr r3,[r7,#8]
 1877 0134 DB68     	 ldr r3,[r3,#12]
 1878 0136 5A1C     	 adds r2,r3,#1
 1879 0138 BB68     	 ldr r3,[r7,#8]
 1880 013a DA60     	 str r2,[r3,#12]
 1881 013c 89E0     	 b .L58
 1882              	.L71:
 344:../Dave/Generated/I2C_MASTER/i2c_master.c ****       }
 345:../Dave/Generated/I2C_MASTER/i2c_master.c ****       else
 346:../Dave/Generated/I2C_MASTER/i2c_master.c ****       {
 347:../Dave/Generated/I2C_MASTER/i2c_master.c ****         /* if index reaches last byte and bus_acquired flag is set to true, issue send stop */
 348:../Dave/Generated/I2C_MASTER/i2c_master.c ****         if (ptr_runtime->bus_acquired == true)
 1883              	 .loc 5 348 0
 1884 013e BB68     	 ldr r3,[r7,#8]
 1885 0140 93F82830 	 ldrb r3,[r3,#40]
 1886 0144 DBB2     	 uxtb r3,r3
 1887 0146 002B     	 cmp r3,#0
 1888 0148 00F08380 	 beq .L58
 349:../Dave/Generated/I2C_MASTER/i2c_master.c ****         {
 350:../Dave/Generated/I2C_MASTER/i2c_master.c ****           I2C_MASTER_lSendStop_JumpTo_TxCallback(handle);
 1889              	 .loc 5 350 0
 1890 014c 7868     	 ldr r0,[r7,#4]
 1891 014e FFF7FEFF 	 bl I2C_MASTER_lSendStop_JumpTo_TxCallback
 1892 0152 7EE0     	 b .L58
 1893              	.L61:
 351:../Dave/Generated/I2C_MASTER/i2c_master.c ****         }
 352:../Dave/Generated/I2C_MASTER/i2c_master.c ****       }
 353:../Dave/Generated/I2C_MASTER/i2c_master.c ****     }
 354:../Dave/Generated/I2C_MASTER/i2c_master.c ****   } /* end of if(ptr_runtime->direction == (uint32_t)I2C_MASTER_DIRECTION_TRANSMIT) */
 355:../Dave/Generated/I2C_MASTER/i2c_master.c ****   else
 356:../Dave/Generated/I2C_MASTER/i2c_master.c ****   {
 357:../Dave/Generated/I2C_MASTER/i2c_master.c **** /**************************************************************************************************
 358:../Dave/Generated/I2C_MASTER/i2c_master.c ****   Direction = Receive, Tx, Rx FIFO enabled.
 359:../Dave/Generated/I2C_MASTER/i2c_master.c ****   Minimum FIFO value is calculated by comparing Tx FIFO and Rx FIFO size.
 360:../Dave/Generated/I2C_MASTER/i2c_master.c ****   If Rx FIFO is not enabled, default size of 2 is considered.
 361:../Dave/Generated/I2C_MASTER/i2c_master.c **** ***************************************************************************************************
 362:../Dave/Generated/I2C_MASTER/i2c_master.c ****     if (handle->config->txFIFO_size > 0)
 1894              	 .loc 5 362 0
 1895 0154 7B68     	 ldr r3,[r7,#4]
 1896 0156 5B68     	 ldr r3,[r3,#4]
 1897 0158 93F82630 	 ldrb r3,[r3,#38]
 1898 015c 002B     	 cmp r3,#0
 1899 015e 54D0     	 beq .L72
 363:../Dave/Generated/I2C_MASTER/i2c_master.c ****     {
 364:../Dave/Generated/I2C_MASTER/i2c_master.c ****       if ((handle->config->rxFIFO_size > 0))
 1900              	 .loc 5 364 0
 1901 0160 7B68     	 ldr r3,[r7,#4]
 1902 0162 5B68     	 ldr r3,[r3,#4]
 1903 0164 93F82730 	 ldrb r3,[r3,#39]
 1904 0168 002B     	 cmp r3,#0
 1905 016a 15D0     	 beq .L73
 365:../Dave/Generated/I2C_MASTER/i2c_master.c ****       {
 366:../Dave/Generated/I2C_MASTER/i2c_master.c ****         fifo_min = (uint8_t)calculate_minfifosize(((uint32_t)1 << (uint32_t)handle->config->txFIFO_
 1906              	 .loc 5 366 0
 1907 016c 7B68     	 ldr r3,[r7,#4]
 1908 016e 5B68     	 ldr r3,[r3,#4]
 1909 0170 93F82630 	 ldrb r3,[r3,#38]
 1910 0174 1A46     	 mov r2,r3
 1911 0176 0123     	 movs r3,#1
 1912 0178 03FA02F2 	 lsl r2,r3,r2
 367:../Dave/Generated/I2C_MASTER/i2c_master.c ****                                               ((uint32_t)1 << (uint32_t)handle->config->rxFIFO_size
 1913              	 .loc 5 367 0
 1914 017c 7B68     	 ldr r3,[r7,#4]
 1915 017e 5B68     	 ldr r3,[r3,#4]
 1916 0180 93F82730 	 ldrb r3,[r3,#39]
 366:../Dave/Generated/I2C_MASTER/i2c_master.c ****                                               ((uint32_t)1 << (uint32_t)handle->config->rxFIFO_size
 1917              	 .loc 5 366 0
 1918 0184 1946     	 mov r1,r3
 1919 0186 0123     	 movs r3,#1
 1920 0188 8B40     	 lsls r3,r3,r1
 1921 018a 1046     	 mov r0,r2
 1922 018c 1946     	 mov r1,r3
 1923 018e FFF7FEFF 	 bl calculate_minfifosize
 1924 0192 0346     	 mov r3,r0
 1925 0194 FB73     	 strb r3,[r7,#15]
 1926 0196 01E0     	 b .L74
 1927              	.L73:
 368:../Dave/Generated/I2C_MASTER/i2c_master.c ****       }
 369:../Dave/Generated/I2C_MASTER/i2c_master.c ****       else
 370:../Dave/Generated/I2C_MASTER/i2c_master.c ****       {
 371:../Dave/Generated/I2C_MASTER/i2c_master.c ****         /* if Rx FIFO is disabled, set minimum FIFO size as 2 */
 372:../Dave/Generated/I2C_MASTER/i2c_master.c ****         fifo_min = 2U;
 1928              	 .loc 5 372 0
 1929 0198 0223     	 movs r3,#2
 1930 019a FB73     	 strb r3,[r7,#15]
 1931              	.L74:
 373:../Dave/Generated/I2C_MASTER/i2c_master.c ****       }
 374:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 375:../Dave/Generated/I2C_MASTER/i2c_master.c ****       XMC_USIC_CH_TXFIFO_DisableEvent(handle->channel, (uint32_t)XMC_USIC_CH_TXFIFO_EVENT_CONF_STAN
 1932              	 .loc 5 375 0
 1933 019c 7B68     	 ldr r3,[r7,#4]
 1934 019e 1B68     	 ldr r3,[r3]
 1935 01a0 1846     	 mov r0,r3
 1936 01a2 4FF08041 	 mov r1,#1073741824
 1937 01a6 FFF7FEFF 	 bl XMC_USIC_CH_TXFIFO_DisableEvent
 376:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 377:../Dave/Generated/I2C_MASTER/i2c_master.c ****       /* fill the FIFO */
 378:../Dave/Generated/I2C_MASTER/i2c_master.c ****       while (I2C_MASTER_IsTXFIFOFull(handle) == false)
 1938              	 .loc 5 378 0
 1939 01aa 23E0     	 b .L75
 1940              	.L80:
 379:../Dave/Generated/I2C_MASTER/i2c_master.c ****       {
 380:../Dave/Generated/I2C_MASTER/i2c_master.c ****         if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
 1941              	 .loc 5 380 0
 1942 01ac BB68     	 ldr r3,[r7,#8]
 1943 01ae DA68     	 ldr r2,[r3,#12]
 1944 01b0 BB68     	 ldr r3,[r7,#8]
 1945 01b2 9B68     	 ldr r3,[r3,#8]
 1946 01b4 9A42     	 cmp r2,r3
 1947 01b6 1CD2     	 bcs .L76
 381:../Dave/Generated/I2C_MASTER/i2c_master.c ****         {
 382:../Dave/Generated/I2C_MASTER/i2c_master.c ****           /* check for last byte and send_nack is set to true */
 383:../Dave/Generated/I2C_MASTER/i2c_master.c ****           if (((ptr_runtime->tx_data_index + 1U) == ptr_runtime->tx_data_count) && (ptr_runtime->se
 1948              	 .loc 5 383 0
 1949 01b8 BB68     	 ldr r3,[r7,#8]
 1950 01ba DB68     	 ldr r3,[r3,#12]
 1951 01bc 5A1C     	 adds r2,r3,#1
 1952 01be BB68     	 ldr r3,[r7,#8]
 1953 01c0 9B68     	 ldr r3,[r3,#8]
 1954 01c2 9A42     	 cmp r2,r3
 1955 01c4 07D1     	 bne .L77
 1956              	 .loc 5 383 0 is_stmt 0 discriminator 1
 1957 01c6 BB68     	 ldr r3,[r7,#8]
 1958 01c8 1B6A     	 ldr r3,[r3,#32]
 1959 01ca 012B     	 cmp r3,#1
 1960 01cc 03D1     	 bne .L77
 384:../Dave/Generated/I2C_MASTER/i2c_master.c ****           {
 385:../Dave/Generated/I2C_MASTER/i2c_master.c ****             I2C_MASTER_ReceiveNACK(handle);
 1961              	 .loc 5 385 0 is_stmt 1
 1962 01ce 7868     	 ldr r0,[r7,#4]
 1963 01d0 FFF7FEFF 	 bl I2C_MASTER_ReceiveNACK
 1964 01d4 02E0     	 b .L78
 1965              	.L77:
 386:../Dave/Generated/I2C_MASTER/i2c_master.c ****           }
 387:../Dave/Generated/I2C_MASTER/i2c_master.c ****           else
 388:../Dave/Generated/I2C_MASTER/i2c_master.c ****           {
 389:../Dave/Generated/I2C_MASTER/i2c_master.c ****             I2C_MASTER_ReceiveACK(handle);
 1966              	 .loc 5 389 0
 1967 01d6 7868     	 ldr r0,[r7,#4]
 1968 01d8 FFF7FEFF 	 bl I2C_MASTER_ReceiveACK
 1969              	.L78:
 390:../Dave/Generated/I2C_MASTER/i2c_master.c ****           }
 391:../Dave/Generated/I2C_MASTER/i2c_master.c ****           ptr_runtime->tx_data_index++;
 1970              	 .loc 5 391 0
 1971 01dc BB68     	 ldr r3,[r7,#8]
 1972 01de DB68     	 ldr r3,[r3,#12]
 1973 01e0 5A1C     	 adds r2,r3,#1
 1974 01e2 BB68     	 ldr r3,[r7,#8]
 1975 01e4 DA60     	 str r2,[r3,#12]
 392:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 393:../Dave/Generated/I2C_MASTER/i2c_master.c ****           /*if index reaches fifo size - break*/
 394:../Dave/Generated/I2C_MASTER/i2c_master.c ****           if ((ptr_runtime->tx_data_index) >= fifo_min)
 1976              	 .loc 5 394 0
 1977 01e6 BB68     	 ldr r3,[r7,#8]
 1978 01e8 DA68     	 ldr r2,[r3,#12]
 1979 01ea FB7B     	 ldrb r3,[r7,#15]
 1980 01ec 9A42     	 cmp r2,r3
 1981 01ee 01D3     	 bcc .L75
 395:../Dave/Generated/I2C_MASTER/i2c_master.c ****           {
 396:../Dave/Generated/I2C_MASTER/i2c_master.c ****             break;
 1982              	 .loc 5 396 0
 1983 01f0 0AE0     	 b .L79
 1984              	.L76:
 397:../Dave/Generated/I2C_MASTER/i2c_master.c ****           }
 398:../Dave/Generated/I2C_MASTER/i2c_master.c ****         }
 399:../Dave/Generated/I2C_MASTER/i2c_master.c ****         else
 400:../Dave/Generated/I2C_MASTER/i2c_master.c ****         {
 401:../Dave/Generated/I2C_MASTER/i2c_master.c ****           break;
 1985              	 .loc 5 401 0 discriminator 5
 1986 01f2 09E0     	 b .L79
 1987              	.L75:
 378:../Dave/Generated/I2C_MASTER/i2c_master.c ****       {
 1988              	 .loc 5 378 0
 1989 01f4 7868     	 ldr r0,[r7,#4]
 1990 01f6 FFF7FEFF 	 bl I2C_MASTER_IsTXFIFOFull
 1991 01fa 0346     	 mov r3,r0
 1992 01fc 83F00103 	 eor r3,r3,#1
 1993 0200 DBB2     	 uxtb r3,r3
 1994 0202 002B     	 cmp r3,#0
 1995 0204 D2D1     	 bne .L80
 1996 0206 17E0     	 b .L81
 1997              	.L79:
 1998 0208 16E0     	 b .L81
 1999              	.L72:
 402:../Dave/Generated/I2C_MASTER/i2c_master.c ****         }
 403:../Dave/Generated/I2C_MASTER/i2c_master.c ****       } /* end of while */
 404:../Dave/Generated/I2C_MASTER/i2c_master.c ****     } /* end of if(handle->config->txFIFO_size > 0) */
 405:../Dave/Generated/I2C_MASTER/i2c_master.c **** /**************************************************************************************************
 406:../Dave/Generated/I2C_MASTER/i2c_master.c ****    Direction = Receive, Tx FIFO disabled
 407:../Dave/Generated/I2C_MASTER/i2c_master.c ****  **************************************************************************************************
 408:../Dave/Generated/I2C_MASTER/i2c_master.c ****     else
 409:../Dave/Generated/I2C_MASTER/i2c_master.c ****     {
 410:../Dave/Generated/I2C_MASTER/i2c_master.c ****       /* check for last byte and send_nack is set to true */
 411:../Dave/Generated/I2C_MASTER/i2c_master.c ****       if (((ptr_runtime->tx_data_index + 1U) == ptr_runtime->tx_data_count) && (ptr_runtime->send_n
 2000              	 .loc 5 411 0
 2001 020a BB68     	 ldr r3,[r7,#8]
 2002 020c DB68     	 ldr r3,[r3,#12]
 2003 020e 5A1C     	 adds r2,r3,#1
 2004 0210 BB68     	 ldr r3,[r7,#8]
 2005 0212 9B68     	 ldr r3,[r3,#8]
 2006 0214 9A42     	 cmp r2,r3
 2007 0216 07D1     	 bne .L82
 2008              	 .loc 5 411 0 is_stmt 0 discriminator 1
 2009 0218 BB68     	 ldr r3,[r7,#8]
 2010 021a 1B6A     	 ldr r3,[r3,#32]
 2011 021c 012B     	 cmp r3,#1
 2012 021e 03D1     	 bne .L82
 412:../Dave/Generated/I2C_MASTER/i2c_master.c ****       {
 413:../Dave/Generated/I2C_MASTER/i2c_master.c ****         I2C_MASTER_ReceiveNACK(handle);
 2013              	 .loc 5 413 0 is_stmt 1
 2014 0220 7868     	 ldr r0,[r7,#4]
 2015 0222 FFF7FEFF 	 bl I2C_MASTER_ReceiveNACK
 2016 0226 02E0     	 b .L83
 2017              	.L82:
 414:../Dave/Generated/I2C_MASTER/i2c_master.c ****       }
 415:../Dave/Generated/I2C_MASTER/i2c_master.c ****       else
 416:../Dave/Generated/I2C_MASTER/i2c_master.c ****       {
 417:../Dave/Generated/I2C_MASTER/i2c_master.c ****         I2C_MASTER_ReceiveACK(handle);
 2018              	 .loc 5 417 0
 2019 0228 7868     	 ldr r0,[r7,#4]
 2020 022a FFF7FEFF 	 bl I2C_MASTER_ReceiveACK
 2021              	.L83:
 418:../Dave/Generated/I2C_MASTER/i2c_master.c ****       }
 419:../Dave/Generated/I2C_MASTER/i2c_master.c ****       ptr_runtime->tx_data_index++;
 2022              	 .loc 5 419 0
 2023 022e BB68     	 ldr r3,[r7,#8]
 2024 0230 DB68     	 ldr r3,[r3,#12]
 2025 0232 5A1C     	 adds r2,r3,#1
 2026 0234 BB68     	 ldr r3,[r7,#8]
 2027 0236 DA60     	 str r2,[r3,#12]
 2028              	.L81:
 420:../Dave/Generated/I2C_MASTER/i2c_master.c ****     }
 421:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 422:../Dave/Generated/I2C_MASTER/i2c_master.c **** /**************************************************************************************************
 423:../Dave/Generated/I2C_MASTER/i2c_master.c ****    If last byte, then disable ACK event
 424:../Dave/Generated/I2C_MASTER/i2c_master.c ****  **************************************************************************************************
 425:../Dave/Generated/I2C_MASTER/i2c_master.c ****      if (handle->runtime->tx_data_index == handle->runtime->tx_data_count)
 2029              	 .loc 5 425 0
 2030 0238 7B68     	 ldr r3,[r7,#4]
 2031 023a 9B68     	 ldr r3,[r3,#8]
 2032 023c DA68     	 ldr r2,[r3,#12]
 2033 023e 7B68     	 ldr r3,[r7,#4]
 2034 0240 9B68     	 ldr r3,[r3,#8]
 2035 0242 9B68     	 ldr r3,[r3,#8]
 2036 0244 9A42     	 cmp r2,r3
 2037 0246 04D1     	 bne .L58
 426:../Dave/Generated/I2C_MASTER/i2c_master.c ****      {
 427:../Dave/Generated/I2C_MASTER/i2c_master.c ****        I2C_MASTER_DisableEvent(handle,(uint32_t)XMC_I2C_CH_EVENT_ACK);
 2038              	 .loc 5 427 0
 2039 0248 7868     	 ldr r0,[r7,#4]
 2040 024a 4FF08041 	 mov r1,#1073741824
 2041 024e FFF7FEFF 	 bl I2C_MASTER_DisableEvent
 2042              	.L58:
 428:../Dave/Generated/I2C_MASTER/i2c_master.c ****      }
 429:../Dave/Generated/I2C_MASTER/i2c_master.c ****   } /* end of else */
 430:../Dave/Generated/I2C_MASTER/i2c_master.c ****  } /* end of else */
 431:../Dave/Generated/I2C_MASTER/i2c_master.c **** }
 2043              	 .loc 5 431 0
 2044 0252 1037     	 adds r7,r7,#16
 2045              	.LCFI196:
 2046              	 .cfi_def_cfa_offset 8
 2047 0254 BD46     	 mov sp,r7
 2048              	.LCFI197:
 2049              	 .cfi_def_cfa_register 13
 2050              	 
 2051 0256 80BD     	 pop {r7,pc}
 2052              	 .cfi_endproc
 2053              	.LFE256:
 2055              	 .section .text.I2C_MASTER_lSendStop_JumpTo_TxCallback,"ax",%progbits
 2056              	 .align 2
 2057              	 .thumb
 2058              	 .thumb_func
 2060              	I2C_MASTER_lSendStop_JumpTo_TxCallback:
 2061              	.LFB257:
 432:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 433:../Dave/Generated/I2C_MASTER/i2c_master.c **** /* Function to issue Send Stop command and jump to callback routine */
 434:../Dave/Generated/I2C_MASTER/i2c_master.c **** static void I2C_MASTER_lSendStop_JumpTo_TxCallback(I2C_MASTER_t *const handle)
 435:../Dave/Generated/I2C_MASTER/i2c_master.c **** {
 2062              	 .loc 5 435 0
 2063              	 .cfi_startproc
 2064              	 
 2065              	 
 2066 0000 80B5     	 push {r7,lr}
 2067              	.LCFI198:
 2068              	 .cfi_def_cfa_offset 8
 2069              	 .cfi_offset 7,-8
 2070              	 .cfi_offset 14,-4
 2071 0002 84B0     	 sub sp,sp,#16
 2072              	.LCFI199:
 2073              	 .cfi_def_cfa_offset 24
 2074 0004 00AF     	 add r7,sp,#0
 2075              	.LCFI200:
 2076              	 .cfi_def_cfa_register 7
 2077 0006 7860     	 str r0,[r7,#4]
 436:../Dave/Generated/I2C_MASTER/i2c_master.c ****   I2C_MASTER_RUNTIME_t * ptr_runtime;
 437:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 438:../Dave/Generated/I2C_MASTER/i2c_master.c ****   ptr_runtime = handle->runtime;
 2078              	 .loc 5 438 0
 2079 0008 7B68     	 ldr r3,[r7,#4]
 2080 000a 9B68     	 ldr r3,[r3,#8]
 2081 000c FB60     	 str r3,[r7,#12]
 439:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 440:../Dave/Generated/I2C_MASTER/i2c_master.c ****   I2C_MASTER_DisableEvent(handle,((uint32_t)XMC_I2C_CH_EVENT_ACK ));
 2082              	 .loc 5 440 0
 2083 000e 7868     	 ldr r0,[r7,#4]
 2084 0010 4FF08041 	 mov r1,#1073741824
 2085 0014 FFF7FEFF 	 bl I2C_MASTER_DisableEvent
 441:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 442:../Dave/Generated/I2C_MASTER/i2c_master.c ****   if (ptr_runtime->send_stop == true)
 2086              	 .loc 5 442 0
 2087 0018 FB68     	 ldr r3,[r7,#12]
 2088 001a DB69     	 ldr r3,[r3,#28]
 2089 001c 012B     	 cmp r3,#1
 2090 001e 06D1     	 bne .L85
 443:../Dave/Generated/I2C_MASTER/i2c_master.c ****   {
 444:../Dave/Generated/I2C_MASTER/i2c_master.c ****     ptr_runtime->bus_acquired = false;
 2091              	 .loc 5 444 0
 2092 0020 FB68     	 ldr r3,[r7,#12]
 2093 0022 0022     	 movs r2,#0
 2094 0024 83F82820 	 strb r2,[r3,#40]
 445:../Dave/Generated/I2C_MASTER/i2c_master.c ****     I2C_MASTER_SendStop(handle);
 2095              	 .loc 5 445 0
 2096 0028 7868     	 ldr r0,[r7,#4]
 2097 002a FFF7FEFF 	 bl I2C_MASTER_SendStop
 2098              	.L85:
 446:../Dave/Generated/I2C_MASTER/i2c_master.c ****   }
 447:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 448:../Dave/Generated/I2C_MASTER/i2c_master.c ****   while (XMC_USIC_CH_GetTransmitBufferStatus(handle->channel) == XMC_USIC_CH_TBUF_STATUS_BUSY){}
 2099              	 .loc 5 448 0
 2100 002e 00BF     	 nop
 2101              	.L86:
 2102              	 .loc 5 448 0 is_stmt 0 discriminator 1
 2103 0030 7B68     	 ldr r3,[r7,#4]
 2104 0032 1B68     	 ldr r3,[r3]
 2105 0034 1846     	 mov r0,r3
 2106 0036 FFF7FEFF 	 bl XMC_USIC_CH_GetTransmitBufferStatus
 2107 003a 0346     	 mov r3,r0
 2108 003c 802B     	 cmp r3,#128
 2109 003e F7D0     	 beq .L86
 449:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 450:../Dave/Generated/I2C_MASTER/i2c_master.c ****   /*All data is transmitted*/
 451:../Dave/Generated/I2C_MASTER/i2c_master.c ****   ptr_runtime->tx_busy = false;
 2110              	 .loc 5 451 0 is_stmt 1
 2111 0040 FB68     	 ldr r3,[r7,#12]
 2112 0042 0022     	 movs r2,#0
 2113 0044 83F82620 	 strb r2,[r3,#38]
 452:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 453:../Dave/Generated/I2C_MASTER/i2c_master.c ****   if (handle->config->tx_cbhandler != NULL)
 2114              	 .loc 5 453 0
 2115 0048 7B68     	 ldr r3,[r7,#4]
 2116 004a 5B68     	 ldr r3,[r3,#4]
 2117 004c 1B69     	 ldr r3,[r3,#16]
 2118 004e 002B     	 cmp r3,#0
 2119 0050 03D0     	 beq .L84
 454:../Dave/Generated/I2C_MASTER/i2c_master.c ****   {
 455:../Dave/Generated/I2C_MASTER/i2c_master.c ****     /*Execute the 'End of transmission' callback function*/
 456:../Dave/Generated/I2C_MASTER/i2c_master.c ****     handle->config->tx_cbhandler();
 2120              	 .loc 5 456 0
 2121 0052 7B68     	 ldr r3,[r7,#4]
 2122 0054 5B68     	 ldr r3,[r3,#4]
 2123 0056 1B69     	 ldr r3,[r3,#16]
 2124 0058 9847     	 blx r3
 2125              	.L84:
 457:../Dave/Generated/I2C_MASTER/i2c_master.c ****   }
 458:../Dave/Generated/I2C_MASTER/i2c_master.c **** }
 2126              	 .loc 5 458 0
 2127 005a 1037     	 adds r7,r7,#16
 2128              	.LCFI201:
 2129              	 .cfi_def_cfa_offset 8
 2130 005c BD46     	 mov sp,r7
 2131              	.LCFI202:
 2132              	 .cfi_def_cfa_register 13
 2133              	 
 2134 005e 80BD     	 pop {r7,pc}
 2135              	 .cfi_endproc
 2136              	.LFE257:
 2138              	 .section .text.I2C_MASTER_Receive,"ax",%progbits
 2139              	 .align 2
 2140              	 .global I2C_MASTER_Receive
 2141              	 .thumb
 2142              	 .thumb_func
 2144              	I2C_MASTER_Receive:
 2145              	.LFB258:
 459:../Dave/Generated/I2C_MASTER/i2c_master.c **** #endif
 460:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 461:../Dave/Generated/I2C_MASTER/i2c_master.c **** /**************************************************************************************************
 462:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * @brief This function registers the receive request by configuring the I2C_MASTER
 463:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * receive FIFO/Standard buffer (depending on the user configuration). The data
 464:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * is received asynchronously. When the requested number of data bytes are received,
 465:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * optionally, the user configured callback function will be executed. If a callback
 466:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * function is not configured on the APP UI, the user has to poll for the status of
 467:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * rx_busy variable of the APP handle structure.
 468:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *
 469:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * Note: In FIFO mode, FIFO trigger limit should be adjusted manually to
 470:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * read required amount of data from FIFO buffer.
 471:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *
 472:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *
 473:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * @param  I2C_MASTER_t* I2C_MASTER APP handle pointer of type I2C_MASTER_t
 474:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * @param  bool      flag for send_start
 475:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * @param  uint32_t  slave address
 476:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * @param  uint8_t*  Pointer to data array
 477:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * @param  uint32_t  Total no of bytes to be read.
 478:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * @param  bool      flag for send_stop
 479:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * @param  bool      flag for send_nack
 480:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *
 481:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * @return  I2C_MASTER_STATUS_t I2C_MASTER_STATUS_SUCCESS if the request is accepted.
 482:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *                              I2C_MASTER_STATUS_BUSY if a reception is in progress.
 483:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *
 484:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * <i>Imp Note:</i> Return value should be validated by user to ensure that the
 485:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * request is registered.
 486:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *
 487:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *
 488:../Dave/Generated/I2C_MASTER/i2c_master.c ****  **************************************************************************************************
 489:../Dave/Generated/I2C_MASTER/i2c_master.c **** I2C_MASTER_STATUS_t I2C_MASTER_Receive(I2C_MASTER_t *handle, bool send_start, const uint32_t addres
 490:../Dave/Generated/I2C_MASTER/i2c_master.c ****                                    const uint32_t count, bool send_stop, bool send_nack)
 491:../Dave/Generated/I2C_MASTER/i2c_master.c **** {
 2146              	 .loc 5 491 0
 2147              	 .cfi_startproc
 2148              	 
 2149              	 
 2150 0000 80B5     	 push {r7,lr}
 2151              	.LCFI203:
 2152              	 .cfi_def_cfa_offset 8
 2153              	 .cfi_offset 7,-8
 2154              	 .cfi_offset 14,-4
 2155 0002 8AB0     	 sub sp,sp,#40
 2156              	.LCFI204:
 2157              	 .cfi_def_cfa_offset 48
 2158 0004 04AF     	 add r7,sp,#16
 2159              	.LCFI205:
 2160              	 .cfi_def_cfa 7,32
 2161 0006 F860     	 str r0,[r7,#12]
 2162 0008 7A60     	 str r2,[r7,#4]
 2163 000a 3B60     	 str r3,[r7]
 2164 000c 0B46     	 mov r3,r1
 2165 000e FB72     	 strb r3,[r7,#11]
 492:../Dave/Generated/I2C_MASTER/i2c_master.c ****   I2C_MASTER_STATUS_t status;
 493:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 494:../Dave/Generated/I2C_MASTER/i2c_master.c ****   status = I2C_MASTER_STATUS_BUSY;
 2166              	 .loc 5 494 0
 2167 0010 0223     	 movs r3,#2
 2168 0012 FB75     	 strb r3,[r7,#23]
 495:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 496:../Dave/Generated/I2C_MASTER/i2c_master.c ****   if (handle->config->receive_mode == I2C_MASTER_TRANSFER_MODE_INTERRUPT)
 2169              	 .loc 5 496 0
 2170 0014 FB68     	 ldr r3,[r7,#12]
 2171 0016 5B68     	 ldr r3,[r3,#4]
 2172 0018 93F82530 	 ldrb r3,[r3,#37]
 2173 001c 002B     	 cmp r3,#0
 2174 001e 10D1     	 bne .L90
 497:../Dave/Generated/I2C_MASTER/i2c_master.c ****   {
 498:../Dave/Generated/I2C_MASTER/i2c_master.c **** #if (I2C_MASTER_INTERRUPT_RX_ENABLED == 1)
 499:../Dave/Generated/I2C_MASTER/i2c_master.c ****   status = I2C_MASTER_StartReceiveIRQ(handle, send_start, address, data, count, send_stop, send_nac
 2175              	 .loc 5 499 0
 2176 0020 FA7A     	 ldrb r2,[r7,#11]
 2177 0022 3B6A     	 ldr r3,[r7,#32]
 2178 0024 0093     	 str r3,[sp]
 2179 0026 97F82430 	 ldrb r3,[r7,#36]
 2180 002a 0193     	 str r3,[sp,#4]
 2181 002c 97F82830 	 ldrb r3,[r7,#40]
 2182 0030 0293     	 str r3,[sp,#8]
 2183 0032 F868     	 ldr r0,[r7,#12]
 2184 0034 1146     	 mov r1,r2
 2185 0036 7A68     	 ldr r2,[r7,#4]
 2186 0038 3B68     	 ldr r3,[r7]
 2187 003a FFF7FEFF 	 bl I2C_MASTER_StartReceiveIRQ
 2188 003e 0346     	 mov r3,r0
 2189 0040 FB75     	 strb r3,[r7,#23]
 2190              	.L90:
 500:../Dave/Generated/I2C_MASTER/i2c_master.c **** #endif
 501:../Dave/Generated/I2C_MASTER/i2c_master.c ****   }
 502:../Dave/Generated/I2C_MASTER/i2c_master.c ****   else if (handle->config->receive_mode == I2C_MASTER_TRANSFER_MODE_DMA)
 503:../Dave/Generated/I2C_MASTER/i2c_master.c ****   {
 504:../Dave/Generated/I2C_MASTER/i2c_master.c **** #if (I2C_MASTER_DMA_RX_ENABLED == 1)
 505:../Dave/Generated/I2C_MASTER/i2c_master.c ****   status = I2C_MASTER_STATUS_UNSUPPORTED_MODE;
 506:../Dave/Generated/I2C_MASTER/i2c_master.c **** #endif
 507:../Dave/Generated/I2C_MASTER/i2c_master.c ****   }
 508:../Dave/Generated/I2C_MASTER/i2c_master.c ****   else
 509:../Dave/Generated/I2C_MASTER/i2c_master.c ****   {
 510:../Dave/Generated/I2C_MASTER/i2c_master.c **** #if (I2C_MASTER_DIRECT_RX_ENABLED == 1)
 511:../Dave/Generated/I2C_MASTER/i2c_master.c ****     status = I2C_MASTER_lStartReceivePolling(handle, send_start, address, data, count, send_stop, s
 512:../Dave/Generated/I2C_MASTER/i2c_master.c **** #endif
 513:../Dave/Generated/I2C_MASTER/i2c_master.c ****   }
 514:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 515:../Dave/Generated/I2C_MASTER/i2c_master.c ****   return (status);
 2191              	 .loc 5 515 0
 2192 0042 FB7D     	 ldrb r3,[r7,#23]
 516:../Dave/Generated/I2C_MASTER/i2c_master.c **** }
 2193              	 .loc 5 516 0
 2194 0044 1846     	 mov r0,r3
 2195 0046 1837     	 adds r7,r7,#24
 2196              	.LCFI206:
 2197              	 .cfi_def_cfa_offset 8
 2198 0048 BD46     	 mov sp,r7
 2199              	.LCFI207:
 2200              	 .cfi_def_cfa_register 13
 2201              	 
 2202 004a 80BD     	 pop {r7,pc}
 2203              	 .cfi_endproc
 2204              	.LFE258:
 2206              	 .section .text.I2C_MASTER_lReceive_FIFOData,"ax",%progbits
 2207              	 .align 2
 2208              	 .thumb
 2209              	 .thumb_func
 2211              	I2C_MASTER_lReceive_FIFOData:
 2212              	.LFB259:
 517:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 518:../Dave/Generated/I2C_MASTER/i2c_master.c **** #if (I2C_MASTER_INTERRUPT_RX_ENABLED == 1)
 519:../Dave/Generated/I2C_MASTER/i2c_master.c **** /**************************************************************************************************
 520:../Dave/Generated/I2C_MASTER/i2c_master.c ****      Rx FIFO data
 521:../Dave/Generated/I2C_MASTER/i2c_master.c **** ***************************************************************************************************
 522:../Dave/Generated/I2C_MASTER/i2c_master.c **** static void I2C_MASTER_lReceive_FIFOData(I2C_MASTER_t * const handle, bool send_start, const uint32
 523:../Dave/Generated/I2C_MASTER/i2c_master.c ****                                      const uint32_t count)
 524:../Dave/Generated/I2C_MASTER/i2c_master.c **** {
 2213              	 .loc 5 524 0
 2214              	 .cfi_startproc
 2215              	 
 2216              	 
 2217 0000 80B5     	 push {r7,lr}
 2218              	.LCFI208:
 2219              	 .cfi_def_cfa_offset 8
 2220              	 .cfi_offset 7,-8
 2221              	 .cfi_offset 14,-4
 2222 0002 86B0     	 sub sp,sp,#24
 2223              	.LCFI209:
 2224              	 .cfi_def_cfa_offset 32
 2225 0004 00AF     	 add r7,sp,#0
 2226              	.LCFI210:
 2227              	 .cfi_def_cfa_register 7
 2228 0006 F860     	 str r0,[r7,#12]
 2229 0008 7A60     	 str r2,[r7,#4]
 2230 000a 3B60     	 str r3,[r7]
 2231 000c 0B46     	 mov r3,r1
 2232 000e FB72     	 strb r3,[r7,#11]
 525:../Dave/Generated/I2C_MASTER/i2c_master.c ****   I2C_MASTER_RUNTIME_t * ptr_runtime;
 526:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 527:../Dave/Generated/I2C_MASTER/i2c_master.c ****   ptr_runtime = handle->runtime;
 2233              	 .loc 5 527 0
 2234 0010 FB68     	 ldr r3,[r7,#12]
 2235 0012 9B68     	 ldr r3,[r3,#8]
 2236 0014 7B61     	 str r3,[r7,#20]
 528:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 529:../Dave/Generated/I2C_MASTER/i2c_master.c ****   /*Clear the receive FIFO, configure the trigger lime
 530:../Dave/Generated/I2C_MASTER/i2c_master.c ****    * and enable the receive events*/
 531:../Dave/Generated/I2C_MASTER/i2c_master.c ****   XMC_USIC_CH_RXFIFO_Flush(handle->channel);
 2237              	 .loc 5 531 0
 2238 0016 FB68     	 ldr r3,[r7,#12]
 2239 0018 1B68     	 ldr r3,[r3]
 2240 001a 1846     	 mov r0,r3
 2241 001c FFF7FEFF 	 bl XMC_USIC_CH_RXFIFO_Flush
 532:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 533:../Dave/Generated/I2C_MASTER/i2c_master.c ****   /*Configure the FIFO trigger limit based on the required data size*/
 534:../Dave/Generated/I2C_MASTER/i2c_master.c ****   I2C_MASTER_lReconfigureRxFIFO(handle, count);
 2242              	 .loc 5 534 0
 2243 0020 F868     	 ldr r0,[r7,#12]
 2244 0022 3968     	 ldr r1,[r7]
 2245 0024 FFF7FEFF 	 bl I2C_MASTER_lReconfigureRxFIFO
 535:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 536:../Dave/Generated/I2C_MASTER/i2c_master.c ****   XMC_USIC_CH_RXFIFO_EnableEvent(handle->channel,
 2246              	 .loc 5 536 0
 2247 0028 FB68     	 ldr r3,[r7,#12]
 2248 002a 1B68     	 ldr r3,[r3]
 2249 002c 1846     	 mov r0,r3
 2250 002e 4FF0C041 	 mov r1,#1610612736
 2251 0032 FFF7FEFF 	 bl XMC_USIC_CH_RXFIFO_EnableEvent
 537:../Dave/Generated/I2C_MASTER/i2c_master.c ****                                 (uint32_t)((uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD |
 538:../Dave/Generated/I2C_MASTER/i2c_master.c ****                                            (uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE));
 539:../Dave/Generated/I2C_MASTER/i2c_master.c ****   if (send_start == true)
 2252              	 .loc 5 539 0
 2253 0036 FB7A     	 ldrb r3,[r7,#11]
 2254 0038 002B     	 cmp r3,#0
 2255 003a 6ED0     	 beq .L93
 540:../Dave/Generated/I2C_MASTER/i2c_master.c ****   {
 541:../Dave/Generated/I2C_MASTER/i2c_master.c ****   if(!((handle->config->transmit_mode == I2C_MASTER_TRANSFER_MODE_DMA) ||
 2256              	 .loc 5 541 0
 2257 003c FB68     	 ldr r3,[r7,#12]
 2258 003e 5B68     	 ldr r3,[r3,#4]
 2259 0040 93F82430 	 ldrb r3,[r3,#36]
 2260 0044 012B     	 cmp r3,#1
 2261 0046 13D0     	 beq .L94
 542:../Dave/Generated/I2C_MASTER/i2c_master.c ****      (handle->config->transmit_mode == I2C_MASTER_TRANSFER_MODE_DIRECT)))
 2262              	 .loc 5 542 0 discriminator 1
 2263 0048 FB68     	 ldr r3,[r7,#12]
 2264 004a 5B68     	 ldr r3,[r3,#4]
 2265 004c 93F82430 	 ldrb r3,[r3,#36]
 541:../Dave/Generated/I2C_MASTER/i2c_master.c ****      (handle->config->transmit_mode == I2C_MASTER_TRANSFER_MODE_DIRECT)))
 2266              	 .loc 5 541 0 discriminator 1
 2267 0050 022B     	 cmp r3,#2
 2268 0052 0DD0     	 beq .L94
 543:../Dave/Generated/I2C_MASTER/i2c_master.c ****   {
 544:../Dave/Generated/I2C_MASTER/i2c_master.c ****     I2C_MASTER_EnableEvent(handle, (uint32_t)XMC_I2C_CH_EVENT_ACK);
 2269              	 .loc 5 544 0
 2270 0054 F868     	 ldr r0,[r7,#12]
 2271 0056 4FF08041 	 mov r1,#1073741824
 2272 005a FFF7FEFF 	 bl I2C_MASTER_EnableEvent
 545:../Dave/Generated/I2C_MASTER/i2c_master.c ****     XMC_I2C_CH_SetInterruptNodePointer(handle->channel,ptr_runtime->tx_ack_sr);
 2273              	 .loc 5 545 0
 2274 005e FB68     	 ldr r3,[r7,#12]
 2275 0060 1A68     	 ldr r2,[r3]
 2276 0062 7B69     	 ldr r3,[r7,#20]
 2277 0064 93F82430 	 ldrb r3,[r3,#36]
 2278 0068 1046     	 mov r0,r2
 2279 006a 1946     	 mov r1,r3
 2280 006c FFF7FEFF 	 bl XMC_I2C_CH_SetInterruptNodePointer
 2281              	.L94:
 546:../Dave/Generated/I2C_MASTER/i2c_master.c ****   }
 547:../Dave/Generated/I2C_MASTER/i2c_master.c ****     I2C_MASTER_lSendStart_Or_RepeatedStart(handle,address, (XMC_I2C_CH_CMD_t)XMC_I2C_CH_CMD_READ);
 2282              	 .loc 5 547 0
 2283 0070 F868     	 ldr r0,[r7,#12]
 2284 0072 7968     	 ldr r1,[r7,#4]
 2285 0074 0122     	 movs r2,#1
 2286 0076 FFF7FEFF 	 bl I2C_MASTER_lSendStart_Or_RepeatedStart
 548:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 549:../Dave/Generated/I2C_MASTER/i2c_master.c **** #if (I2C_MASTER_DMA_TX_ENABLED)
 550:../Dave/Generated/I2C_MASTER/i2c_master.c ****     if(handle->config->transmit_mode == I2C_MASTER_TRANSFER_MODE_DMA)
 551:../Dave/Generated/I2C_MASTER/i2c_master.c ****     {
 552:../Dave/Generated/I2C_MASTER/i2c_master.c ****     if (((ptr_runtime->tx_data_index + 1U) == ptr_runtime->tx_data_count) && (ptr_runtime->send_nac
 553:../Dave/Generated/I2C_MASTER/i2c_master.c ****     {
 554:../Dave/Generated/I2C_MASTER/i2c_master.c ****     I2C_MASTER_ReceiveNACK(handle);
 555:../Dave/Generated/I2C_MASTER/i2c_master.c ****     }
 556:../Dave/Generated/I2C_MASTER/i2c_master.c ****     else
 557:../Dave/Generated/I2C_MASTER/i2c_master.c ****     {
 558:../Dave/Generated/I2C_MASTER/i2c_master.c ****     I2C_MASTER_ReceiveACK(handle);
 559:../Dave/Generated/I2C_MASTER/i2c_master.c ****     }
 560:../Dave/Generated/I2C_MASTER/i2c_master.c ****     ptr_runtime->tx_data_index++;
 561:../Dave/Generated/I2C_MASTER/i2c_master.c ****     }
 562:../Dave/Generated/I2C_MASTER/i2c_master.c **** #endif
 563:../Dave/Generated/I2C_MASTER/i2c_master.c ****     if (handle->config->transmit_mode == I2C_MASTER_TRANSFER_MODE_DIRECT)
 2287              	 .loc 5 563 0
 2288 007a FB68     	 ldr r3,[r7,#12]
 2289 007c 5B68     	 ldr r3,[r3,#4]
 2290 007e 93F82430 	 ldrb r3,[r3,#36]
 2291 0082 022B     	 cmp r3,#2
 2292 0084 40F0A580 	 bne .L92
 564:../Dave/Generated/I2C_MASTER/i2c_master.c ****     {
 565:../Dave/Generated/I2C_MASTER/i2c_master.c ****       if (handle->config->txFIFO_size != XMC_USIC_CH_FIFO_DISABLED)
 2293              	 .loc 5 565 0
 2294 0088 FB68     	 ldr r3,[r7,#12]
 2295 008a 5B68     	 ldr r3,[r3,#4]
 2296 008c 93F82630 	 ldrb r3,[r3,#38]
 2297 0090 002B     	 cmp r3,#0
 2298 0092 2AD0     	 beq .L96
 566:../Dave/Generated/I2C_MASTER/i2c_master.c ****       {
 567:../Dave/Generated/I2C_MASTER/i2c_master.c ****     /*Fill the transmit FIFO */
 568:../Dave/Generated/I2C_MASTER/i2c_master.c ****       while (I2C_MASTER_IsTXFIFOFull(handle) == false)
 2299              	 .loc 5 568 0
 2300 0094 1FE0     	 b .L97
 2301              	.L102:
 569:../Dave/Generated/I2C_MASTER/i2c_master.c ****       {
 570:../Dave/Generated/I2C_MASTER/i2c_master.c ****         if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
 2302              	 .loc 5 570 0
 2303 0096 7B69     	 ldr r3,[r7,#20]
 2304 0098 DA68     	 ldr r2,[r3,#12]
 2305 009a 7B69     	 ldr r3,[r7,#20]
 2306 009c 9B68     	 ldr r3,[r3,#8]
 2307 009e 9A42     	 cmp r2,r3
 2308 00a0 17D2     	 bcs .L98
 571:../Dave/Generated/I2C_MASTER/i2c_master.c ****       {
 572:../Dave/Generated/I2C_MASTER/i2c_master.c ****         if (((ptr_runtime->tx_data_index + 1U) == ptr_runtime->tx_data_count) && (ptr_runtime->send
 2309              	 .loc 5 572 0
 2310 00a2 7B69     	 ldr r3,[r7,#20]
 2311 00a4 DB68     	 ldr r3,[r3,#12]
 2312 00a6 5A1C     	 adds r2,r3,#1
 2313 00a8 7B69     	 ldr r3,[r7,#20]
 2314 00aa 9B68     	 ldr r3,[r3,#8]
 2315 00ac 9A42     	 cmp r2,r3
 2316 00ae 07D1     	 bne .L99
 2317              	 .loc 5 572 0 is_stmt 0 discriminator 1
 2318 00b0 7B69     	 ldr r3,[r7,#20]
 2319 00b2 1B6A     	 ldr r3,[r3,#32]
 2320 00b4 012B     	 cmp r3,#1
 2321 00b6 03D1     	 bne .L99
 573:../Dave/Generated/I2C_MASTER/i2c_master.c ****       {
 574:../Dave/Generated/I2C_MASTER/i2c_master.c ****           I2C_MASTER_ReceiveNACK(handle);
 2322              	 .loc 5 574 0 is_stmt 1
 2323 00b8 F868     	 ldr r0,[r7,#12]
 2324 00ba FFF7FEFF 	 bl I2C_MASTER_ReceiveNACK
 2325 00be 02E0     	 b .L100
 2326              	.L99:
 575:../Dave/Generated/I2C_MASTER/i2c_master.c ****       }
 576:../Dave/Generated/I2C_MASTER/i2c_master.c ****       else
 577:../Dave/Generated/I2C_MASTER/i2c_master.c ****         {
 578:../Dave/Generated/I2C_MASTER/i2c_master.c ****           I2C_MASTER_ReceiveACK(handle);
 2327              	 .loc 5 578 0
 2328 00c0 F868     	 ldr r0,[r7,#12]
 2329 00c2 FFF7FEFF 	 bl I2C_MASTER_ReceiveACK
 2330              	.L100:
 579:../Dave/Generated/I2C_MASTER/i2c_master.c ****         }
 580:../Dave/Generated/I2C_MASTER/i2c_master.c ****       ptr_runtime->tx_data_index++;
 2331              	 .loc 5 580 0
 2332 00c6 7B69     	 ldr r3,[r7,#20]
 2333 00c8 DB68     	 ldr r3,[r3,#12]
 2334 00ca 5A1C     	 adds r2,r3,#1
 2335 00cc 7B69     	 ldr r3,[r7,#20]
 2336 00ce DA60     	 str r2,[r3,#12]
 2337 00d0 01E0     	 b .L97
 2338              	.L98:
 581:../Dave/Generated/I2C_MASTER/i2c_master.c ****       }
 582:../Dave/Generated/I2C_MASTER/i2c_master.c ****       else
 583:../Dave/Generated/I2C_MASTER/i2c_master.c ****       {
 584:../Dave/Generated/I2C_MASTER/i2c_master.c ****         break;
 2339              	 .loc 5 584 0
 2340 00d2 00BF     	 nop
 2341 00d4 7DE0     	 b .L92
 2342              	.L97:
 568:../Dave/Generated/I2C_MASTER/i2c_master.c ****       {
 2343              	 .loc 5 568 0
 2344 00d6 F868     	 ldr r0,[r7,#12]
 2345 00d8 FFF7FEFF 	 bl I2C_MASTER_IsTXFIFOFull
 2346 00dc 0346     	 mov r3,r0
 2347 00de 83F00103 	 eor r3,r3,#1
 2348 00e2 DBB2     	 uxtb r3,r3
 2349 00e4 002B     	 cmp r3,#0
 2350 00e6 D6D1     	 bne .L102
 2351 00e8 73E0     	 b .L92
 2352              	.L96:
 585:../Dave/Generated/I2C_MASTER/i2c_master.c ****       }
 586:../Dave/Generated/I2C_MASTER/i2c_master.c ****     } /* end of while */
 587:../Dave/Generated/I2C_MASTER/i2c_master.c ****       }
 588:../Dave/Generated/I2C_MASTER/i2c_master.c ****       else
 589:../Dave/Generated/I2C_MASTER/i2c_master.c ****       {
 590:../Dave/Generated/I2C_MASTER/i2c_master.c ****         /* if it is last byte and send_nack true */
 591:../Dave/Generated/I2C_MASTER/i2c_master.c ****       if (((ptr_runtime->tx_data_index + 1U) == ptr_runtime->tx_data_count) && (ptr_runtime->send_n
 2353              	 .loc 5 591 0
 2354 00ea 7B69     	 ldr r3,[r7,#20]
 2355 00ec DB68     	 ldr r3,[r3,#12]
 2356 00ee 5A1C     	 adds r2,r3,#1
 2357 00f0 7B69     	 ldr r3,[r7,#20]
 2358 00f2 9B68     	 ldr r3,[r3,#8]
 2359 00f4 9A42     	 cmp r2,r3
 2360 00f6 07D1     	 bne .L103
 2361              	 .loc 5 591 0 is_stmt 0 discriminator 1
 2362 00f8 7B69     	 ldr r3,[r7,#20]
 2363 00fa 1B6A     	 ldr r3,[r3,#32]
 2364 00fc 012B     	 cmp r3,#1
 2365 00fe 03D1     	 bne .L103
 592:../Dave/Generated/I2C_MASTER/i2c_master.c ****     {
 593:../Dave/Generated/I2C_MASTER/i2c_master.c ****       I2C_MASTER_ReceiveNACK(handle);
 2366              	 .loc 5 593 0 is_stmt 1
 2367 0100 F868     	 ldr r0,[r7,#12]
 2368 0102 FFF7FEFF 	 bl I2C_MASTER_ReceiveNACK
 2369 0106 02E0     	 b .L104
 2370              	.L103:
 594:../Dave/Generated/I2C_MASTER/i2c_master.c ****     }
 595:../Dave/Generated/I2C_MASTER/i2c_master.c ****     else
 596:../Dave/Generated/I2C_MASTER/i2c_master.c ****     {
 597:../Dave/Generated/I2C_MASTER/i2c_master.c ****       I2C_MASTER_ReceiveACK(handle);
 2371              	 .loc 5 597 0
 2372 0108 F868     	 ldr r0,[r7,#12]
 2373 010a FFF7FEFF 	 bl I2C_MASTER_ReceiveACK
 2374              	.L104:
 598:../Dave/Generated/I2C_MASTER/i2c_master.c ****     }
 599:../Dave/Generated/I2C_MASTER/i2c_master.c ****     ptr_runtime->tx_data_index++;
 2375              	 .loc 5 599 0
 2376 010e 7B69     	 ldr r3,[r7,#20]
 2377 0110 DB68     	 ldr r3,[r3,#12]
 2378 0112 5A1C     	 adds r2,r3,#1
 2379 0114 7B69     	 ldr r3,[r7,#20]
 2380 0116 DA60     	 str r2,[r3,#12]
 2381 0118 5BE0     	 b .L92
 2382              	.L93:
 600:../Dave/Generated/I2C_MASTER/i2c_master.c ****       }
 601:../Dave/Generated/I2C_MASTER/i2c_master.c ****     } /* end of if (handle->config->transmit_mode == I2C_MASTER_TRANSFER_MODE_DIRECT) */
 602:../Dave/Generated/I2C_MASTER/i2c_master.c ****   } /* end of if (send_start == true) */
 603:../Dave/Generated/I2C_MASTER/i2c_master.c ****   else
 604:../Dave/Generated/I2C_MASTER/i2c_master.c ****   {
 605:../Dave/Generated/I2C_MASTER/i2c_master.c ****     /* if Tx FIFO enabled */
 606:../Dave/Generated/I2C_MASTER/i2c_master.c ****     if (handle->config->txFIFO_size > 0)
 2383              	 .loc 5 606 0
 2384 011a FB68     	 ldr r3,[r7,#12]
 2385 011c 5B68     	 ldr r3,[r3,#4]
 2386 011e 93F82630 	 ldrb r3,[r3,#38]
 2387 0122 002B     	 cmp r3,#0
 2388 0124 31D0     	 beq .L106
 607:../Dave/Generated/I2C_MASTER/i2c_master.c ****     {
 608:../Dave/Generated/I2C_MASTER/i2c_master.c ****       XMC_USIC_CH_TXFIFO_DisableEvent(handle->channel,
 2389              	 .loc 5 608 0
 2390 0126 FB68     	 ldr r3,[r7,#12]
 2391 0128 1B68     	 ldr r3,[r3]
 2392 012a 1846     	 mov r0,r3
 2393 012c 4FF08041 	 mov r1,#1073741824
 2394 0130 FFF7FEFF 	 bl XMC_USIC_CH_TXFIFO_DisableEvent
 609:../Dave/Generated/I2C_MASTER/i2c_master.c ****                                      (uint32_t)XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD);
 610:../Dave/Generated/I2C_MASTER/i2c_master.c ****       /*Fill the transmit FIFO */
 611:../Dave/Generated/I2C_MASTER/i2c_master.c ****       while (I2C_MASTER_IsTXFIFOFull(handle) == false)
 2395              	 .loc 5 611 0
 2396 0134 1FE0     	 b .L107
 2397              	.L112:
 612:../Dave/Generated/I2C_MASTER/i2c_master.c ****       {
 613:../Dave/Generated/I2C_MASTER/i2c_master.c ****         if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
 2398              	 .loc 5 613 0
 2399 0136 7B69     	 ldr r3,[r7,#20]
 2400 0138 DA68     	 ldr r2,[r3,#12]
 2401 013a 7B69     	 ldr r3,[r7,#20]
 2402 013c 9B68     	 ldr r3,[r3,#8]
 2403 013e 9A42     	 cmp r2,r3
 2404 0140 17D2     	 bcs .L108
 614:../Dave/Generated/I2C_MASTER/i2c_master.c ****         {
 615:../Dave/Generated/I2C_MASTER/i2c_master.c ****           if (((ptr_runtime->tx_data_index + 1U) == ptr_runtime->tx_data_count) &&
 2405              	 .loc 5 615 0
 2406 0142 7B69     	 ldr r3,[r7,#20]
 2407 0144 DB68     	 ldr r3,[r3,#12]
 2408 0146 5A1C     	 adds r2,r3,#1
 2409 0148 7B69     	 ldr r3,[r7,#20]
 2410 014a 9B68     	 ldr r3,[r3,#8]
 2411 014c 9A42     	 cmp r2,r3
 2412 014e 07D1     	 bne .L109
 616:../Dave/Generated/I2C_MASTER/i2c_master.c ****                (ptr_runtime->send_nack == true))
 2413              	 .loc 5 616 0 discriminator 1
 2414 0150 7B69     	 ldr r3,[r7,#20]
 2415 0152 1B6A     	 ldr r3,[r3,#32]
 615:../Dave/Generated/I2C_MASTER/i2c_master.c ****                (ptr_runtime->send_nack == true))
 2416              	 .loc 5 615 0 discriminator 1
 2417 0154 012B     	 cmp r3,#1
 2418 0156 03D1     	 bne .L109
 617:../Dave/Generated/I2C_MASTER/i2c_master.c ****           {
 618:../Dave/Generated/I2C_MASTER/i2c_master.c ****             I2C_MASTER_ReceiveNACK(handle);
 2419              	 .loc 5 618 0
 2420 0158 F868     	 ldr r0,[r7,#12]
 2421 015a FFF7FEFF 	 bl I2C_MASTER_ReceiveNACK
 2422 015e 02E0     	 b .L110
 2423              	.L109:
 619:../Dave/Generated/I2C_MASTER/i2c_master.c ****           }
 620:../Dave/Generated/I2C_MASTER/i2c_master.c ****           else
 621:../Dave/Generated/I2C_MASTER/i2c_master.c ****           {
 622:../Dave/Generated/I2C_MASTER/i2c_master.c ****             I2C_MASTER_ReceiveACK(handle);
 2424              	 .loc 5 622 0
 2425 0160 F868     	 ldr r0,[r7,#12]
 2426 0162 FFF7FEFF 	 bl I2C_MASTER_ReceiveACK
 2427              	.L110:
 623:../Dave/Generated/I2C_MASTER/i2c_master.c ****           }
 624:../Dave/Generated/I2C_MASTER/i2c_master.c ****           ptr_runtime->tx_data_index++;
 2428              	 .loc 5 624 0
 2429 0166 7B69     	 ldr r3,[r7,#20]
 2430 0168 DB68     	 ldr r3,[r3,#12]
 2431 016a 5A1C     	 adds r2,r3,#1
 2432 016c 7B69     	 ldr r3,[r7,#20]
 2433 016e DA60     	 str r2,[r3,#12]
 2434 0170 01E0     	 b .L107
 2435              	.L108:
 625:../Dave/Generated/I2C_MASTER/i2c_master.c ****         }
 626:../Dave/Generated/I2C_MASTER/i2c_master.c ****         else
 627:../Dave/Generated/I2C_MASTER/i2c_master.c ****         {
 628:../Dave/Generated/I2C_MASTER/i2c_master.c ****           break;
 2436              	 .loc 5 628 0
 2437 0172 00BF     	 nop
 2438 0174 2DE0     	 b .L92
 2439              	.L107:
 611:../Dave/Generated/I2C_MASTER/i2c_master.c ****       {
 2440              	 .loc 5 611 0
 2441 0176 F868     	 ldr r0,[r7,#12]
 2442 0178 FFF7FEFF 	 bl I2C_MASTER_IsTXFIFOFull
 2443 017c 0346     	 mov r3,r0
 2444 017e 83F00103 	 eor r3,r3,#1
 2445 0182 DBB2     	 uxtb r3,r3
 2446 0184 002B     	 cmp r3,#0
 2447 0186 D6D1     	 bne .L112
 2448 0188 23E0     	 b .L92
 2449              	.L106:
 629:../Dave/Generated/I2C_MASTER/i2c_master.c ****         }
 630:../Dave/Generated/I2C_MASTER/i2c_master.c ****       } /* end of while */
 631:../Dave/Generated/I2C_MASTER/i2c_master.c ****     }
 632:../Dave/Generated/I2C_MASTER/i2c_master.c ****     else  /* Tx FIFO disabled and Rx FIFO enabled */
 633:../Dave/Generated/I2C_MASTER/i2c_master.c ****     {
 634:../Dave/Generated/I2C_MASTER/i2c_master.c ****       if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
 2450              	 .loc 5 634 0
 2451 018a 7B69     	 ldr r3,[r7,#20]
 2452 018c DA68     	 ldr r2,[r3,#12]
 2453 018e 7B69     	 ldr r3,[r7,#20]
 2454 0190 9B68     	 ldr r3,[r3,#8]
 2455 0192 9A42     	 cmp r2,r3
 2456 0194 1DD2     	 bcs .L92
 635:../Dave/Generated/I2C_MASTER/i2c_master.c ****       {
 636:../Dave/Generated/I2C_MASTER/i2c_master.c ****         if (((ptr_runtime->tx_data_index + 1U) == ptr_runtime->tx_data_count) &&
 2457              	 .loc 5 636 0
 2458 0196 7B69     	 ldr r3,[r7,#20]
 2459 0198 DB68     	 ldr r3,[r3,#12]
 2460 019a 5A1C     	 adds r2,r3,#1
 2461 019c 7B69     	 ldr r3,[r7,#20]
 2462 019e 9B68     	 ldr r3,[r3,#8]
 2463 01a0 9A42     	 cmp r2,r3
 2464 01a2 07D1     	 bne .L113
 637:../Dave/Generated/I2C_MASTER/i2c_master.c ****              (ptr_runtime->send_nack == true))
 2465              	 .loc 5 637 0 discriminator 1
 2466 01a4 7B69     	 ldr r3,[r7,#20]
 2467 01a6 1B6A     	 ldr r3,[r3,#32]
 636:../Dave/Generated/I2C_MASTER/i2c_master.c ****              (ptr_runtime->send_nack == true))
 2468              	 .loc 5 636 0 discriminator 1
 2469 01a8 012B     	 cmp r3,#1
 2470 01aa 03D1     	 bne .L113
 638:../Dave/Generated/I2C_MASTER/i2c_master.c ****         {
 639:../Dave/Generated/I2C_MASTER/i2c_master.c ****           I2C_MASTER_ReceiveNACK(handle);
 2471              	 .loc 5 639 0
 2472 01ac F868     	 ldr r0,[r7,#12]
 2473 01ae FFF7FEFF 	 bl I2C_MASTER_ReceiveNACK
 2474 01b2 09E0     	 b .L114
 2475              	.L113:
 640:../Dave/Generated/I2C_MASTER/i2c_master.c ****         }
 641:../Dave/Generated/I2C_MASTER/i2c_master.c ****         else
 642:../Dave/Generated/I2C_MASTER/i2c_master.c ****         {
 643:../Dave/Generated/I2C_MASTER/i2c_master.c ****           XMC_I2C_CH_ClearStatusFlag(handle->channel, ((uint32_t)XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVE
 2476              	 .loc 5 643 0
 2477 01b4 FB68     	 ldr r3,[r7,#12]
 2478 01b6 1B68     	 ldr r3,[r3]
 2479 01b8 1846     	 mov r0,r3
 2480 01ba 4FF47241 	 mov r1,#61952
 2481 01be FFF7FEFF 	 bl XMC_I2C_CH_ClearStatusFlag
 644:../Dave/Generated/I2C_MASTER/i2c_master.c ****                                               (uint32_t)XMC_I2C_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDI
 645:../Dave/Generated/I2C_MASTER/i2c_master.c ****                           (uint32_t)XMC_I2C_CH_STATUS_FLAG_TRANSMIT_SHIFT_INDICATION|
 646:../Dave/Generated/I2C_MASTER/i2c_master.c ****                                               (uint32_t)XMC_I2C_CH_STATUS_FLAG_RECEIVE_INDICATION |
 647:../Dave/Generated/I2C_MASTER/i2c_master.c ****                           (uint32_t)XMC_I2C_CH_STATUS_FLAG_ALTERNATIVE_RECEIVE_INDICATION));
 648:../Dave/Generated/I2C_MASTER/i2c_master.c ****           I2C_MASTER_ReceiveACK(handle);
 2482              	 .loc 5 648 0
 2483 01c2 F868     	 ldr r0,[r7,#12]
 2484 01c4 FFF7FEFF 	 bl I2C_MASTER_ReceiveACK
 2485              	.L114:
 649:../Dave/Generated/I2C_MASTER/i2c_master.c ****         }
 650:../Dave/Generated/I2C_MASTER/i2c_master.c ****         ptr_runtime->tx_data_index++;
 2486              	 .loc 5 650 0
 2487 01c8 7B69     	 ldr r3,[r7,#20]
 2488 01ca DB68     	 ldr r3,[r3,#12]
 2489 01cc 5A1C     	 adds r2,r3,#1
 2490 01ce 7B69     	 ldr r3,[r7,#20]
 2491 01d0 DA60     	 str r2,[r3,#12]
 2492              	.L92:
 651:../Dave/Generated/I2C_MASTER/i2c_master.c ****       }
 652:../Dave/Generated/I2C_MASTER/i2c_master.c ****     } /* end of else */
 653:../Dave/Generated/I2C_MASTER/i2c_master.c ****    } /* end of  if(send_start == false) */
 654:../Dave/Generated/I2C_MASTER/i2c_master.c **** }
 2493              	 .loc 5 654 0
 2494 01d2 1837     	 adds r7,r7,#24
 2495              	.LCFI211:
 2496              	 .cfi_def_cfa_offset 8
 2497 01d4 BD46     	 mov sp,r7
 2498              	.LCFI212:
 2499              	 .cfi_def_cfa_register 13
 2500              	 
 2501 01d6 80BD     	 pop {r7,pc}
 2502              	 .cfi_endproc
 2503              	.LFE259:
 2505              	 .section .text.I2C_MASTER_lReceive_StdData,"ax",%progbits
 2506              	 .align 2
 2507              	 .thumb
 2508              	 .thumb_func
 2510              	I2C_MASTER_lReceive_StdData:
 2511              	.LFB260:
 655:../Dave/Generated/I2C_MASTER/i2c_master.c **** /**************************************************************************************************
 656:../Dave/Generated/I2C_MASTER/i2c_master.c ****     Standard receive mode
 657:../Dave/Generated/I2C_MASTER/i2c_master.c **** ***************************************************************************************************
 658:../Dave/Generated/I2C_MASTER/i2c_master.c **** static void I2C_MASTER_lReceive_StdData(I2C_MASTER_t * const handle, bool send_start, const uint32_
 659:../Dave/Generated/I2C_MASTER/i2c_master.c **** {
 2512              	 .loc 5 659 0
 2513              	 .cfi_startproc
 2514              	 
 2515              	 
 2516 0000 80B5     	 push {r7,lr}
 2517              	.LCFI213:
 2518              	 .cfi_def_cfa_offset 8
 2519              	 .cfi_offset 7,-8
 2520              	 .cfi_offset 14,-4
 2521 0002 86B0     	 sub sp,sp,#24
 2522              	.LCFI214:
 2523              	 .cfi_def_cfa_offset 32
 2524 0004 00AF     	 add r7,sp,#0
 2525              	.LCFI215:
 2526              	 .cfi_def_cfa_register 7
 2527 0006 F860     	 str r0,[r7,#12]
 2528 0008 0B46     	 mov r3,r1
 2529 000a 7A60     	 str r2,[r7,#4]
 2530 000c FB72     	 strb r3,[r7,#11]
 660:../Dave/Generated/I2C_MASTER/i2c_master.c ****   I2C_MASTER_RUNTIME_t * ptr_runtime;
 661:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 662:../Dave/Generated/I2C_MASTER/i2c_master.c ****   ptr_runtime = handle->runtime;
 2531              	 .loc 5 662 0
 2532 000e FB68     	 ldr r3,[r7,#12]
 2533 0010 9B68     	 ldr r3,[r3,#8]
 2534 0012 7B61     	 str r3,[r7,#20]
 663:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 664:../Dave/Generated/I2C_MASTER/i2c_master.c ****   XMC_USIC_CH_EnableEvent(handle->channel, (uint32_t)((uint32_t)XMC_USIC_CH_EVENT_STANDARD_RECEIVE 
 2535              	 .loc 5 664 0
 2536 0014 FB68     	 ldr r3,[r7,#12]
 2537 0016 1B68     	 ldr r3,[r3]
 2538 0018 1846     	 mov r0,r3
 2539 001a 4FF44041 	 mov r1,#49152
 2540 001e FFF7FEFF 	 bl XMC_USIC_CH_EnableEvent
 665:../Dave/Generated/I2C_MASTER/i2c_master.c ****                                                       (uint32_t)XMC_USIC_CH_EVENT_ALTERNATIVE_RECEI
 666:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 667:../Dave/Generated/I2C_MASTER/i2c_master.c ****   if (send_start == true)
 2541              	 .loc 5 667 0
 2542 0022 FB7A     	 ldrb r3,[r7,#11]
 2543 0024 002B     	 cmp r3,#0
 2544 0026 42D0     	 beq .L116
 668:../Dave/Generated/I2C_MASTER/i2c_master.c ****   {
 669:../Dave/Generated/I2C_MASTER/i2c_master.c ****   if(!((handle->config->transmit_mode == I2C_MASTER_TRANSFER_MODE_DMA) ||
 2545              	 .loc 5 669 0
 2546 0028 FB68     	 ldr r3,[r7,#12]
 2547 002a 5B68     	 ldr r3,[r3,#4]
 2548 002c 93F82430 	 ldrb r3,[r3,#36]
 2549 0030 012B     	 cmp r3,#1
 2550 0032 13D0     	 beq .L117
 670:../Dave/Generated/I2C_MASTER/i2c_master.c ****      (handle->config->transmit_mode == I2C_MASTER_TRANSFER_MODE_DIRECT)))
 2551              	 .loc 5 670 0 discriminator 1
 2552 0034 FB68     	 ldr r3,[r7,#12]
 2553 0036 5B68     	 ldr r3,[r3,#4]
 2554 0038 93F82430 	 ldrb r3,[r3,#36]
 669:../Dave/Generated/I2C_MASTER/i2c_master.c ****      (handle->config->transmit_mode == I2C_MASTER_TRANSFER_MODE_DIRECT)))
 2555              	 .loc 5 669 0 discriminator 1
 2556 003c 022B     	 cmp r3,#2
 2557 003e 0DD0     	 beq .L117
 671:../Dave/Generated/I2C_MASTER/i2c_master.c ****   {
 672:../Dave/Generated/I2C_MASTER/i2c_master.c ****     I2C_MASTER_EnableEvent(handle, (uint32_t)XMC_I2C_CH_EVENT_ACK);
 2558              	 .loc 5 672 0
 2559 0040 F868     	 ldr r0,[r7,#12]
 2560 0042 4FF08041 	 mov r1,#1073741824
 2561 0046 FFF7FEFF 	 bl I2C_MASTER_EnableEvent
 673:../Dave/Generated/I2C_MASTER/i2c_master.c ****     XMC_I2C_CH_SetInterruptNodePointer(handle->channel,ptr_runtime->tx_ack_sr);
 2562              	 .loc 5 673 0
 2563 004a FB68     	 ldr r3,[r7,#12]
 2564 004c 1A68     	 ldr r2,[r3]
 2565 004e 7B69     	 ldr r3,[r7,#20]
 2566 0050 93F82430 	 ldrb r3,[r3,#36]
 2567 0054 1046     	 mov r0,r2
 2568 0056 1946     	 mov r1,r3
 2569 0058 FFF7FEFF 	 bl XMC_I2C_CH_SetInterruptNodePointer
 2570              	.L117:
 674:../Dave/Generated/I2C_MASTER/i2c_master.c ****   }
 675:../Dave/Generated/I2C_MASTER/i2c_master.c ****     I2C_MASTER_lSendStart_Or_RepeatedStart(handle, address, (XMC_I2C_CH_CMD_t)XMC_I2C_CH_CMD_READ);
 2571              	 .loc 5 675 0
 2572 005c F868     	 ldr r0,[r7,#12]
 2573 005e 7968     	 ldr r1,[r7,#4]
 2574 0060 0122     	 movs r2,#1
 2575 0062 FFF7FEFF 	 bl I2C_MASTER_lSendStart_Or_RepeatedStart
 676:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 677:../Dave/Generated/I2C_MASTER/i2c_master.c ****     if ((handle->config->transmit_mode == I2C_MASTER_TRANSFER_MODE_DMA) ||
 2576              	 .loc 5 677 0
 2577 0066 FB68     	 ldr r3,[r7,#12]
 2578 0068 5B68     	 ldr r3,[r3,#4]
 2579 006a 93F82430 	 ldrb r3,[r3,#36]
 2580 006e 012B     	 cmp r3,#1
 2581 0070 05D0     	 beq .L118
 678:../Dave/Generated/I2C_MASTER/i2c_master.c ****         (handle->config->transmit_mode == I2C_MASTER_TRANSFER_MODE_DIRECT))
 2582              	 .loc 5 678 0 discriminator 1
 2583 0072 FB68     	 ldr r3,[r7,#12]
 2584 0074 5B68     	 ldr r3,[r3,#4]
 2585 0076 93F82430 	 ldrb r3,[r3,#36]
 677:../Dave/Generated/I2C_MASTER/i2c_master.c ****         (handle->config->transmit_mode == I2C_MASTER_TRANSFER_MODE_DIRECT))
 2586              	 .loc 5 677 0 discriminator 1
 2587 007a 022B     	 cmp r3,#2
 2588 007c 65D1     	 bne .L115
 2589              	.L118:
 679:../Dave/Generated/I2C_MASTER/i2c_master.c ****   {
 680:../Dave/Generated/I2C_MASTER/i2c_master.c ****     if (((ptr_runtime->tx_data_index + 1U) == ptr_runtime->tx_data_count) && (ptr_runtime->send_nac
 2590              	 .loc 5 680 0
 2591 007e 7B69     	 ldr r3,[r7,#20]
 2592 0080 DB68     	 ldr r3,[r3,#12]
 2593 0082 5A1C     	 adds r2,r3,#1
 2594 0084 7B69     	 ldr r3,[r7,#20]
 2595 0086 9B68     	 ldr r3,[r3,#8]
 2596 0088 9A42     	 cmp r2,r3
 2597 008a 07D1     	 bne .L120
 2598              	 .loc 5 680 0 is_stmt 0 discriminator 1
 2599 008c 7B69     	 ldr r3,[r7,#20]
 2600 008e 1B6A     	 ldr r3,[r3,#32]
 2601 0090 012B     	 cmp r3,#1
 2602 0092 03D1     	 bne .L120
 681:../Dave/Generated/I2C_MASTER/i2c_master.c ****     {
 682:../Dave/Generated/I2C_MASTER/i2c_master.c ****         I2C_MASTER_ReceiveNACK(handle);
 2603              	 .loc 5 682 0 is_stmt 1
 2604 0094 F868     	 ldr r0,[r7,#12]
 2605 0096 FFF7FEFF 	 bl I2C_MASTER_ReceiveNACK
 2606 009a 02E0     	 b .L121
 2607              	.L120:
 683:../Dave/Generated/I2C_MASTER/i2c_master.c ****     }
 684:../Dave/Generated/I2C_MASTER/i2c_master.c ****     else
 685:../Dave/Generated/I2C_MASTER/i2c_master.c ****     {
 686:../Dave/Generated/I2C_MASTER/i2c_master.c ****     I2C_MASTER_ReceiveACK(handle);
 2608              	 .loc 5 686 0
 2609 009c F868     	 ldr r0,[r7,#12]
 2610 009e FFF7FEFF 	 bl I2C_MASTER_ReceiveACK
 2611              	.L121:
 687:../Dave/Generated/I2C_MASTER/i2c_master.c ****       }
 688:../Dave/Generated/I2C_MASTER/i2c_master.c ****     ptr_runtime->tx_data_index++;
 2612              	 .loc 5 688 0
 2613 00a2 7B69     	 ldr r3,[r7,#20]
 2614 00a4 DB68     	 ldr r3,[r3,#12]
 2615 00a6 5A1C     	 adds r2,r3,#1
 2616 00a8 7B69     	 ldr r3,[r7,#20]
 2617 00aa DA60     	 str r2,[r3,#12]
 2618 00ac 4DE0     	 b .L115
 2619              	.L116:
 689:../Dave/Generated/I2C_MASTER/i2c_master.c ****   }
 690:../Dave/Generated/I2C_MASTER/i2c_master.c ****   }
 691:../Dave/Generated/I2C_MASTER/i2c_master.c ****   else
 692:../Dave/Generated/I2C_MASTER/i2c_master.c ****   {
 693:../Dave/Generated/I2C_MASTER/i2c_master.c **** /**************************************************************************************************
 694:../Dave/Generated/I2C_MASTER/i2c_master.c ****      send_start flag is set to false and Tx FIFO is disabled
 695:../Dave/Generated/I2C_MASTER/i2c_master.c **** ***************************************************************************************************
 696:../Dave/Generated/I2C_MASTER/i2c_master.c ****     if (handle->config->txFIFO_size == 0)
 2620              	 .loc 5 696 0
 2621 00ae FB68     	 ldr r3,[r7,#12]
 2622 00b0 5B68     	 ldr r3,[r3,#4]
 2623 00b2 93F82630 	 ldrb r3,[r3,#38]
 2624 00b6 002B     	 cmp r3,#0
 2625 00b8 17D1     	 bne .L123
 697:../Dave/Generated/I2C_MASTER/i2c_master.c ****     {
 698:../Dave/Generated/I2C_MASTER/i2c_master.c ****       if (((ptr_runtime->tx_data_index + 1U) == ptr_runtime->tx_data_count) && (ptr_runtime->send_n
 2626              	 .loc 5 698 0
 2627 00ba 7B69     	 ldr r3,[r7,#20]
 2628 00bc DB68     	 ldr r3,[r3,#12]
 2629 00be 5A1C     	 adds r2,r3,#1
 2630 00c0 7B69     	 ldr r3,[r7,#20]
 2631 00c2 9B68     	 ldr r3,[r3,#8]
 2632 00c4 9A42     	 cmp r2,r3
 2633 00c6 07D1     	 bne .L124
 2634              	 .loc 5 698 0 is_stmt 0 discriminator 1
 2635 00c8 7B69     	 ldr r3,[r7,#20]
 2636 00ca 1B6A     	 ldr r3,[r3,#32]
 2637 00cc 012B     	 cmp r3,#1
 2638 00ce 03D1     	 bne .L124
 699:../Dave/Generated/I2C_MASTER/i2c_master.c ****       {
 700:../Dave/Generated/I2C_MASTER/i2c_master.c ****         I2C_MASTER_ReceiveNACK(handle);
 2639              	 .loc 5 700 0 is_stmt 1
 2640 00d0 F868     	 ldr r0,[r7,#12]
 2641 00d2 FFF7FEFF 	 bl I2C_MASTER_ReceiveNACK
 2642 00d6 02E0     	 b .L125
 2643              	.L124:
 701:../Dave/Generated/I2C_MASTER/i2c_master.c ****       }
 702:../Dave/Generated/I2C_MASTER/i2c_master.c ****       else
 703:../Dave/Generated/I2C_MASTER/i2c_master.c ****       {
 704:../Dave/Generated/I2C_MASTER/i2c_master.c ****         I2C_MASTER_ReceiveACK(handle);
 2644              	 .loc 5 704 0
 2645 00d8 F868     	 ldr r0,[r7,#12]
 2646 00da FFF7FEFF 	 bl I2C_MASTER_ReceiveACK
 2647              	.L125:
 705:../Dave/Generated/I2C_MASTER/i2c_master.c ****       }
 706:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 707:../Dave/Generated/I2C_MASTER/i2c_master.c ****       ptr_runtime->tx_data_index++;
 2648              	 .loc 5 707 0
 2649 00de 7B69     	 ldr r3,[r7,#20]
 2650 00e0 DB68     	 ldr r3,[r3,#12]
 2651 00e2 5A1C     	 adds r2,r3,#1
 2652 00e4 7B69     	 ldr r3,[r7,#20]
 2653 00e6 DA60     	 str r2,[r3,#12]
 2654 00e8 2FE0     	 b .L115
 2655              	.L123:
 708:../Dave/Generated/I2C_MASTER/i2c_master.c ****     }
 709:../Dave/Generated/I2C_MASTER/i2c_master.c **** /**************************************************************************************************
 710:../Dave/Generated/I2C_MASTER/i2c_master.c ****      send_start flag is set to false and Tx FIFO is enabled
 711:../Dave/Generated/I2C_MASTER/i2c_master.c **** ***************************************************************************************************
 712:../Dave/Generated/I2C_MASTER/i2c_master.c ****     else
 713:../Dave/Generated/I2C_MASTER/i2c_master.c ****     {
 714:../Dave/Generated/I2C_MASTER/i2c_master.c ****       XMC_USIC_CH_TXFIFO_DisableEvent(handle->channel,(uint32_t)XMC_USIC_CH_TXFIFO_EVENT_CONF_STAND
 2656              	 .loc 5 714 0
 2657 00ea FB68     	 ldr r3,[r7,#12]
 2658 00ec 1B68     	 ldr r3,[r3]
 2659 00ee 1846     	 mov r0,r3
 2660 00f0 4FF08041 	 mov r1,#1073741824
 2661 00f4 FFF7FEFF 	 bl XMC_USIC_CH_TXFIFO_DisableEvent
 715:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 716:../Dave/Generated/I2C_MASTER/i2c_master.c ****       /*Fill the transmit FIFO */
 717:../Dave/Generated/I2C_MASTER/i2c_master.c ****       while (I2C_MASTER_IsTXFIFOFull(handle) == false)
 2662              	 .loc 5 717 0
 2663 00f8 1EE0     	 b .L126
 2664              	.L130:
 718:../Dave/Generated/I2C_MASTER/i2c_master.c ****       {
 719:../Dave/Generated/I2C_MASTER/i2c_master.c ****         if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
 2665              	 .loc 5 719 0
 2666 00fa 7B69     	 ldr r3,[r7,#20]
 2667 00fc DA68     	 ldr r2,[r3,#12]
 2668 00fe 7B69     	 ldr r3,[r7,#20]
 2669 0100 9B68     	 ldr r3,[r3,#8]
 2670 0102 9A42     	 cmp r2,r3
 2671 0104 17D2     	 bcs .L127
 720:../Dave/Generated/I2C_MASTER/i2c_master.c ****         {
 721:../Dave/Generated/I2C_MASTER/i2c_master.c ****           if (((ptr_runtime->tx_data_index + 1U) == ptr_runtime->tx_data_count) && (ptr_runtime->se
 2672              	 .loc 5 721 0
 2673 0106 7B69     	 ldr r3,[r7,#20]
 2674 0108 DB68     	 ldr r3,[r3,#12]
 2675 010a 5A1C     	 adds r2,r3,#1
 2676 010c 7B69     	 ldr r3,[r7,#20]
 2677 010e 9B68     	 ldr r3,[r3,#8]
 2678 0110 9A42     	 cmp r2,r3
 2679 0112 07D1     	 bne .L128
 2680              	 .loc 5 721 0 is_stmt 0 discriminator 1
 2681 0114 7B69     	 ldr r3,[r7,#20]
 2682 0116 1B6A     	 ldr r3,[r3,#32]
 2683 0118 012B     	 cmp r3,#1
 2684 011a 03D1     	 bne .L128
 722:../Dave/Generated/I2C_MASTER/i2c_master.c ****           {
 723:../Dave/Generated/I2C_MASTER/i2c_master.c ****             I2C_MASTER_ReceiveNACK(handle);
 2685              	 .loc 5 723 0 is_stmt 1
 2686 011c F868     	 ldr r0,[r7,#12]
 2687 011e FFF7FEFF 	 bl I2C_MASTER_ReceiveNACK
 2688 0122 02E0     	 b .L129
 2689              	.L128:
 724:../Dave/Generated/I2C_MASTER/i2c_master.c ****           }
 725:../Dave/Generated/I2C_MASTER/i2c_master.c ****           else
 726:../Dave/Generated/I2C_MASTER/i2c_master.c ****           {
 727:../Dave/Generated/I2C_MASTER/i2c_master.c ****             I2C_MASTER_ReceiveACK(handle);
 2690              	 .loc 5 727 0
 2691 0124 F868     	 ldr r0,[r7,#12]
 2692 0126 FFF7FEFF 	 bl I2C_MASTER_ReceiveACK
 2693              	.L129:
 728:../Dave/Generated/I2C_MASTER/i2c_master.c ****           }
 729:../Dave/Generated/I2C_MASTER/i2c_master.c ****           ptr_runtime->tx_data_index++;
 2694              	 .loc 5 729 0
 2695 012a 7B69     	 ldr r3,[r7,#20]
 2696 012c DB68     	 ldr r3,[r3,#12]
 2697 012e 5A1C     	 adds r2,r3,#1
 2698 0130 7B69     	 ldr r3,[r7,#20]
 2699 0132 DA60     	 str r2,[r3,#12]
 2700 0134 00E0     	 b .L126
 2701              	.L127:
 730:../Dave/Generated/I2C_MASTER/i2c_master.c ****         }
 731:../Dave/Generated/I2C_MASTER/i2c_master.c ****         else
 732:../Dave/Generated/I2C_MASTER/i2c_master.c ****         {
 733:../Dave/Generated/I2C_MASTER/i2c_master.c ****           break;
 2702              	 .loc 5 733 0
 2703 0136 08E0     	 b .L115
 2704              	.L126:
 717:../Dave/Generated/I2C_MASTER/i2c_master.c ****       {
 2705              	 .loc 5 717 0
 2706 0138 F868     	 ldr r0,[r7,#12]
 2707 013a FFF7FEFF 	 bl I2C_MASTER_IsTXFIFOFull
 2708 013e 0346     	 mov r3,r0
 2709 0140 83F00103 	 eor r3,r3,#1
 2710 0144 DBB2     	 uxtb r3,r3
 2711 0146 002B     	 cmp r3,#0
 2712 0148 D7D1     	 bne .L130
 2713              	.L115:
 734:../Dave/Generated/I2C_MASTER/i2c_master.c ****         }
 735:../Dave/Generated/I2C_MASTER/i2c_master.c ****       } /* end of while */
 736:../Dave/Generated/I2C_MASTER/i2c_master.c ****     } /* end of else */
 737:../Dave/Generated/I2C_MASTER/i2c_master.c ****   } /* end of else */
 738:../Dave/Generated/I2C_MASTER/i2c_master.c **** } /* end of function */
 2714              	 .loc 5 738 0
 2715 014a 1837     	 adds r7,r7,#24
 2716              	.LCFI216:
 2717              	 .cfi_def_cfa_offset 8
 2718 014c BD46     	 mov sp,r7
 2719              	.LCFI217:
 2720              	 .cfi_def_cfa_register 13
 2721              	 
 2722 014e 80BD     	 pop {r7,pc}
 2723              	 .cfi_endproc
 2724              	.LFE260:
 2726              	 .section .text.I2C_MASTER_lSendStart_Or_RepeatedStart,"ax",%progbits
 2727              	 .align 2
 2728              	 .thumb
 2729              	 .thumb_func
 2731              	I2C_MASTER_lSendStart_Or_RepeatedStart:
 2732              	.LFB261:
 739:../Dave/Generated/I2C_MASTER/i2c_master.c **** #endif
 740:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 741:../Dave/Generated/I2C_MASTER/i2c_master.c **** #if ((I2C_MASTER_INTERRUPT_TX_ENABLED == 1) || (I2C_MASTER_INTERRUPT_RX_ENABLED == 1) || \
 742:../Dave/Generated/I2C_MASTER/i2c_master.c ****     (I2C_MASTER_DIRECT_TX_ENABLED == 1) || (I2C_MASTER_DIRECT_RX_ENABLED == 1))
 743:../Dave/Generated/I2C_MASTER/i2c_master.c **** /* Function to issue Send Start/Repeated Start command */
 744:../Dave/Generated/I2C_MASTER/i2c_master.c **** static void I2C_MASTER_lSendStart_Or_RepeatedStart(I2C_MASTER_t * handle,const uint32_t address,
 745:../Dave/Generated/I2C_MASTER/i2c_master.c ****                                                const XMC_I2C_CH_CMD_t cmd)
 746:../Dave/Generated/I2C_MASTER/i2c_master.c **** {
 2733              	 .loc 5 746 0
 2734              	 .cfi_startproc
 2735              	 
 2736              	 
 2737 0000 80B5     	 push {r7,lr}
 2738              	.LCFI218:
 2739              	 .cfi_def_cfa_offset 8
 2740              	 .cfi_offset 7,-8
 2741              	 .cfi_offset 14,-4
 2742 0002 84B0     	 sub sp,sp,#16
 2743              	.LCFI219:
 2744              	 .cfi_def_cfa_offset 24
 2745 0004 00AF     	 add r7,sp,#0
 2746              	.LCFI220:
 2747              	 .cfi_def_cfa_register 7
 2748 0006 F860     	 str r0,[r7,#12]
 2749 0008 B960     	 str r1,[r7,#8]
 2750 000a 1346     	 mov r3,r2
 2751 000c FB71     	 strb r3,[r7,#7]
 747:../Dave/Generated/I2C_MASTER/i2c_master.c ****   XMC_I2C_CH_ClearStatusFlag(handle->channel, XMC_I2C_CH_STATUS_FLAG_START_CONDITION_RECEIVED | XMC
 2752              	 .loc 5 747 0
 2753 000e FB68     	 ldr r3,[r7,#12]
 2754 0010 1B68     	 ldr r3,[r3]
 2755 0012 1846     	 mov r0,r3
 2756 0014 0C21     	 movs r1,#12
 2757 0016 FFF7FEFF 	 bl XMC_I2C_CH_ClearStatusFlag
 748:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 749:../Dave/Generated/I2C_MASTER/i2c_master.c ****   if (handle->runtime->bus_acquired == true)
 2758              	 .loc 5 749 0
 2759 001a FB68     	 ldr r3,[r7,#12]
 2760 001c 9B68     	 ldr r3,[r3,#8]
 2761 001e 93F82830 	 ldrb r3,[r3,#40]
 2762 0022 DBB2     	 uxtb r3,r3
 2763 0024 002B     	 cmp r3,#0
 2764 0026 09D0     	 beq .L132
 750:../Dave/Generated/I2C_MASTER/i2c_master.c ****   {
 751:../Dave/Generated/I2C_MASTER/i2c_master.c ****   I2C_MASTER_SendRepeatedStart(handle, (uint16_t)address, cmd);
 2765              	 .loc 5 751 0
 2766 0028 BB68     	 ldr r3,[r7,#8]
 2767 002a 9BB2     	 uxth r3,r3
 2768 002c 1A46     	 mov r2,r3
 2769 002e FB79     	 ldrb r3,[r7,#7]
 2770 0030 F868     	 ldr r0,[r7,#12]
 2771 0032 1146     	 mov r1,r2
 2772 0034 1A46     	 mov r2,r3
 2773 0036 FFF7FEFF 	 bl I2C_MASTER_SendRepeatedStart
 2774 003a 0DE0     	 b .L131
 2775              	.L132:
 752:../Dave/Generated/I2C_MASTER/i2c_master.c ****   }
 753:../Dave/Generated/I2C_MASTER/i2c_master.c ****   else
 754:../Dave/Generated/I2C_MASTER/i2c_master.c ****   {
 755:../Dave/Generated/I2C_MASTER/i2c_master.c ****     handle->runtime->bus_acquired = true;
 2776              	 .loc 5 755 0
 2777 003c FB68     	 ldr r3,[r7,#12]
 2778 003e 9B68     	 ldr r3,[r3,#8]
 2779 0040 0122     	 movs r2,#1
 2780 0042 83F82820 	 strb r2,[r3,#40]
 756:../Dave/Generated/I2C_MASTER/i2c_master.c ****     I2C_MASTER_SendStart(handle, (uint16_t)address, cmd);
 2781              	 .loc 5 756 0
 2782 0046 BB68     	 ldr r3,[r7,#8]
 2783 0048 9BB2     	 uxth r3,r3
 2784 004a 1A46     	 mov r2,r3
 2785 004c FB79     	 ldrb r3,[r7,#7]
 2786 004e F868     	 ldr r0,[r7,#12]
 2787 0050 1146     	 mov r1,r2
 2788 0052 1A46     	 mov r2,r3
 2789 0054 FFF7FEFF 	 bl I2C_MASTER_SendStart
 2790              	.L131:
 757:../Dave/Generated/I2C_MASTER/i2c_master.c ****   }
 758:../Dave/Generated/I2C_MASTER/i2c_master.c **** }
 2791              	 .loc 5 758 0
 2792 0058 1037     	 adds r7,r7,#16
 2793              	.LCFI221:
 2794              	 .cfi_def_cfa_offset 8
 2795 005a BD46     	 mov sp,r7
 2796              	.LCFI222:
 2797              	 .cfi_def_cfa_register 13
 2798              	 
 2799 005c 80BD     	 pop {r7,pc}
 2800              	 .cfi_endproc
 2801              	.LFE261:
 2803 005e 00BF     	 .section .text.I2C_MASTER_StartTransmitIRQ,"ax",%progbits
 2804              	 .align 2
 2805              	 .global I2C_MASTER_StartTransmitIRQ
 2806              	 .thumb
 2807              	 .thumb_func
 2809              	I2C_MASTER_StartTransmitIRQ:
 2810              	.LFB262:
 759:../Dave/Generated/I2C_MASTER/i2c_master.c **** #endif
 760:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 761:../Dave/Generated/I2C_MASTER/i2c_master.c **** #if (I2C_MASTER_INTERRUPT_TX_ENABLED == 1)
 762:../Dave/Generated/I2C_MASTER/i2c_master.c **** I2C_MASTER_STATUS_t I2C_MASTER_StartTransmitIRQ(I2C_MASTER_t *handle, bool send_start, const uint32
 763:../Dave/Generated/I2C_MASTER/i2c_master.c ****                                                 uint8_t *data, const uint32_t size, bool send_stop)
 764:../Dave/Generated/I2C_MASTER/i2c_master.c **** {
 2811              	 .loc 5 764 0
 2812              	 .cfi_startproc
 2813              	 
 2814              	 
 2815 0000 80B5     	 push {r7,lr}
 2816              	.LCFI223:
 2817              	 .cfi_def_cfa_offset 8
 2818              	 .cfi_offset 7,-8
 2819              	 .cfi_offset 14,-4
 2820 0002 88B0     	 sub sp,sp,#32
 2821              	.LCFI224:
 2822              	 .cfi_def_cfa_offset 40
 2823 0004 00AF     	 add r7,sp,#0
 2824              	.LCFI225:
 2825              	 .cfi_def_cfa_register 7
 2826 0006 F860     	 str r0,[r7,#12]
 2827 0008 7A60     	 str r2,[r7,#4]
 2828 000a 3B60     	 str r3,[r7]
 2829 000c 0B46     	 mov r3,r1
 2830 000e FB72     	 strb r3,[r7,#11]
 765:../Dave/Generated/I2C_MASTER/i2c_master.c ****   I2C_MASTER_STATUS_t status;
 766:../Dave/Generated/I2C_MASTER/i2c_master.c ****   I2C_MASTER_RUNTIME_t * ptr_runtime;
 767:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 768:../Dave/Generated/I2C_MASTER/i2c_master.c ****   status = I2C_MASTER_STATUS_BUSY;
 2831              	 .loc 5 768 0
 2832 0010 0223     	 movs r3,#2
 2833 0012 FB77     	 strb r3,[r7,#31]
 769:../Dave/Generated/I2C_MASTER/i2c_master.c ****   ptr_runtime = handle->runtime;
 2834              	 .loc 5 769 0
 2835 0014 FB68     	 ldr r3,[r7,#12]
 2836 0016 9B68     	 ldr r3,[r3,#8]
 2837 0018 7B61     	 str r3,[r7,#20]
 770:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 771:../Dave/Generated/I2C_MASTER/i2c_master.c ****   /* If send_stop is set to TRUE, bus_acquired flag is set to FALSE.
 772:../Dave/Generated/I2C_MASTER/i2c_master.c ****    If send_start is set to FALSE and bus_acquired is set to FALSE then API will return an error. */
 773:../Dave/Generated/I2C_MASTER/i2c_master.c ****   if (((send_start == false) && (handle->runtime->bus_acquired == false)) || (data == NULL) || (siz
 2838              	 .loc 5 773 0
 2839 001a FB7A     	 ldrb r3,[r7,#11]
 2840 001c 83F00103 	 eor r3,r3,#1
 2841 0020 DBB2     	 uxtb r3,r3
 2842 0022 002B     	 cmp r3,#0
 2843 0024 09D0     	 beq .L135
 2844              	 .loc 5 773 0 is_stmt 0 discriminator 1
 2845 0026 FB68     	 ldr r3,[r7,#12]
 2846 0028 9B68     	 ldr r3,[r3,#8]
 2847 002a 93F82830 	 ldrb r3,[r3,#40]
 2848 002e DBB2     	 uxtb r3,r3
 2849 0030 83F00103 	 eor r3,r3,#1
 2850 0034 DBB2     	 uxtb r3,r3
 2851 0036 002B     	 cmp r3,#0
 2852 0038 05D1     	 bne .L136
 2853              	.L135:
 2854              	 .loc 5 773 0 discriminator 3
 2855 003a 3B68     	 ldr r3,[r7]
 2856 003c 002B     	 cmp r3,#0
 2857 003e 02D0     	 beq .L136
 2858              	 .loc 5 773 0 discriminator 4
 2859 0040 BB6A     	 ldr r3,[r7,#40]
 2860 0042 002B     	 cmp r3,#0
 2861 0044 02D1     	 bne .L137
 2862              	.L136:
 774:../Dave/Generated/I2C_MASTER/i2c_master.c ****   {
 775:../Dave/Generated/I2C_MASTER/i2c_master.c ****     status = I2C_MASTER_STATUS_FAILURE;
 2863              	 .loc 5 775 0 is_stmt 1
 2864 0046 0123     	 movs r3,#1
 2865 0048 FB77     	 strb r3,[r7,#31]
 2866 004a 5AE0     	 b .L138
 2867              	.L137:
 776:../Dave/Generated/I2C_MASTER/i2c_master.c ****   }
 777:../Dave/Generated/I2C_MASTER/i2c_master.c ****   else
 778:../Dave/Generated/I2C_MASTER/i2c_master.c ****   {
 779:../Dave/Generated/I2C_MASTER/i2c_master.c ****     ptr_runtime->direction = (uint32_t)I2C_MASTER_DIRECTION_TRANSMIT;
 2868              	 .loc 5 779 0
 2869 004c 7B69     	 ldr r3,[r7,#20]
 2870 004e 0022     	 movs r2,#0
 2871 0050 9A61     	 str r2,[r3,#24]
 780:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 781:../Dave/Generated/I2C_MASTER/i2c_master.c ****     if (ptr_runtime->tx_busy == false)
 2872              	 .loc 5 781 0
 2873 0052 7B69     	 ldr r3,[r7,#20]
 2874 0054 93F82630 	 ldrb r3,[r3,#38]
 2875 0058 DBB2     	 uxtb r3,r3
 2876 005a 83F00103 	 eor r3,r3,#1
 2877 005e DBB2     	 uxtb r3,r3
 2878 0060 002B     	 cmp r3,#0
 2879 0062 4ED0     	 beq .L138
 782:../Dave/Generated/I2C_MASTER/i2c_master.c ****     {
 783:../Dave/Generated/I2C_MASTER/i2c_master.c ****       /*If there is no transmission in progress, obtain the address of data, size of data*/
 784:../Dave/Generated/I2C_MASTER/i2c_master.c ****       ptr_runtime->tx_data = data;
 2880              	 .loc 5 784 0
 2881 0064 7B69     	 ldr r3,[r7,#20]
 2882 0066 3A68     	 ldr r2,[r7]
 2883 0068 1A60     	 str r2,[r3]
 785:../Dave/Generated/I2C_MASTER/i2c_master.c ****       ptr_runtime->tx_data_count = size;
 2884              	 .loc 5 785 0
 2885 006a 7B69     	 ldr r3,[r7,#20]
 2886 006c BA6A     	 ldr r2,[r7,#40]
 2887 006e 9A60     	 str r2,[r3,#8]
 786:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 787:../Dave/Generated/I2C_MASTER/i2c_master.c ****       /*Initialize to first index and set the busy flag*/
 788:../Dave/Generated/I2C_MASTER/i2c_master.c ****       ptr_runtime->tx_data_index = 0U;
 2888              	 .loc 5 788 0
 2889 0070 7B69     	 ldr r3,[r7,#20]
 2890 0072 0022     	 movs r2,#0
 2891 0074 DA60     	 str r2,[r3,#12]
 789:../Dave/Generated/I2C_MASTER/i2c_master.c ****       ptr_runtime->tx_busy = true;
 2892              	 .loc 5 789 0
 2893 0076 7B69     	 ldr r3,[r7,#20]
 2894 0078 0122     	 movs r2,#1
 2895 007a 83F82620 	 strb r2,[r3,#38]
 790:../Dave/Generated/I2C_MASTER/i2c_master.c ****       ptr_runtime->send_stop = send_stop;
 2896              	 .loc 5 790 0
 2897 007e 97F82C20 	 ldrb r2,[r7,#44]
 2898 0082 7B69     	 ldr r3,[r7,#20]
 2899 0084 DA61     	 str r2,[r3,#28]
 791:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 792:../Dave/Generated/I2C_MASTER/i2c_master.c ****       /* Enable ACK event */
 793:../Dave/Generated/I2C_MASTER/i2c_master.c ****       I2C_MASTER_EnableEvent(handle, (uint32_t)XMC_I2C_CH_EVENT_ACK);
 2900              	 .loc 5 793 0
 2901 0086 F868     	 ldr r0,[r7,#12]
 2902 0088 4FF08041 	 mov r1,#1073741824
 2903 008c FFF7FEFF 	 bl I2C_MASTER_EnableEvent
 794:../Dave/Generated/I2C_MASTER/i2c_master.c ****       XMC_I2C_CH_SetInterruptNodePointer(handle->channel,ptr_runtime->tx_ack_sr);
 2904              	 .loc 5 794 0
 2905 0090 FB68     	 ldr r3,[r7,#12]
 2906 0092 1A68     	 ldr r2,[r3]
 2907 0094 7B69     	 ldr r3,[r7,#20]
 2908 0096 93F82430 	 ldrb r3,[r3,#36]
 2909 009a 1046     	 mov r0,r2
 2910 009c 1946     	 mov r1,r3
 2911 009e FFF7FEFF 	 bl XMC_I2C_CH_SetInterruptNodePointer
 795:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 796:../Dave/Generated/I2C_MASTER/i2c_master.c ****       if (send_start == true)
 2912              	 .loc 5 796 0
 2913 00a2 FB7A     	 ldrb r3,[r7,#11]
 2914 00a4 002B     	 cmp r3,#0
 2915 00a6 21D0     	 beq .L139
 2916              	.LBB2:
 797:../Dave/Generated/I2C_MASTER/i2c_master.c ****       {
 798:../Dave/Generated/I2C_MASTER/i2c_master.c ****         I2C_MASTER_lSendStart_Or_RepeatedStart(handle, address, (XMC_I2C_CH_CMD_t)XMC_I2C_CH_CMD_WR
 2917              	 .loc 5 798 0
 2918 00a8 F868     	 ldr r0,[r7,#12]
 2919 00aa 7968     	 ldr r1,[r7,#4]
 2920 00ac 0022     	 movs r2,#0
 2921 00ae FFF7FEFF 	 bl I2C_MASTER_lSendStart_Or_RepeatedStart
 799:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 800:../Dave/Generated/I2C_MASTER/i2c_master.c ****         // Detect problems in multi master environments
 801:../Dave/Generated/I2C_MASTER/i2c_master.c ****         uint32_t retries = I2C_MASTER_START_TRANSMIT_RETRIES;
 2922              	 .loc 5 801 0
 2923 00b2 47F6FF73 	 movw r3,#32767
 2924 00b6 BB61     	 str r3,[r7,#24]
 802:../Dave/Generated/I2C_MASTER/i2c_master.c ****         while (((XMC_I2C_CH_GetStatusFlag(handle->channel) & (XMC_I2C_CH_STATUS_FLAG_START_CONDITIO
 2925              	 .loc 5 802 0
 2926 00b8 00BF     	 nop
 2927              	.L141:
 2928              	 .loc 5 802 0 is_stmt 0 discriminator 2
 2929 00ba FB68     	 ldr r3,[r7,#12]
 2930 00bc 1B68     	 ldr r3,[r3]
 2931 00be 1846     	 mov r0,r3
 2932 00c0 FFF7FEFF 	 bl XMC_I2C_CH_GetStatusFlag
 2933 00c4 0346     	 mov r3,r0
 2934 00c6 03F00C03 	 and r3,r3,#12
 2935 00ca 002B     	 cmp r3,#0
 2936 00cc 05D1     	 bne .L140
 2937              	 .loc 5 802 0 discriminator 1
 2938 00ce BB69     	 ldr r3,[r7,#24]
 2939 00d0 013B     	 subs r3,r3,#1
 2940 00d2 BB61     	 str r3,[r7,#24]
 2941 00d4 BB69     	 ldr r3,[r7,#24]
 2942 00d6 002B     	 cmp r3,#0
 2943 00d8 EFD1     	 bne .L141
 2944              	.L140:
 803:../Dave/Generated/I2C_MASTER/i2c_master.c ****         if (retries == 0)
 2945              	 .loc 5 803 0 is_stmt 1
 2946 00da BB69     	 ldr r3,[r7,#24]
 2947 00dc 002B     	 cmp r3,#0
 2948 00de 02D1     	 bne .L142
 804:../Dave/Generated/I2C_MASTER/i2c_master.c ****         {
 805:../Dave/Generated/I2C_MASTER/i2c_master.c ****     	  status = I2C_MASTER_STATUS_BUS_ERROR;
 2949              	 .loc 5 805 0
 2950 00e0 0423     	 movs r3,#4
 2951 00e2 FB77     	 strb r3,[r7,#31]
 2952 00e4 0DE0     	 b .L138
 2953              	.L142:
 806:../Dave/Generated/I2C_MASTER/i2c_master.c ****         }
 807:../Dave/Generated/I2C_MASTER/i2c_master.c ****         else
 808:../Dave/Generated/I2C_MASTER/i2c_master.c ****         {
 809:../Dave/Generated/I2C_MASTER/i2c_master.c ****           status = I2C_MASTER_STATUS_SUCCESS;
 2954              	 .loc 5 809 0
 2955 00e6 0023     	 movs r3,#0
 2956 00e8 FB77     	 strb r3,[r7,#31]
 2957              	.LBE2:
 2958 00ea 0AE0     	 b .L138
 2959              	.L139:
 810:../Dave/Generated/I2C_MASTER/i2c_master.c ****         }
 811:../Dave/Generated/I2C_MASTER/i2c_master.c ****       }
 812:../Dave/Generated/I2C_MASTER/i2c_master.c ****       else
 813:../Dave/Generated/I2C_MASTER/i2c_master.c ****       {
 814:../Dave/Generated/I2C_MASTER/i2c_master.c ****         /*Trigger the Ack interrupt*/
 815:../Dave/Generated/I2C_MASTER/i2c_master.c ****         XMC_USIC_CH_TriggerServiceRequest(handle->channel, (uint32_t)ptr_runtime->tx_ack_sr);
 2960              	 .loc 5 815 0
 2961 00ec FB68     	 ldr r3,[r7,#12]
 2962 00ee 1A68     	 ldr r2,[r3]
 2963 00f0 7B69     	 ldr r3,[r7,#20]
 2964 00f2 93F82430 	 ldrb r3,[r3,#36]
 2965 00f6 1046     	 mov r0,r2
 2966 00f8 1946     	 mov r1,r3
 2967 00fa FFF7FEFF 	 bl XMC_USIC_CH_TriggerServiceRequest
 816:../Dave/Generated/I2C_MASTER/i2c_master.c ****         status = I2C_MASTER_STATUS_SUCCESS;
 2968              	 .loc 5 816 0
 2969 00fe 0023     	 movs r3,#0
 2970 0100 FB77     	 strb r3,[r7,#31]
 2971              	.L138:
 817:../Dave/Generated/I2C_MASTER/i2c_master.c ****       }
 818:../Dave/Generated/I2C_MASTER/i2c_master.c ****     }
 819:../Dave/Generated/I2C_MASTER/i2c_master.c ****   }
 820:../Dave/Generated/I2C_MASTER/i2c_master.c ****   return (status);
 2972              	 .loc 5 820 0
 2973 0102 FB7F     	 ldrb r3,[r7,#31]
 821:../Dave/Generated/I2C_MASTER/i2c_master.c **** }
 2974              	 .loc 5 821 0
 2975 0104 1846     	 mov r0,r3
 2976 0106 2037     	 adds r7,r7,#32
 2977              	.LCFI226:
 2978              	 .cfi_def_cfa_offset 8
 2979 0108 BD46     	 mov sp,r7
 2980              	.LCFI227:
 2981              	 .cfi_def_cfa_register 13
 2982              	 
 2983 010a 80BD     	 pop {r7,pc}
 2984              	 .cfi_endproc
 2985              	.LFE262:
 2987              	 .section .text.I2C_MASTER_AbortTransmitIRQ,"ax",%progbits
 2988              	 .align 2
 2989              	 .thumb
 2990              	 .thumb_func
 2992              	I2C_MASTER_AbortTransmitIRQ:
 2993              	.LFB263:
 822:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 823:../Dave/Generated/I2C_MASTER/i2c_master.c **** static void I2C_MASTER_AbortTransmitIRQ(const I2C_MASTER_t *const handle)
 824:../Dave/Generated/I2C_MASTER/i2c_master.c **** {
 2994              	 .loc 5 824 0
 2995              	 .cfi_startproc
 2996              	 
 2997              	 
 2998 0000 80B5     	 push {r7,lr}
 2999              	.LCFI228:
 3000              	 .cfi_def_cfa_offset 8
 3001              	 .cfi_offset 7,-8
 3002              	 .cfi_offset 14,-4
 3003 0002 82B0     	 sub sp,sp,#8
 3004              	.LCFI229:
 3005              	 .cfi_def_cfa_offset 16
 3006 0004 00AF     	 add r7,sp,#0
 3007              	.LCFI230:
 3008              	 .cfi_def_cfa_register 7
 3009 0006 7860     	 str r0,[r7,#4]
 825:../Dave/Generated/I2C_MASTER/i2c_master.c ****   handle->runtime->tx_busy = false;
 3010              	 .loc 5 825 0
 3011 0008 7B68     	 ldr r3,[r7,#4]
 3012 000a 9B68     	 ldr r3,[r3,#8]
 3013 000c 0022     	 movs r2,#0
 3014 000e 83F82620 	 strb r2,[r3,#38]
 826:../Dave/Generated/I2C_MASTER/i2c_master.c ****   handle->runtime->tx_data = NULL;
 3015              	 .loc 5 826 0
 3016 0012 7B68     	 ldr r3,[r7,#4]
 3017 0014 9B68     	 ldr r3,[r3,#8]
 3018 0016 0022     	 movs r2,#0
 3019 0018 1A60     	 str r2,[r3]
 827:../Dave/Generated/I2C_MASTER/i2c_master.c ****   handle->runtime->bus_acquired = false;
 3020              	 .loc 5 827 0
 3021 001a 7B68     	 ldr r3,[r7,#4]
 3022 001c 9B68     	 ldr r3,[r3,#8]
 3023 001e 0022     	 movs r2,#0
 3024 0020 83F82820 	 strb r2,[r3,#40]
 828:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 829:../Dave/Generated/I2C_MASTER/i2c_master.c ****   /*Disable the transmit interrupts*/
 830:../Dave/Generated/I2C_MASTER/i2c_master.c ****   if (handle->config->txFIFO_size != XMC_USIC_CH_FIFO_DISABLED)
 3025              	 .loc 5 830 0
 3026 0024 7B68     	 ldr r3,[r7,#4]
 3027 0026 5B68     	 ldr r3,[r3,#4]
 3028 0028 93F82630 	 ldrb r3,[r3,#38]
 3029 002c 002B     	 cmp r3,#0
 3030 002e 0BD0     	 beq .L146
 831:../Dave/Generated/I2C_MASTER/i2c_master.c ****   {
 832:../Dave/Generated/I2C_MASTER/i2c_master.c ****     /*Disable the transmit FIFO event*/
 833:../Dave/Generated/I2C_MASTER/i2c_master.c ****     XMC_USIC_CH_TXFIFO_DisableEvent(handle->channel,(uint32_t)XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDAR
 3031              	 .loc 5 833 0
 3032 0030 7B68     	 ldr r3,[r7,#4]
 3033 0032 1B68     	 ldr r3,[r3]
 3034 0034 1846     	 mov r0,r3
 3035 0036 4FF08041 	 mov r1,#1073741824
 3036 003a FFF7FEFF 	 bl XMC_USIC_CH_TXFIFO_DisableEvent
 834:../Dave/Generated/I2C_MASTER/i2c_master.c ****     XMC_USIC_CH_TXFIFO_Flush(handle->channel);
 3037              	 .loc 5 834 0
 3038 003e 7B68     	 ldr r3,[r7,#4]
 3039 0040 1B68     	 ldr r3,[r3]
 3040 0042 1846     	 mov r0,r3
 3041 0044 FFF7FEFF 	 bl XMC_USIC_CH_TXFIFO_Flush
 3042              	.L146:
 835:../Dave/Generated/I2C_MASTER/i2c_master.c ****   }
 836:../Dave/Generated/I2C_MASTER/i2c_master.c ****   I2C_MASTER_DisableEvent((I2C_MASTER_t *)handle,((uint32_t)XMC_I2C_CH_EVENT_ACK ));
 3043              	 .loc 5 836 0
 3044 0048 7868     	 ldr r0,[r7,#4]
 3045 004a 4FF08041 	 mov r1,#1073741824
 3046 004e FFF7FEFF 	 bl I2C_MASTER_DisableEvent
 837:../Dave/Generated/I2C_MASTER/i2c_master.c **** }
 3047              	 .loc 5 837 0
 3048 0052 0837     	 adds r7,r7,#8
 3049              	.LCFI231:
 3050              	 .cfi_def_cfa_offset 8
 3051 0054 BD46     	 mov sp,r7
 3052              	.LCFI232:
 3053              	 .cfi_def_cfa_register 13
 3054              	 
 3055 0056 80BD     	 pop {r7,pc}
 3056              	 .cfi_endproc
 3057              	.LFE263:
 3059              	 .section .text.I2C_MASTER_StartReceiveIRQ,"ax",%progbits
 3060              	 .align 2
 3061              	 .global I2C_MASTER_StartReceiveIRQ
 3062              	 .thumb
 3063              	 .thumb_func
 3065              	I2C_MASTER_StartReceiveIRQ:
 3066              	.LFB264:
 838:../Dave/Generated/I2C_MASTER/i2c_master.c **** #endif
 839:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 840:../Dave/Generated/I2C_MASTER/i2c_master.c **** #if (I2C_MASTER_INTERRUPT_RX_ENABLED == 1)
 841:../Dave/Generated/I2C_MASTER/i2c_master.c **** I2C_MASTER_STATUS_t I2C_MASTER_StartReceiveIRQ(I2C_MASTER_t *handle, bool send_start, const uint32_
 842:../Dave/Generated/I2C_MASTER/i2c_master.c ****                                                uint8_t * data, const uint32_t count, bool send_stop
 843:../Dave/Generated/I2C_MASTER/i2c_master.c **** {
 3067              	 .loc 5 843 0
 3068              	 .cfi_startproc
 3069              	 
 3070              	 
 3071 0000 80B5     	 push {r7,lr}
 3072              	.LCFI233:
 3073              	 .cfi_def_cfa_offset 8
 3074              	 .cfi_offset 7,-8
 3075              	 .cfi_offset 14,-4
 3076 0002 86B0     	 sub sp,sp,#24
 3077              	.LCFI234:
 3078              	 .cfi_def_cfa_offset 32
 3079 0004 00AF     	 add r7,sp,#0
 3080              	.LCFI235:
 3081              	 .cfi_def_cfa_register 7
 3082 0006 F860     	 str r0,[r7,#12]
 3083 0008 7A60     	 str r2,[r7,#4]
 3084 000a 3B60     	 str r3,[r7]
 3085 000c 0B46     	 mov r3,r1
 3086 000e FB72     	 strb r3,[r7,#11]
 844:../Dave/Generated/I2C_MASTER/i2c_master.c ****   I2C_MASTER_STATUS_t status;
 845:../Dave/Generated/I2C_MASTER/i2c_master.c ****   I2C_MASTER_RUNTIME_t * ptr_runtime;
 846:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 847:../Dave/Generated/I2C_MASTER/i2c_master.c ****   status = I2C_MASTER_STATUS_BUSY;
 3087              	 .loc 5 847 0
 3088 0010 0223     	 movs r3,#2
 3089 0012 FB75     	 strb r3,[r7,#23]
 848:../Dave/Generated/I2C_MASTER/i2c_master.c ****   ptr_runtime = handle->runtime;
 3090              	 .loc 5 848 0
 3091 0014 FB68     	 ldr r3,[r7,#12]
 3092 0016 9B68     	 ldr r3,[r3,#8]
 3093 0018 3B61     	 str r3,[r7,#16]
 849:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 850:../Dave/Generated/I2C_MASTER/i2c_master.c ****   if (((handle == NULL) || ((send_start == false) && (handle->runtime->bus_acquired == false)) || (
 3094              	 .loc 5 850 0
 3095 001a FB68     	 ldr r3,[r7,#12]
 3096 001c 002B     	 cmp r3,#0
 3097 001e 15D0     	 beq .L148
 3098              	 .loc 5 850 0 is_stmt 0 discriminator 1
 3099 0020 FB7A     	 ldrb r3,[r7,#11]
 3100 0022 83F00103 	 eor r3,r3,#1
 3101 0026 DBB2     	 uxtb r3,r3
 3102 0028 002B     	 cmp r3,#0
 3103 002a 09D0     	 beq .L149
 3104              	 .loc 5 850 0 discriminator 2
 3105 002c FB68     	 ldr r3,[r7,#12]
 3106 002e 9B68     	 ldr r3,[r3,#8]
 3107 0030 93F82830 	 ldrb r3,[r3,#40]
 3108 0034 DBB2     	 uxtb r3,r3
 3109 0036 83F00103 	 eor r3,r3,#1
 3110 003a DBB2     	 uxtb r3,r3
 3111 003c 002B     	 cmp r3,#0
 3112 003e 05D1     	 bne .L148
 3113              	.L149:
 3114              	 .loc 5 850 0 discriminator 4
 3115 0040 3B68     	 ldr r3,[r7]
 3116 0042 002B     	 cmp r3,#0
 3117 0044 02D0     	 beq .L148
 3118              	 .loc 5 850 0 discriminator 5
 3119 0046 3B6A     	 ldr r3,[r7,#32]
 3120 0048 002B     	 cmp r3,#0
 3121 004a 02D1     	 bne .L150
 3122              	.L148:
 851:../Dave/Generated/I2C_MASTER/i2c_master.c ****      (count == 0U)))
 852:../Dave/Generated/I2C_MASTER/i2c_master.c ****   {
 853:../Dave/Generated/I2C_MASTER/i2c_master.c ****     status = I2C_MASTER_STATUS_FAILURE;
 3123              	 .loc 5 853 0 is_stmt 1
 3124 004c 0123     	 movs r3,#1
 3125 004e FB75     	 strb r3,[r7,#23]
 3126 0050 43E0     	 b .L151
 3127              	.L150:
 854:../Dave/Generated/I2C_MASTER/i2c_master.c ****   }
 855:../Dave/Generated/I2C_MASTER/i2c_master.c ****   else
 856:../Dave/Generated/I2C_MASTER/i2c_master.c ****   {
 857:../Dave/Generated/I2C_MASTER/i2c_master.c ****     if (ptr_runtime->rx_busy == false)
 3128              	 .loc 5 857 0
 3129 0052 3B69     	 ldr r3,[r7,#16]
 3130 0054 93F82730 	 ldrb r3,[r3,#39]
 3131 0058 DBB2     	 uxtb r3,r3
 3132 005a 83F00103 	 eor r3,r3,#1
 3133 005e DBB2     	 uxtb r3,r3
 3134 0060 002B     	 cmp r3,#0
 3135 0062 3AD0     	 beq .L151
 858:../Dave/Generated/I2C_MASTER/i2c_master.c ****     {
 859:../Dave/Generated/I2C_MASTER/i2c_master.c ****     ptr_runtime->direction = (uint32_t)I2C_MASTER_DIRECTION_RECEIVE;
 3136              	 .loc 5 859 0
 3137 0064 3B69     	 ldr r3,[r7,#16]
 3138 0066 0122     	 movs r2,#1
 3139 0068 9A61     	 str r2,[r3,#24]
 860:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 861:../Dave/Generated/I2C_MASTER/i2c_master.c ****       /* If no active reception in progress, obtain the address of data buffer and number of data b
 862:../Dave/Generated/I2C_MASTER/i2c_master.c ****     ptr_runtime->rx_data = data;
 3140              	 .loc 5 862 0
 3141 006a 3B69     	 ldr r3,[r7,#16]
 3142 006c 3A68     	 ldr r2,[r7]
 3143 006e 5A60     	 str r2,[r3,#4]
 863:../Dave/Generated/I2C_MASTER/i2c_master.c ****     ptr_runtime->rx_data_count = count;
 3144              	 .loc 5 863 0
 3145 0070 3B69     	 ldr r3,[r7,#16]
 3146 0072 3A6A     	 ldr r2,[r7,#32]
 3147 0074 1A61     	 str r2,[r3,#16]
 864:../Dave/Generated/I2C_MASTER/i2c_master.c ****     ptr_runtime->tx_data = data;
 3148              	 .loc 5 864 0
 3149 0076 3B69     	 ldr r3,[r7,#16]
 3150 0078 3A68     	 ldr r2,[r7]
 3151 007a 1A60     	 str r2,[r3]
 865:../Dave/Generated/I2C_MASTER/i2c_master.c ****     ptr_runtime->tx_data_count = count;
 3152              	 .loc 5 865 0
 3153 007c 3B69     	 ldr r3,[r7,#16]
 3154 007e 3A6A     	 ldr r2,[r7,#32]
 3155 0080 9A60     	 str r2,[r3,#8]
 866:../Dave/Generated/I2C_MASTER/i2c_master.c ****     ptr_runtime->tx_busy = true;
 3156              	 .loc 5 866 0
 3157 0082 3B69     	 ldr r3,[r7,#16]
 3158 0084 0122     	 movs r2,#1
 3159 0086 83F82620 	 strb r2,[r3,#38]
 867:../Dave/Generated/I2C_MASTER/i2c_master.c ****     ptr_runtime->rx_busy = true;
 3160              	 .loc 5 867 0
 3161 008a 3B69     	 ldr r3,[r7,#16]
 3162 008c 0122     	 movs r2,#1
 3163 008e 83F82720 	 strb r2,[r3,#39]
 868:../Dave/Generated/I2C_MASTER/i2c_master.c ****     ptr_runtime->send_stop = send_stop;
 3164              	 .loc 5 868 0
 3165 0092 97F82420 	 ldrb r2,[r7,#36]
 3166 0096 3B69     	 ldr r3,[r7,#16]
 3167 0098 DA61     	 str r2,[r3,#28]
 869:../Dave/Generated/I2C_MASTER/i2c_master.c ****     ptr_runtime->send_nack = send_nack;
 3168              	 .loc 5 869 0
 3169 009a 97F82820 	 ldrb r2,[r7,#40]
 3170 009e 3B69     	 ldr r3,[r7,#16]
 3171 00a0 1A62     	 str r2,[r3,#32]
 870:../Dave/Generated/I2C_MASTER/i2c_master.c ****     ptr_runtime->rx_data_index = 0U;
 3172              	 .loc 5 870 0
 3173 00a2 3B69     	 ldr r3,[r7,#16]
 3174 00a4 0022     	 movs r2,#0
 3175 00a6 5A61     	 str r2,[r3,#20]
 871:../Dave/Generated/I2C_MASTER/i2c_master.c ****     ptr_runtime->tx_data_index = 0U;
 3176              	 .loc 5 871 0
 3177 00a8 3B69     	 ldr r3,[r7,#16]
 3178 00aa 0022     	 movs r2,#0
 3179 00ac DA60     	 str r2,[r3,#12]
 872:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 873:../Dave/Generated/I2C_MASTER/i2c_master.c ****     if (handle->config->rxFIFO_size > 0)
 3180              	 .loc 5 873 0
 3181 00ae FB68     	 ldr r3,[r7,#12]
 3182 00b0 5B68     	 ldr r3,[r3,#4]
 3183 00b2 93F82730 	 ldrb r3,[r3,#39]
 3184 00b6 002B     	 cmp r3,#0
 3185 00b8 07D0     	 beq .L152
 874:../Dave/Generated/I2C_MASTER/i2c_master.c ****     {
 875:../Dave/Generated/I2C_MASTER/i2c_master.c ****       I2C_MASTER_lReceive_FIFOData(handle, send_start, address, count);
 3186              	 .loc 5 875 0
 3187 00ba FB7A     	 ldrb r3,[r7,#11]
 3188 00bc F868     	 ldr r0,[r7,#12]
 3189 00be 1946     	 mov r1,r3
 3190 00c0 7A68     	 ldr r2,[r7,#4]
 3191 00c2 3B6A     	 ldr r3,[r7,#32]
 3192 00c4 FFF7FEFF 	 bl I2C_MASTER_lReceive_FIFOData
 3193 00c8 05E0     	 b .L153
 3194              	.L152:
 876:../Dave/Generated/I2C_MASTER/i2c_master.c ****     }
 877:../Dave/Generated/I2C_MASTER/i2c_master.c ****     else
 878:../Dave/Generated/I2C_MASTER/i2c_master.c ****     {
 879:../Dave/Generated/I2C_MASTER/i2c_master.c ****       I2C_MASTER_lReceive_StdData(handle, send_start, address);
 3195              	 .loc 5 879 0
 3196 00ca FB7A     	 ldrb r3,[r7,#11]
 3197 00cc F868     	 ldr r0,[r7,#12]
 3198 00ce 1946     	 mov r1,r3
 3199 00d0 7A68     	 ldr r2,[r7,#4]
 3200 00d2 FFF7FEFF 	 bl I2C_MASTER_lReceive_StdData
 3201              	.L153:
 880:../Dave/Generated/I2C_MASTER/i2c_master.c ****     }
 881:../Dave/Generated/I2C_MASTER/i2c_master.c ****     status = I2C_MASTER_STATUS_SUCCESS;
 3202              	 .loc 5 881 0
 3203 00d6 0023     	 movs r3,#0
 3204 00d8 FB75     	 strb r3,[r7,#23]
 3205              	.L151:
 882:../Dave/Generated/I2C_MASTER/i2c_master.c ****   }
 883:../Dave/Generated/I2C_MASTER/i2c_master.c ****   }
 884:../Dave/Generated/I2C_MASTER/i2c_master.c ****   return (status);
 3206              	 .loc 5 884 0
 3207 00da FB7D     	 ldrb r3,[r7,#23]
 885:../Dave/Generated/I2C_MASTER/i2c_master.c **** }
 3208              	 .loc 5 885 0
 3209 00dc 1846     	 mov r0,r3
 3210 00de 1837     	 adds r7,r7,#24
 3211              	.LCFI236:
 3212              	 .cfi_def_cfa_offset 8
 3213 00e0 BD46     	 mov sp,r7
 3214              	.LCFI237:
 3215              	 .cfi_def_cfa_register 13
 3216              	 
 3217 00e2 80BD     	 pop {r7,pc}
 3218              	 .cfi_endproc
 3219              	.LFE264:
 3221              	 .section .text.I2C_MASTER_ReceiveHandler,"ax",%progbits
 3222              	 .align 2
 3223              	 .global I2C_MASTER_ReceiveHandler
 3224              	 .thumb
 3225              	 .thumb_func
 3227              	I2C_MASTER_ReceiveHandler:
 3228              	.LFB265:
 886:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 887:../Dave/Generated/I2C_MASTER/i2c_master.c **** /*
 888:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * Receive interrupt handler for the APP.
 889:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * This is a common interrupt handling function for different instances of the I2C_MASTER APP.
 890:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *
 891:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * @param  handle I2C_MASTER APP handle pointer of type I2C_MASTER_t*
 892:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *
 893:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * @return void
 894:../Dave/Generated/I2C_MASTER/i2c_master.c ****  */
 895:../Dave/Generated/I2C_MASTER/i2c_master.c **** void I2C_MASTER_ReceiveHandler(I2C_MASTER_t * const handle)
 896:../Dave/Generated/I2C_MASTER/i2c_master.c **** {
 3229              	 .loc 5 896 0
 3230              	 .cfi_startproc
 3231              	 
 3232              	 
 3233 0000 90B5     	 push {r4,r7,lr}
 3234              	.LCFI238:
 3235              	 .cfi_def_cfa_offset 12
 3236              	 .cfi_offset 4,-12
 3237              	 .cfi_offset 7,-8
 3238              	 .cfi_offset 14,-4
 3239 0002 85B0     	 sub sp,sp,#20
 3240              	.LCFI239:
 3241              	 .cfi_def_cfa_offset 32
 3242 0004 00AF     	 add r7,sp,#0
 3243              	.LCFI240:
 3244              	 .cfi_def_cfa_register 7
 3245 0006 7860     	 str r0,[r7,#4]
 897:../Dave/Generated/I2C_MASTER/i2c_master.c ****   I2C_MASTER_RUNTIME_t * ptr_runtime;
 898:../Dave/Generated/I2C_MASTER/i2c_master.c ****   uint8_t fifo_lindex;
 899:../Dave/Generated/I2C_MASTER/i2c_master.c ****   uint8_t fifo_min;
 900:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 901:../Dave/Generated/I2C_MASTER/i2c_master.c ****   ptr_runtime = handle->runtime;
 3246              	 .loc 5 901 0
 3247 0008 7B68     	 ldr r3,[r7,#4]
 3248 000a 9B68     	 ldr r3,[r3,#8]
 3249 000c BB60     	 str r3,[r7,#8]
 902:../Dave/Generated/I2C_MASTER/i2c_master.c ****   fifo_lindex = 0U;
 3250              	 .loc 5 902 0
 3251 000e 0023     	 movs r3,#0
 3252 0010 FB73     	 strb r3,[r7,#15]
 903:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 904:../Dave/Generated/I2C_MASTER/i2c_master.c ****   if (ptr_runtime->rx_busy == true)
 3253              	 .loc 5 904 0
 3254 0012 BB68     	 ldr r3,[r7,#8]
 3255 0014 93F82730 	 ldrb r3,[r3,#39]
 3256 0018 DBB2     	 uxtb r3,r3
 3257 001a 002B     	 cmp r3,#0
 3258 001c 00F01181 	 beq .L155
 905:../Dave/Generated/I2C_MASTER/i2c_master.c ****   {
 906:../Dave/Generated/I2C_MASTER/i2c_master.c ****     if (handle->config->rxFIFO_size > 0)
 3259              	 .loc 5 906 0
 3260 0020 7B68     	 ldr r3,[r7,#4]
 3261 0022 5B68     	 ldr r3,[r3,#4]
 3262 0024 93F82730 	 ldrb r3,[r3,#39]
 3263 0028 002B     	 cmp r3,#0
 3264 002a 00F0C780 	 beq .L157
 907:../Dave/Generated/I2C_MASTER/i2c_master.c ****     {
 908:../Dave/Generated/I2C_MASTER/i2c_master.c ****       /********************************************************************************************
 909:../Dave/Generated/I2C_MASTER/i2c_master.c ****        Rx FIFO enabled
 910:../Dave/Generated/I2C_MASTER/i2c_master.c ****       *********************************************************************************************
 911:../Dave/Generated/I2C_MASTER/i2c_master.c ****       while (I2C_MASTER_IsRXFIFOEmpty(handle) == false)
 3265              	 .loc 5 911 0
 3266 002e 20E0     	 b .L158
 3267              	.L160:
 912:../Dave/Generated/I2C_MASTER/i2c_master.c ****       {
 913:../Dave/Generated/I2C_MASTER/i2c_master.c ****         /*Read all the content of Receive FIFO */
 914:../Dave/Generated/I2C_MASTER/i2c_master.c ****         ptr_runtime->rx_data[ptr_runtime->rx_data_index] = (uint8_t)I2C_MASTER_GetReceivedByte(hand
 3268              	 .loc 5 914 0
 3269 0030 BB68     	 ldr r3,[r7,#8]
 3270 0032 5A68     	 ldr r2,[r3,#4]
 3271 0034 BB68     	 ldr r3,[r7,#8]
 3272 0036 5B69     	 ldr r3,[r3,#20]
 3273 0038 D418     	 adds r4,r2,r3
 3274 003a 7868     	 ldr r0,[r7,#4]
 3275 003c FFF7FEFF 	 bl I2C_MASTER_GetReceivedByte
 3276 0040 0346     	 mov r3,r0
 3277 0042 2370     	 strb r3,[r4]
 915:../Dave/Generated/I2C_MASTER/i2c_master.c ****         ptr_runtime->rx_data_index++;
 3278              	 .loc 5 915 0
 3279 0044 BB68     	 ldr r3,[r7,#8]
 3280 0046 5B69     	 ldr r3,[r3,#20]
 3281 0048 5A1C     	 adds r2,r3,#1
 3282 004a BB68     	 ldr r3,[r7,#8]
 3283 004c 5A61     	 str r2,[r3,#20]
 916:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 917:../Dave/Generated/I2C_MASTER/i2c_master.c ****         if (ptr_runtime->rx_data_index == ptr_runtime->rx_data_count)
 3284              	 .loc 5 917 0
 3285 004e BB68     	 ldr r3,[r7,#8]
 3286 0050 5A69     	 ldr r2,[r3,#20]
 3287 0052 BB68     	 ldr r3,[r7,#8]
 3288 0054 1B69     	 ldr r3,[r3,#16]
 3289 0056 9A42     	 cmp r2,r3
 3290 0058 0BD1     	 bne .L158
 918:../Dave/Generated/I2C_MASTER/i2c_master.c ****         {
 919:../Dave/Generated/I2C_MASTER/i2c_master.c ****           /*Reception complete*/
 920:../Dave/Generated/I2C_MASTER/i2c_master.c ****           ptr_runtime->rx_busy = false;
 3291              	 .loc 5 920 0
 3292 005a BB68     	 ldr r3,[r7,#8]
 3293 005c 0022     	 movs r2,#0
 3294 005e 83F82720 	 strb r2,[r3,#39]
 921:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 922:../Dave/Generated/I2C_MASTER/i2c_master.c ****             /*Disable both standard receive and alternative receive FIFO events*/
 923:../Dave/Generated/I2C_MASTER/i2c_master.c ****             XMC_USIC_CH_RXFIFO_DisableEvent(handle->channel,
 3295              	 .loc 5 923 0
 3296 0062 7B68     	 ldr r3,[r7,#4]
 3297 0064 1B68     	 ldr r3,[r3]
 3298 0066 1846     	 mov r0,r3
 3299 0068 4FF0C041 	 mov r1,#1610612736
 3300 006c FFF7FEFF 	 bl XMC_USIC_CH_RXFIFO_DisableEvent
 924:../Dave/Generated/I2C_MASTER/i2c_master.c ****                                           (uint32_t)((uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDA
 925:../Dave/Generated/I2C_MASTER/i2c_master.c ****                                                      (uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERN
 926:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 927:../Dave/Generated/I2C_MASTER/i2c_master.c ****           break;
 3301              	 .loc 5 927 0
 3302 0070 08E0     	 b .L159
 3303              	.L158:
 911:../Dave/Generated/I2C_MASTER/i2c_master.c ****       {
 3304              	 .loc 5 911 0
 3305 0072 7868     	 ldr r0,[r7,#4]
 3306 0074 FFF7FEFF 	 bl I2C_MASTER_IsRXFIFOEmpty
 3307 0078 0346     	 mov r3,r0
 3308 007a 83F00103 	 eor r3,r3,#1
 3309 007e DBB2     	 uxtb r3,r3
 3310 0080 002B     	 cmp r3,#0
 3311 0082 D5D1     	 bne .L160
 3312              	.L159:
 928:../Dave/Generated/I2C_MASTER/i2c_master.c ****         }
 929:../Dave/Generated/I2C_MASTER/i2c_master.c ****       } /* end of while(I2C_MASTER_IsRXFIFOEmpty(handle) == false)*/
 930:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 931:../Dave/Generated/I2C_MASTER/i2c_master.c ****       /*Set the trigger limit if data still to be received*/
 932:../Dave/Generated/I2C_MASTER/i2c_master.c ****       if (ptr_runtime->rx_data_index < ptr_runtime->rx_data_count)
 3313              	 .loc 5 932 0
 3314 0084 BB68     	 ldr r3,[r7,#8]
 3315 0086 5A69     	 ldr r2,[r3,#20]
 3316 0088 BB68     	 ldr r3,[r7,#8]
 3317 008a 1B69     	 ldr r3,[r3,#16]
 3318 008c 9A42     	 cmp r2,r3
 3319 008e 77D2     	 bcs .L161
 933:../Dave/Generated/I2C_MASTER/i2c_master.c ****       {
 934:../Dave/Generated/I2C_MASTER/i2c_master.c ****         I2C_MASTER_lReconfigureRxFIFO(handle,(uint32_t)(ptr_runtime->rx_data_count - ptr_runtime->r
 3320              	 .loc 5 934 0
 3321 0090 BB68     	 ldr r3,[r7,#8]
 3322 0092 1A69     	 ldr r2,[r3,#16]
 3323 0094 BB68     	 ldr r3,[r7,#8]
 3324 0096 5B69     	 ldr r3,[r3,#20]
 3325 0098 D31A     	 subs r3,r2,r3
 3326 009a 7868     	 ldr r0,[r7,#4]
 3327 009c 1946     	 mov r1,r3
 3328 009e FFF7FEFF 	 bl I2C_MASTER_lReconfigureRxFIFO
 935:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 936:../Dave/Generated/I2C_MASTER/i2c_master.c ****         if ((handle->config->txFIFO_size > 0))
 3329              	 .loc 5 936 0
 3330 00a2 7B68     	 ldr r3,[r7,#4]
 3331 00a4 5B68     	 ldr r3,[r3,#4]
 3332 00a6 93F82630 	 ldrb r3,[r3,#38]
 3333 00aa 002B     	 cmp r3,#0
 3334 00ac 15D0     	 beq .L162
 937:../Dave/Generated/I2C_MASTER/i2c_master.c ****         {
 938:../Dave/Generated/I2C_MASTER/i2c_master.c ****           fifo_min = (uint8_t)calculate_minfifosize(((uint32_t)1 << (uint32_t)handle->config->txFIF
 3335              	 .loc 5 938 0
 3336 00ae 7B68     	 ldr r3,[r7,#4]
 3337 00b0 5B68     	 ldr r3,[r3,#4]
 3338 00b2 93F82630 	 ldrb r3,[r3,#38]
 3339 00b6 1A46     	 mov r2,r3
 3340 00b8 0123     	 movs r3,#1
 3341 00ba 03FA02F2 	 lsl r2,r3,r2
 939:../Dave/Generated/I2C_MASTER/i2c_master.c ****                                                     ((uint32_t)1 << (uint32_t)handle->config->rxFIF
 3342              	 .loc 5 939 0
 3343 00be 7B68     	 ldr r3,[r7,#4]
 3344 00c0 5B68     	 ldr r3,[r3,#4]
 3345 00c2 93F82730 	 ldrb r3,[r3,#39]
 938:../Dave/Generated/I2C_MASTER/i2c_master.c ****                                                     ((uint32_t)1 << (uint32_t)handle->config->rxFIF
 3346              	 .loc 5 938 0
 3347 00c6 1946     	 mov r1,r3
 3348 00c8 0123     	 movs r3,#1
 3349 00ca 8B40     	 lsls r3,r3,r1
 3350 00cc 1046     	 mov r0,r2
 3351 00ce 1946     	 mov r1,r3
 3352 00d0 FFF7FEFF 	 bl calculate_minfifosize
 3353 00d4 0346     	 mov r3,r0
 3354 00d6 BB73     	 strb r3,[r7,#14]
 3355 00d8 01E0     	 b .L163
 3356              	.L162:
 940:../Dave/Generated/I2C_MASTER/i2c_master.c ****        }
 941:../Dave/Generated/I2C_MASTER/i2c_master.c ****        else
 942:../Dave/Generated/I2C_MASTER/i2c_master.c ****        {
 943:../Dave/Generated/I2C_MASTER/i2c_master.c ****           fifo_min = 2U;
 3357              	 .loc 5 943 0
 3358 00da 0223     	 movs r3,#2
 3359 00dc BB73     	 strb r3,[r7,#14]
 3360              	.L163:
 944:../Dave/Generated/I2C_MASTER/i2c_master.c ****        }
 945:../Dave/Generated/I2C_MASTER/i2c_master.c ****        /*******************************************************************************************
 946:../Dave/Generated/I2C_MASTER/i2c_master.c ****          Rx and Tx FIFO enabled
 947:../Dave/Generated/I2C_MASTER/i2c_master.c ****         *******************************************************************************************
 948:../Dave/Generated/I2C_MASTER/i2c_master.c ****         if (handle->config->txFIFO_size > 0)
 3361              	 .loc 5 948 0
 3362 00de 7B68     	 ldr r3,[r7,#4]
 3363 00e0 5B68     	 ldr r3,[r3,#4]
 3364 00e2 93F82630 	 ldrb r3,[r3,#38]
 3365 00e6 002B     	 cmp r3,#0
 3366 00e8 33D0     	 beq .L164
 949:../Dave/Generated/I2C_MASTER/i2c_master.c ****         {
 950:../Dave/Generated/I2C_MASTER/i2c_master.c ****           /*Fill the transmit FIFO */
 951:../Dave/Generated/I2C_MASTER/i2c_master.c ****           while (I2C_MASTER_IsTXFIFOFull(handle) == false)
 3367              	 .loc 5 951 0
 3368 00ea 27E0     	 b .L165
 3369              	.L170:
 952:../Dave/Generated/I2C_MASTER/i2c_master.c ****           {
 953:../Dave/Generated/I2C_MASTER/i2c_master.c ****             if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
 3370              	 .loc 5 953 0
 3371 00ec BB68     	 ldr r3,[r7,#8]
 3372 00ee DA68     	 ldr r2,[r3,#12]
 3373 00f0 BB68     	 ldr r3,[r7,#8]
 3374 00f2 9B68     	 ldr r3,[r3,#8]
 3375 00f4 9A42     	 cmp r2,r3
 3376 00f6 20D2     	 bcs .L166
 954:../Dave/Generated/I2C_MASTER/i2c_master.c ****             {
 955:../Dave/Generated/I2C_MASTER/i2c_master.c ****               if (((ptr_runtime->tx_data_index + 1U) == ptr_runtime->tx_data_count) && (ptr_runtime
 3377              	 .loc 5 955 0
 3378 00f8 BB68     	 ldr r3,[r7,#8]
 3379 00fa DB68     	 ldr r3,[r3,#12]
 3380 00fc 5A1C     	 adds r2,r3,#1
 3381 00fe BB68     	 ldr r3,[r7,#8]
 3382 0100 9B68     	 ldr r3,[r3,#8]
 3383 0102 9A42     	 cmp r2,r3
 3384 0104 07D1     	 bne .L167
 3385              	 .loc 5 955 0 is_stmt 0 discriminator 1
 3386 0106 BB68     	 ldr r3,[r7,#8]
 3387 0108 1B6A     	 ldr r3,[r3,#32]
 3388 010a 012B     	 cmp r3,#1
 3389 010c 03D1     	 bne .L167
 956:../Dave/Generated/I2C_MASTER/i2c_master.c ****               {
 957:../Dave/Generated/I2C_MASTER/i2c_master.c ****                 I2C_MASTER_ReceiveNACK(handle);
 3390              	 .loc 5 957 0 is_stmt 1
 3391 010e 7868     	 ldr r0,[r7,#4]
 3392 0110 FFF7FEFF 	 bl I2C_MASTER_ReceiveNACK
 3393 0114 02E0     	 b .L168
 3394              	.L167:
 958:../Dave/Generated/I2C_MASTER/i2c_master.c ****               }
 959:../Dave/Generated/I2C_MASTER/i2c_master.c ****               else
 960:../Dave/Generated/I2C_MASTER/i2c_master.c ****               {
 961:../Dave/Generated/I2C_MASTER/i2c_master.c ****                 I2C_MASTER_ReceiveACK(handle);
 3395              	 .loc 5 961 0
 3396 0116 7868     	 ldr r0,[r7,#4]
 3397 0118 FFF7FEFF 	 bl I2C_MASTER_ReceiveACK
 3398              	.L168:
 962:../Dave/Generated/I2C_MASTER/i2c_master.c ****               }
 963:../Dave/Generated/I2C_MASTER/i2c_master.c ****               ptr_runtime->tx_data_index++;
 3399              	 .loc 5 963 0
 3400 011c BB68     	 ldr r3,[r7,#8]
 3401 011e DB68     	 ldr r3,[r3,#12]
 3402 0120 5A1C     	 adds r2,r3,#1
 3403 0122 BB68     	 ldr r3,[r7,#8]
 3404 0124 DA60     	 str r2,[r3,#12]
 964:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 965:../Dave/Generated/I2C_MASTER/i2c_master.c ****               /* if fifo size- break */
 966:../Dave/Generated/I2C_MASTER/i2c_master.c ****               if ((++fifo_lindex) >= fifo_min)
 3405              	 .loc 5 966 0
 3406 0126 FB7B     	 ldrb r3,[r7,#15]
 3407 0128 0133     	 adds r3,r3,#1
 3408 012a FB73     	 strb r3,[r7,#15]
 3409 012c FA7B     	 ldrb r2,[r7,#15]
 3410 012e BB7B     	 ldrb r3,[r7,#14]
 3411 0130 9A42     	 cmp r2,r3
 3412 0132 03D3     	 bcc .L165
 967:../Dave/Generated/I2C_MASTER/i2c_master.c ****               {
 968:../Dave/Generated/I2C_MASTER/i2c_master.c ****                 fifo_lindex = 0U;
 3413              	 .loc 5 968 0
 3414 0134 0023     	 movs r3,#0
 3415 0136 FB73     	 strb r3,[r7,#15]
 969:../Dave/Generated/I2C_MASTER/i2c_master.c ****                 break;
 3416              	 .loc 5 969 0
 3417 0138 0AE0     	 b .L169
 3418              	.L166:
 970:../Dave/Generated/I2C_MASTER/i2c_master.c ****               }
 971:../Dave/Generated/I2C_MASTER/i2c_master.c ****             }/* end of if(handle->runtime->tx_data_index < handle->runtime->tx_data_count) */
 972:../Dave/Generated/I2C_MASTER/i2c_master.c ****             else
 973:../Dave/Generated/I2C_MASTER/i2c_master.c ****             {
 974:../Dave/Generated/I2C_MASTER/i2c_master.c ****               break;
 3419              	 .loc 5 974 0
 3420 013a 09E0     	 b .L169
 3421              	.L165:
 951:../Dave/Generated/I2C_MASTER/i2c_master.c ****           {
 3422              	 .loc 5 951 0
 3423 013c 7868     	 ldr r0,[r7,#4]
 3424 013e FFF7FEFF 	 bl I2C_MASTER_IsTXFIFOFull
 3425 0142 0346     	 mov r3,r0
 3426 0144 83F00103 	 eor r3,r3,#1
 3427 0148 DBB2     	 uxtb r3,r3
 3428 014a 002B     	 cmp r3,#0
 3429 014c CED1     	 bne .L170
 3430 014e 17E0     	 b .L161
 3431              	.L169:
 3432 0150 16E0     	 b .L161
 3433              	.L164:
 975:../Dave/Generated/I2C_MASTER/i2c_master.c ****             }
 976:../Dave/Generated/I2C_MASTER/i2c_master.c ****          }
 977:../Dave/Generated/I2C_MASTER/i2c_master.c ****        } /* end of  if((handle->config->txFIFO_size > 0)) */
 978:../Dave/Generated/I2C_MASTER/i2c_master.c ****        /*******************************************************************************************
 979:../Dave/Generated/I2C_MASTER/i2c_master.c ****           Rx FIFO is enabled, Tx FIFO disabled
 980:../Dave/Generated/I2C_MASTER/i2c_master.c ****        ********************************************************************************************
 981:../Dave/Generated/I2C_MASTER/i2c_master.c ****        else
 982:../Dave/Generated/I2C_MASTER/i2c_master.c ****        {
 983:../Dave/Generated/I2C_MASTER/i2c_master.c ****          if (((ptr_runtime->tx_data_index + 1U) == ptr_runtime->tx_data_count) && (ptr_runtime->sen
 3434              	 .loc 5 983 0
 3435 0152 BB68     	 ldr r3,[r7,#8]
 3436 0154 DB68     	 ldr r3,[r3,#12]
 3437 0156 5A1C     	 adds r2,r3,#1
 3438 0158 BB68     	 ldr r3,[r7,#8]
 3439 015a 9B68     	 ldr r3,[r3,#8]
 3440 015c 9A42     	 cmp r2,r3
 3441 015e 07D1     	 bne .L171
 3442              	 .loc 5 983 0 is_stmt 0 discriminator 1
 3443 0160 BB68     	 ldr r3,[r7,#8]
 3444 0162 1B6A     	 ldr r3,[r3,#32]
 3445 0164 012B     	 cmp r3,#1
 3446 0166 03D1     	 bne .L171
 984:../Dave/Generated/I2C_MASTER/i2c_master.c ****          {
 985:../Dave/Generated/I2C_MASTER/i2c_master.c ****            I2C_MASTER_ReceiveNACK(handle);
 3447              	 .loc 5 985 0 is_stmt 1
 3448 0168 7868     	 ldr r0,[r7,#4]
 3449 016a FFF7FEFF 	 bl I2C_MASTER_ReceiveNACK
 3450 016e 02E0     	 b .L172
 3451              	.L171:
 986:../Dave/Generated/I2C_MASTER/i2c_master.c ****          }
 987:../Dave/Generated/I2C_MASTER/i2c_master.c ****          else
 988:../Dave/Generated/I2C_MASTER/i2c_master.c ****          {
 989:../Dave/Generated/I2C_MASTER/i2c_master.c ****            I2C_MASTER_ReceiveACK(handle);
 3452              	 .loc 5 989 0
 3453 0170 7868     	 ldr r0,[r7,#4]
 3454 0172 FFF7FEFF 	 bl I2C_MASTER_ReceiveACK
 3455              	.L172:
 990:../Dave/Generated/I2C_MASTER/i2c_master.c ****          }
 991:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
 992:../Dave/Generated/I2C_MASTER/i2c_master.c ****          ptr_runtime->tx_data_index++;
 3456              	 .loc 5 992 0
 3457 0176 BB68     	 ldr r3,[r7,#8]
 3458 0178 DB68     	 ldr r3,[r3,#12]
 3459 017a 5A1C     	 adds r2,r3,#1
 3460 017c BB68     	 ldr r3,[r7,#8]
 3461 017e DA60     	 str r2,[r3,#12]
 3462              	.L161:
 993:../Dave/Generated/I2C_MASTER/i2c_master.c ****        }
 994:../Dave/Generated/I2C_MASTER/i2c_master.c ****      } /* end of if(ptr_runtime->rx_data_index < ptr_runtime->rx_data_count) */
 995:../Dave/Generated/I2C_MASTER/i2c_master.c **** /**************************************************************************************************
 996:../Dave/Generated/I2C_MASTER/i2c_master.c ****      if last byte to receive then disable receive events and jump to callback routine
 997:../Dave/Generated/I2C_MASTER/i2c_master.c **** ***************************************************************************************************
 998:../Dave/Generated/I2C_MASTER/i2c_master.c ****      if (ptr_runtime->rx_data_index == ptr_runtime->rx_data_count)
 3463              	 .loc 5 998 0
 3464 0180 BB68     	 ldr r3,[r7,#8]
 3465 0182 5A69     	 ldr r2,[r3,#20]
 3466 0184 BB68     	 ldr r3,[r7,#8]
 3467 0186 1B69     	 ldr r3,[r3,#16]
 3468 0188 9A42     	 cmp r2,r3
 3469 018a 5AD1     	 bne .L155
 999:../Dave/Generated/I2C_MASTER/i2c_master.c ****      {
1000:../Dave/Generated/I2C_MASTER/i2c_master.c ****        /*Clear both standard receive and alternative receive FIFO events*/
1001:../Dave/Generated/I2C_MASTER/i2c_master.c ****        XMC_USIC_CH_RXFIFO_DisableEvent(handle->channel, (uint32_t)((uint32_t)XMC_USIC_CH_RXFIFO_EVE
 3470              	 .loc 5 1001 0
 3471 018c 7B68     	 ldr r3,[r7,#4]
 3472 018e 1B68     	 ldr r3,[r3]
 3473 0190 1846     	 mov r0,r3
 3474 0192 4FF0C041 	 mov r1,#1610612736
 3475 0196 FFF7FEFF 	 bl XMC_USIC_CH_RXFIFO_DisableEvent
1002:../Dave/Generated/I2C_MASTER/i2c_master.c ****                                                                    (uint32_t)XMC_USIC_CH_RXFIFO_EVE
1003:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
1004:../Dave/Generated/I2C_MASTER/i2c_master.c ****        /*Disable both standard receive and alternative receive events*/
1005:../Dave/Generated/I2C_MASTER/i2c_master.c ****        XMC_USIC_CH_DisableEvent(handle->channel, (uint32_t)((uint32_t)XMC_USIC_CH_EVENT_ALTERNATIVE
 3476              	 .loc 5 1005 0
 3477 019a 7B68     	 ldr r3,[r7,#4]
 3478 019c 1B68     	 ldr r3,[r3]
 3479 019e 1846     	 mov r0,r3
 3480 01a0 4FF44041 	 mov r1,#49152
 3481 01a4 FFF7FEFF 	 bl XMC_USIC_CH_DisableEvent
1006:../Dave/Generated/I2C_MASTER/i2c_master.c ****                                                             (uint32_t)XMC_USIC_CH_EVENT_STANDARD_RE
1007:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
1008:../Dave/Generated/I2C_MASTER/i2c_master.c ****        if (ptr_runtime->bus_acquired == true)
 3482              	 .loc 5 1008 0
 3483 01a8 BB68     	 ldr r3,[r7,#8]
 3484 01aa 93F82830 	 ldrb r3,[r3,#40]
 3485 01ae DBB2     	 uxtb r3,r3
 3486 01b0 002B     	 cmp r3,#0
 3487 01b2 46D0     	 beq .L155
1009:../Dave/Generated/I2C_MASTER/i2c_master.c ****        {
1010:../Dave/Generated/I2C_MASTER/i2c_master.c ****          I2C_MASTER_lSendStop_JumpTo_RxCallback(handle);
 3488              	 .loc 5 1010 0
 3489 01b4 7868     	 ldr r0,[r7,#4]
 3490 01b6 FFF7FEFF 	 bl I2C_MASTER_lSendStop_JumpTo_RxCallback
 3491 01ba 42E0     	 b .L155
 3492              	.L157:
1011:../Dave/Generated/I2C_MASTER/i2c_master.c ****        }
1012:../Dave/Generated/I2C_MASTER/i2c_master.c ****      }
1013:../Dave/Generated/I2C_MASTER/i2c_master.c ****     } /*  end of if(handle->config->rxFIFO_size > 0) */
1014:../Dave/Generated/I2C_MASTER/i2c_master.c **** /**************************************************************************************************
1015:../Dave/Generated/I2C_MASTER/i2c_master.c ****      Rx FIFO disabled
1016:../Dave/Generated/I2C_MASTER/i2c_master.c **** ***************************************************************************************************
1017:../Dave/Generated/I2C_MASTER/i2c_master.c ****     else
1018:../Dave/Generated/I2C_MASTER/i2c_master.c ****     {
1019:../Dave/Generated/I2C_MASTER/i2c_master.c ****       ptr_runtime->rx_data[ptr_runtime->rx_data_index] = (uint8_t)I2C_MASTER_GetReceivedByte(handle
 3493              	 .loc 5 1019 0
 3494 01bc BB68     	 ldr r3,[r7,#8]
 3495 01be 5A68     	 ldr r2,[r3,#4]
 3496 01c0 BB68     	 ldr r3,[r7,#8]
 3497 01c2 5B69     	 ldr r3,[r3,#20]
 3498 01c4 D418     	 adds r4,r2,r3
 3499 01c6 7868     	 ldr r0,[r7,#4]
 3500 01c8 FFF7FEFF 	 bl I2C_MASTER_GetReceivedByte
 3501 01cc 0346     	 mov r3,r0
 3502 01ce 2370     	 strb r3,[r4]
1020:../Dave/Generated/I2C_MASTER/i2c_master.c ****       ptr_runtime->rx_data_index++;
 3503              	 .loc 5 1020 0
 3504 01d0 BB68     	 ldr r3,[r7,#8]
 3505 01d2 5B69     	 ldr r3,[r3,#20]
 3506 01d4 5A1C     	 adds r2,r3,#1
 3507 01d6 BB68     	 ldr r3,[r7,#8]
 3508 01d8 5A61     	 str r2,[r3,#20]
1021:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
1022:../Dave/Generated/I2C_MASTER/i2c_master.c ****       if (ptr_runtime->rx_data_index < ptr_runtime->rx_data_count)
 3509              	 .loc 5 1022 0
 3510 01da BB68     	 ldr r3,[r7,#8]
 3511 01dc 5A69     	 ldr r2,[r3,#20]
 3512 01de BB68     	 ldr r3,[r7,#8]
 3513 01e0 1B69     	 ldr r3,[r3,#16]
 3514 01e2 9A42     	 cmp r2,r3
 3515 01e4 1DD2     	 bcs .L174
1023:../Dave/Generated/I2C_MASTER/i2c_master.c ****       {
1024:../Dave/Generated/I2C_MASTER/i2c_master.c ****         if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
 3516              	 .loc 5 1024 0
 3517 01e6 BB68     	 ldr r3,[r7,#8]
 3518 01e8 DA68     	 ldr r2,[r3,#12]
 3519 01ea BB68     	 ldr r3,[r7,#8]
 3520 01ec 9B68     	 ldr r3,[r3,#8]
 3521 01ee 9A42     	 cmp r2,r3
 3522 01f0 27D2     	 bcs .L155
1025:../Dave/Generated/I2C_MASTER/i2c_master.c ****         {
1026:../Dave/Generated/I2C_MASTER/i2c_master.c ****           /* if receive byte is end of byte and send_nack is true, send to receive Nack otherwise A
1027:../Dave/Generated/I2C_MASTER/i2c_master.c ****           if (((ptr_runtime->tx_data_index) == (ptr_runtime->tx_data_count - 1U)) && (ptr_runtime->
 3523              	 .loc 5 1027 0
 3524 01f2 BB68     	 ldr r3,[r7,#8]
 3525 01f4 DA68     	 ldr r2,[r3,#12]
 3526 01f6 BB68     	 ldr r3,[r7,#8]
 3527 01f8 9B68     	 ldr r3,[r3,#8]
 3528 01fa 013B     	 subs r3,r3,#1
 3529 01fc 9A42     	 cmp r2,r3
 3530 01fe 07D1     	 bne .L176
 3531              	 .loc 5 1027 0 is_stmt 0 discriminator 1
 3532 0200 BB68     	 ldr r3,[r7,#8]
 3533 0202 1B6A     	 ldr r3,[r3,#32]
 3534 0204 012B     	 cmp r3,#1
 3535 0206 03D1     	 bne .L176
1028:../Dave/Generated/I2C_MASTER/i2c_master.c ****           {
1029:../Dave/Generated/I2C_MASTER/i2c_master.c ****             I2C_MASTER_ReceiveNACK(handle);
 3536              	 .loc 5 1029 0 is_stmt 1
 3537 0208 7868     	 ldr r0,[r7,#4]
 3538 020a FFF7FEFF 	 bl I2C_MASTER_ReceiveNACK
 3539 020e 02E0     	 b .L177
 3540              	.L176:
1030:../Dave/Generated/I2C_MASTER/i2c_master.c ****           }
1031:../Dave/Generated/I2C_MASTER/i2c_master.c ****           else
1032:../Dave/Generated/I2C_MASTER/i2c_master.c ****           {
1033:../Dave/Generated/I2C_MASTER/i2c_master.c ****             I2C_MASTER_ReceiveACK(handle);
 3541              	 .loc 5 1033 0
 3542 0210 7868     	 ldr r0,[r7,#4]
 3543 0212 FFF7FEFF 	 bl I2C_MASTER_ReceiveACK
 3544              	.L177:
1034:../Dave/Generated/I2C_MASTER/i2c_master.c ****           }
1035:../Dave/Generated/I2C_MASTER/i2c_master.c ****           ptr_runtime->tx_data_index++;
 3545              	 .loc 5 1035 0
 3546 0216 BB68     	 ldr r3,[r7,#8]
 3547 0218 DB68     	 ldr r3,[r3,#12]
 3548 021a 5A1C     	 adds r2,r3,#1
 3549 021c BB68     	 ldr r3,[r7,#8]
 3550 021e DA60     	 str r2,[r3,#12]
 3551 0220 0FE0     	 b .L155
 3552              	.L174:
1036:../Dave/Generated/I2C_MASTER/i2c_master.c ****         }
1037:../Dave/Generated/I2C_MASTER/i2c_master.c ****       }
1038:../Dave/Generated/I2C_MASTER/i2c_master.c ****       else
1039:../Dave/Generated/I2C_MASTER/i2c_master.c ****       {
1040:../Dave/Generated/I2C_MASTER/i2c_master.c ****         /*Disable both standard receive and alternative receive events*/
1041:../Dave/Generated/I2C_MASTER/i2c_master.c ****         XMC_USIC_CH_DisableEvent(handle->channel, (uint32_t)((uint32_t)XMC_USIC_CH_EVENT_ALTERNATIV
 3553              	 .loc 5 1041 0
 3554 0222 7B68     	 ldr r3,[r7,#4]
 3555 0224 1B68     	 ldr r3,[r3]
 3556 0226 1846     	 mov r0,r3
 3557 0228 4FF44041 	 mov r1,#49152
 3558 022c FFF7FEFF 	 bl XMC_USIC_CH_DisableEvent
1042:../Dave/Generated/I2C_MASTER/i2c_master.c ****                                                              (uint32_t)XMC_USIC_CH_EVENT_STANDARD_R
1043:../Dave/Generated/I2C_MASTER/i2c_master.c ****         if (ptr_runtime->bus_acquired == true)
 3559              	 .loc 5 1043 0
 3560 0230 BB68     	 ldr r3,[r7,#8]
 3561 0232 93F82830 	 ldrb r3,[r3,#40]
 3562 0236 DBB2     	 uxtb r3,r3
 3563 0238 002B     	 cmp r3,#0
 3564 023a 02D0     	 beq .L155
1044:../Dave/Generated/I2C_MASTER/i2c_master.c ****         {
1045:../Dave/Generated/I2C_MASTER/i2c_master.c ****           I2C_MASTER_lSendStop_JumpTo_RxCallback(handle);
 3565              	 .loc 5 1045 0
 3566 023c 7868     	 ldr r0,[r7,#4]
 3567 023e FFF7FEFF 	 bl I2C_MASTER_lSendStop_JumpTo_RxCallback
 3568              	.L155:
1046:../Dave/Generated/I2C_MASTER/i2c_master.c ****         }
1047:../Dave/Generated/I2C_MASTER/i2c_master.c ****       }
1048:../Dave/Generated/I2C_MASTER/i2c_master.c ****     }
1049:../Dave/Generated/I2C_MASTER/i2c_master.c ****   } /* end of  if(ptr_runtime->rx_busy == true)*/
1050:../Dave/Generated/I2C_MASTER/i2c_master.c **** }
 3569              	 .loc 5 1050 0
 3570 0242 1437     	 adds r7,r7,#20
 3571              	.LCFI241:
 3572              	 .cfi_def_cfa_offset 12
 3573 0244 BD46     	 mov sp,r7
 3574              	.LCFI242:
 3575              	 .cfi_def_cfa_register 13
 3576              	 
 3577 0246 90BD     	 pop {r4,r7,pc}
 3578              	 .cfi_endproc
 3579              	.LFE265:
 3581              	 .section .text.I2C_MASTER_lSendStop_JumpTo_RxCallback,"ax",%progbits
 3582              	 .align 2
 3583              	 .thumb
 3584              	 .thumb_func
 3586              	I2C_MASTER_lSendStop_JumpTo_RxCallback:
 3587              	.LFB266:
1051:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
1052:../Dave/Generated/I2C_MASTER/i2c_master.c **** /* Function to issue Send Stop command and jump to receive callback routine */
1053:../Dave/Generated/I2C_MASTER/i2c_master.c **** static void I2C_MASTER_lSendStop_JumpTo_RxCallback(I2C_MASTER_t *const handle)
1054:../Dave/Generated/I2C_MASTER/i2c_master.c **** {
 3588              	 .loc 5 1054 0
 3589              	 .cfi_startproc
 3590              	 
 3591              	 
 3592 0000 80B5     	 push {r7,lr}
 3593              	.LCFI243:
 3594              	 .cfi_def_cfa_offset 8
 3595              	 .cfi_offset 7,-8
 3596              	 .cfi_offset 14,-4
 3597 0002 84B0     	 sub sp,sp,#16
 3598              	.LCFI244:
 3599              	 .cfi_def_cfa_offset 24
 3600 0004 00AF     	 add r7,sp,#0
 3601              	.LCFI245:
 3602              	 .cfi_def_cfa_register 7
 3603 0006 7860     	 str r0,[r7,#4]
1055:../Dave/Generated/I2C_MASTER/i2c_master.c ****   I2C_MASTER_RUNTIME_t * ptr_runtime;
1056:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
1057:../Dave/Generated/I2C_MASTER/i2c_master.c ****   ptr_runtime = handle->runtime;
 3604              	 .loc 5 1057 0
 3605 0008 7B68     	 ldr r3,[r7,#4]
 3606 000a 9B68     	 ldr r3,[r3,#8]
 3607 000c FB60     	 str r3,[r7,#12]
1058:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
1059:../Dave/Generated/I2C_MASTER/i2c_master.c ****   if (ptr_runtime->send_stop == true)
 3608              	 .loc 5 1059 0
 3609 000e FB68     	 ldr r3,[r7,#12]
 3610 0010 DB69     	 ldr r3,[r3,#28]
 3611 0012 012B     	 cmp r3,#1
 3612 0014 0FD1     	 bne .L179
1060:../Dave/Generated/I2C_MASTER/i2c_master.c ****   {
1061:../Dave/Generated/I2C_MASTER/i2c_master.c ****     while (XMC_USIC_CH_GetTransmitBufferStatus(handle->channel) == XMC_USIC_CH_TBUF_STATUS_BUSY){}
 3613              	 .loc 5 1061 0
 3614 0016 00BF     	 nop
 3615              	.L180:
 3616              	 .loc 5 1061 0 is_stmt 0 discriminator 1
 3617 0018 7B68     	 ldr r3,[r7,#4]
 3618 001a 1B68     	 ldr r3,[r3]
 3619 001c 1846     	 mov r0,r3
 3620 001e FFF7FEFF 	 bl XMC_USIC_CH_GetTransmitBufferStatus
 3621 0022 0346     	 mov r3,r0
 3622 0024 802B     	 cmp r3,#128
 3623 0026 F7D0     	 beq .L180
1062:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
1063:../Dave/Generated/I2C_MASTER/i2c_master.c ****     ptr_runtime->bus_acquired = false;
 3624              	 .loc 5 1063 0 is_stmt 1
 3625 0028 FB68     	 ldr r3,[r7,#12]
 3626 002a 0022     	 movs r2,#0
 3627 002c 83F82820 	 strb r2,[r3,#40]
1064:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
1065:../Dave/Generated/I2C_MASTER/i2c_master.c ****     I2C_MASTER_SendStop(handle);
 3628              	 .loc 5 1065 0
 3629 0030 7868     	 ldr r0,[r7,#4]
 3630 0032 FFF7FEFF 	 bl I2C_MASTER_SendStop
 3631              	.L179:
1066:../Dave/Generated/I2C_MASTER/i2c_master.c ****   }
1067:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
1068:../Dave/Generated/I2C_MASTER/i2c_master.c ****   while (XMC_USIC_CH_GetTransmitBufferStatus(handle->channel) == XMC_USIC_CH_TBUF_STATUS_BUSY){}
 3632              	 .loc 5 1068 0
 3633 0036 00BF     	 nop
 3634              	.L181:
 3635              	 .loc 5 1068 0 is_stmt 0 discriminator 1
 3636 0038 7B68     	 ldr r3,[r7,#4]
 3637 003a 1B68     	 ldr r3,[r3]
 3638 003c 1846     	 mov r0,r3
 3639 003e FFF7FEFF 	 bl XMC_USIC_CH_GetTransmitBufferStatus
 3640 0042 0346     	 mov r3,r0
 3641 0044 802B     	 cmp r3,#128
 3642 0046 F7D0     	 beq .L181
1069:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
1070:../Dave/Generated/I2C_MASTER/i2c_master.c ****   /* Reception complete */
1071:../Dave/Generated/I2C_MASTER/i2c_master.c ****   ptr_runtime->rx_busy = false;
 3643              	 .loc 5 1071 0 is_stmt 1
 3644 0048 FB68     	 ldr r3,[r7,#12]
 3645 004a 0022     	 movs r2,#0
 3646 004c 83F82720 	 strb r2,[r3,#39]
1072:../Dave/Generated/I2C_MASTER/i2c_master.c ****   ptr_runtime->tx_busy = false;
 3647              	 .loc 5 1072 0
 3648 0050 FB68     	 ldr r3,[r7,#12]
 3649 0052 0022     	 movs r2,#0
 3650 0054 83F82620 	 strb r2,[r3,#38]
1073:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
1074:../Dave/Generated/I2C_MASTER/i2c_master.c ****   if (handle->config->rx_cbhandler != NULL)
 3651              	 .loc 5 1074 0
 3652 0058 7B68     	 ldr r3,[r7,#4]
 3653 005a 5B68     	 ldr r3,[r3,#4]
 3654 005c 5B69     	 ldr r3,[r3,#20]
 3655 005e 002B     	 cmp r3,#0
 3656 0060 03D0     	 beq .L178
1075:../Dave/Generated/I2C_MASTER/i2c_master.c ****   {
1076:../Dave/Generated/I2C_MASTER/i2c_master.c ****     /*Execute the 'End of reception' callback function*/
1077:../Dave/Generated/I2C_MASTER/i2c_master.c ****     handle->config->rx_cbhandler();
 3657              	 .loc 5 1077 0
 3658 0062 7B68     	 ldr r3,[r7,#4]
 3659 0064 5B68     	 ldr r3,[r3,#4]
 3660 0066 5B69     	 ldr r3,[r3,#20]
 3661 0068 9847     	 blx r3
 3662              	.L178:
1078:../Dave/Generated/I2C_MASTER/i2c_master.c ****   }
1079:../Dave/Generated/I2C_MASTER/i2c_master.c **** }
 3663              	 .loc 5 1079 0
 3664 006a 1037     	 adds r7,r7,#16
 3665              	.LCFI246:
 3666              	 .cfi_def_cfa_offset 8
 3667 006c BD46     	 mov sp,r7
 3668              	.LCFI247:
 3669              	 .cfi_def_cfa_register 13
 3670              	 
 3671 006e 80BD     	 pop {r7,pc}
 3672              	 .cfi_endproc
 3673              	.LFE266:
 3675              	 .section .text.I2C_MASTER_lAbortReceiveIRQ,"ax",%progbits
 3676              	 .align 2
 3677              	 .thumb
 3678              	 .thumb_func
 3680              	I2C_MASTER_lAbortReceiveIRQ:
 3681              	.LFB267:
1080:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
1081:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
1082:../Dave/Generated/I2C_MASTER/i2c_master.c **** static void I2C_MASTER_lAbortReceiveIRQ(const I2C_MASTER_t *const handle)
1083:../Dave/Generated/I2C_MASTER/i2c_master.c **** {
 3682              	 .loc 5 1083 0
 3683              	 .cfi_startproc
 3684              	 
 3685              	 
 3686 0000 80B5     	 push {r7,lr}
 3687              	.LCFI248:
 3688              	 .cfi_def_cfa_offset 8
 3689              	 .cfi_offset 7,-8
 3690              	 .cfi_offset 14,-4
 3691 0002 82B0     	 sub sp,sp,#8
 3692              	.LCFI249:
 3693              	 .cfi_def_cfa_offset 16
 3694 0004 00AF     	 add r7,sp,#0
 3695              	.LCFI250:
 3696              	 .cfi_def_cfa_register 7
 3697 0006 7860     	 str r0,[r7,#4]
1084:../Dave/Generated/I2C_MASTER/i2c_master.c ****   /* Reset the user buffer pointer to null */
1085:../Dave/Generated/I2C_MASTER/i2c_master.c ****   handle->runtime->rx_busy = false;
 3698              	 .loc 5 1085 0
 3699 0008 7B68     	 ldr r3,[r7,#4]
 3700 000a 9B68     	 ldr r3,[r3,#8]
 3701 000c 0022     	 movs r2,#0
 3702 000e 83F82720 	 strb r2,[r3,#39]
1086:../Dave/Generated/I2C_MASTER/i2c_master.c ****   handle->runtime->tx_busy = false;
 3703              	 .loc 5 1086 0
 3704 0012 7B68     	 ldr r3,[r7,#4]
 3705 0014 9B68     	 ldr r3,[r3,#8]
 3706 0016 0022     	 movs r2,#0
 3707 0018 83F82620 	 strb r2,[r3,#38]
1087:../Dave/Generated/I2C_MASTER/i2c_master.c ****   handle->runtime->rx_data = NULL;
 3708              	 .loc 5 1087 0
 3709 001c 7B68     	 ldr r3,[r7,#4]
 3710 001e 9B68     	 ldr r3,[r3,#8]
 3711 0020 0022     	 movs r2,#0
 3712 0022 5A60     	 str r2,[r3,#4]
1088:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
1089:../Dave/Generated/I2C_MASTER/i2c_master.c ****   handle->runtime->bus_acquired = false;
 3713              	 .loc 5 1089 0
 3714 0024 7B68     	 ldr r3,[r7,#4]
 3715 0026 9B68     	 ldr r3,[r3,#8]
 3716 0028 0022     	 movs r2,#0
 3717 002a 83F82820 	 strb r2,[r3,#40]
1090:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
1091:../Dave/Generated/I2C_MASTER/i2c_master.c ****   /* Disable the receive interrupts */
1092:../Dave/Generated/I2C_MASTER/i2c_master.c ****   if (handle->config->rxFIFO_size != XMC_USIC_CH_FIFO_DISABLED)
 3718              	 .loc 5 1092 0
 3719 002e 7B68     	 ldr r3,[r7,#4]
 3720 0030 5B68     	 ldr r3,[r3,#4]
 3721 0032 93F82730 	 ldrb r3,[r3,#39]
 3722 0036 002B     	 cmp r3,#0
 3723 0038 07D0     	 beq .L184
1093:../Dave/Generated/I2C_MASTER/i2c_master.c ****   {
1094:../Dave/Generated/I2C_MASTER/i2c_master.c ****     XMC_USIC_CH_RXFIFO_DisableEvent(handle->channel, (uint32_t)((uint32_t)XMC_USIC_CH_RXFIFO_EVENT_
 3724              	 .loc 5 1094 0
 3725 003a 7B68     	 ldr r3,[r7,#4]
 3726 003c 1B68     	 ldr r3,[r3]
 3727 003e 1846     	 mov r0,r3
 3728 0040 4FF0C041 	 mov r1,#1610612736
 3729 0044 FFF7FEFF 	 bl XMC_USIC_CH_RXFIFO_DisableEvent
 3730 0048 06E0     	 b .L185
 3731              	.L184:
1095:../Dave/Generated/I2C_MASTER/i2c_master.c ****                                                     (uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNA
1096:../Dave/Generated/I2C_MASTER/i2c_master.c ****   }
1097:../Dave/Generated/I2C_MASTER/i2c_master.c ****   else
1098:../Dave/Generated/I2C_MASTER/i2c_master.c ****   {
1099:../Dave/Generated/I2C_MASTER/i2c_master.c ****     XMC_USIC_CH_DisableEvent(handle->channel, (uint32_t)((uint32_t)XMC_USIC_CH_EVENT_STANDARD_RECEI
 3732              	 .loc 5 1099 0
 3733 004a 7B68     	 ldr r3,[r7,#4]
 3734 004c 1B68     	 ldr r3,[r3]
 3735 004e 1846     	 mov r0,r3
 3736 0050 4FF44041 	 mov r1,#49152
 3737 0054 FFF7FEFF 	 bl XMC_USIC_CH_DisableEvent
 3738              	.L185:
1100:../Dave/Generated/I2C_MASTER/i2c_master.c ****                                                  (uint32_t)XMC_USIC_CH_EVENT_ALTERNATIVE_RECEIVE));
1101:../Dave/Generated/I2C_MASTER/i2c_master.c ****   }
1102:../Dave/Generated/I2C_MASTER/i2c_master.c ****   I2C_MASTER_DisableEvent((I2C_MASTER_t *)handle,((uint32_t)XMC_I2C_CH_EVENT_ACK ));
 3739              	 .loc 5 1102 0
 3740 0058 7868     	 ldr r0,[r7,#4]
 3741 005a 4FF08041 	 mov r1,#1073741824
 3742 005e FFF7FEFF 	 bl I2C_MASTER_DisableEvent
1103:../Dave/Generated/I2C_MASTER/i2c_master.c **** }
 3743              	 .loc 5 1103 0
 3744 0062 0837     	 adds r7,r7,#8
 3745              	.LCFI251:
 3746              	 .cfi_def_cfa_offset 8
 3747 0064 BD46     	 mov sp,r7
 3748              	.LCFI252:
 3749              	 .cfi_def_cfa_register 13
 3750              	 
 3751 0066 80BD     	 pop {r7,pc}
 3752              	 .cfi_endproc
 3753              	.LFE267:
 3755              	 .section .text.I2C_MASTER_ProtocolHandler,"ax",%progbits
 3756              	 .align 2
 3757              	 .global I2C_MASTER_ProtocolHandler
 3758              	 .thumb
 3759              	 .thumb_func
 3761              	I2C_MASTER_ProtocolHandler:
 3762              	.LFB268:
1104:../Dave/Generated/I2C_MASTER/i2c_master.c **** #endif
1105:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
1106:../Dave/Generated/I2C_MASTER/i2c_master.c **** /*
1107:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * Protocol interrupt handling function.
1108:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * The function is common for different instances of the I2C_MASTER APP.
1109:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *
1110:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * @param  handle I2C_MASTER APP handle pointer of type I2C_MASTER_t*
1111:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *
1112:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * @return void
1113:../Dave/Generated/I2C_MASTER/i2c_master.c ****  */
1114:../Dave/Generated/I2C_MASTER/i2c_master.c **** void I2C_MASTER_ProtocolHandler(I2C_MASTER_t * const handle)
1115:../Dave/Generated/I2C_MASTER/i2c_master.c **** {
 3763              	 .loc 5 1115 0
 3764              	 .cfi_startproc
 3765              	 
 3766              	 
 3767 0000 80B5     	 push {r7,lr}
 3768              	.LCFI253:
 3769              	 .cfi_def_cfa_offset 8
 3770              	 .cfi_offset 7,-8
 3771              	 .cfi_offset 14,-4
 3772 0002 84B0     	 sub sp,sp,#16
 3773              	.LCFI254:
 3774              	 .cfi_def_cfa_offset 24
 3775 0004 00AF     	 add r7,sp,#0
 3776              	.LCFI255:
 3777              	 .cfi_def_cfa_register 7
 3778 0006 7860     	 str r0,[r7,#4]
1116:../Dave/Generated/I2C_MASTER/i2c_master.c ****   uint32_t psr_status;
1117:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
1118:../Dave/Generated/I2C_MASTER/i2c_master.c ****   psr_status = XMC_I2C_CH_GetStatusFlag(handle->channel);
 3779              	 .loc 5 1118 0
 3780 0008 7B68     	 ldr r3,[r7,#4]
 3781 000a 1B68     	 ldr r3,[r3]
 3782 000c 1846     	 mov r0,r3
 3783 000e FFF7FEFF 	 bl XMC_I2C_CH_GetStatusFlag
 3784 0012 F860     	 str r0,[r7,#12]
1119:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
1120:../Dave/Generated/I2C_MASTER/i2c_master.c ****   /* Check for nack event */
1121:../Dave/Generated/I2C_MASTER/i2c_master.c ****   if ((handle->config->nack_cbhandler != NULL) && (psr_status & (uint32_t)XMC_I2C_CH_STATUS_FLAG_NA
 3785              	 .loc 5 1121 0
 3786 0014 7B68     	 ldr r3,[r7,#4]
 3787 0016 5B68     	 ldr r3,[r3,#4]
 3788 0018 9B69     	 ldr r3,[r3,#24]
 3789 001a 002B     	 cmp r3,#0
 3790 001c 0CD0     	 beq .L187
 3791              	 .loc 5 1121 0 is_stmt 0 discriminator 1
 3792 001e FB68     	 ldr r3,[r7,#12]
 3793 0020 03F02003 	 and r3,r3,#32
 3794 0024 002B     	 cmp r3,#0
 3795 0026 07D0     	 beq .L187
1122:../Dave/Generated/I2C_MASTER/i2c_master.c ****   {
1123:../Dave/Generated/I2C_MASTER/i2c_master.c ****     I2C_MASTER_ClearFlag(handle,(uint32_t)XMC_I2C_CH_STATUS_FLAG_NACK_RECEIVED);
 3796              	 .loc 5 1123 0 is_stmt 1
 3797 0028 7868     	 ldr r0,[r7,#4]
 3798 002a 2021     	 movs r1,#32
 3799 002c FFF7FEFF 	 bl I2C_MASTER_ClearFlag
1124:../Dave/Generated/I2C_MASTER/i2c_master.c ****     handle->config->nack_cbhandler();
 3800              	 .loc 5 1124 0
 3801 0030 7B68     	 ldr r3,[r7,#4]
 3802 0032 5B68     	 ldr r3,[r3,#4]
 3803 0034 9B69     	 ldr r3,[r3,#24]
 3804 0036 9847     	 blx r3
 3805              	.L187:
1125:../Dave/Generated/I2C_MASTER/i2c_master.c ****   }
1126:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
1127:../Dave/Generated/I2C_MASTER/i2c_master.c ****   /* Check for arbitration lost */
1128:../Dave/Generated/I2C_MASTER/i2c_master.c ****   if ((handle->config->arbitration_cbhandler != NULL) && (psr_status & (uint32_t)XMC_I2C_CH_STATUS_
 3806              	 .loc 5 1128 0
 3807 0038 7B68     	 ldr r3,[r7,#4]
 3808 003a 5B68     	 ldr r3,[r3,#4]
 3809 003c DB69     	 ldr r3,[r3,#28]
 3810 003e 002B     	 cmp r3,#0
 3811 0040 0CD0     	 beq .L188
 3812              	 .loc 5 1128 0 is_stmt 0 discriminator 1
 3813 0042 FB68     	 ldr r3,[r7,#12]
 3814 0044 03F04003 	 and r3,r3,#64
 3815 0048 002B     	 cmp r3,#0
 3816 004a 07D0     	 beq .L188
1129:../Dave/Generated/I2C_MASTER/i2c_master.c ****   {
1130:../Dave/Generated/I2C_MASTER/i2c_master.c ****     I2C_MASTER_ClearFlag(handle,(uint32_t)XMC_I2C_CH_STATUS_FLAG_ARBITRATION_LOST);
 3817              	 .loc 5 1130 0 is_stmt 1
 3818 004c 7868     	 ldr r0,[r7,#4]
 3819 004e 4021     	 movs r1,#64
 3820 0050 FFF7FEFF 	 bl I2C_MASTER_ClearFlag
1131:../Dave/Generated/I2C_MASTER/i2c_master.c ****     handle->config->arbitration_cbhandler();
 3821              	 .loc 5 1131 0
 3822 0054 7B68     	 ldr r3,[r7,#4]
 3823 0056 5B68     	 ldr r3,[r3,#4]
 3824 0058 DB69     	 ldr r3,[r3,#28]
 3825 005a 9847     	 blx r3
 3826              	.L188:
1132:../Dave/Generated/I2C_MASTER/i2c_master.c ****   }
1133:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
1134:../Dave/Generated/I2C_MASTER/i2c_master.c ****   /* Check for error detected */
1135:../Dave/Generated/I2C_MASTER/i2c_master.c ****   if ((handle->config->error_cbhandler != NULL) && (psr_status & ((uint32_t)XMC_I2C_CH_STATUS_FLAG_
 3827              	 .loc 5 1135 0
 3828 005c 7B68     	 ldr r3,[r7,#4]
 3829 005e 5B68     	 ldr r3,[r3,#4]
 3830 0060 1B6A     	 ldr r3,[r3,#32]
 3831 0062 002B     	 cmp r3,#0
 3832 0064 0DD0     	 beq .L186
 3833              	 .loc 5 1135 0 is_stmt 0 discriminator 1
 3834 0066 FB68     	 ldr r3,[r7,#12]
 3835 0068 03F48173 	 and r3,r3,#258
 3836 006c 002B     	 cmp r3,#0
 3837 006e 08D0     	 beq .L186
1136:../Dave/Generated/I2C_MASTER/i2c_master.c ****   {
1137:../Dave/Generated/I2C_MASTER/i2c_master.c ****     I2C_MASTER_ClearFlag(handle,(uint32_t)XMC_I2C_CH_STATUS_FLAG_ERROR);
 3838              	 .loc 5 1137 0 is_stmt 1
 3839 0070 7868     	 ldr r0,[r7,#4]
 3840 0072 4FF48071 	 mov r1,#256
 3841 0076 FFF7FEFF 	 bl I2C_MASTER_ClearFlag
1138:../Dave/Generated/I2C_MASTER/i2c_master.c ****     handle->config->error_cbhandler();
 3842              	 .loc 5 1138 0
 3843 007a 7B68     	 ldr r3,[r7,#4]
 3844 007c 5B68     	 ldr r3,[r3,#4]
 3845 007e 1B6A     	 ldr r3,[r3,#32]
 3846 0080 9847     	 blx r3
 3847              	.L186:
1139:../Dave/Generated/I2C_MASTER/i2c_master.c ****   }
1140:../Dave/Generated/I2C_MASTER/i2c_master.c **** }
 3848              	 .loc 5 1140 0
 3849 0082 1037     	 adds r7,r7,#16
 3850              	.LCFI256:
 3851              	 .cfi_def_cfa_offset 8
 3852 0084 BD46     	 mov sp,r7
 3853              	.LCFI257:
 3854              	 .cfi_def_cfa_register 13
 3855              	 
 3856 0086 80BD     	 pop {r7,pc}
 3857              	 .cfi_endproc
 3858              	.LFE268:
 3860              	 .section .text.I2C_MASTER_lReconfigureRxFIFO,"ax",%progbits
 3861              	 .align 2
 3862              	 .thumb
 3863              	 .thumb_func
 3865              	I2C_MASTER_lReconfigureRxFIFO:
 3866              	.LFB269:
1141:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
1142:../Dave/Generated/I2C_MASTER/i2c_master.c **** #if (I2C_MASTER_INTERRUPT_RX_ENABLED == 1)
1143:../Dave/Generated/I2C_MASTER/i2c_master.c **** /*
1144:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * @brief A local function to reconfigure Receive FIFO with the given size and trigger limit.
1145:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * Size is needed because the FIFO should be disabled before changing the trigger limit by
1146:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * clearing the FIFO size.
1147:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *
1148:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * @param I2C_MASTER_t * pointer to the I2C_MASTER APP handle
1149:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * @param uint32_t  number of bytes to be received.
1150:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *
1151:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * @return void.
1152:../Dave/Generated/I2C_MASTER/i2c_master.c ****  */
1153:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
1154:../Dave/Generated/I2C_MASTER/i2c_master.c **** static void I2C_MASTER_lReconfigureRxFIFO(const I2C_MASTER_t * const handle, uint32_t data_size)
1155:../Dave/Generated/I2C_MASTER/i2c_master.c **** {
 3867              	 .loc 5 1155 0
 3868              	 .cfi_startproc
 3869              	 
 3870              	 
 3871 0000 80B5     	 push {r7,lr}
 3872              	.LCFI258:
 3873              	 .cfi_def_cfa_offset 8
 3874              	 .cfi_offset 7,-8
 3875              	 .cfi_offset 14,-4
 3876 0002 86B0     	 sub sp,sp,#24
 3877              	.LCFI259:
 3878              	 .cfi_def_cfa_offset 32
 3879 0004 00AF     	 add r7,sp,#0
 3880              	.LCFI260:
 3881              	 .cfi_def_cfa_register 7
 3882 0006 7860     	 str r0,[r7,#4]
 3883 0008 3960     	 str r1,[r7]
1156:../Dave/Generated/I2C_MASTER/i2c_master.c ****   uint32_t minfifo_value;
1157:../Dave/Generated/I2C_MASTER/i2c_master.c ****   uint8_t tx_fifo_size;
1158:../Dave/Generated/I2C_MASTER/i2c_master.c ****   uint8_t rx_fifo_size;
1159:../Dave/Generated/I2C_MASTER/i2c_master.c ****   uint8_t fifo_limit;
1160:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
1161:../Dave/Generated/I2C_MASTER/i2c_master.c ****   rx_fifo_size = (uint8_t)((uint8_t)1 << handle->config->rxFIFO_size);
 3884              	 .loc 5 1161 0
 3885 000a 7B68     	 ldr r3,[r7,#4]
 3886 000c 5B68     	 ldr r3,[r3,#4]
 3887 000e 93F82730 	 ldrb r3,[r3,#39]
 3888 0012 1A46     	 mov r2,r3
 3889 0014 0123     	 movs r3,#1
 3890 0016 9340     	 lsls r3,r3,r2
 3891 0018 BB75     	 strb r3,[r7,#22]
1162:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
1163:../Dave/Generated/I2C_MASTER/i2c_master.c ****   if ((handle->config->txFIFO_size > 0))
 3892              	 .loc 5 1163 0
 3893 001a 7B68     	 ldr r3,[r7,#4]
 3894 001c 5B68     	 ldr r3,[r3,#4]
 3895 001e 93F82630 	 ldrb r3,[r3,#38]
 3896 0022 002B     	 cmp r3,#0
 3897 0024 08D0     	 beq .L191
1164:../Dave/Generated/I2C_MASTER/i2c_master.c ****   {
1165:../Dave/Generated/I2C_MASTER/i2c_master.c ****     tx_fifo_size = (uint8_t)((uint8_t)1 << handle->config->txFIFO_size);
 3898              	 .loc 5 1165 0
 3899 0026 7B68     	 ldr r3,[r7,#4]
 3900 0028 5B68     	 ldr r3,[r3,#4]
 3901 002a 93F82630 	 ldrb r3,[r3,#38]
 3902 002e 1A46     	 mov r2,r3
 3903 0030 0123     	 movs r3,#1
 3904 0032 9340     	 lsls r3,r3,r2
 3905 0034 FB75     	 strb r3,[r7,#23]
 3906 0036 01E0     	 b .L192
 3907              	.L191:
1166:../Dave/Generated/I2C_MASTER/i2c_master.c ****   }
1167:../Dave/Generated/I2C_MASTER/i2c_master.c ****   else
1168:../Dave/Generated/I2C_MASTER/i2c_master.c ****   {
1169:../Dave/Generated/I2C_MASTER/i2c_master.c ****     tx_fifo_size = 1U;
 3908              	 .loc 5 1169 0
 3909 0038 0123     	 movs r3,#1
 3910 003a FB75     	 strb r3,[r7,#23]
 3911              	.L192:
1170:../Dave/Generated/I2C_MASTER/i2c_master.c ****   }
1171:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
1172:../Dave/Generated/I2C_MASTER/i2c_master.c ****   minfifo_value = (uint32_t)(calculate_minfifosize((uint32_t)tx_fifo_size, (uint32_t)rx_fifo_size))
 3912              	 .loc 5 1172 0
 3913 003c FA7D     	 ldrb r2,[r7,#23]
 3914 003e BB7D     	 ldrb r3,[r7,#22]
 3915 0040 1046     	 mov r0,r2
 3916 0042 1946     	 mov r1,r3
 3917 0044 FFF7FEFF 	 bl calculate_minfifosize
 3918 0048 3861     	 str r0,[r7,#16]
1173:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
1174:../Dave/Generated/I2C_MASTER/i2c_master.c ****   fifo_limit = (uint8_t)(calculate_minfifosize(data_size, minfifo_value));
 3919              	 .loc 5 1174 0
 3920 004a 3868     	 ldr r0,[r7]
 3921 004c 3969     	 ldr r1,[r7,#16]
 3922 004e FFF7FEFF 	 bl calculate_minfifosize
 3923 0052 0346     	 mov r3,r0
 3924 0054 FB73     	 strb r3,[r7,#15]
1175:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
1176:../Dave/Generated/I2C_MASTER/i2c_master.c ****   /* Set the limit value */
1177:../Dave/Generated/I2C_MASTER/i2c_master.c ****   I2C_MASTER_SetRXFIFOTriggerLimit((I2C_MASTER_t *)handle, handle->config->rxFIFO_size, ((uint32_t)
 3925              	 .loc 5 1177 0
 3926 0056 7B68     	 ldr r3,[r7,#4]
 3927 0058 5B68     	 ldr r3,[r3,#4]
 3928 005a 93F82730 	 ldrb r3,[r3,#39]
 3929 005e 1A46     	 mov r2,r3
 3930 0060 FB7B     	 ldrb r3,[r7,#15]
 3931 0062 013B     	 subs r3,r3,#1
 3932 0064 7868     	 ldr r0,[r7,#4]
 3933 0066 1146     	 mov r1,r2
 3934 0068 1A46     	 mov r2,r3
 3935 006a FFF7FEFF 	 bl I2C_MASTER_SetRXFIFOTriggerLimit
1178:../Dave/Generated/I2C_MASTER/i2c_master.c **** }
 3936              	 .loc 5 1178 0
 3937 006e 1837     	 adds r7,r7,#24
 3938              	.LCFI261:
 3939              	 .cfi_def_cfa_offset 8
 3940 0070 BD46     	 mov sp,r7
 3941              	.LCFI262:
 3942              	 .cfi_def_cfa_register 13
 3943              	 
 3944 0072 80BD     	 pop {r7,pc}
 3945              	 .cfi_endproc
 3946              	.LFE269:
 3948              	 .section .text.I2C_MASTER_AbortTransmit,"ax",%progbits
 3949              	 .align 2
 3950              	 .global I2C_MASTER_AbortTransmit
 3951              	 .thumb
 3952              	 .thumb_func
 3954              	I2C_MASTER_AbortTransmit:
 3955              	.LFB270:
1179:../Dave/Generated/I2C_MASTER/i2c_master.c **** #endif
1180:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
1181:../Dave/Generated/I2C_MASTER/i2c_master.c **** /**************************************************************************************************
1182:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * @brief Aborts the ongoing data transmission.
1183:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * @param I2C_MASTER_t*  I2C_MASTER APP handle pointer of type I2C_MASTER_t
1184:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * @return I2C_MASTER_STATUS_t
1185:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *
1186:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * Details of function:
1187:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * If there is a transmission in progress, it will be stopped. If transmit FIFO is used,
1188:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * the existing data will be flushed. After the transmission is stopped, user can start
1189:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * a new transmission without delay.
1190:../Dave/Generated/I2C_MASTER/i2c_master.c ****  **************************************************************************************************
1191:../Dave/Generated/I2C_MASTER/i2c_master.c **** I2C_MASTER_STATUS_t I2C_MASTER_AbortTransmit(const I2C_MASTER_t *const handle)
1192:../Dave/Generated/I2C_MASTER/i2c_master.c **** {
 3956              	 .loc 5 1192 0
 3957              	 .cfi_startproc
 3958              	 
 3959              	 
 3960 0000 80B5     	 push {r7,lr}
 3961              	.LCFI263:
 3962              	 .cfi_def_cfa_offset 8
 3963              	 .cfi_offset 7,-8
 3964              	 .cfi_offset 14,-4
 3965 0002 84B0     	 sub sp,sp,#16
 3966              	.LCFI264:
 3967              	 .cfi_def_cfa_offset 24
 3968 0004 00AF     	 add r7,sp,#0
 3969              	.LCFI265:
 3970              	 .cfi_def_cfa_register 7
 3971 0006 7860     	 str r0,[r7,#4]
1193:../Dave/Generated/I2C_MASTER/i2c_master.c ****   I2C_MASTER_STATUS_t status;
1194:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
1195:../Dave/Generated/I2C_MASTER/i2c_master.c ****   status = I2C_MASTER_STATUS_SUCCESS;
 3972              	 .loc 5 1195 0
 3973 0008 0023     	 movs r3,#0
 3974 000a FB73     	 strb r3,[r7,#15]
1196:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
1197:../Dave/Generated/I2C_MASTER/i2c_master.c ****   if (handle->config->transmit_mode == I2C_MASTER_TRANSFER_MODE_INTERRUPT)
 3975              	 .loc 5 1197 0
 3976 000c 7B68     	 ldr r3,[r7,#4]
 3977 000e 5B68     	 ldr r3,[r3,#4]
 3978 0010 93F82430 	 ldrb r3,[r3,#36]
 3979 0014 002B     	 cmp r3,#0
 3980 0016 03D1     	 bne .L194
1198:../Dave/Generated/I2C_MASTER/i2c_master.c ****   {
1199:../Dave/Generated/I2C_MASTER/i2c_master.c **** #if (I2C_MASTER_INTERRUPT_TX_ENABLED == 1)
1200:../Dave/Generated/I2C_MASTER/i2c_master.c ****     I2C_MASTER_AbortTransmitIRQ(handle);
 3981              	 .loc 5 1200 0
 3982 0018 7868     	 ldr r0,[r7,#4]
 3983 001a FFF7FEFF 	 bl I2C_MASTER_AbortTransmitIRQ
 3984 001e 07E0     	 b .L195
 3985              	.L194:
1201:../Dave/Generated/I2C_MASTER/i2c_master.c **** #endif
1202:../Dave/Generated/I2C_MASTER/i2c_master.c ****   }
1203:../Dave/Generated/I2C_MASTER/i2c_master.c ****   else if (handle->config->transmit_mode == I2C_MASTER_TRANSFER_MODE_DMA)
 3986              	 .loc 5 1203 0
 3987 0020 7B68     	 ldr r3,[r7,#4]
 3988 0022 5B68     	 ldr r3,[r3,#4]
 3989 0024 93F82430 	 ldrb r3,[r3,#36]
 3990 0028 012B     	 cmp r3,#1
 3991 002a 01D0     	 beq .L195
1204:../Dave/Generated/I2C_MASTER/i2c_master.c ****   {
1205:../Dave/Generated/I2C_MASTER/i2c_master.c **** #if (I2C_MASTER_DMA_TX_ENABLED == 1)
1206:../Dave/Generated/I2C_MASTER/i2c_master.c ****     I2C_MASTER_lAbortTransmitDMA(handle);
1207:../Dave/Generated/I2C_MASTER/i2c_master.c **** #endif
1208:../Dave/Generated/I2C_MASTER/i2c_master.c ****   }
1209:../Dave/Generated/I2C_MASTER/i2c_master.c ****   else
1210:../Dave/Generated/I2C_MASTER/i2c_master.c ****   {
1211:../Dave/Generated/I2C_MASTER/i2c_master.c ****     status = I2C_MASTER_STATUS_FAILURE;
 3992              	 .loc 5 1211 0
 3993 002c 0123     	 movs r3,#1
 3994 002e FB73     	 strb r3,[r7,#15]
 3995              	.L195:
1212:../Dave/Generated/I2C_MASTER/i2c_master.c ****   }
1213:../Dave/Generated/I2C_MASTER/i2c_master.c ****   handle->channel->PSCR |= USIC_CH_PSR_IICMode_WTDF_Msk; /*clear WDTF*/
 3996              	 .loc 5 1213 0
 3997 0030 7B68     	 ldr r3,[r7,#4]
 3998 0032 1B68     	 ldr r3,[r3]
 3999 0034 7A68     	 ldr r2,[r7,#4]
 4000 0036 1268     	 ldr r2,[r2]
 4001 0038 D26C     	 ldr r2,[r2,#76]
 4002 003a 42F00202 	 orr r2,r2,#2
 4003 003e DA64     	 str r2,[r3,#76]
1214:../Dave/Generated/I2C_MASTER/i2c_master.c ****   handle->channel->FMR = 0x00000002U;/*clear TDV*/
 4004              	 .loc 5 1214 0
 4005 0040 7B68     	 ldr r3,[r7,#4]
 4006 0042 1B68     	 ldr r3,[r3]
 4007 0044 0222     	 movs r2,#2
 4008 0046 9A66     	 str r2,[r3,#104]
1215:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
1216:../Dave/Generated/I2C_MASTER/i2c_master.c ****   return (status);
 4009              	 .loc 5 1216 0
 4010 0048 FB7B     	 ldrb r3,[r7,#15]
1217:../Dave/Generated/I2C_MASTER/i2c_master.c **** }
 4011              	 .loc 5 1217 0
 4012 004a 1846     	 mov r0,r3
 4013 004c 1037     	 adds r7,r7,#16
 4014              	.LCFI266:
 4015              	 .cfi_def_cfa_offset 8
 4016 004e BD46     	 mov sp,r7
 4017              	.LCFI267:
 4018              	 .cfi_def_cfa_register 13
 4019              	 
 4020 0050 80BD     	 pop {r7,pc}
 4021              	 .cfi_endproc
 4022              	.LFE270:
 4024 0052 00BF     	 .section .text.I2C_MASTER_AbortReceive,"ax",%progbits
 4025              	 .align 2
 4026              	 .global I2C_MASTER_AbortReceive
 4027              	 .thumb
 4028              	 .thumb_func
 4030              	I2C_MASTER_AbortReceive:
 4031              	.LFB271:
1218:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
1219:../Dave/Generated/I2C_MASTER/i2c_master.c **** /**************************************************************************************************
1220:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * @brief Aborts the ongoing data reception.
1221:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * @param I2C_MASTER_t* I2C_MASTER APP handle pointer of type I2C_MASTER_t
1222:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * @return I2C_MASTER_STATUS_t
1223:../Dave/Generated/I2C_MASTER/i2c_master.c ****  *
1224:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * Details of function:
1225:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * If a reception is in progress, it will be stopped. When a reception request
1226:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * is active, user will not be able to place a new receive request till the active
1227:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * reception is complete. This API can stop the progressing reception to make
1228:../Dave/Generated/I2C_MASTER/i2c_master.c ****  * a new receive request.
1229:../Dave/Generated/I2C_MASTER/i2c_master.c ****  **************************************************************************************************
1230:../Dave/Generated/I2C_MASTER/i2c_master.c **** I2C_MASTER_STATUS_t I2C_MASTER_AbortReceive(const I2C_MASTER_t *const handle)
1231:../Dave/Generated/I2C_MASTER/i2c_master.c **** {
 4032              	 .loc 5 1231 0
 4033              	 .cfi_startproc
 4034              	 
 4035              	 
 4036 0000 80B5     	 push {r7,lr}
 4037              	.LCFI268:
 4038              	 .cfi_def_cfa_offset 8
 4039              	 .cfi_offset 7,-8
 4040              	 .cfi_offset 14,-4
 4041 0002 84B0     	 sub sp,sp,#16
 4042              	.LCFI269:
 4043              	 .cfi_def_cfa_offset 24
 4044 0004 00AF     	 add r7,sp,#0
 4045              	.LCFI270:
 4046              	 .cfi_def_cfa_register 7
 4047 0006 7860     	 str r0,[r7,#4]
1232:../Dave/Generated/I2C_MASTER/i2c_master.c ****   I2C_MASTER_STATUS_t status;
1233:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
1234:../Dave/Generated/I2C_MASTER/i2c_master.c ****   status = I2C_MASTER_STATUS_SUCCESS;
 4048              	 .loc 5 1234 0
 4049 0008 0023     	 movs r3,#0
 4050 000a FB73     	 strb r3,[r7,#15]
1235:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
1236:../Dave/Generated/I2C_MASTER/i2c_master.c ****   if (handle->config->receive_mode == I2C_MASTER_TRANSFER_MODE_INTERRUPT)
 4051              	 .loc 5 1236 0
 4052 000c 7B68     	 ldr r3,[r7,#4]
 4053 000e 5B68     	 ldr r3,[r3,#4]
 4054 0010 93F82530 	 ldrb r3,[r3,#37]
 4055 0014 002B     	 cmp r3,#0
 4056 0016 03D1     	 bne .L198
1237:../Dave/Generated/I2C_MASTER/i2c_master.c ****   {
1238:../Dave/Generated/I2C_MASTER/i2c_master.c **** #if (I2C_MASTER_INTERRUPT_RX_ENABLED == 1)
1239:../Dave/Generated/I2C_MASTER/i2c_master.c ****     I2C_MASTER_lAbortReceiveIRQ(handle);
 4057              	 .loc 5 1239 0
 4058 0018 7868     	 ldr r0,[r7,#4]
 4059 001a FFF7FEFF 	 bl I2C_MASTER_lAbortReceiveIRQ
 4060 001e 07E0     	 b .L199
 4061              	.L198:
1240:../Dave/Generated/I2C_MASTER/i2c_master.c **** #endif
1241:../Dave/Generated/I2C_MASTER/i2c_master.c ****   }
1242:../Dave/Generated/I2C_MASTER/i2c_master.c ****   else if (handle->config->receive_mode == I2C_MASTER_TRANSFER_MODE_DMA)
 4062              	 .loc 5 1242 0
 4063 0020 7B68     	 ldr r3,[r7,#4]
 4064 0022 5B68     	 ldr r3,[r3,#4]
 4065 0024 93F82530 	 ldrb r3,[r3,#37]
 4066 0028 012B     	 cmp r3,#1
 4067 002a 01D0     	 beq .L199
1243:../Dave/Generated/I2C_MASTER/i2c_master.c ****   {
1244:../Dave/Generated/I2C_MASTER/i2c_master.c **** #if (I2C_MASTER_DMA_RX_ENABLED == 1)
1245:../Dave/Generated/I2C_MASTER/i2c_master.c ****     I2C_MASTER_lAbortReceiveDMA(handle);
1246:../Dave/Generated/I2C_MASTER/i2c_master.c **** #endif
1247:../Dave/Generated/I2C_MASTER/i2c_master.c ****   }
1248:../Dave/Generated/I2C_MASTER/i2c_master.c ****   else
1249:../Dave/Generated/I2C_MASTER/i2c_master.c ****   {
1250:../Dave/Generated/I2C_MASTER/i2c_master.c ****     status = I2C_MASTER_STATUS_FAILURE;
 4068              	 .loc 5 1250 0
 4069 002c 0123     	 movs r3,#1
 4070 002e FB73     	 strb r3,[r7,#15]
 4071              	.L199:
1251:../Dave/Generated/I2C_MASTER/i2c_master.c ****   }
1252:../Dave/Generated/I2C_MASTER/i2c_master.c **** 
1253:../Dave/Generated/I2C_MASTER/i2c_master.c ****   return (status);
 4072              	 .loc 5 1253 0
 4073 0030 FB7B     	 ldrb r3,[r7,#15]
1254:../Dave/Generated/I2C_MASTER/i2c_master.c **** }
 4074              	 .loc 5 1254 0
 4075 0032 1846     	 mov r0,r3
 4076 0034 1037     	 adds r7,r7,#16
 4077              	.LCFI271:
 4078              	 .cfi_def_cfa_offset 8
 4079 0036 BD46     	 mov sp,r7
 4080              	.LCFI272:
 4081              	 .cfi_def_cfa_register 13
 4082              	 
 4083 0038 80BD     	 pop {r7,pc}
 4084              	 .cfi_endproc
 4085              	.LFE271:
 4087 003a 00BF     	 .text
 4088              	.Letext0:
 4089              	 .file 6 "c:\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 4090              	 .file 7 "c:\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 4091              	 .file 8 "C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Infineon/XMC4700_series/Include/XMC4700.h"
 4092              	 .file 9 "C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Dave/Generated/DAVE_Common.h"
 4093              	 .file 10 "C:/Infineon/Tools/DAVE IDE/4.5.0.202105191637/eclipse/workspace/I2C/Libraries/CMSIS/Include/cmsis_gcc.h"
DEFINED SYMBOLS
                            *ABS*:00000000 i2c_master.c
    {standard input}:20     .text.__NVIC_ClearPendingIRQ:00000000 $t
    {standard input}:24     .text.__NVIC_ClearPendingIRQ:00000000 __NVIC_ClearPendingIRQ
    {standard input}:75     .text.__NVIC_ClearPendingIRQ:00000038 $d
    {standard input}:80     .text.XMC_USIC_CH_EnableEvent:00000000 $t
    {standard input}:84     .text.XMC_USIC_CH_EnableEvent:00000000 XMC_USIC_CH_EnableEvent
    {standard input}:128    .text.XMC_USIC_CH_DisableEvent:00000000 $t
    {standard input}:132    .text.XMC_USIC_CH_DisableEvent:00000000 XMC_USIC_CH_DisableEvent
    {standard input}:176    .text.XMC_USIC_CH_GetTransmitBufferStatus:00000000 $t
    {standard input}:180    .text.XMC_USIC_CH_GetTransmitBufferStatus:00000000 XMC_USIC_CH_GetTransmitBufferStatus
    {standard input}:222    .text.XMC_USIC_CH_TriggerServiceRequest:00000000 $t
    {standard input}:226    .text.XMC_USIC_CH_TriggerServiceRequest:00000000 XMC_USIC_CH_TriggerServiceRequest
    {standard input}:268    .text.XMC_USIC_CH_TXFIFO_EnableEvent:00000000 $t
    {standard input}:272    .text.XMC_USIC_CH_TXFIFO_EnableEvent:00000000 XMC_USIC_CH_TXFIFO_EnableEvent
    {standard input}:315    .text.XMC_USIC_CH_TXFIFO_DisableEvent:00000000 $t
    {standard input}:319    .text.XMC_USIC_CH_TXFIFO_DisableEvent:00000000 XMC_USIC_CH_TXFIFO_DisableEvent
    {standard input}:363    .text.XMC_USIC_CH_TXFIFO_Flush:00000000 $t
    {standard input}:367    .text.XMC_USIC_CH_TXFIFO_Flush:00000000 XMC_USIC_CH_TXFIFO_Flush
    {standard input}:406    .text.XMC_USIC_CH_TXFIFO_IsFull:00000000 $t
    {standard input}:410    .text.XMC_USIC_CH_TXFIFO_IsFull:00000000 XMC_USIC_CH_TXFIFO_IsFull
    {standard input}:455    .text.XMC_USIC_CH_TXFIFO_IsEmpty:00000000 $t
    {standard input}:459    .text.XMC_USIC_CH_TXFIFO_IsEmpty:00000000 XMC_USIC_CH_TXFIFO_IsEmpty
    {standard input}:504    .text.XMC_USIC_CH_RXFIFO_EnableEvent:00000000 $t
    {standard input}:508    .text.XMC_USIC_CH_RXFIFO_EnableEvent:00000000 XMC_USIC_CH_RXFIFO_EnableEvent
    {standard input}:551    .text.XMC_USIC_CH_RXFIFO_DisableEvent:00000000 $t
    {standard input}:555    .text.XMC_USIC_CH_RXFIFO_DisableEvent:00000000 XMC_USIC_CH_RXFIFO_DisableEvent
    {standard input}:599    .text.XMC_USIC_CH_RXFIFO_Flush:00000000 $t
    {standard input}:603    .text.XMC_USIC_CH_RXFIFO_Flush:00000000 XMC_USIC_CH_RXFIFO_Flush
    {standard input}:642    .text.XMC_USIC_CH_RXFIFO_IsEmpty:00000000 $t
    {standard input}:646    .text.XMC_USIC_CH_RXFIFO_IsEmpty:00000000 XMC_USIC_CH_RXFIFO_IsEmpty
    {standard input}:691    .text.XMC_I2C_CH_SetInterruptNodePointer:00000000 $t
    {standard input}:695    .text.XMC_I2C_CH_SetInterruptNodePointer:00000000 XMC_I2C_CH_SetInterruptNodePointer
    {standard input}:735    .text.XMC_I2C_CH_GetStatusFlag:00000000 $t
    {standard input}:739    .text.XMC_I2C_CH_GetStatusFlag:00000000 XMC_I2C_CH_GetStatusFlag
    {standard input}:778    .text.XMC_I2C_CH_ClearStatusFlag:00000000 $t
    {standard input}:782    .text.XMC_I2C_CH_ClearStatusFlag:00000000 XMC_I2C_CH_ClearStatusFlag
    {standard input}:825    .text.I2C_MASTER_SetRXFIFOTriggerLimit:00000000 $t
    {standard input}:829    .text.I2C_MASTER_SetRXFIFOTriggerLimit:00000000 I2C_MASTER_SetRXFIFOTriggerLimit
    {standard input}:872    .text.I2C_MASTER_IsTXFIFOFull:00000000 $t
    {standard input}:876    .text.I2C_MASTER_IsTXFIFOFull:00000000 I2C_MASTER_IsTXFIFOFull
    {standard input}:914    .text.I2C_MASTER_IsRXFIFOEmpty:00000000 $t
    {standard input}:918    .text.I2C_MASTER_IsRXFIFOEmpty:00000000 I2C_MASTER_IsRXFIFOEmpty
    {standard input}:956    .text.I2C_MASTER_GetReceivedByte:00000000 $t
    {standard input}:960    .text.I2C_MASTER_GetReceivedByte:00000000 I2C_MASTER_GetReceivedByte
    {standard input}:998    .text.I2C_MASTER_TransmitByte:00000000 $t
    {standard input}:1002   .text.I2C_MASTER_TransmitByte:00000000 I2C_MASTER_TransmitByte
    {standard input}:1042   .text.I2C_MASTER_EnableEvent:00000000 $t
    {standard input}:1046   .text.I2C_MASTER_EnableEvent:00000000 I2C_MASTER_EnableEvent
    {standard input}:1084   .text.I2C_MASTER_DisableEvent:00000000 $t
    {standard input}:1088   .text.I2C_MASTER_DisableEvent:00000000 I2C_MASTER_DisableEvent
    {standard input}:1126   .text.I2C_MASTER_ReceiveACK:00000000 $t
    {standard input}:1130   .text.I2C_MASTER_ReceiveACK:00000000 I2C_MASTER_ReceiveACK
    {standard input}:1166   .text.I2C_MASTER_ReceiveNACK:00000000 $t
    {standard input}:1170   .text.I2C_MASTER_ReceiveNACK:00000000 I2C_MASTER_ReceiveNACK
    {standard input}:1206   .text.I2C_MASTER_SendStop:00000000 $t
    {standard input}:1210   .text.I2C_MASTER_SendStop:00000000 I2C_MASTER_SendStop
    {standard input}:1252   .text.I2C_MASTER_SendStart:00000000 $t
    {standard input}:1256   .text.I2C_MASTER_SendStart:00000000 I2C_MASTER_SendStart
    {standard input}:1306   .text.I2C_MASTER_SendRepeatedStart:00000000 $t
    {standard input}:1310   .text.I2C_MASTER_SendRepeatedStart:00000000 I2C_MASTER_SendRepeatedStart
    {standard input}:1360   .text.calculate_minfifosize:00000000 $t
    {standard input}:1364   .text.calculate_minfifosize:00000000 calculate_minfifosize
    {standard input}:1418   .text.I2C_MASTER_GetAppVersion:00000000 $t
    {standard input}:1423   .text.I2C_MASTER_GetAppVersion:00000000 I2C_MASTER_GetAppVersion
    {standard input}:1483   .text.I2C_MASTER_Init:00000000 $t
    {standard input}:1488   .text.I2C_MASTER_Init:00000000 I2C_MASTER_Init
    {standard input}:1540   .text.I2C_MASTER_GetFlagStatus:00000000 $t
    {standard input}:1545   .text.I2C_MASTER_GetFlagStatus:00000000 I2C_MASTER_GetFlagStatus
    {standard input}:1588   .text.I2C_MASTER_ClearFlag:00000000 $t
    {standard input}:1593   .text.I2C_MASTER_ClearFlag:00000000 I2C_MASTER_ClearFlag
    {standard input}:1631   .text.I2C_MASTER_Transmit:00000000 $t
    {standard input}:1636   .text.I2C_MASTER_Transmit:00000000 I2C_MASTER_Transmit
    {standard input}:2809   .text.I2C_MASTER_StartTransmitIRQ:00000000 I2C_MASTER_StartTransmitIRQ
    {standard input}:1697   .text.I2C_MASTER_TransmitHandler:00000000 $t
    {standard input}:1702   .text.I2C_MASTER_TransmitHandler:00000000 I2C_MASTER_TransmitHandler
    {standard input}:3761   .text.I2C_MASTER_ProtocolHandler:00000000 I2C_MASTER_ProtocolHandler
    {standard input}:2060   .text.I2C_MASTER_lSendStop_JumpTo_TxCallback:00000000 I2C_MASTER_lSendStop_JumpTo_TxCallback
    {standard input}:2056   .text.I2C_MASTER_lSendStop_JumpTo_TxCallback:00000000 $t
    {standard input}:2139   .text.I2C_MASTER_Receive:00000000 $t
    {standard input}:2144   .text.I2C_MASTER_Receive:00000000 I2C_MASTER_Receive
    {standard input}:3065   .text.I2C_MASTER_StartReceiveIRQ:00000000 I2C_MASTER_StartReceiveIRQ
    {standard input}:2207   .text.I2C_MASTER_lReceive_FIFOData:00000000 $t
    {standard input}:2211   .text.I2C_MASTER_lReceive_FIFOData:00000000 I2C_MASTER_lReceive_FIFOData
    {standard input}:3865   .text.I2C_MASTER_lReconfigureRxFIFO:00000000 I2C_MASTER_lReconfigureRxFIFO
    {standard input}:2731   .text.I2C_MASTER_lSendStart_Or_RepeatedStart:00000000 I2C_MASTER_lSendStart_Or_RepeatedStart
    {standard input}:2506   .text.I2C_MASTER_lReceive_StdData:00000000 $t
    {standard input}:2510   .text.I2C_MASTER_lReceive_StdData:00000000 I2C_MASTER_lReceive_StdData
    {standard input}:2727   .text.I2C_MASTER_lSendStart_Or_RepeatedStart:00000000 $t
    {standard input}:2804   .text.I2C_MASTER_StartTransmitIRQ:00000000 $t
    {standard input}:2988   .text.I2C_MASTER_AbortTransmitIRQ:00000000 $t
    {standard input}:2992   .text.I2C_MASTER_AbortTransmitIRQ:00000000 I2C_MASTER_AbortTransmitIRQ
    {standard input}:3060   .text.I2C_MASTER_StartReceiveIRQ:00000000 $t
    {standard input}:3222   .text.I2C_MASTER_ReceiveHandler:00000000 $t
    {standard input}:3227   .text.I2C_MASTER_ReceiveHandler:00000000 I2C_MASTER_ReceiveHandler
    {standard input}:3586   .text.I2C_MASTER_lSendStop_JumpTo_RxCallback:00000000 I2C_MASTER_lSendStop_JumpTo_RxCallback
    {standard input}:3582   .text.I2C_MASTER_lSendStop_JumpTo_RxCallback:00000000 $t
    {standard input}:3676   .text.I2C_MASTER_lAbortReceiveIRQ:00000000 $t
    {standard input}:3680   .text.I2C_MASTER_lAbortReceiveIRQ:00000000 I2C_MASTER_lAbortReceiveIRQ
    {standard input}:3756   .text.I2C_MASTER_ProtocolHandler:00000000 $t
    {standard input}:3861   .text.I2C_MASTER_lReconfigureRxFIFO:00000000 $t
    {standard input}:3949   .text.I2C_MASTER_AbortTransmit:00000000 $t
    {standard input}:3954   .text.I2C_MASTER_AbortTransmit:00000000 I2C_MASTER_AbortTransmit
    {standard input}:4025   .text.I2C_MASTER_AbortReceive:00000000 $t
    {standard input}:4030   .text.I2C_MASTER_AbortReceive:00000000 I2C_MASTER_AbortReceive
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
XMC_USIC_CH_SetInterruptNodePointer
XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit
XMC_I2C_CH_GetReceivedData
XMC_I2C_CH_MasterTransmit
XMC_I2C_CH_EnableEvent
XMC_I2C_CH_DisableEvent
XMC_I2C_CH_MasterReceiveAck
XMC_I2C_CH_MasterReceiveNack
XMC_I2C_CH_MasterStop
XMC_I2C_CH_MasterStart
XMC_I2C_CH_MasterRepeatedStart
