Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "secureip" -o "C:/Users/reymy/Documents/quinto/arquitortura/ALU/ALUpractica_TB_isim_beh.exe" -prj "C:/Users/reymy/Documents/quinto/arquitortura/ALU/ALUpractica_TB_beh.prj" "work.ALUpractica_TB" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/reymy/Documents/quinto/arquitortura/ALU/ALUpractica.vhd" into library work
Parsing VHDL file "C:/Users/reymy/Documents/quinto/arquitortura/ALU/ALUpractica_TB.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:746 - "C:/Users/reymy/Documents/quinto/arquitortura/ALU/ALUpractica.vhd" Line 81: Range is empty (null range)
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity ALUpractica [\ALUpractica(4)\]
Compiling architecture behavior of entity alupractica_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable C:/Users/reymy/Documents/quinto/arquitortura/ALU/ALUpractica_TB_isim_beh.exe
Fuse Memory Usage: 30240 KB
Fuse CPU Usage: 499 ms
