--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml system_top.twx system_top.ncd -o system_top.twr
system_top.pcf -ucf system_top.ucf

Design file:              system_top.ncd
Physical constraint file: system_top.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-04-23, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<7>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.521ns.
--------------------------------------------------------------------------------
Slack:                  0.079ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<7>
Report:    0.521ns delay meets   0.600ns timing constraint by 0.079ns
From                              To                                Delay(ns)
SLICE_X0Y131.AQ                   IODELAY_X0Y262.DATAIN                 0.521  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<6>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.522ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<6>
Report:    0.522ns delay meets   0.600ns timing constraint by 0.078ns
From                              To                                Delay(ns)
SLICE_X0Y130.AQ                   IODELAY_X0Y260.DATAIN                 0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<5>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.522ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<5>
Report:    0.522ns delay meets   0.600ns timing constraint by 0.078ns
From                              To                                Delay(ns)
SLICE_X0Y128.AQ                   IODELAY_X0Y256.DATAIN                 0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<4>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.522ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<4>
Report:    0.522ns delay meets   0.600ns timing constraint by 0.078ns
From                              To                                Delay(ns)
SLICE_X0Y51.AQ                    IODELAY_X0Y102.DATAIN                 0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<3>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.522ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<3>
Report:    0.522ns delay meets   0.600ns timing constraint by 0.078ns
From                              To                                Delay(ns)
SLICE_X0Y50.AQ                    IODELAY_X0Y100.DATAIN                 0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<2>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.522ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<2>
Report:    0.522ns delay meets   0.600ns timing constraint by 0.078ns
From                              To                                Delay(ns)
SLICE_X0Y31.AQ                    IODELAY_X0Y62.DATAIN                  0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<1>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.528ns.
--------------------------------------------------------------------------------
Slack:                  0.072ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<1>
Report:    0.528ns delay meets   0.600ns timing constraint by 0.072ns
From                              To                                Delay(ns)
SLICE_X0Y29.AQ                    IODELAY_X0Y58.DATAIN                  0.528  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<0>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.522ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<0>
Report:    0.522ns delay meets   0.600ns timing constraint by 0.078ns
From                              To                                Delay(ns)
SLICE_X0Y48.AQ                    IODELAY_X0Y96.DATAIN                  0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y262.DATAOUT            ILOGIC_X0Y262.SR                      0.803  
IODELAY_X0Y262.DATAOUT            ILOGIC_X0Y262.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y260.DATAOUT            ILOGIC_X0Y260.SR                      0.803  
IODELAY_X0Y260.DATAOUT            ILOGIC_X0Y260.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.805ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync
Report:    0.805ns delay meets   0.850ns timing constraint by 0.045ns
From                              To                                Delay(ns)
IODELAY_X0Y256.DATAOUT            ILOGIC_X0Y256.SR                      0.805  
IODELAY_X0Y256.DATAOUT            ILOGIC_X0Y256.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y102.DATAOUT            ILOGIC_X0Y102.SR                      0.803  
IODELAY_X0Y102.DATAOUT            ILOGIC_X0Y102.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.838ns.
--------------------------------------------------------------------------------
Slack:                  0.012ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync
Report:    0.838ns delay meets   0.850ns timing constraint by 0.012ns
From                              To                                Delay(ns)
IODELAY_X0Y100.DATAOUT            ILOGIC_X0Y100.SR                      0.838  
IODELAY_X0Y100.DATAOUT            ILOGIC_X0Y100.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y62.DATAOUT             ILOGIC_X0Y62.SR                       0.803  
IODELAY_X0Y62.DATAOUT             ILOGIC_X0Y62.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.805ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync
Report:    0.805ns delay meets   0.850ns timing constraint by 0.045ns
From                              To                                Delay(ns)
IODELAY_X0Y58.DATAOUT             ILOGIC_X0Y58.SR                       0.805  
IODELAY_X0Y58.DATAOUT             ILOGIC_X0Y58.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.805ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync
Report:    0.805ns delay meets   0.850ns timing constraint by 0.045ns
From                              To                                Delay(ns)
IODELAY_X0Y96.DATAOUT             ILOGIC_X0Y96.SR                       0.805  
IODELAY_X0Y96.DATAOUT             ILOGIC_X0Y96.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT2
  Logical resource: system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT2
  Location pin: PLL_ADV_X0Y0.CLKOUT2
  Clock network: system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Logical resource: system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: fpga_0_clk_1_sys_clk_pin_IBUF
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Logical resource: system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: fpga_0_clk_1_sys_clk_pin_IBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "FFS" TS_sys_clk_pin * 2;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 57 paths analyzed, 57 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.929ns.
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_8 (SLICE_X24Y85.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.371ns (Levels of Logic = 1)
  Clock Path Skew:      -0.347ns (3.405 - 3.752)
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y111.AQ     Tcko                  0.471   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X23Y95.D3      net (fanout=28)       2.145   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X23Y95.D       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00001
    SLICE_X24Y85.CE      net (fanout=34)       1.435   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0000
    SLICE_X24Y85.CLK     Tceck                 0.226   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr<9>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_8
    -------------------------------------------------  ---------------------------
    Total                                      4.371ns (0.791ns logic, 3.580ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_9 (SLICE_X24Y85.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.371ns (Levels of Logic = 1)
  Clock Path Skew:      -0.347ns (3.405 - 3.752)
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y111.AQ     Tcko                  0.471   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X23Y95.D3      net (fanout=28)       2.145   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X23Y95.D       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00001
    SLICE_X24Y85.CE      net (fanout=34)       1.435   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0000
    SLICE_X24Y85.CLK     Tceck                 0.226   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr<9>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_9
    -------------------------------------------------  ---------------------------
    Total                                      4.371ns (0.791ns logic, 3.580ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_4 (SLICE_X25Y86.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.338ns (Levels of Logic = 1)
  Clock Path Skew:      -0.351ns (3.401 - 3.752)
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y111.AQ     Tcko                  0.471   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X23Y95.D3      net (fanout=28)       2.145   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X23Y95.D       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00001
    SLICE_X25Y86.CE      net (fanout=34)       1.399   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0000
    SLICE_X25Y86.CLK     Tceck                 0.229   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr<7>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_4
    -------------------------------------------------  ---------------------------
    Total                                      4.338ns (0.794ns logic, 3.544ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "FFS" TS_sys_clk_pin * 2;
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_12 (SLICE_X16Y112.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.273ns (3.763 - 3.490)
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y111.AQ     Tcko                  0.433   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X16Y112.D5     net (fanout=28)       0.390   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X16Y112.CLK    Tah         (-Th)     0.216   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux<12>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_mux0000<12>1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_12
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.217ns logic, 0.390ns route)
                                                       (35.7% logic, 64.3% route)
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_10 (SLICE_X18Y114.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.332ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.840ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.297ns (3.787 - 3.490)
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y111.AQ     Tcko                  0.433   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X18Y114.C6     net (fanout=28)       0.602   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X18Y114.CLK    Tah         (-Th)     0.195   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux<11>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_mux0000<10>1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_10
    -------------------------------------------------  ---------------------------
    Total                                      0.840ns (0.238ns logic, 0.602ns route)
                                                       (28.3% logic, 71.7% route)
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_11 (SLICE_X18Y114.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.333ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.841ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.297ns (3.787 - 3.490)
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y111.AQ     Tcko                  0.433   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X18Y114.D6     net (fanout=28)       0.603   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X18Y114.CLK    Tah         (-Th)     0.195   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux<11>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_mux0000<11>1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_11
    -------------------------------------------------  ---------------------------
    Total                                      0.841ns (0.238ns logic, 0.603ns route)
                                                       (28.3% logic, 71.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ASYNC_FIFO_microblaze_0_to_writecop_0 = MAXDELAY FROM 
TIMEGRP         "microblaze_0_to_writecop_0_fsl" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 57 paths analyzed, 57 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.881ns.
--------------------------------------------------------------------------------

Paths for end point system_i/writecop_0/writecop_0/DATA_MB_30 (SLICE_X26Y104.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMA_D1 (RAM)
  Destination:          system_i/writecop_0/writecop_0/DATA_MB_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.881ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMA_D1 to system_i/writecop_0/writecop_0/DATA_MB_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y99.A       Tshcko                1.515   system_i/microblaze_0_to_writecop_0_FSL_S_Data<21>
                                                       system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMA_D1
    SLICE_X26Y104.D1     net (fanout=2)        1.338   system_i/microblaze_0_to_writecop_0_FSL_S_Data<25>
    SLICE_X26Y104.CLK    Tas                   0.028   system_i/writecop_0_XIL_NPI_WrFIFO_Data<30>
                                                       system_i/writecop_0/writecop_0/DATA_MB_30_rstpot
                                                       system_i/writecop_0/writecop_0/DATA_MB_30
    -------------------------------------------------  ---------------------------
    Total                                      2.881ns (1.543ns logic, 1.338ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

Paths for end point system_i/writecop_0/writecop_0/ADDR_MB_18 (SLICE_X31Y106.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMA_D1 (RAM)
  Destination:          system_i/writecop_0/writecop_0/ADDR_MB_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.768ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMA_D1 to system_i/writecop_0/writecop_0/ADDR_MB_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y100.A      Tshcko                1.515   system_i/microblaze_0_to_writecop_0_FSL_S_Data<9>
                                                       system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMA_D1
    SLICE_X31Y106.D2     net (fanout=2)        1.225   system_i/microblaze_0_to_writecop_0_FSL_S_Data<13>
    SLICE_X31Y106.CLK    Tas                   0.028   system_i/writecop_0_XIL_NPI_Addr<18>
                                                       system_i/writecop_0/writecop_0/ADDR_MB_18_rstpot
                                                       system_i/writecop_0/writecop_0/ADDR_MB_18
    -------------------------------------------------  ---------------------------
    Total                                      2.768ns (1.543ns logic, 1.225ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Paths for end point system_i/writecop_0/writecop_0/DATA_MB_11 (SLICE_X22Y99.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMB (RAM)
  Destination:          system_i/writecop_0/writecop_0/DATA_MB_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.718ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMB to system_i/writecop_0/writecop_0/DATA_MB_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y100.BMUX   Tshcko                1.660   system_i/microblaze_0_to_writecop_0_FSL_S_Data<9>
                                                       system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMB
    SLICE_X22Y99.A1      net (fanout=2)        1.032   system_i/microblaze_0_to_writecop_0_FSL_S_Data<12>
    SLICE_X22Y99.CLK     Tas                   0.026   system_i/writecop_0_XIL_NPI_WrFIFO_Data<14>
                                                       system_i/writecop_0/writecop_0/DATA_MB_11_rstpot
                                                       system_i/writecop_0/writecop_0/DATA_MB_11
    -------------------------------------------------  ---------------------------
    Total                                      2.718ns (1.686ns logic, 1.032ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_ASYNC_FIFO_microblaze_0_to_writecop_0 = MAXDELAY FROM TIMEGRP         "microblaze_0_to_writecop_0_fsl" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system_i/writecop_0/writecop_0/DATA_MB_25 (SLICE_X29Y104.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.461ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMB (RAM)
  Destination:          system_i/writecop_0/writecop_0/DATA_MB_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.461ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMB to system_i/writecop_0/writecop_0/DATA_MB_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y104.BMUX   Tshcko                1.527   system_i/microblaze_0_to_writecop_0_FSL_S_Data<27>
                                                       system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMB
    SLICE_X29Y104.C6     net (fanout=1)        0.129   system_i/microblaze_0_to_writecop_0_FSL_S_Data<30>
    SLICE_X29Y104.CLK    Tah         (-Th)     0.195   system_i/writecop_0_XIL_NPI_WrFIFO_Data<26>
                                                       system_i/writecop_0/writecop_0/DATA_MB_25_rstpot
                                                       system_i/writecop_0/writecop_0/DATA_MB_25
    -------------------------------------------------  ---------------------------
    Total                                      1.461ns (1.332ns logic, 0.129ns route)
                                                       (91.2% logic, 8.8% route)
--------------------------------------------------------------------------------

Paths for end point system_i/writecop_0/writecop_0/DATA_MB_5 (SLICE_X27Y99.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.561ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory61/DP (RAM)
  Destination:          system_i/writecop_0/writecop_0/DATA_MB_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.561ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory61/DP to system_i/writecop_0/writecop_0/DATA_MB_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y99.C       Tshcko                1.414   system_i/microblaze_0_to_writecop_0_FSL_S_Data<2>
                                                       system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory61/DP
    SLICE_X27Y99.D5      net (fanout=1)        0.342   system_i/microblaze_0_to_writecop_0_FSL_S_Data<2>
    SLICE_X27Y99.CLK     Tah         (-Th)     0.195   system_i/writecop_0_XIL_NPI_WrFIFO_Data<37>
                                                       system_i/writecop_0/writecop_0/DATA_MB_5_rstpot
                                                       system_i/writecop_0/writecop_0/DATA_MB_5
    -------------------------------------------------  ---------------------------
    Total                                      1.561ns (1.219ns logic, 0.342ns route)
                                                       (78.1% logic, 21.9% route)
--------------------------------------------------------------------------------

Paths for end point system_i/writecop_0/writecop_0/DATA_MB_12 (SLICE_X22Y99.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.571ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMB_D1 (RAM)
  Destination:          system_i/writecop_0/writecop_0/DATA_MB_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.571ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMB_D1 to system_i/writecop_0/writecop_0/DATA_MB_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y100.B      Tshcko                1.405   system_i/microblaze_0_to_writecop_0_FSL_S_Data<9>
                                                       system_i/microblaze_0_to_writecop_0/microblaze_0_to_writecop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMB_D1
    SLICE_X22Y99.B5      net (fanout=2)        0.362   system_i/microblaze_0_to_writecop_0_FSL_S_Data<11>
    SLICE_X22Y99.CLK     Tah         (-Th)     0.196   system_i/writecop_0_XIL_NPI_WrFIFO_Data<14>
                                                       system_i/writecop_0/writecop_0/DATA_MB_12_rstpot
                                                       system_i/writecop_0/writecop_0/DATA_MB_12
    -------------------------------------------------  ---------------------------
    Total                                      1.571ns (1.209ns logic, 0.362ns route)
                                                       (77.0% logic, 23.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ASYNC_FIFO_microblaze_0_to_readfgcop_0 = MAXDELAY FROM 
TIMEGRP         "microblaze_0_to_readfgcop_0_fsl" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.534ns.
--------------------------------------------------------------------------------

Paths for end point system_i/readfgcop_0/readfgcop_0/ADDR_MB_0 (SLICE_X7Y68.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMA_D1 (RAM)
  Destination:          system_i/readfgcop_0/readfgcop_0/ADDR_MB_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.534ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMA_D1 to system_i/readfgcop_0/readfgcop_0/ADDR_MB_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y71.AMUX    Tshcko                1.640   system_i/microblaze_0_to_readfgcop_0_FSL_S_Data<27>
                                                       system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMA_D1
    SLICE_X7Y68.DX       net (fanout=1)        0.892   system_i/microblaze_0_to_readfgcop_0_FSL_S_Data<31>
    SLICE_X7Y68.CLK      Tdick                 0.002   readfgcop_0_XIL_NPI_Addr_pin_0_OBUF
                                                       system_i/readfgcop_0/readfgcop_0/ADDR_MB_0
    -------------------------------------------------  ---------------------------
    Total                                      2.534ns (1.642ns logic, 0.892ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------

Paths for end point system_i/readfgcop_0/readfgcop_0/ADDR_MB_16 (SLICE_X20Y89.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMC_D1 (RAM)
  Destination:          system_i/readfgcop_0/readfgcop_0/ADDR_MB_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.358ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMC_D1 to system_i/readfgcop_0/readfgcop_0/ADDR_MB_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y78.C       Tshcko                1.537   system_i/microblaze_0_to_readfgcop_0_FSL_S_Data<15>
                                                       system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMC_D1
    SLICE_X20Y89.AX      net (fanout=1)        0.833   system_i/microblaze_0_to_readfgcop_0_FSL_S_Data<15>
    SLICE_X20Y89.CLK     Tdick                -0.012   readfgcop_0_XIL_NPI_Addr_pin_16_OBUF
                                                       system_i/readfgcop_0/readfgcop_0/ADDR_MB_16
    -------------------------------------------------  ---------------------------
    Total                                      2.358ns (1.525ns logic, 0.833ns route)
                                                       (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

Paths for end point system_i/readfgcop_0/readfgcop_0/ADDR_MB_3 (SLICE_X16Y62.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMC (RAM)
  Destination:          system_i/readfgcop_0/readfgcop_0/ADDR_MB_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.316ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMC to system_i/readfgcop_0/readfgcop_0/ADDR_MB_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y71.CMUX    Tshcko                1.668   system_i/microblaze_0_to_readfgcop_0_FSL_S_Data<27>
                                                       system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMC
    SLICE_X16Y62.DX      net (fanout=1)        0.653   system_i/microblaze_0_to_readfgcop_0_FSL_S_Data<28>
    SLICE_X16Y62.CLK     Tdick                -0.005   readfgcop_0_XIL_NPI_Addr_pin_3_OBUF
                                                       system_i/readfgcop_0/readfgcop_0/ADDR_MB_3
    -------------------------------------------------  ---------------------------
    Total                                      2.316ns (1.663ns logic, 0.653ns route)
                                                       (71.8% logic, 28.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_ASYNC_FIFO_microblaze_0_to_readfgcop_0 = MAXDELAY FROM TIMEGRP         "microblaze_0_to_readfgcop_0_fsl" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system_i/readfgcop_0/readfgcop_0/ADDR_MB_24 (SLICE_X17Y84.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.449ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA_D1 (RAM)
  Destination:          system_i/readfgcop_0/readfgcop_0/ADDR_MB_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.449ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA_D1 to system_i/readfgcop_0/readfgcop_0/ADDR_MB_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y84.A       Tshcko                1.394   system_i/microblaze_0_to_readfgcop_0_FSL_S_Data<3>
                                                       system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA_D1
    SLICE_X17Y84.BX      net (fanout=1)        0.286   system_i/microblaze_0_to_readfgcop_0_FSL_S_Data<7>
    SLICE_X17Y84.CLK     Tckdi       (-Th)     0.231   readfgcop_0_XIL_NPI_Addr_pin_26_OBUF
                                                       system_i/readfgcop_0/readfgcop_0/ADDR_MB_24
    -------------------------------------------------  ---------------------------
    Total                                      1.449ns (1.163ns logic, 0.286ns route)
                                                       (80.3% logic, 19.7% route)
--------------------------------------------------------------------------------

Paths for end point system_i/readfgcop_0/readfgcop_0/ADDR_MB_8 (SLICE_X17Y79.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.460ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB_D1 (RAM)
  Destination:          system_i/readfgcop_0/readfgcop_0/ADDR_MB_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.460ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB_D1 to system_i/readfgcop_0/readfgcop_0/ADDR_MB_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y79.B       Tshcko                1.405   system_i/microblaze_0_to_readfgcop_0_FSL_S_Data<21>
                                                       system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB_D1
    SLICE_X17Y79.AX      net (fanout=1)        0.284   system_i/microblaze_0_to_readfgcop_0_FSL_S_Data<23>
    SLICE_X17Y79.CLK     Tckdi       (-Th)     0.229   readfgcop_0_XIL_NPI_Addr_pin_5_OBUF
                                                       system_i/readfgcop_0/readfgcop_0/ADDR_MB_8
    -------------------------------------------------  ---------------------------
    Total                                      1.460ns (1.176ns logic, 0.284ns route)
                                                       (80.5% logic, 19.5% route)
--------------------------------------------------------------------------------

Paths for end point system_i/readfgcop_0/readfgcop_0/ADDR_MB_20 (SLICE_X17Y87.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMB_D1 (RAM)
  Destination:          system_i/readfgcop_0/readfgcop_0/ADDR_MB_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.464ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMB_D1 to system_i/readfgcop_0/readfgcop_0/ADDR_MB_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y86.B       Tshcko                1.405   system_i/microblaze_0_to_readfgcop_0_FSL_S_Data<9>
                                                       system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMB_D1
    SLICE_X17Y87.AX      net (fanout=1)        0.288   system_i/microblaze_0_to_readfgcop_0_FSL_S_Data<11>
    SLICE_X17Y87.CLK     Tckdi       (-Th)     0.229   readfgcop_0_XIL_NPI_Addr_pin_18_OBUF
                                                       system_i/readfgcop_0/readfgcop_0/ADDR_MB_20
    -------------------------------------------------  ---------------------------
    Total                                      1.464ns (1.176ns logic, 0.288ns route)
                                                       (80.3% logic, 19.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ASYNC_FIFO_readfgcop_0_to_microblaze_0 = MAXDELAY FROM 
TIMEGRP         "readfgcop_0_to_microblaze_0_fsl" 16 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 196 paths analyzed, 196 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.654ns.
--------------------------------------------------------------------------------

Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_9 (SLICE_X55Y87.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMC_D1 (RAM)
  Destination:          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_9 (FF)
  Requirement:          16.000ns
  Data Path Delay:      6.654ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    system_i/clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMC_D1 to system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y53.C       Tshcko                1.537   system_i/readfgcop_0_to_microblaze_0_FSL_S_Data<9>
                                                       system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMC_D1
    SLICE_X54Y56.C5      net (fanout=1)        1.651   system_i/readfgcop_0_to_microblaze_0_FSL_S_Data<9>
    SLICE_X54Y56.C       Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result<10>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data<9>1
    SLICE_X56Y58.D2      net (fanout=1)        0.954   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get_Data<9>
    SLICE_X56Y58.D       Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i<9>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<9>
    SLICE_X55Y87.B1      net (fanout=3)        2.154   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<9>
    SLICE_X55Y87.CLK     Tas                   0.170   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<9>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp<9>1
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Using_FPGA_LUT6.Gen_Bit[9].MUXF7_I1
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_9
    -------------------------------------------------  ---------------------------
    Total                                      6.654ns (1.895ns logic, 4.759ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_10 (SLICE_X48Y84.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMC (RAM)
  Destination:          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_10 (FF)
  Requirement:          16.000ns
  Data Path Delay:      6.578ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    system_i/clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMC to system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y53.CMUX    Tshcko                1.668   system_i/readfgcop_0_to_microblaze_0_FSL_S_Data<9>
                                                       system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMC
    SLICE_X54Y56.D6      net (fanout=1)        1.542   system_i/readfgcop_0_to_microblaze_0_FSL_S_Data<10>
    SLICE_X54Y56.D       Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result<10>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data<10>1
    SLICE_X46Y58.B5      net (fanout=1)        1.005   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get_Data<10>
    SLICE_X46Y58.B       Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i<11>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<10>
    SLICE_X48Y84.D2      net (fanout=3)        2.017   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<10>
    SLICE_X48Y84.CLK     Tas                   0.158   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<10>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp<10>1
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Using_FPGA_LUT6.Gen_Bit[10].MUXF7_I1
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_10
    -------------------------------------------------  ---------------------------
    Total                                      6.578ns (2.014ns logic, 4.564ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_9 (SLICE_X55Y87.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMC_D1 (RAM)
  Destination:          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_9 (FF)
  Requirement:          16.000ns
  Data Path Delay:      6.511ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    system_i/clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMC_D1 to system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y53.C       Tshcko                1.537   system_i/readfgcop_0_to_microblaze_0_FSL_S_Data<9>
                                                       system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMC_D1
    SLICE_X54Y56.C5      net (fanout=1)        1.651   system_i/readfgcop_0_to_microblaze_0_FSL_S_Data<9>
    SLICE_X54Y56.C       Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result<10>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data<9>1
    SLICE_X56Y58.D2      net (fanout=1)        0.954   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get_Data<9>
    SLICE_X56Y58.D       Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i<9>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<9>
    SLICE_X55Y87.B1      net (fanout=3)        2.154   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<9>
    SLICE_X55Y87.CLK     Tas                   0.027   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<9>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp<9>1
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_9
    -------------------------------------------------  ---------------------------
    Total                                      6.511ns (1.752ns logic, 4.759ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_ASYNC_FIFO_readfgcop_0_to_microblaze_0 = MAXDELAY FROM TIMEGRP         "readfgcop_0_to_microblaze_0_fsl" 16 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[13].MEM_EX_Result_Inst (SLICE_X47Y53.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMA_D1 (RAM)
  Destination:          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[13].MEM_EX_Result_Inst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.462ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 16.000ns
  Destination Clock:    system_i/clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMA_D1 to system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[13].MEM_EX_Result_Inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y53.A       Tshcko                1.394   system_i/readfgcop_0_to_microblaze_0_FSL_S_Data<9>
                                                       system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMA_D1
    SLICE_X47Y53.C6      net (fanout=1)        0.263   system_i/readfgcop_0_to_microblaze_0_FSL_S_Data<13>
    SLICE_X47Y53.CLK     Tah         (-Th)     0.195   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result<14>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data<13>1
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[13].MEM_EX_Result_Inst
    -------------------------------------------------  ---------------------------
    Total                                      1.462ns (1.199ns logic, 0.263ns route)
                                                       (82.0% logic, 18.0% route)
--------------------------------------------------------------------------------

Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[17].MEM_EX_Result_Inst (SLICE_X32Y57.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.501ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMB_D1 (RAM)
  Destination:          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[17].MEM_EX_Result_Inst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.501ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 16.000ns
  Destination Clock:    system_i/clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMB_D1 to system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[17].MEM_EX_Result_Inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y57.B       Tshcko                1.405   system_i/readfgcop_0_to_microblaze_0_FSL_S_Data<15>
                                                       system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMB_D1
    SLICE_X32Y57.D6      net (fanout=1)        0.312   system_i/readfgcop_0_to_microblaze_0_FSL_S_Data<17>
    SLICE_X32Y57.CLK     Tah         (-Th)     0.216   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result<17>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data<17>1
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[17].MEM_EX_Result_Inst
    -------------------------------------------------  ---------------------------
    Total                                      1.501ns (1.189ns logic, 0.312ns route)
                                                       (79.2% logic, 20.8% route)
--------------------------------------------------------------------------------

Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[14].MEM_EX_Result_Inst (SLICE_X47Y53.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.732ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMA (RAM)
  Destination:          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[14].MEM_EX_Result_Inst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.732ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 16.000ns
  Destination Clock:    system_i/clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMA to system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[14].MEM_EX_Result_Inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y53.AMUX    Tshcko                1.509   system_i/readfgcop_0_to_microblaze_0_FSL_S_Data<9>
                                                       system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMA
    SLICE_X47Y53.D6      net (fanout=1)        0.418   system_i/readfgcop_0_to_microblaze_0_FSL_S_Data<14>
    SLICE_X47Y53.CLK     Tah         (-Th)     0.195   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result<14>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data<14>1
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[14].MEM_EX_Result_Inst
    -------------------------------------------------  ---------------------------
    Total                                      1.732ns (1.314ns logic, 0.418ns route)
                                                       (75.9% logic, 24.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ASYNC_FIFO_microblaze_0_to_readbgcop_0 = MAXDELAY FROM 
TIMEGRP         "microblaze_0_to_readbgcop_0_fsl" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.566ns.
--------------------------------------------------------------------------------

Paths for end point system_i/readbgcop_0/readbgcop_0/ADDR_MB_5 (SLICE_X72Y83.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMA (RAM)
  Destination:          system_i/readbgcop_0/readbgcop_0/ADDR_MB_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.566ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMA to system_i/readbgcop_0/readbgcop_0/ADDR_MB_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y82.AMUX    Tshcko                1.640   system_i/microblaze_0_to_readbgcop_0_FSL_S_Data<21>
                                                       system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMA
    SLICE_X72Y83.AX      net (fanout=1)        0.938   system_i/microblaze_0_to_readbgcop_0_FSL_S_Data<26>
    SLICE_X72Y83.CLK     Tdick                -0.012   readbgcop_0_XIL_NPI_Addr_pin_7_OBUF
                                                       system_i/readbgcop_0/readbgcop_0/ADDR_MB_5
    -------------------------------------------------  ---------------------------
    Total                                      2.566ns (1.628ns logic, 0.938ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------

Paths for end point system_i/readbgcop_0/readbgcop_0/ADDR_MB_7 (SLICE_X72Y83.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB (RAM)
  Destination:          system_i/readbgcop_0/readbgcop_0/ADDR_MB_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.501ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB to system_i/readbgcop_0/readbgcop_0/ADDR_MB_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y82.BMUX    Tshcko                1.660   system_i/microblaze_0_to_readbgcop_0_FSL_S_Data<21>
                                                       system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB
    SLICE_X72Y83.BX      net (fanout=1)        0.859   system_i/microblaze_0_to_readbgcop_0_FSL_S_Data<24>
    SLICE_X72Y83.CLK     Tdick                -0.018   readbgcop_0_XIL_NPI_Addr_pin_7_OBUF
                                                       system_i/readbgcop_0/readbgcop_0/ADDR_MB_7
    -------------------------------------------------  ---------------------------
    Total                                      2.501ns (1.642ns logic, 0.859ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Paths for end point system_i/readbgcop_0/readbgcop_0/ADDR_MB_17 (SLICE_X91Y97.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMA (RAM)
  Destination:          system_i/readbgcop_0/readbgcop_0/ADDR_MB_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.474ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMA to system_i/readbgcop_0/readbgcop_0/ADDR_MB_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y96.AMUX    Tshcko                1.640   system_i/microblaze_0_to_readbgcop_0_FSL_S_Data<9>
                                                       system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMA
    SLICE_X91Y97.DX      net (fanout=1)        0.832   system_i/microblaze_0_to_readbgcop_0_FSL_S_Data<14>
    SLICE_X91Y97.CLK     Tdick                 0.002   readbgcop_0_XIL_NPI_Addr_pin_17_OBUF
                                                       system_i/readbgcop_0/readbgcop_0/ADDR_MB_17
    -------------------------------------------------  ---------------------------
    Total                                      2.474ns (1.642ns logic, 0.832ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_ASYNC_FIFO_microblaze_0_to_readbgcop_0 = MAXDELAY FROM TIMEGRP         "microblaze_0_to_readbgcop_0_fsl" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system_i/readbgcop_0/readbgcop_0/ADDR_MB_12 (SLICE_X73Y89.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.451ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMA_D1 (RAM)
  Destination:          system_i/readbgcop_0/readbgcop_0/ADDR_MB_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.451ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMA_D1 to system_i/readbgcop_0/readbgcop_0/ADDR_MB_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y89.A       Tshcko                1.394   system_i/microblaze_0_to_readbgcop_0_FSL_S_Data<15>
                                                       system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMA_D1
    SLICE_X73Y89.AX      net (fanout=1)        0.286   system_i/microblaze_0_to_readbgcop_0_FSL_S_Data<19>
    SLICE_X73Y89.CLK     Tckdi       (-Th)     0.229   readbgcop_0_XIL_NPI_Addr_pin_15_OBUF
                                                       system_i/readbgcop_0/readbgcop_0/ADDR_MB_12
    -------------------------------------------------  ---------------------------
    Total                                      1.451ns (1.165ns logic, 0.286ns route)
                                                       (80.3% logic, 19.7% route)
--------------------------------------------------------------------------------

Paths for end point system_i/readbgcop_0/readbgcop_0/ADDR_MB_24 (SLICE_X77Y88.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA_D1 (RAM)
  Destination:          system_i/readbgcop_0/readbgcop_0/ADDR_MB_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.458ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA_D1 to system_i/readbgcop_0/readbgcop_0/ADDR_MB_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y89.A       Tshcko                1.394   system_i/microblaze_0_to_readbgcop_0_FSL_S_Data<3>
                                                       system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA_D1
    SLICE_X77Y88.DX      net (fanout=1)        0.283   system_i/microblaze_0_to_readbgcop_0_FSL_S_Data<7>
    SLICE_X77Y88.CLK     Tckdi       (-Th)     0.219   readbgcop_0_XIL_NPI_Addr_pin_24_OBUF
                                                       system_i/readbgcop_0/readbgcop_0/ADDR_MB_24
    -------------------------------------------------  ---------------------------
    Total                                      1.458ns (1.175ns logic, 0.283ns route)
                                                       (80.6% logic, 19.4% route)
--------------------------------------------------------------------------------

Paths for end point system_i/readbgcop_0/readbgcop_0/ADDR_MB_26 (SLICE_X77Y89.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMB_D1 (RAM)
  Destination:          system_i/readbgcop_0/readbgcop_0/ADDR_MB_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.463ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMB_D1 to system_i/readbgcop_0/readbgcop_0/ADDR_MB_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y89.B       Tshcko                1.405   system_i/microblaze_0_to_readbgcop_0_FSL_S_Data<3>
                                                       system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMB_D1
    SLICE_X77Y89.AX      net (fanout=1)        0.287   system_i/microblaze_0_to_readbgcop_0_FSL_S_Data<5>
    SLICE_X77Y89.CLK     Tckdi       (-Th)     0.229   readbgcop_0_XIL_NPI_Addr_pin_27_OBUF
                                                       system_i/readbgcop_0/readbgcop_0/ADDR_MB_26
    -------------------------------------------------  ---------------------------
    Total                                      1.463ns (1.176ns logic, 0.287ns route)
                                                       (80.4% logic, 19.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ASYNC_FIFO_readbgcop_0_to_microblaze_0 = MAXDELAY FROM 
TIMEGRP         "readbgcop_0_to_microblaze_0_fsl" 16 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 196 paths analyzed, 196 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.543ns.
--------------------------------------------------------------------------------

Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_8 (SLICE_X56Y87.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA (RAM)
  Destination:          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_8 (FF)
  Requirement:          16.000ns
  Data Path Delay:      6.543ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    system_i/clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA to system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y56.AMUX    Tshcko                1.640   system_i/readbgcop_0_to_microblaze_0_FSL_S_Data<3>
                                                       system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA
    SLICE_X54Y56.B2      net (fanout=1)        1.272   system_i/readbgcop_0_to_microblaze_0_FSL_S_Data<8>
    SLICE_X54Y56.B       Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result<10>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data<8>1
    SLICE_X56Y58.B1      net (fanout=1)        1.046   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get_Data<8>
    SLICE_X56Y58.B       Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i<9>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<8>
    SLICE_X56Y87.D2      net (fanout=3)        2.239   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<8>
    SLICE_X56Y87.CLK     Tas                   0.158   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<8>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp<8>1
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Using_FPGA_LUT6.Gen_Bit[8].MUXF7_I1
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_8
    -------------------------------------------------  ---------------------------
    Total                                      6.543ns (1.986ns logic, 4.557ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_8 (SLICE_X56Y87.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA (RAM)
  Destination:          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_8 (FF)
  Requirement:          16.000ns
  Data Path Delay:      6.395ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    system_i/clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA to system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y56.AMUX    Tshcko                1.640   system_i/readbgcop_0_to_microblaze_0_FSL_S_Data<3>
                                                       system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA
    SLICE_X54Y56.B2      net (fanout=1)        1.272   system_i/readbgcop_0_to_microblaze_0_FSL_S_Data<8>
    SLICE_X54Y56.B       Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result<10>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data<8>1
    SLICE_X56Y58.B1      net (fanout=1)        1.046   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get_Data<8>
    SLICE_X56Y58.B       Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i<9>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<8>
    SLICE_X56Y87.D2      net (fanout=3)        2.239   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<8>
    SLICE_X56Y87.CLK     Tas                   0.010   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<8>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp<8>1
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_8
    -------------------------------------------------  ---------------------------
    Total                                      6.395ns (1.838ns logic, 4.557ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_13 (SLICE_X49Y83.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMA_D1 (RAM)
  Destination:          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_13 (FF)
  Requirement:          16.000ns
  Data Path Delay:      6.262ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    system_i/clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMA_D1 to system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y53.A       Tshcko                1.515   system_i/readbgcop_0_to_microblaze_0_FSL_S_Data<9>
                                                       system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMA_D1
    SLICE_X47Y53.C3      net (fanout=1)        1.694   system_i/readbgcop_0_to_microblaze_0_FSL_S_Data<13>
    SLICE_X47Y53.C       Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result<14>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data<13>1
    SLICE_X46Y67.D4      net (fanout=1)        1.085   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get_Data<13>
    SLICE_X46Y67.D       Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i<13>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<13>
    SLICE_X49Y83.B4      net (fanout=3)        1.610   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<13>
    SLICE_X49Y83.CLK     Tas                   0.170   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<13>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp<13>1
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Using_FPGA_LUT6.Gen_Bit[13].MUXF7_I1
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_13
    -------------------------------------------------  ---------------------------
    Total                                      6.262ns (1.873ns logic, 4.389ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_ASYNC_FIFO_readbgcop_0_to_microblaze_0 = MAXDELAY FROM TIMEGRP         "readbgcop_0_to_microblaze_0_fsl" 16 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[23].MEM_EX_Result_Inst (SLICE_X33Y60.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB_D1 (RAM)
  Destination:          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[23].MEM_EX_Result_Inst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.413ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 16.000ns
  Destination Clock:    system_i/clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB_D1 to system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[23].MEM_EX_Result_Inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y60.B       Tshcko                1.405   system_i/readbgcop_0_to_microblaze_0_FSL_S_Data<21>
                                                       system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB_D1
    SLICE_X33Y60.B5      net (fanout=1)        0.204   system_i/readbgcop_0_to_microblaze_0_FSL_S_Data<23>
    SLICE_X33Y60.CLK     Tah         (-Th)     0.196   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result<25>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data<23>1
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[23].MEM_EX_Result_Inst
    -------------------------------------------------  ---------------------------
    Total                                      1.413ns (1.209ns logic, 0.204ns route)
                                                       (85.6% logic, 14.4% route)
--------------------------------------------------------------------------------

Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[17].MEM_EX_Result_Inst (SLICE_X32Y57.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.562ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMB_D1 (RAM)
  Destination:          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[17].MEM_EX_Result_Inst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.562ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 16.000ns
  Destination Clock:    system_i/clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMB_D1 to system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[17].MEM_EX_Result_Inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y56.B       Tshcko                1.405   system_i/readbgcop_0_to_microblaze_0_FSL_S_Data<15>
                                                       system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMB_D1
    SLICE_X32Y57.D5      net (fanout=1)        0.373   system_i/readbgcop_0_to_microblaze_0_FSL_S_Data<17>
    SLICE_X32Y57.CLK     Tah         (-Th)     0.216   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result<17>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data<17>1
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[17].MEM_EX_Result_Inst
    -------------------------------------------------  ---------------------------
    Total                                      1.562ns (1.189ns logic, 0.373ns route)
                                                       (76.1% logic, 23.9% route)
--------------------------------------------------------------------------------

Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[24].MEM_EX_Result_Inst (SLICE_X33Y60.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.672ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB (RAM)
  Destination:          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[24].MEM_EX_Result_Inst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.672ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 16.000ns
  Destination Clock:    system_i/clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB to system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[24].MEM_EX_Result_Inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y60.BMUX    Tshcko                1.527   system_i/readbgcop_0_to_microblaze_0_FSL_S_Data<21>
                                                       system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB
    SLICE_X33Y60.C5      net (fanout=1)        0.340   system_i/readbgcop_0_to_microblaze_0_FSL_S_Data<24>
    SLICE_X33Y60.CLK     Tah         (-Th)     0.195   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result<25>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data<24>1
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[24].MEM_EX_Result_Inst
    -------------------------------------------------  ---------------------------
    Total                                      1.672ns (1.332ns logic, 0.340ns route)
                                                       (79.7% logic, 20.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD       
  TIMEGRP         
"system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0"         
TS_sys_clk_pin * 1.25 PHASE 2 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 898 paths analyzed, 764 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.733ns.
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270 (SLICE_X5Y86.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270 (FF)
  Requirement:          6.000ns
  Data Path Delay:      4.528ns (Levels of Logic = 1)
  Clock Path Skew:      -0.311ns (3.456 - 3.767)
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHz90PLL0 falling at 6.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y113.AQ     Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren
    SLICE_X9Y100.D4      net (fanout=3)        2.027   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren
    SLICE_X9Y100.D       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages<0>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001
    SLICE_X5Y86.SR       net (fanout=4)        1.407   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages<0>
    SLICE_X5Y86.CLK      Tsrck                 0.550   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270
    -------------------------------------------------  ---------------------------
    Total                                      4.528ns (1.094ns logic, 3.434ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270 (FF)
  Requirement:          6.000ns
  Data Path Delay:      3.298ns (Levels of Logic = 1)
  Clock Path Skew:      -0.312ns (3.456 - 3.768)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHz90PLL0 falling at 6.000ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y100.BQ     Tcko                  0.471   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
    SLICE_X9Y100.D5      net (fanout=6)        0.776   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
    SLICE_X9Y100.D       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages<0>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001
    SLICE_X5Y86.SR       net (fanout=4)        1.407   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages<0>
    SLICE_X5Y86.CLK      Tsrck                 0.550   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270
    -------------------------------------------------  ---------------------------
    Total                                      3.298ns (1.115ns logic, 2.183ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 (SLICE_X2Y86.BX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 (FF)
  Requirement:          6.000ns
  Data Path Delay:      4.020ns (Levels of Logic = 1)
  Clock Path Skew:      -0.291ns (3.476 - 3.767)
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHz90PLL0 falling at 6.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y113.AQ     Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren
    SLICE_X9Y100.D4      net (fanout=3)        2.027   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren
    SLICE_X9Y100.D       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages<0>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001
    SLICE_X2Y86.BX       net (fanout=4)        1.455   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages<0>
    SLICE_X2Y86.CLK      Tdick                -0.006   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270<1>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1
    -------------------------------------------------  ---------------------------
    Total                                      4.020ns (0.538ns logic, 3.482ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 (FF)
  Requirement:          6.000ns
  Data Path Delay:      2.790ns (Levels of Logic = 1)
  Clock Path Skew:      -0.292ns (3.476 - 3.768)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHz90PLL0 falling at 6.000ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y100.BQ     Tcko                  0.471   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
    SLICE_X9Y100.D5      net (fanout=6)        0.776   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
    SLICE_X9Y100.D       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages<0>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001
    SLICE_X2Y86.BX       net (fanout=4)        1.455   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages<0>
    SLICE_X2Y86.CLK      Tdick                -0.006   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270<1>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1
    -------------------------------------------------  ---------------------------
    Total                                      2.790ns (0.559ns logic, 2.231ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270 (SLICE_X4Y86.AX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270 (FF)
  Requirement:          6.000ns
  Data Path Delay:      3.990ns (Levels of Logic = 1)
  Clock Path Skew:      -0.311ns (3.456 - 3.767)
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHz90PLL0 falling at 6.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y113.AQ     Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren
    SLICE_X9Y100.D4      net (fanout=3)        2.027   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren
    SLICE_X9Y100.D       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages<0>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001
    SLICE_X4Y86.AX       net (fanout=4)        1.428   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages<0>
    SLICE_X4Y86.CLK      Tdick                -0.009   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270
    -------------------------------------------------  ---------------------------
    Total                                      3.990ns (0.535ns logic, 3.455ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270 (FF)
  Requirement:          6.000ns
  Data Path Delay:      2.760ns (Levels of Logic = 1)
  Clock Path Skew:      -0.312ns (3.456 - 3.768)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHz90PLL0 falling at 6.000ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y100.BQ     Tcko                  0.471   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
    SLICE_X9Y100.D5      net (fanout=6)        0.776   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
    SLICE_X9Y100.D       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages<0>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001
    SLICE_X4Y86.AX       net (fanout=4)        1.428   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages<0>
    SLICE_X4Y86.CLK      Tdick                -0.009   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270
    -------------------------------------------------  ---------------------------
    Total                                      2.760ns (0.556ns logic, 2.204ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD
        TIMEGRP
        "system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0"
        TS_sys_clk_pin * 1.25 PHASE 2 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/rst90_r (SLICE_X5Y80.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/rst90_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.516ns (Levels of Logic = 0)
  Clock Path Skew:      0.118ns (1.474 - 1.356)
  Source Clock:         system_i/clk_125_0000MHz90PLL0 rising at 10.000ns
  Destination Clock:    system_i/clk_125_0000MHz90PLL0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/rst90_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y78.AQ       Tcko                  0.433   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
    SLICE_X5Y80.AX       net (fanout=65)       0.312   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
    SLICE_X5Y80.CLK      Tckdi       (-Th)     0.229   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/rst90_r
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/rst90_r
    -------------------------------------------------  ---------------------------
    Total                                      0.516ns (0.204ns logic, 0.312ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2 (SLICE_X2Y85.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.495ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_125_0000MHz90PLL0 falling at 14.000ns
  Destination Clock:    system_i/clk_125_0000MHz90PLL0 falling at 14.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y85.AQ       Tcko                  0.409   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1
    SLICE_X2Y85.BX       net (fanout=2)        0.312   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1
    SLICE_X2Y85.CLK      Tckdi       (-Th)     0.226   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2
    -------------------------------------------------  ---------------------------
    Total                                      0.495ns (0.183ns logic, 0.312ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r_3 (SLICE_X4Y82.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r_2 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.517ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_125_0000MHz90PLL0 rising at 10.000ns
  Destination Clock:    system_i/clk_125_0000MHz90PLL0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r_2 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y82.CQ       Tcko                  0.433   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r<3>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r_2
    SLICE_X4Y82.D6       net (fanout=6)        0.300   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r<2>
    SLICE_X4Y82.CLK      Tah         (-Th)     0.216   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r<3>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/Mcount_init_wdf_cnt_r_xor<3>11
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r_3
    -------------------------------------------------  ---------------------------
    Total                                      0.517ns (0.217ns logic, 0.300ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD
        TIMEGRP
        "system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0"
        TS_sys_clk_pin * 1.25 PHASE 2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/dq_out/SR
  Logical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y84.SR
  Clock network: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[1].u_iob_dq/dq_out/SR
  Logical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[1].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y86.SR
  Clock network: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[2].u_iob_dq/dq_out/SR
  Logical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[2].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y91.SR
  Clock network: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 = PERIOD       
  TIMEGRP         
"system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1"         
TS_sys_clk_pin * 1.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 20097 paths analyzed, 9173 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.583ns.
--------------------------------------------------------------------------------

Paths for end point system_i/readfgcop_0/readfgcop_0/ADDR_MB_16 (SLICE_X20Y89.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_Out_0 (FF)
  Destination:          system_i/readfgcop_0/readfgcop_0/ADDR_MB_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.371ns (Levels of Logic = 2)
  Clock Path Skew:      -0.130ns (1.290 - 1.420)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_Out_0 to system_i/readfgcop_0/readfgcop_0/ADDR_MB_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.CQ      Tcko                  0.450   system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_Out<0>
                                                       system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_Out_0
    SLICE_X26Y43.A1      net (fanout=2)        1.832   system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_Out<0>
    SLICE_X26Y43.A       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/PI_RdFIFO_Flush_tmp<2>
                                                       system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Exists1_INV_0
    SLICE_X26Y74.A3      net (fanout=6)        1.895   system_i/microblaze_0_to_readfgcop_0_FSL_S_Exists
    SLICE_X26Y74.A       Tilo                  0.094   system_i/readfgcop_0_XIL_NPI_AddrReq
                                                       system_i/readfgcop_0/readfgcop_0/latency_counter_mux0000<0>41
    SLICE_X20Y89.CE      net (fanout=21)       2.780   readfgcop_0_FSL_S_Read_pin_OBUF
    SLICE_X20Y89.CLK     Tceck                 0.226   readfgcop_0_XIL_NPI_Addr_pin_16_OBUF
                                                       system_i/readfgcop_0/readfgcop_0/ADDR_MB_16
    -------------------------------------------------  ---------------------------
    Total                                      7.371ns (0.864ns logic, 6.507ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/readfgcop_0/readfgcop_0/state_FSM_FFd5 (FF)
  Destination:          system_i/readfgcop_0/readfgcop_0/ADDR_MB_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.172ns (Levels of Logic = 1)
  Clock Path Skew:      -0.256ns (1.290 - 1.546)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/readfgcop_0/readfgcop_0/state_FSM_FFd5 to system_i/readfgcop_0/readfgcop_0/ADDR_MB_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y40.DQ      Tcko                  0.450   system_i/readfgcop_0/readfgcop_0/state_FSM_FFd5
                                                       system_i/readfgcop_0/readfgcop_0/state_FSM_FFd5
    SLICE_X26Y74.A1      net (fanout=5)        2.622   system_i/readfgcop_0/readfgcop_0/state_FSM_FFd5
    SLICE_X26Y74.A       Tilo                  0.094   system_i/readfgcop_0_XIL_NPI_AddrReq
                                                       system_i/readfgcop_0/readfgcop_0/latency_counter_mux0000<0>41
    SLICE_X20Y89.CE      net (fanout=21)       2.780   readfgcop_0_FSL_S_Read_pin_OBUF
    SLICE_X20Y89.CLK     Tceck                 0.226   readfgcop_0_XIL_NPI_Addr_pin_16_OBUF
                                                       system_i/readfgcop_0/readfgcop_0/ADDR_MB_16
    -------------------------------------------------  ---------------------------
    Total                                      6.172ns (0.770ns logic, 5.402ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i (SLICE_X45Y122.CX), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/clk_1_to_1 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.360ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (1.341 - 1.352)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/clk_1_to_1 to system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y95.AQ      Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/clk_1_to_1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/clk_1_to_1
    SLICE_X53Y144.A3     net (fanout=35)       3.525   system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/clk_1_to_1
    SLICE_X53Y144.A      Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i_mux0001
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i_mux000187
    SLICE_X53Y144.B6     net (fanout=1)        0.135   system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i_mux000187
    SLICE_X53Y144.B      Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i_mux0001
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i_mux0001171
    SLICE_X45Y122.CX     net (fanout=3)        3.058   system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i_mux0001
    SLICE_X45Y122.CLK    Tdick                 0.004   system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i
    -------------------------------------------------  ---------------------------
    Total                                      7.360ns (0.642ns logic, 6.718ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/new_count_3 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.924ns (Levels of Logic = 3)
  Clock Path Skew:      -0.114ns (1.341 - 1.455)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/new_count_3 to system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y145.DQ     Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/new_count<3>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/new_count_3
    SLICE_X52Y144.A2     net (fanout=4)        1.138   system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/new_count<3>
    SLICE_X52Y144.A      Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i_mux000150
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i_mux000150
    SLICE_X53Y144.A1     net (fanout=1)        0.857   system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i_mux000150
    SLICE_X53Y144.A      Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i_mux0001
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i_mux000187
    SLICE_X53Y144.B6     net (fanout=1)        0.135   system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i_mux000187
    SLICE_X53Y144.B      Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i_mux0001
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i_mux0001171
    SLICE_X45Y122.CX     net (fanout=3)        3.058   system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i_mux0001
    SLICE_X45Y122.CLK    Tdick                 0.004   system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i
    -------------------------------------------------  ---------------------------
    Total                                      5.924ns (0.736ns logic, 5.188ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/new_count_0 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.580ns (Levels of Logic = 3)
  Clock Path Skew:      -0.114ns (1.341 - 1.455)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/new_count_0 to system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y145.AQ     Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/new_count<3>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/new_count_0
    SLICE_X52Y144.A3     net (fanout=7)        0.794   system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/new_count<0>
    SLICE_X52Y144.A      Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i_mux000150
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i_mux000150
    SLICE_X53Y144.A1     net (fanout=1)        0.857   system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i_mux000150
    SLICE_X53Y144.A      Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i_mux0001
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i_mux000187
    SLICE_X53Y144.B6     net (fanout=1)        0.135   system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i_mux000187
    SLICE_X53Y144.B      Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i_mux0001
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i_mux0001171
    SLICE_X45Y122.CX     net (fanout=3)        3.058   system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i_mux0001
    SLICE_X45Y122.CLK    Tdick                 0.004   system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i
    -------------------------------------------------  ---------------------------
    Total                                      5.580ns (0.736ns logic, 4.844ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Paths for end point system_i/readfgcop_0/readfgcop_0/ADDR_MB_19 (SLICE_X16Y89.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_Out_0 (FF)
  Destination:          system_i/readfgcop_0/readfgcop_0/ADDR_MB_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.243ns (Levels of Logic = 2)
  Clock Path Skew:      -0.126ns (1.294 - 1.420)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_Out_0 to system_i/readfgcop_0/readfgcop_0/ADDR_MB_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.CQ      Tcko                  0.450   system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_Out<0>
                                                       system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_Out_0
    SLICE_X26Y43.A1      net (fanout=2)        1.832   system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Empty_Out<0>
    SLICE_X26Y43.A       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/PI_RdFIFO_Flush_tmp<2>
                                                       system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Exists1_INV_0
    SLICE_X26Y74.A3      net (fanout=6)        1.895   system_i/microblaze_0_to_readfgcop_0_FSL_S_Exists
    SLICE_X26Y74.A       Tilo                  0.094   system_i/readfgcop_0_XIL_NPI_AddrReq
                                                       system_i/readfgcop_0/readfgcop_0/latency_counter_mux0000<0>41
    SLICE_X16Y89.CE      net (fanout=21)       2.652   readfgcop_0_FSL_S_Read_pin_OBUF
    SLICE_X16Y89.CLK     Tceck                 0.226   readfgcop_0_XIL_NPI_Addr_pin_19_OBUF
                                                       system_i/readfgcop_0/readfgcop_0/ADDR_MB_19
    -------------------------------------------------  ---------------------------
    Total                                      7.243ns (0.864ns logic, 6.379ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/readfgcop_0/readfgcop_0/state_FSM_FFd5 (FF)
  Destination:          system_i/readfgcop_0/readfgcop_0/ADDR_MB_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.044ns (Levels of Logic = 1)
  Clock Path Skew:      -0.252ns (1.294 - 1.546)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/readfgcop_0/readfgcop_0/state_FSM_FFd5 to system_i/readfgcop_0/readfgcop_0/ADDR_MB_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y40.DQ      Tcko                  0.450   system_i/readfgcop_0/readfgcop_0/state_FSM_FFd5
                                                       system_i/readfgcop_0/readfgcop_0/state_FSM_FFd5
    SLICE_X26Y74.A1      net (fanout=5)        2.622   system_i/readfgcop_0/readfgcop_0/state_FSM_FFd5
    SLICE_X26Y74.A       Tilo                  0.094   system_i/readfgcop_0_XIL_NPI_AddrReq
                                                       system_i/readfgcop_0/readfgcop_0/latency_counter_mux0000<0>41
    SLICE_X16Y89.CE      net (fanout=21)       2.652   readfgcop_0_FSL_S_Read_pin_OBUF
    SLICE_X16Y89.CLK     Tceck                 0.226   readfgcop_0_XIL_NPI_Addr_pin_19_OBUF
                                                       system_i/readfgcop_0/readfgcop_0/ADDR_MB_19
    -------------------------------------------------  ---------------------------
    Total                                      6.044ns (0.770ns logic, 5.274ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 = PERIOD
        TIMEGRP
        "system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1"
        TS_sys_clk_pin * 1.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_31 (SLICE_X34Y59.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_31 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.499ns (Levels of Logic = 0)
  Clock Path Skew:      0.283ns (3.695 - 3.412)
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_31 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y59.CQ      Tcko                  0.414   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly<32>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_31
    SLICE_X34Y59.DX      net (fanout=2)        0.304   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly<31>
    SLICE_X34Y59.CLK     Tckdi       (-Th)     0.219   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1<31>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_31
    -------------------------------------------------  ---------------------------
    Total                                      0.499ns (0.195ns logic, 0.304ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (SLICE_X36Y49.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[4].u_ff_cal_rden_dly (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.470ns (Levels of Logic = 1)
  Clock Path Skew:      0.253ns (3.632 - 3.379)
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[4].u_ff_cal_rden_dly to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y50.AQ      Tcko                  0.414   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r<4>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[4].u_ff_cal_rden_dly
    SLICE_X36Y49.A6      net (fanout=1)        0.275   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r<4>
    SLICE_X36Y49.CLK     Tah         (-Th)     0.219   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.470ns (0.195ns logic, 0.275ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_10 (SLICE_X32Y54.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_10 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.473ns (Levels of Logic = 0)
  Clock Path Skew:      0.239ns (3.671 - 3.432)
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_10 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y54.CQ      Tcko                  0.414   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly<11>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_10
    SLICE_X32Y54.CX      net (fanout=2)        0.289   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly<10>
    SLICE_X32Y54.CLK     Tckdi       (-Th)     0.230   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1<11>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_10
    -------------------------------------------------  ---------------------------
    Total                                      0.473ns (0.184ns logic, 0.289ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 = PERIOD
        TIMEGRP
        "system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1"
        TS_sys_clk_pin * 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.450ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.275ns (Torpwh)
  Physical resource: fpga_0_DDR2_SDRAM_DDR2_CS_n_pin_0_OBUF/REV
  Logical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_cs_n[0].gen_cs_n[0]..u_ff_cs_n/REV
  Location pin: OLOGIC_X0Y231.REV
  Clock network: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
--------------------------------------------------------------------------------
Slack: 5.450ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.275ns (Torpwh)
  Physical resource: fpga_0_DDR2_SDRAM_DDR2_CS_n_pin_1_OBUF/REV
  Logical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_cs_n[1].gen_cs_n[0]..u_ff_cs_n/REV
  Location pin: OLOGIC_X0Y234.REV
  Clock network: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_oddr_dqs/N2/SR
  Logical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_tri_state_dqs/N0/SR
  Location pin: OLOGIC_X0Y96.SR
  Clock network: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD       
  TIMEGRP         
"system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2"         
TS_sys_clk_pin * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
        TIMEGRP
        "system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2"
        TS_sys_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST/I0
  Logical resource: system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 = PERIOD       
  TIMEGRP         
"system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3"         
TS_sys_clk_pin * 0.625 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 400054 paths analyzed, 15896 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.638ns.
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_1 (SLICE_X45Y154.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.987ns (Levels of Logic = 1)
  Clock Path Skew:      -0.121ns (3.498 - 3.619)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    system_i/clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y83.AQ      Tcko                  0.471   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X38Y141.A4     net (fanout=216)      4.804   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X38Y141.A      Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or00001
    SLICE_X45Y154.SR     net (fanout=3)        1.071   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000
    SLICE_X45Y154.CLK    Tsrck                 0.547   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r<3>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_1
    -------------------------------------------------  ---------------------------
    Total                                      6.987ns (1.112ns logic, 5.875ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_1 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.792ns (Levels of Logic = 1)
  Clock Path Skew:      -0.137ns (1.394 - 1.531)
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y116.CQ     Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27
    SLICE_X38Y141.A6     net (fanout=3)        1.630   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27
    SLICE_X38Y141.A      Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or00001
    SLICE_X45Y154.SR     net (fanout=3)        1.071   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000
    SLICE_X45Y154.CLK    Tsrck                 0.547   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r<3>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_1
    -------------------------------------------------  ---------------------------
    Total                                      3.792ns (1.091ns logic, 2.701ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_2 (SLICE_X45Y154.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.987ns (Levels of Logic = 1)
  Clock Path Skew:      -0.121ns (3.498 - 3.619)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    system_i/clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y83.AQ      Tcko                  0.471   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X38Y141.A4     net (fanout=216)      4.804   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X38Y141.A      Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or00001
    SLICE_X45Y154.SR     net (fanout=3)        1.071   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000
    SLICE_X45Y154.CLK    Tsrck                 0.547   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r<3>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_2
    -------------------------------------------------  ---------------------------
    Total                                      6.987ns (1.112ns logic, 5.875ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_2 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.792ns (Levels of Logic = 1)
  Clock Path Skew:      -0.137ns (1.394 - 1.531)
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y116.CQ     Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27
    SLICE_X38Y141.A6     net (fanout=3)        1.630   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27
    SLICE_X38Y141.A      Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or00001
    SLICE_X45Y154.SR     net (fanout=3)        1.071   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000
    SLICE_X45Y154.CLK    Tsrck                 0.547   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r<3>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_2
    -------------------------------------------------  ---------------------------
    Total                                      3.792ns (1.091ns logic, 2.701ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_3 (SLICE_X45Y154.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.987ns (Levels of Logic = 1)
  Clock Path Skew:      -0.121ns (3.498 - 3.619)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    system_i/clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y83.AQ      Tcko                  0.471   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X38Y141.A4     net (fanout=216)      4.804   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X38Y141.A      Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or00001
    SLICE_X45Y154.SR     net (fanout=3)        1.071   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000
    SLICE_X45Y154.CLK    Tsrck                 0.547   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r<3>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_3
    -------------------------------------------------  ---------------------------
    Total                                      6.987ns (1.112ns logic, 5.875ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_3 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.792ns (Levels of Logic = 1)
  Clock Path Skew:      -0.137ns (1.394 - 1.531)
  Source Clock:         system_i/clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y116.CQ     Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27
    SLICE_X38Y141.A6     net (fanout=3)        1.630   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27
    SLICE_X38Y141.A      Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or00001
    SLICE_X45Y154.SR     net (fanout=3)        1.071   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000
    SLICE_X45Y154.CLK    Tsrck                 0.547   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r<3>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_3
    -------------------------------------------------  ---------------------------
    Total                                      3.792ns (1.091ns logic, 2.701ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 = PERIOD
        TIMEGRP
        "system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3"
        TS_sys_clk_pin * 0.625 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cke_200us_cnt_en_r (SLICE_X30Y140.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/ctrl_ref_flag_r (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cke_200us_cnt_en_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.472ns (Levels of Logic = 0)
  Clock Path Skew:      0.259ns (3.843 - 3.584)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 16.000ns
  Destination Clock:    system_i/clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/ctrl_ref_flag_r to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cke_200us_cnt_en_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y140.AQ     Tcko                  0.414   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/ctrl_ref_flag_r
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/ctrl_ref_flag_r
    SLICE_X30Y140.AX     net (fanout=1)        0.294   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/ctrl_ref_flag_r
    SLICE_X30Y140.CLK    Tckdi       (-Th)     0.236   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cke_200us_cnt_en_r
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cke_200us_cnt_en_r
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.178ns logic, 0.294ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_valid_stgd (SLICE_X20Y60.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.196ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r1 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_valid_stgd (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.643ns (Levels of Logic = 0)
  Clock Path Skew:      0.236ns (3.668 - 3.432)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 16.000ns
  Destination Clock:    system_i/clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r1 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_valid_stgd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y60.AQ      Tcko                  0.414   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r1
    SLICE_X20Y60.AX      net (fanout=1)        0.465   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r1
    SLICE_X20Y60.CLK     Tckdi       (-Th)     0.236   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_valid_stgd
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_valid_stgd
    -------------------------------------------------  ---------------------------
    Total                                      0.643ns (0.178ns logic, 0.465ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack (SLICE_X44Y122.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.264ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.736ns (Levels of Logic = 0)
  Clock Path Skew:      0.261ns (3.706 - 3.445)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 16.000ns
  Destination Clock:    system_i/clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i to system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y122.CQ     Tcko                  0.414   system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i
    SLICE_X44Y122.CE     net (fanout=4)        0.278   system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i
    SLICE_X44Y122.CLK    Tckce       (-Th)    -0.044   system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack
    -------------------------------------------------  ---------------------------
    Total                                      0.736ns (0.458ns logic, 0.278ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 = PERIOD
        TIMEGRP
        "system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3"
        TS_sys_clk_pin * 0.625 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.001ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[58].u_iob_dq/u_idelay_dq/C
  Logical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[58].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y275.C
  Clock network: system_i/clk_62_5000MHzPLL0
--------------------------------------------------------------------------------
Slack: 12.001ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C
  Logical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C
  Location pin: IODELAY_X0Y58.C
  Clock network: system_i/clk_62_5000MHzPLL0
--------------------------------------------------------------------------------
Slack: 12.001ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/u_idelay_dq/C
  Logical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y57.C
  Clock network: system_i/clk_62_5000MHzPLL0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4 = PERIOD       
  TIMEGRP         
"system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4"         
TS_sys_clk_pin * 0.625 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 23465 paths analyzed, 2845 endpoints analyzed, 35 failing endpoints
 35 timing errors detected. (35 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.618ns.
--------------------------------------------------------------------------------

Paths for end point bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X2Y9.WEAU1), 130 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/POR_FF_I (FF)
  Destination:          bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.971ns (Levels of Logic = 11)
  Clock Path Skew:      -0.127ns (3.489 - 3.616)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clock_generator_0_CLKOUT4_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/POR_FF_I to bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y55.DQ        Tcko                  0.471   system_i/readbgcop_0_to_microblaze_0_LMB_Rst
                                                         system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/POR_FF_I
    SLICE_X69Y55.B5        net (fanout=5)        0.373   system_i/readbgcop_0_to_microblaze_0_LMB_Rst
    SLICE_X69Y55.B         Tilo                  0.094   system_i/readbgcop_0/readbgcop_0/state_FSM_FFd5
                                                         system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/FSL_M_Full1
    SLICE_X74Y54.A6        net (fanout=3)        0.594   system_i/readbgcop_0_to_microblaze_0_FSL_M_Full
    SLICE_X74Y54.A         Tilo                  0.094   ila/U0/iDATA<65>
                                                         system_i/readbgcop_0/readbgcop_0/FSL_M_Write1
    SLICE_X74Y53.D4        net (fanout=106)      0.683   readbgcop_0_FSL_M_Write_pin_OBUF
    SLICE_X74Y53.D         Tilo                  0.094   ila/U0/iDATA<60>
                                                         inbg<3>1
    SLICE_X75Y54.D1        net (fanout=1)        0.848   inbg<3>
    SLICE_X75Y54.D         Tilo                  0.094   count_and000061
                                                         count_and000061
    SLICE_X75Y54.C6        net (fanout=1)        0.139   count_and000061
    SLICE_X75Y54.C         Tilo                  0.094   count_and000061
                                                         count_and0000131
    SLICE_X74Y52.D6        net (fanout=1)        0.422   count_and0000131
    SLICE_X74Y52.D         Tilo                  0.094   count_and0000239
                                                         count_and0000239
    SLICE_X74Y52.C6        net (fanout=1)        0.153   count_and0000239
    SLICE_X74Y52.C         Tilo                  0.094   count_and0000239
                                                         count_and0000349
    SLICE_X79Y52.D6        net (fanout=1)        0.301   count_and0000349
    SLICE_X79Y52.D         Tilo                  0.094   count_and0000459
                                                         count_and0000459
    SLICE_X79Y52.C6        net (fanout=1)        0.139   count_and0000459
    SLICE_X79Y52.C         Tilo                  0.094   count_and0000459
                                                         count_and0000569
    SLICE_X86Y51.C5        net (fanout=1)        0.578   count_and0000569
    SLICE_X86Y51.C         Tilo                  0.094   buffered_bg
                                                         buffered_bg1
    SLICE_X88Y52.B6        net (fanout=4)        0.493   buffered_bg
    SLICE_X88Y52.B         Tilo                  0.094   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_not0001
                                                         bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/ram_wr_en_i1
    RAMB36_X2Y9.WEAU1      net (fanout=76)       1.119   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_not0001
    RAMB36_X2Y9.CLKARDCLKU Trcck_WEA             0.624   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                         bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                        7.971ns (2.129ns logic, 5.842ns route)
                                                         (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out_0 (FF)
  Destination:          bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.893ns (Levels of Logic = 11)
  Clock Path Skew:      -0.130ns (3.489 - 3.619)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clock_generator_0_CLKOUT4_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out_0 to bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y56.AQ        Tcko                  0.471   system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out<0>
                                                         system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out_0
    SLICE_X69Y55.B6        net (fanout=2)        0.295   system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out<0>
    SLICE_X69Y55.B         Tilo                  0.094   system_i/readbgcop_0/readbgcop_0/state_FSM_FFd5
                                                         system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/FSL_M_Full1
    SLICE_X74Y54.A6        net (fanout=3)        0.594   system_i/readbgcop_0_to_microblaze_0_FSL_M_Full
    SLICE_X74Y54.A         Tilo                  0.094   ila/U0/iDATA<65>
                                                         system_i/readbgcop_0/readbgcop_0/FSL_M_Write1
    SLICE_X74Y53.D4        net (fanout=106)      0.683   readbgcop_0_FSL_M_Write_pin_OBUF
    SLICE_X74Y53.D         Tilo                  0.094   ila/U0/iDATA<60>
                                                         inbg<3>1
    SLICE_X75Y54.D1        net (fanout=1)        0.848   inbg<3>
    SLICE_X75Y54.D         Tilo                  0.094   count_and000061
                                                         count_and000061
    SLICE_X75Y54.C6        net (fanout=1)        0.139   count_and000061
    SLICE_X75Y54.C         Tilo                  0.094   count_and000061
                                                         count_and0000131
    SLICE_X74Y52.D6        net (fanout=1)        0.422   count_and0000131
    SLICE_X74Y52.D         Tilo                  0.094   count_and0000239
                                                         count_and0000239
    SLICE_X74Y52.C6        net (fanout=1)        0.153   count_and0000239
    SLICE_X74Y52.C         Tilo                  0.094   count_and0000239
                                                         count_and0000349
    SLICE_X79Y52.D6        net (fanout=1)        0.301   count_and0000349
    SLICE_X79Y52.D         Tilo                  0.094   count_and0000459
                                                         count_and0000459
    SLICE_X79Y52.C6        net (fanout=1)        0.139   count_and0000459
    SLICE_X79Y52.C         Tilo                  0.094   count_and0000459
                                                         count_and0000569
    SLICE_X86Y51.C5        net (fanout=1)        0.578   count_and0000569
    SLICE_X86Y51.C         Tilo                  0.094   buffered_bg
                                                         buffered_bg1
    SLICE_X88Y52.B6        net (fanout=4)        0.493   buffered_bg
    SLICE_X88Y52.B         Tilo                  0.094   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_not0001
                                                         bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/ram_wr_en_i1
    RAMB36_X2Y9.WEAU1      net (fanout=76)       1.119   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_not0001
    RAMB36_X2Y9.CLKARDCLKU Trcck_WEA             0.624   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                         bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                        7.893ns (2.129ns logic, 5.764ns route)
                                                         (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/POR_FF_I (FF)
  Destination:          bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.722ns (Levels of Logic = 11)
  Clock Path Skew:      -0.127ns (3.489 - 3.616)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clock_generator_0_CLKOUT4_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/POR_FF_I to bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y55.DQ        Tcko                  0.471   system_i/readbgcop_0_to_microblaze_0_LMB_Rst
                                                         system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/POR_FF_I
    SLICE_X69Y55.B5        net (fanout=5)        0.373   system_i/readbgcop_0_to_microblaze_0_LMB_Rst
    SLICE_X69Y55.B         Tilo                  0.094   system_i/readbgcop_0/readbgcop_0/state_FSM_FFd5
                                                         system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/FSL_M_Full1
    SLICE_X74Y54.A6        net (fanout=3)        0.594   system_i/readbgcop_0_to_microblaze_0_FSL_M_Full
    SLICE_X74Y54.A         Tilo                  0.094   ila/U0/iDATA<65>
                                                         system_i/readbgcop_0/readbgcop_0/FSL_M_Write1
    SLICE_X77Y54.B5        net (fanout=106)      0.530   readbgcop_0_FSL_M_Write_pin_OBUF
    SLICE_X77Y54.B         Tilo                  0.094   ila/U0/iDATA<63>
                                                         inbg<1>1
    SLICE_X75Y54.D2        net (fanout=1)        0.752   inbg<1>
    SLICE_X75Y54.D         Tilo                  0.094   count_and000061
                                                         count_and000061
    SLICE_X75Y54.C6        net (fanout=1)        0.139   count_and000061
    SLICE_X75Y54.C         Tilo                  0.094   count_and000061
                                                         count_and0000131
    SLICE_X74Y52.D6        net (fanout=1)        0.422   count_and0000131
    SLICE_X74Y52.D         Tilo                  0.094   count_and0000239
                                                         count_and0000239
    SLICE_X74Y52.C6        net (fanout=1)        0.153   count_and0000239
    SLICE_X74Y52.C         Tilo                  0.094   count_and0000239
                                                         count_and0000349
    SLICE_X79Y52.D6        net (fanout=1)        0.301   count_and0000349
    SLICE_X79Y52.D         Tilo                  0.094   count_and0000459
                                                         count_and0000459
    SLICE_X79Y52.C6        net (fanout=1)        0.139   count_and0000459
    SLICE_X79Y52.C         Tilo                  0.094   count_and0000459
                                                         count_and0000569
    SLICE_X86Y51.C5        net (fanout=1)        0.578   count_and0000569
    SLICE_X86Y51.C         Tilo                  0.094   buffered_bg
                                                         buffered_bg1
    SLICE_X88Y52.B6        net (fanout=4)        0.493   buffered_bg
    SLICE_X88Y52.B         Tilo                  0.094   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_not0001
                                                         bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/ram_wr_en_i1
    RAMB36_X2Y9.WEAU1      net (fanout=76)       1.119   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_not0001
    RAMB36_X2Y9.CLKARDCLKU Trcck_WEA             0.624   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                         bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                        7.722ns (2.129ns logic, 5.593ns route)
                                                         (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X2Y11.WEAL2), 130 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/POR_FF_I (FF)
  Destination:          bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.993ns (Levels of Logic = 11)
  Clock Path Skew:      -0.104ns (3.512 - 3.616)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clock_generator_0_CLKOUT4_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/POR_FF_I to bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y55.DQ         Tcko                  0.471   system_i/readbgcop_0_to_microblaze_0_LMB_Rst
                                                          system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/POR_FF_I
    SLICE_X69Y55.B5         net (fanout=5)        0.373   system_i/readbgcop_0_to_microblaze_0_LMB_Rst
    SLICE_X69Y55.B          Tilo                  0.094   system_i/readbgcop_0/readbgcop_0/state_FSM_FFd5
                                                          system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/FSL_M_Full1
    SLICE_X74Y54.A6         net (fanout=3)        0.594   system_i/readbgcop_0_to_microblaze_0_FSL_M_Full
    SLICE_X74Y54.A          Tilo                  0.094   ila/U0/iDATA<65>
                                                          system_i/readbgcop_0/readbgcop_0/FSL_M_Write1
    SLICE_X74Y53.D4         net (fanout=106)      0.683   readbgcop_0_FSL_M_Write_pin_OBUF
    SLICE_X74Y53.D          Tilo                  0.094   ila/U0/iDATA<60>
                                                          inbg<3>1
    SLICE_X75Y54.D1         net (fanout=1)        0.848   inbg<3>
    SLICE_X75Y54.D          Tilo                  0.094   count_and000061
                                                          count_and000061
    SLICE_X75Y54.C6         net (fanout=1)        0.139   count_and000061
    SLICE_X75Y54.C          Tilo                  0.094   count_and000061
                                                          count_and0000131
    SLICE_X74Y52.D6         net (fanout=1)        0.422   count_and0000131
    SLICE_X74Y52.D          Tilo                  0.094   count_and0000239
                                                          count_and0000239
    SLICE_X74Y52.C6         net (fanout=1)        0.153   count_and0000239
    SLICE_X74Y52.C          Tilo                  0.094   count_and0000239
                                                          count_and0000349
    SLICE_X79Y52.D6         net (fanout=1)        0.301   count_and0000349
    SLICE_X79Y52.D          Tilo                  0.094   count_and0000459
                                                          count_and0000459
    SLICE_X79Y52.C6         net (fanout=1)        0.139   count_and0000459
    SLICE_X79Y52.C          Tilo                  0.094   count_and0000459
                                                          count_and0000569
    SLICE_X86Y51.C5         net (fanout=1)        0.578   count_and0000569
    SLICE_X86Y51.C          Tilo                  0.094   buffered_bg
                                                          buffered_bg1
    SLICE_X88Y52.B6         net (fanout=4)        0.493   buffered_bg
    SLICE_X88Y52.B          Tilo                  0.094   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_not0001
                                                          bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/ram_wr_en_i1
    RAMB36_X2Y11.WEAL2      net (fanout=76)       1.141   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_not0001
    RAMB36_X2Y11.CLKARDCLKL Trcck_WEA             0.624   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         7.993ns (2.129ns logic, 5.864ns route)
                                                          (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out_0 (FF)
  Destination:          bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.915ns (Levels of Logic = 11)
  Clock Path Skew:      -0.107ns (3.512 - 3.619)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clock_generator_0_CLKOUT4_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out_0 to bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y56.AQ         Tcko                  0.471   system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out<0>
                                                          system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out_0
    SLICE_X69Y55.B6         net (fanout=2)        0.295   system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out<0>
    SLICE_X69Y55.B          Tilo                  0.094   system_i/readbgcop_0/readbgcop_0/state_FSM_FFd5
                                                          system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/FSL_M_Full1
    SLICE_X74Y54.A6         net (fanout=3)        0.594   system_i/readbgcop_0_to_microblaze_0_FSL_M_Full
    SLICE_X74Y54.A          Tilo                  0.094   ila/U0/iDATA<65>
                                                          system_i/readbgcop_0/readbgcop_0/FSL_M_Write1
    SLICE_X74Y53.D4         net (fanout=106)      0.683   readbgcop_0_FSL_M_Write_pin_OBUF
    SLICE_X74Y53.D          Tilo                  0.094   ila/U0/iDATA<60>
                                                          inbg<3>1
    SLICE_X75Y54.D1         net (fanout=1)        0.848   inbg<3>
    SLICE_X75Y54.D          Tilo                  0.094   count_and000061
                                                          count_and000061
    SLICE_X75Y54.C6         net (fanout=1)        0.139   count_and000061
    SLICE_X75Y54.C          Tilo                  0.094   count_and000061
                                                          count_and0000131
    SLICE_X74Y52.D6         net (fanout=1)        0.422   count_and0000131
    SLICE_X74Y52.D          Tilo                  0.094   count_and0000239
                                                          count_and0000239
    SLICE_X74Y52.C6         net (fanout=1)        0.153   count_and0000239
    SLICE_X74Y52.C          Tilo                  0.094   count_and0000239
                                                          count_and0000349
    SLICE_X79Y52.D6         net (fanout=1)        0.301   count_and0000349
    SLICE_X79Y52.D          Tilo                  0.094   count_and0000459
                                                          count_and0000459
    SLICE_X79Y52.C6         net (fanout=1)        0.139   count_and0000459
    SLICE_X79Y52.C          Tilo                  0.094   count_and0000459
                                                          count_and0000569
    SLICE_X86Y51.C5         net (fanout=1)        0.578   count_and0000569
    SLICE_X86Y51.C          Tilo                  0.094   buffered_bg
                                                          buffered_bg1
    SLICE_X88Y52.B6         net (fanout=4)        0.493   buffered_bg
    SLICE_X88Y52.B          Tilo                  0.094   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_not0001
                                                          bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/ram_wr_en_i1
    RAMB36_X2Y11.WEAL2      net (fanout=76)       1.141   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_not0001
    RAMB36_X2Y11.CLKARDCLKL Trcck_WEA             0.624   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         7.915ns (2.129ns logic, 5.786ns route)
                                                          (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/POR_FF_I (FF)
  Destination:          bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.744ns (Levels of Logic = 11)
  Clock Path Skew:      -0.104ns (3.512 - 3.616)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clock_generator_0_CLKOUT4_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/POR_FF_I to bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y55.DQ         Tcko                  0.471   system_i/readbgcop_0_to_microblaze_0_LMB_Rst
                                                          system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/POR_FF_I
    SLICE_X69Y55.B5         net (fanout=5)        0.373   system_i/readbgcop_0_to_microblaze_0_LMB_Rst
    SLICE_X69Y55.B          Tilo                  0.094   system_i/readbgcop_0/readbgcop_0/state_FSM_FFd5
                                                          system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/FSL_M_Full1
    SLICE_X74Y54.A6         net (fanout=3)        0.594   system_i/readbgcop_0_to_microblaze_0_FSL_M_Full
    SLICE_X74Y54.A          Tilo                  0.094   ila/U0/iDATA<65>
                                                          system_i/readbgcop_0/readbgcop_0/FSL_M_Write1
    SLICE_X77Y54.B5         net (fanout=106)      0.530   readbgcop_0_FSL_M_Write_pin_OBUF
    SLICE_X77Y54.B          Tilo                  0.094   ila/U0/iDATA<63>
                                                          inbg<1>1
    SLICE_X75Y54.D2         net (fanout=1)        0.752   inbg<1>
    SLICE_X75Y54.D          Tilo                  0.094   count_and000061
                                                          count_and000061
    SLICE_X75Y54.C6         net (fanout=1)        0.139   count_and000061
    SLICE_X75Y54.C          Tilo                  0.094   count_and000061
                                                          count_and0000131
    SLICE_X74Y52.D6         net (fanout=1)        0.422   count_and0000131
    SLICE_X74Y52.D          Tilo                  0.094   count_and0000239
                                                          count_and0000239
    SLICE_X74Y52.C6         net (fanout=1)        0.153   count_and0000239
    SLICE_X74Y52.C          Tilo                  0.094   count_and0000239
                                                          count_and0000349
    SLICE_X79Y52.D6         net (fanout=1)        0.301   count_and0000349
    SLICE_X79Y52.D          Tilo                  0.094   count_and0000459
                                                          count_and0000459
    SLICE_X79Y52.C6         net (fanout=1)        0.139   count_and0000459
    SLICE_X79Y52.C          Tilo                  0.094   count_and0000459
                                                          count_and0000569
    SLICE_X86Y51.C5         net (fanout=1)        0.578   count_and0000569
    SLICE_X86Y51.C          Tilo                  0.094   buffered_bg
                                                          buffered_bg1
    SLICE_X88Y52.B6         net (fanout=4)        0.493   buffered_bg
    SLICE_X88Y52.B          Tilo                  0.094   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_not0001
                                                          bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/ram_wr_en_i1
    RAMB36_X2Y11.WEAL2      net (fanout=76)       1.141   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_not0001
    RAMB36_X2Y11.CLKARDCLKL Trcck_WEA             0.624   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         7.744ns (2.129ns logic, 5.615ns route)
                                                          (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X2Y11.WEAL3), 130 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/POR_FF_I (FF)
  Destination:          bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.993ns (Levels of Logic = 11)
  Clock Path Skew:      -0.104ns (3.512 - 3.616)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clock_generator_0_CLKOUT4_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/POR_FF_I to bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y55.DQ         Tcko                  0.471   system_i/readbgcop_0_to_microblaze_0_LMB_Rst
                                                          system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/POR_FF_I
    SLICE_X69Y55.B5         net (fanout=5)        0.373   system_i/readbgcop_0_to_microblaze_0_LMB_Rst
    SLICE_X69Y55.B          Tilo                  0.094   system_i/readbgcop_0/readbgcop_0/state_FSM_FFd5
                                                          system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/FSL_M_Full1
    SLICE_X74Y54.A6         net (fanout=3)        0.594   system_i/readbgcop_0_to_microblaze_0_FSL_M_Full
    SLICE_X74Y54.A          Tilo                  0.094   ila/U0/iDATA<65>
                                                          system_i/readbgcop_0/readbgcop_0/FSL_M_Write1
    SLICE_X74Y53.D4         net (fanout=106)      0.683   readbgcop_0_FSL_M_Write_pin_OBUF
    SLICE_X74Y53.D          Tilo                  0.094   ila/U0/iDATA<60>
                                                          inbg<3>1
    SLICE_X75Y54.D1         net (fanout=1)        0.848   inbg<3>
    SLICE_X75Y54.D          Tilo                  0.094   count_and000061
                                                          count_and000061
    SLICE_X75Y54.C6         net (fanout=1)        0.139   count_and000061
    SLICE_X75Y54.C          Tilo                  0.094   count_and000061
                                                          count_and0000131
    SLICE_X74Y52.D6         net (fanout=1)        0.422   count_and0000131
    SLICE_X74Y52.D          Tilo                  0.094   count_and0000239
                                                          count_and0000239
    SLICE_X74Y52.C6         net (fanout=1)        0.153   count_and0000239
    SLICE_X74Y52.C          Tilo                  0.094   count_and0000239
                                                          count_and0000349
    SLICE_X79Y52.D6         net (fanout=1)        0.301   count_and0000349
    SLICE_X79Y52.D          Tilo                  0.094   count_and0000459
                                                          count_and0000459
    SLICE_X79Y52.C6         net (fanout=1)        0.139   count_and0000459
    SLICE_X79Y52.C          Tilo                  0.094   count_and0000459
                                                          count_and0000569
    SLICE_X86Y51.C5         net (fanout=1)        0.578   count_and0000569
    SLICE_X86Y51.C          Tilo                  0.094   buffered_bg
                                                          buffered_bg1
    SLICE_X88Y52.B6         net (fanout=4)        0.493   buffered_bg
    SLICE_X88Y52.B          Tilo                  0.094   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_not0001
                                                          bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/ram_wr_en_i1
    RAMB36_X2Y11.WEAL3      net (fanout=76)       1.141   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_not0001
    RAMB36_X2Y11.CLKARDCLKL Trcck_WEA             0.624   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         7.993ns (2.129ns logic, 5.864ns route)
                                                          (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out_0 (FF)
  Destination:          bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.915ns (Levels of Logic = 11)
  Clock Path Skew:      -0.107ns (3.512 - 3.619)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clock_generator_0_CLKOUT4_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out_0 to bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y56.AQ         Tcko                  0.471   system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out<0>
                                                          system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out_0
    SLICE_X69Y55.B6         net (fanout=2)        0.295   system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Full_Out<0>
    SLICE_X69Y55.B          Tilo                  0.094   system_i/readbgcop_0/readbgcop_0/state_FSM_FFd5
                                                          system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/FSL_M_Full1
    SLICE_X74Y54.A6         net (fanout=3)        0.594   system_i/readbgcop_0_to_microblaze_0_FSL_M_Full
    SLICE_X74Y54.A          Tilo                  0.094   ila/U0/iDATA<65>
                                                          system_i/readbgcop_0/readbgcop_0/FSL_M_Write1
    SLICE_X74Y53.D4         net (fanout=106)      0.683   readbgcop_0_FSL_M_Write_pin_OBUF
    SLICE_X74Y53.D          Tilo                  0.094   ila/U0/iDATA<60>
                                                          inbg<3>1
    SLICE_X75Y54.D1         net (fanout=1)        0.848   inbg<3>
    SLICE_X75Y54.D          Tilo                  0.094   count_and000061
                                                          count_and000061
    SLICE_X75Y54.C6         net (fanout=1)        0.139   count_and000061
    SLICE_X75Y54.C          Tilo                  0.094   count_and000061
                                                          count_and0000131
    SLICE_X74Y52.D6         net (fanout=1)        0.422   count_and0000131
    SLICE_X74Y52.D          Tilo                  0.094   count_and0000239
                                                          count_and0000239
    SLICE_X74Y52.C6         net (fanout=1)        0.153   count_and0000239
    SLICE_X74Y52.C          Tilo                  0.094   count_and0000239
                                                          count_and0000349
    SLICE_X79Y52.D6         net (fanout=1)        0.301   count_and0000349
    SLICE_X79Y52.D          Tilo                  0.094   count_and0000459
                                                          count_and0000459
    SLICE_X79Y52.C6         net (fanout=1)        0.139   count_and0000459
    SLICE_X79Y52.C          Tilo                  0.094   count_and0000459
                                                          count_and0000569
    SLICE_X86Y51.C5         net (fanout=1)        0.578   count_and0000569
    SLICE_X86Y51.C          Tilo                  0.094   buffered_bg
                                                          buffered_bg1
    SLICE_X88Y52.B6         net (fanout=4)        0.493   buffered_bg
    SLICE_X88Y52.B          Tilo                  0.094   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_not0001
                                                          bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/ram_wr_en_i1
    RAMB36_X2Y11.WEAL3      net (fanout=76)       1.141   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_not0001
    RAMB36_X2Y11.CLKARDCLKL Trcck_WEA             0.624   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         7.915ns (2.129ns logic, 5.786ns route)
                                                          (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/POR_FF_I (FF)
  Destination:          bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.744ns (Levels of Logic = 11)
  Clock Path Skew:      -0.104ns (3.512 - 3.616)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clock_generator_0_CLKOUT4_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/POR_FF_I to bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y55.DQ         Tcko                  0.471   system_i/readbgcop_0_to_microblaze_0_LMB_Rst
                                                          system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/POR_FF_I
    SLICE_X69Y55.B5         net (fanout=5)        0.373   system_i/readbgcop_0_to_microblaze_0_LMB_Rst
    SLICE_X69Y55.B          Tilo                  0.094   system_i/readbgcop_0/readbgcop_0/state_FSM_FFd5
                                                          system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/FSL_M_Full1
    SLICE_X74Y54.A6         net (fanout=3)        0.594   system_i/readbgcop_0_to_microblaze_0_FSL_M_Full
    SLICE_X74Y54.A          Tilo                  0.094   ila/U0/iDATA<65>
                                                          system_i/readbgcop_0/readbgcop_0/FSL_M_Write1
    SLICE_X77Y54.B5         net (fanout=106)      0.530   readbgcop_0_FSL_M_Write_pin_OBUF
    SLICE_X77Y54.B          Tilo                  0.094   ila/U0/iDATA<63>
                                                          inbg<1>1
    SLICE_X75Y54.D2         net (fanout=1)        0.752   inbg<1>
    SLICE_X75Y54.D          Tilo                  0.094   count_and000061
                                                          count_and000061
    SLICE_X75Y54.C6         net (fanout=1)        0.139   count_and000061
    SLICE_X75Y54.C          Tilo                  0.094   count_and000061
                                                          count_and0000131
    SLICE_X74Y52.D6         net (fanout=1)        0.422   count_and0000131
    SLICE_X74Y52.D          Tilo                  0.094   count_and0000239
                                                          count_and0000239
    SLICE_X74Y52.C6         net (fanout=1)        0.153   count_and0000239
    SLICE_X74Y52.C          Tilo                  0.094   count_and0000239
                                                          count_and0000349
    SLICE_X79Y52.D6         net (fanout=1)        0.301   count_and0000349
    SLICE_X79Y52.D          Tilo                  0.094   count_and0000459
                                                          count_and0000459
    SLICE_X79Y52.C6         net (fanout=1)        0.139   count_and0000459
    SLICE_X79Y52.C          Tilo                  0.094   count_and0000459
                                                          count_and0000569
    SLICE_X86Y51.C5         net (fanout=1)        0.578   count_and0000569
    SLICE_X86Y51.C          Tilo                  0.094   buffered_bg
                                                          buffered_bg1
    SLICE_X88Y52.B6         net (fanout=4)        0.493   buffered_bg
    SLICE_X88Y52.B          Tilo                  0.094   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_not0001
                                                          bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/ram_wr_en_i1
    RAMB36_X2Y11.WEAL3      net (fanout=76)       1.141   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_not0001
    RAMB36_X2Y11.CLKARDCLKL Trcck_WEA             0.624   bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          bg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         7.744ns (2.129ns logic, 5.615ns route)
                                                          (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4 = PERIOD
        TIMEGRP
        "system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4"
        TS_sys_clk_pin * 0.625 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_DQ.G_DW[31].U_DQ (SLICE_X88Y80.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/readbgcop_0/readbgcop_0/ADDR_MB_31 (FF)
  Destination:          ila/U0/I_DQ.G_DW[31].U_DQ (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.501ns (Levels of Logic = 0)
  Clock Path Skew:      0.258ns (3.625 - 3.367)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 16.000ns
  Destination Clock:    clock_generator_0_CLKOUT4_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: system_i/readbgcop_0/readbgcop_0/ADDR_MB_31 to ila/U0/I_DQ.G_DW[31].U_DQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y83.BQ      Tcko                  0.433   readbgcop_0_XIL_NPI_Addr_pin_31_OBUF
                                                       system_i/readbgcop_0/readbgcop_0/ADDR_MB_31
    SLICE_X88Y80.DX      net (fanout=2)        0.298   readbgcop_0_XIL_NPI_Addr_pin_31_OBUF
    SLICE_X88Y80.CLK     Tckdi       (-Th)     0.230   ila/U0/iDATA<31>
                                                       ila/U0/I_DQ.G_DW[31].U_DQ
    -------------------------------------------------  ---------------------------
    Total                                      0.501ns (0.203ns logic, 0.298ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_DQ.G_DW[3].U_DQ (SLICE_X76Y73.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.164ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/readbgcop_0/readbgcop_0/ADDR_MB_3 (FF)
  Destination:          ila/U0/I_DQ.G_DW[3].U_DQ (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 0)
  Clock Path Skew:      0.241ns (3.567 - 3.326)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 16.000ns
  Destination Clock:    clock_generator_0_CLKOUT4_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: system_i/readbgcop_0/readbgcop_0/ADDR_MB_3 to ila/U0/I_DQ.G_DW[3].U_DQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y77.AQ      Tcko                  0.414   readbgcop_0_XIL_NPI_Addr_pin_3_OBUF
                                                       system_i/readbgcop_0/readbgcop_0/ADDR_MB_3
    SLICE_X76Y73.DX      net (fanout=4)        0.432   readbgcop_0_XIL_NPI_Addr_pin_3_OBUF
    SLICE_X76Y73.CLK     Tckdi       (-Th)     0.230   ila/U0/iDATA<3>
                                                       ila/U0/I_DQ.G_DW[3].U_DQ
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.184ns logic, 0.432ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_DQ.G_DW[28].U_DQ (SLICE_X88Y80.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.177ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/readbgcop_0/readbgcop_0/ADDR_MB_28 (FF)
  Destination:          ila/U0/I_DQ.G_DW[28].U_DQ (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.655ns (Levels of Logic = 0)
  Clock Path Skew:      0.267ns (3.625 - 3.358)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 16.000ns
  Destination Clock:    clock_generator_0_CLKOUT4_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: system_i/readbgcop_0/readbgcop_0/ADDR_MB_28 to ila/U0/I_DQ.G_DW[28].U_DQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y86.AQ      Tcko                  0.433   readbgcop_0_XIL_NPI_Addr_pin_28_OBUF
                                                       system_i/readbgcop_0/readbgcop_0/ADDR_MB_28
    SLICE_X88Y80.AX      net (fanout=2)        0.458   readbgcop_0_XIL_NPI_Addr_pin_28_OBUF
    SLICE_X88Y80.CLK     Tckdi       (-Th)     0.236   ila/U0/iDATA<31>
                                                       ila/U0/I_DQ.G_DW[28].U_DQ
    -------------------------------------------------  ---------------------------
    Total                                      0.655ns (0.197ns logic, 0.458ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4 = PERIOD
        TIMEGRP
        "system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4"
        TS_sys_clk_pin * 0.625 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.778ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Logical resource: fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Location pin: RAMB36_X0Y1.CLKARDCLKL
  Clock network: clock_generator_0_CLKOUT4_pin_OBUF
--------------------------------------------------------------------------------
Slack: 13.778ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Logical resource: fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Location pin: RAMB36_X0Y1.CLKBWRCLKL
  Clock network: clock_generator_0_CLKOUT4_pin_OBUF
--------------------------------------------------------------------------------
Slack: 13.778ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Logical resource: fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Location pin: RAMB36_X0Y1.REGCLKARDRCLKL
  Clock network: clock_generator_0_CLKOUT4_pin_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT5 = PERIOD       
  TIMEGRP         
"system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT5"         
TS_sys_clk_pin * 0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 460617815132 paths analyzed, 1646 endpoints analyzed, 140 failing endpoints
 140 timing errors detected. (140 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 143.235ns.
--------------------------------------------------------------------------------

Paths for end point pixelfeed/valid (SLICE_X72Y30.D6), 60456087636 paths
--------------------------------------------------------------------------------
Slack (setup path):     -24.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          pixelfeed/valid (FF)
  Requirement:          4.000ns
  Data Path Delay:      28.200ns (Levels of Logic = 18)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.232ns (3.447 - 3.679)
  Source Clock:         clock_generator_0_CLKOUT4_pin_OBUF rising at 16.000ns
  Destination Clock:    clock_generator_0_CLKOUT5_pin_OBUF rising at 20.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i to pixelfeed/valid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y28.DQ      Tcko                  0.450   fg_empty
                                                       fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X32Y33.B5      net (fanout=101)      1.868   fg_empty
    SLICE_X32Y33.B       Tilo                  0.094   fg_in<22>
                                                       fg_in<22>1
    SLICE_X69Y29.C4      net (fanout=4)        1.724   fg_in<22>
    SLICE_X69Y29.C       Tilo                  0.094   gs/r_euc_addsub0000<6>
                                                       gs/Madd_r_euc_addsub0000_xor<7>11
    DSP48_X0Y13.B7       net (fanout=2)        1.653   gs/r_euc_addsub0000<7>
    DSP48_X0Y13.P2       Tdspdo_BP_M           3.646   gs/Mmult_r_euc_mult0001
                                                       gs/Mmult_r_euc_mult0001
    SLICE_X30Y30.C4      net (fanout=2)        0.593   gs/r_euc<2>
    SLICE_X30Y30.COUT    Topcyc                0.409   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3c<4>
                                                       gs/Madd_euc_sum_addsub0002_lut<2>
                                                       gs/Madd_euc_sum_addsub0002_cy<3>
    SLICE_X30Y31.CIN     net (fanout=1)        0.000   gs/Madd_euc_sum_addsub0002_cy<3>
    SLICE_X30Y31.AMUX    Tcina                 0.274   gs/Madd_euc_sum_addsub0002_cy<7>
                                                       gs/Madd_euc_sum_addsub0002_cy<7>
    SLICE_X31Y29.AX      net (fanout=2)        0.691   gs/euc_sum_addsub0002<4>
    SLICE_X31Y29.COUT    Taxcy                 0.439   gs/Madd_euc_sum_addsub0001_cy<7>
                                                       gs/Madd_euc_sum_addsub0001_cy<7>
    SLICE_X31Y30.CIN     net (fanout=1)        0.010   gs/Madd_euc_sum_addsub0001_cy<7>
    SLICE_X31Y30.COUT    Tbyp                  0.104   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3d<4>
                                                       gs/Madd_euc_sum_addsub0001_cy<11>
    SLICE_X31Y31.CIN     net (fanout=1)        0.000   gs/Madd_euc_sum_addsub0001_cy<11>
    SLICE_X31Y31.DMUX    Tcind                 0.402   gs/Madd_euc_sum_addsub0001_cy<15>
                                                       gs/Madd_euc_sum_addsub0001_cy<15>
    DSP48_X0Y10.A15      net (fanout=3)        0.668   gs/euc_sum<15>
    DSP48_X0Y10.P17      Tdspdo_AP_M           3.646   gs/Mmult_euc_sq_submult_0
                                                       gs/Mmult_euc_sq_submult_0
    SLICE_X30Y25.A4      net (fanout=2)        0.931   gs/Mmult_euc_sq_submult_0_17
    SLICE_X30Y25.COUT    Topcya                0.499   gs/Mmult_euc_sq_Madd_cy<20>
                                                       gs/Mmult_euc_sq_Madd_lut<17>
                                                       gs/Mmult_euc_sq_Madd_cy<20>
    SLICE_X30Y26.CIN     net (fanout=1)        0.000   gs/Mmult_euc_sq_Madd_cy<20>
    SLICE_X30Y26.BMUX    Tcinb                 0.342   gs/Mmult_euc_sq_Madd_cy<24>
                                                       gs/Mmult_euc_sq_Madd_cy<24>
    SLICE_X74Y28.A2      net (fanout=1)        2.531   gs/euc_sq<22>
    SLICE_X74Y28.CMUX    Topac                 0.710   res<13>
                                                       gs/Mcompar_Result_cmp_lt0000_lut<4>
                                                       gs/Mcompar_Result_cmp_lt0000_cy<6>
    SLICE_X32Y33.B3      net (fanout=120)      2.483   gs/Mcompar_Result_cmp_lt0000_cy<6>
    SLICE_X32Y33.BMUX    Tilo                  0.232   fg_in<22>
                                                       gs/Result<22>1
    SLICE_X75Y28.C5      net (fanout=1)        1.941   res<22>
    SLICE_X75Y28.C       Tilo                  0.094   bg_dout<11>
                                                       count3_and000053
    SLICE_X75Y28.B3      net (fanout=1)        0.432   count3_and000053
    SLICE_X75Y28.B       Tilo                  0.094   bg_dout<11>
                                                       count3_and0000123
    SLICE_X75Y30.B6      net (fanout=1)        0.413   count3_and0000123
    SLICE_X75Y30.B       Tilo                  0.094   bg_dout<10>
                                                       count3_and0000231
    SLICE_X75Y30.A5      net (fanout=1)        0.224   count3_and0000231
    SLICE_X75Y30.A       Tilo                  0.094   bg_dout<10>
                                                       count3_and0000341
    SLICE_X72Y30.D6      net (fanout=2)        0.311   count3_and0000341
    SLICE_X72Y30.CLK     Tas                   0.010   pixelfeed/valid
                                                       pixelfeed/valid_rstpot1
                                                       pixelfeed/valid
    -------------------------------------------------  ---------------------------
    Total                                     28.200ns (11.727ns logic, 16.473ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -24.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          pixelfeed/valid (FF)
  Requirement:          4.000ns
  Data Path Delay:      28.185ns (Levels of Logic = 18)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.232ns (3.447 - 3.679)
  Source Clock:         clock_generator_0_CLKOUT4_pin_OBUF rising at 16.000ns
  Destination Clock:    clock_generator_0_CLKOUT5_pin_OBUF rising at 20.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i to pixelfeed/valid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y28.DQ      Tcko                  0.450   fg_empty
                                                       fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X32Y33.B5      net (fanout=101)      1.868   fg_empty
    SLICE_X32Y33.B       Tilo                  0.094   fg_in<22>
                                                       fg_in<22>1
    SLICE_X69Y29.C4      net (fanout=4)        1.724   fg_in<22>
    SLICE_X69Y29.C       Tilo                  0.094   gs/r_euc_addsub0000<6>
                                                       gs/Madd_r_euc_addsub0000_xor<7>11
    DSP48_X0Y13.B7       net (fanout=2)        1.653   gs/r_euc_addsub0000<7>
    DSP48_X0Y13.P2       Tdspdo_BP_M           3.646   gs/Mmult_r_euc_mult0001
                                                       gs/Mmult_r_euc_mult0001
    SLICE_X30Y30.C4      net (fanout=2)        0.593   gs/r_euc<2>
    SLICE_X30Y30.COUT    Topcyc                0.409   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3c<4>
                                                       gs/Madd_euc_sum_addsub0002_lut<2>
                                                       gs/Madd_euc_sum_addsub0002_cy<3>
    SLICE_X30Y31.CIN     net (fanout=1)        0.000   gs/Madd_euc_sum_addsub0002_cy<3>
    SLICE_X30Y31.AMUX    Tcina                 0.274   gs/Madd_euc_sum_addsub0002_cy<7>
                                                       gs/Madd_euc_sum_addsub0002_cy<7>
    SLICE_X31Y29.AX      net (fanout=2)        0.691   gs/euc_sum_addsub0002<4>
    SLICE_X31Y29.COUT    Taxcy                 0.439   gs/Madd_euc_sum_addsub0001_cy<7>
                                                       gs/Madd_euc_sum_addsub0001_cy<7>
    SLICE_X31Y30.CIN     net (fanout=1)        0.010   gs/Madd_euc_sum_addsub0001_cy<7>
    SLICE_X31Y30.COUT    Tbyp                  0.104   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3d<4>
                                                       gs/Madd_euc_sum_addsub0001_cy<11>
    SLICE_X31Y31.CIN     net (fanout=1)        0.000   gs/Madd_euc_sum_addsub0001_cy<11>
    SLICE_X31Y31.DMUX    Tcind                 0.402   gs/Madd_euc_sum_addsub0001_cy<15>
                                                       gs/Madd_euc_sum_addsub0001_cy<15>
    DSP48_X0Y10.A15      net (fanout=3)        0.668   gs/euc_sum<15>
    DSP48_X0Y10.P17      Tdspdo_AP_M           3.646   gs/Mmult_euc_sq_submult_0
                                                       gs/Mmult_euc_sq_submult_0
    SLICE_X30Y25.A4      net (fanout=2)        0.931   gs/Mmult_euc_sq_submult_0_17
    SLICE_X30Y25.COUT    Topcya                0.499   gs/Mmult_euc_sq_Madd_cy<20>
                                                       gs/Mmult_euc_sq_Madd_lut<17>
                                                       gs/Mmult_euc_sq_Madd_cy<20>
    SLICE_X30Y26.CIN     net (fanout=1)        0.000   gs/Mmult_euc_sq_Madd_cy<20>
    SLICE_X30Y26.BMUX    Tcinb                 0.342   gs/Mmult_euc_sq_Madd_cy<24>
                                                       gs/Mmult_euc_sq_Madd_cy<24>
    SLICE_X74Y28.A2      net (fanout=1)        2.531   gs/euc_sq<22>
    SLICE_X74Y28.CMUX    Topac                 0.695   res<13>
                                                       gs/Mcompar_Result_cmp_lt0000_lutdi4
                                                       gs/Mcompar_Result_cmp_lt0000_cy<6>
    SLICE_X32Y33.B3      net (fanout=120)      2.483   gs/Mcompar_Result_cmp_lt0000_cy<6>
    SLICE_X32Y33.BMUX    Tilo                  0.232   fg_in<22>
                                                       gs/Result<22>1
    SLICE_X75Y28.C5      net (fanout=1)        1.941   res<22>
    SLICE_X75Y28.C       Tilo                  0.094   bg_dout<11>
                                                       count3_and000053
    SLICE_X75Y28.B3      net (fanout=1)        0.432   count3_and000053
    SLICE_X75Y28.B       Tilo                  0.094   bg_dout<11>
                                                       count3_and0000123
    SLICE_X75Y30.B6      net (fanout=1)        0.413   count3_and0000123
    SLICE_X75Y30.B       Tilo                  0.094   bg_dout<10>
                                                       count3_and0000231
    SLICE_X75Y30.A5      net (fanout=1)        0.224   count3_and0000231
    SLICE_X75Y30.A       Tilo                  0.094   bg_dout<10>
                                                       count3_and0000341
    SLICE_X72Y30.D6      net (fanout=2)        0.311   count3_and0000341
    SLICE_X72Y30.CLK     Tas                   0.010   pixelfeed/valid
                                                       pixelfeed/valid_rstpot1
                                                       pixelfeed/valid
    -------------------------------------------------  ---------------------------
    Total                                     28.185ns (11.712ns logic, 16.473ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -24.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          pixelfeed/valid (FF)
  Requirement:          4.000ns
  Data Path Delay:      28.179ns (Levels of Logic = 18)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.232ns (3.447 - 3.679)
  Source Clock:         clock_generator_0_CLKOUT4_pin_OBUF rising at 16.000ns
  Destination Clock:    clock_generator_0_CLKOUT5_pin_OBUF rising at 20.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i to pixelfeed/valid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y28.DQ      Tcko                  0.450   fg_empty
                                                       fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X32Y33.B5      net (fanout=101)      1.868   fg_empty
    SLICE_X32Y33.B       Tilo                  0.094   fg_in<22>
                                                       fg_in<22>1
    SLICE_X69Y29.C4      net (fanout=4)        1.724   fg_in<22>
    SLICE_X69Y29.C       Tilo                  0.094   gs/r_euc_addsub0000<6>
                                                       gs/Madd_r_euc_addsub0000_xor<7>11
    DSP48_X0Y13.B7       net (fanout=2)        1.653   gs/r_euc_addsub0000<7>
    DSP48_X0Y13.P2       Tdspdo_BP_M           3.646   gs/Mmult_r_euc_mult0001
                                                       gs/Mmult_r_euc_mult0001
    SLICE_X30Y30.C4      net (fanout=2)        0.593   gs/r_euc<2>
    SLICE_X30Y30.COUT    Topcyc                0.409   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3c<4>
                                                       gs/Madd_euc_sum_addsub0002_lut<2>
                                                       gs/Madd_euc_sum_addsub0002_cy<3>
    SLICE_X30Y31.CIN     net (fanout=1)        0.000   gs/Madd_euc_sum_addsub0002_cy<3>
    SLICE_X30Y31.COUT    Tbyp                  0.104   gs/Madd_euc_sum_addsub0002_cy<7>
                                                       gs/Madd_euc_sum_addsub0002_cy<7>
    SLICE_X30Y32.CIN     net (fanout=1)        0.000   gs/Madd_euc_sum_addsub0002_cy<7>
    SLICE_X30Y32.BMUX    Tcinb                 0.342   gs/Madd_euc_sum_addsub0002_cy<11>
                                                       gs/Madd_euc_sum_addsub0002_cy<11>
    SLICE_X31Y30.BX      net (fanout=2)        0.705   gs/euc_sum_addsub0002<9>
    SLICE_X31Y30.COUT    Tbxcy                 0.346   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3d<4>
                                                       gs/Madd_euc_sum_addsub0001_cy<11>
    SLICE_X31Y31.CIN     net (fanout=1)        0.000   gs/Madd_euc_sum_addsub0001_cy<11>
    SLICE_X31Y31.DMUX    Tcind                 0.402   gs/Madd_euc_sum_addsub0001_cy<15>
                                                       gs/Madd_euc_sum_addsub0001_cy<15>
    DSP48_X0Y10.A15      net (fanout=3)        0.668   gs/euc_sum<15>
    DSP48_X0Y10.P17      Tdspdo_AP_M           3.646   gs/Mmult_euc_sq_submult_0
                                                       gs/Mmult_euc_sq_submult_0
    SLICE_X30Y25.A4      net (fanout=2)        0.931   gs/Mmult_euc_sq_submult_0_17
    SLICE_X30Y25.COUT    Topcya                0.499   gs/Mmult_euc_sq_Madd_cy<20>
                                                       gs/Mmult_euc_sq_Madd_lut<17>
                                                       gs/Mmult_euc_sq_Madd_cy<20>
    SLICE_X30Y26.CIN     net (fanout=1)        0.000   gs/Mmult_euc_sq_Madd_cy<20>
    SLICE_X30Y26.BMUX    Tcinb                 0.342   gs/Mmult_euc_sq_Madd_cy<24>
                                                       gs/Mmult_euc_sq_Madd_cy<24>
    SLICE_X74Y28.A2      net (fanout=1)        2.531   gs/euc_sq<22>
    SLICE_X74Y28.CMUX    Topac                 0.710   res<13>
                                                       gs/Mcompar_Result_cmp_lt0000_lut<4>
                                                       gs/Mcompar_Result_cmp_lt0000_cy<6>
    SLICE_X32Y33.B3      net (fanout=120)      2.483   gs/Mcompar_Result_cmp_lt0000_cy<6>
    SLICE_X32Y33.BMUX    Tilo                  0.232   fg_in<22>
                                                       gs/Result<22>1
    SLICE_X75Y28.C5      net (fanout=1)        1.941   res<22>
    SLICE_X75Y28.C       Tilo                  0.094   bg_dout<11>
                                                       count3_and000053
    SLICE_X75Y28.B3      net (fanout=1)        0.432   count3_and000053
    SLICE_X75Y28.B       Tilo                  0.094   bg_dout<11>
                                                       count3_and0000123
    SLICE_X75Y30.B6      net (fanout=1)        0.413   count3_and0000123
    SLICE_X75Y30.B       Tilo                  0.094   bg_dout<10>
                                                       count3_and0000231
    SLICE_X75Y30.A5      net (fanout=1)        0.224   count3_and0000231
    SLICE_X75Y30.A       Tilo                  0.094   bg_dout<10>
                                                       count3_and0000341
    SLICE_X72Y30.D6      net (fanout=2)        0.311   count3_and0000341
    SLICE_X72Y30.CLK     Tas                   0.010   pixelfeed/valid
                                                       pixelfeed/valid_rstpot1
                                                       pixelfeed/valid
    -------------------------------------------------  ---------------------------
    Total                                     28.179ns (11.702ns logic, 16.477ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X2Y3.DIADIL2), 2878861316 paths
--------------------------------------------------------------------------------
Slack (setup path):     -20.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      24.119ns (Levels of Logic = 13)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.046ns (3.633 - 3.679)
  Source Clock:         clock_generator_0_CLKOUT4_pin_OBUF rising at 16.000ns
  Destination Clock:    clock_generator_0_CLKOUT5_pin_OBUF rising at 20.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X71Y28.DQ        Tcko                  0.450   fg_empty
                                                         fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X32Y33.B5        net (fanout=101)      1.868   fg_empty
    SLICE_X32Y33.B         Tilo                  0.094   fg_in<22>
                                                         fg_in<22>1
    SLICE_X69Y29.C4        net (fanout=4)        1.724   fg_in<22>
    SLICE_X69Y29.C         Tilo                  0.094   gs/r_euc_addsub0000<6>
                                                         gs/Madd_r_euc_addsub0000_xor<7>11
    DSP48_X0Y13.B7         net (fanout=2)        1.653   gs/r_euc_addsub0000<7>
    DSP48_X0Y13.P2         Tdspdo_BP_M           3.646   gs/Mmult_r_euc_mult0001
                                                         gs/Mmult_r_euc_mult0001
    SLICE_X30Y30.C4        net (fanout=2)        0.593   gs/r_euc<2>
    SLICE_X30Y30.COUT      Topcyc                0.409   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3c<4>
                                                         gs/Madd_euc_sum_addsub0002_lut<2>
                                                         gs/Madd_euc_sum_addsub0002_cy<3>
    SLICE_X30Y31.CIN       net (fanout=1)        0.000   gs/Madd_euc_sum_addsub0002_cy<3>
    SLICE_X30Y31.AMUX      Tcina                 0.274   gs/Madd_euc_sum_addsub0002_cy<7>
                                                         gs/Madd_euc_sum_addsub0002_cy<7>
    SLICE_X31Y29.AX        net (fanout=2)        0.691   gs/euc_sum_addsub0002<4>
    SLICE_X31Y29.COUT      Taxcy                 0.439   gs/Madd_euc_sum_addsub0001_cy<7>
                                                         gs/Madd_euc_sum_addsub0001_cy<7>
    SLICE_X31Y30.CIN       net (fanout=1)        0.010   gs/Madd_euc_sum_addsub0001_cy<7>
    SLICE_X31Y30.COUT      Tbyp                  0.104   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3d<4>
                                                         gs/Madd_euc_sum_addsub0001_cy<11>
    SLICE_X31Y31.CIN       net (fanout=1)        0.000   gs/Madd_euc_sum_addsub0001_cy<11>
    SLICE_X31Y31.DMUX      Tcind                 0.402   gs/Madd_euc_sum_addsub0001_cy<15>
                                                         gs/Madd_euc_sum_addsub0001_cy<15>
    DSP48_X0Y10.A15        net (fanout=3)        0.668   gs/euc_sum<15>
    DSP48_X0Y10.P17        Tdspdo_AP_M           3.646   gs/Mmult_euc_sq_submult_0
                                                         gs/Mmult_euc_sq_submult_0
    SLICE_X30Y25.A4        net (fanout=2)        0.931   gs/Mmult_euc_sq_submult_0_17
    SLICE_X30Y25.COUT      Topcya                0.499   gs/Mmult_euc_sq_Madd_cy<20>
                                                         gs/Mmult_euc_sq_Madd_lut<17>
                                                         gs/Mmult_euc_sq_Madd_cy<20>
    SLICE_X30Y26.CIN       net (fanout=1)        0.000   gs/Mmult_euc_sq_Madd_cy<20>
    SLICE_X30Y26.BMUX      Tcinb                 0.342   gs/Mmult_euc_sq_Madd_cy<24>
                                                         gs/Mmult_euc_sq_Madd_cy<24>
    SLICE_X74Y28.A2        net (fanout=1)        2.531   gs/euc_sq<22>
    SLICE_X74Y28.CMUX      Topac                 0.710   res<13>
                                                         gs/Mcompar_Result_cmp_lt0000_lut<4>
                                                         gs/Mcompar_Result_cmp_lt0000_cy<6>
    SLICE_X73Y30.A6        net (fanout=120)      0.756   gs/Mcompar_Result_cmp_lt0000_cy<6>
    SLICE_X73Y30.A         Tilo                  0.094   bg_empty
                                                         rdf_dout_64_mux00001
    RAMB36_X2Y3.DIADIL2    net (fanout=1)        1.149   rdf_dout<64>
    RAMB36_X2Y3.CLKARDCLKL Trdck_DIA             0.342   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ---------------------------------------------------  ---------------------------
    Total                                       24.119ns (11.545ns logic, 12.574ns route)
                                                         (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -20.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      24.104ns (Levels of Logic = 13)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.046ns (3.633 - 3.679)
  Source Clock:         clock_generator_0_CLKOUT4_pin_OBUF rising at 16.000ns
  Destination Clock:    clock_generator_0_CLKOUT5_pin_OBUF rising at 20.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X71Y28.DQ        Tcko                  0.450   fg_empty
                                                         fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X32Y33.B5        net (fanout=101)      1.868   fg_empty
    SLICE_X32Y33.B         Tilo                  0.094   fg_in<22>
                                                         fg_in<22>1
    SLICE_X69Y29.C4        net (fanout=4)        1.724   fg_in<22>
    SLICE_X69Y29.C         Tilo                  0.094   gs/r_euc_addsub0000<6>
                                                         gs/Madd_r_euc_addsub0000_xor<7>11
    DSP48_X0Y13.B7         net (fanout=2)        1.653   gs/r_euc_addsub0000<7>
    DSP48_X0Y13.P2         Tdspdo_BP_M           3.646   gs/Mmult_r_euc_mult0001
                                                         gs/Mmult_r_euc_mult0001
    SLICE_X30Y30.C4        net (fanout=2)        0.593   gs/r_euc<2>
    SLICE_X30Y30.COUT      Topcyc                0.409   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3c<4>
                                                         gs/Madd_euc_sum_addsub0002_lut<2>
                                                         gs/Madd_euc_sum_addsub0002_cy<3>
    SLICE_X30Y31.CIN       net (fanout=1)        0.000   gs/Madd_euc_sum_addsub0002_cy<3>
    SLICE_X30Y31.AMUX      Tcina                 0.274   gs/Madd_euc_sum_addsub0002_cy<7>
                                                         gs/Madd_euc_sum_addsub0002_cy<7>
    SLICE_X31Y29.AX        net (fanout=2)        0.691   gs/euc_sum_addsub0002<4>
    SLICE_X31Y29.COUT      Taxcy                 0.439   gs/Madd_euc_sum_addsub0001_cy<7>
                                                         gs/Madd_euc_sum_addsub0001_cy<7>
    SLICE_X31Y30.CIN       net (fanout=1)        0.010   gs/Madd_euc_sum_addsub0001_cy<7>
    SLICE_X31Y30.COUT      Tbyp                  0.104   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3d<4>
                                                         gs/Madd_euc_sum_addsub0001_cy<11>
    SLICE_X31Y31.CIN       net (fanout=1)        0.000   gs/Madd_euc_sum_addsub0001_cy<11>
    SLICE_X31Y31.DMUX      Tcind                 0.402   gs/Madd_euc_sum_addsub0001_cy<15>
                                                         gs/Madd_euc_sum_addsub0001_cy<15>
    DSP48_X0Y10.A15        net (fanout=3)        0.668   gs/euc_sum<15>
    DSP48_X0Y10.P17        Tdspdo_AP_M           3.646   gs/Mmult_euc_sq_submult_0
                                                         gs/Mmult_euc_sq_submult_0
    SLICE_X30Y25.A4        net (fanout=2)        0.931   gs/Mmult_euc_sq_submult_0_17
    SLICE_X30Y25.COUT      Topcya                0.499   gs/Mmult_euc_sq_Madd_cy<20>
                                                         gs/Mmult_euc_sq_Madd_lut<17>
                                                         gs/Mmult_euc_sq_Madd_cy<20>
    SLICE_X30Y26.CIN       net (fanout=1)        0.000   gs/Mmult_euc_sq_Madd_cy<20>
    SLICE_X30Y26.BMUX      Tcinb                 0.342   gs/Mmult_euc_sq_Madd_cy<24>
                                                         gs/Mmult_euc_sq_Madd_cy<24>
    SLICE_X74Y28.A2        net (fanout=1)        2.531   gs/euc_sq<22>
    SLICE_X74Y28.CMUX      Topac                 0.695   res<13>
                                                         gs/Mcompar_Result_cmp_lt0000_lutdi4
                                                         gs/Mcompar_Result_cmp_lt0000_cy<6>
    SLICE_X73Y30.A6        net (fanout=120)      0.756   gs/Mcompar_Result_cmp_lt0000_cy<6>
    SLICE_X73Y30.A         Tilo                  0.094   bg_empty
                                                         rdf_dout_64_mux00001
    RAMB36_X2Y3.DIADIL2    net (fanout=1)        1.149   rdf_dout<64>
    RAMB36_X2Y3.CLKARDCLKL Trdck_DIA             0.342   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ---------------------------------------------------  ---------------------------
    Total                                       24.104ns (11.530ns logic, 12.574ns route)
                                                         (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -20.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      24.098ns (Levels of Logic = 13)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.046ns (3.633 - 3.679)
  Source Clock:         clock_generator_0_CLKOUT4_pin_OBUF rising at 16.000ns
  Destination Clock:    clock_generator_0_CLKOUT5_pin_OBUF rising at 20.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X71Y28.DQ        Tcko                  0.450   fg_empty
                                                         fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X32Y33.B5        net (fanout=101)      1.868   fg_empty
    SLICE_X32Y33.B         Tilo                  0.094   fg_in<22>
                                                         fg_in<22>1
    SLICE_X69Y29.C4        net (fanout=4)        1.724   fg_in<22>
    SLICE_X69Y29.C         Tilo                  0.094   gs/r_euc_addsub0000<6>
                                                         gs/Madd_r_euc_addsub0000_xor<7>11
    DSP48_X0Y13.B7         net (fanout=2)        1.653   gs/r_euc_addsub0000<7>
    DSP48_X0Y13.P2         Tdspdo_BP_M           3.646   gs/Mmult_r_euc_mult0001
                                                         gs/Mmult_r_euc_mult0001
    SLICE_X30Y30.C4        net (fanout=2)        0.593   gs/r_euc<2>
    SLICE_X30Y30.COUT      Topcyc                0.409   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3c<4>
                                                         gs/Madd_euc_sum_addsub0002_lut<2>
                                                         gs/Madd_euc_sum_addsub0002_cy<3>
    SLICE_X30Y31.CIN       net (fanout=1)        0.000   gs/Madd_euc_sum_addsub0002_cy<3>
    SLICE_X30Y31.COUT      Tbyp                  0.104   gs/Madd_euc_sum_addsub0002_cy<7>
                                                         gs/Madd_euc_sum_addsub0002_cy<7>
    SLICE_X30Y32.CIN       net (fanout=1)        0.000   gs/Madd_euc_sum_addsub0002_cy<7>
    SLICE_X30Y32.BMUX      Tcinb                 0.342   gs/Madd_euc_sum_addsub0002_cy<11>
                                                         gs/Madd_euc_sum_addsub0002_cy<11>
    SLICE_X31Y30.BX        net (fanout=2)        0.705   gs/euc_sum_addsub0002<9>
    SLICE_X31Y30.COUT      Tbxcy                 0.346   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3d<4>
                                                         gs/Madd_euc_sum_addsub0001_cy<11>
    SLICE_X31Y31.CIN       net (fanout=1)        0.000   gs/Madd_euc_sum_addsub0001_cy<11>
    SLICE_X31Y31.DMUX      Tcind                 0.402   gs/Madd_euc_sum_addsub0001_cy<15>
                                                         gs/Madd_euc_sum_addsub0001_cy<15>
    DSP48_X0Y10.A15        net (fanout=3)        0.668   gs/euc_sum<15>
    DSP48_X0Y10.P17        Tdspdo_AP_M           3.646   gs/Mmult_euc_sq_submult_0
                                                         gs/Mmult_euc_sq_submult_0
    SLICE_X30Y25.A4        net (fanout=2)        0.931   gs/Mmult_euc_sq_submult_0_17
    SLICE_X30Y25.COUT      Topcya                0.499   gs/Mmult_euc_sq_Madd_cy<20>
                                                         gs/Mmult_euc_sq_Madd_lut<17>
                                                         gs/Mmult_euc_sq_Madd_cy<20>
    SLICE_X30Y26.CIN       net (fanout=1)        0.000   gs/Mmult_euc_sq_Madd_cy<20>
    SLICE_X30Y26.BMUX      Tcinb                 0.342   gs/Mmult_euc_sq_Madd_cy<24>
                                                         gs/Mmult_euc_sq_Madd_cy<24>
    SLICE_X74Y28.A2        net (fanout=1)        2.531   gs/euc_sq<22>
    SLICE_X74Y28.CMUX      Topac                 0.710   res<13>
                                                         gs/Mcompar_Result_cmp_lt0000_lut<4>
                                                         gs/Mcompar_Result_cmp_lt0000_cy<6>
    SLICE_X73Y30.A6        net (fanout=120)      0.756   gs/Mcompar_Result_cmp_lt0000_cy<6>
    SLICE_X73Y30.A         Tilo                  0.094   bg_empty
                                                         rdf_dout_64_mux00001
    RAMB36_X2Y3.DIADIL2    net (fanout=1)        1.149   rdf_dout<64>
    RAMB36_X2Y3.CLKARDCLKL Trdck_DIA             0.342   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ---------------------------------------------------  ---------------------------
    Total                                       24.098ns (11.520ns logic, 12.578ns route)
                                                         (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X3Y5.DIADIL3), 2878861316 paths
--------------------------------------------------------------------------------
Slack (setup path):     -20.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      24.135ns (Levels of Logic = 13)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.006ns (3.673 - 3.679)
  Source Clock:         clock_generator_0_CLKOUT4_pin_OBUF rising at 16.000ns
  Destination Clock:    clock_generator_0_CLKOUT5_pin_OBUF rising at 20.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X71Y28.DQ        Tcko                  0.450   fg_empty
                                                         fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X32Y33.B5        net (fanout=101)      1.868   fg_empty
    SLICE_X32Y33.B         Tilo                  0.094   fg_in<22>
                                                         fg_in<22>1
    SLICE_X69Y29.C4        net (fanout=4)        1.724   fg_in<22>
    SLICE_X69Y29.C         Tilo                  0.094   gs/r_euc_addsub0000<6>
                                                         gs/Madd_r_euc_addsub0000_xor<7>11
    DSP48_X0Y13.B7         net (fanout=2)        1.653   gs/r_euc_addsub0000<7>
    DSP48_X0Y13.P2         Tdspdo_BP_M           3.646   gs/Mmult_r_euc_mult0001
                                                         gs/Mmult_r_euc_mult0001
    SLICE_X30Y30.C4        net (fanout=2)        0.593   gs/r_euc<2>
    SLICE_X30Y30.COUT      Topcyc                0.409   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3c<4>
                                                         gs/Madd_euc_sum_addsub0002_lut<2>
                                                         gs/Madd_euc_sum_addsub0002_cy<3>
    SLICE_X30Y31.CIN       net (fanout=1)        0.000   gs/Madd_euc_sum_addsub0002_cy<3>
    SLICE_X30Y31.AMUX      Tcina                 0.274   gs/Madd_euc_sum_addsub0002_cy<7>
                                                         gs/Madd_euc_sum_addsub0002_cy<7>
    SLICE_X31Y29.AX        net (fanout=2)        0.691   gs/euc_sum_addsub0002<4>
    SLICE_X31Y29.COUT      Taxcy                 0.439   gs/Madd_euc_sum_addsub0001_cy<7>
                                                         gs/Madd_euc_sum_addsub0001_cy<7>
    SLICE_X31Y30.CIN       net (fanout=1)        0.010   gs/Madd_euc_sum_addsub0001_cy<7>
    SLICE_X31Y30.COUT      Tbyp                  0.104   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3d<4>
                                                         gs/Madd_euc_sum_addsub0001_cy<11>
    SLICE_X31Y31.CIN       net (fanout=1)        0.000   gs/Madd_euc_sum_addsub0001_cy<11>
    SLICE_X31Y31.DMUX      Tcind                 0.402   gs/Madd_euc_sum_addsub0001_cy<15>
                                                         gs/Madd_euc_sum_addsub0001_cy<15>
    DSP48_X0Y10.A15        net (fanout=3)        0.668   gs/euc_sum<15>
    DSP48_X0Y10.P17        Tdspdo_AP_M           3.646   gs/Mmult_euc_sq_submult_0
                                                         gs/Mmult_euc_sq_submult_0
    SLICE_X30Y25.A4        net (fanout=2)        0.931   gs/Mmult_euc_sq_submult_0_17
    SLICE_X30Y25.COUT      Topcya                0.499   gs/Mmult_euc_sq_Madd_cy<20>
                                                         gs/Mmult_euc_sq_Madd_lut<17>
                                                         gs/Mmult_euc_sq_Madd_cy<20>
    SLICE_X30Y26.CIN       net (fanout=1)        0.000   gs/Mmult_euc_sq_Madd_cy<20>
    SLICE_X30Y26.BMUX      Tcinb                 0.342   gs/Mmult_euc_sq_Madd_cy<24>
                                                         gs/Mmult_euc_sq_Madd_cy<24>
    SLICE_X74Y28.A2        net (fanout=1)        2.531   gs/euc_sq<22>
    SLICE_X74Y28.CMUX      Topac                 0.710   res<13>
                                                         gs/Mcompar_Result_cmp_lt0000_lut<4>
                                                         gs/Mcompar_Result_cmp_lt0000_cy<6>
    SLICE_X69Y25.C6        net (fanout=120)      0.899   gs/Mcompar_Result_cmp_lt0000_cy<6>
    SLICE_X69Y25.C         Tilo                  0.094   fg_in<8>
                                                         rdf_dout_72_mux00001
    RAMB36_X3Y5.DIADIL3    net (fanout=1)        1.022   rdf_dout<72>
    RAMB36_X3Y5.CLKARDCLKL Trdck_DIA             0.342   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                       24.135ns (11.545ns logic, 12.590ns route)
                                                         (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -20.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      24.120ns (Levels of Logic = 13)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.006ns (3.673 - 3.679)
  Source Clock:         clock_generator_0_CLKOUT4_pin_OBUF rising at 16.000ns
  Destination Clock:    clock_generator_0_CLKOUT5_pin_OBUF rising at 20.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X71Y28.DQ        Tcko                  0.450   fg_empty
                                                         fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X32Y33.B5        net (fanout=101)      1.868   fg_empty
    SLICE_X32Y33.B         Tilo                  0.094   fg_in<22>
                                                         fg_in<22>1
    SLICE_X69Y29.C4        net (fanout=4)        1.724   fg_in<22>
    SLICE_X69Y29.C         Tilo                  0.094   gs/r_euc_addsub0000<6>
                                                         gs/Madd_r_euc_addsub0000_xor<7>11
    DSP48_X0Y13.B7         net (fanout=2)        1.653   gs/r_euc_addsub0000<7>
    DSP48_X0Y13.P2         Tdspdo_BP_M           3.646   gs/Mmult_r_euc_mult0001
                                                         gs/Mmult_r_euc_mult0001
    SLICE_X30Y30.C4        net (fanout=2)        0.593   gs/r_euc<2>
    SLICE_X30Y30.COUT      Topcyc                0.409   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3c<4>
                                                         gs/Madd_euc_sum_addsub0002_lut<2>
                                                         gs/Madd_euc_sum_addsub0002_cy<3>
    SLICE_X30Y31.CIN       net (fanout=1)        0.000   gs/Madd_euc_sum_addsub0002_cy<3>
    SLICE_X30Y31.AMUX      Tcina                 0.274   gs/Madd_euc_sum_addsub0002_cy<7>
                                                         gs/Madd_euc_sum_addsub0002_cy<7>
    SLICE_X31Y29.AX        net (fanout=2)        0.691   gs/euc_sum_addsub0002<4>
    SLICE_X31Y29.COUT      Taxcy                 0.439   gs/Madd_euc_sum_addsub0001_cy<7>
                                                         gs/Madd_euc_sum_addsub0001_cy<7>
    SLICE_X31Y30.CIN       net (fanout=1)        0.010   gs/Madd_euc_sum_addsub0001_cy<7>
    SLICE_X31Y30.COUT      Tbyp                  0.104   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3d<4>
                                                         gs/Madd_euc_sum_addsub0001_cy<11>
    SLICE_X31Y31.CIN       net (fanout=1)        0.000   gs/Madd_euc_sum_addsub0001_cy<11>
    SLICE_X31Y31.DMUX      Tcind                 0.402   gs/Madd_euc_sum_addsub0001_cy<15>
                                                         gs/Madd_euc_sum_addsub0001_cy<15>
    DSP48_X0Y10.A15        net (fanout=3)        0.668   gs/euc_sum<15>
    DSP48_X0Y10.P17        Tdspdo_AP_M           3.646   gs/Mmult_euc_sq_submult_0
                                                         gs/Mmult_euc_sq_submult_0
    SLICE_X30Y25.A4        net (fanout=2)        0.931   gs/Mmult_euc_sq_submult_0_17
    SLICE_X30Y25.COUT      Topcya                0.499   gs/Mmult_euc_sq_Madd_cy<20>
                                                         gs/Mmult_euc_sq_Madd_lut<17>
                                                         gs/Mmult_euc_sq_Madd_cy<20>
    SLICE_X30Y26.CIN       net (fanout=1)        0.000   gs/Mmult_euc_sq_Madd_cy<20>
    SLICE_X30Y26.BMUX      Tcinb                 0.342   gs/Mmult_euc_sq_Madd_cy<24>
                                                         gs/Mmult_euc_sq_Madd_cy<24>
    SLICE_X74Y28.A2        net (fanout=1)        2.531   gs/euc_sq<22>
    SLICE_X74Y28.CMUX      Topac                 0.695   res<13>
                                                         gs/Mcompar_Result_cmp_lt0000_lutdi4
                                                         gs/Mcompar_Result_cmp_lt0000_cy<6>
    SLICE_X69Y25.C6        net (fanout=120)      0.899   gs/Mcompar_Result_cmp_lt0000_cy<6>
    SLICE_X69Y25.C         Tilo                  0.094   fg_in<8>
                                                         rdf_dout_72_mux00001
    RAMB36_X3Y5.DIADIL3    net (fanout=1)        1.022   rdf_dout<72>
    RAMB36_X3Y5.CLKARDCLKL Trdck_DIA             0.342   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                       24.120ns (11.530ns logic, 12.590ns route)
                                                         (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -20.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      24.114ns (Levels of Logic = 13)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.006ns (3.673 - 3.679)
  Source Clock:         clock_generator_0_CLKOUT4_pin_OBUF rising at 16.000ns
  Destination Clock:    clock_generator_0_CLKOUT5_pin_OBUF rising at 20.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X71Y28.DQ        Tcko                  0.450   fg_empty
                                                         fg_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X32Y33.B5        net (fanout=101)      1.868   fg_empty
    SLICE_X32Y33.B         Tilo                  0.094   fg_in<22>
                                                         fg_in<22>1
    SLICE_X69Y29.C4        net (fanout=4)        1.724   fg_in<22>
    SLICE_X69Y29.C         Tilo                  0.094   gs/r_euc_addsub0000<6>
                                                         gs/Madd_r_euc_addsub0000_xor<7>11
    DSP48_X0Y13.B7         net (fanout=2)        1.653   gs/r_euc_addsub0000<7>
    DSP48_X0Y13.P2         Tdspdo_BP_M           3.646   gs/Mmult_r_euc_mult0001
                                                         gs/Mmult_r_euc_mult0001
    SLICE_X30Y30.C4        net (fanout=2)        0.593   gs/r_euc<2>
    SLICE_X30Y30.COUT      Topcyc                0.409   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3c<4>
                                                         gs/Madd_euc_sum_addsub0002_lut<2>
                                                         gs/Madd_euc_sum_addsub0002_cy<3>
    SLICE_X30Y31.CIN       net (fanout=1)        0.000   gs/Madd_euc_sum_addsub0002_cy<3>
    SLICE_X30Y31.COUT      Tbyp                  0.104   gs/Madd_euc_sum_addsub0002_cy<7>
                                                         gs/Madd_euc_sum_addsub0002_cy<7>
    SLICE_X30Y32.CIN       net (fanout=1)        0.000   gs/Madd_euc_sum_addsub0002_cy<7>
    SLICE_X30Y32.BMUX      Tcinb                 0.342   gs/Madd_euc_sum_addsub0002_cy<11>
                                                         gs/Madd_euc_sum_addsub0002_cy<11>
    SLICE_X31Y30.BX        net (fanout=2)        0.705   gs/euc_sum_addsub0002<9>
    SLICE_X31Y30.COUT      Tbxcy                 0.346   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifos.mpmc_read_fifo_0/next_pop_incvalue_i3d<4>
                                                         gs/Madd_euc_sum_addsub0001_cy<11>
    SLICE_X31Y31.CIN       net (fanout=1)        0.000   gs/Madd_euc_sum_addsub0001_cy<11>
    SLICE_X31Y31.DMUX      Tcind                 0.402   gs/Madd_euc_sum_addsub0001_cy<15>
                                                         gs/Madd_euc_sum_addsub0001_cy<15>
    DSP48_X0Y10.A15        net (fanout=3)        0.668   gs/euc_sum<15>
    DSP48_X0Y10.P17        Tdspdo_AP_M           3.646   gs/Mmult_euc_sq_submult_0
                                                         gs/Mmult_euc_sq_submult_0
    SLICE_X30Y25.A4        net (fanout=2)        0.931   gs/Mmult_euc_sq_submult_0_17
    SLICE_X30Y25.COUT      Topcya                0.499   gs/Mmult_euc_sq_Madd_cy<20>
                                                         gs/Mmult_euc_sq_Madd_lut<17>
                                                         gs/Mmult_euc_sq_Madd_cy<20>
    SLICE_X30Y26.CIN       net (fanout=1)        0.000   gs/Mmult_euc_sq_Madd_cy<20>
    SLICE_X30Y26.BMUX      Tcinb                 0.342   gs/Mmult_euc_sq_Madd_cy<24>
                                                         gs/Mmult_euc_sq_Madd_cy<24>
    SLICE_X74Y28.A2        net (fanout=1)        2.531   gs/euc_sq<22>
    SLICE_X74Y28.CMUX      Topac                 0.710   res<13>
                                                         gs/Mcompar_Result_cmp_lt0000_lut<4>
                                                         gs/Mcompar_Result_cmp_lt0000_cy<6>
    SLICE_X69Y25.C6        net (fanout=120)      0.899   gs/Mcompar_Result_cmp_lt0000_cy<6>
    SLICE_X69Y25.C         Tilo                  0.094   fg_in<8>
                                                         rdf_dout_72_mux00001
    RAMB36_X3Y5.DIADIL3    net (fanout=1)        1.022   rdf_dout<72>
    RAMB36_X3Y5.CLKARDCLKL Trdck_DIA             0.342   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                       24.114ns (11.520ns logic, 12.594ns route)
                                                         (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT5 = PERIOD
        TIMEGRP
        "system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT5"
        TS_sys_clk_pin * 0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 (SLICE_X82Y23.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.331ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.368ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.175 - 0.138)
  Source Clock:         clock_generator_0_CLKOUT5_pin_OBUF rising at 20.000ns
  Destination Clock:    clock_generator_0_CLKOUT5_pin_OBUF rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y23.BQ      Tcko                  0.414   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X82Y23.AX      net (fanout=2)        0.183   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X82Y23.CLK     Tckdi       (-Th)     0.229   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
    -------------------------------------------------  ---------------------------
    Total                                      0.368ns (0.185ns logic, 0.183ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------

Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X2Y3.ADDRAL14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_d2_10 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.543ns (Levels of Logic = 0)
  Clock Path Skew:      0.149ns (0.666 - 0.517)
  Source Clock:         clock_generator_0_CLKOUT5_pin_OBUF rising at 20.000ns
  Destination Clock:    clock_generator_0_CLKOUT5_pin_OBUF rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_d2_10 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X72Y17.CQ        Tcko                  0.433   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_d2[10]
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_d2_10
    RAMB36_X2Y3.ADDRAL14   net (fanout=11)       0.404   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_d2[10]
    RAMB36_X2Y3.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.543ns (0.139ns logic, 0.404ns route)
                                                         (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X3Y4.ADDRBL10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1_7 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.614ns (Levels of Logic = 0)
  Clock Path Skew:      0.213ns (1.703 - 1.490)
  Source Clock:         clock_generator_0_CLKOUT5_pin_OBUF rising at 20.000ns
  Destination Clock:    clock_generator_0_CLKOUT5_pin_OBUF rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1_7 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X87Y19.DQ        Tcko                  0.414   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1[7]
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1_7
    RAMB36_X3Y4.ADDRBL10   net (fanout=18)       0.494   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1[7]
    RAMB36_X3Y4.CLKBWRCLKL Trckc_ADDRB (-Th)     0.294   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.614ns (0.120ns logic, 0.494ns route)
                                                         (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT5 = PERIOD
        TIMEGRP
        "system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT5"
        TS_sys_clk_pin * 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_10_OBUF/SR
  Logical resource: dvi/DVIData/VideoBuf/bit[10].ODDR/SR
  Location pin: OLOGIC_X2Y78.SR
  Clock network: dvi/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------
Slack: 17.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_11_OBUF/SR
  Logical resource: dvi/DVIData/VideoBuf/bit[11].ODDR/SR
  Location pin: OLOGIC_X2Y79.SR
  Clock network: dvi/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------
Slack: 17.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_0_OBUF/SR
  Logical resource: dvi/DVIData/VideoBuf/bit[0].ODDR/SR
  Location pin: OLOGIC_X2Y68.SR
  Clock network: dvi/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP 
"TNM_DQS_FLOPS"         2.4 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 128 paths analyzed, 64 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   4.340ns.
 Maximum delay is   2.194ns.
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y278.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.237ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7> falling
  Destination Clock:    system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y262.Q1     Tickq                 0.517   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<7>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y278.CE1    net (fanout=8)        1.139   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<7>
    ILOGIC_X0Y278.CLK    Tice1ck               0.581   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/stg1_out_fall_sg1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.237ns (1.098ns logic, 1.139ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.213ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7> falling
  Destination Clock:    system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y262.Q1     Tickq                 0.517   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<7>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y278.CE1    net (fanout=8)        1.139   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<7>
    ILOGIC_X0Y278.CLKB   Tice1ck               0.557   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/stg1_out_fall_sg1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.213ns (1.074ns logic, 1.139ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y277.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.109ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7> falling
  Destination Clock:    system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y262.Q1     Tickq                 0.517   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<7>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y277.CE1    net (fanout=8)        1.011   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<7>
    ILOGIC_X0Y277.CLK    Tice1ck               0.581   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[62].u_iob_dq/stg1_out_fall_sg1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.109ns (1.098ns logic, 1.011ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.085ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7> falling
  Destination Clock:    system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y262.Q1     Tickq                 0.517   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<7>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y277.CE1    net (fanout=8)        1.011   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<7>
    ILOGIC_X0Y277.CLKB   Tice1ck               0.557   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[62].u_iob_dq/stg1_out_fall_sg1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.085ns (1.074ns logic, 1.011ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y276.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.109ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7> falling
  Destination Clock:    system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y262.Q1     Tickq                 0.517   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<7>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y276.CE1    net (fanout=8)        1.011   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<7>
    ILOGIC_X0Y276.CLK    Tice1ck               0.581   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[59].u_iob_dq/stg1_out_fall_sg1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.109ns (1.098ns logic, 1.011ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.085ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7> falling
  Destination Clock:    system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y262.Q1     Tickq                 0.517   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<7>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y276.CE1    net (fanout=8)        1.011   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<7>
    ILOGIC_X0Y276.CLKB   Tice1ck               0.557   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[59].u_iob_dq/stg1_out_fall_sg1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.085ns (1.074ns logic, 1.011ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"         2.4 ns;
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y109.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.073ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.072ns (0.279 - 0.207)
  Source Clock:         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4> falling
  Destination Clock:    system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.476   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<4>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y109.CE1    net (fanout=8)        0.336   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<4>
    ILOGIC_X0Y109.CLKB   Tickce1     (-Th)    -0.261   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/stg1_out_fall_sg1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.073ns (0.737ns logic, 0.336ns route)
                                                       (68.7% logic, 31.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.099ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.072ns (0.279 - 0.207)
  Source Clock:         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4> falling
  Destination Clock:    system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.476   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<4>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y109.CE1    net (fanout=8)        0.336   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<4>
    ILOGIC_X0Y109.CLK    Tickce1     (-Th)    -0.287   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/stg1_out_fall_sg1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.099ns (0.763ns logic, 0.336ns route)
                                                       (69.4% logic, 30.6% route)
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y107.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.087ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3> falling
  Destination Clock:    system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.476   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<3>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y107.CE1    net (fanout=8)        0.350   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<3>
    ILOGIC_X0Y107.CLKB   Tickce1     (-Th)    -0.261   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/stg1_out_fall_sg1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.087ns (0.737ns logic, 0.350ns route)
                                                       (67.8% logic, 32.2% route)
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y107.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.113ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3> falling
  Destination Clock:    system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.476   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<3>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y107.CE1    net (fanout=8)        0.350   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<3>
    ILOGIC_X0Y107.CLK    Tickce1     (-Th)    -0.287   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/stg1_out_fall_sg1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.113ns (0.763ns logic, 0.350ns route)
                                                       (68.6% logic, 31.4% route)
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y104.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.051ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.038ns (0.245 - 0.207)
  Source Clock:         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4> falling
  Destination Clock:    system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.476   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<4>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y104.CE1    net (fanout=8)        0.314   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<4>
    ILOGIC_X0Y104.CLKB   Tickce1     (-Th)    -0.261   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/stg1_out_fall_sg1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.051ns (0.737ns logic, 0.314ns route)
                                                       (70.1% logic, 29.9% route)
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y104.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.077ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.038ns (0.245 - 0.207)
  Source Clock:         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4> falling
  Destination Clock:    system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.476   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<4>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y104.CE1    net (fanout=8)        0.314   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<4>
    ILOGIC_X0Y104.CLK    Tickce1     (-Th)    -0.287   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/stg1_out_fall_sg1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.077ns (0.763ns logic, 0.314ns route)
                                                       (70.8% logic, 29.2% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|     71.618ns|            0|          175|            0| 460618259703|
| TS_MC_PHY_INIT_DATA_SEL_90    |      5.000ns|      4.929ns|          N/A|            0|            0|           57|            0|
| TS_system_i_clock_generator_0_|      8.000ns|      6.733ns|          N/A|            0|            0|          898|            0|
| clock_generator_0_SIG_PLL0_CLK|             |             |             |             |             |             |             |
| OUT0                          |             |             |             |             |             |             |             |
| TS_system_i_clock_generator_0_|      8.000ns|      7.583ns|          N/A|            0|            0|        20097|            0|
| clock_generator_0_SIG_PLL0_CLK|             |             |             |             |             |             |             |
| OUT1                          |             |             |             |             |             |             |             |
| TS_system_i_clock_generator_0_|      5.000ns|      1.666ns|          N/A|            0|            0|            0|            0|
| clock_generator_0_SIG_PLL0_CLK|             |             |             |             |             |             |             |
| OUT2                          |             |             |             |             |             |             |             |
| TS_system_i_clock_generator_0_|     16.000ns|     14.638ns|          N/A|            0|            0|       400054|            0|
| clock_generator_0_SIG_PLL0_CLK|             |             |             |             |             |             |             |
| OUT3                          |             |             |             |             |             |             |             |
| TS_system_i_clock_generator_0_|     16.000ns|     16.618ns|          N/A|           35|            0|        23465|            0|
| clock_generator_0_SIG_PLL0_CLK|             |             |             |             |             |             |             |
| OUT4                          |             |             |             |             |             |             |             |
| TS_system_i_clock_generator_0_|     20.000ns|    143.235ns|          N/A|          140|            0| 460617815132|            0|
| clock_generator_0_SIG_PLL0_CLK|             |             |             |             |             |             |             |
| OUT5                          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<0>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<0>|         |    1.967|         |    1.991|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<0>  |         |    1.967|         |    1.991|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<1>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<1>|         |    1.764|         |    1.788|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<1>  |         |    1.764|         |    1.788|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<2>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<2>|         |    2.008|         |    2.032|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<2>  |         |    2.008|         |    2.032|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<3>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<3>|         |    1.888|         |    1.912|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<3>  |         |    1.888|         |    1.912|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<4>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<4>|         |    2.000|         |    2.024|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<4>  |         |    2.000|         |    2.024|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<5>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<5>|         |    1.930|         |    1.954|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<5>  |         |    1.930|         |    1.954|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<6>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<6>|         |    1.948|         |    1.972|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<6>  |         |    1.948|         |    1.972|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<7>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<7>|         |    2.170|         |    2.194|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<7>  |         |    2.170|         |    2.194|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin<0>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<0>|         |    1.967|         |    1.991|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<0>  |         |    1.967|         |    1.991|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin<1>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<1>|         |    1.764|         |    1.788|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<1>  |         |    1.764|         |    1.788|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin<2>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<2>|         |    2.008|         |    2.032|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<2>  |         |    2.008|         |    2.032|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin<3>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<3>|         |    1.888|         |    1.912|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<3>  |         |    1.888|         |    1.912|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin<4>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<4>|         |    2.000|         |    2.024|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<4>  |         |    2.000|         |    2.024|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin<5>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<5>|         |    1.930|         |    1.954|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<5>  |         |    1.930|         |    1.954|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin<6>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<6>|         |    1.948|         |    1.972|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<6>  |         |    1.948|         |    1.972|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin<7>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<7>|         |    2.170|         |    2.194|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<7>  |         |    2.170|         |    2.194|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_clk_1_sys_clk_pin
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
fpga_0_clk_1_sys_clk_pin|   28.647|    2.853|    5.050|    3.910|
------------------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 175  Score: 2802902  (Setup/Max: 2802902, Hold: 0)

Constraints cover 460618260344 paths, 16 nets, and 38801 connections

Design statistics:
   Minimum period: 143.235ns{1}   (Maximum frequency:   6.982MHz)
   Maximum path delay from/to any node:   6.654ns
   Maximum net delay:   0.838ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri May  3 13:25:50 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 778 MB



