# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../HSV-RGB.srcs/sources_1/bd/design_1/ipshared/b65a" \
"sim_func_synth.v" \
"../../../../../HSV-RGB.srcs/sim_1/new/sim.v" \

# Do not sort compile order
nosort
