-- FreqDivider.vhd

--***********************************************************************
--	Description: 
--	
--	Inputs: 		
--					
--	Outputs: 	
--***********************************************************************

LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

-- Entity declaration

ENTITY Shifter IS

	PORT (
		clk 		: IN STD_LOGIC;
		SW			: IN STD_LOGIC_VECTOR(7 DOWNTO 0);
		result 	: OUT STD_LOGIC_VECTOR(3 DOWNTO 0)
	);

END ShiftRegister;

-- Architecture definition

ARCHITECTURE Behavioral OF ShiftRegister IS
	--------------------------------------------------------------------------
	------------------------- INTERMEDIATE SIGNALS ---------------------------
	--------------------------------------------------------------------------
	SIGNAL R  : STD_LOGIC_VECTOR(3 DOWNTO 0);
	
	SIGNAL S  : STD_LOGIC_VECTOR(1 DOWNTO 0);

	
BEGIN

	--------------------------------------------------------------------------
	-------------------------- ARCHITECTURE LOGIC ----------------------------
	--------------------------------------------------------------------------
	
	
	PROCESS (clk)
	BEGIN
		
		IF rising_edge(clk) THEN
		
			case S is 
				when "00" =>
					NULL;
				when "01" =>
					R <= (R(2 downto 0) & SW(0));
				when "10" =>
					R <= (SW(5) & R(3 downto 1));
				when "11" =>
					R <= SW(4 downto 1);
		END IF;

	END PROCESS;


	
END;