               ramulator.active_cycles_0             5604095                                      # Total active cycles for level _0
                 ramulator.busy_cycles_0             5604095                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0
            ramulator.serving_requests_0             9737660                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0
    ramulator.average_serving_requests_0            0.416977                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0
             ramulator.active_cycles_0_0             5604095                                      # Total active cycles for level _0_0
               ramulator.busy_cycles_0_0             6358199                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0
          ramulator.serving_requests_0_0             9737660                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0
  ramulator.average_serving_requests_0_0            0.416977                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0
           ramulator.active_cycles_0_0_0             2036303                                      # Total active cycles for level _0_0_0
             ramulator.busy_cycles_0_0_0             2036303                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0
        ramulator.serving_requests_0_0_0             2424108                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.average_serving_requests_0_0_0            0.103803                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
         ramulator.active_cycles_0_0_0_0              560229                                      # Total active cycles for level _0_0_0_0
           ramulator.busy_cycles_0_0_0_0              560229                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_0
      ramulator.serving_requests_0_0_0_0              581862                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
ramulator.average_serving_requests_0_0_0_0            0.024916                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
         ramulator.active_cycles_0_0_0_1              560915                                      # Total active cycles for level _0_0_0_1
           ramulator.busy_cycles_0_0_0_1              560915                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_1
      ramulator.serving_requests_0_0_0_1              589330                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
ramulator.average_serving_requests_0_0_0_1            0.025236                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
         ramulator.active_cycles_0_0_0_2              588070                                      # Total active cycles for level _0_0_0_2
           ramulator.busy_cycles_0_0_0_2              588070                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_2
      ramulator.serving_requests_0_0_0_2              630055                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2
ramulator.average_serving_requests_0_0_0_2            0.026980                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2
         ramulator.active_cycles_0_0_0_3              602674                                      # Total active cycles for level _0_0_0_3
           ramulator.busy_cycles_0_0_0_3              602674                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_3
      ramulator.serving_requests_0_0_0_3              622861                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3
ramulator.average_serving_requests_0_0_0_3            0.026672                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3
           ramulator.active_cycles_0_0_1             2076829                                      # Total active cycles for level _0_0_1
             ramulator.busy_cycles_0_0_1             2076829                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1
        ramulator.serving_requests_0_0_1             2469349                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
ramulator.average_serving_requests_0_0_1            0.105740                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
         ramulator.active_cycles_0_0_1_0              614390                                      # Total active cycles for level _0_0_1_0
           ramulator.busy_cycles_0_0_1_0              614390                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_0
      ramulator.serving_requests_0_0_1_0              635803                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0
ramulator.average_serving_requests_0_0_1_0            0.027226                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0
         ramulator.active_cycles_0_0_1_1              561803                                      # Total active cycles for level _0_0_1_1
           ramulator.busy_cycles_0_0_1_1              561803                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_1
      ramulator.serving_requests_0_0_1_1              587561                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1
ramulator.average_serving_requests_0_0_1_1            0.025160                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1
         ramulator.active_cycles_0_0_1_2              595928                                      # Total active cycles for level _0_0_1_2
           ramulator.busy_cycles_0_0_1_2              595928                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_2
      ramulator.serving_requests_0_0_1_2              623960                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2
ramulator.average_serving_requests_0_0_1_2            0.026719                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2
         ramulator.active_cycles_0_0_1_3              594550                                      # Total active cycles for level _0_0_1_3
           ramulator.busy_cycles_0_0_1_3              594550                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_3
      ramulator.serving_requests_0_0_1_3              622025                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3
ramulator.average_serving_requests_0_0_1_3            0.026636                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3
           ramulator.active_cycles_0_0_2             2063549                                      # Total active cycles for level _0_0_2
             ramulator.busy_cycles_0_0_2             2063549                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2
        ramulator.serving_requests_0_0_2             2461622                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
ramulator.average_serving_requests_0_0_2            0.105409                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
         ramulator.active_cycles_0_0_2_0              602973                                      # Total active cycles for level _0_0_2_0
           ramulator.busy_cycles_0_0_2_0              602973                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_0
      ramulator.serving_requests_0_0_2_0              621452                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0
ramulator.average_serving_requests_0_0_2_0            0.026611                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0
         ramulator.active_cycles_0_0_2_1              610019                                      # Total active cycles for level _0_0_2_1
           ramulator.busy_cycles_0_0_2_1              610019                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_1
      ramulator.serving_requests_0_0_2_1              637991                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1
ramulator.average_serving_requests_0_0_2_1            0.027319                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1
         ramulator.active_cycles_0_0_2_2              580120                                      # Total active cycles for level _0_0_2_2
           ramulator.busy_cycles_0_0_2_2              580120                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_2
      ramulator.serving_requests_0_0_2_2              609243                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2
ramulator.average_serving_requests_0_0_2_2            0.026088                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2
         ramulator.active_cycles_0_0_2_3              563558                                      # Total active cycles for level _0_0_2_3
           ramulator.busy_cycles_0_0_2_3              563558                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_3
      ramulator.serving_requests_0_0_2_3              592936                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3
ramulator.average_serving_requests_0_0_2_3            0.025390                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3
           ramulator.active_cycles_0_0_3             2020891                                      # Total active cycles for level _0_0_3
             ramulator.busy_cycles_0_0_3             2020891                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3
        ramulator.serving_requests_0_0_3             2382581                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
ramulator.average_serving_requests_0_0_3            0.102025                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
         ramulator.active_cycles_0_0_3_0              574255                                      # Total active cycles for level _0_0_3_0
           ramulator.busy_cycles_0_0_3_0              574255                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_0
      ramulator.serving_requests_0_0_3_0              591838                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0
ramulator.average_serving_requests_0_0_3_0            0.025343                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0
         ramulator.active_cycles_0_0_3_1              577814                                      # Total active cycles for level _0_0_3_1
           ramulator.busy_cycles_0_0_3_1              577814                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_1
      ramulator.serving_requests_0_0_3_1              606246                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1
ramulator.average_serving_requests_0_0_3_1            0.025960                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1
         ramulator.active_cycles_0_0_3_2              567872                                      # Total active cycles for level _0_0_3_2
           ramulator.busy_cycles_0_0_3_2              567872                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_2
      ramulator.serving_requests_0_0_3_2              592348                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2
ramulator.average_serving_requests_0_0_3_2            0.025365                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2
         ramulator.active_cycles_0_0_3_3              570311                                      # Total active cycles for level _0_0_3_3
           ramulator.busy_cycles_0_0_3_3              570311                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_3
      ramulator.serving_requests_0_0_3_3              592149                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3
ramulator.average_serving_requests_0_0_3_3            0.025356                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3
      ramulator.read_transaction_bytes_0            13989696                                      # The total byte of read transaction per channel
     ramulator.write_transaction_bytes_0             4047808                                      # The total byte of write transaction per channel
       ramulator.row_hits_channel_0_core               31516                                      # Number of row hits per channel per core
     ramulator.row_misses_channel_0_core              215113                                      # Number of row misses per channel per core
  ramulator.row_conflicts_channel_0_core               35207                                      # Number of row conflicts per channel per core
  ramulator.read_row_hits_channel_0_core               19581                                      # Number of row hits for read requests per channel per core
                                     [0]             19581.0                                      # 
ramulator.read_row_misses_channel_0_core              179503                                      # Number of row misses for read requests per channel per core
                                     [0]            179503.0                                      # 
ramulator.read_row_conflicts_channel_0_core               19505                                      # Number of row conflicts for read requests per channel per core
                                     [0]             19505.0                                      # 
 ramulator.write_row_hits_channel_0_core               11935                                      # Number of row hits for write requests per channel per core
                                     [0]             11935.0                                      # 
ramulator.write_row_misses_channel_0_core               35610                                      # Number of row misses for write requests per channel per core
                                     [0]             35610.0                                      # 
ramulator.write_row_conflicts_channel_0_core               15702                                      # Number of row conflicts for write requests per channel per core
                                     [0]             15702.0                                      # 
      ramulator.useless_activates_0_core                 479                                      # Number of useless activations. E.g, ACT -> PRE w/o RD or WR
            ramulator.read_latency_avg_0           52.051851                                      # The average memory latency cycles (in memory time domain) per request for all read requests in this channel
            ramulator.read_latency_sum_0            11377962                                      # The memory latency cycles (in memory time domain) sum for all read requests in this channel
        ramulator.req_queue_length_avg_0            0.640824                                      # Average of read and write queue length per memory cycle per channel.
        ramulator.req_queue_length_sum_0            14965150                                      # Sum of read and write queue length per memory cycle per channel.
   ramulator.read_req_queue_length_avg_0            0.339095                                      # Read queue length average per memory cycle per channel.
   ramulator.read_req_queue_length_sum_0             7918870                                      # Read queue length sum per memory cycle per channel.
  ramulator.write_req_queue_length_avg_0            0.301729                                      # Write queue length average per memory cycle per channel.
  ramulator.write_req_queue_length_sum_0             7046280                                      # Write queue length sum per memory cycle per channel.
              ramulator.record_read_hits             19581.0                                      # record read hit count for this core when it reaches request limit or to the end
                                     [0]             19581.0                                      # 
            ramulator.record_read_misses            179503.0                                      # record_read_miss count for this core when it reaches request limit or to the end
                                     [0]            179503.0                                      # 
         ramulator.record_read_conflicts             19505.0                                      # record read conflict count for this core when it reaches request limit or to the end
                                     [0]             19505.0                                      # 
             ramulator.record_write_hits             11935.0                                      # record write hit count for this core when it reaches request limit or to the end
                                     [0]             11935.0                                      # 
           ramulator.record_write_misses             35610.0                                      # record write miss count for this core when it reaches request limit or to the end
                                     [0]             35610.0                                      # 
        ramulator.record_write_conflicts             15702.0                                      # record write conflict for this core when it reaches request limit or to the end
                                     [0]             15702.0                                      # 
                 ramulator.dram_capacity          4294967296                                      # Number of bytes in simulated DRAM
                   ramulator.dram_cycles            23352982                                      # Number of DRAM cycles simulated
             ramulator.incoming_requests              281836                                      # Number of incoming requests to DRAM
                 ramulator.read_requests              218589                                      # Number of incoming read requests to DRAM per core
                                     [0]            218589.0                                      # 
                ramulator.write_requests               63247                                      # Number of incoming write requests to DRAM per core
                                     [0]             63247.0                                      # 
       ramulator.ramulator_active_cycles             5604095                                      # The total number of cycles that the DRAM part is active (serving R/W)
 ramulator.incoming_requests_per_channel            281836.0                                      # Number of incoming requests to each DRAM channel
                                     [0]            281836.0                                      # 
ramulator.incoming_read_reqs_per_channel            218589.0                                      # Number of incoming read requests to each DRAM channel
                                     [0]            218589.0                                      # 
     ramulator.physical_page_replacement                   0                                      # The number of times that physical page replacement happens.
             ramulator.maximum_bandwidth         19200000000                                      # The theoretical maximum bandwidth (Bps)
          ramulator.in_queue_req_num_sum            14965150                                      # Sum of read/write queue length
     ramulator.in_queue_read_req_num_sum             7918870                                      # Sum of read queue length
    ramulator.in_queue_write_req_num_sum             7046280                                      # Sum of write queue length
          ramulator.in_queue_req_num_avg            0.640824                                      # Average of read/write queue length per memory cycle
     ramulator.in_queue_read_req_num_avg            0.339095                                      # Average of read queue length per memory cycle
    ramulator.in_queue_write_req_num_avg            0.301729                                      # Average of write queue length per memory cycle
          ramulator.record_read_requests            218589.0                                      # record read requests for this core when it reaches request limit or to the end
                                     [0]            218589.0                                      # 
         ramulator.record_write_requests             63247.0                                      # record write requests for this core when it reaches request limit or to the end
                                     [0]             63247.0                                      # 
            ramulator.L3_cache_read_miss                   0                                      # cache read miss count
           ramulator.L3_cache_write_miss                   0                                      # cache write miss count
           ramulator.L3_cache_total_miss                   0                                      # cache total miss count
             ramulator.L3_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L3_cache_read_access                   0                                      # cache read access count
         ramulator.L3_cache_write_access                   0                                      # cache write access count
         ramulator.L3_cache_total_access                   0                                      # cache total access count
             ramulator.L3_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L3_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L3_cache_set_unavailable                   0                                      # cache set not available
                    ramulator.cpu_cycles            62274618                                      # cpu cycle number
            ramulator.record_cycs_core_0            62274618                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_0           200000000                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_0             6022649                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_0           200000002                                      # cpu instruction number
