============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  03:26:29 AM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

     Instance      Cells  Cell Area  Net Area  
-----------------------------------------------
square_root          469      11609      2648  
  PARTE_OPERATIVA    372       9041      2099  
  PARTE_CONTROLE      84       1610       313  
============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  03:26:26 AM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

      Pin             Type      Fanout Load Slew Delay Arrival   
                                       (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------
(clock clock)       launch                                   0 R 
PARTE_OPERATIVA
  r_reg[1]/CK                                  0             0 R 
  r_reg[1]/Q        DFFRHQX4         2 21.7  182  +318     318 R 
  p0049D2779/A                                      +0     318   
  p0049D2779/Y      NAND2X4          1 24.3  105   +79     397 F 
  n0037D49/A                                        +0     397   
  n0037D49/Y        CLKINVX8         1 17.4   59   +51     448 R 
  n0037D2783/B                                      +0     448   
  n0037D2783/Y      NOR2X4           1 17.7   63   +57     505 F 
  n0053D48/A                                        +0     505   
  n0053D48/Y        NAND2X4          2 35.1  173  +108     613 R 
  n0053D47/A                                        +0     613   
  n0053D47/Y        INVX4            1 16.4   58   +48     662 F 
  n0053D/C                                          +0     662   
  n0053D/Y          NAND3BX4         3 25.7  201  +139     800 R 
  n0055D/A                                          +0     800   
  n0055D/Y          NAND3X2          2 19.7  159  +122     922 F 
  n0030D82/A                                        +0     922   
  n0030D82/Y        NAND2X2          1 16.5  161  +124    1046 R 
  n0030D80/A                                        +0    1046   
  n0030D80/Y        NAND3X4          2 20.1  126   +99    1145 F 
  n0030D78/A                                        +0    1145   
  n0030D78/Y        NAND2X2          1  6.4  103   +82    1227 R 
  n0030D2721/A1N                                    +0    1227   
  n0030D2721/Y      OAI2BB1X4        5 31.1  160  +200    1427 R 
  n0004D/A0                                         +0    1427   
  n0004D/Y          OAI21X1          1  6.4  122   +99    1526 F 
  s_neg_reg[7]/D    DFFRHQX4                        +0    1526   
  s_neg_reg[7]/CK   setup                      0  +323    1850 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock)       capture                               2000 R 
                    uncertainty                   -200    1800 R 
-----------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :     -50ps (TIMING VIOLATION)
Start-point  : PARTE_OPERATIVA/r_reg[1]/CK
End-point    : PARTE_OPERATIVA/s_neg_reg[7]/D
============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  03:26:28 AM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

                   Leakage    Internal      Net     Switching  
  Instance  Cells Power(nW)  Power(nW)   Power(nW)  Power(nW)  
---------------------------------------------------------------
square_root   469   443.715 2504099.589 531422.629 3035522.218 

