<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file ebvc_v1.ncd.
Design name: Main
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 4
Loading device for application trce from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Preliminary    Version 1.42.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Sat Jul 11 19:55:48 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o EBVC_v1.twr -gui -msgset C:/Users/Justin/OneDrive/Projects/EBVC/promote.xml EBVC_v1.ncd EBVC_v1.prf 
Design file:     ebvc_v1.ncd
Preference file: ebvc_v1.prf
Device,speed:    LCMXO2-1200HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "clk" 2.080000 MHz (0 errors)</A></LI>            91 items scored, 0 timing errors detected.
Report:  276.549MHz is the maximum frequency for this preference.



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clk" 2.080000 MHz ;
            91 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 477.153ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_4360_4398__i0  (from clk +)
   Destination:    FF         Data in        counter_4360_4398__i12  (to clk +)

   Delay:               3.450ns  (81.0% logic, 19.0% route), 8 logic levels.

 Constraint Details:

      3.450ns physical path delay SLICE_22 to SLICE_16 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 477.153ns

 Physical Path Details:

      Data path SLICE_22 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C12A.CLK to      R2C12A.Q1 SLICE_22 (from clk)
ROUTE         1     0.656      R2C12A.Q1 to      R2C12A.A1 n13
C1TOFCO_DE  ---     0.889      R2C12A.A1 to     R2C12A.FCO SLICE_22
ROUTE         1     0.000     R2C12A.FCO to     R2C12B.FCI n13162
FCITOFCO_D  ---     0.162     R2C12B.FCI to     R2C12B.FCO SLICE_21
ROUTE         1     0.000     R2C12B.FCO to     R2C12C.FCI n13163
FCITOFCO_D  ---     0.162     R2C12C.FCI to     R2C12C.FCO SLICE_20
ROUTE         1     0.000     R2C12C.FCO to     R2C12D.FCI n13164
FCITOFCO_D  ---     0.162     R2C12D.FCI to     R2C12D.FCO SLICE_19
ROUTE         1     0.000     R2C12D.FCO to     R2C13A.FCI n13165
FCITOFCO_D  ---     0.162     R2C13A.FCI to     R2C13A.FCO SLICE_18
ROUTE         1     0.000     R2C13A.FCO to     R2C13B.FCI n13166
FCITOFCO_D  ---     0.162     R2C13B.FCI to     R2C13B.FCO SLICE_17
ROUTE         1     0.000     R2C13B.FCO to     R2C13C.FCI n13167
FCITOF1_DE  ---     0.643     R2C13C.FCI to      R2C13C.F1 SLICE_16
ROUTE         1     0.000      R2C13C.F1 to     R2C13C.DI1 n58_adj_82 (to clk)
                  --------
                    3.450   (81.0% logic, 19.0% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator_inst to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.409        OSC.OSC to     R2C12A.CLK clk
                  --------
                    3.409   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator_inst to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.409        OSC.OSC to     R2C13C.CLK clk
                  --------
                    3.409   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 477.181ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_4360_4398__i1  (from clk +)
   Destination:    FF         Data in        counter_4360_4398__i12  (to clk +)

   Delay:               3.422ns  (80.8% logic, 19.2% route), 7 logic levels.

 Constraint Details:

      3.422ns physical path delay SLICE_21 to SLICE_16 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 477.181ns

 Physical Path Details:

      Data path SLICE_21 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C12B.CLK to      R2C12B.Q0 SLICE_21 (from clk)
ROUTE         1     0.656      R2C12B.Q0 to      R2C12B.A0 n12_adj_32
C0TOFCO_DE  ---     1.023      R2C12B.A0 to     R2C12B.FCO SLICE_21
ROUTE         1     0.000     R2C12B.FCO to     R2C12C.FCI n13163
FCITOFCO_D  ---     0.162     R2C12C.FCI to     R2C12C.FCO SLICE_20
ROUTE         1     0.000     R2C12C.FCO to     R2C12D.FCI n13164
FCITOFCO_D  ---     0.162     R2C12D.FCI to     R2C12D.FCO SLICE_19
ROUTE         1     0.000     R2C12D.FCO to     R2C13A.FCI n13165
FCITOFCO_D  ---     0.162     R2C13A.FCI to     R2C13A.FCO SLICE_18
ROUTE         1     0.000     R2C13A.FCO to     R2C13B.FCI n13166
FCITOFCO_D  ---     0.162     R2C13B.FCI to     R2C13B.FCO SLICE_17
ROUTE         1     0.000     R2C13B.FCO to     R2C13C.FCI n13167
FCITOF1_DE  ---     0.643     R2C13C.FCI to      R2C13C.F1 SLICE_16
ROUTE         1     0.000      R2C13C.F1 to     R2C13C.DI1 n58_adj_82 (to clk)
                  --------
                    3.422   (80.8% logic, 19.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator_inst to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.409        OSC.OSC to     R2C12B.CLK clk
                  --------
                    3.409   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator_inst to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.409        OSC.OSC to     R2C13C.CLK clk
                  --------
                    3.409   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 477.211ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_4360_4398__i0  (from clk +)
   Destination:    FF         Data in        counter_4360_4398__i11  (to clk +)

   Delay:               3.392ns  (80.7% logic, 19.3% route), 8 logic levels.

 Constraint Details:

      3.392ns physical path delay SLICE_22 to SLICE_16 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 477.211ns

 Physical Path Details:

      Data path SLICE_22 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C12A.CLK to      R2C12A.Q1 SLICE_22 (from clk)
ROUTE         1     0.656      R2C12A.Q1 to      R2C12A.A1 n13
C1TOFCO_DE  ---     0.889      R2C12A.A1 to     R2C12A.FCO SLICE_22
ROUTE         1     0.000     R2C12A.FCO to     R2C12B.FCI n13162
FCITOFCO_D  ---     0.162     R2C12B.FCI to     R2C12B.FCO SLICE_21
ROUTE         1     0.000     R2C12B.FCO to     R2C12C.FCI n13163
FCITOFCO_D  ---     0.162     R2C12C.FCI to     R2C12C.FCO SLICE_20
ROUTE         1     0.000     R2C12C.FCO to     R2C12D.FCI n13164
FCITOFCO_D  ---     0.162     R2C12D.FCI to     R2C12D.FCO SLICE_19
ROUTE         1     0.000     R2C12D.FCO to     R2C13A.FCI n13165
FCITOFCO_D  ---     0.162     R2C13A.FCI to     R2C13A.FCO SLICE_18
ROUTE         1     0.000     R2C13A.FCO to     R2C13B.FCI n13166
FCITOFCO_D  ---     0.162     R2C13B.FCI to     R2C13B.FCO SLICE_17
ROUTE         1     0.000     R2C13B.FCO to     R2C13C.FCI n13167
FCITOF0_DE  ---     0.585     R2C13C.FCI to      R2C13C.F0 SLICE_16
ROUTE         1     0.000      R2C13C.F0 to     R2C13C.DI0 n59_adj_81 (to clk)
                  --------
                    3.392   (80.7% logic, 19.3% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator_inst to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.409        OSC.OSC to     R2C12A.CLK clk
                  --------
                    3.409   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator_inst to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.409        OSC.OSC to     R2C13C.CLK clk
                  --------
                    3.409   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 477.239ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_4360_4398__i1  (from clk +)
   Destination:    FF         Data in        counter_4360_4398__i11  (to clk +)

   Delay:               3.364ns  (80.5% logic, 19.5% route), 7 logic levels.

 Constraint Details:

      3.364ns physical path delay SLICE_21 to SLICE_16 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 477.239ns

 Physical Path Details:

      Data path SLICE_21 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C12B.CLK to      R2C12B.Q0 SLICE_21 (from clk)
ROUTE         1     0.656      R2C12B.Q0 to      R2C12B.A0 n12_adj_32
C0TOFCO_DE  ---     1.023      R2C12B.A0 to     R2C12B.FCO SLICE_21
ROUTE         1     0.000     R2C12B.FCO to     R2C12C.FCI n13163
FCITOFCO_D  ---     0.162     R2C12C.FCI to     R2C12C.FCO SLICE_20
ROUTE         1     0.000     R2C12C.FCO to     R2C12D.FCI n13164
FCITOFCO_D  ---     0.162     R2C12D.FCI to     R2C12D.FCO SLICE_19
ROUTE         1     0.000     R2C12D.FCO to     R2C13A.FCI n13165
FCITOFCO_D  ---     0.162     R2C13A.FCI to     R2C13A.FCO SLICE_18
ROUTE         1     0.000     R2C13A.FCO to     R2C13B.FCI n13166
FCITOFCO_D  ---     0.162     R2C13B.FCI to     R2C13B.FCO SLICE_17
ROUTE         1     0.000     R2C13B.FCO to     R2C13C.FCI n13167
FCITOF0_DE  ---     0.585     R2C13C.FCI to      R2C13C.F0 SLICE_16
ROUTE         1     0.000      R2C13C.F0 to     R2C13C.DI0 n59_adj_81 (to clk)
                  --------
                    3.364   (80.5% logic, 19.5% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator_inst to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.409        OSC.OSC to     R2C12B.CLK clk
                  --------
                    3.409   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator_inst to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.409        OSC.OSC to     R2C13C.CLK clk
                  --------
                    3.409   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 477.315ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_4360_4398__i2  (from clk +)
   Destination:    FF         Data in        counter_4360_4398__i12  (to clk +)

   Delay:               3.288ns  (80.0% logic, 20.0% route), 7 logic levels.

 Constraint Details:

      3.288ns physical path delay SLICE_21 to SLICE_16 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 477.315ns

 Physical Path Details:

      Data path SLICE_21 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C12B.CLK to      R2C12B.Q1 SLICE_21 (from clk)
ROUTE         1     0.656      R2C12B.Q1 to      R2C12B.A1 n11_adj_93
C1TOFCO_DE  ---     0.889      R2C12B.A1 to     R2C12B.FCO SLICE_21
ROUTE         1     0.000     R2C12B.FCO to     R2C12C.FCI n13163
FCITOFCO_D  ---     0.162     R2C12C.FCI to     R2C12C.FCO SLICE_20
ROUTE         1     0.000     R2C12C.FCO to     R2C12D.FCI n13164
FCITOFCO_D  ---     0.162     R2C12D.FCI to     R2C12D.FCO SLICE_19
ROUTE         1     0.000     R2C12D.FCO to     R2C13A.FCI n13165
FCITOFCO_D  ---     0.162     R2C13A.FCI to     R2C13A.FCO SLICE_18
ROUTE         1     0.000     R2C13A.FCO to     R2C13B.FCI n13166
FCITOFCO_D  ---     0.162     R2C13B.FCI to     R2C13B.FCO SLICE_17
ROUTE         1     0.000     R2C13B.FCO to     R2C13C.FCI n13167
FCITOF1_DE  ---     0.643     R2C13C.FCI to      R2C13C.F1 SLICE_16
ROUTE         1     0.000      R2C13C.F1 to     R2C13C.DI1 n58_adj_82 (to clk)
                  --------
                    3.288   (80.0% logic, 20.0% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator_inst to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.409        OSC.OSC to     R2C12B.CLK clk
                  --------
                    3.409   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator_inst to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.409        OSC.OSC to     R2C13C.CLK clk
                  --------
                    3.409   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 477.315ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_4360_4398__i0  (from clk +)
   Destination:    FF         Data in        counter_4360_4398__i10  (to clk +)

   Delay:               3.288ns  (80.0% logic, 20.0% route), 7 logic levels.

 Constraint Details:

      3.288ns physical path delay SLICE_22 to SLICE_17 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 477.315ns

 Physical Path Details:

      Data path SLICE_22 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C12A.CLK to      R2C12A.Q1 SLICE_22 (from clk)
ROUTE         1     0.656      R2C12A.Q1 to      R2C12A.A1 n13
C1TOFCO_DE  ---     0.889      R2C12A.A1 to     R2C12A.FCO SLICE_22
ROUTE         1     0.000     R2C12A.FCO to     R2C12B.FCI n13162
FCITOFCO_D  ---     0.162     R2C12B.FCI to     R2C12B.FCO SLICE_21
ROUTE         1     0.000     R2C12B.FCO to     R2C12C.FCI n13163
FCITOFCO_D  ---     0.162     R2C12C.FCI to     R2C12C.FCO SLICE_20
ROUTE         1     0.000     R2C12C.FCO to     R2C12D.FCI n13164
FCITOFCO_D  ---     0.162     R2C12D.FCI to     R2C12D.FCO SLICE_19
ROUTE         1     0.000     R2C12D.FCO to     R2C13A.FCI n13165
FCITOFCO_D  ---     0.162     R2C13A.FCI to     R2C13A.FCO SLICE_18
ROUTE         1     0.000     R2C13A.FCO to     R2C13B.FCI n13166
FCITOF1_DE  ---     0.643     R2C13B.FCI to      R2C13B.F1 SLICE_17
ROUTE         1     0.000      R2C13B.F1 to     R2C13B.DI1 n60_adj_71 (to clk)
                  --------
                    3.288   (80.0% logic, 20.0% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator_inst to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.409        OSC.OSC to     R2C12A.CLK clk
                  --------
                    3.409   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator_inst to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.409        OSC.OSC to     R2C13B.CLK clk
                  --------
                    3.409   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 477.343ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_4360_4398__i3  (from clk +)
   Destination:    FF         Data in        counter_4360_4398__i12  (to clk +)

   Delay:               3.260ns  (79.9% logic, 20.1% route), 6 logic levels.

 Constraint Details:

      3.260ns physical path delay SLICE_20 to SLICE_16 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 477.343ns

 Physical Path Details:

      Data path SLICE_20 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C12C.CLK to      R2C12C.Q0 SLICE_20 (from clk)
ROUTE         1     0.656      R2C12C.Q0 to      R2C12C.A0 n10
C0TOFCO_DE  ---     1.023      R2C12C.A0 to     R2C12C.FCO SLICE_20
ROUTE         1     0.000     R2C12C.FCO to     R2C12D.FCI n13164
FCITOFCO_D  ---     0.162     R2C12D.FCI to     R2C12D.FCO SLICE_19
ROUTE         1     0.000     R2C12D.FCO to     R2C13A.FCI n13165
FCITOFCO_D  ---     0.162     R2C13A.FCI to     R2C13A.FCO SLICE_18
ROUTE         1     0.000     R2C13A.FCO to     R2C13B.FCI n13166
FCITOFCO_D  ---     0.162     R2C13B.FCI to     R2C13B.FCO SLICE_17
ROUTE         1     0.000     R2C13B.FCO to     R2C13C.FCI n13167
FCITOF1_DE  ---     0.643     R2C13C.FCI to      R2C13C.F1 SLICE_16
ROUTE         1     0.000      R2C13C.F1 to     R2C13C.DI1 n58_adj_82 (to clk)
                  --------
                    3.260   (79.9% logic, 20.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator_inst to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.409        OSC.OSC to     R2C12C.CLK clk
                  --------
                    3.409   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator_inst to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.409        OSC.OSC to     R2C13C.CLK clk
                  --------
                    3.409   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 477.343ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_4360_4398__i1  (from clk +)
   Destination:    FF         Data in        counter_4360_4398__i10  (to clk +)

   Delay:               3.260ns  (79.9% logic, 20.1% route), 6 logic levels.

 Constraint Details:

      3.260ns physical path delay SLICE_21 to SLICE_17 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 477.343ns

 Physical Path Details:

      Data path SLICE_21 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C12B.CLK to      R2C12B.Q0 SLICE_21 (from clk)
ROUTE         1     0.656      R2C12B.Q0 to      R2C12B.A0 n12_adj_32
C0TOFCO_DE  ---     1.023      R2C12B.A0 to     R2C12B.FCO SLICE_21
ROUTE         1     0.000     R2C12B.FCO to     R2C12C.FCI n13163
FCITOFCO_D  ---     0.162     R2C12C.FCI to     R2C12C.FCO SLICE_20
ROUTE         1     0.000     R2C12C.FCO to     R2C12D.FCI n13164
FCITOFCO_D  ---     0.162     R2C12D.FCI to     R2C12D.FCO SLICE_19
ROUTE         1     0.000     R2C12D.FCO to     R2C13A.FCI n13165
FCITOFCO_D  ---     0.162     R2C13A.FCI to     R2C13A.FCO SLICE_18
ROUTE         1     0.000     R2C13A.FCO to     R2C13B.FCI n13166
FCITOF1_DE  ---     0.643     R2C13B.FCI to      R2C13B.F1 SLICE_17
ROUTE         1     0.000      R2C13B.F1 to     R2C13B.DI1 n60_adj_71 (to clk)
                  --------
                    3.260   (79.9% logic, 20.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator_inst to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.409        OSC.OSC to     R2C12B.CLK clk
                  --------
                    3.409   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator_inst to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.409        OSC.OSC to     R2C13B.CLK clk
                  --------
                    3.409   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 477.373ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_4360_4398__i2  (from clk +)
   Destination:    FF         Data in        counter_4360_4398__i11  (to clk +)

   Delay:               3.230ns  (79.7% logic, 20.3% route), 7 logic levels.

 Constraint Details:

      3.230ns physical path delay SLICE_21 to SLICE_16 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 477.373ns

 Physical Path Details:

      Data path SLICE_21 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C12B.CLK to      R2C12B.Q1 SLICE_21 (from clk)
ROUTE         1     0.656      R2C12B.Q1 to      R2C12B.A1 n11_adj_93
C1TOFCO_DE  ---     0.889      R2C12B.A1 to     R2C12B.FCO SLICE_21
ROUTE         1     0.000     R2C12B.FCO to     R2C12C.FCI n13163
FCITOFCO_D  ---     0.162     R2C12C.FCI to     R2C12C.FCO SLICE_20
ROUTE         1     0.000     R2C12C.FCO to     R2C12D.FCI n13164
FCITOFCO_D  ---     0.162     R2C12D.FCI to     R2C12D.FCO SLICE_19
ROUTE         1     0.000     R2C12D.FCO to     R2C13A.FCI n13165
FCITOFCO_D  ---     0.162     R2C13A.FCI to     R2C13A.FCO SLICE_18
ROUTE         1     0.000     R2C13A.FCO to     R2C13B.FCI n13166
FCITOFCO_D  ---     0.162     R2C13B.FCI to     R2C13B.FCO SLICE_17
ROUTE         1     0.000     R2C13B.FCO to     R2C13C.FCI n13167
FCITOF0_DE  ---     0.585     R2C13C.FCI to      R2C13C.F0 SLICE_16
ROUTE         1     0.000      R2C13C.F0 to     R2C13C.DI0 n59_adj_81 (to clk)
                  --------
                    3.230   (79.7% logic, 20.3% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator_inst to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.409        OSC.OSC to     R2C12B.CLK clk
                  --------
                    3.409   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator_inst to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.409        OSC.OSC to     R2C13C.CLK clk
                  --------
                    3.409   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 477.373ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_4360_4398__i0  (from clk +)
   Destination:    FF         Data in        counter_4360_4398__i9  (to clk +)

   Delay:               3.230ns  (79.7% logic, 20.3% route), 7 logic levels.

 Constraint Details:

      3.230ns physical path delay SLICE_22 to SLICE_17 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 477.373ns

 Physical Path Details:

      Data path SLICE_22 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C12A.CLK to      R2C12A.Q1 SLICE_22 (from clk)
ROUTE         1     0.656      R2C12A.Q1 to      R2C12A.A1 n13
C1TOFCO_DE  ---     0.889      R2C12A.A1 to     R2C12A.FCO SLICE_22
ROUTE         1     0.000     R2C12A.FCO to     R2C12B.FCI n13162
FCITOFCO_D  ---     0.162     R2C12B.FCI to     R2C12B.FCO SLICE_21
ROUTE         1     0.000     R2C12B.FCO to     R2C12C.FCI n13163
FCITOFCO_D  ---     0.162     R2C12C.FCI to     R2C12C.FCO SLICE_20
ROUTE         1     0.000     R2C12C.FCO to     R2C12D.FCI n13164
FCITOFCO_D  ---     0.162     R2C12D.FCI to     R2C12D.FCO SLICE_19
ROUTE         1     0.000     R2C12D.FCO to     R2C13A.FCI n13165
FCITOFCO_D  ---     0.162     R2C13A.FCI to     R2C13A.FCO SLICE_18
ROUTE         1     0.000     R2C13A.FCO to     R2C13B.FCI n13166
FCITOF0_DE  ---     0.585     R2C13B.FCI to      R2C13B.F0 SLICE_17
ROUTE         1     0.000      R2C13B.F0 to     R2C13B.DI0 n61 (to clk)
                  --------
                    3.230   (79.7% logic, 20.3% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator_inst to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.409        OSC.OSC to     R2C12A.CLK clk
                  --------
                    3.409   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator_inst to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.409        OSC.OSC to     R2C13B.CLK clk
                  --------
                    3.409   (0.0% logic, 100.0% route), 0 logic levels.

Report:  276.549MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk" 2.080000 MHz ;      |    2.080 MHz|  276.549 MHz|   8  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: clk   Source: internal_oscillator_inst.OSC   Loads: 7
   Covered under: FREQUENCY NET "clk" 2.080000 MHz ;

Clock Domain: MEMADDR_c_12   Source: SLICE_16.Q1   Loads: 88
   No transfer within this clock domain is found


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 91 paths, 1 nets, and 2345 connections (100.00% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Sat Jul 11 19:55:48 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o EBVC_v1.twr -gui -msgset C:/Users/Justin/OneDrive/Projects/EBVC/promote.xml EBVC_v1.ncd EBVC_v1.prf 
Design file:     ebvc_v1.ncd
Preference file: ebvc_v1.prf
Device,speed:    LCMXO2-1200HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clk" 2.080000 MHz (0 errors)</A></LI>            91 items scored, 0 timing errors detected.



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clk" 2.080000 MHz ;
            91 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_4360_4398__i11  (from clk +)
   Destination:    FF         Data in        counter_4360_4398__i11  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_16 to SLICE_16 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_16 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C13C.CLK to      R2C13C.Q0 SLICE_16 (from clk)
ROUTE         1     0.130      R2C13C.Q0 to      R2C13C.A0 n2_adj_85
CTOF_DEL    ---     0.101      R2C13C.A0 to      R2C13C.F0 SLICE_16
ROUTE         1     0.000      R2C13C.F0 to     R2C13C.DI0 n59_adj_81 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator_inst to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.080        OSC.OSC to     R2C13C.CLK clk
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator_inst to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.080        OSC.OSC to     R2C13C.CLK clk
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_4360_4398__i10  (from clk +)
   Destination:    FF         Data in        counter_4360_4398__i10  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_17 to SLICE_17 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_17 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C13B.CLK to      R2C13B.Q1 SLICE_17 (from clk)
ROUTE         1     0.130      R2C13B.Q1 to      R2C13B.A1 n3_adj_65
CTOF_DEL    ---     0.101      R2C13B.A1 to      R2C13B.F1 SLICE_17
ROUTE         1     0.000      R2C13B.F1 to     R2C13B.DI1 n60_adj_71 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator_inst to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.080        OSC.OSC to     R2C13B.CLK clk
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator_inst to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.080        OSC.OSC to     R2C13B.CLK clk
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_4360_4398__i9  (from clk +)
   Destination:    FF         Data in        counter_4360_4398__i9  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_17 to SLICE_17 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_17 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C13B.CLK to      R2C13B.Q0 SLICE_17 (from clk)
ROUTE         1     0.130      R2C13B.Q0 to      R2C13B.A0 n4_adj_64
CTOF_DEL    ---     0.101      R2C13B.A0 to      R2C13B.F0 SLICE_17
ROUTE         1     0.000      R2C13B.F0 to     R2C13B.DI0 n61 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator_inst to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.080        OSC.OSC to     R2C13B.CLK clk
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator_inst to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.080        OSC.OSC to     R2C13B.CLK clk
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_4360_4398__i7  (from clk +)
   Destination:    FF         Data in        counter_4360_4398__i7  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_18 to SLICE_18 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_18 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C13A.CLK to      R2C13A.Q0 SLICE_18 (from clk)
ROUTE         1     0.130      R2C13A.Q0 to      R2C13A.A0 n6_adj_26
CTOF_DEL    ---     0.101      R2C13A.A0 to      R2C13A.F0 SLICE_18
ROUTE         1     0.000      R2C13A.F0 to     R2C13A.DI0 n63_adj_34 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator_inst to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.080        OSC.OSC to     R2C13A.CLK clk
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator_inst to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.080        OSC.OSC to     R2C13A.CLK clk
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_4360_4398__i8  (from clk +)
   Destination:    FF         Data in        counter_4360_4398__i8  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_18 to SLICE_18 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_18 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C13A.CLK to      R2C13A.Q1 SLICE_18 (from clk)
ROUTE         1     0.130      R2C13A.Q1 to      R2C13A.A1 n5_adj_3
CTOF_DEL    ---     0.101      R2C13A.A1 to      R2C13A.F1 SLICE_18
ROUTE         1     0.000      R2C13A.F1 to     R2C13A.DI1 n62_adj_38 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator_inst to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.080        OSC.OSC to     R2C13A.CLK clk
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator_inst to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.080        OSC.OSC to     R2C13A.CLK clk
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_4360_4398__i5  (from clk +)
   Destination:    FF         Data in        counter_4360_4398__i5  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_19 to SLICE_19 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_19 to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C12D.CLK to      R2C12D.Q0 SLICE_19 (from clk)
ROUTE         1     0.130      R2C12D.Q0 to      R2C12D.A0 n8_adj_69
CTOF_DEL    ---     0.101      R2C12D.A0 to      R2C12D.F0 SLICE_19
ROUTE         1     0.000      R2C12D.F0 to     R2C12D.DI0 n65_adj_52 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator_inst to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.080        OSC.OSC to     R2C12D.CLK clk
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator_inst to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.080        OSC.OSC to     R2C12D.CLK clk
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_4360_4398__i6  (from clk +)
   Destination:    FF         Data in        counter_4360_4398__i6  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_19 to SLICE_19 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_19 to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C12D.CLK to      R2C12D.Q1 SLICE_19 (from clk)
ROUTE         1     0.130      R2C12D.Q1 to      R2C12D.A1 n7
CTOF_DEL    ---     0.101      R2C12D.A1 to      R2C12D.F1 SLICE_19
ROUTE         1     0.000      R2C12D.F1 to     R2C12D.DI1 n64_adj_11 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator_inst to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.080        OSC.OSC to     R2C12D.CLK clk
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator_inst to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.080        OSC.OSC to     R2C12D.CLK clk
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_4360_4398__i4  (from clk +)
   Destination:    FF         Data in        counter_4360_4398__i4  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_20 to SLICE_20 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_20 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C12C.CLK to      R2C12C.Q1 SLICE_20 (from clk)
ROUTE         1     0.130      R2C12C.Q1 to      R2C12C.A1 n9
CTOF_DEL    ---     0.101      R2C12C.A1 to      R2C12C.F1 SLICE_20
ROUTE         1     0.000      R2C12C.F1 to     R2C12C.DI1 n66_adj_39 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator_inst to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.080        OSC.OSC to     R2C12C.CLK clk
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator_inst to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.080        OSC.OSC to     R2C12C.CLK clk
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_4360_4398__i3  (from clk +)
   Destination:    FF         Data in        counter_4360_4398__i3  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_20 to SLICE_20 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_20 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C12C.CLK to      R2C12C.Q0 SLICE_20 (from clk)
ROUTE         1     0.130      R2C12C.Q0 to      R2C12C.A0 n10
CTOF_DEL    ---     0.101      R2C12C.A0 to      R2C12C.F0 SLICE_20
ROUTE         1     0.000      R2C12C.F0 to     R2C12C.DI0 n67_adj_1 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator_inst to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.080        OSC.OSC to     R2C12C.CLK clk
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator_inst to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.080        OSC.OSC to     R2C12C.CLK clk
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_4360_4398__i2  (from clk +)
   Destination:    FF         Data in        counter_4360_4398__i2  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_21 to SLICE_21 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_21 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C12B.CLK to      R2C12B.Q1 SLICE_21 (from clk)
ROUTE         1     0.130      R2C12B.Q1 to      R2C12B.A1 n11_adj_93
CTOF_DEL    ---     0.101      R2C12B.A1 to      R2C12B.F1 SLICE_21
ROUTE         1     0.000      R2C12B.F1 to     R2C12B.DI1 n68_adj_10 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator_inst to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.080        OSC.OSC to     R2C12B.CLK clk
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator_inst to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.080        OSC.OSC to     R2C12B.CLK clk
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk" 2.080000 MHz ;      |     0.000 ns|     0.377 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: clk   Source: internal_oscillator_inst.OSC   Loads: 7
   Covered under: FREQUENCY NET "clk" 2.080000 MHz ;

Clock Domain: MEMADDR_c_12   Source: SLICE_16.Q1   Loads: 88
   No transfer within this clock domain is found


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 91 paths, 1 nets, and 2345 connections (100.00% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
