.NAME=74111
.PINS=16
K1
pre1
clr1
J1
CLK1
q1
Q1
GND
Q2
q2
CLK2
J2
clr2
pre2
K2
VCC
This device contains two independent J-K Master-Slave
flip-flops with preset and clear.  Data is loaded into
the master on the rising edge of the clock pulse and is
transfered to the slave (outputs) on the falling edge.

TRUTH TABLE
+------+------+-----+---+---++----+----+
| /PRE | /CLR | CLK | J | K || Q  | /Q |
========================================
| L    | H    | X   | X | X || H  | L  |
+------+------+-----+---+---++----+----+
| H    | L    | X   | X | X || L  | H  |
+------+------+-----+---+---++----+----+
| L    | L    | X   | X | X || H  | H  |
+------+------+-----+---+---++----+----+
| H    | H    | ++  | L | L || Q* | /Q*|
+------+------+-----+---+---++----+----+
| H    | H    | ++  | H | L || H  | L  |
+------+------+-----+---+---++----+----+
| H    | H    | ++  | L | H || L  | H  |
+------+------+-----+---+---++----+----+
| H    | H    | ++  | H | H || /Q*| Q* |
+------+------+-----+---+---++----+----+
* Previous state of Q and /Q

PROPAGATION DELAY
+----------+----------+----------+------------------------+
| FUNCTION |   FROM   |    TO    | TIME                   |
===========================================================
| tPLH     | /PRE,/CLR| Q or /Q  | 12-18 ns               |
+----------+----------+----------+------------------------+
| tPHL     | /PRE,/CLR| Q or /Q  | 21-30 ns               |
+----------+----------+----------+------------------------+
| tPLH     | CLK      | Q or /Q  | 12-17 ns               |
+----------+----------+----------+------------------------+
| tPHL     | CLK      | Q or /Q  | 20-30 ns               |
+----------+----------+----------+------------------------+
