<?xml version="1.0" encoding="UTF-8"?>

 <processor QLQualified="T"
    defaultsemihostlibrary="semihosting"
    defaultsemihostname="nanomips32Newlib"
    defaultsemihostvendor="mips.ovpworld.org"
    defaultsemihostversion="1.0"
    elfcode="249"
    endian="either"
    family="mips32"
    gdbpath="$IMPERAS_HOME/lib/$IMPERAS_ARCH/CrossCompiler/nanomips-elf/bin/nanomips-elf-gdb"
    groupH="Warrior"
    groupL="I7200"
    imagefile="model"
    library="processor"
    name="mips32"
    procdoc="$IMPERAS_HOME/ImperasLib/source/mips.ovpworld.org/processor/mips32/1.0/doc/OVP_Model_Specific_Information_mips32_generic.pdf"
    releasestatus="4"
    useindefaultplatform="T"
    vendor="mips.ovpworld.org"
    version="1.0"
    visibility="0">
    <docsection name="doc"
        text="Description">
        <doctext name="txt"
            text="MIPS32 Configurable Processor Model"/>
        <doctext name="txt_1"
            text="If you need other variants, these models can be obtained from www.OVPworld.org/ip-vendor-mips."/>
    </docsection>
    <docsection name="doc_1"
        text="Licensing">
        <doctext name="txt"
            text="Usage of binary model under license governing simulator usage. Source of model available under Imperas Software License Agreement."/>
    </docsection>
    <docsection name="doc_2"
        text="Limitations">
        <doctext name="txt"
            text="If this model is not part of your installation, then it is available for download from www.OVPworld.org/ip-vendor-mips."/>
        <doctext name="txt_1"
            text="Cache model does not implement coherency"/>
    </docsection>
    <docsection name="doc_3"
        text="Verification">
        <doctext name="txt"
            text="Models have been validated correct as part of the MIPS Verified program and run through the MIPS AVP test programs"/>
    </docsection>
    <docsection name="doc_4"
        text="Features">
        <doctext name="txt"
            text="Only nanoMIPS32 Instruction set implemented"/>
        <doctext name="txt_1"
            text="MMU Type: Standard TLB"/>
        <doctext name="txt_2"
            text="L1 I and D cache model in either full or tag-only mode implemented (disabled by default)"/>
        <doctext name="txt_3"
            text="Segmentation control implemented"/>
        <doctext name="txt_4"
            text="Enhanced virtual address (EVA) supported"/>
        <doctext name="txt_5"
            text="Vectored interrupts implemented"/>
        <doctext name="txt_6"
            text="MT ASE implemented"/>
        <doctext name="txt_7"
            text="DSP ASE Rev 2 implemented"/>
    </docsection>
    <formalattribute name="variant"
        type="enumeration">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Processor variant"/>
        </docsection>
        <enum name="I7200"
            value="0"/>
        <enum name="M5100"
            value="1"/>
        <enum name=".M5100Guest"
            value="2"/>
        <enum name="M5150"
            value="3"/>
        <enum name=".M5150Guest"
            value="4"/>
        <enum name="M6200"
            value="5"/>
        <enum name="M6250"
            value="6"/>
        <enum name="MIPS32R6"
            value="7"/>
        <enum name=".MIPS32R6Guest"
            value="8"/>
        <enum name="P5600"
            value="9"/>
        <enum name=".P5600Guest"
            value="10"/>
    </formalattribute>
    <formalattribute name="cacheenable"
        type="enumeration">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Select cache model mode"/>
        </docsection>
        <enum name="default"
            value="0"/>
        <enum name="tag"
            value="1"/>
        <enum name="full"
            value="2"/>
    </formalattribute>
    <formalattribute name="cachedebug"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Cache debug flags"/>
        </docsection>
    </formalattribute>
    <formalattribute name="cacheextbiuinfo"
        type="pointer">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Pointer to platform-provided BIU cache info structure"/>
        </docsection>
    </formalattribute>
    <formalattribute name="mipsHexFile"
        type="string">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Load a MIPS hex file (test-mode)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="IMPERAS_MIPS_AVP_OPCODES"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Enable MIPS-specific magic Pass/Fail opcodes (specific for AVP test termination)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="cacheIndexBypassTLB"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="When set, cache index ops do not generate TLB exceptions"/>
        </docsection>
    </formalattribute>
    <formalattribute name="MIPS_TRACE"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Enable MIPS-format trace output"/>
        </docsection>
    </formalattribute>
    <formalattribute name="gprNames"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Disassemble the register names from the default ABI instead of register numbers for MIPS-format trace output"/>
        </docsection>
    </formalattribute>
    <formalattribute name="supervisorMode"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override whether processor implements supervisor mode"/>
        </docsection>
    </formalattribute>
    <formalattribute name="busErrors"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override bus error exception behavior. When true, accesses of memory not defined by platform will cause bus error exceptions"/>
        </docsection>
    </formalattribute>
    <formalattribute name="fixedMMU"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the MMU type to fixed mapping when true (sets Config.MT=3, Config.KU/K23=2 and Config1.MMUSizeM1=0)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="fixedDbgRegSize"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Enable applications to debug on P5600 with GDB version 2015.06-05 and prior"/>
        </docsection>
    </formalattribute>
    <formalattribute name="removeDSP"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the DSP-present configuration when true (sets Config3.DSPP/DSP2P=0)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="removeCMP"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the CMP-Present configuration when true (sets Config3.CMGCR and GCR_BASE to 0)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="removeFP"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the FP-Present configuration when true (sets Config1.FP to 0)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="removeFTLB"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the FTLBEn configuration when true (disable FTLB)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="isISA"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Enable to specify ISA model (reset address from ELF, all coprocessors enabled)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="hiddenTLBentries"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Deprecated - Instead set config1MMUSizeM1 to maximum value to improve performance"/>
        </docsection>
    </formalattribute>
    <formalattribute name="perfCounters"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Performance Counters"/>
        </docsection>
    </formalattribute>
    <formalattribute name="ITCNumEntries"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specify number of ITC cells present (MT cores only)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="ITCNumFIFO"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specify number of ITC FIFO cells in reference ITC implementation (MT cores only)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="ITCFIFODepth"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specify ITC FIFO cell depth. By default supports 4."/>
        </docsection>
    </formalattribute>
    <formalattribute name="ITCEmptyOnReset"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specify ITC E/F cells reset to a known empty state."/>
        </docsection>
    </formalattribute>
    <formalattribute name="MTFPU"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Enable multi-threaded FPU (1:old mttc1 behavior, 2:new mttc1 behavior)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="supportDenormals"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Enable to specify that the FPU supports denormal operands and results"/>
        </docsection>
    </formalattribute>
    <formalattribute name="VPE0MaxTC"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specifies the maximum TCs initially on VPE0. Ignored if less than two VPEs configured."/>
        </docsection>
    </formalattribute>
    <formalattribute name="VPE1MaxTC"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specifies the maximum TCs initially on VPE1. Ignored if less than three VPEs configured."/>
        </docsection>
    </formalattribute>
    <formalattribute name="mpuRegions"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Number of regions for memory protection unit"/>
        </docsection>
    </formalattribute>
    <formalattribute name="mpuType"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Type of MPU implementation"/>
        </docsection>
    </formalattribute>
    <formalattribute name="mpuEnable"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Enable MPU2 segment control at reset"/>
        </docsection>
    </formalattribute>
    <formalattribute name="mpuSegment0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Attributes for segment 0 in MPU2 SegmentControl_0 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="mpuSegment1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Attributes for segment 1 in MPU2 SegmentControl_0 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="mpuSegment2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Attributes for segment 2 in MPU2 SegmentControl_0 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="mpuSegment3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Attributes for segment 3 in MPU2 SegmentControl_0 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="mpuSegment4"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Attributes for segment 4 in MPU2 SegmentControl_1 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="mpuSegment5"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Attributes for segment 5 in MPU2 SegmentControl_1 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="mpuSegment6"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Attributes for segment 6 in MPU2 SegmentControl_1 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="mpuSegment7"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Attributes for segment 7 in MPU2 SegmentControl_1 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="mpuSegment8"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Attributes for segment 8 in MPU2 SegmentControl_2 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="mpuSegment9"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Attributes for segment 9 in MPU2 SegmentControl_2 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="mpuSegment10"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Attributes for segment 10 in MPU2 SegmentControl_2 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="mpuSegment11"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Attributes for segment 11 in MPU2 SegmentControl_2 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="mpuSegment12"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Attributes for segment 12 in MPU2 SegmentControl_3 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="mpuSegment13"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Attributes for segment 13 in MPU2 SegmentControl_3 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="mpuSegment14"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Attributes for segment 14 in MPU2 SegmentControl_3 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="mpuSegment15"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Attributes for segment 15 in MPU2 SegmentControl_3 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="mvpconf0vpe"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override MVPConf0.PVPE"/>
        </docsection>
    </formalattribute>
    <formalattribute name="tcDisable"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Number of disabled TCs"/>
        </docsection>
    </formalattribute>
    <formalattribute name="vpeDisable"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Number of disabled VPEs"/>
        </docsection>
    </formalattribute>
    <formalattribute name="mvpconf0tc"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override MVPConf0.PTC"/>
        </docsection>
    </formalattribute>
    <formalattribute name="mvpconf0pcp"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override MVPConf0.PCP"/>
        </docsection>
    </formalattribute>
    <formalattribute name="mvpconf0tcp"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override MVPConf0.TCP"/>
        </docsection>
    </formalattribute>
    <formalattribute name="mvpconf1c1f"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override MVPConf.C1F"/>
        </docsection>
    </formalattribute>
    <formalattribute name="mvpcontrolPolicyMode"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override MVPControl.POLICY_MODE"/>
        </docsection>
    </formalattribute>
    <formalattribute name="hasFDC"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specify the size of Fast Debug Channel register block"/>
        </docsection>
    </formalattribute>
    <formalattribute name="licenseWarningDays"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specify the number of days before a license expires to start issuing a warning. 0 disables warnings."/>
        </docsection>
    </formalattribute>
    <formalattribute name="MIPS_UHI"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Enable MIPS-Unified Hosting interface"/>
        </docsection>
    </formalattribute>
    <formalattribute name="mipsUhiArgs"
        type="string">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specifies UHI arguments string separated by spaces"/>
        </docsection>
    </formalattribute>
    <formalattribute name="mipsUhiJail"
        type="string">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specifies UHI jailroot"/>
        </docsection>
    </formalattribute>
    <formalattribute name="MIPS_DV_MODE"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Enable Design Verification mode"/>
        </docsection>
    </formalattribute>
    <formalattribute name="MIPS_MAGIC_OPCODES"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Enable MIPS-specific magic Pass/Fail opcodes"/>
        </docsection>
    </formalattribute>
    <formalattribute name="enableTrickbox"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Enable trickbox addresses (specific for AVP)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="fpuexcdisable"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Disable FPU exceptions"/>
        </docsection>
    </formalattribute>
    <formalattribute name="TRU_PRESENT"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Disable or Enable based on TRU presence to control certain fields (e.x.perfCtl.PCTD"/>
        </docsection>
    </formalattribute>
    <formalattribute name="ucLLwordsLocked"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Numbers of words (4 byte) an uncached LL is locking. Maximum: 4K"/>
        </docsection>
    </formalattribute>
    <formalattribute name="FUSA"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Enable Functional Safety"/>
        </docsection>
    </formalattribute>
    <formalattribute name="CPC_FAULT_SUPPORTED"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specify the value for Functional Safety Supported register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="CPC_FAULT_ENABLE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specify the value for Functional Safety Enable register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="cop2Bits"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specifies width in bits of COP2 registers (32 or 64)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="cop2FileName"
        type="string">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specifies COP2 dynamically-loaded object (.so/.dll) defining COP2 instructions"/>
        </docsection>
    </formalattribute>
    <formalattribute name="udiConfig"
        type="int32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specifies UDI configuration attribute"/>
        </docsection>
    </formalattribute>
    <formalattribute name="udiFileName"
        type="string">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specifies UDI dynamically-loaded object (.so/.dll) defining UDI instructions"/>
        </docsection>
    </formalattribute>
    <formalattribute name="vectoredinterrupt"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Enables  vectored interrupts (sets Config3 VInt)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="externalinterrupt"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Enables the use of an external interrupt controller (sets Config3 VEIC)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config3VEIC_VPE0"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Enables an external interrupt controller on VPE0 (sets Config3 VEIC)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config3VEIC_VPE1"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Enables an external interrupt controller on VPE1 (sets Config3 VEIC)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config3VEIC_VPE2"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Enables an external interrupt controller on VPE2 (sets Config3 VEIC)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config3VEIC_VPE3"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Enables an external interrupt controller on VPE3 (sets Config3 VEIC)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="rootFixedMMU"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the root MMU type to fixed mapping when true (sets Config.MT=3 and Config.KU/K23=2)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="rootMMUSizeM1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the root MMUSizeM1 field in Config1 register (number of MMU entries-1)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="srsctlHSS"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the HSS field in SRSCtl register (number of shadow register sets)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="firPS"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the PS field in FIR register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="firHas2008"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the Has2008 field in FIR register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="usePreciseFpu"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Use the precise Floating Point emulation"/>
        </docsection>
    </formalattribute>
    <formalattribute name="simulateLite"
        type="enumeration">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Run Simulation with optimization. There are several optimizations which coule be combined"/>
        </docsection>
        <enum name="NONE"
            value="0"/>
        <enum name="FS"
            value="1"/>
        <enum name="MA"
            value="2"/>
        <enum name="FSMA"
            value="3"/>
    </formalattribute>
    <formalattribute name="pridCompanyOptions"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the Company Options field in PRId register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="pridRevision"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the Revision field in PRId register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="globalClusterNum"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the ClusterNum field in GlobalNumber register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="numWatch"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specify number of WatchLo/WatchHi register pairs"/>
        </docsection>
    </formalattribute>
    <formalattribute name="maxVP"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specify maximum number of Virtual Processors present in a core"/>
        </docsection>
    </formalattribute>
    <formalattribute name="numVP"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specify number of Virtual Processors to be present"/>
        </docsection>
    </formalattribute>
    <formalattribute name="numVPtoStart"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specify number of Virtual Processors to be started"/>
        </docsection>
    </formalattribute>
    <formalattribute name="sharedTLBindex"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specify first shared TLB Index between Virtual Cores"/>
        </docsection>
    </formalattribute>
    <formalattribute name="xconfigSpecified"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True if the configuration comes from a valid xconfig file"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI_CPU0_VP0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU0/VP0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI_CPU0_VP1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU0/VP1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI_CPU0_VP2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU0/VP2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI_CPU0_VP3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU0/VP3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI_CPU1_VP0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU1/VP0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI_CPU1_VP1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU1/VP1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI_CPU1_VP2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU1/VP2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI_CPU1_VP3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU1/VP3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI_CPU2_VP0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU2/VP0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI_CPU2_VP1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU2/VP1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI_CPU2_VP2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU2/VP2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI_CPU2_VP3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU2/VP3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI_CPU3_VP0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU3/VP0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI_CPU3_VP1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU3/VP1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI_CPU3_VP2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU3/VP2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI_CPU3_VP3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU3/VP3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI_CPU4_VP0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU4/VP0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI_CPU4_VP1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU4/VP1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI_CPU4_VP2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU4/VP2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI_CPU4_VP3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU4/VP3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI_CPU5_VP0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU5/VP0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI_CPU5_VP1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU5/VP1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI_CPU5_VP2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU5/VP2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI_CPU5_VP3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU5/VP3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI_CPU6_VP0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU6/VP0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI_CPU6_VP1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU6/VP1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI_CPU6_VP2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU6/VP2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI_CPU6_VP3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU6/VP3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI_CPU7_VP0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU7/VP0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI_CPU7_VP1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU7/VP1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI_CPU7_VP2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU7/VP2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPTI_CPU7_VP3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU7/VP3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC_CPU0_VP0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU0/VP0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC_CPU0_VP1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU0/VP1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC_CPU0_VP2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU0/VP2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC_CPU0_VP3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU0/VP3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC_CPU1_VP0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU1/VP0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC_CPU1_VP1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU1/VP1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC_CPU1_VP2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU1/VP2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC_CPU1_VP3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU1/VP3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC_CPU2_VP0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU2/VP0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC_CPU2_VP1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU2/VP1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC_CPU2_VP2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU2/VP2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC_CPU2_VP3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU2/VP3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC_CPU3_VP0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU3/VP0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC_CPU3_VP1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU3/VP1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC_CPU3_VP2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU3/VP2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC_CPU3_VP3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU3/VP3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC_CPU4_VP0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU4/VP0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC_CPU4_VP1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU4/VP1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC_CPU4_VP2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU4/VP2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC_CPU4_VP3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU4/VP3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC_CPU5_VP0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU5/VP0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC_CPU5_VP1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU5/VP1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC_CPU5_VP2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU5/VP2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC_CPU5_VP3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU5/VP3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC_CPU6_VP0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU6/VP0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC_CPU6_VP1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU6/VP1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC_CPU6_VP2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU6/VP2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC_CPU6_VP3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU6/VP3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC_CPU7_VP0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU7/VP0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC_CPU7_VP1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU7/VP1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC_CPU7_VP2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU7/VP2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPFDC_CPU7_VP3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPFDC field in IntCtl register for CPU7/VP3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI_CPU0_VP0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU0/VP0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI_CPU0_VP1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU0/VP1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI_CPU0_VP2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU0/VP2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI_CPU0_VP3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU0/VP3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI_CPU1_VP0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU1/VP0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI_CPU1_VP1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU1/VP1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI_CPU1_VP2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU1/VP2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI_CPU1_VP3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU1/VP3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI_CPU2_VP0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU2/VP0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI_CPU2_VP1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU2/VP1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI_CPU2_VP2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU2/VP2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI_CPU2_VP3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU2/VP3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI_CPU3_VP0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU3/VP0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI_CPU3_VP1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU3/VP1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI_CPU3_VP2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU3/VP2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI_CPU3_VP3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU3/VP3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI_CPU4_VP0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU4/VP0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI_CPU4_VP1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU4/VP1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI_CPU4_VP2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU4/VP2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI_CPU4_VP3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU4/VP3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI_CPU5_VP0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU5/VP0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI_CPU5_VP1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU5/VP1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI_CPU5_VP2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU5/VP2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI_CPU5_VP3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU5/VP3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI_CPU6_VP0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU6/VP0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI_CPU6_VP1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU6/VP1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI_CPU6_VP2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU6/VP2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI_CPU6_VP3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU6/VP3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI_CPU7_VP0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU7/VP0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI_CPU7_VP1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU7/VP1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI_CPU7_VP2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU7/VP2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="intctlIPPCI_CPU7_VP3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPPCI field in IntCtl register for CPU7/VP3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="segcfg0PA"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Set CFG0.PA field of SegCtl0 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="segcfg1PA"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Set CFG1.PA field of SegCtl0 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="segcfg2PA"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Set CFG2.PA field of SegCtl1 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="segcfg3PA"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Set CFG3.PA field of SegCtl1 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="segcfg4PA"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Set CFG4.PA field of SegCtl2 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="segcfg5PA"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Set CFG5.PA field of SegCtl2 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="segcfg0AM"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Set CFG0.AM field of SegCtl0 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="segcfg1AM"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Set CFG1.AM field of SegCtl0 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="segcfg2AM"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Set CFG2.AM field of SegCtl1 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="segcfg3AM"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Set CFG3.AM field of SegCtl1 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="segcfg4AM"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Set CFG4.AM field of SegCtl2 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="segcfg5AM"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Set CFG5.AM field of SegCtl2 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="segcfg0EU"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Set CFG0.EU field of SegCtl0 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="segcfg1EU"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Set CFG1.EU field of SegCtl0 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="segcfg2EU"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Set CFG2.EU field of SegCtl1 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="segcfg3EU"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Set CFG3.EU field of SegCtl1 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="segcfg4EU"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Set CFG4.EU field of SegCtl2 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="segcfg5EU"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Set CFG5.EU field of SegCtl2 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="segcfg0C"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Set CFG0.C field of SegCtl0 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="segcfg1C"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Set CFG1.C field of SegCtl0 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="segcfg2C"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Set CFG2.C field of SegCtl1 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="segcfg3C"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Set CFG3.C field of SegCtl1 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="segcfg4C"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Set CFG4.C field of SegCtl2 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="segcfg5C"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Set CFG5.C field of SegCtl2 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="cdmmSize"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the cdmmsize reset value"/>
        </docsection>
    </formalattribute>
    <formalattribute name="configAR"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Enables R6 support"/>
        </docsection>
    </formalattribute>
    <formalattribute name="configBM"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the BM field in Config register (burst mode)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="configDSP"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config.DSP (data scratchpad RAM present)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="configISP"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config.ISP (instruction scratchpad RAM present)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="configK0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override power on value of Config.K0 (set Kseg0 cacheability)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="configKU"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override power on value of Config.KU (set Useg cacheability)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="configK23"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override power on value of Config.K23 (set Kseg23 cacheability)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="configMDU"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config.MDU (iterative multiply/divide unit)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="configMM"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config.MM (merging mode for write)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="configMT"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config.MT"/>
        </docsection>
    </formalattribute>
    <formalattribute name="configSB"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config.SB (simple bus transfers only)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="configBCP"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config.BCP (Buffer Cache Present)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="MIPS16eASE"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config1.CA (enables the MIPS16e ASE)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config1DA"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config1.DA (Dcache associativity)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config1DL"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config1.DL (Dcache line size)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config1DS"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config1.DS (Dcache sets per way)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config1EP"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config1.EP (EJTag present)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config1IA"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config1.IA (Icache associativity)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config1IL"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config1.IL (Icache line size)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config1IS"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config1.IS (Icache sets per way)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config1MMUSizeM1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config1.MMUSizeM1 (number of MMU entries-1)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config1MMUSizeM1_VPE1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config1.MMUSizeM1 for VPE1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config1MMUSizeM1_VPE2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config1.MMUSizeM1 for VPE2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config1MMUSizeM1_VPE3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config1.MMUSizeM1 for VPE3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config1WR"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config1.WR (watchpoint registers present)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config1PC"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config1.PC (Performance Counters present)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config1C2"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config1.C2 (Coprocessor 2 present)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config2SU"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the SU field in Config2 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config2SS"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the SS field in Config2 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config2SL"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the SL field in Config2 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config2SA"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the SA field in Config2 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config3BI"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config3.BI"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config3BP"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config3.BP"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config3CDMM"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config3.CDMM"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config3CTXTC"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config3.CTXTC"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config3DSPP"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config3.DSPP"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config3DSP2P"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config3.DSP2P"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config3IPLW"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config3.IPLW"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config3ISA"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config3.ISA"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config3ISAOnExc"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config3.ISAOnExc"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config3ITL"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config3.ITL"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config3LPA"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config3.LPA"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config3MCU"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config3.MCU"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config3MMAR"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config3.MMAR"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config3RXI"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config3.RXI"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config3SC"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config3.SC"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config3ULRI"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config3.ULRI"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config3VZ"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config3.VZ"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config3MSAP"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config3.MSAP"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config3CMGCR"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the CMGCR field in Config3 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config3SP"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the SP field in Config3 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config3TL"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the TL field in Config3 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config3PW"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the PW field in Config3 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config4AE"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config4.AE"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config4IE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config4.IE"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config4MMUConfig"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config4.MMUConfig field (interpretation depends on MMUExtDef value)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config4MMUExtDef"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config4.MMUExtDef"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config4VTLBSizeExt"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config4.VTLBSizeExt"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config4KScrExist"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config4.KScrExist"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config5EVA"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config5.EVA"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config5LLB"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config5.LLB (LLAddr supports LLbit)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config5MRP"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config5.MRP (MaaR Present)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config5NFExists"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config5.NFExists"/>
        </docsection>
    </formalattribute>
    <formalattribute name="mips32Macro"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Enables the MIPS32 SAVE and RESTORE macro instructions. Ignored if Config5.CA2 is not set)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config5MSAEn"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config5.MSAEn"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config5MVH"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config5.MVH (enable MTHC0 and MFHC0 instructions)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config5DEC"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config5.DEC (to test Dual Endian Capability)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config5GI"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config5.GI (enable GINV)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config5CRCP"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config5.CRCP (CRCP Present)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config5VP"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config5.VP"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config6FTLBEn"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override power on value of Config6.FTLBEn"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7AR"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.AR (Alias removed Data cache)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7DCIDX_MODE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.DCIDX_MODE"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7HCI"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.HCI (Hardware Cache Initialization)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IAR"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IAR (Alias removed Instruction cache)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7WII"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.WII (wait IE/IXMT ignore)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7ES"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the ES field in Config7 register (Externalize sync)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7WR"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7[31] bit (Alternative implementation of Watch registers)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7FPR"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.FPR (one-half FPU clock ratio)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7USP"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.USP (USPRAM enable)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7BTLM"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.BTLM bit"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7BusSlp"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.BusSlp bit"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IVAD"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IVAD bit"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7RPS"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.RPS bit"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IAR_CPU0_VPE0"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IAR bit for CPU0/VPE0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IAR_CPU0_VPE1"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IAR bit for CPU0/VPE1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IAR_CPU0_VPE2"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IAR bit for CPU0/VPE2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IAR_CPU0_VPE3"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IAR bit for CPU0/VPE3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IAR_CPU1_VPE0"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IAR bit for CPU1/VPE0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IAR_CPU1_VPE1"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IAR bit for CPU1/VPE1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IAR_CPU1_VPE2"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IAR bit for CPU1/VPE2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IAR_CPU1_VPE3"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IAR bit for CPU1/VPE3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IAR_CPU2_VPE0"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IAR bit for CPU2/VPE0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IAR_CPU2_VPE1"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IAR bit for CPU2/VPE1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IAR_CPU2_VPE2"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IAR bit for CPU2/VPE2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IAR_CPU2_VPE3"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IAR bit for CPU2/VPE3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IAR_CPU3_VPE0"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IAR bit for CPU3/VPE0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IAR_CPU3_VPE1"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IAR bit for CPU3/VPE1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IAR_CPU3_VPE2"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IAR bit for CPU3/VPE2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IAR_CPU3_VPE3"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IAR bit for CPU3/VPE3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IAR_CPU4_VPE0"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IAR bit for CPU4/VPE0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IAR_CPU4_VPE1"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IAR bit for CPU4/VPE1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IAR_CPU4_VPE2"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IAR bit for CPU4/VPE2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IAR_CPU4_VPE3"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IAR bit for CPU4/VPE3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IAR_CPU5_VPE0"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IAR bit for CPU5/VPE0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IAR_CPU5_VPE1"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IAR bit for CPU5/VPE1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IAR_CPU5_VPE2"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IAR bit for CPU5/VPE2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IAR_CPU5_VPE3"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IAR bit for CPU5/VPE3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IAR_CPU6_VPE0"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IAR bit for CPU6/VPE0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IAR_CPU6_VPE1"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IAR bit for CPU6/VPE1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IAR_CPU6_VPE2"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IAR bit for CPU6/VPE2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IAR_CPU6_VPE3"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IAR bit for CPU6/VPE3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IAR_CPU7_VPE0"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IAR bit for CPU7/VPE0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IAR_CPU7_VPE1"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IAR bit for CPU7/VPE1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IAR_CPU7_VPE2"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IAR bit for CPU7/VPE2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IAR_CPU7_VPE3"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IAR bit for CPU7/VPE3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IVAD_CPU0_VPE0"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IVAD bit for CPU0/VPE0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IVAD_CPU0_VPE1"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IVAD bit for CPU0/VPE1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IVAD_CPU0_VPE2"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IVAD bit for CPU0/VPE2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IVAD_CPU0_VPE3"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IVAD bit for CPU0/VPE3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IVAD_CPU1_VPE0"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IVAD bit for CPU1/VPE0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IVAD_CPU1_VPE1"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IVAD bit for CPU1/VPE1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IVAD_CPU1_VPE2"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IVAD bit for CPU1/VPE2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IVAD_CPU1_VPE3"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IVAD bit for CPU1/VPE3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IVAD_CPU2_VPE0"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IVAD bit for CPU2/VPE0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IVAD_CPU2_VPE1"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IVAD bit for CPU2/VPE1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IVAD_CPU2_VPE2"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IVAD bit for CPU2/VPE2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IVAD_CPU2_VPE3"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IVAD bit for CPU2/VPE3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IVAD_CPU3_VPE0"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IVAD bit for CPU3/VPE0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IVAD_CPU3_VPE1"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IVAD bit for CPU3/VPE1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IVAD_CPU3_VPE2"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IVAD bit for CPU3/VPE2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IVAD_CPU3_VPE3"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IVAD bit for CPU3/VPE3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IVAD_CPU4_VPE0"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IVAD bit for CPU4/VPE0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IVAD_CPU4_VPE1"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IVAD bit for CPU4/VPE1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IVAD_CPU4_VPE2"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IVAD bit for CPU4/VPE2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IVAD_CPU4_VPE3"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IVAD bit for CPU4/VPE3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IVAD_CPU5_VPE0"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IVAD bit for CPU5/VPE0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IVAD_CPU5_VPE1"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IVAD bit for CPU5/VPE1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IVAD_CPU5_VPE2"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IVAD bit for CPU5/VPE2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IVAD_CPU5_VPE3"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IVAD bit for CPU5/VPE3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IVAD_CPU6_VPE0"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IVAD bit for CPU6/VPE0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IVAD_CPU6_VPE1"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IVAD bit for CPU6/VPE1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IVAD_CPU6_VPE2"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IVAD bit for CPU6/VPE2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IVAD_CPU6_VPE3"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IVAD bit for CPU6/VPE3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IVAD_CPU7_VPE0"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IVAD bit for CPU7/VPE0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IVAD_CPU7_VPE1"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IVAD bit for CPU7/VPE1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IVAD_CPU7_VPE2"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IVAD bit for CPU7/VPE2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7IVAD_CPU7_VPE3"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.IVAD bit for CPU7/VPE3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7RPS_CPU0_VPE0"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.RPS bit for CPU0/VPE0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7RPS_CPU0_VPE1"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.RPS bit for CPU0/VPE1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7RPS_CPU0_VPE2"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.RPS bit for CPU0/VPE2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7RPS_CPU0_VPE3"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.RPS bit for CPU0/VPE3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7RPS_CPU1_VPE0"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.RPS bit for CPU1/VPE0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7RPS_CPU1_VPE1"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.RPS bit for CPU1/VPE1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7RPS_CPU1_VPE2"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.RPS bit for CPU1/VPE2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7RPS_CPU1_VPE3"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.RPS bit for CPU1/VPE3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7RPS_CPU2_VPE0"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.RPS bit for CPU2/VPE0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7RPS_CPU2_VPE1"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.RPS bit for CPU2/VPE1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7RPS_CPU2_VPE2"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.RPS bit for CPU2/VPE2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7RPS_CPU2_VPE3"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.RPS bit for CPU2/VPE3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7RPS_CPU3_VPE0"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.RPS bit for CPU3/VPE0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7RPS_CPU3_VPE1"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.RPS bit for CPU3/VPE1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7RPS_CPU3_VPE2"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.RPS bit for CPU3/VPE2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7RPS_CPU3_VPE3"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.RPS bit for CPU3/VPE3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7RPS_CPU4_VPE0"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.RPS bit for CPU4/VPE0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7RPS_CPU4_VPE1"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.RPS bit for CPU4/VPE1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7RPS_CPU4_VPE2"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.RPS bit for CPU4/VPE2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7RPS_CPU4_VPE3"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.RPS bit for CPU4/VPE3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7RPS_CPU5_VPE0"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.RPS bit for CPU5/VPE0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7RPS_CPU5_VPE1"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.RPS bit for CPU5/VPE1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7RPS_CPU5_VPE2"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.RPS bit for CPU5/VPE2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7RPS_CPU5_VPE3"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.RPS bit for CPU5/VPE3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7RPS_CPU6_VPE0"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.RPS bit for CPU6/VPE0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7RPS_CPU6_VPE1"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.RPS bit for CPU6/VPE1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7RPS_CPU6_VPE2"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.RPS bit for CPU6/VPE2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7RPS_CPU6_VPE3"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.RPS bit for CPU6/VPE3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7RPS_CPU7_VPE0"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.RPS bit for CPU7/VPE0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7RPS_CPU7_VPE1"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.RPS bit for CPU7/VPE1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7RPS_CPU7_VPE2"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.RPS bit for CPU7/VPE2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="config7RPS_CPU7_VPE3"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Config7.RPS bit for CPU7/VPE3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="statusFR"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override power on value in Status.FR (Floating point register mode)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="fcsrABS2008"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override FCSR.ABS2008 (ABS/NEG compliant with IEEE 754-2008)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="fcsrNAN2008"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override FCSR.NAN2008 (QNaN/SNaN encodings match IEEE 754-2008 recommendation)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="numMaarRegs"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override number of MAAR registers (must be even)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="srsconf0SRS1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the SRS1 field in SRSConf0 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="srsconf0SRS2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the SRS2 field in SRSConf0 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="srsconf0SRS3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the SRS3 field in SRSConf0 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="wiredLimit"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Limit field of the Wired register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="wiredLimitBits"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override width of Limit field of the Wired register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="wiredWiredBits"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override width of Wired field of the Wired register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="cdmmBaseCI"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override CDMMBase.CI"/>
        </docsection>
    </formalattribute>
    <formalattribute name="parityEnable"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specify error detection support: 0 - none; 1 - parity; 2 - ECC"/>
        </docsection>
    </formalattribute>
    <formalattribute name="useMpTb"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override Use of multi-processor test bench"/>
        </docsection>
    </formalattribute>
    <formalattribute name="ExceptionBase"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specify the BEV Exception Base address. (use GCR_Cx_RESET_BASE on CMP processors)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="UseExceptionBase"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Set to one to use ExceptionBase[29:12] as the corresponding BEV address bits"/>
        </docsection>
    </formalattribute>
    <formalattribute name="firstBEVExceptionBaseMaskBit"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specify LSB position of GCR_Cx_RESET_EXT_BASE.BEVExceptionBaseMask field. Only used when SegCtl present"/>
        </docsection>
    </formalattribute>
    <formalattribute name="EVAReset"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Set to one to reset into non-legacy address map and BEV location. Only used when non-CMP and SegCtl present"/>
        </docsection>
    </formalattribute>
    <formalattribute name="ExceptionBaseMask"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specify the ExceptionBaseMask value used for bits [27:firstBEVExceptionBaseMaskBit]. Only used when non-CMP and SegCtl present"/>
        </docsection>
    </formalattribute>
    <formalattribute name="ExceptionBasePA"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Bits [35:29] of the physical address for the BEV overlays. Only used when non-CMP and SegCtl present"/>
        </docsection>
    </formalattribute>
    <formalattribute name="l1BufferCache"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="L1 Buffer Cache"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCU_EX"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: GCR custom block present"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GIC_EX"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: GIC unit present"/>
        </docsection>
    </formalattribute>
    <formalattribute name="CPC_EX"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: CPC unit present"/>
        </docsection>
    </formalattribute>
    <formalattribute name="TIMER_ROUTABLE"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: cpu timer interrupt routable within cluster"/>
        </docsection>
    </formalattribute>
    <formalattribute name="SWINT_ROUTABLE"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: software interrupt routable within cluster"/>
        </docsection>
    </formalattribute>
    <formalattribute name="PERFCNT_ROUTABLE"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: performance counter interrupt routable within cluster"/>
        </docsection>
    </formalattribute>
    <formalattribute name="FDC_ROUTABLE"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: fast debug channel interrupt routable within cluster"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_PCORES"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GCR_CONFIG.PCORES (number of cores-1)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_ADDR_REGIONS"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GCR_CONFIG.ADDR_REGIONS (number of MMIO address regions)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_NUMAUX"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GCR_CONFIG.NUMAUX (number of auxiliary memory ports)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_BASE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GCR_BASE.GCR_BASE (default GCR register address)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_MINOR_REV"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GCR_REV.MINOR_REV"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_MAJOR_REV"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GCR_REV.MAJOR_REV"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_CACHE_MINOR_REV"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GCR_CACHE_REV.MINOR_REV"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_CACHE_MAJOR_REV"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GCR_CACHE_REV.MAJOR_REV"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_L2_ASSOC"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GCR_L2_CONFIG.ASSOC"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_L2_SET_SIZE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GCR_L2_CONFIG.SET_SIZE"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_SYS_CONFIG2_MAX_VP_WIDTH"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GCR_SYS_CONFIG2.MAX_VP_WIDTH"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_IOCU1_MINOR_REV"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GCR_IOCU1_REV.MINOR_REV"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_IOCU1_MAJOR_REV"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GCR_IOCU1_REV.MAJOR_REV"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GIC_NUMINTERRUPTS"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GIC_SH_CONFIG.NUMINTERRUPTS"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GIC_COUNTBITS"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GIC_SH_CONFIG.COUNTBITS"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GIC_MINOR_REV"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GIC_SH_REVISION.MINOR_REV"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GIC_MAJOR_REV"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GIC_SH_REVISION.MAJOR_REV"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GIC_NUM_TEAMS"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GIC_SH_DBG_CONFIG.NUM_TEAMS"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GIC_TRIG_RESET"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: Zero value of GIC_SH_TRIG_[31_0, 63_32]"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GIC_PVPES"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GIC_SH_CONFIG.PVPE"/>
        </docsection>
    </formalattribute>
    <formalattribute name="CPC_MICROSTEP"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override CPC_SEQDEL.MICROSTEP"/>
        </docsection>
    </formalattribute>
    <formalattribute name="CPC_RAILDELAY"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override CPC_RAIL.RAILDELAY"/>
        </docsection>
    </formalattribute>
    <formalattribute name="CPC_RESETLEN"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override CPC_RESETLEN.RESETLEN"/>
        </docsection>
    </formalattribute>
    <formalattribute name="CPC_MINOR_REV"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override CPC_REVISION.MINOR_REV"/>
        </docsection>
    </formalattribute>
    <formalattribute name="CPC_MAJOR_REV"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override CPC_REVISION.MAJOR_REV"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GIC_SH_GID_CONFIG31_0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GIC_SH_GID_CONFIG[31_0]"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GIC_SH_GID_CONFIG63_32"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GIC_SH_GID_CONFIG[63_32]"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GIC_SH_GID_CONFIG95_64"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GIC_SH_GID_CONFIG[95_64]"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GIC_SH_GID_CONFIG127_96"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GIC_SH_GID_CONFIG[127_96]"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GIC_SH_GID_CONFIG159_128"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GIC_SH_GID_CONFIG[159_128]"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GIC_SH_GID_CONFIG191_160"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GIC_SH_GID_CONFIG[191_160]"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GIC_SH_GID_CONFIG223_192"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GIC_SH_GID_CONFIG[223_192]"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GIC_SH_GID_CONFIG255_224"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: override GIC_SH_GID_CONFIG[255_224]"/>
        </docsection>
    </formalattribute>
    <formalattribute name="gicVirtualVPNum_CPU0_VP0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU0/VP0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="gicVirtualVPNum_CPU0_VP1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU0/VP1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="gicVirtualVPNum_CPU0_VP2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU0/VP2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="gicVirtualVPNum_CPU0_VP3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU0/VP3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="gicVirtualVPNum_CPU1_VP0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU1/VP0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="gicVirtualVPNum_CPU1_VP1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU1/VP1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="gicVirtualVPNum_CPU1_VP2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU1/VP2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="gicVirtualVPNum_CPU1_VP3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU1/VP3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="gicVirtualVPNum_CPU2_VP0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU2/VP0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="gicVirtualVPNum_CPU2_VP1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU2/VP1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="gicVirtualVPNum_CPU2_VP2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU2/VP2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="gicVirtualVPNum_CPU2_VP3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU2/VP3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="gicVirtualVPNum_CPU3_VP0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU3/VP0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="gicVirtualVPNum_CPU3_VP1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU3/VP1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="gicVirtualVPNum_CPU3_VP2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU3/VP2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="gicVirtualVPNum_CPU3_VP3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU3/VP3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="gicVirtualVPNum_CPU4_VP0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU4/VP0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="gicVirtualVPNum_CPU4_VP1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU4/VP1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="gicVirtualVPNum_CPU4_VP2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU4/VP2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="gicVirtualVPNum_CPU4_VP3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU4/VP3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="gicVirtualVPNum_CPU5_VP0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU5/VP0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="gicVirtualVPNum_CPU5_VP1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU5/VP1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="gicVirtualVPNum_CPU5_VP2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU5/VP2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="gicVirtualVPNum_CPU5_VP3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU5/VP3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="gicVirtualVPNum_CPU6_VP0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU6/VP0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="gicVirtualVPNum_CPU6_VP1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU6/VP1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="gicVirtualVPNum_CPU6_VP2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU6/VP2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="gicVirtualVPNum_CPU6_VP3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU6/VP3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="gicVirtualVPNum_CPU7_VP0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU7/VP0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="gicVirtualVPNum_CPU7_VP1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU7/VP1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="gicVirtualVPNum_CPU7_VP2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU7/VP2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="gicVirtualVPNum_CPU7_VP3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the IPTI field in IntCtl register for CPU7/VP3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_C0_RESET_BASE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: GCR_CL_RESET_BASE for core 0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_C1_RESET_BASE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: GCR_CL_RESET_BASE for core 1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_C2_RESET_BASE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: GCR_CL_RESET_BASE for core 2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_C3_RESET_BASE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: GCR_CL_RESET_BASE for core 3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_C4_RESET_BASE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: GCR_CL_RESET_BASE for core 4"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_C5_RESET_BASE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: GCR_CL_RESET_BASE for core 5"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_C6_RESET_BASE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: GCR_CL_RESET_BASE for core 6"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_C7_RESET_BASE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: GCR_CL_RESET_BASE for core 7"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_C8_RESET_BASE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: GCR_CL_RESET_BASE for core 8"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_C9_RESET_BASE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: GCR_CL_RESET_BASE for core 9"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_C0_RESET_EXT_BASE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: GCR_CL_RESET_EXT_BASE for core 0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_C1_RESET_EXT_BASE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: GCR_CL_RESET_EXT_BASE for core 1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_C2_RESET_EXT_BASE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: GCR_CL_RESET_EXT_BASE for core 2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_C3_RESET_EXT_BASE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: GCR_CL_RESET_EXT_BASE for core 3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_C4_RESET_EXT_BASE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: GCR_CL_RESET_EXT_BASE for core 4"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_C5_RESET_EXT_BASE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: GCR_CL_RESET_EXT_BASE for core 5"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_C6_RESET_EXT_BASE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: GCR_CL_RESET_EXT_BASE for core 6"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_C7_RESET_EXT_BASE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: GCR_CL_RESET_EXT_BASE for core 7"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_C8_RESET_EXT_BASE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: GCR_CL_RESET_EXT_BASE for core 8"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GCR_C9_RESET_EXT_BASE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: GCR_CL_RESET_EXT_BASE for core 9"/>
        </docsection>
    </formalattribute>
    <formalattribute name="CPC_C0_VP_EN"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: CPC_VP_EN for core 0"/>
        </docsection>
    </formalattribute>
    <formalattribute name="CPC_C1_VP_EN"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: CPC_VP_EN for core 1"/>
        </docsection>
    </formalattribute>
    <formalattribute name="CPC_C2_VP_EN"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: CPC_VP_EN for core 2"/>
        </docsection>
    </formalattribute>
    <formalattribute name="CPC_C3_VP_EN"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: CPC_VP_EN for core 3"/>
        </docsection>
    </formalattribute>
    <formalattribute name="CPC_C4_VP_EN"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: CPC_VP_EN for core 4"/>
        </docsection>
    </formalattribute>
    <formalattribute name="CPC_C5_VP_EN"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: CPC_VP_EN for core 5"/>
        </docsection>
    </formalattribute>
    <formalattribute name="CPC_C6_VP_EN"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: CPC_VP_EN for core 6"/>
        </docsection>
    </formalattribute>
    <formalattribute name="CPC_C7_VP_EN"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: CPC_VP_EN for core 7"/>
        </docsection>
    </formalattribute>
    <formalattribute name="CPC_C8_VP_EN"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: CPC_VP_EN for core 8"/>
        </docsection>
    </formalattribute>
    <formalattribute name="CPC_C9_VP_EN"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP system only: CPC_VP_EN for core 9"/>
        </docsection>
    </formalattribute>
    <formalattribute name="EIC_OPTION"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override the external interrupt controller EIC_OPTION"/>
        </docsection>
    </formalattribute>
    <formalattribute name="hasImpl17"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Enable read/write of Impl17 bit in Status register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="hasImpl16"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Enable read/write of Impl16 bit in Status register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="ISPRAM_SIZE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Encoded size of the ISPRAM region (log2(&lt;ISPRAM size in bytes&gt;) - 11)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="ISPRAM_BASE"
        type="uns64">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Starting physical address of the ISPRAM region"/>
        </docsection>
    </formalattribute>
    <formalattribute name="ISPRAM_ENABLE"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Set the enable bit of the ISPRAM region&apos;s tag (used to enable the ISPRAM region prior to reset)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="ISPRAM_FILE"
        type="string">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Load a MIPS hex file into the ISPRAM region prior to reset"/>
        </docsection>
    </formalattribute>
    <formalattribute name="DSPRAM_SIZE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Encoded size of the DSPRAM region (log2(&lt;DSPRAM size in bytes&gt;) - 11)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="DSPRAM_BASE"
        type="uns64">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Starting physical address of the DSPRAM region"/>
        </docsection>
    </formalattribute>
    <formalattribute name="DSPRAM_ENABLE"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Set the enable bit of the DSPRAM region&apos;s tag (used to enable the DSPRAM region prior to reset)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="DSPRAM_PRESENT"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="DSPRAM is present with SAAR"/>
        </docsection>
    </formalattribute>
    <formalattribute name="USPRAM_SIZE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Encoded size of the USPRAM region (log2(&lt;USPRAM size in bytes&gt;) - 11)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="USPRAM_BASE"
        type="uns64">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Starting physical address of the USPRAM region"/>
        </docsection>
    </formalattribute>
    <formalattribute name="USPRAM_ENABLE"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Set the enable bit of the USPRAM region&apos;s tag (used to enable the USPRAM region prior to reset)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="USPRAM_FILE"
        type="string">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Load a MIPS hex file into the USPRAM region prior to reset"/>
        </docsection>
    </formalattribute>
    <formalattribute name="misalignedDataException"
        type="enumeration">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Select misaligned data access exception signaling: never, checkCCA or always"/>
        </docsection>
        <enum name="never"
            value="0"/>
        <enum name="checkCCA"
            value="1"/>
        <enum name="always"
            value="2"/>
    </formalattribute>
    <formalattribute name="commitTlbwErr"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Commit TLBWI/TLBRI on ECC; in MIPS_DV_MODE only"/>
        </docsection>
    </formalattribute>
    <busmasterport addresswidth="32"
        addresswidthmax="36"
        addresswidthmin="12"
        mustbeconnected="T"
        name="INSTRUCTION"/>
    <busmasterport addresswidth="32"
        addresswidthmax="36"
        addresswidthmin="12"
        mustbeconnected="F"
        name="DATA"/>
    <busmasterport addresswidth="32"
        addresswidthmax="32"
        addresswidthmin="32"
        mustbeconnected="F"
        name="USPRAM">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="unified scratchpad RAM"/>
        </docsection>
    </busmasterport>
    <netport mustbeconnected="F"
        name="reset"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="CMP reset"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="dint"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Debug external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int2"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int3"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int4"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int5"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int6"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int7"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int8"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int9"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int10"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int11"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int12"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int13"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int14"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int15"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int16"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int17"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int18"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int19"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int20"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int21"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int22"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int23"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int24"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int25"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int26"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int27"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int28"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int29"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int30"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int31"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int32"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int33"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int34"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int35"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int36"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int37"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int38"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="int39"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="ej_disable_probe_debug"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC ej_disable_probe_debug"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="ejtagbrk_override"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC ejtagbrk_override"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="ej_dint_in"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GIC ej_dint_in"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="GCR_CUSTOM_BASE"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Provides the least significant 32-bits of the value written to the GCR_CUSTOM_BASE register. Second half of GCR_CUSTOM_BASE_HI and GCR_CUSTOM_BASE output."/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="GCR_CUSTOM_BASE_UPPER"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Provides the most significant 32-bits of value written to the the GCR_CUSTOM_BASE register. First half of GCR_CUSTOM_BASE_HI and GCR_CUSTOM_BASE output."/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq_CPU0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq0_CPU0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq1_CPU0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq2_CPU0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq3_CPU0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq4_CPU0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq5_CPU0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq6_CPU0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq7_CPU0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq8_CPU0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq9_CPU0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq10_CPU0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq11_CPU0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq12_CPU0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq13_CPU0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq14_CPU0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq15_CPU0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="dint_CPU0_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Debug external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint0_CPU0_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint1_CPU0_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint2_CPU0_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint3_CPU0_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint4_CPU0_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint5_CPU0_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="nmi_CPU0_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Non-maskable external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EICPresent_CPU0_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Input signal SI_EICPresent per VPE"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_RIPL_CPU0_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller RIPL (alias of hwint0 - 5 or 7)"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_EICSS_CPU0_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller EICSS"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_VectorNum_CPU0_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller vector number"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_VectorOffset_CPU0_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller vector offset"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="intISS_CPU0_VPE0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when interrupt request is serviced"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="causeTI_CPU0_VPE0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when timer interrupt expires"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="causeIP0_CPU0_VPE0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Raised for software interrupt request IP0"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="causeIP1_CPU0_VPE0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Raised for software interrupt request IP1"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="si_sleep_CPU0_VPE0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when the VPE is in WAIT state"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt for compatibility"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="vc_run_CPU0_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Set to force stop of execution on processor VPE (simulation control only)"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="dint_CPU0_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Debug external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint0_CPU0_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint1_CPU0_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint2_CPU0_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint3_CPU0_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint4_CPU0_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint5_CPU0_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="nmi_CPU0_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Non-maskable external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EICPresent_CPU0_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Input signal SI_EICPresent per VPE"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_RIPL_CPU0_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller RIPL (alias of hwint0 - 5 or 7)"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_EICSS_CPU0_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller EICSS"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_VectorNum_CPU0_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller vector number"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_VectorOffset_CPU0_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller vector offset"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="intISS_CPU0_VPE1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when interrupt request is serviced"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="causeTI_CPU0_VPE1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when timer interrupt expires"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="causeIP0_CPU0_VPE1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Raised for software interrupt request IP0"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="causeIP1_CPU0_VPE1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Raised for software interrupt request IP1"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="si_sleep_CPU0_VPE1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when the VPE is in WAIT state"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="vc_run_CPU0_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Set to force stop of execution on processor VPE (simulation control only)"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq_CPU1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq0_CPU1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq1_CPU1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq2_CPU1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq3_CPU1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq4_CPU1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq5_CPU1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq6_CPU1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq7_CPU1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq8_CPU1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq9_CPU1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq10_CPU1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq11_CPU1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq12_CPU1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq13_CPU1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq14_CPU1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq15_CPU1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="dint_CPU1_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Debug external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint0_CPU1_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint1_CPU1_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint2_CPU1_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint3_CPU1_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint4_CPU1_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint5_CPU1_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="nmi_CPU1_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Non-maskable external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EICPresent_CPU1_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Input signal SI_EICPresent per VPE"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_RIPL_CPU1_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller RIPL (alias of hwint0 - 5 or 7)"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_EICSS_CPU1_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller EICSS"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_VectorNum_CPU1_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller vector number"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_VectorOffset_CPU1_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller vector offset"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="intISS_CPU1_VPE0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when interrupt request is serviced"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="causeTI_CPU1_VPE0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when timer interrupt expires"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="causeIP0_CPU1_VPE0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Raised for software interrupt request IP0"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="causeIP1_CPU1_VPE0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Raised for software interrupt request IP1"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="si_sleep_CPU1_VPE0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when the VPE is in WAIT state"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="vc_run_CPU1_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Set to force stop of execution on processor VPE (simulation control only)"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="dint_CPU1_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Debug external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint0_CPU1_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint1_CPU1_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint2_CPU1_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint3_CPU1_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint4_CPU1_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint5_CPU1_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="nmi_CPU1_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Non-maskable external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EICPresent_CPU1_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Input signal SI_EICPresent per VPE"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_RIPL_CPU1_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller RIPL (alias of hwint0 - 5 or 7)"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_EICSS_CPU1_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller EICSS"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_VectorNum_CPU1_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller vector number"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_VectorOffset_CPU1_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller vector offset"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="intISS_CPU1_VPE1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when interrupt request is serviced"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="causeTI_CPU1_VPE1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when timer interrupt expires"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="causeIP0_CPU1_VPE1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Raised for software interrupt request IP0"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="causeIP1_CPU1_VPE1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Raised for software interrupt request IP1"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="si_sleep_CPU1_VPE1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when the VPE is in WAIT state"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="vc_run_CPU1_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Set to force stop of execution on processor VPE (simulation control only)"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq_CPU2"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq0_CPU2"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq1_CPU2"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq2_CPU2"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq3_CPU2"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq4_CPU2"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq5_CPU2"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq6_CPU2"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq7_CPU2"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq8_CPU2"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq9_CPU2"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq10_CPU2"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq11_CPU2"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq12_CPU2"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq13_CPU2"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq14_CPU2"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq15_CPU2"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="dint_CPU2_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Debug external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint0_CPU2_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint1_CPU2_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint2_CPU2_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint3_CPU2_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint4_CPU2_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint5_CPU2_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="nmi_CPU2_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Non-maskable external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EICPresent_CPU2_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Input signal SI_EICPresent per VPE"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_RIPL_CPU2_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller RIPL (alias of hwint0 - 5 or 7)"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_EICSS_CPU2_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller EICSS"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_VectorNum_CPU2_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller vector number"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_VectorOffset_CPU2_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller vector offset"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="intISS_CPU2_VPE0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when interrupt request is serviced"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="causeTI_CPU2_VPE0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when timer interrupt expires"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="causeIP0_CPU2_VPE0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Raised for software interrupt request IP0"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="causeIP1_CPU2_VPE0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Raised for software interrupt request IP1"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="si_sleep_CPU2_VPE0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when the VPE is in WAIT state"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="vc_run_CPU2_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Set to force stop of execution on processor VPE (simulation control only)"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="dint_CPU2_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Debug external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint0_CPU2_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint1_CPU2_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint2_CPU2_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint3_CPU2_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint4_CPU2_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint5_CPU2_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="nmi_CPU2_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Non-maskable external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EICPresent_CPU2_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Input signal SI_EICPresent per VPE"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_RIPL_CPU2_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller RIPL (alias of hwint0 - 5 or 7)"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_EICSS_CPU2_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller EICSS"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_VectorNum_CPU2_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller vector number"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_VectorOffset_CPU2_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller vector offset"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="intISS_CPU2_VPE1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when interrupt request is serviced"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="causeTI_CPU2_VPE1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when timer interrupt expires"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="causeIP0_CPU2_VPE1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Raised for software interrupt request IP0"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="causeIP1_CPU2_VPE1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Raised for software interrupt request IP1"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="si_sleep_CPU2_VPE1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when the VPE is in WAIT state"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="vc_run_CPU2_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Set to force stop of execution on processor VPE (simulation control only)"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq_CPU3"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq0_CPU3"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq1_CPU3"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq2_CPU3"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq3_CPU3"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq4_CPU3"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq5_CPU3"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq6_CPU3"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq7_CPU3"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq8_CPU3"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq9_CPU3"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq10_CPU3"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq11_CPU3"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq12_CPU3"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq13_CPU3"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq14_CPU3"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="yq15_CPU3"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Yield qualifier"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="dint_CPU3_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Debug external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint0_CPU3_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint1_CPU3_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint2_CPU3_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint3_CPU3_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint4_CPU3_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint5_CPU3_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="nmi_CPU3_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Non-maskable external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EICPresent_CPU3_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Input signal SI_EICPresent per VPE"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_RIPL_CPU3_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller RIPL (alias of hwint0 - 5 or 7)"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_EICSS_CPU3_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller EICSS"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_VectorNum_CPU3_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller vector number"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_VectorOffset_CPU3_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller vector offset"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="intISS_CPU3_VPE0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when interrupt request is serviced"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="causeTI_CPU3_VPE0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when timer interrupt expires"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="causeIP0_CPU3_VPE0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Raised for software interrupt request IP0"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="causeIP1_CPU3_VPE0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Raised for software interrupt request IP1"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="si_sleep_CPU3_VPE0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when the VPE is in WAIT state"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="vc_run_CPU3_VPE0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Set to force stop of execution on processor VPE (simulation control only)"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="dint_CPU3_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Debug external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint0_CPU3_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint1_CPU3_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint2_CPU3_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint3_CPU3_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint4_CPU3_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="hwint5_CPU3_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="nmi_CPU3_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Non-maskable external interrupt"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EICPresent_CPU3_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Input signal SI_EICPresent per VPE"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_RIPL_CPU3_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller RIPL (alias of hwint0 - 5 or 7)"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_EICSS_CPU3_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller EICSS"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_VectorNum_CPU3_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller vector number"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="EIC_VectorOffset_CPU3_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="External interrupt controller vector offset"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="intISS_CPU3_VPE1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when interrupt request is serviced"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="causeTI_CPU3_VPE1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when timer interrupt expires"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="causeIP0_CPU3_VPE1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Raised for software interrupt request IP0"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="causeIP1_CPU3_VPE1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Raised for software interrupt request IP1"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="si_sleep_CPU3_VPE1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="True when the VPE is in WAIT state"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="vc_run_CPU3_VPE1"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Set to force stop of execution on processor VPE (simulation control only)"/>
        </docsection>
    </netport>
    <command name="isync">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="specify instruction address range for synchronous execution"/>
        </docsection>
        <commandarg name="addresshi"
            type="Uns64">
            <docsection name="doc"
                text="Description">
                <doctext name="txt"
                    text="end address of synchronous execution range"/>
            </docsection>
        </commandarg>
        <commandarg name="addresslo"
            type="Uns64">
            <docsection name="doc"
                text="Description">
                <doctext name="txt"
                    text="start address of synchronous execution range"/>
            </docsection>
        </commandarg>
    </command>
    <command name="itrace">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="enable or disable instruction tracing"/>
        </docsection>
        <commandarg name="after"
            type="Uns64">
            <docsection name="doc"
                text="Description">
                <doctext name="txt"
                    text="apply after this many instructions"/>
            </docsection>
        </commandarg>
        <commandarg name="enable"
            type="Boolean">
            <docsection name="doc"
                text="Description">
                <doctext name="txt"
                    text="enable instruction tracing"/>
            </docsection>
        </commandarg>
        <commandarg name="instructioncount"
            type="Boolean">
            <docsection name="doc"
                text="Description">
                <doctext name="txt"
                    text="include the instruction number in each trace"/>
            </docsection>
        </commandarg>
        <commandarg name="memory"
            type="String">
            <docsection name="doc"
                text="Description">
                <doctext name="txt"
                    text="show memory accesses by this instruction. Argument can be any combination of X (execute), L (load or store access) and S (system)"/>
            </docsection>
        </commandarg>
        <commandarg name="off"
            type="Boolean">
            <docsection name="doc"
                text="Description">
                <doctext name="txt"
                    text="disable instruction tracing"/>
            </docsection>
        </commandarg>
        <commandarg name="on"
            type="Boolean">
            <docsection name="doc"
                text="Description">
                <doctext name="txt"
                    text="enable instruction tracing"/>
            </docsection>
        </commandarg>
        <commandarg name="processorname"
            type="Boolean">
            <docsection name="doc"
                text="Description">
                <doctext name="txt"
                    text="Include processor name in all trace lines"/>
            </docsection>
        </commandarg>
        <commandarg name="registerchange"
            type="Boolean">
            <docsection name="doc"
                text="Description">
                <doctext name="txt"
                    text="show registers changed by this instruction"/>
            </docsection>
        </commandarg>
        <commandarg name="registers"
            type="Boolean">
            <docsection name="doc"
                text="Description">
                <doctext name="txt"
                    text="show registers after each trace"/>
            </docsection>
        </commandarg>
    </command>
    <exceptions name="Exceptions">
        <exception code="0"
            name="Int"/>
        <exception code="1"
            name="Mod"/>
        <exception code="2"
            name="TLBL"/>
        <exception code="3"
            name="TLBS"/>
        <exception code="4"
            name="AdEL"/>
        <exception code="5"
            name="AdES"/>
        <exception code="6"
            name="IBE"/>
        <exception code="7"
            name="DBE"/>
        <exception code="8"
            name="Sys"/>
        <exception code="9"
            name="Bp"/>
        <exception code="10"
            name="RI"/>
        <exception code="11"
            name="CpU"/>
        <exception code="12"
            name="Ov"/>
        <exception code="13"
            name="Tr"/>
        <exception code="15"
            name="FPE"/>
        <exception code="16"
            name="Impl1"/>
        <exception code="17"
            name="Impl2"/>
        <exception code="18"
            name="C2E"/>
        <exception code="19"
            name="TLBRI"/>
        <exception code="20"
            name="TLBXI"/>
        <exception code="22"
            name="MDMX"/>
        <exception code="23"
            name="WATCH"/>
        <exception code="24"
            name="MCheck"/>
        <exception code="25"
            name="Thread"/>
        <exception code="26"
            name="DSPDis"/>
        <exception code="27"
            name="GE"/>
        <exception code="29"
            name="Prot"/>
        <exception code="30"
            name="CacheErr"/>
    </exceptions>
    <modes name="Modes">
        <mode code="0"
            name="KERNEL"/>
        <mode code="1"
            name="DEBUG"/>
        <mode code="2"
            name="SUPERVISOR"/>
        <mode code="3"
            name="USER"/>
    </modes>
    <registers name="SPRAM">
        <register alias="F"
            name="USPRAM_ENABLE"
            readonly="F"
            type="0"
            width="8"/>
        <register alias="F"
            name="USPRAM_SIZE"
            readonly="F"
            type="0"
            width="8"/>
        <register alias="F"
            name="USPRAM_BASE"
            readonly="F"
            type="0"
            width="64"/>
        <register alias="F"
            name="USPRAM_FILE"
            readonly="F"
            type="0"
            width="64"/>
        <register alias="F"
            name="USPRAM_WRITE"
            readonly="F"
            type="0"
            width="32"/>
    </registers>
    <registers name="COP0">
        <register alias="F"
            name="bad"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="cause"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="index"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="mvpcontrol"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="mvpconf0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="mvpconf1"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="vpecontrol"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="vpeconf0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="vpeconf1"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="yqmask"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="vpeschedule"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="vpeschefback"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="vpeopt"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="entrylo0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="entrylo1"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="context"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="contextconfig"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="pagemask"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="pagegrain"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="segctl0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="segctl1"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="segctl2"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="wired"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="srsconf0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="hwrena"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="badvaddr"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="badinstr"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="badinstrx"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="count"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="compare"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="intctl"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="srsctl"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="srsmap"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="epc"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="prid"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="ebase"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="cdmmbase"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="cmgcrbase"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="bevva"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="config"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="config1"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="config2"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="config3"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="config4"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="config5"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="config7"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="bcopcontrol"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="spramcontrol"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="tracecontrol"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="tracecontrol2"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="usertracedata"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="traceibpc"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="tracedbpc"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="ibp2_3_action"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="depc"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="dbp2_3_action"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="tracecontrol3"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="usertracedata2"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="tcbconfig"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="tcbcontrole"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="ibp4_5_action"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="ibp6_7_action"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="perfctl0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="perfcnt0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="perfctl1"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="perfcnt1"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="perfctl2"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="perfcnt2"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="perfctl3"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="perfcnt3"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="errctl"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="tcbcontrold"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="itaglo"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="idatalo"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="dtaglo"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="ddatalo"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="idatahi"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="dtaghi"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="errorepc"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="desave"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="kscratch1"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="kscratch2"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="kscratch3"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="kscratch4"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="kscratch5"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="kscratch6"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="sr"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="tcstatus"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="tcbind"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="tcrestart"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="tchalt"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="tccontext"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="tcschedule"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="tcschefback"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="tcopt"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="userlocal"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="entryhi"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="status"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="lladdr"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="bcopstatus"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="debug"
            readonly="F"
            type="0"
            width="32"/>
    </registers>
    <registers name="CMP_GCR">
        <register alias="F"
            name="GCR_CONFIG"
            readonly="T"
            type="0"
            width="32"/>
        <register alias="F"
            name="GCR_BASE"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GCR_BASE_UPPER"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GCR_CONTROL"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GCR_ACCESS"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GCR_REV"
            readonly="T"
            type="0"
            width="32"/>
        <register alias="F"
            name="GCR_ERROR_MASK"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GCR_ERROR_CAUSE"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GCR_ERROR_ADDR"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GCR_ERROR_ADDR_UPPER"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GCR_ERROR_MULT"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GCR_CUSTOM_BASE"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GCR_CUSTOM_BASE_UPPER"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GCR_CUSTOM_STATUS"
            readonly="T"
            type="0"
            width="32"/>
        <register alias="F"
            name="GCR_GIC_BASE"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GCR_GIC_BASE_UPPER"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GCR_CPC_BASE"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GCR_CPC_BASE_UPPER"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GCR_GIC_STATUS"
            readonly="T"
            type="0"
            width="32"/>
        <register alias="F"
            name="GCR_CACHE_REV"
            readonly="T"
            type="0"
            width="32"/>
        <register alias="F"
            name="GCR_CPC_STATUS"
            readonly="T"
            type="0"
            width="32"/>
        <register alias="F"
            name="GCR_L2_CONFIG"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GCR_SYS_CONFIG2"
            readonly="T"
            type="0"
            width="32"/>
        <register alias="F"
            name="GCR_IOCU1_REV"
            readonly="T"
            type="0"
            width="32"/>
        <register alias="F"
            name="GCR_L2_RAM_CONFIG"
            readonly="T"
            type="0"
            width="32"/>
        <register alias="F"
            name="GCR_L2_TAG_ADDR"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GCR_L2_TAG_STATE"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GCR_L2_TAG_STATE_UPPER"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GCR_L2_DATA"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GCR_L2_DATA_UPPER"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GCR_L2_ECC"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GCR_L2_ECC_UPPER"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GCR_CL_RESET_RELEASE"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GCR_CL_COHERENCE"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GCR_CL_CONFIG"
            readonly="T"
            type="0"
            width="32"/>
        <register alias="F"
            name="GCR_CL_OTHER"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GCR_CL_RESET_BASE"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GCR_CL_ID"
            readonly="T"
            type="0"
            width="32"/>
        <register alias="F"
            name="GCR_CL_RESET_EXT_BASE"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GCR_CO_RESET_RELEASE"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GCR_CO_COHERENCE"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GCR_CO_CONFIG"
            readonly="T"
            type="0"
            width="32"/>
        <register alias="F"
            name="GCR_CO_OTHER"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GCR_CO_RESET_BASE"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GCR_CO_ID"
            readonly="T"
            type="0"
            width="32"/>
        <register alias="F"
            name="GCR_CO_RESET_EXT_BASE"
            readonly="F"
            type="0"
            width="32"/>
    </registers>
    <registers name="CMP_CPC">
        <register alias="F"
            name="CPC_ACCESS"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="CPC_SEQDEL"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="CPC_RAIL"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="CPC_RESETLEN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="CPC_REVISION"
            readonly="T"
            type="0"
            width="32"/>
        <register alias="F"
            name="CPC_CMD"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="CPC_STAT_CONF"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="CPC_OTHER"
            readonly="F"
            type="0"
            width="32"/>
    </registers>
    <registers name="CMP_GIC">
        <register alias="F"
            name="GIC_SH_CONFIG"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_CounterLo"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_CounterHi"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_REVISION"
            readonly="T"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_POL31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_POL63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_POL95_64"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_POL127_96"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_POL159_128"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_POL191_160"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_POL223_192"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_POL255_224"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_TRIG31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_TRIG63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_TRIG95_64"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_TRIG127_96"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_TRIG159_128"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_TRIG191_160"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_TRIG223_192"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_TRIG255_224"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_DUAL31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_DUAL63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_DUAL95_64"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_DUAL127_96"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_DUAL159_128"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_DUAL191_160"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_DUAL223_192"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_DUAL255_224"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_WEDGE"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_RMASK31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_RMASK63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_RMASK95_64"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_RMASK127_96"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_RMASK159_128"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_RMASK191_160"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_RMASK223_192"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_RMASK255_224"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_SMASK31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_SMASK63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_SMASK95_64"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_SMASK127_96"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_SMASK159_128"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_SMASK191_160"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_SMASK223_192"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_SMASK255_224"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MASK31_0"
            readonly="T"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MASK63_32"
            readonly="T"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MASK95_64"
            readonly="T"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MASK127_96"
            readonly="T"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MASK159_128"
            readonly="T"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MASK191_160"
            readonly="T"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MASK223_192"
            readonly="T"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MASK255_224"
            readonly="T"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_PEND31_0"
            readonly="T"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_PEND63_32"
            readonly="T"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_PEND95_64"
            readonly="T"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_PEND127_96"
            readonly="T"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_PEND159_128"
            readonly="T"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_PEND191_160"
            readonly="T"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_PEND223_192"
            readonly="T"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_PEND255_224"
            readonly="T"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP000_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP001_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP002_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP003_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP004_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP005_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP006_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP007_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP008_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP009_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP010_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP011_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP012_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP013_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP014_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP015_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP016_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP017_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP018_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP019_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP020_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP021_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP022_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP023_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP024_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP025_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP026_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP027_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP028_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP029_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP030_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP031_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP032_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP033_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP034_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP035_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP036_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP037_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP038_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP039_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP040_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP041_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP042_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP043_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP044_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP045_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP046_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP047_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP048_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP049_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP050_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP051_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP052_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP053_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP054_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP055_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP056_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP057_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP058_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP059_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP060_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP061_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP062_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP063_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP064_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP065_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP066_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP067_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP068_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP069_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP070_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP071_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP072_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP073_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP074_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP075_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP076_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP077_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP078_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP079_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP080_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP081_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP082_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP083_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP084_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP085_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP086_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP087_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP088_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP089_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP090_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP091_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP092_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP093_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP094_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP095_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP096_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP097_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP098_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP099_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP100_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP101_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP102_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP103_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP104_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP105_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP106_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP107_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP108_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP109_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP110_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP111_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP112_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP113_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP114_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP115_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP116_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP117_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP118_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP119_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP120_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP121_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP122_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP123_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP124_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP125_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP126_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP127_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP128_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP129_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP130_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP131_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP132_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP133_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP134_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP135_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP136_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP137_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP138_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP139_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP140_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP141_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP142_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP143_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP144_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP145_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP146_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP147_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP148_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP149_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP150_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP151_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP152_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP153_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP154_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP155_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP156_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP157_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP158_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP159_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP160_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP161_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP162_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP163_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP164_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP165_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP166_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP167_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP168_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP169_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP170_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP171_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP172_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP173_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP174_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP175_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP176_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP177_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP178_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP179_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP180_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP181_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP182_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP183_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP184_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP185_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP186_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP187_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP188_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP189_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP190_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP191_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP192_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP193_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP194_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP195_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP196_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP197_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP198_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP199_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP200_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP201_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP202_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP203_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP204_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP205_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP206_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP207_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP208_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP209_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP210_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP211_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP212_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP213_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP214_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP215_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP216_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP217_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP218_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP219_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP220_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP221_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP222_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP223_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP224_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP225_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP226_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP227_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP228_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP229_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP230_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP231_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP232_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP233_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP234_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP235_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP236_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP237_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP238_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP239_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP240_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP241_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP242_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP243_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP244_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP245_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP246_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP247_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP248_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP249_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP250_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP251_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP252_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP253_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP254_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP255_PIN"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP000_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP001_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP002_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP003_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP004_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP005_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP006_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP007_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP008_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP009_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP010_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP011_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP012_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP013_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP014_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP015_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP016_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP017_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP018_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP019_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP020_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP021_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP022_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP023_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP024_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP025_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP026_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP027_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP028_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP029_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP030_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP031_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP032_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP033_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP034_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP035_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP036_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP037_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP038_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP039_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP040_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP041_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP042_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP043_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP044_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP045_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP046_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP047_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP048_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP049_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP050_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP051_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP052_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP053_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP054_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP055_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP056_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP057_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP058_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP059_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP060_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP061_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP062_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP063_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP064_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP065_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP066_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP067_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP068_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP069_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP070_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP071_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP072_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP073_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP074_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP075_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP076_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP077_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP078_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP079_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP080_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP081_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP082_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP083_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP084_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP085_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP086_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP087_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP088_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP089_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP090_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP091_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP092_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP093_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP094_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP095_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP096_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP097_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP098_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP099_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP100_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP101_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP102_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP103_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP104_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP105_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP106_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP107_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP108_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP109_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP110_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP111_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP112_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP113_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP114_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP115_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP116_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP117_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP118_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP119_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP120_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP121_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP122_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP123_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP124_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP125_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP126_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP127_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP128_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP129_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP130_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP131_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP132_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP133_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP134_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP135_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP136_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP137_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP138_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP139_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP140_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP141_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP142_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP143_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP144_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP145_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP146_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP147_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP148_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP149_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP150_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP151_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP152_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP153_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP154_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP155_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP156_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP157_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP158_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP159_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP160_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP161_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP162_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP163_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP164_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP165_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP166_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP167_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP168_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP169_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP170_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP171_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP172_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP173_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP174_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP175_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP176_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP177_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP178_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP179_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP180_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP181_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP182_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP183_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP184_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP185_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP186_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP187_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP188_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP189_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP190_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP191_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP192_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP193_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP194_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP195_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP196_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP197_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP198_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP199_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP200_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP201_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP202_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP203_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP204_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP205_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP206_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP207_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP208_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP209_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP210_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP211_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP212_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP213_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP214_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP215_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP216_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP217_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP218_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP219_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP220_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP221_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP222_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP223_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP224_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP225_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP226_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP227_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP228_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP229_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP230_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP231_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP232_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP233_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP234_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP235_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP236_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP237_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP238_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP239_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP240_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP241_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP242_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP243_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP244_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP245_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP246_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP247_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP248_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP249_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP250_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP251_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP252_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP253_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP254_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP255_VPE31_0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP000_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP001_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP002_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP003_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP004_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP005_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP006_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP007_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP008_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP009_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP010_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP011_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP012_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP013_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP014_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP015_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP016_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP017_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP018_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP019_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP020_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP021_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP022_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP023_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP024_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP025_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP026_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP027_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP028_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP029_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP030_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP031_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP032_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP033_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP034_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP035_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP036_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP037_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP038_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP039_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP040_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP041_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP042_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP043_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP044_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP045_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP046_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP047_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP048_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP049_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP050_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP051_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP052_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP053_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP054_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP055_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP056_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP057_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP058_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP059_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP060_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP061_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP062_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP063_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP064_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP065_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP066_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP067_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP068_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP069_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP070_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP071_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP072_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP073_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP074_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP075_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP076_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP077_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP078_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP079_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP080_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP081_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP082_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP083_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP084_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP085_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP086_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP087_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP088_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP089_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP090_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP091_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP092_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP093_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP094_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP095_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP096_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP097_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP098_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP099_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP100_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP101_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP102_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP103_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP104_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP105_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP106_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP107_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP108_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP109_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP110_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP111_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP112_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP113_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP114_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP115_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP116_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP117_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP118_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP119_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP120_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP121_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP122_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP123_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP124_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP125_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP126_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP127_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP128_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP129_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP130_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP131_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP132_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP133_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP134_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP135_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP136_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP137_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP138_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP139_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP140_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP141_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP142_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP143_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP144_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP145_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP146_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP147_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP148_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP149_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP150_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP151_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP152_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP153_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP154_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP155_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP156_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP157_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP158_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP159_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP160_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP161_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP162_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP163_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP164_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP165_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP166_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP167_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP168_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP169_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP170_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP171_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP172_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP173_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP174_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP175_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP176_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP177_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP178_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP179_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP180_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP181_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP182_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP183_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP184_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP185_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP186_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP187_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP188_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP189_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP190_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP191_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP192_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP193_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP194_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP195_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP196_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP197_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP198_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP199_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP200_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP201_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP202_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP203_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP204_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP205_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP206_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP207_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP208_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP209_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP210_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP211_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP212_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP213_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP214_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP215_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP216_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP217_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP218_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP219_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP220_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP221_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP222_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP223_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP224_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP225_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP226_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP227_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP228_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP229_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP230_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP231_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP232_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP233_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP234_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP235_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP236_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP237_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP238_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP239_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP240_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP241_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP242_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP243_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP244_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP245_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP246_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP247_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP248_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP249_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP250_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP251_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP252_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP253_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP254_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_SH_MAP255_VPE63_32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VB_DINT_SEND"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_CTL"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_PEND"
            readonly="T"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_MASK"
            readonly="T"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_RMASK"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_SMASK"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_WD_MAP"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_COMPARE_MAP"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_TIMER_MAP"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_FDC_MAP"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_PERFCTR_MAP"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_SWInt0_MAP"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_SWInt1_MAP"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_OTHER_ADDRESS"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_IDENT"
            readonly="T"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_WD_CONFIG"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_WD_COUNT"
            readonly="T"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_WD_INITIAL"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_CompareLo"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_CompareHi"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS00"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS01"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS02"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS03"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS04"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS05"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS06"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS07"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS08"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS09"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS10"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS11"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS12"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS13"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS14"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS15"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS16"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS17"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS18"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS19"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS20"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS21"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS22"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS23"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS24"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS25"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS26"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS27"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS28"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS29"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS30"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS31"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS32"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS33"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS34"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS35"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS36"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS37"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS38"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS39"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS40"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS41"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS42"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS43"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS44"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS45"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS46"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS47"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS48"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS49"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS50"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS51"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS52"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS53"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS54"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS55"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS56"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS57"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS58"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS59"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS60"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS61"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS62"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_VPE_EICSS63"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_Vx_DINT_PART"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_Cx_BRK_GROUP"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_CounterLoUser"
            readonly="T"
            type="0"
            width="32"/>
        <register alias="F"
            name="GIC_CounterHiUser"
            readonly="T"
            type="0"
            width="32"/>
    </registers>
    <registers name="Core">
        <register alias="F"
            name="zero"
            readonly="T"
            type="0"
            width="32"/>
        <register alias="F"
            name="at"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="t4"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="t5"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="a0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="a1"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="a2"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="a3"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="a4"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="a5"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="a6"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="a7"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="t0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="t1"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="t2"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="t3"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="s0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="s1"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="s2"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="s3"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="s4"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="s5"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="s6"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="s7"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="t8"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="t9"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="k0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="k1"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="gp"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="sp"
            readonly="F"
            type="2"
            width="32"/>
        <register alias="F"
            name="fp"
            readonly="F"
            type="3"
            width="32"/>
        <register alias="F"
            name="ra"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="pc"
            readonly="F"
            type="1"
            width="32"/>
        <register alias="T"
            name="r0"
            readonly="T"
            type="0"
            width="32"/>
        <register alias="T"
            name="r1"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r2"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r3"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r4"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r5"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r6"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r7"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r8"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r9"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r10"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r11"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r12"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r13"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r14"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r15"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r16"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r17"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r18"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r19"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r20"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r21"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r22"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r23"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r24"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r25"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r26"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r27"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r28"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r29"
            readonly="F"
            type="2"
            width="32"/>
        <register alias="T"
            name="r30"
            readonly="F"
            type="3"
            width="32"/>
        <register alias="T"
            name="r31"
            readonly="F"
            type="0"
            width="32"/>
    </registers>
    <registers name="DSP">
        <register alias="F"
            name="hi0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="lo0"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="hi1"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="lo1"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="hi2"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="lo2"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="hi3"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="lo3"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="dspctl"
            readonly="F"
            type="0"
            width="32"/>
    </registers>
    <registers name="Shadow">
        <register alias="F"
            name="zero[0]"
            readonly="T"
            type="0"
            width="32"/>
        <register alias="F"
            name="at[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="t4[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="t5[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="a0[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="a1[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="a2[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="a3[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="a4[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="a5[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="a6[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="a7[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="t0[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="t1[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="t2[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="t3[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="s0[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="s1[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="s2[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="s3[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="s4[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="s5[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="s6[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="s7[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="t8[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="t9[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="k0[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="k1[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="gp[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="F"
            name="sp[0]"
            readonly="F"
            type="2"
            width="32"/>
        <register alias="F"
            name="fp[0]"
            readonly="F"
            type="3"
            width="32"/>
        <register alias="F"
            name="ra[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r0[0]"
            readonly="T"
            type="0"
            width="32"/>
        <register alias="T"
            name="r1[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r2[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r3[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r4[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r5[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r6[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r7[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r8[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r9[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r10[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r11[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r12[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r13[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r14[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r15[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r16[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r17[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r18[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r19[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r20[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r21[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r22[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r23[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r24[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r25[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r26[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r27[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r28[0]"
            readonly="F"
            type="0"
            width="32"/>
        <register alias="T"
            name="r29[0]"
            readonly="F"
            type="2"
            width="32"/>
        <register alias="T"
            name="r30[0]"
            readonly="F"
            type="3"
            width="32"/>
        <register alias="T"
            name="r31[0]"
            readonly="F"
            type="0"
            width="32"/>
    </registers>
    <registers name="Integration_support">
        <register alias="F"
            name="stop"
            readonly="F"
            type="0"
            width="32"/>
    </registers>
    <fileversion major="1"
        minor="0"
        name="_version_0"/>
 </processor>
