Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 26 22:13:09 2021
| Host         : Jirka-NT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (48)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (13)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (48)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: SW[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: SW[10] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: SW[11] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: SW[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: SW[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: SW[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: SW[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: SW[5] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: SW[6] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: SW[7] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: SW[8] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: SW[9] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.473        0.000                      0                  166        0.251        0.000                      0                  166        4.500        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.473        0.000                      0                  166        0.251        0.000                      0                  166        4.500        0.000                       0                    84  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.473ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 Door/driver_seg_4/clk_en0/s_cnt_local_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Door/driver_seg_4/clk_en0/s_cnt_local_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.924ns  (logic 0.890ns (22.683%)  route 3.034ns (77.317%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.704     5.306    Door/driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y130        FDRE                                         r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y130        FDRE (Prop_fdre_C_Q)         0.518     5.824 r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[28]/Q
                         net (fo=2, routed)           1.086     6.910    Door/driver_seg_4/clk_en0/s_cnt_local_reg[28]
    SLICE_X89Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.034 r  Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.667     7.701    Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.124     7.825 r  Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.305     8.130    Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X89Y126        LUT4 (Prop_lut4_I3_O)        0.124     8.254 r  Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.976     9.230    Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X88Y123        FDRE                                         r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.581    15.003    Door/driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y123        FDRE                                         r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[0]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X88Y123        FDRE (Setup_fdre_C_R)       -0.524    14.703    Door/driver_seg_4/clk_en0/s_cnt_local_reg[0]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                  5.473    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 Door/driver_seg_4/clk_en0/s_cnt_local_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Door/driver_seg_4/clk_en0/s_cnt_local_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.924ns  (logic 0.890ns (22.683%)  route 3.034ns (77.317%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.704     5.306    Door/driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y130        FDRE                                         r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y130        FDRE (Prop_fdre_C_Q)         0.518     5.824 r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[28]/Q
                         net (fo=2, routed)           1.086     6.910    Door/driver_seg_4/clk_en0/s_cnt_local_reg[28]
    SLICE_X89Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.034 r  Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.667     7.701    Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.124     7.825 r  Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.305     8.130    Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X89Y126        LUT4 (Prop_lut4_I3_O)        0.124     8.254 r  Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.976     9.230    Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X88Y123        FDRE                                         r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.581    15.003    Door/driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y123        FDRE                                         r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[1]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X88Y123        FDRE (Setup_fdre_C_R)       -0.524    14.703    Door/driver_seg_4/clk_en0/s_cnt_local_reg[1]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                  5.473    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 Door/driver_seg_4/clk_en0/s_cnt_local_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Door/driver_seg_4/clk_en0/s_cnt_local_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.924ns  (logic 0.890ns (22.683%)  route 3.034ns (77.317%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.704     5.306    Door/driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y130        FDRE                                         r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y130        FDRE (Prop_fdre_C_Q)         0.518     5.824 r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[28]/Q
                         net (fo=2, routed)           1.086     6.910    Door/driver_seg_4/clk_en0/s_cnt_local_reg[28]
    SLICE_X89Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.034 r  Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.667     7.701    Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.124     7.825 r  Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.305     8.130    Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X89Y126        LUT4 (Prop_lut4_I3_O)        0.124     8.254 r  Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.976     9.230    Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X88Y123        FDRE                                         r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.581    15.003    Door/driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y123        FDRE                                         r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[2]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X88Y123        FDRE (Setup_fdre_C_R)       -0.524    14.703    Door/driver_seg_4/clk_en0/s_cnt_local_reg[2]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                  5.473    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 Door/driver_seg_4/clk_en0/s_cnt_local_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Door/driver_seg_4/clk_en0/s_cnt_local_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.924ns  (logic 0.890ns (22.683%)  route 3.034ns (77.317%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.704     5.306    Door/driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y130        FDRE                                         r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y130        FDRE (Prop_fdre_C_Q)         0.518     5.824 r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[28]/Q
                         net (fo=2, routed)           1.086     6.910    Door/driver_seg_4/clk_en0/s_cnt_local_reg[28]
    SLICE_X89Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.034 r  Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.667     7.701    Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.124     7.825 r  Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.305     8.130    Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X89Y126        LUT4 (Prop_lut4_I3_O)        0.124     8.254 r  Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.976     9.230    Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X88Y123        FDRE                                         r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.581    15.003    Door/driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y123        FDRE                                         r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X88Y123        FDRE (Setup_fdre_C_R)       -0.524    14.703    Door/driver_seg_4/clk_en0/s_cnt_local_reg[3]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                  5.473    

Slack (MET) :             5.520ns  (required time - arrival time)
  Source:                 Door/driver_seg_4/clk_en0/s_cnt_local_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Door/driver_seg_4/clk_en0/s_cnt_local_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 0.890ns (22.970%)  route 2.985ns (77.030%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.704     5.306    Door/driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y130        FDRE                                         r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y130        FDRE (Prop_fdre_C_Q)         0.518     5.824 r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[28]/Q
                         net (fo=2, routed)           1.086     6.910    Door/driver_seg_4/clk_en0/s_cnt_local_reg[28]
    SLICE_X89Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.034 r  Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.667     7.701    Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.124     7.825 r  Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.305     8.130    Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X89Y126        LUT4 (Prop_lut4_I3_O)        0.124     8.254 r  Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.927     9.181    Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X88Y124        FDRE                                         r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.579    15.001    Door/driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y124        FDRE                                         r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[4]/C
                         clock pessimism              0.259    15.260    
                         clock uncertainty           -0.035    15.225    
    SLICE_X88Y124        FDRE (Setup_fdre_C_R)       -0.524    14.701    Door/driver_seg_4/clk_en0/s_cnt_local_reg[4]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                  5.520    

Slack (MET) :             5.520ns  (required time - arrival time)
  Source:                 Door/driver_seg_4/clk_en0/s_cnt_local_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Door/driver_seg_4/clk_en0/s_cnt_local_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 0.890ns (22.970%)  route 2.985ns (77.030%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.704     5.306    Door/driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y130        FDRE                                         r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y130        FDRE (Prop_fdre_C_Q)         0.518     5.824 r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[28]/Q
                         net (fo=2, routed)           1.086     6.910    Door/driver_seg_4/clk_en0/s_cnt_local_reg[28]
    SLICE_X89Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.034 r  Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.667     7.701    Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.124     7.825 r  Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.305     8.130    Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X89Y126        LUT4 (Prop_lut4_I3_O)        0.124     8.254 r  Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.927     9.181    Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X88Y124        FDRE                                         r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.579    15.001    Door/driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y124        FDRE                                         r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[5]/C
                         clock pessimism              0.259    15.260    
                         clock uncertainty           -0.035    15.225    
    SLICE_X88Y124        FDRE (Setup_fdre_C_R)       -0.524    14.701    Door/driver_seg_4/clk_en0/s_cnt_local_reg[5]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                  5.520    

Slack (MET) :             5.520ns  (required time - arrival time)
  Source:                 Door/driver_seg_4/clk_en0/s_cnt_local_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Door/driver_seg_4/clk_en0/s_cnt_local_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 0.890ns (22.970%)  route 2.985ns (77.030%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.704     5.306    Door/driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y130        FDRE                                         r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y130        FDRE (Prop_fdre_C_Q)         0.518     5.824 r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[28]/Q
                         net (fo=2, routed)           1.086     6.910    Door/driver_seg_4/clk_en0/s_cnt_local_reg[28]
    SLICE_X89Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.034 r  Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.667     7.701    Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.124     7.825 r  Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.305     8.130    Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X89Y126        LUT4 (Prop_lut4_I3_O)        0.124     8.254 r  Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.927     9.181    Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X88Y124        FDRE                                         r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.579    15.001    Door/driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y124        FDRE                                         r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[6]/C
                         clock pessimism              0.259    15.260    
                         clock uncertainty           -0.035    15.225    
    SLICE_X88Y124        FDRE (Setup_fdre_C_R)       -0.524    14.701    Door/driver_seg_4/clk_en0/s_cnt_local_reg[6]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                  5.520    

Slack (MET) :             5.520ns  (required time - arrival time)
  Source:                 Door/driver_seg_4/clk_en0/s_cnt_local_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Door/driver_seg_4/clk_en0/s_cnt_local_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 0.890ns (22.970%)  route 2.985ns (77.030%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.704     5.306    Door/driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y130        FDRE                                         r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y130        FDRE (Prop_fdre_C_Q)         0.518     5.824 r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[28]/Q
                         net (fo=2, routed)           1.086     6.910    Door/driver_seg_4/clk_en0/s_cnt_local_reg[28]
    SLICE_X89Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.034 r  Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.667     7.701    Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.124     7.825 r  Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.305     8.130    Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X89Y126        LUT4 (Prop_lut4_I3_O)        0.124     8.254 r  Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.927     9.181    Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X88Y124        FDRE                                         r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.579    15.001    Door/driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y124        FDRE                                         r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[7]/C
                         clock pessimism              0.259    15.260    
                         clock uncertainty           -0.035    15.225    
    SLICE_X88Y124        FDRE (Setup_fdre_C_R)       -0.524    14.701    Door/driver_seg_4/clk_en0/s_cnt_local_reg[7]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                  5.520    

Slack (MET) :             5.582ns  (required time - arrival time)
  Source:                 Door/s_cnt_eval_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Door/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.436ns  (logic 1.204ns (27.143%)  route 3.232ns (72.857%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.703     5.305    Door/CLK100MHZ_IBUF_BUFG
    SLICE_X85Y131        FDRE                                         r  Door/s_cnt_eval_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y131        FDRE (Prop_fdre_C_Q)         0.456     5.761 r  Door/s_cnt_eval_reg[9]/Q
                         net (fo=3, routed)           0.972     6.733    Door/s_cnt_eval_reg[9]
    SLICE_X84Y131        LUT5 (Prop_lut5_I0_O)        0.124     6.857 f  Door/next_state[2]_i_17/O
                         net (fo=1, routed)           0.664     7.521    Door/next_state[2]_i_17_n_0
    SLICE_X84Y129        LUT6 (Prop_lut6_I3_O)        0.124     7.645 r  Door/next_state[2]_i_8/O
                         net (fo=7, routed)           0.977     8.622    Door/next_state[2]_i_8_n_0
    SLICE_X84Y127        LUT4 (Prop_lut4_I0_O)        0.152     8.774 r  Door/next_state[2]_i_6/O
                         net (fo=3, routed)           0.619     9.393    Door/next_state[2]_i_6_n_0
    SLICE_X84Y128        LUT6 (Prop_lut6_I4_O)        0.348     9.741 r  Door/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.741    Door/next_state[0]_i_1_n_0
    SLICE_X84Y128        FDRE                                         r  Door/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.582    15.004    Door/CLK100MHZ_IBUF_BUFG
    SLICE_X84Y128        FDRE                                         r  Door/next_state_reg[0]/C
                         clock pessimism              0.275    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X84Y128        FDRE (Setup_fdre_C_D)        0.079    15.323    Door/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                  5.582    

Slack (MET) :             5.693ns  (required time - arrival time)
  Source:                 Door/driver_seg_4/clk_en0/s_cnt_local_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Door/driver_seg_4/clk_en0/s_cnt_local_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 0.890ns (23.749%)  route 2.858ns (76.251%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.704     5.306    Door/driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y130        FDRE                                         r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y130        FDRE (Prop_fdre_C_Q)         0.518     5.824 r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[28]/Q
                         net (fo=2, routed)           1.086     6.910    Door/driver_seg_4/clk_en0/s_cnt_local_reg[28]
    SLICE_X89Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.034 r  Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.667     7.701    Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.124     7.825 r  Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.305     8.130    Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X89Y126        LUT4 (Prop_lut4_I3_O)        0.124     8.254 r  Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.800     9.054    Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X88Y130        FDRE                                         r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.585    15.007    Door/driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y130        FDRE                                         r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[28]/C
                         clock pessimism              0.299    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X88Y130        FDRE (Setup_fdre_C_R)       -0.524    14.747    Door/driver_seg_4/clk_en0/s_cnt_local_reg[28]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -9.054    
  -------------------------------------------------------------------
                         slack                                  5.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Door/driver_seg_4/bin_cnt0/s_cnt_local_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Door/driver_seg_4/bin_cnt0/s_cnt_local_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.588     1.507    Door/driver_seg_4/bin_cnt0/CLK100MHZ_IBUF_BUFG
    SLICE_X84Y126        FDRE                                         r  Door/driver_seg_4/bin_cnt0/s_cnt_local_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y126        FDRE (Prop_fdre_C_Q)         0.164     1.671 r  Door/driver_seg_4/bin_cnt0/s_cnt_local_reg[0]/Q
                         net (fo=10, routed)          0.175     1.847    Door/driver_seg_4/bin_cnt0/s_cnt[0]
    SLICE_X84Y126        LUT4 (Prop_lut4_I2_O)        0.043     1.890 r  Door/driver_seg_4/bin_cnt0/s_cnt_local[1]_i_1/O
                         net (fo=1, routed)           0.000     1.890    Door/driver_seg_4/bin_cnt0/s_cnt_local[1]_i_1_n_0
    SLICE_X84Y126        FDRE                                         r  Door/driver_seg_4/bin_cnt0/s_cnt_local_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.856     2.022    Door/driver_seg_4/bin_cnt0/CLK100MHZ_IBUF_BUFG
    SLICE_X84Y126        FDRE                                         r  Door/driver_seg_4/bin_cnt0/s_cnt_local_reg[1]/C
                         clock pessimism             -0.514     1.507    
    SLICE_X84Y126        FDRE (Hold_fdre_C_D)         0.131     1.638    Door/driver_seg_4/bin_cnt0/s_cnt_local_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Door/driver_seg_4/bin_cnt0/s_cnt_local_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Door/driver_seg_4/bin_cnt0/s_cnt_local_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.588     1.507    Door/driver_seg_4/bin_cnt0/CLK100MHZ_IBUF_BUFG
    SLICE_X84Y126        FDRE                                         r  Door/driver_seg_4/bin_cnt0/s_cnt_local_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y126        FDRE (Prop_fdre_C_Q)         0.164     1.671 r  Door/driver_seg_4/bin_cnt0/s_cnt_local_reg[0]/Q
                         net (fo=10, routed)          0.175     1.847    Door/driver_seg_4/bin_cnt0/s_cnt[0]
    SLICE_X84Y126        LUT3 (Prop_lut3_I0_O)        0.045     1.892 r  Door/driver_seg_4/bin_cnt0/s_cnt_local[0]_i_1/O
                         net (fo=1, routed)           0.000     1.892    Door/driver_seg_4/bin_cnt0/s_cnt_local[0]_i_1_n_0
    SLICE_X84Y126        FDRE                                         r  Door/driver_seg_4/bin_cnt0/s_cnt_local_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.856     2.022    Door/driver_seg_4/bin_cnt0/CLK100MHZ_IBUF_BUFG
    SLICE_X84Y126        FDRE                                         r  Door/driver_seg_4/bin_cnt0/s_cnt_local_reg[0]/C
                         clock pessimism             -0.514     1.507    
    SLICE_X84Y126        FDRE (Hold_fdre_C_D)         0.120     1.627    Door/driver_seg_4/bin_cnt0/s_cnt_local_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Door/s_set_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Door/s_set_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.179%)  route 0.170ns (47.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.590     1.509    Door/CLK100MHZ_IBUF_BUFG
    SLICE_X85Y127        FDRE                                         r  Door/s_set_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDRE (Prop_fdre_C_Q)         0.141     1.650 r  Door/s_set_reg/Q
                         net (fo=25, routed)          0.170     1.821    Door/s_set_reg_n_0
    SLICE_X85Y127        LUT6 (Prop_lut6_I0_O)        0.045     1.866 r  Door/s_set_i_1/O
                         net (fo=1, routed)           0.000     1.866    Door/s_set_i_1_n_0
    SLICE_X85Y127        FDRE                                         r  Door/s_set_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.859     2.024    Door/CLK100MHZ_IBUF_BUFG
    SLICE_X85Y127        FDRE                                         r  Door/s_set_reg/C
                         clock pessimism             -0.514     1.509    
    SLICE_X85Y127        FDRE (Hold_fdre_C_D)         0.092     1.601    Door/s_set_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Door/driver_seg_4/clk_en0/s_cnt_local_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Door/driver_seg_4/clk_en0/s_cnt_local_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.588     1.507    Door/driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y125        FDRE                                         r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDRE (Prop_fdre_C_Q)         0.164     1.671 r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[10]/Q
                         net (fo=2, routed)           0.125     1.797    Door/driver_seg_4/clk_en0/s_cnt_local_reg[10]
    SLICE_X88Y125        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.907 r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    Door/driver_seg_4/clk_en0/s_cnt_local_reg[8]_i_1_n_5
    SLICE_X88Y125        FDRE                                         r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.856     2.022    Door/driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y125        FDRE                                         r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[10]/C
                         clock pessimism             -0.514     1.507    
    SLICE_X88Y125        FDRE (Hold_fdre_C_D)         0.134     1.641    Door/driver_seg_4/clk_en0/s_cnt_local_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Door/driver_seg_4/clk_en0/s_cnt_local_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Door/driver_seg_4/clk_en0/s_cnt_local_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.589     1.508    Door/driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y126        FDRE                                         r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y126        FDRE (Prop_fdre_C_Q)         0.164     1.672 r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[14]/Q
                         net (fo=2, routed)           0.126     1.798    Door/driver_seg_4/clk_en0/s_cnt_local_reg[14]
    SLICE_X88Y126        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.908 r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.908    Door/driver_seg_4/clk_en0/s_cnt_local_reg[12]_i_1_n_5
    SLICE_X88Y126        FDRE                                         r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.857     2.023    Door/driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y126        FDRE                                         r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[14]/C
                         clock pessimism             -0.514     1.508    
    SLICE_X88Y126        FDRE (Hold_fdre_C_D)         0.134     1.642    Door/driver_seg_4/clk_en0/s_cnt_local_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Door/driver_seg_4/clk_en0/s_cnt_local_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Door/driver_seg_4/clk_en0/s_cnt_local_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.591     1.510    Door/driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y127        FDRE                                         r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y127        FDRE (Prop_fdre_C_Q)         0.164     1.674 r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[18]/Q
                         net (fo=2, routed)           0.127     1.801    Door/driver_seg_4/clk_en0/s_cnt_local_reg[18]
    SLICE_X88Y127        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.911 r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.911    Door/driver_seg_4/clk_en0/s_cnt_local_reg[16]_i_1_n_5
    SLICE_X88Y127        FDRE                                         r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.859     2.025    Door/driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y127        FDRE                                         r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[18]/C
                         clock pessimism             -0.514     1.510    
    SLICE_X88Y127        FDRE (Hold_fdre_C_D)         0.134     1.644    Door/driver_seg_4/clk_en0/s_cnt_local_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Door/driver_seg_4/clk_en0/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Door/driver_seg_4/clk_en0/s_cnt_local_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.589     1.508    Door/driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y123        FDRE                                         r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y123        FDRE (Prop_fdre_C_Q)         0.164     1.672 r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           0.127     1.799    Door/driver_seg_4/clk_en0/s_cnt_local_reg[2]
    SLICE_X88Y123        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.909 r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.909    Door/driver_seg_4/clk_en0/s_cnt_local_reg[0]_i_2_n_5
    SLICE_X88Y123        FDRE                                         r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.857     2.023    Door/driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y123        FDRE                                         r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[2]/C
                         clock pessimism             -0.514     1.508    
    SLICE_X88Y123        FDRE (Hold_fdre_C_D)         0.134     1.642    Door/driver_seg_4/clk_en0/s_cnt_local_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Door/driver_seg_4/clk_en0/s_cnt_local_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Door/driver_seg_4/clk_en0/s_cnt_local_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.588     1.507    Door/driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y124        FDRE                                         r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y124        FDRE (Prop_fdre_C_Q)         0.164     1.671 r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[6]/Q
                         net (fo=2, routed)           0.127     1.798    Door/driver_seg_4/clk_en0/s_cnt_local_reg[6]
    SLICE_X88Y124        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.908 r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.908    Door/driver_seg_4/clk_en0/s_cnt_local_reg[4]_i_1_n_5
    SLICE_X88Y124        FDRE                                         r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.856     2.022    Door/driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y124        FDRE                                         r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[6]/C
                         clock pessimism             -0.514     1.507    
    SLICE_X88Y124        FDRE (Hold_fdre_C_D)         0.134     1.641    Door/driver_seg_4/clk_en0/s_cnt_local_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Door/driver_seg_4/clk_en0/s_cnt_local_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Door/driver_seg_4/clk_en0/s_cnt_local_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.591     1.510    Door/driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y128        FDRE                                         r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y128        FDRE (Prop_fdre_C_Q)         0.164     1.674 r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[22]/Q
                         net (fo=2, routed)           0.127     1.801    Door/driver_seg_4/clk_en0/s_cnt_local_reg[22]
    SLICE_X88Y128        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.911 r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.911    Door/driver_seg_4/clk_en0/s_cnt_local_reg[20]_i_1_n_5
    SLICE_X88Y128        FDRE                                         r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.860     2.026    Door/driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y128        FDRE                                         r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[22]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X88Y128        FDRE (Hold_fdre_C_D)         0.134     1.644    Door/driver_seg_4/clk_en0/s_cnt_local_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Door/driver_seg_4/clk_en0/s_cnt_local_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Door/driver_seg_4/clk_en0/s_cnt_local_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.593     1.512    Door/driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y130        FDRE                                         r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y130        FDRE (Prop_fdre_C_Q)         0.164     1.676 r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[30]/Q
                         net (fo=2, routed)           0.127     1.803    Door/driver_seg_4/clk_en0/s_cnt_local_reg[30]
    SLICE_X88Y130        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.913 r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.913    Door/driver_seg_4/clk_en0/s_cnt_local_reg[28]_i_1_n_5
    SLICE_X88Y130        FDRE                                         r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.862     2.028    Door/driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y130        FDRE                                         r  Door/driver_seg_4/clk_en0/s_cnt_local_reg[30]/C
                         clock pessimism             -0.515     1.512    
    SLICE_X88Y130        FDRE (Hold_fdre_C_D)         0.134     1.646    Door/driver_seg_4/clk_en0/s_cnt_local_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X82Y126   Door/data0_i_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X82Y126   Door/data0_i_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X82Y126   Door/data0_i_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X82Y126   Door/data0_i_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X83Y125   Door/data1_i_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X83Y125   Door/data1_i_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X83Y125   Door/data1_i_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X83Y125   Door/data1_i_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X84Y125   Door/data3_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y128   Door/driver_seg_4/clk_en0/s_cnt_local_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y128   Door/driver_seg_4/clk_en0/s_cnt_local_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y128   Door/driver_seg_4/clk_en0/s_cnt_local_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y128   Door/driver_seg_4/clk_en0/s_cnt_local_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y131   Door/s_cnt_eval_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y131   Door/s_cnt_eval_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y131   Door/s_cnt_eval_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y131   Door/s_cnt_eval_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y127   Door/driver_seg_4/clk_en0/s_cnt_local_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y127   Door/driver_seg_4/clk_en0/s_cnt_local_reg[17]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X83Y125   Door/data1_i_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X83Y125   Door/data1_i_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X83Y125   Door/data1_i_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X83Y125   Door/data1_i_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X84Y125   Door/data3_i_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X84Y125   Door/data3_i_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X84Y125   Door/data3_i_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X84Y125   Door/data3_i_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y125   Door/s_clk_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y125   Door/s_clk_cnt_reg[11]/C



