Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Nov 29 02:09:49 2023
| Host         : Arnav-G15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sys_top_timing_summary_routed.rpt -pb sys_top_timing_summary_routed.pb -rpx sys_top_timing_summary_routed.rpx -warn_on_violation
| Design       : sys_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       47          
TIMING-20  Warning           Non-clocked latch                                                 20          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (180)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (138)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (42)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (180)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl_inst/data_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl_inst/data_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl_inst/data_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl_inst/data_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl_inst/data_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl_inst/data_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl_inst/data_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl_inst/data_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl_inst/data_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl_inst/data_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl_inst/data_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl_inst/data_reg[9]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: clk_div_128_inst/clk_divider_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mcdecoder_inst/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mcdecoder_inst/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mcdecoder_inst/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mcdecoder_inst/note_byte_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mcdecoder_inst/note_byte_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mcdecoder_inst/note_byte_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mcdecoder_inst/note_byte_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mcdecoder_inst/note_byte_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mcdecoder_inst/note_byte_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: myuart_inst/state_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: myuart_inst/wen_buffer_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: symb_det_inst/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: symb_det_inst/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: symb_det_inst/FSM_sequential_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (138)
--------------------------------------------------
 There are 138 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (42)
-------------------------------
 There are 42 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     77.638        0.000                      0                   69        0.019        0.000                      0                   69        3.000        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk_100m                  {0.000 5.000}      10.000          100.000         
  clk_12288k_clk_wiz_0    {0.000 40.690}     81.380          12.288          
  clkfbout_clk_wiz_0      {0.000 25.000}     50.000          20.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         
  clk_12288k_clk_wiz_0_1  {0.000 40.690}     81.380          12.288          
  clkfbout_clk_wiz_0_1    {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100m                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_12288k_clk_wiz_0         77.638        0.000                      0                   69        0.203        0.000                      0                   69       40.190        0.000                       0                    44  
  clkfbout_clk_wiz_0                                                                                                                                                       47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_12288k_clk_wiz_0_1       77.648        0.000                      0                   69        0.203        0.000                      0                   69       40.190        0.000                       0                    44  
  clkfbout_clk_wiz_0_1                                                                                                                                                     47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_12288k_clk_wiz_0_1  clk_12288k_clk_wiz_0         77.638        0.000                      0                   69        0.019        0.000                      0                   69  
clk_12288k_clk_wiz_0    clk_12288k_clk_wiz_0_1       77.638        0.000                      0                   69        0.019        0.000                      0                   69  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock              
----------              ----------              --------              
(none)                                                                  
(none)                  clk_12288k_clk_wiz_0                            
(none)                  clk_12288k_clk_wiz_0_1                          
(none)                  clkfbout_clk_wiz_0                              
(none)                  clkfbout_clk_wiz_0_1                            
(none)                                          clk_12288k_clk_wiz_0    
(none)                                          clk_12288k_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100m
  To Clock:  clk_100m

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100m
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100m }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_12288k_clk_wiz_0
  To Clock:  clk_12288k_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       77.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.638ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 1.107ns (35.404%)  route 2.020ns (64.596%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -0.887    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.419    -0.468 f  adc_ctrl_inst/cnt_reg[3]/Q
                         net (fo=7, routed)           0.914     0.447    adc_ctrl_inst/cnt_reg[3]
    SLICE_X1Y29          LUT4 (Prop_lut4_I2_O)        0.327     0.774 r  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.723     1.497    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I1_O)        0.361     1.858 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.382     2.240    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y28          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X0Y28          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.184    80.286    
    SLICE_X0Y28          FDPE (Setup_fdpe_C_CE)      -0.408    79.878    adc_ctrl_inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         79.878    
                         arrival time                          -2.240    
  -------------------------------------------------------------------
                         slack                                 77.638    

Slack (MET) :             77.638ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 1.107ns (35.404%)  route 2.020ns (64.596%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -0.887    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.419    -0.468 f  adc_ctrl_inst/cnt_reg[3]/Q
                         net (fo=7, routed)           0.914     0.447    adc_ctrl_inst/cnt_reg[3]
    SLICE_X1Y29          LUT4 (Prop_lut4_I2_O)        0.327     0.774 r  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.723     1.497    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I1_O)        0.361     1.858 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.382     2.240    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y28          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X0Y28          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.184    80.286    
    SLICE_X0Y28          FDCE (Setup_fdce_C_CE)      -0.408    79.878    adc_ctrl_inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         79.878    
                         arrival time                          -2.240    
  -------------------------------------------------------------------
                         slack                                 77.638    

Slack (MET) :             77.638ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 1.107ns (35.404%)  route 2.020ns (64.596%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -0.887    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.419    -0.468 f  adc_ctrl_inst/cnt_reg[3]/Q
                         net (fo=7, routed)           0.914     0.447    adc_ctrl_inst/cnt_reg[3]
    SLICE_X1Y29          LUT4 (Prop_lut4_I2_O)        0.327     0.774 r  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.723     1.497    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I1_O)        0.361     1.858 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.382     2.240    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y28          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X0Y28          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.184    80.286    
    SLICE_X0Y28          FDCE (Setup_fdce_C_CE)      -0.408    79.878    adc_ctrl_inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         79.878    
                         arrival time                          -2.240    
  -------------------------------------------------------------------
                         slack                                 77.638    

Slack (MET) :             77.638ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 1.107ns (35.404%)  route 2.020ns (64.596%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -0.887    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.419    -0.468 f  adc_ctrl_inst/cnt_reg[3]/Q
                         net (fo=7, routed)           0.914     0.447    adc_ctrl_inst/cnt_reg[3]
    SLICE_X1Y29          LUT4 (Prop_lut4_I2_O)        0.327     0.774 r  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.723     1.497    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I1_O)        0.361     1.858 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.382     2.240    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y28          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X0Y28          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.184    80.286    
    SLICE_X0Y28          FDCE (Setup_fdce_C_CE)      -0.408    79.878    adc_ctrl_inst/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         79.878    
                         arrival time                          -2.240    
  -------------------------------------------------------------------
                         slack                                 77.638    

Slack (MET) :             78.103ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.866ns  (logic 0.704ns (24.566%)  route 2.162ns (75.434%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -0.887    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.431 f  adc_ctrl_inst/cnt_reg[5]/Q
                         net (fo=5, routed)           0.992     0.561    adc_ctrl_inst/cnt_reg[5]
    SLICE_X0Y29          LUT6 (Prop_lut6_I4_O)        0.124     0.685 f  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=13, routed)          0.460     1.145    adc_ctrl_inst/data_0
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.124     1.269 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.710     1.979    adc_ctrl_inst/dshift
    SLICE_X3Y30          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X3Y30          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.184    80.287    
    SLICE_X3Y30          FDCE (Setup_fdce_C_CE)      -0.205    80.082    adc_ctrl_inst/data_i_reg[10]
  -------------------------------------------------------------------
                         required time                         80.082    
                         arrival time                          -1.979    
  -------------------------------------------------------------------
                         slack                                 78.103    

Slack (MET) :             78.103ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.866ns  (logic 0.704ns (24.566%)  route 2.162ns (75.434%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -0.887    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.431 f  adc_ctrl_inst/cnt_reg[5]/Q
                         net (fo=5, routed)           0.992     0.561    adc_ctrl_inst/cnt_reg[5]
    SLICE_X0Y29          LUT6 (Prop_lut6_I4_O)        0.124     0.685 f  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=13, routed)          0.460     1.145    adc_ctrl_inst/data_0
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.124     1.269 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.710     1.979    adc_ctrl_inst/dshift
    SLICE_X3Y30          FDCE                                         r  adc_ctrl_inst/data_i_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X3Y30          FDCE                                         r  adc_ctrl_inst/data_i_reg[11]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.184    80.287    
    SLICE_X3Y30          FDCE (Setup_fdce_C_CE)      -0.205    80.082    adc_ctrl_inst/data_i_reg[11]
  -------------------------------------------------------------------
                         required time                         80.082    
                         arrival time                          -1.979    
  -------------------------------------------------------------------
                         slack                                 78.103    

Slack (MET) :             78.103ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.866ns  (logic 0.704ns (24.566%)  route 2.162ns (75.434%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -0.887    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.431 f  adc_ctrl_inst/cnt_reg[5]/Q
                         net (fo=5, routed)           0.992     0.561    adc_ctrl_inst/cnt_reg[5]
    SLICE_X0Y29          LUT6 (Prop_lut6_I4_O)        0.124     0.685 f  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=13, routed)          0.460     1.145    adc_ctrl_inst/data_0
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.124     1.269 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.710     1.979    adc_ctrl_inst/dshift
    SLICE_X3Y30          FDCE                                         r  adc_ctrl_inst/data_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X3Y30          FDCE                                         r  adc_ctrl_inst/data_i_reg[8]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.184    80.287    
    SLICE_X3Y30          FDCE (Setup_fdce_C_CE)      -0.205    80.082    adc_ctrl_inst/data_i_reg[8]
  -------------------------------------------------------------------
                         required time                         80.082    
                         arrival time                          -1.979    
  -------------------------------------------------------------------
                         slack                                 78.103    

Slack (MET) :             78.103ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.866ns  (logic 0.704ns (24.566%)  route 2.162ns (75.434%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -0.887    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.431 f  adc_ctrl_inst/cnt_reg[5]/Q
                         net (fo=5, routed)           0.992     0.561    adc_ctrl_inst/cnt_reg[5]
    SLICE_X0Y29          LUT6 (Prop_lut6_I4_O)        0.124     0.685 f  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=13, routed)          0.460     1.145    adc_ctrl_inst/data_0
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.124     1.269 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.710     1.979    adc_ctrl_inst/dshift
    SLICE_X3Y30          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X3Y30          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.184    80.287    
    SLICE_X3Y30          FDCE (Setup_fdce_C_CE)      -0.205    80.082    adc_ctrl_inst/data_i_reg[9]
  -------------------------------------------------------------------
                         required time                         80.082    
                         arrival time                          -1.979    
  -------------------------------------------------------------------
                         slack                                 78.103    

Slack (MET) :             78.422ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.704ns (27.258%)  route 1.879ns (72.742%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -0.887    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.431 f  adc_ctrl_inst/cnt_reg[5]/Q
                         net (fo=5, routed)           0.992     0.561    adc_ctrl_inst/cnt_reg[5]
    SLICE_X0Y29          LUT6 (Prop_lut6_I4_O)        0.124     0.685 f  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=13, routed)          0.460     1.145    adc_ctrl_inst/data_0
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.124     1.269 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.427     1.696    adc_ctrl_inst/dshift
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.184    80.287    
    SLICE_X2Y29          FDCE (Setup_fdce_C_CE)      -0.169    80.118    adc_ctrl_inst/data_i_reg[0]
  -------------------------------------------------------------------
                         required time                         80.118    
                         arrival time                          -1.696    
  -------------------------------------------------------------------
                         slack                                 78.422    

Slack (MET) :             78.422ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.704ns (27.258%)  route 1.879ns (72.742%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -0.887    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.431 f  adc_ctrl_inst/cnt_reg[5]/Q
                         net (fo=5, routed)           0.992     0.561    adc_ctrl_inst/cnt_reg[5]
    SLICE_X0Y29          LUT6 (Prop_lut6_I4_O)        0.124     0.685 f  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=13, routed)          0.460     1.145    adc_ctrl_inst/data_0
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.124     1.269 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.427     1.696    adc_ctrl_inst/dshift
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[1]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.184    80.287    
    SLICE_X2Y29          FDCE (Setup_fdce_C_CE)      -0.169    80.118    adc_ctrl_inst/data_i_reg[1]
  -------------------------------------------------------------------
                         required time                         80.118    
                         arrival time                          -1.696    
  -------------------------------------------------------------------
                         slack                                 78.422    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.667%)  route 0.161ns (53.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.587    -0.594    adc_ctrl_inst/CLK
    SLICE_X3Y30          FDCE                                         r  adc_ctrl_inst/data_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  adc_ctrl_inst/data_i_reg[11]/Q
                         net (fo=1, routed)           0.161    -0.292    adc_ctrl_inst/data_i[11]
    SLICE_X5Y30          FDRE                                         r  adc_ctrl_inst/data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X5Y30          FDRE                                         r  adc_ctrl_inst/data_reg[11]/C
                         clock pessimism              0.274    -0.561    
    SLICE_X5Y30          FDRE (Hold_fdre_C_D)         0.066    -0.495    adc_ctrl_inst/data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.272%)  route 0.157ns (52.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.587    -0.594    adc_ctrl_inst/CLK
    SLICE_X3Y30          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  adc_ctrl_inst/data_i_reg[9]/Q
                         net (fo=2, routed)           0.157    -0.296    adc_ctrl_inst/data_i[9]
    SLICE_X3Y30          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.856    -0.834    adc_ctrl_inst/CLK
    SLICE_X3Y30          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X3Y30          FDCE (Hold_fdce_C_D)         0.070    -0.524    adc_ctrl_inst/data_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.333%)  route 0.169ns (47.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X1Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  adc_ctrl_inst/cnt_reg[4]/Q
                         net (fo=5, routed)           0.169    -0.285    adc_ctrl_inst/cnt_reg[4]
    SLICE_X0Y29          LUT6 (Prop_lut6_I5_O)        0.045    -0.240 r  adc_ctrl_inst/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    adc_ctrl_inst/plusOp__0[5]
    SLICE_X0Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.835    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
                         clock pessimism              0.252    -0.582    
    SLICE_X0Y29          FDCE (Hold_fdce_C_D)         0.091    -0.491    adc_ctrl_inst/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.618    clk_div_128_inst/clk_12288k
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  clk_div_128_inst/clk_divider_reg[2]/Q
                         net (fo=5, routed)           0.179    -0.298    clk_div_128_inst/clk_divider_reg_n_0_[2]
    SLICE_X37Y46         LUT4 (Prop_lut4_I3_O)        0.042    -0.256 r  clk_div_128_inst/clk_divider[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    clk_div_128_inst/plusOp[3]
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -0.858    clk_div_128_inst/clk_12288k
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[3]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.107    -0.511    clk_div_128_inst/clk_divider_reg[3]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X1Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  adc_ctrl_inst/cnt_reg[6]/Q
                         net (fo=3, routed)           0.169    -0.285    adc_ctrl_inst/cnt_reg[6]
    SLICE_X1Y29          LUT3 (Prop_lut3_I0_O)        0.045    -0.240 r  adc_ctrl_inst/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    adc_ctrl_inst/plusOp__0[6]
    SLICE_X1Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.835    adc_ctrl_inst/CLK
    SLICE_X1Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[6]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X1Y29          FDCE (Hold_fdce_C_D)         0.092    -0.503    adc_ctrl_inst/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.618    clk_div_128_inst/clk_12288k
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  clk_div_128_inst/clk_divider_reg[0]/Q
                         net (fo=7, routed)           0.187    -0.267    clk_div_128_inst/clk_divider_reg_n_0_[0]
    SLICE_X38Y46         LUT2 (Prop_lut2_I0_O)        0.043    -0.224 r  clk_div_128_inst/clk_divider[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    clk_div_128_inst/plusOp[1]
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -0.858    clk_div_128_inst/clk_12288k
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[1]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.131    -0.487    clk_div_128_inst/clk_divider_reg[1]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.462%)  route 0.182ns (52.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  adc_ctrl_inst/data_i_reg[1]/Q
                         net (fo=2, routed)           0.182    -0.250    adc_ctrl_inst/data_i[1]
    SLICE_X3Y29          FDRE                                         r  adc_ctrl_inst/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.835    adc_ctrl_inst/CLK
    SLICE_X3Y29          FDRE                                         r  adc_ctrl_inst/data_reg[1]/C
                         clock pessimism              0.252    -0.582    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.066    -0.516    adc_ctrl_inst/data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.618    clk_div_128_inst/clk_12288k
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  clk_div_128_inst/clk_divider_reg[2]/Q
                         net (fo=5, routed)           0.179    -0.298    clk_div_128_inst/clk_divider_reg_n_0_[2]
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.045    -0.253 r  clk_div_128_inst/clk_divider[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    clk_div_128_inst/plusOp[2]
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -0.858    clk_div_128_inst/clk_12288k
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[2]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091    -0.527    clk_div_128_inst/clk_divider_reg[2]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.618    clk_div_128_inst/clk_12288k
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.454 f  clk_div_128_inst/clk_divider_reg[0]/Q
                         net (fo=7, routed)           0.187    -0.267    clk_div_128_inst/clk_divider_reg_n_0_[0]
    SLICE_X38Y46         LUT1 (Prop_lut1_I0_O)        0.045    -0.222 r  clk_div_128_inst/clk_divider[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    clk_div_128_inst/plusOp[0]
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -0.858    clk_div_128_inst/clk_12288k
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.120    -0.498    clk_div_128_inst/clk_divider_reg[0]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.462%)  route 0.182ns (52.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  adc_ctrl_inst/data_i_reg[1]/Q
                         net (fo=2, routed)           0.182    -0.250    adc_ctrl_inst/data_i[1]
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.835    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[2]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X2Y29          FDCE (Hold_fdce_C_D)         0.063    -0.532    adc_ctrl_inst/data_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12288k_clk_wiz_0
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.380      79.225     BUFGCTRL_X0Y1    clk_wiz_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         81.380      80.380     SLICE_X0Y28      adc_ctrl_inst/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X0Y28      adc_ctrl_inst/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X0Y28      adc_ctrl_inst/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X0Y28      adc_ctrl_inst/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X0Y30      adc_ctrl_inst/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X1Y29      adc_ctrl_inst/cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X1Y29      adc_ctrl_inst/cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X0Y29      adc_ctrl_inst/cnt_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         40.690      40.190     SLICE_X0Y28      adc_ctrl_inst/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         40.690      40.190     SLICE_X0Y28      adc_ctrl_inst/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y28      adc_ctrl_inst/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y28      adc_ctrl_inst/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y28      adc_ctrl_inst/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y28      adc_ctrl_inst/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y28      adc_ctrl_inst/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y28      adc_ctrl_inst/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y30      adc_ctrl_inst/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y30      adc_ctrl_inst/cnt_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         40.690      40.190     SLICE_X0Y28      adc_ctrl_inst/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         40.690      40.190     SLICE_X0Y28      adc_ctrl_inst/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y28      adc_ctrl_inst/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y28      adc_ctrl_inst/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y28      adc_ctrl_inst/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y28      adc_ctrl_inst/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y28      adc_ctrl_inst/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y28      adc_ctrl_inst/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y30      adc_ctrl_inst/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y30      adc_ctrl_inst/cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    clk_wiz_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100m }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_12288k_clk_wiz_0_1
  To Clock:  clk_12288k_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       77.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.648ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 1.107ns (35.404%)  route 2.020ns (64.596%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -0.887    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.419    -0.468 f  adc_ctrl_inst/cnt_reg[3]/Q
                         net (fo=7, routed)           0.914     0.447    adc_ctrl_inst/cnt_reg[3]
    SLICE_X1Y29          LUT4 (Prop_lut4_I2_O)        0.327     0.774 r  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.723     1.497    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I1_O)        0.361     1.858 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.382     2.240    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y28          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X0Y28          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.173    80.297    
    SLICE_X0Y28          FDPE (Setup_fdpe_C_CE)      -0.408    79.889    adc_ctrl_inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         79.889    
                         arrival time                          -2.240    
  -------------------------------------------------------------------
                         slack                                 77.648    

Slack (MET) :             77.648ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 1.107ns (35.404%)  route 2.020ns (64.596%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -0.887    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.419    -0.468 f  adc_ctrl_inst/cnt_reg[3]/Q
                         net (fo=7, routed)           0.914     0.447    adc_ctrl_inst/cnt_reg[3]
    SLICE_X1Y29          LUT4 (Prop_lut4_I2_O)        0.327     0.774 r  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.723     1.497    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I1_O)        0.361     1.858 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.382     2.240    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y28          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X0Y28          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.173    80.297    
    SLICE_X0Y28          FDCE (Setup_fdce_C_CE)      -0.408    79.889    adc_ctrl_inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         79.889    
                         arrival time                          -2.240    
  -------------------------------------------------------------------
                         slack                                 77.648    

Slack (MET) :             77.648ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 1.107ns (35.404%)  route 2.020ns (64.596%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -0.887    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.419    -0.468 f  adc_ctrl_inst/cnt_reg[3]/Q
                         net (fo=7, routed)           0.914     0.447    adc_ctrl_inst/cnt_reg[3]
    SLICE_X1Y29          LUT4 (Prop_lut4_I2_O)        0.327     0.774 r  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.723     1.497    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I1_O)        0.361     1.858 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.382     2.240    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y28          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X0Y28          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.173    80.297    
    SLICE_X0Y28          FDCE (Setup_fdce_C_CE)      -0.408    79.889    adc_ctrl_inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         79.889    
                         arrival time                          -2.240    
  -------------------------------------------------------------------
                         slack                                 77.648    

Slack (MET) :             77.648ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 1.107ns (35.404%)  route 2.020ns (64.596%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -0.887    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.419    -0.468 f  adc_ctrl_inst/cnt_reg[3]/Q
                         net (fo=7, routed)           0.914     0.447    adc_ctrl_inst/cnt_reg[3]
    SLICE_X1Y29          LUT4 (Prop_lut4_I2_O)        0.327     0.774 r  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.723     1.497    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I1_O)        0.361     1.858 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.382     2.240    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y28          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X0Y28          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.173    80.297    
    SLICE_X0Y28          FDCE (Setup_fdce_C_CE)      -0.408    79.889    adc_ctrl_inst/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         79.889    
                         arrival time                          -2.240    
  -------------------------------------------------------------------
                         slack                                 77.648    

Slack (MET) :             78.114ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.866ns  (logic 0.704ns (24.566%)  route 2.162ns (75.434%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -0.887    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.431 f  adc_ctrl_inst/cnt_reg[5]/Q
                         net (fo=5, routed)           0.992     0.561    adc_ctrl_inst/cnt_reg[5]
    SLICE_X0Y29          LUT6 (Prop_lut6_I4_O)        0.124     0.685 f  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=13, routed)          0.460     1.145    adc_ctrl_inst/data_0
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.124     1.269 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.710     1.979    adc_ctrl_inst/dshift
    SLICE_X3Y30          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X3Y30          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.173    80.298    
    SLICE_X3Y30          FDCE (Setup_fdce_C_CE)      -0.205    80.093    adc_ctrl_inst/data_i_reg[10]
  -------------------------------------------------------------------
                         required time                         80.093    
                         arrival time                          -1.979    
  -------------------------------------------------------------------
                         slack                                 78.114    

Slack (MET) :             78.114ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.866ns  (logic 0.704ns (24.566%)  route 2.162ns (75.434%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -0.887    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.431 f  adc_ctrl_inst/cnt_reg[5]/Q
                         net (fo=5, routed)           0.992     0.561    adc_ctrl_inst/cnt_reg[5]
    SLICE_X0Y29          LUT6 (Prop_lut6_I4_O)        0.124     0.685 f  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=13, routed)          0.460     1.145    adc_ctrl_inst/data_0
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.124     1.269 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.710     1.979    adc_ctrl_inst/dshift
    SLICE_X3Y30          FDCE                                         r  adc_ctrl_inst/data_i_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X3Y30          FDCE                                         r  adc_ctrl_inst/data_i_reg[11]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.173    80.298    
    SLICE_X3Y30          FDCE (Setup_fdce_C_CE)      -0.205    80.093    adc_ctrl_inst/data_i_reg[11]
  -------------------------------------------------------------------
                         required time                         80.093    
                         arrival time                          -1.979    
  -------------------------------------------------------------------
                         slack                                 78.114    

Slack (MET) :             78.114ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.866ns  (logic 0.704ns (24.566%)  route 2.162ns (75.434%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -0.887    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.431 f  adc_ctrl_inst/cnt_reg[5]/Q
                         net (fo=5, routed)           0.992     0.561    adc_ctrl_inst/cnt_reg[5]
    SLICE_X0Y29          LUT6 (Prop_lut6_I4_O)        0.124     0.685 f  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=13, routed)          0.460     1.145    adc_ctrl_inst/data_0
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.124     1.269 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.710     1.979    adc_ctrl_inst/dshift
    SLICE_X3Y30          FDCE                                         r  adc_ctrl_inst/data_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X3Y30          FDCE                                         r  adc_ctrl_inst/data_i_reg[8]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.173    80.298    
    SLICE_X3Y30          FDCE (Setup_fdce_C_CE)      -0.205    80.093    adc_ctrl_inst/data_i_reg[8]
  -------------------------------------------------------------------
                         required time                         80.093    
                         arrival time                          -1.979    
  -------------------------------------------------------------------
                         slack                                 78.114    

Slack (MET) :             78.114ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.866ns  (logic 0.704ns (24.566%)  route 2.162ns (75.434%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -0.887    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.431 f  adc_ctrl_inst/cnt_reg[5]/Q
                         net (fo=5, routed)           0.992     0.561    adc_ctrl_inst/cnt_reg[5]
    SLICE_X0Y29          LUT6 (Prop_lut6_I4_O)        0.124     0.685 f  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=13, routed)          0.460     1.145    adc_ctrl_inst/data_0
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.124     1.269 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.710     1.979    adc_ctrl_inst/dshift
    SLICE_X3Y30          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X3Y30          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.173    80.298    
    SLICE_X3Y30          FDCE (Setup_fdce_C_CE)      -0.205    80.093    adc_ctrl_inst/data_i_reg[9]
  -------------------------------------------------------------------
                         required time                         80.093    
                         arrival time                          -1.979    
  -------------------------------------------------------------------
                         slack                                 78.114    

Slack (MET) :             78.432ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.704ns (27.258%)  route 1.879ns (72.742%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -0.887    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.431 f  adc_ctrl_inst/cnt_reg[5]/Q
                         net (fo=5, routed)           0.992     0.561    adc_ctrl_inst/cnt_reg[5]
    SLICE_X0Y29          LUT6 (Prop_lut6_I4_O)        0.124     0.685 f  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=13, routed)          0.460     1.145    adc_ctrl_inst/data_0
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.124     1.269 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.427     1.696    adc_ctrl_inst/dshift
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.173    80.298    
    SLICE_X2Y29          FDCE (Setup_fdce_C_CE)      -0.169    80.129    adc_ctrl_inst/data_i_reg[0]
  -------------------------------------------------------------------
                         required time                         80.129    
                         arrival time                          -1.696    
  -------------------------------------------------------------------
                         slack                                 78.432    

Slack (MET) :             78.432ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.704ns (27.258%)  route 1.879ns (72.742%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -0.887    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.431 f  adc_ctrl_inst/cnt_reg[5]/Q
                         net (fo=5, routed)           0.992     0.561    adc_ctrl_inst/cnt_reg[5]
    SLICE_X0Y29          LUT6 (Prop_lut6_I4_O)        0.124     0.685 f  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=13, routed)          0.460     1.145    adc_ctrl_inst/data_0
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.124     1.269 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.427     1.696    adc_ctrl_inst/dshift
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[1]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.173    80.298    
    SLICE_X2Y29          FDCE (Setup_fdce_C_CE)      -0.169    80.129    adc_ctrl_inst/data_i_reg[1]
  -------------------------------------------------------------------
                         required time                         80.129    
                         arrival time                          -1.696    
  -------------------------------------------------------------------
                         slack                                 78.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.667%)  route 0.161ns (53.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.587    -0.594    adc_ctrl_inst/CLK
    SLICE_X3Y30          FDCE                                         r  adc_ctrl_inst/data_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  adc_ctrl_inst/data_i_reg[11]/Q
                         net (fo=1, routed)           0.161    -0.292    adc_ctrl_inst/data_i[11]
    SLICE_X5Y30          FDRE                                         r  adc_ctrl_inst/data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X5Y30          FDRE                                         r  adc_ctrl_inst/data_reg[11]/C
                         clock pessimism              0.274    -0.561    
    SLICE_X5Y30          FDRE (Hold_fdre_C_D)         0.066    -0.495    adc_ctrl_inst/data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.272%)  route 0.157ns (52.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.587    -0.594    adc_ctrl_inst/CLK
    SLICE_X3Y30          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  adc_ctrl_inst/data_i_reg[9]/Q
                         net (fo=2, routed)           0.157    -0.296    adc_ctrl_inst/data_i[9]
    SLICE_X3Y30          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.856    -0.834    adc_ctrl_inst/CLK
    SLICE_X3Y30          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X3Y30          FDCE (Hold_fdce_C_D)         0.070    -0.524    adc_ctrl_inst/data_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.333%)  route 0.169ns (47.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X1Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  adc_ctrl_inst/cnt_reg[4]/Q
                         net (fo=5, routed)           0.169    -0.285    adc_ctrl_inst/cnt_reg[4]
    SLICE_X0Y29          LUT6 (Prop_lut6_I5_O)        0.045    -0.240 r  adc_ctrl_inst/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    adc_ctrl_inst/plusOp__0[5]
    SLICE_X0Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.835    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
                         clock pessimism              0.252    -0.582    
    SLICE_X0Y29          FDCE (Hold_fdce_C_D)         0.091    -0.491    adc_ctrl_inst/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.618    clk_div_128_inst/clk_12288k
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  clk_div_128_inst/clk_divider_reg[2]/Q
                         net (fo=5, routed)           0.179    -0.298    clk_div_128_inst/clk_divider_reg_n_0_[2]
    SLICE_X37Y46         LUT4 (Prop_lut4_I3_O)        0.042    -0.256 r  clk_div_128_inst/clk_divider[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    clk_div_128_inst/plusOp[3]
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -0.858    clk_div_128_inst/clk_12288k
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[3]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.107    -0.511    clk_div_128_inst/clk_divider_reg[3]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X1Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  adc_ctrl_inst/cnt_reg[6]/Q
                         net (fo=3, routed)           0.169    -0.285    adc_ctrl_inst/cnt_reg[6]
    SLICE_X1Y29          LUT3 (Prop_lut3_I0_O)        0.045    -0.240 r  adc_ctrl_inst/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    adc_ctrl_inst/plusOp__0[6]
    SLICE_X1Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.835    adc_ctrl_inst/CLK
    SLICE_X1Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[6]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X1Y29          FDCE (Hold_fdce_C_D)         0.092    -0.503    adc_ctrl_inst/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.618    clk_div_128_inst/clk_12288k
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  clk_div_128_inst/clk_divider_reg[0]/Q
                         net (fo=7, routed)           0.187    -0.267    clk_div_128_inst/clk_divider_reg_n_0_[0]
    SLICE_X38Y46         LUT2 (Prop_lut2_I0_O)        0.043    -0.224 r  clk_div_128_inst/clk_divider[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    clk_div_128_inst/plusOp[1]
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -0.858    clk_div_128_inst/clk_12288k
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[1]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.131    -0.487    clk_div_128_inst/clk_divider_reg[1]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.462%)  route 0.182ns (52.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  adc_ctrl_inst/data_i_reg[1]/Q
                         net (fo=2, routed)           0.182    -0.250    adc_ctrl_inst/data_i[1]
    SLICE_X3Y29          FDRE                                         r  adc_ctrl_inst/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.835    adc_ctrl_inst/CLK
    SLICE_X3Y29          FDRE                                         r  adc_ctrl_inst/data_reg[1]/C
                         clock pessimism              0.252    -0.582    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.066    -0.516    adc_ctrl_inst/data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.618    clk_div_128_inst/clk_12288k
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  clk_div_128_inst/clk_divider_reg[2]/Q
                         net (fo=5, routed)           0.179    -0.298    clk_div_128_inst/clk_divider_reg_n_0_[2]
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.045    -0.253 r  clk_div_128_inst/clk_divider[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    clk_div_128_inst/plusOp[2]
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -0.858    clk_div_128_inst/clk_12288k
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[2]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091    -0.527    clk_div_128_inst/clk_divider_reg[2]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.618    clk_div_128_inst/clk_12288k
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.454 f  clk_div_128_inst/clk_divider_reg[0]/Q
                         net (fo=7, routed)           0.187    -0.267    clk_div_128_inst/clk_divider_reg_n_0_[0]
    SLICE_X38Y46         LUT1 (Prop_lut1_I0_O)        0.045    -0.222 r  clk_div_128_inst/clk_divider[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    clk_div_128_inst/plusOp[0]
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -0.858    clk_div_128_inst/clk_12288k
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.120    -0.498    clk_div_128_inst/clk_divider_reg[0]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.462%)  route 0.182ns (52.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  adc_ctrl_inst/data_i_reg[1]/Q
                         net (fo=2, routed)           0.182    -0.250    adc_ctrl_inst/data_i[1]
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.835    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[2]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X2Y29          FDCE (Hold_fdce_C_D)         0.063    -0.532    adc_ctrl_inst/data_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12288k_clk_wiz_0_1
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.380      79.225     BUFGCTRL_X0Y1    clk_wiz_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         81.380      80.380     SLICE_X0Y28      adc_ctrl_inst/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X0Y28      adc_ctrl_inst/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X0Y28      adc_ctrl_inst/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X0Y28      adc_ctrl_inst/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X0Y30      adc_ctrl_inst/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X1Y29      adc_ctrl_inst/cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X1Y29      adc_ctrl_inst/cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X0Y29      adc_ctrl_inst/cnt_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         40.690      40.190     SLICE_X0Y28      adc_ctrl_inst/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         40.690      40.190     SLICE_X0Y28      adc_ctrl_inst/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y28      adc_ctrl_inst/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y28      adc_ctrl_inst/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y28      adc_ctrl_inst/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y28      adc_ctrl_inst/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y28      adc_ctrl_inst/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y28      adc_ctrl_inst/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y30      adc_ctrl_inst/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y30      adc_ctrl_inst/cnt_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         40.690      40.190     SLICE_X0Y28      adc_ctrl_inst/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         40.690      40.190     SLICE_X0Y28      adc_ctrl_inst/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y28      adc_ctrl_inst/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y28      adc_ctrl_inst/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y28      adc_ctrl_inst/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y28      adc_ctrl_inst/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y28      adc_ctrl_inst/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y28      adc_ctrl_inst/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y30      adc_ctrl_inst/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y30      adc_ctrl_inst/cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    clk_wiz_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_12288k_clk_wiz_0_1
  To Clock:  clk_12288k_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       77.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.638ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 1.107ns (35.404%)  route 2.020ns (64.596%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -0.887    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.419    -0.468 f  adc_ctrl_inst/cnt_reg[3]/Q
                         net (fo=7, routed)           0.914     0.447    adc_ctrl_inst/cnt_reg[3]
    SLICE_X1Y29          LUT4 (Prop_lut4_I2_O)        0.327     0.774 r  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.723     1.497    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I1_O)        0.361     1.858 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.382     2.240    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y28          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X0Y28          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.184    80.286    
    SLICE_X0Y28          FDPE (Setup_fdpe_C_CE)      -0.408    79.878    adc_ctrl_inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         79.878    
                         arrival time                          -2.240    
  -------------------------------------------------------------------
                         slack                                 77.638    

Slack (MET) :             77.638ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 1.107ns (35.404%)  route 2.020ns (64.596%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -0.887    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.419    -0.468 f  adc_ctrl_inst/cnt_reg[3]/Q
                         net (fo=7, routed)           0.914     0.447    adc_ctrl_inst/cnt_reg[3]
    SLICE_X1Y29          LUT4 (Prop_lut4_I2_O)        0.327     0.774 r  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.723     1.497    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I1_O)        0.361     1.858 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.382     2.240    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y28          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X0Y28          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.184    80.286    
    SLICE_X0Y28          FDCE (Setup_fdce_C_CE)      -0.408    79.878    adc_ctrl_inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         79.878    
                         arrival time                          -2.240    
  -------------------------------------------------------------------
                         slack                                 77.638    

Slack (MET) :             77.638ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 1.107ns (35.404%)  route 2.020ns (64.596%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -0.887    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.419    -0.468 f  adc_ctrl_inst/cnt_reg[3]/Q
                         net (fo=7, routed)           0.914     0.447    adc_ctrl_inst/cnt_reg[3]
    SLICE_X1Y29          LUT4 (Prop_lut4_I2_O)        0.327     0.774 r  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.723     1.497    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I1_O)        0.361     1.858 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.382     2.240    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y28          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X0Y28          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.184    80.286    
    SLICE_X0Y28          FDCE (Setup_fdce_C_CE)      -0.408    79.878    adc_ctrl_inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         79.878    
                         arrival time                          -2.240    
  -------------------------------------------------------------------
                         slack                                 77.638    

Slack (MET) :             77.638ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 1.107ns (35.404%)  route 2.020ns (64.596%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -0.887    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.419    -0.468 f  adc_ctrl_inst/cnt_reg[3]/Q
                         net (fo=7, routed)           0.914     0.447    adc_ctrl_inst/cnt_reg[3]
    SLICE_X1Y29          LUT4 (Prop_lut4_I2_O)        0.327     0.774 r  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.723     1.497    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I1_O)        0.361     1.858 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.382     2.240    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y28          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X0Y28          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.184    80.286    
    SLICE_X0Y28          FDCE (Setup_fdce_C_CE)      -0.408    79.878    adc_ctrl_inst/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         79.878    
                         arrival time                          -2.240    
  -------------------------------------------------------------------
                         slack                                 77.638    

Slack (MET) :             78.103ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.866ns  (logic 0.704ns (24.566%)  route 2.162ns (75.434%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -0.887    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.431 f  adc_ctrl_inst/cnt_reg[5]/Q
                         net (fo=5, routed)           0.992     0.561    adc_ctrl_inst/cnt_reg[5]
    SLICE_X0Y29          LUT6 (Prop_lut6_I4_O)        0.124     0.685 f  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=13, routed)          0.460     1.145    adc_ctrl_inst/data_0
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.124     1.269 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.710     1.979    adc_ctrl_inst/dshift
    SLICE_X3Y30          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X3Y30          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.184    80.287    
    SLICE_X3Y30          FDCE (Setup_fdce_C_CE)      -0.205    80.082    adc_ctrl_inst/data_i_reg[10]
  -------------------------------------------------------------------
                         required time                         80.082    
                         arrival time                          -1.979    
  -------------------------------------------------------------------
                         slack                                 78.103    

Slack (MET) :             78.103ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.866ns  (logic 0.704ns (24.566%)  route 2.162ns (75.434%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -0.887    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.431 f  adc_ctrl_inst/cnt_reg[5]/Q
                         net (fo=5, routed)           0.992     0.561    adc_ctrl_inst/cnt_reg[5]
    SLICE_X0Y29          LUT6 (Prop_lut6_I4_O)        0.124     0.685 f  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=13, routed)          0.460     1.145    adc_ctrl_inst/data_0
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.124     1.269 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.710     1.979    adc_ctrl_inst/dshift
    SLICE_X3Y30          FDCE                                         r  adc_ctrl_inst/data_i_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X3Y30          FDCE                                         r  adc_ctrl_inst/data_i_reg[11]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.184    80.287    
    SLICE_X3Y30          FDCE (Setup_fdce_C_CE)      -0.205    80.082    adc_ctrl_inst/data_i_reg[11]
  -------------------------------------------------------------------
                         required time                         80.082    
                         arrival time                          -1.979    
  -------------------------------------------------------------------
                         slack                                 78.103    

Slack (MET) :             78.103ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.866ns  (logic 0.704ns (24.566%)  route 2.162ns (75.434%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -0.887    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.431 f  adc_ctrl_inst/cnt_reg[5]/Q
                         net (fo=5, routed)           0.992     0.561    adc_ctrl_inst/cnt_reg[5]
    SLICE_X0Y29          LUT6 (Prop_lut6_I4_O)        0.124     0.685 f  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=13, routed)          0.460     1.145    adc_ctrl_inst/data_0
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.124     1.269 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.710     1.979    adc_ctrl_inst/dshift
    SLICE_X3Y30          FDCE                                         r  adc_ctrl_inst/data_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X3Y30          FDCE                                         r  adc_ctrl_inst/data_i_reg[8]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.184    80.287    
    SLICE_X3Y30          FDCE (Setup_fdce_C_CE)      -0.205    80.082    adc_ctrl_inst/data_i_reg[8]
  -------------------------------------------------------------------
                         required time                         80.082    
                         arrival time                          -1.979    
  -------------------------------------------------------------------
                         slack                                 78.103    

Slack (MET) :             78.103ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.866ns  (logic 0.704ns (24.566%)  route 2.162ns (75.434%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -0.887    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.431 f  adc_ctrl_inst/cnt_reg[5]/Q
                         net (fo=5, routed)           0.992     0.561    adc_ctrl_inst/cnt_reg[5]
    SLICE_X0Y29          LUT6 (Prop_lut6_I4_O)        0.124     0.685 f  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=13, routed)          0.460     1.145    adc_ctrl_inst/data_0
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.124     1.269 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.710     1.979    adc_ctrl_inst/dshift
    SLICE_X3Y30          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X3Y30          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.184    80.287    
    SLICE_X3Y30          FDCE (Setup_fdce_C_CE)      -0.205    80.082    adc_ctrl_inst/data_i_reg[9]
  -------------------------------------------------------------------
                         required time                         80.082    
                         arrival time                          -1.979    
  -------------------------------------------------------------------
                         slack                                 78.103    

Slack (MET) :             78.422ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.704ns (27.258%)  route 1.879ns (72.742%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -0.887    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.431 f  adc_ctrl_inst/cnt_reg[5]/Q
                         net (fo=5, routed)           0.992     0.561    adc_ctrl_inst/cnt_reg[5]
    SLICE_X0Y29          LUT6 (Prop_lut6_I4_O)        0.124     0.685 f  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=13, routed)          0.460     1.145    adc_ctrl_inst/data_0
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.124     1.269 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.427     1.696    adc_ctrl_inst/dshift
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.184    80.287    
    SLICE_X2Y29          FDCE (Setup_fdce_C_CE)      -0.169    80.118    adc_ctrl_inst/data_i_reg[0]
  -------------------------------------------------------------------
                         required time                         80.118    
                         arrival time                          -1.696    
  -------------------------------------------------------------------
                         slack                                 78.422    

Slack (MET) :             78.422ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.704ns (27.258%)  route 1.879ns (72.742%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -0.887    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.431 f  adc_ctrl_inst/cnt_reg[5]/Q
                         net (fo=5, routed)           0.992     0.561    adc_ctrl_inst/cnt_reg[5]
    SLICE_X0Y29          LUT6 (Prop_lut6_I4_O)        0.124     0.685 f  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=13, routed)          0.460     1.145    adc_ctrl_inst/data_0
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.124     1.269 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.427     1.696    adc_ctrl_inst/dshift
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[1]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.184    80.287    
    SLICE_X2Y29          FDCE (Setup_fdce_C_CE)      -0.169    80.118    adc_ctrl_inst/data_i_reg[1]
  -------------------------------------------------------------------
                         required time                         80.118    
                         arrival time                          -1.696    
  -------------------------------------------------------------------
                         slack                                 78.422    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.667%)  route 0.161ns (53.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.587    -0.594    adc_ctrl_inst/CLK
    SLICE_X3Y30          FDCE                                         r  adc_ctrl_inst/data_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  adc_ctrl_inst/data_i_reg[11]/Q
                         net (fo=1, routed)           0.161    -0.292    adc_ctrl_inst/data_i[11]
    SLICE_X5Y30          FDRE                                         r  adc_ctrl_inst/data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X5Y30          FDRE                                         r  adc_ctrl_inst/data_reg[11]/C
                         clock pessimism              0.274    -0.561    
                         clock uncertainty            0.184    -0.377    
    SLICE_X5Y30          FDRE (Hold_fdre_C_D)         0.066    -0.311    adc_ctrl_inst/data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.272%)  route 0.157ns (52.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.587    -0.594    adc_ctrl_inst/CLK
    SLICE_X3Y30          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  adc_ctrl_inst/data_i_reg[9]/Q
                         net (fo=2, routed)           0.157    -0.296    adc_ctrl_inst/data_i[9]
    SLICE_X3Y30          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.856    -0.834    adc_ctrl_inst/CLK
    SLICE_X3Y30          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.184    -0.410    
    SLICE_X3Y30          FDCE (Hold_fdce_C_D)         0.070    -0.340    adc_ctrl_inst/data_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.333%)  route 0.169ns (47.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X1Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  adc_ctrl_inst/cnt_reg[4]/Q
                         net (fo=5, routed)           0.169    -0.285    adc_ctrl_inst/cnt_reg[4]
    SLICE_X0Y29          LUT6 (Prop_lut6_I5_O)        0.045    -0.240 r  adc_ctrl_inst/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    adc_ctrl_inst/plusOp__0[5]
    SLICE_X0Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.835    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
                         clock pessimism              0.252    -0.582    
                         clock uncertainty            0.184    -0.398    
    SLICE_X0Y29          FDCE (Hold_fdce_C_D)         0.091    -0.307    adc_ctrl_inst/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.618    clk_div_128_inst/clk_12288k
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  clk_div_128_inst/clk_divider_reg[2]/Q
                         net (fo=5, routed)           0.179    -0.298    clk_div_128_inst/clk_divider_reg_n_0_[2]
    SLICE_X37Y46         LUT4 (Prop_lut4_I3_O)        0.042    -0.256 r  clk_div_128_inst/clk_divider[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    clk_div_128_inst/plusOp[3]
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -0.858    clk_div_128_inst/clk_12288k
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[3]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.184    -0.434    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.107    -0.327    clk_div_128_inst/clk_divider_reg[3]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X1Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  adc_ctrl_inst/cnt_reg[6]/Q
                         net (fo=3, routed)           0.169    -0.285    adc_ctrl_inst/cnt_reg[6]
    SLICE_X1Y29          LUT3 (Prop_lut3_I0_O)        0.045    -0.240 r  adc_ctrl_inst/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    adc_ctrl_inst/plusOp__0[6]
    SLICE_X1Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.835    adc_ctrl_inst/CLK
    SLICE_X1Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[6]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.184    -0.411    
    SLICE_X1Y29          FDCE (Hold_fdce_C_D)         0.092    -0.319    adc_ctrl_inst/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.618    clk_div_128_inst/clk_12288k
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  clk_div_128_inst/clk_divider_reg[0]/Q
                         net (fo=7, routed)           0.187    -0.267    clk_div_128_inst/clk_divider_reg_n_0_[0]
    SLICE_X38Y46         LUT2 (Prop_lut2_I0_O)        0.043    -0.224 r  clk_div_128_inst/clk_divider[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    clk_div_128_inst/plusOp[1]
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -0.858    clk_div_128_inst/clk_12288k
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[1]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.184    -0.434    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.131    -0.303    clk_div_128_inst/clk_divider_reg[1]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.462%)  route 0.182ns (52.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  adc_ctrl_inst/data_i_reg[1]/Q
                         net (fo=2, routed)           0.182    -0.250    adc_ctrl_inst/data_i[1]
    SLICE_X3Y29          FDRE                                         r  adc_ctrl_inst/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.835    adc_ctrl_inst/CLK
    SLICE_X3Y29          FDRE                                         r  adc_ctrl_inst/data_reg[1]/C
                         clock pessimism              0.252    -0.582    
                         clock uncertainty            0.184    -0.398    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.066    -0.332    adc_ctrl_inst/data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.618    clk_div_128_inst/clk_12288k
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  clk_div_128_inst/clk_divider_reg[2]/Q
                         net (fo=5, routed)           0.179    -0.298    clk_div_128_inst/clk_divider_reg_n_0_[2]
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.045    -0.253 r  clk_div_128_inst/clk_divider[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    clk_div_128_inst/plusOp[2]
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -0.858    clk_div_128_inst/clk_12288k
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[2]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.184    -0.434    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091    -0.343    clk_div_128_inst/clk_divider_reg[2]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.618    clk_div_128_inst/clk_12288k
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.454 f  clk_div_128_inst/clk_divider_reg[0]/Q
                         net (fo=7, routed)           0.187    -0.267    clk_div_128_inst/clk_divider_reg_n_0_[0]
    SLICE_X38Y46         LUT1 (Prop_lut1_I0_O)        0.045    -0.222 r  clk_div_128_inst/clk_divider[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    clk_div_128_inst/plusOp[0]
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -0.858    clk_div_128_inst/clk_12288k
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.184    -0.434    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.120    -0.314    clk_div_128_inst/clk_divider_reg[0]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.462%)  route 0.182ns (52.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  adc_ctrl_inst/data_i_reg[1]/Q
                         net (fo=2, routed)           0.182    -0.250    adc_ctrl_inst/data_i[1]
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.835    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[2]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.184    -0.411    
    SLICE_X2Y29          FDCE (Hold_fdce_C_D)         0.063    -0.348    adc_ctrl_inst/data_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.099    





---------------------------------------------------------------------------------------------------
From Clock:  clk_12288k_clk_wiz_0
  To Clock:  clk_12288k_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       77.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.638ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 1.107ns (35.404%)  route 2.020ns (64.596%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -0.887    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.419    -0.468 f  adc_ctrl_inst/cnt_reg[3]/Q
                         net (fo=7, routed)           0.914     0.447    adc_ctrl_inst/cnt_reg[3]
    SLICE_X1Y29          LUT4 (Prop_lut4_I2_O)        0.327     0.774 r  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.723     1.497    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I1_O)        0.361     1.858 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.382     2.240    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y28          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X0Y28          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.184    80.286    
    SLICE_X0Y28          FDPE (Setup_fdpe_C_CE)      -0.408    79.878    adc_ctrl_inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         79.878    
                         arrival time                          -2.240    
  -------------------------------------------------------------------
                         slack                                 77.638    

Slack (MET) :             77.638ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 1.107ns (35.404%)  route 2.020ns (64.596%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -0.887    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.419    -0.468 f  adc_ctrl_inst/cnt_reg[3]/Q
                         net (fo=7, routed)           0.914     0.447    adc_ctrl_inst/cnt_reg[3]
    SLICE_X1Y29          LUT4 (Prop_lut4_I2_O)        0.327     0.774 r  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.723     1.497    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I1_O)        0.361     1.858 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.382     2.240    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y28          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X0Y28          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.184    80.286    
    SLICE_X0Y28          FDCE (Setup_fdce_C_CE)      -0.408    79.878    adc_ctrl_inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         79.878    
                         arrival time                          -2.240    
  -------------------------------------------------------------------
                         slack                                 77.638    

Slack (MET) :             77.638ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 1.107ns (35.404%)  route 2.020ns (64.596%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -0.887    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.419    -0.468 f  adc_ctrl_inst/cnt_reg[3]/Q
                         net (fo=7, routed)           0.914     0.447    adc_ctrl_inst/cnt_reg[3]
    SLICE_X1Y29          LUT4 (Prop_lut4_I2_O)        0.327     0.774 r  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.723     1.497    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I1_O)        0.361     1.858 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.382     2.240    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y28          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X0Y28          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.184    80.286    
    SLICE_X0Y28          FDCE (Setup_fdce_C_CE)      -0.408    79.878    adc_ctrl_inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         79.878    
                         arrival time                          -2.240    
  -------------------------------------------------------------------
                         slack                                 77.638    

Slack (MET) :             77.638ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 1.107ns (35.404%)  route 2.020ns (64.596%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 79.892 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -0.887    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.419    -0.468 f  adc_ctrl_inst/cnt_reg[3]/Q
                         net (fo=7, routed)           0.914     0.447    adc_ctrl_inst/cnt_reg[3]
    SLICE_X1Y29          LUT4 (Prop_lut4_I2_O)        0.327     0.774 r  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.723     1.497    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I1_O)        0.361     1.858 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.382     2.240    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y28          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    79.892    adc_ctrl_inst/CLK
    SLICE_X0Y28          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.578    80.470    
                         clock uncertainty           -0.184    80.286    
    SLICE_X0Y28          FDCE (Setup_fdce_C_CE)      -0.408    79.878    adc_ctrl_inst/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         79.878    
                         arrival time                          -2.240    
  -------------------------------------------------------------------
                         slack                                 77.638    

Slack (MET) :             78.103ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.866ns  (logic 0.704ns (24.566%)  route 2.162ns (75.434%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -0.887    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.431 f  adc_ctrl_inst/cnt_reg[5]/Q
                         net (fo=5, routed)           0.992     0.561    adc_ctrl_inst/cnt_reg[5]
    SLICE_X0Y29          LUT6 (Prop_lut6_I4_O)        0.124     0.685 f  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=13, routed)          0.460     1.145    adc_ctrl_inst/data_0
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.124     1.269 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.710     1.979    adc_ctrl_inst/dshift
    SLICE_X3Y30          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X3Y30          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.184    80.287    
    SLICE_X3Y30          FDCE (Setup_fdce_C_CE)      -0.205    80.082    adc_ctrl_inst/data_i_reg[10]
  -------------------------------------------------------------------
                         required time                         80.082    
                         arrival time                          -1.979    
  -------------------------------------------------------------------
                         slack                                 78.103    

Slack (MET) :             78.103ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.866ns  (logic 0.704ns (24.566%)  route 2.162ns (75.434%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -0.887    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.431 f  adc_ctrl_inst/cnt_reg[5]/Q
                         net (fo=5, routed)           0.992     0.561    adc_ctrl_inst/cnt_reg[5]
    SLICE_X0Y29          LUT6 (Prop_lut6_I4_O)        0.124     0.685 f  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=13, routed)          0.460     1.145    adc_ctrl_inst/data_0
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.124     1.269 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.710     1.979    adc_ctrl_inst/dshift
    SLICE_X3Y30          FDCE                                         r  adc_ctrl_inst/data_i_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X3Y30          FDCE                                         r  adc_ctrl_inst/data_i_reg[11]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.184    80.287    
    SLICE_X3Y30          FDCE (Setup_fdce_C_CE)      -0.205    80.082    adc_ctrl_inst/data_i_reg[11]
  -------------------------------------------------------------------
                         required time                         80.082    
                         arrival time                          -1.979    
  -------------------------------------------------------------------
                         slack                                 78.103    

Slack (MET) :             78.103ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.866ns  (logic 0.704ns (24.566%)  route 2.162ns (75.434%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -0.887    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.431 f  adc_ctrl_inst/cnt_reg[5]/Q
                         net (fo=5, routed)           0.992     0.561    adc_ctrl_inst/cnt_reg[5]
    SLICE_X0Y29          LUT6 (Prop_lut6_I4_O)        0.124     0.685 f  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=13, routed)          0.460     1.145    adc_ctrl_inst/data_0
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.124     1.269 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.710     1.979    adc_ctrl_inst/dshift
    SLICE_X3Y30          FDCE                                         r  adc_ctrl_inst/data_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X3Y30          FDCE                                         r  adc_ctrl_inst/data_i_reg[8]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.184    80.287    
    SLICE_X3Y30          FDCE (Setup_fdce_C_CE)      -0.205    80.082    adc_ctrl_inst/data_i_reg[8]
  -------------------------------------------------------------------
                         required time                         80.082    
                         arrival time                          -1.979    
  -------------------------------------------------------------------
                         slack                                 78.103    

Slack (MET) :             78.103ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.866ns  (logic 0.704ns (24.566%)  route 2.162ns (75.434%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -0.887    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.431 f  adc_ctrl_inst/cnt_reg[5]/Q
                         net (fo=5, routed)           0.992     0.561    adc_ctrl_inst/cnt_reg[5]
    SLICE_X0Y29          LUT6 (Prop_lut6_I4_O)        0.124     0.685 f  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=13, routed)          0.460     1.145    adc_ctrl_inst/data_0
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.124     1.269 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.710     1.979    adc_ctrl_inst/dshift
    SLICE_X3Y30          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X3Y30          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.184    80.287    
    SLICE_X3Y30          FDCE (Setup_fdce_C_CE)      -0.205    80.082    adc_ctrl_inst/data_i_reg[9]
  -------------------------------------------------------------------
                         required time                         80.082    
                         arrival time                          -1.979    
  -------------------------------------------------------------------
                         slack                                 78.103    

Slack (MET) :             78.422ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.704ns (27.258%)  route 1.879ns (72.742%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -0.887    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.431 f  adc_ctrl_inst/cnt_reg[5]/Q
                         net (fo=5, routed)           0.992     0.561    adc_ctrl_inst/cnt_reg[5]
    SLICE_X0Y29          LUT6 (Prop_lut6_I4_O)        0.124     0.685 f  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=13, routed)          0.460     1.145    adc_ctrl_inst/data_0
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.124     1.269 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.427     1.696    adc_ctrl_inst/dshift
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.184    80.287    
    SLICE_X2Y29          FDCE (Setup_fdce_C_CE)      -0.169    80.118    adc_ctrl_inst/data_i_reg[0]
  -------------------------------------------------------------------
                         required time                         80.118    
                         arrival time                          -1.696    
  -------------------------------------------------------------------
                         slack                                 78.422    

Slack (MET) :             78.422ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.704ns (27.258%)  route 1.879ns (72.742%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 79.893 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -0.887    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.456    -0.431 f  adc_ctrl_inst/cnt_reg[5]/Q
                         net (fo=5, routed)           0.992     0.561    adc_ctrl_inst/cnt_reg[5]
    SLICE_X0Y29          LUT6 (Prop_lut6_I4_O)        0.124     0.685 f  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=13, routed)          0.460     1.145    adc_ctrl_inst/data_0
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.124     1.269 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.427     1.696    adc_ctrl_inst/dshift
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    79.893    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[1]/C
                         clock pessimism              0.578    80.471    
                         clock uncertainty           -0.184    80.287    
    SLICE_X2Y29          FDCE (Setup_fdce_C_CE)      -0.169    80.118    adc_ctrl_inst/data_i_reg[1]
  -------------------------------------------------------------------
                         required time                         80.118    
                         arrival time                          -1.696    
  -------------------------------------------------------------------
                         slack                                 78.422    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.667%)  route 0.161ns (53.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.587    -0.594    adc_ctrl_inst/CLK
    SLICE_X3Y30          FDCE                                         r  adc_ctrl_inst/data_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  adc_ctrl_inst/data_i_reg[11]/Q
                         net (fo=1, routed)           0.161    -0.292    adc_ctrl_inst/data_i[11]
    SLICE_X5Y30          FDRE                                         r  adc_ctrl_inst/data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X5Y30          FDRE                                         r  adc_ctrl_inst/data_reg[11]/C
                         clock pessimism              0.274    -0.561    
                         clock uncertainty            0.184    -0.377    
    SLICE_X5Y30          FDRE (Hold_fdre_C_D)         0.066    -0.311    adc_ctrl_inst/data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.272%)  route 0.157ns (52.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.587    -0.594    adc_ctrl_inst/CLK
    SLICE_X3Y30          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  adc_ctrl_inst/data_i_reg[9]/Q
                         net (fo=2, routed)           0.157    -0.296    adc_ctrl_inst/data_i[9]
    SLICE_X3Y30          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.856    -0.834    adc_ctrl_inst/CLK
    SLICE_X3Y30          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.184    -0.410    
    SLICE_X3Y30          FDCE (Hold_fdce_C_D)         0.070    -0.340    adc_ctrl_inst/data_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.333%)  route 0.169ns (47.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X1Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  adc_ctrl_inst/cnt_reg[4]/Q
                         net (fo=5, routed)           0.169    -0.285    adc_ctrl_inst/cnt_reg[4]
    SLICE_X0Y29          LUT6 (Prop_lut6_I5_O)        0.045    -0.240 r  adc_ctrl_inst/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    adc_ctrl_inst/plusOp__0[5]
    SLICE_X0Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.835    adc_ctrl_inst/CLK
    SLICE_X0Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C
                         clock pessimism              0.252    -0.582    
                         clock uncertainty            0.184    -0.398    
    SLICE_X0Y29          FDCE (Hold_fdce_C_D)         0.091    -0.307    adc_ctrl_inst/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.618    clk_div_128_inst/clk_12288k
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  clk_div_128_inst/clk_divider_reg[2]/Q
                         net (fo=5, routed)           0.179    -0.298    clk_div_128_inst/clk_divider_reg_n_0_[2]
    SLICE_X37Y46         LUT4 (Prop_lut4_I3_O)        0.042    -0.256 r  clk_div_128_inst/clk_divider[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    clk_div_128_inst/plusOp[3]
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -0.858    clk_div_128_inst/clk_12288k
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[3]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.184    -0.434    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.107    -0.327    clk_div_128_inst/clk_divider_reg[3]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X1Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  adc_ctrl_inst/cnt_reg[6]/Q
                         net (fo=3, routed)           0.169    -0.285    adc_ctrl_inst/cnt_reg[6]
    SLICE_X1Y29          LUT3 (Prop_lut3_I0_O)        0.045    -0.240 r  adc_ctrl_inst/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    adc_ctrl_inst/plusOp__0[6]
    SLICE_X1Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.835    adc_ctrl_inst/CLK
    SLICE_X1Y29          FDCE                                         r  adc_ctrl_inst/cnt_reg[6]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.184    -0.411    
    SLICE_X1Y29          FDCE (Hold_fdce_C_D)         0.092    -0.319    adc_ctrl_inst/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.618    clk_div_128_inst/clk_12288k
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  clk_div_128_inst/clk_divider_reg[0]/Q
                         net (fo=7, routed)           0.187    -0.267    clk_div_128_inst/clk_divider_reg_n_0_[0]
    SLICE_X38Y46         LUT2 (Prop_lut2_I0_O)        0.043    -0.224 r  clk_div_128_inst/clk_divider[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    clk_div_128_inst/plusOp[1]
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -0.858    clk_div_128_inst/clk_12288k
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[1]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.184    -0.434    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.131    -0.303    clk_div_128_inst/clk_divider_reg[1]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.462%)  route 0.182ns (52.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  adc_ctrl_inst/data_i_reg[1]/Q
                         net (fo=2, routed)           0.182    -0.250    adc_ctrl_inst/data_i[1]
    SLICE_X3Y29          FDRE                                         r  adc_ctrl_inst/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.835    adc_ctrl_inst/CLK
    SLICE_X3Y29          FDRE                                         r  adc_ctrl_inst/data_reg[1]/C
                         clock pessimism              0.252    -0.582    
                         clock uncertainty            0.184    -0.398    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.066    -0.332    adc_ctrl_inst/data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.618    clk_div_128_inst/clk_12288k
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  clk_div_128_inst/clk_divider_reg[2]/Q
                         net (fo=5, routed)           0.179    -0.298    clk_div_128_inst/clk_divider_reg_n_0_[2]
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.045    -0.253 r  clk_div_128_inst/clk_divider[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    clk_div_128_inst/plusOp[2]
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -0.858    clk_div_128_inst/clk_12288k
    SLICE_X37Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[2]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.184    -0.434    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091    -0.343    clk_div_128_inst/clk_divider_reg[2]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 clk_div_128_inst/clk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clk_div_128_inst/clk_divider_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.618    clk_div_128_inst/clk_12288k
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.454 f  clk_div_128_inst/clk_divider_reg[0]/Q
                         net (fo=7, routed)           0.187    -0.267    clk_div_128_inst/clk_divider_reg_n_0_[0]
    SLICE_X38Y46         LUT1 (Prop_lut1_I0_O)        0.045    -0.222 r  clk_div_128_inst/clk_divider[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    clk_div_128_inst/plusOp[0]
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -0.858    clk_div_128_inst/clk_12288k
    SLICE_X38Y46         FDRE                                         r  clk_div_128_inst/clk_divider_reg[0]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.184    -0.434    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.120    -0.314    clk_div_128_inst/clk_divider_reg[0]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.462%)  route 0.182ns (52.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.595    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  adc_ctrl_inst/data_i_reg[1]/Q
                         net (fo=2, routed)           0.182    -0.250    adc_ctrl_inst/data_i[1]
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.835    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[2]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.184    -0.411    
    SLICE_X2Y29          FDCE (Hold_fdce_C_D)         0.063    -0.348    adc_ctrl_inst/data_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.099    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           138 Endpoints
Min Delay           138 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 myuart_inst/din_buffer_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            sout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.184ns  (logic 4.325ns (42.468%)  route 5.859ns (57.532%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          LDCE                         0.000     0.000 r  myuart_inst/din_buffer_reg[1]/G
    SLICE_X4Y37          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  myuart_inst/din_buffer_reg[1]/Q
                         net (fo=2, routed)           0.983     1.542    myuart_inst/din_buffer[1]
    SLICE_X5Y36          LUT5 (Prop_lut5_I0_O)        0.124     1.666 r  myuart_inst/sout_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.638     2.304    myuart_inst/sout_OBUF_inst_i_4_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I5_O)        0.124     2.428 r  myuart_inst/sout_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.238     6.666    sout_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    10.184 r  sout_OBUF_inst/O
                         net (fo=0)                   0.000    10.184    sout
    A18                                                               r  sout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myuart_inst/state_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_busy
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.139ns  (logic 3.961ns (55.483%)  route 3.178ns (44.517%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDCE                         0.000     0.000 r  myuart_inst/state_reg/C
    SLICE_X5Y35          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  myuart_inst/state_reg/Q
                         net (fo=5, routed)           3.178     3.634    led_busy_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.139 r  led_busy_OBUF_inst/O
                         net (fo=0)                   0.000     7.139    led_busy
    U16                                                               r  led_busy (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            symb_det_inst/note_clk_counter_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.596ns  (logic 1.565ns (27.970%)  route 4.031ns (72.030%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=51, routed)          3.263     4.704    symb_det_inst/clr_IBUF
    SLICE_X4Y32          LUT5 (Prop_lut5_I4_O)        0.124     4.828 r  symb_det_inst/note_clk_counter[11]_i_1/O
                         net (fo=11, routed)          0.768     5.596    symb_det_inst/note_clk0
    SLICE_X6Y33          FDRE                                         r  symb_det_inst/note_clk_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            symb_det_inst/note_clk_counter_reg[11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.596ns  (logic 1.565ns (27.970%)  route 4.031ns (72.030%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=51, routed)          3.263     4.704    symb_det_inst/clr_IBUF
    SLICE_X4Y32          LUT5 (Prop_lut5_I4_O)        0.124     4.828 r  symb_det_inst/note_clk_counter[11]_i_1/O
                         net (fo=11, routed)          0.768     5.596    symb_det_inst/note_clk0
    SLICE_X6Y33          FDRE                                         r  symb_det_inst/note_clk_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            symb_det_inst/note_clk_counter_reg[9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.596ns  (logic 1.565ns (27.970%)  route 4.031ns (72.030%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=51, routed)          3.263     4.704    symb_det_inst/clr_IBUF
    SLICE_X4Y32          LUT5 (Prop_lut5_I4_O)        0.124     4.828 r  symb_det_inst/note_clk_counter[11]_i_1/O
                         net (fo=11, routed)          0.768     5.596    symb_det_inst/note_clk0
    SLICE_X6Y33          FDRE                                         r  symb_det_inst/note_clk_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            mcdecoder_inst/note_order_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.494ns  (logic 1.923ns (35.009%)  route 3.570ns (64.991%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=51, routed)          2.739     4.180    symb_det_inst/clr_IBUF
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.150     4.330 r  symb_det_inst/note_byte[5]_i_1/O
                         net (fo=7, routed)           0.831     5.162    mcdecoder_inst/note_byte_reg[0]_1[0]
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.332     5.494 r  mcdecoder_inst/note_order_i_1/O
                         net (fo=1, routed)           0.000     5.494    mcdecoder_inst/note_order_i_1_n_0
    SLICE_X3Y35          FDRE                                         r  mcdecoder_inst/note_order_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            symb_det_inst/note_clk_counter_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.458ns  (logic 1.565ns (28.680%)  route 3.893ns (71.320%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=51, routed)          3.263     4.704    symb_det_inst/clr_IBUF
    SLICE_X4Y32          LUT5 (Prop_lut5_I4_O)        0.124     4.828 r  symb_det_inst/note_clk_counter[11]_i_1/O
                         net (fo=11, routed)          0.630     5.458    symb_det_inst/note_clk0
    SLICE_X6Y32          FDRE                                         r  symb_det_inst/note_clk_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            symb_det_inst/note_clk_counter_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.458ns  (logic 1.565ns (28.680%)  route 3.893ns (71.320%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=51, routed)          3.263     4.704    symb_det_inst/clr_IBUF
    SLICE_X4Y32          LUT5 (Prop_lut5_I4_O)        0.124     4.828 r  symb_det_inst/note_clk_counter[11]_i_1/O
                         net (fo=11, routed)          0.630     5.458    symb_det_inst/note_clk0
    SLICE_X6Y32          FDRE                                         r  symb_det_inst/note_clk_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            symb_det_inst/note_clk_counter_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.458ns  (logic 1.565ns (28.680%)  route 3.893ns (71.320%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=51, routed)          3.263     4.704    symb_det_inst/clr_IBUF
    SLICE_X4Y32          LUT5 (Prop_lut5_I4_O)        0.124     4.828 r  symb_det_inst/note_clk_counter[11]_i_1/O
                         net (fo=11, routed)          0.630     5.458    symb_det_inst/note_clk0
    SLICE_X6Y32          FDRE                                         r  symb_det_inst/note_clk_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            symb_det_inst/note_clk_counter_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.458ns  (logic 1.565ns (28.680%)  route 3.893ns (71.320%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=51, routed)          3.263     4.704    symb_det_inst/clr_IBUF
    SLICE_X4Y32          LUT5 (Prop_lut5_I4_O)        0.124     4.828 r  symb_det_inst/note_clk_counter[11]_i_1/O
                         net (fo=11, routed)          0.630     5.458    symb_det_inst/note_clk0
    SLICE_X6Y32          FDRE                                         r  symb_det_inst/note_clk_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mcdecoder_inst/dout_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            myuart_inst/din_buffer_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          LDCE                         0.000     0.000 r  mcdecoder_inst/dout_reg[2]/G
    SLICE_X3Y37          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mcdecoder_inst/dout_reg[2]/Q
                         net (fo=1, routed)           0.110     0.268    myuart_inst/D[2]
    SLICE_X3Y38          LDCE                                         r  myuart_inst/din_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mcdecoder_inst/dout_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            myuart_inst/din_buffer_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          LDCE                         0.000     0.000 r  mcdecoder_inst/dout_reg[4]/G
    SLICE_X3Y37          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mcdecoder_inst/dout_reg[4]/Q
                         net (fo=1, routed)           0.110     0.268    myuart_inst/D[4]
    SLICE_X3Y38          LDCE                                         r  myuart_inst/din_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mcdecoder_inst/dout_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            myuart_inst/din_buffer_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.178ns (60.392%)  route 0.117ns (39.608%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          LDCE                         0.000     0.000 r  mcdecoder_inst/dout_reg[1]/G
    SLICE_X2Y37          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  mcdecoder_inst/dout_reg[1]/Q
                         net (fo=1, routed)           0.117     0.295    myuart_inst/D[1]
    SLICE_X4Y37          LDCE                                         r  myuart_inst/din_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mcdecoder_inst/dout_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            myuart_inst/din_buffer_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.178ns (60.392%)  route 0.117ns (39.608%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          LDCE                         0.000     0.000 r  mcdecoder_inst/dout_reg[5]/G
    SLICE_X2Y37          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  mcdecoder_inst/dout_reg[5]/Q
                         net (fo=1, routed)           0.117     0.295    myuart_inst/D[5]
    SLICE_X4Y37          LDCE                                         r  myuart_inst/din_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mcdecoder_inst/dout_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            myuart_inst/din_buffer_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.178ns (59.795%)  route 0.120ns (40.205%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          LDCE                         0.000     0.000 r  mcdecoder_inst/dout_reg[6]/G
    SLICE_X2Y37          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  mcdecoder_inst/dout_reg[6]/Q
                         net (fo=1, routed)           0.120     0.298    myuart_inst/D[6]
    SLICE_X4Y37          LDCE                                         r  myuart_inst/din_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mcdecoder_inst/dout_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            myuart_inst/din_buffer_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.158ns (48.616%)  route 0.167ns (51.384%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          LDCE                         0.000     0.000 r  mcdecoder_inst/dout_reg[0]/G
    SLICE_X3Y37          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mcdecoder_inst/dout_reg[0]/Q
                         net (fo=1, routed)           0.167     0.325    myuart_inst/D[0]
    SLICE_X4Y37          LDCE                                         r  myuart_inst/din_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mcdecoder_inst/dout_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            myuart_inst/din_buffer_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.158ns (48.131%)  route 0.170ns (51.869%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          LDCE                         0.000     0.000 r  mcdecoder_inst/dout_reg[3]/G
    SLICE_X3Y37          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mcdecoder_inst/dout_reg[3]/Q
                         net (fo=1, routed)           0.170     0.328    myuart_inst/D[3]
    SLICE_X3Y38          LDCE                                         r  myuart_inst/din_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mcdecoder_inst/valid_buffer_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mcdecoder_inst/note_order_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.186ns (56.636%)  route 0.142ns (43.364%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE                         0.000     0.000 r  mcdecoder_inst/valid_buffer_reg/C
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mcdecoder_inst/valid_buffer_reg/Q
                         net (fo=1, routed)           0.142     0.283    mcdecoder_inst/valid_buffer
    SLICE_X3Y35          LUT6 (Prop_lut6_I1_O)        0.045     0.328 r  mcdecoder_inst/note_order_i_1/O
                         net (fo=1, routed)           0.000     0.328    mcdecoder_inst/note_order_i_1_n_0
    SLICE_X3Y35          FDRE                                         r  mcdecoder_inst/note_order_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symb_det_inst/note_clk_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            symb_det_inst/note_clk_buffer_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.141ns (42.476%)  route 0.191ns (57.524%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE                         0.000     0.000 r  symb_det_inst/note_clk_reg/C
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  symb_det_inst/note_clk_reg/Q
                         net (fo=3, routed)           0.191     0.332    symb_det_inst/note_clk_reg_n_0
    SLICE_X3Y33          FDRE                                         r  symb_det_inst/note_clk_buffer_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mcdecoder_inst/dout_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            myuart_inst/din_buffer_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.158ns (47.472%)  route 0.175ns (52.528%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          LDCE                         0.000     0.000 r  mcdecoder_inst/dout_reg[7]/G
    SLICE_X3Y36          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mcdecoder_inst/dout_reg[7]/Q
                         net (fo=1, routed)           0.175     0.333    myuart_inst/D[7]
    SLICE_X4Y36          LDCE                                         r  myuart_inst/din_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_12288k_clk_wiz_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.138ns  (logic 4.080ns (57.164%)  route 3.058ns (42.836%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.624    -0.888    adc_ctrl_inst/CLK
    SLICE_X0Y28          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  adc_ctrl_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           1.155     0.724    adc_ctrl_inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X0Y28          LUT1 (Prop_lut1_I0_O)        0.124     0.848 r  adc_ctrl_inst/sclk_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.903     2.750    sclk_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.500     6.251 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     6.251    sclk
    R18                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            csn
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.068ns  (logic 3.987ns (65.701%)  route 2.081ns (34.299%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.624    -0.888    adc_ctrl_inst/CLK
    SLICE_X0Y28          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDPE (Prop_fdpe_C_Q)         0.456    -0.432 r  adc_ctrl_inst/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           2.081     1.650    csn_OBUF
    L17                  OBUF (Prop_obuf_I_O)         3.531     5.181 r  csn_OBUF_inst/O
                         net (fo=0)                   0.000     5.181    csn
    L17                                                               r  csn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            symb_det_inst/squared_adc_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.679ns  (logic 1.269ns (47.368%)  route 1.410ns (52.632%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -0.887    adc_ctrl_inst/CLK
    SLICE_X3Y29          FDRE                                         r  adc_ctrl_inst/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  adc_ctrl_inst/data_reg[1]/Q
                         net (fo=4, routed)           1.015     0.584    adc_ctrl_inst/DI[0]
    SLICE_X5Y29          LUT2 (Prop_lut2_I1_O)        0.124     0.708 r  adc_ctrl_inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     0.708    symb_det_inst/squared_adc0_inferred__0/i__carry__0_1[0]
    SLICE_X5Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.240 r  symb_det_inst/squared_adc0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.240    symb_det_inst/squared_adc0_inferred__0/i__carry_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.397 f  symb_det_inst/squared_adc0_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.395     1.792    symb_det_inst/squared_adc0_inferred__0/i__carry__0_n_2
    SLICE_X4Y30          LDCE                                         f  symb_det_inst/squared_adc_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            symb_det_inst/squared_adc_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.134ns  (logic 1.308ns (61.292%)  route 0.826ns (38.708%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -0.887    adc_ctrl_inst/CLK
    SLICE_X3Y29          FDRE                                         r  adc_ctrl_inst/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.431 f  adc_ctrl_inst/data_reg[2]/Q
                         net (fo=4, routed)           0.826     0.396    adc_ctrl_inst/data[2]
    SLICE_X4Y29          LUT2 (Prop_lut2_I1_O)        0.124     0.520 r  adc_ctrl_inst/squared_adc0_carry_i_5/O
                         net (fo=1, routed)           0.000     0.520    symb_det_inst/S[1]
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.070 r  symb_det_inst/squared_adc0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.070    symb_det_inst/squared_adc0_carry_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     1.248 r  symb_det_inst/squared_adc0_carry__0/CO[1]
                         net (fo=2, routed)           0.000     1.248    symb_det_inst/squared_adc0_carry__0_n_2
    SLICE_X4Y30          LDCE                                         r  symb_det_inst/squared_adc_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            symb_det_inst/squared_adc_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.015ns  (logic 0.771ns (75.963%)  route 0.244ns (24.037%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.506    -1.489    adc_ctrl_inst/CLK
    SLICE_X5Y30          FDRE                                         r  adc_ctrl_inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.367    -1.122 r  adc_ctrl_inst/data_reg[10]/Q
                         net (fo=4, routed)           0.244    -0.878    adc_ctrl_inst/data[10]
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.096    -0.782 r  adc_ctrl_inst/squared_adc0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.782    symb_det_inst/squared_adc_buffer_reg_0[1]
    SLICE_X4Y30          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.308    -0.474 r  symb_det_inst/squared_adc0_carry__0/CO[1]
                         net (fo=2, routed)           0.000    -0.474    symb_det_inst/squared_adc0_carry__0_n_2
    SLICE_X4Y30          LDCE                                         r  symb_det_inst/squared_adc_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            symb_det_inst/squared_adc_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.576ns  (logic 0.280ns (48.591%)  route 0.296ns (51.409%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.585    -0.596    adc_ctrl_inst/CLK
    SLICE_X5Y30          FDRE                                         r  adc_ctrl_inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.455 f  adc_ctrl_inst/data_reg[10]/Q
                         net (fo=4, routed)           0.169    -0.286    adc_ctrl_inst/data[10]
    SLICE_X5Y30          LUT2 (Prop_lut2_I0_O)        0.043    -0.243 r  adc_ctrl_inst/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.243    symb_det_inst/squared_adc_buffer_reg_2[1]
    SLICE_X5Y30          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096    -0.147 f  symb_det_inst/squared_adc0_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.127    -0.020    symb_det_inst/squared_adc0_inferred__0/i__carry__0_n_2
    SLICE_X4Y30          LDCE                                         f  symb_det_inst/squared_adc_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            csn
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.880ns  (logic 1.373ns (73.015%)  route 0.507ns (26.985%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.585    -0.596    adc_ctrl_inst/CLK
    SLICE_X0Y28          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  adc_ctrl_inst/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.507     0.052    csn_OBUF
    L17                  OBUF (Prop_obuf_I_O)         1.232     1.284 r  csn_OBUF_inst/O
                         net (fo=0)                   0.000     1.284    csn
    L17                                                               r  csn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.341ns  (logic 1.388ns (59.267%)  route 0.954ns (40.733%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.585    -0.596    adc_ctrl_inst/CLK
    SLICE_X0Y28          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.455 f  adc_ctrl_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.513     0.058    adc_ctrl_inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X0Y28          LUT1 (Prop_lut1_I0_O)        0.045     0.103 r  adc_ctrl_inst/sclk_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.441     0.543    sclk_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.202     1.745 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.745    sclk
    R18                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_12288k_clk_wiz_0_1
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.138ns  (logic 4.080ns (57.164%)  route 3.058ns (42.836%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.624    -0.888    adc_ctrl_inst/CLK
    SLICE_X0Y28          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  adc_ctrl_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           1.155     0.724    adc_ctrl_inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X0Y28          LUT1 (Prop_lut1_I0_O)        0.124     0.848 r  adc_ctrl_inst/sclk_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.903     2.750    sclk_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.500     6.251 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     6.251    sclk
    R18                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            csn
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.068ns  (logic 3.987ns (65.701%)  route 2.081ns (34.299%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.624    -0.888    adc_ctrl_inst/CLK
    SLICE_X0Y28          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDPE (Prop_fdpe_C_Q)         0.456    -0.432 r  adc_ctrl_inst/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           2.081     1.650    csn_OBUF
    L17                  OBUF (Prop_obuf_I_O)         3.531     5.181 r  csn_OBUF_inst/O
                         net (fo=0)                   0.000     5.181    csn
    L17                                                               r  csn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            symb_det_inst/squared_adc_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.679ns  (logic 1.269ns (47.368%)  route 1.410ns (52.632%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -0.887    adc_ctrl_inst/CLK
    SLICE_X3Y29          FDRE                                         r  adc_ctrl_inst/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  adc_ctrl_inst/data_reg[1]/Q
                         net (fo=4, routed)           1.015     0.584    adc_ctrl_inst/DI[0]
    SLICE_X5Y29          LUT2 (Prop_lut2_I1_O)        0.124     0.708 r  adc_ctrl_inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     0.708    symb_det_inst/squared_adc0_inferred__0/i__carry__0_1[0]
    SLICE_X5Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.240 r  symb_det_inst/squared_adc0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.240    symb_det_inst/squared_adc0_inferred__0/i__carry_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.397 f  symb_det_inst/squared_adc0_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.395     1.792    symb_det_inst/squared_adc0_inferred__0/i__carry__0_n_2
    SLICE_X4Y30          LDCE                                         f  symb_det_inst/squared_adc_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            symb_det_inst/squared_adc_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.134ns  (logic 1.308ns (61.292%)  route 0.826ns (38.708%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.625    -0.887    adc_ctrl_inst/CLK
    SLICE_X3Y29          FDRE                                         r  adc_ctrl_inst/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.431 f  adc_ctrl_inst/data_reg[2]/Q
                         net (fo=4, routed)           0.826     0.396    adc_ctrl_inst/data[2]
    SLICE_X4Y29          LUT2 (Prop_lut2_I1_O)        0.124     0.520 r  adc_ctrl_inst/squared_adc0_carry_i_5/O
                         net (fo=1, routed)           0.000     0.520    symb_det_inst/S[1]
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.070 r  symb_det_inst/squared_adc0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.070    symb_det_inst/squared_adc0_carry_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     1.248 r  symb_det_inst/squared_adc0_carry__0/CO[1]
                         net (fo=2, routed)           0.000     1.248    symb_det_inst/squared_adc0_carry__0_n_2
    SLICE_X4Y30          LDCE                                         r  symb_det_inst/squared_adc_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            symb_det_inst/squared_adc_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.015ns  (logic 0.771ns (75.963%)  route 0.244ns (24.037%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.506    -1.489    adc_ctrl_inst/CLK
    SLICE_X5Y30          FDRE                                         r  adc_ctrl_inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.367    -1.122 r  adc_ctrl_inst/data_reg[10]/Q
                         net (fo=4, routed)           0.244    -0.878    adc_ctrl_inst/data[10]
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.096    -0.782 r  adc_ctrl_inst/squared_adc0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.782    symb_det_inst/squared_adc_buffer_reg_0[1]
    SLICE_X4Y30          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.308    -0.474 r  symb_det_inst/squared_adc0_carry__0/CO[1]
                         net (fo=2, routed)           0.000    -0.474    symb_det_inst/squared_adc0_carry__0_n_2
    SLICE_X4Y30          LDCE                                         r  symb_det_inst/squared_adc_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            symb_det_inst/squared_adc_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.576ns  (logic 0.280ns (48.591%)  route 0.296ns (51.409%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.585    -0.596    adc_ctrl_inst/CLK
    SLICE_X5Y30          FDRE                                         r  adc_ctrl_inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.455 f  adc_ctrl_inst/data_reg[10]/Q
                         net (fo=4, routed)           0.169    -0.286    adc_ctrl_inst/data[10]
    SLICE_X5Y30          LUT2 (Prop_lut2_I0_O)        0.043    -0.243 r  adc_ctrl_inst/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.243    symb_det_inst/squared_adc_buffer_reg_2[1]
    SLICE_X5Y30          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096    -0.147 f  symb_det_inst/squared_adc0_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.127    -0.020    symb_det_inst/squared_adc0_inferred__0/i__carry__0_n_2
    SLICE_X4Y30          LDCE                                         f  symb_det_inst/squared_adc_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            csn
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.880ns  (logic 1.373ns (73.015%)  route 0.507ns (26.985%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.585    -0.596    adc_ctrl_inst/CLK
    SLICE_X0Y28          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  adc_ctrl_inst/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.507     0.052    csn_OBUF
    L17                  OBUF (Prop_obuf_I_O)         1.232     1.284 r  csn_OBUF_inst/O
                         net (fo=0)                   0.000     1.284    csn
    L17                                                               r  csn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.341ns  (logic 1.388ns (59.267%)  route 0.954ns (40.733%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.585    -0.596    adc_ctrl_inst/CLK
    SLICE_X0Y28          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.455 f  adc_ctrl_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.513     0.058    adc_ctrl_inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X0Y28          LUT1 (Prop_lut1_I0_O)        0.045     0.103 r  adc_ctrl_inst/sclk_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.441     0.543    sclk_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.202     1.745 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.745    sclk
    R18                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    W5                                                0.000    25.000 f  clk_100m (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414    25.414 f  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.752 f  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.282    clk_wiz_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    23.311 f  clk_wiz_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    24.127    clk_wiz_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_wiz_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     25.000    25.000 f  
    W5                                                0.000    25.000 f  clk_100m (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414    25.414 f  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.752 f  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.282    clk_wiz_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    23.311 f  clk_wiz_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    24.127    clk_wiz_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_wiz_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_12288k_clk_wiz_0

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[4]/CLR
                            (recovery check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.383ns  (logic 1.441ns (42.606%)  route 1.942ns (57.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=51, routed)          1.942     3.383    adc_ctrl_inst/clr_IBUF
    SLICE_X4Y29          FDCE                                         f  adc_ctrl_inst/data_i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.506    -1.489    adc_ctrl_inst/CLK
    SLICE_X4Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[4]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[5]/CLR
                            (recovery check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.383ns  (logic 1.441ns (42.606%)  route 1.942ns (57.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=51, routed)          1.942     3.383    adc_ctrl_inst/clr_IBUF
    SLICE_X4Y29          FDCE                                         f  adc_ctrl_inst/data_i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.506    -1.489    adc_ctrl_inst/CLK
    SLICE_X4Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[5]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[6]/CLR
                            (recovery check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.383ns  (logic 1.441ns (42.606%)  route 1.942ns (57.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=51, routed)          1.942     3.383    adc_ctrl_inst/clr_IBUF
    SLICE_X4Y29          FDCE                                         f  adc_ctrl_inst/data_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.506    -1.489    adc_ctrl_inst/CLK
    SLICE_X4Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[6]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[7]/CLR
                            (recovery check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.383ns  (logic 1.441ns (42.606%)  route 1.942ns (57.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=51, routed)          1.942     3.383    adc_ctrl_inst/clr_IBUF
    SLICE_X4Y29          FDCE                                         f  adc_ctrl_inst/data_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.506    -1.489    adc_ctrl_inst/CLK
    SLICE_X4Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[7]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.380ns  (logic 1.441ns (42.639%)  route 1.939ns (57.361%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=51, routed)          1.939     3.380    adc_ctrl_inst/clr_IBUF
    SLICE_X0Y30          FDCE                                         f  adc_ctrl_inst/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    -1.487    adc_ctrl_inst/CLK
    SLICE_X0Y30          FDCE                                         r  adc_ctrl_inst/cnt_reg[0]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.379ns  (logic 1.441ns (42.661%)  route 1.937ns (57.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=51, routed)          1.937     3.379    adc_ctrl_inst/clr_IBUF
    SLICE_X5Y29          FDRE                                         r  adc_ctrl_inst/data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.506    -1.489    adc_ctrl_inst/CLK
    SLICE_X5Y29          FDRE                                         r  adc_ctrl_inst/data_reg[4]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.379ns  (logic 1.441ns (42.661%)  route 1.937ns (57.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=51, routed)          1.937     3.379    adc_ctrl_inst/clr_IBUF
    SLICE_X5Y29          FDRE                                         r  adc_ctrl_inst/data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.506    -1.489    adc_ctrl_inst/CLK
    SLICE_X5Y29          FDRE                                         r  adc_ctrl_inst/data_reg[5]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.379ns  (logic 1.441ns (42.661%)  route 1.937ns (57.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=51, routed)          1.937     3.379    adc_ctrl_inst/clr_IBUF
    SLICE_X5Y29          FDRE                                         r  adc_ctrl_inst/data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.506    -1.489    adc_ctrl_inst/CLK
    SLICE_X5Y29          FDRE                                         r  adc_ctrl_inst/data_reg[6]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.379ns  (logic 1.441ns (42.661%)  route 1.937ns (57.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=51, routed)          1.937     3.379    adc_ctrl_inst/clr_IBUF
    SLICE_X5Y29          FDRE                                         r  adc_ctrl_inst/data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.506    -1.489    adc_ctrl_inst/CLK
    SLICE_X5Y29          FDRE                                         r  adc_ctrl_inst/data_reg[7]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.338ns  (logic 1.441ns (43.185%)  route 1.896ns (56.815%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=51, routed)          1.896     3.338    adc_ctrl_inst/clr_IBUF
    SLICE_X5Y30          FDRE                                         r  adc_ctrl_inst/data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.506    -1.489    adc_ctrl_inst/CLK
    SLICE_X5Y30          FDRE                                         r  adc_ctrl_inst/data_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdata
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.210ns (31.133%)  route 0.465ns (68.867%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  sdata (IN)
                         net (fo=0)                   0.000     0.000    sdata
    P17                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  sdata_IBUF_inst/O
                         net (fo=1, routed)           0.465     0.675    adc_ctrl_inst/D[0]
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.835    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.907ns  (logic 0.210ns (23.102%)  route 0.697ns (76.898%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=51, routed)          0.697     0.907    adc_ctrl_inst/clr_IBUF
    SLICE_X0Y28          FDPE                                         f  adc_ctrl_inst/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X0Y28          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.907ns  (logic 0.210ns (23.102%)  route 0.697ns (76.898%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=51, routed)          0.697     0.907    adc_ctrl_inst/clr_IBUF
    SLICE_X0Y28          FDCE                                         f  adc_ctrl_inst/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X0Y28          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.907ns  (logic 0.210ns (23.102%)  route 0.697ns (76.898%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=51, routed)          0.697     0.907    adc_ctrl_inst/clr_IBUF
    SLICE_X0Y28          FDCE                                         f  adc_ctrl_inst/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X0Y28          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.907ns  (logic 0.210ns (23.102%)  route 0.697ns (76.898%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=51, routed)          0.697     0.907    adc_ctrl_inst/clr_IBUF
    SLICE_X0Y28          FDCE                                         f  adc_ctrl_inst/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X0Y28          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[3]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[0]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.210ns (21.607%)  route 0.760ns (78.393%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=51, routed)          0.760     0.970    adc_ctrl_inst/clr_IBUF
    SLICE_X2Y29          FDCE                                         f  adc_ctrl_inst/data_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.835    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[1]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.210ns (21.607%)  route 0.760ns (78.393%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=51, routed)          0.760     0.970    adc_ctrl_inst/clr_IBUF
    SLICE_X2Y29          FDCE                                         f  adc_ctrl_inst/data_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.835    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[1]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[2]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.210ns (21.607%)  route 0.760ns (78.393%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=51, routed)          0.760     0.970    adc_ctrl_inst/clr_IBUF
    SLICE_X2Y29          FDCE                                         f  adc_ctrl_inst/data_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.835    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[2]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[3]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.210ns (21.607%)  route 0.760ns (78.393%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=51, routed)          0.760     0.970    adc_ctrl_inst/clr_IBUF
    SLICE_X2Y29          FDCE                                         f  adc_ctrl_inst/data_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.835    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[3]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.210ns (21.607%)  route 0.760ns (78.393%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=51, routed)          0.760     0.970    adc_ctrl_inst/clr_IBUF
    SLICE_X3Y29          FDRE                                         r  adc_ctrl_inst/data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.835    adc_ctrl_inst/CLK
    SLICE_X3Y29          FDRE                                         r  adc_ctrl_inst/data_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_12288k_clk_wiz_0_1

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[4]/CLR
                            (recovery check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.383ns  (logic 1.441ns (42.606%)  route 1.942ns (57.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=51, routed)          1.942     3.383    adc_ctrl_inst/clr_IBUF
    SLICE_X4Y29          FDCE                                         f  adc_ctrl_inst/data_i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.506    -1.489    adc_ctrl_inst/CLK
    SLICE_X4Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[4]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[5]/CLR
                            (recovery check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.383ns  (logic 1.441ns (42.606%)  route 1.942ns (57.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=51, routed)          1.942     3.383    adc_ctrl_inst/clr_IBUF
    SLICE_X4Y29          FDCE                                         f  adc_ctrl_inst/data_i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.506    -1.489    adc_ctrl_inst/CLK
    SLICE_X4Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[5]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[6]/CLR
                            (recovery check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.383ns  (logic 1.441ns (42.606%)  route 1.942ns (57.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=51, routed)          1.942     3.383    adc_ctrl_inst/clr_IBUF
    SLICE_X4Y29          FDCE                                         f  adc_ctrl_inst/data_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.506    -1.489    adc_ctrl_inst/CLK
    SLICE_X4Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[6]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[7]/CLR
                            (recovery check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.383ns  (logic 1.441ns (42.606%)  route 1.942ns (57.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=51, routed)          1.942     3.383    adc_ctrl_inst/clr_IBUF
    SLICE_X4Y29          FDCE                                         f  adc_ctrl_inst/data_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.506    -1.489    adc_ctrl_inst/CLK
    SLICE_X4Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[7]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.380ns  (logic 1.441ns (42.639%)  route 1.939ns (57.361%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=51, routed)          1.939     3.380    adc_ctrl_inst/clr_IBUF
    SLICE_X0Y30          FDCE                                         f  adc_ctrl_inst/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.508    -1.487    adc_ctrl_inst/CLK
    SLICE_X0Y30          FDCE                                         r  adc_ctrl_inst/cnt_reg[0]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.379ns  (logic 1.441ns (42.661%)  route 1.937ns (57.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=51, routed)          1.937     3.379    adc_ctrl_inst/clr_IBUF
    SLICE_X5Y29          FDRE                                         r  adc_ctrl_inst/data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.506    -1.489    adc_ctrl_inst/CLK
    SLICE_X5Y29          FDRE                                         r  adc_ctrl_inst/data_reg[4]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.379ns  (logic 1.441ns (42.661%)  route 1.937ns (57.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=51, routed)          1.937     3.379    adc_ctrl_inst/clr_IBUF
    SLICE_X5Y29          FDRE                                         r  adc_ctrl_inst/data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.506    -1.489    adc_ctrl_inst/CLK
    SLICE_X5Y29          FDRE                                         r  adc_ctrl_inst/data_reg[5]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.379ns  (logic 1.441ns (42.661%)  route 1.937ns (57.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=51, routed)          1.937     3.379    adc_ctrl_inst/clr_IBUF
    SLICE_X5Y29          FDRE                                         r  adc_ctrl_inst/data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.506    -1.489    adc_ctrl_inst/CLK
    SLICE_X5Y29          FDRE                                         r  adc_ctrl_inst/data_reg[6]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.379ns  (logic 1.441ns (42.661%)  route 1.937ns (57.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=51, routed)          1.937     3.379    adc_ctrl_inst/clr_IBUF
    SLICE_X5Y29          FDRE                                         r  adc_ctrl_inst/data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.506    -1.489    adc_ctrl_inst/CLK
    SLICE_X5Y29          FDRE                                         r  adc_ctrl_inst/data_reg[7]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.338ns  (logic 1.441ns (43.185%)  route 1.896ns (56.815%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=51, routed)          1.896     3.338    adc_ctrl_inst/clr_IBUF
    SLICE_X5Y30          FDRE                                         r  adc_ctrl_inst/data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.506    -1.489    adc_ctrl_inst/CLK
    SLICE_X5Y30          FDRE                                         r  adc_ctrl_inst/data_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdata
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.210ns (31.133%)  route 0.465ns (68.867%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  sdata (IN)
                         net (fo=0)                   0.000     0.000    sdata
    P17                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  sdata_IBUF_inst/O
                         net (fo=1, routed)           0.465     0.675    adc_ctrl_inst/D[0]
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.835    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.907ns  (logic 0.210ns (23.102%)  route 0.697ns (76.898%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=51, routed)          0.697     0.907    adc_ctrl_inst/clr_IBUF
    SLICE_X0Y28          FDPE                                         f  adc_ctrl_inst/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X0Y28          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.907ns  (logic 0.210ns (23.102%)  route 0.697ns (76.898%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=51, routed)          0.697     0.907    adc_ctrl_inst/clr_IBUF
    SLICE_X0Y28          FDCE                                         f  adc_ctrl_inst/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X0Y28          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.907ns  (logic 0.210ns (23.102%)  route 0.697ns (76.898%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=51, routed)          0.697     0.907    adc_ctrl_inst/clr_IBUF
    SLICE_X0Y28          FDCE                                         f  adc_ctrl_inst/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X0Y28          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.907ns  (logic 0.210ns (23.102%)  route 0.697ns (76.898%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=51, routed)          0.697     0.907    adc_ctrl_inst/clr_IBUF
    SLICE_X0Y28          FDCE                                         f  adc_ctrl_inst/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.836    adc_ctrl_inst/CLK
    SLICE_X0Y28          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[3]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[0]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.210ns (21.607%)  route 0.760ns (78.393%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=51, routed)          0.760     0.970    adc_ctrl_inst/clr_IBUF
    SLICE_X2Y29          FDCE                                         f  adc_ctrl_inst/data_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.835    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[1]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.210ns (21.607%)  route 0.760ns (78.393%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=51, routed)          0.760     0.970    adc_ctrl_inst/clr_IBUF
    SLICE_X2Y29          FDCE                                         f  adc_ctrl_inst/data_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.835    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[1]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[2]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.210ns (21.607%)  route 0.760ns (78.393%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=51, routed)          0.760     0.970    adc_ctrl_inst/clr_IBUF
    SLICE_X2Y29          FDCE                                         f  adc_ctrl_inst/data_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.835    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[2]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[3]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.210ns (21.607%)  route 0.760ns (78.393%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=51, routed)          0.760     0.970    adc_ctrl_inst/clr_IBUF
    SLICE_X2Y29          FDCE                                         f  adc_ctrl_inst/data_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.835    adc_ctrl_inst/CLK
    SLICE_X2Y29          FDCE                                         r  adc_ctrl_inst/data_i_reg[3]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.210ns (21.607%)  route 0.760ns (78.393%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=51, routed)          0.760     0.970    adc_ctrl_inst/clr_IBUF
    SLICE_X3Y29          FDRE                                         r  adc_ctrl_inst/data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.835    adc_ctrl_inst/CLK
    SLICE_X3Y29          FDRE                                         r  adc_ctrl_inst/data_reg[0]/C





