--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu May 29 21:53:21 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     main
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            655 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \m1/cnt_30__i2  (from clk_c +)
   Destination:    FD1S3AX    D              \m1/pwm_out_12  (to clk_c +)

   Delay:                   4.794ns  (27.8% logic, 72.2% route), 7 logic levels.

 Constraint Details:

      4.794ns data_path \m1/cnt_30__i2 to \m1/pwm_out_12 meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 0.381ns

 Path Details: \m1/cnt_30__i2 to \m1/pwm_out_12

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \m1/cnt_30__i2 (from clk_c)
Route         3   e 1.339                                  cnt[2]
A1_TO_FCO   ---     0.329           A[2] to COUT           add_304_2
Route         1   e 0.020                                  n400
FCI_TO_FCO  ---     0.051            CIN to COUT           add_304_4
Route         1   e 0.020                                  n401
FCI_TO_FCO  ---     0.051            CIN to COUT           add_304_6
Route         1   e 0.020                                  n402
FCI_TO_FCO  ---     0.051            CIN to COUT           add_304_8
Route         1   e 0.020                                  n403
FCI_TO_F    ---     0.322            CIN to S[2]           add_304_10
Route         1   e 1.020                                  cout
LUT4        ---     0.166              A to Z              \m1/i14_1_lut
Route         1   e 1.020                                  \m1/pwm_out_N_23
                  --------
                    4.794  (27.8% logic, 72.2% route), 7 logic levels.


Passed:  The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \m1/cnt_30__i1  (from clk_c +)
   Destination:    FD1S3AX    D              \m1/pwm_out_12  (to clk_c +)

   Delay:                   4.794ns  (27.8% logic, 72.2% route), 7 logic levels.

 Constraint Details:

      4.794ns data_path \m1/cnt_30__i1 to \m1/pwm_out_12 meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 0.381ns

 Path Details: \m1/cnt_30__i1 to \m1/pwm_out_12

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \m1/cnt_30__i1 (from clk_c)
Route         3   e 1.339                                  cnt[1]
A1_TO_FCO   ---     0.329           B[2] to COUT           add_304_2
Route         1   e 0.020                                  n400
FCI_TO_FCO  ---     0.051            CIN to COUT           add_304_4
Route         1   e 0.020                                  n401
FCI_TO_FCO  ---     0.051            CIN to COUT           add_304_6
Route         1   e 0.020                                  n402
FCI_TO_FCO  ---     0.051            CIN to COUT           add_304_8
Route         1   e 0.020                                  n403
FCI_TO_F    ---     0.322            CIN to S[2]           add_304_10
Route         1   e 1.020                                  cout
LUT4        ---     0.166              A to Z              \m1/i14_1_lut
Route         1   e 1.020                                  \m1/pwm_out_N_23
                  --------
                    4.794  (27.8% logic, 72.2% route), 7 logic levels.


Passed:  The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \m1/cnt_30__i0  (from clk_c +)
   Destination:    FD1S3AX    D              \m1/pwm_out_12  (to clk_c +)

   Delay:                   4.794ns  (27.8% logic, 72.2% route), 7 logic levels.

 Constraint Details:

      4.794ns data_path \m1/cnt_30__i0 to \m1/pwm_out_12 meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 0.381ns

 Path Details: \m1/cnt_30__i0 to \m1/pwm_out_12

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              \m1/cnt_30__i0 (from clk_c)
Route         3   e 1.339                                  cnt[0]
A1_TO_FCO   ---     0.329           A[2] to COUT           add_304_2
Route         1   e 0.020                                  n400
FCI_TO_FCO  ---     0.051            CIN to COUT           add_304_4
Route         1   e 0.020                                  n401
FCI_TO_FCO  ---     0.051            CIN to COUT           add_304_6
Route         1   e 0.020                                  n402
FCI_TO_FCO  ---     0.051            CIN to COUT           add_304_8
Route         1   e 0.020                                  n403
FCI_TO_F    ---     0.322            CIN to S[2]           add_304_10
Route         1   e 1.020                                  cout
LUT4        ---     0.166              A to Z              \m1/i14_1_lut
Route         1   e 1.020                                  \m1/pwm_out_N_23
                  --------
                    4.794  (27.8% logic, 72.2% route), 7 logic levels.

Report: 4.619 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|     4.619 ns|     7  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  655 paths, 136 nets, and 271 connections (97.8% coverage)


Peak memory: 94085120 bytes, TRCE: 86016 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
