module bw_io_ddr_vref_logic(a ,vrefcode ,c ,b ,vdd18 );
output [7:0]	vrefcode ;
input		a ;
input		c ;
input		b ;
input		vdd18 ;
 
wire		 ;
wire		net185 ;
wire		net190 ;
wire		net193 ;
wire		net0106 ;
wire		net196 ;
wire		net0107 ;
wire		net198 ;
wire		net0109 ;
wire		net0120 ;
wire		net181 ;
 
 
bw_u1_nand3_1x I1 (
     .z               (net202 ),
     .a               (a ),
     .b               (b ),
     .c               (c ) );
bw_u1_nand2_1x I2 (
     .z               (net196 ),
     .a               (a ),
     .b               (b ) );
bw_u1_nand2_1x I3 (
     .z               (net193 ),
     .a               (net0107 ),
     .b               (a ) );
bw_u1_nor2_2x I4 (
     .z               (net190 ),
     .a               (c ),
     .b               (b ) );
bw_u1_nand2_1x I9 (
     .z               (net198 ),
     .a               (b ),
     .b               (c ) );
bw_u1_nor2_1x I12 (
     .z               (net185 ),
     .a               (b ),
     .b               (a ) );
bw_u1_nor3_1x I13 (
     .z               (net181 ),
     .a               (c ),
     .b               (b ),
     .c               (a ) );
bw_u1_inv_1x I47 (
     .z               (net0106 ),
     .a               (a ) );
bw_u1_inv_1x I52 (
     .z               (net0109 ),
     .a               (net0120 ) );
bw_u1_nand2_1x I53 (
     .z               (net0120 ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 ;
wire		 ;
wire		net190 ;
wire		net193 ;
wire		net0106 ;
wire		net196 ;
wire		net0107 ;
wire		net198 ;
wire		net0109 ;
wire		net0120 ;
wire		net181 ;
 
 
bw_u1_nand3_1x I1 (
     .z               (net202 ),
     .a               (a ),
     .b               (b ),
     .c               (c ) );
bw_u1_nand2_1x I2 (
     .z               (net196 ),
     .a               (a ),
     .b               (b ) );
bw_u1_nand2_1x I3 (
     .z               (net193 ),
     .a               (net0107 ),
     .b               (a ) );
bw_u1_nor2_2x I4 (
     .z               (net190 ),
     .a               (c ),
     .b               (b ) );
bw_u1_nand2_1x I9 (
     .z               (net198 ),
     .a               (b ),
     .b               (c ) );
bw_u1_nor2_1x I12 (
     .z               (net185 ),
     .a               (b ),
     .b               (a ) );
bw_u1_nor3_1x I13 (
     .z               (net181 ),
     .a               (c ),
     .b               (b ),
     .c               (a ) );
bw_u1_inv_1x I47 (
     .z               (net0106 ),
     .a               (a ) );
bw_u1_inv_1x I52 (
     .z               (net0109 ),
     .a               (net0120 ) );
bw_u1_nand2_1x I53 (
     .z               (net0120 ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 ;
wire		 ;
wire		net193 ;
wire		net0106 ;
wire		net196 ;
wire		net0107 ;
wire		net198 ;
wire		net0109 ;
wire		net0120 ;
wire		net181 ;
 
 
bw_u1_nand3_1x I1 (
     .z               (net202 ),
     .a               (a ),
     .b               (b ),
     .c               (c ) );
bw_u1_nand2_1x I2 (
     .z               (net196 ),
     .a               (a ),
     .b               (b ) );
bw_u1_nand2_1x I3 (
     .z               (net193 ),
     .a               (net0107 ),
     .b               (a ) );
bw_u1_nor2_2x I4 (
     .z               (net190 ),
     .a               (c ),
     .b               (b ) );
bw_u1_nand2_1x I9 (
     .z               (net198 ),
     .a               (b ),
     .b               (c ) );
bw_u1_nor2_1x I12 (
     .z               (net185 ),
     .a               (b ),
     .b               (a ) );
bw_u1_nor3_1x I13 (
     .z               (net181 ),
     .a               (c ),
     .b               (b ),
     .c               (a ) );
bw_u1_inv_1x I47 (
     .z               (net0106 ),
     .a               (a ) );
bw_u1_inv_1x I52 (
     .z               (net0109 ),
     .a               (net0120 ) );
bw_u1_nand2_1x I53 (
     .z               (net0120 ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 ;
wire		 ;
wire		net0106 ;
wire		net196 ;
wire		net0107 ;
wire		net198 ;
wire		net0109 ;
wire		net0120 ;
wire		net181 ;
 
 
bw_u1_nand3_1x I1 (
     .z               (net202 ),
     .a               (a ),
     .b               (b ),
     .c               (c ) );
bw_u1_nand2_1x I2 (
     .z               (net196 ),
     .a               (a ),
     .b               (b ) );
bw_u1_nand2_1x I3 (
     .z               (net193 ),
     .a               (net0107 ),
     .b               (a ) );
bw_u1_nor2_2x I4 (
     .z               (net190 ),
     .a               (c ),
     .b               (b ) );
bw_u1_nand2_1x I9 (
     .z               (net198 ),
     .a               (b ),
     .b               (c ) );
bw_u1_nor2_1x I12 (
     .z               (net185 ),
     .a               (b ),
     .b               (a ) );
bw_u1_nor3_1x I13 (
     .z               (net181 ),
     .a               (c ),
     .b               (b ),
     .c               (a ) );
bw_u1_inv_1x I47 (
     .z               (net0106 ),
     .a               (a ) );
bw_u1_inv_1x I52 (
     .z               (net0109 ),
     .a               (net0120 ) );
bw_u1_nand2_1x I53 (
     .z               (net0120 ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 ;
wire		 ;
wire		net196 ;
wire		net0107 ;
wire		net198 ;
wire		net0109 ;
wire		net0120 ;
wire		net181 ;
 
 
bw_u1_nand3_1x I1 (
     .z               (net202 ),
     .a               (a ),
     .b               (b ),
     .c               (c ) );
bw_u1_nand2_1x I2 (
     .z               (net196 ),
     .a               (a ),
     .b               (b ) );
bw_u1_nand2_1x I3 (
     .z               (net193 ),
     .a               (net0107 ),
     .b               (a ) );
bw_u1_nor2_2x I4 (
     .z               (net190 ),
     .a               (c ),
     .b               (b ) );
bw_u1_nand2_1x I9 (
     .z               (net198 ),
     .a               (b ),
     .b               (c ) );
bw_u1_nor2_1x I12 (
     .z               (net185 ),
     .a               (b ),
     .b               (a ) );
bw_u1_nor3_1x I13 (
     .z               (net181 ),
     .a               (c ),
     .b               (b ),
     .c               (a ) );
bw_u1_inv_1x I47 (
     .z               (net0106 ),
     .a               (a ) );
bw_u1_inv_1x I52 (
     .z               (net0109 ),
     .a               (net0120 ) );
bw_u1_nand2_1x I53 (
     .z               (net0120 ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 ;
wire		 ;
wire		net0107 ;
wire		net198 ;
wire		net0109 ;
wire		net0120 ;
wire		net181 ;
 
 
bw_u1_nand3_1x I1 (
     .z               (net202 ),
     .a               (a ),
     .b               (b ),
     .c               (c ) );
bw_u1_nand2_1x I2 (
     .z               (net196 ),
     .a               (a ),
     .b               (b ) );
bw_u1_nand2_1x I3 (
     .z               (net193 ),
     .a               (net0107 ),
     .b               (a ) );
bw_u1_nor2_2x I4 (
     .z               (net190 ),
     .a               (c ),
     .b               (b ) );
bw_u1_nand2_1x I9 (
     .z               (net198 ),
     .a               (b ),
     .b               (c ) );
bw_u1_nor2_1x I12 (
     .z               (net185 ),
     .a               (b ),
     .b               (a ) );
bw_u1_nor3_1x I13 (
     .z               (net181 ),
     .a               (c ),
     .b               (b ),
     .c               (a ) );
bw_u1_inv_1x I47 (
     .z               (net0106 ),
     .a               (a ) );
bw_u1_inv_1x I52 (
     .z               (net0109 ),
     .a               (net0120 ) );
bw_u1_nand2_1x I53 (
     .z               (net0120 ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 ;
wire		 ;
wire		net198 ;
wire		net0109 ;
wire		net0120 ;
wire		net181 ;
 
 
bw_u1_nand3_1x I1 (
     .z               (net202 ),
     .a               (a ),
     .b               (b ),
     .c               (c ) );
bw_u1_nand2_1x I2 (
     .z               (net196 ),
     .a               (a ),
     .b               (b ) );
bw_u1_nand2_1x I3 (
     .z               (net193 ),
     .a               (net0107 ),
     .b               (a ) );
bw_u1_nor2_2x I4 (
     .z               (net190 ),
     .a               (c ),
     .b               (b ) );
bw_u1_nand2_1x I9 (
     .z               (net198 ),
     .a               (b ),
     .b               (c ) );
bw_u1_nor2_1x I12 (
     .z               (net185 ),
     .a               (b ),
     .b               (a ) );
bw_u1_nor3_1x I13 (
     .z               (net181 ),
     .a               (c ),
     .b               (b ),
     .c               (a ) );
bw_u1_inv_1x I47 (
     .z               (net0106 ),
     .a               (a ) );
bw_u1_inv_1x I52 (
     .z               (net0109 ),
     .a               (net0120 ) );
bw_u1_nand2_1x I53 (
     .z               (net0120 ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 ;
wire		 ;
wire		net0109 ;
wire		net0120 ;
wire		net181 ;
 
 
bw_u1_nand3_1x I1 (
     .z               (net202 ),
     .a               (a ),
     .b               (b ),
     .c               (c ) );
bw_u1_nand2_1x I2 (
     .z               (net196 ),
     .a               (a ),
     .b               (b ) );
bw_u1_nand2_1x I3 (
     .z               (net193 ),
     .a               (net0107 ),
     .b               (a ) );
bw_u1_nor2_2x I4 (
     .z               (net190 ),
     .a               (c ),
     .b               (b ) );
bw_u1_nand2_1x I9 (
     .z               (net198 ),
     .a               (b ),
     .b               (c ) );
bw_u1_nor2_1x I12 (
     .z               (net185 ),
     .a               (b ),
     .b               (a ) );
bw_u1_nor3_1x I13 (
     .z               (net181 ),
     .a               (c ),
     .b               (b ),
     .c               (a ) );
bw_u1_inv_1x I47 (
     .z               (net0106 ),
     .a               (a ) );
bw_u1_inv_1x I52 (
     .z               (net0109 ),
     .a               (net0120 ) );
bw_u1_nand2_1x I53 (
     .z               (net0120 ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 ;
wire		 ;
wire		net0120 ;
wire		net181 ;
 
 
bw_u1_nand3_1x I1 (
     .z               (net202 ),
     .a               (a ),
     .b               (b ),
     .c               (c ) );
bw_u1_nand2_1x I2 (
     .z               (net196 ),
     .a               (a ),
     .b               (b ) );
bw_u1_nand2_1x I3 (
     .z               (net193 ),
     .a               (net0107 ),
     .b               (a ) );
bw_u1_nor2_2x I4 (
     .z               (net190 ),
     .a               (c ),
     .b               (b ) );
bw_u1_nand2_1x I9 (
     .z               (net198 ),
     .a               (b ),
     .b               (c ) );
bw_u1_nor2_1x I12 (
     .z               (net185 ),
     .a               (b ),
     .b               (a ) );
bw_u1_nor3_1x I13 (
     .z               (net181 ),
     .a               (c ),
     .b               (b ),
     .c               (a ) );
bw_u1_inv_1x I47 (
     .z               (net0106 ),
     .a               (a ) );
bw_u1_inv_1x I52 (
     .z               (net0109 ),
     .a               (net0120 ) );
bw_u1_nand2_1x I53 (
     .z               (net0120 ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 ;
wire		 ;
wire		net181 ;
 
 
bw_u1_nand3_1x I1 (
     .z               (net202 ),
     .a               (a ),
     .b               (b ),
     .c               (c ) );
bw_u1_nand2_1x I2 (
     .z               (net196 ),
     .a               (a ),
     .b               (b ) );
bw_u1_nand2_1x I3 (
     .z               (net193 ),
     .a               (net0107 ),
     .b               (a ) );
bw_u1_nor2_2x I4 (
     .z               (net190 ),
     .a               (c ),
     .b               (b ) );
bw_u1_nand2_1x I9 (
     .z               (net198 ),
     .a               (b ),
     .b               (c ) );
bw_u1_nor2_1x I12 (
     .z               (net185 ),
     .a               (b ),
     .b               (a ) );
bw_u1_nor3_1x I13 (
     .z               (net181 ),
     .a               (c ),
     .b               (b ),
     .c               (a ) );
bw_u1_inv_1x I47 (
     .z               (net0106 ),
     .a               (a ) );
bw_u1_inv_1x I52 (
     .z               (net0109 ),
     .a               (net0120 ) );
bw_u1_nand2_1x I53 (
     .z               (net0120 ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 ;
wire		 ;
 
 
bw_u1_nand3_1x I1 (
     .z               (net202 ),
     .a               (a ),
     .b               (b ),
     .c               (c ) );
bw_u1_nand2_1x I2 (
     .z               (net196 ),
     .a               (a ),
     .b               (b ) );
bw_u1_nand2_1x I3 (
     .z               (net193 ),
     .a               (net0107 ),
     .b               (a ) );
bw_u1_nor2_2x I4 (
     .z               (net190 ),
     .a               (c ),
     .b               (b ) );
bw_u1_nand2_1x I9 (
     .z               (net198 ),
     .a               (b ),
     .b               (c ) );
bw_u1_nor2_1x I12 (
     .z               (net185 ),
     .a               (b ),
     .b               (a ) );
bw_u1_nor3_1x I13 (
     .z               (net181 ),
     .a               (c ),
     .b               (b ),
     .c               (a ) );
bw_u1_inv_1x I47 (
     .z               (net0106 ),
     .a               (a ) );
bw_u1_inv_1x I52 (
     .z               (net0109 ),
     .a               (net0120 ) );
bw_u1_nand2_1x I53 (
     .z               (net0120 ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 ;
 
 
bw_u1_nand3_1x  (
     .z               (net202 ),
     .a               (a ),
     .b               (b ),
     .c               (c ) );
bw_u1_nand2_1x I2 (
     .z               (net196 ),
     .a               (a ),
     .b               (b ) );
bw_u1_nand2_1x I3 (
     .z               (net193 ),
     .a               (net0107 ),
     .b               (a ) );
bw_u1_nor2_2x I4 (
     .z               (net190 ),
     .a               (c ),
     .b               (b ) );
bw_u1_nand2_1x I9 (
     .z               (net198 ),
     .a               (b ),
     .b               (c ) );
bw_u1_nor2_1x I12 (
     .z               (net185 ),
     .a               (b ),
     .b               (a ) );
bw_u1_nor3_1x I13 (
     .z               (net181 ),
     .a               (c ),
     .b               (b ),
     .c               (a ) );
bw_u1_inv_1x I47 (
     .z               (net0106 ),
     .a               (a ) );
bw_u1_inv_1x I52 (
     .z               (net0109 ),
     .a               (net0120 ) );
bw_u1_nand2_1x I53 (
     .z               (net0120 ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 (
     .z               ( ),
     .a               (a ),
     .b               (b ),
     .c               (c ) );
bw_u1_nand2_1x I2 (
     .z               (net196 ),
     .a               (a ),
     .b               (b ) );
bw_u1_nand2_1x I3 (
     .z               (net193 ),
     .a               (net0107 ),
     .b               (a ) );
bw_u1_nor2_2x I4 (
     .z               (net190 ),
     .a               (c ),
     .b               (b ) );
bw_u1_nand2_1x I9 (
     .z               (net198 ),
     .a               (b ),
     .b               (c ) );
bw_u1_nor2_1x I12 (
     .z               (net185 ),
     .a               (b ),
     .b               (a ) );
bw_u1_nor3_1x I13 (
     .z               (net181 ),
     .a               (c ),
     .b               (b ),
     .c               (a ) );
bw_u1_inv_1x I47 (
     .z               (net0106 ),
     .a               (a ) );
bw_u1_inv_1x I52 (
     .z               (net0109 ),
     .a               (net0120 ) );
bw_u1_nand2_1x I53 (
     .z               (net0120 ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 ),
     .a               ( ),
     .b               (b ),
     .c               (c ) );
bw_u1_nand2_1x I2 (
     .z               (net196 ),
     .a               (a ),
     .b               (b ) );
bw_u1_nand2_1x I3 (
     .z               (net193 ),
     .a               (net0107 ),
     .b               (a ) );
bw_u1_nor2_2x I4 (
     .z               (net190 ),
     .a               (c ),
     .b               (b ) );
bw_u1_nand2_1x I9 (
     .z               (net198 ),
     .a               (b ),
     .b               (c ) );
bw_u1_nor2_1x I12 (
     .z               (net185 ),
     .a               (b ),
     .b               (a ) );
bw_u1_nor3_1x I13 (
     .z               (net181 ),
     .a               (c ),
     .b               (b ),
     .c               (a ) );
bw_u1_inv_1x I47 (
     .z               (net0106 ),
     .a               (a ) );
bw_u1_inv_1x I52 (
     .z               (net0109 ),
     .a               (net0120 ) );
bw_u1_nand2_1x I53 (
     .z               (net0120 ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 ),
     .b               ( ),
     .c               (c ) );
bw_u1_nand2_1x I2 (
     .z               (net196 ),
     .a               (a ),
     .b               (b ) );
bw_u1_nand2_1x I3 (
     .z               (net193 ),
     .a               (net0107 ),
     .b               (a ) );
bw_u1_nor2_2x I4 (
     .z               (net190 ),
     .a               (c ),
     .b               (b ) );
bw_u1_nand2_1x I9 (
     .z               (net198 ),
     .a               (b ),
     .b               (c ) );
bw_u1_nor2_1x I12 (
     .z               (net185 ),
     .a               (b ),
     .b               (a ) );
bw_u1_nor3_1x I13 (
     .z               (net181 ),
     .a               (c ),
     .b               (b ),
     .c               (a ) );
bw_u1_inv_1x I47 (
     .z               (net0106 ),
     .a               (a ) );
bw_u1_inv_1x I52 (
     .z               (net0109 ),
     .a               (net0120 ) );
bw_u1_nand2_1x I53 (
     .z               (net0120 ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 ),
     .c               ( ) );
bw_u1_nand2_1x I2 (
     .z               (net196 ),
     .a               (a ),
     .b               (b ) );
bw_u1_nand2_1x I3 (
     .z               (net193 ),
     .a               (net0107 ),
     .b               (a ) );
bw_u1_nor2_2x I4 (
     .z               (net190 ),
     .a               (c ),
     .b               (b ) );
bw_u1_nand2_1x I9 (
     .z               (net198 ),
     .a               (b ),
     .b               (c ) );
bw_u1_nor2_1x I12 (
     .z               (net185 ),
     .a               (b ),
     .b               (a ) );
bw_u1_nor3_1x I13 (
     .z               (net181 ),
     .a               (c ),
     .b               (b ),
     .c               (a ) );
bw_u1_inv_1x I47 (
     .z               (net0106 ),
     .a               (a ) );
bw_u1_inv_1x I52 (
     .z               (net0109 ),
     .a               (net0120 ) );
bw_u1_nand2_1x I53 (
     .z               (net0120 ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 ) );
bw_u1_nand2_1x  (
     .z               (net196 ),
     .a               (a ),
     .b               (b ) );
bw_u1_nand2_1x I3 (
     .z               (net193 ),
     .a               (net0107 ),
     .b               (a ) );
bw_u1_nor2_2x I4 (
     .z               (net190 ),
     .a               (c ),
     .b               (b ) );
bw_u1_nand2_1x I9 (
     .z               (net198 ),
     .a               (b ),
     .b               (c ) );
bw_u1_nor2_1x I12 (
     .z               (net185 ),
     .a               (b ),
     .b               (a ) );
bw_u1_nor3_1x I13 (
     .z               (net181 ),
     .a               (c ),
     .b               (b ),
     .c               (a ) );
bw_u1_inv_1x I47 (
     .z               (net0106 ),
     .a               (a ) );
bw_u1_inv_1x I52 (
     .z               (net0109 ),
     .a               (net0120 ) );
bw_u1_nand2_1x I53 (
     .z               (net0120 ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 (
     .z               ( ),
     .a               (a ),
     .b               (b ) );
bw_u1_nand2_1x I3 (
     .z               (net193 ),
     .a               (net0107 ),
     .b               (a ) );
bw_u1_nor2_2x I4 (
     .z               (net190 ),
     .a               (c ),
     .b               (b ) );
bw_u1_nand2_1x I9 (
     .z               (net198 ),
     .a               (b ),
     .b               (c ) );
bw_u1_nor2_1x I12 (
     .z               (net185 ),
     .a               (b ),
     .b               (a ) );
bw_u1_nor3_1x I13 (
     .z               (net181 ),
     .a               (c ),
     .b               (b ),
     .c               (a ) );
bw_u1_inv_1x I47 (
     .z               (net0106 ),
     .a               (a ) );
bw_u1_inv_1x I52 (
     .z               (net0109 ),
     .a               (net0120 ) );
bw_u1_nand2_1x I53 (
     .z               (net0120 ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 ),
     .a               ( ),
     .b               (b ) );
bw_u1_nand2_1x I3 (
     .z               (net193 ),
     .a               (net0107 ),
     .b               (a ) );
bw_u1_nor2_2x I4 (
     .z               (net190 ),
     .a               (c ),
     .b               (b ) );
bw_u1_nand2_1x I9 (
     .z               (net198 ),
     .a               (b ),
     .b               (c ) );
bw_u1_nor2_1x I12 (
     .z               (net185 ),
     .a               (b ),
     .b               (a ) );
bw_u1_nor3_1x I13 (
     .z               (net181 ),
     .a               (c ),
     .b               (b ),
     .c               (a ) );
bw_u1_inv_1x I47 (
     .z               (net0106 ),
     .a               (a ) );
bw_u1_inv_1x I52 (
     .z               (net0109 ),
     .a               (net0120 ) );
bw_u1_nand2_1x I53 (
     .z               (net0120 ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 ),
     .b               ( ) );
bw_u1_nand2_1x I3 (
     .z               (net193 ),
     .a               (net0107 ),
     .b               (a ) );
bw_u1_nor2_2x I4 (
     .z               (net190 ),
     .a               (c ),
     .b               (b ) );
bw_u1_nand2_1x I9 (
     .z               (net198 ),
     .a               (b ),
     .b               (c ) );
bw_u1_nor2_1x I12 (
     .z               (net185 ),
     .a               (b ),
     .b               (a ) );
bw_u1_nor3_1x I13 (
     .z               (net181 ),
     .a               (c ),
     .b               (b ),
     .c               (a ) );
bw_u1_inv_1x I47 (
     .z               (net0106 ),
     .a               (a ) );
bw_u1_inv_1x I52 (
     .z               (net0109 ),
     .a               (net0120 ) );
bw_u1_nand2_1x I53 (
     .z               (net0120 ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 ) );
bw_u1_nand2_1x  (
     .z               (net193 ),
     .a               (net0107 ),
     .b               (a ) );
bw_u1_nor2_2x I4 (
     .z               (net190 ),
     .a               (c ),
     .b               (b ) );
bw_u1_nand2_1x I9 (
     .z               (net198 ),
     .a               (b ),
     .b               (c ) );
bw_u1_nor2_1x I12 (
     .z               (net185 ),
     .a               (b ),
     .b               (a ) );
bw_u1_nor3_1x I13 (
     .z               (net181 ),
     .a               (c ),
     .b               (b ),
     .c               (a ) );
bw_u1_inv_1x I47 (
     .z               (net0106 ),
     .a               (a ) );
bw_u1_inv_1x I52 (
     .z               (net0109 ),
     .a               (net0120 ) );
bw_u1_nand2_1x I53 (
     .z               (net0120 ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 (
     .z               ( ),
     .a               (net0107 ),
     .b               (a ) );
bw_u1_nor2_2x I4 (
     .z               (net190 ),
     .a               (c ),
     .b               (b ) );
bw_u1_nand2_1x I9 (
     .z               (net198 ),
     .a               (b ),
     .b               (c ) );
bw_u1_nor2_1x I12 (
     .z               (net185 ),
     .a               (b ),
     .b               (a ) );
bw_u1_nor3_1x I13 (
     .z               (net181 ),
     .a               (c ),
     .b               (b ),
     .c               (a ) );
bw_u1_inv_1x I47 (
     .z               (net0106 ),
     .a               (a ) );
bw_u1_inv_1x I52 (
     .z               (net0109 ),
     .a               (net0120 ) );
bw_u1_nand2_1x I53 (
     .z               (net0120 ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 ),
     .a               ( ),
     .b               (a ) );
bw_u1_nor2_2x I4 (
     .z               (net190 ),
     .a               (c ),
     .b               (b ) );
bw_u1_nand2_1x I9 (
     .z               (net198 ),
     .a               (b ),
     .b               (c ) );
bw_u1_nor2_1x I12 (
     .z               (net185 ),
     .a               (b ),
     .b               (a ) );
bw_u1_nor3_1x I13 (
     .z               (net181 ),
     .a               (c ),
     .b               (b ),
     .c               (a ) );
bw_u1_inv_1x I47 (
     .z               (net0106 ),
     .a               (a ) );
bw_u1_inv_1x I52 (
     .z               (net0109 ),
     .a               (net0120 ) );
bw_u1_nand2_1x I53 (
     .z               (net0120 ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 ),
     .b               ( ) );
bw_u1_nor2_2x I4 (
     .z               (net190 ),
     .a               (c ),
     .b               (b ) );
bw_u1_nand2_1x I9 (
     .z               (net198 ),
     .a               (b ),
     .b               (c ) );
bw_u1_nor2_1x I12 (
     .z               (net185 ),
     .a               (b ),
     .b               (a ) );
bw_u1_nor3_1x I13 (
     .z               (net181 ),
     .a               (c ),
     .b               (b ),
     .c               (a ) );
bw_u1_inv_1x I47 (
     .z               (net0106 ),
     .a               (a ) );
bw_u1_inv_1x I52 (
     .z               (net0109 ),
     .a               (net0120 ) );
bw_u1_nand2_1x I53 (
     .z               (net0120 ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 ) );
bw_u1_nor2_2x  (
     .z               (net190 ),
     .a               (c ),
     .b               (b ) );
bw_u1_nand2_1x I9 (
     .z               (net198 ),
     .a               (b ),
     .b               (c ) );
bw_u1_nor2_1x I12 (
     .z               (net185 ),
     .a               (b ),
     .b               (a ) );
bw_u1_nor3_1x I13 (
     .z               (net181 ),
     .a               (c ),
     .b               (b ),
     .c               (a ) );
bw_u1_inv_1x I47 (
     .z               (net0106 ),
     .a               (a ) );
bw_u1_inv_1x I52 (
     .z               (net0109 ),
     .a               (net0120 ) );
bw_u1_nand2_1x I53 (
     .z               (net0120 ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 (
     .z               ( ),
     .a               (c ),
     .b               (b ) );
bw_u1_nand2_1x I9 (
     .z               (net198 ),
     .a               (b ),
     .b               (c ) );
bw_u1_nor2_1x I12 (
     .z               (net185 ),
     .a               (b ),
     .b               (a ) );
bw_u1_nor3_1x I13 (
     .z               (net181 ),
     .a               (c ),
     .b               (b ),
     .c               (a ) );
bw_u1_inv_1x I47 (
     .z               (net0106 ),
     .a               (a ) );
bw_u1_inv_1x I52 (
     .z               (net0109 ),
     .a               (net0120 ) );
bw_u1_nand2_1x I53 (
     .z               (net0120 ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 ),
     .a               ( ),
     .b               (b ) );
bw_u1_nand2_1x I9 (
     .z               (net198 ),
     .a               (b ),
     .b               (c ) );
bw_u1_nor2_1x I12 (
     .z               (net185 ),
     .a               (b ),
     .b               (a ) );
bw_u1_nor3_1x I13 (
     .z               (net181 ),
     .a               (c ),
     .b               (b ),
     .c               (a ) );
bw_u1_inv_1x I47 (
     .z               (net0106 ),
     .a               (a ) );
bw_u1_inv_1x I52 (
     .z               (net0109 ),
     .a               (net0120 ) );
bw_u1_nand2_1x I53 (
     .z               (net0120 ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 ),
     .b               ( ) );
bw_u1_nand2_1x I9 (
     .z               (net198 ),
     .a               (b ),
     .b               (c ) );
bw_u1_nor2_1x I12 (
     .z               (net185 ),
     .a               (b ),
     .b               (a ) );
bw_u1_nor3_1x I13 (
     .z               (net181 ),
     .a               (c ),
     .b               (b ),
     .c               (a ) );
bw_u1_inv_1x I47 (
     .z               (net0106 ),
     .a               (a ) );
bw_u1_inv_1x I52 (
     .z               (net0109 ),
     .a               (net0120 ) );
bw_u1_nand2_1x I53 (
     .z               (net0120 ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 ) );
bw_u1_nand2_1x  (
     .z               (net198 ),
     .a               (b ),
     .b               (c ) );
bw_u1_nor2_1x I12 (
     .z               (net185 ),
     .a               (b ),
     .b               (a ) );
bw_u1_nor3_1x I13 (
     .z               (net181 ),
     .a               (c ),
     .b               (b ),
     .c               (a ) );
bw_u1_inv_1x I47 (
     .z               (net0106 ),
     .a               (a ) );
bw_u1_inv_1x I52 (
     .z               (net0109 ),
     .a               (net0120 ) );
bw_u1_nand2_1x I53 (
     .z               (net0120 ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 (
     .z               ( ),
     .a               (b ),
     .b               (c ) );
bw_u1_nor2_1x I12 (
     .z               (net185 ),
     .a               (b ),
     .b               (a ) );
bw_u1_nor3_1x I13 (
     .z               (net181 ),
     .a               (c ),
     .b               (b ),
     .c               (a ) );
bw_u1_inv_1x I47 (
     .z               (net0106 ),
     .a               (a ) );
bw_u1_inv_1x I52 (
     .z               (net0109 ),
     .a               (net0120 ) );
bw_u1_nand2_1x I53 (
     .z               (net0120 ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 ),
     .a               ( ),
     .b               (c ) );
bw_u1_nor2_1x I12 (
     .z               (net185 ),
     .a               (b ),
     .b               (a ) );
bw_u1_nor3_1x I13 (
     .z               (net181 ),
     .a               (c ),
     .b               (b ),
     .c               (a ) );
bw_u1_inv_1x I47 (
     .z               (net0106 ),
     .a               (a ) );
bw_u1_inv_1x I52 (
     .z               (net0109 ),
     .a               (net0120 ) );
bw_u1_nand2_1x I53 (
     .z               (net0120 ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 ),
     .b               ( ) );
bw_u1_nor2_1x I12 (
     .z               (net185 ),
     .a               (b ),
     .b               (a ) );
bw_u1_nor3_1x I13 (
     .z               (net181 ),
     .a               (c ),
     .b               (b ),
     .c               (a ) );
bw_u1_inv_1x I47 (
     .z               (net0106 ),
     .a               (a ) );
bw_u1_inv_1x I52 (
     .z               (net0109 ),
     .a               (net0120 ) );
bw_u1_nand2_1x I53 (
     .z               (net0120 ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 ) );
bw_u1_nor2_1x  (
     .z               (net185 ),
     .a               (b ),
     .b               (a ) );
bw_u1_nor3_1x I13 (
     .z               (net181 ),
     .a               (c ),
     .b               (b ),
     .c               (a ) );
bw_u1_inv_1x I47 (
     .z               (net0106 ),
     .a               (a ) );
bw_u1_inv_1x I52 (
     .z               (net0109 ),
     .a               (net0120 ) );
bw_u1_nand2_1x I53 (
     .z               (net0120 ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 (
     .z               ( ),
     .a               (b ),
     .b               (a ) );
bw_u1_nor3_1x I13 (
     .z               (net181 ),
     .a               (c ),
     .b               (b ),
     .c               (a ) );
bw_u1_inv_1x I47 (
     .z               (net0106 ),
     .a               (a ) );
bw_u1_inv_1x I52 (
     .z               (net0109 ),
     .a               (net0120 ) );
bw_u1_nand2_1x I53 (
     .z               (net0120 ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 ),
     .a               ( ),
     .b               (a ) );
bw_u1_nor3_1x I13 (
     .z               (net181 ),
     .a               (c ),
     .b               (b ),
     .c               (a ) );
bw_u1_inv_1x I47 (
     .z               (net0106 ),
     .a               (a ) );
bw_u1_inv_1x I52 (
     .z               (net0109 ),
     .a               (net0120 ) );
bw_u1_nand2_1x I53 (
     .z               (net0120 ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 ),
     .b               ( ) );
bw_u1_nor3_1x I13 (
     .z               (net181 ),
     .a               (c ),
     .b               (b ),
     .c               (a ) );
bw_u1_inv_1x I47 (
     .z               (net0106 ),
     .a               (a ) );
bw_u1_inv_1x I52 (
     .z               (net0109 ),
     .a               (net0120 ) );
bw_u1_nand2_1x I53 (
     .z               (net0120 ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 ) );
bw_u1_nor3_1x  (
     .z               (net181 ),
     .a               (c ),
     .b               (b ),
     .c               (a ) );
bw_u1_inv_1x I47 (
     .z               (net0106 ),
     .a               (a ) );
bw_u1_inv_1x I52 (
     .z               (net0109 ),
     .a               (net0120 ) );
bw_u1_nand2_1x I53 (
     .z               (net0120 ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 (
     .z               ( ),
     .a               (c ),
     .b               (b ),
     .c               (a ) );
bw_u1_inv_1x I47 (
     .z               (net0106 ),
     .a               (a ) );
bw_u1_inv_1x I52 (
     .z               (net0109 ),
     .a               (net0120 ) );
bw_u1_nand2_1x I53 (
     .z               (net0120 ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 ),
     .a               ( ),
     .b               (b ),
     .c               (a ) );
bw_u1_inv_1x I47 (
     .z               (net0106 ),
     .a               (a ) );
bw_u1_inv_1x I52 (
     .z               (net0109 ),
     .a               (net0120 ) );
bw_u1_nand2_1x I53 (
     .z               (net0120 ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 ),
     .b               ( ),
     .c               (a ) );
bw_u1_inv_1x I47 (
     .z               (net0106 ),
     .a               (a ) );
bw_u1_inv_1x I52 (
     .z               (net0109 ),
     .a               (net0120 ) );
bw_u1_nand2_1x I53 (
     .z               (net0120 ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 ),
     .c               ( ) );
bw_u1_inv_1x I47 (
     .z               (net0106 ),
     .a               (a ) );
bw_u1_inv_1x I52 (
     .z               (net0109 ),
     .a               (net0120 ) );
bw_u1_nand2_1x I53 (
     .z               (net0120 ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 ) );
bw_u1_inv_1x  (
     .z               (net0106 ),
     .a               (a ) );
bw_u1_inv_1x I52 (
     .z               (net0109 ),
     .a               (net0120 ) );
bw_u1_nand2_1x I53 (
     .z               (net0120 ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 (
     .z               ( ),
     .a               (a ) );
bw_u1_inv_1x I52 (
     .z               (net0109 ),
     .a               (net0120 ) );
bw_u1_nand2_1x I53 (
     .z               (net0120 ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 ),
     .a               ( ) );
bw_u1_inv_1x I52 (
     .z               (net0109 ),
     .a               (net0120 ) );
bw_u1_nand2_1x I53 (
     .z               (net0120 ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 ) );
bw_u1_inv_1x  (
     .z               (net0109 ),
     .a               (net0120 ) );
bw_u1_nand2_1x I53 (
     .z               (net0120 ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 (
     .z               ( ),
     .a               (net0120 ) );
bw_u1_nand2_1x I53 (
     .z               (net0120 ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 ),
     .a               ( ) );
bw_u1_nand2_1x I53 (
     .z               (net0120 ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 ) );
bw_u1_nand2_1x  (
     .z               (net0120 ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 (
     .z               ( ),
     .a               (net0106 ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 ),
     .a               ( ),
     .b               (net198 ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 ),
     .b               ( ) );
bw_u1_inv_1x I54 (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 ) );
bw_u1_inv_1x  (
     .z               (net0107 ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 (
     .z               ( ),
     .a               (net190 ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 ),
     .a               ( ) );
bw_io_ddr_vref_logic_high x0 (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 ) );
bw_io_ddr_vref_logic_high  (
     .in              ({net202 ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 (
     .in              ({ ,net196 ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 , ,net193 ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 , ,net0106 ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 , ,net0109 ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 , ,net185
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 ,
             ,net181 } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule

             , } ),
     .vrefcode        ({vrefcode } ),
     .vdd18           (vdd18 ) );
endmodule
 } ),
     .vrefcode        ({ } ),
     .vdd18           (vdd18 ) );
endmodule
 } ),
     .vdd18           ( ) );
endmodule
 ) );
endmodule
