[2025-09-17 02:32:12] START suite=qualcomm_srv trace=srv778_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv778_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2821742 heartbeat IPC: 3.544 cumulative IPC: 3.544 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5448740 cumulative IPC: 3.671 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5448740 cumulative IPC: 3.671 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5448741 heartbeat IPC: 3.807 cumulative IPC: 5 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 11084825 heartbeat IPC: 1.774 cumulative IPC: 1.774 (Simulation time: 00 hr 02 min 16 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 16651616 heartbeat IPC: 1.796 cumulative IPC: 1.785 (Simulation time: 00 hr 03 min 12 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 22219580 heartbeat IPC: 1.796 cumulative IPC: 1.789 (Simulation time: 00 hr 04 min 08 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 27767142 heartbeat IPC: 1.803 cumulative IPC: 1.792 (Simulation time: 00 hr 05 min 05 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 33283313 heartbeat IPC: 1.813 cumulative IPC: 1.796 (Simulation time: 00 hr 06 min 03 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 38827338 heartbeat IPC: 1.804 cumulative IPC: 1.798 (Simulation time: 00 hr 07 min 01 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 44346525 heartbeat IPC: 1.812 cumulative IPC: 1.8 (Simulation time: 00 hr 07 min 59 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 49842870 heartbeat IPC: 1.819 cumulative IPC: 1.802 (Simulation time: 00 hr 08 min 56 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv778_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000018 cycles: 55368163 heartbeat IPC: 1.81 cumulative IPC: 1.803 (Simulation time: 00 hr 09 min 49 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 55469269 cumulative IPC: 1.803 (Simulation time: 00 hr 10 min 44 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 55469269 cumulative IPC: 1.803 (Simulation time: 00 hr 10 min 44 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv778_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.803 instructions: 100000004 cycles: 55469269
CPU 0 Branch Prediction Accuracy: 96.98% MPKI: 5.187 Average ROB Occupancy at Mispredict: 72.31
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00025
BRANCH_INDIRECT: 0.06065
BRANCH_CONDITIONAL: 4.8
BRANCH_DIRECT_CALL: 0.00086
BRANCH_INDIRECT_CALL: 0.3034
BRANCH_RETURN: 0.02191


====Backend Stall Breakdown====
ROB_STALL: 453712
LQ_STALL: 0
SQ_STALL: 61880


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 147.791
REPLAY_LOAD: 50.589622
NON_REPLAY_LOAD: 22.252281

== Total ==
ADDR_TRANS: 45963
REPLAY_LOAD: 32175
NON_REPLAY_LOAD: 375574

== Counts ==
ADDR_TRANS: 311
REPLAY_LOAD: 636
NON_REPLAY_LOAD: 16878

cpu0->cpu0_STLB TOTAL        ACCESS:    2207581 HIT:    2196614 MISS:      10967 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2207581 HIT:    2196614 MISS:      10967 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 260.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9030900 HIT:    8671846 MISS:     359054 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    8449323 HIT:    8164459 MISS:     284864 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     108060 HIT:      57368 MISS:      50692 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     449234 HIT:     447655 MISS:       1579 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      24283 HIT:       2364 MISS:      21919 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 40.51 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   17276356 HIT:    6350735 MISS:   10925621 MSHR_MERGE:    3215453
cpu0->cpu0_L1I LOAD         ACCESS:   17276356 HIT:    6350735 MISS:   10925621 MSHR_MERGE:    3215453
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.31 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26855327 HIT:   25374495 MISS:    1480832 MSHR_MERGE:     609332
cpu0->cpu0_L1D LOAD         ACCESS:   14630445 HIT:   13473045 MISS:    1157400 MSHR_MERGE:     418243
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12199079 HIT:   11900676 MISS:     298403 MSHR_MERGE:     190343
cpu0->cpu0_L1D TRANSLATION  ACCESS:      25803 HIT:        774 MISS:      25029 MSHR_MERGE:        746
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 27.98 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13907224 HIT:   11202451 MISS:    2704773 MSHR_MERGE:    1496444
cpu0->cpu0_ITLB LOAD         ACCESS:   13907224 HIT:   11202451 MISS:    2704773 MSHR_MERGE:    1496444
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.029 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25114164 HIT:   23573525 MISS:    1540639 MSHR_MERGE:     541388
cpu0->cpu0_DTLB LOAD         ACCESS:   25114164 HIT:   23573525 MISS:    1540639 MSHR_MERGE:     541388
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.805 cycles
cpu0->LLC TOTAL        ACCESS:     555569 HIT:     501975 MISS:      53594 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     284864 HIT:     254809 MISS:      30055 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      50692 HIT:      39429 MISS:      11263 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     198094 HIT:     197613 MISS:        481 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      21919 HIT:      10124 MISS:      11795 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 85.67 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1010
  ROW_BUFFER_MISS:      52091
  AVG DBUS CONGESTED CYCLE: 5.055
Channel 0 WQ ROW_BUFFER_HIT:        961
  ROW_BUFFER_MISS:      13636
  FULL:          0
Channel 0 REFRESHES ISSUED:       4622

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1036491       157876        72743        12544
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          177          451          436
  STLB miss resolved @ L2C                0           96          257          987         2552
  STLB miss resolved @ LLC                0           97          729         2945         7796
  STLB miss resolved @ MEM                0            0          817         5519        10754

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             255548        41078      1791228         8012           72
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           99           69            7
  STLB miss resolved @ L2C                0           77          138          101            5
  STLB miss resolved @ LLC                0           18          174          147           19
  STLB miss resolved @ MEM                0            3           17           41           46
[2025-09-17 02:42:57] END   suite=qualcomm_srv trace=srv778_ap (rc=0)
