

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Mon Aug 10 14:23:08 2015

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        dct_prj
* Solution:       solution6
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      8.93|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  407|  407|   70|   70| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: row_outbuf_i [1/1] 2.33ns
codeRepl:3  %row_outbuf_i = alloca [64 x i16], align 2

ST_1: col_outbuf_i [1/1] 2.33ns
codeRepl:4  %col_outbuf_i = alloca [64 x i16], align 2

ST_1: col_inbuf_0 [1/1] 2.39ns
codeRepl:5  %col_inbuf_0 = alloca [8 x i16], align 2

ST_1: col_inbuf_1 [1/1] 2.39ns
codeRepl:6  %col_inbuf_1 = alloca [8 x i16], align 2

ST_1: col_inbuf_2 [1/1] 2.39ns
codeRepl:7  %col_inbuf_2 = alloca [8 x i16], align 2

ST_1: col_inbuf_3 [1/1] 2.39ns
codeRepl:8  %col_inbuf_3 = alloca [8 x i16], align 2

ST_1: col_inbuf_4 [1/1] 2.39ns
codeRepl:9  %col_inbuf_4 = alloca [8 x i16], align 2

ST_1: col_inbuf_5 [1/1] 2.39ns
codeRepl:10  %col_inbuf_5 = alloca [8 x i16], align 2

ST_1: col_inbuf_6 [1/1] 2.39ns
codeRepl:11  %col_inbuf_6 = alloca [8 x i16], align 2

ST_1: col_inbuf_7 [1/1] 2.39ns
codeRepl:12  %col_inbuf_7 = alloca [8 x i16], align 2

ST_1: buf_2d_in_0 [1/1] 2.39ns
codeRepl:14  %buf_2d_in_0 = alloca [8 x i16], align 2

ST_1: buf_2d_in_1 [1/1] 2.39ns
codeRepl:15  %buf_2d_in_1 = alloca [8 x i16], align 2

ST_1: buf_2d_in_2 [1/1] 2.39ns
codeRepl:16  %buf_2d_in_2 = alloca [8 x i16], align 2

ST_1: buf_2d_in_3 [1/1] 2.39ns
codeRepl:17  %buf_2d_in_3 = alloca [8 x i16], align 2

ST_1: buf_2d_in_4 [1/1] 2.39ns
codeRepl:18  %buf_2d_in_4 = alloca [8 x i16], align 2

ST_1: buf_2d_in_5 [1/1] 2.39ns
codeRepl:19  %buf_2d_in_5 = alloca [8 x i16], align 2

ST_1: buf_2d_in_6 [1/1] 2.39ns
codeRepl:20  %buf_2d_in_6 = alloca [8 x i16], align 2

ST_1: buf_2d_in_7 [1/1] 2.39ns
codeRepl:21  %buf_2d_in_7 = alloca [8 x i16], align 2

ST_1: buf_2d_out [1/1] 2.33ns
codeRepl:22  %buf_2d_out = alloca [64 x i16], align 2

ST_1: stg_32 [2/2] 0.00ns
codeRepl:23  call fastcc void @dct_read_data([64 x i16]* %input_r, [8 x i16]* %buf_2d_in_0, [8 x i16]* %buf_2d_in_1, [8 x i16]* %buf_2d_in_2, [8 x i16]* %buf_2d_in_3, [8 x i16]* %buf_2d_in_4, [8 x i16]* %buf_2d_in_5, [8 x i16]* %buf_2d_in_6, [8 x i16]* %buf_2d_in_7) nounwind


 <State 2>: 0.00ns
ST_2: stg_33 [1/2] 0.00ns
codeRepl:23  call fastcc void @dct_read_data([64 x i16]* %input_r, [8 x i16]* %buf_2d_in_0, [8 x i16]* %buf_2d_in_1, [8 x i16]* %buf_2d_in_2, [8 x i16]* %buf_2d_in_3, [8 x i16]* %buf_2d_in_4, [8 x i16]* %buf_2d_in_5, [8 x i16]* %buf_2d_in_6, [8 x i16]* %buf_2d_in_7) nounwind


 <State 3>: 0.00ns
ST_3: stg_34 [2/2] 0.00ns
codeRepl:24  call fastcc void @dct_Loop_Row_DCT_Loop_proc([8 x i16]* nocapture %buf_2d_in_0, [8 x i16]* nocapture %buf_2d_in_1, [8 x i16]* nocapture %buf_2d_in_2, [8 x i16]* nocapture %buf_2d_in_3, [8 x i16]* nocapture %buf_2d_in_4, [8 x i16]* nocapture %buf_2d_in_5, [8 x i16]* nocapture %buf_2d_in_6, [8 x i16]* nocapture %buf_2d_in_7, [64 x i16]* nocapture %row_outbuf_i) nounwind


 <State 4>: 0.00ns
ST_4: stg_35 [1/2] 0.00ns
codeRepl:24  call fastcc void @dct_Loop_Row_DCT_Loop_proc([8 x i16]* nocapture %buf_2d_in_0, [8 x i16]* nocapture %buf_2d_in_1, [8 x i16]* nocapture %buf_2d_in_2, [8 x i16]* nocapture %buf_2d_in_3, [8 x i16]* nocapture %buf_2d_in_4, [8 x i16]* nocapture %buf_2d_in_5, [8 x i16]* nocapture %buf_2d_in_6, [8 x i16]* nocapture %buf_2d_in_7, [64 x i16]* nocapture %row_outbuf_i) nounwind


 <State 5>: 0.00ns
ST_5: stg_36 [2/2] 0.00ns
codeRepl:25  call fastcc void @dct_Loop_Xpose_Row_Outer_Loop_proc([64 x i16]* nocapture %row_outbuf_i, [8 x i16]* nocapture %col_inbuf_0, [8 x i16]* nocapture %col_inbuf_1, [8 x i16]* nocapture %col_inbuf_2, [8 x i16]* nocapture %col_inbuf_3, [8 x i16]* nocapture %col_inbuf_4, [8 x i16]* nocapture %col_inbuf_5, [8 x i16]* nocapture %col_inbuf_6, [8 x i16]* nocapture %col_inbuf_7) nounwind


 <State 6>: 0.00ns
ST_6: stg_37 [1/2] 0.00ns
codeRepl:25  call fastcc void @dct_Loop_Xpose_Row_Outer_Loop_proc([64 x i16]* nocapture %row_outbuf_i, [8 x i16]* nocapture %col_inbuf_0, [8 x i16]* nocapture %col_inbuf_1, [8 x i16]* nocapture %col_inbuf_2, [8 x i16]* nocapture %col_inbuf_3, [8 x i16]* nocapture %col_inbuf_4, [8 x i16]* nocapture %col_inbuf_5, [8 x i16]* nocapture %col_inbuf_6, [8 x i16]* nocapture %col_inbuf_7) nounwind


 <State 7>: 0.00ns
ST_7: stg_38 [2/2] 0.00ns
codeRepl:26  call fastcc void @dct_Loop_Col_DCT_Loop_proc([8 x i16]* nocapture %col_inbuf_0, [8 x i16]* nocapture %col_inbuf_1, [8 x i16]* nocapture %col_inbuf_2, [8 x i16]* nocapture %col_inbuf_3, [8 x i16]* nocapture %col_inbuf_4, [8 x i16]* nocapture %col_inbuf_5, [8 x i16]* nocapture %col_inbuf_6, [8 x i16]* nocapture %col_inbuf_7, [64 x i16]* nocapture %col_outbuf_i) nounwind


 <State 8>: 0.00ns
ST_8: stg_39 [1/2] 0.00ns
codeRepl:26  call fastcc void @dct_Loop_Col_DCT_Loop_proc([8 x i16]* nocapture %col_inbuf_0, [8 x i16]* nocapture %col_inbuf_1, [8 x i16]* nocapture %col_inbuf_2, [8 x i16]* nocapture %col_inbuf_3, [8 x i16]* nocapture %col_inbuf_4, [8 x i16]* nocapture %col_inbuf_5, [8 x i16]* nocapture %col_inbuf_6, [8 x i16]* nocapture %col_inbuf_7, [64 x i16]* nocapture %col_outbuf_i) nounwind


 <State 9>: 0.00ns
ST_9: stg_40 [2/2] 0.00ns
codeRepl:27  call fastcc void @dct_Loop_Xpose_Col_Outer_Loop_proc([64 x i16]* nocapture %col_outbuf_i, [64 x i16]* nocapture %buf_2d_out) nounwind


 <State 10>: 0.00ns
ST_10: stg_41 [1/2] 0.00ns
codeRepl:27  call fastcc void @dct_Loop_Xpose_Col_Outer_Loop_proc([64 x i16]* nocapture %col_outbuf_i, [64 x i16]* nocapture %buf_2d_out) nounwind


 <State 11>: 0.00ns
ST_11: stg_42 [2/2] 0.00ns
codeRepl:28  call fastcc void @dct_write_data([64 x i16]* nocapture %buf_2d_out, [64 x i16]* nocapture %output_r) nounwind


 <State 12>: 0.00ns
ST_12: stg_43 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1) nounwind

ST_12: stg_44 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %input_r) nounwind, !map !7

ST_12: stg_45 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %output_r) nounwind, !map !13

ST_12: stg_46 [1/1] 0.00ns
codeRepl:13  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dct_str) nounwind

ST_12: stg_47 [1/2] 0.00ns
codeRepl:28  call fastcc void @dct_write_data([64 x i16]* nocapture %buf_2d_out, [64 x i16]* nocapture %output_r) nounwind

ST_12: stg_48 [1/1] 0.00ns
codeRepl:29  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x353f82b0a0; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x353f82c7b0; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x353f82be20; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x353f82cb10; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x353f82b400; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x353f82b5b0; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x353f82b880; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x353f82b910; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x353f82ba30; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x353f82bac0; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
row_outbuf_i (alloca              ) [ 0011111000000]
col_outbuf_i (alloca              ) [ 0011111111100]
col_inbuf_0  (alloca              ) [ 0011111110000]
col_inbuf_1  (alloca              ) [ 0011111110000]
col_inbuf_2  (alloca              ) [ 0011111110000]
col_inbuf_3  (alloca              ) [ 0011111110000]
col_inbuf_4  (alloca              ) [ 0011111110000]
col_inbuf_5  (alloca              ) [ 0011111110000]
col_inbuf_6  (alloca              ) [ 0011111110000]
col_inbuf_7  (alloca              ) [ 0011111110000]
buf_2d_in_0  (alloca              ) [ 0011100000000]
buf_2d_in_1  (alloca              ) [ 0011100000000]
buf_2d_in_2  (alloca              ) [ 0011100000000]
buf_2d_in_3  (alloca              ) [ 0011100000000]
buf_2d_in_4  (alloca              ) [ 0011100000000]
buf_2d_in_5  (alloca              ) [ 0011100000000]
buf_2d_in_6  (alloca              ) [ 0011100000000]
buf_2d_in_7  (alloca              ) [ 0011100000000]
buf_2d_out   (alloca              ) [ 0011111111111]
stg_33       (call                ) [ 0000000000000]
stg_35       (call                ) [ 0000000000000]
stg_37       (call                ) [ 0000000000000]
stg_39       (call                ) [ 0000000000000]
stg_41       (call                ) [ 0000000000000]
stg_43       (specdataflowpipeline) [ 0000000000000]
stg_44       (specbitsmap         ) [ 0000000000000]
stg_45       (specbitsmap         ) [ 0000000000000]
stg_46       (spectopmodule       ) [ 0000000000000]
stg_47       (call                ) [ 0000000000000]
stg_48       (ret                 ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dct_coeff_table_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dct_coeff_table_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dct_coeff_table_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dct_coeff_table_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dct_coeff_table_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dct_coeff_table_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dct_coeff_table_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dct_coeff_table_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_read_data"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_Loop_Row_DCT_Loop_proc"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_Loop_Xpose_Row_Outer_Loop_proc"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_Loop_Col_DCT_Loop_proc"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_Loop_Xpose_Col_Outer_Loop_proc"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_write_data"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="row_outbuf_i_alloca_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_outbuf_i/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="col_outbuf_i_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_outbuf_i/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="col_inbuf_0_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_0/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="col_inbuf_1_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="col_inbuf_2_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_2/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="col_inbuf_3_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_3/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="col_inbuf_4_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_4/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="col_inbuf_5_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_5/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="col_inbuf_6_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_6/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="col_inbuf_7_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_7/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="buf_2d_in_0_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_0/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="buf_2d_in_1_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="buf_2d_in_2_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_2/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="buf_2d_in_3_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_3/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="buf_2d_in_4_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_4/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="buf_2d_in_5_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_5/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="buf_2d_in_6_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_6/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="buf_2d_in_7_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_7/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="buf_2d_out_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_out/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_dct_Loop_Row_DCT_Loop_proc_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="126" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="127" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="128" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="129" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="130" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="131" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="132" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="133" dir="0" index="10" bw="14" slack="0"/>
<pin id="134" dir="0" index="11" bw="15" slack="0"/>
<pin id="135" dir="0" index="12" bw="15" slack="0"/>
<pin id="136" dir="0" index="13" bw="15" slack="0"/>
<pin id="137" dir="0" index="14" bw="15" slack="0"/>
<pin id="138" dir="0" index="15" bw="15" slack="0"/>
<pin id="139" dir="0" index="16" bw="15" slack="0"/>
<pin id="140" dir="0" index="17" bw="15" slack="0"/>
<pin id="141" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_34/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_dct_Loop_Col_DCT_Loop_proc_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="155" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="156" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="157" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="158" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="159" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="160" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="161" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="162" dir="0" index="10" bw="14" slack="0"/>
<pin id="163" dir="0" index="11" bw="15" slack="0"/>
<pin id="164" dir="0" index="12" bw="15" slack="0"/>
<pin id="165" dir="0" index="13" bw="15" slack="0"/>
<pin id="166" dir="0" index="14" bw="15" slack="0"/>
<pin id="167" dir="0" index="15" bw="15" slack="0"/>
<pin id="168" dir="0" index="16" bw="15" slack="0"/>
<pin id="169" dir="0" index="17" bw="15" slack="0"/>
<pin id="170" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_38/7 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_dct_write_data_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="16" slack="0"/>
<pin id="184" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_42/11 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_dct_Loop_Xpose_Col_Outer_Loop_proc_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="0" slack="0"/>
<pin id="189" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_40/9 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_dct_Loop_Xpose_Row_Outer_Loop_proc_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="0" slack="0"/>
<pin id="195" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="197" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="198" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="199" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="200" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="201" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="202" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="203" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="204" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_36/5 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_dct_read_data_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="0" slack="0"/>
<pin id="208" dir="0" index="1" bw="16" slack="0"/>
<pin id="209" dir="0" index="2" bw="16" slack="0"/>
<pin id="210" dir="0" index="3" bw="16" slack="0"/>
<pin id="211" dir="0" index="4" bw="16" slack="0"/>
<pin id="212" dir="0" index="5" bw="16" slack="0"/>
<pin id="213" dir="0" index="6" bw="16" slack="0"/>
<pin id="214" dir="0" index="7" bw="16" slack="0"/>
<pin id="215" dir="0" index="8" bw="16" slack="0"/>
<pin id="216" dir="0" index="9" bw="16" slack="0"/>
<pin id="217" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_32/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="20" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="20" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="20" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="20" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="20" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="122" pin=10"/></net>

<net id="144"><net_src comp="6" pin="0"/><net_sink comp="122" pin=11"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="122" pin=12"/></net>

<net id="146"><net_src comp="10" pin="0"/><net_sink comp="122" pin=13"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="122" pin=14"/></net>

<net id="148"><net_src comp="14" pin="0"/><net_sink comp="122" pin=15"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="122" pin=16"/></net>

<net id="150"><net_src comp="18" pin="0"/><net_sink comp="122" pin=17"/></net>

<net id="171"><net_src comp="28" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="172"><net_src comp="4" pin="0"/><net_sink comp="151" pin=10"/></net>

<net id="173"><net_src comp="6" pin="0"/><net_sink comp="151" pin=11"/></net>

<net id="174"><net_src comp="8" pin="0"/><net_sink comp="151" pin=12"/></net>

<net id="175"><net_src comp="10" pin="0"/><net_sink comp="151" pin=13"/></net>

<net id="176"><net_src comp="12" pin="0"/><net_sink comp="151" pin=14"/></net>

<net id="177"><net_src comp="14" pin="0"/><net_sink comp="151" pin=15"/></net>

<net id="178"><net_src comp="16" pin="0"/><net_sink comp="151" pin=16"/></net>

<net id="179"><net_src comp="18" pin="0"/><net_sink comp="151" pin=17"/></net>

<net id="185"><net_src comp="32" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="2" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="192"><net_src comp="30" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="205"><net_src comp="26" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="218"><net_src comp="22" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="219"><net_src comp="0" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="220"><net_src comp="86" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="221"><net_src comp="90" pin="1"/><net_sink comp="206" pin=3"/></net>

<net id="222"><net_src comp="94" pin="1"/><net_sink comp="206" pin=4"/></net>

<net id="223"><net_src comp="98" pin="1"/><net_sink comp="206" pin=5"/></net>

<net id="224"><net_src comp="102" pin="1"/><net_sink comp="206" pin=6"/></net>

<net id="225"><net_src comp="106" pin="1"/><net_sink comp="206" pin=7"/></net>

<net id="226"><net_src comp="110" pin="1"/><net_sink comp="206" pin=8"/></net>

<net id="227"><net_src comp="114" pin="1"/><net_sink comp="206" pin=9"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
		stg_32 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit                |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |     grp_dct_Loop_Row_DCT_Loop_proc_fu_122     |    8    |   21.7  |   462   |   205   |
|          |     grp_dct_Loop_Col_DCT_Loop_proc_fu_151     |    8    |   21.7  |   462   |   205   |
|   call   |           grp_dct_write_data_fu_180           |    0    |  1.085  |    43   |    47   |
|          | grp_dct_Loop_Xpose_Col_Outer_Loop_proc_fu_187 |    0    |  1.085  |    41   |    48   |
|          | grp_dct_Loop_Xpose_Row_Outer_Loop_proc_fu_193 |    0    |  1.085  |    40   |    41   |
|          |            grp_dct_read_data_fu_206           |    0    |  1.085  |    40   |    40   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                               |    16   |  47.74  |   1088  |   586   |
|----------|-----------------------------------------------|---------|---------|---------|---------|

Memories:
+-----------------+--------+--------+--------+
|                 |  BRAM  |   FF   |   LUT  |
+-----------------+--------+--------+--------+
|   buf_2d_in_0   |    0   |   64   |    4   |
|   buf_2d_in_1   |    0   |   64   |    4   |
|   buf_2d_in_2   |    0   |   64   |    4   |
|   buf_2d_in_3   |    0   |   64   |    4   |
|   buf_2d_in_4   |    0   |   64   |    4   |
|   buf_2d_in_5   |    0   |   64   |    4   |
|   buf_2d_in_6   |    0   |   64   |    4   |
|   buf_2d_in_7   |    0   |   64   |    4   |
|    buf_2d_out   |    2   |    0   |    0   |
|   col_inbuf_0   |    0   |   64   |    4   |
|   col_inbuf_1   |    0   |   64   |    4   |
|   col_inbuf_2   |    0   |   64   |    4   |
|   col_inbuf_3   |    0   |   64   |    4   |
|   col_inbuf_4   |    0   |   64   |    4   |
|   col_inbuf_5   |    0   |   64   |    4   |
|   col_inbuf_6   |    0   |   64   |    4   |
|   col_inbuf_7   |    0   |   64   |    4   |
|   col_outbuf_i  |    2   |    0   |    0   |
|dct_coeff_table_0|    0   |   28   |    4   |
|dct_coeff_table_1|    0   |   30   |    4   |
|dct_coeff_table_2|    0   |   30   |    4   |
|dct_coeff_table_3|    0   |   30   |    4   |
|dct_coeff_table_4|    0   |   30   |    4   |
|dct_coeff_table_5|    0   |   30   |    4   |
|dct_coeff_table_6|    0   |   30   |    4   |
|dct_coeff_table_7|    0   |   30   |    4   |
|   row_outbuf_i  |    2   |    0   |    0   |
+-----------------+--------+--------+--------+
|      Total      |    6   |  1262  |   96   |
+-----------------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   16   |   47   |  1088  |   586  |
|   Memory  |    6   |    -   |    -   |  1262  |   96   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    6   |   16   |   47   |  2350  |   682  |
+-----------+--------+--------+--------+--------+--------+
