Vivado Simulator 2012.4
Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/14.4/ISE_DS/PlanAhead/bin/unwrapped/win64.o/xelab.exe --incremental --debug typical --O2 --relax --mt auto --maxdelay -L work -L simprims_ver -L secureip --snapshot finit_avt_finit_avt_tb_time_impl --prj D:/lab_made/lab_3_of_4/lab_3_of_4.sim/sim_1/impl/timing/finit_avt_finit_avt_tb.prj work.finit_avt_finit_avt_tb work.glbl 
Determining compilation order of HDL files
INFO: [VRFC 10-165] Analyzing Verilog file "D:/lab_made/lab_3_of_4/lab_3_of_4.sim/sim_1/impl/timing/finit_avt_finit_avt_tb_time_impl.v" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "D:/lab_made/lab_3_of_4/lab_3_of_4.srcs/sim_1/new/sim_addr_sel.vhd" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module work.glbl
Compiling module simprims_ver.VCC
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2(INIT=4'b1000)
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.LUT3(INIT=8'b01110)
Compiling module simprims_ver.LUT2(INIT=4'b010)
Compiling module simprims_ver.ffsrce_fdce
Compiling module simprims_ver.FDCE
Compiling module simprims_ver.LUT4(INIT=16'b01001100110)
Compiling module simprims_ver.LUT4(INIT=16'b01101010)
Compiling module simprims_ver.LUT4(INIT=16'b010000000000100)
Compiling module work.fin_avt
Compiling architecture behavioral of entity work.finit_avt_finit_avt_tb
Built simulation snapshot finit_avt_finit_avt_tb_time_impl
