// Seed: 2273434378
module module_0;
  assign id_1 = 1;
  assign id_1 = 1;
  assign module_2.id_6 = 0;
  wire id_2;
  assign id_1 = id_1;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input  tri   id_0,
    input  wire  id_1,
    output wand  id_2,
    input  tri0  id_3,
    output wand  id_4,
    output tri1  id_5,
    output uwire id_6,
    output wor   id_7,
    output uwire id_8
);
  initial id_2 = 1;
  module_0 modCall_1 ();
  wire id_10;
  tri0 id_11;
  assign id_4 = id_11;
endmodule
module module_2 (
    input tri1 id_0,
    input supply1 id_1,
    output tri1 id_2,
    input wor id_3,
    input tri id_4,
    input tri1 id_5,
    input supply0 id_6,
    output wand id_7
);
  assign id_7 = id_3;
  always if (1) id_2 = 1;
  module_0 modCall_1 ();
endmodule
