# Tiny Tapeout project information
project:
  title:        "Clear FPGA ASIC adaptation"      # Project title
  author:       "Nurbol Bizhigit"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "This is a Efabless Clear FPGA adaption for the TinyTapeout project"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_user_project_wrapper"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "rtl/uprj_netlists.v"
    - "rtl/user_defines.v"
    - "rtl/user_project_wrapper.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Map logical names to user interface pins according to Clear FPGA mapping
  ui[0]: "irq" # IRQ
  ui[1]: "fpga_sc_head" # FPGA SC head
  ui[2]: "fpga_reset" # FPGA reset
  ui[3]: "fpga_clk"      # FPGA clock
  ui[4]: "hk_sck" # HK SCK
  ui[5]: "hk_csb" # HK CSB  
  ui[6]: "hk_sdi" # HK SDI
  ui[7]: "uart_rx" # UART RX

  uo[0]: "hk_sdo" # HK SDO
  uo[1]: "fpga_sc_tail" # FPGA SC tail
  uo[2]: "fpga_prog_reset" # FPGA prog reset 
  uo[3]: "fpga_ccff_tail" # FPGA CCFF tail
  uo[4]: "fpga_test_enable" # FPGA test enable
  uo[5]: "uart_tx" # UART TX
  uo[6]: "fpga_io_16"
  uo[7]: "fpga_io_17"

  uio[0]: "fpga_ccff_head" # FPGA CCFF head
  uio[1]: "fpga_clk_sel"  # FPGA clock select
  uio[2]: "fpga_prog_clk" # FPGA prog clock
  uio[3]: "fpga_test_enable" # FPGA test enable
  uio[4]: "fpga_io_13"     # FPGA IO pin
  uio[5]: "fpga_io_14"     # FPGA IO pin 
  uio[6]: "fpga_io_15"     # FPGA IO pin
  uio[7]: "fpga_io_16"     # FPGA IO pin

# Do not change!
yaml_version: 6
