(Fetch
 ((clock 0) (clear 0) (uart ((write_done 0) (read_data 0) (read_done 0))))
 ((error 0) (uart ((write_data 65) (write_ready 1) (read_ready 1))))
 ((alu$binary_variant Invalid) (alu$immediate 0x0) (alu$jump 0x0)
  (alu$jump_target 0x4000) (alu$pc 0x4000) (alu$rd 0x0) (alu$rs1 0x0)
  (alu$rs2 0x0) (alu$store 0x0) (register_file 0x0) (register_file$clock 0x0)
  (register_file$load 0x0) (register_file$read_address1 0x0)
  (register_file$read_address2 0x0) (register_file$rs1 0x0)
  (register_file$rs2 0x0) (register_file$store 0x0)
  (register_file$write_address 0x0) (register_file$write_data 0x0)
  (register_file$write_enable 0x0) (state Fetch)))
(Decode
 ((clock 0) (clear 0) (uart ((write_done 0) (read_data 0) (read_done 0))))
 ((error 0) (uart ((write_data 65) (write_ready 1) (read_ready 1))))
 ((alu$binary_variant Invalid) (alu$immediate 0x0) (alu$jump 0x0)
  (alu$jump_target 0x4000) (alu$pc 0x4000) (alu$rd 0x0) (alu$rs1 0x0)
  (alu$rs2 0x0) (alu$store 0x0) (register_file 0x0) (register_file$clock 0x0)
  (register_file$load 0x0) (register_file$read_address1 0x0)
  (register_file$read_address2 0x0) (register_file$rs1 0x0)
  (register_file$rs2 0x0) (register_file$store 0x0)
  (register_file$write_address 0x0) (register_file$write_data 0x0)
  (register_file$write_enable 0x0) (state Decode)))
(Load_regs
 ((clock 0) (clear 0) (uart ((write_done 0) (read_data 0) (read_done 0))))
 ((error 0) (uart ((write_data 65) (write_ready 1) (read_ready 1))))
 ((alu$binary_variant Addi) (alu$immediate 0x1) (alu$jump 0x0)
  (alu$jump_target 0x4001) (alu$pc 0x4000) (alu$rd 0x1) (alu$rs1 0x0)
  (alu$rs2 0x0) (alu$store 0x1) (register_file 0x0) (register_file$clock 0x0)
  (register_file$load 0x1) (register_file$read_address1 0x0)
  (register_file$read_address2 0x1) (register_file$rs1 0x0)
  (register_file$rs2 0x0) (register_file$store 0x0)
  (register_file$write_address 0x0) (register_file$write_data 0x0)
  (register_file$write_enable 0x0) (state Load_regs)))
(Execute
 ((clock 0) (clear 0) (uart ((write_done 0) (read_data 0) (read_done 0))))
 ((error 0) (uart ((write_data 65) (write_ready 1) (read_ready 1))))
 ((alu$binary_variant Addi) (alu$immediate 0x1) (alu$jump 0x0)
  (alu$jump_target 0x4001) (alu$pc 0x4000) (alu$rd 0x1) (alu$rs1 0x0)
  (alu$rs2 0x0) (alu$store 0x1) (register_file 0x0) (register_file$clock 0x0)
  (register_file$load 0x0) (register_file$read_address1 0x0)
  (register_file$read_address2 0x1) (register_file$rs1 0x0)
  (register_file$rs2 0x0) (register_file$store 0x0)
  (register_file$write_address 0x0) (register_file$write_data 0x0)
  (register_file$write_enable 0x0) (state Execute)))
(Writeback
 ((clock 0) (clear 0) (uart ((write_done 0) (read_data 0) (read_done 0))))
 ((error 0) (uart ((write_data 65) (write_ready 1) (read_ready 1))))
 ((alu$binary_variant Addi) (alu$immediate 0x1) (alu$jump 0x0)
  (alu$jump_target 0x4001) (alu$pc 0x4000) (alu$rd 0x1) (alu$rs1 0x0)
  (alu$rs2 0x0) (alu$store 0x1) (register_file 0x0) (register_file$clock 0x0)
  (register_file$load 0x0) (register_file$read_address1 0x0)
  (register_file$read_address2 0x1) (register_file$rs1 0x0)
  (register_file$rs2 0x0) (register_file$store 0x1)
  (register_file$write_address 0x0) (register_file$write_data 0x1)
  (register_file$write_enable 0x0) (state Writeback)))
(Fetch
 ((clock 0) (clear 0) (uart ((write_done 0) (read_data 0) (read_done 0))))
 ((error 0) (uart ((write_data 65) (write_ready 1) (read_ready 1))))
 ((alu$binary_variant Addi) (alu$immediate 0x1) (alu$jump 0x0)
  (alu$jump_target 0x4005) (alu$pc 0x4004) (alu$rd 0x1) (alu$rs1 0x0)
  (alu$rs2 0x0) (alu$store 0x1) (register_file 0x0) (register_file$clock 0x0)
  (register_file$load 0x0) (register_file$read_address1 0x0)
  (register_file$read_address2 0x1) (register_file$rs1 0x0)
  (register_file$rs2 0x0) (register_file$store 0x0)
  (register_file$write_address 0x0) (register_file$write_data 0x1)
  (register_file$write_enable 0x0) (state Fetch)))
(Decode
 ((clock 0) (clear 0) (uart ((write_done 0) (read_data 0) (read_done 0))))
 ((error 0) (uart ((write_data 65) (write_ready 1) (read_ready 1))))
 ((alu$binary_variant Addi) (alu$immediate 0x1) (alu$jump 0x0)
  (alu$jump_target 0x4005) (alu$pc 0x4004) (alu$rd 0x1) (alu$rs1 0x0)
  (alu$rs2 0x0) (alu$store 0x1) (register_file 0x0) (register_file$clock 0x0)
  (register_file$load 0x0) (register_file$read_address1 0x0)
  (register_file$read_address2 0x1) (register_file$rs1 0x0)
  (register_file$rs2 0x0) (register_file$store 0x0)
  (register_file$write_address 0x0) (register_file$write_data 0x1)
  (register_file$write_enable 0x0) (state Decode)))
(Load_regs
 ((clock 0) (clear 0) (uart ((write_done 0) (read_data 0) (read_done 0))))
 ((error 0) (uart ((write_data 65) (write_ready 1) (read_ready 1))))
 ((alu$binary_variant Addi) (alu$immediate 0x1) (alu$jump 0x0)
  (alu$jump_target 0x4005) (alu$pc 0x4004) (alu$rd 0x1) (alu$rs1 0x0)
  (alu$rs2 0x0) (alu$store 0x1) (register_file 0x0) (register_file$clock 0x0)
  (register_file$load 0x1) (register_file$read_address1 0x0)
  (register_file$read_address2 0x1) (register_file$rs1 0x0)
  (register_file$rs2 0x0) (register_file$store 0x0)
  (register_file$write_address 0xa) (register_file$write_data 0x1)
  (register_file$write_enable 0x0) (state Load_regs)))
(Execute
 ((clock 0) (clear 0) (uart ((write_done 0) (read_data 0) (read_done 0))))
 ((error 0) (uart ((write_data 65) (write_ready 1) (read_ready 1))))
 ((alu$binary_variant Addi) (alu$immediate 0x1) (alu$jump 0x0)
  (alu$jump_target 0x4005) (alu$pc 0x4004) (alu$rd 0x1) (alu$rs1 0x0)
  (alu$rs2 0x0) (alu$store 0x1) (register_file 0x0) (register_file$clock 0x0)
  (register_file$load 0x0) (register_file$read_address1 0x0)
  (register_file$read_address2 0x1) (register_file$rs1 0x0)
  (register_file$rs2 0x0) (register_file$store 0x0)
  (register_file$write_address 0xa) (register_file$write_data 0x1)
  (register_file$write_enable 0x0) (state Execute)))
(Writeback
 ((clock 0) (clear 0) (uart ((write_done 0) (read_data 0) (read_done 0))))
 ((error 0) (uart ((write_data 65) (write_ready 1) (read_ready 1))))
 ((alu$binary_variant Addi) (alu$immediate 0x1) (alu$jump 0x0)
  (alu$jump_target 0x4005) (alu$pc 0x4004) (alu$rd 0x1) (alu$rs1 0x0)
  (alu$rs2 0x0) (alu$store 0x1) (register_file 0x0) (register_file$clock 0x0)
  (register_file$load 0x0) (register_file$read_address1 0x0)
  (register_file$read_address2 0x1) (register_file$rs1 0x0)
  (register_file$rs2 0x0) (register_file$store 0x1)
  (register_file$write_address 0xa) (register_file$write_data 0x1)
  (register_file$write_enable 0x1) (state Writeback)))
(Fetch
 ((clock 0) (clear 0) (uart ((write_done 0) (read_data 0) (read_done 0))))
 ((error 0) (uart ((write_data 65) (write_ready 1) (read_ready 1))))
 ((alu$binary_variant Addi) (alu$immediate 0x1) (alu$jump 0x0)
  (alu$jump_target 0x4009) (alu$pc 0x4008) (alu$rd 0x1) (alu$rs1 0x0)
  (alu$rs2 0x0) (alu$store 0x1) (register_file 0x0) (register_file$clock 0x0)
  (register_file$load 0x0) (register_file$read_address1 0x0)
  (register_file$read_address2 0x1) (register_file$rs1 0x0)
  (register_file$rs2 0x0) (register_file$store 0x0)
  (register_file$write_address 0xa) (register_file$write_data 0x1)
  (register_file$write_enable 0x0) (state Fetch)))
(Decode
 ((clock 0) (clear 0) (uart ((write_done 0) (read_data 0) (read_done 0))))
 ((error 0) (uart ((write_data 65) (write_ready 1) (read_ready 1))))
 ((alu$binary_variant Addi) (alu$immediate 0x1) (alu$jump 0x0)
  (alu$jump_target 0x4009) (alu$pc 0x4008) (alu$rd 0x1) (alu$rs1 0x0)
  (alu$rs2 0x0) (alu$store 0x1) (register_file 0x0) (register_file$clock 0x0)
  (register_file$load 0x0) (register_file$read_address1 0x0)
  (register_file$read_address2 0x1) (register_file$rs1 0x0)
  (register_file$rs2 0x0) (register_file$store 0x0)
  (register_file$write_address 0xa) (register_file$write_data 0x1)
  (register_file$write_enable 0x0) (state Decode)))
(Load_regs
 ((clock 0) (clear 0) (uart ((write_done 0) (read_data 0) (read_done 0))))
 ((error 0) (uart ((write_data 65) (write_ready 1) (read_ready 1))))
 ((alu$binary_variant Addi) (alu$immediate 0x3) (alu$jump 0x0)
  (alu$jump_target 0x400b) (alu$pc 0x4008) (alu$rd 0x3) (alu$rs1 0x0)
  (alu$rs2 0x0) (alu$store 0x1) (register_file 0x0) (register_file$clock 0x0)
  (register_file$load 0x1) (register_file$read_address1 0x0)
  (register_file$read_address2 0x3) (register_file$rs1 0x0)
  (register_file$rs2 0x0) (register_file$store 0x0)
  (register_file$write_address 0xb) (register_file$write_data 0x1)
  (register_file$write_enable 0x0) (state Load_regs)))
(Execute
 ((clock 0) (clear 0) (uart ((write_done 0) (read_data 0) (read_done 0))))
 ((error 0) (uart ((write_data 65) (write_ready 1) (read_ready 1))))
 ((alu$binary_variant Addi) (alu$immediate 0x3) (alu$jump 0x0)
  (alu$jump_target 0x400b) (alu$pc 0x4008) (alu$rd 0x3) (alu$rs1 0x0)
  (alu$rs2 0x0) (alu$store 0x1) (register_file 0x0) (register_file$clock 0x0)
  (register_file$load 0x0) (register_file$read_address1 0x0)
  (register_file$read_address2 0x3) (register_file$rs1 0x0)
  (register_file$rs2 0x0) (register_file$store 0x0)
  (register_file$write_address 0xb) (register_file$write_data 0x1)
  (register_file$write_enable 0x0) (state Execute)))
(Writeback
 ((clock 0) (clear 0) (uart ((write_done 0) (read_data 0) (read_done 0))))
 ((error 0) (uart ((write_data 65) (write_ready 1) (read_ready 1))))
 ((alu$binary_variant Addi) (alu$immediate 0x3) (alu$jump 0x0)
  (alu$jump_target 0x400b) (alu$pc 0x4008) (alu$rd 0x3) (alu$rs1 0x0)
  (alu$rs2 0x0) (alu$store 0x1) (register_file 0x0) (register_file$clock 0x0)
  (register_file$load 0x0) (register_file$read_address1 0x0)
  (register_file$read_address2 0x3) (register_file$rs1 0x0)
  (register_file$rs2 0x0) (register_file$store 0x1)
  (register_file$write_address 0xb) (register_file$write_data 0x3)
  (register_file$write_enable 0x1) (state Writeback)))
(Fetch
 ((clock 0) (clear 0) (uart ((write_done 0) (read_data 0) (read_done 0))))
 ((error 0) (uart ((write_data 65) (write_ready 1) (read_ready 1))))
 ((alu$binary_variant Addi) (alu$immediate 0x3) (alu$jump 0x0)
  (alu$jump_target 0x400f) (alu$pc 0x400c) (alu$rd 0x3) (alu$rs1 0x0)
  (alu$rs2 0x0) (alu$store 0x1) (register_file 0x0) (register_file$clock 0x0)
  (register_file$load 0x0) (register_file$read_address1 0x0)
  (register_file$read_address2 0x3) (register_file$rs1 0x0)
  (register_file$rs2 0x0) (register_file$store 0x0)
  (register_file$write_address 0xb) (register_file$write_data 0x3)
  (register_file$write_enable 0x0) (state Fetch)))
(Decode
 ((clock 0) (clear 0) (uart ((write_done 0) (read_data 0) (read_done 0))))
 ((error 0) (uart ((write_data 65) (write_ready 1) (read_ready 1))))
 ((alu$binary_variant Addi) (alu$immediate 0x3) (alu$jump 0x0)
  (alu$jump_target 0x400f) (alu$pc 0x400c) (alu$rd 0x3) (alu$rs1 0x0)
  (alu$rs2 0x0) (alu$store 0x1) (register_file 0x0) (register_file$clock 0x0)
  (register_file$load 0x0) (register_file$read_address1 0x0)
  (register_file$read_address2 0x3) (register_file$rs1 0x0)
  (register_file$rs2 0x0) (register_file$store 0x0)
  (register_file$write_address 0xb) (register_file$write_data 0x3)
  (register_file$write_enable 0x0) (state Decode)))
(Load_regs
 ((clock 0) (clear 0) (uart ((write_done 0) (read_data 0) (read_done 0))))
 ((error 0) (uart ((write_data 65) (write_ready 1) (read_ready 1))))
 ((alu$binary_variant Sll) (alu$immediate 0x0) (alu$jump 0x0)
  (alu$jump_target 0x400c) (alu$pc 0x400c) (alu$rd 0x0) (alu$rs1 0x0)
  (alu$rs2 0x0) (alu$store 0x1) (register_file 0x0) (register_file$clock 0x0)
  (register_file$load 0x1) (register_file$read_address1 0xa)
  (register_file$read_address2 0xb) (register_file$rs1 0x0)
  (register_file$rs2 0x0) (register_file$store 0x0)
  (register_file$write_address 0xa) (register_file$write_data 0x3)
  (register_file$write_enable 0x0) (state Load_regs)))
(Execute
 ((clock 0) (clear 0) (uart ((write_done 0) (read_data 0) (read_done 0))))
 ((error 0) (uart ((write_data 65) (write_ready 1) (read_ready 1))))
 ((alu$binary_variant Sll) (alu$immediate 0x0) (alu$jump 0x0)
  (alu$jump_target 0x400c) (alu$pc 0x400c) (alu$rd 0x8) (alu$rs1 0x1)
  (alu$rs2 0x3) (alu$store 0x1) (register_file 0x0) (register_file$clock 0x0)
  (register_file$load 0x0) (register_file$read_address1 0xa)
  (register_file$read_address2 0xb) (register_file$rs1 0x1)
  (register_file$rs2 0x3) (register_file$store 0x0)
  (register_file$write_address 0xa) (register_file$write_data 0x3)
  (register_file$write_enable 0x0) (state Execute)))
(Writeback
 ((clock 0) (clear 0) (uart ((write_done 0) (read_data 0) (read_done 0))))
 ((error 0) (uart ((write_data 65) (write_ready 1) (read_ready 1))))
 ((alu$binary_variant Sll) (alu$immediate 0x0) (alu$jump 0x0)
  (alu$jump_target 0x400c) (alu$pc 0x400c) (alu$rd 0x8) (alu$rs1 0x1)
  (alu$rs2 0x3) (alu$store 0x1) (register_file 0x0) (register_file$clock 0x0)
  (register_file$load 0x0) (register_file$read_address1 0xa)
  (register_file$read_address2 0xb) (register_file$rs1 0x1)
  (register_file$rs2 0x3) (register_file$store 0x1)
  (register_file$write_address 0xa) (register_file$write_data 0x8)
  (register_file$write_enable 0x1) (state Writeback)))
(Fetch
 ((clock 0) (clear 0) (uart ((write_done 0) (read_data 0) (read_done 0))))
 ((error 0) (uart ((write_data 65) (write_ready 1) (read_ready 1))))
 ((alu$binary_variant Sll) (alu$immediate 0x0) (alu$jump 0x0)
  (alu$jump_target 0x4010) (alu$pc 0x4010) (alu$rd 0x8) (alu$rs1 0x1)
  (alu$rs2 0x3) (alu$store 0x1) (register_file 0x0) (register_file$clock 0x0)
  (register_file$load 0x0) (register_file$read_address1 0xa)
  (register_file$read_address2 0xb) (register_file$rs1 0x1)
  (register_file$rs2 0x3) (register_file$store 0x0)
  (register_file$write_address 0xa) (register_file$write_data 0x8)
  (register_file$write_enable 0x0) (state Fetch)))
(Decode
 ((clock 0) (clear 0) (uart ((write_done 0) (read_data 0) (read_done 0))))
 ((error 0) (uart ((write_data 65) (write_ready 1) (read_ready 1))))
 ((alu$binary_variant Sll) (alu$immediate 0x0) (alu$jump 0x0)
  (alu$jump_target 0x4010) (alu$pc 0x4010) (alu$rd 0x8) (alu$rs1 0x1)
  (alu$rs2 0x3) (alu$store 0x1) (register_file 0x0) (register_file$clock 0x0)
  (register_file$load 0x0) (register_file$read_address1 0xa)
  (register_file$read_address2 0xb) (register_file$rs1 0x1)
  (register_file$rs2 0x3) (register_file$store 0x0)
  (register_file$write_address 0xa) (register_file$write_data 0x8)
  (register_file$write_enable 0x0) (state Decode)))
(Load_regs
 ((clock 0) (clear 0) (uart ((write_done 0) (read_data 0) (read_done 0))))
 ((error 0) (uart ((write_data 65) (write_ready 1) (read_ready 1))))
 ((alu$binary_variant Add) (alu$immediate 0x0) (alu$jump 0x0)
  (alu$jump_target 0x4010) (alu$pc 0x4010) (alu$rd 0x4) (alu$rs1 0x1)
  (alu$rs2 0x3) (alu$store 0x1) (register_file 0x0) (register_file$clock 0x0)
  (register_file$load 0x1) (register_file$read_address1 0xa)
  (register_file$read_address2 0xb) (register_file$rs1 0x1)
  (register_file$rs2 0x3) (register_file$store 0x0)
  (register_file$write_address 0xa) (register_file$write_data 0x8)
  (register_file$write_enable 0x0) (state Load_regs)))
(Execute
 ((clock 0) (clear 0) (uart ((write_done 0) (read_data 0) (read_done 0))))
 ((error 0) (uart ((write_data 65) (write_ready 1) (read_ready 1))))
 ((alu$binary_variant Add) (alu$immediate 0x0) (alu$jump 0x0)
  (alu$jump_target 0x4010) (alu$pc 0x4010) (alu$rd 0xb) (alu$rs1 0x8)
  (alu$rs2 0x3) (alu$store 0x1) (register_file 0x0) (register_file$clock 0x0)
  (register_file$load 0x0) (register_file$read_address1 0xa)
  (register_file$read_address2 0xb) (register_file$rs1 0x8)
  (register_file$rs2 0x3) (register_file$store 0x0)
  (register_file$write_address 0xa) (register_file$write_data 0x8)
  (register_file$write_enable 0x0) (state Execute)))
(Writeback
 ((clock 0) (clear 0) (uart ((write_done 0) (read_data 0) (read_done 0))))
 ((error 0) (uart ((write_data 65) (write_ready 1) (read_ready 1))))
 ((alu$binary_variant Add) (alu$immediate 0x0) (alu$jump 0x0)
  (alu$jump_target 0x4010) (alu$pc 0x4010) (alu$rd 0xb) (alu$rs1 0x8)
  (alu$rs2 0x3) (alu$store 0x1) (register_file 0x0) (register_file$clock 0x0)
  (register_file$load 0x0) (register_file$read_address1 0xa)
  (register_file$read_address2 0xb) (register_file$rs1 0x8)
  (register_file$rs2 0x3) (register_file$store 0x1)
  (register_file$write_address 0xa) (register_file$write_data 0xb)
  (register_file$write_enable 0x1) (state Writeback)))
(Fetch
 ((clock 0) (clear 0) (uart ((write_done 0) (read_data 0) (read_done 0))))
 ((error 0) (uart ((write_data 65) (write_ready 1) (read_ready 1))))
 ((alu$binary_variant Add) (alu$immediate 0x0) (alu$jump 0x0)
  (alu$jump_target 0x4014) (alu$pc 0x4014) (alu$rd 0xb) (alu$rs1 0x8)
  (alu$rs2 0x3) (alu$store 0x1) (register_file 0x0) (register_file$clock 0x0)
  (register_file$load 0x0) (register_file$read_address1 0xa)
  (register_file$read_address2 0xb) (register_file$rs1 0x8)
  (register_file$rs2 0x3) (register_file$store 0x0)
  (register_file$write_address 0xa) (register_file$write_data 0xb)
  (register_file$write_enable 0x0) (state Fetch)))
(Decode
 ((clock 0) (clear 0) (uart ((write_done 0) (read_data 0) (read_done 0))))
 ((error 0) (uart ((write_data 65) (write_ready 1) (read_ready 1))))
 ((alu$binary_variant Add) (alu$immediate 0x0) (alu$jump 0x0)
  (alu$jump_target 0x4014) (alu$pc 0x4014) (alu$rd 0xb) (alu$rs1 0x8)
  (alu$rs2 0x3) (alu$store 0x1) (register_file 0x0) (register_file$clock 0x0)
  (register_file$load 0x0) (register_file$read_address1 0xa)
  (register_file$read_address2 0xb) (register_file$rs1 0x8)
  (register_file$rs2 0x3) (register_file$store 0x0)
  (register_file$write_address 0xa) (register_file$write_data 0xb)
  (register_file$write_enable 0x0) (state Decode)))
(Load_regs
 ((clock 0) (clear 0) (uart ((write_done 0) (read_data 0) (read_done 0))))
 ((error 1) (uart ((write_data 65) (write_ready 1) (read_ready 1))))
 ((alu$binary_variant Invalid) (alu$immediate 0x0) (alu$jump 0x0)
  (alu$jump_target 0x4014) (alu$pc 0x4014) (alu$rd 0x0) (alu$rs1 0x8)
  (alu$rs2 0x3) (alu$store 0x0) (register_file 0x0) (register_file$clock 0x0)
  (register_file$load 0x1) (register_file$read_address1 0x0)
  (register_file$read_address2 0x0) (register_file$rs1 0x8)
  (register_file$rs2 0x3) (register_file$store 0x0)
  (register_file$write_address 0x0) (register_file$write_data 0xb)
  (register_file$write_enable 0x0) (state Load_regs)))
(Error
 ((clock 0) (clear 0) (uart ((write_done 0) (read_data 0) (read_done 0))))
 ((error 1) (uart ((write_data 65) (write_ready 1) (read_ready 1))))
 ((alu$binary_variant Invalid) (alu$immediate 0x0) (alu$jump 0x0)
  (alu$jump_target 0x4014) (alu$pc 0x4014) (alu$rd 0x0) (alu$rs1 0x0)
  (alu$rs2 0x0) (alu$store 0x0) (register_file 0x0) (register_file$clock 0x0)
  (register_file$load 0x0) (register_file$read_address1 0x0)
  (register_file$read_address2 0x0) (register_file$rs1 0x0)
  (register_file$rs2 0x0) (register_file$store 0x0)
  (register_file$write_address 0x0) (register_file$write_data 0xb)
  (register_file$write_enable 0x0) (state Error)))
