
RoboIME-TX3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000042ac  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000220  08004434  08004434  00014434  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08004654  08004654  00014654  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08004658  08004658  00014658  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000066c  20000000  0800465c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  0002066c  2**0
                  CONTENTS
  7 .bss          00000944  2000066c  2000066c  0002066c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000fb0  20000fb0  0002066c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002066c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00013ad6  00000000  00000000  0002069c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00003852  00000000  00000000  00034172  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00008f56  00000000  00000000  000379c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000cd0  00000000  00000000  00040920  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000ee0  00000000  00000000  000415f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00006340  00000000  00000000  000424d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0000406c  00000000  00000000  00048810  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007e  00000000  00000000  0004c87c  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000023d8  00000000  00000000  0004c8fc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000066c 	.word	0x2000066c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800441c 	.word	0x0800441c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000670 	.word	0x20000670
 80001c4:	0800441c 	.word	0x0800441c

080001c8 <__aeabi_llsl>:
 80001c8:	4091      	lsls	r1, r2
 80001ca:	1c03      	adds	r3, r0, #0
 80001cc:	4090      	lsls	r0, r2
 80001ce:	469c      	mov	ip, r3
 80001d0:	3a20      	subs	r2, #32
 80001d2:	4093      	lsls	r3, r2
 80001d4:	4319      	orrs	r1, r3
 80001d6:	4252      	negs	r2, r2
 80001d8:	4663      	mov	r3, ip
 80001da:	40d3      	lsrs	r3, r2
 80001dc:	4319      	orrs	r1, r3
 80001de:	4770      	bx	lr

080001e0 <USBD_FS_DeviceDescriptor>:
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_DeviceDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
  *length = sizeof(USBD_FS_DeviceDesc);
 80001e0:	2312      	movs	r3, #18
 80001e2:	800b      	strh	r3, [r1, #0]
  return USBD_FS_DeviceDesc;
}
 80001e4:	4800      	ldr	r0, [pc, #0]	; (80001e8 <USBD_FS_DeviceDescriptor+0x8>)
 80001e6:	4770      	bx	lr
 80001e8:	20000020 	.word	0x20000020

080001ec <USBD_FS_LangIDStrDescriptor>:
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_LangIDStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
  *length =  sizeof(USBD_LangIDDesc);  
 80001ec:	2304      	movs	r3, #4
 80001ee:	800b      	strh	r3, [r1, #0]
  return USBD_LangIDDesc;
}
 80001f0:	4800      	ldr	r0, [pc, #0]	; (80001f4 <USBD_FS_LangIDStrDescriptor+0x8>)
 80001f2:	4770      	bx	lr
 80001f4:	2000001c 	.word	0x2000001c

080001f8 <USBD_FS_ManufacturerStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_ManufacturerStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 80001f8:	b510      	push	{r4, lr}
  USBD_GetString (USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80001fa:	4c04      	ldr	r4, [pc, #16]	; (800020c <USBD_FS_ManufacturerStrDescriptor+0x14>)
 80001fc:	4804      	ldr	r0, [pc, #16]	; (8000210 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 80001fe:	460a      	mov	r2, r1
 8000200:	4621      	mov	r1, r4
 8000202:	f001 fd68 	bl	8001cd6 <USBD_GetString>
  return USBD_StrDesc;
}
 8000206:	4620      	mov	r0, r4
 8000208:	bd10      	pop	{r4, pc}
 800020a:	bf00      	nop
 800020c:	200006c4 	.word	0x200006c4
 8000210:	08004434 	.word	0x08004434

08000214 <USBD_FS_ProductStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_ProductStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8000214:	b510      	push	{r4, lr}
  if(speed == 0)
  {   
    USBD_GetString (USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8000216:	4c04      	ldr	r4, [pc, #16]	; (8000228 <USBD_FS_ProductStrDescriptor+0x14>)
 8000218:	4804      	ldr	r0, [pc, #16]	; (800022c <USBD_FS_ProductStrDescriptor+0x18>)
 800021a:	460a      	mov	r2, r1
 800021c:	4621      	mov	r1, r4
 800021e:	f001 fd5a 	bl	8001cd6 <USBD_GetString>
  else
  {
    USBD_GetString (USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);    
  }
  return USBD_StrDesc;
}
 8000222:	4620      	mov	r0, r4
 8000224:	bd10      	pop	{r4, pc}
 8000226:	bf00      	nop
 8000228:	200006c4 	.word	0x200006c4
 800022c:	08004447 	.word	0x08004447

08000230 <USBD_FS_SerialStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_SerialStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8000230:	b510      	push	{r4, lr}
  if(speed  == USBD_SPEED_HIGH)
  {    
    USBD_GetString (USBD_SERIALNUMBER_STRING_FS, USBD_StrDesc, length);
 8000232:	4c04      	ldr	r4, [pc, #16]	; (8000244 <USBD_FS_SerialStrDescriptor+0x14>)
 8000234:	4804      	ldr	r0, [pc, #16]	; (8000248 <USBD_FS_SerialStrDescriptor+0x18>)
 8000236:	460a      	mov	r2, r1
 8000238:	4621      	mov	r1, r4
 800023a:	f001 fd4c 	bl	8001cd6 <USBD_GetString>
  else
  {
    USBD_GetString (USBD_SERIALNUMBER_STRING_FS, USBD_StrDesc, length);    
  }
  return USBD_StrDesc;
}
 800023e:	4620      	mov	r0, r4
 8000240:	bd10      	pop	{r4, pc}
 8000242:	bf00      	nop
 8000244:	200006c4 	.word	0x200006c4
 8000248:	0800445d 	.word	0x0800445d

0800024c <USBD_FS_ConfigStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_ConfigStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 800024c:	b510      	push	{r4, lr}
  if(speed  == USBD_SPEED_HIGH)
  {  
    USBD_GetString (USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800024e:	4c04      	ldr	r4, [pc, #16]	; (8000260 <USBD_FS_ConfigStrDescriptor+0x14>)
 8000250:	4804      	ldr	r0, [pc, #16]	; (8000264 <USBD_FS_ConfigStrDescriptor+0x18>)
 8000252:	460a      	mov	r2, r1
 8000254:	4621      	mov	r1, r4
 8000256:	f001 fd3e 	bl	8001cd6 <USBD_GetString>
  else
  {
    USBD_GetString (USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length); 
  }
  return USBD_StrDesc;  
}
 800025a:	4620      	mov	r0, r4
 800025c:	bd10      	pop	{r4, pc}
 800025e:	bf00      	nop
 8000260:	200006c4 	.word	0x200006c4
 8000264:	0800446a 	.word	0x0800446a

08000268 <USBD_FS_InterfaceStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_InterfaceStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8000268:	b510      	push	{r4, lr}
  if(speed == 0)
  {
    USBD_GetString (USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800026a:	4c04      	ldr	r4, [pc, #16]	; (800027c <USBD_FS_InterfaceStrDescriptor+0x14>)
 800026c:	4804      	ldr	r0, [pc, #16]	; (8000280 <USBD_FS_InterfaceStrDescriptor+0x18>)
 800026e:	460a      	mov	r2, r1
 8000270:	4621      	mov	r1, r4
 8000272:	f001 fd30 	bl	8001cd6 <USBD_GetString>
  else
  {
    USBD_GetString (USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;  
}
 8000276:	4620      	mov	r0, r4
 8000278:	bd10      	pop	{r4, pc}
 800027a:	bf00      	nop
 800027c:	200006c4 	.word	0x200006c4
 8000280:	08004475 	.word	0x08004475

08000284 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8000284:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct;
  if(pcdHandle->Instance==USB_OTG_FS)
 8000286:	6803      	ldr	r3, [r0, #0]
 8000288:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800028c:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct;
  if(pcdHandle->Instance==USB_OTG_FS)
 800028e:	d125      	bne.n	80002dc <HAL_PCD_MspInit+0x58>
  
    /**USB_OTG_FS GPIO Configuration    
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000290:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000294:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000296:	2302      	movs	r3, #2
 8000298:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800029a:	2303      	movs	r3, #3
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800029c:	2400      	movs	r4, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800029e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002a0:	a901      	add	r1, sp, #4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80002a2:	230a      	movs	r3, #10
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002a4:	480e      	ldr	r0, [pc, #56]	; (80002e0 <HAL_PCD_MspInit+0x5c>)
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80002a6:	9305      	str	r3, [sp, #20]
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002a8:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002aa:	f003 fb1b 	bl	80038e4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80002ae:	4b0d      	ldr	r3, [pc, #52]	; (80002e4 <HAL_PCD_MspInit+0x60>)
 80002b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80002b2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80002b6:	635a      	str	r2, [r3, #52]	; 0x34
 80002b8:	9400      	str	r4, [sp, #0]
 80002ba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80002bc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80002c0:	645a      	str	r2, [r3, #68]	; 0x44
 80002c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80002c4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80002c8:	9300      	str	r3, [sp, #0]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80002ca:	2043      	movs	r0, #67	; 0x43
 80002cc:	4622      	mov	r2, r4
 80002ce:	4621      	mov	r1, r4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80002d0:	9b00      	ldr	r3, [sp, #0]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80002d2:	f003 fc03 	bl	8003adc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80002d6:	2043      	movs	r0, #67	; 0x43
 80002d8:	f003 fc34 	bl	8003b44 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80002dc:	b006      	add	sp, #24
 80002de:	bd10      	pop	{r4, pc}
 80002e0:	40020000 	.word	0x40020000
 80002e4:	40023800 	.word	0x40023800

080002e8 <HAL_PCD_SetupStageCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_SetupStage(hpcd->pData, (uint8_t *)hpcd->Setup);
 80002e8:	f500 7161 	add.w	r1, r0, #900	; 0x384
 80002ec:	f8d0 03b4 	ldr.w	r0, [r0, #948]	; 0x3b4
 80002f0:	f001 bd40 	b.w	8001d74 <USBD_LL_SetupStage>

080002f4 <HAL_PCD_DataOutStageCallback>:
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataOutStage(hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80002f4:	231c      	movs	r3, #28
 80002f6:	fb03 0301 	mla	r3, r3, r1, r0
 80002fa:	f8d0 03b4 	ldr.w	r0, [r0, #948]	; 0x3b4
 80002fe:	f8d3 21e8 	ldr.w	r2, [r3, #488]	; 0x1e8
 8000302:	f001 bd64 	b.w	8001dce <USBD_LL_DataOutStage>

08000306 <HAL_PCD_DataInStageCallback>:
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataInStage(hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8000306:	231c      	movs	r3, #28
 8000308:	fb03 0301 	mla	r3, r3, r1, r0
 800030c:	f8d0 03b4 	ldr.w	r0, [r0, #948]	; 0x3b4
 8000310:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000312:	f001 bd8d 	b.w	8001e30 <USBD_LL_DataInStage>

08000316 <HAL_PCD_SOFCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_SOF(hpcd->pData);
 8000316:	f8d0 03b4 	ldr.w	r0, [r0, #948]	; 0x3b4
 800031a:	f001 be08 	b.w	8001f2e <USBD_LL_SOF>

0800031e <HAL_PCD_ResetCallback>:
  * @brief  Reset callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{ 
 800031e:	b510      	push	{r4, lr}
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  /*Set USB Current Speed*/
  switch (hpcd->Init.speed)
 8000320:	68c1      	ldr	r1, [r0, #12]
  * @brief  Reset callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{ 
 8000322:	4604      	mov	r4, r0
	
  default:
    speed = USBD_SPEED_FULL;    
    break;    
  }
  USBD_LL_SetSpeed(hpcd->pData, speed);  
 8000324:	3100      	adds	r1, #0
 8000326:	bf18      	it	ne
 8000328:	2101      	movne	r1, #1
 800032a:	f8d0 03b4 	ldr.w	r0, [r0, #948]	; 0x3b4
 800032e:	f001 fdec 	bl	8001f0a <USBD_LL_SetSpeed>
  
  /*Reset Device*/
  USBD_LL_Reset(hpcd->pData);
 8000332:	f8d4 03b4 	ldr.w	r0, [r4, #948]	; 0x3b4
}
 8000336:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    break;    
  }
  USBD_LL_SetSpeed(hpcd->pData, speed);  
  
  /*Reset Device*/
  USBD_LL_Reset(hpcd->pData);
 800033a:	f001 bdc7 	b.w	8001ecc <USBD_LL_Reset>
	...

08000340 <HAL_PCD_SuspendCallback>:
  * When Low power mode is enabled the debug cannot be used (IAR, Keil doesn't support it)
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{  
 8000340:	b510      	push	{r4, lr}
 8000342:	4604      	mov	r4, r0
   /* Inform USB library that core enters in suspend Mode */
  USBD_LL_Suspend(hpcd->pData);
 8000344:	f8d0 03b4 	ldr.w	r0, [r0, #948]	; 0x3b4
 8000348:	f001 fde2 	bl	8001f10 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800034c:	6822      	ldr	r2, [r4, #0]
 800034e:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 8000352:	f043 0301 	orr.w	r3, r3, #1
 8000356:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
  /*Enter in STOP mode */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800035a:	6a23      	ldr	r3, [r4, #32]
 800035c:	b123      	cbz	r3, 8000368 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800035e:	4a03      	ldr	r2, [pc, #12]	; (800036c <HAL_PCD_SuspendCallback+0x2c>)
 8000360:	6913      	ldr	r3, [r2, #16]
 8000362:	f043 0306 	orr.w	r3, r3, #6
 8000366:	6113      	str	r3, [r2, #16]
 8000368:	bd10      	pop	{r4, pc}
 800036a:	bf00      	nop
 800036c:	e000ed00 	.word	0xe000ed00

08000370 <HAL_PCD_ResumeCallback>:
  */
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */
  USBD_LL_Resume(hpcd->pData);
 8000370:	f8d0 03b4 	ldr.w	r0, [r0, #948]	; 0x3b4
 8000374:	f001 bdd5 	b.w	8001f22 <USBD_LL_Resume>

08000378 <HAL_PCD_ISOOUTIncompleteCallback>:
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_IsoOUTIncomplete(hpcd->pData, epnum);
 8000378:	f8d0 03b4 	ldr.w	r0, [r0, #948]	; 0x3b4
 800037c:	f001 bde5 	b.w	8001f4a <USBD_LL_IsoOUTIncomplete>

08000380 <HAL_PCD_ISOINIncompleteCallback>:
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_IsoINIncomplete(hpcd->pData, epnum);
 8000380:	f8d0 03b4 	ldr.w	r0, [r0, #948]	; 0x3b4
 8000384:	f001 bddf 	b.w	8001f46 <USBD_LL_IsoINIncomplete>

08000388 <HAL_PCD_ConnectCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_DevConnected(hpcd->pData);
 8000388:	f8d0 03b4 	ldr.w	r0, [r0, #948]	; 0x3b4
 800038c:	f001 bddf 	b.w	8001f4e <USBD_LL_DevConnected>

08000390 <HAL_PCD_DisconnectCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_DevDisconnected(hpcd->pData);
 8000390:	f8d0 03b4 	ldr.w	r0, [r0, #948]	; 0x3b4
 8000394:	f001 bddd 	b.w	8001f52 <USBD_LL_DevDisconnected>

08000398 <USBD_LL_Init>:
  * @brief  Initializes the Low Level portion of the Device driver.
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_Init (USBD_HandleTypeDef *pdev)
{ 
 8000398:	b508      	push	{r3, lr}
  /* Init USB_IP */
  if (pdev->id == DEVICE_FS) {
 800039a:	7802      	ldrb	r2, [r0, #0]
 800039c:	bb42      	cbnz	r2, 80003f0 <USBD_LL_Init+0x58>
  /* Link The driver to the stack */	
  hpcd_USB_OTG_FS.pData = pdev;
 800039e:	4b15      	ldr	r3, [pc, #84]	; (80003f4 <USBD_LL_Init+0x5c>)
  pdev->pData = &hpcd_USB_OTG_FS; 
  
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80003a0:	2104      	movs	r1, #4
USBD_StatusTypeDef  USBD_LL_Init (USBD_HandleTypeDef *pdev)
{ 
  /* Init USB_IP */
  if (pdev->id == DEVICE_FS) {
  /* Link The driver to the stack */	
  hpcd_USB_OTG_FS.pData = pdev;
 80003a2:	f8c3 03b4 	str.w	r0, [r3, #948]	; 0x3b4
  pdev->pData = &hpcd_USB_OTG_FS; 
 80003a6:	f8c0 3220 	str.w	r3, [r0, #544]	; 0x220
  
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80003aa:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80003ae:	e883 0003 	stmia.w	r3, {r0, r1}
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80003b2:	2102      	movs	r1, #2
 80003b4:	60d9      	str	r1, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.ep0_mps = DEP0CTL_MPS_64;
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80003b6:	6199      	str	r1, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80003b8:	4618      	mov	r0, r3
  hpcd_USB_OTG_FS.Init.ep0_mps = DEP0CTL_MPS_64;
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80003ba:	2101      	movs	r1, #1
  pdev->pData = &hpcd_USB_OTG_FS; 
  
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80003bc:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.ep0_mps = DEP0CTL_MPS_64;
 80003be:	615a      	str	r2, [r3, #20]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80003c0:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80003c2:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80003c4:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80003c6:	62d9      	str	r1, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80003c8:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80003ca:	f002 fe4c 	bl	8003066 <HAL_PCD_Init>
 80003ce:	b108      	cbz	r0, 80003d4 <USBD_LL_Init+0x3c>
  {
    Error_Handler();
 80003d0:	f001 f852 	bl	8001478 <Error_Handler>
  }

  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80003d4:	2180      	movs	r1, #128	; 0x80
 80003d6:	4807      	ldr	r0, [pc, #28]	; (80003f4 <USBD_LL_Init+0x5c>)
 80003d8:	f002 fe41 	bl	800305e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80003dc:	2240      	movs	r2, #64	; 0x40
 80003de:	2100      	movs	r1, #0
 80003e0:	4804      	ldr	r0, [pc, #16]	; (80003f4 <USBD_LL_Init+0x5c>)
 80003e2:	f002 fe1b 	bl	800301c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80003e6:	2280      	movs	r2, #128	; 0x80
 80003e8:	2101      	movs	r1, #1
 80003ea:	4802      	ldr	r0, [pc, #8]	; (80003f4 <USBD_LL_Init+0x5c>)
 80003ec:	f002 fe16 	bl	800301c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
}
 80003f0:	2000      	movs	r0, #0
 80003f2:	bd08      	pop	{r3, pc}
 80003f4:	200008c4 	.word	0x200008c4

080003f8 <USBD_LL_Start>:
  * @brief  Starts the Low Level portion of the Device driver. 
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80003f8:	b508      	push	{r3, lr}
  HAL_PCD_Start(pdev->pData);
 80003fa:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80003fe:	f002 fe9e 	bl	800313e <HAL_PCD_Start>
  return USBD_OK; 
}
 8000402:	2000      	movs	r0, #0
 8000404:	bd08      	pop	{r3, pc}

08000406 <USBD_LL_OpenEP>:
  */
USBD_StatusTypeDef  USBD_LL_OpenEP  (USBD_HandleTypeDef *pdev, 
                                      uint8_t  ep_addr,                                      
                                      uint8_t  ep_type,
                                      uint16_t ep_mps)
{
 8000406:	b510      	push	{r4, lr}
 8000408:	461c      	mov	r4, r3

  HAL_PCD_EP_Open(pdev->pData, 
 800040a:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800040e:	4613      	mov	r3, r2
 8000410:	4622      	mov	r2, r4
 8000412:	f003 f95f 	bl	80036d4 <HAL_PCD_EP_Open>
                  ep_addr, 
                  ep_mps, 
                  ep_type);
  
  return USBD_OK; 
}
 8000416:	2000      	movs	r0, #0
 8000418:	bd10      	pop	{r4, pc}

0800041a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_CloseEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 800041a:	b508      	push	{r3, lr}
  
  HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800041c:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8000420:	f003 f986 	bl	8003730 <HAL_PCD_EP_Close>
  return USBD_OK; 
}
 8000424:	2000      	movs	r0, #0
 8000426:	bd08      	pop	{r3, pc}

08000428 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_StallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 8000428:	b508      	push	{r3, lr}
  
  HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800042a:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800042e:	f003 fa08 	bl	8003842 <HAL_PCD_EP_SetStall>
  return USBD_OK; 
}
 8000432:	2000      	movs	r0, #0
 8000434:	bd08      	pop	{r3, pc}

08000436 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_ClearStallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 8000436:	b508      	push	{r3, lr}
  
  HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 8000438:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800043c:	f003 fa2d 	bl	800389a <HAL_PCD_EP_ClrStall>
  return USBD_OK; 
}
 8000440:	2000      	movs	r0, #0
 8000442:	bd08      	pop	{r3, pc}

08000444 <USBD_LL_IsStallEP>:
  */
uint8_t USBD_LL_IsStallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
  PCD_HandleTypeDef *hpcd = pdev->pData; 
  
  if((ep_addr & 0x80) == 0x80)
 8000444:	f011 0f80 	tst.w	r1, #128	; 0x80
  * @param  ep_addr: Endpoint Number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
  PCD_HandleTypeDef *hpcd = pdev->pData; 
 8000448:	f8d0 2220 	ldr.w	r2, [r0, #544]	; 0x220
  
  if((ep_addr & 0x80) == 0x80)
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 800044c:	bf18      	it	ne
 800044e:	f001 037f 	andne.w	r3, r1, #127	; 0x7f
 8000452:	f04f 001c 	mov.w	r0, #28
 8000456:	bf15      	itete	ne
 8000458:	fb00 2103 	mlane	r1, r0, r3, r2
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 800045c:	fb00 2101 	mlaeq	r1, r0, r1, r2
{
  PCD_HandleTypeDef *hpcd = pdev->pData; 
  
  if((ep_addr & 0x80) == 0x80)
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8000460:	f891 003a 	ldrbne.w	r0, [r1, #58]	; 0x3a
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8000464:	f891 01de 	ldrbeq.w	r0, [r1, #478]	; 0x1de
  }
}
 8000468:	4770      	bx	lr

0800046a <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_SetUSBAddress (USBD_HandleTypeDef *pdev, uint8_t dev_addr)   
{
 800046a:	b508      	push	{r3, lr}
  
  HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800046c:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8000470:	f003 f91e 	bl	80036b0 <HAL_PCD_SetAddress>
  return USBD_OK; 
}
 8000474:	2000      	movs	r0, #0
 8000476:	bd08      	pop	{r3, pc}

08000478 <USBD_LL_Transmit>:
  */
USBD_StatusTypeDef  USBD_LL_Transmit (USBD_HandleTypeDef *pdev, 
                                      uint8_t  ep_addr,                                      
                                      uint8_t  *pbuf,
                                      uint16_t  size)
{
 8000478:	b508      	push	{r3, lr}

  HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800047a:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800047e:	f003 f9b3 	bl	80037e8 <HAL_PCD_EP_Transmit>
  return USBD_OK;   
}
 8000482:	2000      	movs	r0, #0
 8000484:	bd08      	pop	{r3, pc}

08000486 <USBD_LL_PrepareReceive>:
  */
USBD_StatusTypeDef  USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, 
                                           uint8_t  ep_addr,                                      
                                           uint8_t  *pbuf,
                                           uint16_t  size)
{
 8000486:	b508      	push	{r3, lr}

  HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8000488:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800048c:	f003 f973 	bl	8003776 <HAL_PCD_EP_Receive>
  return USBD_OK;   
}
 8000490:	2000      	movs	r0, #0
 8000492:	bd08      	pop	{r3, pc}

08000494 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize  (USBD_HandleTypeDef *pdev, uint8_t  ep_addr)  
{
 8000494:	b508      	push	{r3, lr}
  return HAL_PCD_EP_GetRxCount(pdev->pData, ep_addr);
 8000496:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800049a:	f003 f99d 	bl	80037d8 <HAL_PCD_EP_GetRxCount>
}
 800049e:	bd08      	pop	{r3, pc}

080004a0 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */ 
  return (USBD_OK);
  /* USER CODE END 4 */ 
}
 80004a0:	2000      	movs	r0, #0
 80004a2:	4770      	bx	lr

080004a4 <CDC_Control_FS>:
    break;
  }

  return (USBD_OK);
  /* USER CODE END 5 */
}
 80004a4:	2000      	movs	r0, #0
 80004a6:	4770      	bx	lr

080004a8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS (uint8_t* Buf, uint32_t *Len)
{
 80004a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004aa:	4604      	mov	r4, r0
 80004ac:	460d      	mov	r5, r1
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80004ae:	4601      	mov	r1, r0
 80004b0:	4811      	ldr	r0, [pc, #68]	; (80004f8 <CDC_Receive_FS+0x50>)
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
  int i;
  for(i=0; i<*Len; i++){
    UserRxBufferFS[APP_rx_ptr_head] = Buf[i];
 80004b2:	4f12      	ldr	r7, [pc, #72]	; (80004fc <CDC_Receive_FS+0x54>)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS (uint8_t* Buf, uint32_t *Len)
{
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80004b4:	f001 fe4e 	bl	8002154 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80004b8:	480f      	ldr	r0, [pc, #60]	; (80004f8 <CDC_Receive_FS+0x50>)
 80004ba:	f001 fe68 	bl	800218e <USBD_CDC_ReceivePacket>
  for(i=0; i<*Len; i++){
    UserRxBufferFS[APP_rx_ptr_head] = Buf[i];
    APP_rx_ptr_head++;
    if (APP_rx_ptr_head == APP_RX_DATA_SIZE)
    	APP_rx_ptr_head = 0;
    if (APP_rx_ptr_head == APP_rx_ptr_tail)
 80004be:	4b10      	ldr	r3, [pc, #64]	; (8000500 <CDC_Receive_FS+0x58>)
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
  int i;
  for(i=0; i<*Len; i++){
    UserRxBufferFS[APP_rx_ptr_head] = Buf[i];
 80004c0:	4910      	ldr	r1, [pc, #64]	; (8000504 <CDC_Receive_FS+0x5c>)
    APP_rx_ptr_head++;
    if (APP_rx_ptr_head == APP_RX_DATA_SIZE)
    	APP_rx_ptr_head = 0;
    if (APP_rx_ptr_head == APP_rx_ptr_tail)
 80004c2:	681e      	ldr	r6, [r3, #0]
{
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
  int i;
  for(i=0; i<*Len; i++){
 80004c4:	4622      	mov	r2, r4
 80004c6:	468e      	mov	lr, r1
    UserRxBufferFS[APP_rx_ptr_head] = Buf[i];
    APP_rx_ptr_head++;
    if (APP_rx_ptr_head == APP_RX_DATA_SIZE)
    	APP_rx_ptr_head = 0;
 80004c8:	f04f 0c00 	mov.w	ip, #0
{
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
  int i;
  for(i=0; i<*Len; i++){
 80004cc:	6828      	ldr	r0, [r5, #0]
 80004ce:	1b13      	subs	r3, r2, r4
 80004d0:	4298      	cmp	r0, r3
 80004d2:	d90e      	bls.n	80004f2 <CDC_Receive_FS+0x4a>
    UserRxBufferFS[APP_rx_ptr_head] = Buf[i];
 80004d4:	680b      	ldr	r3, [r1, #0]
 80004d6:	f812 0b01 	ldrb.w	r0, [r2], #1
 80004da:	54f8      	strb	r0, [r7, r3]
    APP_rx_ptr_head++;
 80004dc:	3301      	adds	r3, #1
    if (APP_rx_ptr_head == APP_RX_DATA_SIZE)
 80004de:	2b80      	cmp	r3, #128	; 0x80
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
  int i;
  for(i=0; i<*Len; i++){
    UserRxBufferFS[APP_rx_ptr_head] = Buf[i];
    APP_rx_ptr_head++;
 80004e0:	bf08      	it	eq
 80004e2:	4663      	moveq	r3, ip
 80004e4:	600b      	str	r3, [r1, #0]
    if (APP_rx_ptr_head == APP_RX_DATA_SIZE)
    	APP_rx_ptr_head = 0;
    if (APP_rx_ptr_head == APP_rx_ptr_tail)
 80004e6:	f8de 3000 	ldr.w	r3, [lr]
 80004ea:	42b3      	cmp	r3, r6
 80004ec:	d1ee      	bne.n	80004cc <CDC_Receive_FS+0x24>
    	return USBD_FAIL;
 80004ee:	2002      	movs	r0, #2
  }
  return (USBD_OK);
  /* USER CODE END 6 */ 
}
 80004f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (APP_rx_ptr_head == APP_RX_DATA_SIZE)
    	APP_rx_ptr_head = 0;
    if (APP_rx_ptr_head == APP_rx_ptr_tail)
    	return USBD_FAIL;
  }
  return (USBD_OK);
 80004f2:	2000      	movs	r0, #0
 80004f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80004f6:	bf00      	nop
 80004f8:	20000d84 	.word	0x20000d84
 80004fc:	20000c80 	.word	0x20000c80
 8000500:	20000c7c 	.word	0x20000c7c
 8000504:	20000d80 	.word	0x20000d80

08000508 <CDC_Init_FS>:
  *         Initializes the CDC media low layer over the FS USB IP
  * @param  None
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{ 
 8000508:	b510      	push	{r4, lr}
  /* USER CODE BEGIN 3 */ 
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800050a:	4c06      	ldr	r4, [pc, #24]	; (8000524 <CDC_Init_FS+0x1c>)
 800050c:	4906      	ldr	r1, [pc, #24]	; (8000528 <CDC_Init_FS+0x20>)
 800050e:	2200      	movs	r2, #0
 8000510:	4620      	mov	r0, r4
 8000512:	f001 fe17 	bl	8002144 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8000516:	4905      	ldr	r1, [pc, #20]	; (800052c <CDC_Init_FS+0x24>)
 8000518:	4620      	mov	r0, r4
 800051a:	f001 fe1b 	bl	8002154 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
  /* USER CODE END 3 */ 
}
 800051e:	2000      	movs	r0, #0
 8000520:	bd10      	pop	{r4, pc}
 8000522:	bf00      	nop
 8000524:	20000d84 	.word	0x20000d84
 8000528:	20000d00 	.word	0x20000d00
 800052c:	20000c80 	.word	0x20000c80

08000530 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be send
  * @param  Len: Number of data to be send (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8000530:	b510      	push	{r4, lr}
  uint8_t result = USBD_OK;
  /* USER CODE BEGIN 7 */ 
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8000532:	4c09      	ldr	r4, [pc, #36]	; (8000558 <CDC_Transmit_FS+0x28>)
 8000534:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
  if (hcdc->TxState != 0){
 8000538:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
  * @param  Buf: Buffer of data to be send
  * @param  Len: Number of data to be send (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800053c:	460a      	mov	r2, r1
  uint8_t result = USBD_OK;
  /* USER CODE BEGIN 7 */ 
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
  if (hcdc->TxState != 0){
 800053e:	b943      	cbnz	r3, 8000552 <CDC_Transmit_FS+0x22>
    return USBD_BUSY;
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8000540:	4601      	mov	r1, r0
 8000542:	4620      	mov	r0, r4
 8000544:	f001 fdfe 	bl	8002144 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8000548:	4620      	mov	r0, r4
  /* USER CODE END 7 */ 
  return result;
}
 800054a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
  if (hcdc->TxState != 0){
    return USBD_BUSY;
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800054e:	f001 be07 	b.w	8002160 <USBD_CDC_TransmitPacket>
  /* USER CODE END 7 */ 
  return result;
}
 8000552:	2001      	movs	r0, #1
 8000554:	bd10      	pop	{r4, pc}
 8000556:	bf00      	nop
 8000558:	20000d84 	.word	0x20000d84

0800055c <VCP_get_char>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */
uint8_t VCP_get_char(uint8_t *buf) {
	if (APP_rx_ptr_head == APP_rx_ptr_tail)
 800055c:	4b09      	ldr	r3, [pc, #36]	; (8000584 <VCP_get_char+0x28>)
 800055e:	490a      	ldr	r1, [pc, #40]	; (8000588 <VCP_get_char+0x2c>)
 8000560:	681a      	ldr	r2, [r3, #0]
 8000562:	6809      	ldr	r1, [r1, #0]
 8000564:	4291      	cmp	r1, r2
 8000566:	d00a      	beq.n	800057e <VCP_get_char+0x22>
		return 0;

	*buf = UserRxBufferFS[APP_rx_ptr_tail];
 8000568:	4908      	ldr	r1, [pc, #32]	; (800058c <VCP_get_char+0x30>)
 800056a:	5c8a      	ldrb	r2, [r1, r2]
 800056c:	7002      	strb	r2, [r0, #0]
	APP_rx_ptr_tail++;
 800056e:	681a      	ldr	r2, [r3, #0]
 8000570:	3201      	adds	r2, #1
	if (APP_rx_ptr_tail == APP_RX_DATA_SIZE)
 8000572:	2a80      	cmp	r2, #128	; 0x80
		APP_rx_ptr_tail = 0;
 8000574:	bf08      	it	eq
 8000576:	2200      	moveq	r2, #0
 8000578:	601a      	str	r2, [r3, #0]

	return 1;
 800057a:	2001      	movs	r0, #1
 800057c:	4770      	bx	lr
}

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */
uint8_t VCP_get_char(uint8_t *buf) {
	if (APP_rx_ptr_head == APP_rx_ptr_tail)
		return 0;
 800057e:	2000      	movs	r0, #0
	APP_rx_ptr_tail++;
	if (APP_rx_ptr_tail == APP_RX_DATA_SIZE)
		APP_rx_ptr_tail = 0;

	return 1;
}
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop
 8000584:	20000c7c 	.word	0x20000c7c
 8000588:	20000d80 	.word	0x20000d80
 800058c:	20000c80 	.word	0x20000c80

08000590 <MX_USB_DEVICE_Init>:
/* USB Device Core handle declaration */
USBD_HandleTypeDef hUsbDeviceFS;

/* init function */				        
void MX_USB_DEVICE_Init(void)
{
 8000590:	b513      	push	{r0, r1, r4, lr}
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000592:	2200      	movs	r2, #0
 8000594:	4b0e      	ldr	r3, [pc, #56]	; (80005d0 <MX_USB_DEVICE_Init+0x40>)
 8000596:	9201      	str	r2, [sp, #4]
 8000598:	6b19      	ldr	r1, [r3, #48]	; 0x30
  /* Init Device Library,Add Supported Class and Start the library*/
  USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS);
 800059a:	4c0e      	ldr	r4, [pc, #56]	; (80005d4 <MX_USB_DEVICE_Init+0x44>)
USBD_HandleTypeDef hUsbDeviceFS;

/* init function */				        
void MX_USB_DEVICE_Init(void)
{
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800059c:	f041 0101 	orr.w	r1, r1, #1
 80005a0:	6319      	str	r1, [r3, #48]	; 0x30
 80005a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  /* Init Device Library,Add Supported Class and Start the library*/
  USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS);
 80005a4:	490c      	ldr	r1, [pc, #48]	; (80005d8 <MX_USB_DEVICE_Init+0x48>)
USBD_HandleTypeDef hUsbDeviceFS;

/* init function */				        
void MX_USB_DEVICE_Init(void)
{
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005a6:	f003 0301 	and.w	r3, r3, #1
 80005aa:	9301      	str	r3, [sp, #4]
  /* Init Device Library,Add Supported Class and Start the library*/
  USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS);
 80005ac:	4620      	mov	r0, r4
USBD_HandleTypeDef hUsbDeviceFS;

/* init function */				        
void MX_USB_DEVICE_Init(void)
{
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005ae:	9b01      	ldr	r3, [sp, #4]
  /* Init Device Library,Add Supported Class and Start the library*/
  USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS);
 80005b0:	f001 fbad 	bl	8001d0e <USBD_Init>

  USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC);
 80005b4:	4909      	ldr	r1, [pc, #36]	; (80005dc <MX_USB_DEVICE_Init+0x4c>)
 80005b6:	4620      	mov	r0, r4
 80005b8:	f001 fbbe 	bl	8001d38 <USBD_RegisterClass>

  USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS);
 80005bc:	4908      	ldr	r1, [pc, #32]	; (80005e0 <MX_USB_DEVICE_Init+0x50>)
 80005be:	4620      	mov	r0, r4
 80005c0:	f001 fdb9 	bl	8002136 <USBD_CDC_RegisterInterface>

  USBD_Start(&hUsbDeviceFS);
 80005c4:	4620      	mov	r0, r4
 80005c6:	f001 fbbe 	bl	8001d46 <USBD_Start>

}
 80005ca:	b002      	add	sp, #8
 80005cc:	bd10      	pop	{r4, pc}
 80005ce:	bf00      	nop
 80005d0:	40023800 	.word	0x40023800
 80005d4:	20000d84 	.word	0x20000d84
 80005d8:	20000000 	.word	0x20000000
 80005dc:	20000098 	.word	0x20000098
 80005e0:	20000034 	.word	0x20000034

080005e4 <NMI_Handler>:
 80005e4:	4770      	bx	lr

080005e6 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 80005e6:	e7fe      	b.n	80005e6 <HardFault_Handler>

080005e8 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 80005e8:	e7fe      	b.n	80005e8 <MemManage_Handler>

080005ea <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 80005ea:	e7fe      	b.n	80005ea <BusFault_Handler>

080005ec <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 80005ec:	e7fe      	b.n	80005ec <UsageFault_Handler>

080005ee <SVC_Handler>:
 80005ee:	4770      	bx	lr

080005f0 <DebugMon_Handler>:
 80005f0:	4770      	bx	lr

080005f2 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 80005f2:	4770      	bx	lr

080005f4 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80005f4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005f6:	f003 fb07 	bl	8003c08 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005fa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
  HAL_SYSTICK_IRQHandler();
 80005fe:	f003 bad0 	b.w	8003ba2 <HAL_SYSTICK_IRQHandler>
	...

08000604 <OTG_FS_IRQHandler>:
void OTG_FS_IRQHandler(void)
{
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000604:	4801      	ldr	r0, [pc, #4]	; (800060c <OTG_FS_IRQHandler+0x8>)
 8000606:	f002 bdaf 	b.w	8003168 <HAL_PCD_IRQHandler>
 800060a:	bf00      	nop
 800060c:	200008c4 	.word	0x200008c4

08000610 <HAL_MspInit>:

/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000610:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000612:	2003      	movs	r0, #3
 8000614:	f003 fa50 	bl	8003ab8 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8000618:	2200      	movs	r2, #0
 800061a:	4611      	mov	r1, r2
 800061c:	f06f 000b 	mvn.w	r0, #11
 8000620:	f003 fa5c 	bl	8003adc <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8000624:	2200      	movs	r2, #0
 8000626:	4611      	mov	r1, r2
 8000628:	f06f 000a 	mvn.w	r0, #10
 800062c:	f003 fa56 	bl	8003adc <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8000630:	2200      	movs	r2, #0
 8000632:	4611      	mov	r1, r2
 8000634:	f06f 0009 	mvn.w	r0, #9
 8000638:	f003 fa50 	bl	8003adc <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 800063c:	2200      	movs	r2, #0
 800063e:	4611      	mov	r1, r2
 8000640:	f06f 0004 	mvn.w	r0, #4
 8000644:	f003 fa4a 	bl	8003adc <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8000648:	2200      	movs	r2, #0
 800064a:	4611      	mov	r1, r2
 800064c:	f06f 0003 	mvn.w	r0, #3
 8000650:	f003 fa44 	bl	8003adc <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8000654:	2200      	movs	r2, #0
 8000656:	4611      	mov	r1, r2
 8000658:	f06f 0001 	mvn.w	r0, #1
 800065c:	f003 fa3e 	bl	8003adc <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8000660:	2200      	movs	r2, #0
 8000662:	4611      	mov	r1, r2
 8000664:	f04f 30ff 	mov.w	r0, #4294967295

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000668:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800066c:	f003 ba36 	b.w	8003adc <HAL_NVIC_SetPriority>

08000670 <buf_read>:
 * pb_istream_t implementation *
 *******************************/

static bool checkreturn buf_read(pb_istream_t *stream, pb_byte_t *buf, size_t count)
{
    const pb_byte_t *source = (const pb_byte_t*)stream->state;
 8000670:	6843      	ldr	r3, [r0, #4]
    stream->state = (pb_byte_t*)stream->state + count;
 8000672:	441a      	add	r2, r3
 8000674:	6042      	str	r2, [r0, #4]
    
    if (buf != NULL)
 8000676:	b139      	cbz	r1, 8000688 <buf_read+0x18>
 8000678:	3901      	subs	r1, #1
    {
        while (count--)
 800067a:	4293      	cmp	r3, r2
 800067c:	d004      	beq.n	8000688 <buf_read+0x18>
            *buf++ = *source++;
 800067e:	f813 0b01 	ldrb.w	r0, [r3], #1
 8000682:	f801 0f01 	strb.w	r0, [r1, #1]!
 8000686:	e7f8      	b.n	800067a <buf_read+0xa>
    }
    
    return true;
}
 8000688:	2001      	movs	r0, #1
 800068a:	4770      	bx	lr

0800068c <pb_readbyte>:

/* Read a single byte from input stream. buf may not be NULL.
 * This is an optimization for the varint decoding. */
static bool checkreturn pb_readbyte(pb_istream_t *stream, pb_byte_t *buf)
{
    if (stream->bytes_left == 0)
 800068c:	6883      	ldr	r3, [r0, #8]
}

/* Read a single byte from input stream. buf may not be NULL.
 * This is an optimization for the varint decoding. */
static bool checkreturn pb_readbyte(pb_istream_t *stream, pb_byte_t *buf)
{
 800068e:	b510      	push	{r4, lr}
 8000690:	4604      	mov	r4, r0
    if (stream->bytes_left == 0)
 8000692:	b93b      	cbnz	r3, 80006a4 <pb_readbyte+0x18>
        PB_RETURN_ERROR(stream, "end-of-stream");
 8000694:	68c2      	ldr	r2, [r0, #12]
 8000696:	490b      	ldr	r1, [pc, #44]	; (80006c4 <pb_readbyte+0x38>)
 8000698:	2a00      	cmp	r2, #0
 800069a:	bf08      	it	eq
 800069c:	460a      	moveq	r2, r1
 800069e:	60c2      	str	r2, [r0, #12]
 80006a0:	4618      	mov	r0, r3
 80006a2:	bd10      	pop	{r4, pc}

#ifndef PB_BUFFER_ONLY
    if (!stream->callback(stream, buf, 1))
 80006a4:	6803      	ldr	r3, [r0, #0]
 80006a6:	2201      	movs	r2, #1
 80006a8:	4798      	blx	r3
 80006aa:	b930      	cbnz	r0, 80006ba <pb_readbyte+0x2e>
        PB_RETURN_ERROR(stream, "io error");
 80006ac:	68e3      	ldr	r3, [r4, #12]
 80006ae:	4a06      	ldr	r2, [pc, #24]	; (80006c8 <pb_readbyte+0x3c>)
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	bf08      	it	eq
 80006b4:	4613      	moveq	r3, r2
 80006b6:	60e3      	str	r3, [r4, #12]
 80006b8:	bd10      	pop	{r4, pc}
#else
    *buf = *(const pb_byte_t*)stream->state;
    stream->state = (pb_byte_t*)stream->state + 1;
#endif

    stream->bytes_left--;
 80006ba:	68a3      	ldr	r3, [r4, #8]
 80006bc:	3b01      	subs	r3, #1
 80006be:	60a3      	str	r3, [r4, #8]
    
    return true;    
}
 80006c0:	bd10      	pop	{r4, pc}
 80006c2:	bf00      	nop
 80006c4:	08004483 	.word	0x08004483
 80006c8:	08004491 	.word	0x08004491

080006cc <pb_decode_varint32>:
/********************
 * Helper functions *
 ********************/

static bool checkreturn pb_decode_varint32(pb_istream_t *stream, uint32_t *dest)
{
 80006cc:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80006d0:	4688      	mov	r8, r1
    pb_byte_t byte;
    uint32_t result;
    
    if (!pb_readbyte(stream, &byte))
 80006d2:	f10d 0107 	add.w	r1, sp, #7
/********************
 * Helper functions *
 ********************/

static bool checkreturn pb_decode_varint32(pb_istream_t *stream, uint32_t *dest)
{
 80006d6:	4607      	mov	r7, r0
    pb_byte_t byte;
    uint32_t result;
    
    if (!pb_readbyte(stream, &byte))
 80006d8:	f7ff ffd8 	bl	800068c <pb_readbyte>
 80006dc:	4605      	mov	r5, r0
 80006de:	b1f0      	cbz	r0, 800071e <pb_decode_varint32+0x52>
        return false;
    
    if ((byte & 0x80) == 0)
 80006e0:	f89d 4007 	ldrb.w	r4, [sp, #7]
 80006e4:	0622      	lsls	r2, r4, #24
 80006e6:	d51c      	bpl.n	8000722 <pb_decode_varint32+0x56>
    }
    else
    {
        /* Multibyte case */
        uint_fast8_t bitpos = 7;
        result = byte & 0x7F;
 80006e8:	f004 047f 	and.w	r4, r4, #127	; 0x7f
        result = byte;
    }
    else
    {
        /* Multibyte case */
        uint_fast8_t bitpos = 7;
 80006ec:	2607      	movs	r6, #7
        do
        {
            if (bitpos >= 32)
                PB_RETURN_ERROR(stream, "varint overflow");
            
            if (!pb_readbyte(stream, &byte))
 80006ee:	f10d 0107 	add.w	r1, sp, #7
 80006f2:	4638      	mov	r0, r7
 80006f4:	f7ff ffca 	bl	800068c <pb_readbyte>
 80006f8:	b188      	cbz	r0, 800071e <pb_decode_varint32+0x52>
                return false;
            
            result |= (uint32_t)(byte & 0x7F) << bitpos;
 80006fa:	f89d 2007 	ldrb.w	r2, [sp, #7]
 80006fe:	f002 037f 	and.w	r3, r2, #127	; 0x7f
 8000702:	40b3      	lsls	r3, r6
 8000704:	431c      	orrs	r4, r3
            bitpos = (uint_fast8_t)(bitpos + 7);
        } while (byte & 0x80);
 8000706:	0613      	lsls	r3, r2, #24
            
            if (!pb_readbyte(stream, &byte))
                return false;
            
            result |= (uint32_t)(byte & 0x7F) << bitpos;
            bitpos = (uint_fast8_t)(bitpos + 7);
 8000708:	f106 0607 	add.w	r6, r6, #7
        } while (byte & 0x80);
 800070c:	d509      	bpl.n	8000722 <pb_decode_varint32+0x56>
        uint_fast8_t bitpos = 7;
        result = byte & 0x7F;
        
        do
        {
            if (bitpos >= 32)
 800070e:	2e23      	cmp	r6, #35	; 0x23
 8000710:	d1ed      	bne.n	80006ee <pb_decode_varint32+0x22>
    uint64_t result = 0;
    
    do
    {
        if (bitpos >= 64)
            PB_RETURN_ERROR(stream, "varint overflow");
 8000712:	68fb      	ldr	r3, [r7, #12]
 8000714:	4a06      	ldr	r2, [pc, #24]	; (8000730 <pb_decode_varint32+0x64>)
 8000716:	2b00      	cmp	r3, #0
 8000718:	bf08      	it	eq
 800071a:	4613      	moveq	r3, r2
 800071c:	60fb      	str	r3, [r7, #12]
 800071e:	2500      	movs	r5, #0
 8000720:	e001      	b.n	8000726 <pb_decode_varint32+0x5a>
            result |= (uint32_t)(byte & 0x7F) << bitpos;
            bitpos = (uint_fast8_t)(bitpos + 7);
        } while (byte & 0x80);
   }
   
   *dest = result;
 8000722:	f8c8 4000 	str.w	r4, [r8]
   return true;
}
 8000726:	4628      	mov	r0, r5
 8000728:	b002      	add	sp, #8
 800072a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800072e:	bf00      	nop
 8000730:	0800449a 	.word	0x0800449a

08000734 <pb_field_set_to_default>:
    return false;
}

/* Initialize message fields to default values, recursively */
static void pb_field_set_to_default(pb_field_iter_t *iter)
{
 8000734:	b570      	push	{r4, r5, r6, lr}
    pb_type_t type;
    type = iter->pos->type;
 8000736:	6841      	ldr	r1, [r0, #4]
 8000738:	784a      	ldrb	r2, [r1, #1]
    return false;
}

/* Initialize message fields to default values, recursively */
static void pb_field_set_to_default(pb_field_iter_t *iter)
{
 800073a:	4603      	mov	r3, r0
    pb_type_t type;
    type = iter->pos->type;
    
    if (PB_LTYPE(type) == PB_LTYPE_EXTENSION)
 800073c:	f002 000f 	and.w	r0, r2, #15
 8000740:	2808      	cmp	r0, #8
    return false;
}

/* Initialize message fields to default values, recursively */
static void pb_field_set_to_default(pb_field_iter_t *iter)
{
 8000742:	b086      	sub	sp, #24
    pb_type_t type;
    type = iter->pos->type;
    
    if (PB_LTYPE(type) == PB_LTYPE_EXTENSION)
 8000744:	d11e      	bne.n	8000784 <pb_field_set_to_default+0x50>
    {
        pb_extension_t *ext = *(pb_extension_t* const *)iter->pData;
 8000746:	691b      	ldr	r3, [r3, #16]
 8000748:	681c      	ldr	r4, [r3, #0]
        while (ext != NULL)
        {
            pb_field_iter_t ext_iter;
            ext->found = false;
 800074a:	2600      	movs	r6, #0
    type = iter->pos->type;
    
    if (PB_LTYPE(type) == PB_LTYPE_EXTENSION)
    {
        pb_extension_t *ext = *(pb_extension_t* const *)iter->pData;
        while (ext != NULL)
 800074c:	2c00      	cmp	r4, #0
 800074e:	d047      	beq.n	80007e0 <pb_field_set_to_default+0xac>
static void iter_from_extension(pb_field_iter_t *iter, pb_extension_t *extension)
{
    /* Fake a field iterator for the extension field.
     * It is not actually safe to advance this iterator, but decode_field
     * will not even try to. */
    const pb_field_t *field = (const pb_field_t*)extension->type->arg;
 8000750:	6823      	ldr	r3, [r4, #0]
    (void)pb_field_iter_begin(iter, field, extension->dest);
 8000752:	6862      	ldr	r2, [r4, #4]
static void iter_from_extension(pb_field_iter_t *iter, pb_extension_t *extension)
{
    /* Fake a field iterator for the extension field.
     * It is not actually safe to advance this iterator, but decode_field
     * will not even try to. */
    const pb_field_t *field = (const pb_field_t*)extension->type->arg;
 8000754:	689d      	ldr	r5, [r3, #8]
    {
        pb_extension_t *ext = *(pb_extension_t* const *)iter->pData;
        while (ext != NULL)
        {
            pb_field_iter_t ext_iter;
            ext->found = false;
 8000756:	7326      	strb	r6, [r4, #12]
{
    /* Fake a field iterator for the extension field.
     * It is not actually safe to advance this iterator, but decode_field
     * will not even try to. */
    const pb_field_t *field = (const pb_field_t*)extension->type->arg;
    (void)pb_field_iter_begin(iter, field, extension->dest);
 8000758:	4629      	mov	r1, r5
 800075a:	4668      	mov	r0, sp
 800075c:	f000 fc7f 	bl	800105e <pb_field_iter_begin>
    iter->pData = extension->dest;
 8000760:	6863      	ldr	r3, [r4, #4]
 8000762:	9304      	str	r3, [sp, #16]
    iter->pSize = &extension->found;
 8000764:	f104 030c 	add.w	r3, r4, #12
 8000768:	9305      	str	r3, [sp, #20]
    
    if (PB_ATYPE(field->type) == PB_ATYPE_POINTER)
 800076a:	786b      	ldrb	r3, [r5, #1]
 800076c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8000770:	2b80      	cmp	r3, #128	; 0x80
    {
        /* For pointer extensions, the pointer is stored directly
         * in the extension structure. This avoids having an extra
         * indirection. */
        iter->pData = &extension->dest;
 8000772:	bf08      	it	eq
 8000774:	1d23      	addeq	r3, r4, #4
        while (ext != NULL)
        {
            pb_field_iter_t ext_iter;
            ext->found = false;
            iter_from_extension(&ext_iter, ext);
            pb_field_set_to_default(&ext_iter);
 8000776:	4668      	mov	r0, sp
    if (PB_ATYPE(field->type) == PB_ATYPE_POINTER)
    {
        /* For pointer extensions, the pointer is stored directly
         * in the extension structure. This avoids having an extra
         * indirection. */
        iter->pData = &extension->dest;
 8000778:	bf08      	it	eq
 800077a:	9304      	streq	r3, [sp, #16]
        while (ext != NULL)
        {
            pb_field_iter_t ext_iter;
            ext->found = false;
            iter_from_extension(&ext_iter, ext);
            pb_field_set_to_default(&ext_iter);
 800077c:	f7ff ffda 	bl	8000734 <pb_field_set_to_default>
            ext = ext->next;
 8000780:	68a4      	ldr	r4, [r4, #8]
 8000782:	e7e3      	b.n	800074c <pb_field_set_to_default+0x18>
        }
    }
    else if (PB_ATYPE(type) == PB_ATYPE_STATIC)
 8000784:	f012 00c0 	ands.w	r0, r2, #192	; 0xc0
 8000788:	d10b      	bne.n	80007a2 <pb_field_set_to_default+0x6e>
    {
        bool init_data = true;
        if (PB_HTYPE(type) == PB_HTYPE_OPTIONAL)
 800078a:	f002 0430 	and.w	r4, r2, #48	; 0x30
 800078e:	2c10      	cmp	r4, #16
 8000790:	d102      	bne.n	8000798 <pb_field_set_to_default+0x64>
        {
            /* Set has_field to false. Still initialize the optional field
             * itself also. */
            *(bool*)iter->pSize = false;
 8000792:	695a      	ldr	r2, [r3, #20]
 8000794:	7010      	strb	r0, [r2, #0]
 8000796:	e00e      	b.n	80007b6 <pb_field_set_to_default+0x82>
        }
        else if (PB_HTYPE(type) == PB_HTYPE_REPEATED ||
 8000798:	0694      	lsls	r4, r2, #26
 800079a:	d50c      	bpl.n	80007b6 <pb_field_set_to_default+0x82>
                 PB_HTYPE(type) == PB_HTYPE_ONEOF)
        {
            /* REPEATED: Set array count to 0, no need to initialize contents.
               ONEOF: Set which_field to 0. */
            *(pb_size_t*)iter->pSize = 0;
 800079c:	695b      	ldr	r3, [r3, #20]
 800079e:	7018      	strb	r0, [r3, #0]
 80007a0:	e01e      	b.n	80007e0 <pb_field_set_to_default+0xac>
                /* Initialize to zeros */
                memset(iter->pData, 0, iter->pos->data_size);
            }
        }
    }
    else if (PB_ATYPE(type) == PB_ATYPE_POINTER)
 80007a2:	2880      	cmp	r0, #128	; 0x80
 80007a4:	d11c      	bne.n	80007e0 <pb_field_set_to_default+0xac>
    {
        /* Initialize the pointer to NULL. */
        *(void**)iter->pData = NULL;
 80007a6:	6918      	ldr	r0, [r3, #16]
 80007a8:	2100      	movs	r1, #0
        
        /* Initialize array count to 0. */
        if (PB_HTYPE(type) == PB_HTYPE_REPEATED ||
 80007aa:	0692      	lsls	r2, r2, #26
        }
    }
    else if (PB_ATYPE(type) == PB_ATYPE_POINTER)
    {
        /* Initialize the pointer to NULL. */
        *(void**)iter->pData = NULL;
 80007ac:	6001      	str	r1, [r0, #0]
        
        /* Initialize array count to 0. */
        if (PB_HTYPE(type) == PB_HTYPE_REPEATED ||
 80007ae:	d517      	bpl.n	80007e0 <pb_field_set_to_default+0xac>
            PB_HTYPE(type) == PB_HTYPE_ONEOF)
        {
            *(pb_size_t*)iter->pSize = 0;
 80007b0:	695b      	ldr	r3, [r3, #20]
 80007b2:	7019      	strb	r1, [r3, #0]
    }
    else if (PB_ATYPE(type) == PB_ATYPE_CALLBACK)
    {
        /* Don't overwrite callback */
    }
}
 80007b4:	e014      	b.n	80007e0 <pb_field_set_to_default+0xac>
            init_data = false;
        }

        if (init_data)
        {
            if (PB_LTYPE(iter->pos->type) == PB_LTYPE_SUBMESSAGE)
 80007b6:	784a      	ldrb	r2, [r1, #1]
 80007b8:	f8d1 4006 	ldr.w	r4, [r1, #6]
 80007bc:	f002 020f 	and.w	r2, r2, #15
 80007c0:	2a07      	cmp	r2, #7
 80007c2:	d104      	bne.n	80007ce <pb_field_set_to_default+0x9a>
            {
                /* Initialize submessage to defaults */
                pb_message_set_to_defaults((const pb_field_t *) iter->pos->ptr, iter->pData);
 80007c4:	6919      	ldr	r1, [r3, #16]
 80007c6:	4620      	mov	r0, r4
 80007c8:	f000 f80c 	bl	80007e4 <pb_message_set_to_defaults>
 80007cc:	e008      	b.n	80007e0 <pb_field_set_to_default+0xac>
 80007ce:	790a      	ldrb	r2, [r1, #4]
 80007d0:	6918      	ldr	r0, [r3, #16]
            }
            else if (iter->pos->ptr != NULL)
            {
                /* Initialize to default value */
                memcpy(iter->pData, iter->pos->ptr, iter->pos->data_size);
 80007d2:	4621      	mov	r1, r4
            if (PB_LTYPE(iter->pos->type) == PB_LTYPE_SUBMESSAGE)
            {
                /* Initialize submessage to defaults */
                pb_message_set_to_defaults((const pb_field_t *) iter->pos->ptr, iter->pData);
            }
            else if (iter->pos->ptr != NULL)
 80007d4:	b114      	cbz	r4, 80007dc <pb_field_set_to_default+0xa8>
            {
                /* Initialize to default value */
                memcpy(iter->pData, iter->pos->ptr, iter->pos->data_size);
 80007d6:	f003 fcd9 	bl	800418c <memcpy>
 80007da:	e001      	b.n	80007e0 <pb_field_set_to_default+0xac>
            }
            else
            {
                /* Initialize to zeros */
                memset(iter->pData, 0, iter->pos->data_size);
 80007dc:	f003 fce1 	bl	80041a2 <memset>
    }
    else if (PB_ATYPE(type) == PB_ATYPE_CALLBACK)
    {
        /* Don't overwrite callback */
    }
}
 80007e0:	b006      	add	sp, #24
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <pb_message_set_to_defaults>:

static void pb_message_set_to_defaults(const pb_field_t fields[], void *dest_struct)
{
 80007e4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    pb_field_iter_t iter;

    if (!pb_field_iter_begin(&iter, fields, dest_struct))
 80007e6:	460a      	mov	r2, r1
 80007e8:	4601      	mov	r1, r0
 80007ea:	4668      	mov	r0, sp
 80007ec:	f000 fc37 	bl	800105e <pb_field_iter_begin>
 80007f0:	b130      	cbz	r0, 8000800 <pb_message_set_to_defaults+0x1c>
        return; /* Empty message type */
    
    do
    {
        pb_field_set_to_default(&iter);
 80007f2:	4668      	mov	r0, sp
 80007f4:	f7ff ff9e 	bl	8000734 <pb_field_set_to_default>
    } while (pb_field_iter_next(&iter));
 80007f8:	4668      	mov	r0, sp
 80007fa:	f000 fc41 	bl	8001080 <pb_field_iter_next>
 80007fe:	e7f7      	b.n	80007f0 <pb_message_set_to_defaults+0xc>
}
 8000800:	b007      	add	sp, #28
 8000802:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08000808 <pb_read>:
    
    return true;
}

bool checkreturn pb_read(pb_istream_t *stream, pb_byte_t *buf, size_t count)
{
 8000808:	b530      	push	{r4, r5, lr}
 800080a:	4604      	mov	r4, r0
 800080c:	b085      	sub	sp, #20
 800080e:	4615      	mov	r5, r2
#ifndef PB_BUFFER_ONLY
	if (buf == NULL && stream->callback != buf_read)
 8000810:	b999      	cbnz	r1, 800083a <pb_read+0x32>
 8000812:	6802      	ldr	r2, [r0, #0]
 8000814:	4b17      	ldr	r3, [pc, #92]	; (8000874 <pb_read+0x6c>)
 8000816:	429a      	cmp	r2, r3
 8000818:	d00f      	beq.n	800083a <pb_read+0x32>
	{
		/* Skip input bytes */
		pb_byte_t tmp[16];
		while (count > 16)
 800081a:	2d10      	cmp	r5, #16
 800081c:	d907      	bls.n	800082e <pb_read+0x26>
		{
			if (!pb_read(stream, tmp, 16))
 800081e:	2210      	movs	r2, #16
 8000820:	4669      	mov	r1, sp
 8000822:	4620      	mov	r0, r4
 8000824:	f7ff fff0 	bl	8000808 <pb_read>
 8000828:	b308      	cbz	r0, 800086e <pb_read+0x66>
				return false;
			
			count -= 16;
 800082a:	3d10      	subs	r5, #16
 800082c:	e7f5      	b.n	800081a <pb_read+0x12>
		}
		
		return pb_read(stream, tmp, count);
 800082e:	462a      	mov	r2, r5
 8000830:	4669      	mov	r1, sp
 8000832:	4620      	mov	r0, r4
 8000834:	f7ff ffe8 	bl	8000808 <pb_read>
 8000838:	e019      	b.n	800086e <pb_read+0x66>
	}
#endif

    if (stream->bytes_left < count)
 800083a:	68a3      	ldr	r3, [r4, #8]
 800083c:	429d      	cmp	r5, r3
 800083e:	d907      	bls.n	8000850 <pb_read+0x48>
        PB_RETURN_ERROR(stream, "end-of-stream");
 8000840:	68e3      	ldr	r3, [r4, #12]
 8000842:	4a0d      	ldr	r2, [pc, #52]	; (8000878 <pb_read+0x70>)
 8000844:	2b00      	cmp	r3, #0
 8000846:	bf08      	it	eq
 8000848:	4613      	moveq	r3, r2
 800084a:	60e3      	str	r3, [r4, #12]
 800084c:	2000      	movs	r0, #0
 800084e:	e00e      	b.n	800086e <pb_read+0x66>
    
#ifndef PB_BUFFER_ONLY
    if (!stream->callback(stream, buf, count))
 8000850:	6823      	ldr	r3, [r4, #0]
 8000852:	462a      	mov	r2, r5
 8000854:	4620      	mov	r0, r4
 8000856:	4798      	blx	r3
 8000858:	b930      	cbnz	r0, 8000868 <pb_read+0x60>
        PB_RETURN_ERROR(stream, "io error");
 800085a:	68e3      	ldr	r3, [r4, #12]
 800085c:	4a07      	ldr	r2, [pc, #28]	; (800087c <pb_read+0x74>)
 800085e:	2b00      	cmp	r3, #0
 8000860:	bf08      	it	eq
 8000862:	4613      	moveq	r3, r2
 8000864:	60e3      	str	r3, [r4, #12]
 8000866:	e002      	b.n	800086e <pb_read+0x66>
#else
    if (!buf_read(stream, buf, count))
        return false;
#endif
    
    stream->bytes_left -= count;
 8000868:	68a3      	ldr	r3, [r4, #8]
 800086a:	1b5d      	subs	r5, r3, r5
 800086c:	60a5      	str	r5, [r4, #8]
    return true;
}
 800086e:	b005      	add	sp, #20
 8000870:	bd30      	pop	{r4, r5, pc}
 8000872:	bf00      	nop
 8000874:	08000671 	.word	0x08000671
 8000878:	08004483 	.word	0x08004483
 800087c:	08004491 	.word	0x08004491

08000880 <pb_dec_string>:
    bdest->size = (pb_size_t)size;
    return pb_read(stream, bdest->bytes, size);
}

static bool checkreturn pb_dec_string(pb_istream_t *stream, const pb_field_t *field, void *dest)
{
 8000880:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8000882:	460e      	mov	r6, r1
    uint32_t size;
    size_t alloc_size;
    bool status;
    if (!pb_decode_varint32(stream, &size))
 8000884:	a901      	add	r1, sp, #4
    bdest->size = (pb_size_t)size;
    return pb_read(stream, bdest->bytes, size);
}

static bool checkreturn pb_dec_string(pb_istream_t *stream, const pb_field_t *field, void *dest)
{
 8000886:	4604      	mov	r4, r0
 8000888:	4615      	mov	r5, r2
    uint32_t size;
    size_t alloc_size;
    bool status;
    if (!pb_decode_varint32(stream, &size))
 800088a:	f7ff ff1f 	bl	80006cc <pb_decode_varint32>
 800088e:	b1f8      	cbz	r0, 80008d0 <pb_dec_string+0x50>
        return false;
    
    /* Space for null terminator */
    alloc_size = size + 1;
 8000890:	9a01      	ldr	r2, [sp, #4]
    
    if (alloc_size < size)
 8000892:	1c51      	adds	r1, r2, #1
 8000894:	d302      	bcc.n	800089c <pb_dec_string+0x1c>
        PB_RETURN_ERROR(stream, "size too large");
 8000896:	68e3      	ldr	r3, [r4, #12]
 8000898:	4a0e      	ldr	r2, [pc, #56]	; (80008d4 <pb_dec_string+0x54>)
 800089a:	e006      	b.n	80008aa <pb_dec_string+0x2a>
    
    if (PB_ATYPE(field->type) == PB_ATYPE_POINTER)
 800089c:	7873      	ldrb	r3, [r6, #1]
 800089e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80008a2:	2b80      	cmp	r3, #128	; 0x80
 80008a4:	d107      	bne.n	80008b6 <pb_dec_string+0x36>
    {
#ifndef PB_ENABLE_MALLOC
        PB_RETURN_ERROR(stream, "no malloc support");
 80008a6:	68e3      	ldr	r3, [r4, #12]
 80008a8:	4a0b      	ldr	r2, [pc, #44]	; (80008d8 <pb_dec_string+0x58>)
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	bf08      	it	eq
 80008ae:	4613      	moveq	r3, r2
 80008b0:	60e3      	str	r3, [r4, #12]
 80008b2:	2000      	movs	r0, #0
 80008b4:	e00c      	b.n	80008d0 <pb_dec_string+0x50>
        dest = *(void**)dest;
#endif
    }
    else
    {
        if (alloc_size > field->data_size)
 80008b6:	7933      	ldrb	r3, [r6, #4]
 80008b8:	4299      	cmp	r1, r3
 80008ba:	d902      	bls.n	80008c2 <pb_dec_string+0x42>
            PB_RETURN_ERROR(stream, "string overflow");
 80008bc:	68e3      	ldr	r3, [r4, #12]
 80008be:	4a07      	ldr	r2, [pc, #28]	; (80008dc <pb_dec_string+0x5c>)
 80008c0:	e7f3      	b.n	80008aa <pb_dec_string+0x2a>
    }
    
    status = pb_read(stream, (pb_byte_t*)dest, size);
 80008c2:	4629      	mov	r1, r5
 80008c4:	4620      	mov	r0, r4
 80008c6:	f7ff ff9f 	bl	8000808 <pb_read>
    *((pb_byte_t*)dest + size) = 0;
 80008ca:	9b01      	ldr	r3, [sp, #4]
 80008cc:	2200      	movs	r2, #0
 80008ce:	54ea      	strb	r2, [r5, r3]
    return status;
}
 80008d0:	b002      	add	sp, #8
 80008d2:	bd70      	pop	{r4, r5, r6, pc}
 80008d4:	080044aa 	.word	0x080044aa
 80008d8:	080044b9 	.word	0x080044b9
 80008dc:	080044cb 	.word	0x080044cb

080008e0 <pb_dec_bytes>:
    PB_UNUSED(field);
    return pb_decode_fixed64(stream, dest);
}

static bool checkreturn pb_dec_bytes(pb_istream_t *stream, const pb_field_t *field, void *dest)
{
 80008e0:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80008e2:	460e      	mov	r6, r1
    uint32_t size;
    size_t alloc_size;
    pb_bytes_array_t *bdest;
    
    if (!pb_decode_varint32(stream, &size))
 80008e4:	a901      	add	r1, sp, #4
    PB_UNUSED(field);
    return pb_decode_fixed64(stream, dest);
}

static bool checkreturn pb_dec_bytes(pb_istream_t *stream, const pb_field_t *field, void *dest)
{
 80008e6:	4604      	mov	r4, r0
 80008e8:	4615      	mov	r5, r2
    uint32_t size;
    size_t alloc_size;
    pb_bytes_array_t *bdest;
    
    if (!pb_decode_varint32(stream, &size))
 80008ea:	f7ff feef 	bl	80006cc <pb_decode_varint32>
 80008ee:	b300      	cbz	r0, 8000932 <pb_dec_bytes+0x52>
        return false;
    
    if (size > PB_SIZE_MAX)
 80008f0:	9a01      	ldr	r2, [sp, #4]
 80008f2:	2aff      	cmp	r2, #255	; 0xff
 80008f4:	d814      	bhi.n	8000920 <pb_dec_bytes+0x40>
        PB_RETURN_ERROR(stream, "bytes overflow");
    
    alloc_size = PB_BYTES_ARRAY_T_ALLOCSIZE(size);
    if (size > alloc_size)
 80008f6:	1c51      	adds	r1, r2, #1
 80008f8:	d307      	bcc.n	800090a <pb_dec_bytes+0x2a>
        PB_RETURN_ERROR(stream, "size too large");
 80008fa:	68e3      	ldr	r3, [r4, #12]
 80008fc:	4a0e      	ldr	r2, [pc, #56]	; (8000938 <pb_dec_bytes+0x58>)
 80008fe:	2b00      	cmp	r3, #0
 8000900:	bf08      	it	eq
 8000902:	4613      	moveq	r3, r2
 8000904:	60e3      	str	r3, [r4, #12]
 8000906:	2000      	movs	r0, #0
 8000908:	e013      	b.n	8000932 <pb_dec_bytes+0x52>
    
    if (PB_ATYPE(field->type) == PB_ATYPE_POINTER)
 800090a:	7873      	ldrb	r3, [r6, #1]
 800090c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8000910:	2b80      	cmp	r3, #128	; 0x80
 8000912:	d102      	bne.n	800091a <pb_dec_bytes+0x3a>
    {
#ifndef PB_ENABLE_MALLOC
        PB_RETURN_ERROR(stream, "no malloc support");
 8000914:	68e3      	ldr	r3, [r4, #12]
 8000916:	4a09      	ldr	r2, [pc, #36]	; (800093c <pb_dec_bytes+0x5c>)
 8000918:	e7f1      	b.n	80008fe <pb_dec_bytes+0x1e>
        bdest = *(pb_bytes_array_t**)dest;
#endif
    }
    else
    {
        if (alloc_size > field->data_size)
 800091a:	7933      	ldrb	r3, [r6, #4]
 800091c:	4299      	cmp	r1, r3
 800091e:	d902      	bls.n	8000926 <pb_dec_bytes+0x46>
            PB_RETURN_ERROR(stream, "bytes overflow");
 8000920:	68e3      	ldr	r3, [r4, #12]
 8000922:	4a07      	ldr	r2, [pc, #28]	; (8000940 <pb_dec_bytes+0x60>)
 8000924:	e7eb      	b.n	80008fe <pb_dec_bytes+0x1e>
        bdest = (pb_bytes_array_t*)dest;
    }

    bdest->size = (pb_size_t)size;
 8000926:	4629      	mov	r1, r5
    return pb_read(stream, bdest->bytes, size);
 8000928:	4620      	mov	r0, r4
        if (alloc_size > field->data_size)
            PB_RETURN_ERROR(stream, "bytes overflow");
        bdest = (pb_bytes_array_t*)dest;
    }

    bdest->size = (pb_size_t)size;
 800092a:	f801 2b01 	strb.w	r2, [r1], #1
    return pb_read(stream, bdest->bytes, size);
 800092e:	f7ff ff6b 	bl	8000808 <pb_read>
}
 8000932:	b002      	add	sp, #8
 8000934:	bd70      	pop	{r4, r5, r6, pc}
 8000936:	bf00      	nop
 8000938:	080044aa 	.word	0x080044aa
 800093c:	080044b9 	.word	0x080044b9
 8000940:	080044db 	.word	0x080044db

08000944 <pb_istream_from_buffer>:
    
    return true;    
}

pb_istream_t pb_istream_from_buffer(const pb_byte_t *buf, size_t bufsize)
{
 8000944:	b510      	push	{r4, lr}
    stream.state = state.state;
    stream.bytes_left = bufsize;
#ifndef PB_NO_ERRMSG
    stream.errmsg = NULL;
#endif
    return stream;
 8000946:	6082      	str	r2, [r0, #8]
 8000948:	4c02      	ldr	r4, [pc, #8]	; (8000954 <pb_istream_from_buffer+0x10>)
 800094a:	6004      	str	r4, [r0, #0]
 800094c:	2200      	movs	r2, #0
 800094e:	6041      	str	r1, [r0, #4]
 8000950:	60c2      	str	r2, [r0, #12]
}
 8000952:	bd10      	pop	{r4, pc}
 8000954:	08000671 	.word	0x08000671

08000958 <pb_decode_varint>:
   *dest = result;
   return true;
}

bool checkreturn pb_decode_varint(pb_istream_t *stream, uint64_t *dest)
{
 8000958:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 800095c:	4680      	mov	r8, r0
 800095e:	468a      	mov	sl, r1
    pb_byte_t byte;
    uint_fast8_t bitpos = 0;
    uint64_t result = 0;
 8000960:	2600      	movs	r6, #0
 8000962:	2700      	movs	r7, #0
}

bool checkreturn pb_decode_varint(pb_istream_t *stream, uint64_t *dest)
{
    pb_byte_t byte;
    uint_fast8_t bitpos = 0;
 8000964:	2400      	movs	r4, #0
    do
    {
        if (bitpos >= 64)
            PB_RETURN_ERROR(stream, "varint overflow");
        
        if (!pb_readbyte(stream, &byte))
 8000966:	f10d 0107 	add.w	r1, sp, #7
 800096a:	4640      	mov	r0, r8
 800096c:	f7ff fe8e 	bl	800068c <pb_readbyte>
 8000970:	4605      	mov	r5, r0
 8000972:	b1f0      	cbz	r0, 80009b2 <pb_decode_varint+0x5a>
            return false;

        result |= (uint64_t)(byte & 0x7F) << bitpos;
 8000974:	f89d 9007 	ldrb.w	r9, [sp, #7]
 8000978:	4622      	mov	r2, r4
 800097a:	f009 007f 	and.w	r0, r9, #127	; 0x7f
 800097e:	2100      	movs	r1, #0
 8000980:	f7ff fc22 	bl	80001c8 <__aeabi_llsl>
        bitpos = (uint_fast8_t)(bitpos + 7);
    } while (byte & 0x80);
 8000984:	f019 0f80 	tst.w	r9, #128	; 0x80
            PB_RETURN_ERROR(stream, "varint overflow");
        
        if (!pb_readbyte(stream, &byte))
            return false;

        result |= (uint64_t)(byte & 0x7F) << bitpos;
 8000988:	ea46 0600 	orr.w	r6, r6, r0
 800098c:	ea47 0701 	orr.w	r7, r7, r1
        bitpos = (uint_fast8_t)(bitpos + 7);
 8000990:	f104 0407 	add.w	r4, r4, #7
    } while (byte & 0x80);
 8000994:	d00b      	beq.n	80009ae <pb_decode_varint+0x56>
    uint_fast8_t bitpos = 0;
    uint64_t result = 0;
    
    do
    {
        if (bitpos >= 64)
 8000996:	2c46      	cmp	r4, #70	; 0x46
 8000998:	d1e5      	bne.n	8000966 <pb_decode_varint+0xe>
            PB_RETURN_ERROR(stream, "varint overflow");
 800099a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800099e:	4a07      	ldr	r2, [pc, #28]	; (80009bc <pb_decode_varint+0x64>)
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	bf08      	it	eq
 80009a4:	4613      	moveq	r3, r2
 80009a6:	f8c8 300c 	str.w	r3, [r8, #12]
 80009aa:	2500      	movs	r5, #0
 80009ac:	e001      	b.n	80009b2 <pb_decode_varint+0x5a>

        result |= (uint64_t)(byte & 0x7F) << bitpos;
        bitpos = (uint_fast8_t)(bitpos + 7);
    } while (byte & 0x80);
    
    *dest = result;
 80009ae:	e9ca 6700 	strd	r6, r7, [sl]
    return true;
}
 80009b2:	4628      	mov	r0, r5
 80009b4:	b002      	add	sp, #8
 80009b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009ba:	bf00      	nop
 80009bc:	0800449a 	.word	0x0800449a

080009c0 <pb_dec_uvarint>:
    
    return true;
}

static bool checkreturn pb_dec_uvarint(pb_istream_t *stream, const pb_field_t *field, void *dest)
{
 80009c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80009c2:	460c      	mov	r4, r1
    uint64_t value, clamped;
    if (!pb_decode_varint(stream, &value))
 80009c4:	4669      	mov	r1, sp
    
    return true;
}

static bool checkreturn pb_dec_uvarint(pb_istream_t *stream, const pb_field_t *field, void *dest)
{
 80009c6:	4606      	mov	r6, r0
 80009c8:	4617      	mov	r7, r2
    uint64_t value, clamped;
    if (!pb_decode_varint(stream, &value))
 80009ca:	f7ff ffc5 	bl	8000958 <pb_decode_varint>
 80009ce:	2800      	cmp	r0, #0
 80009d0:	d02c      	beq.n	8000a2c <pb_dec_uvarint+0x6c>
        return false;
    
    /* Cast to the proper field size, while checking for overflows */
    if (field->data_size == sizeof(uint64_t))
 80009d2:	7923      	ldrb	r3, [r4, #4]
 80009d4:	2b08      	cmp	r3, #8
 80009d6:	d104      	bne.n	80009e2 <pb_dec_uvarint+0x22>
        clamped = *(uint64_t*)dest = value;
 80009d8:	e9dd 4500 	ldrd	r4, r5, [sp]
 80009dc:	e9c7 4500 	strd	r4, r5, [r7]
 80009e0:	e017      	b.n	8000a12 <pb_dec_uvarint+0x52>
    else if (field->data_size == sizeof(uint32_t))
 80009e2:	2b04      	cmp	r3, #4
 80009e4:	d103      	bne.n	80009ee <pb_dec_uvarint+0x2e>
        clamped = *(uint32_t*)dest = (uint32_t)value;
 80009e6:	e9dd 4500 	ldrd	r4, r5, [sp]
 80009ea:	603c      	str	r4, [r7, #0]
 80009ec:	e00c      	b.n	8000a08 <pb_dec_uvarint+0x48>
    else if (field->data_size == sizeof(uint_least16_t))
 80009ee:	2b02      	cmp	r3, #2
 80009f0:	d103      	bne.n	80009fa <pb_dec_uvarint+0x3a>
        clamped = *(uint_least16_t*)dest = (uint_least16_t)value;
 80009f2:	9c00      	ldr	r4, [sp, #0]
 80009f4:	803c      	strh	r4, [r7, #0]
 80009f6:	b2a4      	uxth	r4, r4
 80009f8:	e006      	b.n	8000a08 <pb_dec_uvarint+0x48>
    else if (field->data_size == sizeof(uint_least8_t))
 80009fa:	2b01      	cmp	r3, #1
 80009fc:	d106      	bne.n	8000a0c <pb_dec_uvarint+0x4c>
        clamped = *(uint_least8_t*)dest = (uint_least8_t)value;
 80009fe:	e9dd 4500 	ldrd	r4, r5, [sp]
 8000a02:	703c      	strb	r4, [r7, #0]
 8000a04:	f004 04ff 	and.w	r4, r4, #255	; 0xff
 8000a08:	2500      	movs	r5, #0
 8000a0a:	e002      	b.n	8000a12 <pb_dec_uvarint+0x52>
    else
        PB_RETURN_ERROR(stream, "invalid data_size");
 8000a0c:	68f3      	ldr	r3, [r6, #12]
 8000a0e:	4a08      	ldr	r2, [pc, #32]	; (8000a30 <pb_dec_uvarint+0x70>)
 8000a10:	e007      	b.n	8000a22 <pb_dec_uvarint+0x62>
    
    if (clamped != value)
 8000a12:	e9dd 2300 	ldrd	r2, r3, [sp]
 8000a16:	429d      	cmp	r5, r3
 8000a18:	bf08      	it	eq
 8000a1a:	4294      	cmpeq	r4, r2
 8000a1c:	d006      	beq.n	8000a2c <pb_dec_uvarint+0x6c>
        PB_RETURN_ERROR(stream, "integer too large");
 8000a1e:	68f3      	ldr	r3, [r6, #12]
 8000a20:	4a04      	ldr	r2, [pc, #16]	; (8000a34 <pb_dec_uvarint+0x74>)
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	bf08      	it	eq
 8000a26:	4613      	moveq	r3, r2
 8000a28:	60f3      	str	r3, [r6, #12]
 8000a2a:	2000      	movs	r0, #0

    return true;
}
 8000a2c:	b003      	add	sp, #12
 8000a2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a30:	080044ea 	.word	0x080044ea
 8000a34:	080044fc 	.word	0x080044fc

08000a38 <pb_dec_varint>:
    
    return true;
}

static bool checkreturn pb_dec_varint(pb_istream_t *stream, const pb_field_t *field, void *dest)
{
 8000a38:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000a3a:	460c      	mov	r4, r1
    uint64_t value;
    int64_t svalue;
    int64_t clamped;
    if (!pb_decode_varint(stream, &value))
 8000a3c:	4669      	mov	r1, sp
    
    return true;
}

static bool checkreturn pb_dec_varint(pb_istream_t *stream, const pb_field_t *field, void *dest)
{
 8000a3e:	4606      	mov	r6, r0
 8000a40:	4617      	mov	r7, r2
    uint64_t value;
    int64_t svalue;
    int64_t clamped;
    if (!pb_decode_varint(stream, &value))
 8000a42:	f7ff ff89 	bl	8000958 <pb_decode_varint>
 8000a46:	b348      	cbz	r0, 8000a9c <pb_dec_varint+0x64>
     * be cast as int32_t, instead of the int64_t that should be used when
     * encoding. Previous nanopb versions had a bug in encoding. In order to
     * not break decoding of such messages, we cast <=32 bit fields to
     * int32_t first to get the sign correct.
     */
    if (field->data_size == sizeof(int64_t))
 8000a48:	7922      	ldrb	r2, [r4, #4]
 8000a4a:	2a08      	cmp	r2, #8
 8000a4c:	d104      	bne.n	8000a58 <pb_dec_varint+0x20>
    else
        svalue = (int32_t)value;

    /* Cast to the proper field size, while checking for overflows */
    if (field->data_size == sizeof(int64_t))
        clamped = *(int64_t*)dest = svalue;
 8000a4e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8000a52:	e9c7 2300 	strd	r2, r3, [r7]
 8000a56:	e021      	b.n	8000a9c <pb_dec_varint+0x64>
     * int32_t first to get the sign correct.
     */
    if (field->data_size == sizeof(int64_t))
        svalue = (int64_t)value;
    else
        svalue = (int32_t)value;
 8000a58:	9b00      	ldr	r3, [sp, #0]

    /* Cast to the proper field size, while checking for overflows */
    if (field->data_size == sizeof(int64_t))
        clamped = *(int64_t*)dest = svalue;
    else if (field->data_size == sizeof(int32_t))
 8000a5a:	2a04      	cmp	r2, #4
     * int32_t first to get the sign correct.
     */
    if (field->data_size == sizeof(int64_t))
        svalue = (int64_t)value;
    else
        svalue = (int32_t)value;
 8000a5c:	461c      	mov	r4, r3
 8000a5e:	ea4f 75e3 	mov.w	r5, r3, asr #31

    /* Cast to the proper field size, while checking for overflows */
    if (field->data_size == sizeof(int64_t))
        clamped = *(int64_t*)dest = svalue;
    else if (field->data_size == sizeof(int32_t))
 8000a62:	d101      	bne.n	8000a68 <pb_dec_varint+0x30>
        clamped = *(int32_t*)dest = (int32_t)svalue;
 8000a64:	603b      	str	r3, [r7, #0]
 8000a66:	e019      	b.n	8000a9c <pb_dec_varint+0x64>
    else if (field->data_size == sizeof(int_least16_t))
 8000a68:	2a02      	cmp	r2, #2
 8000a6a:	d103      	bne.n	8000a74 <pb_dec_varint+0x3c>
        clamped = *(int_least16_t*)dest = (int_least16_t)svalue;
 8000a6c:	b21b      	sxth	r3, r3
 8000a6e:	803b      	strh	r3, [r7, #0]
 8000a70:	b21a      	sxth	r2, r3
 8000a72:	e004      	b.n	8000a7e <pb_dec_varint+0x46>
    else if (field->data_size == sizeof(int_least8_t))
 8000a74:	2a01      	cmp	r2, #1
 8000a76:	d10a      	bne.n	8000a8e <pb_dec_varint+0x56>
        clamped = *(int_least8_t*)dest = (int_least8_t)svalue;
 8000a78:	b25b      	sxtb	r3, r3
 8000a7a:	703b      	strb	r3, [r7, #0]
 8000a7c:	b25a      	sxtb	r2, r3
 8000a7e:	17d3      	asrs	r3, r2, #31
    else
        PB_RETURN_ERROR(stream, "invalid data_size");

    if (clamped != svalue)
 8000a80:	42ab      	cmp	r3, r5
 8000a82:	bf08      	it	eq
 8000a84:	42a2      	cmpeq	r2, r4
 8000a86:	d009      	beq.n	8000a9c <pb_dec_varint+0x64>
        PB_RETURN_ERROR(stream, "integer too large");
 8000a88:	68f3      	ldr	r3, [r6, #12]
 8000a8a:	4a05      	ldr	r2, [pc, #20]	; (8000aa0 <pb_dec_varint+0x68>)
 8000a8c:	e001      	b.n	8000a92 <pb_dec_varint+0x5a>
    else if (field->data_size == sizeof(int_least16_t))
        clamped = *(int_least16_t*)dest = (int_least16_t)svalue;
    else if (field->data_size == sizeof(int_least8_t))
        clamped = *(int_least8_t*)dest = (int_least8_t)svalue;
    else
        PB_RETURN_ERROR(stream, "invalid data_size");
 8000a8e:	68f3      	ldr	r3, [r6, #12]
 8000a90:	4a04      	ldr	r2, [pc, #16]	; (8000aa4 <pb_dec_varint+0x6c>)

    if (clamped != svalue)
        PB_RETURN_ERROR(stream, "integer too large");
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	bf08      	it	eq
 8000a96:	4613      	moveq	r3, r2
 8000a98:	60f3      	str	r3, [r6, #12]
 8000a9a:	2000      	movs	r0, #0
    
    return true;
}
 8000a9c:	b003      	add	sp, #12
 8000a9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000aa0:	080044fc 	.word	0x080044fc
 8000aa4:	080044ea 	.word	0x080044ea

08000aa8 <pb_decode_tag>:
    
    return pb_read(stream, NULL, length);
}

bool checkreturn pb_decode_tag(pb_istream_t *stream, pb_wire_type_t *wire_type, uint32_t *tag, bool *eof)
{
 8000aa8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000aaa:	460c      	mov	r4, r1
    uint32_t temp;
    *eof = false;
 8000aac:	2100      	movs	r1, #0
 8000aae:	7019      	strb	r1, [r3, #0]
    *wire_type = (pb_wire_type_t) 0;
 8000ab0:	7021      	strb	r1, [r4, #0]
    *tag = 0;
 8000ab2:	6011      	str	r1, [r2, #0]
    
    if (!pb_decode_varint32(stream, &temp))
 8000ab4:	a901      	add	r1, sp, #4
    
    return pb_read(stream, NULL, length);
}

bool checkreturn pb_decode_tag(pb_istream_t *stream, pb_wire_type_t *wire_type, uint32_t *tag, bool *eof)
{
 8000ab6:	4607      	mov	r7, r0
 8000ab8:	4615      	mov	r5, r2
 8000aba:	461e      	mov	r6, r3
    uint32_t temp;
    *eof = false;
    *wire_type = (pb_wire_type_t) 0;
    *tag = 0;
    
    if (!pb_decode_varint32(stream, &temp))
 8000abc:	f7ff fe06 	bl	80006cc <pb_decode_varint32>
 8000ac0:	b928      	cbnz	r0, 8000ace <pb_decode_tag+0x26>
    {
        if (stream->bytes_left == 0)
 8000ac2:	68bb      	ldr	r3, [r7, #8]
 8000ac4:	b95b      	cbnz	r3, 8000ade <pb_decode_tag+0x36>
            *eof = true;
 8000ac6:	2301      	movs	r3, #1
 8000ac8:	7033      	strb	r3, [r6, #0]

        return false;
 8000aca:	2000      	movs	r0, #0
 8000acc:	e007      	b.n	8000ade <pb_decode_tag+0x36>
    }
    
    if (temp == 0)
 8000ace:	9901      	ldr	r1, [sp, #4]
 8000ad0:	2900      	cmp	r1, #0
 8000ad2:	d0f8      	beq.n	8000ac6 <pb_decode_tag+0x1e>
    {
        *eof = true; /* Special feature: allow 0-terminated messages. */
        return false;
    }
    
    *tag = temp >> 3;
 8000ad4:	08cb      	lsrs	r3, r1, #3
    *wire_type = (pb_wire_type_t)(temp & 7);
 8000ad6:	f001 0107 	and.w	r1, r1, #7
    {
        *eof = true; /* Special feature: allow 0-terminated messages. */
        return false;
    }
    
    *tag = temp >> 3;
 8000ada:	602b      	str	r3, [r5, #0]
    *wire_type = (pb_wire_type_t)(temp & 7);
 8000adc:	7021      	strb	r1, [r4, #0]
    return true;
}
 8000ade:	b003      	add	sp, #12
 8000ae0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08000ae4 <pb_skip_field>:

bool checkreturn pb_skip_field(pb_istream_t *stream, pb_wire_type_t wire_type)
{
 8000ae4:	b513      	push	{r0, r1, r4, lr}
 8000ae6:	4604      	mov	r4, r0
    switch (wire_type)
 8000ae8:	2905      	cmp	r1, #5
 8000aea:	d81e      	bhi.n	8000b2a <pb_skip_field+0x46>
 8000aec:	e8df f001 	tbb	[pc, r1]
 8000af0:	1d110f07 	.word	0x1d110f07
 8000af4:	1b1d      	.short	0x1b1d
    pb_byte_t byte;
    do
    {
        if (!pb_read(stream, &byte, 1))
            return false;
    } while (byte & 0x80);
 8000af6:	f99d 3004 	ldrsb.w	r3, [sp, #4]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	da1c      	bge.n	8000b38 <pb_skip_field+0x54>
bool checkreturn pb_skip_varint(pb_istream_t *stream)
{
    pb_byte_t byte;
    do
    {
        if (!pb_read(stream, &byte, 1))
 8000afe:	2201      	movs	r2, #1
 8000b00:	a901      	add	r1, sp, #4
 8000b02:	4620      	mov	r0, r4
 8000b04:	f7ff fe80 	bl	8000808 <pb_read>
 8000b08:	2800      	cmp	r0, #0
 8000b0a:	d1f4      	bne.n	8000af6 <pb_skip_field+0x12>
 8000b0c:	e014      	b.n	8000b38 <pb_skip_field+0x54>
bool checkreturn pb_skip_field(pb_istream_t *stream, pb_wire_type_t wire_type)
{
    switch (wire_type)
    {
        case PB_WT_VARINT: return pb_skip_varint(stream);
        case PB_WT_64BIT: return pb_read(stream, NULL, 8);
 8000b0e:	2208      	movs	r2, #8
 8000b10:	e004      	b.n	8000b1c <pb_skip_field+0x38>
}

bool checkreturn pb_skip_string(pb_istream_t *stream)
{
    uint32_t length;
    if (!pb_decode_varint32(stream, &length))
 8000b12:	a901      	add	r1, sp, #4
 8000b14:	f7ff fdda 	bl	80006cc <pb_decode_varint32>
 8000b18:	b170      	cbz	r0, 8000b38 <pb_skip_field+0x54>
        return false;
    
    return pb_read(stream, NULL, length);
 8000b1a:	9a01      	ldr	r2, [sp, #4]
 8000b1c:	2100      	movs	r1, #0
 8000b1e:	4620      	mov	r0, r4
 8000b20:	f7ff fe72 	bl	8000808 <pb_read>
{
    switch (wire_type)
    {
        case PB_WT_VARINT: return pb_skip_varint(stream);
        case PB_WT_64BIT: return pb_read(stream, NULL, 8);
        case PB_WT_STRING: return pb_skip_string(stream);
 8000b24:	e008      	b.n	8000b38 <pb_skip_field+0x54>
        case PB_WT_32BIT: return pb_read(stream, NULL, 4);
 8000b26:	2204      	movs	r2, #4
 8000b28:	e7f8      	b.n	8000b1c <pb_skip_field+0x38>
        default: PB_RETURN_ERROR(stream, "invalid wire_type");
 8000b2a:	68c3      	ldr	r3, [r0, #12]
 8000b2c:	4a03      	ldr	r2, [pc, #12]	; (8000b3c <pb_skip_field+0x58>)
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	bf08      	it	eq
 8000b32:	4613      	moveq	r3, r2
 8000b34:	60c3      	str	r3, [r0, #12]
 8000b36:	2000      	movs	r0, #0
    }
}
 8000b38:	b002      	add	sp, #8
 8000b3a:	bd10      	pop	{r4, pc}
 8000b3c:	0800450e 	.word	0x0800450e

08000b40 <pb_make_string_substream>:

/* Decode string length from stream and return a substream with limited length.
 * Remember to close the substream using pb_close_string_substream().
 */
bool checkreturn pb_make_string_substream(pb_istream_t *stream, pb_istream_t *substream)
{
 8000b40:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8000b42:	460d      	mov	r5, r1
    uint32_t size;
    if (!pb_decode_varint32(stream, &size))
 8000b44:	a901      	add	r1, sp, #4

/* Decode string length from stream and return a substream with limited length.
 * Remember to close the substream using pb_close_string_substream().
 */
bool checkreturn pb_make_string_substream(pb_istream_t *stream, pb_istream_t *substream)
{
 8000b46:	4604      	mov	r4, r0
    uint32_t size;
    if (!pb_decode_varint32(stream, &size))
 8000b48:	f7ff fdc0 	bl	80006cc <pb_decode_varint32>
 8000b4c:	4606      	mov	r6, r0
 8000b4e:	b190      	cbz	r0, 8000b76 <pb_make_string_substream+0x36>
        return false;
    
    *substream = *stream;
 8000b50:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000b54:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
    if (substream->bytes_left < size)
 8000b58:	9901      	ldr	r1, [sp, #4]
 8000b5a:	428a      	cmp	r2, r1
 8000b5c:	d207      	bcs.n	8000b6e <pb_make_string_substream+0x2e>
        PB_RETURN_ERROR(stream, "parent stream too short");
 8000b5e:	68e3      	ldr	r3, [r4, #12]
 8000b60:	4a06      	ldr	r2, [pc, #24]	; (8000b7c <pb_make_string_substream+0x3c>)
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	bf08      	it	eq
 8000b66:	4613      	moveq	r3, r2
 8000b68:	60e3      	str	r3, [r4, #12]
 8000b6a:	2600      	movs	r6, #0
 8000b6c:	e003      	b.n	8000b76 <pb_make_string_substream+0x36>
    
    substream->bytes_left = size;
 8000b6e:	60a9      	str	r1, [r5, #8]
    stream->bytes_left -= size;
 8000b70:	68a3      	ldr	r3, [r4, #8]
 8000b72:	1a5b      	subs	r3, r3, r1
 8000b74:	60a3      	str	r3, [r4, #8]
    return true;
}
 8000b76:	4630      	mov	r0, r6
 8000b78:	b002      	add	sp, #8
 8000b7a:	bd70      	pop	{r4, r5, r6, pc}
 8000b7c:	08004520 	.word	0x08004520

08000b80 <decode_field>:
        return pCallback->funcs.decode(&substream, iter->pos, arg);
    }
}

static bool checkreturn decode_field(pb_istream_t *stream, pb_wire_type_t wire_type, pb_field_iter_t *iter)
{
 8000b80:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
        if (!pb_release_union_field(stream, iter))
            return false;
    }
#endif

    switch (PB_ATYPE(iter->pos->type))
 8000b84:	6856      	ldr	r6, [r2, #4]
 8000b86:	7873      	ldrb	r3, [r6, #1]
 8000b88:	f003 0cc0 	and.w	ip, r3, #192	; 0xc0
 8000b8c:	f1bc 0f40 	cmp.w	ip, #64	; 0x40
        return pCallback->funcs.decode(&substream, iter->pos, arg);
    }
}

static bool checkreturn decode_field(pb_istream_t *stream, pb_wire_type_t wire_type, pb_field_iter_t *iter)
{
 8000b90:	b089      	sub	sp, #36	; 0x24
 8000b92:	4604      	mov	r4, r0
 8000b94:	468e      	mov	lr, r1
 8000b96:	4615      	mov	r5, r2
        if (!pb_release_union_field(stream, iter))
            return false;
    }
#endif

    switch (PB_ATYPE(iter->pos->type))
 8000b98:	d070      	beq.n	8000c7c <decode_field+0xfc>
 8000b9a:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
 8000b9e:	d06a      	beq.n	8000c76 <decode_field+0xf6>
 8000ba0:	f1bc 0f00 	cmp.w	ip, #0
 8000ba4:	f040 80c1 	bne.w	8000d2a <decode_field+0x1aa>
 8000ba8:	f003 020f 	and.w	r2, r3, #15
{
    pb_type_t type;
    pb_decoder_t func;
    
    type = iter->pos->type;
    func = PB_DECODERS[PB_LTYPE(type)];
 8000bac:	4964      	ldr	r1, [pc, #400]	; (8000d40 <decode_field+0x1c0>)

    switch (PB_HTYPE(type))
 8000bae:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8000bb2:	2b10      	cmp	r3, #16
{
    pb_type_t type;
    pb_decoder_t func;
    
    type = iter->pos->type;
    func = PB_DECODERS[PB_LTYPE(type)];
 8000bb4:	f851 7022 	ldr.w	r7, [r1, r2, lsl #2]

    switch (PB_HTYPE(type))
 8000bb8:	d007      	beq.n	8000bca <decode_field+0x4a>
 8000bba:	d801      	bhi.n	8000bc0 <decode_field+0x40>
 8000bbc:	b143      	cbz	r3, 8000bd0 <decode_field+0x50>
 8000bbe:	e0b4      	b.n	8000d2a <decode_field+0x1aa>
 8000bc0:	2b20      	cmp	r3, #32
 8000bc2:	d009      	beq.n	8000bd8 <decode_field+0x58>
 8000bc4:	2b30      	cmp	r3, #48	; 0x30
 8000bc6:	d041      	beq.n	8000c4c <decode_field+0xcc>
 8000bc8:	e0af      	b.n	8000d2a <decode_field+0x1aa>
    {
        case PB_HTYPE_REQUIRED:
            return func(stream, iter->pos, iter->pData);
            
        case PB_HTYPE_OPTIONAL:
            *(bool*)iter->pSize = true;
 8000bca:	696b      	ldr	r3, [r5, #20]
 8000bcc:	2201      	movs	r2, #1
 8000bce:	701a      	strb	r2, [r3, #0]
            return func(stream, iter->pos, iter->pData);
 8000bd0:	692a      	ldr	r2, [r5, #16]
 8000bd2:	4631      	mov	r1, r6
 8000bd4:	47b8      	blx	r7
 8000bd6:	e0af      	b.n	8000d38 <decode_field+0x1b8>
    
        case PB_HTYPE_REPEATED:
            if (wire_type == PB_WT_STRING
 8000bd8:	f1be 0f02 	cmp.w	lr, #2
 8000bdc:	f8d5 8014 	ldr.w	r8, [r5, #20]
 8000be0:	d124      	bne.n	8000c2c <decode_field+0xac>
                && PB_LTYPE(type) <= PB_LTYPE_LAST_PACKABLE)
 8000be2:	2a04      	cmp	r2, #4
 8000be4:	d822      	bhi.n	8000c2c <decode_field+0xac>
            {
                /* Packed array */
                bool status = true;
                pb_size_t *size = (pb_size_t*)iter->pSize;
                pb_istream_t substream;
                if (!pb_make_string_substream(stream, &substream))
 8000be6:	a904      	add	r1, sp, #16
 8000be8:	f7ff ffaa 	bl	8000b40 <pb_make_string_substream>
 8000bec:	2800      	cmp	r0, #0
 8000bee:	f000 80a3 	beq.w	8000d38 <decode_field+0x1b8>
                    return false;
                
                while (substream.bytes_left > 0 && *size < iter->pos->array_size)
 8000bf2:	9b06      	ldr	r3, [sp, #24]
 8000bf4:	b193      	cbz	r3, 8000c1c <decode_field+0x9c>
 8000bf6:	6869      	ldr	r1, [r5, #4]
 8000bf8:	f898 3000 	ldrb.w	r3, [r8]
 8000bfc:	794a      	ldrb	r2, [r1, #5]
 8000bfe:	429a      	cmp	r2, r3
 8000c00:	d90c      	bls.n	8000c1c <decode_field+0x9c>
                {
                    void *pItem = (char*)iter->pData + iter->pos->data_size * (*size);
 8000c02:	7908      	ldrb	r0, [r1, #4]
                    if (!func(&substream, iter->pos, pItem))
 8000c04:	692a      	ldr	r2, [r5, #16]
 8000c06:	fb00 2203 	mla	r2, r0, r3, r2
 8000c0a:	a804      	add	r0, sp, #16
 8000c0c:	47b8      	blx	r7
 8000c0e:	b130      	cbz	r0, 8000c1e <decode_field+0x9e>
                    {
                        status = false;
                        break;
                    }
                    (*size)++;
 8000c10:	f898 3000 	ldrb.w	r3, [r8]
 8000c14:	3301      	adds	r3, #1
 8000c16:	f888 3000 	strb.w	r3, [r8]
 8000c1a:	e7ea      	b.n	8000bf2 <decode_field+0x72>
        case PB_HTYPE_REPEATED:
            if (wire_type == PB_WT_STRING
                && PB_LTYPE(type) <= PB_LTYPE_LAST_PACKABLE)
            {
                /* Packed array */
                bool status = true;
 8000c1c:	2001      	movs	r0, #1
    return true;
}

void pb_close_string_substream(pb_istream_t *stream, pb_istream_t *substream)
{
    stream->state = substream->state;
 8000c1e:	9b05      	ldr	r3, [sp, #20]
                    }
                    (*size)++;
                }
                pb_close_string_substream(stream, &substream);
                
                if (substream.bytes_left != 0)
 8000c20:	9a06      	ldr	r2, [sp, #24]
    return true;
}

void pb_close_string_substream(pb_istream_t *stream, pb_istream_t *substream)
{
    stream->state = substream->state;
 8000c22:	6063      	str	r3, [r4, #4]

#ifndef PB_NO_ERRMSG
    stream->errmsg = substream->errmsg;
 8000c24:	9b07      	ldr	r3, [sp, #28]
 8000c26:	60e3      	str	r3, [r4, #12]
                    }
                    (*size)++;
                }
                pb_close_string_substream(stream, &substream);
                
                if (substream.bytes_left != 0)
 8000c28:	b932      	cbnz	r2, 8000c38 <decode_field+0xb8>
 8000c2a:	e085      	b.n	8000d38 <decode_field+0x1b8>
            }
            else
            {
                /* Repeated field */
                pb_size_t *size = (pb_size_t*)iter->pSize;
                void *pItem = (char*)iter->pData + iter->pos->data_size * (*size);
 8000c2c:	f898 3000 	ldrb.w	r3, [r8]
                if (*size >= iter->pos->array_size)
 8000c30:	7972      	ldrb	r2, [r6, #5]
 8000c32:	429a      	cmp	r2, r3
 8000c34:	d802      	bhi.n	8000c3c <decode_field+0xbc>
                    PB_RETURN_ERROR(stream, "array overflow");
 8000c36:	68e3      	ldr	r3, [r4, #12]
 8000c38:	4a42      	ldr	r2, [pc, #264]	; (8000d44 <decode_field+0x1c4>)
 8000c3a:	e078      	b.n	8000d2e <decode_field+0x1ae>
            }
            else
            {
                /* Repeated field */
                pb_size_t *size = (pb_size_t*)iter->pSize;
                void *pItem = (char*)iter->pData + iter->pos->data_size * (*size);
 8000c3c:	692a      	ldr	r2, [r5, #16]
 8000c3e:	7931      	ldrb	r1, [r6, #4]
                if (*size >= iter->pos->array_size)
                    PB_RETURN_ERROR(stream, "array overflow");
                
                (*size)++;
 8000c40:	1c58      	adds	r0, r3, #1
 8000c42:	f888 0000 	strb.w	r0, [r8]
                return func(stream, iter->pos, pItem);
 8000c46:	fb01 2203 	mla	r2, r1, r3, r2
 8000c4a:	e011      	b.n	8000c70 <decode_field+0xf0>
            }

        case PB_HTYPE_ONEOF:
            *(pb_size_t*)iter->pSize = iter->pos->tag;
 8000c4c:	696b      	ldr	r3, [r5, #20]
 8000c4e:	7831      	ldrb	r1, [r6, #0]
 8000c50:	7019      	strb	r1, [r3, #0]
            if (PB_LTYPE(type) == PB_LTYPE_SUBMESSAGE)
 8000c52:	2a07      	cmp	r2, #7
 8000c54:	d10b      	bne.n	8000c6e <decode_field+0xee>
            {
                /* We memset to zero so that any callbacks are set to NULL.
                 * Then set any default values. */
                memset(iter->pData, 0, iter->pos->data_size);
 8000c56:	686b      	ldr	r3, [r5, #4]
 8000c58:	6928      	ldr	r0, [r5, #16]
 8000c5a:	791a      	ldrb	r2, [r3, #4]
 8000c5c:	4661      	mov	r1, ip
 8000c5e:	f003 faa0 	bl	80041a2 <memset>
                pb_message_set_to_defaults((const pb_field_t*)iter->pos->ptr, iter->pData);
 8000c62:	686b      	ldr	r3, [r5, #4]
 8000c64:	6929      	ldr	r1, [r5, #16]
 8000c66:	f8d3 0006 	ldr.w	r0, [r3, #6]
 8000c6a:	f7ff fdbb 	bl	80007e4 <pb_message_set_to_defaults>
            }
            return func(stream, iter->pos, iter->pData);
 8000c6e:	692a      	ldr	r2, [r5, #16]
 8000c70:	6869      	ldr	r1, [r5, #4]
 8000c72:	4620      	mov	r0, r4
 8000c74:	e7ae      	b.n	8000bd4 <decode_field+0x54>
static bool checkreturn decode_pointer_field(pb_istream_t *stream, pb_wire_type_t wire_type, pb_field_iter_t *iter)
{
#ifndef PB_ENABLE_MALLOC
    PB_UNUSED(wire_type);
    PB_UNUSED(iter);
    PB_RETURN_ERROR(stream, "no malloc support");
 8000c76:	68c3      	ldr	r3, [r0, #12]
 8000c78:	4a33      	ldr	r2, [pc, #204]	; (8000d48 <decode_field+0x1c8>)
 8000c7a:	e058      	b.n	8000d2e <decode_field+0x1ae>
#endif
}

static bool checkreturn decode_callback_field(pb_istream_t *stream, pb_wire_type_t wire_type, pb_field_iter_t *iter)
{
    pb_callback_t *pCallback = (pb_callback_t*)iter->pData;
 8000c7c:	6917      	ldr	r7, [r2, #16]
    void *arg = pCallback->arg;
#else
    void **arg = &(pCallback->arg);
#endif
    
    if (pCallback->funcs.decode == NULL)
 8000c7e:	683b      	ldr	r3, [r7, #0]
    pb_callback_t *pCallback = (pb_callback_t*)iter->pData;
    
#ifdef PB_OLD_CALLBACK_STYLE
    void *arg = pCallback->arg;
#else
    void **arg = &(pCallback->arg);
 8000c80:	f107 0904 	add.w	r9, r7, #4
#endif
    
    if (pCallback->funcs.decode == NULL)
 8000c84:	b913      	cbnz	r3, 8000c8c <decode_field+0x10c>
        return pb_skip_field(stream, wire_type);
 8000c86:	f7ff ff2d 	bl	8000ae4 <pb_skip_field>
 8000c8a:	e055      	b.n	8000d38 <decode_field+0x1b8>
    
    if (wire_type == PB_WT_STRING)
 8000c8c:	2902      	cmp	r1, #2
 8000c8e:	d118      	bne.n	8000cc2 <decode_field+0x142>
    {
        pb_istream_t substream;
        
        if (!pb_make_string_substream(stream, &substream))
 8000c90:	a904      	add	r1, sp, #16
 8000c92:	f7ff ff55 	bl	8000b40 <pb_make_string_substream>
 8000c96:	2800      	cmp	r0, #0
 8000c98:	d04e      	beq.n	8000d38 <decode_field+0x1b8>
            return false;
        
        do
        {
            if (!pCallback->funcs.decode(&substream, iter->pos, arg))
 8000c9a:	683b      	ldr	r3, [r7, #0]
 8000c9c:	6869      	ldr	r1, [r5, #4]
 8000c9e:	464a      	mov	r2, r9
 8000ca0:	a804      	add	r0, sp, #16
 8000ca2:	4798      	blx	r3
 8000ca4:	b928      	cbnz	r0, 8000cb2 <decode_field+0x132>
                PB_RETURN_ERROR(stream, "callback failed");
 8000ca6:	68e3      	ldr	r3, [r4, #12]
 8000ca8:	4a28      	ldr	r2, [pc, #160]	; (8000d4c <decode_field+0x1cc>)
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	bf08      	it	eq
 8000cae:	4613      	moveq	r3, r2
 8000cb0:	e005      	b.n	8000cbe <decode_field+0x13e>
        } while (substream.bytes_left);
 8000cb2:	9b06      	ldr	r3, [sp, #24]
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d1f0      	bne.n	8000c9a <decode_field+0x11a>
    return true;
}

void pb_close_string_substream(pb_istream_t *stream, pb_istream_t *substream)
{
    stream->state = substream->state;
 8000cb8:	9b05      	ldr	r3, [sp, #20]
 8000cba:	6063      	str	r3, [r4, #4]

#ifndef PB_NO_ERRMSG
    stream->errmsg = substream->errmsg;
 8000cbc:	9b07      	ldr	r3, [sp, #28]
 8000cbe:	60e3      	str	r3, [r4, #12]
 8000cc0:	e03a      	b.n	8000d38 <decode_field+0x1b8>
 * a substream. Size is maximum size on call, and actual size on return.
 */
static bool checkreturn read_raw_value(pb_istream_t *stream, pb_wire_type_t wire_type, pb_byte_t *buf, size_t *size)
{
    size_t max_size = *size;
    switch (wire_type)
 8000cc2:	2901      	cmp	r1, #1
 8000cc4:	d01a      	beq.n	8000cfc <decode_field+0x17c>
 8000cc6:	d308      	bcc.n	8000cda <decode_field+0x15a>
 8000cc8:	2905      	cmp	r1, #5
 8000cca:	d11d      	bne.n	8000d08 <decode_field+0x188>
            *size = 8;
            return pb_read(stream, buf, 8);
        
        case PB_WT_32BIT:
            *size = 4;
            return pb_read(stream, buf, 4);
 8000ccc:	2204      	movs	r2, #4
 8000cce:	eb0d 0102 	add.w	r1, sp, r2
 8000cd2:	f7ff fd99 	bl	8000808 <pb_read>
        case PB_WT_64BIT:
            *size = 8;
            return pb_read(stream, buf, 8);
        
        case PB_WT_32BIT:
            *size = 4;
 8000cd6:	2604      	movs	r6, #4
 8000cd8:	e019      	b.n	8000d0e <decode_field+0x18e>
 * a substream. Size is maximum size on call, and actual size on return.
 */
static bool checkreturn read_raw_value(pb_istream_t *stream, pb_wire_type_t wire_type, pb_byte_t *buf, size_t *size)
{
    size_t max_size = *size;
    switch (wire_type)
 8000cda:	2600      	movs	r6, #0
 8000cdc:	f10d 0804 	add.w	r8, sp, #4
    {
        case PB_WT_VARINT:
            *size = 0;
            do
            {
                (*size)++;
 8000ce0:	3601      	adds	r6, #1
                if (*size > max_size) return false;
 8000ce2:	2e0b      	cmp	r6, #11
 8000ce4:	d027      	beq.n	8000d36 <decode_field+0x1b6>
                if (!pb_read(stream, buf, 1)) return false;
 8000ce6:	2201      	movs	r2, #1
 8000ce8:	4641      	mov	r1, r8
 8000cea:	4620      	mov	r0, r4
 8000cec:	f7ff fd8c 	bl	8000808 <pb_read>
 8000cf0:	b308      	cbz	r0, 8000d36 <decode_field+0x1b6>
            } while (*buf++ & 0x80);
 8000cf2:	f918 3b01 	ldrsb.w	r3, [r8], #1
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	dbf2      	blt.n	8000ce0 <decode_field+0x160>
 8000cfa:	e009      	b.n	8000d10 <decode_field+0x190>
            return true;
            
        case PB_WT_64BIT:
            *size = 8;
            return pb_read(stream, buf, 8);
 8000cfc:	2208      	movs	r2, #8
 8000cfe:	a901      	add	r1, sp, #4
 8000d00:	f7ff fd82 	bl	8000808 <pb_read>
                if (!pb_read(stream, buf, 1)) return false;
            } while (*buf++ & 0x80);
            return true;
            
        case PB_WT_64BIT:
            *size = 8;
 8000d04:	2608      	movs	r6, #8
 8000d06:	e002      	b.n	8000d0e <decode_field+0x18e>
        
        case PB_WT_32BIT:
            *size = 4;
            return pb_read(stream, buf, 4);
        
        default: PB_RETURN_ERROR(stream, "invalid wire_type");
 8000d08:	68c3      	ldr	r3, [r0, #12]
 8000d0a:	4a11      	ldr	r2, [pc, #68]	; (8000d50 <decode_field+0x1d0>)
 8000d0c:	e00f      	b.n	8000d2e <decode_field+0x1ae>
         * not-packed fields. */
        pb_istream_t substream;
        pb_byte_t buffer[10];
        size_t size = sizeof(buffer);
        
        if (!read_raw_value(stream, wire_type, buffer, &size))
 8000d0e:	b190      	cbz	r0, 8000d36 <decode_field+0x1b6>
            return false;
        substream = pb_istream_from_buffer(buffer, size);
 8000d10:	4b10      	ldr	r3, [pc, #64]	; (8000d54 <decode_field+0x1d4>)
 8000d12:	9304      	str	r3, [sp, #16]
 8000d14:	ab01      	add	r3, sp, #4
 8000d16:	9305      	str	r3, [sp, #20]
 8000d18:	2300      	movs	r3, #0
 8000d1a:	9606      	str	r6, [sp, #24]
 8000d1c:	9307      	str	r3, [sp, #28]
        
        return pCallback->funcs.decode(&substream, iter->pos, arg);
 8000d1e:	683b      	ldr	r3, [r7, #0]
 8000d20:	6869      	ldr	r1, [r5, #4]
 8000d22:	464a      	mov	r2, r9
 8000d24:	a804      	add	r0, sp, #16
 8000d26:	4798      	blx	r3
 8000d28:	e006      	b.n	8000d38 <decode_field+0x1b8>
        
        case PB_ATYPE_CALLBACK:
            return decode_callback_field(stream, wire_type, iter);
        
        default:
            PB_RETURN_ERROR(stream, "invalid field type");
 8000d2a:	68e3      	ldr	r3, [r4, #12]
 8000d2c:	4a0a      	ldr	r2, [pc, #40]	; (8000d58 <decode_field+0x1d8>)
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	bf08      	it	eq
 8000d32:	4613      	moveq	r3, r2
 8000d34:	60e3      	str	r3, [r4, #12]
        pb_istream_t substream;
        pb_byte_t buffer[10];
        size_t size = sizeof(buffer);
        
        if (!read_raw_value(stream, wire_type, buffer, &size))
            return false;
 8000d36:	2000      	movs	r0, #0
            return decode_callback_field(stream, wire_type, iter);
        
        default:
            PB_RETURN_ERROR(stream, "invalid field type");
    }
}
 8000d38:	b009      	add	sp, #36	; 0x24
 8000d3a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000d3e:	bf00      	nop
 8000d40:	0800459c 	.word	0x0800459c
 8000d44:	08004538 	.word	0x08004538
 8000d48:	080044b9 	.word	0x080044b9
 8000d4c:	0800455a 	.word	0x0800455a
 8000d50:	0800450e 	.word	0x0800450e
 8000d54:	08000671 	.word	0x08000671
 8000d58:	08004547 	.word	0x08004547

08000d5c <pb_decode_noinit>:
/*********************
 * Decode all fields *
 *********************/

bool checkreturn pb_decode_noinit(pb_istream_t *stream, const pb_field_t fields[], void *dest_struct)
{
 8000d5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000d60:	b091      	sub	sp, #68	; 0x44
    uint32_t fields_seen[(PB_MAX_REQUIRED_FIELDS + 31) / 32] = {0, 0};
 8000d62:	2600      	movs	r6, #0
/*********************
 * Decode all fields *
 *********************/

bool checkreturn pb_decode_noinit(pb_istream_t *stream, const pb_field_t fields[], void *dest_struct)
{
 8000d64:	4604      	mov	r4, r0
    uint32_t extension_range_start = 0;
    pb_field_iter_t iter;
    
    /* Return value ignored, as empty message types will be correctly handled by
     * pb_field_iter_find() anyway. */
    (void)pb_field_iter_begin(&iter, fields, dest_struct);
 8000d66:	a804      	add	r0, sp, #16
 * Decode all fields *
 *********************/

bool checkreturn pb_decode_noinit(pb_istream_t *stream, const pb_field_t fields[], void *dest_struct)
{
    uint32_t fields_seen[(PB_MAX_REQUIRED_FIELDS + 31) / 32] = {0, 0};
 8000d68:	9602      	str	r6, [sp, #8]
 8000d6a:	9603      	str	r6, [sp, #12]
    uint32_t extension_range_start = 0;
    pb_field_iter_t iter;
    
    /* Return value ignored, as empty message types will be correctly handled by
     * pb_field_iter_find() anyway. */
    (void)pb_field_iter_begin(&iter, fields, dest_struct);
 8000d6c:	f000 f977 	bl	800105e <pb_field_iter_begin>
    
    while (stream->bytes_left)
 8000d70:	68a3      	ldr	r3, [r4, #8]
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	f000 808d 	beq.w	8000e92 <pb_decode_noinit+0x136>
    {
        uint32_t tag;
        pb_wire_type_t wire_type;
        bool eof;
        
        if (!pb_decode_tag(stream, &wire_type, &tag, &eof))
 8000d78:	f10d 0303 	add.w	r3, sp, #3
 8000d7c:	aa01      	add	r2, sp, #4
 8000d7e:	f10d 0102 	add.w	r1, sp, #2
 8000d82:	4620      	mov	r0, r4
 8000d84:	f7ff fe90 	bl	8000aa8 <pb_decode_tag>
 8000d88:	b920      	cbnz	r0, 8000d94 <pb_decode_noinit+0x38>
        {
            if (eof)
 8000d8a:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d17f      	bne.n	8000e92 <pb_decode_noinit+0x136>
 8000d92:	e07c      	b.n	8000e8e <pb_decode_noinit+0x132>
                break;
            else
                return false;
        }
        
        if (!pb_field_iter_find(&iter, tag))
 8000d94:	9901      	ldr	r1, [sp, #4]
 8000d96:	a804      	add	r0, sp, #16
 8000d98:	f000 f9b5 	bl	8001106 <pb_field_iter_find>
 8000d9c:	2800      	cmp	r0, #0
 8000d9e:	d157      	bne.n	8000e50 <pb_decode_noinit+0xf4>
        {
            /* No match found, check if it matches an extension. */
            if (tag >= extension_range_start)
 8000da0:	9b01      	ldr	r3, [sp, #4]
 8000da2:	429e      	cmp	r6, r3
 8000da4:	d84e      	bhi.n	8000e44 <pb_decode_noinit+0xe8>
/* Step through the iterator until an extension field is found or until all
 * entries have been checked. There can be only one extension field per
 * message. Returns false if no extension field is found. */
static bool checkreturn find_extension_field(pb_field_iter_t *iter)
{
    const pb_field_t *start = iter->pos;
 8000da6:	9d05      	ldr	r5, [sp, #20]
    
    do {
        if (PB_LTYPE(iter->pos->type) == PB_LTYPE_EXTENSION)
 8000da8:	9a05      	ldr	r2, [sp, #20]
 8000daa:	7853      	ldrb	r3, [r2, #1]
 8000dac:	f003 030f 	and.w	r3, r3, #15
 8000db0:	2b08      	cmp	r3, #8
 8000db2:	f000 80a1 	beq.w	8000ef8 <pb_decode_noinit+0x19c>
            return true;
        (void)pb_field_iter_next(iter);
 8000db6:	a804      	add	r0, sp, #16
 8000db8:	f000 f962 	bl	8001080 <pb_field_iter_next>
    } while (iter->pos != start);
 8000dbc:	9b05      	ldr	r3, [sp, #20]
 8000dbe:	429d      	cmp	r5, r3
 8000dc0:	d1f2      	bne.n	8000da8 <pb_decode_noinit+0x4c>
        {
            /* No match found, check if it matches an extension. */
            if (tag >= extension_range_start)
            {
                if (!find_extension_field(&iter))
                    extension_range_start = (uint32_t)-1;
 8000dc2:	f04f 36ff 	mov.w	r6, #4294967295
                else
                    extension_range_start = iter.pos->tag;
                
                if (tag >= extension_range_start)
 8000dc6:	9f01      	ldr	r7, [sp, #4]
 8000dc8:	42be      	cmp	r6, r7
 8000dca:	d83b      	bhi.n	8000e44 <pb_decode_noinit+0xe8>
/* Try to decode an unknown field as an extension field. Tries each extension
 * decoder in turn, until one of them handles the field or loop ends. */
static bool checkreturn decode_extension(pb_istream_t *stream,
    uint32_t tag, pb_wire_type_t wire_type, pb_field_iter_t *iter)
{
    pb_extension_t *extension = *(pb_extension_t* const *)iter->pData;
 8000dcc:	9b08      	ldr	r3, [sp, #32]
                else
                    extension_range_start = iter.pos->tag;
                
                if (tag >= extension_range_start)
                {
                    size_t pos = stream->bytes_left;
 8000dce:	f8d4 8008 	ldr.w	r8, [r4, #8]
                
                    if (!decode_extension(stream, tag, wire_type, &iter))
 8000dd2:	f89d 9002 	ldrb.w	r9, [sp, #2]
/* Try to decode an unknown field as an extension field. Tries each extension
 * decoder in turn, until one of them handles the field or loop ends. */
static bool checkreturn decode_extension(pb_istream_t *stream,
    uint32_t tag, pb_wire_type_t wire_type, pb_field_iter_t *iter)
{
    pb_extension_t *extension = *(pb_extension_t* const *)iter->pData;
 8000dd6:	681d      	ldr	r5, [r3, #0]
    
    if (field->tag != tag)
        return true;
    
    iter_from_extension(&iter, extension);
    extension->found = true;
 8000dd8:	f04f 0a01 	mov.w	sl, #1
 8000ddc:	68a3      	ldr	r3, [r4, #8]
    uint32_t tag, pb_wire_type_t wire_type, pb_field_iter_t *iter)
{
    pb_extension_t *extension = *(pb_extension_t* const *)iter->pData;
    size_t pos = stream->bytes_left;
    
    while (extension != NULL && pos == stream->bytes_left)
 8000dde:	b37d      	cbz	r5, 8000e40 <pb_decode_noinit+0xe4>
 8000de0:	4598      	cmp	r8, r3
 8000de2:	d12d      	bne.n	8000e40 <pb_decode_noinit+0xe4>
    {
        bool status;
        if (extension->type->decode)
 8000de4:	682b      	ldr	r3, [r5, #0]
 8000de6:	f8d3 b000 	ldr.w	fp, [r3]
 8000dea:	f1bb 0f00 	cmp.w	fp, #0
 8000dee:	d005      	beq.n	8000dfc <pb_decode_noinit+0xa0>
            status = extension->type->decode(stream, extension, tag, wire_type);
 8000df0:	464b      	mov	r3, r9
 8000df2:	463a      	mov	r2, r7
 8000df4:	4629      	mov	r1, r5
 8000df6:	4620      	mov	r0, r4
 8000df8:	47d8      	blx	fp
 8000dfa:	e01e      	b.n	8000e3a <pb_decode_noinit+0xde>
/* Default handler for extension fields. Expects a pb_field_t structure
 * in extension->type->arg. */
static bool checkreturn default_extension_decoder(pb_istream_t *stream,
    pb_extension_t *extension, uint32_t tag, pb_wire_type_t wire_type)
{
    const pb_field_t *field = (const pb_field_t*)extension->type->arg;
 8000dfc:	f8d3 b008 	ldr.w	fp, [r3, #8]
    pb_field_iter_t iter;
    
    if (field->tag != tag)
 8000e00:	f89b 3000 	ldrb.w	r3, [fp]
 8000e04:	429f      	cmp	r7, r3
 8000e06:	d119      	bne.n	8000e3c <pb_decode_noinit+0xe0>
{
    /* Fake a field iterator for the extension field.
     * It is not actually safe to advance this iterator, but decode_field
     * will not even try to. */
    const pb_field_t *field = (const pb_field_t*)extension->type->arg;
    (void)pb_field_iter_begin(iter, field, extension->dest);
 8000e08:	686a      	ldr	r2, [r5, #4]
 8000e0a:	4659      	mov	r1, fp
 8000e0c:	a80a      	add	r0, sp, #40	; 0x28
 8000e0e:	f000 f926 	bl	800105e <pb_field_iter_begin>
    iter->pData = extension->dest;
 8000e12:	686b      	ldr	r3, [r5, #4]
 8000e14:	930e      	str	r3, [sp, #56]	; 0x38
    iter->pSize = &extension->found;
 8000e16:	f105 030c 	add.w	r3, r5, #12
 8000e1a:	930f      	str	r3, [sp, #60]	; 0x3c
    
    if (PB_ATYPE(field->type) == PB_ATYPE_POINTER)
 8000e1c:	f89b 3001 	ldrb.w	r3, [fp, #1]
 8000e20:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8000e24:	2b80      	cmp	r3, #128	; 0x80
    {
        /* For pointer extensions, the pointer is stored directly
         * in the extension structure. This avoids having an extra
         * indirection. */
        iter->pData = &extension->dest;
 8000e26:	bf04      	itt	eq
 8000e28:	1d2b      	addeq	r3, r5, #4
 8000e2a:	930e      	streq	r3, [sp, #56]	; 0x38
    if (field->tag != tag)
        return true;
    
    iter_from_extension(&iter, extension);
    extension->found = true;
    return decode_field(stream, wire_type, &iter);
 8000e2c:	aa0a      	add	r2, sp, #40	; 0x28
    
    if (field->tag != tag)
        return true;
    
    iter_from_extension(&iter, extension);
    extension->found = true;
 8000e2e:	f885 a00c 	strb.w	sl, [r5, #12]
    return decode_field(stream, wire_type, &iter);
 8000e32:	4649      	mov	r1, r9
 8000e34:	4620      	mov	r0, r4
 8000e36:	f7ff fea3 	bl	8000b80 <decode_field>
        if (extension->type->decode)
            status = extension->type->decode(stream, extension, tag, wire_type);
        else
            status = default_extension_decoder(stream, extension, tag, wire_type);

        if (!status)
 8000e3a:	b340      	cbz	r0, 8000e8e <pb_decode_noinit+0x132>
            return false;
        
        extension = extension->next;
 8000e3c:	68ad      	ldr	r5, [r5, #8]
 8000e3e:	e7cd      	b.n	8000ddc <pb_decode_noinit+0x80>
                    size_t pos = stream->bytes_left;
                
                    if (!decode_extension(stream, tag, wire_type, &iter))
                        return false;
                    
                    if (pos != stream->bytes_left)
 8000e40:	4598      	cmp	r8, r3
 8000e42:	d195      	bne.n	8000d70 <pb_decode_noinit+0x14>
                    }
                }
            }
        
            /* No match found, skip data */
            if (!pb_skip_field(stream, wire_type))
 8000e44:	f89d 1002 	ldrb.w	r1, [sp, #2]
 8000e48:	4620      	mov	r0, r4
 8000e4a:	f7ff fe4b 	bl	8000ae4 <pb_skip_field>
 8000e4e:	e01b      	b.n	8000e88 <pb_decode_noinit+0x12c>
                return false;
            continue;
        }
        
        if (PB_HTYPE(iter.pos->type) == PB_HTYPE_REQUIRED
 8000e50:	9b05      	ldr	r3, [sp, #20]
 8000e52:	785b      	ldrb	r3, [r3, #1]
 8000e54:	f013 0f30 	tst.w	r3, #48	; 0x30
 8000e58:	d110      	bne.n	8000e7c <pb_decode_noinit+0x120>
            && iter.required_field_index < PB_MAX_REQUIRED_FIELDS)
 8000e5a:	9b06      	ldr	r3, [sp, #24]
 8000e5c:	2b3f      	cmp	r3, #63	; 0x3f
 8000e5e:	d80d      	bhi.n	8000e7c <pb_decode_noinit+0x120>
        {
            uint32_t tmp = ((uint32_t)1 << (iter.required_field_index & 31));
            fields_seen[iter.required_field_index >> 5] |= tmp;
 8000e60:	095a      	lsrs	r2, r3, #5
 8000e62:	a910      	add	r1, sp, #64	; 0x40
 8000e64:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8000e68:	f003 031f 	and.w	r3, r3, #31
 8000e6c:	2101      	movs	r1, #1
 8000e6e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e72:	f852 1c38 	ldr.w	r1, [r2, #-56]
 8000e76:	4319      	orrs	r1, r3
 8000e78:	f842 1c38 	str.w	r1, [r2, #-56]
        }
            
        if (!decode_field(stream, wire_type, &iter))
 8000e7c:	aa04      	add	r2, sp, #16
 8000e7e:	f89d 1002 	ldrb.w	r1, [sp, #2]
 8000e82:	4620      	mov	r0, r4
 8000e84:	f7ff fe7c 	bl	8000b80 <decode_field>
 8000e88:	2800      	cmp	r0, #0
 8000e8a:	f47f af71 	bne.w	8000d70 <pb_decode_noinit+0x14>
        if (!pb_decode_tag(stream, &wire_type, &tag, &eof))
        {
            if (eof)
                break;
            else
                return false;
 8000e8e:	2000      	movs	r0, #0
 8000e90:	e034      	b.n	8000efc <pb_decode_noinit+0x1a0>
        unsigned req_field_count;
        pb_type_t last_type;
        unsigned i;
        do {
            req_field_count = iter.required_field_index;
            last_type = iter.pos->type;
 8000e92:	9b05      	ldr	r3, [sp, #20]
         */
        unsigned req_field_count;
        pb_type_t last_type;
        unsigned i;
        do {
            req_field_count = iter.required_field_index;
 8000e94:	9d06      	ldr	r5, [sp, #24]
            last_type = iter.pos->type;
 8000e96:	785e      	ldrb	r6, [r3, #1]
        } while (pb_field_iter_next(&iter));
 8000e98:	a804      	add	r0, sp, #16
 8000e9a:	f000 f8f1 	bl	8001080 <pb_field_iter_next>
 8000e9e:	2800      	cmp	r0, #0
 8000ea0:	d1f7      	bne.n	8000e92 <pb_decode_noinit+0x136>
        
        /* Fixup if last field was also required. */
        if (PB_HTYPE(last_type) == PB_HTYPE_REQUIRED && iter.pos->tag != 0)
 8000ea2:	f016 0f30 	tst.w	r6, #48	; 0x30
 8000ea6:	d103      	bne.n	8000eb0 <pb_decode_noinit+0x154>
 8000ea8:	9b05      	ldr	r3, [sp, #20]
 8000eaa:	781b      	ldrb	r3, [r3, #0]
 8000eac:	b103      	cbz	r3, 8000eb0 <pb_decode_noinit+0x154>
            req_field_count++;
 8000eae:	3501      	adds	r5, #1
        
        if (req_field_count > 0)
 8000eb0:	b305      	cbz	r5, 8000ef4 <pb_decode_noinit+0x198>
        {
            /* Check the whole words */
            for (i = 0; i < (req_field_count >> 5); i++)
 8000eb2:	096a      	lsrs	r2, r5, #5
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	4293      	cmp	r3, r2
 8000eb8:	d006      	beq.n	8000ec8 <pb_decode_noinit+0x16c>
            {
                if (fields_seen[i] != allbits)
 8000eba:	a902      	add	r1, sp, #8
 8000ebc:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8000ec0:	3101      	adds	r1, #1
 8000ec2:	d110      	bne.n	8000ee6 <pb_decode_noinit+0x18a>
            req_field_count++;
        
        if (req_field_count > 0)
        {
            /* Check the whole words */
            for (i = 0; i < (req_field_count >> 5); i++)
 8000ec4:	3301      	adds	r3, #1
 8000ec6:	e7f6      	b.n	8000eb6 <pb_decode_noinit+0x15a>
                if (fields_seen[i] != allbits)
                    PB_RETURN_ERROR(stream, "missing required field");
            }
            
            /* Check the remaining bits */
            if (fields_seen[req_field_count >> 5] != (allbits >> (32 - (req_field_count & 31))))
 8000ec8:	aa10      	add	r2, sp, #64	; 0x40
 8000eca:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8000ece:	f005 051f 	and.w	r5, r5, #31
 8000ed2:	f1c5 0520 	rsb	r5, r5, #32
 8000ed6:	f04f 32ff 	mov.w	r2, #4294967295
 8000eda:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8000ede:	fa22 f505 	lsr.w	r5, r2, r5
 8000ee2:	42ab      	cmp	r3, r5
 8000ee4:	d006      	beq.n	8000ef4 <pb_decode_noinit+0x198>
                PB_RETURN_ERROR(stream, "missing required field");
 8000ee6:	68e3      	ldr	r3, [r4, #12]
 8000ee8:	4a06      	ldr	r2, [pc, #24]	; (8000f04 <pb_decode_noinit+0x1a8>)
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	bf08      	it	eq
 8000eee:	4613      	moveq	r3, r2
 8000ef0:	60e3      	str	r3, [r4, #12]
 8000ef2:	e003      	b.n	8000efc <pb_decode_noinit+0x1a0>
        }
    }
    
    return true;
 8000ef4:	2001      	movs	r0, #1
 8000ef6:	e001      	b.n	8000efc <pb_decode_noinit+0x1a0>
            if (tag >= extension_range_start)
            {
                if (!find_extension_field(&iter))
                    extension_range_start = (uint32_t)-1;
                else
                    extension_range_start = iter.pos->tag;
 8000ef8:	7816      	ldrb	r6, [r2, #0]
 8000efa:	e764      	b.n	8000dc6 <pb_decode_noinit+0x6a>
                PB_RETURN_ERROR(stream, "missing required field");
        }
    }
    
    return true;
}
 8000efc:	b011      	add	sp, #68	; 0x44
 8000efe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000f02:	bf00      	nop
 8000f04:	0800456a 	.word	0x0800456a

08000f08 <pb_decode>:

bool checkreturn pb_decode(pb_istream_t *stream, const pb_field_t fields[], void *dest_struct)
{
 8000f08:	b570      	push	{r4, r5, r6, lr}
 8000f0a:	460c      	mov	r4, r1
 8000f0c:	4606      	mov	r6, r0
 8000f0e:	4615      	mov	r5, r2
    bool status;
    pb_message_set_to_defaults(fields, dest_struct);
 8000f10:	4611      	mov	r1, r2
 8000f12:	4620      	mov	r0, r4
 8000f14:	f7ff fc66 	bl	80007e4 <pb_message_set_to_defaults>
    status = pb_decode_noinit(stream, fields, dest_struct);
 8000f18:	462a      	mov	r2, r5
 8000f1a:	4621      	mov	r1, r4
 8000f1c:	4630      	mov	r0, r6
    if (!status)
        pb_release(fields, dest_struct);
#endif
    
    return status;
}
 8000f1e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}

bool checkreturn pb_decode(pb_istream_t *stream, const pb_field_t fields[], void *dest_struct)
{
    bool status;
    pb_message_set_to_defaults(fields, dest_struct);
    status = pb_decode_noinit(stream, fields, dest_struct);
 8000f22:	f7ff bf1b 	b.w	8000d5c <pb_decode_noinit>
	...

08000f28 <pb_dec_submessage>:
    *((pb_byte_t*)dest + size) = 0;
    return status;
}

static bool checkreturn pb_dec_submessage(pb_istream_t *stream, const pb_field_t *field, void *dest)
{
 8000f28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f2a:	b085      	sub	sp, #20
 8000f2c:	460d      	mov	r5, r1
    bool status;
    pb_istream_t substream;
    const pb_field_t* submsg_fields = (const pb_field_t*)field->ptr;
 8000f2e:	f8d1 6006 	ldr.w	r6, [r1, #6]
    
    if (!pb_make_string_substream(stream, &substream))
 8000f32:	4669      	mov	r1, sp
    *((pb_byte_t*)dest + size) = 0;
    return status;
}

static bool checkreturn pb_dec_submessage(pb_istream_t *stream, const pb_field_t *field, void *dest)
{
 8000f34:	4604      	mov	r4, r0
 8000f36:	4617      	mov	r7, r2
    bool status;
    pb_istream_t substream;
    const pb_field_t* submsg_fields = (const pb_field_t*)field->ptr;
    
    if (!pb_make_string_substream(stream, &substream))
 8000f38:	f7ff fe02 	bl	8000b40 <pb_make_string_substream>
 8000f3c:	b1c8      	cbz	r0, 8000f72 <pb_dec_submessage+0x4a>
        return false;
    
    if (field->ptr == NULL)
 8000f3e:	f8d5 0006 	ldr.w	r0, [r5, #6]
 8000f42:	b928      	cbnz	r0, 8000f50 <pb_dec_submessage+0x28>
        PB_RETURN_ERROR(stream, "invalid field descriptor");
 8000f44:	68e3      	ldr	r3, [r4, #12]
 8000f46:	4a0c      	ldr	r2, [pc, #48]	; (8000f78 <pb_dec_submessage+0x50>)
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	bf08      	it	eq
 8000f4c:	4613      	moveq	r3, r2
 8000f4e:	e00f      	b.n	8000f70 <pb_dec_submessage+0x48>
    
    /* New array entries need to be initialized, while required and optional
     * submessages have already been initialized in the top-level pb_decode. */
    if (PB_HTYPE(field->type) == PB_HTYPE_REPEATED)
 8000f50:	786b      	ldrb	r3, [r5, #1]
 8000f52:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8000f56:	2b20      	cmp	r3, #32
        status = pb_decode(&substream, submsg_fields, dest);
 8000f58:	463a      	mov	r2, r7
 8000f5a:	4631      	mov	r1, r6
 8000f5c:	4668      	mov	r0, sp
    if (field->ptr == NULL)
        PB_RETURN_ERROR(stream, "invalid field descriptor");
    
    /* New array entries need to be initialized, while required and optional
     * submessages have already been initialized in the top-level pb_decode. */
    if (PB_HTYPE(field->type) == PB_HTYPE_REPEATED)
 8000f5e:	d102      	bne.n	8000f66 <pb_dec_submessage+0x3e>
        status = pb_decode(&substream, submsg_fields, dest);
 8000f60:	f7ff ffd2 	bl	8000f08 <pb_decode>
 8000f64:	e001      	b.n	8000f6a <pb_dec_submessage+0x42>
    else
        status = pb_decode_noinit(&substream, submsg_fields, dest);
 8000f66:	f7ff fef9 	bl	8000d5c <pb_decode_noinit>
    return true;
}

void pb_close_string_substream(pb_istream_t *stream, pb_istream_t *substream)
{
    stream->state = substream->state;
 8000f6a:	9b01      	ldr	r3, [sp, #4]
 8000f6c:	6063      	str	r3, [r4, #4]

#ifndef PB_NO_ERRMSG
    stream->errmsg = substream->errmsg;
 8000f6e:	9b03      	ldr	r3, [sp, #12]
 8000f70:	60e3      	str	r3, [r4, #12]
    else
        status = pb_decode_noinit(&substream, submsg_fields, dest);
    
    pb_close_string_substream(stream, &substream);
    return status;
}
 8000f72:	b005      	add	sp, #20
 8000f74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f76:	bf00      	nop
 8000f78:	08004581 	.word	0x08004581

08000f7c <pb_decode_svarint>:
#endif

/* Field decoders */

bool pb_decode_svarint(pb_istream_t *stream, int64_t *dest)
{
 8000f7c:	b5d3      	push	{r0, r1, r4, r6, r7, lr}
 8000f7e:	460c      	mov	r4, r1
    uint64_t value;
    if (!pb_decode_varint(stream, &value))
 8000f80:	4669      	mov	r1, sp
 8000f82:	f7ff fce9 	bl	8000958 <pb_decode_varint>
 8000f86:	b170      	cbz	r0, 8000fa6 <pb_decode_svarint+0x2a>
        return false;
    
    if (value & 1)
 8000f88:	e9dd 2300 	ldrd	r2, r3, [sp]
 8000f8c:	2700      	movs	r7, #0
 8000f8e:	f002 0601 	and.w	r6, r2, #1
        *dest = (int64_t)(~(value >> 1));
 8000f92:	085b      	lsrs	r3, r3, #1
 8000f94:	ea4f 0232 	mov.w	r2, r2, rrx
{
    uint64_t value;
    if (!pb_decode_varint(stream, &value))
        return false;
    
    if (value & 1)
 8000f98:	ea56 0107 	orrs.w	r1, r6, r7
        *dest = (int64_t)(~(value >> 1));
 8000f9c:	bf1c      	itt	ne
 8000f9e:	43d2      	mvnne	r2, r2
 8000fa0:	43db      	mvnne	r3, r3
    else
        *dest = (int64_t)(value >> 1);
 8000fa2:	e9c4 2300 	strd	r2, r3, [r4]
    
    return true;
}
 8000fa6:	b002      	add	sp, #8
 8000fa8:	bdd0      	pop	{r4, r6, r7, pc}
	...

08000fac <pb_dec_svarint>:

    return true;
}

static bool checkreturn pb_dec_svarint(pb_istream_t *stream, const pb_field_t *field, void *dest)
{
 8000fac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000fae:	460c      	mov	r4, r1
    int64_t value, clamped;
    if (!pb_decode_svarint(stream, &value))
 8000fb0:	4669      	mov	r1, sp

    return true;
}

static bool checkreturn pb_dec_svarint(pb_istream_t *stream, const pb_field_t *field, void *dest)
{
 8000fb2:	4606      	mov	r6, r0
 8000fb4:	4617      	mov	r7, r2
    int64_t value, clamped;
    if (!pb_decode_svarint(stream, &value))
 8000fb6:	f7ff ffe1 	bl	8000f7c <pb_decode_svarint>
 8000fba:	b358      	cbz	r0, 8001014 <pb_dec_svarint+0x68>
        return false;
    
    /* Cast to the proper field size, while checking for overflows */
    if (field->data_size == sizeof(int64_t))
 8000fbc:	7923      	ldrb	r3, [r4, #4]
 8000fbe:	2b08      	cmp	r3, #8
 8000fc0:	d104      	bne.n	8000fcc <pb_dec_svarint+0x20>
        clamped = *(int64_t*)dest = value;
 8000fc2:	e9dd 4500 	ldrd	r4, r5, [sp]
 8000fc6:	e9c7 4500 	strd	r4, r5, [r7]
 8000fca:	e016      	b.n	8000ffa <pb_dec_svarint+0x4e>
    else if (field->data_size == sizeof(int32_t))
 8000fcc:	2b04      	cmp	r3, #4
 8000fce:	d102      	bne.n	8000fd6 <pb_dec_svarint+0x2a>
        clamped = *(int32_t*)dest = (int32_t)value;
 8000fd0:	9c00      	ldr	r4, [sp, #0]
 8000fd2:	603c      	str	r4, [r7, #0]
 8000fd4:	e00c      	b.n	8000ff0 <pb_dec_svarint+0x44>
    else if (field->data_size == sizeof(int_least16_t))
 8000fd6:	2b02      	cmp	r3, #2
 8000fd8:	d104      	bne.n	8000fe4 <pb_dec_svarint+0x38>
        clamped = *(int_least16_t*)dest = (int_least16_t)value;
 8000fda:	f9bd 4000 	ldrsh.w	r4, [sp]
 8000fde:	803c      	strh	r4, [r7, #0]
 8000fe0:	b224      	sxth	r4, r4
 8000fe2:	e005      	b.n	8000ff0 <pb_dec_svarint+0x44>
    else if (field->data_size == sizeof(int_least8_t))
 8000fe4:	2b01      	cmp	r3, #1
 8000fe6:	d105      	bne.n	8000ff4 <pb_dec_svarint+0x48>
        clamped = *(int_least8_t*)dest = (int_least8_t)value;
 8000fe8:	f99d 4000 	ldrsb.w	r4, [sp]
 8000fec:	703c      	strb	r4, [r7, #0]
 8000fee:	b264      	sxtb	r4, r4
 8000ff0:	17e5      	asrs	r5, r4, #31
 8000ff2:	e002      	b.n	8000ffa <pb_dec_svarint+0x4e>
    else
        PB_RETURN_ERROR(stream, "invalid data_size");
 8000ff4:	68f3      	ldr	r3, [r6, #12]
 8000ff6:	4a08      	ldr	r2, [pc, #32]	; (8001018 <pb_dec_svarint+0x6c>)
 8000ff8:	e007      	b.n	800100a <pb_dec_svarint+0x5e>

    if (clamped != value)
 8000ffa:	e9dd 2300 	ldrd	r2, r3, [sp]
 8000ffe:	429d      	cmp	r5, r3
 8001000:	bf08      	it	eq
 8001002:	4294      	cmpeq	r4, r2
 8001004:	d006      	beq.n	8001014 <pb_dec_svarint+0x68>
        PB_RETURN_ERROR(stream, "integer too large");
 8001006:	68f3      	ldr	r3, [r6, #12]
 8001008:	4a04      	ldr	r2, [pc, #16]	; (800101c <pb_dec_svarint+0x70>)
 800100a:	2b00      	cmp	r3, #0
 800100c:	bf08      	it	eq
 800100e:	4613      	moveq	r3, r2
 8001010:	60f3      	str	r3, [r6, #12]
 8001012:	2000      	movs	r0, #0
    
    return true;
}
 8001014:	b003      	add	sp, #12
 8001016:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001018:	080044ea 	.word	0x080044ea
 800101c:	080044fc 	.word	0x080044fc

08001020 <pb_decode_fixed32>:
    
    return true;
}

bool pb_decode_fixed32(pb_istream_t *stream, void *dest)
{
 8001020:	b513      	push	{r0, r1, r4, lr}
    pb_byte_t bytes[4];

    if (!pb_read(stream, bytes, 4))
 8001022:	2204      	movs	r2, #4
    
    return true;
}

bool pb_decode_fixed32(pb_istream_t *stream, void *dest)
{
 8001024:	460c      	mov	r4, r1
    pb_byte_t bytes[4];

    if (!pb_read(stream, bytes, 4))
 8001026:	eb0d 0102 	add.w	r1, sp, r2
 800102a:	f7ff fbed 	bl	8000808 <pb_read>
 800102e:	b108      	cbz	r0, 8001034 <pb_decode_fixed32+0x14>
        return false;
    
    *(uint32_t*)dest = ((uint32_t)bytes[0] << 0) |
 8001030:	9b01      	ldr	r3, [sp, #4]
 8001032:	6023      	str	r3, [r4, #0]
                       ((uint32_t)bytes[1] << 8) |
                       ((uint32_t)bytes[2] << 16) |
                       ((uint32_t)bytes[3] << 24);
    return true;
}
 8001034:	b002      	add	sp, #8
 8001036:	bd10      	pop	{r4, pc}

08001038 <pb_dec_fixed32>:
}

static bool checkreturn pb_dec_fixed32(pb_istream_t *stream, const pb_field_t *field, void *dest)
{
    PB_UNUSED(field);
    return pb_decode_fixed32(stream, dest);
 8001038:	4611      	mov	r1, r2
 800103a:	f7ff bff1 	b.w	8001020 <pb_decode_fixed32>

0800103e <pb_decode_fixed64>:
                       ((uint32_t)bytes[3] << 24);
    return true;
}

bool pb_decode_fixed64(pb_istream_t *stream, void *dest)
{
 800103e:	b513      	push	{r0, r1, r4, lr}
    pb_byte_t bytes[8];

    if (!pb_read(stream, bytes, 8))
 8001040:	2208      	movs	r2, #8
                       ((uint32_t)bytes[3] << 24);
    return true;
}

bool pb_decode_fixed64(pb_istream_t *stream, void *dest)
{
 8001042:	460c      	mov	r4, r1
    pb_byte_t bytes[8];

    if (!pb_read(stream, bytes, 8))
 8001044:	4669      	mov	r1, sp
 8001046:	f7ff fbdf 	bl	8000808 <pb_read>
 800104a:	b118      	cbz	r0, 8001054 <pb_decode_fixed64+0x16>
        return false;
    
    *(uint64_t*)dest = ((uint64_t)bytes[0] << 0) |
 800104c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8001050:	e9c4 2300 	strd	r2, r3, [r4]
                       ((uint64_t)bytes[5] << 40) |
                       ((uint64_t)bytes[6] << 48) |
                       ((uint64_t)bytes[7] << 56);
    
    return true;
}
 8001054:	b002      	add	sp, #8
 8001056:	bd10      	pop	{r4, pc}

08001058 <pb_dec_fixed64>:
}

static bool checkreturn pb_dec_fixed64(pb_istream_t *stream, const pb_field_t *field, void *dest)
{
    PB_UNUSED(field);
    return pb_decode_fixed64(stream, dest);
 8001058:	4611      	mov	r1, r2
 800105a:	f7ff bff0 	b.w	800103e <pb_decode_fixed64>

0800105e <pb_field_iter_begin>:

bool pb_field_iter_begin(pb_field_iter_t *iter, const pb_field_t *fields, void *dest_struct)
{
    iter->start = fields;
    iter->pos = fields;
    iter->required_field_index = 0;
 800105e:	2300      	movs	r3, #0
    iter->dest_struct = dest_struct;
 8001060:	60c2      	str	r2, [r0, #12]

#include "pb_common.h"

bool pb_field_iter_begin(pb_field_iter_t *iter, const pb_field_t *fields, void *dest_struct)
{
    iter->start = fields;
 8001062:	6001      	str	r1, [r0, #0]
    iter->pos = fields;
 8001064:	6041      	str	r1, [r0, #4]
    iter->required_field_index = 0;
 8001066:	6083      	str	r3, [r0, #8]
    iter->dest_struct = dest_struct;
    iter->pData = (char*)dest_struct + iter->pos->data_offset;
 8001068:	788b      	ldrb	r3, [r1, #2]
 800106a:	441a      	add	r2, r3
 800106c:	6102      	str	r2, [r0, #16]
    iter->pSize = (char*)iter->pData + iter->pos->size_offset;
 800106e:	f991 3003 	ldrsb.w	r3, [r1, #3]
 8001072:	441a      	add	r2, r3
 8001074:	6142      	str	r2, [r0, #20]
    
    return (iter->pos->tag != 0);
 8001076:	7808      	ldrb	r0, [r1, #0]
}
 8001078:	3000      	adds	r0, #0
 800107a:	bf18      	it	ne
 800107c:	2001      	movne	r0, #1
 800107e:	4770      	bx	lr

08001080 <pb_field_iter_next>:

bool pb_field_iter_next(pb_field_iter_t *iter)
{
 8001080:	b510      	push	{r4, lr}
    const pb_field_t *prev_field = iter->pos;
 8001082:	6841      	ldr	r1, [r0, #4]

    if (prev_field->tag == 0)
 8001084:	780a      	ldrb	r2, [r1, #0]
    
    return (iter->pos->tag != 0);
}

bool pb_field_iter_next(pb_field_iter_t *iter)
{
 8001086:	4603      	mov	r3, r0
    const pb_field_t *prev_field = iter->pos;

    if (prev_field->tag == 0)
 8001088:	2a00      	cmp	r2, #0
 800108a:	d03a      	beq.n	8001102 <pb_field_iter_next+0x82>
        /* Handle empty message types, where the first field is already the terminator.
         * In other cases, the iter->pos never points to the terminator. */
        return false;
    }
    
    iter->pos++;
 800108c:	f101 020a 	add.w	r2, r1, #10
 8001090:	6042      	str	r2, [r0, #4]
    
    if (iter->pos->tag == 0)
 8001092:	7a8c      	ldrb	r4, [r1, #10]
 8001094:	b92c      	cbnz	r4, 80010a2 <pb_field_iter_next+0x22>
    {
        /* Wrapped back to beginning, reinitialize */
        (void)pb_field_iter_begin(iter, iter->start, iter->dest_struct);
 8001096:	68c2      	ldr	r2, [r0, #12]
 8001098:	6801      	ldr	r1, [r0, #0]
 800109a:	f7ff ffe0 	bl	800105e <pb_field_iter_begin>
        return false;
 800109e:	4620      	mov	r0, r4
 80010a0:	bd10      	pop	{r4, pc}
    else
    {
        /* Increment the pointers based on previous field size */
        size_t prev_size = prev_field->data_size;
    
        if (PB_HTYPE(prev_field->type) == PB_HTYPE_ONEOF &&
 80010a2:	7848      	ldrb	r0, [r1, #1]
        return false;
    }
    else
    {
        /* Increment the pointers based on previous field size */
        size_t prev_size = prev_field->data_size;
 80010a4:	790a      	ldrb	r2, [r1, #4]
    
        if (PB_HTYPE(prev_field->type) == PB_HTYPE_ONEOF &&
 80010a6:	f000 0430 	and.w	r4, r0, #48	; 0x30
 80010aa:	2c30      	cmp	r4, #48	; 0x30
 80010ac:	d10a      	bne.n	80010c4 <pb_field_iter_next+0x44>
 80010ae:	7acc      	ldrb	r4, [r1, #11]
 80010b0:	f004 0430 	and.w	r4, r4, #48	; 0x30
 80010b4:	2c30      	cmp	r4, #48	; 0x30
 80010b6:	d105      	bne.n	80010c4 <pb_field_iter_next+0x44>
            PB_HTYPE(iter->pos->type) == PB_HTYPE_ONEOF)
        {
            /* Don't advance pointers inside unions */
            prev_size = 0;
            iter->pData = (char*)iter->pData - prev_field->data_offset;
 80010b8:	7888      	ldrb	r0, [r1, #2]
 80010ba:	691a      	ldr	r2, [r3, #16]
 80010bc:	1a12      	subs	r2, r2, r0
 80010be:	611a      	str	r2, [r3, #16]
    
        if (PB_HTYPE(prev_field->type) == PB_HTYPE_ONEOF &&
            PB_HTYPE(iter->pos->type) == PB_HTYPE_ONEOF)
        {
            /* Don't advance pointers inside unions */
            prev_size = 0;
 80010c0:	2200      	movs	r2, #0
            iter->pData = (char*)iter->pData - prev_field->data_offset;
 80010c2:	e00c      	b.n	80010de <pb_field_iter_next+0x5e>
        }
        else if (PB_ATYPE(prev_field->type) == PB_ATYPE_STATIC &&
 80010c4:	f000 04f0 	and.w	r4, r0, #240	; 0xf0
 80010c8:	2c20      	cmp	r4, #32
 80010ca:	d103      	bne.n	80010d4 <pb_field_iter_next+0x54>
                 PB_HTYPE(prev_field->type) == PB_HTYPE_REPEATED)
        {
            /* In static arrays, the data_size tells the size of a single entry and
             * array_size is the number of entries */
            prev_size *= prev_field->array_size;
 80010cc:	7948      	ldrb	r0, [r1, #5]
 80010ce:	fb12 f200 	smulbb	r2, r2, r0
 80010d2:	e004      	b.n	80010de <pb_field_iter_next+0x5e>
        }
        else if (PB_ATYPE(prev_field->type) == PB_ATYPE_POINTER)
 80010d4:	f000 00c0 	and.w	r0, r0, #192	; 0xc0
 80010d8:	2880      	cmp	r0, #128	; 0x80
        {
            /* Pointer fields always have a constant size in the main structure.
             * The data_size only applies to the dynamically allocated area. */
            prev_size = sizeof(void*);
 80010da:	bf08      	it	eq
 80010dc:	2204      	moveq	r2, #4
        }

        if (PB_HTYPE(prev_field->type) == PB_HTYPE_REQUIRED)
 80010de:	7848      	ldrb	r0, [r1, #1]
 80010e0:	f010 0f30 	tst.w	r0, #48	; 0x30
        {
            /* Count the required fields, in order to check their presence in the
             * decoder. */
            iter->required_field_index++;
 80010e4:	bf02      	ittt	eq
 80010e6:	6898      	ldreq	r0, [r3, #8]
 80010e8:	3001      	addeq	r0, #1
 80010ea:	6098      	streq	r0, [r3, #8]
        }
    
        iter->pData = (char*)iter->pData + prev_size + iter->pos->data_offset;
 80010ec:	7b08      	ldrb	r0, [r1, #12]
 80010ee:	4402      	add	r2, r0
 80010f0:	6918      	ldr	r0, [r3, #16]
 80010f2:	4402      	add	r2, r0
 80010f4:	611a      	str	r2, [r3, #16]
        iter->pSize = (char*)iter->pData + iter->pos->size_offset;
 80010f6:	f991 100d 	ldrsb.w	r1, [r1, #13]
 80010fa:	440a      	add	r2, r1
 80010fc:	615a      	str	r2, [r3, #20]
        return true;
 80010fe:	2001      	movs	r0, #1
 8001100:	bd10      	pop	{r4, pc}

    if (prev_field->tag == 0)
    {
        /* Handle empty message types, where the first field is already the terminator.
         * In other cases, the iter->pos never points to the terminator. */
        return false;
 8001102:	4610      	mov	r0, r2
    
        iter->pData = (char*)iter->pData + prev_size + iter->pos->data_offset;
        iter->pSize = (char*)iter->pData + iter->pos->size_offset;
        return true;
    }
}
 8001104:	bd10      	pop	{r4, pc}

08001106 <pb_field_iter_find>:

bool pb_field_iter_find(pb_field_iter_t *iter, uint32_t tag)
{
 8001106:	b570      	push	{r4, r5, r6, lr}
    const pb_field_t *start = iter->pos;
 8001108:	6845      	ldr	r5, [r0, #4]
        return true;
    }
}

bool pb_field_iter_find(pb_field_iter_t *iter, uint32_t tag)
{
 800110a:	4604      	mov	r4, r0
 800110c:	460e      	mov	r6, r1
    const pb_field_t *start = iter->pos;
    
    do {
        if (iter->pos->tag == tag &&
 800110e:	6863      	ldr	r3, [r4, #4]
 8001110:	781a      	ldrb	r2, [r3, #0]
 8001112:	42b2      	cmp	r2, r6
 8001114:	d104      	bne.n	8001120 <pb_field_iter_find+0x1a>
 8001116:	785b      	ldrb	r3, [r3, #1]
 8001118:	f003 030f 	and.w	r3, r3, #15
 800111c:	2b08      	cmp	r3, #8
 800111e:	d107      	bne.n	8001130 <pb_field_iter_find+0x2a>
        {
            /* Found the wanted field */
            return true;
        }
        
        (void)pb_field_iter_next(iter);
 8001120:	4620      	mov	r0, r4
 8001122:	f7ff ffad 	bl	8001080 <pb_field_iter_next>
    } while (iter->pos != start);
 8001126:	6863      	ldr	r3, [r4, #4]
 8001128:	429d      	cmp	r5, r3
 800112a:	d1f0      	bne.n	800110e <pb_field_iter_find+0x8>
    
    /* Searched all the way back to start, and found nothing. */
    return false;
 800112c:	2000      	movs	r0, #0
 800112e:	bd70      	pop	{r4, r5, r6, pc}
    do {
        if (iter->pos->tag == tag &&
            PB_LTYPE(iter->pos->type) != PB_LTYPE_EXTENSION)
        {
            /* Found the wanted field */
            return true;
 8001130:	2001      	movs	r0, #1
        (void)pb_field_iter_next(iter);
    } while (iter->pos != start);
    
    /* Searched all the way back to start, and found nothing. */
    return false;
}
 8001132:	bd70      	pop	{r4, r5, r6, pc}

08001134 <MySpi_Init>:
 */
#include "my_spi.h"

#define SPI_TIMEOUT      0xFFFFFFFF

void MySpi_Init(MySpi *this){
 8001134:	b5f0      	push	{r4, r5, r6, r7, lr}
  GPIO_Init(&this->CS_Gpio, GPIOA, GPIO_PIN_4);
 8001136:	4f25      	ldr	r7, [pc, #148]	; (80011cc <MySpi_Init+0x98>)

  //MOSI, MISO, SCK GPIO configuration
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001138:	4e25      	ldr	r6, [pc, #148]	; (80011d0 <MySpi_Init+0x9c>)
 */
#include "my_spi.h"

#define SPI_TIMEOUT      0xFFFFFFFF

void MySpi_Init(MySpi *this){
 800113a:	b089      	sub	sp, #36	; 0x24
  GPIO_Init(&this->CS_Gpio, GPIOA, GPIO_PIN_4);

  //MOSI, MISO, SCK GPIO configuration
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800113c:	2500      	movs	r5, #0
#include "my_spi.h"

#define SPI_TIMEOUT      0xFFFFFFFF

void MySpi_Init(MySpi *this){
  GPIO_Init(&this->CS_Gpio, GPIOA, GPIO_PIN_4);
 800113e:	2210      	movs	r2, #16
 8001140:	4639      	mov	r1, r7
 */
#include "my_spi.h"

#define SPI_TIMEOUT      0xFFFFFFFF

void MySpi_Init(MySpi *this){
 8001142:	4604      	mov	r4, r0
  GPIO_Init(&this->CS_Gpio, GPIOA, GPIO_PIN_4);
 8001144:	f000 fb4a 	bl	80017dc <GPIO_Init>

  //MOSI, MISO, SCK GPIO configuration
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001148:	9501      	str	r5, [sp, #4]
 800114a:	6b33      	ldr	r3, [r6, #48]	; 0x30
 800114c:	f043 0301 	orr.w	r3, r3, #1
 8001150:	6333      	str	r3, [r6, #48]	; 0x30
 8001152:	6b33      	ldr	r3, [r6, #48]	; 0x30
  GPIO_InitTypeDef GPIO_SPI_Pins_initstruct;
  GPIO_SPI_Pins_initstruct.Mode	= GPIO_MODE_AF_PP;
  GPIO_SPI_Pins_initstruct.Pull	= GPIO_NOPULL;
 8001154:	9505      	str	r5, [sp, #20]

void MySpi_Init(MySpi *this){
  GPIO_Init(&this->CS_Gpio, GPIOA, GPIO_PIN_4);

  //MOSI, MISO, SCK GPIO configuration
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001156:	f003 0301 	and.w	r3, r3, #1
 800115a:	9301      	str	r3, [sp, #4]
 800115c:	9b01      	ldr	r3, [sp, #4]
  GPIO_InitTypeDef GPIO_SPI_Pins_initstruct;
  GPIO_SPI_Pins_initstruct.Mode	= GPIO_MODE_AF_PP;
 800115e:	2302      	movs	r3, #2
 8001160:	9304      	str	r3, [sp, #16]
  GPIO_SPI_Pins_initstruct.Pull	= GPIO_NOPULL;
  GPIO_SPI_Pins_initstruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001162:	9306      	str	r3, [sp, #24]
  GPIO_SPI_Pins_initstruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001164:	23e0      	movs	r3, #224	; 0xe0
  GPIO_SPI_Pins_initstruct.Alternate = GPIO_AF5_SPI1;
  HAL_GPIO_Init(GPIOA, &GPIO_SPI_Pins_initstruct);
 8001166:	a903      	add	r1, sp, #12
  __HAL_RCC_GPIOA_CLK_ENABLE();
  GPIO_InitTypeDef GPIO_SPI_Pins_initstruct;
  GPIO_SPI_Pins_initstruct.Mode	= GPIO_MODE_AF_PP;
  GPIO_SPI_Pins_initstruct.Pull	= GPIO_NOPULL;
  GPIO_SPI_Pins_initstruct.Speed = GPIO_SPEED_FREQ_HIGH;
  GPIO_SPI_Pins_initstruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001168:	9303      	str	r3, [sp, #12]
  GPIO_SPI_Pins_initstruct.Alternate = GPIO_AF5_SPI1;
  HAL_GPIO_Init(GPIOA, &GPIO_SPI_Pins_initstruct);
 800116a:	4638      	mov	r0, r7
  GPIO_InitTypeDef GPIO_SPI_Pins_initstruct;
  GPIO_SPI_Pins_initstruct.Mode	= GPIO_MODE_AF_PP;
  GPIO_SPI_Pins_initstruct.Pull	= GPIO_NOPULL;
  GPIO_SPI_Pins_initstruct.Speed = GPIO_SPEED_FREQ_HIGH;
  GPIO_SPI_Pins_initstruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_SPI_Pins_initstruct.Alternate = GPIO_AF5_SPI1;
 800116c:	2305      	movs	r3, #5
 800116e:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_SPI_Pins_initstruct);
 8001170:	f002 fbb8 	bl	80038e4 <HAL_GPIO_Init>

  __HAL_RCC_SPI1_CLK_ENABLE();
 8001174:	9502      	str	r5, [sp, #8]
 8001176:	6c73      	ldr	r3, [r6, #68]	; 0x44
 8001178:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800117c:	6473      	str	r3, [r6, #68]	; 0x44
 800117e:	6c73      	ldr	r3, [r6, #68]	; 0x44
  this->SpiHandle.Instance               = SPI1;
  this->SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
  this->SpiHandle.Init.Direction         = SPI_DIRECTION_2LINES;
 8001180:	6125      	str	r5, [r4, #16]
  GPIO_SPI_Pins_initstruct.Speed = GPIO_SPEED_FREQ_HIGH;
  GPIO_SPI_Pins_initstruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_SPI_Pins_initstruct.Alternate = GPIO_AF5_SPI1;
  HAL_GPIO_Init(GPIOA, &GPIO_SPI_Pins_initstruct);

  __HAL_RCC_SPI1_CLK_ENABLE();
 8001182:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001186:	9302      	str	r3, [sp, #8]
 8001188:	9b02      	ldr	r3, [sp, #8]
  this->SpiHandle.Instance               = SPI1;
 800118a:	4b12      	ldr	r3, [pc, #72]	; (80011d4 <MySpi_Init+0xa0>)
 800118c:	60a3      	str	r3, [r4, #8]
  this->SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800118e:	2318      	movs	r3, #24
 8001190:	6263      	str	r3, [r4, #36]	; 0x24
  this->SpiHandle.Init.Direction         = SPI_DIRECTION_2LINES;
  this->SpiHandle.Init.CLKPhase          = SPI_PHASE_1EDGE;
  this->SpiHandle.Init.CLKPolarity       = SPI_POLARITY_LOW;
  this->SpiHandle.Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLE;
  this->SpiHandle.Init.CRCPolynomial     = 7;
 8001192:	2307      	movs	r3, #7
 8001194:	6363      	str	r3, [r4, #52]	; 0x34
  this->SpiHandle.Init.DataSize          = SPI_DATASIZE_8BIT;
  this->SpiHandle.Init.FirstBit          = SPI_FIRSTBIT_MSB;
  this->SpiHandle.Init.NSS               = SPI_NSS_SOFT;
 8001196:	f44f 7300 	mov.w	r3, #512	; 0x200
 800119a:	6223      	str	r3, [r4, #32]
  this->SpiHandle.Init.TIMode            = SPI_TIMODE_DISABLE;
  this->SpiHandle.Init.Mode = SPI_MODE_MASTER;
 800119c:	f44f 7382 	mov.w	r3, #260	; 0x104
 80011a0:	60e3      	str	r3, [r4, #12]

  __HAL_RCC_SPI1_CLK_ENABLE();
  this->SpiHandle.Instance               = SPI1;
  this->SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
  this->SpiHandle.Init.Direction         = SPI_DIRECTION_2LINES;
  this->SpiHandle.Init.CLKPhase          = SPI_PHASE_1EDGE;
 80011a2:	61e5      	str	r5, [r4, #28]
  this->SpiHandle.Init.CLKPolarity       = SPI_POLARITY_LOW;
 80011a4:	61a5      	str	r5, [r4, #24]
  this->SpiHandle.Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLE;
 80011a6:	6325      	str	r5, [r4, #48]	; 0x30
  this->SpiHandle.Init.CRCPolynomial     = 7;
  this->SpiHandle.Init.DataSize          = SPI_DATASIZE_8BIT;
 80011a8:	6165      	str	r5, [r4, #20]
  this->SpiHandle.Init.FirstBit          = SPI_FIRSTBIT_MSB;
 80011aa:	62a5      	str	r5, [r4, #40]	; 0x28
  this->SpiHandle.Init.NSS               = SPI_NSS_SOFT;
  this->SpiHandle.Init.TIMode            = SPI_TIMODE_DISABLE;
 80011ac:	62e5      	str	r5, [r4, #44]	; 0x2c
  this->SpiHandle.Init.Mode = SPI_MODE_MASTER;
  HAL_SPI_Init(&this->SpiHandle);
 80011ae:	f104 0008 	add.w	r0, r4, #8
 80011b2:	f001 fc96 	bl	8002ae2 <HAL_SPI_Init>
  __HAL_SPI_ENABLE(&this->SpiHandle);
 80011b6:	68a2      	ldr	r2, [r4, #8]
 80011b8:	6813      	ldr	r3, [r2, #0]
 80011ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80011be:	6013      	str	r3, [r2, #0]
  GPIO_Set(&this->CS_Gpio);
 80011c0:	4620      	mov	r0, r4
 80011c2:	f000 fb88 	bl	80018d6 <GPIO_Set>
 }
 80011c6:	b009      	add	sp, #36	; 0x24
 80011c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011ca:	bf00      	nop
 80011cc:	40020000 	.word	0x40020000
 80011d0:	40023800 	.word	0x40023800
 80011d4:	40013000 	.word	0x40013000

080011d8 <MySpi_Transfer>:
int MySpi_Transfer(MySpi *this, uint8_t *Data_IN, uint8_t *Data_OUT, uint16_t size){
 80011d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80011dc:	4605      	mov	r5, r0
 80011de:	460e      	mov	r6, r1
 80011e0:	4698      	mov	r8, r3
 80011e2:	4617      	mov	r7, r2
  int16_t Spi_TimeOut=0x400;
  GPIO_Reset(&this->CS_Gpio);
 80011e4:	f000 fb7c 	bl	80018e0 <GPIO_Reset>
  (* (uint8_t *)(Data_IN))= *(__IO uint8_t *)&this->SpiHandle.Instance->DR;
 80011e8:	68ab      	ldr	r3, [r5, #8]
 80011ea:	7b1b      	ldrb	r3, [r3, #12]
 80011ec:	7033      	strb	r3, [r6, #0]

  while((__HAL_SPI_GET_FLAG(&this->SpiHandle, SPI_FLAG_TXE)==0)&&(Spi_TimeOut>0)){
 80011ee:	68ab      	ldr	r3, [r5, #8]
 80011f0:	f240 4001 	movw	r0, #1025	; 0x401
 80011f4:	689a      	ldr	r2, [r3, #8]
 80011f6:	0792      	lsls	r2, r2, #30
 80011f8:	d404      	bmi.n	8001204 <MySpi_Transfer+0x2c>
 80011fa:	3801      	subs	r0, #1
 80011fc:	b280      	uxth	r0, r0
 80011fe:	2800      	cmp	r0, #0
 8001200:	d1f8      	bne.n	80011f4 <MySpi_Transfer+0x1c>
 8001202:	e014      	b.n	800122e <MySpi_Transfer+0x56>
 8001204:	2000      	movs	r0, #0
 8001206:	e012      	b.n	800122e <MySpi_Transfer+0x56>
 8001208:	3b01      	subs	r3, #1
 800120a:	b29b      	uxth	r3, r3
  }
  Spi_TimeOut=0x400;
  int i;
  for(i=0; i<size; i++){
	this->SpiHandle.Instance->DR = *((uint16_t *)(Data_OUT+i));
	while((__HAL_SPI_GET_FLAG(&this->SpiHandle, SPI_FLAG_TXE)==0)&&(Spi_TimeOut>0)){
 800120c:	b113      	cbz	r3, 8001214 <MySpi_Transfer+0x3c>
 800120e:	6891      	ldr	r1, [r2, #8]
 8001210:	078c      	lsls	r4, r1, #30
 8001212:	d5f9      	bpl.n	8001208 <MySpi_Transfer+0x30>
 8001214:	f240 4401 	movw	r4, #1025	; 0x401
	  Spi_TimeOut--;
	}
	Spi_TimeOut=0x400;
	while((__HAL_SPI_GET_FLAG(&this->SpiHandle, SPI_FLAG_BSY)==1)&&(Spi_TimeOut>0)){
 8001218:	6893      	ldr	r3, [r2, #8]
 800121a:	0619      	lsls	r1, r3, #24
 800121c:	d40f      	bmi.n	800123e <MySpi_Transfer+0x66>
 800121e:	f240 4401 	movw	r4, #1025	; 0x401
	  Spi_TimeOut--;
	}
	Spi_TimeOut=0x400;

	while((__HAL_SPI_GET_FLAG(&this->SpiHandle, SPI_FLAG_RXNE)==0)&&(Spi_TimeOut>0)){
 8001222:	6893      	ldr	r3, [r2, #8]
 8001224:	07db      	lsls	r3, r3, #31
 8001226:	d50f      	bpl.n	8001248 <MySpi_Transfer+0x70>
	  Spi_TimeOut--;
	}
	Spi_TimeOut=0x400;
	(* (uint8_t *)(Data_IN+i))= *(__IO uint8_t *)&this->SpiHandle.Instance->DR;
 8001228:	7b13      	ldrb	r3, [r2, #12]
 800122a:	5433      	strb	r3, [r6, r0]
  while((__HAL_SPI_GET_FLAG(&this->SpiHandle, SPI_FLAG_TXE)==0)&&(Spi_TimeOut>0)){
	Spi_TimeOut--;
  }
  Spi_TimeOut=0x400;
  int i;
  for(i=0; i<size; i++){
 800122c:	3001      	adds	r0, #1
 800122e:	4540      	cmp	r0, r8
 8001230:	68aa      	ldr	r2, [r5, #8]
 8001232:	da0e      	bge.n	8001252 <MySpi_Transfer+0x7a>
	this->SpiHandle.Instance->DR = *((uint16_t *)(Data_OUT+i));
 8001234:	5a3b      	ldrh	r3, [r7, r0]
 8001236:	60d3      	str	r3, [r2, #12]
	while((__HAL_SPI_GET_FLAG(&this->SpiHandle, SPI_FLAG_TXE)==0)&&(Spi_TimeOut>0)){
 8001238:	f240 4301 	movw	r3, #1025	; 0x401
 800123c:	e7e7      	b.n	800120e <MySpi_Transfer+0x36>
 800123e:	3c01      	subs	r4, #1
 8001240:	b2a4      	uxth	r4, r4
	  Spi_TimeOut--;
	}
	Spi_TimeOut=0x400;
	while((__HAL_SPI_GET_FLAG(&this->SpiHandle, SPI_FLAG_BSY)==1)&&(Spi_TimeOut>0)){
 8001242:	2c00      	cmp	r4, #0
 8001244:	d1e8      	bne.n	8001218 <MySpi_Transfer+0x40>
 8001246:	e7ea      	b.n	800121e <MySpi_Transfer+0x46>
 8001248:	3c01      	subs	r4, #1
 800124a:	b2a4      	uxth	r4, r4
	  Spi_TimeOut--;
	}
	Spi_TimeOut=0x400;

	while((__HAL_SPI_GET_FLAG(&this->SpiHandle, SPI_FLAG_RXNE)==0)&&(Spi_TimeOut>0)){
 800124c:	2c00      	cmp	r4, #0
 800124e:	d1e8      	bne.n	8001222 <MySpi_Transfer+0x4a>
 8001250:	e7ea      	b.n	8001228 <MySpi_Transfer+0x50>
	  Spi_TimeOut--;
	}
	Spi_TimeOut=0x400;
	(* (uint8_t *)(Data_IN+i))= *(__IO uint8_t *)&this->SpiHandle.Instance->DR;
  }
  while((__HAL_SPI_GET_FLAG(&this->SpiHandle, SPI_FLAG_BSY)==1)&&(Spi_TimeOut>0)){
 8001252:	f240 4301 	movw	r3, #1025	; 0x401
 8001256:	6891      	ldr	r1, [r2, #8]
 8001258:	0608      	lsls	r0, r1, #24
 800125a:	d503      	bpl.n	8001264 <MySpi_Transfer+0x8c>
 800125c:	3b01      	subs	r3, #1
 800125e:	b29b      	uxth	r3, r3
 8001260:	2b00      	cmp	r3, #0
 8001262:	d1f8      	bne.n	8001256 <MySpi_Transfer+0x7e>
 8001264:	f240 4301 	movw	r3, #1025	; 0x401
    Spi_TimeOut--;
  }
  Spi_TimeOut=0x400;
  while((__HAL_SPI_GET_FLAG(&this->SpiHandle, SPI_FLAG_TXE))&&(Spi_TimeOut>0)){
 8001268:	6891      	ldr	r1, [r2, #8]
 800126a:	0789      	lsls	r1, r1, #30
 800126c:	d503      	bpl.n	8001276 <MySpi_Transfer+0x9e>
 800126e:	3b01      	subs	r3, #1
 8001270:	b29b      	uxth	r3, r3
 8001272:	2b00      	cmp	r3, #0
 8001274:	d1f8      	bne.n	8001268 <MySpi_Transfer+0x90>
    Spi_TimeOut--;
  }
  Spi_TimeOut=0x400;
  GPIO_Set(&this->CS_Gpio);
 8001276:	4628      	mov	r0, r5
 8001278:	f000 fb2d 	bl	80018d6 <GPIO_Set>
  return 1;
}
 800127c:	2001      	movs	r0, #1
 800127e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08001284 <decodifica_pacote>:

void SystemClock_Config(void);
void Error_Handler(void);

// do buffer recebido, constri um grSim_Robot_Command
bool decodifica_pacote(uint8_t *buffer, size_t size, grSim_Robot_Command *robotcommand){
 8001284:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8001286:	4614      	mov	r4, r2
	pb_istream_t istream = pb_istream_from_buffer(buffer, size);
 8001288:	460a      	mov	r2, r1
 800128a:	4601      	mov	r1, r0
 800128c:	4668      	mov	r0, sp
 800128e:	f7ff fb59 	bl	8000944 <pb_istream_from_buffer>
	bool status=pb_decode(&istream, grSim_Robot_Command_fields, robotcommand);
 8001292:	4622      	mov	r2, r4
 8001294:	4902      	ldr	r1, [pc, #8]	; (80012a0 <decodifica_pacote+0x1c>)
 8001296:	4668      	mov	r0, sp
 8001298:	f7ff fe36 	bl	8000f08 <pb_decode>
	return status;
}
 800129c:	b004      	add	sp, #16
 800129e:	bd10      	pop	{r4, pc}
 80012a0:	080045c0 	.word	0x080045c0

080012a4 <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 80012a4:	b530      	push	{r4, r5, lr}
 80012a6:	b095      	sub	sp, #84	; 0x54

  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

  __HAL_RCC_PWR_CLK_ENABLE();
 80012a8:	2200      	movs	r2, #0
 80012aa:	4b24      	ldr	r3, [pc, #144]	; (800133c <SystemClock_Config+0x98>)
 80012ac:	9201      	str	r2, [sp, #4]
 80012ae:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80012b0:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 80012b4:	6419      	str	r1, [r3, #64]	; 0x40
 80012b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012bc:	9301      	str	r3, [sp, #4]
 80012be:	9b01      	ldr	r3, [sp, #4]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80012c0:	4b1f      	ldr	r3, [pc, #124]	; (8001340 <SystemClock_Config+0x9c>)
 80012c2:	9202      	str	r2, [sp, #8]
 80012c4:	6819      	ldr	r1, [r3, #0]
 80012c6:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 80012ca:	6019      	str	r1, [r3, #0]
 80012cc:	681b      	ldr	r3, [r3, #0]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80012ce:	920f      	str	r2, [sp, #60]	; 0x3c
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

  __HAL_RCC_PWR_CLK_ENABLE();

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80012d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012d4:	9302      	str	r3, [sp, #8]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012d6:	2101      	movs	r1, #1
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

  __HAL_RCC_PWR_CLK_ENABLE();

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80012d8:	9b02      	ldr	r3, [sp, #8]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012da:	910b      	str	r1, [sp, #44]	; 0x2c

  __HAL_RCC_PWR_CLK_ENABLE();

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012dc:	2302      	movs	r3, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
 80012de:	2110      	movs	r1, #16
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 16;
  RCC_OscInitStruct.PLL.PLLN = 192;
 80012e0:	22c0      	movs	r2, #192	; 0xc0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80012e2:	2504      	movs	r5, #4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012e4:	a808      	add	r0, sp, #32

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
 80012e6:	910c      	str	r1, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 16;
 80012e8:	9110      	str	r1, [sp, #64]	; 0x40

  __HAL_RCC_PWR_CLK_ENABLE();

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012ea:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012ec:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 16;
  RCC_OscInitStruct.PLL.PLLN = 192;
 80012ee:	9211      	str	r2, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80012f0:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80012f2:	9513      	str	r5, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012f4:	f001 fc32 	bl	8002b5c <HAL_RCC_OscConfig>
 80012f8:	4601      	mov	r1, r0
 80012fa:	b100      	cbz	r0, 80012fe <SystemClock_Config+0x5a>
 80012fc:	e7fe      	b.n	80012fc <SystemClock_Config+0x58>
  {
    Error_Handler();
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012fe:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001300:	9004      	str	r0, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001302:	9005      	str	r0, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001304:	9006      	str	r0, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001306:	9007      	str	r0, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001308:	a803      	add	r0, sp, #12
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
  {
    Error_Handler();
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800130a:	9303      	str	r3, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800130c:	f001 fdcc 	bl	8002ea8 <HAL_RCC_ClockConfig>
 8001310:	4604      	mov	r4, r0
 8001312:	b100      	cbz	r0, 8001316 <SystemClock_Config+0x72>
 8001314:	e7fe      	b.n	8001314 <SystemClock_Config+0x70>
  {
    Error_Handler();
  }

  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8001316:	f001 fe7b 	bl	8003010 <HAL_RCC_GetHCLKFreq>
 800131a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800131e:	fbb0 f0f3 	udiv	r0, r0, r3
 8001322:	f002 fc1b 	bl	8003b5c <HAL_SYSTICK_Config>

  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001326:	4628      	mov	r0, r5
 8001328:	f002 fc2e 	bl	8003b88 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800132c:	4622      	mov	r2, r4
 800132e:	4621      	mov	r1, r4
 8001330:	f04f 30ff 	mov.w	r0, #4294967295
 8001334:	f002 fbd2 	bl	8003adc <HAL_NVIC_SetPriority>
}
 8001338:	b015      	add	sp, #84	; 0x54
 800133a:	bd30      	pop	{r4, r5, pc}
 800133c:	40023800 	.word	0x40023800
 8001340:	40007000 	.word	0x40007000

08001344 <main>:
void set_speeds(float vel_x, float vel_y, float vel_theta){

}

int main(void)
{
 8001344:	b530      	push	{r4, r5, lr}
 8001346:	b0bd      	sub	sp, #244	; 0xf4
  HAL_Init();
 8001348:	f002 fc44 	bl	8003bd4 <HAL_Init>
  SystemClock_Config();
 800134c:	f7ff ffaa 	bl	80012a4 <SystemClock_Config>
  MX_USB_DEVICE_Init();
 8001350:	f7ff f91e 	bl	8000590 <MX_USB_DEVICE_Init>
  GPIO LED5;
  GPIO_Init(&LED5, GPIOD, GPIO_PIN_14);
 8001354:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001358:	4945      	ldr	r1, [pc, #276]	; (8001470 <main+0x12c>)
 800135a:	a801      	add	r0, sp, #4
 800135c:	f000 fa3e 	bl	80017dc <GPIO_Init>
  GPIO LED6;
  GPIO_Init(&LED6, GPIOD, GPIO_PIN_15);
 8001360:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001364:	4942      	ldr	r1, [pc, #264]	; (8001470 <main+0x12c>)
 8001366:	a803      	add	r0, sp, #12
 8001368:	f000 fa38 	bl	80017dc <GPIO_Init>
  Nrf24 radio;
  Nrf24_Init(&radio);
 800136c:	a81f      	add	r0, sp, #124	; 0x7c
 800136e:	f000 f885 	bl	800147c <Nrf24_Init>
  radio.is_rx=0;
 8001372:	2300      	movs	r3, #0
  Nrf24_Config(&radio);
 8001374:	a81f      	add	r0, sp, #124	; 0x7c
  GPIO_Init(&LED5, GPIOD, GPIO_PIN_14);
  GPIO LED6;
  GPIO_Init(&LED6, GPIOD, GPIO_PIN_15);
  Nrf24 radio;
  Nrf24_Init(&radio);
  radio.is_rx=0;
 8001376:	9321      	str	r3, [sp, #132]	; 0x84
  Nrf24_Config(&radio);
 8001378:	f000 f944 	bl	8001604 <Nrf24_Config>
  GPIO_Set(&radio.NRF_CE);
 800137c:	a81f      	add	r0, sp, #124	; 0x7c
 800137e:	f000 faaa 	bl	80018d6 <GPIO_Set>
  if(Nrf24_Test(&radio)){
 8001382:	a81f      	add	r0, sp, #124	; 0x7c
 8001384:	f000 f9a8 	bl	80016d8 <Nrf24_Test>
 8001388:	b110      	cbz	r0, 8001390 <main+0x4c>
	GPIO_Toggle(&LED6);
 800138a:	a803      	add	r0, sp, #12
 800138c:	f000 faad 	bl	80018ea <GPIO_Toggle>

  	//Pcoli
	grSim_Robot_Command robotcommand;
	uint8_t buffer[128]={8, 0, 21, 0, 0, 0, 0, 29, 0, 0, 0, 0, 37, 0, 0, 128, 63, 45, 0, 0, 0, 64, 53, 0, 0, 64, 64, 56, 0, 64, 0 , 0};
	int i = 0;
	grSim_Robot_Command gr=grSim_Robot_Command_init_zero;
 8001390:	2238      	movs	r2, #56	; 0x38
 8001392:	2100      	movs	r1, #0
 8001394:	a811      	add	r0, sp, #68	; 0x44
 8001396:	f002 ff04 	bl	80041a2 <memset>
		Nrf24_WritePayload(&radio, bufOut, 28);
		GPIO_Set(&radio.NRF_CE);
	    int counter=0;
	    while(Nrf24_TxEmpty(&radio)!=0){
	      counter++;
	      if(counter>0xeeee2){
 800139a:	4d36      	ldr	r5, [pc, #216]	; (8001474 <main+0x130>)
	int i = 0;
	grSim_Robot_Command gr=grSim_Robot_Command_init_zero;

  while (1)
  {
	int i=0;
 800139c:	2400      	movs	r4, #0
	uint8_t bufOut[28];
	uint8_t roboId=0;
	uint8_t symbol;
	while(i<29){
	  if(VCP_get_char(&symbol)){
 800139e:	f10d 0003 	add.w	r0, sp, #3
 80013a2:	f7ff f8db 	bl	800055c <VCP_get_char>
 80013a6:	b168      	cbz	r0, 80013c4 <main+0x80>
		if((symbol=='a')&&(i==0)){
 80013a8:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80013ac:	2b61      	cmp	r3, #97	; 0x61
 80013ae:	d101      	bne.n	80013b4 <main+0x70>
 80013b0:	2c00      	cmp	r4, #0
 80013b2:	d058      	beq.n	8001466 <main+0x122>
	      i=1;
		}
		else if(i==1){
 80013b4:	2c01      	cmp	r4, #1
 80013b6:	d058      	beq.n	800146a <main+0x126>
	      roboId=symbol;//id do rob para o qual vai enviar
		  i=i+1;
		}
		else if(i>1){
 80013b8:	ddf1      	ble.n	800139e <main+0x5a>
		  bufOut[i-1]=symbol;
 80013ba:	aa3c      	add	r2, sp, #240	; 0xf0
 80013bc:	4422      	add	r2, r4
		  i=i+1;
 80013be:	3401      	adds	r4, #1
		else if(i==1){
	      roboId=symbol;//id do rob para o qual vai enviar
		  i=i+1;
		}
		else if(i>1){
		  bufOut[i-1]=symbol;
 80013c0:	f802 3cc9 	strb.w	r3, [r2, #-201]
  {
	int i=0;
	uint8_t bufOut[28];
	uint8_t roboId=0;
	uint8_t symbol;
	while(i<29){
 80013c4:	2c1d      	cmp	r4, #29
 80013c6:	d1ea      	bne.n	800139e <main+0x5a>
		  bufOut[i-1]=symbol;
		  i=i+1;
		}
	  }
	}
	bufOut[0]='a';
 80013c8:	ac3c      	add	r4, sp, #240	; 0xf0
 80013ca:	2361      	movs	r3, #97	; 0x61
 80013cc:	f804 3dc8 	strb.w	r3, [r4, #-200]!

	//extrai  o contedo de bufOut para gr
	if(decodifica_pacote(bufOut, 31, &gr)){
 80013d0:	aa11      	add	r2, sp, #68	; 0x44
 80013d2:	211f      	movs	r1, #31
 80013d4:	4620      	mov	r0, r4
 80013d6:	f7ff ff55 	bl	8001284 <decodifica_pacote>
 80013da:	b390      	cbz	r0, 8001442 <main+0xfe>

		Nrf24_SetId(&radio, gr.id);//configuration of TX_ADDR register (and RX_ADDR_P0)
 80013dc:	f89d 1044 	ldrb.w	r1, [sp, #68]	; 0x44
 80013e0:	a81f      	add	r0, sp, #124	; 0x7c
 80013e2:	f000 f95b 	bl	800169c <Nrf24_SetId>
		for(i=1; i<28; i++){
		  bufOut[i]=0;
		}
*/

		Nrf24_WritePayload(&radio, bufOut, 28);
 80013e6:	4621      	mov	r1, r4
 80013e8:	221c      	movs	r2, #28
 80013ea:	a81f      	add	r0, sp, #124	; 0x7c
 80013ec:	f000 f8a1 	bl	8001532 <Nrf24_WritePayload>
		GPIO_Set(&radio.NRF_CE);
 80013f0:	a81f      	add	r0, sp, #124	; 0x7c
 80013f2:	f000 fa70 	bl	80018d6 <GPIO_Set>
	    int counter=0;
 80013f6:	2400      	movs	r4, #0
	    while(Nrf24_TxEmpty(&radio)!=0){
 80013f8:	a81f      	add	r0, sp, #124	; 0x7c
 80013fa:	f000 f9df 	bl	80017bc <Nrf24_TxEmpty>
 80013fe:	b130      	cbz	r0, 800140e <main+0xca>
	      counter++;
 8001400:	3401      	adds	r4, #1
	      if(counter>0xeeee2){
 8001402:	42ac      	cmp	r4, r5
 8001404:	ddf8      	ble.n	80013f8 <main+0xb4>
	    	Nrf24_FlushTx(&radio);
 8001406:	a81f      	add	r0, sp, #124	; 0x7c
 8001408:	f000 f8dc 	bl	80015c4 <Nrf24_FlushTx>
 800140c:	e7f4      	b.n	80013f8 <main+0xb4>
	      }
	    }
		GPIO_Reset(&radio.NRF_CE);
 800140e:	a81f      	add	r0, sp, #124	; 0x7c
 8001410:	f000 fa66 	bl	80018e0 <GPIO_Reset>
	    if(Nrf24_DataSent(&radio)){
 8001414:	a81f      	add	r0, sp, #124	; 0x7c
 8001416:	f000 f97d 	bl	8001714 <Nrf24_DataSent>
 800141a:	b128      	cbz	r0, 8001428 <main+0xe4>
	      Nrf24_CleanDataSent(&radio);
 800141c:	a81f      	add	r0, sp, #124	; 0x7c
 800141e:	f000 f9a9 	bl	8001774 <Nrf24_CleanDataSent>
		  GPIO_Toggle(&LED6);
 8001422:	a803      	add	r0, sp, #12
 8001424:	f000 fa61 	bl	80018ea <GPIO_Toggle>
		}
		if(Nrf24_MaxRt(&radio)){
 8001428:	a81f      	add	r0, sp, #124	; 0x7c
 800142a:	f000 f993 	bl	8001754 <Nrf24_MaxRt>
 800142e:	b140      	cbz	r0, 8001442 <main+0xfe>
		  Nrf24_CleanMaxRt(&radio);
 8001430:	a81f      	add	r0, sp, #124	; 0x7c
 8001432:	f000 f9b7 	bl	80017a4 <Nrf24_CleanMaxRt>
		  Nrf24_FlushTx(&radio);
 8001436:	a81f      	add	r0, sp, #124	; 0x7c
 8001438:	f000 f8c4 	bl	80015c4 <Nrf24_FlushTx>
		  GPIO_Toggle(&LED5);
 800143c:	a801      	add	r0, sp, #4
 800143e:	f000 fa54 	bl	80018ea <GPIO_Toggle>
		}

	}

	if(Nrf24_DataReady(&radio)){
 8001442:	a81f      	add	r0, sp, #124	; 0x7c
 8001444:	f000 f976 	bl	8001734 <Nrf24_DataReady>
 8001448:	2800      	cmp	r0, #0
 800144a:	d0a7      	beq.n	800139c <main+0x58>
	  uint8_t bufIn[17];
	  Nrf24_CleanDataReady(&radio);
 800144c:	a81f      	add	r0, sp, #124	; 0x7c
 800144e:	f000 f99d 	bl	800178c <Nrf24_CleanDataReady>
	  Nrf24_ReadPayload(&radio, bufIn, 17);
 8001452:	a905      	add	r1, sp, #20
 8001454:	2211      	movs	r2, #17
 8001456:	a81f      	add	r0, sp, #124	; 0x7c
 8001458:	f000 f88f 	bl	800157a <Nrf24_ReadPayload>
	  CDC_Transmit_FS(bufIn, 17);
 800145c:	2111      	movs	r1, #17
 800145e:	a805      	add	r0, sp, #20
 8001460:	f7ff f866 	bl	8000530 <CDC_Transmit_FS>
	}
  }
 8001464:	e79a      	b.n	800139c <main+0x58>
	uint8_t roboId=0;
	uint8_t symbol;
	while(i<29){
	  if(VCP_get_char(&symbol)){
		if((symbol=='a')&&(i==0)){
	      i=1;
 8001466:	2401      	movs	r4, #1
 8001468:	e799      	b.n	800139e <main+0x5a>
		}
		else if(i==1){
	      roboId=symbol;//id do rob para o qual vai enviar
		  i=i+1;
 800146a:	2402      	movs	r4, #2
 800146c:	e797      	b.n	800139e <main+0x5a>
 800146e:	bf00      	nop
 8001470:	40020c00 	.word	0x40020c00
 8001474:	000eeee2 	.word	0x000eeee2

08001478 <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void Error_Handler(void)
{
 8001478:	e7fe      	b.n	8001478 <Error_Handler>
	...

0800147c <Nrf24_Init>:
#include <NRF24.h>

uint8_t addressRoboList[] = {0XC3, 0XC4, 0XC5, 0XC6, 0XC7, 0XC8, 0XC9,
		0XCA, 0XCB, 0XB3, 0XB4, 0XB5, 0XB6, 0XB7, 0XB8, 0XB9};

void Nrf24_Init(Nrf24 *this) {
 800147c:	b510      	push	{r4, lr}
 800147e:	4604      	mov	r4, r0
  MySpi_Init(&this->NRF_Spi);
 8001480:	3014      	adds	r0, #20
 8001482:	f7ff fe57 	bl	8001134 <MySpi_Init>
  GPIO_Init(&this->NRF_CE, GPIOA, GPIO_PIN_3);
 8001486:	4620      	mov	r0, r4
 8001488:	2208      	movs	r2, #8
 800148a:	4904      	ldr	r1, [pc, #16]	; (800149c <Nrf24_Init+0x20>)
 800148c:	f000 f9a6 	bl	80017dc <GPIO_Init>
  GPIO_Reset(&this->NRF_CE);
 8001490:	4620      	mov	r0, r4
}
 8001492:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		0XCA, 0XCB, 0XB3, 0XB4, 0XB5, 0XB6, 0XB7, 0XB8, 0XB9};

void Nrf24_Init(Nrf24 *this) {
  MySpi_Init(&this->NRF_Spi);
  GPIO_Init(&this->NRF_CE, GPIOA, GPIO_PIN_3);
  GPIO_Reset(&this->NRF_CE);
 8001496:	f000 ba23 	b.w	80018e0 <GPIO_Reset>
 800149a:	bf00      	nop
 800149c:	40020000 	.word	0x40020000

080014a0 <Nrf24_WriteRegister>:
  Nrf24_WriteRegister(this, (uint8_t) 0x07, &reg_value, 1);
  int i;
  for(i=0;i<0xeeeee2;i++);
  return 1;
}
int Nrf24_WriteRegister(Nrf24 *this, uint8_t adress, uint8_t *new_value, int size){
 80014a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint8_t buf_in[size+1];
 80014a2:	f103 0408 	add.w	r4, r3, #8
 80014a6:	f024 0407 	bic.w	r4, r4, #7
  Nrf24_WriteRegister(this, (uint8_t) 0x07, &reg_value, 1);
  int i;
  for(i=0;i<0xeeeee2;i++);
  return 1;
}
int Nrf24_WriteRegister(Nrf24 *this, uint8_t adress, uint8_t *new_value, int size){
 80014aa:	af00      	add	r7, sp, #0
  uint8_t buf_in[size+1];
 80014ac:	ebad 0d04 	sub.w	sp, sp, r4
 80014b0:	466e      	mov	r6, sp
  uint8_t buf_out[size+1];
 80014b2:	ebad 0d04 	sub.w	sp, sp, r4
  buf_out[0]=0x20|adress;
 80014b6:	466c      	mov	r4, sp
 80014b8:	f041 0120 	orr.w	r1, r1, #32
 80014bc:	f804 1b01 	strb.w	r1, [r4], #1
  for(i=0;i<0xeeeee2;i++);
  return 1;
}
int Nrf24_WriteRegister(Nrf24 *this, uint8_t adress, uint8_t *new_value, int size){
  uint8_t buf_in[size+1];
  uint8_t buf_out[size+1];
 80014c0:	466d      	mov	r5, sp
 80014c2:	3a01      	subs	r2, #1
  buf_out[0]=0x20|adress;
  int i;
  for(i=1; i<size+1; i++){
 80014c4:	1b61      	subs	r1, r4, r5
 80014c6:	428b      	cmp	r3, r1
 80014c8:	db04      	blt.n	80014d4 <Nrf24_WriteRegister+0x34>
    buf_out[i]=new_value[i-1];
 80014ca:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 80014ce:	f804 1b01 	strb.w	r1, [r4], #1
 80014d2:	e7f7      	b.n	80014c4 <Nrf24_WriteRegister+0x24>
  }
  if(!MySpi_Transfer(&this->NRF_Spi, buf_in, buf_out, (int) size+1))
 80014d4:	3301      	adds	r3, #1
 80014d6:	b29b      	uxth	r3, r3
 80014d8:	462a      	mov	r2, r5
 80014da:	4631      	mov	r1, r6
 80014dc:	3014      	adds	r0, #20
 80014de:	f7ff fe7b 	bl	80011d8 <MySpi_Transfer>
    return 0;
  //for(int i=0;i<0xee2;i++);
  return 1;
}
 80014e2:	3000      	adds	r0, #0
 80014e4:	bf18      	it	ne
 80014e6:	2001      	movne	r0, #1
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080014ec <Nrf24_ReadRegister>:

int Nrf24_ReadRegister(Nrf24 *this, uint8_t adress, uint8_t *value, int size){
 80014ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80014ee:	461d      	mov	r5, r3
  uint8_t buf_in[size+1];
 80014f0:	3308      	adds	r3, #8
 80014f2:	f023 0307 	bic.w	r3, r3, #7
    return 0;
  //for(int i=0;i<0xee2;i++);
  return 1;
}

int Nrf24_ReadRegister(Nrf24 *this, uint8_t adress, uint8_t *value, int size){
 80014f6:	af00      	add	r7, sp, #0
  uint8_t buf_in[size+1];
 80014f8:	ebad 0d03 	sub.w	sp, sp, r3
 80014fc:	466e      	mov	r6, sp
  uint8_t buf_out[size+1];
 80014fe:	ebad 0d03 	sub.w	sp, sp, r3
  buf_out[0]=adress;
  if(!MySpi_Transfer(&this->NRF_Spi, buf_in, buf_out, (int) size+1))
 8001502:	1c6b      	adds	r3, r5, #1
    return 0;
  //for(int i=0;i<0xee2;i++);
  return 1;
}

int Nrf24_ReadRegister(Nrf24 *this, uint8_t adress, uint8_t *value, int size){
 8001504:	4614      	mov	r4, r2
  uint8_t buf_in[size+1];
  uint8_t buf_out[size+1];
  buf_out[0]=adress;
 8001506:	f88d 1000 	strb.w	r1, [sp]
  if(!MySpi_Transfer(&this->NRF_Spi, buf_in, buf_out, (int) size+1))
 800150a:	b29b      	uxth	r3, r3
 800150c:	466a      	mov	r2, sp
 800150e:	4631      	mov	r1, r6
 8001510:	3014      	adds	r0, #20
 8001512:	f7ff fe61 	bl	80011d8 <MySpi_Transfer>
 8001516:	b150      	cbz	r0, 800152e <Nrf24_ReadRegister+0x42>
 8001518:	1e62      	subs	r2, r4, #1
 800151a:	4633      	mov	r3, r6
	return 0;
  int i;
  for(i=0; i<size; i++){
 800151c:	1b99      	subs	r1, r3, r6
 800151e:	428d      	cmp	r5, r1
 8001520:	dd04      	ble.n	800152c <Nrf24_ReadRegister+0x40>
    value[i]=buf_in[i+1];
 8001522:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 8001526:	f802 1f01 	strb.w	r1, [r2, #1]!
 800152a:	e7f7      	b.n	800151c <Nrf24_ReadRegister+0x30>
  }
  return 1;
 800152c:	2001      	movs	r0, #1
}
 800152e:	46bd      	mov	sp, r7
 8001530:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001532 <Nrf24_WritePayload>:
int Nrf24_WritePayload(Nrf24 *this, uint8_t *data, int size){
 8001532:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001534:	4613      	mov	r3, r2
  uint8_t buf_in[size+1];
 8001536:	3208      	adds	r2, #8
 8001538:	f022 0207 	bic.w	r2, r2, #7
  for(i=0; i<size; i++){
    value[i]=buf_in[i+1];
  }
  return 1;
}
int Nrf24_WritePayload(Nrf24 *this, uint8_t *data, int size){
 800153c:	af00      	add	r7, sp, #0
  uint8_t buf_in[size+1];
 800153e:	ebad 0d02 	sub.w	sp, sp, r2
 8001542:	466d      	mov	r5, sp
  uint8_t buf_out[size+1];
 8001544:	ebad 0d02 	sub.w	sp, sp, r2
  buf_out[0]=0b10100000;
 8001548:	466c      	mov	r4, sp
 800154a:	26a0      	movs	r6, #160	; 0xa0
 800154c:	f804 6b01 	strb.w	r6, [r4], #1
  }
  return 1;
}
int Nrf24_WritePayload(Nrf24 *this, uint8_t *data, int size){
  uint8_t buf_in[size+1];
  uint8_t buf_out[size+1];
 8001550:	466a      	mov	r2, sp
 8001552:	3901      	subs	r1, #1
  buf_out[0]=0b10100000;
  int i;
  for(i=1; i<size+1; i++){
 8001554:	1aa6      	subs	r6, r4, r2
 8001556:	42b3      	cmp	r3, r6
 8001558:	db04      	blt.n	8001564 <Nrf24_WritePayload+0x32>
	buf_out[i]=data[i-1];
 800155a:	f811 6f01 	ldrb.w	r6, [r1, #1]!
 800155e:	f804 6b01 	strb.w	r6, [r4], #1
 8001562:	e7f7      	b.n	8001554 <Nrf24_WritePayload+0x22>
  }
  if(!MySpi_Transfer(&this->NRF_Spi, buf_in, buf_out, (int) size+1))
 8001564:	3301      	adds	r3, #1
 8001566:	b29b      	uxth	r3, r3
 8001568:	4629      	mov	r1, r5
 800156a:	3014      	adds	r0, #20
 800156c:	f7ff fe34 	bl	80011d8 <MySpi_Transfer>
	return 0;
  return 1;
}
 8001570:	3000      	adds	r0, #0
 8001572:	bf18      	it	ne
 8001574:	2001      	movne	r0, #1
 8001576:	46bd      	mov	sp, r7
 8001578:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800157a <Nrf24_ReadPayload>:
int Nrf24_ReadPayload(Nrf24 *this, uint8_t *data, int size){
 800157a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint8_t buf_in[size+1];
 800157c:	f102 0308 	add.w	r3, r2, #8
 8001580:	f023 0307 	bic.w	r3, r3, #7
  }
  if(!MySpi_Transfer(&this->NRF_Spi, buf_in, buf_out, (int) size+1))
	return 0;
  return 1;
}
int Nrf24_ReadPayload(Nrf24 *this, uint8_t *data, int size){
 8001584:	af00      	add	r7, sp, #0
  uint8_t buf_in[size+1];
 8001586:	ebad 0d03 	sub.w	sp, sp, r3
 800158a:	466e      	mov	r6, sp
  uint8_t buf_out[size+1];
 800158c:	ebad 0d03 	sub.w	sp, sp, r3
  buf_out[0]=0b01100001;
 8001590:	2361      	movs	r3, #97	; 0x61
 8001592:	f88d 3000 	strb.w	r3, [sp]
  if(!MySpi_Transfer(&this->NRF_Spi, buf_in, buf_out, (int) size+1))
 8001596:	1c53      	adds	r3, r2, #1
  }
  if(!MySpi_Transfer(&this->NRF_Spi, buf_in, buf_out, (int) size+1))
	return 0;
  return 1;
}
int Nrf24_ReadPayload(Nrf24 *this, uint8_t *data, int size){
 8001598:	460c      	mov	r4, r1
 800159a:	4615      	mov	r5, r2
  uint8_t buf_in[size+1];
  uint8_t buf_out[size+1];
  buf_out[0]=0b01100001;
  if(!MySpi_Transfer(&this->NRF_Spi, buf_in, buf_out, (int) size+1))
 800159c:	b29b      	uxth	r3, r3
 800159e:	466a      	mov	r2, sp
 80015a0:	4631      	mov	r1, r6
 80015a2:	3014      	adds	r0, #20
 80015a4:	f7ff fe18 	bl	80011d8 <MySpi_Transfer>
 80015a8:	b150      	cbz	r0, 80015c0 <Nrf24_ReadPayload+0x46>
 80015aa:	1e61      	subs	r1, r4, #1
 80015ac:	4633      	mov	r3, r6
	return 0;
  int i;
  for(i=0; i<size; i++){
 80015ae:	1b9a      	subs	r2, r3, r6
 80015b0:	4295      	cmp	r5, r2
 80015b2:	dd04      	ble.n	80015be <Nrf24_ReadPayload+0x44>
    data[i]=buf_in[i+1];
 80015b4:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 80015b8:	f801 2f01 	strb.w	r2, [r1, #1]!
 80015bc:	e7f7      	b.n	80015ae <Nrf24_ReadPayload+0x34>
  }
  return 1;
 80015be:	2001      	movs	r0, #1
}
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080015c4 <Nrf24_FlushTx>:
int Nrf24_FlushTx(Nrf24 *this){
 80015c4:	b507      	push	{r0, r1, r2, lr}
  uint8_t buf_in[1];
  uint8_t buf_out[1];
  buf_out[0]=0b11100001;
 80015c6:	aa02      	add	r2, sp, #8
 80015c8:	23e1      	movs	r3, #225	; 0xe1
 80015ca:	f802 3d04 	strb.w	r3, [r2, #-4]!
  if(!MySpi_Transfer(&this->NRF_Spi, buf_in, buf_out, (int) 1))
 80015ce:	4669      	mov	r1, sp
 80015d0:	2301      	movs	r3, #1
 80015d2:	3014      	adds	r0, #20
 80015d4:	f7ff fe00 	bl	80011d8 <MySpi_Transfer>
	return 0;
  int i;
  for(i=0;i<0xee2;i++);
  return 1;
}
 80015d8:	3000      	adds	r0, #0
 80015da:	bf18      	it	ne
 80015dc:	2001      	movne	r0, #1
 80015de:	b003      	add	sp, #12
 80015e0:	f85d fb04 	ldr.w	pc, [sp], #4

080015e4 <Nrf24_FlushRx>:
int Nrf24_FlushRx(Nrf24 *this){
 80015e4:	b507      	push	{r0, r1, r2, lr}
  uint8_t buf_in[1];
  uint8_t buf_out[1];
  buf_out[0]=0b11100010;
 80015e6:	aa02      	add	r2, sp, #8
 80015e8:	23e2      	movs	r3, #226	; 0xe2
 80015ea:	f802 3d04 	strb.w	r3, [r2, #-4]!
  if(!(MySpi_Transfer(&this->NRF_Spi, buf_in, buf_out, (int) 1)))
 80015ee:	4669      	mov	r1, sp
 80015f0:	2301      	movs	r3, #1
 80015f2:	3014      	adds	r0, #20
 80015f4:	f7ff fdf0 	bl	80011d8 <MySpi_Transfer>
	return 0;
  int i;
  for(i=0;i<0xee2;i++);
  return 1;
}
 80015f8:	3000      	adds	r0, #0
 80015fa:	bf18      	it	ne
 80015fc:	2001      	movne	r0, #1
 80015fe:	b003      	add	sp, #12
 8001600:	f85d fb04 	ldr.w	pc, [sp], #4

08001604 <Nrf24_Config>:
  GPIO_Init(&this->NRF_CE, GPIOA, GPIO_PIN_3);
  GPIO_Reset(&this->NRF_CE);
}
int Nrf24_Config(Nrf24 *this){
  uint8_t reg_value;
  if(this->is_rx)
 8001604:	6883      	ldr	r3, [r0, #8]
void Nrf24_Init(Nrf24 *this) {
  MySpi_Init(&this->NRF_Spi);
  GPIO_Init(&this->NRF_CE, GPIOA, GPIO_PIN_3);
  GPIO_Reset(&this->NRF_CE);
}
int Nrf24_Config(Nrf24 *this){
 8001606:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8001608:	4604      	mov	r4, r0
  uint8_t reg_value;
  if(this->is_rx)
 800160a:	b10b      	cbz	r3, 8001610 <Nrf24_Config+0xc>
    reg_value=0b00001011;
 800160c:	230b      	movs	r3, #11
 800160e:	e000      	b.n	8001612 <Nrf24_Config+0xe>
  else
	reg_value=0b00001010;
 8001610:	230a      	movs	r3, #10
 8001612:	f88d 3007 	strb.w	r3, [sp, #7]
  Nrf24_WriteRegister(this, 0x00, &reg_value, 1);
 8001616:	f10d 0207 	add.w	r2, sp, #7
 800161a:	2301      	movs	r3, #1
 800161c:	2100      	movs	r1, #0
 800161e:	4620      	mov	r0, r4
 8001620:	f7ff ff3e 	bl	80014a0 <Nrf24_WriteRegister>
  reg_value=0b11110011;
 8001624:	23f3      	movs	r3, #243	; 0xf3
  Nrf24_WriteRegister(this, 0x04, &reg_value, 1);
  reg_value=0b00000111;
 8001626:	2507      	movs	r5, #7
  if(this->is_rx)
    reg_value=0b00001011;
  else
	reg_value=0b00001010;
  Nrf24_WriteRegister(this, 0x00, &reg_value, 1);
  reg_value=0b11110011;
 8001628:	f88d 3007 	strb.w	r3, [sp, #7]
  Nrf24_WriteRegister(this, 0x04, &reg_value, 1);
 800162c:	f10d 0207 	add.w	r2, sp, #7
 8001630:	2301      	movs	r3, #1
 8001632:	2104      	movs	r1, #4
 8001634:	4620      	mov	r0, r4
 8001636:	f7ff ff33 	bl	80014a0 <Nrf24_WriteRegister>
  reg_value=0b00000111;
  Nrf24_WriteRegister(this, 0x05, &reg_value, 1);
 800163a:	eb0d 0205 	add.w	r2, sp, r5
 800163e:	2301      	movs	r3, #1
 8001640:	2105      	movs	r1, #5
 8001642:	4620      	mov	r0, r4
  else
	reg_value=0b00001010;
  Nrf24_WriteRegister(this, 0x00, &reg_value, 1);
  reg_value=0b11110011;
  Nrf24_WriteRegister(this, 0x04, &reg_value, 1);
  reg_value=0b00000111;
 8001644:	f88d 5007 	strb.w	r5, [sp, #7]
  Nrf24_WriteRegister(this, 0x05, &reg_value, 1);
 8001648:	f7ff ff2a 	bl	80014a0 <Nrf24_WriteRegister>
  reg_value=0b00000011;
 800164c:	2303      	movs	r3, #3
 800164e:	f88d 3007 	strb.w	r3, [sp, #7]
  Nrf24_WriteRegister(this, 0x1c, &reg_value, 1);
 8001652:	eb0d 0205 	add.w	r2, sp, r5
 8001656:	2301      	movs	r3, #1
 8001658:	211c      	movs	r1, #28
 800165a:	4620      	mov	r0, r4
 800165c:	f7ff ff20 	bl	80014a0 <Nrf24_WriteRegister>
  reg_value=0b00000110;
 8001660:	2306      	movs	r3, #6
  Nrf24_WriteRegister(this, 0x1d, &reg_value, 1);
 8001662:	eb0d 0205 	add.w	r2, sp, r5
 8001666:	211d      	movs	r1, #29
  Nrf24_WriteRegister(this, 0x04, &reg_value, 1);
  reg_value=0b00000111;
  Nrf24_WriteRegister(this, 0x05, &reg_value, 1);
  reg_value=0b00000011;
  Nrf24_WriteRegister(this, 0x1c, &reg_value, 1);
  reg_value=0b00000110;
 8001668:	f88d 3007 	strb.w	r3, [sp, #7]
  Nrf24_WriteRegister(this, 0x1d, &reg_value, 1);
 800166c:	4620      	mov	r0, r4
 800166e:	2301      	movs	r3, #1
 8001670:	f7ff ff16 	bl	80014a0 <Nrf24_WriteRegister>
  Nrf24_FlushRx(this);
 8001674:	4620      	mov	r0, r4
 8001676:	f7ff ffb5 	bl	80015e4 <Nrf24_FlushRx>
  Nrf24_FlushTx(this);
 800167a:	4620      	mov	r0, r4
 800167c:	f7ff ffa2 	bl	80015c4 <Nrf24_FlushTx>
  reg_value=0b01110000;
 8001680:	2370      	movs	r3, #112	; 0x70
 8001682:	f88d 3007 	strb.w	r3, [sp, #7]
  Nrf24_WriteRegister(this, (uint8_t) 0x07, &reg_value, 1);
 8001686:	eb0d 0205 	add.w	r2, sp, r5
 800168a:	2301      	movs	r3, #1
 800168c:	4629      	mov	r1, r5
 800168e:	4620      	mov	r0, r4
 8001690:	f7ff ff06 	bl	80014a0 <Nrf24_WriteRegister>
  int i;
  for(i=0;i<0xeeeee2;i++);
  return 1;
}
 8001694:	2001      	movs	r0, #1
 8001696:	b003      	add	sp, #12
 8001698:	bd30      	pop	{r4, r5, pc}
	...

0800169c <Nrf24_SetId>:
  buf_out[0]=0b01100000;
  if(!MySpi_Transfer(&this->NRF_Spi, buf_in, buf_out, (int) 2))
	return 0;
  return buf_in[1];
}
int Nrf24_SetId(Nrf24 *this, uint8_t roboId){
 800169c:	b513      	push	{r0, r1, r4, lr}
  uint8_t roboAddress[5];
  int i;
  for(i=0; i<5; i++){
    roboAddress[i]=addressRoboList[roboId];
 800169e:	4b0d      	ldr	r3, [pc, #52]	; (80016d4 <Nrf24_SetId+0x38>)
 80016a0:	5c5b      	ldrb	r3, [r3, r1]
 80016a2:	f88d 3000 	strb.w	r3, [sp]
  buf_out[0]=0b01100000;
  if(!MySpi_Transfer(&this->NRF_Spi, buf_in, buf_out, (int) 2))
	return 0;
  return buf_in[1];
}
int Nrf24_SetId(Nrf24 *this, uint8_t roboId){
 80016a6:	4604      	mov	r4, r0
  uint8_t roboAddress[5];
  int i;
  for(i=0; i<5; i++){
    roboAddress[i]=addressRoboList[roboId];
 80016a8:	f88d 3001 	strb.w	r3, [sp, #1]
 80016ac:	f88d 3002 	strb.w	r3, [sp, #2]
 80016b0:	f88d 3003 	strb.w	r3, [sp, #3]
 80016b4:	f88d 3004 	strb.w	r3, [sp, #4]
  }
  Nrf24_WriteRegister(this, 0x0A, roboAddress, 5);//RX_ADDR_P0 configuration
 80016b8:	466a      	mov	r2, sp
 80016ba:	2305      	movs	r3, #5
 80016bc:	210a      	movs	r1, #10
 80016be:	f7ff feef 	bl	80014a0 <Nrf24_WriteRegister>
  Nrf24_WriteRegister(this, 0x10, roboAddress, 5);//TX_ADDR configuration
 80016c2:	2305      	movs	r3, #5
 80016c4:	466a      	mov	r2, sp
 80016c6:	2110      	movs	r1, #16
 80016c8:	4620      	mov	r0, r4
 80016ca:	f7ff fee9 	bl	80014a0 <Nrf24_WriteRegister>
  return 0;
}
 80016ce:	2000      	movs	r0, #0
 80016d0:	b002      	add	sp, #8
 80016d2:	bd10      	pop	{r4, pc}
 80016d4:	20000044 	.word	0x20000044

080016d8 <Nrf24_Test>:

int Nrf24_Test(Nrf24 *this){
 80016d8:	b513      	push	{r0, r1, r4, lr}
  uint8_t new_value=0x57;
 80016da:	2357      	movs	r3, #87	; 0x57
 80016dc:	f88d 3006 	strb.w	r3, [sp, #6]
  uint8_t value=0;
 80016e0:	2300      	movs	r3, #0
  Nrf24_WriteRegister(this, 0x0A, roboAddress, 5);//RX_ADDR_P0 configuration
  Nrf24_WriteRegister(this, 0x10, roboAddress, 5);//TX_ADDR configuration
  return 0;
}

int Nrf24_Test(Nrf24 *this){
 80016e2:	4604      	mov	r4, r0
  uint8_t new_value=0x57;
  uint8_t value=0;
 80016e4:	f88d 3007 	strb.w	r3, [sp, #7]
  Nrf24_WriteRegister(this, 0x0F, &new_value, 1);//try to write 0x57 to RX_ADDR_P5
 80016e8:	f10d 0206 	add.w	r2, sp, #6
 80016ec:	2301      	movs	r3, #1
 80016ee:	210f      	movs	r1, #15
 80016f0:	f7ff fed6 	bl	80014a0 <Nrf24_WriteRegister>
  Nrf24_ReadRegister(this, 0x0F, &value, 1);
 80016f4:	2301      	movs	r3, #1
 80016f6:	f10d 0207 	add.w	r2, sp, #7
 80016fa:	210f      	movs	r1, #15
 80016fc:	4620      	mov	r0, r4
 80016fe:	f7ff fef5 	bl	80014ec <Nrf24_ReadRegister>
  return (value==new_value);
 8001702:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8001706:	f89d 3006 	ldrb.w	r3, [sp, #6]
}
 800170a:	1ac3      	subs	r3, r0, r3
 800170c:	4258      	negs	r0, r3
 800170e:	4158      	adcs	r0, r3
 8001710:	b002      	add	sp, #8
 8001712:	bd10      	pop	{r4, pc}

08001714 <Nrf24_DataSent>:
int Nrf24_DataSent(Nrf24 *this){
 8001714:	b507      	push	{r0, r1, r2, lr}
  uint8_t value=0;
 8001716:	aa02      	add	r2, sp, #8
 8001718:	2300      	movs	r3, #0
 800171a:	f802 3d01 	strb.w	r3, [r2, #-1]!
  Nrf24_ReadRegister(this, REG_STATUS, &value, 1);
 800171e:	2107      	movs	r1, #7
 8001720:	2301      	movs	r3, #1
 8001722:	f7ff fee3 	bl	80014ec <Nrf24_ReadRegister>
  return (value&0b00100000);
 8001726:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 800172a:	f000 0020 	and.w	r0, r0, #32
 800172e:	b003      	add	sp, #12
 8001730:	f85d fb04 	ldr.w	pc, [sp], #4

08001734 <Nrf24_DataReady>:
int Nrf24_DataReady(Nrf24 *this){
 8001734:	b507      	push	{r0, r1, r2, lr}
  uint8_t value=0;
 8001736:	aa02      	add	r2, sp, #8
 8001738:	2300      	movs	r3, #0
 800173a:	f802 3d01 	strb.w	r3, [r2, #-1]!
  Nrf24_ReadRegister(this, REG_STATUS, &value, 1);
 800173e:	2107      	movs	r1, #7
 8001740:	2301      	movs	r3, #1
 8001742:	f7ff fed3 	bl	80014ec <Nrf24_ReadRegister>
  return (value&0b01000000);
 8001746:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 800174a:	f000 0040 	and.w	r0, r0, #64	; 0x40
 800174e:	b003      	add	sp, #12
 8001750:	f85d fb04 	ldr.w	pc, [sp], #4

08001754 <Nrf24_MaxRt>:
int Nrf24_MaxRt(Nrf24 *this){
 8001754:	b507      	push	{r0, r1, r2, lr}
  uint8_t value=0;
 8001756:	aa02      	add	r2, sp, #8
 8001758:	2300      	movs	r3, #0
 800175a:	f802 3d01 	strb.w	r3, [r2, #-1]!
  Nrf24_ReadRegister(this, REG_STATUS, &value, 1);
 800175e:	2107      	movs	r1, #7
 8001760:	2301      	movs	r3, #1
 8001762:	f7ff fec3 	bl	80014ec <Nrf24_ReadRegister>
  return (value&0b00010000);
 8001766:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 800176a:	f000 0010 	and.w	r0, r0, #16
 800176e:	b003      	add	sp, #12
 8001770:	f85d fb04 	ldr.w	pc, [sp], #4

08001774 <Nrf24_CleanDataSent>:
int Nrf24_CleanDataSent(Nrf24 *this){
 8001774:	b507      	push	{r0, r1, r2, lr}
  uint8_t new_value=0b00100000;
 8001776:	aa02      	add	r2, sp, #8
 8001778:	2320      	movs	r3, #32
 800177a:	f802 3d01 	strb.w	r3, [r2, #-1]!
  return Nrf24_WriteRegister(this, REG_STATUS, &new_value, 1);
 800177e:	2107      	movs	r1, #7
 8001780:	2301      	movs	r3, #1
 8001782:	f7ff fe8d 	bl	80014a0 <Nrf24_WriteRegister>
}
 8001786:	b003      	add	sp, #12
 8001788:	f85d fb04 	ldr.w	pc, [sp], #4

0800178c <Nrf24_CleanDataReady>:
int Nrf24_CleanDataReady(Nrf24 *this){
 800178c:	b507      	push	{r0, r1, r2, lr}
  uint8_t new_value=0b01000000;
 800178e:	aa02      	add	r2, sp, #8
 8001790:	2340      	movs	r3, #64	; 0x40
 8001792:	f802 3d01 	strb.w	r3, [r2, #-1]!
  return Nrf24_WriteRegister(this, REG_STATUS, &new_value, 1);
 8001796:	2107      	movs	r1, #7
 8001798:	2301      	movs	r3, #1
 800179a:	f7ff fe81 	bl	80014a0 <Nrf24_WriteRegister>
}
 800179e:	b003      	add	sp, #12
 80017a0:	f85d fb04 	ldr.w	pc, [sp], #4

080017a4 <Nrf24_CleanMaxRt>:
int Nrf24_CleanMaxRt(Nrf24 *this){
 80017a4:	b507      	push	{r0, r1, r2, lr}
  uint8_t new_value=0b00010000;
 80017a6:	aa02      	add	r2, sp, #8
 80017a8:	2310      	movs	r3, #16
 80017aa:	f802 3d01 	strb.w	r3, [r2, #-1]!
  return Nrf24_WriteRegister(this, REG_STATUS, &new_value, 1);
 80017ae:	2107      	movs	r1, #7
 80017b0:	2301      	movs	r3, #1
 80017b2:	f7ff fe75 	bl	80014a0 <Nrf24_WriteRegister>
}
 80017b6:	b003      	add	sp, #12
 80017b8:	f85d fb04 	ldr.w	pc, [sp], #4

080017bc <Nrf24_TxEmpty>:
int Nrf24_RxFull(Nrf24 *this){
  uint8_t value=0;
  Nrf24_ReadRegister(this, REG_FIFO_STATUS, &value, 1);
  return (value&0b00000010);
}
int Nrf24_TxEmpty(Nrf24 *this){
 80017bc:	b507      	push	{r0, r1, r2, lr}
  uint8_t value=0;
 80017be:	aa02      	add	r2, sp, #8
 80017c0:	2300      	movs	r3, #0
 80017c2:	f802 3d01 	strb.w	r3, [r2, #-1]!
  Nrf24_ReadRegister(this, REG_FIFO_STATUS, &value, 1);
 80017c6:	2117      	movs	r1, #23
 80017c8:	2301      	movs	r3, #1
 80017ca:	f7ff fe8f 	bl	80014ec <Nrf24_ReadRegister>
  return (value&0b00010000);
 80017ce:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 80017d2:	f000 0010 	and.w	r0, r0, #16
 80017d6:	b003      	add	sp, #12
 80017d8:	f85d fb04 	ldr.w	pc, [sp], #4

080017dc <GPIO_Init>:
 */

#include "stm32f4xx_hal.h"
#include "GPIO.h"

void GPIO_Init(GPIO *this, GPIO_TypeDef* Port, uint16_t Pin) {
 80017dc:	b570      	push	{r4, r5, r6, lr}
	if(Port == GPIOA)
 80017de:	4b33      	ldr	r3, [pc, #204]	; (80018ac <GPIO_Init+0xd0>)
 80017e0:	4299      	cmp	r1, r3
 */

#include "stm32f4xx_hal.h"
#include "GPIO.h"

void GPIO_Init(GPIO *this, GPIO_TypeDef* Port, uint16_t Pin) {
 80017e2:	b08a      	sub	sp, #40	; 0x28
 80017e4:	4606      	mov	r6, r0
 80017e6:	460c      	mov	r4, r1
 80017e8:	4615      	mov	r5, r2
	if(Port == GPIOA)
 80017ea:	d10c      	bne.n	8001806 <GPIO_Init+0x2a>
		__HAL_RCC_GPIOA_CLK_ENABLE();
 80017ec:	2300      	movs	r3, #0
 80017ee:	9300      	str	r3, [sp, #0]
 80017f0:	4b2f      	ldr	r3, [pc, #188]	; (80018b0 <GPIO_Init+0xd4>)
 80017f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80017f4:	f042 0201 	orr.w	r2, r2, #1
 80017f8:	631a      	str	r2, [r3, #48]	; 0x30
 80017fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017fc:	f003 0301 	and.w	r3, r3, #1
 8001800:	9300      	str	r3, [sp, #0]
 8001802:	9b00      	ldr	r3, [sp, #0]
 8001804:	e03e      	b.n	8001884 <GPIO_Init+0xa8>
	if(Port == GPIOB)
 8001806:	4b2b      	ldr	r3, [pc, #172]	; (80018b4 <GPIO_Init+0xd8>)
 8001808:	4299      	cmp	r1, r3
 800180a:	d10c      	bne.n	8001826 <GPIO_Init+0x4a>
		__HAL_RCC_GPIOB_CLK_ENABLE();
 800180c:	2300      	movs	r3, #0
 800180e:	9301      	str	r3, [sp, #4]
 8001810:	4b27      	ldr	r3, [pc, #156]	; (80018b0 <GPIO_Init+0xd4>)
 8001812:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001814:	f042 0202 	orr.w	r2, r2, #2
 8001818:	631a      	str	r2, [r3, #48]	; 0x30
 800181a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181c:	f003 0302 	and.w	r3, r3, #2
 8001820:	9301      	str	r3, [sp, #4]
 8001822:	9b01      	ldr	r3, [sp, #4]
 8001824:	e02e      	b.n	8001884 <GPIO_Init+0xa8>
	if(Port == GPIOC)
 8001826:	4b24      	ldr	r3, [pc, #144]	; (80018b8 <GPIO_Init+0xdc>)
 8001828:	4299      	cmp	r1, r3
 800182a:	d10c      	bne.n	8001846 <GPIO_Init+0x6a>
		__HAL_RCC_GPIOC_CLK_ENABLE();
 800182c:	2300      	movs	r3, #0
 800182e:	9302      	str	r3, [sp, #8]
 8001830:	4b1f      	ldr	r3, [pc, #124]	; (80018b0 <GPIO_Init+0xd4>)
 8001832:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001834:	f042 0204 	orr.w	r2, r2, #4
 8001838:	631a      	str	r2, [r3, #48]	; 0x30
 800183a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800183c:	f003 0304 	and.w	r3, r3, #4
 8001840:	9302      	str	r3, [sp, #8]
 8001842:	9b02      	ldr	r3, [sp, #8]
 8001844:	e01e      	b.n	8001884 <GPIO_Init+0xa8>
	if(Port == GPIOD)
 8001846:	4b1d      	ldr	r3, [pc, #116]	; (80018bc <GPIO_Init+0xe0>)
 8001848:	4299      	cmp	r1, r3
 800184a:	d10c      	bne.n	8001866 <GPIO_Init+0x8a>
		__HAL_RCC_GPIOD_CLK_ENABLE();
 800184c:	2300      	movs	r3, #0
 800184e:	9303      	str	r3, [sp, #12]
 8001850:	4b17      	ldr	r3, [pc, #92]	; (80018b0 <GPIO_Init+0xd4>)
 8001852:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001854:	f042 0208 	orr.w	r2, r2, #8
 8001858:	631a      	str	r2, [r3, #48]	; 0x30
 800185a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800185c:	f003 0308 	and.w	r3, r3, #8
 8001860:	9303      	str	r3, [sp, #12]
 8001862:	9b03      	ldr	r3, [sp, #12]
 8001864:	e00e      	b.n	8001884 <GPIO_Init+0xa8>
	if(Port == GPIOE)
 8001866:	4b16      	ldr	r3, [pc, #88]	; (80018c0 <GPIO_Init+0xe4>)
 8001868:	4299      	cmp	r1, r3
 800186a:	d10b      	bne.n	8001884 <GPIO_Init+0xa8>
		__HAL_RCC_GPIOE_CLK_ENABLE();
 800186c:	2300      	movs	r3, #0
 800186e:	9304      	str	r3, [sp, #16]
 8001870:	4b0f      	ldr	r3, [pc, #60]	; (80018b0 <GPIO_Init+0xd4>)
 8001872:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001874:	f042 0210 	orr.w	r2, r2, #16
 8001878:	631a      	str	r2, [r3, #48]	; 0x30
 800187a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800187c:	f003 0310 	and.w	r3, r3, #16
 8001880:	9304      	str	r3, [sp, #16]
 8001882:	9b04      	ldr	r3, [sp, #16]
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
	GPIO_InitStructure.Pin = Pin;
 8001884:	9505      	str	r5, [sp, #20]
	if(Port == GPIOD)
		__HAL_RCC_GPIOD_CLK_ENABLE();
	if(Port == GPIOE)
		__HAL_RCC_GPIOE_CLK_ENABLE();
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8001886:	2301      	movs	r3, #1
	GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001888:	2202      	movs	r2, #2
	GPIO_InitStructure.Pin = Pin;
	GPIO_InitStructure.Pull = GPIO_PULLUP;
	HAL_GPIO_Init(Port,&GPIO_InitStructure);
 800188a:	a905      	add	r1, sp, #20
 800188c:	4620      	mov	r0, r4
	if(Port == GPIOD)
		__HAL_RCC_GPIOD_CLK_ENABLE();
	if(Port == GPIOE)
		__HAL_RCC_GPIOE_CLK_ENABLE();
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 800188e:	9306      	str	r3, [sp, #24]
	GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001890:	9208      	str	r2, [sp, #32]
	GPIO_InitStructure.Pin = Pin;
	GPIO_InitStructure.Pull = GPIO_PULLUP;
 8001892:	9307      	str	r3, [sp, #28]
	HAL_GPIO_Init(Port,&GPIO_InitStructure);
 8001894:	f002 f826 	bl	80038e4 <HAL_GPIO_Init>

	HAL_GPIO_WritePin(Port, Pin, GPIO_PIN_RESET);
 8001898:	2200      	movs	r2, #0
 800189a:	4629      	mov	r1, r5
 800189c:	4620      	mov	r0, r4
 800189e:	f002 f907 	bl	8003ab0 <HAL_GPIO_WritePin>
	this->GPIO_Port = Port;
 80018a2:	6034      	str	r4, [r6, #0]
	this->GPIO_Pin = Pin;
 80018a4:	80b5      	strh	r5, [r6, #4]
}
 80018a6:	b00a      	add	sp, #40	; 0x28
 80018a8:	bd70      	pop	{r4, r5, r6, pc}
 80018aa:	bf00      	nop
 80018ac:	40020000 	.word	0x40020000
 80018b0:	40023800 	.word	0x40023800
 80018b4:	40020400 	.word	0x40020400
 80018b8:	40020800 	.word	0x40020800
 80018bc:	40020c00 	.word	0x40020c00
 80018c0:	40021000 	.word	0x40021000

080018c4 <GPIO_Status>:
uint8_t GPIO_Status(GPIO *this){
 80018c4:	b508      	push	{r3, lr}
  uint8_t status_bit = HAL_GPIO_ReadPin(this->GPIO_Port, this->GPIO_Pin);
 80018c6:	8881      	ldrh	r1, [r0, #4]
 80018c8:	6800      	ldr	r0, [r0, #0]
 80018ca:	f002 f8eb 	bl	8003aa4 <HAL_GPIO_ReadPin>
  if(status_bit==GPIO_PIN_SET)
    return 1;
  return 0;
}
 80018ce:	1e43      	subs	r3, r0, #1
 80018d0:	4258      	negs	r0, r3
 80018d2:	4158      	adcs	r0, r3
 80018d4:	bd08      	pop	{r3, pc}

080018d6 <GPIO_Set>:
void GPIO_Set(GPIO *this){
	HAL_GPIO_WritePin(this->GPIO_Port, this->GPIO_Pin, GPIO_PIN_SET);
 80018d6:	8881      	ldrh	r1, [r0, #4]
 80018d8:	6800      	ldr	r0, [r0, #0]
 80018da:	2201      	movs	r2, #1
 80018dc:	f002 b8e8 	b.w	8003ab0 <HAL_GPIO_WritePin>

080018e0 <GPIO_Reset>:
	return;
}
void GPIO_Reset(GPIO *this){
	HAL_GPIO_WritePin(this->GPIO_Port, this->GPIO_Pin, GPIO_PIN_RESET);
 80018e0:	8881      	ldrh	r1, [r0, #4]
 80018e2:	6800      	ldr	r0, [r0, #0]
 80018e4:	2200      	movs	r2, #0
 80018e6:	f002 b8e3 	b.w	8003ab0 <HAL_GPIO_WritePin>

080018ea <GPIO_Toggle>:
	return;
}
void GPIO_Toggle(GPIO *this){
 80018ea:	b510      	push	{r4, lr}
 80018ec:	4604      	mov	r4, r0
	if(GPIO_Status(this)){
 80018ee:	f7ff ffe9 	bl	80018c4 <GPIO_Status>
 80018f2:	b120      	cbz	r0, 80018fe <GPIO_Toggle+0x14>
	  GPIO_Reset(this);
 80018f4:	4620      	mov	r0, r4
	}
	else{
	  GPIO_Set(this);
	}
}
 80018f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_GPIO_WritePin(this->GPIO_Port, this->GPIO_Pin, GPIO_PIN_RESET);
	return;
}
void GPIO_Toggle(GPIO *this){
	if(GPIO_Status(this)){
	  GPIO_Reset(this);
 80018fa:	f7ff bff1 	b.w	80018e0 <GPIO_Reset>
	}
	else{
	  GPIO_Set(this);
 80018fe:	4620      	mov	r0, r4
	}
}
 8001900:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
void GPIO_Toggle(GPIO *this){
	if(GPIO_Status(this)){
	  GPIO_Reset(this);
	}
	else{
	  GPIO_Set(this);
 8001904:	f7ff bfe7 	b.w	80018d6 <GPIO_Set>

08001908 <USBD_CtlSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendData (USBD_HandleTypeDef  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 8001908:	b510      	push	{r4, lr}
 800190a:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 800190c:	2202      	movs	r2, #2
 800190e:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  pdev->ep_in[0].total_length = len;
 8001912:	6183      	str	r3, [r0, #24]
  pdev->ep_in[0].rem_length   = len;
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8001914:	460a      	mov	r2, r1
                               uint16_t len)
{
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
  pdev->ep_in[0].total_length = len;
  pdev->ep_in[0].rem_length   = len;
 8001916:	61c3      	str	r3, [r0, #28]
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8001918:	2100      	movs	r1, #0
 800191a:	f7fe fdad 	bl	8000478 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 800191e:	2000      	movs	r0, #0
 8001920:	bd10      	pop	{r4, pc}

08001922 <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueSendData (USBD_HandleTypeDef  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 8001922:	b508      	push	{r3, lr}
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);   
 8001924:	4613      	mov	r3, r2
 8001926:	460a      	mov	r2, r1
 8001928:	2100      	movs	r1, #0
 800192a:	f7fe fda5 	bl	8000478 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 800192e:	2000      	movs	r0, #0
 8001930:	bd08      	pop	{r3, pc}

08001932 <USBD_CtlPrepareRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlPrepareRx (USBD_HandleTypeDef  *pdev,
                                  uint8_t *pbuf,                                  
                                  uint16_t len)
{
 8001932:	b510      	push	{r4, lr}
 8001934:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT; 
 8001936:	2203      	movs	r2, #3
 8001938:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  pdev->ep_out[0].total_length = len;
 800193c:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
  pdev->ep_out[0].rem_length   = len;
  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev,
 8001940:	460a      	mov	r2, r1
                                  uint16_t len)
{
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT; 
  pdev->ep_out[0].total_length = len;
  pdev->ep_out[0].rem_length   = len;
 8001942:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev,
 8001946:	2100      	movs	r1, #0
 8001948:	f7fe fd9d 	bl	8000486 <USBD_LL_PrepareReceive>
                          0,
                          pbuf,
                         len);
  
  return USBD_OK;
}
 800194c:	2000      	movs	r0, #0
 800194e:	bd10      	pop	{r4, pc}

08001950 <USBD_CtlContinueRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueRx (USBD_HandleTypeDef  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 8001950:	b508      	push	{r3, lr}

  USBD_LL_PrepareReceive (pdev,
 8001952:	4613      	mov	r3, r2
 8001954:	460a      	mov	r2, r1
 8001956:	2100      	movs	r1, #0
 8001958:	f7fe fd95 	bl	8000486 <USBD_LL_PrepareReceive>
                          0,                     
                          pbuf,                         
                          len);
  return USBD_OK;
}
 800195c:	2000      	movs	r0, #0
 800195e:	bd08      	pop	{r3, pc}

08001960 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{
 8001960:	b508      	push	{r3, lr}

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8001962:	2304      	movs	r3, #4
 8001964:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 8001968:	2300      	movs	r3, #0
 800196a:	461a      	mov	r2, r3
 800196c:	4619      	mov	r1, r3
 800196e:	f7fe fd83 	bl	8000478 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8001972:	2000      	movs	r0, #0
 8001974:	bd08      	pop	{r3, pc}

08001976 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
 8001976:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
 8001978:	2305      	movs	r3, #5
 800197a:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 800197e:	2300      	movs	r3, #0
 8001980:	461a      	mov	r2, r3
 8001982:	4619      	mov	r1, r3
 8001984:	f7fe fd7f 	bl	8000486 <USBD_LL_PrepareReceive>
                    0,
                    NULL,
                    0);  

  return USBD_OK;
}
 8001988:	2000      	movs	r0, #0
 800198a:	bd08      	pop	{r3, pc}

0800198c <USBD_ParseSetupRequest>:
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
  req->bmRequest     = *(uint8_t *)  (pdata);
 800198c:	780b      	ldrb	r3, [r1, #0]
 800198e:	7003      	strb	r3, [r0, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 8001990:	784b      	ldrb	r3, [r1, #1]
 8001992:	7043      	strb	r3, [r0, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 8001994:	78ca      	ldrb	r2, [r1, #3]
 8001996:	788b      	ldrb	r3, [r1, #2]
 8001998:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 800199c:	8043      	strh	r3, [r0, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 800199e:	794a      	ldrb	r2, [r1, #5]
 80019a0:	790b      	ldrb	r3, [r1, #4]
 80019a2:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80019a6:	8083      	strh	r3, [r0, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 80019a8:	79ca      	ldrb	r2, [r1, #7]
 80019aa:	798b      	ldrb	r3, [r1, #6]
 80019ac:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80019b0:	80c3      	strh	r3, [r0, #6]
 80019b2:	4770      	bx	lr

080019b4 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 80019b4:	b510      	push	{r4, lr}
  USBD_LL_StallEP(pdev , 0x80);
 80019b6:	2180      	movs	r1, #128	; 0x80
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 80019b8:	4604      	mov	r4, r0
  USBD_LL_StallEP(pdev , 0x80);
 80019ba:	f7fe fd35 	bl	8000428 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 80019be:	4620      	mov	r0, r4
 80019c0:	2100      	movs	r1, #0
}
 80019c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
  USBD_LL_StallEP(pdev , 0x80);
  USBD_LL_StallEP(pdev , 0);
 80019c6:	f7fe bd2f 	b.w	8000428 <USBD_LL_StallEP>
	...

080019cc <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 80019cc:	b573      	push	{r0, r1, r4, r5, r6, lr}
  USBD_StatusTypeDef ret = USBD_OK;  
  
  switch (req->bRequest) 
 80019ce:	784b      	ldrb	r3, [r1, #1]
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 80019d0:	4604      	mov	r4, r0
 80019d2:	460d      	mov	r5, r1
  USBD_StatusTypeDef ret = USBD_OK;  
  
  switch (req->bRequest) 
 80019d4:	2b09      	cmp	r3, #9
 80019d6:	f200 80f9 	bhi.w	8001bcc <USBD_StdDevReq+0x200>
 80019da:	e8df f013 	tbh	[pc, r3, lsl #1]
 80019de:	00cb      	.short	0x00cb
 80019e0:	00f700e2 	.word	0x00f700e2
 80019e4:	00f700de 	.word	0x00f700de
 80019e8:	000a0075 	.word	0x000a0075
 80019ec:	00bb00f7 	.word	0x00bb00f7
 80019f0:	0091      	.short	0x0091
{
  uint16_t len;
  uint8_t *pbuf;
  
    
  switch (req->wValue >> 8)
 80019f2:	884b      	ldrh	r3, [r1, #2]
 80019f4:	0a1a      	lsrs	r2, r3, #8
 80019f6:	3a01      	subs	r2, #1
 80019f8:	2a06      	cmp	r2, #6
 80019fa:	f200 80e7 	bhi.w	8001bcc <USBD_StdDevReq+0x200>
 80019fe:	e8df f012 	tbh	[pc, r2, lsl #1]
 8001a02:	0007      	.short	0x0007
 8001a04:	0017000b 	.word	0x0017000b
 8001a08:	00e500e5 	.word	0x00e500e5
 8001a0c:	0047003c 	.word	0x0047003c
  case USB_DESC_TYPE_BOS:
    pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
    break;
#endif    
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8001a10:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	e017      	b.n	8001a48 <USBD_StdDevReq+0x7c>
    break;
    
  case USB_DESC_TYPE_CONFIGURATION:     
    if(pdev->dev_speed == USBD_SPEED_HIGH )   
 8001a18:	7c02      	ldrb	r2, [r0, #16]
 8001a1a:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8001a1e:	b90a      	cbnz	r2, 8001a24 <USBD_StdDevReq+0x58>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 8001a20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a22:	e000      	b.n	8001a26 <USBD_StdDevReq+0x5a>
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8001a24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a26:	f10d 0006 	add.w	r0, sp, #6
 8001a2a:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8001a2c:	2302      	movs	r3, #2
 8001a2e:	e03a      	b.n	8001aa6 <USBD_StdDevReq+0xda>
    }
    break;
    
  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 8001a30:	b2db      	uxtb	r3, r3
 8001a32:	2b05      	cmp	r3, #5
 8001a34:	f200 80ca 	bhi.w	8001bcc <USBD_StdDevReq+0x200>
 8001a38:	e8df f003 	tbb	[pc, r3]
 8001a3c:	130f0b03 	.word	0x130f0b03
 8001a40:	1b17      	.short	0x1b17
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 8001a42:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8001a46:	685b      	ldr	r3, [r3, #4]
 8001a48:	7c20      	ldrb	r0, [r4, #16]
 8001a4a:	f10d 0106 	add.w	r1, sp, #6
 8001a4e:	4798      	blx	r3
 8001a50:	e02a      	b.n	8001aa8 <USBD_StdDevReq+0xdc>
      break;
      
    case USBD_IDX_MFC_STR:
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8001a52:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8001a56:	689b      	ldr	r3, [r3, #8]
 8001a58:	e7f6      	b.n	8001a48 <USBD_StdDevReq+0x7c>
      break;
      
    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8001a5a:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8001a5e:	68db      	ldr	r3, [r3, #12]
 8001a60:	e7f2      	b.n	8001a48 <USBD_StdDevReq+0x7c>
      break;
      
    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8001a62:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8001a66:	691b      	ldr	r3, [r3, #16]
 8001a68:	e7ee      	b.n	8001a48 <USBD_StdDevReq+0x7c>
      break;
      
    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8001a6a:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8001a6e:	695b      	ldr	r3, [r3, #20]
 8001a70:	e7ea      	b.n	8001a48 <USBD_StdDevReq+0x7c>
      break;
      
    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8001a72:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8001a76:	699b      	ldr	r3, [r3, #24]
 8001a78:	e7e6      	b.n	8001a48 <USBD_StdDevReq+0x7c>
#endif   
    }
    break;
  case USB_DESC_TYPE_DEVICE_QUALIFIER:                   

    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8001a7a:	7c03      	ldrb	r3, [r0, #16]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	f040 80a5 	bne.w	8001bcc <USBD_StdDevReq+0x200>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8001a82:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8001a86:	f10d 0006 	add.w	r0, sp, #6
 8001a8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a8c:	4798      	blx	r3
 8001a8e:	e00b      	b.n	8001aa8 <USBD_StdDevReq+0xdc>
      USBD_CtlError(pdev , req);
      return;
    } 

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8001a90:	7c03      	ldrb	r3, [r0, #16]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	f040 809a 	bne.w	8001bcc <USBD_StdDevReq+0x200>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8001a98:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8001a9c:	f10d 0006 	add.w	r0, sp, #6
 8001aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aa2:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8001aa4:	2307      	movs	r3, #7
 8001aa6:	7043      	strb	r3, [r0, #1]
  default: 
     USBD_CtlError(pdev , req);
    return;
  }
  
  if((len != 0)&& (req->wLength != 0))
 8001aa8:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8001aac:	2a00      	cmp	r2, #0
 8001aae:	f000 8091 	beq.w	8001bd4 <USBD_StdDevReq+0x208>
 8001ab2:	88eb      	ldrh	r3, [r5, #6]
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	f000 808d 	beq.w	8001bd4 <USBD_StdDevReq+0x208>
  {
    
    len = MIN(len , req->wLength);
 8001aba:	429a      	cmp	r2, r3
 8001abc:	bf28      	it	cs
 8001abe:	461a      	movcs	r2, r3
 8001ac0:	f8ad 2006 	strh.w	r2, [sp, #6]
    
    USBD_CtlSendData (pdev, 
 8001ac4:	4601      	mov	r1, r0
 8001ac6:	e064      	b.n	8001b92 <USBD_StdDevReq+0x1c6>
static void USBD_SetAddress(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 8001ac8:	888b      	ldrh	r3, [r1, #4]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d17e      	bne.n	8001bcc <USBD_StdDevReq+0x200>
 8001ace:	88cb      	ldrh	r3, [r1, #6]
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d17b      	bne.n	8001bcc <USBD_StdDevReq+0x200>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
    
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8001ad4:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
{
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8001ad8:	788e      	ldrb	r6, [r1, #2]
    
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8001ada:	2b03      	cmp	r3, #3
{
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8001adc:	f006 067f 	and.w	r6, r6, #127	; 0x7f
    
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8001ae0:	d074      	beq.n	8001bcc <USBD_StdDevReq+0x200>
    {
      USBD_CtlError(pdev , req);
    } 
    else 
    {
      pdev->dev_address = dev_addr;
 8001ae2:	f880 61fe 	strb.w	r6, [r0, #510]	; 0x1fe
      USBD_LL_SetUSBAddress(pdev, dev_addr);               
 8001ae6:	4631      	mov	r1, r6
 8001ae8:	f7fe fcbf 	bl	800046a <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);                         
 8001aec:	4620      	mov	r0, r4
 8001aee:	f7ff ff37 	bl	8001960 <USBD_CtlSendStatus>
      
      if (dev_addr != 0) 
 8001af2:	b10e      	cbz	r6, 8001af8 <USBD_StdDevReq+0x12c>
      {
        pdev->dev_state  = USBD_STATE_ADDRESSED;
 8001af4:	2302      	movs	r3, #2
 8001af6:	e000      	b.n	8001afa <USBD_StdDevReq+0x12e>
      } 
      else 
      {
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 8001af8:	2301      	movs	r3, #1
 8001afa:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
 8001afe:	e069      	b.n	8001bd4 <USBD_StdDevReq+0x208>
                           USBD_SetupReqTypedef *req)
{
  
  static uint8_t  cfgidx;
  
  cfgidx = (uint8_t)(req->wValue);                 
 8001b00:	7889      	ldrb	r1, [r1, #2]
 8001b02:	4e36      	ldr	r6, [pc, #216]	; (8001bdc <USBD_StdDevReq+0x210>)
  
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8001b04:	2901      	cmp	r1, #1
                           USBD_SetupReqTypedef *req)
{
  
  static uint8_t  cfgidx;
  
  cfgidx = (uint8_t)(req->wValue);                 
 8001b06:	7031      	strb	r1, [r6, #0]
  
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8001b08:	d860      	bhi.n	8001bcc <USBD_StdDevReq+0x200>
  {            
     USBD_CtlError(pdev , req);                              
  } 
  else 
  {
    switch (pdev->dev_state) 
 8001b0a:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8001b0e:	2b02      	cmp	r3, #2
 8001b10:	d002      	beq.n	8001b18 <USBD_StdDevReq+0x14c>
 8001b12:	2b03      	cmp	r3, #3
 8001b14:	d008      	beq.n	8001b28 <USBD_StdDevReq+0x15c>
 8001b16:	e059      	b.n	8001bcc <USBD_StdDevReq+0x200>
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx) 
 8001b18:	2900      	cmp	r1, #0
 8001b1a:	d053      	beq.n	8001bc4 <USBD_StdDevReq+0x1f8>
      {                                			   							   							   				
        pdev->dev_config = cfgidx;
 8001b1c:	2101      	movs	r1, #1
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8001b1e:	2303      	movs	r3, #3
    switch (pdev->dev_state) 
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx) 
      {                                			   							   							   				
        pdev->dev_config = cfgidx;
 8001b20:	6041      	str	r1, [r0, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8001b22:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
 8001b26:	e00f      	b.n	8001b48 <USBD_StdDevReq+0x17c>
         USBD_CtlSendStatus(pdev);
      }
      break;
      
    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0) 
 8001b28:	b931      	cbnz	r1, 8001b38 <USBD_StdDevReq+0x16c>
      {                           
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8001b2a:	2302      	movs	r3, #2
 8001b2c:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
        pdev->dev_config = cfgidx;          
 8001b30:	6041      	str	r1, [r0, #4]
        USBD_ClrClassConfig(pdev , cfgidx);
 8001b32:	f000 f918 	bl	8001d66 <USBD_ClrClassConfig>
 8001b36:	e045      	b.n	8001bc4 <USBD_StdDevReq+0x1f8>
        USBD_CtlSendStatus(pdev);
        
      } 
      else  if (cfgidx != pdev->dev_config) 
 8001b38:	6841      	ldr	r1, [r0, #4]
 8001b3a:	2901      	cmp	r1, #1
 8001b3c:	d042      	beq.n	8001bc4 <USBD_StdDevReq+0x1f8>
      {
        /* Clear old configuration */
        USBD_ClrClassConfig(pdev , pdev->dev_config);
 8001b3e:	b2c9      	uxtb	r1, r1
 8001b40:	f000 f911 	bl	8001d66 <USBD_ClrClassConfig>
        
        /* set new configuration */
        pdev->dev_config = cfgidx;
 8001b44:	7831      	ldrb	r1, [r6, #0]
 8001b46:	6061      	str	r1, [r4, #4]
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 8001b48:	4620      	mov	r0, r4
 8001b4a:	f000 f901 	bl	8001d50 <USBD_SetClassConfig>
 8001b4e:	2802      	cmp	r0, #2
 8001b50:	d138      	bne.n	8001bc4 <USBD_StdDevReq+0x1f8>
 8001b52:	e03b      	b.n	8001bcc <USBD_StdDevReq+0x200>
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{

  if (req->wLength != 1) 
 8001b54:	88ca      	ldrh	r2, [r1, #6]
 8001b56:	2a01      	cmp	r2, #1
 8001b58:	d138      	bne.n	8001bcc <USBD_StdDevReq+0x200>
  {                   
     USBD_CtlError(pdev , req);
  }
  else 
  {
    switch (pdev->dev_state )  
 8001b5a:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8001b5e:	2b02      	cmp	r3, #2
 8001b60:	d003      	beq.n	8001b6a <USBD_StdDevReq+0x19e>
 8001b62:	2b03      	cmp	r3, #3
 8001b64:	d132      	bne.n	8001bcc <USBD_StdDevReq+0x200>
                        1);
      break;
      
    case USBD_STATE_CONFIGURED:   
      
      USBD_CtlSendData (pdev, 
 8001b66:	1d01      	adds	r1, r0, #4
 8001b68:	e013      	b.n	8001b92 <USBD_StdDevReq+0x1c6>
  else 
  {
    switch (pdev->dev_state )  
    {
    case USBD_STATE_ADDRESSED:                     
      pdev->dev_default_config = 0;
 8001b6a:	4601      	mov	r1, r0
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	f841 3f08 	str.w	r3, [r1, #8]!
 8001b72:	e00e      	b.n	8001b92 <USBD_StdDevReq+0x1c6>
static void USBD_GetStatus(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
  
    
  switch (pdev->dev_state) 
 8001b74:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8001b78:	3b02      	subs	r3, #2
 8001b7a:	2b01      	cmp	r3, #1
 8001b7c:	d826      	bhi.n	8001bcc <USBD_StdDevReq+0x200>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    
#if ( USBD_SELF_POWERED == 1)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;                                  
 8001b7e:	2301      	movs	r3, #1
 8001b80:	60c3      	str	r3, [r0, #12]
#else
    pdev->dev_config_status = 0;                                   
#endif
                      
    if (pdev->dev_remote_wakeup) 
 8001b82:	f8d0 3204 	ldr.w	r3, [r0, #516]	; 0x204
 8001b86:	b10b      	cbz	r3, 8001b8c <USBD_StdDevReq+0x1c0>
    {
       pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 8001b88:	2303      	movs	r3, #3
 8001b8a:	60c3      	str	r3, [r0, #12]
    }
    
    USBD_CtlSendData (pdev, 
 8001b8c:	2202      	movs	r2, #2
 8001b8e:	f104 010c 	add.w	r1, r4, #12
 8001b92:	4620      	mov	r0, r4
 8001b94:	f7ff feb8 	bl	8001908 <USBD_CtlSendData>
 8001b98:	e01c      	b.n	8001bd4 <USBD_StdDevReq+0x208>
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{

  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8001b9a:	884b      	ldrh	r3, [r1, #2]
 8001b9c:	2b01      	cmp	r3, #1
 8001b9e:	d119      	bne.n	8001bd4 <USBD_StdDevReq+0x208>
 8001ba0:	e008      	b.n	8001bb4 <USBD_StdDevReq+0x1e8>
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
  switch (pdev->dev_state)
 8001ba2:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8001ba6:	3b02      	subs	r3, #2
 8001ba8:	2b01      	cmp	r3, #1
 8001baa:	d80f      	bhi.n	8001bcc <USBD_StdDevReq+0x200>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 8001bac:	884b      	ldrh	r3, [r1, #2]
 8001bae:	2b01      	cmp	r3, #1
 8001bb0:	d110      	bne.n	8001bd4 <USBD_StdDevReq+0x208>
    {
      pdev->dev_remote_wakeup = 0; 
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	f8c4 3204 	str.w	r3, [r4, #516]	; 0x204
      pdev->pClass->Setup (pdev, req);   
 8001bb8:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8001bbc:	4629      	mov	r1, r5
 8001bbe:	689b      	ldr	r3, [r3, #8]
 8001bc0:	4620      	mov	r0, r4
 8001bc2:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 8001bc4:	4620      	mov	r0, r4
 8001bc6:	f7ff fecb 	bl	8001960 <USBD_CtlSendStatus>
 8001bca:	e003      	b.n	8001bd4 <USBD_StdDevReq+0x208>
  case USB_REQ_CLEAR_FEATURE:                                   
    USBD_ClrFeature (pdev , req);
    break;
    
  default:  
    USBD_CtlError(pdev , req);
 8001bcc:	4629      	mov	r1, r5
 8001bce:	4620      	mov	r0, r4
 8001bd0:	f7ff fef0 	bl	80019b4 <USBD_CtlError>
    break;
  }
  
  return ret;
}
 8001bd4:	2000      	movs	r0, #0
 8001bd6:	b002      	add	sp, #8
 8001bd8:	bd70      	pop	{r4, r5, r6, pc}
 8001bda:	bf00      	nop
 8001bdc:	20000688 	.word	0x20000688

08001be0 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8001be0:	b538      	push	{r3, r4, r5, lr}
  USBD_StatusTypeDef ret = USBD_OK; 
  
  switch (pdev->dev_state) 
 8001be2:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8001be6:	2b03      	cmp	r3, #3
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8001be8:	4604      	mov	r4, r0
 8001bea:	460d      	mov	r5, r1
  USBD_StatusTypeDef ret = USBD_OK; 
  
  switch (pdev->dev_state) 
 8001bec:	d10c      	bne.n	8001c08 <USBD_StdItfReq+0x28>
  {
  case USBD_STATE_CONFIGURED:
    
    if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES) 
 8001bee:	790b      	ldrb	r3, [r1, #4]
 8001bf0:	2b01      	cmp	r3, #1
 8001bf2:	d809      	bhi.n	8001c08 <USBD_StdItfReq+0x28>
    {
      pdev->pClass->Setup (pdev, req); 
 8001bf4:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8001bf8:	689b      	ldr	r3, [r3, #8]
 8001bfa:	4798      	blx	r3
      
      if((req->wLength == 0)&& (ret == USBD_OK))
 8001bfc:	88eb      	ldrh	r3, [r5, #6]
 8001bfe:	b92b      	cbnz	r3, 8001c0c <USBD_StdItfReq+0x2c>
      {
         USBD_CtlSendStatus(pdev);
 8001c00:	4620      	mov	r0, r4
 8001c02:	f7ff fead 	bl	8001960 <USBD_CtlSendStatus>
 8001c06:	e001      	b.n	8001c0c <USBD_StdItfReq+0x2c>
       USBD_CtlError(pdev , req);
    }
    break;
    
  default:
     USBD_CtlError(pdev , req);
 8001c08:	f7ff fed4 	bl	80019b4 <USBD_CtlError>
    break;
  }
  return USBD_OK;
}
 8001c0c:	2000      	movs	r0, #0
 8001c0e:	bd38      	pop	{r3, r4, r5, pc}

08001c10 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8001c10:	b570      	push	{r4, r5, r6, lr}
  USBD_StatusTypeDef ret = USBD_OK; 
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);   
  
  /* Check if it is a class request */
  if ((req->bmRequest & 0x60) == 0x20)
 8001c12:	780a      	ldrb	r2, [r1, #0]
{
  
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK; 
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);   
 8001c14:	888e      	ldrh	r6, [r1, #4]
  
  /* Check if it is a class request */
  if ((req->bmRequest & 0x60) == 0x20)
 8001c16:	f002 0260 	and.w	r2, r2, #96	; 0x60
 8001c1a:	2a20      	cmp	r2, #32
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8001c1c:	4604      	mov	r4, r0
 8001c1e:	460d      	mov	r5, r1
  
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK; 
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);   
 8001c20:	b2f3      	uxtb	r3, r6
  
  /* Check if it is a class request */
  if ((req->bmRequest & 0x60) == 0x20)
 8001c22:	d104      	bne.n	8001c2e <USBD_StdEPReq+0x1e>
  {
    pdev->pClass->Setup (pdev, req);
 8001c24:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8001c28:	689b      	ldr	r3, [r3, #8]
 8001c2a:	4798      	blx	r3
    
    return USBD_OK;
 8001c2c:	e051      	b.n	8001cd2 <USBD_StdEPReq+0xc2>
  }
  
  switch (req->bRequest) 
 8001c2e:	784a      	ldrb	r2, [r1, #1]
 8001c30:	2a01      	cmp	r2, #1
 8001c32:	d010      	beq.n	8001c56 <USBD_StdEPReq+0x46>
 8001c34:	d326      	bcc.n	8001c84 <USBD_StdEPReq+0x74>
 8001c36:	2a03      	cmp	r2, #3
 8001c38:	d14b      	bne.n	8001cd2 <USBD_StdEPReq+0xc2>
  {
    
  case USB_REQ_SET_FEATURE :
    
    switch (pdev->dev_state) 
 8001c3a:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8001c3e:	2a02      	cmp	r2, #2
 8001c40:	d027      	beq.n	8001c92 <USBD_StdEPReq+0x82>
 8001c42:	2a03      	cmp	r2, #3
 8001c44:	d143      	bne.n	8001cce <USBD_StdEPReq+0xbe>
        USBD_LL_StallEP(pdev , ep_addr);
      }
      break;	
      
    case USBD_STATE_CONFIGURED:   
      if (req->wValue == USB_FEATURE_EP_HALT)
 8001c46:	884a      	ldrh	r2, [r1, #2]
 8001c48:	b992      	cbnz	r2, 8001c70 <USBD_StdEPReq+0x60>
      {
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8001c4a:	065e      	lsls	r6, r3, #25
 8001c4c:	d010      	beq.n	8001c70 <USBD_StdEPReq+0x60>
        { 
          USBD_LL_StallEP(pdev , ep_addr);
 8001c4e:	4619      	mov	r1, r3
 8001c50:	f7fe fbea 	bl	8000428 <USBD_LL_StallEP>
 8001c54:	e00c      	b.n	8001c70 <USBD_StdEPReq+0x60>
    }
    break;
    
  case USB_REQ_CLEAR_FEATURE :
    
    switch (pdev->dev_state) 
 8001c56:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8001c5a:	2a02      	cmp	r2, #2
 8001c5c:	d019      	beq.n	8001c92 <USBD_StdEPReq+0x82>
 8001c5e:	2a03      	cmp	r2, #3
 8001c60:	d135      	bne.n	8001cce <USBD_StdEPReq+0xbe>
        USBD_LL_StallEP(pdev , ep_addr);
      }
      break;	
      
    case USBD_STATE_CONFIGURED:   
      if (req->wValue == USB_FEATURE_EP_HALT)
 8001c62:	884a      	ldrh	r2, [r1, #2]
 8001c64:	bbaa      	cbnz	r2, 8001cd2 <USBD_StdEPReq+0xc2>
      {
        if ((ep_addr & 0x7F) != 0x00) 
 8001c66:	0659      	lsls	r1, r3, #25
 8001c68:	d008      	beq.n	8001c7c <USBD_StdEPReq+0x6c>
        {        
          USBD_LL_ClearStallEP(pdev , ep_addr);
 8001c6a:	4619      	mov	r1, r3
 8001c6c:	f7fe fbe3 	bl	8000436 <USBD_LL_ClearStallEP>
          pdev->pClass->Setup (pdev, req);
 8001c70:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8001c74:	4629      	mov	r1, r5
 8001c76:	689b      	ldr	r3, [r3, #8]
 8001c78:	4620      	mov	r0, r4
 8001c7a:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8001c7c:	4620      	mov	r0, r4
 8001c7e:	f7ff fe6f 	bl	8001960 <USBD_CtlSendStatus>
 8001c82:	e026      	b.n	8001cd2 <USBD_StdEPReq+0xc2>
      break;    
    }
    break;
    
  case USB_REQ_GET_STATUS:                  
    switch (pdev->dev_state) 
 8001c84:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8001c88:	2a02      	cmp	r2, #2
 8001c8a:	d002      	beq.n	8001c92 <USBD_StdEPReq+0x82>
 8001c8c:	2a03      	cmp	r2, #3
 8001c8e:	d006      	beq.n	8001c9e <USBD_StdEPReq+0x8e>
 8001c90:	e01d      	b.n	8001cce <USBD_StdEPReq+0xbe>
    {
    case USBD_STATE_ADDRESSED:          
      if ((ep_addr & 0x7F) != 0x00) 
 8001c92:	065a      	lsls	r2, r3, #25
 8001c94:	d01d      	beq.n	8001cd2 <USBD_StdEPReq+0xc2>
      {
        USBD_LL_StallEP(pdev , ep_addr);
 8001c96:	4619      	mov	r1, r3
 8001c98:	f7fe fbc6 	bl	8000428 <USBD_LL_StallEP>
 8001c9c:	e019      	b.n	8001cd2 <USBD_StdEPReq+0xc2>
 8001c9e:	f003 057f 	and.w	r5, r3, #127	; 0x7f
      }
      break;	
      
    case USBD_STATE_CONFIGURED:
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8001ca2:	f016 0f80 	tst.w	r6, #128	; 0x80
 8001ca6:	eb00 1505 	add.w	r5, r0, r5, lsl #4
                                         &pdev->ep_out[ep_addr & 0x7F];
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8001caa:	4619      	mov	r1, r3
        USBD_LL_StallEP(pdev , ep_addr);
      }
      break;	
      
    case USBD_STATE_CONFIGURED:
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8001cac:	bf14      	ite	ne
 8001cae:	3514      	addne	r5, #20
 8001cb0:	f505 7582 	addeq.w	r5, r5, #260	; 0x104
                                         &pdev->ep_out[ep_addr & 0x7F];
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8001cb4:	f7fe fbc6 	bl	8000444 <USBD_LL_IsStallEP>
 8001cb8:	b110      	cbz	r0, 8001cc0 <USBD_StdEPReq+0xb0>
      {
        pep->status = 0x0001;     
 8001cba:	2301      	movs	r3, #1
 8001cbc:	602b      	str	r3, [r5, #0]
 8001cbe:	e000      	b.n	8001cc2 <USBD_StdEPReq+0xb2>
      }
      else
      {
        pep->status = 0x0000;  
 8001cc0:	6028      	str	r0, [r5, #0]
      }
      
      USBD_CtlSendData (pdev,
 8001cc2:	2202      	movs	r2, #2
 8001cc4:	4629      	mov	r1, r5
 8001cc6:	4620      	mov	r0, r4
 8001cc8:	f7ff fe1e 	bl	8001908 <USBD_CtlSendData>
                        (uint8_t *)&pep->status,
                        2);
      break;
 8001ccc:	e001      	b.n	8001cd2 <USBD_StdEPReq+0xc2>
      
    default:                         
      USBD_CtlError(pdev , req);
 8001cce:	f7ff fe71 	bl	80019b4 <USBD_CtlError>
    
  default:
    break;
  }
  return ret;
}
 8001cd2:	2000      	movs	r0, #0
 8001cd4:	bd70      	pop	{r4, r5, r6, pc}

08001cd6 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8001cd6:	b530      	push	{r4, r5, lr}
  uint8_t idx = 0;
  
  if (desc != NULL) 
 8001cd8:	b1c0      	cbz	r0, 8001d0c <USBD_GetString+0x36>
 8001cda:	4605      	mov	r5, r0
 8001cdc:	1a2b      	subs	r3, r5, r0
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
    uint8_t  len = 0;

    while (*buf != '\0') 
 8001cde:	f815 4b01 	ldrb.w	r4, [r5], #1
 8001ce2:	b2db      	uxtb	r3, r3
 8001ce4:	2c00      	cmp	r4, #0
 8001ce6:	d1f9      	bne.n	8001cdc <USBD_GetString+0x6>
{
  uint8_t idx = 0;
  
  if (desc != NULL) 
  {
    *len =  USBD_GetLen(desc) * 2 + 2;    
 8001ce8:	005b      	lsls	r3, r3, #1
 8001cea:	3302      	adds	r3, #2
 8001cec:	8013      	strh	r3, [r2, #0]
    unicode[idx++] = *len;
 8001cee:	700b      	strb	r3, [r1, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 8001cf0:	2303      	movs	r3, #3
 8001cf2:	704b      	strb	r3, [r1, #1]
 8001cf4:	3801      	subs	r0, #1
 8001cf6:	2302      	movs	r3, #2
    
    while (*desc != '\0') 
 8001cf8:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8001cfc:	b135      	cbz	r5, 8001d0c <USBD_GetString+0x36>
    {
      unicode[idx++] = *desc++;
 8001cfe:	1c5a      	adds	r2, r3, #1
 8001d00:	b2d2      	uxtb	r2, r2
 8001d02:	54cd      	strb	r5, [r1, r3]
      unicode[idx++] =  0x00;
 8001d04:	3302      	adds	r3, #2
 8001d06:	b2db      	uxtb	r3, r3
 8001d08:	548c      	strb	r4, [r1, r2]
 8001d0a:	e7f5      	b.n	8001cf8 <USBD_GetString+0x22>
 8001d0c:	bd30      	pop	{r4, r5, pc}

08001d0e <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8001d0e:	b508      	push	{r3, lr}
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 8001d10:	b180      	cbz	r0, 8001d34 <USBD_Init+0x26>
    USBD_ErrLog("Invalid Device handle");
    return USBD_FAIL; 
  }
  
  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 8001d12:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8001d16:	b113      	cbz	r3, 8001d1e <USBD_Init+0x10>
  {
    pdev->pClass = NULL;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	f8c0 3214 	str.w	r3, [r0, #532]	; 0x214
  }
  
  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 8001d1e:	b109      	cbz	r1, 8001d24 <USBD_Init+0x16>
  {
    pdev->pDesc = pdesc;
 8001d20:	f8c0 1210 	str.w	r1, [r0, #528]	; 0x210
  }
  
  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 8001d24:	2301      	movs	r3, #1
 8001d26:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  pdev->id = id;
 8001d2a:	7002      	strb	r2, [r0, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8001d2c:	f7fe fb34 	bl	8000398 <USBD_LL_Init>
  
  return USBD_OK; 
 8001d30:	2000      	movs	r0, #0
 8001d32:	bd08      	pop	{r3, pc}
{
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
  {
    USBD_ErrLog("Invalid Device handle");
    return USBD_FAIL; 
 8001d34:	2002      	movs	r0, #2
  pdev->id = id;
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
  
  return USBD_OK; 
}
 8001d36:	bd08      	pop	{r3, pc}

08001d38 <USBD_RegisterClass>:
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
  USBD_StatusTypeDef   status = USBD_OK;
  if(pclass != 0)
 8001d38:	b119      	cbz	r1, 8001d42 <USBD_RegisterClass+0xa>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8001d3a:	f8c0 1214 	str.w	r1, [r0, #532]	; 0x214
    status = USBD_OK;
 8001d3e:	2000      	movs	r0, #0
 8001d40:	4770      	bx	lr
  }
  else
  {
    USBD_ErrLog("Invalid Class handle");
    status = USBD_FAIL; 
 8001d42:	2002      	movs	r0, #2
  }
  
  return status;
}
 8001d44:	4770      	bx	lr

08001d46 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 8001d46:	b508      	push	{r3, lr}
  
  /* Start the low level driver  */
  USBD_LL_Start(pdev); 
 8001d48:	f7fe fb56 	bl	80003f8 <USBD_LL_Start>
  
  return USBD_OK;  
}
 8001d4c:	2000      	movs	r0, #0
 8001d4e:	bd08      	pop	{r3, pc}

08001d50 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8001d50:	b508      	push	{r3, lr}
  USBD_StatusTypeDef   ret = USBD_FAIL;
  
  if(pdev->pClass != NULL)
 8001d52:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8001d56:	b90b      	cbnz	r3, 8001d5c <USBD_SetClassConfig+0xc>
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
  USBD_StatusTypeDef   ret = USBD_FAIL;
 8001d58:	2002      	movs	r0, #2
 8001d5a:	bd08      	pop	{r3, pc}
  
  if(pdev->pClass != NULL)
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	4798      	blx	r3
 8001d60:	2800      	cmp	r0, #0
 8001d62:	d1f9      	bne.n	8001d58 <USBD_SetClassConfig+0x8>
    {
      ret = USBD_OK;
    }
  }
  return ret; 
}
 8001d64:	bd08      	pop	{r3, pc}

08001d66 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8001d66:	b508      	push	{r3, lr}
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);  
 8001d68:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	4798      	blx	r3
  return USBD_OK;
}
 8001d70:	2000      	movs	r0, #0
 8001d72:	bd08      	pop	{r3, pc}

08001d74 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8001d74:	b538      	push	{r3, r4, r5, lr}
 8001d76:	4604      	mov	r4, r0

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8001d78:	f500 7502 	add.w	r5, r0, #520	; 0x208
 8001d7c:	4628      	mov	r0, r5
 8001d7e:	f7ff fe05 	bl	800198c <USBD_ParseSetupRequest>
  
  pdev->ep0_state = USBD_EP0_SETUP;
 8001d82:	2301      	movs	r3, #1
  pdev->ep0_data_len = pdev->request.wLength;
  
  switch (pdev->request.bmRequest & 0x1F) 
 8001d84:	f894 1208 	ldrb.w	r1, [r4, #520]	; 0x208
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{

  USBD_ParseSetupRequest(&pdev->request, psetup);
  
  pdev->ep0_state = USBD_EP0_SETUP;
 8001d88:	f8c4 31f4 	str.w	r3, [r4, #500]	; 0x1f4
  pdev->ep0_data_len = pdev->request.wLength;
 8001d8c:	f8b4 320e 	ldrh.w	r3, [r4, #526]	; 0x20e
 8001d90:	f8c4 31f8 	str.w	r3, [r4, #504]	; 0x1f8
  
  switch (pdev->request.bmRequest & 0x1F) 
 8001d94:	f001 031f 	and.w	r3, r1, #31
 8001d98:	2b01      	cmp	r3, #1
 8001d9a:	d00c      	beq.n	8001db6 <USBD_LL_SetupStage+0x42>
 8001d9c:	d306      	bcc.n	8001dac <USBD_LL_SetupStage+0x38>
 8001d9e:	2b02      	cmp	r3, #2
 8001da0:	d10e      	bne.n	8001dc0 <USBD_LL_SetupStage+0x4c>
  case USB_REQ_RECIPIENT_INTERFACE:     
    USBD_StdItfReq(pdev, &pdev->request);
    break;
    
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
 8001da2:	4629      	mov	r1, r5
 8001da4:	4620      	mov	r0, r4
 8001da6:	f7ff ff33 	bl	8001c10 <USBD_StdEPReq>
    break;
 8001daa:	e00e      	b.n	8001dca <USBD_LL_SetupStage+0x56>
  pdev->ep0_data_len = pdev->request.wLength;
  
  switch (pdev->request.bmRequest & 0x1F) 
  {
  case USB_REQ_RECIPIENT_DEVICE:   
    USBD_StdDevReq (pdev, &pdev->request);
 8001dac:	4629      	mov	r1, r5
 8001dae:	4620      	mov	r0, r4
 8001db0:	f7ff fe0c 	bl	80019cc <USBD_StdDevReq>
    break;
 8001db4:	e009      	b.n	8001dca <USBD_LL_SetupStage+0x56>
    
  case USB_REQ_RECIPIENT_INTERFACE:     
    USBD_StdItfReq(pdev, &pdev->request);
 8001db6:	4629      	mov	r1, r5
 8001db8:	4620      	mov	r0, r4
 8001dba:	f7ff ff11 	bl	8001be0 <USBD_StdItfReq>
    break;
 8001dbe:	e004      	b.n	8001dca <USBD_LL_SetupStage+0x56>
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
    break;
    
  default:           
    USBD_LL_StallEP(pdev , pdev->request.bmRequest & 0x80);
 8001dc0:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8001dc4:	4620      	mov	r0, r4
 8001dc6:	f7fe fb2f 	bl	8000428 <USBD_LL_StallEP>
    break;
  }  
  return USBD_OK;  
}
 8001dca:	2000      	movs	r0, #0
 8001dcc:	bd38      	pop	{r3, r4, r5, pc}

08001dce <USBD_LL_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev , uint8_t epnum, uint8_t *pdata)
{
 8001dce:	b538      	push	{r3, r4, r5, lr}
 8001dd0:	4604      	mov	r4, r0
 8001dd2:	4615      	mov	r5, r2
  USBD_EndpointTypeDef    *pep;
  
  if(epnum == 0) 
 8001dd4:	bb09      	cbnz	r1, 8001e1a <USBD_LL_DataOutStage+0x4c>
  {
    pep = &pdev->ep_out[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 8001dd6:	f8d0 31f4 	ldr.w	r3, [r0, #500]	; 0x1f4
 8001dda:	2b03      	cmp	r3, #3
 8001ddc:	d126      	bne.n	8001e2c <USBD_LL_DataOutStage+0x5e>
    {
      if(pep->rem_length > pep->maxpacket)
 8001dde:	f8d0 110c 	ldr.w	r1, [r0, #268]	; 0x10c
 8001de2:	f8d0 2110 	ldr.w	r2, [r0, #272]	; 0x110
 8001de6:	4291      	cmp	r1, r2
 8001de8:	d90a      	bls.n	8001e00 <USBD_LL_DataOutStage+0x32>
      {
        pep->rem_length -=  pep->maxpacket;
 8001dea:	1a8b      	subs	r3, r1, r2
       
        USBD_CtlContinueRx (pdev, 
 8001dec:	429a      	cmp	r2, r3
 8001dee:	bf28      	it	cs
 8001df0:	461a      	movcs	r2, r3
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
    {
      if(pep->rem_length > pep->maxpacket)
      {
        pep->rem_length -=  pep->maxpacket;
 8001df2:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
       
        USBD_CtlContinueRx (pdev, 
 8001df6:	b292      	uxth	r2, r2
 8001df8:	4629      	mov	r1, r5
 8001dfa:	f7ff fda9 	bl	8001950 <USBD_CtlContinueRx>
 8001dfe:	e015      	b.n	8001e2c <USBD_LL_DataOutStage+0x5e>
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8001e00:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8001e04:	691b      	ldr	r3, [r3, #16]
 8001e06:	b123      	cbz	r3, 8001e12 <USBD_LL_DataOutStage+0x44>
 8001e08:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8001e0c:	2a03      	cmp	r2, #3
 8001e0e:	d100      	bne.n	8001e12 <USBD_LL_DataOutStage+0x44>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
        {
          pdev->pClass->EP0_RxReady(pdev); 
 8001e10:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8001e12:	4620      	mov	r0, r4
 8001e14:	f7ff fda4 	bl	8001960 <USBD_CtlSendStatus>
 8001e18:	e008      	b.n	8001e2c <USBD_LL_DataOutStage+0x5e>
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL)&&
 8001e1a:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8001e1e:	699b      	ldr	r3, [r3, #24]
 8001e20:	b123      	cbz	r3, 8001e2c <USBD_LL_DataOutStage+0x5e>
 8001e22:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8001e26:	2a03      	cmp	r2, #3
 8001e28:	d100      	bne.n	8001e2c <USBD_LL_DataOutStage+0x5e>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataOut(pdev, epnum); 
 8001e2a:	4798      	blx	r3
  }  
  return USBD_OK;
}
 8001e2c:	2000      	movs	r0, #0
 8001e2e:	bd38      	pop	{r3, r4, r5, pc}

08001e30 <USBD_LL_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev ,uint8_t epnum, uint8_t *pdata)
{
 8001e30:	b570      	push	{r4, r5, r6, lr}
 8001e32:	4613      	mov	r3, r2
 8001e34:	4604      	mov	r4, r0
  USBD_EndpointTypeDef    *pep;
    
  if(epnum == 0) 
 8001e36:	460e      	mov	r6, r1
 8001e38:	2900      	cmp	r1, #0
 8001e3a:	d13c      	bne.n	8001eb6 <USBD_LL_DataInStage+0x86>
  {
    pep = &pdev->ep_in[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 8001e3c:	f8d0 21f4 	ldr.w	r2, [r0, #500]	; 0x1f4
 8001e40:	2a02      	cmp	r2, #2
 8001e42:	d130      	bne.n	8001ea6 <USBD_LL_DataInStage+0x76>
    {
      if(pep->rem_length > pep->maxpacket)
 8001e44:	69c5      	ldr	r5, [r0, #28]
 8001e46:	6a02      	ldr	r2, [r0, #32]
 8001e48:	4295      	cmp	r5, r2
 8001e4a:	d907      	bls.n	8001e5c <USBD_LL_DataInStage+0x2c>
      {
        pep->rem_length -=  pep->maxpacket;
 8001e4c:	1aaa      	subs	r2, r5, r2
 8001e4e:	61c2      	str	r2, [r0, #28]
        
        USBD_CtlContinueSendData (pdev, 
 8001e50:	4619      	mov	r1, r3
 8001e52:	b292      	uxth	r2, r2
 8001e54:	f7ff fd65 	bl	8001922 <USBD_CtlContinueSendData>
                                  pdata, 
                                  pep->rem_length);
        
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 8001e58:	4633      	mov	r3, r6
 8001e5a:	e011      	b.n	8001e80 <USBD_LL_DataInStage+0x50>
                                NULL,
                                0);  
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0) &&
 8001e5c:	6983      	ldr	r3, [r0, #24]
 8001e5e:	fbb3 f5f2 	udiv	r5, r3, r2
 8001e62:	fb02 3515 	mls	r5, r2, r5, r3
 8001e66:	b98d      	cbnz	r5, 8001e8c <USBD_LL_DataInStage+0x5c>
 8001e68:	429a      	cmp	r2, r3
 8001e6a:	d80f      	bhi.n	8001e8c <USBD_LL_DataInStage+0x5c>
           (pep->total_length >= pep->maxpacket) &&
 8001e6c:	f8d0 21f8 	ldr.w	r2, [r0, #504]	; 0x1f8
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d20b      	bcs.n	8001e8c <USBD_LL_DataInStage+0x5c>
             (pep->total_length < pdev->ep0_data_len ))
        {
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
 8001e74:	462a      	mov	r2, r5
 8001e76:	f7ff fd54 	bl	8001922 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0;
 8001e7a:	f8c4 51f8 	str.w	r5, [r4, #504]	; 0x1f8
          
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 8001e7e:	462b      	mov	r3, r5
 8001e80:	461a      	mov	r2, r3
 8001e82:	4619      	mov	r1, r3
 8001e84:	4620      	mov	r0, r4
 8001e86:	f7fe fafe 	bl	8000486 <USBD_LL_PrepareReceive>
 8001e8a:	e00c      	b.n	8001ea6 <USBD_LL_DataInStage+0x76>
                                NULL,
                                0);
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8001e8c:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8001e90:	68db      	ldr	r3, [r3, #12]
 8001e92:	b12b      	cbz	r3, 8001ea0 <USBD_LL_DataInStage+0x70>
 8001e94:	f894 21fc 	ldrb.w	r2, [r4, #508]	; 0x1fc
 8001e98:	2a03      	cmp	r2, #3
 8001e9a:	d101      	bne.n	8001ea0 <USBD_LL_DataInStage+0x70>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
          {
            pdev->pClass->EP0_TxSent(pdev); 
 8001e9c:	4620      	mov	r0, r4
 8001e9e:	4798      	blx	r3
          }          
          USBD_CtlReceiveStatus(pdev);
 8001ea0:	4620      	mov	r0, r4
 8001ea2:	f7ff fd68 	bl	8001976 <USBD_CtlReceiveStatus>
        }
      }
    }
    if (pdev->dev_test_mode == 1)
 8001ea6:	f894 3200 	ldrb.w	r3, [r4, #512]	; 0x200
 8001eaa:	2b01      	cmp	r3, #1
 8001eac:	d10c      	bne.n	8001ec8 <USBD_LL_DataInStage+0x98>
    {
      USBD_RunTestMode(pdev); 
      pdev->dev_test_mode = 0;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
 8001eb4:	e008      	b.n	8001ec8 <USBD_LL_DataInStage+0x98>
    }
  }
  else if((pdev->pClass->DataIn != NULL)&& 
 8001eb6:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8001eba:	695b      	ldr	r3, [r3, #20]
 8001ebc:	b123      	cbz	r3, 8001ec8 <USBD_LL_DataInStage+0x98>
 8001ebe:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8001ec2:	2a03      	cmp	r2, #3
 8001ec4:	d100      	bne.n	8001ec8 <USBD_LL_DataInStage+0x98>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataIn(pdev, epnum); 
 8001ec6:	4798      	blx	r3
  }  
  return USBD_OK;
}
 8001ec8:	2000      	movs	r0, #0
 8001eca:	bd70      	pop	{r4, r5, r6, pc}

08001ecc <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 8001ecc:	b538      	push	{r3, r4, r5, lr}
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 8001ece:	2200      	movs	r2, #0
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 8001ed0:	4604      	mov	r4, r0
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 8001ed2:	4611      	mov	r1, r2
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8001ed4:	2540      	movs	r5, #64	; 0x40
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 8001ed6:	2340      	movs	r3, #64	; 0x40
 8001ed8:	f7fe fa95 	bl	8000406 <USBD_LL_OpenEP>
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 8001edc:	462b      	mov	r3, r5
  USBD_LL_OpenEP(pdev,
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8001ede:	f8c4 5110 	str.w	r5, [r4, #272]	; 0x110
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	2180      	movs	r1, #128	; 0x80
 8001ee6:	4620      	mov	r0, r4
 8001ee8:	f7fe fa8d 	bl	8000406 <USBD_LL_OpenEP>
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8001eec:	2301      	movs	r3, #1
 8001eee:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
  
  if (pdev->pClassData) 
 8001ef2:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
  USBD_LL_OpenEP(pdev,
              0x80,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8001ef6:	6225      	str	r5, [r4, #32]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
  
  if (pdev->pClassData) 
 8001ef8:	b12b      	cbz	r3, 8001f06 <USBD_LL_Reset+0x3a>
    pdev->pClass->DeInit(pdev, pdev->dev_config);  
 8001efa:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8001efe:	7921      	ldrb	r1, [r4, #4]
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	4620      	mov	r0, r4
 8001f04:	4798      	blx	r3
 
  
  return USBD_OK;
}
 8001f06:	2000      	movs	r0, #0
 8001f08:	bd38      	pop	{r3, r4, r5, pc}

08001f0a <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 8001f0a:	7401      	strb	r1, [r0, #16]
  return USBD_OK;
}
 8001f0c:	2000      	movs	r0, #0
 8001f0e:	4770      	bx	lr

08001f10 <USBD_LL_Suspend>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_old_state =  pdev->dev_state;
 8001f10:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8001f14:	f880 31fd 	strb.w	r3, [r0, #509]	; 0x1fd
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8001f18:	2304      	movs	r3, #4
 8001f1a:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  return USBD_OK;
}
 8001f1e:	2000      	movs	r0, #0
 8001f20:	4770      	bx	lr

08001f22 <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_state = pdev->dev_old_state;  
 8001f22:	f890 31fd 	ldrb.w	r3, [r0, #509]	; 0x1fd
 8001f26:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  return USBD_OK;
}
 8001f2a:	2000      	movs	r0, #0
 8001f2c:	4770      	bx	lr

08001f2e <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 8001f2e:	b508      	push	{r3, lr}
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 8001f30:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8001f34:	2a03      	cmp	r2, #3
 8001f36:	d104      	bne.n	8001f42 <USBD_LL_SOF+0x14>
  {
    if(pdev->pClass->SOF != NULL)
 8001f38:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8001f3c:	69db      	ldr	r3, [r3, #28]
 8001f3e:	b103      	cbz	r3, 8001f42 <USBD_LL_SOF+0x14>
    {
      pdev->pClass->SOF(pdev);
 8001f40:	4798      	blx	r3
    }
  }
  return USBD_OK;
}
 8001f42:	2000      	movs	r0, #0
 8001f44:	bd08      	pop	{r3, pc}

08001f46 <USBD_LL_IsoINIncomplete>:
 8001f46:	2000      	movs	r0, #0
 8001f48:	4770      	bx	lr

08001f4a <USBD_LL_IsoOUTIncomplete>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
  return USBD_OK;
}
 8001f4a:	2000      	movs	r0, #0
 8001f4c:	4770      	bx	lr

08001f4e <USBD_LL_DevConnected>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef  *pdev)
{
  return USBD_OK;
}
 8001f4e:	2000      	movs	r0, #0
 8001f50:	4770      	bx	lr

08001f52 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef  *pdev)
{
 8001f52:	b508      	push	{r3, lr}
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8001f54:	2201      	movs	r2, #1
 8001f56:	f880 21fc 	strb.w	r2, [r0, #508]	; 0x1fc
  pdev->pClass->DeInit(pdev, pdev->dev_config);  
 8001f5a:	f8d0 2214 	ldr.w	r2, [r0, #532]	; 0x214
 8001f5e:	7901      	ldrb	r1, [r0, #4]
 8001f60:	6852      	ldr	r2, [r2, #4]
 8001f62:	4790      	blx	r2
   
  return USBD_OK;
}
 8001f64:	2000      	movs	r0, #0
 8001f66:	bd08      	pop	{r3, pc}

08001f68 <USBD_CDC_DataIn>:
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8001f68:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  if(pdev->pClassData != NULL)
 8001f6c:	b11b      	cbz	r3, 8001f76 <USBD_CDC_DataIn+0xe>
  {
    
    hcdc->TxState = 0;
 8001f6e:	2000      	movs	r0, #0
 8001f70:	f8c3 0214 	str.w	r0, [r3, #532]	; 0x214

    return USBD_OK;
 8001f74:	4770      	bx	lr
  }
  else
  {
    return USBD_FAIL;
 8001f76:	2002      	movs	r0, #2
  }
}
 8001f78:	4770      	bx	lr

08001f7a <USBD_CDC_EP0_RxReady>:
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{ 
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 8001f7a:	f8d0 321c 	ldr.w	r3, [r0, #540]	; 0x21c
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{ 
 8001f7e:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8001f80:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 8001f84:	b15b      	cbz	r3, 8001f9e <USBD_CDC_EP0_RxReady+0x24>
 8001f86:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 8001f8a:	28ff      	cmp	r0, #255	; 0xff
 8001f8c:	d007      	beq.n	8001f9e <USBD_CDC_EP0_RxReady+0x24>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8001f8e:	689b      	ldr	r3, [r3, #8]
 8001f90:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 8001f94:	4621      	mov	r1, r4
 8001f96:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      hcdc->CmdLength);
      hcdc->CmdOpCode = 0xFF; 
 8001f98:	23ff      	movs	r3, #255	; 0xff
 8001f9a:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
      
  }
  return USBD_OK;
}
 8001f9e:	2000      	movs	r0, #0
 8001fa0:	bd10      	pop	{r4, pc}
	...

08001fa4 <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgFSDesc);
 8001fa4:	2343      	movs	r3, #67	; 0x43
 8001fa6:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgFSDesc;
}
 8001fa8:	4800      	ldr	r0, [pc, #0]	; (8001fac <USBD_CDC_GetFSCfgDesc+0x8>)
 8001faa:	4770      	bx	lr
 8001fac:	20000054 	.word	0x20000054

08001fb0 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgHSDesc);
 8001fb0:	2343      	movs	r3, #67	; 0x43
 8001fb2:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgHSDesc;
}
 8001fb4:	4800      	ldr	r0, [pc, #0]	; (8001fb8 <USBD_CDC_GetHSCfgDesc+0x8>)
 8001fb6:	4770      	bx	lr
 8001fb8:	20000120 	.word	0x20000120

08001fbc <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 8001fbc:	2343      	movs	r3, #67	; 0x43
 8001fbe:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
}
 8001fc0:	4800      	ldr	r0, [pc, #0]	; (8001fc4 <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 8001fc2:	4770      	bx	lr
 8001fc4:	200000dc 	.word	0x200000dc

08001fc8 <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 8001fc8:	230a      	movs	r3, #10
 8001fca:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_DeviceQualifierDesc;
}
 8001fcc:	4800      	ldr	r0, [pc, #0]	; (8001fd0 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 8001fce:	4770      	bx	lr
 8001fd0:	200000d0 	.word	0x200000d0

08001fd4 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{      
 8001fd4:	b538      	push	{r3, r4, r5, lr}
 8001fd6:	4605      	mov	r5, r0
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8001fd8:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  
  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 8001fdc:	f7fe fa5a 	bl	8000494 <USBD_LL_GetRxDataSize>
  
  /* USB data will be immediately processed, this allow next USB traffic being 
  NAKed till the end of the application Xfer */
  if(pdev->pClassData != NULL)
 8001fe0:	f8d5 3218 	ldr.w	r3, [r5, #536]	; 0x218
static uint8_t  USBD_CDC_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{      
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 8001fe4:	f8c4 020c 	str.w	r0, [r4, #524]	; 0x20c
  
  /* USB data will be immediately processed, this allow next USB traffic being 
  NAKed till the end of the application Xfer */
  if(pdev->pClassData != NULL)
 8001fe8:	b14b      	cbz	r3, 8001ffe <USBD_CDC_DataOut+0x2a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8001fea:	f8d5 321c 	ldr.w	r3, [r5, #540]	; 0x21c
 8001fee:	f8d4 0204 	ldr.w	r0, [r4, #516]	; 0x204
 8001ff2:	68db      	ldr	r3, [r3, #12]
 8001ff4:	f504 7103 	add.w	r1, r4, #524	; 0x20c
 8001ff8:	4798      	blx	r3

    return USBD_OK;
 8001ffa:	2000      	movs	r0, #0
 8001ffc:	bd38      	pop	{r3, r4, r5, pc}
  }
  else
  {
    return USBD_FAIL;
 8001ffe:	2002      	movs	r0, #2
  }
}
 8002000:	bd38      	pop	{r3, r4, r5, pc}
	...

08002004 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev, 
                                USBD_SetupReqTypedef *req)
{
 8002004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  static uint8_t ifalt = 0;
    
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8002006:	780f      	ldrb	r7, [r1, #0]
 8002008:	f017 0360 	ands.w	r3, r7, #96	; 0x60
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev, 
                                USBD_SetupReqTypedef *req)
{
 800200c:	4606      	mov	r6, r0
 800200e:	460c      	mov	r4, r1
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  static uint8_t ifalt = 0;
    
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8002010:	d022      	beq.n	8002058 <USBD_CDC_Setup+0x54>
 8002012:	2b20      	cmp	r3, #32
 8002014:	d127      	bne.n	8002066 <USBD_CDC_Setup+0x62>
  {
  case USB_REQ_TYPE_CLASS :
    if (req->wLength)
 8002016:	88ca      	ldrh	r2, [r1, #6]
 8002018:	784b      	ldrb	r3, [r1, #1]
 800201a:	b1ba      	cbz	r2, 800204c <USBD_CDC_Setup+0x48>
    {
      if (req->bmRequest & 0x80)
 800201c:	0639      	lsls	r1, r7, #24
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev, 
                                USBD_SetupReqTypedef *req)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800201e:	f8d0 5218 	ldr.w	r5, [r0, #536]	; 0x218
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
  {
  case USB_REQ_TYPE_CLASS :
    if (req->wLength)
    {
      if (req->bmRequest & 0x80)
 8002022:	d509      	bpl.n	8002038 <USBD_CDC_Setup+0x34>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8002024:	f8d0 121c 	ldr.w	r1, [r0, #540]	; 0x21c
 8002028:	4618      	mov	r0, r3
 800202a:	688f      	ldr	r7, [r1, #8]
 800202c:	4629      	mov	r1, r5
 800202e:	47b8      	blx	r7
                                                          (uint8_t *)hcdc->data,
                                                          req->wLength);
          USBD_CtlSendData (pdev, 
 8002030:	88e2      	ldrh	r2, [r4, #6]
 8002032:	4629      	mov	r1, r5
 8002034:	4630      	mov	r0, r6
 8002036:	e014      	b.n	8002062 <USBD_CDC_Setup+0x5e>
                            (uint8_t *)hcdc->data,
                            req->wLength);
      }
      else
      {
        hcdc->CmdOpCode = req->bRequest;
 8002038:	f885 3200 	strb.w	r3, [r5, #512]	; 0x200
        hcdc->CmdLength = req->wLength;
 800203c:	88e3      	ldrh	r3, [r4, #6]
 800203e:	f885 3201 	strb.w	r3, [r5, #513]	; 0x201
        
        USBD_CtlPrepareRx (pdev, 
 8002042:	88e2      	ldrh	r2, [r4, #6]
 8002044:	4629      	mov	r1, r5
 8002046:	f7ff fc74 	bl	8001932 <USBD_CtlPrepareRx>
 800204a:	e00c      	b.n	8002066 <USBD_CDC_Setup+0x62>
      }
      
    }
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800204c:	f8d0 021c 	ldr.w	r0, [r0, #540]	; 0x21c
 8002050:	6884      	ldr	r4, [r0, #8]
 8002052:	4618      	mov	r0, r3
 8002054:	47a0      	blx	r4
 8002056:	e006      	b.n	8002066 <USBD_CDC_Setup+0x62>
                                                        0);
    }
    break;

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8002058:	784b      	ldrb	r3, [r1, #1]
 800205a:	2b0a      	cmp	r3, #10
 800205c:	d103      	bne.n	8002066 <USBD_CDC_Setup+0x62>
    {      
    case USB_REQ_GET_INTERFACE :
      USBD_CtlSendData (pdev,
 800205e:	4903      	ldr	r1, [pc, #12]	; (800206c <USBD_CDC_Setup+0x68>)
 8002060:	2201      	movs	r2, #1
 8002062:	f7ff fc51 	bl	8001908 <USBD_CtlSendData>
 
  default: 
    break;
  }
  return USBD_OK;
}
 8002066:	2000      	movs	r0, #0
 8002068:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800206a:	bf00      	nop
 800206c:	20000689 	.word	0x20000689

08002070 <USBD_CDC_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit (USBD_HandleTypeDef *pdev, 
                                 uint8_t cfgidx)
{
 8002070:	b510      	push	{r4, lr}
  uint8_t ret = 0;
  
  /* Open EP IN */
  USBD_LL_CloseEP(pdev,
 8002072:	2181      	movs	r1, #129	; 0x81
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit (USBD_HandleTypeDef *pdev, 
                                 uint8_t cfgidx)
{
 8002074:	4604      	mov	r4, r0
  uint8_t ret = 0;
  
  /* Open EP IN */
  USBD_LL_CloseEP(pdev,
 8002076:	f7fe f9d0 	bl	800041a <USBD_LL_CloseEP>
              CDC_IN_EP);
  
  /* Open EP OUT */
  USBD_LL_CloseEP(pdev,
 800207a:	2101      	movs	r1, #1
 800207c:	4620      	mov	r0, r4
 800207e:	f7fe f9cc 	bl	800041a <USBD_LL_CloseEP>
              CDC_OUT_EP);
  
  /* Open Command IN EP */
  USBD_LL_CloseEP(pdev,
 8002082:	2182      	movs	r1, #130	; 0x82
 8002084:	4620      	mov	r0, r4
 8002086:	f7fe f9c8 	bl	800041a <USBD_LL_CloseEP>
              CDC_CMD_EP);
  
  
  /* DeInit  physical Interface components */
  if(pdev->pClassData != NULL)
 800208a:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
 800208e:	b153      	cbz	r3, 80020a6 <USBD_CDC_DeInit+0x36>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8002090:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8002098:	f8d4 0218 	ldr.w	r0, [r4, #536]	; 0x218
 800209c:	f001 fe4e 	bl	8003d3c <free>
    pdev->pClassData = NULL;
 80020a0:	2300      	movs	r3, #0
 80020a2:	f8c4 3218 	str.w	r3, [r4, #536]	; 0x218
  }
  
  return ret;
}
 80020a6:	2000      	movs	r0, #0
 80020a8:	bd10      	pop	{r4, pc}

080020aa <USBD_CDC_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
 80020aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint8_t ret = 0;
  USBD_CDC_HandleTypeDef   *hcdc;
  
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 80020ac:	7c03      	ldrb	r3, [r0, #16]
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
 80020ae:	4604      	mov	r4, r0
  uint8_t ret = 0;
  USBD_CDC_HandleTypeDef   *hcdc;
  
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 80020b0:	b943      	cbnz	r3, 80020c4 <USBD_CDC_Init+0x1a>
  {  
    /* Open EP IN */
    USBD_LL_OpenEP(pdev,
 80020b2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80020b6:	2202      	movs	r2, #2
 80020b8:	2181      	movs	r1, #129	; 0x81
 80020ba:	f7fe f9a4 	bl	8000406 <USBD_LL_OpenEP>
                   CDC_IN_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_HS_IN_PACKET_SIZE);
    
    /* Open EP OUT */
    USBD_LL_OpenEP(pdev,
 80020be:	f44f 7300 	mov.w	r3, #512	; 0x200
 80020c2:	e005      	b.n	80020d0 <USBD_CDC_Init+0x26>
    
  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev,
 80020c4:	2340      	movs	r3, #64	; 0x40
 80020c6:	2202      	movs	r2, #2
 80020c8:	2181      	movs	r1, #129	; 0x81
 80020ca:	f7fe f99c 	bl	8000406 <USBD_LL_OpenEP>
                   CDC_IN_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_FS_IN_PACKET_SIZE);
    
    /* Open EP OUT */
    USBD_LL_OpenEP(pdev,
 80020ce:	2340      	movs	r3, #64	; 0x40
 80020d0:	2202      	movs	r2, #2
 80020d2:	2101      	movs	r1, #1
 80020d4:	4620      	mov	r0, r4
 80020d6:	f7fe f996 	bl	8000406 <USBD_LL_OpenEP>
                   CDC_OUT_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_FS_OUT_PACKET_SIZE);
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev,
 80020da:	2308      	movs	r3, #8
 80020dc:	2203      	movs	r2, #3
 80020de:	2182      	movs	r1, #130	; 0x82
 80020e0:	4620      	mov	r0, r4
 80020e2:	f7fe f990 	bl	8000406 <USBD_LL_OpenEP>
                 CDC_CMD_EP,
                 USBD_EP_TYPE_INTR,
                 CDC_CMD_PACKET_SIZE);
  
    
  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 80020e6:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80020ea:	f001 fe1f 	bl	8003d2c <malloc>
 80020ee:	4606      	mov	r6, r0
 80020f0:	f8c4 0218 	str.w	r0, [r4, #536]	; 0x218
  
  if(pdev->pClassData == NULL)
 80020f4:	b1e8      	cbz	r0, 8002132 <USBD_CDC_Init+0x88>
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
    
    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80020f6:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4798      	blx	r3
    
    /* Init Xfer states */
    hcdc->TxState =0;
    hcdc->RxState =0;
       
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 80020fe:	7c27      	ldrb	r7, [r4, #16]
    
    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
    
    /* Init Xfer states */
    hcdc->TxState =0;
 8002100:	2500      	movs	r5, #0
 8002102:	f8c6 5214 	str.w	r5, [r6, #532]	; 0x214
    hcdc->RxState =0;
 8002106:	f8c6 5218 	str.w	r5, [r6, #536]	; 0x218
       
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 800210a:	b94f      	cbnz	r7, 8002120 <USBD_CDC_Init+0x76>
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800210c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002110:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 8002114:	2101      	movs	r1, #1
 8002116:	4620      	mov	r0, r4
 8002118:	f7fe f9b5 	bl	8000486 <USBD_LL_PrepareReceive>
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
  uint8_t ret = 0;
 800211c:	4638      	mov	r0, r7
 800211e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8002120:	2340      	movs	r3, #64	; 0x40
 8002122:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 8002126:	2101      	movs	r1, #1
 8002128:	4620      	mov	r0, r4
 800212a:	f7fe f9ac 	bl	8000486 <USBD_LL_PrepareReceive>
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
  uint8_t ret = 0;
 800212e:	4628      	mov	r0, r5
 8002130:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    
  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
  
  if(pdev->pClassData == NULL)
  {
    ret = 1; 
 8002132:	2001      	movs	r0, #1
    }
    
    
  }
  return ret;
}
 8002134:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002136 <USBD_CDC_RegisterInterface>:
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev, 
                                      USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;
  
  if(fops != NULL)
 8002136:	b119      	cbz	r1, 8002140 <USBD_CDC_RegisterInterface+0xa>
  {
    pdev->pUserData= fops;
 8002138:	f8c0 121c 	str.w	r1, [r0, #540]	; 0x21c
    ret = USBD_OK;    
 800213c:	2000      	movs	r0, #0
 800213e:	4770      	bx	lr
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev, 
                                      USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;
 8002140:	2002      	movs	r0, #2
    pdev->pUserData= fops;
    ret = USBD_OK;    
  }
  
  return ret;
}
 8002142:	4770      	bx	lr

08002144 <USBD_CDC_SetTxBuffer>:
  */
uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8002144:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  hcdc->TxBuffer = pbuff;
  hcdc->TxLength = length;  
  
  return USBD_OK;  
}
 8002148:	2000      	movs	r0, #0
                                uint8_t  *pbuff,
                                uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  hcdc->TxBuffer = pbuff;
 800214a:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;  
 800214e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
  
  return USBD_OK;  
}
 8002152:	4770      	bx	lr

08002154 <USBD_CDC_SetRxBuffer>:
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  hcdc->RxBuffer = pbuff;
 8002154:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  return USBD_OK;
}
 8002158:	2000      	movs	r0, #0
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  hcdc->RxBuffer = pbuff;
 800215a:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
  
  return USBD_OK;
}
 800215e:	4770      	bx	lr

08002160 <USBD_CDC_TransmitPacket>:
  * @param  epnum: endpoint number
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{      
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8002160:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{      
 8002164:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  if(pdev->pClassData != NULL)
 8002166:	b172      	cbz	r2, 8002186 <USBD_CDC_TransmitPacket+0x26>
  {
    if(hcdc->TxState == 0)
 8002168:	f8d2 4214 	ldr.w	r4, [r2, #532]	; 0x214
 800216c:	2301      	movs	r3, #1
 800216e:	b964      	cbnz	r4, 800218a <USBD_CDC_TransmitPacket+0x2a>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1;
 8002170:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
      
      /* Transmit next packet */
      USBD_LL_Transmit(pdev,
 8002174:	2181      	movs	r1, #129	; 0x81
 8002176:	f8b2 3210 	ldrh.w	r3, [r2, #528]	; 0x210
 800217a:	f8d2 2208 	ldr.w	r2, [r2, #520]	; 0x208
 800217e:	f7fe f97b 	bl	8000478 <USBD_LL_Transmit>
                       CDC_IN_EP,
                       hcdc->TxBuffer,
                       hcdc->TxLength);
      
      return USBD_OK;
 8002182:	4620      	mov	r0, r4
 8002184:	bd10      	pop	{r4, pc}
      return USBD_BUSY;
    }
  }
  else
  {
    return USBD_FAIL;
 8002186:	2002      	movs	r0, #2
 8002188:	bd10      	pop	{r4, pc}
      
      return USBD_OK;
    }
    else
    {
      return USBD_BUSY;
 800218a:	4618      	mov	r0, r3
  }
  else
  {
    return USBD_FAIL;
  }
}
 800218c:	bd10      	pop	{r4, pc}

0800218e <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{      
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800218e:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{      
 8002192:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
 8002194:	b162      	cbz	r2, 80021b0 <USBD_CDC_ReceivePacket+0x22>
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8002196:	7c04      	ldrb	r4, [r0, #16]
 8002198:	b914      	cbnz	r4, 80021a0 <USBD_CDC_ReceivePacket+0x12>
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800219a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800219e:	e000      	b.n	80021a2 <USBD_CDC_ReceivePacket+0x14>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80021a0:	2340      	movs	r3, #64	; 0x40
 80021a2:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 80021a6:	2101      	movs	r1, #1
 80021a8:	f7fe f96d 	bl	8000486 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 80021ac:	2000      	movs	r0, #0
 80021ae:	bd10      	pop	{r4, pc}
  }
  else
  {
    return USBD_FAIL;
 80021b0:	2002      	movs	r0, #2
  }
}
 80021b2:	bd10      	pop	{r4, pc}

080021b4 <USB_CoreInit>:
  * @param  cfg : pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80021b4:	b084      	sub	sp, #16
 80021b6:	b538      	push	{r3, r4, r5, lr}
 80021b8:	ad05      	add	r5, sp, #20
 80021ba:	e885 000e 	stmia.w	r5, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80021be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80021c0:	2b01      	cmp	r3, #1
  * @param  cfg : pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80021c2:	4604      	mov	r4, r0
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80021c4:	d117      	bne.n	80021f6 <USB_CoreInit+0x42>
  {
    
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80021c6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80021c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021cc:	6383      	str	r3, [r0, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80021ce:	68c3      	ldr	r3, [r0, #12]
 80021d0:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80021d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80021d8:	60c3      	str	r3, [r0, #12]
   
    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80021da:	68c3      	ldr	r3, [r0, #12]
 80021dc:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80021e0:	60c3      	str	r3, [r0, #12]
    if(cfg.use_external_vbus == 1U)
 80021e2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80021e4:	2b01      	cmp	r3, #1
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80021e6:	bf02      	ittt	eq
 80021e8:	68c3      	ldreq	r3, [r0, #12]
 80021ea:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
 80021ee:	60c3      	streq	r3, [r0, #12]
    }
    /* Reset after a PHY select  */
    USB_CoreReset(USBx); 
 80021f0:	f000 fc5e 	bl	8002ab0 <USB_CoreReset>
 80021f4:	e008      	b.n	8002208 <USB_CoreInit+0x54>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80021f6:	68c3      	ldr	r3, [r0, #12]
 80021f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80021fc:	60c3      	str	r3, [r0, #12]
    
    /* Reset after a PHY select and set Host mode */
    USB_CoreReset(USBx);
 80021fe:	f000 fc57 	bl	8002ab0 <USB_CoreReset>
    
    /* Deactivate the power down*/
    USBx->GCCFG = USB_OTG_GCCFG_PWRDWN;
 8002202:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002206:	63a3      	str	r3, [r4, #56]	; 0x38
  }
 
  if(cfg.dma_enable == ENABLE)
 8002208:	9b08      	ldr	r3, [sp, #32]
 800220a:	2b01      	cmp	r3, #1
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800220c:	bf02      	ittt	eq
 800220e:	68a3      	ldreq	r3, [r4, #8]
 8002210:	f043 0320 	orreq.w	r3, r3, #32
 8002214:	60a3      	streq	r3, [r4, #8]
  }  

  return HAL_OK;
}
 8002216:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800221a:	2000      	movs	r0, #0
 800221c:	b004      	add	sp, #16
 800221e:	4770      	bx	lr

08002220 <USB_EnableGlobalInt>:
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8002220:	6883      	ldr	r3, [r0, #8]
 8002222:	f043 0301 	orr.w	r3, r3, #1
 8002226:	6083      	str	r3, [r0, #8]
  return HAL_OK;
}
 8002228:	2000      	movs	r0, #0
 800222a:	4770      	bx	lr

0800222c <USB_DisableGlobalInt>:
  * @param  USBx : Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800222c:	6883      	ldr	r3, [r0, #8]
 800222e:	f023 0301 	bic.w	r3, r3, #1
 8002232:	6083      	str	r3, [r0, #8]
  return HAL_OK;
}
 8002234:	2000      	movs	r0, #0
 8002236:	4770      	bx	lr

08002238 <USB_SetCurrentMode>:
  *            @arg USB_OTG_HOST_MODE: Host mode
  *            @arg USB_OTG_DRD_MODE: Dual Role Device mode  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx , USB_OTG_ModeTypeDef mode)
{
 8002238:	b508      	push	{r3, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD); 
 800223a:	68c3      	ldr	r3, [r0, #12]
  
  if ( mode == USB_OTG_HOST_MODE)
 800223c:	2901      	cmp	r1, #1
  *            @arg USB_OTG_DRD_MODE: Dual Role Device mode  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx , USB_OTG_ModeTypeDef mode)
{
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD); 
 800223e:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8002242:	60c3      	str	r3, [r0, #12]
  
  if ( mode == USB_OTG_HOST_MODE)
 8002244:	d104      	bne.n	8002250 <USB_SetCurrentMode+0x18>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD; 
 8002246:	68c3      	ldr	r3, [r0, #12]
 8002248:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800224c:	60c3      	str	r3, [r0, #12]
 800224e:	e004      	b.n	800225a <USB_SetCurrentMode+0x22>
  }
  else if ( mode == USB_OTG_DEVICE_MODE)
 8002250:	b919      	cbnz	r1, 800225a <USB_SetCurrentMode+0x22>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD; 
 8002252:	68c3      	ldr	r3, [r0, #12]
 8002254:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002258:	60c3      	str	r3, [r0, #12]
  }
  HAL_Delay(50U);
 800225a:	2032      	movs	r0, #50	; 0x32
 800225c:	f001 fce2 	bl	8003c24 <HAL_Delay>
  
  return HAL_OK;
}
 8002260:	2000      	movs	r0, #0
 8002262:	bd08      	pop	{r3, pc}

08002264 <USB_DevInit>:
  * @param  cfg  : pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit (USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8002264:	b084      	sub	sp, #16
 8002266:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800226a:	4604      	mov	r4, r0
 800226c:	a807      	add	r0, sp, #28
 800226e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    /* B-peripheral session valid override enable*/ 
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
  }
#else
  USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8002272:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002274:	9e11      	ldr	r6, [sp, #68]	; 0x44
 8002276:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8002278:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800227c:	4688      	mov	r8, r1
 800227e:	63a3      	str	r3, [r4, #56]	; 0x38
  
  if (cfg.vbus_sensing_enable == 0U)
 8002280:	b91e      	cbnz	r6, 800228a <USB_DevInit+0x26>
  {
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8002282:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002284:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002288:	63a3      	str	r3, [r4, #56]	; 0x38
  }
#endif /* STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Rx || STM32F412Vx || STM32F412Cx */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800228a:	2300      	movs	r3, #0
 800228c:	f8c4 3e00 	str.w	r3, [r4, #3584]	; 0xe00

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8002290:	f8d4 3800 	ldr.w	r3, [r4, #2048]	; 0x800
 8002294:	f8c4 3800 	str.w	r3, [r4, #2048]	; 0x800
  
  if(cfg.phy_itface  == USB_OTG_ULPI_PHY)
 8002298:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800229a:	2b01      	cmp	r3, #1

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800229c:	f504 6500 	add.w	r5, r4, #2048	; 0x800
  
  if(cfg.phy_itface  == USB_OTG_ULPI_PHY)
 80022a0:	d106      	bne.n	80022b0 <USB_DevInit+0x4c>
  {
    if(cfg.speed == USB_OTG_SPEED_HIGH)
 80022a2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80022a4:	b129      	cbz	r1, 80022b2 <USB_DevInit+0x4e>
      USB_SetDevSpeed (USBx , USB_OTG_SPEED_HIGH);
    }
    else 
    {
      /* set High speed phy in Full speed mode */
      USB_SetDevSpeed (USBx , USB_OTG_SPEED_HIGH_IN_FULL);
 80022a6:	4619      	mov	r1, r3
 80022a8:	4620      	mov	r0, r4
 80022aa:	f000 f897 	bl	80023dc <USB_SetDevSpeed>
 80022ae:	e003      	b.n	80022b8 <USB_DevInit+0x54>
    }
  }
  else
  {
    /* Set Full speed phy */
    USB_SetDevSpeed (USBx , USB_OTG_SPEED_FULL);
 80022b0:	2103      	movs	r1, #3
 80022b2:	4620      	mov	r0, r4
 80022b4:	f000 f892 	bl	80023dc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  USB_FlushTxFifo(USBx , 0x10U); /* all Tx FIFOs */
 80022b8:	2110      	movs	r1, #16
 80022ba:	4620      	mov	r0, r4
 80022bc:	f000 f86c 	bl	8002398 <USB_FlushTxFifo>
  USB_FlushRxFifo(USBx);
 80022c0:	4620      	mov	r0, r4
 80022c2:	f000 f87b 	bl	80023bc <USB_FlushRxFifo>
  
  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80022c6:	2300      	movs	r3, #0
  USBx_DEVICE->DOEPMSK = 0U;
  USBx_DEVICE->DAINT = 0xFFFFFFFFU;
 80022c8:	f04f 32ff 	mov.w	r2, #4294967295
  /* Flush the FIFOs */
  USB_FlushTxFifo(USBx , 0x10U); /* all Tx FIFOs */
  USB_FlushRxFifo(USBx);
  
  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80022cc:	612b      	str	r3, [r5, #16]
 80022ce:	4619      	mov	r1, r3
  USBx_DEVICE->DOEPMSK = 0U;
 80022d0:	616b      	str	r3, [r5, #20]
  
  for (i = 0U; i < cfg.dev_endpoints; i++)
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
    {
      USBx_INEP(i)->DIEPCTL = (USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK);
 80022d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  USB_FlushRxFifo(USBx);
  
  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
  USBx_DEVICE->DOEPMSK = 0U;
  USBx_DEVICE->DAINT = 0xFFFFFFFFU;
 80022d6:	61aa      	str	r2, [r5, #24]
    {
      USBx_INEP(i)->DIEPCTL = 0U;
    }
    
    USBx_INEP(i)->DIEPTSIZ = 0U;
    USBx_INEP(i)->DIEPINT  = 0xFFU;
 80022d8:	f04f 0eff 	mov.w	lr, #255	; 0xff
  
  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
  USBx_DEVICE->DOEPMSK = 0U;
  USBx_DEVICE->DAINT = 0xFFFFFFFFU;
  USBx_DEVICE->DAINTMSK = 0U;
 80022dc:	61eb      	str	r3, [r5, #28]
 80022de:	f504 6210 	add.w	r2, r4, #2304	; 0x900
  
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80022e2:	4543      	cmp	r3, r8
 80022e4:	d00c      	beq.n	8002300 <USB_DevInit+0x9c>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80022e6:	f8d2 c000 	ldr.w	ip, [r2]
 80022ea:	f1bc 0f00 	cmp.w	ip, #0
    {
      USBx_INEP(i)->DIEPCTL = (USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK);
 80022ee:	bfb4      	ite	lt
 80022f0:	6010      	strlt	r0, [r2, #0]
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80022f2:	6011      	strge	r1, [r2, #0]
  USBx_DEVICE->DIEPMSK = 0U;
  USBx_DEVICE->DOEPMSK = 0U;
  USBx_DEVICE->DAINT = 0xFFFFFFFFU;
  USBx_DEVICE->DAINTMSK = 0U;
  
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80022f4:	3301      	adds	r3, #1
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
    }
    
    USBx_INEP(i)->DIEPTSIZ = 0U;
 80022f6:	6111      	str	r1, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFFU;
 80022f8:	f8c2 e008 	str.w	lr, [r2, #8]
 80022fc:	3220      	adds	r2, #32
 80022fe:	e7f0      	b.n	80022e2 <USB_DevInit+0x7e>
  USBx_DEVICE->DIEPMSK = 0U;
  USBx_DEVICE->DOEPMSK = 0U;
  USBx_DEVICE->DAINT = 0xFFFFFFFFU;
  USBx_DEVICE->DAINTMSK = 0U;
  
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8002300:	2200      	movs	r2, #0
 8002302:	f504 6330 	add.w	r3, r4, #2816	; 0xb00
 8002306:	4611      	mov	r1, r2
  
  for (i = 0U; i < cfg.dev_endpoints; i++)
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
    {
      USBx_OUTEP(i)->DOEPCTL = (USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK);
 8002308:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
    }
    
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
    USBx_OUTEP(i)->DOEPINT  = 0xFFU;
 800230c:	f04f 0eff 	mov.w	lr, #255	; 0xff
    
    USBx_INEP(i)->DIEPTSIZ = 0U;
    USBx_INEP(i)->DIEPINT  = 0xFFU;
  }
  
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8002310:	4542      	cmp	r2, r8
 8002312:	d00c      	beq.n	800232e <USB_DevInit+0xca>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8002314:	f8d3 c000 	ldr.w	ip, [r3]
 8002318:	f1bc 0f00 	cmp.w	ip, #0
    {
      USBx_OUTEP(i)->DOEPCTL = (USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK);
 800231c:	bfb4      	ite	lt
 800231e:	6018      	strlt	r0, [r3, #0]
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8002320:	6019      	strge	r1, [r3, #0]
    
    USBx_INEP(i)->DIEPTSIZ = 0U;
    USBx_INEP(i)->DIEPINT  = 0xFFU;
  }
  
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8002322:	3201      	adds	r2, #1
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
    }
    
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8002324:	6119      	str	r1, [r3, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFFU;
 8002326:	f8c3 e008 	str.w	lr, [r3, #8]
 800232a:	3320      	adds	r3, #32
 800232c:	e7f0      	b.n	8002310 <USB_DevInit+0xac>
  }
  
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800232e:	692b      	ldr	r3, [r5, #16]
  
  if (cfg.dma_enable == 1U)
 8002330:	2f01      	cmp	r7, #1
    
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
    USBx_OUTEP(i)->DOEPINT  = 0xFFU;
  }
  
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8002332:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002336:	612b      	str	r3, [r5, #16]
  
  if (cfg.dma_enable == 1U)
 8002338:	d108      	bne.n	800234c <USB_DevInit+0xe8>
  {
    /*Set threshold parameters */
    USBx_DEVICE->DTHRCTL = (USB_OTG_DTHRCTL_TXTHRLEN_6 | USB_OTG_DTHRCTL_RXTHRLEN_6);
 800233a:	4b15      	ldr	r3, [pc, #84]	; (8002390 <USB_DevInit+0x12c>)
 800233c:	632b      	str	r3, [r5, #48]	; 0x30
    USBx_DEVICE->DTHRCTL |= (USB_OTG_DTHRCTL_RXTHREN | USB_OTG_DTHRCTL_ISOTHREN | USB_OTG_DTHRCTL_NONISOTHREN);
 800233e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002340:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002344:	f043 0303 	orr.w	r3, r3, #3
 8002348:	632b      	str	r3, [r5, #48]	; 0x30
    
    i= USBx_DEVICE->DTHRCTL;
 800234a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  }
  
  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800234c:	2300      	movs	r3, #0
 800234e:	61a3      	str	r3, [r4, #24]
  
  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8002350:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
 8002354:	6163      	str	r3, [r4, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == DISABLE)
 8002356:	b91f      	cbnz	r7, 8002360 <USB_DevInit+0xfc>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM; 
 8002358:	69a3      	ldr	r3, [r4, #24]
 800235a:	f043 0310 	orr.w	r3, r3, #16
 800235e:	61a3      	str	r3, [r4, #24]
  }
  
  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |\
 8002360:	69a2      	ldr	r2, [r4, #24]
 8002362:	4b0c      	ldr	r3, [pc, #48]	; (8002394 <USB_DevInit+0x130>)
 8002364:	4313      	orrs	r3, r2
 8002366:	61a3      	str	r3, [r4, #24]
                    USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |\
                    USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM|\
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM);
  
  if(cfg.Sof_enable)
 8002368:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800236a:	b11b      	cbz	r3, 8002374 <USB_DevInit+0x110>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800236c:	69a3      	ldr	r3, [r4, #24]
 800236e:	f043 0308 	orr.w	r3, r3, #8
 8002372:	61a3      	str	r3, [r4, #24]
  }

  if (cfg.vbus_sensing_enable == ENABLE)
 8002374:	2e01      	cmp	r6, #1
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT); 
 8002376:	bf01      	itttt	eq
 8002378:	69a3      	ldreq	r3, [r4, #24]
 800237a:	f043 4380 	orreq.w	r3, r3, #1073741824	; 0x40000000
 800237e:	f043 0304 	orreq.w	r3, r3, #4
 8002382:	61a3      	streq	r3, [r4, #24]
  }
  
  return HAL_OK;
}
 8002384:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002388:	2000      	movs	r0, #0
 800238a:	b004      	add	sp, #16
 800238c:	4770      	bx	lr
 800238e:	bf00      	nop
 8002390:	00800100 	.word	0x00800100
 8002394:	803c3800 	.word	0x803c3800

08002398 <USB_FlushTxFifo>:
  */
HAL_StatusTypeDef USB_FlushTxFifo (USB_OTG_GlobalTypeDef *USBx, uint32_t num )
{
  uint32_t count = 0U;
 
  USBx->GRSTCTL = ( USB_OTG_GRSTCTL_TXFFLSH |(uint32_t)( num << 6)); 
 8002398:	0189      	lsls	r1, r1, #6
 800239a:	f041 0120 	orr.w	r1, r1, #32
 800239e:	4a06      	ldr	r2, [pc, #24]	; (80023b8 <USB_FlushTxFifo+0x20>)
 80023a0:	6101      	str	r1, [r0, #16]
 
  do
  {
    if (++count > 200000U)
 80023a2:	3a01      	subs	r2, #1
 80023a4:	d005      	beq.n	80023b2 <USB_FlushTxFifo+0x1a>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80023a6:	6903      	ldr	r3, [r0, #16]
 80023a8:	f013 0320 	ands.w	r3, r3, #32
 80023ac:	d1f9      	bne.n	80023a2 <USB_FlushTxFifo+0xa>
  
  return HAL_OK;
 80023ae:	4618      	mov	r0, r3
 80023b0:	4770      	bx	lr
 
  do
  {
    if (++count > 200000U)
    {
      return HAL_TIMEOUT;
 80023b2:	2003      	movs	r0, #3
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
  
  return HAL_OK;
}
 80023b4:	4770      	bx	lr
 80023b6:	bf00      	nop
 80023b8:	00030d41 	.word	0x00030d41

080023bc <USB_FlushRxFifo>:
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t count = 0U;
  
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80023bc:	2310      	movs	r3, #16
 80023be:	4a06      	ldr	r2, [pc, #24]	; (80023d8 <USB_FlushRxFifo+0x1c>)
 80023c0:	6103      	str	r3, [r0, #16]
  
  do
  {
    if (++count > 200000U)
 80023c2:	3a01      	subs	r2, #1
 80023c4:	d005      	beq.n	80023d2 <USB_FlushRxFifo+0x16>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80023c6:	6903      	ldr	r3, [r0, #16]
 80023c8:	f013 0310 	ands.w	r3, r3, #16
 80023cc:	d1f9      	bne.n	80023c2 <USB_FlushRxFifo+0x6>
  
  return HAL_OK;
 80023ce:	4618      	mov	r0, r3
 80023d0:	4770      	bx	lr
  
  do
  {
    if (++count > 200000U)
    {
      return HAL_TIMEOUT;
 80023d2:	2003      	movs	r0, #3
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
  
  return HAL_OK;
}
 80023d4:	4770      	bx	lr
 80023d6:	bf00      	nop
 80023d8:	00030d41 	.word	0x00030d41

080023dc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_LOW: Low speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx , uint8_t speed)
{
  USBx_DEVICE->DCFG |= speed;
 80023dc:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 80023e0:	4319      	orrs	r1, r3
 80023e2:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
  return HAL_OK;
}
 80023e6:	2000      	movs	r0, #0
 80023e8:	4770      	bx	lr

080023ea <USB_GetDevSpeed>:
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
  uint8_t speed = 0U;
  
  if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80023ea:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 80023ee:	f500 6200 	add.w	r2, r0, #2048	; 0x800
 80023f2:	f013 0006 	ands.w	r0, r3, #6
 80023f6:	d012      	beq.n	800241e <USB_GetDevSpeed+0x34>
  {
    speed = USB_OTG_SPEED_HIGH;
  }
  else if (((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ)||
 80023f8:	6893      	ldr	r3, [r2, #8]
 80023fa:	f003 0306 	and.w	r3, r3, #6
 80023fe:	2b02      	cmp	r3, #2
 8002400:	d00c      	beq.n	800241c <USB_GetDevSpeed+0x32>
           ((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_48MHZ))
 8002402:	6893      	ldr	r3, [r2, #8]
  
  if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
  {
    speed = USB_OTG_SPEED_HIGH;
  }
  else if (((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ)||
 8002404:	f003 0306 	and.w	r3, r3, #6
 8002408:	2b06      	cmp	r3, #6
 800240a:	d007      	beq.n	800241c <USB_GetDevSpeed+0x32>
           ((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USB_OTG_SPEED_FULL;
  }
  else if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 800240c:	6893      	ldr	r3, [r2, #8]
 800240e:	f003 0306 	and.w	r3, r3, #6
 8002412:	2b04      	cmp	r3, #4
  {
    speed = USB_OTG_SPEED_LOW;
 8002414:	bf14      	ite	ne
 8002416:	2000      	movne	r0, #0
 8002418:	2002      	moveq	r0, #2
 800241a:	4770      	bx	lr
    speed = USB_OTG_SPEED_HIGH;
  }
  else if (((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ)||
           ((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USB_OTG_SPEED_FULL;
 800241c:	2003      	movs	r0, #3
  {
    speed = USB_OTG_SPEED_LOW;
  }
  
  return speed;
}
 800241e:	4770      	bx	lr

08002420 <USB_ActivateEndpoint>:
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
  if (ep->is_in == 1U)
 8002420:	784b      	ldrb	r3, [r1, #1]
 8002422:	f500 6200 	add.w	r2, r0, #2048	; 0x800
 8002426:	2b01      	cmp	r3, #1
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8002428:	b570      	push	{r4, r5, r6, lr}
 800242a:	780e      	ldrb	r6, [r1, #0]
  if (ep->is_in == 1U)
  {
   USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & ((1U << (ep->num)));
 800242c:	69d4      	ldr	r4, [r2, #28]
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
  if (ep->is_in == 1U)
 800242e:	d11b      	bne.n	8002468 <USB_ActivateEndpoint+0x48>
  {
   USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & ((1U << (ep->num)));
 8002430:	40b3      	lsls	r3, r6
 8002432:	b29b      	uxth	r3, r3
 8002434:	4323      	orrs	r3, r4
 8002436:	61d3      	str	r3, [r2, #28]
   
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8002438:	780e      	ldrb	r6, [r1, #0]
 800243a:	f44f 6510 	mov.w	r5, #2304	; 0x900
 800243e:	eb05 1546 	add.w	r5, r5, r6, lsl #5
 8002442:	582b      	ldr	r3, [r5, r0]
 8002444:	041a      	lsls	r2, r3, #16
 8002446:	d42a      	bmi.n	800249e <USB_ActivateEndpoint+0x7e>
    {
      USBx_INEP(ep->num)->DIEPCTL |= ((ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ ) | (ep->type << 18U) |\
 8002448:	582c      	ldr	r4, [r5, r0]
 800244a:	688a      	ldr	r2, [r1, #8]
 800244c:	f044 5380 	orr.w	r3, r4, #268435456	; 0x10000000
 8002450:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002454:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8002458:	431a      	orrs	r2, r3
 800245a:	78cb      	ldrb	r3, [r1, #3]
 800245c:	ea42 4383 	orr.w	r3, r2, r3, lsl #18
 8002460:	ea43 5386 	orr.w	r3, r3, r6, lsl #22
 8002464:	502b      	str	r3, [r5, r0]
 8002466:	e01a      	b.n	800249e <USB_ActivateEndpoint+0x7e>
        ((ep->num) << 22U) | (USB_OTG_DIEPCTL_SD0PID_SEVNFRM) | (USB_OTG_DIEPCTL_USBAEP)); 
    } 
  }
  else
  {
     USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U);
 8002468:	f44f 3580 	mov.w	r5, #65536	; 0x10000
 800246c:	fa05 f306 	lsl.w	r3, r5, r6
 8002470:	4323      	orrs	r3, r4
 8002472:	61d3      	str	r3, [r2, #28]
     
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8002474:	780c      	ldrb	r4, [r1, #0]
 8002476:	f44f 6330 	mov.w	r3, #2816	; 0xb00
 800247a:	eb03 1444 	add.w	r4, r3, r4, lsl #5
 800247e:	5823      	ldr	r3, [r4, r0]
 8002480:	041b      	lsls	r3, r3, #16
 8002482:	d40c      	bmi.n	800249e <USB_ActivateEndpoint+0x7e>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= ((ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ ) | (ep->type << 18U) |\
 8002484:	5822      	ldr	r2, [r4, r0]
 8002486:	688b      	ldr	r3, [r1, #8]
 8002488:	f3c3 050a 	ubfx	r5, r3, #0, #11
 800248c:	f042 5380 	orr.w	r3, r2, #268435456	; 0x10000000
 8002490:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002494:	78ca      	ldrb	r2, [r1, #3]
 8002496:	432b      	orrs	r3, r5
 8002498:	ea43 4382 	orr.w	r3, r3, r2, lsl #18
 800249c:	5023      	str	r3, [r4, r0]
       (USB_OTG_DIEPCTL_SD0PID_SEVNFRM)| (USB_OTG_DOEPCTL_USBAEP));
    } 
  }
  return HAL_OK;
}
 800249e:	2000      	movs	r0, #0
 80024a0:	bd70      	pop	{r4, r5, r6, pc}

080024a2 <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80024a2:	b530      	push	{r4, r5, lr}
  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80024a4:	784c      	ldrb	r4, [r1, #1]
 80024a6:	780a      	ldrb	r2, [r1, #0]
  {
   USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & ((1U << (ep->num))));
 80024a8:	f8d0 583c 	ldr.w	r5, [r0, #2108]	; 0x83c
 80024ac:	f500 6300 	add.w	r3, r0, #2048	; 0x800
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80024b0:	2c01      	cmp	r4, #1
 80024b2:	d116      	bne.n	80024e2 <USB_DeactivateEndpoint+0x40>
  {
   USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & ((1U << (ep->num))));
 80024b4:	fa04 f202 	lsl.w	r2, r4, r2
 80024b8:	b292      	uxth	r2, r2
 80024ba:	ea25 0202 	bic.w	r2, r5, r2
 80024be:	63da      	str	r2, [r3, #60]	; 0x3c
   USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & ((1U << (ep->num))));   
 80024c0:	780d      	ldrb	r5, [r1, #0]
 80024c2:	69da      	ldr	r2, [r3, #28]
 80024c4:	40ac      	lsls	r4, r5
 80024c6:	b2a4      	uxth	r4, r4
 80024c8:	ea22 0404 	bic.w	r4, r2, r4
 80024cc:	61dc      	str	r4, [r3, #28]
   USBx_INEP(ep->num)->DIEPCTL &= ~ USB_OTG_DIEPCTL_USBAEP;   
 80024ce:	780a      	ldrb	r2, [r1, #0]
 80024d0:	f44f 6310 	mov.w	r3, #2304	; 0x900
 80024d4:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 80024d8:	581a      	ldr	r2, [r3, r0]
 80024da:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80024de:	501a      	str	r2, [r3, r0]
 80024e0:	e014      	b.n	800250c <USB_DeactivateEndpoint+0x6a>
  }
  else
  {
     USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U));
 80024e2:	2401      	movs	r4, #1
 80024e4:	fa04 f202 	lsl.w	r2, r4, r2
 80024e8:	ea25 4202 	bic.w	r2, r5, r2, lsl #16
 80024ec:	63da      	str	r2, [r3, #60]	; 0x3c
     USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U));     
 80024ee:	780d      	ldrb	r5, [r1, #0]
 80024f0:	69da      	ldr	r2, [r3, #28]
 80024f2:	40ac      	lsls	r4, r5
 80024f4:	ea22 4404 	bic.w	r4, r2, r4, lsl #16
 80024f8:	61dc      	str	r4, [r3, #28]
     USBx_OUTEP(ep->num)->DOEPCTL &= ~USB_OTG_DOEPCTL_USBAEP;      
 80024fa:	780a      	ldrb	r2, [r1, #0]
 80024fc:	f44f 6330 	mov.w	r3, #2816	; 0xb00
 8002500:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8002504:	581a      	ldr	r2, [r3, r0]
 8002506:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800250a:	501a      	str	r2, [r3, r0]
  }
  return HAL_OK;
}
 800250c:	2000      	movs	r0, #0
 800250e:	bd30      	pop	{r4, r5, pc}

08002510 <USB_EPStartXfer>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8002510:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint16_t pktcnt = 0U;
  
  /* IN endpoint */
  if (ep->is_in == 1U)
 8002514:	784b      	ldrb	r3, [r1, #1]
 8002516:	780c      	ldrb	r4, [r1, #0]
 8002518:	2b01      	cmp	r3, #1
 800251a:	f04f 0520 	mov.w	r5, #32
 800251e:	694b      	ldr	r3, [r1, #20]
 8002520:	f040 809b 	bne.w	800265a <USB_EPStartXfer+0x14a>
 8002524:	f44f 6610 	mov.w	r6, #2304	; 0x900
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
    {
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8002528:	fb15 6404 	smlabb	r4, r5, r4, r6
 800252c:	4404      	add	r4, r0
 800252e:	6927      	ldr	r7, [r4, #16]
  
  /* IN endpoint */
  if (ep->is_in == 1U)
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8002530:	b9ab      	cbnz	r3, 800255e <USB_EPStartXfer+0x4e>
    {
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8002532:	f027 57ff 	bic.w	r7, r7, #534773760	; 0x1fe00000
 8002536:	f427 17c0 	bic.w	r7, r7, #1572864	; 0x180000
 800253a:	6127      	str	r7, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
 800253c:	780c      	ldrb	r4, [r1, #0]
 800253e:	fb15 6404 	smlabb	r4, r5, r4, r6
 8002542:	4404      	add	r4, r0
 8002544:	6927      	ldr	r7, [r4, #16]
 8002546:	f447 2700 	orr.w	r7, r7, #524288	; 0x80000
 800254a:	6127      	str	r7, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ); 
 800254c:	780c      	ldrb	r4, [r1, #0]
 800254e:	fb15 6504 	smlabb	r5, r5, r4, r6
 8002552:	4405      	add	r5, r0
 8002554:	692c      	ldr	r4, [r5, #16]
 8002556:	0ce4      	lsrs	r4, r4, #19
 8002558:	04e4      	lsls	r4, r4, #19
 800255a:	612c      	str	r4, [r5, #16]
 800255c:	e03f      	b.n	80025de <USB_EPStartXfer+0xce>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800255e:	0cff      	lsrs	r7, r7, #19
 8002560:	04ff      	lsls	r7, r7, #19
 8002562:	6127      	str	r7, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8002564:	780c      	ldrb	r4, [r1, #0]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket -1U)/ ep->maxpacket) << 19U)) ;
 8002566:	f8d1 c008 	ldr.w	ip, [r1, #8]
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 800256a:	fb15 6404 	smlabb	r4, r5, r4, r6
 800256e:	4404      	add	r4, r0
 8002570:	6927      	ldr	r7, [r4, #16]
 8002572:	f027 57ff 	bic.w	r7, r7, #534773760	; 0x1fe00000
 8002576:	f427 17c0 	bic.w	r7, r7, #1572864	; 0x180000
 800257a:	6127      	str	r7, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket -1U)/ ep->maxpacket) << 19U)) ;
 800257c:	780f      	ldrb	r7, [r1, #0]
 800257e:	fb15 6707 	smlabb	r7, r5, r7, r6
 8002582:	4407      	add	r7, r0
 8002584:	eb03 040c 	add.w	r4, r3, ip
 8002588:	3c01      	subs	r4, #1
 800258a:	fbb4 f4fc 	udiv	r4, r4, ip
 800258e:	f8df c1b4 	ldr.w	ip, [pc, #436]	; 8002744 <USB_EPStartXfer+0x234>
 8002592:	f8d7 e010 	ldr.w	lr, [r7, #16]
 8002596:	04e4      	lsls	r4, r4, #19
 8002598:	ea04 0c0c 	and.w	ip, r4, ip
 800259c:	ea4c 040e 	orr.w	r4, ip, lr
 80025a0:	613c      	str	r4, [r7, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
 80025a2:	780c      	ldrb	r4, [r1, #0]
 80025a4:	fb15 6404 	smlabb	r4, r5, r4, r6
 80025a8:	4404      	add	r4, r0
 80025aa:	f3c3 0e12 	ubfx	lr, r3, #0, #19
 80025ae:	6927      	ldr	r7, [r4, #16]
 80025b0:	ea4e 0707 	orr.w	r7, lr, r7
 80025b4:	6127      	str	r7, [r4, #16]
      
      if (ep->type == EP_TYPE_ISOC)
 80025b6:	78cc      	ldrb	r4, [r1, #3]
 80025b8:	2c01      	cmp	r4, #1
 80025ba:	f040 80ba 	bne.w	8002732 <USB_EPStartXfer+0x222>
      {
        USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT); 
 80025be:	780c      	ldrb	r4, [r1, #0]
 80025c0:	fb15 6404 	smlabb	r4, r5, r4, r6
 80025c4:	4404      	add	r4, r0
 80025c6:	6927      	ldr	r7, [r4, #16]
 80025c8:	f027 47c0 	bic.w	r7, r7, #1610612736	; 0x60000000
 80025cc:	6127      	str	r7, [r4, #16]
        USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29U)); 
 80025ce:	780c      	ldrb	r4, [r1, #0]
 80025d0:	fb15 6504 	smlabb	r5, r5, r4, r6
 80025d4:	4405      	add	r5, r0
 80025d6:	692c      	ldr	r4, [r5, #16]
 80025d8:	f044 5400 	orr.w	r4, r4, #536870912	; 0x20000000
 80025dc:	612c      	str	r4, [r5, #16]
      }       
    }

    if (dma == 1U)
 80025de:	2a01      	cmp	r2, #1
 80025e0:	d106      	bne.n	80025f0 <USB_EPStartXfer+0xe0>
    {
      USBx_INEP(ep->num)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80025e2:	780c      	ldrb	r4, [r1, #0]
 80025e4:	690d      	ldr	r5, [r1, #16]
 80025e6:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 80025ea:	f8c4 5914 	str.w	r5, [r4, #2324]	; 0x914
 80025ee:	e00b      	b.n	8002608 <USB_EPStartXfer+0xf8>
    }
    else
    {
      if (ep->type != EP_TYPE_ISOC)
 80025f0:	78cc      	ldrb	r4, [r1, #3]
 80025f2:	2c01      	cmp	r4, #1
 80025f4:	d00b      	beq.n	800260e <USB_EPStartXfer+0xfe>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80025f6:	b13b      	cbz	r3, 8002608 <USB_EPStartXfer+0xf8>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1U << ep->num;
 80025f8:	780f      	ldrb	r7, [r1, #0]
 80025fa:	f8d0 5834 	ldr.w	r5, [r0, #2100]	; 0x834
 80025fe:	2401      	movs	r4, #1
 8002600:	40bc      	lsls	r4, r7
 8002602:	432c      	orrs	r4, r5
 8002604:	f8c0 4834 	str.w	r4, [r0, #2100]	; 0x834
        }
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8002608:	78cc      	ldrb	r4, [r1, #3]
 800260a:	2c01      	cmp	r4, #1
 800260c:	d111      	bne.n	8002632 <USB_EPStartXfer+0x122>
    {
      if ((USBx_DEVICE->DSTS & ( 1U << 8U )) == 0U)
 800260e:	f8d0 4808 	ldr.w	r4, [r0, #2056]	; 0x808
 8002612:	f414 7f80 	tst.w	r4, #256	; 0x100
 8002616:	780c      	ldrb	r4, [r1, #0]
 8002618:	f04f 0520 	mov.w	r5, #32
 800261c:	f44f 6610 	mov.w	r6, #2304	; 0x900
      {
        USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8002620:	fb15 6404 	smlabb	r4, r5, r4, r6
 8002624:	5825      	ldr	r5, [r4, r0]
 8002626:	bf0c      	ite	eq
 8002628:	f045 5500 	orreq.w	r5, r5, #536870912	; 0x20000000
      }
      else
      {
        USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800262c:	f045 5580 	orrne.w	r5, r5, #268435456	; 0x10000000
 8002630:	5025      	str	r5, [r4, r0]
      }
    } 
    
    /* EP enable, IN data in FIFO */
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8002632:	780d      	ldrb	r5, [r1, #0]
 8002634:	f44f 6410 	mov.w	r4, #2304	; 0x900
 8002638:	eb04 1445 	add.w	r4, r4, r5, lsl #5
 800263c:	5905      	ldr	r5, [r0, r4]
 800263e:	f045 4504 	orr.w	r5, r5, #2214592512	; 0x84000000
 8002642:	5105      	str	r5, [r0, r4]
    
    if (ep->type == EP_TYPE_ISOC)
 8002644:	78cc      	ldrb	r4, [r1, #3]
 8002646:	2c01      	cmp	r4, #1
 8002648:	d177      	bne.n	800273a <USB_EPStartXfer+0x22a>
    {
      USB_WritePacket(USBx, ep->xfer_buff, ep->num, ep->xfer_len, dma);   
 800264a:	780c      	ldrb	r4, [r1, #0]
 800264c:	9200      	str	r2, [sp, #0]
 800264e:	b29b      	uxth	r3, r3
 8002650:	4622      	mov	r2, r4
 8002652:	68c9      	ldr	r1, [r1, #12]
 8002654:	f000 f922 	bl	800289c <USB_WritePacket>
 8002658:	e06f      	b.n	800273a <USB_EPStartXfer+0x22a>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */  
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ); 
 800265a:	f44f 6630 	mov.w	r6, #2816	; 0xb00
 800265e:	fb15 6404 	smlabb	r4, r5, r4, r6
 8002662:	4404      	add	r4, r0
 8002664:	6927      	ldr	r7, [r4, #16]
 8002666:	0cff      	lsrs	r7, r7, #19
 8002668:	04ff      	lsls	r7, r7, #19
 800266a:	6127      	str	r7, [r4, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT); 
 800266c:	780c      	ldrb	r4, [r1, #0]
 800266e:	fb15 6404 	smlabb	r4, r5, r4, r6
 8002672:	4404      	add	r4, r0
 8002674:	6927      	ldr	r7, [r4, #16]
 8002676:	f027 57ff 	bic.w	r7, r7, #534773760	; 0x1fe00000
 800267a:	f427 17c0 	bic.w	r7, r7, #1572864	; 0x180000
 800267e:	6127      	str	r7, [r4, #16]
 8002680:	780c      	ldrb	r4, [r1, #0]
 8002682:	688f      	ldr	r7, [r1, #8]

    if (ep->xfer_len == 0U)
 8002684:	b983      	cbnz	r3, 80026a8 <USB_EPStartXfer+0x198>
    {
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8002686:	fb15 6404 	smlabb	r4, r5, r4, r6
 800268a:	4404      	add	r4, r0
 800268c:	f3c7 0712 	ubfx	r7, r7, #0, #19
 8002690:	6923      	ldr	r3, [r4, #16]
 8002692:	431f      	orrs	r7, r3
 8002694:	6127      	str	r7, [r4, #16]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U));
 8002696:	780b      	ldrb	r3, [r1, #0]
 8002698:	fb15 6503 	smlabb	r5, r5, r3, r6
 800269c:	4405      	add	r5, r0
 800269e:	692b      	ldr	r3, [r5, #16]
 80026a0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80026a4:	612b      	str	r3, [r5, #16]
 80026a6:	e01d      	b.n	80026e4 <USB_EPStartXfer+0x1d4>
    }
    else
    {
      pktcnt = (ep->xfer_len + ep->maxpacket -1U)/ ep->maxpacket; 
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (pktcnt << 19U));
 80026a8:	fb15 6404 	smlabb	r4, r5, r4, r6
 80026ac:	4404      	add	r4, r0
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U));
    }
    else
    {
      pktcnt = (ep->xfer_len + ep->maxpacket -1U)/ ep->maxpacket; 
 80026ae:	443b      	add	r3, r7
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (pktcnt << 19U));
 80026b0:	f8df c090 	ldr.w	ip, [pc, #144]	; 8002744 <USB_EPStartXfer+0x234>
 80026b4:	f8d4 e010 	ldr.w	lr, [r4, #16]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U));
    }
    else
    {
      pktcnt = (ep->xfer_len + ep->maxpacket -1U)/ ep->maxpacket; 
 80026b8:	3b01      	subs	r3, #1
 80026ba:	fbb3 f3f7 	udiv	r3, r3, r7
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (pktcnt << 19U));
 80026be:	ea4f 48c3 	mov.w	r8, r3, lsl #19
 80026c2:	ea08 0c0c 	and.w	ip, r8, ip
 80026c6:	ea4c 0e0e 	orr.w	lr, ip, lr
 80026ca:	f8c4 e010 	str.w	lr, [r4, #16]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt));
 80026ce:	780c      	ldrb	r4, [r1, #0]
 80026d0:	fb15 6504 	smlabb	r5, r5, r4, r6
 80026d4:	4405      	add	r5, r0
 80026d6:	b29b      	uxth	r3, r3
 80026d8:	692c      	ldr	r4, [r5, #16]
 80026da:	435f      	muls	r7, r3
 80026dc:	f3c7 0712 	ubfx	r7, r7, #0, #19
 80026e0:	4327      	orrs	r7, r4
 80026e2:	612f      	str	r7, [r5, #16]
    }

    if (dma == 1U)
 80026e4:	2a01      	cmp	r2, #1
    {
      USBx_OUTEP(ep->num)->DOEPDMA = (uint32_t)ep->xfer_buff;
 80026e6:	bf01      	itttt	eq
 80026e8:	780b      	ldrbeq	r3, [r1, #0]
 80026ea:	68ca      	ldreq	r2, [r1, #12]
 80026ec:	eb00 1343 	addeq.w	r3, r0, r3, lsl #5
 80026f0:	f8c3 2b14 	streq.w	r2, [r3, #2836]	; 0xb14
    }
    
    if (ep->type == EP_TYPE_ISOC)
 80026f4:	78cb      	ldrb	r3, [r1, #3]
 80026f6:	2b01      	cmp	r3, #1
 80026f8:	d111      	bne.n	800271e <USB_EPStartXfer+0x20e>
    {
      if ((USBx_DEVICE->DSTS & ( 1U << 8U )) == 0U)
 80026fa:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 80026fe:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002702:	780b      	ldrb	r3, [r1, #0]
 8002704:	f04f 0220 	mov.w	r2, #32
 8002708:	f44f 6430 	mov.w	r4, #2816	; 0xb00
      {
        USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800270c:	fb12 4303 	smlabb	r3, r2, r3, r4
 8002710:	58c2      	ldr	r2, [r0, r3]
 8002712:	bf0c      	ite	eq
 8002714:	f042 5200 	orreq.w	r2, r2, #536870912	; 0x20000000
      }
      else
      {
        USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8002718:	f042 5280 	orrne.w	r2, r2, #268435456	; 0x10000000
 800271c:	50c2      	str	r2, [r0, r3]
      }
    }
    /* EP enable */
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800271e:	780a      	ldrb	r2, [r1, #0]
 8002720:	f44f 6330 	mov.w	r3, #2816	; 0xb00
 8002724:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8002728:	58c2      	ldr	r2, [r0, r3]
 800272a:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 800272e:	50c2      	str	r2, [r0, r3]
  }
  return HAL_OK;
 8002730:	e003      	b.n	800273a <USB_EPStartXfer+0x22a>
        USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT); 
        USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29U)); 
      }       
    }

    if (dma == 1U)
 8002732:	2a01      	cmp	r2, #1
 8002734:	f47f af5f 	bne.w	80025f6 <USB_EPStartXfer+0xe6>
 8002738:	e753      	b.n	80025e2 <USB_EPStartXfer+0xd2>
    }
    /* EP enable */
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
  }
  return HAL_OK;
}
 800273a:	2000      	movs	r0, #0
 800273c:	b002      	add	sp, #8
 800273e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002742:	bf00      	nop
 8002744:	1ff80000 	.word	0x1ff80000

08002748 <USB_EP0StartXfer>:
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep, uint8_t dma)
{
  /* IN endpoint */
  if (ep->is_in == 1U)
 8002748:	784b      	ldrb	r3, [r1, #1]
 800274a:	2b01      	cmp	r3, #1
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800274c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800274e:	780b      	ldrb	r3, [r1, #0]
 8002750:	694d      	ldr	r5, [r1, #20]
 8002752:	f04f 0420 	mov.w	r4, #32
  /* IN endpoint */
  if (ep->is_in == 1U)
 8002756:	d163      	bne.n	8002820 <USB_EP0StartXfer+0xd8>
 8002758:	f44f 6610 	mov.w	r6, #2304	; 0x900
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
    {
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 800275c:	fb14 6303 	smlabb	r3, r4, r3, r6
 8002760:	4403      	add	r3, r0
{
  /* IN endpoint */
  if (ep->is_in == 1U)
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8002762:	bb05      	cbnz	r5, 80027a6 <USB_EP0StartXfer+0x5e>
    {
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8002764:	691d      	ldr	r5, [r3, #16]
 8002766:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 800276a:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 800276e:	611d      	str	r5, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
 8002770:	780b      	ldrb	r3, [r1, #0]
 8002772:	fb14 6303 	smlabb	r3, r4, r3, r6
 8002776:	4403      	add	r3, r0
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
    
    }
    
    if (dma == 1)
 8002778:	2a01      	cmp	r2, #1
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
    {
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
 800277a:	691d      	ldr	r5, [r3, #16]
 800277c:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 8002780:	611d      	str	r5, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ); 
 8002782:	780b      	ldrb	r3, [r1, #0]
 8002784:	fb14 6403 	smlabb	r4, r4, r3, r6
 8002788:	4404      	add	r4, r0
 800278a:	6923      	ldr	r3, [r4, #16]
 800278c:	ea4f 43d3 	mov.w	r3, r3, lsr #19
 8002790:	ea4f 43c3 	mov.w	r3, r3, lsl #19
 8002794:	6123      	str	r3, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
    
    }
    
    if (dma == 1)
 8002796:	d139      	bne.n	800280c <USB_EP0StartXfer+0xc4>
    {
      USBx_INEP(ep->num)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8002798:	780b      	ldrb	r3, [r1, #0]
 800279a:	690a      	ldr	r2, [r1, #16]
 800279c:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 80027a0:	f8c3 2914 	str.w	r2, [r3, #2324]	; 0x914
 80027a4:	e032      	b.n	800280c <USB_EP0StartXfer+0xc4>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80027a6:	691f      	ldr	r7, [r3, #16]
 80027a8:	0cff      	lsrs	r7, r7, #19
 80027aa:	04ff      	lsls	r7, r7, #19
 80027ac:	611f      	str	r7, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 80027ae:	780b      	ldrb	r3, [r1, #0]
 80027b0:	fb14 6403 	smlabb	r4, r4, r3, r6
 80027b4:	4404      	add	r4, r0
 80027b6:	6923      	ldr	r3, [r4, #16]
 80027b8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80027bc:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80027c0:	6123      	str	r3, [r4, #16]
      
      if(ep->xfer_len > ep->maxpacket)
 80027c2:	688b      	ldr	r3, [r1, #8]
 80027c4:	429d      	cmp	r5, r3
      {
        ep->xfer_len = ep->maxpacket;
      }
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
 80027c6:	780d      	ldrb	r5, [r1, #0]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
      
      if(ep->xfer_len > ep->maxpacket)
      {
        ep->xfer_len = ep->maxpacket;
 80027c8:	bf88      	it	hi
 80027ca:	614b      	strhi	r3, [r1, #20]
      }
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
 80027cc:	2420      	movs	r4, #32
 80027ce:	f44f 6310 	mov.w	r3, #2304	; 0x900
 80027d2:	fb14 3505 	smlabb	r5, r4, r5, r3
 80027d6:	4405      	add	r5, r0
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
    
    }
    
    if (dma == 1)
 80027d8:	2a01      	cmp	r2, #1
      
      if(ep->xfer_len > ep->maxpacket)
      {
        ep->xfer_len = ep->maxpacket;
      }
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
 80027da:	692e      	ldr	r6, [r5, #16]
 80027dc:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
 80027e0:	612e      	str	r6, [r5, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
 80027e2:	780d      	ldrb	r5, [r1, #0]
 80027e4:	fb14 3305 	smlabb	r3, r4, r5, r3
 80027e8:	4403      	add	r3, r0
 80027ea:	694d      	ldr	r5, [r1, #20]
 80027ec:	691c      	ldr	r4, [r3, #16]
 80027ee:	f3c5 0612 	ubfx	r6, r5, #0, #19
 80027f2:	ea44 0406 	orr.w	r4, r4, r6
 80027f6:	611c      	str	r4, [r3, #16]
    
    }
    
    if (dma == 1)
 80027f8:	d0ce      	beq.n	8002798 <USB_EP0StartXfer+0x50>
      USBx_INEP(ep->num)->DIEPDMA = (uint32_t)(ep->dma_addr);
    }
    else
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 80027fa:	b13d      	cbz	r5, 800280c <USB_EP0StartXfer+0xc4>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1U << (ep->num);
 80027fc:	780d      	ldrb	r5, [r1, #0]
 80027fe:	f8d0 2834 	ldr.w	r2, [r0, #2100]	; 0x834
 8002802:	2301      	movs	r3, #1
 8002804:	40ab      	lsls	r3, r5
 8002806:	4313      	orrs	r3, r2
 8002808:	f8c0 3834 	str.w	r3, [r0, #2100]	; 0x834
      }
    }
    
    /* EP enable, IN data in FIFO */
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);   
 800280c:	780a      	ldrb	r2, [r1, #0]
 800280e:	f44f 6310 	mov.w	r3, #2304	; 0x900
 8002812:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8002816:	58c2      	ldr	r2, [r0, r3]
 8002818:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 800281c:	50c2      	str	r2, [r0, r3]
 800281e:	e03b      	b.n	8002898 <USB_EP0StartXfer+0x150>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ); 
 8002820:	f44f 6730 	mov.w	r7, #2816	; 0xb00
 8002824:	fb14 7303 	smlabb	r3, r4, r3, r7
 8002828:	4403      	add	r3, r0
 800282a:	691e      	ldr	r6, [r3, #16]
 800282c:	0cf6      	lsrs	r6, r6, #19
 800282e:	04f6      	lsls	r6, r6, #19
 8002830:	611e      	str	r6, [r3, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT); 
 8002832:	780b      	ldrb	r3, [r1, #0]
 8002834:	fb14 7303 	smlabb	r3, r4, r3, r7
 8002838:	4403      	add	r3, r0
 800283a:	691e      	ldr	r6, [r3, #16]
 800283c:	f026 56ff 	bic.w	r6, r6, #534773760	; 0x1fe00000
 8002840:	f426 16c0 	bic.w	r6, r6, #1572864	; 0x180000
 8002844:	611e      	str	r6, [r3, #16]
 8002846:	688e      	ldr	r6, [r1, #8]
      
    if (ep->xfer_len > 0U)
 8002848:	b105      	cbz	r5, 800284c <USB_EP0StartXfer+0x104>
    {
      ep->xfer_len = ep->maxpacket;
 800284a:	614e      	str	r6, [r1, #20]
    }
    
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U));
 800284c:	780b      	ldrb	r3, [r1, #0]
 800284e:	f44f 6530 	mov.w	r5, #2816	; 0xb00
 8002852:	fb14 5303 	smlabb	r3, r4, r3, r5
 8002856:	4403      	add	r3, r0
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket)); 
 8002858:	f3c6 0612 	ubfx	r6, r6, #0, #19
    if (ep->xfer_len > 0U)
    {
      ep->xfer_len = ep->maxpacket;
    }
    
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U));
 800285c:	691f      	ldr	r7, [r3, #16]
 800285e:	f447 2700 	orr.w	r7, r7, #524288	; 0x80000
 8002862:	611f      	str	r7, [r3, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket)); 
 8002864:	780b      	ldrb	r3, [r1, #0]
 8002866:	fb14 5403 	smlabb	r4, r4, r3, r5
 800286a:	4404      	add	r4, r0
    

    if (dma == 1U)
 800286c:	2a01      	cmp	r2, #1
    {
      ep->xfer_len = ep->maxpacket;
    }
    
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U));
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket)); 
 800286e:	6923      	ldr	r3, [r4, #16]
 8002870:	ea46 0603 	orr.w	r6, r6, r3
 8002874:	6126      	str	r6, [r4, #16]
    

    if (dma == 1U)
 8002876:	d106      	bne.n	8002886 <USB_EP0StartXfer+0x13e>
    {
      USBx_OUTEP(ep->num)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8002878:	780b      	ldrb	r3, [r1, #0]
 800287a:	2220      	movs	r2, #32
 800287c:	fb12 5303 	smlabb	r3, r2, r3, r5
 8002880:	4403      	add	r3, r0
 8002882:	68ca      	ldr	r2, [r1, #12]
 8002884:	615a      	str	r2, [r3, #20]
    }
    
    /* EP enable */
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);    
 8002886:	780a      	ldrb	r2, [r1, #0]
 8002888:	f44f 6330 	mov.w	r3, #2816	; 0xb00
 800288c:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8002890:	58c2      	ldr	r2, [r0, r3]
 8002892:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8002896:	50c2      	str	r2, [r0, r3]
  }
  return HAL_OK;
}
 8002898:	2000      	movs	r0, #0
 800289a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800289c <USB_WritePacket>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800289c:	b510      	push	{r4, lr}
  uint32_t count32b = 0U , i = 0U;
  
  if (dma == 0U)
 800289e:	f89d 4008 	ldrb.w	r4, [sp, #8]
 80028a2:	b96c      	cbnz	r4, 80028c0 <USB_WritePacket+0x24>
 80028a4:	3303      	adds	r3, #3
  {
    count32b =  (len + 3U) / 4U;
    for (i = 0U; i < count32b; i++, src += 4U)
    {
      USBx_DFIFO(ch_ep_num) = *((__packed uint32_t *)src);
 80028a6:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
 80028aa:	f023 0303 	bic.w	r3, r3, #3
 80028ae:	eb00 3202 	add.w	r2, r0, r2, lsl #12
 80028b2:	440b      	add	r3, r1
  uint32_t count32b = 0U , i = 0U;
  
  if (dma == 0U)
  {
    count32b =  (len + 3U) / 4U;
    for (i = 0U; i < count32b; i++, src += 4U)
 80028b4:	4299      	cmp	r1, r3
 80028b6:	d003      	beq.n	80028c0 <USB_WritePacket+0x24>
    {
      USBx_DFIFO(ch_ep_num) = *((__packed uint32_t *)src);
 80028b8:	f851 0b04 	ldr.w	r0, [r1], #4
 80028bc:	6010      	str	r0, [r2, #0]
 80028be:	e7f9      	b.n	80028b4 <USB_WritePacket+0x18>
    }
  }
  return HAL_OK;
}
 80028c0:	2000      	movs	r0, #0
 80028c2:	bd10      	pop	{r4, pc}

080028c4 <USB_ReadPacket>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80028c4:	3203      	adds	r2, #3
 80028c6:	f022 0203 	bic.w	r2, r2, #3
 80028ca:	440a      	add	r2, r1
  uint32_t i=0U;
  uint32_t count32b = (len + 3U) / 4U;
  
  for ( i = 0U; i < count32b; i++, dest += 4U )
  {
    *(__packed uint32_t *)dest = USBx_DFIFO(0U);
 80028cc:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
  uint32_t i=0U;
  uint32_t count32b = (len + 3U) / 4U;
  
  for ( i = 0U; i < count32b; i++, dest += 4U )
 80028d0:	4291      	cmp	r1, r2
 80028d2:	d003      	beq.n	80028dc <USB_ReadPacket+0x18>
  {
    *(__packed uint32_t *)dest = USBx_DFIFO(0U);
 80028d4:	6803      	ldr	r3, [r0, #0]
 80028d6:	f841 3b04 	str.w	r3, [r1], #4
 80028da:	e7f9      	b.n	80028d0 <USB_ReadPacket+0xc>
    
  }
  return ((void *)dest);
}
 80028dc:	4608      	mov	r0, r1
 80028de:	4770      	bx	lr

080028e0 <USB_EPSetStall>:
  * @param  ep: pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep)
{
  if (ep->is_in == 1U)
 80028e0:	784b      	ldrb	r3, [r1, #1]
 80028e2:	2b01      	cmp	r3, #1
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep)
{
 80028e4:	b510      	push	{r4, lr}
 80028e6:	f04f 0220 	mov.w	r2, #32
 80028ea:	780c      	ldrb	r4, [r1, #0]
  if (ep->is_in == 1U)
 80028ec:	d114      	bne.n	8002918 <USB_EPSetStall+0x38>
  {
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == 0U)
 80028ee:	f44f 6310 	mov.w	r3, #2304	; 0x900
 80028f2:	fb12 3304 	smlabb	r3, r2, r4, r3
 80028f6:	58c2      	ldr	r2, [r0, r3]
 80028f8:	2a00      	cmp	r2, #0
    {
      USBx_INEP(ep->num)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS); 
 80028fa:	bfa2      	ittt	ge
 80028fc:	58c2      	ldrge	r2, [r0, r3]
 80028fe:	f022 4280 	bicge.w	r2, r2, #1073741824	; 0x40000000
 8002902:	50c2      	strge	r2, [r0, r3]
    } 
    USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8002904:	780a      	ldrb	r2, [r1, #0]
 8002906:	f44f 6310 	mov.w	r3, #2304	; 0x900
 800290a:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 800290e:	58c2      	ldr	r2, [r0, r3]
 8002910:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8002914:	50c2      	str	r2, [r0, r3]
 8002916:	e013      	b.n	8002940 <USB_EPSetStall+0x60>
  }
  else
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == 0U)
 8002918:	f44f 6330 	mov.w	r3, #2816	; 0xb00
 800291c:	fb12 3304 	smlabb	r3, r2, r4, r3
 8002920:	58c2      	ldr	r2, [r0, r3]
 8002922:	2a00      	cmp	r2, #0
    {
      USBx_OUTEP(ep->num)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS); 
 8002924:	bfa2      	ittt	ge
 8002926:	58c2      	ldrge	r2, [r0, r3]
 8002928:	f022 4280 	bicge.w	r2, r2, #1073741824	; 0x40000000
 800292c:	50c2      	strge	r2, [r0, r3]
    } 
    USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800292e:	780a      	ldrb	r2, [r1, #0]
 8002930:	f44f 6330 	mov.w	r3, #2816	; 0xb00
 8002934:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8002938:	58c2      	ldr	r2, [r0, r3]
 800293a:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 800293e:	50c2      	str	r2, [r0, r3]
  }
  return HAL_OK;
}
 8002940:	2000      	movs	r0, #0
 8002942:	bd10      	pop	{r4, pc}

08002944 <USB_EPClearStall>:
  * @param  ep: pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
  if (ep->is_in == 1U)
 8002944:	784b      	ldrb	r3, [r1, #1]
 8002946:	2b01      	cmp	r3, #1
 8002948:	780b      	ldrb	r3, [r1, #0]
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800294a:	b530      	push	{r4, r5, lr}
 800294c:	f04f 0220 	mov.w	r2, #32
  if (ep->is_in == 1U)
  {
    USBx_INEP(ep->num)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002950:	bf0c      	ite	eq
 8002952:	f44f 6510 	moveq.w	r5, #2304	; 0x900
       USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
    }    
  }
  else
  {
    USBx_OUTEP(ep->num)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002956:	f44f 6530 	movne.w	r5, #2816	; 0xb00
 800295a:	fb12 5303 	smlabb	r3, r2, r3, r5
 800295e:	581c      	ldr	r4, [r3, r0]
 8002960:	f424 1400 	bic.w	r4, r4, #2097152	; 0x200000
 8002964:	501c      	str	r4, [r3, r0]
    if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 8002966:	78cb      	ldrb	r3, [r1, #3]
 8002968:	3b02      	subs	r3, #2
 800296a:	2b01      	cmp	r3, #1
 800296c:	d806      	bhi.n	800297c <USB_EPClearStall+0x38>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800296e:	780b      	ldrb	r3, [r1, #0]
 8002970:	fb12 5203 	smlabb	r2, r2, r3, r5
 8002974:	5813      	ldr	r3, [r2, r0]
 8002976:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800297a:	5013      	str	r3, [r2, r0]
    }    
  }
  return HAL_OK;
}
 800297c:	2000      	movs	r0, #0
 800297e:	bd30      	pop	{r4, r5, pc}

08002980 <USB_SetDevAddress>:
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress (USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
  USBx_DEVICE->DCFG &= ~ (USB_OTG_DCFG_DAD);
 8002980:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 8002984:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8002988:	f8c0 3800 	str.w	r3, [r0, #2048]	; 0x800
  USBx_DEVICE->DCFG |= (address << 4U) & USB_OTG_DCFG_DAD ;
 800298c:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 8002990:	0109      	lsls	r1, r1, #4
 8002992:	f401 61fe 	and.w	r1, r1, #2032	; 0x7f0
 8002996:	430b      	orrs	r3, r1
 8002998:	f8c0 3800 	str.w	r3, [r0, #2048]	; 0x800
  
  return HAL_OK;  
}
 800299c:	2000      	movs	r0, #0
 800299e:	4770      	bx	lr

080029a0 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect (USB_OTG_GlobalTypeDef *USBx)
{
 80029a0:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS ;
 80029a2:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 80029a6:	f023 0302 	bic.w	r3, r3, #2
 80029aa:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3U);
 80029ae:	2003      	movs	r0, #3
 80029b0:	f001 f938 	bl	8003c24 <HAL_Delay>
  
  return HAL_OK;  
}
 80029b4:	2000      	movs	r0, #0
 80029b6:	bd08      	pop	{r3, pc}

080029b8 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect (USB_OTG_GlobalTypeDef *USBx)
{
 80029b8:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS ;
 80029ba:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 80029be:	f043 0302 	orr.w	r3, r3, #2
 80029c2:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3U);
 80029c6:	2003      	movs	r0, #3
 80029c8:	f001 f92c 	bl	8003c24 <HAL_Delay>
  
  return HAL_OK;  
}
 80029cc:	2000      	movs	r0, #0
 80029ce:	bd08      	pop	{r3, pc}

080029d0 <USB_ReadInterrupts>:
  */
uint32_t  USB_ReadInterrupts (USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t v = 0U;
  
  v = USBx->GINTSTS;
 80029d0:	6942      	ldr	r2, [r0, #20]
  v &= USBx->GINTMSK;
 80029d2:	6980      	ldr	r0, [r0, #24]
  return v;  
}
 80029d4:	4010      	ands	r0, r2
 80029d6:	4770      	bx	lr

080029d8 <USB_ReadDevAllOutEpInterrupt>:
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t v;
  v  = USBx_DEVICE->DAINT;
 80029d8:	f500 6300 	add.w	r3, r0, #2048	; 0x800
 80029dc:	f8d0 0818 	ldr.w	r0, [r0, #2072]	; 0x818
  v &= USBx_DEVICE->DAINTMSK;
 80029e0:	69db      	ldr	r3, [r3, #28]
  return ((v & 0xffff0000U) >> 16U);
 80029e2:	4018      	ands	r0, r3
}
 80029e4:	0c00      	lsrs	r0, r0, #16
 80029e6:	4770      	bx	lr

080029e8 <USB_ReadDevAllInEpInterrupt>:
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t v;
  v  = USBx_DEVICE->DAINT;
 80029e8:	f500 6300 	add.w	r3, r0, #2048	; 0x800
 80029ec:	f8d0 0818 	ldr.w	r0, [r0, #2072]	; 0x818
  v &= USBx_DEVICE->DAINTMSK;
 80029f0:	69db      	ldr	r3, [r3, #28]
  return ((v & 0xFFFFU));
 80029f2:	4018      	ands	r0, r3
}
 80029f4:	b280      	uxth	r0, r0
 80029f6:	4770      	bx	lr

080029f8 <USB_ReadDevOutEPInterrupt>:
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt (USB_OTG_GlobalTypeDef *USBx , uint8_t epnum)
{
  uint32_t v;
  v  = USBx_OUTEP(epnum)->DOEPINT;
 80029f8:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
 80029fc:	eb03 1141 	add.w	r1, r3, r1, lsl #5
  v &= USBx_DEVICE->DOEPMSK;
 8002a00:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt (USB_OTG_GlobalTypeDef *USBx , uint8_t epnum)
{
  uint32_t v;
  v  = USBx_OUTEP(epnum)->DOEPINT;
 8002a04:	688a      	ldr	r2, [r1, #8]
  v &= USBx_DEVICE->DOEPMSK;
 8002a06:	6940      	ldr	r0, [r0, #20]
  return v;
}
 8002a08:	4010      	ands	r0, r2
 8002a0a:	4770      	bx	lr

08002a0c <USB_ReadDevInEPInterrupt>:
  */
uint32_t USB_ReadDevInEPInterrupt (USB_OTG_GlobalTypeDef *USBx , uint8_t epnum)
{
  uint32_t v, msk, emp;
  
  msk = USBx_DEVICE->DIEPMSK;
 8002a0c:	f8d0 2810 	ldr.w	r2, [r0, #2064]	; 0x810
  emp = USBx_DEVICE->DIEPEMPMSK;
 8002a10:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
  msk |= ((emp >> epnum) & 0x1U) << 7U;
  v = USBx_INEP(epnum)->DIEPINT & msk;
 8002a14:	eb00 1041 	add.w	r0, r0, r1, lsl #5
 8002a18:	f500 6010 	add.w	r0, r0, #2304	; 0x900
  return v;
 8002a1c:	fa23 f101 	lsr.w	r1, r3, r1
 8002a20:	01c9      	lsls	r1, r1, #7
  uint32_t v, msk, emp;
  
  msk = USBx_DEVICE->DIEPMSK;
  emp = USBx_DEVICE->DIEPEMPMSK;
  msk |= ((emp >> epnum) & 0x1U) << 7U;
  v = USBx_INEP(epnum)->DIEPINT & msk;
 8002a22:	6880      	ldr	r0, [r0, #8]
  return v;
 8002a24:	b2c9      	uxtb	r1, r1
 8002a26:	4311      	orrs	r1, r2
}
 8002a28:	4008      	ands	r0, r1
 8002a2a:	4770      	bx	lr

08002a2c <USB_GetMode>:
  *           0 : Host 
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
  return ((USBx->GINTSTS ) & 0x1U);
 8002a2c:	6940      	ldr	r0, [r0, #20]
}
 8002a2e:	f000 0001 	and.w	r0, r0, #1
 8002a32:	4770      	bx	lr

08002a34 <USB_ActivateSetup>:
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup (USB_OTG_GlobalTypeDef *USBx)
{
  /* Set the MPS of the IN EP based on the enumeration speed */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8002a34:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8002a38:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002a3c:	f023 0307 	bic.w	r3, r3, #7
 8002a40:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
  
  if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 8002a44:	f500 6300 	add.w	r3, r0, #2048	; 0x800
 8002a48:	689a      	ldr	r2, [r3, #8]
 8002a4a:	f002 0206 	and.w	r2, r2, #6
 8002a4e:	2a04      	cmp	r2, #4
  {
    USBx_INEP(0U)->DIEPCTL |= 3U;
 8002a50:	bf02      	ittt	eq
 8002a52:	f8d0 2900 	ldreq.w	r2, [r0, #2304]	; 0x900
 8002a56:	f042 0203 	orreq.w	r2, r2, #3
 8002a5a:	f8c0 2900 	streq.w	r2, [r0, #2304]	; 0x900
  }
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8002a5e:	685a      	ldr	r2, [r3, #4]
 8002a60:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002a64:	605a      	str	r2, [r3, #4]

  return HAL_OK;
}
 8002a66:	2000      	movs	r0, #0
 8002a68:	4770      	bx	lr

08002a6a <USB_EP0_OutStart>:
  *           1 : DMA feature used  
  * @param  psetup : pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8002a6a:	b510      	push	{r4, lr}
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8002a6c:	2400      	movs	r4, #0
 8002a6e:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U)) ;
 8002a72:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
 8002a76:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 8002a7a:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8002a7e:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
 8002a82:	f044 0418 	orr.w	r4, r4, #24
 8002a86:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;  
 8002a8a:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
  
  if (dma == 1U)
 8002a8e:	2901      	cmp	r1, #1
  * @param  psetup : pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8002a90:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U)) ;
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;  
 8002a94:	f044 44c0 	orr.w	r4, r4, #1610612736	; 0x60000000
  
  if (dma == 1U)
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL = 0x80008000U;
 8002a98:	bf08      	it	eq
 8002a9a:	f04f 2380 	moveq.w	r3, #2147516416	; 0x80008000
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U)) ;
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;  
 8002a9e:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  
  if (dma == 1U)
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8002aa2:	bf04      	itt	eq
 8002aa4:	f8c0 2b14 	streq.w	r2, [r0, #2836]	; 0xb14
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL = 0x80008000U;
 8002aa8:	f8c0 3b00 	streq.w	r3, [r0, #2816]	; 0xb00
  }
  
  return HAL_OK;  
}
 8002aac:	2000      	movs	r0, #0
 8002aae:	bd10      	pop	{r4, pc}

08002ab0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx : Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8002ab0:	4b0a      	ldr	r3, [pc, #40]	; (8002adc <USB_CoreReset+0x2c>)
  uint32_t count = 0U;

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8002ab2:	3b01      	subs	r3, #1
 8002ab4:	d101      	bne.n	8002aba <USB_CoreReset+0xa>
    {
      return HAL_TIMEOUT;
 8002ab6:	2003      	movs	r0, #3
 8002ab8:	4770      	bx	lr
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8002aba:	6902      	ldr	r2, [r0, #16]
 8002abc:	2a00      	cmp	r2, #0
 8002abe:	daf8      	bge.n	8002ab2 <USB_CoreReset+0x2>
  
  /* Core Soft Reset */
  count = 0U;
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8002ac0:	6903      	ldr	r3, [r0, #16]
 8002ac2:	4a06      	ldr	r2, [pc, #24]	; (8002adc <USB_CoreReset+0x2c>)
 8002ac4:	f043 0301 	orr.w	r3, r3, #1
 8002ac8:	6103      	str	r3, [r0, #16]

  do
  {
    if (++count > 200000U)
 8002aca:	3a01      	subs	r2, #1
 8002acc:	d0f3      	beq.n	8002ab6 <USB_CoreReset+0x6>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8002ace:	6903      	ldr	r3, [r0, #16]
 8002ad0:	f013 0301 	ands.w	r3, r3, #1
 8002ad4:	d1f9      	bne.n	8002aca <USB_CoreReset+0x1a>
  
  return HAL_OK;
 8002ad6:	4618      	mov	r0, r3
}
 8002ad8:	4770      	bx	lr
 8002ada:	bf00      	nop
 8002adc:	00030d41 	.word	0x00030d41

08002ae0 <HAL_SPI_MspInit>:
 8002ae0:	4770      	bx	lr

08002ae2 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002ae2:	b510      	push	{r4, lr}
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8002ae4:	4604      	mov	r4, r0
 8002ae6:	2800      	cmp	r0, #0
 8002ae8:	d036      	beq.n	8002b58 <HAL_SPI_Init+0x76>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002aea:	2300      	movs	r3, #0
 8002aec:	6283      	str	r3, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 8002aee:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8002af2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002af6:	b91b      	cbnz	r3, 8002b00 <HAL_SPI_Init+0x1e>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002af8:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002afc:	f7ff fff0 	bl	8002ae0 <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002b00:	68a1      	ldr	r1, [r4, #8]
 8002b02:	6860      	ldr	r0, [r4, #4]
 8002b04:	4308      	orrs	r0, r1
 8002b06:	68e1      	ldr	r1, [r4, #12]
 8002b08:	4308      	orrs	r0, r1
 8002b0a:	6921      	ldr	r1, [r4, #16]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002b0c:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002b0e:	4308      	orrs	r0, r1
 8002b10:	6961      	ldr	r1, [r4, #20]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002b12:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002b16:	6823      	ldr	r3, [r4, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002b18:	4308      	orrs	r0, r1
 8002b1a:	69e1      	ldr	r1, [r4, #28]
  }

  hspi->State = HAL_SPI_STATE_BUSY;

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002b1c:	681a      	ldr	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002b1e:	4308      	orrs	r0, r1
 8002b20:	6a21      	ldr	r1, [r4, #32]
  }

  hspi->State = HAL_SPI_STATE_BUSY;

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002b22:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b26:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002b28:	4308      	orrs	r0, r1
 8002b2a:	69a2      	ldr	r2, [r4, #24]
 8002b2c:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8002b2e:	4308      	orrs	r0, r1
 8002b30:	f402 7100 	and.w	r1, r2, #512	; 0x200
 8002b34:	4301      	orrs	r1, r0
 8002b36:	6019      	str	r1, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8002b38:	0c12      	lsrs	r2, r2, #16
 8002b3a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002b3c:	f002 0204 	and.w	r2, r2, #4
 8002b40:	430a      	orrs	r2, r1
 8002b42:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002b44:	69da      	ldr	r2, [r3, #28]
 8002b46:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002b4a:	61da      	str	r2, [r3, #28]
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002b4c:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8002b4e:	2301      	movs	r3, #1
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002b50:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002b52:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51

  return HAL_OK;
 8002b56:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  /* Check the SPI handle allocation */
  if(hspi == NULL)
  {
    return HAL_ERROR;
 8002b58:	2001      	movs	r0, #1

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
  hspi->State     = HAL_SPI_STATE_READY;

  return HAL_OK;
}
 8002b5a:	bd10      	pop	{r4, pc}

08002b5c <HAL_RCC_OscConfig>:
 uint32_t tickstart = 0U;  
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b5c:	6803      	ldr	r3, [r0, #0]
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b5e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8002b62:	4604      	mov	r4, r0
 uint32_t tickstart = 0U;  
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b64:	07d8      	lsls	r0, r3, #31
 8002b66:	d403      	bmi.n	8002b70 <HAL_RCC_OscConfig+0x14>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b68:	6823      	ldr	r3, [r4, #0]
 8002b6a:	0799      	lsls	r1, r3, #30
 8002b6c:	d437      	bmi.n	8002bde <HAL_RCC_OscConfig+0x82>
 8002b6e:	e087      	b.n	8002c80 <HAL_RCC_OscConfig+0x124>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002b70:	4ba7      	ldr	r3, [pc, #668]	; (8002e10 <HAL_RCC_OscConfig+0x2b4>)
 8002b72:	689a      	ldr	r2, [r3, #8]
 8002b74:	f002 020c 	and.w	r2, r2, #12
 8002b78:	2a04      	cmp	r2, #4
 8002b7a:	d007      	beq.n	8002b8c <HAL_RCC_OscConfig+0x30>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b7c:	689a      	ldr	r2, [r3, #8]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002b7e:	f002 020c 	and.w	r2, r2, #12
 8002b82:	2a08      	cmp	r2, #8
 8002b84:	d10b      	bne.n	8002b9e <HAL_RCC_OscConfig+0x42>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	025a      	lsls	r2, r3, #9
 8002b8a:	d508      	bpl.n	8002b9e <HAL_RCC_OscConfig+0x42>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b8c:	4ba0      	ldr	r3, [pc, #640]	; (8002e10 <HAL_RCC_OscConfig+0x2b4>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	039b      	lsls	r3, r3, #14
 8002b92:	d5e9      	bpl.n	8002b68 <HAL_RCC_OscConfig+0xc>
 8002b94:	6863      	ldr	r3, [r4, #4]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d1e6      	bne.n	8002b68 <HAL_RCC_OscConfig+0xc>
      {
        return HAL_ERROR;
 8002b9a:	2001      	movs	r0, #1
 8002b9c:	e134      	b.n	8002e08 <HAL_RCC_OscConfig+0x2ac>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b9e:	4b9d      	ldr	r3, [pc, #628]	; (8002e14 <HAL_RCC_OscConfig+0x2b8>)
 8002ba0:	7922      	ldrb	r2, [r4, #4]
 8002ba2:	701a      	strb	r2, [r3, #0]
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002ba4:	6863      	ldr	r3, [r4, #4]
 8002ba6:	b16b      	cbz	r3, 8002bc4 <HAL_RCC_OscConfig+0x68>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ba8:	f001 f836 	bl	8003c18 <HAL_GetTick>
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bac:	4d98      	ldr	r5, [pc, #608]	; (8002e10 <HAL_RCC_OscConfig+0x2b4>)
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bae:	4606      	mov	r6, r0
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bb0:	682b      	ldr	r3, [r5, #0]
 8002bb2:	039f      	lsls	r7, r3, #14
 8002bb4:	d4d8      	bmi.n	8002b68 <HAL_RCC_OscConfig+0xc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002bb6:	f001 f82f 	bl	8003c18 <HAL_GetTick>
 8002bba:	1b80      	subs	r0, r0, r6
 8002bbc:	2864      	cmp	r0, #100	; 0x64
 8002bbe:	d9f7      	bls.n	8002bb0 <HAL_RCC_OscConfig+0x54>
          {
            return HAL_TIMEOUT;
 8002bc0:	2003      	movs	r0, #3
 8002bc2:	e121      	b.n	8002e08 <HAL_RCC_OscConfig+0x2ac>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bc4:	f001 f828 	bl	8003c18 <HAL_GetTick>

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bc8:	4d91      	ldr	r5, [pc, #580]	; (8002e10 <HAL_RCC_OscConfig+0x2b4>)
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bca:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bcc:	682b      	ldr	r3, [r5, #0]
 8002bce:	0398      	lsls	r0, r3, #14
 8002bd0:	d5ca      	bpl.n	8002b68 <HAL_RCC_OscConfig+0xc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002bd2:	f001 f821 	bl	8003c18 <HAL_GetTick>
 8002bd6:	1b80      	subs	r0, r0, r6
 8002bd8:	2864      	cmp	r0, #100	; 0x64
 8002bda:	d9f7      	bls.n	8002bcc <HAL_RCC_OscConfig+0x70>
 8002bdc:	e7f0      	b.n	8002bc0 <HAL_RCC_OscConfig+0x64>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002bde:	4b8c      	ldr	r3, [pc, #560]	; (8002e10 <HAL_RCC_OscConfig+0x2b4>)
 8002be0:	689a      	ldr	r2, [r3, #8]
 8002be2:	f012 0f0c 	tst.w	r2, #12
 8002be6:	d007      	beq.n	8002bf8 <HAL_RCC_OscConfig+0x9c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002be8:	689a      	ldr	r2, [r3, #8]
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002bea:	f002 020c 	and.w	r2, r2, #12
 8002bee:	2a08      	cmp	r2, #8
 8002bf0:	d117      	bne.n	8002c22 <HAL_RCC_OscConfig+0xc6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	0259      	lsls	r1, r3, #9
 8002bf6:	d414      	bmi.n	8002c22 <HAL_RCC_OscConfig+0xc6>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bf8:	4b85      	ldr	r3, [pc, #532]	; (8002e10 <HAL_RCC_OscConfig+0x2b4>)
 8002bfa:	681a      	ldr	r2, [r3, #0]
 8002bfc:	0792      	lsls	r2, r2, #30
 8002bfe:	d502      	bpl.n	8002c06 <HAL_RCC_OscConfig+0xaa>
 8002c00:	68e2      	ldr	r2, [r4, #12]
 8002c02:	2a01      	cmp	r2, #1
 8002c04:	d1c9      	bne.n	8002b9a <HAL_RCC_OscConfig+0x3e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c06:	681a      	ldr	r2, [r3, #0]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c08:	21f8      	movs	r1, #248	; 0xf8
 8002c0a:	fa91 f1a1 	rbit	r1, r1
 8002c0e:	6920      	ldr	r0, [r4, #16]
 8002c10:	fab1 f181 	clz	r1, r1
 8002c14:	fa00 f101 	lsl.w	r1, r0, r1
 8002c18:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8002c1c:	430a      	orrs	r2, r1
 8002c1e:	601a      	str	r2, [r3, #0]
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c20:	e02e      	b.n	8002c80 <HAL_RCC_OscConfig+0x124>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002c22:	68e2      	ldr	r2, [r4, #12]
 8002c24:	4b7c      	ldr	r3, [pc, #496]	; (8002e18 <HAL_RCC_OscConfig+0x2bc>)
 8002c26:	b1ea      	cbz	r2, 8002c64 <HAL_RCC_OscConfig+0x108>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c28:	2201      	movs	r2, #1
 8002c2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c2c:	f000 fff4 	bl	8003c18 <HAL_GetTick>

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c30:	4d77      	ldr	r5, [pc, #476]	; (8002e10 <HAL_RCC_OscConfig+0x2b4>)
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c32:	4606      	mov	r6, r0

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c34:	682b      	ldr	r3, [r5, #0]
 8002c36:	4876      	ldr	r0, [pc, #472]	; (8002e10 <HAL_RCC_OscConfig+0x2b4>)
 8002c38:	079b      	lsls	r3, r3, #30
 8002c3a:	d405      	bmi.n	8002c48 <HAL_RCC_OscConfig+0xec>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c3c:	f000 ffec 	bl	8003c18 <HAL_GetTick>
 8002c40:	1b80      	subs	r0, r0, r6
 8002c42:	2802      	cmp	r0, #2
 8002c44:	d9f6      	bls.n	8002c34 <HAL_RCC_OscConfig+0xd8>
 8002c46:	e7bb      	b.n	8002bc0 <HAL_RCC_OscConfig+0x64>
            return HAL_TIMEOUT;
          }       
        } 
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c48:	6803      	ldr	r3, [r0, #0]
 8002c4a:	22f8      	movs	r2, #248	; 0xf8
 8002c4c:	fa92 f2a2 	rbit	r2, r2
 8002c50:	6921      	ldr	r1, [r4, #16]
 8002c52:	fab2 f282 	clz	r2, r2
 8002c56:	fa01 f202 	lsl.w	r2, r1, r2
 8002c5a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002c5e:	4313      	orrs	r3, r2
 8002c60:	6003      	str	r3, [r0, #0]
 8002c62:	e00d      	b.n	8002c80 <HAL_RCC_OscConfig+0x124>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c66:	f000 ffd7 	bl	8003c18 <HAL_GetTick>
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c6a:	4d69      	ldr	r5, [pc, #420]	; (8002e10 <HAL_RCC_OscConfig+0x2b4>)
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c6c:	4606      	mov	r6, r0
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c6e:	682b      	ldr	r3, [r5, #0]
 8002c70:	079f      	lsls	r7, r3, #30
 8002c72:	d505      	bpl.n	8002c80 <HAL_RCC_OscConfig+0x124>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c74:	f000 ffd0 	bl	8003c18 <HAL_GetTick>
 8002c78:	1b80      	subs	r0, r0, r6
 8002c7a:	2802      	cmp	r0, #2
 8002c7c:	d9f7      	bls.n	8002c6e <HAL_RCC_OscConfig+0x112>
 8002c7e:	e79f      	b.n	8002bc0 <HAL_RCC_OscConfig+0x64>
        } 
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c80:	6823      	ldr	r3, [r4, #0]
 8002c82:	071e      	lsls	r6, r3, #28
 8002c84:	d403      	bmi.n	8002c8e <HAL_RCC_OscConfig+0x132>
        }       
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c86:	6823      	ldr	r3, [r4, #0]
 8002c88:	075d      	lsls	r5, r3, #29
 8002c8a:	d545      	bpl.n	8002d18 <HAL_RCC_OscConfig+0x1bc>
 8002c8c:	e01f      	b.n	8002cce <HAL_RCC_OscConfig+0x172>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002c8e:	6962      	ldr	r2, [r4, #20]
 8002c90:	4b62      	ldr	r3, [pc, #392]	; (8002e1c <HAL_RCC_OscConfig+0x2c0>)
 8002c92:	b172      	cbz	r2, 8002cb2 <HAL_RCC_OscConfig+0x156>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c94:	2201      	movs	r2, #1
 8002c96:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c98:	f000 ffbe 	bl	8003c18 <HAL_GetTick>
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c9c:	4d5c      	ldr	r5, [pc, #368]	; (8002e10 <HAL_RCC_OscConfig+0x2b4>)
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c9e:	4606      	mov	r6, r0
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ca0:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8002ca2:	0798      	lsls	r0, r3, #30
 8002ca4:	d4ef      	bmi.n	8002c86 <HAL_RCC_OscConfig+0x12a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ca6:	f000 ffb7 	bl	8003c18 <HAL_GetTick>
 8002caa:	1b80      	subs	r0, r0, r6
 8002cac:	2802      	cmp	r0, #2
 8002cae:	d9f7      	bls.n	8002ca0 <HAL_RCC_OscConfig+0x144>
 8002cb0:	e786      	b.n	8002bc0 <HAL_RCC_OscConfig+0x64>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002cb2:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cb4:	f000 ffb0 	bl	8003c18 <HAL_GetTick>
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002cb8:	4d55      	ldr	r5, [pc, #340]	; (8002e10 <HAL_RCC_OscConfig+0x2b4>)
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cba:	4606      	mov	r6, r0
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002cbc:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8002cbe:	0799      	lsls	r1, r3, #30
 8002cc0:	d5e1      	bpl.n	8002c86 <HAL_RCC_OscConfig+0x12a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002cc2:	f000 ffa9 	bl	8003c18 <HAL_GetTick>
 8002cc6:	1b80      	subs	r0, r0, r6
 8002cc8:	2802      	cmp	r0, #2
 8002cca:	d9f7      	bls.n	8002cbc <HAL_RCC_OscConfig+0x160>
 8002ccc:	e778      	b.n	8002bc0 <HAL_RCC_OscConfig+0x64>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002cce:	2300      	movs	r3, #0
 8002cd0:	9301      	str	r3, [sp, #4]
 8002cd2:	4b4f      	ldr	r3, [pc, #316]	; (8002e10 <HAL_RCC_OscConfig+0x2b4>)
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8002cd4:	4d52      	ldr	r5, [pc, #328]	; (8002e20 <HAL_RCC_OscConfig+0x2c4>)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002cd6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002cd8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002cdc:	641a      	str	r2, [r3, #64]	; 0x40
 8002cde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ce0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ce4:	9301      	str	r3, [sp, #4]
 8002ce6:	9b01      	ldr	r3, [sp, #4]
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8002ce8:	682b      	ldr	r3, [r5, #0]
 8002cea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cee:	602b      	str	r3, [r5, #0]
    
    /* Wait for Backup domain Write protection enable */
    tickstart = HAL_GetTick();
 8002cf0:	f000 ff92 	bl	8003c18 <HAL_GetTick>
 8002cf4:	4606      	mov	r6, r0
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002cf6:	682b      	ldr	r3, [r5, #0]
 8002cf8:	05da      	lsls	r2, r3, #23
 8002cfa:	d510      	bpl.n	8002d1e <HAL_RCC_OscConfig+0x1c2>
        return HAL_TIMEOUT;
      }      
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002cfc:	4b49      	ldr	r3, [pc, #292]	; (8002e24 <HAL_RCC_OscConfig+0x2c8>)
 8002cfe:	7a22      	ldrb	r2, [r4, #8]
 8002d00:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002d02:	68a3      	ldr	r3, [r4, #8]
 8002d04:	b1bb      	cbz	r3, 8002d36 <HAL_RCC_OscConfig+0x1da>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d06:	f000 ff87 	bl	8003c18 <HAL_GetTick>
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d0a:	4d41      	ldr	r5, [pc, #260]	; (8002e10 <HAL_RCC_OscConfig+0x2b4>)
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d0c:	4606      	mov	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d0e:	f241 3788 	movw	r7, #5000	; 0x1388
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d12:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002d14:	079b      	lsls	r3, r3, #30
 8002d16:	d508      	bpl.n	8002d2a <HAL_RCC_OscConfig+0x1ce>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d18:	69a2      	ldr	r2, [r4, #24]
 8002d1a:	b9da      	cbnz	r2, 8002d54 <HAL_RCC_OscConfig+0x1f8>
 8002d1c:	e059      	b.n	8002dd2 <HAL_RCC_OscConfig+0x276>
    /* Wait for Backup domain Write protection enable */
    tickstart = HAL_GetTick();
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8002d1e:	f000 ff7b 	bl	8003c18 <HAL_GetTick>
 8002d22:	1b80      	subs	r0, r0, r6
 8002d24:	2802      	cmp	r0, #2
 8002d26:	d9e6      	bls.n	8002cf6 <HAL_RCC_OscConfig+0x19a>
 8002d28:	e74a      	b.n	8002bc0 <HAL_RCC_OscConfig+0x64>
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d2a:	f000 ff75 	bl	8003c18 <HAL_GetTick>
 8002d2e:	1b80      	subs	r0, r0, r6
 8002d30:	42b8      	cmp	r0, r7
 8002d32:	d9ee      	bls.n	8002d12 <HAL_RCC_OscConfig+0x1b6>
 8002d34:	e744      	b.n	8002bc0 <HAL_RCC_OscConfig+0x64>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d36:	f000 ff6f 	bl	8003c18 <HAL_GetTick>
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d3a:	4d35      	ldr	r5, [pc, #212]	; (8002e10 <HAL_RCC_OscConfig+0x2b4>)
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d3c:	4606      	mov	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d3e:	f241 3788 	movw	r7, #5000	; 0x1388
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d42:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002d44:	0798      	lsls	r0, r3, #30
 8002d46:	d5e7      	bpl.n	8002d18 <HAL_RCC_OscConfig+0x1bc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d48:	f000 ff66 	bl	8003c18 <HAL_GetTick>
 8002d4c:	1b80      	subs	r0, r0, r6
 8002d4e:	42b8      	cmp	r0, r7
 8002d50:	d9f7      	bls.n	8002d42 <HAL_RCC_OscConfig+0x1e6>
 8002d52:	e735      	b.n	8002bc0 <HAL_RCC_OscConfig+0x64>
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002d54:	4d2e      	ldr	r5, [pc, #184]	; (8002e10 <HAL_RCC_OscConfig+0x2b4>)
 8002d56:	68ab      	ldr	r3, [r5, #8]
 8002d58:	f003 030c 	and.w	r3, r3, #12
 8002d5c:	2b08      	cmp	r3, #8
 8002d5e:	f43f af1c 	beq.w	8002b9a <HAL_RCC_OscConfig+0x3e>
 8002d62:	4e31      	ldr	r6, [pc, #196]	; (8002e28 <HAL_RCC_OscConfig+0x2cc>)
 8002d64:	2300      	movs	r3, #0
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d66:	2a02      	cmp	r2, #2
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d68:	6033      	str	r3, [r6, #0]
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d6a:	d141      	bne.n	8002df0 <HAL_RCC_OscConfig+0x294>
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d6c:	f000 ff54 	bl	8003c18 <HAL_GetTick>
 8002d70:	4680      	mov	r8, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d72:	682b      	ldr	r3, [r5, #0]
 8002d74:	4f26      	ldr	r7, [pc, #152]	; (8002e10 <HAL_RCC_OscConfig+0x2b4>)
 8002d76:	0199      	lsls	r1, r3, #6
 8002d78:	d42d      	bmi.n	8002dd6 <HAL_RCC_OscConfig+0x27a>
 8002d7a:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 8002d7e:	fa92 f2a2 	rbit	r2, r2
 8002d82:	f44f 3340 	mov.w	r3, #196608	; 0x30000
            return HAL_TIMEOUT;
          }
        }        

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002d86:	fab2 fe82 	clz	lr, r2
 8002d8a:	fa93 f3a3 	rbit	r3, r3
 8002d8e:	f04f 6270 	mov.w	r2, #251658240	; 0xf000000
 8002d92:	fab3 f583 	clz	r5, r3
 8002d96:	fa92 f2a2 	rbit	r2, r2
 8002d9a:	69e0      	ldr	r0, [r4, #28]
 8002d9c:	6a23      	ldr	r3, [r4, #32]
 8002d9e:	fab2 f182 	clz	r1, r2
 8002da2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002da4:	4303      	orrs	r3, r0
 8002da6:	fa02 f20e 	lsl.w	r2, r2, lr
 8002daa:	ea43 0002 	orr.w	r0, r3, r2
 8002dae:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002db0:	085a      	lsrs	r2, r3, #1
 8002db2:	3a01      	subs	r2, #1
 8002db4:	fa02 f305 	lsl.w	r3, r2, r5
 8002db8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002dba:	4303      	orrs	r3, r0
 8002dbc:	408a      	lsls	r2, r1
 8002dbe:	4313      	orrs	r3, r2
 8002dc0:	607b      	str	r3, [r7, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << POSITION_VAL(RCC_PLLCFGR_PLLN))             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << POSITION_VAL(RCC_PLLCFGR_PLLP)) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << POSITION_VAL(RCC_PLLCFGR_PLLQ))));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	6033      	str	r3, [r6, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dc6:	f000 ff27 	bl	8003c18 <HAL_GetTick>
 8002dca:	4604      	mov	r4, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	019a      	lsls	r2, r3, #6
 8002dd0:	d508      	bpl.n	8002de4 <HAL_RCC_OscConfig+0x288>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8002dd2:	2000      	movs	r0, #0
 8002dd4:	e018      	b.n	8002e08 <HAL_RCC_OscConfig+0x2ac>
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002dd6:	f000 ff1f 	bl	8003c18 <HAL_GetTick>
 8002dda:	ebc8 0000 	rsb	r0, r8, r0
 8002dde:	2802      	cmp	r0, #2
 8002de0:	d9c7      	bls.n	8002d72 <HAL_RCC_OscConfig+0x216>
 8002de2:	e6ed      	b.n	8002bc0 <HAL_RCC_OscConfig+0x64>
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002de4:	f000 ff18 	bl	8003c18 <HAL_GetTick>
 8002de8:	1b00      	subs	r0, r0, r4
 8002dea:	2802      	cmp	r0, #2
 8002dec:	d9ee      	bls.n	8002dcc <HAL_RCC_OscConfig+0x270>
 8002dee:	e6e7      	b.n	8002bc0 <HAL_RCC_OscConfig+0x64>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002df0:	f000 ff12 	bl	8003c18 <HAL_GetTick>
 8002df4:	4604      	mov	r4, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002df6:	682b      	ldr	r3, [r5, #0]
 8002df8:	019b      	lsls	r3, r3, #6
 8002dfa:	d5ea      	bpl.n	8002dd2 <HAL_RCC_OscConfig+0x276>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002dfc:	f000 ff0c 	bl	8003c18 <HAL_GetTick>
 8002e00:	1b00      	subs	r0, r0, r4
 8002e02:	2802      	cmp	r0, #2
 8002e04:	d9f7      	bls.n	8002df6 <HAL_RCC_OscConfig+0x29a>
 8002e06:	e6db      	b.n	8002bc0 <HAL_RCC_OscConfig+0x64>
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 8002e08:	b002      	add	sp, #8
 8002e0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002e0e:	bf00      	nop
 8002e10:	40023800 	.word	0x40023800
 8002e14:	40023802 	.word	0x40023802
 8002e18:	42470000 	.word	0x42470000
 8002e1c:	42470e80 	.word	0x42470e80
 8002e20:	40007000 	.word	0x40007000
 8002e24:	40023870 	.word	0x40023870
 8002e28:	42470060 	.word	0x42470060

08002e2c <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002e2c:	491b      	ldr	r1, [pc, #108]	; (8002e9c <HAL_RCC_GetSysClockFreq+0x70>)
 8002e2e:	688b      	ldr	r3, [r1, #8]
 8002e30:	f003 030c 	and.w	r3, r3, #12
 8002e34:	2b04      	cmp	r3, #4
 8002e36:	d02c      	beq.n	8002e92 <HAL_RCC_GetSysClockFreq+0x66>
 8002e38:	2b08      	cmp	r3, #8
 8002e3a:	d12c      	bne.n	8002e96 <HAL_RCC_GetSysClockFreq+0x6a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002e3c:	6848      	ldr	r0, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002e3e:	684b      	ldr	r3, [r1, #4]
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002e40:	f000 003f 	and.w	r0, r0, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002e44:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8002e48:	f647 72c0 	movw	r2, #32704	; 0x7fc0
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8002e4c:	684b      	ldr	r3, [r1, #4]
 8002e4e:	fa92 f2a2 	rbit	r2, r2
 8002e52:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8002e56:	fab2 f282 	clz	r2, r2
 8002e5a:	ea01 0103 	and.w	r1, r1, r3
 8002e5e:	fa21 f102 	lsr.w	r1, r1, r2
 8002e62:	bf14      	ite	ne
 8002e64:	4a0e      	ldrne	r2, [pc, #56]	; (8002ea0 <HAL_RCC_GetSysClockFreq+0x74>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 8002e66:	4a0f      	ldreq	r2, [pc, #60]	; (8002ea4 <HAL_RCC_GetSysClockFreq+0x78>)
 8002e68:	fbb2 f0f0 	udiv	r0, r2, r0
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 8002e6c:	4a0b      	ldr	r2, [pc, #44]	; (8002e9c <HAL_RCC_GetSysClockFreq+0x70>)
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 8002e6e:	fb00 f301 	mul.w	r3, r0, r1
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 8002e72:	6852      	ldr	r2, [r2, #4]
 8002e74:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 8002e78:	fa90 f0a0 	rbit	r0, r0
      
      sysclockfreq = pllvco/pllp;
 8002e7c:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 8002e80:	fab0 f080 	clz	r0, r0
      
      sysclockfreq = pllvco/pllp;
 8002e84:	fa22 f000 	lsr.w	r0, r2, r0
 8002e88:	3001      	adds	r0, #1
 8002e8a:	0040      	lsls	r0, r0, #1
 8002e8c:	fbb3 f0f0 	udiv	r0, r3, r0
 8002e90:	4770      	bx	lr
      sysclockfreq = HSI_VALUE;
       break;
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002e92:	4803      	ldr	r0, [pc, #12]	; (8002ea0 <HAL_RCC_GetSysClockFreq+0x74>)
 8002e94:	4770      	bx	lr
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002e96:	4803      	ldr	r0, [pc, #12]	; (8002ea4 <HAL_RCC_GetSysClockFreq+0x78>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002e98:	4770      	bx	lr
 8002e9a:	bf00      	nop
 8002e9c:	40023800 	.word	0x40023800
 8002ea0:	017d7840 	.word	0x017d7840
 8002ea4:	00f42400 	.word	0x00f42400

08002ea8 <HAL_RCC_ClockConfig>:
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002ea8:	4b55      	ldr	r3, [pc, #340]	; (8003000 <HAL_RCC_ClockConfig+0x158>)
 8002eaa:	681a      	ldr	r2, [r3, #0]
 8002eac:	f002 020f 	and.w	r2, r2, #15
 8002eb0:	428a      	cmp	r2, r1
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002eb2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002eb6:	4605      	mov	r5, r0
 8002eb8:	460e      	mov	r6, r1
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002eba:	d30a      	bcc.n	8002ed2 <HAL_RCC_ClockConfig+0x2a>
      return HAL_ERROR;
    }
  }
 
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ebc:	6829      	ldr	r1, [r5, #0]
 8002ebe:	0788      	lsls	r0, r1, #30
 8002ec0:	d511      	bpl.n	8002ee6 <HAL_RCC_ClockConfig+0x3e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ec2:	4850      	ldr	r0, [pc, #320]	; (8003004 <HAL_RCC_ClockConfig+0x15c>)
 8002ec4:	6883      	ldr	r3, [r0, #8]
 8002ec6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002eca:	68ab      	ldr	r3, [r5, #8]
 8002ecc:	4313      	orrs	r3, r2
 8002ece:	6083      	str	r3, [r0, #8]
 8002ed0:	e009      	b.n	8002ee6 <HAL_RCC_ClockConfig+0x3e>
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ed2:	b2ca      	uxtb	r2, r1
 8002ed4:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f003 030f 	and.w	r3, r3, #15
 8002edc:	4299      	cmp	r1, r3
 8002ede:	d0ed      	beq.n	8002ebc <HAL_RCC_ClockConfig+0x14>
    {
      return HAL_ERROR;
 8002ee0:	2001      	movs	r0, #1
 8002ee2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }
  
  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ee6:	07c9      	lsls	r1, r1, #31
 8002ee8:	d406      	bmi.n	8002ef8 <HAL_RCC_ClockConfig+0x50>
      }
    }
  }    
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8002eea:	4b45      	ldr	r3, [pc, #276]	; (8003000 <HAL_RCC_ClockConfig+0x158>)
 8002eec:	681a      	ldr	r2, [r3, #0]
 8002eee:	f002 020f 	and.w	r2, r2, #15
 8002ef2:	4296      	cmp	r6, r2
 8002ef4:	d351      	bcc.n	8002f9a <HAL_RCC_ClockConfig+0xf2>
 8002ef6:	e057      	b.n	8002fa8 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ef8:	686b      	ldr	r3, [r5, #4]
 8002efa:	4a42      	ldr	r2, [pc, #264]	; (8003004 <HAL_RCC_ClockConfig+0x15c>)
 8002efc:	2b01      	cmp	r3, #1
 8002efe:	d103      	bne.n	8002f08 <HAL_RCC_ClockConfig+0x60>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f00:	6812      	ldr	r2, [r2, #0]
 8002f02:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8002f06:	e008      	b.n	8002f1a <HAL_RCC_ClockConfig+0x72>
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 8002f08:	1e99      	subs	r1, r3, #2
 8002f0a:	2901      	cmp	r1, #1
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f0c:	6812      	ldr	r2, [r2, #0]
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 8002f0e:	d802      	bhi.n	8002f16 <HAL_RCC_ClockConfig+0x6e>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f10:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8002f14:	e001      	b.n	8002f1a <HAL_RCC_ClockConfig+0x72>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f16:	f012 0f02 	tst.w	r2, #2
 8002f1a:	d0e1      	beq.n	8002ee0 <HAL_RCC_ClockConfig+0x38>
      {
        return HAL_ERROR;
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f1c:	4c39      	ldr	r4, [pc, #228]	; (8003004 <HAL_RCC_ClockConfig+0x15c>)
 8002f1e:	68a2      	ldr	r2, [r4, #8]
 8002f20:	f022 0203 	bic.w	r2, r2, #3
 8002f24:	4313      	orrs	r3, r2
 8002f26:	60a3      	str	r3, [r4, #8]
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f28:	f000 fe76 	bl	8003c18 <HAL_GetTick>
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f2c:	686b      	ldr	r3, [r5, #4]
 8002f2e:	2b01      	cmp	r3, #1
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f30:	4607      	mov	r7, r0
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f32:	f241 3888 	movw	r8, #5000	; 0x1388
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f36:	d10c      	bne.n	8002f52 <HAL_RCC_ClockConfig+0xaa>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002f38:	68a3      	ldr	r3, [r4, #8]
 8002f3a:	f003 030c 	and.w	r3, r3, #12
 8002f3e:	2b04      	cmp	r3, #4
 8002f40:	d0d3      	beq.n	8002eea <HAL_RCC_ClockConfig+0x42>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f42:	f000 fe69 	bl	8003c18 <HAL_GetTick>
 8002f46:	1bc0      	subs	r0, r0, r7
 8002f48:	4540      	cmp	r0, r8
 8002f4a:	d9f5      	bls.n	8002f38 <HAL_RCC_ClockConfig+0x90>
        {
          return HAL_TIMEOUT;
 8002f4c:	2003      	movs	r0, #3
 8002f4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f52:	2b02      	cmp	r3, #2
 8002f54:	d10a      	bne.n	8002f6c <HAL_RCC_ClockConfig+0xc4>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f56:	68a3      	ldr	r3, [r4, #8]
 8002f58:	f003 030c 	and.w	r3, r3, #12
 8002f5c:	2b08      	cmp	r3, #8
 8002f5e:	d0c4      	beq.n	8002eea <HAL_RCC_ClockConfig+0x42>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f60:	f000 fe5a 	bl	8003c18 <HAL_GetTick>
 8002f64:	1bc0      	subs	r0, r0, r7
 8002f66:	4540      	cmp	r0, r8
 8002f68:	d9f5      	bls.n	8002f56 <HAL_RCC_ClockConfig+0xae>
 8002f6a:	e7ef      	b.n	8002f4c <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_TIMEOUT;
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)
 8002f6c:	2b03      	cmp	r3, #3
 8002f6e:	d10f      	bne.n	8002f90 <HAL_RCC_ClockConfig+0xe8>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 8002f70:	68a3      	ldr	r3, [r4, #8]
 8002f72:	f003 030c 	and.w	r3, r3, #12
 8002f76:	2b0c      	cmp	r3, #12
 8002f78:	d0b7      	beq.n	8002eea <HAL_RCC_ClockConfig+0x42>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f7a:	f000 fe4d 	bl	8003c18 <HAL_GetTick>
 8002f7e:	1bc0      	subs	r0, r0, r7
 8002f80:	4540      	cmp	r0, r8
 8002f82:	d9f5      	bls.n	8002f70 <HAL_RCC_ClockConfig+0xc8>
 8002f84:	e7e2      	b.n	8002f4c <HAL_RCC_ClockConfig+0xa4>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f86:	f000 fe47 	bl	8003c18 <HAL_GetTick>
 8002f8a:	1bc0      	subs	r0, r0, r7
 8002f8c:	4540      	cmp	r0, r8
 8002f8e:	d8dd      	bhi.n	8002f4c <HAL_RCC_ClockConfig+0xa4>
        }
      }
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002f90:	68a3      	ldr	r3, [r4, #8]
 8002f92:	f013 0f0c 	tst.w	r3, #12
 8002f96:	d1f6      	bne.n	8002f86 <HAL_RCC_ClockConfig+0xde>
 8002f98:	e7a7      	b.n	8002eea <HAL_RCC_ClockConfig+0x42>
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
  { 
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f9a:	b2f2      	uxtb	r2, r6
 8002f9c:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f003 030f 	and.w	r3, r3, #15
 8002fa4:	429e      	cmp	r6, r3
 8002fa6:	d19b      	bne.n	8002ee0 <HAL_RCC_ClockConfig+0x38>
      return HAL_ERROR;
    }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fa8:	6829      	ldr	r1, [r5, #0]
 8002faa:	074a      	lsls	r2, r1, #29
 8002fac:	d506      	bpl.n	8002fbc <HAL_RCC_ClockConfig+0x114>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002fae:	4815      	ldr	r0, [pc, #84]	; (8003004 <HAL_RCC_ClockConfig+0x15c>)
 8002fb0:	6883      	ldr	r3, [r0, #8]
 8002fb2:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002fb6:	68eb      	ldr	r3, [r5, #12]
 8002fb8:	4313      	orrs	r3, r2
 8002fba:	6083      	str	r3, [r0, #8]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fbc:	070b      	lsls	r3, r1, #28
 8002fbe:	d507      	bpl.n	8002fd0 <HAL_RCC_ClockConfig+0x128>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002fc0:	4a10      	ldr	r2, [pc, #64]	; (8003004 <HAL_RCC_ClockConfig+0x15c>)
 8002fc2:	6929      	ldr	r1, [r5, #16]
 8002fc4:	6893      	ldr	r3, [r2, #8]
 8002fc6:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002fca:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002fce:	6093      	str	r3, [r2, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8002fd0:	f7ff ff2c 	bl	8002e2c <HAL_RCC_GetSysClockFreq>
 8002fd4:	4b0b      	ldr	r3, [pc, #44]	; (8003004 <HAL_RCC_ClockConfig+0x15c>)
 8002fd6:	22f0      	movs	r2, #240	; 0xf0
 8002fd8:	689b      	ldr	r3, [r3, #8]
 8002fda:	fa92 f2a2 	rbit	r2, r2
 8002fde:	fab2 f282 	clz	r2, r2
 8002fe2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002fe6:	40d3      	lsrs	r3, r2
 8002fe8:	4a07      	ldr	r2, [pc, #28]	; (8003008 <HAL_RCC_ClockConfig+0x160>)
 8002fea:	5cd3      	ldrb	r3, [r2, r3]
 8002fec:	40d8      	lsrs	r0, r3
 8002fee:	4b07      	ldr	r3, [pc, #28]	; (800300c <HAL_RCC_ClockConfig+0x164>)
 8002ff0:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002ff2:	2000      	movs	r0, #0
 8002ff4:	f000 fdda 	bl	8003bac <HAL_InitTick>
  
  return HAL_OK;
 8002ff8:	2000      	movs	r0, #0
}
 8002ffa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002ffe:	bf00      	nop
 8003000:	40023c00 	.word	0x40023c00
 8003004:	40023800 	.word	0x40023800
 8003008:	08004642 	.word	0x08004642
 800300c:	20000164 	.word	0x20000164

08003010 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8003010:	4b01      	ldr	r3, [pc, #4]	; (8003018 <HAL_RCC_GetHCLKFreq+0x8>)
 8003012:	6818      	ldr	r0, [r3, #0]
 8003014:	4770      	bx	lr
 8003016:	bf00      	nop
 8003018:	20000164 	.word	0x20000164

0800301c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo: The number of Tx fifo
  * @param  size: Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800301c:	b570      	push	{r4, r5, r6, lr}
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top 
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */
  
  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800301e:	6804      	ldr	r4, [r0, #0]
 8003020:	6a60      	ldr	r0, [r4, #36]	; 0x24
  
  if(fifo == 0U)
 8003022:	b919      	cbnz	r1, 800302c <HAL_PCDEx_SetTxFiFo+0x10>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((uint32_t)size << 16U) | Tx_Offset);
 8003024:	ea40 4302 	orr.w	r3, r0, r2, lsl #16
 8003028:	62a3      	str	r3, [r4, #40]	; 0x28
 800302a:	e016      	b.n	800305a <HAL_PCDEx_SetTxFiFo+0x3e>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16U;
 800302c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    for (i = 0U; i < (fifo - 1U); i++)
 800302e:	2500      	movs	r5, #0
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((uint32_t)size << 16U) | Tx_Offset);
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16U;
 8003030:	eb00 4313 	add.w	r3, r0, r3, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 8003034:	1e4e      	subs	r6, r1, #1
 8003036:	b2e8      	uxtb	r0, r5
 8003038:	4286      	cmp	r6, r0
 800303a:	f105 0501 	add.w	r5, r5, #1
 800303e:	d906      	bls.n	800304e <HAL_PCDEx_SetTxFiFo+0x32>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16U);
 8003040:	3040      	adds	r0, #64	; 0x40
 8003042:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8003046:	6840      	ldr	r0, [r0, #4]
 8003048:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800304c:	e7f3      	b.n	8003036 <HAL_PCDEx_SetTxFiFo+0x1a>
    }
    
    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = (uint32_t)(((uint32_t)size << 16U) | Tx_Offset);        
 800304e:	313f      	adds	r1, #63	; 0x3f
 8003050:	eb04 0481 	add.w	r4, r4, r1, lsl #2
 8003054:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003058:	6063      	str	r3, [r4, #4]
  }
  
  return HAL_OK;
}
 800305a:	2000      	movs	r0, #0
 800305c:	bd70      	pop	{r4, r5, r6, pc}

0800305e <HAL_PCDEx_SetRxFiFo>:
  * @param  size: Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
  hpcd->Instance->GRXFSIZ = size;
 800305e:	6803      	ldr	r3, [r0, #0]
  
  return HAL_OK;
}
 8003060:	2000      	movs	r0, #0
  * @param  size: Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
  hpcd->Instance->GRXFSIZ = size;
 8003062:	6259      	str	r1, [r3, #36]	; 0x24
  
  return HAL_OK;
}
 8003064:	4770      	bx	lr

08003066 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{ 
 8003066:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t i = 0U;
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
 8003068:	4606      	mov	r6, r0
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{ 
 800306a:	b08b      	sub	sp, #44	; 0x2c
  uint32_t i = 0U;
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
 800306c:	2800      	cmp	r0, #0
 800306e:	d063      	beq.n	8003138 <HAL_PCD_Init+0xd2>
  }
  
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003070:	2303      	movs	r3, #3
  
  /* Init the low level hardware : GPIO, CLOCK, NVIC... */
  HAL_PCD_MspInit(hpcd);

  /* Disable the Interrupts */
 __HAL_PCD_DISABLE(hpcd);
 8003072:	4634      	mov	r4, r6
  }
  
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003074:	f880 3381 	strb.w	r3, [r0, #897]	; 0x381
  
  /* Init the low level hardware : GPIO, CLOCK, NVIC... */
  HAL_PCD_MspInit(hpcd);
 8003078:	f7fd f904 	bl	8000284 <HAL_PCD_MspInit>

  /* Disable the Interrupts */
 __HAL_PCD_DISABLE(hpcd);
 800307c:	f854 0b10 	ldr.w	r0, [r4], #16
 8003080:	f7ff f8d4 	bl	800222c <USB_DisableGlobalInt>
 
 /*Init the Core (common init.) */
 USB_CoreInit(hpcd->Instance, hpcd->Init);
 8003084:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003086:	466d      	mov	r5, sp
 8003088:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800308a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800308c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800308e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003092:	e885 0003 	stmia.w	r5, {r0, r1}
 8003096:	1d37      	adds	r7, r6, #4
 8003098:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 800309c:	6830      	ldr	r0, [r6, #0]
 800309e:	f7ff f889 	bl	80021b4 <USB_CoreInit>
 
 /* Force Device Mode*/
 USB_SetCurrentMode(hpcd->Instance , USB_OTG_DEVICE_MODE);
 80030a2:	2100      	movs	r1, #0
 80030a4:	6830      	ldr	r0, [r6, #0]
 80030a6:	f7ff f8c7 	bl	8002238 <USB_SetCurrentMode>
 
 /* Init endpoints structures */
 for (i = 0U; i < 15U; i++)
 80030aa:	2100      	movs	r1, #0
 80030ac:	4633      	mov	r3, r6
 
 /*Init the Core (common init.) */
 USB_CoreInit(hpcd->Instance, hpcd->Init);
 
 /* Force Device Mode*/
 USB_SetCurrentMode(hpcd->Instance , USB_OTG_DEVICE_MODE);
 80030ae:	4632      	mov	r2, r6
 80030b0:	f106 0410 	add.w	r4, r6, #16
 
 /* Init endpoints structures */
 for (i = 0U; i < 15U; i++)
 {
   /* Init ep structure */
   hpcd->IN_ep[i].is_in = 1U;
 80030b4:	2501      	movs	r5, #1
   hpcd->IN_ep[i].num = i;
   hpcd->IN_ep[i].tx_fifo_num = i;
   /* Control until ep is activated */
   hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80030b6:	4608      	mov	r0, r1
 /* Init endpoints structures */
 for (i = 0U; i < 15U; i++)
 {
   /* Init ep structure */
   hpcd->IN_ep[i].is_in = 1U;
   hpcd->IN_ep[i].num = i;
 80030b8:	f882 1038 	strb.w	r1, [r2, #56]	; 0x38
   hpcd->IN_ep[i].tx_fifo_num = i;
 80030bc:	87d1      	strh	r1, [r2, #62]	; 0x3e
 
 /* Force Device Mode*/
 USB_SetCurrentMode(hpcd->Instance , USB_OTG_DEVICE_MODE);
 
 /* Init endpoints structures */
 for (i = 0U; i < 15U; i++)
 80030be:	3101      	adds	r1, #1
 80030c0:	290f      	cmp	r1, #15
 {
   /* Init ep structure */
   hpcd->IN_ep[i].is_in = 1U;
 80030c2:	f882 5039 	strb.w	r5, [r2, #57]	; 0x39
   hpcd->IN_ep[i].num = i;
   hpcd->IN_ep[i].tx_fifo_num = i;
   /* Control until ep is activated */
   hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80030c6:	f882 003b 	strb.w	r0, [r2, #59]	; 0x3b
   hpcd->IN_ep[i].maxpacket = 0U;
 80030ca:	6410      	str	r0, [r2, #64]	; 0x40
   hpcd->IN_ep[i].xfer_buff = 0U;
 80030cc:	6450      	str	r0, [r2, #68]	; 0x44
   hpcd->IN_ep[i].xfer_len = 0U;
 80030ce:	64d0      	str	r0, [r2, #76]	; 0x4c
 80030d0:	f102 021c 	add.w	r2, r2, #28
 
 /* Force Device Mode*/
 USB_SetCurrentMode(hpcd->Instance , USB_OTG_DEVICE_MODE);
 
 /* Init endpoints structures */
 for (i = 0U; i < 15U; i++)
 80030d4:	d1f0      	bne.n	80030b8 <HAL_PCD_Init+0x52>
   hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
   hpcd->OUT_ep[i].maxpacket = 0U;
   hpcd->OUT_ep[i].xfer_buff = 0U;
   hpcd->OUT_ep[i].xfer_len = 0U;
   
   hpcd->Instance->DIEPTXF[i] = 0U;
 80030d6:	2200      	movs	r2, #0
 80030d8:	f8d6 e000 	ldr.w	lr, [r6]
   hpcd->IN_ep[i].xfer_len = 0U;
 }
 
 for (i = 0U; i < 15U; i++)
 {
   hpcd->OUT_ep[i].is_in = 0U;
 80030dc:	4611      	mov	r1, r2
   hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
   hpcd->OUT_ep[i].maxpacket = 0U;
   hpcd->OUT_ep[i].xfer_buff = 0U;
   hpcd->OUT_ep[i].xfer_len = 0U;
   
   hpcd->Instance->DIEPTXF[i] = 0U;
 80030de:	f102 0040 	add.w	r0, r2, #64	; 0x40
 }
 
 for (i = 0U; i < 15U; i++)
 {
   hpcd->OUT_ep[i].is_in = 0U;
   hpcd->OUT_ep[i].num = i;
 80030e2:	f883 21dc 	strb.w	r2, [r3, #476]	; 0x1dc
   hpcd->IN_ep[i].tx_fifo_num = i;
 80030e6:	87da      	strh	r2, [r3, #62]	; 0x3e
   hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
   hpcd->OUT_ep[i].maxpacket = 0U;
   hpcd->OUT_ep[i].xfer_buff = 0U;
   hpcd->OUT_ep[i].xfer_len = 0U;
   
   hpcd->Instance->DIEPTXF[i] = 0U;
 80030e8:	eb0e 0080 	add.w	r0, lr, r0, lsl #2
   hpcd->IN_ep[i].maxpacket = 0U;
   hpcd->IN_ep[i].xfer_buff = 0U;
   hpcd->IN_ep[i].xfer_len = 0U;
 }
 
 for (i = 0U; i < 15U; i++)
 80030ec:	3201      	adds	r2, #1
 80030ee:	2a0f      	cmp	r2, #15
 {
   hpcd->OUT_ep[i].is_in = 0U;
 80030f0:	f883 11dd 	strb.w	r1, [r3, #477]	; 0x1dd
   hpcd->OUT_ep[i].num = i;
   hpcd->IN_ep[i].tx_fifo_num = i;
   /* Control until ep is activated */
   hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80030f4:	f883 11df 	strb.w	r1, [r3, #479]	; 0x1df
   hpcd->OUT_ep[i].maxpacket = 0U;
 80030f8:	f8c3 11e4 	str.w	r1, [r3, #484]	; 0x1e4
   hpcd->OUT_ep[i].xfer_buff = 0U;
 80030fc:	f8c3 11e8 	str.w	r1, [r3, #488]	; 0x1e8
   hpcd->OUT_ep[i].xfer_len = 0U;
 8003100:	f8c3 11f0 	str.w	r1, [r3, #496]	; 0x1f0
   
   hpcd->Instance->DIEPTXF[i] = 0U;
 8003104:	6041      	str	r1, [r0, #4]
 8003106:	f103 031c 	add.w	r3, r3, #28
   hpcd->IN_ep[i].maxpacket = 0U;
   hpcd->IN_ep[i].xfer_buff = 0U;
   hpcd->IN_ep[i].xfer_len = 0U;
 }
 
 for (i = 0U; i < 15U; i++)
 800310a:	d1e8      	bne.n	80030de <HAL_PCD_Init+0x78>
   
   hpcd->Instance->DIEPTXF[i] = 0U;
 }
 
 /* Init Device */
 USB_DevInit(hpcd->Instance, hpcd->Init);
 800310c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800310e:	466d      	mov	r5, sp
 8003110:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003112:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003114:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003116:	e894 0003 	ldmia.w	r4, {r0, r1}
 800311a:	e885 0003 	stmia.w	r5, {r0, r1}
 800311e:	4670      	mov	r0, lr
 8003120:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8003124:	f7ff f89e 	bl	8002264 <USB_DevInit>
 
 hpcd->State= HAL_PCD_STATE_READY;
 8003128:	2301      	movs	r3, #1
 800312a:	f886 3381 	strb.w	r3, [r6, #897]	; 0x381
 {
   HAL_PCDEx_ActivateBCD(hpcd);
 }
#endif /* USB_OTG_GCCFG_BCDEN */
 
 USB_DevDisconnect (hpcd->Instance);  
 800312e:	6830      	ldr	r0, [r6, #0]
 8003130:	f7ff fc42 	bl	80029b8 <USB_DevDisconnect>
 return HAL_OK;
 8003134:	2000      	movs	r0, #0
 8003136:	e000      	b.n	800313a <HAL_PCD_Init+0xd4>
  uint32_t i = 0U;
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
  {
    return HAL_ERROR;
 8003138:	2001      	movs	r0, #1
 }
#endif /* USB_OTG_GCCFG_BCDEN */
 
 USB_DevDisconnect (hpcd->Instance);  
 return HAL_OK;
}
 800313a:	b00b      	add	sp, #44	; 0x2c
 800313c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800313e <HAL_PCD_Start>:
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{ 
  __HAL_LOCK(hpcd); 
 800313e:	f890 3380 	ldrb.w	r3, [r0, #896]	; 0x380
 8003142:	2b01      	cmp	r3, #1
  * @brief  Start The USB OTG Device.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{ 
 8003144:	b510      	push	{r4, lr}
 8003146:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd); 
 8003148:	d00c      	beq.n	8003164 <HAL_PCD_Start+0x26>
 800314a:	2301      	movs	r3, #1
 800314c:	f880 3380 	strb.w	r3, [r0, #896]	; 0x380
  USB_DevConnect (hpcd->Instance);  
 8003150:	6800      	ldr	r0, [r0, #0]
 8003152:	f7ff fc25 	bl	80029a0 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 8003156:	6820      	ldr	r0, [r4, #0]
 8003158:	f7ff f862 	bl	8002220 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd); 
 800315c:	2000      	movs	r0, #0
 800315e:	f884 0380 	strb.w	r0, [r4, #896]	; 0x380
  return HAL_OK;
 8003162:	bd10      	pop	{r4, pc}
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{ 
  __HAL_LOCK(hpcd); 
 8003164:	2002      	movs	r0, #2
  USB_DevConnect (hpcd->Instance);  
  __HAL_PCD_ENABLE(hpcd);
  __HAL_UNLOCK(hpcd); 
  return HAL_OK;
}
 8003166:	bd10      	pop	{r4, pc}

08003168 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800316c:	f8d0 a000 	ldr.w	sl, [r0]
  * @brief  Handles PCD interrupt request.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003170:	b087      	sub	sp, #28
 8003172:	4604      	mov	r4, r0
  uint32_t fifoemptymsk = 0U, temp = 0U;
  USB_OTG_EPTypeDef *ep;
  uint32_t hclk = 180000000;
  
  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003174:	4650      	mov	r0, sl
 8003176:	f7ff fc59 	bl	8002a2c <USB_GetMode>
 800317a:	2800      	cmp	r0, #0
 800317c:	f040 8277 	bne.w	800366e <HAL_PCD_IRQHandler+0x506>
  {    
    /* avoid spurious interrupt */
    if(__HAL_PCD_IS_INVALID_INTERRUPT(hpcd)) 
 8003180:	6820      	ldr	r0, [r4, #0]
 8003182:	f7ff fc25 	bl	80029d0 <USB_ReadInterrupts>
 8003186:	2800      	cmp	r0, #0
 8003188:	f000 8271 	beq.w	800366e <HAL_PCD_IRQHandler+0x506>
    {
      return;
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800318c:	6820      	ldr	r0, [r4, #0]
 800318e:	f7ff fc1f 	bl	80029d0 <USB_ReadInterrupts>
 8003192:	0785      	lsls	r5, r0, #30
    {
     /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003194:	bf48      	it	mi
 8003196:	6822      	ldrmi	r2, [r4, #0]
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003198:	6820      	ldr	r0, [r4, #0]
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
    {
     /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800319a:	bf42      	ittt	mi
 800319c:	6953      	ldrmi	r3, [r2, #20]
 800319e:	f003 0302 	andmi.w	r3, r3, #2
 80031a2:	6153      	strmi	r3, [r2, #20]
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80031a4:	f7ff fc14 	bl	80029d0 <USB_ReadInterrupts>
 80031a8:	f410 2000 	ands.w	r0, r0, #524288	; 0x80000
 80031ac:	d04a      	beq.n	8003244 <HAL_PCD_IRQHandler+0xdc>
    {
      epnum = 0U;
      
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80031ae:	6820      	ldr	r0, [r4, #0]
 80031b0:	f7ff fc12 	bl	80029d8 <USB_ReadDevAllOutEpInterrupt>
 80031b4:	f50a 6630 	add.w	r6, sl, #2816	; 0xb00
 80031b8:	4607      	mov	r7, r0
 80031ba:	46a1      	mov	r9, r4
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
    {
      epnum = 0U;
 80031bc:	2500      	movs	r5, #0
      
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
      
      while ( ep_intr )
 80031be:	2f00      	cmp	r7, #0
 80031c0:	d041      	beq.n	8003246 <HAL_PCD_IRQHandler+0xde>
      {
        if (ep_intr & 0x1U)
 80031c2:	07f8      	lsls	r0, r7, #31
 80031c4:	d538      	bpl.n	8003238 <HAL_PCD_IRQHandler+0xd0>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, epnum);
 80031c6:	fa5f fb85 	uxtb.w	fp, r5
 80031ca:	4659      	mov	r1, fp
 80031cc:	6820      	ldr	r0, [r4, #0]
 80031ce:	f7ff fc13 	bl	80029f8 <USB_ReadDevOutEPInterrupt>
          
          if(( epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80031d2:	f010 0f01 	tst.w	r0, #1
      
      while ( ep_intr )
      {
        if (ep_intr & 0x1U)
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, epnum);
 80031d6:	4680      	mov	r8, r0
          
          if(( epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80031d8:	d021      	beq.n	800321e <HAL_PCD_IRQHandler+0xb6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
            
            if(hpcd->Init.dma_enable == 1U)
 80031da:	6921      	ldr	r1, [r4, #16]
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, epnum);
          
          if(( epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80031dc:	2301      	movs	r3, #1
            
            if(hpcd->Init.dma_enable == 1U)
 80031de:	4299      	cmp	r1, r3
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, epnum);
          
          if(( epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80031e0:	60b3      	str	r3, [r6, #8]
            
            if(hpcd->Init.dma_enable == 1U)
 80031e2:	d10c      	bne.n	80031fe <HAL_PCD_IRQHandler+0x96>
            {
              hpcd->OUT_ep[epnum].xfer_count = hpcd->OUT_ep[epnum].maxpacket- (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ); 
 80031e4:	6931      	ldr	r1, [r6, #16]
 80031e6:	f8d9 01e4 	ldr.w	r0, [r9, #484]	; 0x1e4
 80031ea:	f3c1 0112 	ubfx	r1, r1, #0, #19
 80031ee:	1a41      	subs	r1, r0, r1
 80031f0:	f8c9 11f4 	str.w	r1, [r9, #500]	; 0x1f4
              hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;            
 80031f4:	f8d9 11e8 	ldr.w	r1, [r9, #488]	; 0x1e8
 80031f8:	4408      	add	r0, r1
 80031fa:	f8c9 01e8 	str.w	r0, [r9, #488]	; 0x1e8
            }
            
            HAL_PCD_DataOutStageCallback(hpcd, epnum);
 80031fe:	4659      	mov	r1, fp
 8003200:	4620      	mov	r0, r4
 8003202:	f7fd f877 	bl	80002f4 <HAL_PCD_DataOutStageCallback>
            if(hpcd->Init.dma_enable == 1U)
 8003206:	6921      	ldr	r1, [r4, #16]
 8003208:	2901      	cmp	r1, #1
 800320a:	d108      	bne.n	800321e <HAL_PCD_IRQHandler+0xb6>
            {
              if((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800320c:	b93d      	cbnz	r5, 800321e <HAL_PCD_IRQHandler+0xb6>
 800320e:	f8d4 21f0 	ldr.w	r2, [r4, #496]	; 0x1f0
 8003212:	b922      	cbnz	r2, 800321e <HAL_PCD_IRQHandler+0xb6>
              {
                 /* this is ZLP, so prepare EP0 for next setup */
                USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003214:	f504 7261 	add.w	r2, r4, #900	; 0x384
 8003218:	6820      	ldr	r0, [r4, #0]
 800321a:	f7ff fc26 	bl	8002a6a <USB_EP0_OutStart>
              }              
            }
          }
          
          if(( epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800321e:	f018 0f08 	tst.w	r8, #8
 8003222:	d004      	beq.n	800322e <HAL_PCD_IRQHandler+0xc6>
          {
            /* Inform the upper layer that a setup packet is available */
            HAL_PCD_SetupStageCallback(hpcd);
 8003224:	4620      	mov	r0, r4
 8003226:	f7fd f85f 	bl	80002e8 <HAL_PCD_SetupStageCallback>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800322a:	2308      	movs	r3, #8
 800322c:	60b3      	str	r3, [r6, #8]
          }
          
          if(( epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800322e:	f018 0f10 	tst.w	r8, #16
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003232:	bf1c      	itt	ne
 8003234:	2310      	movne	r3, #16
 8003236:	60b3      	strne	r3, [r6, #8]
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
          }
#endif /* USB_OTG_DOEPINT_OTEPSPR */
        }
        epnum++;
 8003238:	3501      	adds	r5, #1
        ep_intr >>= 1U;
 800323a:	087f      	lsrs	r7, r7, #1
 800323c:	3620      	adds	r6, #32
 800323e:	f109 091c 	add.w	r9, r9, #28
 8003242:	e7bc      	b.n	80031be <HAL_PCD_IRQHandler+0x56>
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
  uint32_t i = 0U, ep_intr = 0U, epint = 0U, epnum = 0U;
 8003244:	4605      	mov	r5, r0
        epnum++;
        ep_intr >>= 1U;
      }
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003246:	6820      	ldr	r0, [r4, #0]
 8003248:	f7ff fbc2 	bl	80029d0 <USB_ReadInterrupts>
 800324c:	0341      	lsls	r1, r0, #13
 800324e:	f140 809b 	bpl.w	8003388 <HAL_PCD_IRQHandler+0x220>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003252:	6820      	ldr	r0, [r4, #0]
 8003254:	f7ff fbc8 	bl	80029e8 <USB_ReadDevAllInEpInterrupt>
 8003258:	4626      	mov	r6, r4
 800325a:	9003      	str	r0, [sp, #12]
 800325c:	f50a 6810 	add.w	r8, sl, #2304	; 0x900
      
      epnum = 0U;
 8003260:	2500      	movs	r5, #0
      
      while ( ep_intr )
 8003262:	9b03      	ldr	r3, [sp, #12]
 8003264:	2b00      	cmp	r3, #0
 8003266:	f000 808f 	beq.w	8003388 <HAL_PCD_IRQHandler+0x220>
      {
        if (ep_intr & 0x1U) /* In ITR */
 800326a:	9b03      	ldr	r3, [sp, #12]
 800326c:	07da      	lsls	r2, r3, #31
 800326e:	f140 8083 	bpl.w	8003378 <HAL_PCD_IRQHandler+0x210>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, epnum);
 8003272:	fa5f f985 	uxtb.w	r9, r5
 8003276:	4649      	mov	r1, r9
 8003278:	6820      	ldr	r0, [r4, #0]
 800327a:	f7ff fbc7 	bl	8002a0c <USB_ReadDevInEPInterrupt>

           if(( epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800327e:	07c3      	lsls	r3, r0, #31
      
      while ( ep_intr )
      {
        if (ep_intr & 0x1U) /* In ITR */
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, epnum);
 8003280:	4607      	mov	r7, r0

           if(( epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003282:	d520      	bpl.n	80032c6 <HAL_PCD_IRQHandler+0x15e>
          {
            fifoemptymsk = 0x1U << epnum;
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003284:	f8da 3834 	ldr.w	r3, [sl, #2100]	; 0x834
 8003288:	2101      	movs	r1, #1
 800328a:	40a9      	lsls	r1, r5
 800328c:	ea23 0301 	bic.w	r3, r3, r1
 8003290:	f8ca 3834 	str.w	r3, [sl, #2100]	; 0x834
            
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003294:	2301      	movs	r3, #1
 8003296:	f8c8 3008 	str.w	r3, [r8, #8]
            
            if (hpcd->Init.dma_enable == 1U)
 800329a:	6923      	ldr	r3, [r4, #16]
 800329c:	2b01      	cmp	r3, #1
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket; 
 800329e:	bf01      	itttt	eq
 80032a0:	6c72      	ldreq	r2, [r6, #68]	; 0x44
 80032a2:	6c33      	ldreq	r3, [r6, #64]	; 0x40
 80032a4:	189b      	addeq	r3, r3, r2
 80032a6:	6473      	streq	r3, [r6, #68]	; 0x44
            }
                                      
            HAL_PCD_DataInStageCallback(hpcd, epnum);
 80032a8:	4649      	mov	r1, r9
 80032aa:	4620      	mov	r0, r4
 80032ac:	f7fd f82b 	bl	8000306 <HAL_PCD_DataInStageCallback>

            if (hpcd->Init.dma_enable == 1U)
 80032b0:	6921      	ldr	r1, [r4, #16]
 80032b2:	2901      	cmp	r1, #1
 80032b4:	d107      	bne.n	80032c6 <HAL_PCD_IRQHandler+0x15e>
            {
              /* this is ZLP, so prepare EP0 for next setup */
              if((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80032b6:	b935      	cbnz	r5, 80032c6 <HAL_PCD_IRQHandler+0x15e>
 80032b8:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80032ba:	b923      	cbnz	r3, 80032c6 <HAL_PCD_IRQHandler+0x15e>
              {
                /* prepare to rx more setup packets */
                USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80032bc:	f504 7261 	add.w	r2, r4, #900	; 0x384
 80032c0:	6820      	ldr	r0, [r4, #0]
 80032c2:	f7ff fbd2 	bl	8002a6a <USB_EP0_OutStart>
              }
            }           
          }
           if(( epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80032c6:	0738      	lsls	r0, r7, #28
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80032c8:	bf44      	itt	mi
 80032ca:	2308      	movmi	r3, #8
 80032cc:	f8c8 3008 	strmi.w	r3, [r8, #8]
          }
          if(( epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80032d0:	06f9      	lsls	r1, r7, #27
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80032d2:	bf44      	itt	mi
 80032d4:	2310      	movmi	r3, #16
 80032d6:	f8c8 3008 	strmi.w	r3, [r8, #8]
          }
          if(( epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80032da:	067a      	lsls	r2, r7, #25
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80032dc:	bf44      	itt	mi
 80032de:	2340      	movmi	r3, #64	; 0x40
 80032e0:	f8c8 3008 	strmi.w	r3, [r8, #8]
          }
          if(( epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80032e4:	07bb      	lsls	r3, r7, #30
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80032e6:	bf44      	itt	mi
 80032e8:	2302      	movmi	r3, #2
 80032ea:	f8c8 3008 	strmi.w	r3, [r8, #8]
          }       
          if(( epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80032ee:	063f      	lsls	r7, r7, #24
 80032f0:	d542      	bpl.n	8003378 <HAL_PCD_IRQHandler+0x210>
  * @param  epnum : endpoint number   
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;  
 80032f2:	6823      	ldr	r3, [r4, #0]
 80032f4:	9304      	str	r3, [sp, #16]
  int32_t len = 0U;
  uint32_t len32b;
  uint32_t fifoemptymsk = 0U;

  ep = &hpcd->IN_ep[epnum];
  len = ep->xfer_len - ep->xfer_count;
 80032f6:	6d37      	ldr	r7, [r6, #80]	; 0x50
 80032f8:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
 80032fa:	1bdb      	subs	r3, r3, r7
  
  if (len > ep->maxpacket)
 80032fc:	6c37      	ldr	r7, [r6, #64]	; 0x40
  int32_t len = 0U;
  uint32_t len32b;
  uint32_t fifoemptymsk = 0U;

  ep = &hpcd->IN_ep[epnum];
  len = ep->xfer_len - ep->xfer_count;
 80032fe:	429f      	cmp	r7, r3
 8003300:	bf28      	it	cs
 8003302:	461f      	movcs	r7, r3
  }
  
  
  len32b = (len + 3U) / 4U;
 
  while  ( (USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b &&
 8003304:	9b04      	ldr	r3, [sp, #16]
 8003306:	f503 6310 	add.w	r3, r3, #2304	; 0x900
  {
    len = ep->maxpacket;
  }
  
  
  len32b = (len + 3U) / 4U;
 800330a:	f107 0b03 	add.w	fp, r7, #3
 
  while  ( (USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b &&
 800330e:	eb03 1345 	add.w	r3, r3, r5, lsl #5
  {
    len = ep->maxpacket;
  }
  
  
  len32b = (len + 3U) / 4U;
 8003312:	ea4f 0b9b 	mov.w	fp, fp, lsr #2
 
  while  ( (USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b &&
 8003316:	9305      	str	r3, [sp, #20]
 8003318:	9b05      	ldr	r3, [sp, #20]
 800331a:	699b      	ldr	r3, [r3, #24]
 800331c:	b29b      	uxth	r3, r3
 800331e:	455b      	cmp	r3, fp
 8003320:	d80c      	bhi.n	800333c <HAL_PCD_IRQHandler+0x1d4>
    
    ep->xfer_buff  += len;
    ep->xfer_count += len;
  }
  
  if(len <= 0U)
 8003322:	bb4f      	cbnz	r7, 8003378 <HAL_PCD_IRQHandler+0x210>
  {
    fifoemptymsk = 0x1U << epnum;
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003324:	9b04      	ldr	r3, [sp, #16]
 8003326:	2201      	movs	r2, #1
 8003328:	f503 6900 	add.w	r9, r3, #2048	; 0x800
 800332c:	f8d3 3834 	ldr.w	r3, [r3, #2100]	; 0x834
 8003330:	40aa      	lsls	r2, r5
 8003332:	ea23 0302 	bic.w	r3, r3, r2
 8003336:	f8c9 3034 	str.w	r3, [r9, #52]	; 0x34
 800333a:	e01d      	b.n	8003378 <HAL_PCD_IRQHandler+0x210>
  
  
  len32b = (len + 3U) / 4U;
 
  while  ( (USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b &&
          ep->xfer_count < ep->xfer_len &&
 800333c:	6d32      	ldr	r2, [r6, #80]	; 0x50
 800333e:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
  }
  
  
  len32b = (len + 3U) / 4U;
 
  while  ( (USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b &&
 8003340:	4293      	cmp	r3, r2
 8003342:	d9ee      	bls.n	8003322 <HAL_PCD_IRQHandler+0x1ba>
          ep->xfer_count < ep->xfer_len &&
 8003344:	2b00      	cmp	r3, #0
 8003346:	d0ec      	beq.n	8003322 <HAL_PCD_IRQHandler+0x1ba>
            ep->xfer_len != 0U)
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
    
    if (len > ep->maxpacket)
 8003348:	6c37      	ldr	r7, [r6, #64]	; 0x40
    {
      len = ep->maxpacket;
    }
    len32b = (len + 3U) / 4U;
    
    USB_WritePacket(USBx, ep->xfer_buff, epnum, len, hpcd->Init.dma_enable); 
 800334a:	9804      	ldr	r0, [sp, #16]
  while  ( (USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b &&
          ep->xfer_count < ep->xfer_len &&
            ep->xfer_len != 0U)
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800334c:	1a9b      	subs	r3, r3, r2
 800334e:	429f      	cmp	r7, r3
 8003350:	bf28      	it	cs
 8003352:	461f      	movcs	r7, r3
    {
      len = ep->maxpacket;
    }
    len32b = (len + 3U) / 4U;
    
    USB_WritePacket(USBx, ep->xfer_buff, epnum, len, hpcd->Init.dma_enable); 
 8003354:	7c23      	ldrb	r3, [r4, #16]
 8003356:	9300      	str	r3, [sp, #0]
 8003358:	464a      	mov	r2, r9
 800335a:	b2bb      	uxth	r3, r7
 800335c:	6c71      	ldr	r1, [r6, #68]	; 0x44
 800335e:	f7ff fa9d 	bl	800289c <USB_WritePacket>
    
    ep->xfer_buff  += len;
 8003362:	6c73      	ldr	r3, [r6, #68]	; 0x44
 8003364:	443b      	add	r3, r7
 8003366:	6473      	str	r3, [r6, #68]	; 0x44
    ep->xfer_count += len;
 8003368:	6d33      	ldr	r3, [r6, #80]	; 0x50
    
    if (len > ep->maxpacket)
    {
      len = ep->maxpacket;
    }
    len32b = (len + 3U) / 4U;
 800336a:	f107 0b03 	add.w	fp, r7, #3
    
    USB_WritePacket(USBx, ep->xfer_buff, epnum, len, hpcd->Init.dma_enable); 
    
    ep->xfer_buff  += len;
    ep->xfer_count += len;
 800336e:	443b      	add	r3, r7
    
    if (len > ep->maxpacket)
    {
      len = ep->maxpacket;
    }
    len32b = (len + 3U) / 4U;
 8003370:	ea4f 0b9b 	mov.w	fp, fp, lsr #2
    
    USB_WritePacket(USBx, ep->xfer_buff, epnum, len, hpcd->Init.dma_enable); 
    
    ep->xfer_buff  += len;
    ep->xfer_count += len;
 8003374:	6533      	str	r3, [r6, #80]	; 0x50
 8003376:	e7cf      	b.n	8003318 <HAL_PCD_IRQHandler+0x1b0>
          {
            PCD_WriteEmptyTxFifo(hpcd , epnum);
          }
        }
        epnum++;
        ep_intr >>= 1U;
 8003378:	9b03      	ldr	r3, [sp, #12]
 800337a:	085b      	lsrs	r3, r3, #1
          if(( epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
          {
            PCD_WriteEmptyTxFifo(hpcd , epnum);
          }
        }
        epnum++;
 800337c:	3501      	adds	r5, #1
        ep_intr >>= 1U;
 800337e:	9303      	str	r3, [sp, #12]
 8003380:	361c      	adds	r6, #28
 8003382:	f108 0820 	add.w	r8, r8, #32
 8003386:	e76c      	b.n	8003262 <HAL_PCD_IRQHandler+0xfa>
      }
    }
    
    /* Handle Resume Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003388:	6820      	ldr	r0, [r4, #0]
 800338a:	f7ff fb21 	bl	80029d0 <USB_ReadInterrupts>
 800338e:	2800      	cmp	r0, #0
 8003390:	da0d      	bge.n	80033ae <HAL_PCD_IRQHandler+0x246>
    {    
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003392:	f8da 3804 	ldr.w	r3, [sl, #2052]	; 0x804
 8003396:	f023 0301 	bic.w	r3, r3, #1
 800339a:	f8ca 3804 	str.w	r3, [sl, #2052]	; 0x804
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
      }
      else
#endif /* USB_OTG_GLPMCFG_LPMEN */
      {
        HAL_PCD_ResumeCallback(hpcd);
 800339e:	4620      	mov	r0, r4
 80033a0:	f7fc ffe6 	bl	8000370 <HAL_PCD_ResumeCallback>
      }
      
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80033a4:	6822      	ldr	r2, [r4, #0]
 80033a6:	6953      	ldr	r3, [r2, #20]
 80033a8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80033ac:	6153      	str	r3, [r2, #20]
    }
    
    /* Handle Suspend Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80033ae:	6820      	ldr	r0, [r4, #0]
 80033b0:	f7ff fb0e 	bl	80029d0 <USB_ReadInterrupts>
 80033b4:	0506      	lsls	r6, r0, #20
 80033b6:	d50b      	bpl.n	80033d0 <HAL_PCD_IRQHandler+0x268>
    {
      if((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80033b8:	f8da 3808 	ldr.w	r3, [sl, #2056]	; 0x808
 80033bc:	07d8      	lsls	r0, r3, #31
 80033be:	d502      	bpl.n	80033c6 <HAL_PCD_IRQHandler+0x25e>
      {
        
        HAL_PCD_SuspendCallback(hpcd);
 80033c0:	4620      	mov	r0, r4
 80033c2:	f7fc ffbd 	bl	8000340 <HAL_PCD_SuspendCallback>
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80033c6:	6822      	ldr	r2, [r4, #0]
 80033c8:	6953      	ldr	r3, [r2, #20]
 80033ca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80033ce:	6153      	str	r3, [r2, #20]
      }
    }
#endif /* USB_OTG_GLPMCFG_LPMEN */

    /* Handle Reset Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80033d0:	6820      	ldr	r0, [r4, #0]
 80033d2:	f7ff fafd 	bl	80029d0 <USB_ReadInterrupts>
 80033d6:	04c1      	lsls	r1, r0, #19
 80033d8:	d543      	bpl.n	8003462 <HAL_PCD_IRQHandler+0x2fa>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG; 
 80033da:	f50a 6600 	add.w	r6, sl, #2048	; 0x800
 80033de:	6873      	ldr	r3, [r6, #4]
      USB_FlushTxFifo(hpcd->Instance , 0U);
 80033e0:	6820      	ldr	r0, [r4, #0]
#endif /* USB_OTG_GLPMCFG_LPMEN */

    /* Handle Reset Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG; 
 80033e2:	f023 0301 	bic.w	r3, r3, #1
 80033e6:	6073      	str	r3, [r6, #4]
      USB_FlushTxFifo(hpcd->Instance , 0U);
 80033e8:	2100      	movs	r1, #0
 80033ea:	f7fe ffd5 	bl	8002398 <USB_FlushTxFifo>
      
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80033ee:	6860      	ldr	r0, [r4, #4]
 80033f0:	f50a 6310 	add.w	r3, sl, #2304	; 0x900
 80033f4:	2200      	movs	r2, #0
      {
        USBx_INEP(i)->DIEPINT = 0xFFU;
 80033f6:	21ff      	movs	r1, #255	; 0xff
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG; 
      USB_FlushTxFifo(hpcd->Instance , 0U);
      
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80033f8:	4282      	cmp	r2, r0
 80033fa:	d005      	beq.n	8003408 <HAL_PCD_IRQHandler+0x2a0>
      {
        USBx_INEP(i)->DIEPINT = 0xFFU;
 80033fc:	6099      	str	r1, [r3, #8]
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG; 
      USB_FlushTxFifo(hpcd->Instance , 0U);
      
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80033fe:	3201      	adds	r2, #1
      {
        USBx_INEP(i)->DIEPINT = 0xFFU;
        USBx_OUTEP(i)->DOEPINT = 0xFFU;
 8003400:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
 8003404:	3320      	adds	r3, #32
 8003406:	e7f7      	b.n	80033f8 <HAL_PCD_IRQHandler+0x290>
      }
      USBx_DEVICE->DAINT = 0xFFFFFFFFU;
 8003408:	f04f 33ff 	mov.w	r3, #4294967295
 800340c:	61b3      	str	r3, [r6, #24]
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800340e:	69f3      	ldr	r3, [r6, #28]
 8003410:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8003414:	61f3      	str	r3, [r6, #28]
      
      if(hpcd->Init.use_dedicated_ep1)
 8003416:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003418:	b153      	cbz	r3, 8003430 <HAL_PCD_IRQHandler+0x2c8>
      {
        USBx_DEVICE->DOUTEP1MSK |= (USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM | USB_OTG_DOEPMSK_EPDM); 
 800341a:	f8d6 3084 	ldr.w	r3, [r6, #132]	; 0x84
 800341e:	f043 030b 	orr.w	r3, r3, #11
 8003422:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
        USBx_DEVICE->DINEP1MSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);  
 8003426:	6c73      	ldr	r3, [r6, #68]	; 0x44
 8003428:	f043 030b 	orr.w	r3, r3, #11
 800342c:	6473      	str	r3, [r6, #68]	; 0x44
 800342e:	e007      	b.n	8003440 <HAL_PCD_IRQHandler+0x2d8>
      else
      {
#ifdef USB_OTG_DOEPINT_OTEPSPR
        USBx_DEVICE->DOEPMSK |= (USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM | USB_OTG_DOEPMSK_EPDM | USB_OTG_DOEPMSK_OTEPSPRM);
#else
        USBx_DEVICE->DOEPMSK |= (USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM | USB_OTG_DOEPMSK_EPDM);
 8003430:	6973      	ldr	r3, [r6, #20]
 8003432:	f043 030b 	orr.w	r3, r3, #11
 8003436:	6173      	str	r3, [r6, #20]
#endif /* USB_OTG_DOEPINT_OTEPSPR */
        USBx_DEVICE->DIEPMSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);
 8003438:	6933      	ldr	r3, [r6, #16]
 800343a:	f043 030b 	orr.w	r3, r3, #11
 800343e:	6133      	str	r3, [r6, #16]
      }
      
      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003440:	f8da 3800 	ldr.w	r3, [sl, #2048]	; 0x800
      
      /* setup EP0 to receive SETUP packets */
      USB_EP0_OutStart(hpcd->Instance, hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003444:	7c21      	ldrb	r1, [r4, #16]
 8003446:	6820      	ldr	r0, [r4, #0]
#endif /* USB_OTG_DOEPINT_OTEPSPR */
        USBx_DEVICE->DIEPMSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);
      }
      
      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003448:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800344c:	f8ca 3800 	str.w	r3, [sl, #2048]	; 0x800
      
      /* setup EP0 to receive SETUP packets */
      USB_EP0_OutStart(hpcd->Instance, hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003450:	f504 7261 	add.w	r2, r4, #900	; 0x384
 8003454:	f7ff fb09 	bl	8002a6a <USB_EP0_OutStart>
        
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003458:	6822      	ldr	r2, [r4, #0]
 800345a:	6953      	ldr	r3, [r2, #20]
 800345c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003460:	6153      	str	r3, [r2, #20]
    }
    
    /* Handle Enumeration done Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003462:	6820      	ldr	r0, [r4, #0]
 8003464:	f7ff fab4 	bl	80029d0 <USB_ReadInterrupts>
 8003468:	0482      	lsls	r2, r0, #18
 800346a:	d57c      	bpl.n	8003566 <HAL_PCD_IRQHandler+0x3fe>
    {
      USB_ActivateSetup(hpcd->Instance);
 800346c:	6820      	ldr	r0, [r4, #0]
 800346e:	f7ff fae1 	bl	8002a34 <USB_ActivateSetup>
      hpcd->Instance->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8003472:	6820      	ldr	r0, [r4, #0]
 8003474:	68c3      	ldr	r3, [r0, #12]
 8003476:	f423 5370 	bic.w	r3, r3, #15360	; 0x3c00
 800347a:	60c3      	str	r3, [r0, #12]
      
      if ( USB_GetDevSpeed(hpcd->Instance) == USB_OTG_SPEED_HIGH)
 800347c:	f7fe ffb5 	bl	80023ea <USB_GetDevSpeed>
 8003480:	b948      	cbnz	r0, 8003496 <HAL_PCD_IRQHandler+0x32e>
      {
        hpcd->Init.speed            = USB_OTG_SPEED_HIGH;
        hpcd->Init.ep0_mps          = USB_OTG_HS_MAX_PACKET_SIZE ;    
        hpcd->Instance->GUSBCFG |= (uint32_t)((USBD_HS_TRDT_VALUE << 10U) & USB_OTG_GUSBCFG_TRDT);
 8003482:	6822      	ldr	r2, [r4, #0]
      USB_ActivateSetup(hpcd->Instance);
      hpcd->Instance->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
      
      if ( USB_GetDevSpeed(hpcd->Instance) == USB_OTG_SPEED_HIGH)
      {
        hpcd->Init.speed            = USB_OTG_SPEED_HIGH;
 8003484:	60e0      	str	r0, [r4, #12]
        hpcd->Init.ep0_mps          = USB_OTG_HS_MAX_PACKET_SIZE ;    
 8003486:	f44f 7300 	mov.w	r3, #512	; 0x200
 800348a:	6163      	str	r3, [r4, #20]
        hpcd->Instance->GUSBCFG |= (uint32_t)((USBD_HS_TRDT_VALUE << 10U) & USB_OTG_GUSBCFG_TRDT);
 800348c:	68d3      	ldr	r3, [r2, #12]
 800348e:	f443 5310 	orr.w	r3, r3, #9216	; 0x2400
 8003492:	60d3      	str	r3, [r2, #12]
 8003494:	e05f      	b.n	8003556 <HAL_PCD_IRQHandler+0x3ee>
      }
      else
      {
        hpcd->Init.speed            = USB_OTG_SPEED_FULL;
 8003496:	2303      	movs	r3, #3
 8003498:	60e3      	str	r3, [r4, #12]
        hpcd->Init.ep0_mps          = USB_OTG_FS_MAX_PACKET_SIZE ;  
 800349a:	2340      	movs	r3, #64	; 0x40
 800349c:	6163      	str	r3, [r4, #20]
        used by application. In the low AHB frequency range it is used to stretch enough the USB response 
        time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access 
        latency to the Data FIFO */
        
        /* Get hclk frequency value */
        hclk = HAL_RCC_GetHCLKFreq();
 800349e:	f7ff fdb7 	bl	8003010 <HAL_RCC_GetHCLKFreq>
		
        if((hclk >= 14200000)&&(hclk < 15000000))
 80034a2:	4b74      	ldr	r3, [pc, #464]	; (8003674 <HAL_PCD_IRQHandler+0x50c>)
 80034a4:	4a74      	ldr	r2, [pc, #464]	; (8003678 <HAL_PCD_IRQHandler+0x510>)
 80034a6:	4403      	add	r3, r0
 80034a8:	4293      	cmp	r3, r2
 80034aa:	6823      	ldr	r3, [r4, #0]
 80034ac:	d803      	bhi.n	80034b6 <HAL_PCD_IRQHandler+0x34e>
        {
          /* hclk Clock Range between 14.2-15 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xF << 10) & USB_OTG_GUSBCFG_TRDT);
 80034ae:	68da      	ldr	r2, [r3, #12]
 80034b0:	f442 5270 	orr.w	r2, r2, #15360	; 0x3c00
 80034b4:	e04e      	b.n	8003554 <HAL_PCD_IRQHandler+0x3ec>
        }
        
        else if((hclk >= 15000000)&&(hclk < 16000000))
 80034b6:	4a71      	ldr	r2, [pc, #452]	; (800367c <HAL_PCD_IRQHandler+0x514>)
 80034b8:	4971      	ldr	r1, [pc, #452]	; (8003680 <HAL_PCD_IRQHandler+0x518>)
 80034ba:	4402      	add	r2, r0
 80034bc:	428a      	cmp	r2, r1
 80034be:	d803      	bhi.n	80034c8 <HAL_PCD_IRQHandler+0x360>
        {
          /* hclk Clock Range between 15-16 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xE << 10) & USB_OTG_GUSBCFG_TRDT);
 80034c0:	68da      	ldr	r2, [r3, #12]
 80034c2:	f442 5260 	orr.w	r2, r2, #14336	; 0x3800
 80034c6:	e045      	b.n	8003554 <HAL_PCD_IRQHandler+0x3ec>
        }
        
        else if((hclk >= 16000000)&&(hclk < 17200000))
 80034c8:	f5a0 0274 	sub.w	r2, r0, #15990784	; 0xf40000
 80034cc:	496d      	ldr	r1, [pc, #436]	; (8003684 <HAL_PCD_IRQHandler+0x51c>)
 80034ce:	f5a2 5210 	sub.w	r2, r2, #9216	; 0x2400
 80034d2:	428a      	cmp	r2, r1
 80034d4:	d803      	bhi.n	80034de <HAL_PCD_IRQHandler+0x376>
        {
          /* hclk Clock Range between 16-17.2 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xD << 10) & USB_OTG_GUSBCFG_TRDT);
 80034d6:	68da      	ldr	r2, [r3, #12]
 80034d8:	f442 5250 	orr.w	r2, r2, #13312	; 0x3400
 80034dc:	e03a      	b.n	8003554 <HAL_PCD_IRQHandler+0x3ec>
        }
        
        else if((hclk >= 17200000)&&(hclk < 18500000))
 80034de:	f1a0 7283 	sub.w	r2, r0, #17170432	; 0x1060000
 80034e2:	4969      	ldr	r1, [pc, #420]	; (8003688 <HAL_PCD_IRQHandler+0x520>)
 80034e4:	f5a2 42e7 	sub.w	r2, r2, #29568	; 0x7380
 80034e8:	428a      	cmp	r2, r1
 80034ea:	d803      	bhi.n	80034f4 <HAL_PCD_IRQHandler+0x38c>
        {
          /* hclk Clock Range between 17.2-18.5 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xC << 10) & USB_OTG_GUSBCFG_TRDT);
 80034ec:	68da      	ldr	r2, [r3, #12]
 80034ee:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 80034f2:	e02f      	b.n	8003554 <HAL_PCD_IRQHandler+0x3ec>
        }
        
        else if((hclk >= 18500000)&&(hclk < 20000000))
 80034f4:	4a65      	ldr	r2, [pc, #404]	; (800368c <HAL_PCD_IRQHandler+0x524>)
 80034f6:	4966      	ldr	r1, [pc, #408]	; (8003690 <HAL_PCD_IRQHandler+0x528>)
 80034f8:	4402      	add	r2, r0
 80034fa:	428a      	cmp	r2, r1
 80034fc:	d803      	bhi.n	8003506 <HAL_PCD_IRQHandler+0x39e>
        {
          /* hclk Clock Range between 18.5-20 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xB << 10) & USB_OTG_GUSBCFG_TRDT);
 80034fe:	68da      	ldr	r2, [r3, #12]
 8003500:	f442 5230 	orr.w	r2, r2, #11264	; 0x2c00
 8003504:	e026      	b.n	8003554 <HAL_PCD_IRQHandler+0x3ec>
        }
        
        else if((hclk >= 20000000)&&(hclk < 21800000))
 8003506:	4a63      	ldr	r2, [pc, #396]	; (8003694 <HAL_PCD_IRQHandler+0x52c>)
 8003508:	4963      	ldr	r1, [pc, #396]	; (8003698 <HAL_PCD_IRQHandler+0x530>)
 800350a:	4402      	add	r2, r0
 800350c:	428a      	cmp	r2, r1
 800350e:	d803      	bhi.n	8003518 <HAL_PCD_IRQHandler+0x3b0>
        {
          /* hclk Clock Range between 20-21.8 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xA << 10) & USB_OTG_GUSBCFG_TRDT);
 8003510:	68da      	ldr	r2, [r3, #12]
 8003512:	f442 5220 	orr.w	r2, r2, #10240	; 0x2800
 8003516:	e01d      	b.n	8003554 <HAL_PCD_IRQHandler+0x3ec>
        }
        
        else if((hclk >= 21800000)&&(hclk < 24000000))
 8003518:	4a60      	ldr	r2, [pc, #384]	; (800369c <HAL_PCD_IRQHandler+0x534>)
 800351a:	4961      	ldr	r1, [pc, #388]	; (80036a0 <HAL_PCD_IRQHandler+0x538>)
 800351c:	4402      	add	r2, r0
 800351e:	428a      	cmp	r2, r1
 8003520:	d803      	bhi.n	800352a <HAL_PCD_IRQHandler+0x3c2>
        {
          /* hclk Clock Range between 21.8-24 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x9 << 10) & USB_OTG_GUSBCFG_TRDT);
 8003522:	68da      	ldr	r2, [r3, #12]
 8003524:	f442 5210 	orr.w	r2, r2, #9216	; 0x2400
 8003528:	e014      	b.n	8003554 <HAL_PCD_IRQHandler+0x3ec>
        }
        
        else if((hclk >= 24000000)&&(hclk < 27700000))
 800352a:	f1a0 72b7 	sub.w	r2, r0, #23986176	; 0x16e0000
 800352e:	495d      	ldr	r1, [pc, #372]	; (80036a4 <HAL_PCD_IRQHandler+0x53c>)
 8003530:	f5a2 5258 	sub.w	r2, r2, #13824	; 0x3600
 8003534:	428a      	cmp	r2, r1
 8003536:	d803      	bhi.n	8003540 <HAL_PCD_IRQHandler+0x3d8>
        {
          /* hclk Clock Range between 24-27.7 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x8 << 10) & USB_OTG_GUSBCFG_TRDT);
 8003538:	68da      	ldr	r2, [r3, #12]
 800353a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800353e:	e009      	b.n	8003554 <HAL_PCD_IRQHandler+0x3ec>
        }
        
        else if((hclk >= 27700000)&&(hclk < 32000000))
 8003540:	4a59      	ldr	r2, [pc, #356]	; (80036a8 <HAL_PCD_IRQHandler+0x540>)
 8003542:	495a      	ldr	r1, [pc, #360]	; (80036ac <HAL_PCD_IRQHandler+0x544>)
 8003544:	4402      	add	r2, r0
 8003546:	428a      	cmp	r2, r1
        {
          /* hclk Clock Range between 27.7-32 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x7 << 10) & USB_OTG_GUSBCFG_TRDT);
 8003548:	68da      	ldr	r2, [r3, #12]
 800354a:	bf94      	ite	ls
 800354c:	f442 52e0 	orrls.w	r2, r2, #7168	; 0x1c00
        }
        
        else /* if(hclk >= 32000000) */
        {
          /* hclk Clock Range between 32-180 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x6 << 10) & USB_OTG_GUSBCFG_TRDT);
 8003550:	f442 52c0 	orrhi.w	r2, r2, #6144	; 0x1800
 8003554:	60da      	str	r2, [r3, #12]
        }  
      }
      
      HAL_PCD_ResetCallback(hpcd);
 8003556:	4620      	mov	r0, r4
 8003558:	f7fc fee1 	bl	800031e <HAL_PCD_ResetCallback>
      
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800355c:	6822      	ldr	r2, [r4, #0]
 800355e:	6953      	ldr	r3, [r2, #20]
 8003560:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003564:	6153      	str	r3, [r2, #20]
    }

    /* Handle RxQLevel Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003566:	6820      	ldr	r0, [r4, #0]
 8003568:	f7ff fa32 	bl	80029d0 <USB_ReadInterrupts>
 800356c:	06c3      	lsls	r3, r0, #27
 800356e:	d538      	bpl.n	80035e2 <HAL_PCD_IRQHandler+0x47a>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003570:	6822      	ldr	r2, [r4, #0]
 8003572:	6993      	ldr	r3, [r2, #24]
 8003574:	f023 0310 	bic.w	r3, r3, #16
 8003578:	6193      	str	r3, [r2, #24]
      
      temp = USBx->GRXSTSP;
 800357a:	f8da 6020 	ldr.w	r6, [sl, #32]
      
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
      
      if(((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17U) ==  STS_DATA_UPDT)
 800357e:	f3c6 4343 	ubfx	r3, r6, #17, #4
 8003582:	2b02      	cmp	r3, #2
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
      
      temp = USBx->GRXSTSP;
      
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8003584:	f006 070f 	and.w	r7, r6, #15
      
      if(((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17U) ==  STS_DATA_UPDT)
 8003588:	d114      	bne.n	80035b4 <HAL_PCD_IRQHandler+0x44c>
      {
        if((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 800358a:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800358e:	4033      	ands	r3, r6
 8003590:	b313      	cbz	r3, 80035d8 <HAL_PCD_IRQHandler+0x470>
        {
          USB_ReadPacket(USBx, ep->xfer_buff, (temp & USB_OTG_GRXSTSP_BCNT) >> 4U);
 8003592:	231c      	movs	r3, #28
 8003594:	fb03 4707 	mla	r7, r3, r7, r4
 8003598:	f3c6 160a 	ubfx	r6, r6, #4, #11
 800359c:	4632      	mov	r2, r6
 800359e:	f8d7 11e8 	ldr.w	r1, [r7, #488]	; 0x1e8
 80035a2:	4650      	mov	r0, sl
 80035a4:	f7ff f98e 	bl	80028c4 <USB_ReadPacket>
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 80035a8:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 80035ac:	4433      	add	r3, r6
 80035ae:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 80035b2:	e00c      	b.n	80035ce <HAL_PCD_IRQHandler+0x466>
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17U) ==  STS_SETUP_UPDT)
 80035b4:	2b06      	cmp	r3, #6
 80035b6:	d10f      	bne.n	80035d8 <HAL_PCD_IRQHandler+0x470>
      {
        USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80035b8:	2208      	movs	r2, #8
 80035ba:	f504 7161 	add.w	r1, r4, #900	; 0x384
 80035be:	4650      	mov	r0, sl
 80035c0:	f7ff f980 	bl	80028c4 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 80035c4:	231c      	movs	r3, #28
 80035c6:	fb03 4707 	mla	r7, r3, r7, r4
 80035ca:	f3c6 160a 	ubfx	r6, r6, #4, #11
 80035ce:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80035d2:	441e      	add	r6, r3
 80035d4:	f8c7 61f4 	str.w	r6, [r7, #500]	; 0x1f4
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80035d8:	6822      	ldr	r2, [r4, #0]
 80035da:	6993      	ldr	r3, [r2, #24]
 80035dc:	f043 0310 	orr.w	r3, r3, #16
 80035e0:	6193      	str	r3, [r2, #24]
    }
    
    /* Handle SOF Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80035e2:	6820      	ldr	r0, [r4, #0]
 80035e4:	f7ff f9f4 	bl	80029d0 <USB_ReadInterrupts>
 80035e8:	0707      	lsls	r7, r0, #28
 80035ea:	d507      	bpl.n	80035fc <HAL_PCD_IRQHandler+0x494>
    {
      HAL_PCD_SOFCallback(hpcd);
 80035ec:	4620      	mov	r0, r4
 80035ee:	f7fc fe92 	bl	8000316 <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80035f2:	6822      	ldr	r2, [r4, #0]
 80035f4:	6953      	ldr	r3, [r2, #20]
 80035f6:	f003 0308 	and.w	r3, r3, #8
 80035fa:	6153      	str	r3, [r2, #20]
    }
    
    /* Handle Incomplete ISO IN Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80035fc:	6820      	ldr	r0, [r4, #0]
 80035fe:	f7ff f9e7 	bl	80029d0 <USB_ReadInterrupts>
 8003602:	02c6      	lsls	r6, r0, #11
 8003604:	d508      	bpl.n	8003618 <HAL_PCD_IRQHandler+0x4b0>
    {
      HAL_PCD_ISOINIncompleteCallback(hpcd, epnum);
 8003606:	b2e9      	uxtb	r1, r5
 8003608:	4620      	mov	r0, r4
 800360a:	f7fc feb9 	bl	8000380 <HAL_PCD_ISOINIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800360e:	6822      	ldr	r2, [r4, #0]
 8003610:	6953      	ldr	r3, [r2, #20]
 8003612:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003616:	6153      	str	r3, [r2, #20]
    } 
    
    /* Handle Incomplete ISO OUT Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003618:	6820      	ldr	r0, [r4, #0]
 800361a:	f7ff f9d9 	bl	80029d0 <USB_ReadInterrupts>
 800361e:	0280      	lsls	r0, r0, #10
 8003620:	d508      	bpl.n	8003634 <HAL_PCD_IRQHandler+0x4cc>
    {
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, epnum);
 8003622:	b2e9      	uxtb	r1, r5
 8003624:	4620      	mov	r0, r4
 8003626:	f7fc fea7 	bl	8000378 <HAL_PCD_ISOOUTIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800362a:	6822      	ldr	r2, [r4, #0]
 800362c:	6953      	ldr	r3, [r2, #20]
 800362e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003632:	6153      	str	r3, [r2, #20]
    } 
    
    /* Handle Connection event Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003634:	6820      	ldr	r0, [r4, #0]
 8003636:	f7ff f9cb 	bl	80029d0 <USB_ReadInterrupts>
 800363a:	0041      	lsls	r1, r0, #1
 800363c:	d507      	bpl.n	800364e <HAL_PCD_IRQHandler+0x4e6>
    {
      HAL_PCD_ConnectCallback(hpcd);
 800363e:	4620      	mov	r0, r4
 8003640:	f7fc fea2 	bl	8000388 <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003644:	6822      	ldr	r2, [r4, #0]
 8003646:	6953      	ldr	r3, [r2, #20]
 8003648:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800364c:	6153      	str	r3, [r2, #20]
    } 
    
    /* Handle Disconnection event Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800364e:	6820      	ldr	r0, [r4, #0]
 8003650:	f7ff f9be 	bl	80029d0 <USB_ReadInterrupts>
 8003654:	0742      	lsls	r2, r0, #29
 8003656:	d50a      	bpl.n	800366e <HAL_PCD_IRQHandler+0x506>
    {
      temp = hpcd->Instance->GOTGINT;
 8003658:	6823      	ldr	r3, [r4, #0]
 800365a:	685d      	ldr	r5, [r3, #4]
      
      if((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800365c:	076b      	lsls	r3, r5, #29
 800365e:	d502      	bpl.n	8003666 <HAL_PCD_IRQHandler+0x4fe>
      {
        HAL_PCD_DisconnectCallback(hpcd);
 8003660:	4620      	mov	r0, r4
 8003662:	f7fc fe95 	bl	8000390 <HAL_PCD_DisconnectCallback>
      }
      hpcd->Instance->GOTGINT |= temp;
 8003666:	6822      	ldr	r2, [r4, #0]
 8003668:	6853      	ldr	r3, [r2, #4]
 800366a:	432b      	orrs	r3, r5
 800366c:	6053      	str	r3, [r2, #4]
    }
  }
}
 800366e:	b007      	add	sp, #28
 8003670:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003674:	ff275340 	.word	0xff275340
 8003678:	000c34ff 	.word	0x000c34ff
 800367c:	ff1b1e40 	.word	0xff1b1e40
 8003680:	000f423f 	.word	0x000f423f
 8003684:	00124f7f 	.word	0x00124f7f
 8003688:	0013d61f 	.word	0x0013d61f
 800368c:	fee5b660 	.word	0xfee5b660
 8003690:	0016e35f 	.word	0x0016e35f
 8003694:	feced300 	.word	0xfeced300
 8003698:	001b773f 	.word	0x001b773f
 800369c:	feb35bc0 	.word	0xfeb35bc0
 80036a0:	002191bf 	.word	0x002191bf
 80036a4:	0038751f 	.word	0x0038751f
 80036a8:	fe5954e0 	.word	0xfe5954e0
 80036ac:	00419cdf 	.word	0x00419cdf

080036b0 <HAL_PCD_SetAddress>:
  * @param  address: new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
  __HAL_LOCK(hpcd); 
 80036b0:	f890 3380 	ldrb.w	r3, [r0, #896]	; 0x380
 80036b4:	2b01      	cmp	r3, #1
  * @param  hpcd: PCD handle
  * @param  address: new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80036b6:	b510      	push	{r4, lr}
 80036b8:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd); 
 80036ba:	d009      	beq.n	80036d0 <HAL_PCD_SetAddress+0x20>
 80036bc:	2301      	movs	r3, #1
 80036be:	f880 3380 	strb.w	r3, [r0, #896]	; 0x380
  USB_SetDevAddress(hpcd->Instance, address);
 80036c2:	6800      	ldr	r0, [r0, #0]
 80036c4:	f7ff f95c 	bl	8002980 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);   
 80036c8:	2000      	movs	r0, #0
 80036ca:	f884 0380 	strb.w	r0, [r4, #896]	; 0x380
  return HAL_OK;
 80036ce:	bd10      	pop	{r4, pc}
  * @param  address: new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
  __HAL_LOCK(hpcd); 
 80036d0:	2002      	movs	r0, #2
  USB_SetDevAddress(hpcd->Instance, address);
  __HAL_UNLOCK(hpcd);   
  return HAL_OK;
}
 80036d2:	bd10      	pop	{r4, pc}

080036d4 <HAL_PCD_EP_Open>:
  * @param  ep_mps: endpoint max packet size
  * @param  ep_type: endpoint type   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 80036d4:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef  ret = HAL_OK;
  USB_OTG_EPTypeDef *ep;
  
  if ((ep_addr & 0x80U) == 0x80U)
 80036d6:	b24e      	sxtb	r6, r1
 80036d8:	2e00      	cmp	r6, #0
  * @param  ep_mps: endpoint max packet size
  * @param  ep_type: endpoint type   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 80036da:	4604      	mov	r4, r0
 80036dc:	f04f 051c 	mov.w	r5, #28
 80036e0:	f001 007f 	and.w	r0, r1, #127	; 0x7f
  HAL_StatusTypeDef  ret = HAL_OK;
  USB_OTG_EPTypeDef *ep;
  
  if ((ep_addr & 0x80U) == 0x80U)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 80036e4:	bfb5      	itete	lt
 80036e6:	fb05 4100 	mlalt	r1, r5, r0, r4
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 80036ea:	fb05 4101 	mlage	r1, r5, r1, r4
  HAL_StatusTypeDef  ret = HAL_OK;
  USB_OTG_EPTypeDef *ep;
  
  if ((ep_addr & 0x80U) == 0x80U)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 80036ee:	3138      	addlt	r1, #56	; 0x38
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 80036f0:	f501 71ee 	addge.w	r1, r1, #476	; 0x1dc
  }
  ep->num   = ep_addr & 0x7FU;
 80036f4:	b2c0      	uxtb	r0, r0
  
  ep->is_in = (0x80U & ep_addr) != 0U;
  ep->maxpacket = ep_mps;
  ep->type = ep_type;
  if (ep->is_in)
 80036f6:	2e00      	cmp	r6, #0
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80036f8:	bfb8      	it	lt
 80036fa:	80c8      	strhlt	r0, [r1, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK )
 80036fc:	2b02      	cmp	r3, #2
  }
  ep->num   = ep_addr & 0x7FU;
  
  ep->is_in = (0x80U & ep_addr) != 0U;
  ep->maxpacket = ep_mps;
  ep->type = ep_type;
 80036fe:	70cb      	strb	r3, [r1, #3]
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
  }
  ep->num   = ep_addr & 0x7FU;
  
  ep->is_in = (0x80U & ep_addr) != 0U;
 8003700:	ea4f 75d6 	mov.w	r5, r6, lsr #31
    ep->tx_fifo_num = ep->num;
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK )
  {
    ep->data_pid_start = 0U;
 8003704:	bf04      	itt	eq
 8003706:	2300      	moveq	r3, #0
 8003708:	710b      	strbeq	r3, [r1, #4]
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
  }
  ep->num   = ep_addr & 0x7FU;
 800370a:	7008      	strb	r0, [r1, #0]
  
  ep->is_in = (0x80U & ep_addr) != 0U;
 800370c:	704d      	strb	r5, [r1, #1]
  if (ep_type == EP_TYPE_BULK )
  {
    ep->data_pid_start = 0U;
  }
  
  __HAL_LOCK(hpcd); 
 800370e:	f894 3380 	ldrb.w	r3, [r4, #896]	; 0x380
    ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
  }
  ep->num   = ep_addr & 0x7FU;
  
  ep->is_in = (0x80U & ep_addr) != 0U;
  ep->maxpacket = ep_mps;
 8003712:	608a      	str	r2, [r1, #8]
  if (ep_type == EP_TYPE_BULK )
  {
    ep->data_pid_start = 0U;
  }
  
  __HAL_LOCK(hpcd); 
 8003714:	2b01      	cmp	r3, #1
 8003716:	d009      	beq.n	800372c <HAL_PCD_EP_Open+0x58>
 8003718:	2301      	movs	r3, #1
 800371a:	f884 3380 	strb.w	r3, [r4, #896]	; 0x380
  USB_ActivateEndpoint(hpcd->Instance , ep);
 800371e:	6820      	ldr	r0, [r4, #0]
 8003720:	f7fe fe7e 	bl	8002420 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);   
 8003724:	2000      	movs	r0, #0
 8003726:	f884 0380 	strb.w	r0, [r4, #896]	; 0x380
  return ret;
 800372a:	bd70      	pop	{r4, r5, r6, pc}
  if (ep_type == EP_TYPE_BULK )
  {
    ep->data_pid_start = 0U;
  }
  
  __HAL_LOCK(hpcd); 
 800372c:	2002      	movs	r0, #2
  USB_ActivateEndpoint(hpcd->Instance , ep);
  __HAL_UNLOCK(hpcd);   
  return ret;
}
 800372e:	bd70      	pop	{r4, r5, r6, pc}

08003730 <HAL_PCD_EP_Close>:
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{  
  USB_OTG_EPTypeDef *ep;
  
  if ((ep_addr & 0x80U) == 0x80U)
 8003730:	b24b      	sxtb	r3, r1
 8003732:	2b00      	cmp	r3, #0
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{  
 8003734:	b510      	push	{r4, lr}
 8003736:	f04f 021c 	mov.w	r2, #28
 800373a:	4604      	mov	r4, r0
 800373c:	f001 007f 	and.w	r0, r1, #127	; 0x7f
  USB_OTG_EPTypeDef *ep;
  
  if ((ep_addr & 0x80U) == 0x80U)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8003740:	bfb5      	itete	lt
 8003742:	fb02 4100 	mlalt	r1, r2, r0, r4
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 8003746:	fb02 4101 	mlage	r1, r2, r1, r4
{  
  USB_OTG_EPTypeDef *ep;
  
  if ((ep_addr & 0x80U) == 0x80U)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 800374a:	3138      	addlt	r1, #56	; 0x38
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 800374c:	f501 71ee 	addge.w	r1, r1, #476	; 0x1dc
  }
  ep->num   = ep_addr & 0x7FU;
  
  ep->is_in = (0x80U & ep_addr) != 0U;
 8003750:	0fdb      	lsrs	r3, r3, #31
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
  }
  ep->num   = ep_addr & 0x7FU;
 8003752:	7008      	strb	r0, [r1, #0]
  
  ep->is_in = (0x80U & ep_addr) != 0U;
 8003754:	704b      	strb	r3, [r1, #1]
  
  __HAL_LOCK(hpcd); 
 8003756:	f894 3380 	ldrb.w	r3, [r4, #896]	; 0x380
 800375a:	2b01      	cmp	r3, #1
 800375c:	d009      	beq.n	8003772 <HAL_PCD_EP_Close+0x42>
 800375e:	2301      	movs	r3, #1
 8003760:	f884 3380 	strb.w	r3, [r4, #896]	; 0x380
  USB_DeactivateEndpoint(hpcd->Instance , ep);
 8003764:	6820      	ldr	r0, [r4, #0]
 8003766:	f7fe fe9c 	bl	80024a2 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);   
 800376a:	2000      	movs	r0, #0
 800376c:	f884 0380 	strb.w	r0, [r4, #896]	; 0x380
  return HAL_OK;
 8003770:	bd10      	pop	{r4, pc}
  }
  ep->num   = ep_addr & 0x7FU;
  
  ep->is_in = (0x80U & ep_addr) != 0U;
  
  __HAL_LOCK(hpcd); 
 8003772:	2002      	movs	r0, #2
  USB_DeactivateEndpoint(hpcd->Instance , ep);
  __HAL_UNLOCK(hpcd);   
  return HAL_OK;
}
 8003774:	bd10      	pop	{r4, pc}

08003776 <HAL_PCD_EP_Receive>:
  * @param  pBuf: pointer to the reception buffer   
  * @param  len: amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003776:	b538      	push	{r3, r4, r5, lr}
 8003778:	4604      	mov	r4, r0
 800377a:	f001 057f 	and.w	r5, r1, #127	; 0x7f
  USB_OTG_EPTypeDef *ep;
  
  ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 800377e:	201c      	movs	r0, #28
 8003780:	fb00 4005 	mla	r0, r0, r5, r4
  ep->xfer_len = len;
 8003784:	f8c0 31f0 	str.w	r3, [r0, #496]	; 0x1f0
  ep->xfer_count = 0U;
 8003788:	2300      	movs	r3, #0
  USB_OTG_EPTypeDef *ep;
  
  ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 800378a:	f8c0 21e8 	str.w	r2, [r0, #488]	; 0x1e8
  ep->xfer_len = len;
  ep->xfer_count = 0U;
 800378e:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  ep->is_in = 0U;
 8003792:	f880 31dd 	strb.w	r3, [r0, #477]	; 0x1dd
  ep->num = ep_addr & 0x7FU;
 8003796:	f880 51dc 	strb.w	r5, [r0, #476]	; 0x1dc
  
  if (hpcd->Init.dma_enable == 1U)
 800379a:	6923      	ldr	r3, [r4, #16]
 800379c:	2b01      	cmp	r3, #1
  {
    ep->dma_addr = (uint32_t)pBuf;  
 800379e:	bf08      	it	eq
 80037a0:	f8c0 21ec 	streq.w	r2, [r0, #492]	; 0x1ec
  }
  
  __HAL_LOCK(hpcd); 
 80037a4:	f894 2380 	ldrb.w	r2, [r4, #896]	; 0x380
 80037a8:	2a01      	cmp	r2, #1
 80037aa:	d013      	beq.n	80037d4 <HAL_PCD_EP_Receive+0x5e>
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
  USB_OTG_EPTypeDef *ep;
  
  ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 80037ac:	211c      	movs	r1, #28
  if (hpcd->Init.dma_enable == 1U)
  {
    ep->dma_addr = (uint32_t)pBuf;  
  }
  
  __HAL_LOCK(hpcd); 
 80037ae:	2201      	movs	r2, #1
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
  USB_OTG_EPTypeDef *ep;
  
  ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 80037b0:	fb01 4105 	mla	r1, r1, r5, r4
  if (hpcd->Init.dma_enable == 1U)
  {
    ep->dma_addr = (uint32_t)pBuf;  
  }
  
  __HAL_LOCK(hpcd); 
 80037b4:	f884 2380 	strb.w	r2, [r4, #896]	; 0x380
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
  USB_OTG_EPTypeDef *ep;
  
  ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 80037b8:	f501 71ee 	add.w	r1, r1, #476	; 0x1dc
 80037bc:	b2da      	uxtb	r2, r3
  
  __HAL_LOCK(hpcd); 
  
  if ((ep_addr & 0x7FU) == 0U)
  {
    USB_EP0StartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 80037be:	6820      	ldr	r0, [r4, #0]
    ep->dma_addr = (uint32_t)pBuf;  
  }
  
  __HAL_LOCK(hpcd); 
  
  if ((ep_addr & 0x7FU) == 0U)
 80037c0:	b915      	cbnz	r5, 80037c8 <HAL_PCD_EP_Receive+0x52>
  {
    USB_EP0StartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 80037c2:	f7fe ffc1 	bl	8002748 <USB_EP0StartXfer>
 80037c6:	e001      	b.n	80037cc <HAL_PCD_EP_Receive+0x56>
  }
  else
  {
    USB_EPStartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 80037c8:	f7fe fea2 	bl	8002510 <USB_EPStartXfer>
  }
  __HAL_UNLOCK(hpcd); 
 80037cc:	2000      	movs	r0, #0
 80037ce:	f884 0380 	strb.w	r0, [r4, #896]	; 0x380
  
  return HAL_OK;
 80037d2:	bd38      	pop	{r3, r4, r5, pc}
  if (hpcd->Init.dma_enable == 1U)
  {
    ep->dma_addr = (uint32_t)pBuf;  
  }
  
  __HAL_LOCK(hpcd); 
 80037d4:	2002      	movs	r0, #2
    USB_EPStartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
  }
  __HAL_UNLOCK(hpcd); 
  
  return HAL_OK;
}
 80037d6:	bd38      	pop	{r3, r4, r5, pc}

080037d8 <HAL_PCD_EP_GetRxCount>:
  * @param  ep_addr: endpoint address
  * @retval Data Size
  */
uint16_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  return hpcd->OUT_ep[ep_addr & 0x7FU].xfer_count;
 80037d8:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 80037dc:	231c      	movs	r3, #28
 80037de:	fb03 0001 	mla	r0, r3, r1, r0
}
 80037e2:	f8b0 01f4 	ldrh.w	r0, [r0, #500]	; 0x1f4
 80037e6:	4770      	bx	lr

080037e8 <HAL_PCD_EP_Transmit>:
  * @param  pBuf: pointer to the transmission buffer   
  * @param  len: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80037e8:	b538      	push	{r3, r4, r5, lr}
 80037ea:	4604      	mov	r4, r0
 80037ec:	f001 057f 	and.w	r5, r1, #127	; 0x7f
  USB_OTG_EPTypeDef *ep;
  
  ep = &hpcd->IN_ep[ep_addr & 0x7FU];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 80037f0:	201c      	movs	r0, #28
 80037f2:	fb00 4005 	mla	r0, r0, r5, r4
  ep->xfer_len = len;
 80037f6:	64c3      	str	r3, [r0, #76]	; 0x4c
  ep->xfer_count = 0U;
 80037f8:	2300      	movs	r3, #0
 80037fa:	6503      	str	r3, [r0, #80]	; 0x50
  ep->is_in = 1U;
 80037fc:	2301      	movs	r3, #1
  USB_OTG_EPTypeDef *ep;
  
  ep = &hpcd->IN_ep[ep_addr & 0x7FU];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 80037fe:	6442      	str	r2, [r0, #68]	; 0x44
  ep->xfer_len = len;
  ep->xfer_count = 0U;
  ep->is_in = 1U;
 8003800:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  ep->num = ep_addr & 0x7FU;
 8003804:	f880 5038 	strb.w	r5, [r0, #56]	; 0x38
  
  if (hpcd->Init.dma_enable == 1U)
 8003808:	6923      	ldr	r3, [r4, #16]
 800380a:	2b01      	cmp	r3, #1
  {
    ep->dma_addr = (uint32_t)pBuf;  
 800380c:	bf08      	it	eq
 800380e:	6482      	streq	r2, [r0, #72]	; 0x48
  }
  
  __HAL_LOCK(hpcd); 
 8003810:	f894 2380 	ldrb.w	r2, [r4, #896]	; 0x380
 8003814:	2a01      	cmp	r2, #1
 8003816:	d012      	beq.n	800383e <HAL_PCD_EP_Transmit+0x56>
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
  USB_OTG_EPTypeDef *ep;
  
  ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8003818:	211c      	movs	r1, #28
  if (hpcd->Init.dma_enable == 1U)
  {
    ep->dma_addr = (uint32_t)pBuf;  
  }
  
  __HAL_LOCK(hpcd); 
 800381a:	2201      	movs	r2, #1
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
  USB_OTG_EPTypeDef *ep;
  
  ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 800381c:	fb01 4105 	mla	r1, r1, r5, r4
  if (hpcd->Init.dma_enable == 1U)
  {
    ep->dma_addr = (uint32_t)pBuf;  
  }
  
  __HAL_LOCK(hpcd); 
 8003820:	f884 2380 	strb.w	r2, [r4, #896]	; 0x380
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
  USB_OTG_EPTypeDef *ep;
  
  ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8003824:	3138      	adds	r1, #56	; 0x38
 8003826:	b2da      	uxtb	r2, r3
  
  __HAL_LOCK(hpcd); 
  
  if ((ep_addr & 0x7FU) == 0U)
  {
    USB_EP0StartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 8003828:	6820      	ldr	r0, [r4, #0]
    ep->dma_addr = (uint32_t)pBuf;  
  }
  
  __HAL_LOCK(hpcd); 
  
  if ((ep_addr & 0x7FU) == 0U)
 800382a:	b915      	cbnz	r5, 8003832 <HAL_PCD_EP_Transmit+0x4a>
  {
    USB_EP0StartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 800382c:	f7fe ff8c 	bl	8002748 <USB_EP0StartXfer>
 8003830:	e001      	b.n	8003836 <HAL_PCD_EP_Transmit+0x4e>
  }
  else
  {
    USB_EPStartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 8003832:	f7fe fe6d 	bl	8002510 <USB_EPStartXfer>
  }
  
  __HAL_UNLOCK(hpcd);
 8003836:	2000      	movs	r0, #0
 8003838:	f884 0380 	strb.w	r0, [r4, #896]	; 0x380
     
  return HAL_OK;
 800383c:	bd38      	pop	{r3, r4, r5, pc}
  if (hpcd->Init.dma_enable == 1U)
  {
    ep->dma_addr = (uint32_t)pBuf;  
  }
  
  __HAL_LOCK(hpcd); 
 800383e:	2002      	movs	r0, #2
  }
  
  __HAL_UNLOCK(hpcd);
     
  return HAL_OK;
}
 8003840:	bd38      	pop	{r3, r4, r5, pc}

08003842 <HAL_PCD_EP_SetStall>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003842:	b538      	push	{r3, r4, r5, lr}
  USB_OTG_EPTypeDef *ep;
  
  if ((0x80U & ep_addr) == 0x80U)
 8003844:	b24b      	sxtb	r3, r1
 8003846:	2b00      	cmp	r3, #0
 8003848:	f001 057f 	and.w	r5, r1, #127	; 0x7f
 800384c:	f04f 021c 	mov.w	r2, #28
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8003850:	bfb5      	itete	lt
 8003852:	fb02 0105 	mlalt	r1, r2, r5, r0
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003856:	fb02 0101 	mlage	r1, r2, r1, r0
{
  USB_OTG_EPTypeDef *ep;
  
  if ((0x80U & ep_addr) == 0x80U)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 800385a:	3138      	addlt	r1, #56	; 0x38
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800385c:	f501 71ee 	addge.w	r1, r1, #476	; 0x1dc
  }
  
  ep->is_stall = 1U;
 8003860:	2201      	movs	r2, #1
  ep->num   = ep_addr & 0x7FU;
  ep->is_in = ((ep_addr & 0x80U) == 0x80U);
 8003862:	0fdb      	lsrs	r3, r3, #31
  {
    ep = &hpcd->OUT_ep[ep_addr];
  }
  
  ep->is_stall = 1U;
  ep->num   = ep_addr & 0x7FU;
 8003864:	b2ed      	uxtb	r5, r5
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
  }
  
  ep->is_stall = 1U;
 8003866:	708a      	strb	r2, [r1, #2]
  ep->num   = ep_addr & 0x7FU;
 8003868:	700d      	strb	r5, [r1, #0]
  ep->is_in = ((ep_addr & 0x80U) == 0x80U);
 800386a:	704b      	strb	r3, [r1, #1]
  
  
  __HAL_LOCK(hpcd); 
 800386c:	f890 3380 	ldrb.w	r3, [r0, #896]	; 0x380
 8003870:	4293      	cmp	r3, r2
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003872:	4604      	mov	r4, r0
  ep->is_stall = 1U;
  ep->num   = ep_addr & 0x7FU;
  ep->is_in = ((ep_addr & 0x80U) == 0x80U);
  
  
  __HAL_LOCK(hpcd); 
 8003874:	d00f      	beq.n	8003896 <HAL_PCD_EP_SetStall+0x54>
 8003876:	f880 2380 	strb.w	r2, [r0, #896]	; 0x380
  USB_EPSetStall(hpcd->Instance , ep);
 800387a:	6800      	ldr	r0, [r0, #0]
 800387c:	f7ff f830 	bl	80028e0 <USB_EPSetStall>
  if((ep_addr & 0x7FU) == 0U)
 8003880:	b92d      	cbnz	r5, 800388e <HAL_PCD_EP_SetStall+0x4c>
  {
    USB_EP0_OutStart(hpcd->Instance, hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003882:	f504 7261 	add.w	r2, r4, #900	; 0x384
 8003886:	7c21      	ldrb	r1, [r4, #16]
 8003888:	6820      	ldr	r0, [r4, #0]
 800388a:	f7ff f8ee 	bl	8002a6a <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd); 
 800388e:	2000      	movs	r0, #0
 8003890:	f884 0380 	strb.w	r0, [r4, #896]	; 0x380
  
  return HAL_OK;
 8003894:	bd38      	pop	{r3, r4, r5, pc}
  ep->is_stall = 1U;
  ep->num   = ep_addr & 0x7FU;
  ep->is_in = ((ep_addr & 0x80U) == 0x80U);
  
  
  __HAL_LOCK(hpcd); 
 8003896:	2002      	movs	r0, #2
    USB_EP0_OutStart(hpcd->Instance, hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
  }
  __HAL_UNLOCK(hpcd); 
  
  return HAL_OK;
}
 8003898:	bd38      	pop	{r3, r4, r5, pc}

0800389a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800389a:	b538      	push	{r3, r4, r5, lr}
  USB_OTG_EPTypeDef *ep;
  
  if ((0x80U & ep_addr) == 0x80U)
 800389c:	b24b      	sxtb	r3, r1
 800389e:	2b00      	cmp	r3, #0
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80038a0:	4605      	mov	r5, r0
 80038a2:	f04f 021c 	mov.w	r2, #28
 80038a6:	f001 007f 	and.w	r0, r1, #127	; 0x7f
  USB_OTG_EPTypeDef *ep;
  
  if ((0x80U & ep_addr) == 0x80U)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 80038aa:	bfb5      	itete	lt
 80038ac:	fb02 5100 	mlalt	r1, r2, r0, r5
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80038b0:	fb02 5101 	mlage	r1, r2, r1, r5
{
  USB_OTG_EPTypeDef *ep;
  
  if ((0x80U & ep_addr) == 0x80U)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 80038b4:	3138      	addlt	r1, #56	; 0x38
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80038b6:	f501 71ee 	addge.w	r1, r1, #476	; 0x1dc
  }
  
  ep->is_stall = 0U;
  ep->num   = ep_addr & 0x7FU;
  ep->is_in = ((ep_addr & 0x80U) == 0x80U);
 80038ba:	0fdb      	lsrs	r3, r3, #31
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
  }
  
  ep->is_stall = 0U;
 80038bc:	2400      	movs	r4, #0
 80038be:	708c      	strb	r4, [r1, #2]
  ep->num   = ep_addr & 0x7FU;
 80038c0:	7008      	strb	r0, [r1, #0]
  ep->is_in = ((ep_addr & 0x80U) == 0x80U);
 80038c2:	704b      	strb	r3, [r1, #1]
  
  __HAL_LOCK(hpcd); 
 80038c4:	f895 3380 	ldrb.w	r3, [r5, #896]	; 0x380
 80038c8:	2b01      	cmp	r3, #1
 80038ca:	d009      	beq.n	80038e0 <HAL_PCD_EP_ClrStall+0x46>
 80038cc:	2301      	movs	r3, #1
 80038ce:	f885 3380 	strb.w	r3, [r5, #896]	; 0x380
  USB_EPClearStall(hpcd->Instance , ep);
 80038d2:	6828      	ldr	r0, [r5, #0]
 80038d4:	f7ff f836 	bl	8002944 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd); 
 80038d8:	f885 4380 	strb.w	r4, [r5, #896]	; 0x380
    
  return HAL_OK;
 80038dc:	4620      	mov	r0, r4
 80038de:	bd38      	pop	{r3, r4, r5, pc}
  
  ep->is_stall = 0U;
  ep->num   = ep_addr & 0x7FU;
  ep->is_in = ((ep_addr & 0x80U) == 0x80U);
  
  __HAL_LOCK(hpcd); 
 80038e0:	2002      	movs	r0, #2
  USB_EPClearStall(hpcd->Instance , ep);
  __HAL_UNLOCK(hpcd); 
    
  return HAL_OK;
}
 80038e2:	bd38      	pop	{r3, r4, r5, pc}

080038e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80038e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80038e8:	4f6a      	ldr	r7, [pc, #424]	; (8003a94 <HAL_GPIO_Init+0x1b0>)
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80038ea:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038ec:	f8df c1ac 	ldr.w	ip, [pc, #428]	; 8003a9c <HAL_GPIO_Init+0x1b8>

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80038f0:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8003aa0 <HAL_GPIO_Init+0x1bc>
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80038f4:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80038f6:	2200      	movs	r2, #0
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80038f8:	9301      	str	r3, [sp, #4]
 80038fa:	46be      	mov	lr, r7

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
 80038fc:	2401      	movs	r4, #1
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if(iocurrent == ioposition)
 80038fe:	9b01      	ldr	r3, [sp, #4]

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
 8003900:	4094      	lsls	r4, r2
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if(iocurrent == ioposition)
 8003902:	ea34 0303 	bics.w	r3, r4, r3
 8003906:	f040 80bd 	bne.w	8003a84 <HAL_GPIO_Init+0x1a0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800390a:	684d      	ldr	r5, [r1, #4]
 800390c:	f025 0a10 	bic.w	sl, r5, #16
 8003910:	f1ba 0f02 	cmp.w	sl, #2
 8003914:	d114      	bne.n	8003940 <HAL_GPIO_Init+0x5c>
 8003916:	ea4f 09d2 	mov.w	r9, r2, lsr #3
 800391a:	eb00 0989 	add.w	r9, r0, r9, lsl #2
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 800391e:	f002 0b07 	and.w	fp, r2, #7
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003922:	f8d9 6020 	ldr.w	r6, [r9, #32]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8003926:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 800392a:	230f      	movs	r3, #15
 800392c:	fa03 f30b 	lsl.w	r3, r3, fp
 8003930:	ea26 0603 	bic.w	r6, r6, r3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8003934:	690b      	ldr	r3, [r1, #16]
 8003936:	fa03 f30b 	lsl.w	r3, r3, fp
 800393a:	4333      	orrs	r3, r6
        GPIOx->AFR[position >> 3U] = temp;
 800393c:	f8c9 3020 	str.w	r3, [r9, #32]
 8003940:	ea4f 0b42 	mov.w	fp, r2, lsl #1
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003944:	f04f 0903 	mov.w	r9, #3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
        GPIOx->AFR[position >> 3U] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003948:	6803      	ldr	r3, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800394a:	fa09 f90b 	lsl.w	r9, r9, fp
 800394e:	ea6f 0909 	mvn.w	r9, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003952:	f005 0603 	and.w	r6, r5, #3
        GPIOx->AFR[position >> 3U] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003956:	ea03 0309 	and.w	r3, r3, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800395a:	fa06 f60b 	lsl.w	r6, r6, fp
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800395e:	f10a 3aff 	add.w	sl, sl, #4294967295
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003962:	4333      	orrs	r3, r6
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003964:	f1ba 0f01 	cmp.w	sl, #1

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
      GPIOx->MODER = temp;
 8003968:	6003      	str	r3, [r0, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800396a:	d80f      	bhi.n	800398c <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800396c:	6883      	ldr	r3, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
        temp |= (GPIO_Init->Speed << (position * 2U));
 800396e:	68ce      	ldr	r6, [r1, #12]
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003970:	ea09 0303 	and.w	r3, r9, r3
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003974:	fa06 f60b 	lsl.w	r6, r6, fp
 8003978:	431e      	orrs	r6, r3
        GPIOx->OSPEEDR = temp;
 800397a:	6086      	str	r6, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800397c:	6843      	ldr	r3, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800397e:	f3c5 1600 	ubfx	r6, r5, #4, #1
        temp |= (GPIO_Init->Speed << (position * 2U));
        GPIOx->OSPEEDR = temp;

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003982:	ea23 0304 	bic.w	r3, r3, r4
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003986:	4096      	lsls	r6, r2
 8003988:	4333      	orrs	r3, r6
        GPIOx->OTYPER = temp;
 800398a:	6043      	str	r3, [r0, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800398c:	68c3      	ldr	r3, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800398e:	ea09 0903 	and.w	r9, r9, r3
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003992:	688b      	ldr	r3, [r1, #8]
 8003994:	fa03 f30b 	lsl.w	r3, r3, fp
 8003998:	ea43 0309 	orr.w	r3, r3, r9
      GPIOx->PUPDR = temp;
 800399c:	60c3      	str	r3, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800399e:	00eb      	lsls	r3, r5, #3
 80039a0:	d570      	bpl.n	8003a84 <HAL_GPIO_Init+0x1a0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039a2:	2300      	movs	r3, #0
 80039a4:	9303      	str	r3, [sp, #12]
 80039a6:	f8dc 6044 	ldr.w	r6, [ip, #68]	; 0x44

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80039aa:	4b3b      	ldr	r3, [pc, #236]	; (8003a98 <HAL_GPIO_Init+0x1b4>)
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039ac:	f446 4680 	orr.w	r6, r6, #16384	; 0x4000
 80039b0:	f8cc 6044 	str.w	r6, [ip, #68]	; 0x44
 80039b4:	f8dc 6044 	ldr.w	r6, [ip, #68]	; 0x44
 80039b8:	f022 0903 	bic.w	r9, r2, #3
 80039bc:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
 80039c0:	f406 4680 	and.w	r6, r6, #16384	; 0x4000
 80039c4:	f509 399c 	add.w	r9, r9, #79872	; 0x13800
 80039c8:	9603      	str	r6, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 80039ca:	f002 0a03 	and.w	sl, r2, #3
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039ce:	9e03      	ldr	r6, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80039d0:	f8d9 b008 	ldr.w	fp, [r9, #8]
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 80039d4:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 80039d8:	260f      	movs	r6, #15
 80039da:	fa06 f60a 	lsl.w	r6, r6, sl
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80039de:	4298      	cmp	r0, r3
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 80039e0:	ea2b 0606 	bic.w	r6, fp, r6
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80039e4:	d01c      	beq.n	8003a20 <HAL_GPIO_Init+0x13c>
 80039e6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80039ea:	4298      	cmp	r0, r3
 80039ec:	d01a      	beq.n	8003a24 <HAL_GPIO_Init+0x140>
 80039ee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80039f2:	4298      	cmp	r0, r3
 80039f4:	d018      	beq.n	8003a28 <HAL_GPIO_Init+0x144>
 80039f6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80039fa:	4298      	cmp	r0, r3
 80039fc:	d016      	beq.n	8003a2c <HAL_GPIO_Init+0x148>
 80039fe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003a02:	4298      	cmp	r0, r3
 8003a04:	d014      	beq.n	8003a30 <HAL_GPIO_Init+0x14c>
 8003a06:	4540      	cmp	r0, r8
 8003a08:	d014      	beq.n	8003a34 <HAL_GPIO_Init+0x150>
 8003a0a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a0e:	4298      	cmp	r0, r3
 8003a10:	d012      	beq.n	8003a38 <HAL_GPIO_Init+0x154>
 8003a12:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003a16:	4298      	cmp	r0, r3
 8003a18:	bf14      	ite	ne
 8003a1a:	2308      	movne	r3, #8
 8003a1c:	2307      	moveq	r3, #7
 8003a1e:	e00c      	b.n	8003a3a <HAL_GPIO_Init+0x156>
 8003a20:	2300      	movs	r3, #0
 8003a22:	e00a      	b.n	8003a3a <HAL_GPIO_Init+0x156>
 8003a24:	2301      	movs	r3, #1
 8003a26:	e008      	b.n	8003a3a <HAL_GPIO_Init+0x156>
 8003a28:	2302      	movs	r3, #2
 8003a2a:	e006      	b.n	8003a3a <HAL_GPIO_Init+0x156>
 8003a2c:	2303      	movs	r3, #3
 8003a2e:	e004      	b.n	8003a3a <HAL_GPIO_Init+0x156>
 8003a30:	2304      	movs	r3, #4
 8003a32:	e002      	b.n	8003a3a <HAL_GPIO_Init+0x156>
 8003a34:	2305      	movs	r3, #5
 8003a36:	e000      	b.n	8003a3a <HAL_GPIO_Init+0x156>
 8003a38:	2306      	movs	r3, #6
 8003a3a:	fa03 f30a 	lsl.w	r3, r3, sl
 8003a3e:	4333      	orrs	r3, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003a40:	f8c9 3008 	str.w	r3, [r9, #8]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003a44:	683b      	ldr	r3, [r7, #0]
        temp &= ~((uint32_t)iocurrent);
 8003a46:	43e6      	mvns	r6, r4
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003a48:	f415 3f80 	tst.w	r5, #65536	; 0x10000
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        temp &= ~((uint32_t)iocurrent);
 8003a4c:	bf0c      	ite	eq
 8003a4e:	4033      	andeq	r3, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          temp |= iocurrent;
 8003a50:	4323      	orrne	r3, r4
        }
        EXTI->IMR = temp;
 8003a52:	f8ce 3000 	str.w	r3, [lr]

        temp = EXTI->EMR;
 8003a56:	f8de 3004 	ldr.w	r3, [lr, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003a5a:	f415 3f00 	tst.w	r5, #131072	; 0x20000
          temp |= iocurrent;
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
 8003a5e:	bf0c      	ite	eq
 8003a60:	4033      	andeq	r3, r6
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          temp |= iocurrent;
 8003a62:	4323      	orrne	r3, r4
        }
        EXTI->EMR = temp;
 8003a64:	607b      	str	r3, [r7, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003a66:	68bb      	ldr	r3, [r7, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003a68:	f415 1f80 	tst.w	r5, #1048576	; 0x100000
        }
        EXTI->EMR = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
 8003a6c:	bf0c      	ite	eq
 8003a6e:	4033      	andeq	r3, r6
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          temp |= iocurrent;
 8003a70:	4323      	orrne	r3, r4
        }
        EXTI->RTSR = temp;
 8003a72:	f8ce 3008 	str.w	r3, [lr, #8]

        temp = EXTI->FTSR;
 8003a76:	f8de 300c 	ldr.w	r3, [lr, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003a7a:	02ad      	lsls	r5, r5, #10
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
 8003a7c:	bf54      	ite	pl
 8003a7e:	4033      	andpl	r3, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          temp |= iocurrent;
 8003a80:	4323      	orrmi	r3, r4
        }
        EXTI->FTSR = temp;
 8003a82:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a84:	3201      	adds	r2, #1
 8003a86:	2a10      	cmp	r2, #16
 8003a88:	f47f af38 	bne.w	80038fc <HAL_GPIO_Init+0x18>
        }
        EXTI->FTSR = temp;
      }
    }
  }
}
 8003a8c:	b005      	add	sp, #20
 8003a8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a92:	bf00      	nop
 8003a94:	40013c00 	.word	0x40013c00
 8003a98:	40020000 	.word	0x40020000
 8003a9c:	40023800 	.word	0x40023800
 8003aa0:	40021400 	.word	0x40021400

08003aa4 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003aa4:	6903      	ldr	r3, [r0, #16]
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 8003aa6:	4219      	tst	r1, r3
}
 8003aa8:	bf14      	ite	ne
 8003aaa:	2001      	movne	r0, #1
 8003aac:	2000      	moveq	r0, #0
 8003aae:	4770      	bx	lr

08003ab0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003ab0:	b902      	cbnz	r2, 8003ab4 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003ab2:	0409      	lsls	r1, r1, #16
 8003ab4:	6181      	str	r1, [r0, #24]
 8003ab6:	4770      	bx	lr

08003ab8 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ab8:	4a07      	ldr	r2, [pc, #28]	; (8003ad8 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8003aba:	68d3      	ldr	r3, [r2, #12]
 8003abc:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003ac0:	041b      	lsls	r3, r3, #16
 8003ac2:	0c1b      	lsrs	r3, r3, #16
 8003ac4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 8003ac8:	0200      	lsls	r0, r0, #8
 8003aca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ace:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 8003ad2:	4303      	orrs	r3, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8003ad4:	60d3      	str	r3, [r2, #12]
 8003ad6:	4770      	bx	lr
 8003ad8:	e000ed00 	.word	0xe000ed00

08003adc <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003adc:	4b17      	ldr	r3, [pc, #92]	; (8003b3c <HAL_NVIC_SetPriority+0x60>)
 8003ade:	68db      	ldr	r3, [r3, #12]
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ae0:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003ae4:	b530      	push	{r4, r5, lr}
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ae6:	f1c3 0407 	rsb	r4, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003aea:	1d1d      	adds	r5, r3, #4
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003aec:	2c04      	cmp	r4, #4
 8003aee:	bf28      	it	cs
 8003af0:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003af2:	2d06      	cmp	r5, #6

  return (
 8003af4:	f04f 0501 	mov.w	r5, #1
 8003af8:	fa05 f404 	lsl.w	r4, r5, r4
 8003afc:	f104 34ff 	add.w	r4, r4, #4294967295
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b00:	bf8c      	ite	hi
 8003b02:	3b03      	subhi	r3, #3
 8003b04:	2300      	movls	r3, #0

  return (
 8003b06:	400c      	ands	r4, r1
 8003b08:	409c      	lsls	r4, r3
 8003b0a:	fa05 f303 	lsl.w	r3, r5, r3
 8003b0e:	3b01      	subs	r3, #1
 8003b10:	401a      	ands	r2, r3
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 8003b12:	2800      	cmp	r0, #0
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 8003b14:	ea42 0204 	orr.w	r2, r2, r4
 8003b18:	ea4f 1202 	mov.w	r2, r2, lsl #4
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b1c:	bfaf      	iteee	ge
 8003b1e:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b22:	f000 000f 	andlt.w	r0, r0, #15
 8003b26:	4b06      	ldrlt	r3, [pc, #24]	; (8003b40 <HAL_NVIC_SetPriority+0x64>)
 8003b28:	b2d2      	uxtblt	r2, r2
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b2a:	bfa5      	ittet	ge
 8003b2c:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8003b30:	b2d2      	uxtbge	r2, r2
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b32:	541a      	strblt	r2, [r3, r0]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b34:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8003b38:	bd30      	pop	{r4, r5, pc}
 8003b3a:	bf00      	nop
 8003b3c:	e000ed00 	.word	0xe000ed00
 8003b40:	e000ed14 	.word	0xe000ed14

08003b44 <HAL_NVIC_EnableIRQ>:
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8003b44:	0942      	lsrs	r2, r0, #5
 8003b46:	2301      	movs	r3, #1
 8003b48:	f000 001f 	and.w	r0, r0, #31
 8003b4c:	fa03 f000 	lsl.w	r0, r3, r0
 8003b50:	4b01      	ldr	r3, [pc, #4]	; (8003b58 <HAL_NVIC_EnableIRQ+0x14>)
 8003b52:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8003b56:	4770      	bx	lr
 8003b58:	e000e100 	.word	0xe000e100

08003b5c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003b5c:	3801      	subs	r0, #1
 8003b5e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8003b62:	d20a      	bcs.n	8003b7a <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b64:	4b06      	ldr	r3, [pc, #24]	; (8003b80 <HAL_SYSTICK_Config+0x24>)
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b66:	4a07      	ldr	r2, [pc, #28]	; (8003b84 <HAL_SYSTICK_Config+0x28>)
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b68:	6058      	str	r0, [r3, #4]
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b6a:	21f0      	movs	r1, #240	; 0xf0
 8003b6c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b70:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b72:	2207      	movs	r2, #7
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b74:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b76:	601a      	str	r2, [r3, #0]
 8003b78:	4770      	bx	lr
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
 8003b7a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8003b7c:	4770      	bx	lr
 8003b7e:	bf00      	nop
 8003b80:	e000e010 	.word	0xe000e010
 8003b84:	e000ed00 	.word	0xe000ed00

08003b88 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8003b88:	4b04      	ldr	r3, [pc, #16]	; (8003b9c <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8003b8a:	681a      	ldr	r2, [r3, #0]
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8003b8c:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8003b8e:	bf0c      	ite	eq
 8003b90:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8003b94:	f022 0204 	bicne.w	r2, r2, #4
 8003b98:	601a      	str	r2, [r3, #0]
 8003b9a:	4770      	bx	lr
 8003b9c:	e000e010 	.word	0xe000e010

08003ba0 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8003ba0:	4770      	bx	lr

08003ba2 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8003ba2:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8003ba4:	f7ff fffc 	bl	8003ba0 <HAL_SYSTICK_Callback>
 8003ba8:	bd08      	pop	{r3, pc}
	...

08003bac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003bac:	b510      	push	{r4, lr}
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8003bae:	4b08      	ldr	r3, [pc, #32]	; (8003bd0 <HAL_InitTick+0x24>)
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003bb0:	4604      	mov	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8003bb2:	6818      	ldr	r0, [r3, #0]
 8003bb4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003bb8:	fbb0 f0f3 	udiv	r0, r0, r3
 8003bbc:	f7ff ffce 	bl	8003b5c <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	4621      	mov	r1, r4
 8003bc4:	f04f 30ff 	mov.w	r0, #4294967295
 8003bc8:	f7ff ff88 	bl	8003adc <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 8003bcc:	2000      	movs	r0, #0
 8003bce:	bd10      	pop	{r4, pc}
 8003bd0:	20000164 	.word	0x20000164

08003bd4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003bd4:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003bd6:	4b0b      	ldr	r3, [pc, #44]	; (8003c04 <HAL_Init+0x30>)
 8003bd8:	681a      	ldr	r2, [r3, #0]
 8003bda:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003bde:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8003be0:	681a      	ldr	r2, [r3, #0]
 8003be2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003be6:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003be8:	681a      	ldr	r2, [r3, #0]
 8003bea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003bee:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003bf0:	2003      	movs	r0, #3
 8003bf2:	f7ff ff61 	bl	8003ab8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003bf6:	2000      	movs	r0, #0
 8003bf8:	f7ff ffd8 	bl	8003bac <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8003bfc:	f7fc fd08 	bl	8000610 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
}
 8003c00:	2000      	movs	r0, #0
 8003c02:	bd08      	pop	{r3, pc}
 8003c04:	40023c00 	.word	0x40023c00

08003c08 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8003c08:	4a02      	ldr	r2, [pc, #8]	; (8003c14 <HAL_IncTick+0xc>)
 8003c0a:	6813      	ldr	r3, [r2, #0]
 8003c0c:	3301      	adds	r3, #1
 8003c0e:	6013      	str	r3, [r2, #0]
 8003c10:	4770      	bx	lr
 8003c12:	bf00      	nop
 8003c14:	20000fa8 	.word	0x20000fa8

08003c18 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8003c18:	4b01      	ldr	r3, [pc, #4]	; (8003c20 <HAL_GetTick+0x8>)
 8003c1a:	6818      	ldr	r0, [r3, #0]
}
 8003c1c:	4770      	bx	lr
 8003c1e:	bf00      	nop
 8003c20:	20000fa8 	.word	0x20000fa8

08003c24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8003c24:	b513      	push	{r0, r1, r4, lr}
 8003c26:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = 0U;
  tickstart = HAL_GetTick();
 8003c28:	f7ff fff6 	bl	8003c18 <HAL_GetTick>
 8003c2c:	4604      	mov	r4, r0
  while((HAL_GetTick() - tickstart) < Delay)
 8003c2e:	f7ff fff3 	bl	8003c18 <HAL_GetTick>
 8003c32:	9b01      	ldr	r3, [sp, #4]
 8003c34:	1b00      	subs	r0, r0, r4
 8003c36:	4298      	cmp	r0, r3
 8003c38:	d3f9      	bcc.n	8003c2e <HAL_Delay+0xa>
  {
  }
}
 8003c3a:	b002      	add	sp, #8
 8003c3c:	bd10      	pop	{r4, pc}
	...

08003c40 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003c40:	490f      	ldr	r1, [pc, #60]	; (8003c80 <SystemInit+0x40>)
 8003c42:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8003c46:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003c4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003c4e:	4b0d      	ldr	r3, [pc, #52]	; (8003c84 <SystemInit+0x44>)
 8003c50:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003c52:	2000      	movs	r0, #0
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003c54:	f042 0201 	orr.w	r2, r2, #1
 8003c58:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003c5a:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003c5c:	681a      	ldr	r2, [r3, #0]
 8003c5e:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8003c62:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003c66:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8003c68:	4a07      	ldr	r2, [pc, #28]	; (8003c88 <SystemInit+0x48>)
 8003c6a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003c6c:	681a      	ldr	r2, [r3, #0]
 8003c6e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003c72:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003c74:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003c76:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003c7a:	608b      	str	r3, [r1, #8]
 8003c7c:	4770      	bx	lr
 8003c7e:	bf00      	nop
 8003c80:	e000ed00 	.word	0xe000ed00
 8003c84:	40023800 	.word	0x40023800
 8003c88:	24003010 	.word	0x24003010

08003c8c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003c8c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003cc4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003c90:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003c92:	e003      	b.n	8003c9c <LoopCopyDataInit>

08003c94 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003c94:	4b0c      	ldr	r3, [pc, #48]	; (8003cc8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003c96:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003c98:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003c9a:	3104      	adds	r1, #4

08003c9c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003c9c:	480b      	ldr	r0, [pc, #44]	; (8003ccc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003c9e:	4b0c      	ldr	r3, [pc, #48]	; (8003cd0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003ca0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003ca2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003ca4:	d3f6      	bcc.n	8003c94 <CopyDataInit>
  ldr  r2, =_sbss
 8003ca6:	4a0b      	ldr	r2, [pc, #44]	; (8003cd4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003ca8:	e002      	b.n	8003cb0 <LoopFillZerobss>

08003caa <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003caa:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003cac:	f842 3b04 	str.w	r3, [r2], #4

08003cb0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003cb0:	4b09      	ldr	r3, [pc, #36]	; (8003cd8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003cb2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003cb4:	d3f9      	bcc.n	8003caa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003cb6:	f7ff ffc3 	bl	8003c40 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003cba:	f000 f811 	bl	8003ce0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003cbe:	f7fd fb41 	bl	8001344 <main>
  bx  lr    
 8003cc2:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003cc4:	20020000 	.word	0x20020000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 8003cc8:	0800465c 	.word	0x0800465c
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003ccc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003cd0:	2000066c 	.word	0x2000066c
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 8003cd4:	2000066c 	.word	0x2000066c
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003cd8:	20000fb0 	.word	0x20000fb0

08003cdc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003cdc:	e7fe      	b.n	8003cdc <ADC_IRQHandler>
	...

08003ce0 <__libc_init_array>:
 8003ce0:	b570      	push	{r4, r5, r6, lr}
 8003ce2:	4b0e      	ldr	r3, [pc, #56]	; (8003d1c <__libc_init_array+0x3c>)
 8003ce4:	4c0e      	ldr	r4, [pc, #56]	; (8003d20 <__libc_init_array+0x40>)
 8003ce6:	1ae4      	subs	r4, r4, r3
 8003ce8:	10a4      	asrs	r4, r4, #2
 8003cea:	2500      	movs	r5, #0
 8003cec:	461e      	mov	r6, r3
 8003cee:	42a5      	cmp	r5, r4
 8003cf0:	d004      	beq.n	8003cfc <__libc_init_array+0x1c>
 8003cf2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003cf6:	4798      	blx	r3
 8003cf8:	3501      	adds	r5, #1
 8003cfa:	e7f8      	b.n	8003cee <__libc_init_array+0xe>
 8003cfc:	f000 fb8e 	bl	800441c <_init>
 8003d00:	4c08      	ldr	r4, [pc, #32]	; (8003d24 <__libc_init_array+0x44>)
 8003d02:	4b09      	ldr	r3, [pc, #36]	; (8003d28 <__libc_init_array+0x48>)
 8003d04:	1ae4      	subs	r4, r4, r3
 8003d06:	10a4      	asrs	r4, r4, #2
 8003d08:	2500      	movs	r5, #0
 8003d0a:	461e      	mov	r6, r3
 8003d0c:	42a5      	cmp	r5, r4
 8003d0e:	d004      	beq.n	8003d1a <__libc_init_array+0x3a>
 8003d10:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003d14:	4798      	blx	r3
 8003d16:	3501      	adds	r5, #1
 8003d18:	e7f8      	b.n	8003d0c <__libc_init_array+0x2c>
 8003d1a:	bd70      	pop	{r4, r5, r6, pc}
 8003d1c:	08004654 	.word	0x08004654
 8003d20:	08004654 	.word	0x08004654
 8003d24:	08004658 	.word	0x08004658
 8003d28:	08004654 	.word	0x08004654

08003d2c <malloc>:
 8003d2c:	4b02      	ldr	r3, [pc, #8]	; (8003d38 <malloc+0xc>)
 8003d2e:	4601      	mov	r1, r0
 8003d30:	6818      	ldr	r0, [r3, #0]
 8003d32:	f000 b80b 	b.w	8003d4c <_malloc_r>
 8003d36:	bf00      	nop
 8003d38:	20000668 	.word	0x20000668

08003d3c <free>:
 8003d3c:	4b02      	ldr	r3, [pc, #8]	; (8003d48 <free+0xc>)
 8003d3e:	4601      	mov	r1, r0
 8003d40:	6818      	ldr	r0, [r3, #0]
 8003d42:	f000 ba9f 	b.w	8004284 <_free_r>
 8003d46:	bf00      	nop
 8003d48:	20000668 	.word	0x20000668

08003d4c <_malloc_r>:
 8003d4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d50:	f101 040b 	add.w	r4, r1, #11
 8003d54:	2c16      	cmp	r4, #22
 8003d56:	b085      	sub	sp, #20
 8003d58:	4681      	mov	r9, r0
 8003d5a:	d903      	bls.n	8003d64 <_malloc_r+0x18>
 8003d5c:	f034 0407 	bics.w	r4, r4, #7
 8003d60:	d501      	bpl.n	8003d66 <_malloc_r+0x1a>
 8003d62:	e002      	b.n	8003d6a <_malloc_r+0x1e>
 8003d64:	2410      	movs	r4, #16
 8003d66:	428c      	cmp	r4, r1
 8003d68:	d203      	bcs.n	8003d72 <_malloc_r+0x26>
 8003d6a:	230c      	movs	r3, #12
 8003d6c:	f8c9 3000 	str.w	r3, [r9]
 8003d70:	e1ea      	b.n	8004148 <_malloc_r+0x3fc>
 8003d72:	4648      	mov	r0, r9
 8003d74:	f000 fa1d 	bl	80041b2 <__malloc_lock>
 8003d78:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8003d7c:	4d9e      	ldr	r5, [pc, #632]	; (8003ff8 <_malloc_r+0x2ac>)
 8003d7e:	d217      	bcs.n	8003db0 <_malloc_r+0x64>
 8003d80:	f104 0208 	add.w	r2, r4, #8
 8003d84:	442a      	add	r2, r5
 8003d86:	f1a2 0108 	sub.w	r1, r2, #8
 8003d8a:	6856      	ldr	r6, [r2, #4]
 8003d8c:	428e      	cmp	r6, r1
 8003d8e:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 8003d92:	d102      	bne.n	8003d9a <_malloc_r+0x4e>
 8003d94:	68d6      	ldr	r6, [r2, #12]
 8003d96:	42b2      	cmp	r2, r6
 8003d98:	d008      	beq.n	8003dac <_malloc_r+0x60>
 8003d9a:	6873      	ldr	r3, [r6, #4]
 8003d9c:	68f2      	ldr	r2, [r6, #12]
 8003d9e:	68b1      	ldr	r1, [r6, #8]
 8003da0:	f023 0303 	bic.w	r3, r3, #3
 8003da4:	60ca      	str	r2, [r1, #12]
 8003da6:	4433      	add	r3, r6
 8003da8:	6091      	str	r1, [r2, #8]
 8003daa:	e02f      	b.n	8003e0c <_malloc_r+0xc0>
 8003dac:	3302      	adds	r3, #2
 8003dae:	e03d      	b.n	8003e2c <_malloc_r+0xe0>
 8003db0:	0a63      	lsrs	r3, r4, #9
 8003db2:	d01a      	beq.n	8003dea <_malloc_r+0x9e>
 8003db4:	2b04      	cmp	r3, #4
 8003db6:	d802      	bhi.n	8003dbe <_malloc_r+0x72>
 8003db8:	09a3      	lsrs	r3, r4, #6
 8003dba:	3338      	adds	r3, #56	; 0x38
 8003dbc:	e018      	b.n	8003df0 <_malloc_r+0xa4>
 8003dbe:	2b14      	cmp	r3, #20
 8003dc0:	d801      	bhi.n	8003dc6 <_malloc_r+0x7a>
 8003dc2:	335b      	adds	r3, #91	; 0x5b
 8003dc4:	e014      	b.n	8003df0 <_malloc_r+0xa4>
 8003dc6:	2b54      	cmp	r3, #84	; 0x54
 8003dc8:	d802      	bhi.n	8003dd0 <_malloc_r+0x84>
 8003dca:	0b23      	lsrs	r3, r4, #12
 8003dcc:	336e      	adds	r3, #110	; 0x6e
 8003dce:	e00f      	b.n	8003df0 <_malloc_r+0xa4>
 8003dd0:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8003dd4:	d802      	bhi.n	8003ddc <_malloc_r+0x90>
 8003dd6:	0be3      	lsrs	r3, r4, #15
 8003dd8:	3377      	adds	r3, #119	; 0x77
 8003dda:	e009      	b.n	8003df0 <_malloc_r+0xa4>
 8003ddc:	f240 5254 	movw	r2, #1364	; 0x554
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d804      	bhi.n	8003dee <_malloc_r+0xa2>
 8003de4:	0ca3      	lsrs	r3, r4, #18
 8003de6:	337c      	adds	r3, #124	; 0x7c
 8003de8:	e002      	b.n	8003df0 <_malloc_r+0xa4>
 8003dea:	233f      	movs	r3, #63	; 0x3f
 8003dec:	e000      	b.n	8003df0 <_malloc_r+0xa4>
 8003dee:	237e      	movs	r3, #126	; 0x7e
 8003df0:	1c5a      	adds	r2, r3, #1
 8003df2:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8003df6:	f1a2 0008 	sub.w	r0, r2, #8
 8003dfa:	6856      	ldr	r6, [r2, #4]
 8003dfc:	e00c      	b.n	8003e18 <_malloc_r+0xcc>
 8003dfe:	2900      	cmp	r1, #0
 8003e00:	68f1      	ldr	r1, [r6, #12]
 8003e02:	db08      	blt.n	8003e16 <_malloc_r+0xca>
 8003e04:	68b3      	ldr	r3, [r6, #8]
 8003e06:	60d9      	str	r1, [r3, #12]
 8003e08:	608b      	str	r3, [r1, #8]
 8003e0a:	18b3      	adds	r3, r6, r2
 8003e0c:	685a      	ldr	r2, [r3, #4]
 8003e0e:	f042 0201 	orr.w	r2, r2, #1
 8003e12:	605a      	str	r2, [r3, #4]
 8003e14:	e1a3      	b.n	800415e <_malloc_r+0x412>
 8003e16:	460e      	mov	r6, r1
 8003e18:	4286      	cmp	r6, r0
 8003e1a:	d006      	beq.n	8003e2a <_malloc_r+0xde>
 8003e1c:	6872      	ldr	r2, [r6, #4]
 8003e1e:	f022 0203 	bic.w	r2, r2, #3
 8003e22:	1b11      	subs	r1, r2, r4
 8003e24:	290f      	cmp	r1, #15
 8003e26:	ddea      	ble.n	8003dfe <_malloc_r+0xb2>
 8003e28:	3b01      	subs	r3, #1
 8003e2a:	3301      	adds	r3, #1
 8003e2c:	4a72      	ldr	r2, [pc, #456]	; (8003ff8 <_malloc_r+0x2ac>)
 8003e2e:	692e      	ldr	r6, [r5, #16]
 8003e30:	f102 0708 	add.w	r7, r2, #8
 8003e34:	42be      	cmp	r6, r7
 8003e36:	4639      	mov	r1, r7
 8003e38:	d079      	beq.n	8003f2e <_malloc_r+0x1e2>
 8003e3a:	6870      	ldr	r0, [r6, #4]
 8003e3c:	f020 0003 	bic.w	r0, r0, #3
 8003e40:	ebc4 0e00 	rsb	lr, r4, r0
 8003e44:	f1be 0f0f 	cmp.w	lr, #15
 8003e48:	dd0d      	ble.n	8003e66 <_malloc_r+0x11a>
 8003e4a:	1933      	adds	r3, r6, r4
 8003e4c:	f044 0401 	orr.w	r4, r4, #1
 8003e50:	6074      	str	r4, [r6, #4]
 8003e52:	6153      	str	r3, [r2, #20]
 8003e54:	6113      	str	r3, [r2, #16]
 8003e56:	f04e 0201 	orr.w	r2, lr, #1
 8003e5a:	60df      	str	r7, [r3, #12]
 8003e5c:	609f      	str	r7, [r3, #8]
 8003e5e:	605a      	str	r2, [r3, #4]
 8003e60:	f843 e00e 	str.w	lr, [r3, lr]
 8003e64:	e17b      	b.n	800415e <_malloc_r+0x412>
 8003e66:	f1be 0f00 	cmp.w	lr, #0
 8003e6a:	6157      	str	r7, [r2, #20]
 8003e6c:	6117      	str	r7, [r2, #16]
 8003e6e:	db05      	blt.n	8003e7c <_malloc_r+0x130>
 8003e70:	4430      	add	r0, r6
 8003e72:	6843      	ldr	r3, [r0, #4]
 8003e74:	f043 0301 	orr.w	r3, r3, #1
 8003e78:	6043      	str	r3, [r0, #4]
 8003e7a:	e170      	b.n	800415e <_malloc_r+0x412>
 8003e7c:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8003e80:	d215      	bcs.n	8003eae <_malloc_r+0x162>
 8003e82:	08c0      	lsrs	r0, r0, #3
 8003e84:	ea4f 0ea0 	mov.w	lr, r0, asr #2
 8003e88:	2701      	movs	r7, #1
 8003e8a:	fa07 fe0e 	lsl.w	lr, r7, lr
 8003e8e:	6857      	ldr	r7, [r2, #4]
 8003e90:	3001      	adds	r0, #1
 8003e92:	ea4e 0707 	orr.w	r7, lr, r7
 8003e96:	6057      	str	r7, [r2, #4]
 8003e98:	eb02 07c0 	add.w	r7, r2, r0, lsl #3
 8003e9c:	f852 e030 	ldr.w	lr, [r2, r0, lsl #3]
 8003ea0:	f8c6 e008 	str.w	lr, [r6, #8]
 8003ea4:	3f08      	subs	r7, #8
 8003ea6:	60f7      	str	r7, [r6, #12]
 8003ea8:	f842 6030 	str.w	r6, [r2, r0, lsl #3]
 8003eac:	e03d      	b.n	8003f2a <_malloc_r+0x1de>
 8003eae:	0a42      	lsrs	r2, r0, #9
 8003eb0:	2a04      	cmp	r2, #4
 8003eb2:	d802      	bhi.n	8003eba <_malloc_r+0x16e>
 8003eb4:	0982      	lsrs	r2, r0, #6
 8003eb6:	3238      	adds	r2, #56	; 0x38
 8003eb8:	e015      	b.n	8003ee6 <_malloc_r+0x19a>
 8003eba:	2a14      	cmp	r2, #20
 8003ebc:	d801      	bhi.n	8003ec2 <_malloc_r+0x176>
 8003ebe:	325b      	adds	r2, #91	; 0x5b
 8003ec0:	e011      	b.n	8003ee6 <_malloc_r+0x19a>
 8003ec2:	2a54      	cmp	r2, #84	; 0x54
 8003ec4:	d802      	bhi.n	8003ecc <_malloc_r+0x180>
 8003ec6:	0b02      	lsrs	r2, r0, #12
 8003ec8:	326e      	adds	r2, #110	; 0x6e
 8003eca:	e00c      	b.n	8003ee6 <_malloc_r+0x19a>
 8003ecc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8003ed0:	d802      	bhi.n	8003ed8 <_malloc_r+0x18c>
 8003ed2:	0bc2      	lsrs	r2, r0, #15
 8003ed4:	3277      	adds	r2, #119	; 0x77
 8003ed6:	e006      	b.n	8003ee6 <_malloc_r+0x19a>
 8003ed8:	f240 5754 	movw	r7, #1364	; 0x554
 8003edc:	42ba      	cmp	r2, r7
 8003ede:	bf9a      	itte	ls
 8003ee0:	0c82      	lsrls	r2, r0, #18
 8003ee2:	327c      	addls	r2, #124	; 0x7c
 8003ee4:	227e      	movhi	r2, #126	; 0x7e
 8003ee6:	1c57      	adds	r7, r2, #1
 8003ee8:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 8003eec:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 8003ef0:	f8df c104 	ldr.w	ip, [pc, #260]	; 8003ff8 <_malloc_r+0x2ac>
 8003ef4:	45be      	cmp	lr, r7
 8003ef6:	d10d      	bne.n	8003f14 <_malloc_r+0x1c8>
 8003ef8:	2001      	movs	r0, #1
 8003efa:	1092      	asrs	r2, r2, #2
 8003efc:	fa00 f202 	lsl.w	r2, r0, r2
 8003f00:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8003f04:	4310      	orrs	r0, r2
 8003f06:	f8cc 0004 	str.w	r0, [ip, #4]
 8003f0a:	4672      	mov	r2, lr
 8003f0c:	e009      	b.n	8003f22 <_malloc_r+0x1d6>
 8003f0e:	68bf      	ldr	r7, [r7, #8]
 8003f10:	45be      	cmp	lr, r7
 8003f12:	d004      	beq.n	8003f1e <_malloc_r+0x1d2>
 8003f14:	687a      	ldr	r2, [r7, #4]
 8003f16:	f022 0203 	bic.w	r2, r2, #3
 8003f1a:	4290      	cmp	r0, r2
 8003f1c:	d3f7      	bcc.n	8003f0e <_malloc_r+0x1c2>
 8003f1e:	68fa      	ldr	r2, [r7, #12]
 8003f20:	46be      	mov	lr, r7
 8003f22:	60f2      	str	r2, [r6, #12]
 8003f24:	f8c6 e008 	str.w	lr, [r6, #8]
 8003f28:	6096      	str	r6, [r2, #8]
 8003f2a:	f8ce 600c 	str.w	r6, [lr, #12]
 8003f2e:	2001      	movs	r0, #1
 8003f30:	109a      	asrs	r2, r3, #2
 8003f32:	fa00 f202 	lsl.w	r2, r0, r2
 8003f36:	6868      	ldr	r0, [r5, #4]
 8003f38:	4282      	cmp	r2, r0
 8003f3a:	d85f      	bhi.n	8003ffc <_malloc_r+0x2b0>
 8003f3c:	4202      	tst	r2, r0
 8003f3e:	d106      	bne.n	8003f4e <_malloc_r+0x202>
 8003f40:	f023 0303 	bic.w	r3, r3, #3
 8003f44:	0052      	lsls	r2, r2, #1
 8003f46:	4202      	tst	r2, r0
 8003f48:	f103 0304 	add.w	r3, r3, #4
 8003f4c:	d0fa      	beq.n	8003f44 <_malloc_r+0x1f8>
 8003f4e:	eb05 08c3 	add.w	r8, r5, r3, lsl #3
 8003f52:	46c2      	mov	sl, r8
 8003f54:	469c      	mov	ip, r3
 8003f56:	f8da 600c 	ldr.w	r6, [sl, #12]
 8003f5a:	4556      	cmp	r6, sl
 8003f5c:	d02c      	beq.n	8003fb8 <_malloc_r+0x26c>
 8003f5e:	6870      	ldr	r0, [r6, #4]
 8003f60:	68f7      	ldr	r7, [r6, #12]
 8003f62:	f020 0003 	bic.w	r0, r0, #3
 8003f66:	ebc4 0e00 	rsb	lr, r4, r0
 8003f6a:	f1be 0f0f 	cmp.w	lr, #15
 8003f6e:	dd11      	ble.n	8003f94 <_malloc_r+0x248>
 8003f70:	1933      	adds	r3, r6, r4
 8003f72:	f044 0401 	orr.w	r4, r4, #1
 8003f76:	6074      	str	r4, [r6, #4]
 8003f78:	f856 2f08 	ldr.w	r2, [r6, #8]!
 8003f7c:	60d7      	str	r7, [r2, #12]
 8003f7e:	60ba      	str	r2, [r7, #8]
 8003f80:	f04e 0201 	orr.w	r2, lr, #1
 8003f84:	616b      	str	r3, [r5, #20]
 8003f86:	612b      	str	r3, [r5, #16]
 8003f88:	60d9      	str	r1, [r3, #12]
 8003f8a:	6099      	str	r1, [r3, #8]
 8003f8c:	605a      	str	r2, [r3, #4]
 8003f8e:	f843 e00e 	str.w	lr, [r3, lr]
 8003f92:	e00b      	b.n	8003fac <_malloc_r+0x260>
 8003f94:	f1be 0f00 	cmp.w	lr, #0
 8003f98:	db0c      	blt.n	8003fb4 <_malloc_r+0x268>
 8003f9a:	1833      	adds	r3, r6, r0
 8003f9c:	685a      	ldr	r2, [r3, #4]
 8003f9e:	f042 0201 	orr.w	r2, r2, #1
 8003fa2:	605a      	str	r2, [r3, #4]
 8003fa4:	f856 3f08 	ldr.w	r3, [r6, #8]!
 8003fa8:	60df      	str	r7, [r3, #12]
 8003faa:	60bb      	str	r3, [r7, #8]
 8003fac:	4648      	mov	r0, r9
 8003fae:	f000 f901 	bl	80041b4 <__malloc_unlock>
 8003fb2:	e0d8      	b.n	8004166 <_malloc_r+0x41a>
 8003fb4:	463e      	mov	r6, r7
 8003fb6:	e7d0      	b.n	8003f5a <_malloc_r+0x20e>
 8003fb8:	f10c 0c01 	add.w	ip, ip, #1
 8003fbc:	f01c 0f03 	tst.w	ip, #3
 8003fc0:	f10a 0a08 	add.w	sl, sl, #8
 8003fc4:	d1c7      	bne.n	8003f56 <_malloc_r+0x20a>
 8003fc6:	0798      	lsls	r0, r3, #30
 8003fc8:	d104      	bne.n	8003fd4 <_malloc_r+0x288>
 8003fca:	686b      	ldr	r3, [r5, #4]
 8003fcc:	ea23 0302 	bic.w	r3, r3, r2
 8003fd0:	606b      	str	r3, [r5, #4]
 8003fd2:	e005      	b.n	8003fe0 <_malloc_r+0x294>
 8003fd4:	f858 0908 	ldr.w	r0, [r8], #-8
 8003fd8:	4580      	cmp	r8, r0
 8003fda:	f103 33ff 	add.w	r3, r3, #4294967295
 8003fde:	d0f2      	beq.n	8003fc6 <_malloc_r+0x27a>
 8003fe0:	6868      	ldr	r0, [r5, #4]
 8003fe2:	0052      	lsls	r2, r2, #1
 8003fe4:	4282      	cmp	r2, r0
 8003fe6:	d809      	bhi.n	8003ffc <_malloc_r+0x2b0>
 8003fe8:	b142      	cbz	r2, 8003ffc <_malloc_r+0x2b0>
 8003fea:	4663      	mov	r3, ip
 8003fec:	4202      	tst	r2, r0
 8003fee:	d1ae      	bne.n	8003f4e <_malloc_r+0x202>
 8003ff0:	3304      	adds	r3, #4
 8003ff2:	0052      	lsls	r2, r2, #1
 8003ff4:	e7fa      	b.n	8003fec <_malloc_r+0x2a0>
 8003ff6:	bf00      	nop
 8003ff8:	20000168 	.word	0x20000168
 8003ffc:	f8d5 b008 	ldr.w	fp, [r5, #8]
 8004000:	f8db 6004 	ldr.w	r6, [fp, #4]
 8004004:	f026 0603 	bic.w	r6, r6, #3
 8004008:	42b4      	cmp	r4, r6
 800400a:	d803      	bhi.n	8004014 <_malloc_r+0x2c8>
 800400c:	1b33      	subs	r3, r6, r4
 800400e:	2b0f      	cmp	r3, #15
 8004010:	f300 809c 	bgt.w	800414c <_malloc_r+0x400>
 8004014:	4a56      	ldr	r2, [pc, #344]	; (8004170 <_malloc_r+0x424>)
 8004016:	4957      	ldr	r1, [pc, #348]	; (8004174 <_malloc_r+0x428>)
 8004018:	6812      	ldr	r2, [r2, #0]
 800401a:	6808      	ldr	r0, [r1, #0]
 800401c:	9101      	str	r1, [sp, #4]
 800401e:	f102 0810 	add.w	r8, r2, #16
 8004022:	4a55      	ldr	r2, [pc, #340]	; (8004178 <_malloc_r+0x42c>)
 8004024:	9203      	str	r2, [sp, #12]
 8004026:	3001      	adds	r0, #1
 8004028:	bf18      	it	ne
 800402a:	f102 31ff 	addne.w	r1, r2, #4294967295
 800402e:	44a0      	add	r8, r4
 8004030:	bf1e      	ittt	ne
 8004032:	4488      	addne	r8, r1
 8004034:	4251      	negne	r1, r2
 8004036:	ea01 0808 	andne.w	r8, r1, r8
 800403a:	eb0b 0306 	add.w	r3, fp, r6
 800403e:	4641      	mov	r1, r8
 8004040:	4648      	mov	r0, r9
 8004042:	9302      	str	r3, [sp, #8]
 8004044:	f000 f8b8 	bl	80041b8 <_sbrk_r>
 8004048:	1c42      	adds	r2, r0, #1
 800404a:	4607      	mov	r7, r0
 800404c:	d06f      	beq.n	800412e <_malloc_r+0x3e2>
 800404e:	9b02      	ldr	r3, [sp, #8]
 8004050:	9a03      	ldr	r2, [sp, #12]
 8004052:	4283      	cmp	r3, r0
 8004054:	d901      	bls.n	800405a <_malloc_r+0x30e>
 8004056:	45ab      	cmp	fp, r5
 8004058:	d169      	bne.n	800412e <_malloc_r+0x3e2>
 800405a:	f8df a128 	ldr.w	sl, [pc, #296]	; 8004184 <_malloc_r+0x438>
 800405e:	f8df c128 	ldr.w	ip, [pc, #296]	; 8004188 <_malloc_r+0x43c>
 8004062:	f8da 0000 	ldr.w	r0, [sl]
 8004066:	42bb      	cmp	r3, r7
 8004068:	4440      	add	r0, r8
 800406a:	f8ca 0000 	str.w	r0, [sl]
 800406e:	d108      	bne.n	8004082 <_malloc_r+0x336>
 8004070:	ea13 0f0c 	tst.w	r3, ip
 8004074:	d105      	bne.n	8004082 <_malloc_r+0x336>
 8004076:	68ab      	ldr	r3, [r5, #8]
 8004078:	4446      	add	r6, r8
 800407a:	f046 0601 	orr.w	r6, r6, #1
 800407e:	605e      	str	r6, [r3, #4]
 8004080:	e049      	b.n	8004116 <_malloc_r+0x3ca>
 8004082:	9901      	ldr	r1, [sp, #4]
 8004084:	f8d1 e000 	ldr.w	lr, [r1]
 8004088:	f1be 3fff 	cmp.w	lr, #4294967295
 800408c:	bf15      	itete	ne
 800408e:	1afb      	subne	r3, r7, r3
 8004090:	4b38      	ldreq	r3, [pc, #224]	; (8004174 <_malloc_r+0x428>)
 8004092:	181b      	addne	r3, r3, r0
 8004094:	601f      	streq	r7, [r3, #0]
 8004096:	bf18      	it	ne
 8004098:	f8ca 3000 	strne.w	r3, [sl]
 800409c:	f017 0307 	ands.w	r3, r7, #7
 80040a0:	bf1c      	itt	ne
 80040a2:	f1c3 0308 	rsbne	r3, r3, #8
 80040a6:	18ff      	addne	r7, r7, r3
 80040a8:	44b8      	add	r8, r7
 80040aa:	441a      	add	r2, r3
 80040ac:	ea08 080c 	and.w	r8, r8, ip
 80040b0:	ebc8 0802 	rsb	r8, r8, r2
 80040b4:	4641      	mov	r1, r8
 80040b6:	4648      	mov	r0, r9
 80040b8:	f000 f87e 	bl	80041b8 <_sbrk_r>
 80040bc:	1c43      	adds	r3, r0, #1
 80040be:	bf04      	itt	eq
 80040c0:	4638      	moveq	r0, r7
 80040c2:	f04f 0800 	moveq.w	r8, #0
 80040c6:	f8da 3000 	ldr.w	r3, [sl]
 80040ca:	60af      	str	r7, [r5, #8]
 80040cc:	1bc2      	subs	r2, r0, r7
 80040ce:	4442      	add	r2, r8
 80040d0:	4443      	add	r3, r8
 80040d2:	f042 0201 	orr.w	r2, r2, #1
 80040d6:	45ab      	cmp	fp, r5
 80040d8:	f8ca 3000 	str.w	r3, [sl]
 80040dc:	607a      	str	r2, [r7, #4]
 80040de:	d01a      	beq.n	8004116 <_malloc_r+0x3ca>
 80040e0:	2e0f      	cmp	r6, #15
 80040e2:	d802      	bhi.n	80040ea <_malloc_r+0x39e>
 80040e4:	2301      	movs	r3, #1
 80040e6:	607b      	str	r3, [r7, #4]
 80040e8:	e021      	b.n	800412e <_malloc_r+0x3e2>
 80040ea:	f8db 3004 	ldr.w	r3, [fp, #4]
 80040ee:	3e0c      	subs	r6, #12
 80040f0:	f026 0607 	bic.w	r6, r6, #7
 80040f4:	f003 0301 	and.w	r3, r3, #1
 80040f8:	4333      	orrs	r3, r6
 80040fa:	f8cb 3004 	str.w	r3, [fp, #4]
 80040fe:	eb0b 0306 	add.w	r3, fp, r6
 8004102:	2205      	movs	r2, #5
 8004104:	2e0f      	cmp	r6, #15
 8004106:	605a      	str	r2, [r3, #4]
 8004108:	609a      	str	r2, [r3, #8]
 800410a:	d904      	bls.n	8004116 <_malloc_r+0x3ca>
 800410c:	f10b 0108 	add.w	r1, fp, #8
 8004110:	4648      	mov	r0, r9
 8004112:	f000 f8b7 	bl	8004284 <_free_r>
 8004116:	4a19      	ldr	r2, [pc, #100]	; (800417c <_malloc_r+0x430>)
 8004118:	f8da 3000 	ldr.w	r3, [sl]
 800411c:	6811      	ldr	r1, [r2, #0]
 800411e:	428b      	cmp	r3, r1
 8004120:	bf88      	it	hi
 8004122:	6013      	strhi	r3, [r2, #0]
 8004124:	4a16      	ldr	r2, [pc, #88]	; (8004180 <_malloc_r+0x434>)
 8004126:	6811      	ldr	r1, [r2, #0]
 8004128:	428b      	cmp	r3, r1
 800412a:	bf88      	it	hi
 800412c:	6013      	strhi	r3, [r2, #0]
 800412e:	68ab      	ldr	r3, [r5, #8]
 8004130:	685a      	ldr	r2, [r3, #4]
 8004132:	f022 0203 	bic.w	r2, r2, #3
 8004136:	4294      	cmp	r4, r2
 8004138:	eba2 0304 	sub.w	r3, r2, r4
 800413c:	d801      	bhi.n	8004142 <_malloc_r+0x3f6>
 800413e:	2b0f      	cmp	r3, #15
 8004140:	dc04      	bgt.n	800414c <_malloc_r+0x400>
 8004142:	4648      	mov	r0, r9
 8004144:	f000 f836 	bl	80041b4 <__malloc_unlock>
 8004148:	2600      	movs	r6, #0
 800414a:	e00c      	b.n	8004166 <_malloc_r+0x41a>
 800414c:	68ae      	ldr	r6, [r5, #8]
 800414e:	f044 0201 	orr.w	r2, r4, #1
 8004152:	4434      	add	r4, r6
 8004154:	f043 0301 	orr.w	r3, r3, #1
 8004158:	6072      	str	r2, [r6, #4]
 800415a:	60ac      	str	r4, [r5, #8]
 800415c:	6063      	str	r3, [r4, #4]
 800415e:	4648      	mov	r0, r9
 8004160:	f000 f828 	bl	80041b4 <__malloc_unlock>
 8004164:	3608      	adds	r6, #8
 8004166:	4630      	mov	r0, r6
 8004168:	b005      	add	sp, #20
 800416a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800416e:	bf00      	nop
 8004170:	20000694 	.word	0x20000694
 8004174:	20000574 	.word	0x20000574
 8004178:	00000080 	.word	0x00000080
 800417c:	20000690 	.word	0x20000690
 8004180:	2000068c 	.word	0x2000068c
 8004184:	20000698 	.word	0x20000698
 8004188:	0000007f 	.word	0x0000007f

0800418c <memcpy>:
 800418c:	b510      	push	{r4, lr}
 800418e:	1e43      	subs	r3, r0, #1
 8004190:	440a      	add	r2, r1
 8004192:	4291      	cmp	r1, r2
 8004194:	d004      	beq.n	80041a0 <memcpy+0x14>
 8004196:	f811 4b01 	ldrb.w	r4, [r1], #1
 800419a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800419e:	e7f8      	b.n	8004192 <memcpy+0x6>
 80041a0:	bd10      	pop	{r4, pc}

080041a2 <memset>:
 80041a2:	4402      	add	r2, r0
 80041a4:	4603      	mov	r3, r0
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d002      	beq.n	80041b0 <memset+0xe>
 80041aa:	f803 1b01 	strb.w	r1, [r3], #1
 80041ae:	e7fa      	b.n	80041a6 <memset+0x4>
 80041b0:	4770      	bx	lr

080041b2 <__malloc_lock>:
 80041b2:	4770      	bx	lr

080041b4 <__malloc_unlock>:
 80041b4:	4770      	bx	lr
	...

080041b8 <_sbrk_r>:
 80041b8:	b538      	push	{r3, r4, r5, lr}
 80041ba:	4c06      	ldr	r4, [pc, #24]	; (80041d4 <_sbrk_r+0x1c>)
 80041bc:	2300      	movs	r3, #0
 80041be:	4605      	mov	r5, r0
 80041c0:	4608      	mov	r0, r1
 80041c2:	6023      	str	r3, [r4, #0]
 80041c4:	f000 f91c 	bl	8004400 <_sbrk>
 80041c8:	1c43      	adds	r3, r0, #1
 80041ca:	d102      	bne.n	80041d2 <_sbrk_r+0x1a>
 80041cc:	6823      	ldr	r3, [r4, #0]
 80041ce:	b103      	cbz	r3, 80041d2 <_sbrk_r+0x1a>
 80041d0:	602b      	str	r3, [r5, #0]
 80041d2:	bd38      	pop	{r3, r4, r5, pc}
 80041d4:	20000fac 	.word	0x20000fac

080041d8 <_malloc_trim_r>:
 80041d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80041dc:	4f25      	ldr	r7, [pc, #148]	; (8004274 <_malloc_trim_r+0x9c>)
 80041de:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8004280 <_malloc_trim_r+0xa8>
 80041e2:	4689      	mov	r9, r1
 80041e4:	4606      	mov	r6, r0
 80041e6:	f7ff ffe4 	bl	80041b2 <__malloc_lock>
 80041ea:	68bb      	ldr	r3, [r7, #8]
 80041ec:	685d      	ldr	r5, [r3, #4]
 80041ee:	f1a8 0411 	sub.w	r4, r8, #17
 80041f2:	f025 0503 	bic.w	r5, r5, #3
 80041f6:	442c      	add	r4, r5
 80041f8:	ebc9 0404 	rsb	r4, r9, r4
 80041fc:	fbb4 f4f8 	udiv	r4, r4, r8
 8004200:	3c01      	subs	r4, #1
 8004202:	fb08 f404 	mul.w	r4, r8, r4
 8004206:	4544      	cmp	r4, r8
 8004208:	da05      	bge.n	8004216 <_malloc_trim_r+0x3e>
 800420a:	4630      	mov	r0, r6
 800420c:	f7ff ffd2 	bl	80041b4 <__malloc_unlock>
 8004210:	2000      	movs	r0, #0
 8004212:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004216:	2100      	movs	r1, #0
 8004218:	4630      	mov	r0, r6
 800421a:	f7ff ffcd 	bl	80041b8 <_sbrk_r>
 800421e:	68bb      	ldr	r3, [r7, #8]
 8004220:	442b      	add	r3, r5
 8004222:	4298      	cmp	r0, r3
 8004224:	d1f1      	bne.n	800420a <_malloc_trim_r+0x32>
 8004226:	4261      	negs	r1, r4
 8004228:	4630      	mov	r0, r6
 800422a:	f7ff ffc5 	bl	80041b8 <_sbrk_r>
 800422e:	3001      	adds	r0, #1
 8004230:	d110      	bne.n	8004254 <_malloc_trim_r+0x7c>
 8004232:	2100      	movs	r1, #0
 8004234:	4630      	mov	r0, r6
 8004236:	f7ff ffbf 	bl	80041b8 <_sbrk_r>
 800423a:	68ba      	ldr	r2, [r7, #8]
 800423c:	1a83      	subs	r3, r0, r2
 800423e:	2b0f      	cmp	r3, #15
 8004240:	dde3      	ble.n	800420a <_malloc_trim_r+0x32>
 8004242:	490d      	ldr	r1, [pc, #52]	; (8004278 <_malloc_trim_r+0xa0>)
 8004244:	6809      	ldr	r1, [r1, #0]
 8004246:	1a40      	subs	r0, r0, r1
 8004248:	490c      	ldr	r1, [pc, #48]	; (800427c <_malloc_trim_r+0xa4>)
 800424a:	f043 0301 	orr.w	r3, r3, #1
 800424e:	6008      	str	r0, [r1, #0]
 8004250:	6053      	str	r3, [r2, #4]
 8004252:	e7da      	b.n	800420a <_malloc_trim_r+0x32>
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	4a09      	ldr	r2, [pc, #36]	; (800427c <_malloc_trim_r+0xa4>)
 8004258:	1b2d      	subs	r5, r5, r4
 800425a:	f045 0501 	orr.w	r5, r5, #1
 800425e:	605d      	str	r5, [r3, #4]
 8004260:	6813      	ldr	r3, [r2, #0]
 8004262:	4630      	mov	r0, r6
 8004264:	1b1c      	subs	r4, r3, r4
 8004266:	6014      	str	r4, [r2, #0]
 8004268:	f7ff ffa4 	bl	80041b4 <__malloc_unlock>
 800426c:	2001      	movs	r0, #1
 800426e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004272:	bf00      	nop
 8004274:	20000168 	.word	0x20000168
 8004278:	20000574 	.word	0x20000574
 800427c:	20000698 	.word	0x20000698
 8004280:	00000080 	.word	0x00000080

08004284 <_free_r>:
 8004284:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004288:	4604      	mov	r4, r0
 800428a:	4688      	mov	r8, r1
 800428c:	2900      	cmp	r1, #0
 800428e:	f000 80ad 	beq.w	80043ec <_free_r+0x168>
 8004292:	f7ff ff8e 	bl	80041b2 <__malloc_lock>
 8004296:	f858 2c04 	ldr.w	r2, [r8, #-4]
 800429a:	4d55      	ldr	r5, [pc, #340]	; (80043f0 <_free_r+0x16c>)
 800429c:	f022 0001 	bic.w	r0, r2, #1
 80042a0:	f1a8 0308 	sub.w	r3, r8, #8
 80042a4:	181f      	adds	r7, r3, r0
 80042a6:	68a9      	ldr	r1, [r5, #8]
 80042a8:	687e      	ldr	r6, [r7, #4]
 80042aa:	428f      	cmp	r7, r1
 80042ac:	f026 0603 	bic.w	r6, r6, #3
 80042b0:	f002 0201 	and.w	r2, r2, #1
 80042b4:	d11b      	bne.n	80042ee <_free_r+0x6a>
 80042b6:	4430      	add	r0, r6
 80042b8:	b93a      	cbnz	r2, 80042ca <_free_r+0x46>
 80042ba:	f858 2c08 	ldr.w	r2, [r8, #-8]
 80042be:	1a9b      	subs	r3, r3, r2
 80042c0:	4410      	add	r0, r2
 80042c2:	6899      	ldr	r1, [r3, #8]
 80042c4:	68da      	ldr	r2, [r3, #12]
 80042c6:	60ca      	str	r2, [r1, #12]
 80042c8:	6091      	str	r1, [r2, #8]
 80042ca:	f040 0201 	orr.w	r2, r0, #1
 80042ce:	605a      	str	r2, [r3, #4]
 80042d0:	60ab      	str	r3, [r5, #8]
 80042d2:	4b48      	ldr	r3, [pc, #288]	; (80043f4 <_free_r+0x170>)
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	4298      	cmp	r0, r3
 80042d8:	d304      	bcc.n	80042e4 <_free_r+0x60>
 80042da:	4b47      	ldr	r3, [pc, #284]	; (80043f8 <_free_r+0x174>)
 80042dc:	4620      	mov	r0, r4
 80042de:	6819      	ldr	r1, [r3, #0]
 80042e0:	f7ff ff7a 	bl	80041d8 <_malloc_trim_r>
 80042e4:	4620      	mov	r0, r4
 80042e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80042ea:	f7ff bf63 	b.w	80041b4 <__malloc_unlock>
 80042ee:	607e      	str	r6, [r7, #4]
 80042f0:	b97a      	cbnz	r2, 8004312 <_free_r+0x8e>
 80042f2:	f858 1c08 	ldr.w	r1, [r8, #-8]
 80042f6:	1a5b      	subs	r3, r3, r1
 80042f8:	4408      	add	r0, r1
 80042fa:	6899      	ldr	r1, [r3, #8]
 80042fc:	f105 0e08 	add.w	lr, r5, #8
 8004300:	4571      	cmp	r1, lr
 8004302:	d008      	beq.n	8004316 <_free_r+0x92>
 8004304:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 8004308:	f8c1 e00c 	str.w	lr, [r1, #12]
 800430c:	f8ce 1008 	str.w	r1, [lr, #8]
 8004310:	e002      	b.n	8004318 <_free_r+0x94>
 8004312:	2200      	movs	r2, #0
 8004314:	e000      	b.n	8004318 <_free_r+0x94>
 8004316:	2201      	movs	r2, #1
 8004318:	19b9      	adds	r1, r7, r6
 800431a:	6849      	ldr	r1, [r1, #4]
 800431c:	07c9      	lsls	r1, r1, #31
 800431e:	d40e      	bmi.n	800433e <_free_r+0xba>
 8004320:	4430      	add	r0, r6
 8004322:	68b9      	ldr	r1, [r7, #8]
 8004324:	b942      	cbnz	r2, 8004338 <_free_r+0xb4>
 8004326:	4e35      	ldr	r6, [pc, #212]	; (80043fc <_free_r+0x178>)
 8004328:	42b1      	cmp	r1, r6
 800432a:	d105      	bne.n	8004338 <_free_r+0xb4>
 800432c:	616b      	str	r3, [r5, #20]
 800432e:	612b      	str	r3, [r5, #16]
 8004330:	2201      	movs	r2, #1
 8004332:	60d9      	str	r1, [r3, #12]
 8004334:	6099      	str	r1, [r3, #8]
 8004336:	e002      	b.n	800433e <_free_r+0xba>
 8004338:	68fe      	ldr	r6, [r7, #12]
 800433a:	60ce      	str	r6, [r1, #12]
 800433c:	60b1      	str	r1, [r6, #8]
 800433e:	f040 0101 	orr.w	r1, r0, #1
 8004342:	6059      	str	r1, [r3, #4]
 8004344:	5018      	str	r0, [r3, r0]
 8004346:	2a00      	cmp	r2, #0
 8004348:	d1cc      	bne.n	80042e4 <_free_r+0x60>
 800434a:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800434e:	d212      	bcs.n	8004376 <_free_r+0xf2>
 8004350:	08c0      	lsrs	r0, r0, #3
 8004352:	1081      	asrs	r1, r0, #2
 8004354:	2201      	movs	r2, #1
 8004356:	fa02 f101 	lsl.w	r1, r2, r1
 800435a:	686a      	ldr	r2, [r5, #4]
 800435c:	3001      	adds	r0, #1
 800435e:	430a      	orrs	r2, r1
 8004360:	606a      	str	r2, [r5, #4]
 8004362:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8004366:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 800436a:	6099      	str	r1, [r3, #8]
 800436c:	3a08      	subs	r2, #8
 800436e:	60da      	str	r2, [r3, #12]
 8004370:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 8004374:	e038      	b.n	80043e8 <_free_r+0x164>
 8004376:	0a42      	lsrs	r2, r0, #9
 8004378:	2a04      	cmp	r2, #4
 800437a:	d802      	bhi.n	8004382 <_free_r+0xfe>
 800437c:	0982      	lsrs	r2, r0, #6
 800437e:	3238      	adds	r2, #56	; 0x38
 8004380:	e015      	b.n	80043ae <_free_r+0x12a>
 8004382:	2a14      	cmp	r2, #20
 8004384:	d801      	bhi.n	800438a <_free_r+0x106>
 8004386:	325b      	adds	r2, #91	; 0x5b
 8004388:	e011      	b.n	80043ae <_free_r+0x12a>
 800438a:	2a54      	cmp	r2, #84	; 0x54
 800438c:	d802      	bhi.n	8004394 <_free_r+0x110>
 800438e:	0b02      	lsrs	r2, r0, #12
 8004390:	326e      	adds	r2, #110	; 0x6e
 8004392:	e00c      	b.n	80043ae <_free_r+0x12a>
 8004394:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8004398:	d802      	bhi.n	80043a0 <_free_r+0x11c>
 800439a:	0bc2      	lsrs	r2, r0, #15
 800439c:	3277      	adds	r2, #119	; 0x77
 800439e:	e006      	b.n	80043ae <_free_r+0x12a>
 80043a0:	f240 5154 	movw	r1, #1364	; 0x554
 80043a4:	428a      	cmp	r2, r1
 80043a6:	bf9a      	itte	ls
 80043a8:	0c82      	lsrls	r2, r0, #18
 80043aa:	327c      	addls	r2, #124	; 0x7c
 80043ac:	227e      	movhi	r2, #126	; 0x7e
 80043ae:	1c51      	adds	r1, r2, #1
 80043b0:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 80043b4:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 80043b8:	4f0d      	ldr	r7, [pc, #52]	; (80043f0 <_free_r+0x16c>)
 80043ba:	428e      	cmp	r6, r1
 80043bc:	d10b      	bne.n	80043d6 <_free_r+0x152>
 80043be:	2101      	movs	r1, #1
 80043c0:	1092      	asrs	r2, r2, #2
 80043c2:	fa01 f202 	lsl.w	r2, r1, r2
 80043c6:	6879      	ldr	r1, [r7, #4]
 80043c8:	4311      	orrs	r1, r2
 80043ca:	6079      	str	r1, [r7, #4]
 80043cc:	4631      	mov	r1, r6
 80043ce:	e008      	b.n	80043e2 <_free_r+0x15e>
 80043d0:	6889      	ldr	r1, [r1, #8]
 80043d2:	428e      	cmp	r6, r1
 80043d4:	d004      	beq.n	80043e0 <_free_r+0x15c>
 80043d6:	684a      	ldr	r2, [r1, #4]
 80043d8:	f022 0203 	bic.w	r2, r2, #3
 80043dc:	4290      	cmp	r0, r2
 80043de:	d3f7      	bcc.n	80043d0 <_free_r+0x14c>
 80043e0:	68ce      	ldr	r6, [r1, #12]
 80043e2:	60de      	str	r6, [r3, #12]
 80043e4:	6099      	str	r1, [r3, #8]
 80043e6:	60b3      	str	r3, [r6, #8]
 80043e8:	60cb      	str	r3, [r1, #12]
 80043ea:	e77b      	b.n	80042e4 <_free_r+0x60>
 80043ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80043f0:	20000168 	.word	0x20000168
 80043f4:	20000570 	.word	0x20000570
 80043f8:	20000694 	.word	0x20000694
 80043fc:	20000170 	.word	0x20000170

08004400 <_sbrk>:
 8004400:	4b04      	ldr	r3, [pc, #16]	; (8004414 <_sbrk+0x14>)
 8004402:	6819      	ldr	r1, [r3, #0]
 8004404:	4602      	mov	r2, r0
 8004406:	b909      	cbnz	r1, 800440c <_sbrk+0xc>
 8004408:	4903      	ldr	r1, [pc, #12]	; (8004418 <_sbrk+0x18>)
 800440a:	6019      	str	r1, [r3, #0]
 800440c:	6818      	ldr	r0, [r3, #0]
 800440e:	4402      	add	r2, r0
 8004410:	601a      	str	r2, [r3, #0]
 8004412:	4770      	bx	lr
 8004414:	200006c0 	.word	0x200006c0
 8004418:	20000fb0 	.word	0x20000fb0

0800441c <_init>:
 800441c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800441e:	bf00      	nop
 8004420:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004422:	bc08      	pop	{r3}
 8004424:	469e      	mov	lr, r3
 8004426:	4770      	bx	lr

08004428 <_fini>:
 8004428:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800442a:	bf00      	nop
 800442c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800442e:	bc08      	pop	{r3}
 8004430:	469e      	mov	lr, r3
 8004432:	4770      	bx	lr
