<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p930" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_930{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_930{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_930{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_930{left:69px;bottom:1083px;letter-spacing:0.14px;}
#t5_930{left:151px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_930{left:69px;bottom:1059px;letter-spacing:-0.15px;word-spacing:-0.85px;}
#t7_930{left:69px;bottom:1042px;letter-spacing:-0.15px;word-spacing:-0.66px;}
#t8_930{left:69px;bottom:1025px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t9_930{left:69px;bottom:1001px;letter-spacing:-0.14px;}
#ta_930{left:95px;bottom:1001px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_930{left:69px;bottom:976px;letter-spacing:-0.14px;}
#tc_930{left:95px;bottom:976px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#td_930{left:69px;bottom:952px;letter-spacing:-0.14px;word-spacing:-1.22px;}
#te_930{left:69px;bottom:935px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tf_930{left:69px;bottom:910px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tg_930{left:69px;bottom:894px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#th_930{left:69px;bottom:826px;letter-spacing:0.17px;}
#ti_930{left:150px;bottom:826px;letter-spacing:0.21px;word-spacing:-0.03px;}
#tj_930{left:69px;bottom:800px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tk_930{left:69px;bottom:742px;letter-spacing:0.15px;}
#tl_930{left:151px;bottom:742px;letter-spacing:0.16px;word-spacing:-0.03px;}
#tm_930{left:69px;bottom:718px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tn_930{left:69px;bottom:701px;letter-spacing:-0.14px;word-spacing:-1.28px;}
#to_930{left:69px;bottom:684px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tp_930{left:69px;bottom:668px;letter-spacing:-0.14px;word-spacing:-0.89px;}
#tq_930{left:69px;bottom:651px;letter-spacing:-0.12px;word-spacing:-0.51px;}
#tr_930{left:69px;bottom:626px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ts_930{left:69px;bottom:609px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tt_930{left:69px;bottom:593px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tu_930{left:69px;bottom:568px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tv_930{left:69px;bottom:551px;letter-spacing:-0.18px;word-spacing:-1.02px;}
#tw_930{left:69px;bottom:535px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tx_930{left:69px;bottom:518px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#ty_930{left:69px;bottom:493px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tz_930{left:69px;bottom:467px;}
#t10_930{left:95px;bottom:470px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t11_930{left:69px;bottom:444px;}
#t12_930{left:95px;bottom:448px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t13_930{left:69px;bottom:421px;}
#t14_930{left:95px;bottom:425px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t15_930{left:95px;bottom:408px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t16_930{left:69px;bottom:383px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t17_930{left:69px;bottom:367px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t18_930{left:69px;bottom:350px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t19_930{left:69px;bottom:333px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1a_930{left:69px;bottom:274px;letter-spacing:0.14px;}
#t1b_930{left:151px;bottom:274px;letter-spacing:0.16px;word-spacing:0.01px;}
#t1c_930{left:69px;bottom:250px;letter-spacing:-0.14px;word-spacing:-0.58px;}
#t1d_930{left:69px;bottom:234px;letter-spacing:-0.14px;word-spacing:-1.13px;}
#t1e_930{left:69px;bottom:217px;letter-spacing:-0.14px;word-spacing:-1.08px;}
#t1f_930{left:69px;bottom:200px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1g_930{left:69px;bottom:183px;letter-spacing:-0.13px;}

.s1_930{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_930{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_930{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_930{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_930{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_930{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts930" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg930Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg930" style="-webkit-user-select: none;"><object width="935" height="1210" data="930/930.svg" type="image/svg+xml" id="pdf930" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_930" class="t s1_930">23-32 </span><span id="t2_930" class="t s1_930">Vol. 3B </span>
<span id="t3_930" class="t s2_930">ARCHITECTURE COMPATIBILITY </span>
<span id="t4_930" class="t s3_930">23.30.3 </span><span id="t5_930" class="t s3_930">Enabling and Disabling Paging </span>
<span id="t6_930" class="t s4_930">Paging is enabled and disabled by loading a value into control register CR0 that modifies the PG flag. For backward </span>
<span id="t7_930" class="t s4_930">and forward compatibility with all IA-32 processors, Intel recommends that the following operations be performed </span>
<span id="t8_930" class="t s4_930">when enabling or disabling paging: </span>
<span id="t9_930" class="t s4_930">1. </span><span id="ta_930" class="t s4_930">Execute a MOV CR0, REG instruction to either set (enable paging) or clear (disable paging) the PG flag. </span>
<span id="tb_930" class="t s4_930">2. </span><span id="tc_930" class="t s4_930">Execute a near JMP instruction. </span>
<span id="td_930" class="t s4_930">The sequence bounded by the MOV and JMP instructions should be identity mapped (that is, the instructions should </span>
<span id="te_930" class="t s4_930">reside on a page whose linear and physical addresses are identical). </span>
<span id="tf_930" class="t s4_930">For the P6 family processors, the MOV CR0, REG instruction is serializing, so the jump operation is not required. </span>
<span id="tg_930" class="t s4_930">However, for backwards compatibility, the JMP instruction should still be included. </span>
<span id="th_930" class="t s5_930">23.31 </span><span id="ti_930" class="t s5_930">STACK OPERATIONS AND SUPERVISOR SOFTWARE </span>
<span id="tj_930" class="t s4_930">This section identifies the differences in the stack mechanism for the various IA-32 processors. </span>
<span id="tk_930" class="t s3_930">23.31.1 </span><span id="tl_930" class="t s3_930">Selector Pushes and Pops </span>
<span id="tm_930" class="t s4_930">When pushing a segment selector onto the stack, the Pentium 4, Intel Xeon, P6 family, and Intel486 processors </span>
<span id="tn_930" class="t s4_930">decrement the ESP register by the operand size and then write 2 bytes. If the operand size is 32-bits, the upper two </span>
<span id="to_930" class="t s4_930">bytes of the write are not modified. The Pentium processor decrements the ESP register by the operand size and </span>
<span id="tp_930" class="t s4_930">determines the size of the write by the operand size. If the operand size is 32-bits, the upper two bytes are written </span>
<span id="tq_930" class="t s4_930">as 0s. </span>
<span id="tr_930" class="t s4_930">When popping a segment selector from the stack, the Pentium 4, Intel Xeon, P6 family, and Intel486 processors </span>
<span id="ts_930" class="t s4_930">read 2 bytes and increment the ESP register by the operand size of the instruction. The Pentium processor deter- </span>
<span id="tt_930" class="t s4_930">mines the size of the read from the operand size and increments the ESP register by the operand size. </span>
<span id="tu_930" class="t s4_930">It is possible to align a 32-bit selector push or pop such that the operation generates an exception on a Pentium </span>
<span id="tv_930" class="t s4_930">processor and not on an Pentium 4, Intel Xeon, P6 family, or Intel486 processor. This could occur if the third and/or </span>
<span id="tw_930" class="t s4_930">fourth byte of the operation lies beyond the limit of the segment or if the third and/or fourth byte of the operation </span>
<span id="tx_930" class="t s4_930">is locate on a non-present or inaccessible page. </span>
<span id="ty_930" class="t s4_930">For a POP-to-memory instruction that meets the following conditions: </span>
<span id="tz_930" class="t s6_930">• </span><span id="t10_930" class="t s4_930">The stack segment size is 16-bit. </span>
<span id="t11_930" class="t s6_930">• </span><span id="t12_930" class="t s4_930">Any 32-bit addressing form with the SIB byte specifying ESP as the base register. </span>
<span id="t13_930" class="t s6_930">• </span><span id="t14_930" class="t s4_930">The initial stack pointer is FFFCH (32-bit operand) or FFFEH (16-bit operand) and will wrap around to 0H as a </span>
<span id="t15_930" class="t s4_930">result of the POP operation. </span>
<span id="t16_930" class="t s4_930">The result of the memory write is implementation-specific. For example, in P6 family processors, the result of the </span>
<span id="t17_930" class="t s4_930">memory write is SS:0H plus any scaled index and displacement. In Pentium processors, the result of the memory </span>
<span id="t18_930" class="t s4_930">write may be either a stack fault (real mode or protected mode with stack segment size of 64 KByte), or write to </span>
<span id="t19_930" class="t s4_930">SS:10000H plus any scaled index and displacement (protected mode and stack segment size exceeds 64 KByte). </span>
<span id="t1a_930" class="t s3_930">23.31.2 </span><span id="t1b_930" class="t s3_930">Error Code Pushes </span>
<span id="t1c_930" class="t s4_930">The Intel486 processor implements the error code pushed on the stack as a 16-bit value. When pushed onto a 32- </span>
<span id="t1d_930" class="t s4_930">bit stack, the Intel486 processor only pushes 2 bytes and updates ESP by 4. The P6 family and Pentium processors’ </span>
<span id="t1e_930" class="t s4_930">error code is a full 32 bits with the upper 16 bits set to zero. The P6 family and Pentium processors, therefore, push </span>
<span id="t1f_930" class="t s4_930">4 bytes and update ESP by 4. Any code that relies on the state of the upper 16 bits may produce inconsistent </span>
<span id="t1g_930" class="t s4_930">results. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
