Configuration: opt_design directive  ExploreArea  place_design directive  LateBlockPlacement  phys_opt_design  fanout_opt  off   placement_opt  off   critical_cell_opt  on   retime  off   rewire  off   critical_pin_opt  off   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.037104845047 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreArea  place_design directive  LateBlockPlacement  phys_opt_design  fanout_opt  on   placement_opt  off   critical_cell_opt  on   retime  off   rewire  off   critical_pin_opt  off   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.0368540287018 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreArea  place_design directive  LateBlockPlacement  phys_opt_design  fanout_opt  off   placement_opt  off   critical_cell_opt  off   retime  off   rewire  off   critical_pin_opt  off   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.0355129241943 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreArea  place_design directive  AltSpreadLogic_medium  phys_opt_design  fanout_opt  on   placement_opt  on   critical_cell_opt  off   retime  off   rewire  off   critical_pin_opt  off   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0311670303345 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  AddRemap  place_design directive  ExtraNetDelay_low  phys_opt_design  fanout_opt  off   placement_opt  on   critical_cell_opt  on   retime  on   rewire  off   critical_pin_opt  off   route_design directive  HigherDelayCost  Timingcst 20.0 WNS:  -10000 RT: 0.0681221485138 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  AddRemap  place_design directive  Default  phys_opt_design  fanout_opt  off   placement_opt  on   critical_cell_opt  on   retime  off   rewire  off   critical_pin_opt  off   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.0349230766296 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  AddRemap  place_design directive  LateBlockPlacement  phys_opt_design  fanout_opt  on   placement_opt  off   critical_cell_opt  off   retime  off   rewire  on   critical_pin_opt  off   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0402891635895 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  AddRemap  place_design directive  LateBlockPlacement  phys_opt_design  fanout_opt  on   placement_opt  on   critical_cell_opt  off   retime  off   rewire  on   critical_pin_opt  on   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0380489826202 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreArea  place_design directive  LateBlockPlacement  phys_opt_design  fanout_opt  on   placement_opt  off   critical_cell_opt  off   retime  on   rewire  on   critical_pin_opt  off   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0344481468201 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Default  place_design directive  AltSpreadLogic_low  phys_opt_design  fanout_opt  off   placement_opt  on   critical_cell_opt  on   retime  off   rewire  on   critical_pin_opt  off   route_design directive  HigherDelayCost  Timingcst 20.0 WNS:  -10000 RT: 0.0316889286041 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Default  place_design directive  AltSpreadLogic_high  phys_opt_design  fanout_opt  on   placement_opt  off   critical_cell_opt  off   retime  on   rewire  off   critical_pin_opt  off   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0327620506287 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreSequentialArea  place_design directive  ExtraNetDelay_medium  phys_opt_design  fanout_opt  on   placement_opt  off   critical_cell_opt  off   retime  on   rewire  on   critical_pin_opt  off   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0328891277313 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  AddRemap  place_design directive  ExtraNetDelay_high  phys_opt_design  fanout_opt  off   placement_opt  on   critical_cell_opt  off   retime  on   rewire  off   critical_pin_opt  on   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.107915878296 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Default  place_design directive  AltSpreadLogic_high  phys_opt_design  fanout_opt  off   placement_opt  on   critical_cell_opt  off   retime  on   rewire  on   critical_pin_opt  on   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.035129070282 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  AddRemap  place_design directive  ExtraNetDelay_high  phys_opt_design  fanout_opt  off   placement_opt  off   critical_cell_opt  off   retime  on   rewire  off   critical_pin_opt  on   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.0348339080811 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Explore  place_design directive  ExtraNetDelay_high  phys_opt_design  fanout_opt  off   placement_opt  on   critical_cell_opt  on   retime  on   rewire  off   critical_pin_opt  on   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.0358400344849 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreArea  place_design directive  ExtraNetDelay_low  phys_opt_design  fanout_opt  on   placement_opt  on   critical_cell_opt  off   retime  off   rewire  off   critical_pin_opt  off   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.0318529605865 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  AddRemap  place_design directive  Default  phys_opt_design  fanout_opt  on   placement_opt  on   critical_cell_opt  off   retime  on   rewire  off   critical_pin_opt  off   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.0333211421967 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Default  place_design directive  LateBlockPlacement  phys_opt_design  fanout_opt  on   placement_opt  on   critical_cell_opt  off   retime  on   rewire  off   critical_pin_opt  on   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0354340076447 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  ExploreSequentialArea  place_design directive  AltSpreadLogic_high  phys_opt_design  fanout_opt  on   placement_opt  off   critical_cell_opt  on   retime  on   rewire  on   critical_pin_opt  off   route_design directive  HigherDelayCost  Timingcst 20.0 WNS:  -10000 RT: 0.0354487895966 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Default  place_design directive  LateBlockPlacement  phys_opt_design  fanout_opt  on   placement_opt  on   critical_cell_opt  on   retime  on   rewire  off   critical_pin_opt  on   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0324411392212 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Default  place_design directive  ExtraNetDelay_low  phys_opt_design  fanout_opt  on   placement_opt  on   critical_cell_opt  off   retime  on   rewire  off   critical_pin_opt  on   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0305829048157 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Default  place_design directive  ExtraNetDelay_low  phys_opt_design  fanout_opt  on   placement_opt  off   critical_cell_opt  on   retime  off   rewire  on   critical_pin_opt  on   route_design directive  Explore  Timingcst 20.0 WNS:  -10000 RT: 0.0304899215698 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Default  place_design directive  SSI_SpreadLogic_low  phys_opt_design  fanout_opt  on   placement_opt  on   critical_cell_opt  on   retime  on   rewire  off   critical_pin_opt  on   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0324461460114 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Default  place_design directive  ExtraNetDelay_low  phys_opt_design  fanout_opt  off   placement_opt  on   critical_cell_opt  on   retime  on   rewire  off   critical_pin_opt  off   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0385711193085 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Default  place_design directive  ExtraNetDelay_low  phys_opt_design  fanout_opt  off   placement_opt  off   critical_cell_opt  on   retime  on   rewire  off   critical_pin_opt  off   route_design directive  HigherDelayCost  Timingcst 20.0 WNS:  -10000 RT: 0.0374989509583 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  AddRemap  place_design directive  SSI_SpreadLogic_high  phys_opt_design  fanout_opt  on   placement_opt  on   critical_cell_opt  on   retime  off   rewire  off   critical_pin_opt  off   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.160161018372 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Default  place_design directive  AltSpreadLogic_high  phys_opt_design  fanout_opt  off   placement_opt  on   critical_cell_opt  on   retime  on   rewire  off   critical_pin_opt  off   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0359749794006 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Explore  place_design directive  WLDrivenBlockPlacement  phys_opt_design  fanout_opt  off   placement_opt  on   critical_cell_opt  off   retime  off   rewire  on   critical_pin_opt  off   route_design directive  Default  Timingcst 20.0 WNS:  -10000 RT: 0.0343680381775 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
Configuration: opt_design directive  Explore  place_design directive  AltSpreadLogic_medium  phys_opt_design  fanout_opt  off   placement_opt  off   critical_cell_opt  on   retime  off   rewire  off   critical_pin_opt  on   route_design directive  HigherDelayCost  Timingcst 20.0 WNS:  -10000 RT: 0.0348918437958 SLUT: 0  SReg: 0  BRam: 0  DSP:  0 
