Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu Feb 22 10:49:07 2018
| Host         : tla06.see.ed.ac.uk running 64-bit Scientific Linux release 7.4 (Nitrogen)
| Command      : report_control_sets -verbose -file IR_Transmitter_SM_control_sets_placed.rpt
| Design       : IR_Transmitter_SM
| Device       : xc7a35t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     6 |
| Minimum Number of register sites lost to control set restrictions |    30 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              34 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              22 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------+---------------------+-------------------------------------------+------------------+----------------+
|             Clock Signal            |    Enable Signal    |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+-------------------------------------+---------------------+-------------------------------------------+------------------+----------------+
|  Bit24Counter/count_value_reg[11]_0 |                     |                                           |                1 |              1 |
|  CLK_IBUF_BUFG                      |                     |                                           |                7 |              9 |
|  CLK_IBUF_BUFG                      | Bit12Counter_2/E[0] | Curr_count[9]_i_1_n_0                     |                2 |             10 |
|  CLK_IBUF_BUFG                      |                     | Bit12Counter_2/count_value[11]_i_1__0_n_0 |                3 |             11 |
|  CLK_IBUF_BUFG                      | PulseEnable         | PulseReset                                |                3 |             12 |
|  CLK_IBUF_BUFG                      |                     | Bit24Counter/count_value[23]_i_1_n_0      |                6 |             23 |
+-------------------------------------+---------------------+-------------------------------------------+------------------+----------------+


