-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity inner_proc is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    img_0_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    img_0_data_stream_0_V_full_n : IN STD_LOGIC;
    img_0_data_stream_0_V_write : OUT STD_LOGIC;
    img_0_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    img_0_data_stream_1_V_full_n : IN STD_LOGIC;
    img_0_data_stream_1_V_write : OUT STD_LOGIC;
    img_0_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    img_0_data_stream_2_V_full_n : IN STD_LOGIC;
    img_0_data_stream_2_V_write : OUT STD_LOGIC;
    im_V : IN STD_LOGIC_VECTOR (17 downto 0);
    v_assign : IN STD_LOGIC_VECTOR (2 downto 0);
    re_V : IN STD_LOGIC_VECTOR (17 downto 0);
    zoom_factor_V : IN STD_LOGIC_VECTOR (17 downto 0) );
end;


architecture behav of inner_proc is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (11 downto 0) := "000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (11 downto 0) := "000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (11 downto 0) := "000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (11 downto 0) := "000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (11 downto 0) := "000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (11 downto 0) := "000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (11 downto 0) := "001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (11 downto 0) := "010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (11 downto 0) := "100000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv17_1FFFF : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv35_0 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000000000000000";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv30_20000000 : STD_LOGIC_VECTOR (29 downto 0) := "100000000000000000000000000000";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv18_1FFFF : STD_LOGIC_VECTOR (17 downto 0) := "011111111111111111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv18_20000 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv31_1555 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000001010101010101";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal img_0_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal icmp_ln1497_fu_1834_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln56_fu_1798_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_0_data_stream_1_V_blk_n : STD_LOGIC;
    signal img_0_data_stream_2_V_blk_n : STD_LOGIC;
    signal trunc_ln703_fu_369_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln703_reg_2898 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal tmp_11_reg_2903 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_reg_2910 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_2915 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal r_V_11_fu_417_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_11_reg_2925 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Result_2_fu_423_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_reg_2932 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_3_reg_2938 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_3_reg_2943 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_fu_457_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_reg_2948 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_fu_463_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_reg_2953 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln728_fu_477_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal sext_ln728_reg_2959 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_14_fu_493_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal r_V_14_reg_2964 : STD_LOGIC_VECTOR (34 downto 0);
    signal p_Result_12_fu_500_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_12_reg_2974 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_323_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_13_reg_2980 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_1_fu_516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_1_reg_2985 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_1_fu_522_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_1_reg_2990 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_fu_528_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln703_reg_2996 : STD_LOGIC_VECTOR (18 downto 0);
    signal ret_V_11_fu_532_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal ret_V_11_reg_3001 : STD_LOGIC_VECTOR (29 downto 0);
    signal p_Result_9_fu_538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_9_reg_3007 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln713_fu_553_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln713_reg_3013 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_330_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_10_reg_3018 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_fu_563_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal col_reg_3027 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal p_Val2_4_fu_587_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_4_reg_3032 : STD_LOGIC_VECTOR (17 downto 0);
    signal icmp_ln28_fu_557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_fu_676_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_reg_3038 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_fu_699_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_reg_3043 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_fu_717_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_reg_3048 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_fu_722_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_reg_3053 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln415_1_fu_758_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln415_1_reg_3058 : STD_LOGIC_VECTOR (17 downto 0);
    signal and_ln781_2_fu_805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_2_reg_3063 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_5_fu_834_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_5_reg_3068 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_2_fu_852_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_2_reg_3073 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_3_fu_863_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln340_3_reg_3078 : STD_LOGIC_VECTOR (17 downto 0);
    signal imag_btm_V_fu_1048_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal imag_btm_V_reg_3083 : STD_LOGIC_VECTOR (17 downto 0);
    signal real_top_V_fu_1166_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal real_top_V_reg_3088 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal real_btm_V_fu_1195_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal real_btm_V_reg_3093 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_15_fu_2851_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_15_reg_3098 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Result_15_reg_3105 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln414_2_fu_1239_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln414_2_reg_3112 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Result_106_i_i_reg_3117 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_107_i_i_reg_3122 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_V_12_fu_2861_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_12_reg_3128 : STD_LOGIC_VECTOR (35 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal trunc_ln414_1_fu_1266_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln414_1_reg_3133 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_17_fu_1299_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_17_reg_3138 : STD_LOGIC_VECTOR (17 downto 0);
    signal and_ln781_4_fu_1383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_4_reg_3144 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_8_fu_1401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_8_reg_3149 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_9_fu_1412_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_9_reg_3154 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_4_fu_1430_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_4_reg_3159 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_12_fu_1435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_12_reg_3164 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_5_fu_1445_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_5_reg_3169 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal p_Val2_8_fu_1486_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_8_reg_3175 : STD_LOGIC_VECTOR (17 downto 0);
    signal carry_4_fu_1506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_4_reg_3181 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_fu_1512_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_3187 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_1_fu_1546_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_1_reg_3192 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_1_fu_1552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_1_reg_3198 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_2_fu_1586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_2_reg_3203 : STD_LOGIC_VECTOR (0 downto 0);
    signal y0_V_fu_1697_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal y0_V_reg_3209 : STD_LOGIC_VECTOR (17 downto 0);
    signal x0_V_fu_1783_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal x0_V_reg_3215 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal sext_ln56_fu_1791_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln56_reg_3220 : STD_LOGIC_VECTOR (19 downto 0);
    signal rhs_V_2_fu_1794_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal rhs_V_2_reg_3225 : STD_LOGIC_VECTOR (19 downto 0);
    signal iter_fu_1804_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal iter_reg_3233 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_predicate_op325_write_state8 : BOOLEAN;
    signal ap_predicate_op326_write_state8 : BOOLEAN;
    signal ap_predicate_op327_write_state8 : BOOLEAN;
    signal ap_block_state8 : BOOLEAN;
    signal p_Val2_26_fu_1867_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_26_reg_3241 : STD_LOGIC_VECTOR (17 downto 0);
    signal overflow_7_fu_1908_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_7_reg_3247 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_6_fu_1932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_6_reg_3253 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_32_fu_1979_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_32_reg_3260 : STD_LOGIC_VECTOR (17 downto 0);
    signal overflow_8_fu_2020_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_8_reg_3266 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_7_fu_2044_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_7_reg_3272 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_V_fu_2088_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal x_V_reg_3279 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal y_V_fu_2123_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal y_V_reg_3284 : STD_LOGIC_VECTOR (17 downto 0);
    signal ret_V_9_fu_2139_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal ret_V_9_reg_3289 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_16_fu_2868_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_16_reg_3294 : STD_LOGIC_VECTOR (35 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal p_Result_24_reg_3301 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln414_3_fu_2155_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln414_3_reg_3308 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Result_119_i_i_reg_3313 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_120_i_i_reg_3318 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_V_17_fu_2878_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_17_reg_3324 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Result_27_reg_3331 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln414_4_fu_2186_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln414_4_reg_3338 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Result_124_i_i_reg_3343 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_125_i_i_reg_3348 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_V_18_fu_2888_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal r_V_18_reg_3354 : STD_LOGIC_VECTOR (37 downto 0);
    signal p_Result_30_reg_3361 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln414_5_fu_2217_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln414_5_reg_3368 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Result_129_i_i_reg_3373 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_130_i_i_reg_3378 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Val2_35_fu_2268_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_35_reg_3384 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal and_ln781_5_fu_2352_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_5_reg_3390 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_12_fu_2370_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_12_reg_3395 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_14_fu_2381_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_14_reg_3400 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_8_fu_2399_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_8_reg_3405 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_20_fu_2404_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_20_reg_3410 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_38_fu_2440_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_38_reg_3415 : STD_LOGIC_VECTOR (17 downto 0);
    signal and_ln781_6_fu_2524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_6_reg_3421 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_14_fu_2542_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_14_reg_3426 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_16_fu_2553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_16_reg_3431 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_9_fu_2571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_9_reg_3436 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_23_fu_2576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_23_reg_3441 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_43_fu_2612_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_43_reg_3446 : STD_LOGIC_VECTOR (17 downto 0);
    signal and_ln781_7_fu_2696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_7_reg_3452 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_16_fu_2714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_16_reg_3457 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_18_fu_2725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_18_reg_3462 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_10_fu_2743_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_10_reg_3467 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_26_fu_2748_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_26_reg_3472 : STD_LOGIC_VECTOR (0 downto 0);
    signal rsquare_V_fu_2775_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal isquare_V_fu_2804_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal zsquare_V_fu_2833_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_s_reg_267 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Val2_21_reg_279 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_22_reg_290 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_27_reg_301 : STD_LOGIC_VECTOR (17 downto 0);
    signal iter_0_i_i_reg_312 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_41_fu_2050_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_323_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal grp_fu_330_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln746_fu_337_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_8_fu_349_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln_fu_341_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_9_fu_357_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_13_fu_2841_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal shl_ln1_fu_393_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal shl_ln1118_1_fu_405_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln1118_fu_401_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal sext_ln1118_1_fu_413_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_3_fu_449_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal rhs_V_fu_469_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal shl_ln1118_2_fu_481_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1118_2_fu_489_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal tmp_10_fu_508_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_fu_528_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln2_fu_543_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln718_fu_569_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln414_fu_572_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln414_fu_578_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln415_1_fu_583_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_20_fu_592_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_2_fu_600_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_84_i_i_fu_619_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_85_i_i_fu_634_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal carry_2_fu_606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_fu_643_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_fu_649_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_fu_628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_fu_663_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_fu_655_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_4_fu_611_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_2_fu_682_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_fu_688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_fu_668_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_fu_705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_fu_711_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_1_fu_694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln718_1_fu_728_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_10_i_fu_731_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln414_2_fu_738_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln700_1_fu_744_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln402_fu_749_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_12_fu_753_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_762_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_4_fu_770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_5_fu_789_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln416_1_fu_794_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_6_fu_776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_11_fu_781_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_5_fu_811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_2_fu_817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln416_fu_800_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_4_fu_828_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_5_fu_840_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_2_fu_846_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_4_fu_823_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_6_fu_857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln718_2_fu_871_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln414_3_fu_874_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_i_fu_885_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal and_ln414_1_fu_880_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_fu_902_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_fu_909_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_927_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal carry_8_fu_915_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_3_fu_936_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_2_fu_942_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_3_fu_920_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_2_fu_956_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_2_fu_948_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_6_fu_975_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_3_fu_981_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_2_fu_961_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_3_fu_969_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_7_fu_992_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_6_fu_998_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_3_fu_1004_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_3_fu_1010_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_5_fu_987_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_11_fu_1021_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_9_fu_1015_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_14_fu_894_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal or_ln340_10_fu_1026_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_4_fu_1032_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_3_fu_1040_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln746_1_fu_1056_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_s_fu_1068_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln3_fu_1060_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln340_12_fu_1076_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_8_fu_1084_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln708_2_fu_1094_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln414_fu_1106_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_4_i_fu_1110_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln414_8_fu_1118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln718_fu_1102_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_fu_1124_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_1_fu_1128_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_18_fu_1138_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_1_fu_1152_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_fu_1146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_3_fu_1160_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln415_fu_1134_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal or_ln340_2_fu_1174_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_1_fu_1178_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_fu_1183_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_fu_1189_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal or_ln340_8_fu_1203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_7_fu_1207_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln388_2_fu_1212_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal imag_top_V_fu_1218_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal icmp_ln414_4_fu_1285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln700_2_fu_1290_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_16_fu_1269_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln415_3_fu_1295_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_34_fu_1305_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_16_fu_1278_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_6_fu_1313_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_10_fu_1319_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_4_fu_1338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_3_fu_1343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_1356_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_4_fu_1333_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_3_fu_1363_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_3_fu_1369_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_3_fu_1348_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_17_fu_1325_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_7_fu_1389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_4_fu_1395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_3_fu_1375_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_7_fu_1418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_4_fu_1424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_6_fu_1406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_10_fu_1441_p2 : STD_LOGIC_VECTOR (35 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of ret_V_10_fu_1441_p2 : signal is "no";
    signal icmp_ln414_1_fu_1471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln700_fu_1476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_7_fu_1453_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln415_2_fu_1482_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_24_fu_1492_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_6_fu_1463_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_3_fu_1500_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_1520_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_6_fu_1536_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_26_fu_1558_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_1_fu_1530_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_2_fu_1566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_1_fu_1572_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_1_fu_1578_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_14_fu_1592_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_13_fu_1596_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_5_fu_1601_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_4_fu_1607_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_18_fu_1613_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal lhs_V_fu_1621_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal ret_V_12_fu_1625_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_20_fu_1638_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_20_fu_1638_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_19_fu_1643_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_18_fu_1630_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_5_fu_1651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_1_fu_1669_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_fu_1663_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_5_fu_1657_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_15_fu_1675_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_6_fu_1681_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_5_fu_1689_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal deleted_zeros_1_fu_1705_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_3_fu_1714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_1_fu_1720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_4_fu_1725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_1_fu_1710_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_4_fu_1736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_1_fu_1741_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_1_fu_1747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_2_fu_1730_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_5_fu_1758_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_3_fu_1752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_4_fu_1763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_1_fu_1769_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_1_fu_1776_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal rhs_V_1_fu_1814_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal lhs_V_4_fu_1810_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal ret_V_fu_1818_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_39_fu_1824_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_13_fu_1840_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal lhs_V_2_fu_1850_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal ret_V_14_fu_1854_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln1192_fu_1846_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_112_i_i_fu_1880_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_21_fu_1872_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln785_fu_1890_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_20_fu_1859_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_5_fu_1896_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_9_fu_1902_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln786_fu_1920_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_6_fu_1914_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_1_fu_1926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_6_fu_1938_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal ret_V_15_fu_1942_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal lhs_V_3_fu_1948_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln703_8_fu_1952_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal ret_V_16_fu_1956_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal ret_V_17_fu_1966_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln1192_1_fu_1962_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_s_fu_1992_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_23_fu_1984_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln785_1_fu_2002_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_22_fu_1971_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_6_fu_2008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_10_fu_2014_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln786_1_fu_2032_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_7_fu_2026_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_2_fu_2038_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_2_fu_2065_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_16_fu_2061_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_17_fu_2070_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_7_fu_2075_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_6_fu_2082_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal xor_ln340_3_fu_2100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_18_fu_2096_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_19_fu_2105_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_8_fu_2110_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_7_fu_2117_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln703_9_fu_2131_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln703_10_fu_2135_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal icmp_ln414_5_fu_2254_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln700_3_fu_2259_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_34_fu_2238_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln415_4_fu_2264_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_48_fu_2274_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_25_fu_2247_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_7_fu_2282_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_12_fu_2288_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_6_fu_2307_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_4_fu_2312_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_fu_2325_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_5_fu_2302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_4_fu_2332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_4_fu_2338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_4_fu_2317_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_26_fu_2294_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_11_fu_2358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_7_fu_2364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_5_fu_2344_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_8_fu_2387_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_8_fu_2393_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_9_fu_2375_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_6_fu_2426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln700_4_fu_2431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_37_fu_2410_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln415_5_fu_2436_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_53_fu_2446_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_28_fu_2419_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_8_fu_2454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_14_fu_2460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_7_fu_2479_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_5_fu_2484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_fu_2497_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_6_fu_2474_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_5_fu_2504_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_5_fu_2510_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_5_fu_2489_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_29_fu_2466_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_13_fu_2530_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_8_fu_2536_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_6_fu_2516_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_9_fu_2559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_9_fu_2565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_10_fu_2547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_7_fu_2598_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln700_5_fu_2603_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_42_fu_2582_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln415_6_fu_2608_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_58_fu_2618_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_31_fu_2591_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_9_fu_2626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_16_fu_2632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_8_fu_2651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_6_fu_2656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_fu_2669_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_7_fu_2646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_6_fu_2676_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_6_fu_2682_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_6_fu_2661_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_32_fu_2638_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_15_fu_2702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_9_fu_2708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_7_fu_2688_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_10_fu_2731_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_10_fu_2737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_11_fu_2719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_21_fu_2754_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_22_fu_2758_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_9_fu_2763_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_8_fu_2769_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal or_ln340_24_fu_2783_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_25_fu_2787_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_10_fu_2792_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_9_fu_2798_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal or_ln340_27_fu_2812_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_28_fu_2816_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_11_fu_2821_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_10_fu_2827_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_13_fu_2841_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_13_fu_2841_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_16_fu_2868_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_fu_2145_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_16_fu_2868_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_17_fu_2878_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_7_fu_2176_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_17_fu_2878_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_18_fu_2888_p0 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_9_fu_2207_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal r_V_18_fu_2888_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_13_fu_2841_p10 : STD_LOGIC_VECTOR (30 downto 0);

    component video_mandelbrot_generator_mul_mul_14ns_17ns_31_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component video_mandelbrot_generator_mul_mul_18s_18s_36_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;


    component video_mandelbrot_generator_mul_mul_19s_19s_38_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (18 downto 0);
        din1 : IN STD_LOGIC_VECTOR (18 downto 0);
        dout : OUT STD_LOGIC_VECTOR (37 downto 0) );
    end component;



begin
    video_mandelbrot_generator_mul_mul_14ns_17ns_31_1_1_U1 : component video_mandelbrot_generator_mul_mul_14ns_17ns_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 17,
        dout_WIDTH => 31)
    port map (
        din0 => r_V_13_fu_2841_p0,
        din1 => r_V_13_fu_2841_p1,
        dout => r_V_13_fu_2841_p2);

    video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U2 : component video_mandelbrot_generator_mul_mul_18s_18s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => imag_top_V_fu_1218_p3,
        din1 => imag_btm_V_reg_3083,
        dout => r_V_15_fu_2851_p2);

    video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U3 : component video_mandelbrot_generator_mul_mul_18s_18s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => real_btm_V_reg_3093,
        din1 => real_top_V_reg_3088,
        dout => r_V_12_fu_2861_p2);

    video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U4 : component video_mandelbrot_generator_mul_mul_18s_18s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => r_V_16_fu_2868_p0,
        din1 => r_V_16_fu_2868_p1,
        dout => r_V_16_fu_2868_p2);

    video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U5 : component video_mandelbrot_generator_mul_mul_18s_18s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => r_V_17_fu_2878_p0,
        din1 => r_V_17_fu_2878_p1,
        dout => r_V_17_fu_2878_p2);

    video_mandelbrot_generator_mul_mul_19s_19s_38_1_1_U6 : component video_mandelbrot_generator_mul_mul_19s_19s_38_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 19,
        dout_WIDTH => 38)
    port map (
        din0 => r_V_18_fu_2888_p0,
        din1 => r_V_18_fu_2888_p1,
        dout => r_V_18_fu_2888_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln28_fu_557_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    iter_0_i_i_reg_312_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                iter_0_i_i_reg_312 <= iter_reg_3233;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                iter_0_i_i_reg_312 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    p_Val2_21_reg_279_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                p_Val2_21_reg_279 <= rsquare_V_fu_2775_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                p_Val2_21_reg_279 <= ap_const_lv18_0;
            end if; 
        end if;
    end process;

    p_Val2_22_reg_290_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                p_Val2_22_reg_290 <= isquare_V_fu_2804_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                p_Val2_22_reg_290 <= ap_const_lv18_0;
            end if; 
        end if;
    end process;

    p_Val2_27_reg_301_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                p_Val2_27_reg_301 <= zsquare_V_fu_2833_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                p_Val2_27_reg_301 <= ap_const_lv18_0;
            end if; 
        end if;
    end process;

    p_Val2_s_reg_267_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((img_0_data_stream_2_V_full_n = ap_const_logic_0) and (ap_predicate_op327_write_state8 = ap_const_boolean_1)) or ((img_0_data_stream_1_V_full_n = ap_const_logic_0) and (ap_predicate_op326_write_state8 = ap_const_boolean_1)) or ((img_0_data_stream_0_V_full_n = ap_const_logic_0) and (ap_predicate_op325_write_state8 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_fsm_state8) and ((icmp_ln56_fu_1798_p2 = ap_const_lv1_1) or (icmp_ln1497_fu_1834_p2 = ap_const_lv1_1)))) then 
                p_Val2_s_reg_267 <= col_reg_3027;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                p_Val2_s_reg_267 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                Range1_all_ones_1_reg_3192 <= Range1_all_ones_1_fu_1546_p2;
                Range1_all_zeros_1_reg_3198 <= Range1_all_zeros_1_fu_1552_p2;
                and_ln786_2_reg_3203 <= and_ln786_2_fu_1586_p2;
                carry_4_reg_3181 <= carry_4_fu_1506_p2;
                p_Result_5_reg_3169 <= ret_V_10_fu_1441_p2(35 downto 35);
                p_Result_7_reg_3187 <= p_Val2_8_fu_1486_p2(17 downto 17);
                p_Val2_8_reg_3175 <= p_Val2_8_fu_1486_p2;
                y0_V_reg_3209 <= y0_V_fu_1697_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln28_fu_557_p2 = ap_const_lv1_0))) then
                and_ln781_2_reg_3063 <= and_ln781_2_fu_805_p2;
                and_ln781_reg_3038 <= and_ln781_fu_676_p2;
                and_ln786_5_reg_3068 <= and_ln786_5_fu_834_p2;
                and_ln786_reg_3043 <= and_ln786_fu_699_p2;
                imag_btm_V_reg_3083 <= imag_btm_V_fu_1048_p3;
                or_ln340_reg_3053 <= or_ln340_fu_722_p2;
                p_Val2_4_reg_3032 <= p_Val2_4_fu_587_p2;
                select_ln340_3_reg_3078 <= select_ln340_3_fu_863_p3;
                sext_ln415_1_reg_3058 <= sext_ln415_1_fu_758_p1;
                underflow_2_reg_3073 <= underflow_2_fu_852_p2;
                underflow_reg_3048 <= underflow_fu_717_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                and_ln781_4_reg_3144 <= and_ln781_4_fu_1383_p2;
                and_ln786_9_reg_3154 <= and_ln786_9_fu_1412_p2;
                or_ln340_12_reg_3164 <= or_ln340_12_fu_1435_p2;
                p_Val2_17_reg_3138 <= p_Val2_17_fu_1299_p2;
                r_V_12_reg_3128 <= r_V_12_fu_2861_p2;
                trunc_ln414_1_reg_3133 <= trunc_ln414_1_fu_1266_p1;
                underflow_4_reg_3159 <= underflow_4_fu_1430_p2;
                xor_ln785_8_reg_3149 <= xor_ln785_8_fu_1401_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                and_ln781_5_reg_3390 <= and_ln781_5_fu_2352_p2;
                and_ln781_6_reg_3421 <= and_ln781_6_fu_2524_p2;
                and_ln781_7_reg_3452 <= and_ln781_7_fu_2696_p2;
                and_ln786_14_reg_3400 <= and_ln786_14_fu_2381_p2;
                and_ln786_16_reg_3431 <= and_ln786_16_fu_2553_p2;
                and_ln786_18_reg_3462 <= and_ln786_18_fu_2725_p2;
                or_ln340_20_reg_3410 <= or_ln340_20_fu_2404_p2;
                or_ln340_23_reg_3441 <= or_ln340_23_fu_2576_p2;
                or_ln340_26_reg_3472 <= or_ln340_26_fu_2748_p2;
                p_Val2_35_reg_3384 <= p_Val2_35_fu_2268_p2;
                p_Val2_38_reg_3415 <= p_Val2_38_fu_2440_p2;
                p_Val2_43_reg_3446 <= p_Val2_43_fu_2612_p2;
                underflow_10_reg_3467 <= underflow_10_fu_2743_p2;
                underflow_8_reg_3405 <= underflow_8_fu_2399_p2;
                underflow_9_reg_3436 <= underflow_9_fu_2571_p2;
                xor_ln785_12_reg_3395 <= xor_ln785_12_fu_2370_p2;
                xor_ln785_14_reg_3426 <= xor_ln785_14_fu_2542_p2;
                xor_ln785_16_reg_3457 <= xor_ln785_16_fu_2714_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                col_reg_3027 <= col_fu_563_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((img_0_data_stream_2_V_full_n = ap_const_logic_0) and (ap_predicate_op327_write_state8 = ap_const_boolean_1)) or ((img_0_data_stream_1_V_full_n = ap_const_logic_0) and (ap_predicate_op326_write_state8 = ap_const_boolean_1)) or ((img_0_data_stream_0_V_full_n = ap_const_logic_0) and (ap_predicate_op325_write_state8 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                iter_reg_3233 <= iter_fu_1804_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((img_0_data_stream_2_V_full_n = ap_const_logic_0) and (ap_predicate_op327_write_state8 = ap_const_boolean_1)) or ((img_0_data_stream_1_V_full_n = ap_const_logic_0) and (ap_predicate_op326_write_state8 = ap_const_boolean_1)) or ((img_0_data_stream_0_V_full_n = ap_const_logic_0) and (ap_predicate_op325_write_state8 = ap_const_boolean_1)))) and (icmp_ln56_fu_1798_p2 = ap_const_lv1_0) and (icmp_ln1497_fu_1834_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                overflow_7_reg_3247 <= overflow_7_fu_1908_p2;
                overflow_8_reg_3266 <= overflow_8_fu_2020_p2;
                p_Val2_26_reg_3241 <= p_Val2_26_fu_1867_p2;
                p_Val2_32_reg_3260 <= p_Val2_32_fu_1979_p2;
                underflow_6_reg_3253 <= underflow_6_fu_1932_p2;
                underflow_7_reg_3272 <= underflow_7_fu_2044_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                p_Result_106_i_i_reg_3117 <= r_V_15_fu_2851_p2(35 downto 34);
                p_Result_107_i_i_reg_3122 <= r_V_15_fu_2851_p2(35 downto 33);
                p_Result_15_reg_3105 <= r_V_15_fu_2851_p2(35 downto 35);
                r_V_15_reg_3098 <= r_V_15_fu_2851_p2;
                real_btm_V_reg_3093 <= real_btm_V_fu_1195_p3;
                real_top_V_reg_3088 <= real_top_V_fu_1166_p3;
                trunc_ln414_2_reg_3112 <= trunc_ln414_2_fu_1239_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                p_Result_10_reg_3018 <= grp_fu_330_p1(29 downto 29);
                p_Result_12_reg_2974 <= r_V_14_fu_493_p2(34 downto 34);
                p_Result_13_reg_2980 <= grp_fu_323_p1(32 downto 32);
                p_Result_2_reg_2932 <= r_V_11_fu_417_p2(35 downto 35);
                p_Result_3_reg_2943 <= r_V_11_fu_417_p2(32 downto 32);
                p_Result_9_reg_3007 <= p_Result_9_fu_538_p2;
                p_Val2_3_reg_2938 <= r_V_11_fu_417_p2(32 downto 15);
                    r_V_11_reg_2925(35 downto 15) <= r_V_11_fu_417_p2(35 downto 15);
                    r_V_14_reg_2964(34 downto 16) <= r_V_14_fu_493_p2(34 downto 16);
                ret_V_11_reg_3001 <= ret_V_11_fu_532_p2;
                sext_ln703_reg_2996 <= sext_ln703_fu_528_p1;
                sext_ln713_reg_3013 <= sext_ln713_fu_553_p1;
                    sext_ln728_reg_2959(35 downto 15) <= sext_ln728_fu_477_p1(35 downto 15);
                xor_ln779_1_reg_2985 <= xor_ln779_1_fu_516_p2;
                xor_ln779_reg_2948 <= xor_ln779_fu_457_p2;
                xor_ln785_1_reg_2990 <= xor_ln785_1_fu_522_p2;
                xor_ln785_reg_2953 <= xor_ln785_fu_463_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                p_Result_119_i_i_reg_3313 <= r_V_16_fu_2868_p2(35 downto 34);
                p_Result_120_i_i_reg_3318 <= r_V_16_fu_2868_p2(35 downto 33);
                p_Result_124_i_i_reg_3343 <= r_V_17_fu_2878_p2(35 downto 34);
                p_Result_125_i_i_reg_3348 <= r_V_17_fu_2878_p2(35 downto 33);
                p_Result_129_i_i_reg_3373 <= r_V_18_fu_2888_p2(37 downto 34);
                p_Result_130_i_i_reg_3378 <= r_V_18_fu_2888_p2(37 downto 33);
                p_Result_24_reg_3301 <= r_V_16_fu_2868_p2(35 downto 35);
                p_Result_27_reg_3331 <= r_V_17_fu_2878_p2(35 downto 35);
                p_Result_30_reg_3361 <= r_V_18_fu_2888_p2(37 downto 37);
                r_V_16_reg_3294 <= r_V_16_fu_2868_p2;
                r_V_17_reg_3324 <= r_V_17_fu_2878_p2;
                r_V_18_reg_3354 <= r_V_18_fu_2888_p2;
                trunc_ln414_3_reg_3308 <= trunc_ln414_3_fu_2155_p1;
                trunc_ln414_4_reg_3338 <= trunc_ln414_4_fu_2186_p1;
                trunc_ln414_5_reg_3368 <= trunc_ln414_5_fu_2217_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                ret_V_9_reg_3289 <= ret_V_9_fu_2139_p2;
                x_V_reg_3279 <= x_V_fu_2088_p3;
                y_V_reg_3284 <= y_V_fu_2123_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                rhs_V_2_reg_3225 <= rhs_V_2_fu_1794_p1;
                sext_ln56_reg_3220 <= sext_ln56_fu_1791_p1;
                x0_V_reg_3215 <= x0_V_fu_1783_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                tmp_11_reg_2903 <= r_V_13_fu_2841_p2(29 downto 29);
                tmp_13_reg_2910 <= r_V_13_fu_2841_p2(14 downto 14);
                tmp_16_reg_2915 <= r_V_13_fu_2841_p2(29 downto 29);
                trunc_ln703_reg_2898 <= trunc_ln703_fu_369_p1;
            end if;
        end if;
    end process;
    r_V_11_reg_2925(14 downto 0) <= "000000000000000";
    sext_ln728_reg_2959(14 downto 0) <= "000000000000000";
    r_V_14_reg_2964(15 downto 0) <= "0000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, img_0_data_stream_0_V_full_n, img_0_data_stream_1_V_full_n, img_0_data_stream_2_V_full_n, ap_CS_fsm_state8, icmp_ln1497_fu_1834_p2, icmp_ln56_fu_1798_p2, ap_CS_fsm_state3, icmp_ln28_fu_557_p2, ap_predicate_op325_write_state8, ap_predicate_op326_write_state8, ap_predicate_op327_write_state8)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln28_fu_557_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if ((not((((img_0_data_stream_2_V_full_n = ap_const_logic_0) and (ap_predicate_op327_write_state8 = ap_const_boolean_1)) or ((img_0_data_stream_1_V_full_n = ap_const_logic_0) and (ap_predicate_op326_write_state8 = ap_const_boolean_1)) or ((img_0_data_stream_0_V_full_n = ap_const_logic_0) and (ap_predicate_op325_write_state8 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_fsm_state8) and ((icmp_ln56_fu_1798_p2 = ap_const_lv1_1) or (icmp_ln1497_fu_1834_p2 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                elsif ((not((((img_0_data_stream_2_V_full_n = ap_const_logic_0) and (ap_predicate_op327_write_state8 = ap_const_boolean_1)) or ((img_0_data_stream_1_V_full_n = ap_const_logic_0) and (ap_predicate_op326_write_state8 = ap_const_boolean_1)) or ((img_0_data_stream_0_V_full_n = ap_const_logic_0) and (ap_predicate_op325_write_state8 = ap_const_boolean_1)))) and (icmp_ln56_fu_1798_p2 = ap_const_lv1_0) and (icmp_ln1497_fu_1834_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXX";
        end case;
    end process;
    Range1_all_ones_1_fu_1546_p2 <= "1" when (tmp_6_fu_1536_p4 = ap_const_lv3_7) else "0";
    Range1_all_ones_3_fu_936_p2 <= "1" when (tmp_9_fu_927_p4 = ap_const_lv2_3) else "0";
    Range1_all_ones_4_fu_1338_p2 <= "1" when (p_Result_107_i_i_reg_3122 = ap_const_lv3_7) else "0";
    Range1_all_ones_6_fu_2307_p2 <= "1" when (p_Result_120_i_i_reg_3318 = ap_const_lv3_7) else "0";
    Range1_all_ones_7_fu_2479_p2 <= "1" when (p_Result_125_i_i_reg_3348 = ap_const_lv3_7) else "0";
    Range1_all_ones_8_fu_2651_p2 <= "1" when (p_Result_130_i_i_reg_3378 = ap_const_lv5_1F) else "0";
    Range1_all_ones_fu_643_p2 <= "1" when (p_Result_85_i_i_fu_634_p4 = ap_const_lv3_7) else "0";
    Range1_all_zeros_1_fu_1552_p2 <= "1" when (tmp_6_fu_1536_p4 = ap_const_lv3_0) else "0";
    Range1_all_zeros_2_fu_942_p2 <= "1" when (tmp_9_fu_927_p4 = ap_const_lv2_0) else "0";
    Range1_all_zeros_3_fu_1343_p2 <= "1" when (p_Result_107_i_i_reg_3122 = ap_const_lv3_0) else "0";
    Range1_all_zeros_4_fu_2312_p2 <= "1" when (p_Result_120_i_i_reg_3318 = ap_const_lv3_0) else "0";
    Range1_all_zeros_5_fu_2484_p2 <= "1" when (p_Result_125_i_i_reg_3348 = ap_const_lv3_0) else "0";
    Range1_all_zeros_6_fu_2656_p2 <= "1" when (p_Result_130_i_i_reg_3378 = ap_const_lv5_0) else "0";
    Range1_all_zeros_fu_649_p2 <= "1" when (p_Result_85_i_i_fu_634_p4 = ap_const_lv3_0) else "0";
    Range2_all_ones_1_fu_1530_p2 <= "1" when (tmp_5_fu_1520_p4 = ap_const_lv2_3) else "0";
    Range2_all_ones_3_fu_920_p3 <= r_V_14_reg_2964(34 downto 34);
    Range2_all_ones_4_fu_1333_p2 <= "1" when (p_Result_106_i_i_reg_3117 = ap_const_lv2_3) else "0";
    Range2_all_ones_5_fu_2302_p2 <= "1" when (p_Result_119_i_i_reg_3313 = ap_const_lv2_3) else "0";
    Range2_all_ones_6_fu_2474_p2 <= "1" when (p_Result_124_i_i_reg_3343 = ap_const_lv2_3) else "0";
    Range2_all_ones_7_fu_2646_p2 <= "1" when (p_Result_129_i_i_reg_3373 = ap_const_lv4_F) else "0";
    Range2_all_ones_fu_628_p2 <= "1" when (p_Result_84_i_i_fu_619_p4 = ap_const_lv2_3) else "0";
    and_ln414_1_fu_880_p2 <= (p_Result_12_reg_2974 and icmp_ln414_3_fu_874_p2);
    and_ln414_fu_578_p2 <= (p_Result_2_reg_2932 and icmp_ln414_fu_572_p2);
    and_ln700_1_fu_744_p2 <= (p_Result_9_reg_3007 and icmp_ln414_2_fu_738_p2);
    and_ln700_2_fu_1290_p2 <= (p_Result_15_reg_3105 and icmp_ln414_4_fu_1285_p2);
    and_ln700_3_fu_2259_p2 <= (p_Result_24_reg_3301 and icmp_ln414_5_fu_2254_p2);
    and_ln700_4_fu_2431_p2 <= (p_Result_27_reg_3331 and icmp_ln414_6_fu_2426_p2);
    and_ln700_5_fu_2603_p2 <= (p_Result_30_reg_3361 and icmp_ln414_7_fu_2598_p2);
    and_ln700_fu_1476_p2 <= (p_Result_5_fu_1445_p3 and icmp_ln414_1_fu_1471_p2);
    and_ln779_1_fu_1572_p2 <= (xor_ln779_2_fu_1566_p2 and Range2_all_ones_1_fu_1530_p2);
    and_ln779_2_fu_956_p2 <= (xor_ln779_1_reg_2985 and Range2_all_ones_3_fu_920_p3);
    and_ln779_3_fu_1369_p2 <= (xor_ln779_3_fu_1363_p2 and Range2_all_ones_4_fu_1333_p2);
    and_ln779_4_fu_2338_p2 <= (xor_ln779_4_fu_2332_p2 and Range2_all_ones_5_fu_2302_p2);
    and_ln779_5_fu_2510_p2 <= (xor_ln779_5_fu_2504_p2 and Range2_all_ones_6_fu_2474_p2);
    and_ln779_6_fu_2682_p2 <= (xor_ln779_6_fu_2676_p2 and Range2_all_ones_7_fu_2646_p2);
    and_ln779_fu_663_p2 <= (xor_ln779_reg_2948 and Range2_all_ones_fu_628_p2);
    and_ln781_1_fu_1710_p2 <= (carry_4_reg_3181 and Range1_all_ones_1_reg_3192);
    and_ln781_2_fu_805_p2 <= (grp_fu_330_p3 and carry_6_fu_776_p2);
    and_ln781_3_fu_969_p2 <= (carry_8_fu_915_p2 and Range1_all_ones_3_fu_936_p2);
    and_ln781_4_fu_1383_p2 <= (carry_10_fu_1319_p2 and Range1_all_ones_4_fu_1338_p2);
    and_ln781_5_fu_2352_p2 <= (carry_12_fu_2288_p2 and Range1_all_ones_6_fu_2307_p2);
    and_ln781_6_fu_2524_p2 <= (carry_14_fu_2460_p2 and Range1_all_ones_7_fu_2479_p2);
    and_ln781_7_fu_2696_p2 <= (carry_16_fu_2632_p2 and Range1_all_ones_8_fu_2651_p2);
    and_ln781_fu_676_p2 <= (carry_2_fu_606_p2 and Range1_all_ones_fu_643_p2);
    and_ln786_14_fu_2381_p2 <= (p_Result_26_fu_2294_p3 and deleted_ones_5_fu_2344_p3);
    and_ln786_16_fu_2553_p2 <= (p_Result_29_fu_2466_p3 and deleted_ones_6_fu_2516_p3);
    and_ln786_18_fu_2725_p2 <= (p_Result_32_fu_2638_p3 and deleted_ones_7_fu_2688_p3);
    and_ln786_2_fu_1586_p2 <= (p_Result_7_fu_1512_p3 and deleted_ones_1_fu_1578_p3);
    and_ln786_4_fu_828_p2 <= (p_Result_11_fu_781_p3 and or_ln416_fu_800_p2);
    and_ln786_5_fu_834_p2 <= (grp_fu_330_p3 and and_ln786_4_fu_828_p2);
    and_ln786_7_fu_992_p2 <= (grp_fu_323_p3 and deleted_ones_2_fu_961_p3);
    and_ln786_9_fu_1412_p2 <= (p_Result_17_fu_1325_p3 and deleted_ones_3_fu_1375_p3);
    and_ln786_fu_699_p2 <= (p_Result_4_fu_611_p3 and deleted_ones_fu_668_p3);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state8_assign_proc : process(img_0_data_stream_0_V_full_n, img_0_data_stream_1_V_full_n, img_0_data_stream_2_V_full_n, ap_predicate_op325_write_state8, ap_predicate_op326_write_state8, ap_predicate_op327_write_state8)
    begin
                ap_block_state8 <= (((img_0_data_stream_2_V_full_n = ap_const_logic_0) and (ap_predicate_op327_write_state8 = ap_const_boolean_1)) or ((img_0_data_stream_1_V_full_n = ap_const_logic_0) and (ap_predicate_op326_write_state8 = ap_const_boolean_1)) or ((img_0_data_stream_0_V_full_n = ap_const_logic_0) and (ap_predicate_op325_write_state8 = ap_const_boolean_1)));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state3, icmp_ln28_fu_557_p2)
    begin
        if (((icmp_ln28_fu_557_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op325_write_state8_assign_proc : process(icmp_ln1497_fu_1834_p2, icmp_ln56_fu_1798_p2)
    begin
                ap_predicate_op325_write_state8 <= ((icmp_ln56_fu_1798_p2 = ap_const_lv1_1) or (icmp_ln1497_fu_1834_p2 = ap_const_lv1_1));
    end process;


    ap_predicate_op326_write_state8_assign_proc : process(icmp_ln1497_fu_1834_p2, icmp_ln56_fu_1798_p2)
    begin
                ap_predicate_op326_write_state8 <= ((icmp_ln56_fu_1798_p2 = ap_const_lv1_1) or (icmp_ln1497_fu_1834_p2 = ap_const_lv1_1));
    end process;


    ap_predicate_op327_write_state8_assign_proc : process(icmp_ln1497_fu_1834_p2, icmp_ln56_fu_1798_p2)
    begin
                ap_predicate_op327_write_state8 <= ((icmp_ln56_fu_1798_p2 = ap_const_lv1_1) or (icmp_ln1497_fu_1834_p2 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state3, icmp_ln28_fu_557_p2)
    begin
        if (((icmp_ln28_fu_557_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    carry_10_fu_1319_p2 <= (xor_ln416_6_fu_1313_p2 and p_Result_16_fu_1278_p3);
    carry_12_fu_2288_p2 <= (xor_ln416_7_fu_2282_p2 and p_Result_25_fu_2247_p3);
    carry_14_fu_2460_p2 <= (xor_ln416_8_fu_2454_p2 and p_Result_28_fu_2419_p3);
    carry_16_fu_2632_p2 <= (xor_ln416_9_fu_2626_p2 and p_Result_31_fu_2591_p3);
    carry_2_fu_606_p2 <= (xor_ln416_2_fu_600_p2 and p_Result_3_reg_2943);
    carry_4_fu_1506_p2 <= (xor_ln416_3_fu_1500_p2 and p_Result_6_fu_1463_p3);
    carry_6_fu_776_p2 <= (xor_ln416_4_fu_770_p2 and p_Result_10_reg_3018);
    carry_8_fu_915_p2 <= (xor_ln416_fu_909_p2 and p_Result_13_reg_2980);
    carry_fu_1146_p2 <= (tmp_18_fu_1138_p3 xor ap_const_lv1_1);
    col_fu_563_p2 <= std_logic_vector(unsigned(p_Val2_s_reg_267) + unsigned(ap_const_lv4_1));
    deleted_ones_1_fu_1578_p3 <= 
        and_ln779_1_fu_1572_p2 when (carry_4_fu_1506_p2(0) = '1') else 
        Range1_all_ones_1_fu_1546_p2;
    deleted_ones_2_fu_961_p3 <= 
        and_ln779_2_fu_956_p2 when (carry_8_fu_915_p2(0) = '1') else 
        Range1_all_ones_3_fu_936_p2;
    deleted_ones_3_fu_1375_p3 <= 
        and_ln779_3_fu_1369_p2 when (carry_10_fu_1319_p2(0) = '1') else 
        Range1_all_ones_4_fu_1338_p2;
    deleted_ones_5_fu_2344_p3 <= 
        and_ln779_4_fu_2338_p2 when (carry_12_fu_2288_p2(0) = '1') else 
        Range1_all_ones_6_fu_2307_p2;
    deleted_ones_6_fu_2516_p3 <= 
        and_ln779_5_fu_2510_p2 when (carry_14_fu_2460_p2(0) = '1') else 
        Range1_all_ones_7_fu_2479_p2;
    deleted_ones_7_fu_2688_p3 <= 
        and_ln779_6_fu_2682_p2 when (carry_16_fu_2632_p2(0) = '1') else 
        Range1_all_ones_8_fu_2651_p2;
    deleted_ones_fu_668_p3 <= 
        and_ln779_fu_663_p2 when (carry_2_fu_606_p2(0) = '1') else 
        Range1_all_ones_fu_643_p2;
    deleted_zeros_1_fu_1705_p3 <= 
        Range1_all_ones_1_reg_3192 when (carry_4_reg_3181(0) = '1') else 
        Range1_all_zeros_1_reg_3198;
    deleted_zeros_2_fu_948_p3 <= 
        Range1_all_ones_3_fu_936_p2 when (carry_8_fu_915_p2(0) = '1') else 
        Range1_all_zeros_2_fu_942_p2;
    deleted_zeros_3_fu_1348_p3 <= 
        Range1_all_ones_4_fu_1338_p2 when (carry_10_fu_1319_p2(0) = '1') else 
        Range1_all_zeros_3_fu_1343_p2;
    deleted_zeros_4_fu_2317_p3 <= 
        Range1_all_ones_6_fu_2307_p2 when (carry_12_fu_2288_p2(0) = '1') else 
        Range1_all_zeros_4_fu_2312_p2;
    deleted_zeros_5_fu_2489_p3 <= 
        Range1_all_ones_7_fu_2479_p2 when (carry_14_fu_2460_p2(0) = '1') else 
        Range1_all_zeros_5_fu_2484_p2;
    deleted_zeros_6_fu_2661_p3 <= 
        Range1_all_ones_8_fu_2651_p2 when (carry_16_fu_2632_p2(0) = '1') else 
        Range1_all_zeros_6_fu_2656_p2;
    deleted_zeros_fu_655_p3 <= 
        Range1_all_ones_fu_643_p2 when (carry_2_fu_606_p2(0) = '1') else 
        Range1_all_zeros_fu_649_p2;

    grp_fu_323_p1_assign_proc : process(ap_CS_fsm_state2, r_V_14_fu_493_p2, r_V_14_reg_2964, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_323_p1 <= r_V_14_reg_2964;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_323_p1 <= r_V_14_fu_493_p2;
        else 
            grp_fu_323_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_323_p3 <= grp_fu_323_p1(32 downto 32);

    grp_fu_330_p1_assign_proc : process(ap_CS_fsm_state2, ret_V_11_fu_532_p2, ret_V_11_reg_3001, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_330_p1 <= ret_V_11_reg_3001;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_330_p1 <= ret_V_11_fu_532_p2;
        else 
            grp_fu_330_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_330_p3 <= grp_fu_330_p1(29 downto 29);
    icmp_ln1497_fu_1834_p2 <= "1" when (tmp_39_fu_1824_p4 = ap_const_lv2_1) else "0";
    icmp_ln28_fu_557_p2 <= "1" when (p_Val2_s_reg_267 = ap_const_lv4_8) else "0";
    icmp_ln414_1_fu_1471_p2 <= "0" when (trunc_ln414_1_reg_3133 = ap_const_lv15_0) else "1";
    icmp_ln414_2_fu_738_p2 <= "0" when (tmp_10_i_fu_731_p3 = ap_const_lv15_0) else "1";
    icmp_ln414_3_fu_874_p2 <= "0" when (trunc_ln718_2_fu_871_p1 = ap_const_lv14_0) else "1";
    icmp_ln414_4_fu_1285_p2 <= "0" when (trunc_ln414_2_reg_3112 = ap_const_lv15_0) else "1";
    icmp_ln414_5_fu_2254_p2 <= "0" when (trunc_ln414_3_reg_3308 = ap_const_lv15_0) else "1";
    icmp_ln414_6_fu_2426_p2 <= "0" when (trunc_ln414_4_reg_3338 = ap_const_lv15_0) else "1";
    icmp_ln414_7_fu_2598_p2 <= "0" when (trunc_ln414_5_reg_3368 = ap_const_lv15_0) else "1";
    icmp_ln414_8_fu_1118_p2 <= "0" when (tmp_4_i_fu_1110_p3 = ap_const_lv15_0) else "1";
    icmp_ln414_fu_572_p2 <= "0" when (trunc_ln718_fu_569_p1 = ap_const_lv14_0) else "1";
    icmp_ln56_fu_1798_p2 <= "1" when (iter_0_i_i_reg_312 = ap_const_lv4_F) else "0";
    icmp_ln785_1_fu_2002_p2 <= "0" when (tmp_s_fu_1992_p4 = ap_const_lv2_0) else "1";
    icmp_ln785_fu_1890_p2 <= "0" when (p_Result_112_i_i_fu_1880_p4 = ap_const_lv2_0) else "1";
    icmp_ln786_1_fu_2032_p2 <= "0" when (tmp_s_fu_1992_p4 = ap_const_lv2_3) else "1";
    icmp_ln786_fu_1920_p2 <= "0" when (p_Result_112_i_i_fu_1880_p4 = ap_const_lv2_3) else "1";
    imag_btm_V_fu_1048_p3 <= 
        select_ln340_4_fu_1032_p3 when (or_ln340_10_fu_1026_p2(0) = '1') else 
        select_ln388_3_fu_1040_p3;
    imag_top_V_fu_1218_p3 <= 
        select_ln340_3_reg_3078 when (or_ln340_7_fu_1207_p2(0) = '1') else 
        select_ln388_2_fu_1212_p3;

    img_0_data_stream_0_V_blk_n_assign_proc : process(img_0_data_stream_0_V_full_n, ap_CS_fsm_state8, icmp_ln1497_fu_1834_p2, icmp_ln56_fu_1798_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and ((icmp_ln56_fu_1798_p2 = ap_const_lv1_1) or (icmp_ln1497_fu_1834_p2 = ap_const_lv1_1)))) then 
            img_0_data_stream_0_V_blk_n <= img_0_data_stream_0_V_full_n;
        else 
            img_0_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    img_0_data_stream_0_V_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_s_reg_267),8));

    img_0_data_stream_0_V_write_assign_proc : process(img_0_data_stream_0_V_full_n, img_0_data_stream_1_V_full_n, img_0_data_stream_2_V_full_n, ap_CS_fsm_state8, ap_predicate_op325_write_state8, ap_predicate_op326_write_state8, ap_predicate_op327_write_state8)
    begin
        if ((not((((img_0_data_stream_2_V_full_n = ap_const_logic_0) and (ap_predicate_op327_write_state8 = ap_const_boolean_1)) or ((img_0_data_stream_1_V_full_n = ap_const_logic_0) and (ap_predicate_op326_write_state8 = ap_const_boolean_1)) or ((img_0_data_stream_0_V_full_n = ap_const_logic_0) and (ap_predicate_op325_write_state8 = ap_const_boolean_1)))) and (ap_predicate_op325_write_state8 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            img_0_data_stream_0_V_write <= ap_const_logic_1;
        else 
            img_0_data_stream_0_V_write <= ap_const_logic_0;
        end if; 
    end process;


    img_0_data_stream_1_V_blk_n_assign_proc : process(img_0_data_stream_1_V_full_n, ap_CS_fsm_state8, icmp_ln1497_fu_1834_p2, icmp_ln56_fu_1798_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and ((icmp_ln56_fu_1798_p2 = ap_const_lv1_1) or (icmp_ln1497_fu_1834_p2 = ap_const_lv1_1)))) then 
            img_0_data_stream_1_V_blk_n <= img_0_data_stream_1_V_full_n;
        else 
            img_0_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    img_0_data_stream_1_V_din <= tmp_41_fu_2050_p1;

    img_0_data_stream_1_V_write_assign_proc : process(img_0_data_stream_0_V_full_n, img_0_data_stream_1_V_full_n, img_0_data_stream_2_V_full_n, ap_CS_fsm_state8, ap_predicate_op325_write_state8, ap_predicate_op326_write_state8, ap_predicate_op327_write_state8)
    begin
        if ((not((((img_0_data_stream_2_V_full_n = ap_const_logic_0) and (ap_predicate_op327_write_state8 = ap_const_boolean_1)) or ((img_0_data_stream_1_V_full_n = ap_const_logic_0) and (ap_predicate_op326_write_state8 = ap_const_boolean_1)) or ((img_0_data_stream_0_V_full_n = ap_const_logic_0) and (ap_predicate_op325_write_state8 = ap_const_boolean_1)))) and (ap_predicate_op326_write_state8 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            img_0_data_stream_1_V_write <= ap_const_logic_1;
        else 
            img_0_data_stream_1_V_write <= ap_const_logic_0;
        end if; 
    end process;


    img_0_data_stream_2_V_blk_n_assign_proc : process(img_0_data_stream_2_V_full_n, ap_CS_fsm_state8, icmp_ln1497_fu_1834_p2, icmp_ln56_fu_1798_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and ((icmp_ln56_fu_1798_p2 = ap_const_lv1_1) or (icmp_ln1497_fu_1834_p2 = ap_const_lv1_1)))) then 
            img_0_data_stream_2_V_blk_n <= img_0_data_stream_2_V_full_n;
        else 
            img_0_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    img_0_data_stream_2_V_din <= tmp_41_fu_2050_p1;

    img_0_data_stream_2_V_write_assign_proc : process(img_0_data_stream_0_V_full_n, img_0_data_stream_1_V_full_n, img_0_data_stream_2_V_full_n, ap_CS_fsm_state8, ap_predicate_op325_write_state8, ap_predicate_op326_write_state8, ap_predicate_op327_write_state8)
    begin
        if ((not((((img_0_data_stream_2_V_full_n = ap_const_logic_0) and (ap_predicate_op327_write_state8 = ap_const_boolean_1)) or ((img_0_data_stream_1_V_full_n = ap_const_logic_0) and (ap_predicate_op326_write_state8 = ap_const_boolean_1)) or ((img_0_data_stream_0_V_full_n = ap_const_logic_0) and (ap_predicate_op325_write_state8 = ap_const_boolean_1)))) and (ap_predicate_op327_write_state8 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            img_0_data_stream_2_V_write <= ap_const_logic_1;
        else 
            img_0_data_stream_2_V_write <= ap_const_logic_0;
        end if; 
    end process;

    isquare_V_fu_2804_p3 <= 
        select_ln340_10_fu_2792_p3 when (or_ln340_25_fu_2787_p2(0) = '1') else 
        select_ln388_9_fu_2798_p3;
    iter_fu_1804_p2 <= std_logic_vector(unsigned(iter_0_i_i_reg_312) + unsigned(ap_const_lv4_1));
        lhs_V_2_fu_1850_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_13_fu_1840_p2),20));

        lhs_V_3_fu_1948_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_15_fu_1942_p2),20));

        lhs_V_4_fu_1810_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_21_reg_279),19));

        lhs_V_fu_1621_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_18_fu_1613_p3),19));

    or_ln340_10_fu_1026_p2 <= (or_ln340_11_fu_1021_p2 or and_ln781_3_fu_969_p2);
    or_ln340_11_fu_1021_p2 <= (xor_ln785_1_reg_2990 or and_ln786_7_fu_992_p2);
    or_ln340_12_fu_1435_p2 <= (underflow_4_fu_1430_p2 or overflow_6_fu_1406_p2);
    or_ln340_13_fu_1596_p2 <= (or_ln340_14_fu_1592_p2 or and_ln781_4_reg_3144);
    or_ln340_14_fu_1592_p2 <= (xor_ln785_8_reg_3149 or and_ln786_9_reg_3154);
    or_ln340_15_fu_1675_p2 <= (xor_ln340_1_fu_1669_p2 or p_Result_19_fu_1643_p3);
    or_ln340_16_fu_2061_p2 <= (underflow_6_reg_3253 or overflow_7_reg_3247);
    or_ln340_17_fu_2070_p2 <= (xor_ln340_2_fu_2065_p2 or overflow_7_reg_3247);
    or_ln340_18_fu_2096_p2 <= (underflow_7_reg_3272 or overflow_8_reg_3266);
    or_ln340_19_fu_2105_p2 <= (xor_ln340_3_fu_2100_p2 or overflow_8_reg_3266);
    or_ln340_1_fu_1178_p2 <= (or_ln340_2_fu_1174_p2 or and_ln781_reg_3038);
    or_ln340_20_fu_2404_p2 <= (underflow_8_fu_2399_p2 or overflow_9_fu_2375_p2);
    or_ln340_21_fu_2754_p2 <= (xor_ln785_12_reg_3395 or and_ln786_14_reg_3400);
    or_ln340_22_fu_2758_p2 <= (or_ln340_21_fu_2754_p2 or and_ln781_5_reg_3390);
    or_ln340_23_fu_2576_p2 <= (underflow_9_fu_2571_p2 or overflow_10_fu_2547_p2);
    or_ln340_24_fu_2783_p2 <= (xor_ln785_14_reg_3426 or and_ln786_16_reg_3431);
    or_ln340_25_fu_2787_p2 <= (or_ln340_24_fu_2783_p2 or and_ln781_6_reg_3421);
    or_ln340_26_fu_2748_p2 <= (underflow_10_fu_2743_p2 or overflow_11_fu_2719_p2);
    or_ln340_27_fu_2812_p2 <= (xor_ln785_16_reg_3457 or and_ln786_18_reg_3462);
    or_ln340_28_fu_2816_p2 <= (or_ln340_27_fu_2812_p2 or and_ln781_7_reg_3452);
    or_ln340_2_fu_1174_p2 <= (xor_ln785_reg_2953 or and_ln786_reg_3043);
    or_ln340_3_fu_1752_p2 <= (underflow_1_fu_1747_p2 or overflow_2_fu_1730_p2);
    or_ln340_4_fu_1763_p2 <= (or_ln340_5_fu_1758_p2 or and_ln781_1_fu_1710_p2);
    or_ln340_5_fu_1758_p2 <= (xor_ln785_4_fu_1725_p2 or and_ln786_2_reg_3203);
    or_ln340_6_fu_857_p2 <= (underflow_2_fu_852_p2 or overflow_4_fu_823_p2);
    or_ln340_7_fu_1207_p2 <= (or_ln340_8_fu_1203_p2 or and_ln781_2_reg_3063);
    or_ln340_8_fu_1203_p2 <= (tmp_11_reg_2903 or and_ln786_5_reg_3068);
    or_ln340_9_fu_1015_p2 <= (underflow_3_fu_1010_p2 or overflow_5_fu_987_p2);
    or_ln340_fu_722_p2 <= (underflow_fu_717_p2 or overflow_1_fu_694_p2);
    or_ln416_1_fu_794_p2 <= (xor_ln416_5_fu_789_p2 or tmp_fu_762_p3);
    or_ln416_fu_800_p2 <= (tmp_16_reg_2915 or or_ln416_1_fu_794_p2);
    or_ln785_1_fu_1720_p2 <= (xor_ln785_3_fu_1714_p2 or p_Result_7_reg_3187);
    or_ln785_2_fu_817_p2 <= (xor_ln785_5_fu_811_p2 or p_Result_11_fu_781_p3);
    or_ln785_3_fu_981_p2 <= (xor_ln785_6_fu_975_p2 or grp_fu_323_p3);
    or_ln785_4_fu_1395_p2 <= (xor_ln785_7_fu_1389_p2 or p_Result_17_fu_1325_p3);
    or_ln785_5_fu_1896_p2 <= (p_Result_21_fu_1872_p3 or icmp_ln785_fu_1890_p2);
    or_ln785_6_fu_2008_p2 <= (p_Result_23_fu_1984_p3 or icmp_ln785_1_fu_2002_p2);
    or_ln785_7_fu_2364_p2 <= (xor_ln785_11_fu_2358_p2 or p_Result_26_fu_2294_p3);
    or_ln785_8_fu_2536_p2 <= (xor_ln785_13_fu_2530_p2 or p_Result_29_fu_2466_p3);
    or_ln785_9_fu_2708_p2 <= (xor_ln785_15_fu_2702_p2 or p_Result_32_fu_2638_p3);
    or_ln785_fu_688_p2 <= (xor_ln785_2_fu_682_p2 or p_Result_4_fu_611_p3);
    or_ln786_10_fu_2731_p2 <= (and_ln786_18_fu_2725_p2 or and_ln781_7_fu_2696_p2);
    or_ln786_1_fu_1926_p2 <= (xor_ln786_6_fu_1914_p2 or icmp_ln786_fu_1920_p2);
    or_ln786_2_fu_2038_p2 <= (xor_ln786_7_fu_2026_p2 or icmp_ln786_1_fu_2032_p2);
    or_ln786_3_fu_1160_p2 <= (p_Result_1_fu_1152_p3 or carry_fu_1146_p2);
    or_ln786_4_fu_1736_p2 <= (and_ln786_2_reg_3203 or and_ln781_1_fu_1710_p2);
    or_ln786_5_fu_840_p2 <= (and_ln786_5_fu_834_p2 or and_ln781_2_fu_805_p2);
    or_ln786_6_fu_998_p2 <= (and_ln786_7_fu_992_p2 or and_ln781_3_fu_969_p2);
    or_ln786_7_fu_1418_p2 <= (and_ln786_9_fu_1412_p2 or and_ln781_4_fu_1383_p2);
    or_ln786_8_fu_2387_p2 <= (and_ln786_14_fu_2381_p2 or and_ln781_5_fu_2352_p2);
    or_ln786_9_fu_2559_p2 <= (and_ln786_16_fu_2553_p2 or and_ln781_6_fu_2524_p2);
    or_ln786_fu_705_p2 <= (and_ln786_fu_699_p2 or and_ln781_fu_676_p2);
    overflow_10_fu_2547_p2 <= (xor_ln785_14_fu_2542_p2 and or_ln785_8_fu_2536_p2);
    overflow_11_fu_2719_p2 <= (xor_ln785_16_fu_2714_p2 and or_ln785_9_fu_2708_p2);
    overflow_1_fu_694_p2 <= (xor_ln785_reg_2953 and or_ln785_fu_688_p2);
    overflow_2_fu_1730_p2 <= (xor_ln785_4_fu_1725_p2 and or_ln785_1_fu_1720_p2);
    overflow_4_fu_823_p2 <= (tmp_11_reg_2903 and or_ln785_2_fu_817_p2);
    overflow_5_fu_987_p2 <= (xor_ln785_1_reg_2990 and or_ln785_3_fu_981_p2);
    overflow_6_fu_1406_p2 <= (xor_ln785_8_fu_1401_p2 and or_ln785_4_fu_1395_p2);
    overflow_7_fu_1908_p2 <= (xor_ln785_9_fu_1902_p2 and or_ln785_5_fu_1896_p2);
    overflow_8_fu_2020_p2 <= (xor_ln785_10_fu_2014_p2 and or_ln785_6_fu_2008_p2);
    overflow_9_fu_2375_p2 <= (xor_ln785_12_fu_2370_p2 and or_ln785_7_fu_2364_p2);
    p_Result_112_i_i_fu_1880_p4 <= ret_V_14_fu_1854_p2(19 downto 18);
    p_Result_11_fu_781_p3 <= p_Val2_12_fu_753_p2(15 downto 15);
    p_Result_12_fu_500_p3 <= r_V_14_fu_493_p2(34 downto 34);
    p_Result_16_fu_1278_p3 <= r_V_15_reg_3098(32 downto 32);
    p_Result_17_fu_1325_p3 <= p_Val2_17_fu_1299_p2(17 downto 17);
    p_Result_18_fu_1630_p3 <= ret_V_12_fu_1625_p2(18 downto 18);
    p_Result_19_fu_1643_p3 <= p_Val2_20_fu_1638_p2(17 downto 17);
    p_Result_1_fu_1152_p3 <= p_Val2_1_fu_1128_p2(15 downto 15);
    p_Result_20_fu_1859_p3 <= ret_V_14_fu_1854_p2(19 downto 19);
    p_Result_21_fu_1872_p3 <= p_Val2_26_fu_1867_p2(17 downto 17);
    p_Result_22_fu_1971_p3 <= ret_V_17_fu_1966_p2(19 downto 19);
    p_Result_23_fu_1984_p3 <= p_Val2_32_fu_1979_p2(17 downto 17);
    p_Result_25_fu_2247_p3 <= r_V_16_reg_3294(32 downto 32);
    p_Result_26_fu_2294_p3 <= p_Val2_35_fu_2268_p2(17 downto 17);
    p_Result_28_fu_2419_p3 <= r_V_17_reg_3324(32 downto 32);
    p_Result_29_fu_2466_p3 <= p_Val2_38_fu_2440_p2(17 downto 17);
    p_Result_2_fu_423_p3 <= r_V_11_fu_417_p2(35 downto 35);
    p_Result_31_fu_2591_p3 <= r_V_18_reg_3354(32 downto 32);
    p_Result_32_fu_2638_p3 <= p_Val2_43_fu_2612_p2(17 downto 17);
    p_Result_4_fu_611_p3 <= p_Val2_4_fu_587_p2(17 downto 17);
    p_Result_5_fu_1445_p3 <= ret_V_10_fu_1441_p2(35 downto 35);
    p_Result_6_fu_1463_p3 <= ret_V_10_fu_1441_p2(32 downto 32);
    p_Result_7_fu_1512_p3 <= p_Val2_8_fu_1486_p2(17 downto 17);
    p_Result_84_i_i_fu_619_p4 <= r_V_11_reg_2925(35 downto 34);
    p_Result_85_i_i_fu_634_p4 <= r_V_11_reg_2925(35 downto 33);
    p_Result_8_fu_349_p3 <= v_assign(2 downto 2);
    p_Result_9_fu_538_p2 <= (tmp_11_reg_2903 xor ap_const_lv1_1);
    p_Result_s_fu_1068_p3 <= p_Val2_s_reg_267(2 downto 2);
    p_Val2_12_fu_753_p2 <= std_logic_vector(signed(sext_ln713_reg_3013) + signed(zext_ln402_fu_749_p1));
    p_Val2_14_fu_894_p3 <= (tmp_11_i_fu_885_p4 & and_ln414_1_fu_880_p2);
    p_Val2_16_fu_1269_p4 <= r_V_15_reg_3098(32 downto 15);
    p_Val2_17_fu_1299_p2 <= std_logic_vector(unsigned(p_Val2_16_fu_1269_p4) + unsigned(zext_ln415_3_fu_1295_p1));
    p_Val2_18_fu_1613_p3 <= 
        select_ln340_5_fu_1601_p3 when (or_ln340_13_fu_1596_p2(0) = '1') else 
        select_ln388_4_fu_1607_p3;
    p_Val2_1_fu_1128_p2 <= std_logic_vector(signed(sext_ln718_fu_1102_p1) + signed(zext_ln415_fu_1124_p1));
    p_Val2_20_fu_1638_p1 <= im_V;
    p_Val2_20_fu_1638_p2 <= std_logic_vector(signed(p_Val2_18_fu_1613_p3) + signed(p_Val2_20_fu_1638_p1));
    p_Val2_26_fu_1867_p2 <= std_logic_vector(signed(x0_V_reg_3215) + signed(trunc_ln1192_fu_1846_p1));
    p_Val2_32_fu_1979_p2 <= std_logic_vector(unsigned(trunc_ln1192_1_fu_1962_p1) + unsigned(y0_V_reg_3209));
    p_Val2_34_fu_2238_p4 <= r_V_16_reg_3294(32 downto 15);
    p_Val2_35_fu_2268_p2 <= std_logic_vector(unsigned(p_Val2_34_fu_2238_p4) + unsigned(zext_ln415_4_fu_2264_p1));
    p_Val2_37_fu_2410_p4 <= r_V_17_reg_3324(32 downto 15);
    p_Val2_38_fu_2440_p2 <= std_logic_vector(unsigned(p_Val2_37_fu_2410_p4) + unsigned(zext_ln415_5_fu_2436_p1));
    p_Val2_42_fu_2582_p4 <= r_V_18_reg_3354(32 downto 15);
    p_Val2_43_fu_2612_p2 <= std_logic_vector(unsigned(p_Val2_42_fu_2582_p4) + unsigned(zext_ln415_6_fu_2608_p1));
    p_Val2_4_fu_587_p2 <= std_logic_vector(unsigned(p_Val2_3_reg_2938) + unsigned(zext_ln415_1_fu_583_p1));
    p_Val2_7_fu_1453_p4 <= ret_V_10_fu_1441_p2(32 downto 15);
    p_Val2_8_fu_1486_p2 <= std_logic_vector(unsigned(p_Val2_7_fu_1453_p4) + unsigned(zext_ln415_2_fu_1482_p1));
    p_Val2_9_fu_357_p3 <= 
        ap_const_lv17_1FFFF when (p_Result_8_fu_349_p3(0) = '1') else 
        shl_ln_fu_341_p3;
    r_V_11_fu_417_p2 <= std_logic_vector(signed(sext_ln1118_fu_401_p1) - signed(sext_ln1118_1_fu_413_p1));
    r_V_13_fu_2841_p0 <= ap_const_lv31_1555(14 - 1 downto 0);
    r_V_13_fu_2841_p1 <= r_V_13_fu_2841_p10(17 - 1 downto 0);
    r_V_13_fu_2841_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_9_fu_357_p3),31));
    r_V_14_fu_493_p2 <= std_logic_vector(unsigned(ap_const_lv35_0) - unsigned(sext_ln1118_2_fu_489_p1));
    r_V_16_fu_2868_p0 <= r_V_fu_2145_p1(18 - 1 downto 0);
    r_V_16_fu_2868_p1 <= r_V_fu_2145_p1(18 - 1 downto 0);
    r_V_17_fu_2878_p0 <= r_V_7_fu_2176_p1(18 - 1 downto 0);
    r_V_17_fu_2878_p1 <= r_V_7_fu_2176_p1(18 - 1 downto 0);
    r_V_18_fu_2888_p0 <= r_V_9_fu_2207_p1(19 - 1 downto 0);
    r_V_18_fu_2888_p1 <= r_V_9_fu_2207_p1(19 - 1 downto 0);
        r_V_7_fu_2176_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(y_V_reg_3284),36));

        r_V_9_fu_2207_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_9_reg_3289),38));

        r_V_fu_2145_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_V_reg_3279),36));

    real_btm_V_fu_1195_p3 <= 
        select_ln340_fu_1183_p3 when (or_ln340_1_fu_1178_p2(0) = '1') else 
        select_ln388_fu_1189_p3;
    real_top_V_fu_1166_p3 <= 
        sext_ln415_fu_1134_p1 when (or_ln786_3_fu_1160_p2(0) = '1') else 
        ap_const_lv18_20000;
    ret_V_10_fu_1441_p2 <= std_logic_vector(signed(r_V_12_reg_3128) + signed(sext_ln728_reg_2959));
    ret_V_11_fu_532_p2 <= (trunc_ln703_reg_2898 xor ap_const_lv30_20000000);
    ret_V_12_fu_1625_p2 <= std_logic_vector(signed(sext_ln703_reg_2996) + signed(lhs_V_fu_1621_p1));
    ret_V_13_fu_1840_p2 <= std_logic_vector(signed(lhs_V_4_fu_1810_p1) - signed(rhs_V_1_fu_1814_p1));
    ret_V_14_fu_1854_p2 <= std_logic_vector(signed(lhs_V_2_fu_1850_p1) + signed(rhs_V_2_reg_3225));
    ret_V_15_fu_1942_p2 <= std_logic_vector(signed(sext_ln703_6_fu_1938_p1) - signed(lhs_V_4_fu_1810_p1));
    ret_V_16_fu_1956_p2 <= std_logic_vector(signed(lhs_V_3_fu_1948_p1) - signed(sext_ln703_8_fu_1952_p1));
    ret_V_17_fu_1966_p2 <= std_logic_vector(unsigned(ret_V_16_fu_1956_p2) + unsigned(sext_ln56_reg_3220));
    ret_V_9_fu_2139_p2 <= std_logic_vector(signed(sext_ln703_9_fu_2131_p1) + signed(sext_ln703_10_fu_2135_p1));
    ret_V_fu_1818_p2 <= std_logic_vector(signed(rhs_V_1_fu_1814_p1) + signed(lhs_V_4_fu_1810_p1));
        rhs_V_1_fu_1814_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_22_reg_290),19));

        rhs_V_2_fu_1794_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x0_V_fu_1783_p3),20));

    rhs_V_fu_469_p3 <= (re_V & ap_const_lv15_0);
    rsquare_V_fu_2775_p3 <= 
        select_ln340_9_fu_2763_p3 when (or_ln340_22_fu_2758_p2(0) = '1') else 
        select_ln388_8_fu_2769_p3;
    select_ln340_10_fu_2792_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_23_reg_3441(0) = '1') else 
        p_Val2_38_reg_3415;
    select_ln340_11_fu_2821_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_26_reg_3472(0) = '1') else 
        p_Val2_43_reg_3446;
    select_ln340_12_fu_1076_p3 <= 
        ap_const_lv17_1FFFF when (p_Result_s_fu_1068_p3(0) = '1') else 
        trunc_ln3_fu_1060_p3;
    select_ln340_1_fu_1769_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_3_fu_1752_p2(0) = '1') else 
        p_Val2_8_reg_3175;
    select_ln340_3_fu_863_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_6_fu_857_p2(0) = '1') else 
        sext_ln415_1_fu_758_p1;
    select_ln340_4_fu_1032_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_9_fu_1015_p2(0) = '1') else 
        p_Val2_14_fu_894_p3;
    select_ln340_5_fu_1601_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_12_reg_3164(0) = '1') else 
        p_Val2_17_reg_3138;
    select_ln340_6_fu_1681_p3 <= 
        ap_const_lv18_1FFFF when (xor_ln340_fu_1663_p2(0) = '1') else 
        p_Val2_20_fu_1638_p2;
    select_ln340_7_fu_2075_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_16_fu_2061_p2(0) = '1') else 
        p_Val2_26_reg_3241;
    select_ln340_8_fu_2110_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_18_fu_2096_p2(0) = '1') else 
        p_Val2_32_reg_3260;
    select_ln340_9_fu_2763_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_20_reg_3410(0) = '1') else 
        p_Val2_35_reg_3384;
    select_ln340_fu_1183_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_reg_3053(0) = '1') else 
        p_Val2_4_reg_3032;
    select_ln388_10_fu_2827_p3 <= 
        ap_const_lv18_20000 when (underflow_10_reg_3467(0) = '1') else 
        p_Val2_43_reg_3446;
    select_ln388_1_fu_1776_p3 <= 
        ap_const_lv18_20000 when (underflow_1_fu_1747_p2(0) = '1') else 
        p_Val2_8_reg_3175;
    select_ln388_2_fu_1212_p3 <= 
        ap_const_lv18_20000 when (underflow_2_reg_3073(0) = '1') else 
        sext_ln415_1_reg_3058;
    select_ln388_3_fu_1040_p3 <= 
        ap_const_lv18_20000 when (underflow_3_fu_1010_p2(0) = '1') else 
        p_Val2_14_fu_894_p3;
    select_ln388_4_fu_1607_p3 <= 
        ap_const_lv18_20000 when (underflow_4_reg_3159(0) = '1') else 
        p_Val2_17_reg_3138;
    select_ln388_5_fu_1689_p3 <= 
        ap_const_lv18_20000 when (underflow_5_fu_1657_p2(0) = '1') else 
        p_Val2_20_fu_1638_p2;
    select_ln388_6_fu_2082_p3 <= 
        ap_const_lv18_20000 when (underflow_6_reg_3253(0) = '1') else 
        p_Val2_26_reg_3241;
    select_ln388_7_fu_2117_p3 <= 
        ap_const_lv18_20000 when (underflow_7_reg_3272(0) = '1') else 
        p_Val2_32_reg_3260;
    select_ln388_8_fu_2769_p3 <= 
        ap_const_lv18_20000 when (underflow_8_reg_3405(0) = '1') else 
        p_Val2_35_reg_3384;
    select_ln388_9_fu_2798_p3 <= 
        ap_const_lv18_20000 when (underflow_9_reg_3436(0) = '1') else 
        p_Val2_38_reg_3415;
    select_ln388_fu_1189_p3 <= 
        ap_const_lv18_20000 when (underflow_reg_3048(0) = '1') else 
        p_Val2_4_reg_3032;
        sext_ln1118_1_fu_413_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_1_fu_405_p3),36));

        sext_ln1118_2_fu_489_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_2_fu_481_p3),35));

        sext_ln1118_fu_401_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1_fu_393_p3),36));

        sext_ln415_1_fu_758_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_12_fu_753_p2),18));

        sext_ln415_fu_1134_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_1_fu_1128_p2),18));

        sext_ln56_fu_1791_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(y0_V_reg_3209),20));

        sext_ln703_10_fu_2135_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(y_V_fu_2123_p3),19));

        sext_ln703_6_fu_1938_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_27_reg_301),19));

        sext_ln703_8_fu_1952_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_22_reg_290),20));

        sext_ln703_9_fu_2131_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_V_fu_2088_p3),19));

    sext_ln703_fu_528_p0 <= im_V;
        sext_ln703_fu_528_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln703_fu_528_p0),19));

        sext_ln713_fu_553_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln2_fu_543_p4),16));

        sext_ln718_fu_1102_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_2_fu_1094_p3),16));

        sext_ln728_fu_477_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_fu_469_p3),36));

    shl_ln1118_1_fu_405_p3 <= (zoom_factor_V & ap_const_lv15_0);
    shl_ln1118_2_fu_481_p3 <= (zoom_factor_V & ap_const_lv16_0);
    shl_ln1_fu_393_p3 <= (zoom_factor_V & ap_const_lv17_0);
    shl_ln_fu_341_p3 <= (trunc_ln746_fu_337_p1 & ap_const_lv15_0);
    tmp_10_fu_508_p3 <= r_V_14_fu_493_p2(33 downto 33);
    tmp_10_i_fu_731_p3 <= (tmp_13_reg_2910 & trunc_ln718_1_fu_728_p1);
    tmp_11_i_fu_885_p4 <= r_V_14_reg_2964(32 downto 16);
    tmp_18_fu_1138_p3 <= p_Val2_1_fu_1128_p2(15 downto 15);
    tmp_20_fu_592_p3 <= p_Val2_4_fu_587_p2(17 downto 17);
    tmp_24_fu_1492_p3 <= p_Val2_8_fu_1486_p2(17 downto 17);
    tmp_26_fu_1558_p3 <= ret_V_10_fu_1441_p2(33 downto 33);
    tmp_29_fu_902_p3 <= r_V_14_reg_2964(32 downto 32);
    tmp_34_fu_1305_p3 <= p_Val2_17_fu_1299_p2(17 downto 17);
    tmp_36_fu_1356_p3 <= r_V_15_reg_3098(33 downto 33);
    tmp_39_fu_1824_p4 <= ret_V_fu_1818_p2(18 downto 17);
    tmp_3_fu_449_p3 <= r_V_11_fu_417_p2(33 downto 33);
    tmp_41_fu_2050_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(iter_0_i_i_reg_312),8));
    tmp_48_fu_2274_p3 <= p_Val2_35_fu_2268_p2(17 downto 17);
    tmp_4_i_fu_1110_p3 <= (trunc_ln414_fu_1106_p1 & ap_const_lv12_0);
    tmp_50_fu_2325_p3 <= r_V_16_reg_3294(33 downto 33);
    tmp_53_fu_2446_p3 <= p_Val2_38_fu_2440_p2(17 downto 17);
    tmp_55_fu_2497_p3 <= r_V_17_reg_3324(33 downto 33);
    tmp_58_fu_2618_p3 <= p_Val2_43_fu_2612_p2(17 downto 17);
    tmp_5_fu_1520_p4 <= ret_V_10_fu_1441_p2(35 downto 34);
    tmp_60_fu_2669_p3 <= r_V_18_reg_3354(33 downto 33);
    tmp_6_fu_1536_p4 <= ret_V_10_fu_1441_p2(35 downto 33);
    tmp_8_fu_1084_p4 <= select_ln340_12_fu_1076_p3(16 downto 3);
    tmp_9_fu_927_p4 <= r_V_14_reg_2964(34 downto 33);
    tmp_fu_762_p3 <= p_Val2_12_fu_753_p2(15 downto 15);
    tmp_s_fu_1992_p4 <= ret_V_17_fu_1966_p2(19 downto 18);
    trunc_ln1192_1_fu_1962_p1 <= ret_V_16_fu_1956_p2(18 - 1 downto 0);
    trunc_ln1192_fu_1846_p1 <= ret_V_13_fu_1840_p2(18 - 1 downto 0);
    trunc_ln2_fu_543_p4 <= ret_V_11_fu_532_p2(29 downto 15);
    trunc_ln3_fu_1060_p3 <= (trunc_ln746_1_fu_1056_p1 & ap_const_lv15_0);
    trunc_ln414_1_fu_1266_p1 <= r_V_12_fu_2861_p2(15 - 1 downto 0);
    trunc_ln414_2_fu_1239_p1 <= r_V_15_fu_2851_p2(15 - 1 downto 0);
    trunc_ln414_3_fu_2155_p1 <= r_V_16_fu_2868_p2(15 - 1 downto 0);
    trunc_ln414_4_fu_2186_p1 <= r_V_17_fu_2878_p2(15 - 1 downto 0);
    trunc_ln414_5_fu_2217_p1 <= r_V_18_fu_2888_p2(15 - 1 downto 0);
    trunc_ln414_fu_1106_p1 <= select_ln340_12_fu_1076_p3(3 - 1 downto 0);
    trunc_ln703_fu_369_p1 <= r_V_13_fu_2841_p2(30 - 1 downto 0);
    trunc_ln708_2_fu_1094_p3 <= (ap_const_lv1_1 & tmp_8_fu_1084_p4);
    trunc_ln718_1_fu_728_p1 <= ret_V_11_reg_3001(14 - 1 downto 0);
    trunc_ln718_2_fu_871_p1 <= r_V_14_reg_2964(14 - 1 downto 0);
    trunc_ln718_fu_569_p1 <= r_V_11_reg_2925(14 - 1 downto 0);
    trunc_ln746_1_fu_1056_p1 <= p_Val2_s_reg_267(2 - 1 downto 0);
    trunc_ln746_fu_337_p1 <= v_assign(2 - 1 downto 0);
    underflow_10_fu_2743_p2 <= (xor_ln786_10_fu_2737_p2 and p_Result_30_reg_3361);
    underflow_1_fu_1747_p2 <= (xor_ln786_1_fu_1741_p2 and p_Result_5_reg_3169);
    underflow_2_fu_852_p2 <= (xor_ln786_2_fu_846_p2 and p_Result_9_reg_3007);
    underflow_3_fu_1010_p2 <= (xor_ln786_3_fu_1004_p2 and p_Result_12_reg_2974);
    underflow_4_fu_1430_p2 <= (xor_ln786_4_fu_1424_p2 and p_Result_15_reg_3105);
    underflow_5_fu_1657_p2 <= (xor_ln786_5_fu_1651_p2 and p_Result_18_fu_1630_p3);
    underflow_6_fu_1932_p2 <= (p_Result_20_fu_1859_p3 and or_ln786_1_fu_1926_p2);
    underflow_7_fu_2044_p2 <= (p_Result_22_fu_1971_p3 and or_ln786_2_fu_2038_p2);
    underflow_8_fu_2399_p2 <= (xor_ln786_8_fu_2393_p2 and p_Result_24_reg_3301);
    underflow_9_fu_2571_p2 <= (xor_ln786_9_fu_2565_p2 and p_Result_27_reg_3331);
    underflow_fu_717_p2 <= (xor_ln786_fu_711_p2 and p_Result_2_reg_2932);
    x0_V_fu_1783_p3 <= 
        select_ln340_1_fu_1769_p3 when (or_ln340_4_fu_1763_p2(0) = '1') else 
        select_ln388_1_fu_1776_p3;
    x_V_fu_2088_p3 <= 
        select_ln340_7_fu_2075_p3 when (or_ln340_17_fu_2070_p2(0) = '1') else 
        select_ln388_6_fu_2082_p3;
    xor_ln340_1_fu_1669_p2 <= (p_Result_18_fu_1630_p3 xor ap_const_lv1_1);
    xor_ln340_2_fu_2065_p2 <= (underflow_6_reg_3253 xor ap_const_lv1_1);
    xor_ln340_3_fu_2100_p2 <= (underflow_7_reg_3272 xor ap_const_lv1_1);
    xor_ln340_fu_1663_p2 <= (p_Result_19_fu_1643_p3 xor p_Result_18_fu_1630_p3);
    xor_ln416_2_fu_600_p2 <= (tmp_20_fu_592_p3 xor ap_const_lv1_1);
    xor_ln416_3_fu_1500_p2 <= (tmp_24_fu_1492_p3 xor ap_const_lv1_1);
    xor_ln416_4_fu_770_p2 <= (tmp_fu_762_p3 xor ap_const_lv1_1);
    xor_ln416_5_fu_789_p2 <= (p_Result_10_reg_3018 xor ap_const_lv1_1);
    xor_ln416_6_fu_1313_p2 <= (tmp_34_fu_1305_p3 xor ap_const_lv1_1);
    xor_ln416_7_fu_2282_p2 <= (tmp_48_fu_2274_p3 xor ap_const_lv1_1);
    xor_ln416_8_fu_2454_p2 <= (tmp_53_fu_2446_p3 xor ap_const_lv1_1);
    xor_ln416_9_fu_2626_p2 <= (tmp_58_fu_2618_p3 xor ap_const_lv1_1);
    xor_ln416_fu_909_p2 <= (tmp_29_fu_902_p3 xor ap_const_lv1_1);
    xor_ln779_1_fu_516_p2 <= (tmp_10_fu_508_p3 xor ap_const_lv1_1);
    xor_ln779_2_fu_1566_p2 <= (tmp_26_fu_1558_p3 xor ap_const_lv1_1);
    xor_ln779_3_fu_1363_p2 <= (tmp_36_fu_1356_p3 xor ap_const_lv1_1);
    xor_ln779_4_fu_2332_p2 <= (tmp_50_fu_2325_p3 xor ap_const_lv1_1);
    xor_ln779_5_fu_2504_p2 <= (tmp_55_fu_2497_p3 xor ap_const_lv1_1);
    xor_ln779_6_fu_2676_p2 <= (tmp_60_fu_2669_p3 xor ap_const_lv1_1);
    xor_ln779_fu_457_p2 <= (tmp_3_fu_449_p3 xor ap_const_lv1_1);
    xor_ln785_10_fu_2014_p2 <= (p_Result_22_fu_1971_p3 xor ap_const_lv1_1);
    xor_ln785_11_fu_2358_p2 <= (deleted_zeros_4_fu_2317_p3 xor ap_const_lv1_1);
    xor_ln785_12_fu_2370_p2 <= (p_Result_24_reg_3301 xor ap_const_lv1_1);
    xor_ln785_13_fu_2530_p2 <= (deleted_zeros_5_fu_2489_p3 xor ap_const_lv1_1);
    xor_ln785_14_fu_2542_p2 <= (p_Result_27_reg_3331 xor ap_const_lv1_1);
    xor_ln785_15_fu_2702_p2 <= (deleted_zeros_6_fu_2661_p3 xor ap_const_lv1_1);
    xor_ln785_16_fu_2714_p2 <= (p_Result_30_reg_3361 xor ap_const_lv1_1);
    xor_ln785_1_fu_522_p2 <= (p_Result_12_fu_500_p3 xor ap_const_lv1_1);
    xor_ln785_2_fu_682_p2 <= (deleted_zeros_fu_655_p3 xor ap_const_lv1_1);
    xor_ln785_3_fu_1714_p2 <= (deleted_zeros_1_fu_1705_p3 xor ap_const_lv1_1);
    xor_ln785_4_fu_1725_p2 <= (p_Result_5_reg_3169 xor ap_const_lv1_1);
    xor_ln785_5_fu_811_p2 <= (grp_fu_330_p3 xor carry_6_fu_776_p2);
    xor_ln785_6_fu_975_p2 <= (deleted_zeros_2_fu_948_p3 xor ap_const_lv1_1);
    xor_ln785_7_fu_1389_p2 <= (deleted_zeros_3_fu_1348_p3 xor ap_const_lv1_1);
    xor_ln785_8_fu_1401_p2 <= (p_Result_15_reg_3105 xor ap_const_lv1_1);
    xor_ln785_9_fu_1902_p2 <= (p_Result_20_fu_1859_p3 xor ap_const_lv1_1);
    xor_ln785_fu_463_p2 <= (p_Result_2_fu_423_p3 xor ap_const_lv1_1);
    xor_ln786_10_fu_2737_p2 <= (or_ln786_10_fu_2731_p2 xor ap_const_lv1_1);
    xor_ln786_1_fu_1741_p2 <= (or_ln786_4_fu_1736_p2 xor ap_const_lv1_1);
    xor_ln786_2_fu_846_p2 <= (or_ln786_5_fu_840_p2 xor ap_const_lv1_1);
    xor_ln786_3_fu_1004_p2 <= (or_ln786_6_fu_998_p2 xor ap_const_lv1_1);
    xor_ln786_4_fu_1424_p2 <= (or_ln786_7_fu_1418_p2 xor ap_const_lv1_1);
    xor_ln786_5_fu_1651_p2 <= (p_Result_19_fu_1643_p3 xor ap_const_lv1_1);
    xor_ln786_6_fu_1914_p2 <= (p_Result_21_fu_1872_p3 xor ap_const_lv1_1);
    xor_ln786_7_fu_2026_p2 <= (p_Result_23_fu_1984_p3 xor ap_const_lv1_1);
    xor_ln786_8_fu_2393_p2 <= (or_ln786_8_fu_2387_p2 xor ap_const_lv1_1);
    xor_ln786_9_fu_2565_p2 <= (or_ln786_9_fu_2559_p2 xor ap_const_lv1_1);
    xor_ln786_fu_711_p2 <= (or_ln786_fu_705_p2 xor ap_const_lv1_1);
    y0_V_fu_1697_p3 <= 
        select_ln340_6_fu_1681_p3 when (or_ln340_15_fu_1675_p2(0) = '1') else 
        select_ln388_5_fu_1689_p3;
    y_V_fu_2123_p3 <= 
        select_ln340_8_fu_2110_p3 when (or_ln340_19_fu_2105_p2(0) = '1') else 
        select_ln388_7_fu_2117_p3;
    zext_ln402_fu_749_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln700_1_fu_744_p2),16));
    zext_ln415_1_fu_583_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln414_fu_578_p2),18));
    zext_ln415_2_fu_1482_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln700_fu_1476_p2),18));
    zext_ln415_3_fu_1295_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln700_2_fu_1290_p2),18));
    zext_ln415_4_fu_2264_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln700_3_fu_2259_p2),18));
    zext_ln415_5_fu_2436_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln700_4_fu_2431_p2),18));
    zext_ln415_6_fu_2608_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln700_5_fu_2603_p2),18));
    zext_ln415_fu_1124_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln414_8_fu_1118_p2),16));
    zsquare_V_fu_2833_p3 <= 
        select_ln340_11_fu_2821_p3 when (or_ln340_28_fu_2816_p2(0) = '1') else 
        select_ln388_10_fu_2827_p3;
end behav;
