<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="Cipher_Stream" language="c" hwCtrl="ap_ctrl_hs" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="in" src_type="stream&lt;unsigned char, 0&gt;*" src_isptr="1" src_bitwidth="8" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="in_V" hw_bitwidth="8" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0"/>
        </hw>
      </arg>
      <arg id="1" access_type="w" src_name="out" src_type="stream&lt;unsigned char, 0&gt;*" src_isptr="1" src_bitwidth="8" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="out_V" hw_bitwidth="8" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0"/>
        </hw>
      </arg>
      <arg id="2" access_type="r" src_name="w_0" src_type="stream&lt;unsigned char, 0&gt;*" src_isptr="1" src_bitwidth="8" src_size_or_depth="16">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="8" hw_size_or_depth="16">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16"/>
        </hw>
      </arg>
      <arg id="3" access_type="r" src_name="w_1" src_type="stream&lt;unsigned char, 0&gt;*" src_isptr="1" src_bitwidth="8" src_size_or_depth="16">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="8" hw_size_or_depth="16">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32"/>
        </hw>
      </arg>
      <arg id="4" access_type="r" src_name="w_2" src_type="stream&lt;unsigned char, 0&gt;*" src_isptr="1" src_bitwidth="8" src_size_or_depth="16">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="8" hw_size_or_depth="16">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48"/>
        </hw>
      </arg>
      <arg id="5" access_type="r" src_name="w_3" src_type="stream&lt;unsigned char, 0&gt;*" src_isptr="1" src_bitwidth="8" src_size_or_depth="16">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="8" hw_size_or_depth="16">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64"/>
        </hw>
      </arg>
      <arg id="6" access_type="r" src_name="w_4" src_type="stream&lt;unsigned char, 0&gt;*" src_isptr="1" src_bitwidth="8" src_size_or_depth="16">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="8" hw_size_or_depth="16">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="80"/>
        </hw>
      </arg>
      <arg id="7" access_type="r" src_name="w_5" src_type="stream&lt;unsigned char, 0&gt;*" src_isptr="1" src_bitwidth="8" src_size_or_depth="16">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="8" hw_size_or_depth="16">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="96"/>
        </hw>
      </arg>
      <arg id="8" access_type="r" src_name="w_6" src_type="stream&lt;unsigned char, 0&gt;*" src_isptr="1" src_bitwidth="8" src_size_or_depth="16">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="8" hw_size_or_depth="16">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="112"/>
        </hw>
      </arg>
      <arg id="9" access_type="r" src_name="w_7" src_type="stream&lt;unsigned char, 0&gt;*" src_isptr="1" src_bitwidth="8" src_size_or_depth="16">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="8" hw_size_or_depth="16">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="128"/>
        </hw>
      </arg>
      <arg id="10" access_type="r" src_name="w_8" src_type="stream&lt;unsigned char, 0&gt;*" src_isptr="1" src_bitwidth="8" src_size_or_depth="16">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="8" hw_size_or_depth="16">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="144"/>
        </hw>
      </arg>
      <arg id="11" access_type="r" src_name="w_9" src_type="stream&lt;unsigned char, 0&gt;*" src_isptr="1" src_bitwidth="8" src_size_or_depth="16">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="8" hw_size_or_depth="16">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="160"/>
        </hw>
      </arg>
      <arg id="12" access_type="r" src_name="w_10" src_type="stream&lt;unsigned char, 0&gt;*" src_isptr="1" src_bitwidth="8" src_size_or_depth="16">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="8" hw_size_or_depth="16">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="176"/>
        </hw>
      </arg>
      <arg id="13" access_type="r" src_name="length" src_type="stream&lt;unsigned char, 0&gt;*" src_isptr="0" src_bitwidth="64" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="64" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="192"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0"/>
    </return>
  </kernel>
</root>
