\hypertarget{group___a_d_c___internal___h_a_l__driver___ext__trig__src___regular}{}\section{A\+DC Internal H\+AL driver Ext trig src Regular}
\label{group___a_d_c___internal___h_a_l__driver___ext__trig__src___regular}\index{A\+D\+C Internal H\+A\+L driver Ext trig src Regular@{A\+D\+C Internal H\+A\+L driver Ext trig src Regular}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___a_d_c___internal___h_a_l__driver___ext__trig__src___regular_gaaa9a402d55b7d3b9412ad2d9c8b3c596}\label{group___a_d_c___internal___h_a_l__driver___ext__trig__src___regular_gaaa9a402d55b7d3b9412ad2d9c8b3c596}} 
\#define {\bfseries A\+D\+C1\+\_\+2\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+\_\+\+T1\+\_\+\+T\+R\+GO}~(0x00000000\+U)
\item 
\mbox{\Hypertarget{group___a_d_c___internal___h_a_l__driver___ext__trig__src___regular_ga67ffe1784bc032efb1ea187d8aefc7d1}\label{group___a_d_c___internal___h_a_l__driver___ext__trig__src___regular_ga67ffe1784bc032efb1ea187d8aefc7d1}} 
\#define {\bfseries A\+D\+C1\+\_\+2\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+\_\+\+T1\+\_\+\+C\+C4}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga6b23e26a7ff780ae4a913f9eb3c4fafb}{A\+D\+C\+\_\+\+C\+F\+G\+R1\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+0})
\item 
\mbox{\Hypertarget{group___a_d_c___internal___h_a_l__driver___ext__trig__src___regular_ga4f651a2afa7c5e18d9ad2e3f5742d1c1}\label{group___a_d_c___internal___h_a_l__driver___ext__trig__src___regular_ga4f651a2afa7c5e18d9ad2e3f5742d1c1}} 
\#define {\bfseries A\+D\+C1\+\_\+2\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+\_\+\+T2\+\_\+\+T\+R\+GO}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_gabd08752ec8996d12b0dbf1b555f4a67f}{A\+D\+C\+\_\+\+C\+F\+G\+R1\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+1})
\item 
\mbox{\Hypertarget{group___a_d_c___internal___h_a_l__driver___ext__trig__src___regular_ga0ba310c2b48bef9a7efb244a057c743b}\label{group___a_d_c___internal___h_a_l__driver___ext__trig__src___regular_ga0ba310c2b48bef9a7efb244a057c743b}} 
\#define {\bfseries A\+D\+C1\+\_\+2\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+\_\+\+T3\+\_\+\+T\+R\+GO}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_gabd08752ec8996d12b0dbf1b555f4a67f}{A\+D\+C\+\_\+\+C\+F\+G\+R1\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+1} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga6b23e26a7ff780ae4a913f9eb3c4fafb}{A\+D\+C\+\_\+\+C\+F\+G\+R1\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+0}))
\item 
\mbox{\Hypertarget{group___a_d_c___internal___h_a_l__driver___ext__trig__src___regular_ga127cdc8e6c3145ef6b6c447f8a8b6277}\label{group___a_d_c___internal___h_a_l__driver___ext__trig__src___regular_ga127cdc8e6c3145ef6b6c447f8a8b6277}} 
\#define {\bfseries A\+D\+C1\+\_\+2\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+\_\+\+T15\+\_\+\+T\+R\+GO}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_gaf417f2e3a6ca8d741d074fc2734e3b9d}{A\+D\+C\+\_\+\+C\+F\+G\+R1\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+2})
\end{DoxyCompactItemize}


\subsection{Detailed Description}
