\hypertarget{union__hw__enet__tacc}{}\section{\+\_\+hw\+\_\+enet\+\_\+tacc Union Reference}
\label{union__hw__enet__tacc}\index{\+\_\+hw\+\_\+enet\+\_\+tacc@{\+\_\+hw\+\_\+enet\+\_\+tacc}}


H\+W\+\_\+\+E\+N\+E\+T\+\_\+\+T\+A\+CC -\/ Transmit Accelerator Function Configuration (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+enet.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__enet__tacc_1_1__hw__enet__tacc__bitfields}{\+\_\+hw\+\_\+enet\+\_\+tacc\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__enet__tacc_a2f8267a896594a5e783c19b85061421f}{}\label{union__hw__enet__tacc_a2f8267a896594a5e783c19b85061421f}

\item 
struct \hyperlink{struct__hw__enet__tacc_1_1__hw__enet__tacc__bitfields}{\+\_\+hw\+\_\+enet\+\_\+tacc\+::\+\_\+hw\+\_\+enet\+\_\+tacc\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__enet__tacc_a846d84aee5a0dbbd30421faf21dad03b}{}\label{union__hw__enet__tacc_a846d84aee5a0dbbd30421faf21dad03b}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+E\+N\+E\+T\+\_\+\+T\+A\+CC -\/ Transmit Accelerator Function Configuration (RW) 

Reset value\+: 0x00000000U

T\+A\+CC controls accelerator actions when sending frames. The register can be changed before or after each frame, but it must remain unmodified during frame writes into the transmit F\+I\+FO. The T\+F\+WR\mbox{[}S\+T\+R\+F\+WD\mbox{]} field must be set to use the checksum feature. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+enet.\+h\end{DoxyCompactItemize}
