
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _33504_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _33040_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.59    0.51    0.51 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.59    0.01    0.52 ^ wire1608/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.25    0.85    1.37 ^ wire1608/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.15                           net1608 (net)
                  1.26    0.05    1.42 ^ _17573_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.27    0.26    1.68 v _17573_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07873_ (net)
                  0.27    0.00    1.68 v _17584_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.57    0.96    2.64 ^ _17584_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.18                           clock_ctrl.core_clk (net)
                  1.57    0.02    2.67 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.17    0.44    3.10 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    3.10 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.25    3.35 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.12    0.00    3.35 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.35    3.70 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.13                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.30    0.02    3.72 ^ clkbuf_2_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29    4.01 ^ clkbuf_2_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.01 ^ clkbuf_2_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.31    4.32 ^ clkbuf_2_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_2_0_1_clock_ctrl.core_clk (net)
                  0.22    0.00    4.32 ^ clkbuf_3_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.27    4.59 ^ clkbuf_3_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_1_0_clock_ctrl.core_clk (net)
                  0.13    0.00    4.59 ^ clkbuf_3_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.23    4.82 ^ clkbuf_3_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_1_1_clock_ctrl.core_clk (net)
                  0.11    0.00    4.82 ^ clkbuf_3_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29    5.11 ^ clkbuf_3_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_1_2_clock_ctrl.core_clk (net)
                  0.20    0.00    5.12 ^ clkbuf_4_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    5.43 ^ clkbuf_4_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_3_0_clock_ctrl.core_clk (net)
                  0.20    0.00    5.43 ^ clkbuf_5_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    5.70 ^ clkbuf_5_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_5_6_0_clock_ctrl.core_clk (net)
                  0.15    0.00    5.70 ^ clkbuf_6_12_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.27    5.97 ^ clkbuf_6_12_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_12_0_clock_ctrl.core_clk (net)
                  0.16    0.00    5.97 ^ clkbuf_7_25_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.34    6.31 ^ clkbuf_7_25_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     4    0.11                           clknet_7_25_0_clock_ctrl.core_clk (net)
                  0.26    0.00    6.31 ^ clkbuf_leaf_68_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.10    0.26    6.57 ^ clkbuf_leaf_68_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.03                           clknet_leaf_68_clock_ctrl.core_clk (net)
                  0.10    0.00    6.57 ^ _33504_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                  0.30    0.88    7.45 v _33504_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     7    0.11                           soc.core.VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address[1] (net)
                  0.30    0.00    7.45 v _33040_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  7.45   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  4.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.63    0.49    0.49 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.63    0.01    0.50 ^ wire1608/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.25    0.92    1.42 ^ wire1608/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.15                           net1608 (net)
                  1.26    0.05    1.47 ^ _17573_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.49    0.28    1.75 v _17573_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07873_ (net)
                  0.49    0.00    1.75 v _17584_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.60    1.09    2.85 ^ _17584_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.18                           clock_ctrl.core_clk (net)
                  1.60    0.03    2.87 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.17    0.47    3.35 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    3.35 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.27    3.62 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.12    0.00    3.62 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.38    3.99 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.13                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.30    0.02    4.01 ^ clkbuf_2_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.31    4.32 ^ clkbuf_2_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.33 ^ clkbuf_2_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.33    4.66 ^ clkbuf_2_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_2_0_1_clock_ctrl.core_clk (net)
                  0.22    0.00    4.66 ^ clkbuf_3_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.29    4.95 ^ clkbuf_3_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_1_0_clock_ctrl.core_clk (net)
                  0.13    0.00    4.95 ^ clkbuf_3_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.25    5.20 ^ clkbuf_3_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_1_1_clock_ctrl.core_clk (net)
                  0.11    0.00    5.20 ^ clkbuf_3_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    5.52 ^ clkbuf_3_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_1_2_clock_ctrl.core_clk (net)
                  0.20    0.00    5.52 ^ clkbuf_4_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.35    5.87 ^ clkbuf_4_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_4_2_0_clock_ctrl.core_clk (net)
                  0.22    0.00    5.87 ^ clkbuf_5_4_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.31    6.17 ^ clkbuf_5_4_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_4_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.18 ^ clkbuf_6_9_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.29    6.47 ^ clkbuf_6_9_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_9_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.47 ^ clkbuf_7_19_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.55    0.54    7.01 ^ clkbuf_7_19_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.26                           clknet_7_19_0_clock_ctrl.core_clk (net)
                  0.55    0.00    7.01 ^ clkbuf_leaf_33_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.12    0.34    7.35 ^ clkbuf_leaf_33_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.04                           clknet_leaf_33_clock_ctrl.core_clk (net)
                  0.12    0.00    7.35 ^ _33040_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.10    7.45   clock uncertainty
                         -0.40    7.05   clock reconvergence pessimism
                          0.03    7.08   library hold time
                                  7.08   data required time
-----------------------------------------------------------------------------
                                  7.08   data required time
                                 -7.45   data arrival time
-----------------------------------------------------------------------------
                                  0.37   slack (MET)


Startpoint: _32464_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _32460_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.59    0.51    0.51 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.59    0.01    0.52 ^ wire1608/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.25    0.85    1.37 ^ wire1608/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.15                           net1608 (net)
                  1.26    0.05    1.42 ^ _17573_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.27    0.26    1.68 v _17573_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07873_ (net)
                  0.27    0.00    1.68 v _17584_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.57    0.96    2.64 ^ _17584_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.18                           clock_ctrl.core_clk (net)
                  1.57    0.02    2.67 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.17    0.44    3.10 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    3.10 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24    3.34 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.10    0.00    3.34 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.34    0.37    3.70 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.15                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.34    0.03    3.73 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.30    4.03 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.03 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.32    4.34 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.23    0.00    4.35 ^ clkbuf_3_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    4.62 ^ clkbuf_3_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_6_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.63 ^ clkbuf_3_6_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.22    4.85 ^ clkbuf_3_6_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_6_1_clock_ctrl.core_clk (net)
                  0.10    0.00    4.85 ^ clkbuf_3_6_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.28    5.13 ^ clkbuf_3_6_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_6_2_clock_ctrl.core_clk (net)
                  0.18    0.00    5.13 ^ clkbuf_4_12_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.31    5.44 ^ clkbuf_4_12_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_12_0_clock_ctrl.core_clk (net)
                  0.21    0.00    5.45 ^ clkbuf_5_25_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28    5.73 ^ clkbuf_5_25_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_25_0_clock_ctrl.core_clk (net)
                  0.15    0.00    5.73 ^ clkbuf_6_50_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    5.99 ^ clkbuf_6_50_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_50_0_clock_ctrl.core_clk (net)
                  0.15    0.00    5.99 ^ clkbuf_7_101_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.61    0.53    6.53 ^ clkbuf_7_101_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.29                           clknet_7_101_0_clock_ctrl.core_clk (net)
                  0.61    0.01    6.53 ^ clkbuf_leaf_822_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.10    0.31    6.84 ^ clkbuf_leaf_822_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.02                           clknet_leaf_822_clock_ctrl.core_clk (net)
                  0.10    0.00    6.84 ^ _32464_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.18    0.73    7.57 ^ _32464_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.01                           soc.core.gpioin5_gpioin5_trigger_d (net)
                  0.18    0.00    7.57 ^ _24627_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                  0.25    0.28    7.85 ^ _24627_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     1    0.03                           _11768_ (net)
                  0.25    0.00    7.85 ^ _24628_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
                  0.11    0.09    7.93 v _24628_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
     1    0.01                           _03956_ (net)
                  0.11    0.00    7.93 v _32460_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                  7.93   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  4.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.63    0.49    0.49 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.63    0.01    0.50 ^ wire1608/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.25    0.92    1.42 ^ wire1608/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.15                           net1608 (net)
                  1.26    0.05    1.47 ^ _17573_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.49    0.28    1.75 v _17573_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07873_ (net)
                  0.49    0.00    1.75 v _17584_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.60    1.09    2.85 ^ _17584_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.18                           clock_ctrl.core_clk (net)
                  1.60    0.03    2.87 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.17    0.47    3.35 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    3.35 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.25    3.60 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.10    0.00    3.60 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.34    0.39    4.00 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.15                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.34    0.03    4.02 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.32    4.34 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.34 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.34    4.69 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.23    0.00    4.69 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.28    4.97 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.12    0.00    4.97 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.09    0.24    5.21 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.01                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.09    0.00    5.21 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    5.52 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.20    0.00    5.53 ^ clkbuf_4_14_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.32    5.85 ^ clkbuf_4_14_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_14_0_clock_ctrl.core_clk (net)
                  0.19    0.00    5.85 ^ clkbuf_5_29_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.30    6.15 ^ clkbuf_5_29_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_29_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.16 ^ clkbuf_6_58_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.29    6.45 ^ clkbuf_6_58_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_58_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.45 ^ clkbuf_7_116_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  1.06    0.84    7.29 ^ clkbuf_7_116_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    19    0.51                           clknet_7_116_0_clock_ctrl.core_clk (net)
                  1.06    0.01    7.31 ^ clkbuf_leaf_758_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.13    0.40    7.70 ^ clkbuf_leaf_758_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.03                           clknet_leaf_758_clock_ctrl.core_clk (net)
                  0.13    0.00    7.71 ^ _32460_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                          0.10    7.81   clock uncertainty
                         -0.34    7.46   clock reconvergence pessimism
                          0.10    7.56   library hold time
                                  7.56   data required time
-----------------------------------------------------------------------------
                                  7.56   data required time
                                 -7.93   data arrival time
-----------------------------------------------------------------------------
                                  0.37   slack (MET)


Startpoint: _31864_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _32579_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.59    0.51    0.51 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.59    0.01    0.52 ^ wire1608/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.25    0.85    1.37 ^ wire1608/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.15                           net1608 (net)
                  1.26    0.05    1.42 ^ _17573_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.27    0.26    1.68 v _17573_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07873_ (net)
                  0.27    0.00    1.68 v _17584_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.57    0.96    2.64 ^ _17584_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.18                           clock_ctrl.core_clk (net)
                  1.57    0.02    2.67 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.17    0.44    3.10 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    3.10 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24    3.34 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.10    0.00    3.34 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.34    0.37    3.70 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.15                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.34    0.03    3.73 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.30    4.03 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.03 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.32    4.34 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.23    0.00    4.35 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.26    4.61 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.12    0.00    4.61 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.09    0.22    4.83 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.01                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.09    0.00    4.83 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29    5.12 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.20    0.00    5.12 ^ clkbuf_4_14_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.30    5.42 ^ clkbuf_4_14_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_14_0_clock_ctrl.core_clk (net)
                  0.19    0.00    5.43 ^ clkbuf_5_28_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.28    5.71 ^ clkbuf_5_28_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_28_0_clock_ctrl.core_clk (net)
                  0.16    0.00    5.71 ^ clkbuf_6_56_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    5.98 ^ clkbuf_6_56_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_56_0_clock_ctrl.core_clk (net)
                  0.15    0.00    5.98 ^ clkbuf_7_113_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.48    0.46    6.44 ^ clkbuf_7_113_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.22                           clknet_7_113_0_clock_ctrl.core_clk (net)
                  0.48    0.00    6.45 ^ clkbuf_leaf_754_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.09    0.28    6.73 ^ clkbuf_leaf_754_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.01                           clknet_leaf_754_clock_ctrl.core_clk (net)
                  0.09    0.00    6.73 ^ _31864_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.21    0.70    7.43 v _31864_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.02                           soc.core.mgmtsoc_master_phyconfig_storage[22] (net)
                  0.21    0.00    7.43 v _14618_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.37    0.26    7.69 ^ _14618_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02                           _05312_ (net)
                  0.37    0.00    7.69 ^ _24933_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_4)
                  0.15    0.12    7.82 v _24933_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_4)
     1    0.01                           _04075_ (net)
                  0.15    0.00    7.82 v _32579_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  7.82   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  4.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.63    0.49    0.49 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.63    0.01    0.50 ^ wire1608/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.25    0.92    1.42 ^ wire1608/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.15                           net1608 (net)
                  1.26    0.05    1.47 ^ _17573_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.49    0.28    1.75 v _17573_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07873_ (net)
                  0.49    0.00    1.75 v _17584_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.60    1.09    2.85 ^ _17584_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.18                           clock_ctrl.core_clk (net)
                  1.60    0.03    2.87 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.17    0.47    3.35 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    3.35 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.25    3.60 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.10    0.00    3.60 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.34    0.39    4.00 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.15                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.34    0.03    4.02 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.32    4.34 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.34 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.34    4.69 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.23    0.00    4.69 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.28    4.97 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.12    0.00    4.97 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.09    0.24    5.21 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.01                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.09    0.00    5.21 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    5.52 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.20    0.00    5.53 ^ clkbuf_4_14_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.32    5.85 ^ clkbuf_4_14_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_14_0_clock_ctrl.core_clk (net)
                  0.19    0.00    5.85 ^ clkbuf_5_29_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.30    6.15 ^ clkbuf_5_29_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_29_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.16 ^ clkbuf_6_58_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.29    6.45 ^ clkbuf_6_58_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_58_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.45 ^ clkbuf_7_116_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  1.06    0.84    7.29 ^ clkbuf_7_116_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    19    0.51                           clknet_7_116_0_clock_ctrl.core_clk (net)
                  1.06    0.01    7.31 ^ clkbuf_leaf_755_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.37    7.68 ^ clkbuf_leaf_755_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.01                           clknet_leaf_755_clock_ctrl.core_clk (net)
                  0.11    0.00    7.68 ^ _32579_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.10    7.78   clock uncertainty
                         -0.43    7.35   clock reconvergence pessimism
                          0.07    7.43   library hold time
                                  7.43   data required time
-----------------------------------------------------------------------------
                                  7.43   data required time
                                 -7.82   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)


Startpoint: _33536_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _33535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.59    0.51    0.51 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.59    0.01    0.52 ^ wire1608/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.25    0.85    1.37 ^ wire1608/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.15                           net1608 (net)
                  1.26    0.05    1.42 ^ _17573_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.27    0.26    1.68 v _17573_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07873_ (net)
                  0.27    0.00    1.68 v _17584_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.57    0.96    2.64 ^ _17584_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.18                           clock_ctrl.core_clk (net)
                  1.57    0.02    2.67 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.17    0.44    3.10 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    3.10 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.25    3.35 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.12    0.00    3.35 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.35    3.70 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.13                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.30    0.02    3.72 ^ clkbuf_2_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29    4.01 ^ clkbuf_2_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.01 ^ clkbuf_2_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.31    4.32 ^ clkbuf_2_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_2_0_1_clock_ctrl.core_clk (net)
                  0.22    0.00    4.32 ^ clkbuf_3_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.27    4.59 ^ clkbuf_3_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_1_0_clock_ctrl.core_clk (net)
                  0.13    0.00    4.59 ^ clkbuf_3_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.23    4.82 ^ clkbuf_3_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_1_1_clock_ctrl.core_clk (net)
                  0.11    0.00    4.82 ^ clkbuf_3_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29    5.11 ^ clkbuf_3_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_1_2_clock_ctrl.core_clk (net)
                  0.20    0.00    5.12 ^ clkbuf_4_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    5.43 ^ clkbuf_4_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_3_0_clock_ctrl.core_clk (net)
                  0.20    0.00    5.43 ^ clkbuf_5_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.29    5.72 ^ clkbuf_5_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_5_7_0_clock_ctrl.core_clk (net)
                  0.17    0.00    5.72 ^ clkbuf_6_14_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    5.99 ^ clkbuf_6_14_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_14_0_clock_ctrl.core_clk (net)
                  0.15    0.00    5.99 ^ clkbuf_7_28_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.33    0.38    6.37 ^ clkbuf_7_28_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     5    0.14                           clknet_7_28_0_clock_ctrl.core_clk (net)
                  0.33    0.00    6.37 ^ clkbuf_leaf_50_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.09    0.26    6.63 ^ clkbuf_leaf_50_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.02                           clknet_leaf_50_clock_ctrl.core_clk (net)
                  0.09    0.00    6.63 ^ _33536_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                  0.32    0.83    7.46 v _33536_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.06                           soc.core.VexRiscv.execute_to_memory_REGFILE_WRITE_VALID (net)
                  0.32    0.00    7.46 v _33535_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                  7.46   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  4.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.63    0.49    0.49 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.63    0.01    0.50 ^ wire1608/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.25    0.92    1.42 ^ wire1608/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.15                           net1608 (net)
                  1.26    0.05    1.47 ^ _17573_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.49    0.28    1.75 v _17573_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07873_ (net)
                  0.49    0.00    1.75 v _17584_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.60    1.09    2.85 ^ _17584_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.18                           clock_ctrl.core_clk (net)
                  1.60    0.03    2.87 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.17    0.47    3.35 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    3.35 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.27    3.62 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.12    0.00    3.62 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.38    3.99 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.13                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.30    0.02    4.01 ^ clkbuf_2_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.31    4.32 ^ clkbuf_2_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.33 ^ clkbuf_2_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.33    4.66 ^ clkbuf_2_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_2_0_1_clock_ctrl.core_clk (net)
                  0.22    0.00    4.66 ^ clkbuf_3_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.29    4.95 ^ clkbuf_3_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_1_0_clock_ctrl.core_clk (net)
                  0.13    0.00    4.95 ^ clkbuf_3_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.25    5.20 ^ clkbuf_3_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_1_1_clock_ctrl.core_clk (net)
                  0.11    0.00    5.20 ^ clkbuf_3_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    5.52 ^ clkbuf_3_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_1_2_clock_ctrl.core_clk (net)
                  0.20    0.00    5.52 ^ clkbuf_4_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.35    5.87 ^ clkbuf_4_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_4_2_0_clock_ctrl.core_clk (net)
                  0.22    0.00    5.87 ^ clkbuf_5_4_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.31    6.17 ^ clkbuf_5_4_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_4_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.18 ^ clkbuf_6_9_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.29    6.47 ^ clkbuf_6_9_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_9_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.47 ^ clkbuf_7_19_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.55    0.54    7.01 ^ clkbuf_7_19_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.26                           clknet_7_19_0_clock_ctrl.core_clk (net)
                  0.55    0.00    7.01 ^ clkbuf_leaf_87_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.10    0.32    7.34 ^ clkbuf_leaf_87_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.02                           clknet_leaf_87_clock_ctrl.core_clk (net)
                  0.10    0.00    7.34 ^ _33535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                          0.10    7.44   clock uncertainty
                         -0.40    7.04   clock reconvergence pessimism
                          0.04    7.07   library hold time
                                  7.07   data required time
-----------------------------------------------------------------------------
                                  7.07   data required time
                                 -7.46   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)


Startpoint: _32693_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _32694_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.59    0.51    0.51 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.59    0.01    0.52 ^ wire1608/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.25    0.85    1.37 ^ wire1608/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.15                           net1608 (net)
                  1.26    0.05    1.42 ^ _17573_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.27    0.26    1.68 v _17573_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07873_ (net)
                  0.27    0.00    1.68 v _17584_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.57    0.96    2.64 ^ _17584_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.18                           clock_ctrl.core_clk (net)
                  1.57    0.02    2.67 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.17    0.44    3.10 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    3.10 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24    3.34 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.10    0.00    3.34 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.34    0.37    3.70 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.15                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.34    0.03    3.73 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.30    4.03 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.03 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.32    4.34 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.23    0.00    4.35 ^ clkbuf_3_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    4.62 ^ clkbuf_3_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_6_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.63 ^ clkbuf_3_6_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.22    4.85 ^ clkbuf_3_6_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_6_1_clock_ctrl.core_clk (net)
                  0.10    0.00    4.85 ^ clkbuf_3_6_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.28    5.13 ^ clkbuf_3_6_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_6_2_clock_ctrl.core_clk (net)
                  0.18    0.00    5.13 ^ clkbuf_4_13_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.29    5.42 ^ clkbuf_4_13_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_4_13_0_clock_ctrl.core_clk (net)
                  0.17    0.00    5.42 ^ clkbuf_5_26_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    5.70 ^ clkbuf_5_26_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_26_0_clock_ctrl.core_clk (net)
                  0.15    0.00    5.70 ^ clkbuf_6_53_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    5.97 ^ clkbuf_6_53_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_53_0_clock_ctrl.core_clk (net)
                  0.15    0.00    5.97 ^ clkbuf_7_107_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.45    0.45    6.41 ^ clkbuf_7_107_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.21                           clknet_7_107_0_clock_ctrl.core_clk (net)
                  0.45    0.00    6.42 ^ clkbuf_leaf_560_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.09    0.28    6.70 ^ clkbuf_leaf_560_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     3    0.02                           clknet_leaf_560_clock_ctrl.core_clk (net)
                  0.09    0.00    6.70 ^ _32693_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.11    0.62    7.32 v _32693_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.01                           soc.core.multiregimpl4_regs0 (net)
                  0.11    0.00    7.32 v _32694_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  7.32   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  4.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.63    0.49    0.49 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.63    0.01    0.50 ^ wire1608/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.25    0.92    1.42 ^ wire1608/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.15                           net1608 (net)
                  1.26    0.05    1.47 ^ _17573_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.49    0.28    1.75 v _17573_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07873_ (net)
                  0.49    0.00    1.75 v _17584_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.60    1.09    2.85 ^ _17584_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.18                           clock_ctrl.core_clk (net)
                  1.60    0.03    2.87 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.17    0.47    3.35 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    3.35 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.25    3.60 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.10    0.00    3.60 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.34    0.39    4.00 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.15                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.34    0.03    4.02 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.32    4.34 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.34 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.34    4.69 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.23    0.00    4.69 ^ clkbuf_3_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.30    4.99 ^ clkbuf_3_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_6_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.99 ^ clkbuf_3_6_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24    5.23 ^ clkbuf_3_6_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_6_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.23 ^ clkbuf_3_6_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.30    5.53 ^ clkbuf_3_6_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_6_2_clock_ctrl.core_clk (net)
                  0.18    0.00    5.53 ^ clkbuf_4_13_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.31    5.85 ^ clkbuf_4_13_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_4_13_0_clock_ctrl.core_clk (net)
                  0.17    0.00    5.85 ^ clkbuf_5_26_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30    6.14 ^ clkbuf_5_26_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_26_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.15 ^ clkbuf_6_53_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.29    6.43 ^ clkbuf_6_53_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_53_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.44 ^ clkbuf_7_107_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.45    0.48    6.92 ^ clkbuf_7_107_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.21                           clknet_7_107_0_clock_ctrl.core_clk (net)
                  0.45    0.00    6.92 ^ clkbuf_leaf_587_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.11    0.32    7.24 ^ clkbuf_leaf_587_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.04                           clknet_leaf_587_clock_ctrl.core_clk (net)
                  0.11    0.00    7.24 ^ _32694_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.10    7.34   clock uncertainty
                         -0.50    6.84   clock reconvergence pessimism
                          0.08    6.92   library hold time
                                  6.92   data required time
-----------------------------------------------------------------------------
                                  6.92   data required time
                                 -7.32   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)


Startpoint: _34462_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34463_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  2.19    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
    24    0.53                           gpio_control_bidir_1[0].serial_clock (net)
                  2.22    0.15    0.15 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.54    0.69 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.28    0.01    0.70 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.35    1.04 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_2[0].serial_clock (net)
                  0.24    0.01    1.05 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.34    1.39 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.23    0.01    1.39 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.34    1.73 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.23    0.01    1.73 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.36    0.41    2.14 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.17                           gpio_control_in_2[13].serial_clock (net)
                  0.37    0.02    2.17 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.36    2.53 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[12].serial_clock (net)
                  0.24    0.01    2.54 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.35    2.88 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_2[11].serial_clock (net)
                  0.25    0.01    2.89 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.34    3.23 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.23    0.01    3.24 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.33    3.57 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock_out (net)
                  0.22    0.01    3.57 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.32    3.90 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.22    0.01    3.90 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.33    4.23 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[7].serial_clock (net)
                  0.22    0.01    4.23 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.34    4.58 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_2[6].serial_clock (net)
                  0.25    0.01    4.58 ^ gpio_control_in_2[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.34    0.39    4.98 ^ gpio_control_in_2[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    14    0.15                           gpio_control_in_2[5].serial_clock (net)
                  0.35    0.03    5.01 ^ gpio_control_in_2[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.38    5.38 ^ gpio_control_in_2[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_2[4].serial_clock (net)
                  0.27    0.01    5.40 ^ gpio_control_in_2[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.34    5.74 ^ gpio_control_in_2[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[3].serial_clock (net)
                  0.23    0.01    5.75 ^ gpio_control_in_2[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.33    6.07 ^ gpio_control_in_2[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_2[2].serial_clock (net)
                  0.22    0.00    6.08 ^ _34462_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.13    0.70    6.78 v _34462_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01                           gpio_control_in_2[2].shift_register[8] (net)
                  0.13    0.00    6.78 v _34463_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  6.78   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  2.19    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
    24    0.53                           gpio_control_bidir_1[0].serial_clock (net)
                  2.22    0.16    0.16 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.58    0.74 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.28    0.01    0.75 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.38    1.12 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_2[0].serial_clock (net)
                  0.24    0.01    1.13 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36    1.50 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.23    0.01    1.50 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36    1.86 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.23    0.01    1.87 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.36    0.44    2.31 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.17                           gpio_control_in_2[13].serial_clock (net)
                  0.37    0.02    2.34 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.39    2.73 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[12].serial_clock (net)
                  0.24    0.01    2.73 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.37    3.11 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_2[11].serial_clock (net)
                  0.25    0.01    3.12 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36    3.48 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.23    0.01    3.49 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.35    3.84 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock_out (net)
                  0.22    0.01    3.85 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.35    4.20 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.22    0.01    4.21 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.35    4.56 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[7].serial_clock (net)
                  0.22    0.01    4.56 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.37    4.93 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_2[6].serial_clock (net)
                  0.25    0.01    4.94 ^ gpio_control_in_2[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.34    0.42    5.36 ^ gpio_control_in_2[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    14    0.15                           gpio_control_in_2[5].serial_clock (net)
                  0.35    0.03    5.40 ^ gpio_control_in_2[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.41    5.80 ^ gpio_control_in_2[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_2[4].serial_clock (net)
                  0.27    0.01    5.82 ^ gpio_control_in_2[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.37    6.19 ^ gpio_control_in_2[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[3].serial_clock (net)
                  0.23    0.01    6.19 ^ gpio_control_in_2[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.35    6.54 ^ gpio_control_in_2[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_2[2].serial_clock (net)
                  0.22    0.01    6.55 ^ _34463_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    6.65   clock uncertainty
                         -0.47    6.18   clock reconvergence pessimism
                          0.15    6.33   library hold time
                                  6.33   data required time
-----------------------------------------------------------------------------
                                  6.33   data required time
                                 -6.78   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)


Startpoint: _34001_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34002_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  2.19    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
    24    0.53                           gpio_control_bidir_1[0].serial_clock (net)
                  2.19    0.00    0.00 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.53    0.53 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.27    0.00    0.53 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.35    0.89 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.25    0.00    0.89 ^ _34001_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.14    0.71    1.60 v _34001_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01                           gpio_control_in_1a[0].shift_register[7] (net)
                  0.14    0.00    1.60 v _34002_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.60   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  2.19    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
    24    0.53                           gpio_control_bidir_1[0].serial_clock (net)
                  2.19    0.00    0.00 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.57    0.58 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.27    0.00    0.58 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.38    0.95 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.25    0.00    0.96 ^ _34002_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    1.06   clock uncertainty
                         -0.07    0.99   clock reconvergence pessimism
                          0.16    1.14   library hold time
                                  1.14   data required time
-----------------------------------------------------------------------------
                                  1.14   data required time
                                 -1.60   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)


Startpoint: _34269_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34270_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  2.19    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
    24    0.53                           gpio_control_bidir_1[0].serial_clock (net)
                  2.19    0.00    0.00 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.53    0.53 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.27    0.00    0.53 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.35    0.89 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.25    0.00    0.89 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.35    1.24 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.26    0.01    1.25 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.35    1.60 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.25    0.00    1.60 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.32    1.93 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.21    0.00    1.93 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.43    0.44    2.37 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.20                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.44    0.04    2.41 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.38    2.79 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.25    0.01    2.79 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.33    3.12 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1[0].serial_clock (net)
                  0.21    0.00    3.13 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.33    3.46 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[0].serial_clock_out (net)
                  0.24    0.01    3.47 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34    3.81 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[1].serial_clock_out (net)
                  0.24    0.01    3.81 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.33    4.15 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[2].serial_clock_out (net)
                  0.23    0.00    4.15 ^ gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.37    4.52 ^ gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[3].serial_clock_out (net)
                  0.30    0.02    4.54 ^ gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.31    0.40    4.93 ^ gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.14                           gpio_control_in_1[4].serial_clock_out (net)
                  0.31    0.01    4.95 ^ gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.35    5.29 ^ gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[5].serial_clock_out (net)
                  0.22    0.00    5.30 ^ gpio_control_in_1[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.33    5.63 ^ gpio_control_in_1[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[6].serial_clock_out (net)
                  0.24    0.01    5.64 ^ _34269_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.15    0.72    6.35 v _34269_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01                           gpio_control_in_1[7].shift_register[2] (net)
                  0.15    0.00    6.35 v _34270_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  6.35   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  2.19    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
    24    0.53                           gpio_control_bidir_1[0].serial_clock (net)
                  2.19    0.00    0.00 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.57    0.58 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.27    0.00    0.58 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.38    0.95 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.25    0.01    0.96 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.38    1.34 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.26    0.01    1.35 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.38    1.72 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.25    0.00    1.73 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.35    2.08 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.21    0.01    2.08 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.43    0.47    2.55 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.20                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.44    0.04    2.60 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.41    3.01 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.25    0.01    3.01 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.35    3.37 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1[0].serial_clock (net)
                  0.21    0.00    3.37 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.36    3.73 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[0].serial_clock_out (net)
                  0.24    0.01    3.74 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    4.11 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[1].serial_clock_out (net)
                  0.24    0.01    4.11 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36    4.47 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[2].serial_clock_out (net)
                  0.23    0.00    4.48 ^ gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.40    4.88 ^ gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[3].serial_clock_out (net)
                  0.30    0.02    4.89 ^ gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.31    0.43    5.32 ^ gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.14                           gpio_control_in_1[4].serial_clock_out (net)
                  0.31    0.01    5.33 ^ gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.37    5.70 ^ gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[5].serial_clock_out (net)
                  0.22    0.00    5.71 ^ gpio_control_in_1[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.36    6.07 ^ gpio_control_in_1[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[6].serial_clock_out (net)
                  0.24    0.01    6.08 ^ _34270_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    6.18   clock uncertainty
                         -0.44    5.74   clock reconvergence pessimism
                          0.15    5.89   library hold time
                                  5.89   data required time
-----------------------------------------------------------------------------
                                  5.89   data required time
                                 -6.35   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: _34539_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34540_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  2.19    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
    24    0.53                           gpio_control_bidir_1[0].serial_clock (net)
                  2.22    0.15    0.15 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.54    0.69 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.28    0.01    0.70 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.35    1.04 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_2[0].serial_clock (net)
                  0.24    0.01    1.05 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.34    1.39 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.23    0.01    1.39 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.34    1.73 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.23    0.01    1.73 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.36    0.41    2.14 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.17                           gpio_control_in_2[13].serial_clock (net)
                  0.37    0.02    2.17 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.36    2.53 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[12].serial_clock (net)
                  0.24    0.01    2.54 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.35    2.88 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_2[11].serial_clock (net)
                  0.25    0.01    2.89 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.34    3.23 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.23    0.01    3.24 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.33    3.57 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock_out (net)
                  0.22    0.01    3.57 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.32    3.90 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.22    0.01    3.90 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.33    4.23 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[7].serial_clock (net)
                  0.22    0.01    4.23 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.34    4.58 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_2[6].serial_clock (net)
                  0.25    0.00    4.58 ^ _34539_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.15    0.72    5.30 v _34539_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01                           gpio_control_in_2[6].shift_register[1] (net)
                  0.15    0.00    5.30 v _34540_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  5.30   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  2.19    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
    24    0.53                           gpio_control_bidir_1[0].serial_clock (net)
                  2.22    0.16    0.16 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.58    0.74 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.28    0.01    0.75 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.38    1.12 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_2[0].serial_clock (net)
                  0.24    0.01    1.13 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36    1.50 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.23    0.01    1.50 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36    1.86 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.23    0.01    1.87 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.36    0.44    2.31 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.17                           gpio_control_in_2[13].serial_clock (net)
                  0.37    0.02    2.34 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.39    2.73 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[12].serial_clock (net)
                  0.24    0.01    2.73 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.37    3.11 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_2[11].serial_clock (net)
                  0.25    0.01    3.12 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36    3.48 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.23    0.01    3.49 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.35    3.84 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock_out (net)
                  0.22    0.01    3.85 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.35    4.20 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.22    0.01    4.21 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.35    4.56 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[7].serial_clock (net)
                  0.22    0.01    4.56 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.37    4.93 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_2[6].serial_clock (net)
                  0.25    0.00    4.93 ^ _34540_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    5.03   clock uncertainty
                         -0.36    4.68   clock reconvergence pessimism
                          0.15    4.83   library hold time
                                  4.83   data required time
-----------------------------------------------------------------------------
                                  4.83   data required time
                                 -5.30   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: _34063_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34064_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  2.19    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
    24    0.53                           gpio_control_bidir_1[0].serial_clock (net)
                  2.19    0.00    0.00 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.53    0.53 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.27    0.00    0.53 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.35    0.89 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.25    0.00    0.89 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.35    1.24 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.26    0.01    1.25 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.35    1.60 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.25    0.00    1.60 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.32    1.93 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.21    0.00    1.93 ^ _34063_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.15    0.71    2.64 v _34063_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01                           gpio_control_in_1a[3].shift_register[6] (net)
                  0.15    0.00    2.64 v _34064_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.64   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  2.19    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
    24    0.53                           gpio_control_bidir_1[0].serial_clock (net)
                  2.19    0.00    0.00 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.57    0.58 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.27    0.00    0.58 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.38    0.95 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.25    0.01    0.96 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.38    1.34 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.26    0.01    1.35 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.38    1.72 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.25    0.00    1.73 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.35    2.08 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.21    0.00    2.08 ^ _34064_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    2.18   clock uncertainty
                         -0.15    2.03   clock reconvergence pessimism
                          0.15    2.18   library hold time
                                  2.18   data required time
-----------------------------------------------------------------------------
                                  2.18   data required time
                                 -2.64   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


