Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 28 23:09:22 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postplace_timing_min.rpt
| Design       : memset
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            finish_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.128ns (29.160%)  route 0.311ns (70.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.594ns
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, estimated)       0.673     2.066    clk_IBUF_BUFG
    SLICE_X0Y100                                                      r  FSM_sequential_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.100     2.166 r  FSM_sequential_cur_state_reg[0]/Q
                         net (fo=11, estimated)       0.311     2.477    cur_state[0]
    SLICE_X1Y96                                                       r  finish_i_1/I2
    SLICE_X1Y96          LUT6 (Prop_lut6_I2_O)        0.028     2.505 r  finish_i_1/O
                         net (fo=1, routed)           0.000     2.505    n_2_finish_i_1
    SLICE_X1Y96          FDRE                                         r  finish_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, estimated)       0.967     2.594    clk_IBUF_BUFG
    SLICE_X1Y96                                                       r  finish_reg/C
                         clock pessimism             -0.263     2.332    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.060     2.392    finish_reg
  -------------------------------------------------------------------
                         required time                         -2.392    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            var2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.128ns (27.073%)  route 0.345ns (72.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.594ns
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, estimated)       0.672     2.065    clk_IBUF_BUFG
    SLICE_X0Y103                                                      r  FSM_sequential_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.100     2.165 r  FSM_sequential_cur_state_reg[2]/Q
                         net (fo=11, estimated)       0.345     2.509    cur_state[2]
    SLICE_X1Y96                                                       r  var2_i_1/I2
    SLICE_X1Y96          LUT6 (Prop_lut6_I2_O)        0.028     2.537 r  var2_i_1/O
                         net (fo=1, routed)           0.000     2.537    n_2_var2_i_1
    SLICE_X1Y96          FDRE                                         r  var2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, estimated)       0.967     2.594    clk_IBUF_BUFG
    SLICE_X1Y96                                                       r  var2_reg/C
                         clock pessimism             -0.263     2.332    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.061     2.393    var2_reg
  -------------------------------------------------------------------
                         required time                         -2.393    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 var2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            FSM_sequential_cur_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.061%)  route 0.227ns (63.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.522ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, estimated)       0.724     2.117    clk_IBUF_BUFG
    SLICE_X1Y96                                                       r  var2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.100     2.217 f  var2_reg/Q
                         net (fo=2, estimated)        0.227     2.444    n_2_var2_reg
    SLICE_X0Y100                                                      f  FSM_sequential_cur_state[0]_i_1/I4
    SLICE_X0Y100         LUT6 (Prop_lut6_I4_O)        0.028     2.472 r  FSM_sequential_cur_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.472    n_2_FSM_sequential_cur_state[0]_i_1
    SLICE_X0Y100         FDRE                                         r  FSM_sequential_cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, estimated)       0.895     2.522    clk_IBUF_BUFG
    SLICE_X0Y100                                                      r  FSM_sequential_cur_state_reg[0]/C
                         clock pessimism             -0.263     2.260    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.060     2.320    FSM_sequential_cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            exitcond_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.128ns (26.169%)  route 0.361ns (73.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.594ns
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, estimated)       0.673     2.066    clk_IBUF_BUFG
    SLICE_X0Y100                                                      r  FSM_sequential_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.100     2.166 r  FSM_sequential_cur_state_reg[0]/Q
                         net (fo=11, estimated)       0.361     2.527    cur_state[0]
    SLICE_X1Y96                                                       r  exitcond_i_1/I3
    SLICE_X1Y96          LUT6 (Prop_lut6_I3_O)        0.028     2.555 r  exitcond_i_1/O
                         net (fo=1, routed)           0.000     2.555    n_2_exitcond_i_1
    SLICE_X1Y96          FDRE                                         r  exitcond_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, estimated)       0.967     2.594    clk_IBUF_BUFG
    SLICE_X1Y96                                                       r  exitcond_reg/C
                         clock pessimism             -0.263     2.332    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.060     2.392    exitcond_reg
  -------------------------------------------------------------------
                         required time                         -2.392    
                         arrival time                           2.555    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            FSM_sequential_cur_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (50.045%)  route 0.128ns (49.955%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.521ns
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, estimated)       0.672     2.065    clk_IBUF_BUFG
    SLICE_X0Y104                                                      r  FSM_sequential_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.100     2.165 r  FSM_sequential_cur_state_reg[1]/Q
                         net (fo=11, estimated)       0.128     2.292    cur_state[1]
    SLICE_X0Y103                                                      r  FSM_sequential_cur_state[2]_i_1/I3
    SLICE_X0Y103         LUT4 (Prop_lut4_I3_O)        0.028     2.320 r  FSM_sequential_cur_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.320    n_2_FSM_sequential_cur_state[2]_i_1
    SLICE_X0Y103         FDRE                                         r  FSM_sequential_cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, estimated)       0.894     2.521    clk_IBUF_BUFG
    SLICE_X0Y103                                                      r  FSM_sequential_cur_state_reg[2]/C
                         clock pessimism             -0.444     2.078    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.060     2.138    FSM_sequential_cur_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 memtroll/_str/mem_reg_0_31_3_3/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            memtroll/_str/q_a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.294ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.996ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, estimated)       0.603     1.996    memtroll/_str/mem_reg_0_31_3_3/WCLK
    SLICE_X2Y203                                                      r  memtroll/_str/mem_reg_0_31_3_3/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y203         RAMS32 (Prop_rams32_CLK_O)
                                                      0.294     2.290 r  memtroll/_str/mem_reg_0_31_3_3/SP/O
                         net (fo=1, routed)           0.000     2.290    memtroll/_str/q_a0[3]
    SLICE_X2Y203         FDRE                                         r  memtroll/_str/q_a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, estimated)       0.809     2.436    memtroll/_str/clk_IBUF_BUFG
    SLICE_X2Y203                                                      r  memtroll/_str/q_a_reg[3]/C
                         clock pessimism             -0.428     2.009    
    SLICE_X2Y203         FDRE (Hold_fdre_C_D)         0.087     2.096    memtroll/_str/q_a_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 memtroll/_str/mem_reg_0_31_7_7/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            memtroll/_str/q_a_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.294ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, estimated)       0.602     1.995    memtroll/_str/mem_reg_0_31_7_7/WCLK
    SLICE_X2Y208                                                      r  memtroll/_str/mem_reg_0_31_7_7/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y208         RAMS32 (Prop_rams32_CLK_O)
                                                      0.294     2.289 r  memtroll/_str/mem_reg_0_31_7_7/SP/O
                         net (fo=1, routed)           0.000     2.289    memtroll/_str/q_a0[7]
    SLICE_X2Y208         FDRE                                         r  memtroll/_str/q_a_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, estimated)       0.808     2.435    memtroll/_str/clk_IBUF_BUFG
    SLICE_X2Y208                                                      r  memtroll/_str/q_a_reg[7]/C
                         clock pessimism             -0.428     2.008    
    SLICE_X2Y208         FDRE (Hold_fdre_C_D)         0.087     2.095    memtroll/_str/q_a_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 memtroll/_str/mem_reg_0_31_2_2/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            memtroll/_str/q_a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.297ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.996ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, estimated)       0.603     1.996    memtroll/_str/mem_reg_0_31_2_2/WCLK
    SLICE_X2Y203                                                      r  memtroll/_str/mem_reg_0_31_2_2/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y203         RAMS32 (Prop_rams32_CLK_O)
                                                      0.297     2.293 r  memtroll/_str/mem_reg_0_31_2_2/SP/O
                         net (fo=1, routed)           0.000     2.293    memtroll/_str/q_a0[2]
    SLICE_X2Y203         FDRE                                         r  memtroll/_str/q_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, estimated)       0.809     2.436    memtroll/_str/clk_IBUF_BUFG
    SLICE_X2Y203                                                      r  memtroll/_str/q_a_reg[2]/C
                         clock pessimism             -0.428     2.009    
    SLICE_X2Y203         FDRE (Hold_fdre_C_D)         0.087     2.096    memtroll/_str/q_a_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 memtroll/_str/mem_reg_0_31_6_6/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            memtroll/_str/q_a_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.297ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, estimated)       0.602     1.995    memtroll/_str/mem_reg_0_31_6_6/WCLK
    SLICE_X2Y208                                                      r  memtroll/_str/mem_reg_0_31_6_6/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y208         RAMS32 (Prop_rams32_CLK_O)
                                                      0.297     2.292 r  memtroll/_str/mem_reg_0_31_6_6/SP/O
                         net (fo=1, routed)           0.000     2.292    memtroll/_str/q_a0[6]
    SLICE_X2Y208         FDRE                                         r  memtroll/_str/q_a_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, estimated)       0.808     2.435    memtroll/_str/clk_IBUF_BUFG
    SLICE_X2Y208                                                      r  memtroll/_str/q_a_reg[6]/C
                         clock pessimism             -0.428     2.008    
    SLICE_X2Y208         FDRE (Hold_fdre_C_D)         0.087     2.095    memtroll/_str/q_a_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 memtroll/_str/mem_reg_0_31_0_0/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            memtroll/_str/q_a_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.302ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.996ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, estimated)       0.603     1.996    memtroll/_str/mem_reg_0_31_0_0/WCLK
    SLICE_X2Y203                                                      r  memtroll/_str/mem_reg_0_31_0_0/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y203         RAMS32 (Prop_rams32_CLK_O)
                                                      0.302     2.298 r  memtroll/_str/mem_reg_0_31_0_0/SP/O
                         net (fo=1, routed)           0.000     2.298    memtroll/_str/q_a0[0]
    SLICE_X2Y203         FDRE                                         r  memtroll/_str/q_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, estimated)       0.809     2.436    memtroll/_str/clk_IBUF_BUFG
    SLICE_X2Y203                                                      r  memtroll/_str/q_a_reg[0]/C
                         clock pessimism             -0.428     2.009    
    SLICE_X2Y203         FDRE (Hold_fdre_C_D)         0.087     2.096    memtroll/_str/q_a_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.202    




