{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1508147979851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508147979895 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 16 07:59:39 2017 " "Processing started: Mon Oct 16 07:59:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508147979895 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508147979895 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exercise9 -c exercise9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exercise9 -c exercise9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508147979895 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1508147980166 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1508147980166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exercise9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exercise9-struct " "Found design unit 1: exercise9-struct" {  } { { "exercise9.vhd" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/Exercicios/exercise4.9/exercise9.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508147994636 ""} { "Info" "ISGN_ENTITY_NAME" "1 exercise9 " "Found entity 1: exercise9" {  } { { "exercise9.vhd" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/Exercicios/exercise4.9/exercise9.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508147994636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508147994636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise48.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exercise48.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exercise48-synth " "Found design unit 1: exercise48-synth" {  } { { "exercise48.vhd" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/Exercicios/exercise4.9/exercise48.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508147994636 ""} { "Info" "ISGN_ENTITY_NAME" "1 exercise48 " "Found entity 1: exercise48" {  } { { "exercise48.vhd" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/Exercicios/exercise4.9/exercise48.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508147994636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508147994636 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "y exercise9.vhd(23) " "VHDL error at exercise9.vhd(23): object \"y\" is used but not declared" {  } { { "exercise9.vhd" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/Exercicios/exercise4.9/exercise9.vhd" 23 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1508147994637 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out y exercise9.vhd(23) " "VHDL error at exercise9.vhd(23): cannot associate formal port \"y\" of mode \"out\" with an expression" {  } { { "exercise9.vhd" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/Exercicios/exercise4.9/exercise9.vhd" 23 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1508147994637 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1064 " "Peak virtual memory: 1064 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508147994763 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 16 07:59:54 2017 " "Processing ended: Mon Oct 16 07:59:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508147994763 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508147994763 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508147994763 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1508147994763 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1508147994910 ""}
