

================================================================
== Vitis HLS Report for 'read_test'
================================================================
* Date:           Thu Sep 22 19:07:10 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       71|       71|  1.420 us|  1.420 us|    8|    8|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 72


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 72
* Pipeline : 1
  Pipeline-0 : II = 8, D = 72, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 14.6>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%inputDataInRam_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %inputDataInRam"   --->   Operation 73 'read' 'inputDataInRam_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_cast_i_i_i = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %inputDataInRam_read, i32 5, i32 63"   --->   Operation 74 'partselect' 'p_cast_i_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_cast_cast_i_i_i = sext i59 %p_cast_i_i_i"   --->   Operation 75 'sext' 'p_cast_cast_i_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i256 %gmem, i64 %p_cast_cast_i_i_i"   --->   Operation 76 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [70/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 77 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 14.6>
ST_2 : Operation 78 [69/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 78 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 14.6>
ST_3 : Operation 79 [68/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 79 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 14.6>
ST_4 : Operation 80 [67/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 80 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 14.6>
ST_5 : Operation 81 [66/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 81 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 82 [65/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 82 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 14.6>
ST_7 : Operation 83 [64/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 83 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 14.6>
ST_8 : Operation 84 [1/1] (3.63ns)   --->   "%checkId_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %checkId"   --->   Operation 84 'read' 'checkId_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_8 : Operation 85 [63/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 85 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 14.6>
ST_9 : Operation 86 [62/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 86 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 14.6>
ST_10 : Operation 87 [61/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 87 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 14.6>
ST_11 : Operation 88 [60/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 88 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 14.6>
ST_12 : Operation 89 [59/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 89 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 14.6>
ST_13 : Operation 90 [58/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 90 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 14.6>
ST_14 : Operation 91 [57/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 91 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 14.6>
ST_15 : Operation 92 [56/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 92 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 14.6>
ST_16 : Operation 93 [55/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 93 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 14.6>
ST_17 : Operation 94 [54/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 94 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 14.6>
ST_18 : Operation 95 [53/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 95 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 14.6>
ST_19 : Operation 96 [52/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 96 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 14.6>
ST_20 : Operation 97 [51/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 97 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 14.6>
ST_21 : Operation 98 [50/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 98 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 14.6>
ST_22 : Operation 99 [49/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 99 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 14.6>
ST_23 : Operation 100 [48/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 100 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 14.6>
ST_24 : Operation 101 [47/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 101 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 14.6>
ST_25 : Operation 102 [46/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 102 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 14.6>
ST_26 : Operation 103 [45/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 103 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 14.6>
ST_27 : Operation 104 [44/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 104 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 14.6>
ST_28 : Operation 105 [43/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 105 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 14.6>
ST_29 : Operation 106 [42/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 106 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 14.6>
ST_30 : Operation 107 [41/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 107 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 14.6>
ST_31 : Operation 108 [40/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 108 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 14.6>
ST_32 : Operation 109 [39/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 109 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 14.6>
ST_33 : Operation 110 [38/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 110 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 14.6>
ST_34 : Operation 111 [37/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 111 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 14.6>
ST_35 : Operation 112 [36/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 112 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 14.6>
ST_36 : Operation 113 [35/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 113 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 14.6>
ST_37 : Operation 114 [34/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 114 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 14.6>
ST_38 : Operation 115 [33/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 115 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 14.6>
ST_39 : Operation 116 [32/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 116 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 14.6>
ST_40 : Operation 117 [31/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 117 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 14.6>
ST_41 : Operation 118 [30/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 118 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 14.6>
ST_42 : Operation 119 [29/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 119 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 14.6>
ST_43 : Operation 120 [28/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 120 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 14.6>
ST_44 : Operation 121 [27/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 121 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 14.6>
ST_45 : Operation 122 [26/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 122 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 14.6>
ST_46 : Operation 123 [25/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 123 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 14.6>
ST_47 : Operation 124 [24/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 124 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 14.6>
ST_48 : Operation 125 [23/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 125 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 14.6>
ST_49 : Operation 126 [22/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 126 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 14.6>
ST_50 : Operation 127 [21/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 127 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 14.6>
ST_51 : Operation 128 [20/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 128 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 14.6>
ST_52 : Operation 129 [19/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 129 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 14.6>
ST_53 : Operation 130 [18/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 130 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 14.6>
ST_54 : Operation 131 [17/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 131 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 14.6>
ST_55 : Operation 132 [16/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 132 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 14.6>
ST_56 : Operation 133 [15/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 133 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 14.6>
ST_57 : Operation 134 [14/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 134 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 14.6>
ST_58 : Operation 135 [13/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 135 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 14.6>
ST_59 : Operation 136 [12/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 136 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 14.6>
ST_60 : Operation 137 [11/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 137 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 14.6>
ST_61 : Operation 138 [10/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 138 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 14.6>
ST_62 : Operation 139 [9/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 139 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 14.6>
ST_63 : Operation 140 [8/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 140 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 14.6>
ST_64 : Operation 141 [7/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 141 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 14.6>
ST_65 : Operation 142 [6/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 142 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 14.6>
ST_66 : Operation 143 [5/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 143 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 14.6>
ST_67 : Operation 144 [4/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 144 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 14.6>
ST_68 : Operation 145 [3/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 145 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 14.6>
ST_69 : Operation 146 [2/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 146 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 14.6>
ST_70 : Operation 147 [1/70] (14.6ns)   --->   "%gmem_load_i_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i32 1"   --->   Operation 147 'readreq' 'gmem_load_i_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 14.6>
ST_71 : Operation 148 [1/1] (14.6ns)   --->   "%gmem_addr_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr"   --->   Operation 148 'read' 'gmem_addr_read' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 149 [1/1] (0.00ns)   --->   "%empty = trunc i256 %gmem_addr_read"   --->   Operation 149 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 150 [1/1] (0.00ns)   --->   "%p_cast2_i_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem_addr_read, i32 32, i32 63"   --->   Operation 150 'partselect' 'p_cast2_i_i_i' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 151 [1/1] (0.00ns)   --->   "%p_cast4_i_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem_addr_read, i32 64, i32 95"   --->   Operation 151 'partselect' 'p_cast4_i_i_i' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 152 [1/1] (0.00ns)   --->   "%p_cast6_i_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem_addr_read, i32 96, i32 127"   --->   Operation 152 'partselect' 'p_cast6_i_i_i' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 153 [1/1] (0.00ns)   --->   "%p_cast8_i_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem_addr_read, i32 128, i32 159"   --->   Operation 153 'partselect' 'p_cast8_i_i_i' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 154 [1/1] (0.00ns)   --->   "%p_cast10_i_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem_addr_read, i32 160, i32 191"   --->   Operation 154 'partselect' 'p_cast10_i_i_i' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 155 [1/1] (0.00ns)   --->   "%p_cast12_i_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem_addr_read, i32 192, i32 223"   --->   Operation 155 'partselect' 'p_cast12_i_i_i' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 156 [1/1] (0.00ns)   --->   "%p_cast13_i_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %gmem_addr_read, i32 224, i32 255"   --->   Operation 156 'partselect' 'p_cast13_i_i_i' <Predicate = true> <Delay = 0.00>

State 72 <SV = 71> <Delay = 3.25>
ST_72 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem, void @empty_13, i32 0, i32 0, void @empty_2, i32 64, i32 0, void @empty_3, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 158 [1/1] (0.00ns)   --->   "%specreset_ln398 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_7, i64 1, void @empty_2" [detector_solid/abs_solid_detector.cpp:398->detector_solid/abs_solid_detector.cpp:371->detector_solid/abs_solid_detector.cpp:371]   --->   Operation 158 'specreset' 'specreset_ln398' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 159 [1/1] (0.00ns)   --->   "%specreset_ln398 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_6, i64 1, void @empty_2" [detector_solid/abs_solid_detector.cpp:398->detector_solid/abs_solid_detector.cpp:371->detector_solid/abs_solid_detector.cpp:371]   --->   Operation 159 'specreset' 'specreset_ln398' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 160 [1/1] (0.00ns)   --->   "%specreset_ln398 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_5, i64 1, void @empty_2" [detector_solid/abs_solid_detector.cpp:398->detector_solid/abs_solid_detector.cpp:371->detector_solid/abs_solid_detector.cpp:371]   --->   Operation 160 'specreset' 'specreset_ln398' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 161 [1/1] (0.00ns)   --->   "%specreset_ln398 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_4, i64 1, void @empty_2" [detector_solid/abs_solid_detector.cpp:398->detector_solid/abs_solid_detector.cpp:371->detector_solid/abs_solid_detector.cpp:371]   --->   Operation 161 'specreset' 'specreset_ln398' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 162 [1/1] (0.00ns)   --->   "%specreset_ln398 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_3, i64 1, void @empty_2" [detector_solid/abs_solid_detector.cpp:398->detector_solid/abs_solid_detector.cpp:371->detector_solid/abs_solid_detector.cpp:371]   --->   Operation 162 'specreset' 'specreset_ln398' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 163 [1/1] (0.00ns)   --->   "%specreset_ln398 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_2, i64 1, void @empty_2" [detector_solid/abs_solid_detector.cpp:398->detector_solid/abs_solid_detector.cpp:371->detector_solid/abs_solid_detector.cpp:371]   --->   Operation 163 'specreset' 'specreset_ln398' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 164 [1/1] (0.00ns)   --->   "%specreset_ln398 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_1, i64 1, void @empty_2" [detector_solid/abs_solid_detector.cpp:398->detector_solid/abs_solid_detector.cpp:371->detector_solid/abs_solid_detector.cpp:371]   --->   Operation 164 'specreset' 'specreset_ln398' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 165 [1/1] (0.00ns)   --->   "%specreset_ln398 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data, i64 1, void @empty_2" [detector_solid/abs_solid_detector.cpp:398->detector_solid/abs_solid_detector.cpp:371->detector_solid/abs_solid_detector.cpp:371]   --->   Operation 165 'specreset' 'specreset_ln398' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 166 [1/1] (0.00ns)   --->   "%specpipeline_ln348 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_2" [detector_solid/abs_solid_detector.cpp:348->detector_solid/abs_solid_detector.cpp:371->detector_solid/abs_solid_detector.cpp:371]   --->   Operation 166 'specpipeline' 'specpipeline_ln348' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i6 %checkId_read" [detector_solid/abs_solid_detector.cpp:371]   --->   Operation 167 'zext' 'zext_ln587' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 168 [1/1] (0.00ns)   --->   "%empty_52 = bitcast i32 %empty"   --->   Operation 168 'bitcast' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 169 [1/1] (0.00ns)   --->   "%empty_53 = bitcast i32 %p_cast2_i_i_i"   --->   Operation 169 'bitcast' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 170 [1/1] (0.00ns)   --->   "%empty_54 = bitcast i32 %p_cast4_i_i_i"   --->   Operation 170 'bitcast' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 171 [1/1] (0.00ns)   --->   "%empty_55 = bitcast i32 %p_cast6_i_i_i"   --->   Operation 171 'bitcast' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 172 [1/1] (0.00ns)   --->   "%empty_56 = bitcast i32 %p_cast8_i_i_i"   --->   Operation 172 'bitcast' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 173 [1/1] (0.00ns)   --->   "%empty_57 = bitcast i32 %p_cast10_i_i_i"   --->   Operation 173 'bitcast' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 174 [1/1] (0.00ns)   --->   "%empty_58 = bitcast i32 %p_cast12_i_i_i"   --->   Operation 174 'bitcast' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 175 [1/1] (0.00ns)   --->   "%empty_59 = bitcast i32 %p_cast13_i_i_i"   --->   Operation 175 'bitcast' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 176 [1/1] (0.00ns)   --->   "%run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_7_addr = getelementptr i32 %run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_7, i64 0, i64 %zext_ln587" [detector_solid/abs_solid_detector.cpp:371]   --->   Operation 176 'getelementptr' 'run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_7_addr' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 177 [1/1] (3.25ns)   --->   "%store_ln371 = store i32 %empty_52, i6 %run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_7_addr" [detector_solid/abs_solid_detector.cpp:371]   --->   Operation 177 'store' 'store_ln371' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_72 : Operation 178 [1/1] (0.00ns)   --->   "%run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_6_addr = getelementptr i32 %run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_6, i64 0, i64 %zext_ln587" [detector_solid/abs_solid_detector.cpp:371]   --->   Operation 178 'getelementptr' 'run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_6_addr' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 179 [1/1] (3.25ns)   --->   "%store_ln371 = store i32 %empty_53, i6 %run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_6_addr" [detector_solid/abs_solid_detector.cpp:371]   --->   Operation 179 'store' 'store_ln371' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_72 : Operation 180 [1/1] (0.00ns)   --->   "%run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_5_addr = getelementptr i32 %run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_5, i64 0, i64 %zext_ln587" [detector_solid/abs_solid_detector.cpp:371]   --->   Operation 180 'getelementptr' 'run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_5_addr' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 181 [1/1] (3.25ns)   --->   "%store_ln371 = store i32 %empty_54, i6 %run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_5_addr" [detector_solid/abs_solid_detector.cpp:371]   --->   Operation 181 'store' 'store_ln371' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_72 : Operation 182 [1/1] (0.00ns)   --->   "%run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_4_addr = getelementptr i32 %run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_4, i64 0, i64 %zext_ln587" [detector_solid/abs_solid_detector.cpp:371]   --->   Operation 182 'getelementptr' 'run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_4_addr' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 183 [1/1] (3.25ns)   --->   "%store_ln371 = store i32 %empty_55, i6 %run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_4_addr" [detector_solid/abs_solid_detector.cpp:371]   --->   Operation 183 'store' 'store_ln371' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_72 : Operation 184 [1/1] (0.00ns)   --->   "%run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_3_addr = getelementptr i32 %run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_3, i64 0, i64 %zext_ln587" [detector_solid/abs_solid_detector.cpp:371]   --->   Operation 184 'getelementptr' 'run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_3_addr' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 185 [1/1] (3.25ns)   --->   "%store_ln371 = store i32 %empty_56, i6 %run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_3_addr" [detector_solid/abs_solid_detector.cpp:371]   --->   Operation 185 'store' 'store_ln371' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_72 : Operation 186 [1/1] (0.00ns)   --->   "%run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_2_addr = getelementptr i32 %run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_2, i64 0, i64 %zext_ln587" [detector_solid/abs_solid_detector.cpp:371]   --->   Operation 186 'getelementptr' 'run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_2_addr' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 187 [1/1] (3.25ns)   --->   "%store_ln371 = store i32 %empty_57, i6 %run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_2_addr" [detector_solid/abs_solid_detector.cpp:371]   --->   Operation 187 'store' 'store_ln371' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_72 : Operation 188 [1/1] (0.00ns)   --->   "%run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_1_addr = getelementptr i32 %run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_1, i64 0, i64 %zext_ln587" [detector_solid/abs_solid_detector.cpp:371]   --->   Operation 188 'getelementptr' 'run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_1_addr' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 189 [1/1] (3.25ns)   --->   "%store_ln371 = store i32 %empty_58, i6 %run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_1_addr" [detector_solid/abs_solid_detector.cpp:371]   --->   Operation 189 'store' 'store_ln371' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_72 : Operation 190 [1/1] (0.00ns)   --->   "%run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_addr = getelementptr i32 %run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data, i64 0, i64 %zext_ln587" [detector_solid/abs_solid_detector.cpp:371]   --->   Operation 190 'getelementptr' 'run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_addr' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 191 [1/1] (3.25ns)   --->   "%store_ln371 = store i32 %empty_59, i6 %run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_addr" [detector_solid/abs_solid_detector.cpp:371]   --->   Operation 191 'store' 'store_ln371' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_72 : Operation 192 [1/1] (0.00ns)   --->   "%ret_ln371 = ret" [detector_solid/abs_solid_detector.cpp:371]   --->   Operation 192 'ret' 'ret_ln371' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 14.6ns
The critical path consists of the following:
	wire read operation ('inputDataInRam_read') on port 'inputDataInRam' [13]  (0 ns)
	'getelementptr' operation ('gmem_addr') [27]  (0 ns)
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 2>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 3>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 4>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 5>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 6>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 7>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 8>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 9>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 10>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 11>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 12>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 13>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 14>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 15>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 16>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 17>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 18>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 19>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 20>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 21>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 22>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 23>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 24>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 25>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 26>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 27>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 28>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 29>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 30>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 31>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 32>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 33>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 34>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 35>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 36>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 37>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 38>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 39>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 40>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 41>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 42>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 43>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 44>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 45>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 46>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 47>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 48>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 49>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 50>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 51>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 52>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 53>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 54>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 55>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 56>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 57>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 58>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 59>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 60>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 61>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 62>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 63>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 64>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 65>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 66>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 67>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 68>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 69>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 70>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_i_req') on port 'gmem' [28]  (14.6 ns)

 <State 71>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read') on port 'gmem' [29]  (14.6 ns)

 <State 72>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_7_addr', detector_solid/abs_solid_detector.cpp:371) [46]  (0 ns)
	'store' operation ('store_ln371', detector_solid/abs_solid_detector.cpp:371) of variable 'empty_52' on array 'run_controlStr_REGION_T_32_ap_int_ap_int_ap_int_stream_data_7' [47]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
