INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GIN_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GIN_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GLB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GLB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/GLB_addr_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GLB_addr_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/MC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/PE_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_array
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/PE_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/PE_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/PE_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/TOP_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/ifmap_load_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifmap_load_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/psum_load_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module psum_load_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/psum_selection_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module psum_selection_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/psum_store_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module psum_store_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/rams_dist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rams_dist
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/true_dpbram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module true_dpbram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sources_1/imports/src/wght_load_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wght_load_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LAB/Graduation_Project/eyeriss_0710/eyeriss_0710.srcs/sim_1/imports/tb/tb_eyeriss.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_eyeriss
