<map id="leon3_funclt_trap::Register" name="leon3_funclt_trap::Register">
<area shape="rect" id="node9" href="$classleon3__funclt__trap_1_1Reg32__0.html" title="{leon3_funclt_trap::\lReg32_0\n||+ Reg32_0()\l+ operator[]()\l+ immediateWrite()\l+ readNewValue()\l+ operator~()\l+ operator=()\l+ operator+=()\l+ operator&#45;=()\l+ operator*=()\l+ operator/=()\land 57 more...\l}" alt="" coords="5,2022,139,2261"/>
<area shape="rect" id="node10" href="$classleon3__funclt__trap_1_1Reg32__1.html" title="{leon3_funclt_trap::\lReg32_1\n||+ Reg32_1()\l+ operator[]()\l+ immediateWrite()\l+ readNewValue()\l+ operator~()\l+ operator=()\l+ operator+=()\l+ operator&#45;=()\l+ operator*=()\l+ operator/=()\land 57 more...\l}" alt="" coords="163,2022,296,2261"/>
<area shape="rect" id="node11" href="$classleon3__funclt__trap_1_1Reg32__2.html" title="{leon3_funclt_trap::\lReg32_2\n||+ Reg32_2()\l+ operator[]()\l+ immediateWrite()\l+ readNewValue()\l+ operator~()\l+ operator=()\l+ operator+=()\l+ operator&#45;=()\l+ operator*=()\l+ operator/=()\land 57 more...\l}" alt="" coords="320,2022,453,2261"/>
<area shape="rect" id="node12" href="$classleon3__funclt__trap_1_1Reg32__3.html" title="{leon3_funclt_trap::\lReg32_3\n||+ Reg32_3()\l+ operator[]()\l+ immediateWrite()\l+ readNewValue()\l+ operator~()\l+ operator=()\l+ operator+=()\l+ operator&#45;=()\l+ operator*=()\l+ operator/=()\land 57 more...\l}" alt="" coords="477,2022,611,2261"/>
<area shape="rect" id="node13" href="$classleon3__funclt__trap_1_1Reg32__3__const__0.html" title="{leon3_funclt_trap::\lReg32_3_const_0\n||+ Reg32_3_const_0()\l+ operator[]()\l+ immediateWrite()\l+ readNewValue()\l+ operator~()\l+ operator=()\l+ operator+=()\l+ operator&#45;=()\l+ operator*=()\l+ operator/=()\land 57 more...\l}" alt="" coords="635,2022,781,2261"/>
<area shape="rect" id="node2" href="$classsc__register.html" title="{sc_register\&lt; unsigned\l int, SC_REG_RW_ACCESS \&gt;\n||}" alt="" coords="283,1587,491,1679"/>
<area shape="rect" id="node3" href="$classsc__register__b.html" title="{sc_register_b\&lt; unsigned\l int \&gt;\n|# m_cur_val\l# m_reset_val\l# m_probe_event\l# scireg_callback_vec\l# m_mask\l# m_fields\l|+ sc_register_b()\l+ sc_register_b()\l+ ~sc_register_b()\l+ reset()\l+ read()\l+ write()\l+ update()\l+ number_of_fields()\l+ get_all_fields()\l+ get_mask()\l+ scireg_read()\l+ scireg_write()\l+ scireg_get_bit_width()\l+ scireg_add_callback()\l+ scireg_remove_callback()\l# add_field()\l# mask_read()\l# mask_write()\l# check_and_init()\l}" alt="" coords="187,1080,369,1509"/>
<area shape="rect" id="node4" href="$classsc__register__base.html" title="Register. " alt="" coords="195,281,393,549"/>
<area shape="rect" id="node7" href="$classsc__register__b.html" title="{sc_register_b\&lt; T \&gt;\n|# m_cur_val\l# m_reset_val\l# m_probe_event\l# scireg_callback_vec\l# m_mask\l# m_fields\l|+ sc_register_b()\l+ sc_register_b()\l+ ~sc_register_b()\l+ reset()\l+ read()\l+ write()\l+ update()\l+ number_of_fields()\l+ get_all_fields()\l+ get_mask()\l+ scireg_read()\l+ scireg_write()\l+ scireg_get_bit_width()\l+ scireg_add_callback()\l+ scireg_remove_callback()\l# add_field()\l# mask_read()\l# mask_write()\l# check_and_init()\l}" alt="" coords="317,601,499,1015"/>
<area shape="rect" id="node6" href="$classscireg__ns_1_1scireg__region__if.html" title="{scireg_ns::scireg_region_if\n||+ scireg_region_if()\l+ ~scireg_region_if()\l+ scireg_get_region_type()\l+ scireg_read()\l+ scireg_write()\l+ scireg_get_bit_attributes()\l+ scireg_get_string_attribute()\l+ scireg_get_bit_width()\l+ scireg_get_byte_width()\l+ scireg_get_low_pos()\land 9 more...\l}" alt="" coords="303,5,497,229"/>
<area shape="rect" id="node8" href="$classsc__register.html" title="M is the access mode. " alt="" coords="394,1256,531,1333"/>
</map>
