{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1689798573019 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689798573027 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 19 13:29:31 2023 " "Processing started: Wed Jul 19 13:29:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689798573027 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689798573027 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lpf -c lpf " "Command: quartus_map --read_settings_files=on --write_settings_files=off lpf -c lpf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689798573027 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1689798573855 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1689798573856 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lpf.v(47) " "Verilog HDL information at lpf.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "lpf.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/lpf/lpf.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1689798587026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf.v 1 1 " "Found 1 design units, including 1 entities, in source file lpf.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpf " "Found entity 1: lpf" {  } { { "lpf.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/lpf/lpf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689798587028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689798587028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/lpf/testbench.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689798587033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689798587033 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lpf " "Elaborating entity \"lpf\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1689798587070 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lpf.v(66) " "Verilog HDL assignment warning at lpf.v(66): truncated value with size 32 to match size of target (16)" {  } { { "lpf.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/lpf/lpf.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689798587072 "|lpf"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1689798588067 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.0/my_designs/lpf/output_files/lpf.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.0/my_designs/lpf/output_files/lpf.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689798588422 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1689798588702 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689798588702 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "306 " "Implemented 306 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1689798588896 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1689798588896 ""} { "Info" "ICUT_CUT_TM_LCELLS" "245 " "Implemented 245 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1689798588896 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "10 " "Implemented 10 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1689798588896 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1689798588896 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689798588926 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 19 13:29:48 2023 " "Processing ended: Wed Jul 19 13:29:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689798588926 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689798588926 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689798588926 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1689798588926 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1689798592046 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689798592055 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 19 13:29:49 2023 " "Processing started: Wed Jul 19 13:29:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689798592055 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1689798592055 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lpf -c lpf " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lpf -c lpf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1689798592055 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1689798592270 ""}
{ "Info" "0" "" "Project  = lpf" {  } {  } 0 0 "Project  = lpf" 0 0 "Fitter" 0 0 1689798592271 ""}
{ "Info" "0" "" "Revision = lpf" {  } {  } 0 0 "Revision = lpf" 0 0 "Fitter" 0 0 1689798592271 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1689798592447 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1689798592448 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lpf 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"lpf\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1689798592466 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1689798592524 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1689798592524 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1689798593131 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1689798593180 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1689798593600 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "51 51 " "No exact pin location assignment(s) for 51 pins of 51 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1689798593868 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1689798604181 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 160 global CLKCTRL_G10 " "clk~inputCLKENA0 with 160 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1689798604834 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "reset~inputCLKENA0 128 global CLKCTRL_G8 " "reset~inputCLKENA0 with 128 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1689798604834 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1689798604834 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689798604835 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1689798604854 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1689798604854 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1689798604856 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1689798604857 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lpf.sdc " "Synopsys Design Constraints File file not found: 'lpf.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1689798605774 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1689798605775 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1689798605779 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1689798605780 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1689798605780 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1689798605835 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1689798605835 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1689798605912 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "144 DSP block " "Packed 144 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1689798605913 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "32 " "Created 32 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1689798605913 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1689798605913 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689798606109 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1689798612848 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1689798613282 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689798614939 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1689798616275 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1689798621847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689798621847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1689798623516 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X78_Y0 X89_Y10 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.0/my_designs/lpf/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10"} { { 12 { 0 ""} 78 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1689798630595 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1689798630595 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1689798632142 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1689798632142 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689798632148 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.74 " "Total time spent on timing analysis during the Fitter is 0.74 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1689798633719 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1689798633774 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1689798634506 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1689798634507 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1689798636075 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689798641159 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.0/my_designs/lpf/output_files/lpf.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.0/my_designs/lpf/output_files/lpf.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1689798641658 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6813 " "Peak virtual memory: 6813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689798642676 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 19 13:30:42 2023 " "Processing ended: Wed Jul 19 13:30:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689798642676 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689798642676 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:39 " "Total CPU time (on all processors): 00:01:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689798642676 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1689798642676 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1689798645823 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689798645831 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 19 13:30:44 2023 " "Processing started: Wed Jul 19 13:30:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689798645831 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1689798645831 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lpf -c lpf " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lpf -c lpf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1689798645831 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1689798646899 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1689798654704 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689798655829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 19 13:30:55 2023 " "Processing ended: Wed Jul 19 13:30:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689798655829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689798655829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689798655829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1689798655829 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1689798656561 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1689798659044 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689798659054 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 19 13:30:56 2023 " "Processing started: Wed Jul 19 13:30:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689798659054 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1689798659054 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lpf -c lpf " "Command: quartus_sta lpf -c lpf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1689798659054 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1689798659283 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1689798660418 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1689798660418 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689798660470 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689798660470 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lpf.sdc " "Synopsys Design Constraints File file not found: 'lpf.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1689798661237 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1689798661237 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1689798661238 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1689798661238 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1689798661240 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1689798661241 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1689798661241 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1689798661253 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1689798661304 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1689798661304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.135 " "Worst-case setup slack is -15.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689798661320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689798661320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.135            -960.451 clk  " "  -15.135            -960.451 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689798661320 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689798661320 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.669 " "Worst-case hold slack is 0.669" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689798661340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689798661340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.669               0.000 clk  " "    0.669               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689798661340 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689798661340 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689798661347 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689798661366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.545 " "Worst-case minimum pulse width slack is -3.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689798661374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689798661374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.545            -415.135 clk  " "   -3.545            -415.135 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689798661374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689798661374 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1689798661391 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1689798661391 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1689798661399 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1689798661453 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1689798663723 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1689798663943 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1689798663963 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1689798663963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.843 " "Worst-case setup slack is -15.843" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689798664003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689798664003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.843            -998.281 clk  " "  -15.843            -998.281 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689798664003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689798664003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.539 " "Worst-case hold slack is 0.539" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689798664010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689798664010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.539               0.000 clk  " "    0.539               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689798664010 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689798664010 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689798664033 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689798664040 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.545 " "Worst-case minimum pulse width slack is -3.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689798664058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689798664058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.545            -414.992 clk  " "   -3.545            -414.992 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689798664058 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689798664058 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1689798664074 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1689798664074 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1689798664080 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1689798664466 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1689798665635 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1689798665735 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1689798665737 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1689798665737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.418 " "Worst-case setup slack is -5.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689798665740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689798665740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.418            -311.630 clk  " "   -5.418            -311.630 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689798665740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689798665740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.207 " "Worst-case hold slack is 0.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689798665758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689798665758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.207               0.000 clk  " "    0.207               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689798665758 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689798665758 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689798665762 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689798665776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.702 " "Worst-case minimum pulse width slack is -1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689798665780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689798665780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702            -177.805 clk  " "   -1.702            -177.805 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689798665780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689798665780 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1689798665792 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1689798665792 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1689798665797 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1689798666023 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1689798666025 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1689798666025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.037 " "Worst-case setup slack is -5.037" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689798666027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689798666027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.037            -289.664 clk  " "   -5.037            -289.664 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689798666027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689798666027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.206 " "Worst-case hold slack is 0.206" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689798666049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689798666049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 clk  " "    0.206               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689798666049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689798666049 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689798666053 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689798666072 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.702 " "Worst-case minimum pulse width slack is -1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689798666076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689798666076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702            -177.692 clk  " "   -1.702            -177.692 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689798666076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689798666076 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1689798666093 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1689798666093 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1689798668450 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1689798668458 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5197 " "Peak virtual memory: 5197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689798668600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 19 13:31:08 2023 " "Processing ended: Wed Jul 19 13:31:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689798668600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689798668600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689798668600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1689798668600 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1689798671562 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689798671571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 19 13:31:09 2023 " "Processing started: Wed Jul 19 13:31:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689798671571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1689798671571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lpf -c lpf " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lpf -c lpf" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1689798671571 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1689798673214 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1689798673272 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lpf.vo C:/intelFPGA_lite/18.0/my_designs/lpf/simulation/modelsim/ simulation " "Generated file lpf.vo in folder \"C:/intelFPGA_lite/18.0/my_designs/lpf/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1689798673466 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4746 " "Peak virtual memory: 4746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689798673548 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 19 13:31:13 2023 " "Processing ended: Wed Jul 19 13:31:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689798673548 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689798673548 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689798673548 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1689798673548 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1689798674876 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689798674884 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 19 13:31:14 2023 " "Processing started: Wed Jul 19 13:31:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689798674884 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1689798674884 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/18.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui lpf lpf " "Command: quartus_sh -t c:/intelfpga_lite/18.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui lpf lpf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1689798674884 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui lpf lpf " "Quartus(args): --block_on_gui lpf lpf" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1689798674884 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1689798675118 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1689798675280 ""}
{ "Warning" "0" "" "Warning: File lpf_run_msim_gate_verilog.do already exists - backing up current file as lpf_run_msim_gate_verilog.do.bak10" {  } {  } 0 0 "Warning: File lpf_run_msim_gate_verilog.do already exists - backing up current file as lpf_run_msim_gate_verilog.do.bak10" 0 0 "Shell" 0 0 1689798675356 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/intelFPGA_lite/18.0/my_designs/lpf/simulation/modelsim/lpf_run_msim_gate_verilog.do" {  } { { "C:/intelFPGA_lite/18.0/my_designs/lpf/simulation/modelsim/lpf_run_msim_gate_verilog.do" "0" { Text "C:/intelFPGA_lite/18.0/my_designs/lpf/simulation/modelsim/lpf_run_msim_gate_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/intelFPGA_lite/18.0/my_designs/lpf/simulation/modelsim/lpf_run_msim_gate_verilog.do" 0 0 "Shell" 0 0 1689798675367 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Shell" 0 0 1689798715702 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl" {  } {  } 0 0 "ModelSim-Altera Info: # Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl" 0 0 "Shell" 0 0 1689798715703 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ERROR: No extended dataflow license exists" {  } {  } 0 0 "ModelSim-Altera Info: # ERROR: No extended dataflow license exists" 0 0 "Shell" 0 0 1689798715703 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # do lpf_run_msim_gate_verilog.do" {  } {  } 0 0 "ModelSim-Altera Info: # do lpf_run_msim_gate_verilog.do" 0 0 "Shell" 0 0 1689798715703 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Shell" 0 0 1689798715703 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim-Altera Info: #     vdel -lib gate_work -all" 0 0 "Shell" 0 0 1689798715703 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \}" {  } {  } 0 0 "ModelSim-Altera Info: # \}" 0 0 "Shell" 0 0 1689798715704 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlib gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vlib gate_work" 0 0 "Shell" 0 0 1689798715704 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work" 0 0 "Shell" 0 0 1689798715704 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016" 0 0 "Shell" 0 0 1689798715704 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work " {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work " 0 0 "Shell" 0 0 1689798715704 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" 0 0 "Shell" 0 0 1689798715704 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1689798715705 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1689798715705 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. \{lpf.vo\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. \{lpf.vo\}" 0 0 "Shell" 0 0 1689798715705 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016" 0 0 "Shell" 0 0 1689798715705 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 13:31:24 on Jul 19,2023" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 13:31:24 on Jul 19,2023" 0 0 "Shell" 0 0 1689798715705 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+.\" lpf.vo " {  } {  } 0 0 "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+.\" lpf.vo " 0 0 "Shell" 0 0 1689798715705 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module lpf" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module lpf" 0 0 "Shell" 0 0 1689798715706 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1689798715706 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Shell" 0 0 1689798715706 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     lpf" {  } {  } 0 0 "ModelSim-Altera Info: #     lpf" 0 0 "Shell" 0 0 1689798715706 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 13:31:24 on Jul 19,2023, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 13:31:24 on Jul 19,2023, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1689798715706 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1689798715706 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1689798715706 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.0/my_designs/lpf \{C:/intelFPGA_lite/18.0/my_designs/lpf/testbench.v\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.0/my_designs/lpf \{C:/intelFPGA_lite/18.0/my_designs/lpf/testbench.v\}" 0 0 "Shell" 0 0 1689798715707 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016" 0 0 "Shell" 0 0 1689798715707 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 13:31:24 on Jul 19,2023" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 13:31:24 on Jul 19,2023" 0 0 "Shell" 0 0 1689798715707 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+C:/intelFPGA_lite/18.0/my_designs/lpf\" C:/intelFPGA_lite/18.0/my_designs/lpf/testbench.v " {  } {  } 0 0 "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+C:/intelFPGA_lite/18.0/my_designs/lpf\" C:/intelFPGA_lite/18.0/my_designs/lpf/testbench.v " 0 0 "Shell" 0 0 1689798715707 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module testbench" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module testbench" 0 0 "Shell" 0 0 1689798715707 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1689798715708 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Shell" 0 0 1689798715708 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     testbench" {  } {  } 0 0 "ModelSim-Altera Info: #     testbench" 0 0 "Shell" 0 0 1689798715708 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 13:31:24 on Jul 19,2023, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 13:31:24 on Jul 19,2023, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1689798715708 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1689798715708 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1689798715708 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"+acc\"  testbench" {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"+acc\"  testbench" 0 0 "Shell" 0 0 1689798715708 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps \"+transport_int_delays\" \"+transport_path_delays\" -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"\"+acc\"\" testbench " {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps \"+transport_int_delays\" \"+transport_path_delays\" -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"\"+acc\"\" testbench " 0 0 "Shell" 0 0 1689798715709 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 13:31:24 on Jul 19,2023" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 13:31:24 on Jul 19,2023" 0 0 "Shell" 0 0 1689798715709 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.testbench" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.testbench" 0 0 "Shell" 0 0 1689798715709 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.lpf" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.lpf" 0 0 "Shell" 0 0 1689798715709 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_obuf" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_obuf" 0 0 "Shell" 0 0 1689798715709 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_ibuf" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_ibuf" 0 0 "Shell" 0 0 1689798715709 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_clkena" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_clkena" 0 0 "Shell" 0 0 1689798715709 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_mac" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_mac" 0 0 "Shell" 0 0 1689798715710 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading altera_ver.dffeas" {  } {  } 0 0 "ModelSim-Altera Info: # Loading altera_ver.dffeas" 0 0 "Shell" 0 0 1689798715710 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_lcell_comb" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_lcell_comb" 0 0 "Shell" 0 0 1689798715710 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2272): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2272): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1689798715710 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult2~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult2~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715710 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2272): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2272): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1689798715711 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult2~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult2~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715711 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2272): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2272): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1689798715711 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult2~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult2~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715711 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2272): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2272): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1689798715711 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult2~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult2~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715712 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2272): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2272): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1689798715712 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult2~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult2~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715712 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2272): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2272): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1689798715712 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult2~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult2~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715712 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2272): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2272): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1689798715712 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult2~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult2~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715713 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2272): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2272): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1689798715713 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult2~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult2~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715713 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2272): \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2272): \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1689798715713 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult2~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult2~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715713 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2272): Port type is incompatible with connection (port 'bx')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2272): Port type is incompatible with connection (port 'bx')." 0 0 "Shell" 0 0 1689798715714 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult2~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult2~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715714 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2272): Port type is incompatible with connection (port 'bx')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2272): Port type is incompatible with connection (port 'bx')." 0 0 "Shell" 0 0 1689798715714 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult2~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult2~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715714 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2272): Port type is incompatible with connection (port 'bx')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2272): Port type is incompatible with connection (port 'bx')." 0 0 "Shell" 0 0 1689798715714 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult2~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult2~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715714 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2272): Port type is incompatible with connection (port 'bx')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2272): Port type is incompatible with connection (port 'bx')." 0 0 "Shell" 0 0 1689798715715 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult2~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult2~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715715 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2272): Port type is incompatible with connection (port 'bx')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2272): Port type is incompatible with connection (port 'bx')." 0 0 "Shell" 0 0 1689798715715 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult2~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult2~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715715 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2272): Port type is incompatible with connection (port 'bx')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2272): Port type is incompatible with connection (port 'bx')." 0 0 "Shell" 0 0 1689798715715 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult2~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult2~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715716 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2272): Port type is incompatible with connection (port 'bx')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2272): Port type is incompatible with connection (port 'bx')." 0 0 "Shell" 0 0 1689798715716 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult2~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult2~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715716 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2272): Port type is incompatible with connection (port 'bx')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2272): Port type is incompatible with connection (port 'bx')." 0 0 "Shell" 0 0 1689798715716 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult2~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult2~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715716 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2272): \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2272): \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329)." 0 0 "Shell" 0 0 1689798715717 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult2~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult2~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715717 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2272): \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2272): \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1689798715717 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult2~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult2~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715717 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2272): \[PCDPC\] - Port size (16) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2272): \[PCDPC\] - Port size (16) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1689798715717 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult2~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult2~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715717 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2272): \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2272): \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1689798715718 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult2~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult2~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715718 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2355): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2355): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1689798715718 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult6~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult6~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715718 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2355): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2355): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1689798715718 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult6~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult6~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715719 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2355): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2355): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1689798715719 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult6~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult6~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715719 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2355): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2355): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1689798715719 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult6~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult6~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715719 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2355): \[PCDPC\] - Port size (16) does not match connection size (27) for port 'ay'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4325)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2355): \[PCDPC\] - Port size (16) does not match connection size (27) for port 'ay'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4325)." 0 0 "Shell" 0 0 1689798715720 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult6~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult6~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715720 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2355): \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2355): \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1689798715720 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult6~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult6~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715720 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2355): \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2355): \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329)." 0 0 "Shell" 0 0 1689798715720 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult6~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult6~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715720 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2355): \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2355): \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1689798715721 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult6~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult6~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715721 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2355): \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2355): \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1689798715721 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult6~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult6~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715721 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading altera_ver.PRIM_GDFF_LOW" {  } {  } 0 0 "ModelSim-Altera Info: # Loading altera_ver.PRIM_GDFF_LOW" 0 0 "Shell" 0 0 1689798715721 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2475): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2475): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1689798715722 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult5~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult5~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715722 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2475): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2475): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1689798715722 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult5~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult5~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715722 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2475): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2475): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1689798715722 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult5~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult5~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715722 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2475): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2475): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1689798715723 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult5~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult5~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715723 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2475): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2475): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1689798715723 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult5~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult5~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715723 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2475): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2475): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1689798715723 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult5~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult5~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715724 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2475): \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2475): \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1689798715724 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult5~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult5~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715724 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2475): \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2475): \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328)." 0 0 "Shell" 0 0 1689798715724 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult5~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult5~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715724 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2475): \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2475): \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329)." 0 0 "Shell" 0 0 1689798715725 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult5~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult5~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715725 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2475): \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2475): \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1689798715725 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult5~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult5~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715725 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2475): \[PCDPC\] - Port size (16) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2475): \[PCDPC\] - Port size (16) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1689798715725 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult5~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult5~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715725 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2475): \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2475): \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1689798715726 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult5~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult5~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715726 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2556): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2556): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1689798715726 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult7~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult7~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715726 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2556): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2556): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1689798715726 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult7~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult7~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715727 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2556): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2556): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1689798715727 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult7~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult7~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715727 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2556): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2556): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1689798715727 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult7~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult7~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715727 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2556): Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2556): Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1689798715728 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult7~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult7~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715728 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2556): \[PCDPC\] - Port size (16) does not match connection size (27) for port 'ay'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4325)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2556): \[PCDPC\] - Port size (16) does not match connection size (27) for port 'ay'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4325)." 0 0 "Shell" 0 0 1689798715728 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult7~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult7~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715728 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2556): \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2556): \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1689798715728 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult7~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult7~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715728 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2556): \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2556): \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329)." 0 0 "Shell" 0 0 1689798715729 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult7~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult7~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715729 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2556): \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2556): \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1689798715729 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult7~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult7~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715729 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2556): \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2556): \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1689798715730 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult7~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult7~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715730 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2638): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2638): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1689798715730 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult3~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult3~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715730 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2638): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2638): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1689798715730 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult3~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult3~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715730 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2638): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2638): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1689798715731 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult3~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult3~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715731 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2638): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2638): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1689798715731 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult3~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult3~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715731 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2638): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2638): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1689798715731 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult3~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult3~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715731 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2638): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2638): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1689798715732 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult3~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult3~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715732 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2638): \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2638): \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1689798715732 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult3~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult3~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715732 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2638): \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2638): \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328)." 0 0 "Shell" 0 0 1689798715732 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult3~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult3~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715733 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2638): \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2638): \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329)." 0 0 "Shell" 0 0 1689798715733 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult3~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult3~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715733 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2638): \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2638): \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1689798715733 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult3~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult3~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715733 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2638): \[PCDPC\] - Port size (17) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2638): \[PCDPC\] - Port size (17) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1689798715734 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult3~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult3~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715734 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2638): \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2638): \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1689798715734 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult3~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult3~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715734 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1689798715734 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /testbench/dut/\\Mult3~8 /inst/<protected> File: nofile" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /testbench/dut/\\Mult3~8 /inst/<protected> File: nofile" 0 0 "Shell" 0 0 1689798715735 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1689798715735 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /testbench/dut/\\Mult3~8 /inst/<protected> File: nofile" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /testbench/dut/\\Mult3~8 /inst/<protected> File: nofile" 0 0 "Shell" 0 0 1689798715735 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2716): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2716): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1689798715735 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult1~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult1~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715735 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2716): \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2716): \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1689798715735 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult1~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult1~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715736 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2716): \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2716): \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328)." 0 0 "Shell" 0 0 1689798715736 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult1~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult1~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715736 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2716): \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2716): \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329)." 0 0 "Shell" 0 0 1689798715736 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult1~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult1~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715736 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2716): \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2716): \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1689798715737 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult1~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult1~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715737 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2716): \[PCDPC\] - Port size (17) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2716): \[PCDPC\] - Port size (17) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1689798715737 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult1~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult1~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715737 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2716): \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2716): \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1689798715737 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult1~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult1~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715738 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1689798715738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /testbench/dut/\\Mult1~8 /inst/<protected> File: nofile" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /testbench/dut/\\Mult1~8 /inst/<protected> File: nofile" 0 0 "Shell" 0 0 1689798715738 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1689798715738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /testbench/dut/\\Mult1~8 /inst/<protected> File: nofile" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /testbench/dut/\\Mult1~8 /inst/<protected> File: nofile" 0 0 "Shell" 0 0 1689798715738 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2794): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2794): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1689798715738 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult0~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult0~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715738 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2794): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2794): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1689798715739 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult0~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult0~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715739 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2794): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2794): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1689798715739 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult0~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult0~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715739 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2794): Port type is incompatible with connection (port 'ay')." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3016) lpf.vo(2794): Port type is incompatible with connection (port 'ay')." 0 0 "Shell" 0 0 1689798715739 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult0~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult0~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715740 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2794): \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2794): \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1689798715740 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult0~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult0~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715740 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2794): \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2794): \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328)." 0 0 "Shell" 0 0 1689798715740 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult0~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult0~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715740 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2794): \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2794): \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329)." 0 0 "Shell" 0 0 1689798715740 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult0~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult0~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715741 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2794): \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2794): \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1689798715741 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult0~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult0~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715741 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2794): \[PCDPC\] - Port size (17) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2794): \[PCDPC\] - Port size (17) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1689798715741 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult0~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult0~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715741 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2794): \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) lpf.vo(2794): \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1689798715741 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult0~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/\\Mult0~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v" 0 0 "Shell" 0 0 1689798715742 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1689798715742 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /testbench/dut/\\Mult0~8 /inst/<protected> File: nofile" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /testbench/dut/\\Mult0~8 /inst/<protected> File: nofile" 0 0 "Shell" 0 0 1689798715742 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) <protected>(<protected>): \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1689798715742 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /testbench/dut/\\Mult0~8 /inst/<protected> File: nofile" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /testbench/dut/\\Mult0~8 /inst/<protected> File: nofile" 0 0 "Shell" 0 0 1689798715742 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1689798715742 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # add wave *" {  } {  } 0 0 "ModelSim-Altera Info: # add wave *" 0 0 "Shell" 0 0 1689798715743 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf" 0 0 "Shell" 0 0 1689798715743 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #           File in use by: Ellie  Hostname: DESKTOP-2JKGPNF  ProcessID: 21420" {  } {  } 0 0 "ModelSim-Altera Info: #           File in use by: Ellie  Hostname: DESKTOP-2JKGPNF  ProcessID: 21420" 0 0 "Shell" 0 0 1689798715743 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #           Attempting to use alternate WLF file \"./wlftshbgxi\"." {  } {  } 0 0 "ModelSim-Altera Info: #           Attempting to use alternate WLF file \"./wlftshbgxi\"." 0 0 "Shell" 0 0 1689798715743 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf" 0 0 "Shell" 0 0 1689798715743 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #           Using alternate file: ./wlftshbgxi" {  } {  } 0 0 "ModelSim-Altera Info: #           Using alternate file: ./wlftshbgxi" 0 0 "Shell" 0 0 1689798715743 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # view structure" {  } {  } 0 0 "ModelSim-Altera Info: # view structure" 0 0 "Shell" 0 0 1689798715743 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct" 0 0 "Shell" 0 0 1689798715744 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # view signals" {  } {  } 0 0 "ModelSim-Altera Info: # view signals" 0 0 "Shell" 0 0 1689798715744 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree" 0 0 "Shell" 0 0 1689798715744 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # run -all" {  } {  } 0 0 "ModelSim-Altera Info: # run -all" 0 0 "Shell" 0 0 1689798715744 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Break key hit" {  } {  } 0 0 "ModelSim-Altera Info: # Break key hit" 0 0 "Shell" 0 0 1689798715744 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Break at a source-protected location" {  } {  } 0 0 "ModelSim-Altera Info: # Break at a source-protected location" 0 0 "Shell" 0 0 1689798715744 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 13:31:54 on Jul 19,2023, Elapsed time: 0:00:30" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 13:31:54 on Jul 19,2023, Elapsed time: 0:00:30" 0 0 "Shell" 0 0 1689798715744 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 89" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 89" 0 0 "Shell" 0 0 1689798715745 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1689798715856 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/intelFPGA_lite/18.0/my_designs/lpf/lpf_nativelink_simulation.rpt" {  } { { "C:/intelFPGA_lite/18.0/my_designs/lpf/lpf_nativelink_simulation.rpt" "0" { Text "C:/intelFPGA_lite/18.0/my_designs/lpf/lpf_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/intelFPGA_lite/18.0/my_designs/lpf/lpf_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1689798715856 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1689798715857 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 90 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689798715858 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 19 13:31:55 2023 " "Processing ended: Wed Jul 19 13:31:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689798715858 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689798715858 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689798715858 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1689798715858 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 106 s " "Quartus Prime Full Compilation was successful. 0 errors, 106 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1689798716457 ""}
