
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035455                       # Number of seconds simulated
sim_ticks                                 35454592668                       # Number of ticks simulated
final_tick                               565018972605                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 155257                       # Simulator instruction rate (inst/s)
host_op_rate                                   203987                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2595383                       # Simulator tick rate (ticks/s)
host_mem_usage                               16896868                       # Number of bytes of host memory used
host_seconds                                 13660.64                       # Real time elapsed on the host
sim_insts                                  2120905650                       # Number of instructions simulated
sim_ops                                    2786590729                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1572352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1693696                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3269376                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       774912                       # Number of bytes written to this memory
system.physmem.bytes_written::total            774912                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12284                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13232                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 25542                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6054                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6054                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        39713                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     44348331                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        54154                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     47770849                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                92213046                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        39713                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        54154                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              93867                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          21856463                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               21856463                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          21856463                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        39713                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     44348331                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        54154                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     47770849                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              114069510                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85023005                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31009972                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25437904                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2020745                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13008131                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12084722                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3159452                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87024                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32050016                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170446817                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31009972                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15244174                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36614786                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10830805                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6463180                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15677824                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807757                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83905640                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.496217                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.336894                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47290854     56.36%     56.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3658249      4.36%     60.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3197153      3.81%     64.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3444398      4.11%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2989492      3.56%     72.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1575120      1.88%     74.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1028155      1.23%     75.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2719316      3.24%     78.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18002903     21.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83905640                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364724                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.004714                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33711177                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6047910                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34831105                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       544242                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8771197                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5078127                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6588                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202127277                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51123                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8771197                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35384789                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2577373                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       780267                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33669373                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2722633                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195263462                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        12910                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1699520                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       747955                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           86                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271286689                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910544472                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910544472                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       103027425                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33729                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17706                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7243924                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19242123                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10027338                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       241042                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3225156                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         184063385                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33708                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147867887                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       282420                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61133057                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186813384                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1664                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83905640                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.762312                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.909794                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29678599     35.37%     35.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17838958     21.26%     56.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11982553     14.28%     70.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7638184      9.10%     80.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7538398      8.98%     89.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4428873      5.28%     94.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3402378      4.06%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       744530      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       653167      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83905640                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083704     70.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            40      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203138     13.12%     83.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       261198     16.87%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121646085     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2018831      1.37%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15753015     10.65%     94.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8433934      5.70%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147867887                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.739152                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1548080                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010469                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381471910                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245231179                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143712725                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149415967                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       262871                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7029994                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          452                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1052                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2285665                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          576                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8771197                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1823965                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       159339                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184097093                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       315327                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19242123                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10027338                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17686                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        115183                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7207                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1052                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1237138                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1129835                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2366973                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145281475                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14799062                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2586408                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22991943                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20588839                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8192881                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.708731                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143859893                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143712725                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93750425                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261897511                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.690280                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357966                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61678389                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2045952                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75134443                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.629371                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.172681                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29826250     39.70%     39.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20449609     27.22%     66.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8374950     11.15%     78.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4290536      5.71%     83.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3687899      4.91%     88.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1815636      2.42%     91.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1992401      2.65%     93.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1010675      1.35%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3686487      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75134443                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3686487                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255548265                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376980178                       # The number of ROB writes
system.switch_cpus0.timesIdled                  40372                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1117365                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.850230                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.850230                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.176152                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.176152                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655958310                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197156680                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189570096                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85023005                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31075865                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27171626                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1966394                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15594334                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14952592                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2235351                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        61933                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36650296                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172905341                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31075865                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17187943                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35598213                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9649597                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4057444                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18067063                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       781389                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83977983                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.369936                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.172222                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48379770     57.61%     57.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1762309      2.10%     59.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3226412      3.84%     63.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3028737      3.61%     67.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4992953      5.95%     73.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5191857      6.18%     79.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1226262      1.46%     80.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          925021      1.10%     81.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15244662     18.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83977983                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365499                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.033630                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37798712                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3921598                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34453984                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       137333                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7666355                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3377926                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5655                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     193449797                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1382                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7666355                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39382309                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1300427                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       452694                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32992152                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2184045                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     188380847                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           27                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        751008                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       874376                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    250070214                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    857443703                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    857443703                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162897110                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        87173079                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22176                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10849                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5859994                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29016817                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6296022                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       103104                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2055121                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         178290466                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21678                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150560454                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       200307                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53364087                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    146505387                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83977983                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.792856                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.841131                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28929095     34.45%     34.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15704228     18.70%     53.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13681524     16.29%     69.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8387847      9.99%     79.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8793649     10.47%     89.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5177907      6.17%     96.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2279065      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       606228      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       418440      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83977983                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         591934     66.30%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        190219     21.31%     87.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       110655     12.39%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118068361     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1184869      0.79%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10832      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25945044     17.23%     96.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5351348      3.55%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150560454                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.770820                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             892808                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005930                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    386192004                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    231676713                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145668829                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151453262                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       366907                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8258689                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          937                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          483                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1539007                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7666355                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         681656                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        61440                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    178312148                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       208160                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29016817                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6296022                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10848                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33238                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          225                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          483                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1049840                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1154929                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2204769                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147759452                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24939672                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2801000                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30160348                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22340069                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5220676                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.737876                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145830816                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145668829                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89499106                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        218326463                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.713287                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409932                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109471772                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124332572                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53980256                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21660                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1971601                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76311628                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.629274                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.322778                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     34966513     45.82%     45.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16224021     21.26%     67.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9083478     11.90%     78.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3071988      4.03%     83.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2944412      3.86%     86.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1226846      1.61%     88.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3293416      4.32%     92.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       954375      1.25%     94.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4546579      5.96%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76311628                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109471772                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124332572                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25515137                       # Number of memory references committed
system.switch_cpus1.commit.loads             20758122                       # Number of loads committed
system.switch_cpus1.commit.membars              10830                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19472654                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108527806                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1678514                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4546579                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           250077877                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          364298662                       # The number of ROB writes
system.switch_cpus1.timesIdled                  30218                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1045022                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109471772                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124332572                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109471772                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.776666                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.776666                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.287555                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.287555                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       683584691                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190887193                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      199450501                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21660                       # number of misc regfile writes
system.l2.replacements                          25542                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                           848797                       # Total number of references to valid blocks.
system.l2.sampled_refs                          58310                       # Sample count of references to valid blocks.
system.l2.avg_refs                          14.556628                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1119.539397                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.222166                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   6071.862901                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.496271                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   6386.943584                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          10136.034773                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           9030.900908                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.034166                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000312                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.185299                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000381                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.194914                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.309327                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.275601                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        83140                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        40905                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  124045                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            30297                       # number of Writeback hits
system.l2.Writeback_hits::total                 30297                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        83140                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        40905                       # number of demand (read+write) hits
system.l2.demand_hits::total                   124045                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        83140                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        40905                       # number of overall hits
system.l2.overall_hits::total                  124045                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        12284                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        13232                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 25542                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        12284                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13232                       # number of demand (read+write) misses
system.l2.demand_misses::total                  25542                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        12284                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13232                       # number of overall misses
system.l2.overall_misses::total                 25542                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       428567                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    671263917                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       678258                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    710483903                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1382854645                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       428567                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    671263917                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       678258                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    710483903                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1382854645                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       428567                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    671263917                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       678258                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    710483903                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1382854645                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95424                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        54137                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              149587                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        30297                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             30297                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95424                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        54137                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               149587                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95424                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        54137                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              149587                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.128731                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.244417                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.170750                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.128731                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.244417                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.170750                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.128731                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.244417                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.170750                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 38960.636364                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 54645.385624                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 45217.200000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53694.369937                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54140.421463                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 38960.636364                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 54645.385624                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 45217.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53694.369937                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54140.421463                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 38960.636364                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 54645.385624                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 45217.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53694.369937                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54140.421463                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 6054                       # number of writebacks
system.l2.writebacks::total                      6054                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        12284                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        13232                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            25542                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        12284                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        13232                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             25542                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        12284                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        13232                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            25542                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       364388                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    600585231                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       591186                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    633736867                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1235277672                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       364388                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    600585231                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       591186                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    633736867                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1235277672                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       364388                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    600585231                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       591186                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    633736867                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1235277672                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.128731                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.244417                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.170750                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.128731                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.244417                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.170750                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.128731                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.244417                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.170750                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 33126.181818                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 48891.666477                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 39412.400000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 47894.261412                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48362.605591                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 33126.181818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 48891.666477                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 39412.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 47894.261412                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48362.605591                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 33126.181818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 48891.666477                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 39412.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 47894.261412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48362.605591                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996597                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015685473                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843349.315789                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996597                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15677812                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15677812                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15677812                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15677812                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15677812                       # number of overall hits
system.cpu0.icache.overall_hits::total       15677812                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       518996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       518996                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       518996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       518996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       518996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       518996                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15677824                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15677824                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15677824                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15677824                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15677824                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15677824                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 43249.666667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 43249.666667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 43249.666667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 43249.666667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 43249.666667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 43249.666667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       440237                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       440237                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       440237                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       440237                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       440237                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       440237                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 40021.545455                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 40021.545455                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 40021.545455                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 40021.545455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 40021.545455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 40021.545455                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95424                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191902791                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95680                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2005.672983                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.503816                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.496184                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916031                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083969                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11638531                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11638531                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709470                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709470                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16946                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16946                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19348001                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19348001                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19348001                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19348001                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       353464                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       353464                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           55                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           55                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       353519                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        353519                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       353519                       # number of overall misses
system.cpu0.dcache.overall_misses::total       353519                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   9679052564                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9679052564                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2220671                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2220671                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   9681273235                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9681273235                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   9681273235                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9681273235                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11991995                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11991995                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19701520                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19701520                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19701520                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19701520                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029475                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029475                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000007                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000007                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017944                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017944                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017944                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017944                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 27383.418294                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27383.418294                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 40375.836364                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 40375.836364                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 27385.439637                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27385.439637                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 27385.439637                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27385.439637                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17355                       # number of writebacks
system.cpu0.dcache.writebacks::total            17355                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       258040                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       258040                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           55                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           55                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       258095                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       258095                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       258095                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       258095                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95424                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95424                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95424                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95424                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95424                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95424                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1447329112                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1447329112                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1447329112                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1447329112                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1447329112                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1447329112                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007957                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007957                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004843                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004843                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004843                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004843                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 15167.349011                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15167.349011                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 15167.349011                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15167.349011                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 15167.349011                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15167.349011                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993915                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929533037                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1715005.603321                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993915                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18067047                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18067047                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18067047                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18067047                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18067047                       # number of overall hits
system.cpu1.icache.overall_hits::total       18067047                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       782994                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       782994                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       782994                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       782994                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       782994                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       782994                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18067063                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18067063                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18067063                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18067063                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18067063                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18067063                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 48937.125000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48937.125000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 48937.125000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48937.125000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 48937.125000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48937.125000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       709952                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       709952                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       709952                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       709952                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       709952                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       709952                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 47330.133333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 47330.133333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 47330.133333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 47330.133333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 47330.133333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 47330.133333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54137                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232382551                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54393                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4272.287813                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.018817                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.981183                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.828199                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.171801                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22656336                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22656336                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4735335                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4735335                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10846                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10846                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10830                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10830                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27391671                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27391671                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27391671                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27391671                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       164917                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       164917                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       164917                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        164917                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       164917                       # number of overall misses
system.cpu1.dcache.overall_misses::total       164917                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   6390999439                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6390999439                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   6390999439                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6390999439                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   6390999439                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6390999439                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22821253                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22821253                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4735335                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4735335                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10846                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10846                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10830                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10830                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27556588                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27556588                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27556588                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27556588                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007226                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007226                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005985                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005985                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005985                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005985                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 38752.823778                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 38752.823778                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 38752.823778                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 38752.823778                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 38752.823778                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 38752.823778                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12942                       # number of writebacks
system.cpu1.dcache.writebacks::total            12942                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       110780                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       110780                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       110780                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       110780                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       110780                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       110780                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54137                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54137                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54137                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54137                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54137                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54137                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1039317676                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1039317676                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1039317676                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1039317676                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1039317676                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1039317676                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002372                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002372                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001965                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001965                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001965                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001965                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19197.917801                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19197.917801                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19197.917801                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19197.917801                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19197.917801                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19197.917801                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
