(set-info :smt-lib-version 2.6)
(set-logic QF_UF)
(set-info :source |
Generated by: Aman Goel (amangoel@umich.edu), Karem A. Sakallah (karem@umich.edu)
Generated on: 2018-04-06

Generated by the tool Averroes 2 (successor of [1]) which implements safety property
verification on hardware systems.

This SMT problem belongs to a set of SMT problems generated by applying Averroes 2
to benchmarks derived from [2-5].

A total of 412 systems (345 from [2], 19 from [3], 26 from [4], 22 from [5]) were
syntactically converted from their original formats (using [6, 7]), and given to 
Averroes 2 to perform property checking with abstraction (wide bit-vectors -> terms, 
wide operators -> UF) using SMT solvers [8, 9].

[1] Lee S., Sakallah K.A. (2014) Unbounded Scalable Verification Based on Approximate
Property-Directed Reachability and Datapath Abstraction. In: Biere A., Bloem R. (eds)
Computer Aided Verification. CAV 2014. Lecture Notes in Computer Science, vol 8559.
Springer, Cham
[2] http://fmv.jku.at/aiger/index.html#beem
[3] http://www.cs.cmu.edu/~modelcheck/vcegar
[4] http://www.cprover.org/hardware/v2c
[5] http://github.com/aman-goel/verilogbench
[6] http://www.clifford.at/yosys
[7] http://github.com/chengyinwu/V3
[8] http://github.com/Z3Prover/z3
[9] http://github.com/SRI-CSL/yices2

id: bug-1
query-maker: "Yices 2"
query-time: 0.003000 ms
query-class: abstract
query-category: oneshot
query-type: cti
status: unsat
|)
(set-info :license "https://creativecommons.org/licenses/by/4.0/")
(set-info :category "industrial")

;
(set-info :status unsat)
(declare-fun y$16 () Bool)
(declare-fun y$17 () Bool)
(declare-fun y$18 () Bool)
(declare-fun y$19 () Bool)
(declare-fun y$20 () Bool)
(declare-fun y$21 () Bool)
(declare-fun y$22 () Bool)
(declare-fun y$23 () Bool)
(declare-fun y$24 () Bool)
(declare-fun y$6 () Bool)
(declare-fun y$8 () Bool)
(declare-fun y$impl_PC_valid () Bool)
(declare-fun y$impl_PC_valid$next () Bool)
(declare-fun y$impl_PC_valid$next_rhs () Bool)
(declare-fun y$impl_PC_valid$next_rhs_op () Bool)
(declare-fun y$n1s1 () Bool)
(declare-fun y$prop () Bool)
(declare-fun y$prop$next () Bool)
(declare-fun y$reset () Bool)
(assert (= y$8 (= y$impl_PC_valid y$prop)))
(assert (= y$impl_PC_valid$next_rhs_op (or y$impl_PC_valid y$reset)))
(assert (= y$6 (= y$impl_PC_valid$next y$impl_PC_valid$next_rhs_op)))
(assert (= y$18 (= y$impl_PC_valid$next y$prop$next)))
(assert (= y$prop$next (not y$17)))
(assert (= y$21 (and y$prop y$8 y$6 y$18 y$17)))
(assert y$21)
(check-sat)
(exit)
