-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

-- DATE "02/10/2022 15:02:19"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	DE2_115 IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	CLOCK_50 : IN std_logic;
	KEY : IN std_logic_vector(3 DOWNTO 0);
	GPIO : INOUT std_logic_vector(35 DOWNTO 0);
	LCD_ON : OUT std_logic;
	LCD_BLON : OUT std_logic;
	LCD_EN : OUT std_logic;
	LCD_RS : OUT std_logic;
	LCD_RW : OUT std_logic;
	LCD_DATA : INOUT std_logic_vector(7 DOWNTO 0);
	SRAM_DQ : INOUT std_logic_vector(15 DOWNTO 0);
	SRAM_ADDR : OUT std_logic_vector(19 DOWNTO 0);
	SRAM_UB_N : OUT std_logic;
	SRAM_LB_N : OUT std_logic;
	SRAM_WE_N : OUT std_logic;
	SRAM_CE_N : OUT std_logic;
	SRAM_OE_N : OUT std_logic
	);
END DE2_115;

-- Design Ports Information
-- LCD_ON	=>  Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LCD_BLON	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LCD_EN	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LCD_RS	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LCD_RW	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[0]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[1]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[2]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[3]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[4]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[5]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[6]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[7]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[8]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[9]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[10]	=>  Location: PIN_AF2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[11]	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[12]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[13]	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[14]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[15]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[16]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[17]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[18]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[19]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_UB_N	=>  Location: PIN_AC4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_LB_N	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_WE_N	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_CE_N	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_OE_N	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[3]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[4]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[5]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[7]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[8]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[9]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[10]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[11]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[12]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[13]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[14]	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[15]	=>  Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[16]	=>  Location: PIN_AF25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[17]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[18]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[19]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[20]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[21]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[22]	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[23]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[24]	=>  Location: PIN_AH25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[25]	=>  Location: PIN_AE25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[26]	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[27]	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[28]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[29]	=>  Location: PIN_AF26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[30]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[31]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[32]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[33]	=>  Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[34]	=>  Location: PIN_AH23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[35]	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[0]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[1]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LCD_DATA[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LCD_DATA[1]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LCD_DATA[2]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LCD_DATA[3]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LCD_DATA[4]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LCD_DATA[5]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LCD_DATA[6]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LCD_DATA[7]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_DQ[0]	=>  Location: PIN_AH3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_DQ[1]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_DQ[2]	=>  Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_DQ[3]	=>  Location: PIN_AH4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_DQ[4]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_DQ[5]	=>  Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_DQ[6]	=>  Location: PIN_AH6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_DQ[7]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_DQ[8]	=>  Location: PIN_AD1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_DQ[9]	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_DQ[10]	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_DQ[11]	=>  Location: PIN_AE1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_DQ[12]	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_DQ[13]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_DQ[14]	=>  Location: PIN_AF3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_DQ[15]	=>  Location: PIN_AG3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF DE2_115 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_LCD_ON : std_logic;
SIGNAL ww_LCD_BLON : std_logic;
SIGNAL ww_LCD_EN : std_logic;
SIGNAL ww_LCD_RS : std_logic;
SIGNAL ww_LCD_RW : std_logic;
SIGNAL ww_SRAM_ADDR : std_logic_vector(19 DOWNTO 0);
SIGNAL ww_SRAM_UB_N : std_logic;
SIGNAL ww_SRAM_LB_N : std_logic;
SIGNAL ww_SRAM_WE_N : std_logic;
SIGNAL ww_SRAM_CE_N : std_logic;
SIGNAL ww_SRAM_OE_N : std_logic;
SIGNAL \Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CLOCK_50~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_top_level|Mux7~1clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_top_level|Inst_i2c_user_logic|next_state~12clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_top_level|Inst_system_controller|refresh_LCD~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|counter_incr~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[3]~38_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[5]~42_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[11]~54_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[12]~56_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[15]~62_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[19]~70_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[21]~74_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[22]~76_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~8_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~10_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~12_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~22_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~24_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~34_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~40_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~50_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~6_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~10_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~20_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~26_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|ROM_cnt[0]~11_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[5]~27_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[6]~29_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[11]~39_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[13]~43_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Reset_Delay|Cont[5]~27_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Reset_Delay|Cont[7]~31_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Reset_Delay|Cont[13]~43_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Reset_Delay|Cont[15]~48\ : std_logic;
SIGNAL \Inst_top_level|Inst_Reset_Delay|Cont[16]~50\ : std_logic;
SIGNAL \Inst_top_level|Inst_Reset_Delay|Cont[16]~49_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Reset_Delay|Cont[17]~52\ : std_logic;
SIGNAL \Inst_top_level|Inst_Reset_Delay|Cont[17]~51_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Reset_Delay|Cont[18]~54\ : std_logic;
SIGNAL \Inst_top_level|Inst_Reset_Delay|Cont[18]~53_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Reset_Delay|Cont[19]~55_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|address_cnt[3]~19_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|ROM_cnt[5]~23_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|address_cnt[6]~25_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_PWM|LessThan0~1_cout\ : std_logic;
SIGNAL \Inst_top_level|Inst_PWM|LessThan0~3_cout\ : std_logic;
SIGNAL \Inst_top_level|Inst_PWM|LessThan0~5_cout\ : std_logic;
SIGNAL \Inst_top_level|Inst_PWM|LessThan0~7_cout\ : std_logic;
SIGNAL \Inst_top_level|Inst_PWM|LessThan0~9_cout\ : std_logic;
SIGNAL \Inst_top_level|Inst_PWM|LessThan0~11_cout\ : std_logic;
SIGNAL \Inst_top_level|Inst_PWM|LessThan0~13_cout\ : std_logic;
SIGNAL \Inst_top_level|Inst_PWM|LessThan0~14_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|sampled~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_PWM|counter[0]~9\ : std_logic;
SIGNAL \Inst_top_level|Inst_PWM|counter[0]~8_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_PWM|counter[1]~11\ : std_logic;
SIGNAL \Inst_top_level|Inst_PWM|counter[1]~10_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_PWM|counter[2]~13\ : std_logic;
SIGNAL \Inst_top_level|Inst_PWM|counter[2]~12_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_PWM|counter[3]~15\ : std_logic;
SIGNAL \Inst_top_level|Inst_PWM|counter[3]~14_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_PWM|counter[4]~17\ : std_logic;
SIGNAL \Inst_top_level|Inst_PWM|counter[4]~16_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_PWM|counter[5]~19\ : std_logic;
SIGNAL \Inst_top_level|Inst_PWM|counter[5]~18_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_PWM|counter[6]~21\ : std_logic;
SIGNAL \Inst_top_level|Inst_PWM|counter[6]~20_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_PWM|counter[7]~22_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~1\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~3\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~5\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~7\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~6_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~9\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~8_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~11\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~10_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~13\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~12_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~15\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~14_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~17\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~16_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~19\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~18_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~21\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~20_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~23\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~22_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~25\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~24_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~27\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~26_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~29\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~28_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~31\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~30_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~33\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~32_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~35\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~34_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~37\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~36_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~39\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~38_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~41\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~40_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~43\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~42_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~45\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~44_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~47\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~46_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~49\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~48_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Add1~50_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[5]~27_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[6]~29_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[11]~39_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[14]~46\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[15]~47_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[11]~39_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[14]~46\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[15]~47_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[5]~27_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[6]~29_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[14]~46\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[15]~47_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux8~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux8~5_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byteSel~21_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Selector0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Equal0~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Equal0~6_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[3]~_emulated_q\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[5]~_emulated_q\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[4]~_emulated_q\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[4]~16_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|first~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|state.ready~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|LCD_en~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|state.ready~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|state.ready~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|address_out~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|Equal0~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|Selector19~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Reset_Delay|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Reset_Delay|Equal0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|address_out~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|address_out~3_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|address_out~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|address_out~5_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|address_out~6_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|address_out~7_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|next_state.start~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.ready~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|next_state~17_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Equal0~9_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|count[27]~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~58_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~63_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~77_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~78_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~82_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[3]~13_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|first~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Selector7~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Selector7~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|clk_en_100~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Selector7~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|clk_en_1~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|counter_incr~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|address_cnt[0]~10_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|address_cnt[0]~12_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|read_SRAM~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector17~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_clk~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Mux1~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Mux1~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Mux1~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Mux2~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Mux2~3_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Mux3~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Mux3~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Mux3~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Mux4~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Mux4~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Mux4~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Mux4~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Mux1~3_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Mux1~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Mux1~5_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Mux1~6_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Mux4~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~5_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~6_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~7_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~8_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~9_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~10_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Mux3~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Mux3~3_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Mux3~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~11_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_HEX_to_ASCII_4|Mux6~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux7~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux7~3_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux7~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux7~5_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux7~6_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux7~7_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux7~8_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux7~9_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux7~12_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux7~13_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_HEX_to_ASCII_0|Mux5~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux6~7_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux6~8_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux6~9_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux6~10_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux6~11_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_HEX_to_ASCII_4|Mux5~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux6~12_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_HEX_to_ASCII_2|Mux5~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux6~13_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux5~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux5~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_HEX_to_ASCII_0|Mux4~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux5~10_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_HEX_to_ASCII_2|Mux4~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_HEX_to_ASCII_1|Mux4~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux4~14_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux4~15_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux4~16_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux4~17_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux4~18_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux4~19_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux4~20_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux4~21_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux4~22_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux4~23_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_HEX_to_ASCII_2|Mux3~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux4~24_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_HEX_to_ASCII_1|Mux3~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux4~25_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux3~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux3~10_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux3~11_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux3~12_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux3~17_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux2~7_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux2~8_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux2~9_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux1~15_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_HEX_to_ASCII_2|Mux2~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux1~16_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux0~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Equal1~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Equal1~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Equal1~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Equal1~3_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Equal2~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Equal2~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Equal2~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Equal2~3_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Equal2~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Equal1~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Equal1~5_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Equal1~6_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Equal1~7_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Equal1~8_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|read_SRAM~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|read_SRAM~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~8_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~10_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|LessThan0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|cont_io_out[9]~7_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|cont_io_out[5]~8_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|cont_io_out[0]~14_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|cont_io_out[7]~16_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx[0]~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Mux0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_PWM|PWM_Process~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_PWM|pwm~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|clk_cnt~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|clk_cnt~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|clk_cnt~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|clk_cnt~3_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|clk_cnt~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|clk_cnt~5_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|clk_cnt~6_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|clk_cnt~7_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|clk_cnt~8_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|clk_cnt~9_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|clk_cnt~10_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|clk_cnt~11_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pause|Equal0~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pwm|Equal0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_speed|Equal0~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|Selector22~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[5]~21_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[4]~17_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Mux2~5_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Mux3~5_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux5~16_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux4~26_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx[0]~5_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux1~3_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux1~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux1~6_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux1~7_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux4~7_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux4~8_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux4~10_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux4~11_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux1~8_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux1~9_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux4~12_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux4~13_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux1~18_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux1~19_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|next_state.start~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx[4]~6_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[0]~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[4]~15_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[6]~23_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\ : std_logic;
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~15\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~19\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~23\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~24_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~27\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~28_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~31\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~30_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~32_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~17_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~20\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~19_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~22\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~21_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~12\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~24\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~23_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~15\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~26\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~25_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~28\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~27_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~30\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~29_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~24\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~27_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~36\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~35_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~40\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~39_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~32\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~31_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~34\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~33_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~36\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~35_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~38\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~37_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~40\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~39_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~42\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~41_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]~44\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]~43_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15]~46\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15]~45_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[16]~48\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[16]~47_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~42_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[17]~49_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita14~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita14~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita15~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita15~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita16~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_shift_clk_ena~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[5]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~44_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~45_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~46_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~47_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~48_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~49_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~50_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~51_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~52_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~25_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~25_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~26_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[25]~25_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~26_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~27_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[26]~26_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~27_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~28_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][27]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[27]~27_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~28_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~29_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[28]~28_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~29_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~30_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][29]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][29]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[29]~29_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~30_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~31_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][30]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][30]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[30]~30_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~31_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~32_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][31]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][31]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[31]~31_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~32_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~33_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][32]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][32]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[32]~32_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~33_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~34_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][33]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][33]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[33]~33_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~34_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][34]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][34]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[34]~34_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[0]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[0]~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[0]~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[0]~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[0]~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[0]~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[0]~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode259w[3]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode369w[3]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode212w[3]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode239w[3]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_shift_clk_ena~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|~GND~combout\ : std_logic;
SIGNAL \GPIO[3]~input_o\ : std_logic;
SIGNAL \GPIO[4]~input_o\ : std_logic;
SIGNAL \GPIO[5]~input_o\ : std_logic;
SIGNAL \GPIO[6]~input_o\ : std_logic;
SIGNAL \GPIO[7]~input_o\ : std_logic;
SIGNAL \GPIO[8]~input_o\ : std_logic;
SIGNAL \GPIO[9]~input_o\ : std_logic;
SIGNAL \GPIO[10]~input_o\ : std_logic;
SIGNAL \GPIO[11]~input_o\ : std_logic;
SIGNAL \GPIO[12]~input_o\ : std_logic;
SIGNAL \GPIO[13]~input_o\ : std_logic;
SIGNAL \GPIO[14]~input_o\ : std_logic;
SIGNAL \GPIO[15]~input_o\ : std_logic;
SIGNAL \GPIO[16]~input_o\ : std_logic;
SIGNAL \GPIO[17]~input_o\ : std_logic;
SIGNAL \GPIO[18]~input_o\ : std_logic;
SIGNAL \GPIO[19]~input_o\ : std_logic;
SIGNAL \GPIO[20]~input_o\ : std_logic;
SIGNAL \GPIO[21]~input_o\ : std_logic;
SIGNAL \GPIO[22]~input_o\ : std_logic;
SIGNAL \GPIO[23]~input_o\ : std_logic;
SIGNAL \GPIO[24]~input_o\ : std_logic;
SIGNAL \GPIO[25]~input_o\ : std_logic;
SIGNAL \GPIO[26]~input_o\ : std_logic;
SIGNAL \GPIO[27]~input_o\ : std_logic;
SIGNAL \GPIO[28]~input_o\ : std_logic;
SIGNAL \GPIO[29]~input_o\ : std_logic;
SIGNAL \GPIO[30]~input_o\ : std_logic;
SIGNAL \GPIO[31]~input_o\ : std_logic;
SIGNAL \GPIO[32]~input_o\ : std_logic;
SIGNAL \GPIO[33]~input_o\ : std_logic;
SIGNAL \GPIO[34]~input_o\ : std_logic;
SIGNAL \GPIO[35]~input_o\ : std_logic;
SIGNAL \GPIO[0]~input_o\ : std_logic;
SIGNAL \GPIO[1]~input_o\ : std_logic;
SIGNAL \GPIO[2]~input_o\ : std_logic;
SIGNAL \LCD_DATA[0]~input_o\ : std_logic;
SIGNAL \LCD_DATA[1]~input_o\ : std_logic;
SIGNAL \LCD_DATA[2]~input_o\ : std_logic;
SIGNAL \LCD_DATA[3]~input_o\ : std_logic;
SIGNAL \LCD_DATA[4]~input_o\ : std_logic;
SIGNAL \LCD_DATA[5]~input_o\ : std_logic;
SIGNAL \LCD_DATA[6]~input_o\ : std_logic;
SIGNAL \LCD_DATA[7]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[0]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[4]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[5]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[6]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[7]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[9]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[12]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[13]~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|btn_sync[1]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_speed|btn_sync[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][29]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][32]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][33]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][34]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][34]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Reset_Delay|Cont[0]~57_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Reset_Delay|Cont[1]~20\ : std_logic;
SIGNAL \Inst_top_level|Inst_Reset_Delay|Cont[2]~21_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Reset_Delay|Cont[2]~22\ : std_logic;
SIGNAL \Inst_top_level|Inst_Reset_Delay|Cont[3]~23_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Reset_Delay|Cont[1]~19_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Reset_Delay|Equal0~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Reset_Delay|Equal0~3_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Reset_Delay|Cont[3]~24\ : std_logic;
SIGNAL \Inst_top_level|Inst_Reset_Delay|Cont[4]~25_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Reset_Delay|Cont[4]~26\ : std_logic;
SIGNAL \Inst_top_level|Inst_Reset_Delay|Cont[5]~28\ : std_logic;
SIGNAL \Inst_top_level|Inst_Reset_Delay|Cont[6]~29_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Reset_Delay|Cont[6]~30\ : std_logic;
SIGNAL \Inst_top_level|Inst_Reset_Delay|Cont[7]~32\ : std_logic;
SIGNAL \Inst_top_level|Inst_Reset_Delay|Cont[8]~33_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Reset_Delay|Cont[8]~34\ : std_logic;
SIGNAL \Inst_top_level|Inst_Reset_Delay|Cont[9]~36\ : std_logic;
SIGNAL \Inst_top_level|Inst_Reset_Delay|Cont[10]~37_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Reset_Delay|Cont[10]~38\ : std_logic;
SIGNAL \Inst_top_level|Inst_Reset_Delay|Cont[11]~39_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Reset_Delay|Cont[11]~40\ : std_logic;
SIGNAL \Inst_top_level|Inst_Reset_Delay|Cont[12]~41_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Reset_Delay|Cont[12]~42\ : std_logic;
SIGNAL \Inst_top_level|Inst_Reset_Delay|Cont[13]~44\ : std_logic;
SIGNAL \Inst_top_level|Inst_Reset_Delay|Cont[14]~45_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Reset_Delay|Cont[14]~46\ : std_logic;
SIGNAL \Inst_top_level|Inst_Reset_Delay|Cont[15]~47_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Reset_Delay|Equal0~5_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Reset_Delay|Cont[9]~35_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Reset_Delay|Equal0~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Reset_Delay|Equal0~6_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Reset_Delay|oRESET~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[0]~16_combout\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[4]~18_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[0]~17\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[1]~19_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[1]~20\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[2]~21_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[2]~22\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[3]~24\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[4]~25_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[4]~26\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[5]~28\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[6]~30\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[7]~31_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[7]~32\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[8]~33_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[8]~34\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[9]~35_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[9]~36\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[10]~37_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|Equal0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[10]~38\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[11]~40\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[12]~41_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[12]~42\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[13]~44\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[14]~45_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[14]~46\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[15]~47_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|Equal0~3_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[3]~23_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|Equal0~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|next_state~12clkctrl_outclk\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~5\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~6_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~11_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~13_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~12_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~7_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~7\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~9\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~11\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~12_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~8_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~5_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~13\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~15\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~16_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~9_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~17\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~19\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~20_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~15_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~21\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~22_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~14_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~6_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~18_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~14_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~3_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|stretch~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|stretch~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~1\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~3\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|LessThan2~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~10_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|LessThan4~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~3_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|LessThan2~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~5_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~6_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|scl_clk~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|scl_clk~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_clk~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_clk~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_clk_prev~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|scl_ena~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt[0]~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add1~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector25~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal1~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector19~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_1~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.command~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state~13_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.slv_ack1~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector20~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector20~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.wr~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt[2]~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector0~3_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.slv_ack2~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector0~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|busy~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|next_state~19_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|next_state.repeat~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|next_state~14_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|next_state~13_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|next_state~15_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|next_state.ready~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|next_state~18_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|next_state.data_valid~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|next_state~16_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|next_state.busy_high~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Selector0~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|i2c_enable~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector21~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.rd~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector0~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.mstr_ack~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector22~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.stop~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|scl_ena~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|scl_ena~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|scl~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector18~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.start~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|first~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|first~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|byteSel~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|next_state~20_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|byteSel~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Mux2~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|byteSel~5_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|byteSel~3_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~3_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~13_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~14_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~12_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|sda_int~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector29~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector29~1_combout\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputclkctrl_outclk\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|next_state~16_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|next_state.init~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[0]~16_combout\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[0]~18_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[0]~17\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[1]~19_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[1]~20\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[2]~21_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[2]~22\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[3]~23_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pause|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[3]~24\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[4]~25_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[4]~26\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[5]~28\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[6]~30\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[7]~31_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[7]~32\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[8]~33_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[8]~34\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[9]~35_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[9]~36\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[10]~37_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[10]~38\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[11]~40\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[12]~41_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[12]~42\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[13]~44\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[14]~45_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[13]~43_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pause|Equal0~3_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pause|Equal0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pause|Equal0~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pause|btn_reg~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pause|btn_reg~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pause|btn_sync[0]~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pause|btn_sync[1]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pause|btn_pulse_f~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pause|btn_pulse_f~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Selector16~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|run_counter~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Selector0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|ROM_cnt[3]~20\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|ROM_cnt[4]~21_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|ROM_cnt[4]~22\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|ROM_cnt[5]~24\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|ROM_cnt[6]~25_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|ROM_cnt[6]~14_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|ROM_cnt[6]~31_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|ROM_cnt[6]~26\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|ROM_cnt[7]~28\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|ROM_cnt[8]~29_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|ROM_cnt[6]~13_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|ROM_cnt[7]~27_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Equal0~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Selector1~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|SRAM_rw_int~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|SRAM_rw_int~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|next_state.init~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|next_state.init~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|next_state.read2~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|Selector19~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|next_state.ready~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|sram_address_reg[0]~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|cont_rw_reg~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|next_state.read1~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|next_state.write1~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|next_state.read1~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|Selector18~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|Selector18~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|busy_h~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[0]~16_combout\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[3]~18_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[0]~17\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[1]~19_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[1]~20\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[2]~21_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[2]~22\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[3]~23_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pwm|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[3]~24\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[4]~25_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[4]~26\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[5]~28\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[6]~30\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[7]~31_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[7]~32\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[8]~33_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[8]~34\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[9]~35_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[9]~36\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[10]~37_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[10]~38\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[11]~40\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[12]~41_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[12]~42\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[13]~44\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[14]~45_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[13]~43_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pwm|Equal0~3_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[5]~27_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[6]~29_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pwm|Equal0~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pwm|Equal0~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pwm|btn_reg~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pwm|btn_reg~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pwm|btn_sync[0]~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pwm|btn_pulse_f~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pwm|btn_pulse_f~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Selector4~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[0]~16_combout\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[0]~18_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[0]~17\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[1]~19_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[1]~20\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[2]~21_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[2]~22\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[3]~24\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[4]~25_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[4]~26\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[5]~28\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[6]~30\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[7]~31_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[7]~32\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[8]~33_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[8]~34\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[9]~35_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[9]~36\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[10]~37_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[10]~38\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[11]~39_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_speed|Equal0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[11]~40\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[12]~41_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[12]~42\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[13]~44\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[14]~45_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[13]~43_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_speed|Equal0~3_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[3]~23_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_speed|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_speed|Equal0~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_speed|btn_reg~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_speed|btn_reg~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_speed|btn_sync[0]~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_speed|btn_pulse_f~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_speed|btn_pulse_f~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Selector5~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|next_state.pwm120~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Selector6~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|next_state.pwm1000~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Selector4~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Selector4~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|next_state.pwm60~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Selector0~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Selector0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|SRAM_valid_int~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|SRAM_valid_int~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|to_increment~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|to_increment~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|to_increment~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|ROM_cnt[0]~12\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|ROM_cnt[1]~15_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|ROM_cnt[1]~16\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|ROM_cnt[2]~17_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|ROM_cnt[2]~18\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|ROM_cnt[3]~19_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Selector2~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Selector2~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Selector2~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Selector2~3_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|next_state.test~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Selector3~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|next_state.pause~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|WideOr0~combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_PWM|pwm~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_PWM|pwm~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|speed_sel~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|speed_sel~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Mux7~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Mux7~1clkctrl_outclk\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|Mux0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[0]~32_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[0]~33\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[1]~34_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[1]~35\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[2]~36_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[2]~37\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[3]~39\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[4]~40_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[4]~41\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[5]~43\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[6]~44_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[6]~45\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[7]~46_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[7]~47\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[8]~48_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[8]~49\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[9]~50_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[9]~51\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[10]~52_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[10]~53\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[11]~55\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[12]~57\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[13]~58_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[13]~59\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[14]~60_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[14]~61\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[15]~63\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[16]~64_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[16]~65\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[17]~66_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[17]~67\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[18]~68_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[18]~69\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[19]~71\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[20]~72_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[20]~73\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[21]~75\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[22]~77\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[23]~78_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[23]~79\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[24]~80_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[24]~81\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[25]~82_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[25]~83\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[26]~84_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[26]~85\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[27]~87\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[28]~88_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[28]~89\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[29]~90_combout\ : std_logic;
SIGNAL \Inst_top_level|Mux2~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[29]~91\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[30]~92_combout\ : std_logic;
SIGNAL \Inst_top_level|Mux1~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Mux3~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_HEX_to_ASCII_5|Mux6~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Mux7~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Mux6~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|address_cnt[0]~8_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Equal3~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|address_cnt[2]~18\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|address_cnt[3]~20\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|address_cnt[4]~21_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|byte_start~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|address_cnt[0]~13_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|address_cnt[0]~14_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|address_cnt[4]~22\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|address_cnt[5]~24\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|address_cnt[6]~26\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|address_cnt[7]~27_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|address_cnt[5]~23_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|Equal3~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|address_cnt[0]~11_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|address_cnt[0]~9\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|address_cnt[1]~15_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|address_cnt[1]~16\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|address_cnt[2]~17_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|address_out~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Mux5~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[27]~86_combout\ : std_logic;
SIGNAL \Inst_top_level|Mux4~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[30]~93\ : std_logic;
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int[31]~94_combout\ : std_logic;
SIGNAL \Inst_top_level|Mux0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|data_select~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|data_select~q\ : std_logic;
SIGNAL \Inst_top_level|data_muxed[0]~11_combout\ : std_logic;
SIGNAL \SRAM_DQ[2]~input_o\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|cont_io_out[2]~6_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|cont_io_out[0]~3_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|cont_io_out[0]~19_combout\ : std_logic;
SIGNAL \Inst_top_level|data_muxed[2]~3_combout\ : std_logic;
SIGNAL \SRAM_DQ[3]~input_o\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|cont_io_out[3]~18_combout\ : std_logic;
SIGNAL \Inst_top_level|data_muxed[3]~15_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_HEX_to_ASCII_0|Mux6~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byteSel[0]~7_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|byte_end~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|byte_end[6]~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[6]~25_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|btn_sync[0]~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~clkctrl_outclk\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byteSel[4]~16\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byteSel[5]~17_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|byte_start~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byteSel~29_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~79_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|count[27]~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~83_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~1\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~3\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~81_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~5\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~6_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~80_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~7\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~9\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~11\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~13\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~14_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~76_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~15\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~16_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~75_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~17\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~19\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~20_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~73_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~21\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~23\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~25\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~26_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~70_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~27\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~29\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~30_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~68_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~31\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~33\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~35\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~36_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~65_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~66_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~32_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~67_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Equal0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~37\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~38_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~64_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~39\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~41\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~42_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~62_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~43\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~44_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~61_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~45\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~46_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~60_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~47\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~48_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~59_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~49\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~51\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~52_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~57_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~53\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~54_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~56_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~28_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~69_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~71_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Equal0~3_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Equal0~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|byte_start~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byteSel[2]~11_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byteSel~31_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|byte_start~3_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|first~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byteSel[5]~18\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byteSel[6]~19_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|first~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byteSel[3]~13_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|byte_start~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|byte_start[3]~5_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byteSel~27_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|first~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|first~3_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|state.ready~3_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|state.ready~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|LessThan0~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|LessThan0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|LessThan0~3_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|LessThan0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|LessThan0~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|LessThan0~5_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|LessThan0~6_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|state.ready~5_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|state.start~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|state.start~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~5_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|state.ready~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|state.data_valid~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|state.data_valid~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|state.busy_high~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[1]~5_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|byte_end~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[3]~12_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[1]~7_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[1]~_emulated_q\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[1]~6_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|byte_end~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[0]~3_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[0]~_emulated_q\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[0]~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|LessThan1~1_cout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|LessThan1~3_cout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|LessThan1~5_cout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|LessThan1~7_cout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|LessThan1~9_cout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|LessThan1~11_cout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|LessThan1~12_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[6]~41_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[6]~_emulated_q\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[6]~24_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byteSel~24_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[5]~19_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|byte_end~3_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[5]~20_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_system_controller|WideOr1~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byteSel~23_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[2]~9_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[2]~11_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[2]~_emulated_q\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[2]~10_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byteSel~22_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byteSel~25_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byteSel~26_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byteSel[0]~8\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byteSel[1]~10\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byteSel[2]~12\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byteSel[3]~14\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byteSel[4]~15_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byteSel~28_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~11_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux7~16_combout\ : std_logic;
SIGNAL \SRAM_DQ[10]~input_o\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|cont_io_out[10]~2_combout\ : std_logic;
SIGNAL \Inst_top_level|data_muxed[10]~0_combout\ : std_logic;
SIGNAL \Inst_top_level|data_muxed[9]~4_combout\ : std_logic;
SIGNAL \SRAM_DQ[8]~input_o\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|cont_io_out[8]~11_combout\ : std_logic;
SIGNAL \Inst_top_level|data_muxed[8]~8_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_HEX_to_ASCII_2|Mux6~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byteSel[1]~9_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byteSel~30_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~13_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~14_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux7~14_combout\ : std_logic;
SIGNAL \Inst_top_level|data_muxed[5]~5_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|cont_io_out[4]~12_combout\ : std_logic;
SIGNAL \Inst_top_level|data_muxed[4]~9_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|cont_io_out[6]~4_combout\ : std_logic;
SIGNAL \Inst_top_level|data_muxed[6]~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_HEX_to_ASCII_1|Mux6~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~8_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~9_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~10_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux7~15_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~0_combout\ : std_logic;
SIGNAL \SRAM_DQ[14]~input_o\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|cont_io_out[14]~5_combout\ : std_logic;
SIGNAL \Inst_top_level|data_muxed[14]~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|cont_io_out[13]~9_combout\ : std_logic;
SIGNAL \Inst_top_level|data_muxed[13]~6_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|cont_io_out[12]~13_combout\ : std_logic;
SIGNAL \Inst_top_level|data_muxed[12]~10_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_HEX_to_ASCII_3|Mux6~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~18_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~19_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~72_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~18_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Add0~74_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Equal0~5_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Equal0~7_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Equal0~8_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~20_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~12_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux6~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux6~3_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux6~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux6~5_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux6~15_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux6~6_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_HEX_to_ASCII_1|Mux5~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux6~14_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_HEX_to_ASCII_5|Mux5~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[1]~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_HEX_to_ASCII_3|Mux5~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux5~7_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux7~10_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux7~11_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux5~8_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux5~9_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux5~11_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux5~12_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux5~13_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux5~3_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux5~5_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~6_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~7_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_HEX_to_ASCII_4|Mux4~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux5~6_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux5~14_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_HEX_to_ASCII_5|Mux4~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[2]~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_HEX_to_ASCII_3|Mux4~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_HEX_to_ASCII_5|Mux3~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~16_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~15_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~17_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[3]~3_combout\ : std_logic;
SIGNAL \SRAM_DQ[15]~input_o\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|cont_io_out[15]~17_combout\ : std_logic;
SIGNAL \Inst_top_level|data_muxed[15]~14_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_HEX_to_ASCII_3|Mux3~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux3~23_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_HEX_to_ASCII_3|Mux2~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux3~24_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux3~25_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux3~19_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux3~20_combout\ : std_logic;
SIGNAL \SRAM_DQ[11]~input_o\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|cont_io_out[11]~15_combout\ : std_logic;
SIGNAL \Inst_top_level|data_muxed[11]~12_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux3~0_combout\ : std_logic;
SIGNAL \SRAM_DQ[1]~input_o\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|cont_io_out[1]~10_combout\ : std_logic;
SIGNAL \Inst_top_level|data_muxed[1]~7_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux3~7_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux3~8_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux3~18_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux3~21_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux3~15_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux3~13_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux3~16_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux3~22_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux3~26_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux2~11_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux2~12_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux3~5_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_HEX_to_ASCII_1|Mux2~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux3~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux3~3_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux3~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux3~6_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux3~9_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux8~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux2~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux2~3_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux2~5_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux2~6_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux2~10_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux5~15_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux2~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux3~14_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux2~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux2~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux2~13_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_HEX_to_ASCII_5|Mux2~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux1~11_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux1~12_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux1~10_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux1~13_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux1~14_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux1~17_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[6]~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux0~5_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux0~3_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux8~7_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux0~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux0~6_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|sram_io_out[0]~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|sram_io_out[2]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|sram_io_out[3]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|sram_io_out[4]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|sram_io_out[5]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|sram_io_out[6]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|data_muxed[7]~13_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|sram_io_out[8]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|sram_io_out[9]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|sram_io_out[11]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|sram_io_out[12]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|sram_io_out[13]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|sram_io_out[14]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt~5_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~1\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~3\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~5\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~7\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~8_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~9\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~11\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~12_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~13\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~14_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt~3_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~15\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~16_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~17\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~18_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~19\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~21\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~23\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~24_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~25\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~27\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~28_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt~6_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~29\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~30_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~31\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~32_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~22_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~3_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~5_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_en~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|busy~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|busy~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Selector33~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Selector33~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Selector33~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|ena~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|state.zero~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|state.zero~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Selector1~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|state.idle~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Selector0~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|state.one~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Selector0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|en~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux8~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux8~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux8~3_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux8~6_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux8~8_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Mux8~9_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|next_state.write1~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|next_state.write1~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|next_state.write2~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|Selector16~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|Selector16~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|sram_we_n~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|Selector17~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|Selector17~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|sram_oe_n~q\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4_combout\ : std_logic;
SIGNAL \~QIC_CREATED_GND~I_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~10\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~12\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|acq_data_in_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode379w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode369w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode359w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode349w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode339w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode329w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode319w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode308w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode289w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode279w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode269w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode259w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode249w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode239w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode229w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode212w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ : std_logic_vector(34 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ : std_logic_vector(34 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ : std_logic_vector(34 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pause|btn_sync\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Inst_top_level|Inst_BTN_Debounce_speed|btn_sync\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pwm|btn_sync\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Inst_top_level|Inst_PWM|counter\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|count\ : std_logic_vector(27 DOWNTO 0);
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|byteSel\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \Inst_top_level|Inst_system_controller|speed_sel\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Inst_top_level|Inst_system_controller|clk_cnt\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \Inst_top_level|Inst_system_controller|byte_start\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \Inst_top_level|Inst_system_controller|byte_end\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \Inst_top_level|Inst_system_controller|address_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_top_level|Inst_system_controller|address_cnt\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_top_level|Inst_system_controller|ROM_cnt\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Inst_top_level|Inst_i2c_user_logic|byteSel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_top_level|Inst_SRAM_Controller|sram_io_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Inst_top_level|Inst_SRAM_Controller|sram_address_reg\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \Inst_top_level|Inst_SRAM_Controller|cont_io_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Inst_top_level|Inst_SRAM_Controller|cont_io_in\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Inst_top_level|Inst_Address_Counter|increment_value\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \Inst_top_level|Inst_Address_Counter|address_int\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|btn_sync\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Inst_top_level|Inst_Reset_Delay|Cont\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\ : std_logic_vector(8 DOWNTO 8);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|ALT_INV_busy_h~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_SRAM_Controller|ALT_INV_cont_rw_reg~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|ALT_INV_next_state~12_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|ALT_INV_btn_pulse_f~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_LCD_User_Logic|ALT_INV_LessThan1~12_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_i2c_user_logic|ALT_INV_next_state~12clkctrl_outclk\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\ : std_logic;
SIGNAL \Inst_top_level|Inst_BTN_Debounce_reset|ALT_INV_btn_pulse_f~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_CLOCK_50 <= CLOCK_50;
ww_KEY <= KEY;
LCD_ON <= ww_LCD_ON;
LCD_BLON <= ww_LCD_BLON;
LCD_EN <= ww_LCD_EN;
LCD_RS <= ww_LCD_RS;
LCD_RW <= ww_LCD_RW;
SRAM_ADDR <= ww_SRAM_ADDR;
SRAM_UB_N <= ww_SRAM_UB_N;
SRAM_LB_N <= ww_SRAM_LB_N;
SRAM_WE_N <= ww_SRAM_WE_N;
SRAM_CE_N <= ww_SRAM_CE_N;
SRAM_OE_N <= ww_SRAM_OE_N;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\Inst_top_level|Mux0~0_combout\ & \Inst_top_level|Mux1~0_combout\ & \Inst_top_level|Mux2~0_combout\ & \Inst_top_level|Mux3~0_combout\ & 
\Inst_top_level|Mux4~0_combout\ & \Inst_top_level|Mux5~0_combout\ & \Inst_top_level|Mux6~0_combout\ & \Inst_top_level|Mux7~0_combout\);

\Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(0) <= \Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(1) <= \Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(2) <= \Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(3) <= \Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(4) <= \Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(5) <= \Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(6) <= \Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(7) <= \Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(8) <= \Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(9) <= \Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(10) <= \Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(11) <= \Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(12) <= \Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(13) <= \Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(14) <= \Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(15) <= \Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(12) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(12) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(12) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(12) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(12) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(12) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(12) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(12) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(12) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(12) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(12) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(12) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(12) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(12) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(12) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(12) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(12) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(12) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(12) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(12) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(12) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(12) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(12) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(12) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(12) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(12) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(12) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(12) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(12) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(12) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(12) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(12) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\CLOCK_50~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLOCK_50~input_o\);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \altera_internal_jtag~TCKUTAP\);

\Inst_top_level|Mux7~1clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \Inst_top_level|Mux7~1_combout\);

\Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q\);

\Inst_top_level|Inst_i2c_user_logic|next_state~12clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~10_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~10_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\;
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\Inst_top_level|Inst_SRAM_Controller|ALT_INV_busy_h~q\ <= NOT \Inst_top_level|Inst_SRAM_Controller|busy_h~q\;
\Inst_top_level|Inst_SRAM_Controller|ALT_INV_cont_rw_reg~q\ <= NOT \Inst_top_level|Inst_SRAM_Controller|cont_rw_reg~q\;
\Inst_top_level|Inst_i2c_user_logic|ALT_INV_next_state~12_combout\ <= NOT \Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\;
\Inst_top_level|Inst_BTN_Debounce_reset|ALT_INV_btn_pulse_f~q\ <= NOT \Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~q\;
\Inst_top_level|Inst_LCD_User_Logic|ALT_INV_LessThan1~12_combout\ <= NOT \Inst_top_level|Inst_LCD_User_Logic|LessThan1~12_combout\;
\Inst_top_level|Inst_i2c_user_logic|ALT_INV_next_state~12clkctrl_outclk\ <= NOT \Inst_top_level|Inst_i2c_user_logic|next_state~12clkctrl_outclk\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\;
\Inst_top_level|Inst_BTN_Debounce_reset|ALT_INV_btn_pulse_f~clkctrl_outclk\ <= NOT \Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~clkctrl_outclk\;
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;

-- Location: FF_X45_Y31_N29
\Inst_top_level|Inst_system_controller|address_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|address_out~0_combout\,
	sclr => \Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|address_out\(0));

-- Location: FF_X45_Y31_N31
\Inst_top_level|Inst_system_controller|address_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|address_out~1_combout\,
	sclr => \Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|address_out\(1));

-- Location: FF_X45_Y31_N11
\Inst_top_level|Inst_system_controller|address_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|address_out~3_combout\,
	sclr => \Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|address_out\(3));

-- Location: FF_X45_Y31_N13
\Inst_top_level|Inst_system_controller|address_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|address_out~4_combout\,
	sclr => \Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|address_out\(4));

-- Location: FF_X45_Y31_N23
\Inst_top_level|Inst_system_controller|address_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|address_out~5_combout\,
	sclr => \Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|address_out\(5));

-- Location: FF_X45_Y31_N1
\Inst_top_level|Inst_system_controller|address_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|address_out~6_combout\,
	sclr => \Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|address_out\(6));

-- Location: FF_X48_Y31_N17
\Inst_top_level|Inst_system_controller|address_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|address_out~7_combout\,
	sclr => \Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|address_out\(7));

-- Location: FF_X48_Y31_N5
\Inst_top_level|Inst_system_controller|refresh_LCD\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|Selector7~2_combout\,
	sclr => \Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|refresh_LCD~q\);

-- Location: FF_X46_Y32_N9
\Inst_top_level|Inst_system_controller|counter_incr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|counter_incr~0_combout\,
	sclr => \Inst_top_level|Inst_SRAM_Controller|busy_h~q\,
	ena => \Inst_top_level|Inst_system_controller|run_counter~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|counter_incr~q\);

-- Location: FF_X43_Y29_N13
\Inst_top_level|Inst_Address_Counter|address_int[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Address_Counter|address_int[22]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Address_Counter|address_int\(22));

-- Location: FF_X43_Y29_N11
\Inst_top_level|Inst_Address_Counter|address_int[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Address_Counter|address_int[21]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Address_Counter|address_int\(21));

-- Location: FF_X43_Y29_N7
\Inst_top_level|Inst_Address_Counter|address_int[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Address_Counter|address_int[19]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Address_Counter|address_int\(19));

-- Location: FF_X43_Y30_N31
\Inst_top_level|Inst_Address_Counter|address_int[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Address_Counter|address_int[15]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Address_Counter|address_int\(15));

-- Location: FF_X43_Y30_N25
\Inst_top_level|Inst_Address_Counter|address_int[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Address_Counter|address_int[12]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Address_Counter|address_int\(12));

-- Location: FF_X43_Y30_N23
\Inst_top_level|Inst_Address_Counter|address_int[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Address_Counter|address_int[11]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Address_Counter|address_int\(11));

-- Location: FF_X43_Y30_N11
\Inst_top_level|Inst_Address_Counter|address_int[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Address_Counter|address_int[5]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Address_Counter|address_int\(5));

-- Location: FF_X43_Y30_N7
\Inst_top_level|Inst_Address_Counter|address_int[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Address_Counter|address_int[3]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Address_Counter|address_int\(3));

-- Location: LCCOMB_X43_Y30_N6
\Inst_top_level|Inst_Address_Counter|address_int[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Address_Counter|address_int[3]~38_combout\ = (\Inst_top_level|Inst_Address_Counter|address_int\(3) & ((\Inst_top_level|Inst_Address_Counter|increment_value\(16) & (\Inst_top_level|Inst_Address_Counter|address_int[2]~37\ & VCC)) # 
-- (!\Inst_top_level|Inst_Address_Counter|increment_value\(16) & (!\Inst_top_level|Inst_Address_Counter|address_int[2]~37\)))) # (!\Inst_top_level|Inst_Address_Counter|address_int\(3) & ((\Inst_top_level|Inst_Address_Counter|increment_value\(16) & 
-- (!\Inst_top_level|Inst_Address_Counter|address_int[2]~37\)) # (!\Inst_top_level|Inst_Address_Counter|increment_value\(16) & ((\Inst_top_level|Inst_Address_Counter|address_int[2]~37\) # (GND)))))
-- \Inst_top_level|Inst_Address_Counter|address_int[3]~39\ = CARRY((\Inst_top_level|Inst_Address_Counter|address_int\(3) & (!\Inst_top_level|Inst_Address_Counter|increment_value\(16) & !\Inst_top_level|Inst_Address_Counter|address_int[2]~37\)) # 
-- (!\Inst_top_level|Inst_Address_Counter|address_int\(3) & ((!\Inst_top_level|Inst_Address_Counter|address_int[2]~37\) # (!\Inst_top_level|Inst_Address_Counter|increment_value\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Address_Counter|address_int\(3),
	datab => \Inst_top_level|Inst_Address_Counter|increment_value\(16),
	datad => VCC,
	cin => \Inst_top_level|Inst_Address_Counter|address_int[2]~37\,
	combout => \Inst_top_level|Inst_Address_Counter|address_int[3]~38_combout\,
	cout => \Inst_top_level|Inst_Address_Counter|address_int[3]~39\);

-- Location: LCCOMB_X43_Y30_N10
\Inst_top_level|Inst_Address_Counter|address_int[5]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Address_Counter|address_int[5]~42_combout\ = (\Inst_top_level|Inst_Address_Counter|address_int\(5) & ((\Inst_top_level|Inst_Address_Counter|increment_value\(12) & (\Inst_top_level|Inst_Address_Counter|address_int[4]~41\ & VCC)) # 
-- (!\Inst_top_level|Inst_Address_Counter|increment_value\(12) & (!\Inst_top_level|Inst_Address_Counter|address_int[4]~41\)))) # (!\Inst_top_level|Inst_Address_Counter|address_int\(5) & ((\Inst_top_level|Inst_Address_Counter|increment_value\(12) & 
-- (!\Inst_top_level|Inst_Address_Counter|address_int[4]~41\)) # (!\Inst_top_level|Inst_Address_Counter|increment_value\(12) & ((\Inst_top_level|Inst_Address_Counter|address_int[4]~41\) # (GND)))))
-- \Inst_top_level|Inst_Address_Counter|address_int[5]~43\ = CARRY((\Inst_top_level|Inst_Address_Counter|address_int\(5) & (!\Inst_top_level|Inst_Address_Counter|increment_value\(12) & !\Inst_top_level|Inst_Address_Counter|address_int[4]~41\)) # 
-- (!\Inst_top_level|Inst_Address_Counter|address_int\(5) & ((!\Inst_top_level|Inst_Address_Counter|address_int[4]~41\) # (!\Inst_top_level|Inst_Address_Counter|increment_value\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Address_Counter|address_int\(5),
	datab => \Inst_top_level|Inst_Address_Counter|increment_value\(12),
	datad => VCC,
	cin => \Inst_top_level|Inst_Address_Counter|address_int[4]~41\,
	combout => \Inst_top_level|Inst_Address_Counter|address_int[5]~42_combout\,
	cout => \Inst_top_level|Inst_Address_Counter|address_int[5]~43\);

-- Location: LCCOMB_X43_Y30_N22
\Inst_top_level|Inst_Address_Counter|address_int[11]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Address_Counter|address_int[11]~54_combout\ = (\Inst_top_level|Inst_Address_Counter|address_int\(11) & ((\Inst_top_level|Inst_Address_Counter|increment_value\(11) & (\Inst_top_level|Inst_Address_Counter|address_int[10]~53\ & VCC)) # 
-- (!\Inst_top_level|Inst_Address_Counter|increment_value\(11) & (!\Inst_top_level|Inst_Address_Counter|address_int[10]~53\)))) # (!\Inst_top_level|Inst_Address_Counter|address_int\(11) & ((\Inst_top_level|Inst_Address_Counter|increment_value\(11) & 
-- (!\Inst_top_level|Inst_Address_Counter|address_int[10]~53\)) # (!\Inst_top_level|Inst_Address_Counter|increment_value\(11) & ((\Inst_top_level|Inst_Address_Counter|address_int[10]~53\) # (GND)))))
-- \Inst_top_level|Inst_Address_Counter|address_int[11]~55\ = CARRY((\Inst_top_level|Inst_Address_Counter|address_int\(11) & (!\Inst_top_level|Inst_Address_Counter|increment_value\(11) & !\Inst_top_level|Inst_Address_Counter|address_int[10]~53\)) # 
-- (!\Inst_top_level|Inst_Address_Counter|address_int\(11) & ((!\Inst_top_level|Inst_Address_Counter|address_int[10]~53\) # (!\Inst_top_level|Inst_Address_Counter|increment_value\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Address_Counter|address_int\(11),
	datab => \Inst_top_level|Inst_Address_Counter|increment_value\(11),
	datad => VCC,
	cin => \Inst_top_level|Inst_Address_Counter|address_int[10]~53\,
	combout => \Inst_top_level|Inst_Address_Counter|address_int[11]~54_combout\,
	cout => \Inst_top_level|Inst_Address_Counter|address_int[11]~55\);

-- Location: LCCOMB_X43_Y30_N24
\Inst_top_level|Inst_Address_Counter|address_int[12]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Address_Counter|address_int[12]~56_combout\ = ((\Inst_top_level|Inst_Address_Counter|address_int\(12) $ (\Inst_top_level|Inst_Address_Counter|increment_value\(12) $ (!\Inst_top_level|Inst_Address_Counter|address_int[11]~55\)))) # 
-- (GND)
-- \Inst_top_level|Inst_Address_Counter|address_int[12]~57\ = CARRY((\Inst_top_level|Inst_Address_Counter|address_int\(12) & ((\Inst_top_level|Inst_Address_Counter|increment_value\(12)) # (!\Inst_top_level|Inst_Address_Counter|address_int[11]~55\))) # 
-- (!\Inst_top_level|Inst_Address_Counter|address_int\(12) & (\Inst_top_level|Inst_Address_Counter|increment_value\(12) & !\Inst_top_level|Inst_Address_Counter|address_int[11]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Address_Counter|address_int\(12),
	datab => \Inst_top_level|Inst_Address_Counter|increment_value\(12),
	datad => VCC,
	cin => \Inst_top_level|Inst_Address_Counter|address_int[11]~55\,
	combout => \Inst_top_level|Inst_Address_Counter|address_int[12]~56_combout\,
	cout => \Inst_top_level|Inst_Address_Counter|address_int[12]~57\);

-- Location: LCCOMB_X43_Y30_N30
\Inst_top_level|Inst_Address_Counter|address_int[15]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Address_Counter|address_int[15]~62_combout\ = (\Inst_top_level|Inst_Address_Counter|address_int\(15) & (!\Inst_top_level|Inst_Address_Counter|address_int[14]~61\)) # (!\Inst_top_level|Inst_Address_Counter|address_int\(15) & 
-- ((\Inst_top_level|Inst_Address_Counter|address_int[14]~61\) # (GND)))
-- \Inst_top_level|Inst_Address_Counter|address_int[15]~63\ = CARRY((!\Inst_top_level|Inst_Address_Counter|address_int[14]~61\) # (!\Inst_top_level|Inst_Address_Counter|address_int\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Address_Counter|address_int\(15),
	datad => VCC,
	cin => \Inst_top_level|Inst_Address_Counter|address_int[14]~61\,
	combout => \Inst_top_level|Inst_Address_Counter|address_int[15]~62_combout\,
	cout => \Inst_top_level|Inst_Address_Counter|address_int[15]~63\);

-- Location: LCCOMB_X43_Y29_N6
\Inst_top_level|Inst_Address_Counter|address_int[19]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Address_Counter|address_int[19]~70_combout\ = (\Inst_top_level|Inst_Address_Counter|address_int\(19) & (!\Inst_top_level|Inst_Address_Counter|address_int[18]~69\)) # (!\Inst_top_level|Inst_Address_Counter|address_int\(19) & 
-- ((\Inst_top_level|Inst_Address_Counter|address_int[18]~69\) # (GND)))
-- \Inst_top_level|Inst_Address_Counter|address_int[19]~71\ = CARRY((!\Inst_top_level|Inst_Address_Counter|address_int[18]~69\) # (!\Inst_top_level|Inst_Address_Counter|address_int\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Address_Counter|address_int\(19),
	datad => VCC,
	cin => \Inst_top_level|Inst_Address_Counter|address_int[18]~69\,
	combout => \Inst_top_level|Inst_Address_Counter|address_int[19]~70_combout\,
	cout => \Inst_top_level|Inst_Address_Counter|address_int[19]~71\);

-- Location: LCCOMB_X43_Y29_N10
\Inst_top_level|Inst_Address_Counter|address_int[21]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Address_Counter|address_int[21]~74_combout\ = (\Inst_top_level|Inst_Address_Counter|address_int\(21) & (!\Inst_top_level|Inst_Address_Counter|address_int[20]~73\)) # (!\Inst_top_level|Inst_Address_Counter|address_int\(21) & 
-- ((\Inst_top_level|Inst_Address_Counter|address_int[20]~73\) # (GND)))
-- \Inst_top_level|Inst_Address_Counter|address_int[21]~75\ = CARRY((!\Inst_top_level|Inst_Address_Counter|address_int[20]~73\) # (!\Inst_top_level|Inst_Address_Counter|address_int\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Address_Counter|address_int\(21),
	datad => VCC,
	cin => \Inst_top_level|Inst_Address_Counter|address_int[20]~73\,
	combout => \Inst_top_level|Inst_Address_Counter|address_int[21]~74_combout\,
	cout => \Inst_top_level|Inst_Address_Counter|address_int[21]~75\);

-- Location: LCCOMB_X43_Y29_N12
\Inst_top_level|Inst_Address_Counter|address_int[22]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Address_Counter|address_int[22]~76_combout\ = (\Inst_top_level|Inst_Address_Counter|address_int\(22) & (\Inst_top_level|Inst_Address_Counter|address_int[21]~75\ $ (GND))) # (!\Inst_top_level|Inst_Address_Counter|address_int\(22) & 
-- (!\Inst_top_level|Inst_Address_Counter|address_int[21]~75\ & VCC))
-- \Inst_top_level|Inst_Address_Counter|address_int[22]~77\ = CARRY((\Inst_top_level|Inst_Address_Counter|address_int\(22) & !\Inst_top_level|Inst_Address_Counter|address_int[21]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Address_Counter|address_int\(22),
	datad => VCC,
	cin => \Inst_top_level|Inst_Address_Counter|address_int[21]~75\,
	combout => \Inst_top_level|Inst_Address_Counter|address_int[22]~76_combout\,
	cout => \Inst_top_level|Inst_Address_Counter|address_int[22]~77\);

-- Location: FF_X43_Y31_N13
\Inst_top_level|Inst_system_controller|ROM_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|ROM_cnt[0]~11_combout\,
	sclr => \Inst_top_level|Inst_system_controller|ROM_cnt[6]~13_combout\,
	ena => \Inst_top_level|Inst_system_controller|ROM_cnt[6]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|ROM_cnt\(0));

-- Location: FF_X60_Y37_N11
\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[5]~27_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(5));

-- Location: FF_X60_Y37_N13
\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[6]~29_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(6));

-- Location: FF_X60_Y37_N23
\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[11]~39_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(11));

-- Location: FF_X60_Y37_N27
\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[13]~43_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(13));

-- Location: FF_X34_Y31_N13
\Inst_top_level|Inst_Reset_Delay|Cont[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Reset_Delay|Cont[16]~49_combout\,
	ena => \Inst_top_level|Inst_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Reset_Delay|Cont\(16));

-- Location: FF_X34_Y31_N15
\Inst_top_level|Inst_Reset_Delay|Cont[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Reset_Delay|Cont[17]~51_combout\,
	ena => \Inst_top_level|Inst_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Reset_Delay|Cont\(17));

-- Location: FF_X34_Y31_N17
\Inst_top_level|Inst_Reset_Delay|Cont[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Reset_Delay|Cont[18]~53_combout\,
	ena => \Inst_top_level|Inst_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Reset_Delay|Cont\(18));

-- Location: FF_X34_Y31_N19
\Inst_top_level|Inst_Reset_Delay|Cont[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Reset_Delay|Cont[19]~55_combout\,
	ena => \Inst_top_level|Inst_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Reset_Delay|Cont\(19));

-- Location: FF_X34_Y32_N23
\Inst_top_level|Inst_Reset_Delay|Cont[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Reset_Delay|Cont[5]~27_combout\,
	ena => \Inst_top_level|Inst_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Reset_Delay|Cont\(5));

-- Location: FF_X34_Y32_N27
\Inst_top_level|Inst_Reset_Delay|Cont[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Reset_Delay|Cont[7]~31_combout\,
	ena => \Inst_top_level|Inst_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Reset_Delay|Cont\(7));

-- Location: FF_X34_Y31_N7
\Inst_top_level|Inst_Reset_Delay|Cont[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Reset_Delay|Cont[13]~43_combout\,
	ena => \Inst_top_level|Inst_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Reset_Delay|Cont\(13));

-- Location: FF_X46_Y31_N7
\Inst_top_level|Inst_system_controller|address_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|address_cnt[3]~19_combout\,
	sclr => \Inst_top_level|Inst_system_controller|address_cnt[0]~11_combout\,
	ena => \Inst_top_level|Inst_system_controller|address_cnt[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|address_cnt\(3));

-- Location: FF_X43_Y31_N23
\Inst_top_level|Inst_system_controller|ROM_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|ROM_cnt[5]~23_combout\,
	sclr => \Inst_top_level|Inst_system_controller|ROM_cnt[6]~13_combout\,
	ena => \Inst_top_level|Inst_system_controller|ROM_cnt[6]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|ROM_cnt\(5));

-- Location: FF_X46_Y31_N13
\Inst_top_level|Inst_system_controller|address_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|address_cnt[6]~25_combout\,
	sclr => \Inst_top_level|Inst_system_controller|address_cnt[0]~11_combout\,
	ena => \Inst_top_level|Inst_system_controller|address_cnt[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|address_cnt\(6));

-- Location: LCCOMB_X53_Y29_N6
\Inst_top_level|Inst_LCD_User_Logic|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~2_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|count\(1) & (!\Inst_top_level|Inst_LCD_User_Logic|Add0~1\)) # (!\Inst_top_level|Inst_LCD_User_Logic|count\(1) & (\Inst_top_level|Inst_LCD_User_Logic|Add0~1\ & VCC))
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~3\ = CARRY((\Inst_top_level|Inst_LCD_User_Logic|count\(1) & !\Inst_top_level|Inst_LCD_User_Logic|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|count\(1),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|Add0~1\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~2_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|Add0~3\);

-- Location: LCCOMB_X53_Y29_N12
\Inst_top_level|Inst_LCD_User_Logic|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~8_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|count\(4) & (\Inst_top_level|Inst_LCD_User_Logic|Add0~7\ $ (GND))) # (!\Inst_top_level|Inst_LCD_User_Logic|count\(4) & ((GND) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Add0~7\)))
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~9\ = CARRY((!\Inst_top_level|Inst_LCD_User_Logic|Add0~7\) # (!\Inst_top_level|Inst_LCD_User_Logic|count\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|count\(4),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|Add0~7\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~8_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|Add0~9\);

-- Location: LCCOMB_X53_Y29_N14
\Inst_top_level|Inst_LCD_User_Logic|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~10_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|count\(5) & (!\Inst_top_level|Inst_LCD_User_Logic|Add0~9\)) # (!\Inst_top_level|Inst_LCD_User_Logic|count\(5) & (\Inst_top_level|Inst_LCD_User_Logic|Add0~9\ & 
-- VCC))
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~11\ = CARRY((\Inst_top_level|Inst_LCD_User_Logic|count\(5) & !\Inst_top_level|Inst_LCD_User_Logic|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|count\(5),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|Add0~9\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~10_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|Add0~11\);

-- Location: LCCOMB_X53_Y29_N16
\Inst_top_level|Inst_LCD_User_Logic|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~12_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|count\(6) & (\Inst_top_level|Inst_LCD_User_Logic|Add0~11\ $ (GND))) # (!\Inst_top_level|Inst_LCD_User_Logic|count\(6) & ((GND) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Add0~11\)))
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~13\ = CARRY((!\Inst_top_level|Inst_LCD_User_Logic|Add0~11\) # (!\Inst_top_level|Inst_LCD_User_Logic|count\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|count\(6),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|Add0~11\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~12_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|Add0~13\);

-- Location: LCCOMB_X53_Y29_N26
\Inst_top_level|Inst_LCD_User_Logic|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~22_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|count\(11) & (!\Inst_top_level|Inst_LCD_User_Logic|Add0~21\)) # (!\Inst_top_level|Inst_LCD_User_Logic|count\(11) & (\Inst_top_level|Inst_LCD_User_Logic|Add0~21\ & 
-- VCC))
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~23\ = CARRY((\Inst_top_level|Inst_LCD_User_Logic|count\(11) & !\Inst_top_level|Inst_LCD_User_Logic|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|count\(11),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|Add0~21\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~22_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|Add0~23\);

-- Location: LCCOMB_X53_Y29_N28
\Inst_top_level|Inst_LCD_User_Logic|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~24_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|count\(12) & (\Inst_top_level|Inst_LCD_User_Logic|Add0~23\ $ (GND))) # (!\Inst_top_level|Inst_LCD_User_Logic|count\(12) & ((GND) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Add0~23\)))
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~25\ = CARRY((!\Inst_top_level|Inst_LCD_User_Logic|Add0~23\) # (!\Inst_top_level|Inst_LCD_User_Logic|count\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|count\(12),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|Add0~23\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~24_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|Add0~25\);

-- Location: LCCOMB_X53_Y28_N6
\Inst_top_level|Inst_LCD_User_Logic|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~34_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|count\(17) & (!\Inst_top_level|Inst_LCD_User_Logic|Add0~33\)) # (!\Inst_top_level|Inst_LCD_User_Logic|count\(17) & (\Inst_top_level|Inst_LCD_User_Logic|Add0~33\ & 
-- VCC))
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~35\ = CARRY((\Inst_top_level|Inst_LCD_User_Logic|count\(17) & !\Inst_top_level|Inst_LCD_User_Logic|Add0~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|count\(17),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|Add0~33\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~34_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|Add0~35\);

-- Location: LCCOMB_X53_Y28_N12
\Inst_top_level|Inst_LCD_User_Logic|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~40_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|count\(20) & ((GND) # (!\Inst_top_level|Inst_LCD_User_Logic|Add0~39\))) # (!\Inst_top_level|Inst_LCD_User_Logic|count\(20) & 
-- (\Inst_top_level|Inst_LCD_User_Logic|Add0~39\ $ (GND)))
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~41\ = CARRY((\Inst_top_level|Inst_LCD_User_Logic|count\(20)) # (!\Inst_top_level|Inst_LCD_User_Logic|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|count\(20),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|Add0~39\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~40_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|Add0~41\);

-- Location: LCCOMB_X53_Y28_N22
\Inst_top_level|Inst_LCD_User_Logic|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~50_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|count\(25) & (\Inst_top_level|Inst_LCD_User_Logic|Add0~49\ & VCC)) # (!\Inst_top_level|Inst_LCD_User_Logic|count\(25) & 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Add0~49\))
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~51\ = CARRY((!\Inst_top_level|Inst_LCD_User_Logic|count\(25) & !\Inst_top_level|Inst_LCD_User_Logic|Add0~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|count\(25),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|Add0~49\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~50_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|Add0~51\);

-- Location: LCCOMB_X55_Y33_N20
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~4_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(2) & (\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~3\ $ (GND))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(2) & (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~3\ & VCC))
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~5\ = CARRY((\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(2) & !\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(2),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~3\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~4_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~5\);

-- Location: LCCOMB_X55_Y33_N22
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~6_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(3) & (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~5\)) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(3) & ((\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~5\) # (GND)))
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~7\ = CARRY((!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~5\) # (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(3),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~5\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~6_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~7\);

-- Location: LCCOMB_X55_Y33_N26
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~10_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(5) & (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~9\)) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(5) & ((\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~9\) # (GND)))
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~11\ = CARRY((!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~9\) # (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(5),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~9\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~10_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~11\);

-- Location: LCCOMB_X55_Y32_N4
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~20_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(10) & (\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~19\ $ (GND))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(10) & (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~19\ & VCC))
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~21\ = CARRY((\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(10) & !\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(10),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~19\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~20_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~21\);

-- Location: LCCOMB_X55_Y32_N10
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~26_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(13) & (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~25\)) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(13) & ((\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~25\) # (GND)))
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~27\ = CARRY((!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~25\) # (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(13),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~25\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~26_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~27\);

-- Location: LCCOMB_X43_Y31_N12
\Inst_top_level|Inst_system_controller|ROM_cnt[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|ROM_cnt[0]~11_combout\ = (\Inst_top_level|Inst_system_controller|ROM_cnt\(0) & (\Inst_top_level|Inst_system_controller|to_increment~q\ $ (VCC))) # (!\Inst_top_level|Inst_system_controller|ROM_cnt\(0) & 
-- (\Inst_top_level|Inst_system_controller|to_increment~q\ & VCC))
-- \Inst_top_level|Inst_system_controller|ROM_cnt[0]~12\ = CARRY((\Inst_top_level|Inst_system_controller|ROM_cnt\(0) & \Inst_top_level|Inst_system_controller|to_increment~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|ROM_cnt\(0),
	datab => \Inst_top_level|Inst_system_controller|to_increment~q\,
	datad => VCC,
	combout => \Inst_top_level|Inst_system_controller|ROM_cnt[0]~11_combout\,
	cout => \Inst_top_level|Inst_system_controller|ROM_cnt[0]~12\);

-- Location: LCCOMB_X60_Y37_N10
\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[5]~27_combout\ = (\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(5) & (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[4]~26\)) # (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(5) & 
-- ((\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[4]~26\) # (GND)))
-- \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[5]~28\ = CARRY((!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[4]~26\) # (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(5),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[4]~26\,
	combout => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[5]~27_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[5]~28\);

-- Location: LCCOMB_X60_Y37_N12
\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[6]~29_combout\ = (\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(6) & (\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[5]~28\ $ (GND))) # (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(6) & 
-- (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[5]~28\ & VCC))
-- \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[6]~30\ = CARRY((\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(6) & !\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[5]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(6),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[5]~28\,
	combout => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[6]~29_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[6]~30\);

-- Location: LCCOMB_X60_Y37_N22
\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[11]~39_combout\ = (\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(11) & (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[10]~38\)) # (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(11) & 
-- ((\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[10]~38\) # (GND)))
-- \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[11]~40\ = CARRY((!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[10]~38\) # (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(11),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[10]~38\,
	combout => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[11]~39_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[11]~40\);

-- Location: LCCOMB_X60_Y37_N26
\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[13]~43_combout\ = (\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(13) & (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[12]~42\)) # (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(13) & 
-- ((\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[12]~42\) # (GND)))
-- \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[13]~44\ = CARRY((!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[12]~42\) # (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(13),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[12]~42\,
	combout => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[13]~43_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[13]~44\);

-- Location: LCCOMB_X34_Y32_N22
\Inst_top_level|Inst_Reset_Delay|Cont[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Reset_Delay|Cont[5]~27_combout\ = (\Inst_top_level|Inst_Reset_Delay|Cont\(5) & (\Inst_top_level|Inst_Reset_Delay|Cont[4]~26\ $ (GND))) # (!\Inst_top_level|Inst_Reset_Delay|Cont\(5) & (!\Inst_top_level|Inst_Reset_Delay|Cont[4]~26\ & 
-- VCC))
-- \Inst_top_level|Inst_Reset_Delay|Cont[5]~28\ = CARRY((\Inst_top_level|Inst_Reset_Delay|Cont\(5) & !\Inst_top_level|Inst_Reset_Delay|Cont[4]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Reset_Delay|Cont\(5),
	datad => VCC,
	cin => \Inst_top_level|Inst_Reset_Delay|Cont[4]~26\,
	combout => \Inst_top_level|Inst_Reset_Delay|Cont[5]~27_combout\,
	cout => \Inst_top_level|Inst_Reset_Delay|Cont[5]~28\);

-- Location: LCCOMB_X34_Y32_N26
\Inst_top_level|Inst_Reset_Delay|Cont[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Reset_Delay|Cont[7]~31_combout\ = (\Inst_top_level|Inst_Reset_Delay|Cont\(7) & (\Inst_top_level|Inst_Reset_Delay|Cont[6]~30\ $ (GND))) # (!\Inst_top_level|Inst_Reset_Delay|Cont\(7) & (!\Inst_top_level|Inst_Reset_Delay|Cont[6]~30\ & 
-- VCC))
-- \Inst_top_level|Inst_Reset_Delay|Cont[7]~32\ = CARRY((\Inst_top_level|Inst_Reset_Delay|Cont\(7) & !\Inst_top_level|Inst_Reset_Delay|Cont[6]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Reset_Delay|Cont\(7),
	datad => VCC,
	cin => \Inst_top_level|Inst_Reset_Delay|Cont[6]~30\,
	combout => \Inst_top_level|Inst_Reset_Delay|Cont[7]~31_combout\,
	cout => \Inst_top_level|Inst_Reset_Delay|Cont[7]~32\);

-- Location: LCCOMB_X34_Y31_N6
\Inst_top_level|Inst_Reset_Delay|Cont[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Reset_Delay|Cont[13]~43_combout\ = (\Inst_top_level|Inst_Reset_Delay|Cont\(13) & (\Inst_top_level|Inst_Reset_Delay|Cont[12]~42\ $ (GND))) # (!\Inst_top_level|Inst_Reset_Delay|Cont\(13) & (!\Inst_top_level|Inst_Reset_Delay|Cont[12]~42\ 
-- & VCC))
-- \Inst_top_level|Inst_Reset_Delay|Cont[13]~44\ = CARRY((\Inst_top_level|Inst_Reset_Delay|Cont\(13) & !\Inst_top_level|Inst_Reset_Delay|Cont[12]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Reset_Delay|Cont\(13),
	datad => VCC,
	cin => \Inst_top_level|Inst_Reset_Delay|Cont[12]~42\,
	combout => \Inst_top_level|Inst_Reset_Delay|Cont[13]~43_combout\,
	cout => \Inst_top_level|Inst_Reset_Delay|Cont[13]~44\);

-- Location: LCCOMB_X34_Y31_N10
\Inst_top_level|Inst_Reset_Delay|Cont[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Reset_Delay|Cont[15]~47_combout\ = (\Inst_top_level|Inst_Reset_Delay|Cont\(15) & (\Inst_top_level|Inst_Reset_Delay|Cont[14]~46\ $ (GND))) # (!\Inst_top_level|Inst_Reset_Delay|Cont\(15) & (!\Inst_top_level|Inst_Reset_Delay|Cont[14]~46\ 
-- & VCC))
-- \Inst_top_level|Inst_Reset_Delay|Cont[15]~48\ = CARRY((\Inst_top_level|Inst_Reset_Delay|Cont\(15) & !\Inst_top_level|Inst_Reset_Delay|Cont[14]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Reset_Delay|Cont\(15),
	datad => VCC,
	cin => \Inst_top_level|Inst_Reset_Delay|Cont[14]~46\,
	combout => \Inst_top_level|Inst_Reset_Delay|Cont[15]~47_combout\,
	cout => \Inst_top_level|Inst_Reset_Delay|Cont[15]~48\);

-- Location: LCCOMB_X34_Y31_N12
\Inst_top_level|Inst_Reset_Delay|Cont[16]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Reset_Delay|Cont[16]~49_combout\ = (\Inst_top_level|Inst_Reset_Delay|Cont\(16) & (!\Inst_top_level|Inst_Reset_Delay|Cont[15]~48\)) # (!\Inst_top_level|Inst_Reset_Delay|Cont\(16) & ((\Inst_top_level|Inst_Reset_Delay|Cont[15]~48\) # 
-- (GND)))
-- \Inst_top_level|Inst_Reset_Delay|Cont[16]~50\ = CARRY((!\Inst_top_level|Inst_Reset_Delay|Cont[15]~48\) # (!\Inst_top_level|Inst_Reset_Delay|Cont\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Reset_Delay|Cont\(16),
	datad => VCC,
	cin => \Inst_top_level|Inst_Reset_Delay|Cont[15]~48\,
	combout => \Inst_top_level|Inst_Reset_Delay|Cont[16]~49_combout\,
	cout => \Inst_top_level|Inst_Reset_Delay|Cont[16]~50\);

-- Location: LCCOMB_X34_Y31_N14
\Inst_top_level|Inst_Reset_Delay|Cont[17]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Reset_Delay|Cont[17]~51_combout\ = (\Inst_top_level|Inst_Reset_Delay|Cont\(17) & (\Inst_top_level|Inst_Reset_Delay|Cont[16]~50\ $ (GND))) # (!\Inst_top_level|Inst_Reset_Delay|Cont\(17) & (!\Inst_top_level|Inst_Reset_Delay|Cont[16]~50\ 
-- & VCC))
-- \Inst_top_level|Inst_Reset_Delay|Cont[17]~52\ = CARRY((\Inst_top_level|Inst_Reset_Delay|Cont\(17) & !\Inst_top_level|Inst_Reset_Delay|Cont[16]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Reset_Delay|Cont\(17),
	datad => VCC,
	cin => \Inst_top_level|Inst_Reset_Delay|Cont[16]~50\,
	combout => \Inst_top_level|Inst_Reset_Delay|Cont[17]~51_combout\,
	cout => \Inst_top_level|Inst_Reset_Delay|Cont[17]~52\);

-- Location: LCCOMB_X34_Y31_N16
\Inst_top_level|Inst_Reset_Delay|Cont[18]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Reset_Delay|Cont[18]~53_combout\ = (\Inst_top_level|Inst_Reset_Delay|Cont\(18) & (!\Inst_top_level|Inst_Reset_Delay|Cont[17]~52\)) # (!\Inst_top_level|Inst_Reset_Delay|Cont\(18) & ((\Inst_top_level|Inst_Reset_Delay|Cont[17]~52\) # 
-- (GND)))
-- \Inst_top_level|Inst_Reset_Delay|Cont[18]~54\ = CARRY((!\Inst_top_level|Inst_Reset_Delay|Cont[17]~52\) # (!\Inst_top_level|Inst_Reset_Delay|Cont\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Reset_Delay|Cont\(18),
	datad => VCC,
	cin => \Inst_top_level|Inst_Reset_Delay|Cont[17]~52\,
	combout => \Inst_top_level|Inst_Reset_Delay|Cont[18]~53_combout\,
	cout => \Inst_top_level|Inst_Reset_Delay|Cont[18]~54\);

-- Location: LCCOMB_X34_Y31_N18
\Inst_top_level|Inst_Reset_Delay|Cont[19]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Reset_Delay|Cont[19]~55_combout\ = \Inst_top_level|Inst_Reset_Delay|Cont[18]~54\ $ (!\Inst_top_level|Inst_Reset_Delay|Cont\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|Inst_Reset_Delay|Cont\(19),
	cin => \Inst_top_level|Inst_Reset_Delay|Cont[18]~54\,
	combout => \Inst_top_level|Inst_Reset_Delay|Cont[19]~55_combout\);

-- Location: LCCOMB_X46_Y31_N6
\Inst_top_level|Inst_system_controller|address_cnt[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|address_cnt[3]~19_combout\ = (\Inst_top_level|Inst_system_controller|address_cnt\(3) & (!\Inst_top_level|Inst_system_controller|address_cnt[2]~18\)) # (!\Inst_top_level|Inst_system_controller|address_cnt\(3) & 
-- ((\Inst_top_level|Inst_system_controller|address_cnt[2]~18\) # (GND)))
-- \Inst_top_level|Inst_system_controller|address_cnt[3]~20\ = CARRY((!\Inst_top_level|Inst_system_controller|address_cnt[2]~18\) # (!\Inst_top_level|Inst_system_controller|address_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|address_cnt\(3),
	datad => VCC,
	cin => \Inst_top_level|Inst_system_controller|address_cnt[2]~18\,
	combout => \Inst_top_level|Inst_system_controller|address_cnt[3]~19_combout\,
	cout => \Inst_top_level|Inst_system_controller|address_cnt[3]~20\);

-- Location: LCCOMB_X43_Y31_N22
\Inst_top_level|Inst_system_controller|ROM_cnt[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|ROM_cnt[5]~23_combout\ = (\Inst_top_level|Inst_system_controller|ROM_cnt\(5) & (!\Inst_top_level|Inst_system_controller|ROM_cnt[4]~22\)) # (!\Inst_top_level|Inst_system_controller|ROM_cnt\(5) & 
-- ((\Inst_top_level|Inst_system_controller|ROM_cnt[4]~22\) # (GND)))
-- \Inst_top_level|Inst_system_controller|ROM_cnt[5]~24\ = CARRY((!\Inst_top_level|Inst_system_controller|ROM_cnt[4]~22\) # (!\Inst_top_level|Inst_system_controller|ROM_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|ROM_cnt\(5),
	datad => VCC,
	cin => \Inst_top_level|Inst_system_controller|ROM_cnt[4]~22\,
	combout => \Inst_top_level|Inst_system_controller|ROM_cnt[5]~23_combout\,
	cout => \Inst_top_level|Inst_system_controller|ROM_cnt[5]~24\);

-- Location: LCCOMB_X46_Y31_N12
\Inst_top_level|Inst_system_controller|address_cnt[6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|address_cnt[6]~25_combout\ = (\Inst_top_level|Inst_system_controller|address_cnt\(6) & (\Inst_top_level|Inst_system_controller|address_cnt[5]~24\ $ (GND))) # (!\Inst_top_level|Inst_system_controller|address_cnt\(6) & 
-- (!\Inst_top_level|Inst_system_controller|address_cnt[5]~24\ & VCC))
-- \Inst_top_level|Inst_system_controller|address_cnt[6]~26\ = CARRY((\Inst_top_level|Inst_system_controller|address_cnt\(6) & !\Inst_top_level|Inst_system_controller|address_cnt[5]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|address_cnt\(6),
	datad => VCC,
	cin => \Inst_top_level|Inst_system_controller|address_cnt[5]~24\,
	combout => \Inst_top_level|Inst_system_controller|address_cnt[6]~25_combout\,
	cout => \Inst_top_level|Inst_system_controller|address_cnt[6]~26\);

-- Location: M9K_X37_Y29_N0
\Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"0F9B43CDC0ED2839BA0E0A8369B0D43833830C7E830730BBB82D6B0AFB02A700A3DC27820984024A208CE421D4081D01F18077081C7106C9419E006280176605",
	mem_init1 => X"8C8150504F7812BE04694109403E240E860362C0C9802EB00AC9027B4091A02140078E01B540625015F404DF0112403BD00CE802C10094401EB00638013A003C400B1001EC004E000B00013000100000000100013000B0004E001EC00B1003C4013A0063801EB0094402C100CE803BD0112404DF015F4062501B54078E02140091A027B40AC902EB00C980362C0E8603E2410940469412BE04F781505058C817660628019E006C941C71077081F18081D021D408CE424A20984027820A3DC2A700AFB02D6B0BBB830730C7E833830D438369B0E0A839BA0ED283CDC0F9B44000106484323112D4464511F54496412BC44C7C138144F8C1444452941504C558F1",
	mem_init0 => X"5C20587D167BC5B5D173185E2B17E2C60E7188F4638E19368661F19D7C68991A7346AFA1B0846D411B9686F6B1C1D871791C9D073671D14C75361D84876E51DEBC78711E4A879DA1EA087B201EED87C421F3147D3E1F6B87E141F9C47EC51FC387F4E1FE107FA31FE8C7FA31FE8C7FA31FE8C7FA31FE8C7FA31FE107F4E1FC387EC51F9C47E141F6B87D3E1F3147C421EED87B201EA0879DA1E4A878711DEBC76E51D84875361D14C73671C9D071791C1D86F6B1B9686D411B0846AFA1A734689919D7C661F19368638E188F460E717E2C5E2B173185B5D167BC587D15C20558F1504C5294144444F8C138144C7C12BC4496411F544645112D44323106484000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sine.mif",
	init_file_layout => "port_a",
	logical_ram_name => "top_level:Inst_top_level|ROM1Port:Inst_ROM1_Port|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portaaddr => \Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: FF_X38_Y28_N15
\Inst_top_level|Inst_PWM|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_PWM|counter[7]~22_combout\,
	sclr => \Inst_top_level|Inst_PWM|PWM_Process~0_combout\,
	ena => \Inst_top_level|Inst_PWM|pwm~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_PWM|counter\(7));

-- Location: FF_X38_Y28_N13
\Inst_top_level|Inst_PWM|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_PWM|counter[6]~20_combout\,
	sclr => \Inst_top_level|Inst_PWM|PWM_Process~0_combout\,
	ena => \Inst_top_level|Inst_PWM|pwm~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_PWM|counter\(6));

-- Location: FF_X38_Y28_N11
\Inst_top_level|Inst_PWM|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_PWM|counter[5]~18_combout\,
	sclr => \Inst_top_level|Inst_PWM|PWM_Process~0_combout\,
	ena => \Inst_top_level|Inst_PWM|pwm~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_PWM|counter\(5));

-- Location: FF_X38_Y28_N9
\Inst_top_level|Inst_PWM|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_PWM|counter[4]~16_combout\,
	sclr => \Inst_top_level|Inst_PWM|PWM_Process~0_combout\,
	ena => \Inst_top_level|Inst_PWM|pwm~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_PWM|counter\(4));

-- Location: FF_X38_Y28_N7
\Inst_top_level|Inst_PWM|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_PWM|counter[3]~14_combout\,
	sclr => \Inst_top_level|Inst_PWM|PWM_Process~0_combout\,
	ena => \Inst_top_level|Inst_PWM|pwm~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_PWM|counter\(3));

-- Location: FF_X38_Y28_N5
\Inst_top_level|Inst_PWM|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_PWM|counter[2]~12_combout\,
	sclr => \Inst_top_level|Inst_PWM|PWM_Process~0_combout\,
	ena => \Inst_top_level|Inst_PWM|pwm~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_PWM|counter\(2));

-- Location: FF_X38_Y28_N3
\Inst_top_level|Inst_PWM|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_PWM|counter[1]~10_combout\,
	sclr => \Inst_top_level|Inst_PWM|PWM_Process~0_combout\,
	ena => \Inst_top_level|Inst_PWM|pwm~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_PWM|counter\(1));

-- Location: FF_X38_Y28_N1
\Inst_top_level|Inst_PWM|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_PWM|counter[0]~8_combout\,
	sclr => \Inst_top_level|Inst_PWM|PWM_Process~0_combout\,
	ena => \Inst_top_level|Inst_PWM|pwm~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_PWM|counter\(0));

-- Location: LCCOMB_X38_Y28_N16
\Inst_top_level|Inst_PWM|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_PWM|LessThan0~1_cout\ = CARRY((\Inst_top_level|data_muxed[8]~8_combout\ & !\Inst_top_level|Inst_PWM|counter\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|data_muxed[8]~8_combout\,
	datab => \Inst_top_level|Inst_PWM|counter\(0),
	datad => VCC,
	cout => \Inst_top_level|Inst_PWM|LessThan0~1_cout\);

-- Location: LCCOMB_X38_Y28_N18
\Inst_top_level|Inst_PWM|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_PWM|LessThan0~3_cout\ = CARRY((\Inst_top_level|data_muxed[9]~4_combout\ & (\Inst_top_level|Inst_PWM|counter\(1) & !\Inst_top_level|Inst_PWM|LessThan0~1_cout\)) # (!\Inst_top_level|data_muxed[9]~4_combout\ & 
-- ((\Inst_top_level|Inst_PWM|counter\(1)) # (!\Inst_top_level|Inst_PWM|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|data_muxed[9]~4_combout\,
	datab => \Inst_top_level|Inst_PWM|counter\(1),
	datad => VCC,
	cin => \Inst_top_level|Inst_PWM|LessThan0~1_cout\,
	cout => \Inst_top_level|Inst_PWM|LessThan0~3_cout\);

-- Location: LCCOMB_X38_Y28_N20
\Inst_top_level|Inst_PWM|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_PWM|LessThan0~5_cout\ = CARRY((\Inst_top_level|data_muxed[10]~0_combout\ & ((!\Inst_top_level|Inst_PWM|LessThan0~3_cout\) # (!\Inst_top_level|Inst_PWM|counter\(2)))) # (!\Inst_top_level|data_muxed[10]~0_combout\ & 
-- (!\Inst_top_level|Inst_PWM|counter\(2) & !\Inst_top_level|Inst_PWM|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|data_muxed[10]~0_combout\,
	datab => \Inst_top_level|Inst_PWM|counter\(2),
	datad => VCC,
	cin => \Inst_top_level|Inst_PWM|LessThan0~3_cout\,
	cout => \Inst_top_level|Inst_PWM|LessThan0~5_cout\);

-- Location: LCCOMB_X38_Y28_N22
\Inst_top_level|Inst_PWM|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_PWM|LessThan0~7_cout\ = CARRY((\Inst_top_level|data_muxed[11]~12_combout\ & (\Inst_top_level|Inst_PWM|counter\(3) & !\Inst_top_level|Inst_PWM|LessThan0~5_cout\)) # (!\Inst_top_level|data_muxed[11]~12_combout\ & 
-- ((\Inst_top_level|Inst_PWM|counter\(3)) # (!\Inst_top_level|Inst_PWM|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|data_muxed[11]~12_combout\,
	datab => \Inst_top_level|Inst_PWM|counter\(3),
	datad => VCC,
	cin => \Inst_top_level|Inst_PWM|LessThan0~5_cout\,
	cout => \Inst_top_level|Inst_PWM|LessThan0~7_cout\);

-- Location: LCCOMB_X38_Y28_N24
\Inst_top_level|Inst_PWM|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_PWM|LessThan0~9_cout\ = CARRY((\Inst_top_level|data_muxed[12]~10_combout\ & ((!\Inst_top_level|Inst_PWM|LessThan0~7_cout\) # (!\Inst_top_level|Inst_PWM|counter\(4)))) # (!\Inst_top_level|data_muxed[12]~10_combout\ & 
-- (!\Inst_top_level|Inst_PWM|counter\(4) & !\Inst_top_level|Inst_PWM|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|data_muxed[12]~10_combout\,
	datab => \Inst_top_level|Inst_PWM|counter\(4),
	datad => VCC,
	cin => \Inst_top_level|Inst_PWM|LessThan0~7_cout\,
	cout => \Inst_top_level|Inst_PWM|LessThan0~9_cout\);

-- Location: LCCOMB_X38_Y28_N26
\Inst_top_level|Inst_PWM|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_PWM|LessThan0~11_cout\ = CARRY((\Inst_top_level|data_muxed[13]~6_combout\ & (\Inst_top_level|Inst_PWM|counter\(5) & !\Inst_top_level|Inst_PWM|LessThan0~9_cout\)) # (!\Inst_top_level|data_muxed[13]~6_combout\ & 
-- ((\Inst_top_level|Inst_PWM|counter\(5)) # (!\Inst_top_level|Inst_PWM|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|data_muxed[13]~6_combout\,
	datab => \Inst_top_level|Inst_PWM|counter\(5),
	datad => VCC,
	cin => \Inst_top_level|Inst_PWM|LessThan0~9_cout\,
	cout => \Inst_top_level|Inst_PWM|LessThan0~11_cout\);

-- Location: LCCOMB_X38_Y28_N28
\Inst_top_level|Inst_PWM|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_PWM|LessThan0~13_cout\ = CARRY((\Inst_top_level|Inst_PWM|counter\(6) & (\Inst_top_level|data_muxed[14]~2_combout\ & !\Inst_top_level|Inst_PWM|LessThan0~11_cout\)) # (!\Inst_top_level|Inst_PWM|counter\(6) & 
-- ((\Inst_top_level|data_muxed[14]~2_combout\) # (!\Inst_top_level|Inst_PWM|LessThan0~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_PWM|counter\(6),
	datab => \Inst_top_level|data_muxed[14]~2_combout\,
	datad => VCC,
	cin => \Inst_top_level|Inst_PWM|LessThan0~11_cout\,
	cout => \Inst_top_level|Inst_PWM|LessThan0~13_cout\);

-- Location: LCCOMB_X38_Y28_N30
\Inst_top_level|Inst_PWM|LessThan0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_PWM|LessThan0~14_combout\ = (\Inst_top_level|Inst_PWM|counter\(7) & (\Inst_top_level|Inst_PWM|LessThan0~13_cout\ & \Inst_top_level|data_muxed[15]~14_combout\)) # (!\Inst_top_level|Inst_PWM|counter\(7) & 
-- ((\Inst_top_level|Inst_PWM|LessThan0~13_cout\) # (\Inst_top_level|data_muxed[15]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_PWM|counter\(7),
	datad => \Inst_top_level|data_muxed[15]~14_combout\,
	cin => \Inst_top_level|Inst_PWM|LessThan0~13_cout\,
	combout => \Inst_top_level|Inst_PWM|LessThan0~14_combout\);

-- Location: FF_X39_Y32_N3
\Inst_top_level|Inst_SRAM_Controller|sampled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_SRAM_Controller|Selector22~0_combout\,
	sclr => \Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|sampled~q\);

-- Location: LCCOMB_X38_Y28_N0
\Inst_top_level|Inst_PWM|counter[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_PWM|counter[0]~8_combout\ = \Inst_top_level|Inst_PWM|counter\(0) $ (VCC)
-- \Inst_top_level|Inst_PWM|counter[0]~9\ = CARRY(\Inst_top_level|Inst_PWM|counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_PWM|counter\(0),
	datad => VCC,
	combout => \Inst_top_level|Inst_PWM|counter[0]~8_combout\,
	cout => \Inst_top_level|Inst_PWM|counter[0]~9\);

-- Location: LCCOMB_X38_Y28_N2
\Inst_top_level|Inst_PWM|counter[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_PWM|counter[1]~10_combout\ = (\Inst_top_level|Inst_PWM|counter\(1) & (!\Inst_top_level|Inst_PWM|counter[0]~9\)) # (!\Inst_top_level|Inst_PWM|counter\(1) & ((\Inst_top_level|Inst_PWM|counter[0]~9\) # (GND)))
-- \Inst_top_level|Inst_PWM|counter[1]~11\ = CARRY((!\Inst_top_level|Inst_PWM|counter[0]~9\) # (!\Inst_top_level|Inst_PWM|counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_PWM|counter\(1),
	datad => VCC,
	cin => \Inst_top_level|Inst_PWM|counter[0]~9\,
	combout => \Inst_top_level|Inst_PWM|counter[1]~10_combout\,
	cout => \Inst_top_level|Inst_PWM|counter[1]~11\);

-- Location: LCCOMB_X38_Y28_N4
\Inst_top_level|Inst_PWM|counter[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_PWM|counter[2]~12_combout\ = (\Inst_top_level|Inst_PWM|counter\(2) & (\Inst_top_level|Inst_PWM|counter[1]~11\ $ (GND))) # (!\Inst_top_level|Inst_PWM|counter\(2) & (!\Inst_top_level|Inst_PWM|counter[1]~11\ & VCC))
-- \Inst_top_level|Inst_PWM|counter[2]~13\ = CARRY((\Inst_top_level|Inst_PWM|counter\(2) & !\Inst_top_level|Inst_PWM|counter[1]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_PWM|counter\(2),
	datad => VCC,
	cin => \Inst_top_level|Inst_PWM|counter[1]~11\,
	combout => \Inst_top_level|Inst_PWM|counter[2]~12_combout\,
	cout => \Inst_top_level|Inst_PWM|counter[2]~13\);

-- Location: LCCOMB_X38_Y28_N6
\Inst_top_level|Inst_PWM|counter[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_PWM|counter[3]~14_combout\ = (\Inst_top_level|Inst_PWM|counter\(3) & (!\Inst_top_level|Inst_PWM|counter[2]~13\)) # (!\Inst_top_level|Inst_PWM|counter\(3) & ((\Inst_top_level|Inst_PWM|counter[2]~13\) # (GND)))
-- \Inst_top_level|Inst_PWM|counter[3]~15\ = CARRY((!\Inst_top_level|Inst_PWM|counter[2]~13\) # (!\Inst_top_level|Inst_PWM|counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_PWM|counter\(3),
	datad => VCC,
	cin => \Inst_top_level|Inst_PWM|counter[2]~13\,
	combout => \Inst_top_level|Inst_PWM|counter[3]~14_combout\,
	cout => \Inst_top_level|Inst_PWM|counter[3]~15\);

-- Location: LCCOMB_X38_Y28_N8
\Inst_top_level|Inst_PWM|counter[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_PWM|counter[4]~16_combout\ = (\Inst_top_level|Inst_PWM|counter\(4) & (\Inst_top_level|Inst_PWM|counter[3]~15\ $ (GND))) # (!\Inst_top_level|Inst_PWM|counter\(4) & (!\Inst_top_level|Inst_PWM|counter[3]~15\ & VCC))
-- \Inst_top_level|Inst_PWM|counter[4]~17\ = CARRY((\Inst_top_level|Inst_PWM|counter\(4) & !\Inst_top_level|Inst_PWM|counter[3]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_PWM|counter\(4),
	datad => VCC,
	cin => \Inst_top_level|Inst_PWM|counter[3]~15\,
	combout => \Inst_top_level|Inst_PWM|counter[4]~16_combout\,
	cout => \Inst_top_level|Inst_PWM|counter[4]~17\);

-- Location: LCCOMB_X38_Y28_N10
\Inst_top_level|Inst_PWM|counter[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_PWM|counter[5]~18_combout\ = (\Inst_top_level|Inst_PWM|counter\(5) & (!\Inst_top_level|Inst_PWM|counter[4]~17\)) # (!\Inst_top_level|Inst_PWM|counter\(5) & ((\Inst_top_level|Inst_PWM|counter[4]~17\) # (GND)))
-- \Inst_top_level|Inst_PWM|counter[5]~19\ = CARRY((!\Inst_top_level|Inst_PWM|counter[4]~17\) # (!\Inst_top_level|Inst_PWM|counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_PWM|counter\(5),
	datad => VCC,
	cin => \Inst_top_level|Inst_PWM|counter[4]~17\,
	combout => \Inst_top_level|Inst_PWM|counter[5]~18_combout\,
	cout => \Inst_top_level|Inst_PWM|counter[5]~19\);

-- Location: LCCOMB_X38_Y28_N12
\Inst_top_level|Inst_PWM|counter[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_PWM|counter[6]~20_combout\ = (\Inst_top_level|Inst_PWM|counter\(6) & (\Inst_top_level|Inst_PWM|counter[5]~19\ $ (GND))) # (!\Inst_top_level|Inst_PWM|counter\(6) & (!\Inst_top_level|Inst_PWM|counter[5]~19\ & VCC))
-- \Inst_top_level|Inst_PWM|counter[6]~21\ = CARRY((\Inst_top_level|Inst_PWM|counter\(6) & !\Inst_top_level|Inst_PWM|counter[5]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_PWM|counter\(6),
	datad => VCC,
	cin => \Inst_top_level|Inst_PWM|counter[5]~19\,
	combout => \Inst_top_level|Inst_PWM|counter[6]~20_combout\,
	cout => \Inst_top_level|Inst_PWM|counter[6]~21\);

-- Location: LCCOMB_X38_Y28_N14
\Inst_top_level|Inst_PWM|counter[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_PWM|counter[7]~22_combout\ = \Inst_top_level|Inst_PWM|counter\(7) $ (\Inst_top_level|Inst_PWM|counter[6]~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_PWM|counter\(7),
	cin => \Inst_top_level|Inst_PWM|counter[6]~21\,
	combout => \Inst_top_level|Inst_PWM|counter[7]~22_combout\);

-- Location: LCCOMB_X48_Y34_N6
\Inst_top_level|Inst_system_controller|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Add1~0_combout\ = \Inst_top_level|Inst_system_controller|clk_cnt\(0) $ (VCC)
-- \Inst_top_level|Inst_system_controller|Add1~1\ = CARRY(\Inst_top_level|Inst_system_controller|clk_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|clk_cnt\(0),
	datad => VCC,
	combout => \Inst_top_level|Inst_system_controller|Add1~0_combout\,
	cout => \Inst_top_level|Inst_system_controller|Add1~1\);

-- Location: LCCOMB_X48_Y34_N8
\Inst_top_level|Inst_system_controller|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Add1~2_combout\ = (\Inst_top_level|Inst_system_controller|clk_cnt\(1) & (!\Inst_top_level|Inst_system_controller|Add1~1\)) # (!\Inst_top_level|Inst_system_controller|clk_cnt\(1) & 
-- ((\Inst_top_level|Inst_system_controller|Add1~1\) # (GND)))
-- \Inst_top_level|Inst_system_controller|Add1~3\ = CARRY((!\Inst_top_level|Inst_system_controller|Add1~1\) # (!\Inst_top_level|Inst_system_controller|clk_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_system_controller|clk_cnt\(1),
	datad => VCC,
	cin => \Inst_top_level|Inst_system_controller|Add1~1\,
	combout => \Inst_top_level|Inst_system_controller|Add1~2_combout\,
	cout => \Inst_top_level|Inst_system_controller|Add1~3\);

-- Location: LCCOMB_X48_Y34_N10
\Inst_top_level|Inst_system_controller|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Add1~4_combout\ = (\Inst_top_level|Inst_system_controller|clk_cnt\(2) & (\Inst_top_level|Inst_system_controller|Add1~3\ $ (GND))) # (!\Inst_top_level|Inst_system_controller|clk_cnt\(2) & 
-- (!\Inst_top_level|Inst_system_controller|Add1~3\ & VCC))
-- \Inst_top_level|Inst_system_controller|Add1~5\ = CARRY((\Inst_top_level|Inst_system_controller|clk_cnt\(2) & !\Inst_top_level|Inst_system_controller|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|clk_cnt\(2),
	datad => VCC,
	cin => \Inst_top_level|Inst_system_controller|Add1~3\,
	combout => \Inst_top_level|Inst_system_controller|Add1~4_combout\,
	cout => \Inst_top_level|Inst_system_controller|Add1~5\);

-- Location: LCCOMB_X48_Y34_N12
\Inst_top_level|Inst_system_controller|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Add1~6_combout\ = (\Inst_top_level|Inst_system_controller|clk_cnt\(3) & (!\Inst_top_level|Inst_system_controller|Add1~5\)) # (!\Inst_top_level|Inst_system_controller|clk_cnt\(3) & 
-- ((\Inst_top_level|Inst_system_controller|Add1~5\) # (GND)))
-- \Inst_top_level|Inst_system_controller|Add1~7\ = CARRY((!\Inst_top_level|Inst_system_controller|Add1~5\) # (!\Inst_top_level|Inst_system_controller|clk_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|clk_cnt\(3),
	datad => VCC,
	cin => \Inst_top_level|Inst_system_controller|Add1~5\,
	combout => \Inst_top_level|Inst_system_controller|Add1~6_combout\,
	cout => \Inst_top_level|Inst_system_controller|Add1~7\);

-- Location: LCCOMB_X48_Y34_N14
\Inst_top_level|Inst_system_controller|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Add1~8_combout\ = (\Inst_top_level|Inst_system_controller|clk_cnt\(4) & (\Inst_top_level|Inst_system_controller|Add1~7\ $ (GND))) # (!\Inst_top_level|Inst_system_controller|clk_cnt\(4) & 
-- (!\Inst_top_level|Inst_system_controller|Add1~7\ & VCC))
-- \Inst_top_level|Inst_system_controller|Add1~9\ = CARRY((\Inst_top_level|Inst_system_controller|clk_cnt\(4) & !\Inst_top_level|Inst_system_controller|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_system_controller|clk_cnt\(4),
	datad => VCC,
	cin => \Inst_top_level|Inst_system_controller|Add1~7\,
	combout => \Inst_top_level|Inst_system_controller|Add1~8_combout\,
	cout => \Inst_top_level|Inst_system_controller|Add1~9\);

-- Location: LCCOMB_X48_Y34_N16
\Inst_top_level|Inst_system_controller|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Add1~10_combout\ = (\Inst_top_level|Inst_system_controller|clk_cnt\(5) & (!\Inst_top_level|Inst_system_controller|Add1~9\)) # (!\Inst_top_level|Inst_system_controller|clk_cnt\(5) & 
-- ((\Inst_top_level|Inst_system_controller|Add1~9\) # (GND)))
-- \Inst_top_level|Inst_system_controller|Add1~11\ = CARRY((!\Inst_top_level|Inst_system_controller|Add1~9\) # (!\Inst_top_level|Inst_system_controller|clk_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_system_controller|clk_cnt\(5),
	datad => VCC,
	cin => \Inst_top_level|Inst_system_controller|Add1~9\,
	combout => \Inst_top_level|Inst_system_controller|Add1~10_combout\,
	cout => \Inst_top_level|Inst_system_controller|Add1~11\);

-- Location: LCCOMB_X48_Y34_N18
\Inst_top_level|Inst_system_controller|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Add1~12_combout\ = (\Inst_top_level|Inst_system_controller|clk_cnt\(6) & (\Inst_top_level|Inst_system_controller|Add1~11\ $ (GND))) # (!\Inst_top_level|Inst_system_controller|clk_cnt\(6) & 
-- (!\Inst_top_level|Inst_system_controller|Add1~11\ & VCC))
-- \Inst_top_level|Inst_system_controller|Add1~13\ = CARRY((\Inst_top_level|Inst_system_controller|clk_cnt\(6) & !\Inst_top_level|Inst_system_controller|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_system_controller|clk_cnt\(6),
	datad => VCC,
	cin => \Inst_top_level|Inst_system_controller|Add1~11\,
	combout => \Inst_top_level|Inst_system_controller|Add1~12_combout\,
	cout => \Inst_top_level|Inst_system_controller|Add1~13\);

-- Location: LCCOMB_X48_Y34_N20
\Inst_top_level|Inst_system_controller|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Add1~14_combout\ = (\Inst_top_level|Inst_system_controller|clk_cnt\(7) & (!\Inst_top_level|Inst_system_controller|Add1~13\)) # (!\Inst_top_level|Inst_system_controller|clk_cnt\(7) & 
-- ((\Inst_top_level|Inst_system_controller|Add1~13\) # (GND)))
-- \Inst_top_level|Inst_system_controller|Add1~15\ = CARRY((!\Inst_top_level|Inst_system_controller|Add1~13\) # (!\Inst_top_level|Inst_system_controller|clk_cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|clk_cnt\(7),
	datad => VCC,
	cin => \Inst_top_level|Inst_system_controller|Add1~13\,
	combout => \Inst_top_level|Inst_system_controller|Add1~14_combout\,
	cout => \Inst_top_level|Inst_system_controller|Add1~15\);

-- Location: LCCOMB_X48_Y34_N22
\Inst_top_level|Inst_system_controller|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Add1~16_combout\ = (\Inst_top_level|Inst_system_controller|clk_cnt\(8) & (\Inst_top_level|Inst_system_controller|Add1~15\ $ (GND))) # (!\Inst_top_level|Inst_system_controller|clk_cnt\(8) & 
-- (!\Inst_top_level|Inst_system_controller|Add1~15\ & VCC))
-- \Inst_top_level|Inst_system_controller|Add1~17\ = CARRY((\Inst_top_level|Inst_system_controller|clk_cnt\(8) & !\Inst_top_level|Inst_system_controller|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|clk_cnt\(8),
	datad => VCC,
	cin => \Inst_top_level|Inst_system_controller|Add1~15\,
	combout => \Inst_top_level|Inst_system_controller|Add1~16_combout\,
	cout => \Inst_top_level|Inst_system_controller|Add1~17\);

-- Location: LCCOMB_X48_Y34_N24
\Inst_top_level|Inst_system_controller|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Add1~18_combout\ = (\Inst_top_level|Inst_system_controller|clk_cnt\(9) & (!\Inst_top_level|Inst_system_controller|Add1~17\)) # (!\Inst_top_level|Inst_system_controller|clk_cnt\(9) & 
-- ((\Inst_top_level|Inst_system_controller|Add1~17\) # (GND)))
-- \Inst_top_level|Inst_system_controller|Add1~19\ = CARRY((!\Inst_top_level|Inst_system_controller|Add1~17\) # (!\Inst_top_level|Inst_system_controller|clk_cnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_system_controller|clk_cnt\(9),
	datad => VCC,
	cin => \Inst_top_level|Inst_system_controller|Add1~17\,
	combout => \Inst_top_level|Inst_system_controller|Add1~18_combout\,
	cout => \Inst_top_level|Inst_system_controller|Add1~19\);

-- Location: LCCOMB_X48_Y34_N26
\Inst_top_level|Inst_system_controller|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Add1~20_combout\ = (\Inst_top_level|Inst_system_controller|clk_cnt\(10) & (\Inst_top_level|Inst_system_controller|Add1~19\ $ (GND))) # (!\Inst_top_level|Inst_system_controller|clk_cnt\(10) & 
-- (!\Inst_top_level|Inst_system_controller|Add1~19\ & VCC))
-- \Inst_top_level|Inst_system_controller|Add1~21\ = CARRY((\Inst_top_level|Inst_system_controller|clk_cnt\(10) & !\Inst_top_level|Inst_system_controller|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|clk_cnt\(10),
	datad => VCC,
	cin => \Inst_top_level|Inst_system_controller|Add1~19\,
	combout => \Inst_top_level|Inst_system_controller|Add1~20_combout\,
	cout => \Inst_top_level|Inst_system_controller|Add1~21\);

-- Location: LCCOMB_X48_Y34_N28
\Inst_top_level|Inst_system_controller|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Add1~22_combout\ = (\Inst_top_level|Inst_system_controller|clk_cnt\(11) & (!\Inst_top_level|Inst_system_controller|Add1~21\)) # (!\Inst_top_level|Inst_system_controller|clk_cnt\(11) & 
-- ((\Inst_top_level|Inst_system_controller|Add1~21\) # (GND)))
-- \Inst_top_level|Inst_system_controller|Add1~23\ = CARRY((!\Inst_top_level|Inst_system_controller|Add1~21\) # (!\Inst_top_level|Inst_system_controller|clk_cnt\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_system_controller|clk_cnt\(11),
	datad => VCC,
	cin => \Inst_top_level|Inst_system_controller|Add1~21\,
	combout => \Inst_top_level|Inst_system_controller|Add1~22_combout\,
	cout => \Inst_top_level|Inst_system_controller|Add1~23\);

-- Location: LCCOMB_X48_Y34_N30
\Inst_top_level|Inst_system_controller|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Add1~24_combout\ = (\Inst_top_level|Inst_system_controller|clk_cnt\(12) & (\Inst_top_level|Inst_system_controller|Add1~23\ $ (GND))) # (!\Inst_top_level|Inst_system_controller|clk_cnt\(12) & 
-- (!\Inst_top_level|Inst_system_controller|Add1~23\ & VCC))
-- \Inst_top_level|Inst_system_controller|Add1~25\ = CARRY((\Inst_top_level|Inst_system_controller|clk_cnt\(12) & !\Inst_top_level|Inst_system_controller|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_system_controller|clk_cnt\(12),
	datad => VCC,
	cin => \Inst_top_level|Inst_system_controller|Add1~23\,
	combout => \Inst_top_level|Inst_system_controller|Add1~24_combout\,
	cout => \Inst_top_level|Inst_system_controller|Add1~25\);

-- Location: LCCOMB_X48_Y33_N0
\Inst_top_level|Inst_system_controller|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Add1~26_combout\ = (\Inst_top_level|Inst_system_controller|clk_cnt\(13) & (!\Inst_top_level|Inst_system_controller|Add1~25\)) # (!\Inst_top_level|Inst_system_controller|clk_cnt\(13) & 
-- ((\Inst_top_level|Inst_system_controller|Add1~25\) # (GND)))
-- \Inst_top_level|Inst_system_controller|Add1~27\ = CARRY((!\Inst_top_level|Inst_system_controller|Add1~25\) # (!\Inst_top_level|Inst_system_controller|clk_cnt\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|clk_cnt\(13),
	datad => VCC,
	cin => \Inst_top_level|Inst_system_controller|Add1~25\,
	combout => \Inst_top_level|Inst_system_controller|Add1~26_combout\,
	cout => \Inst_top_level|Inst_system_controller|Add1~27\);

-- Location: LCCOMB_X48_Y33_N2
\Inst_top_level|Inst_system_controller|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Add1~28_combout\ = (\Inst_top_level|Inst_system_controller|clk_cnt\(14) & (\Inst_top_level|Inst_system_controller|Add1~27\ $ (GND))) # (!\Inst_top_level|Inst_system_controller|clk_cnt\(14) & 
-- (!\Inst_top_level|Inst_system_controller|Add1~27\ & VCC))
-- \Inst_top_level|Inst_system_controller|Add1~29\ = CARRY((\Inst_top_level|Inst_system_controller|clk_cnt\(14) & !\Inst_top_level|Inst_system_controller|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|clk_cnt\(14),
	datad => VCC,
	cin => \Inst_top_level|Inst_system_controller|Add1~27\,
	combout => \Inst_top_level|Inst_system_controller|Add1~28_combout\,
	cout => \Inst_top_level|Inst_system_controller|Add1~29\);

-- Location: LCCOMB_X48_Y33_N4
\Inst_top_level|Inst_system_controller|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Add1~30_combout\ = (\Inst_top_level|Inst_system_controller|clk_cnt\(15) & (!\Inst_top_level|Inst_system_controller|Add1~29\)) # (!\Inst_top_level|Inst_system_controller|clk_cnt\(15) & 
-- ((\Inst_top_level|Inst_system_controller|Add1~29\) # (GND)))
-- \Inst_top_level|Inst_system_controller|Add1~31\ = CARRY((!\Inst_top_level|Inst_system_controller|Add1~29\) # (!\Inst_top_level|Inst_system_controller|clk_cnt\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|clk_cnt\(15),
	datad => VCC,
	cin => \Inst_top_level|Inst_system_controller|Add1~29\,
	combout => \Inst_top_level|Inst_system_controller|Add1~30_combout\,
	cout => \Inst_top_level|Inst_system_controller|Add1~31\);

-- Location: LCCOMB_X48_Y33_N6
\Inst_top_level|Inst_system_controller|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Add1~32_combout\ = (\Inst_top_level|Inst_system_controller|clk_cnt\(16) & (\Inst_top_level|Inst_system_controller|Add1~31\ $ (GND))) # (!\Inst_top_level|Inst_system_controller|clk_cnt\(16) & 
-- (!\Inst_top_level|Inst_system_controller|Add1~31\ & VCC))
-- \Inst_top_level|Inst_system_controller|Add1~33\ = CARRY((\Inst_top_level|Inst_system_controller|clk_cnt\(16) & !\Inst_top_level|Inst_system_controller|Add1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|clk_cnt\(16),
	datad => VCC,
	cin => \Inst_top_level|Inst_system_controller|Add1~31\,
	combout => \Inst_top_level|Inst_system_controller|Add1~32_combout\,
	cout => \Inst_top_level|Inst_system_controller|Add1~33\);

-- Location: LCCOMB_X48_Y33_N8
\Inst_top_level|Inst_system_controller|Add1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Add1~34_combout\ = (\Inst_top_level|Inst_system_controller|clk_cnt\(17) & (!\Inst_top_level|Inst_system_controller|Add1~33\)) # (!\Inst_top_level|Inst_system_controller|clk_cnt\(17) & 
-- ((\Inst_top_level|Inst_system_controller|Add1~33\) # (GND)))
-- \Inst_top_level|Inst_system_controller|Add1~35\ = CARRY((!\Inst_top_level|Inst_system_controller|Add1~33\) # (!\Inst_top_level|Inst_system_controller|clk_cnt\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|clk_cnt\(17),
	datad => VCC,
	cin => \Inst_top_level|Inst_system_controller|Add1~33\,
	combout => \Inst_top_level|Inst_system_controller|Add1~34_combout\,
	cout => \Inst_top_level|Inst_system_controller|Add1~35\);

-- Location: LCCOMB_X48_Y33_N10
\Inst_top_level|Inst_system_controller|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Add1~36_combout\ = (\Inst_top_level|Inst_system_controller|clk_cnt\(18) & (\Inst_top_level|Inst_system_controller|Add1~35\ $ (GND))) # (!\Inst_top_level|Inst_system_controller|clk_cnt\(18) & 
-- (!\Inst_top_level|Inst_system_controller|Add1~35\ & VCC))
-- \Inst_top_level|Inst_system_controller|Add1~37\ = CARRY((\Inst_top_level|Inst_system_controller|clk_cnt\(18) & !\Inst_top_level|Inst_system_controller|Add1~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|clk_cnt\(18),
	datad => VCC,
	cin => \Inst_top_level|Inst_system_controller|Add1~35\,
	combout => \Inst_top_level|Inst_system_controller|Add1~36_combout\,
	cout => \Inst_top_level|Inst_system_controller|Add1~37\);

-- Location: LCCOMB_X48_Y33_N12
\Inst_top_level|Inst_system_controller|Add1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Add1~38_combout\ = (\Inst_top_level|Inst_system_controller|clk_cnt\(19) & (!\Inst_top_level|Inst_system_controller|Add1~37\)) # (!\Inst_top_level|Inst_system_controller|clk_cnt\(19) & 
-- ((\Inst_top_level|Inst_system_controller|Add1~37\) # (GND)))
-- \Inst_top_level|Inst_system_controller|Add1~39\ = CARRY((!\Inst_top_level|Inst_system_controller|Add1~37\) # (!\Inst_top_level|Inst_system_controller|clk_cnt\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|clk_cnt\(19),
	datad => VCC,
	cin => \Inst_top_level|Inst_system_controller|Add1~37\,
	combout => \Inst_top_level|Inst_system_controller|Add1~38_combout\,
	cout => \Inst_top_level|Inst_system_controller|Add1~39\);

-- Location: LCCOMB_X48_Y33_N14
\Inst_top_level|Inst_system_controller|Add1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Add1~40_combout\ = (\Inst_top_level|Inst_system_controller|clk_cnt\(20) & (\Inst_top_level|Inst_system_controller|Add1~39\ $ (GND))) # (!\Inst_top_level|Inst_system_controller|clk_cnt\(20) & 
-- (!\Inst_top_level|Inst_system_controller|Add1~39\ & VCC))
-- \Inst_top_level|Inst_system_controller|Add1~41\ = CARRY((\Inst_top_level|Inst_system_controller|clk_cnt\(20) & !\Inst_top_level|Inst_system_controller|Add1~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_system_controller|clk_cnt\(20),
	datad => VCC,
	cin => \Inst_top_level|Inst_system_controller|Add1~39\,
	combout => \Inst_top_level|Inst_system_controller|Add1~40_combout\,
	cout => \Inst_top_level|Inst_system_controller|Add1~41\);

-- Location: LCCOMB_X48_Y33_N16
\Inst_top_level|Inst_system_controller|Add1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Add1~42_combout\ = (\Inst_top_level|Inst_system_controller|clk_cnt\(21) & (!\Inst_top_level|Inst_system_controller|Add1~41\)) # (!\Inst_top_level|Inst_system_controller|clk_cnt\(21) & 
-- ((\Inst_top_level|Inst_system_controller|Add1~41\) # (GND)))
-- \Inst_top_level|Inst_system_controller|Add1~43\ = CARRY((!\Inst_top_level|Inst_system_controller|Add1~41\) # (!\Inst_top_level|Inst_system_controller|clk_cnt\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|clk_cnt\(21),
	datad => VCC,
	cin => \Inst_top_level|Inst_system_controller|Add1~41\,
	combout => \Inst_top_level|Inst_system_controller|Add1~42_combout\,
	cout => \Inst_top_level|Inst_system_controller|Add1~43\);

-- Location: LCCOMB_X48_Y33_N18
\Inst_top_level|Inst_system_controller|Add1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Add1~44_combout\ = (\Inst_top_level|Inst_system_controller|clk_cnt\(22) & (\Inst_top_level|Inst_system_controller|Add1~43\ $ (GND))) # (!\Inst_top_level|Inst_system_controller|clk_cnt\(22) & 
-- (!\Inst_top_level|Inst_system_controller|Add1~43\ & VCC))
-- \Inst_top_level|Inst_system_controller|Add1~45\ = CARRY((\Inst_top_level|Inst_system_controller|clk_cnt\(22) & !\Inst_top_level|Inst_system_controller|Add1~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|clk_cnt\(22),
	datad => VCC,
	cin => \Inst_top_level|Inst_system_controller|Add1~43\,
	combout => \Inst_top_level|Inst_system_controller|Add1~44_combout\,
	cout => \Inst_top_level|Inst_system_controller|Add1~45\);

-- Location: LCCOMB_X48_Y33_N20
\Inst_top_level|Inst_system_controller|Add1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Add1~46_combout\ = (\Inst_top_level|Inst_system_controller|clk_cnt\(23) & (!\Inst_top_level|Inst_system_controller|Add1~45\)) # (!\Inst_top_level|Inst_system_controller|clk_cnt\(23) & 
-- ((\Inst_top_level|Inst_system_controller|Add1~45\) # (GND)))
-- \Inst_top_level|Inst_system_controller|Add1~47\ = CARRY((!\Inst_top_level|Inst_system_controller|Add1~45\) # (!\Inst_top_level|Inst_system_controller|clk_cnt\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|clk_cnt\(23),
	datad => VCC,
	cin => \Inst_top_level|Inst_system_controller|Add1~45\,
	combout => \Inst_top_level|Inst_system_controller|Add1~46_combout\,
	cout => \Inst_top_level|Inst_system_controller|Add1~47\);

-- Location: LCCOMB_X48_Y33_N22
\Inst_top_level|Inst_system_controller|Add1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Add1~48_combout\ = (\Inst_top_level|Inst_system_controller|clk_cnt\(24) & (\Inst_top_level|Inst_system_controller|Add1~47\ $ (GND))) # (!\Inst_top_level|Inst_system_controller|clk_cnt\(24) & 
-- (!\Inst_top_level|Inst_system_controller|Add1~47\ & VCC))
-- \Inst_top_level|Inst_system_controller|Add1~49\ = CARRY((\Inst_top_level|Inst_system_controller|clk_cnt\(24) & !\Inst_top_level|Inst_system_controller|Add1~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|clk_cnt\(24),
	datad => VCC,
	cin => \Inst_top_level|Inst_system_controller|Add1~47\,
	combout => \Inst_top_level|Inst_system_controller|Add1~48_combout\,
	cout => \Inst_top_level|Inst_system_controller|Add1~49\);

-- Location: LCCOMB_X48_Y33_N24
\Inst_top_level|Inst_system_controller|Add1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Add1~50_combout\ = \Inst_top_level|Inst_system_controller|Add1~49\ $ (\Inst_top_level|Inst_system_controller|clk_cnt\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|Inst_system_controller|clk_cnt\(25),
	cin => \Inst_top_level|Inst_system_controller|Add1~49\,
	combout => \Inst_top_level|Inst_system_controller|Add1~50_combout\);

-- Location: FF_X100_Y38_N11
\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[5]~27_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(5));

-- Location: FF_X100_Y38_N13
\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[6]~29_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(6));

-- Location: FF_X100_Y38_N23
\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[11]~39_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(11));

-- Location: FF_X100_Y38_N31
\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[15]~47_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(15));

-- Location: FF_X72_Y32_N23
\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[11]~39_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[3]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(11));

-- Location: FF_X72_Y32_N31
\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[15]~47_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[3]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(15));

-- Location: FF_X72_Y33_N11
\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[5]~27_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(5));

-- Location: FF_X72_Y33_N13
\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[6]~29_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(6));

-- Location: FF_X72_Y33_N31
\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[15]~47_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(15));

-- Location: LCCOMB_X100_Y38_N10
\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[5]~27_combout\ = (\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(5) & (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[4]~26\)) # (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(5) & 
-- ((\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[4]~26\) # (GND)))
-- \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[5]~28\ = CARRY((!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[4]~26\) # (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(5),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[4]~26\,
	combout => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[5]~27_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[5]~28\);

-- Location: LCCOMB_X100_Y38_N12
\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[6]~29_combout\ = (\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(6) & (\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[5]~28\ $ (GND))) # (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(6) & 
-- (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[5]~28\ & VCC))
-- \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[6]~30\ = CARRY((\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(6) & !\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[5]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(6),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[5]~28\,
	combout => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[6]~29_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[6]~30\);

-- Location: LCCOMB_X100_Y38_N22
\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[11]~39_combout\ = (\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(11) & (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[10]~38\)) # (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(11) & 
-- ((\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[10]~38\) # (GND)))
-- \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[11]~40\ = CARRY((!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[10]~38\) # (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(11),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[10]~38\,
	combout => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[11]~39_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[11]~40\);

-- Location: LCCOMB_X100_Y38_N28
\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[14]~45_combout\ = (\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(14) & (\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[13]~44\ $ (GND))) # (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(14) & 
-- (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[13]~44\ & VCC))
-- \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[14]~46\ = CARRY((\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(14) & !\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[13]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(14),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[13]~44\,
	combout => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[14]~45_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[14]~46\);

-- Location: LCCOMB_X100_Y38_N30
\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[15]~47_combout\ = \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(15) $ (\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[14]~46\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(15),
	cin => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[14]~46\,
	combout => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[15]~47_combout\);

-- Location: LCCOMB_X72_Y32_N22
\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[11]~39_combout\ = (\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(11) & (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[10]~38\)) # (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(11) & 
-- ((\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[10]~38\) # (GND)))
-- \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[11]~40\ = CARRY((!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[10]~38\) # (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(11),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[10]~38\,
	combout => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[11]~39_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[11]~40\);

-- Location: LCCOMB_X72_Y32_N28
\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[14]~45_combout\ = (\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(14) & (\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[13]~44\ $ (GND))) # (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(14) & 
-- (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[13]~44\ & VCC))
-- \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[14]~46\ = CARRY((\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(14) & !\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[13]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(14),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[13]~44\,
	combout => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[14]~45_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[14]~46\);

-- Location: LCCOMB_X72_Y32_N30
\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[15]~47_combout\ = \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(15) $ (\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[14]~46\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(15),
	cin => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[14]~46\,
	combout => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[15]~47_combout\);

-- Location: LCCOMB_X72_Y33_N10
\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[5]~27_combout\ = (\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(5) & (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[4]~26\)) # (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(5) & 
-- ((\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[4]~26\) # (GND)))
-- \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[5]~28\ = CARRY((!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[4]~26\) # (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(5),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[4]~26\,
	combout => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[5]~27_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[5]~28\);

-- Location: LCCOMB_X72_Y33_N12
\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[6]~29_combout\ = (\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(6) & (\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[5]~28\ $ (GND))) # (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(6) & 
-- (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[5]~28\ & VCC))
-- \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[6]~30\ = CARRY((\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(6) & !\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[5]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(6),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[5]~28\,
	combout => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[6]~29_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[6]~30\);

-- Location: LCCOMB_X72_Y33_N28
\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[14]~45_combout\ = (\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(14) & (\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[13]~44\ $ (GND))) # (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(14) & 
-- (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[13]~44\ & VCC))
-- \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[14]~46\ = CARRY((\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(14) & !\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[13]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(14),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[13]~44\,
	combout => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[14]~45_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[14]~46\);

-- Location: LCCOMB_X72_Y33_N30
\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[15]~47_combout\ = \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(15) $ (\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[14]~46\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(15),
	cin => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[14]~46\,
	combout => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[15]~47_combout\);

-- Location: LCCOMB_X42_Y28_N10
\Inst_top_level|Inst_LCD_User_Logic|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux8~1_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & (((!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & !\Inst_top_level|Inst_LCD_User_Logic|byteSel\(3))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5)))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(3),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(5),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux8~1_combout\);

-- Location: LCCOMB_X42_Y28_N26
\Inst_top_level|Inst_LCD_User_Logic|Mux8~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux8~5_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0)))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & (\Inst_top_level|Inst_LCD_User_Logic|Mux8~4_combout\)))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & (((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(5),
	datab => \Inst_top_level|Inst_LCD_User_Logic|Mux8~4_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux8~5_combout\);

-- Location: LCCOMB_X46_Y29_N8
\Inst_top_level|Inst_LCD_User_Logic|byteSel~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|byteSel~21_combout\ = (\Inst_top_level|Inst_system_controller|byte_end\(0) & (\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[0]~2_combout\ & (\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[1]~6_combout\ $ 
-- (!\Inst_top_level|Inst_system_controller|byte_end\(1))))) # (!\Inst_top_level|Inst_system_controller|byte_end\(0) & (!\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[0]~2_combout\ & (\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[1]~6_combout\ $ 
-- (!\Inst_top_level|Inst_system_controller|byte_end\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|byte_end\(0),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[0]~2_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[1]~6_combout\,
	datad => \Inst_top_level|Inst_system_controller|byte_end\(1),
	combout => \Inst_top_level|Inst_LCD_User_Logic|byteSel~21_combout\);

-- Location: LCCOMB_X39_Y32_N30
\Inst_top_level|Inst_i2c_user_logic|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Selector0~0_combout\ = (\Inst_top_level|Inst_i2c_user_logic|i2c_enable~q\ & ((\Inst_top_level|Inst_i2c_user_logic|next_state.repeat~q\) # ((\Inst_top_level|Inst_i2c_user_logic|next_state.data_valid~q\ & 
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|busy~q\)))) # (!\Inst_top_level|Inst_i2c_user_logic|i2c_enable~q\ & (((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|busy~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|next_state.data_valid~q\,
	datab => \Inst_top_level|Inst_i2c_user_logic|i2c_enable~q\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|busy~q\,
	datad => \Inst_top_level|Inst_i2c_user_logic|next_state.repeat~q\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Selector0~0_combout\);

-- Location: FF_X52_Y28_N9
\Inst_top_level|Inst_LCD_User_Logic|count[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Add0~58_combout\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|count[27]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|count\(25));

-- Location: FF_X52_Y28_N11
\Inst_top_level|Inst_LCD_User_Logic|count[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Add0~63_combout\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|count[27]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|count\(20));

-- Location: LCCOMB_X52_Y28_N28
\Inst_top_level|Inst_LCD_User_Logic|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Equal0~1_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|count\(20) & (!\Inst_top_level|Inst_LCD_User_Logic|count\(23) & (!\Inst_top_level|Inst_LCD_User_Logic|count\(22) & 
-- !\Inst_top_level|Inst_LCD_User_Logic|count\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|count\(20),
	datab => \Inst_top_level|Inst_LCD_User_Logic|count\(23),
	datac => \Inst_top_level|Inst_LCD_User_Logic|count\(22),
	datad => \Inst_top_level|Inst_LCD_User_Logic|count\(21),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Equal0~1_combout\);

-- Location: FF_X52_Y28_N3
\Inst_top_level|Inst_LCD_User_Logic|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Add0~77_combout\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|count[27]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|count\(6));

-- Location: FF_X52_Y29_N15
\Inst_top_level|Inst_LCD_User_Logic|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Add0~78_combout\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|count[27]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|count\(5));

-- Location: LCCOMB_X53_Y29_N2
\Inst_top_level|Inst_LCD_User_Logic|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Equal0~6_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|count\(5) & (\Inst_top_level|Inst_LCD_User_Logic|count\(7) & (\Inst_top_level|Inst_LCD_User_Logic|count\(6) & \Inst_top_level|Inst_LCD_User_Logic|count\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|count\(5),
	datab => \Inst_top_level|Inst_LCD_User_Logic|count\(7),
	datac => \Inst_top_level|Inst_LCD_User_Logic|count\(6),
	datad => \Inst_top_level|Inst_LCD_User_Logic|count\(4),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Equal0~6_combout\);

-- Location: FF_X52_Y29_N3
\Inst_top_level|Inst_LCD_User_Logic|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Add0~82_combout\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|count[27]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|count\(1));

-- Location: FF_X59_Y37_N7
\Inst_top_level|Inst_BTN_Debounce_reset|btn_sync[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_reset|btn_sync[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_reset|btn_sync\(1));

-- Location: FF_X55_Y32_N23
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(10));

-- Location: LCCOMB_X55_Y32_N26
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~0_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(9) & (\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(8) & 
-- (\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(10) & \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(9),
	datab => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(8),
	datac => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(10),
	datad => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(7),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~0_combout\);

-- Location: FF_X55_Y33_N27
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(5));

-- Location: FF_X55_Y33_N23
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(3));

-- Location: LCCOMB_X55_Y33_N2
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~1_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(5) & (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(4) & 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(3) & !\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(5),
	datab => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(4),
	datac => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(3),
	datad => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(6),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~1_combout\);

-- Location: LCCOMB_X55_Y33_N12
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~2_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~0_combout\ & \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~0_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~1_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~2_combout\);

-- Location: FF_X55_Y33_N7
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(2));

-- Location: FF_X55_Y32_N11
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(13));

-- Location: FF_X46_Y29_N11
\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[3]~13_combout\,
	clrn => \Inst_top_level|Inst_BTN_Debounce_reset|ALT_INV_btn_pulse_f~clkctrl_outclk\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[3]~_emulated_q\);

-- Location: FF_X47_Y29_N13
\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[5]~21_combout\,
	clrn => \Inst_top_level|Inst_BTN_Debounce_reset|ALT_INV_btn_pulse_f~clkctrl_outclk\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[5]~_emulated_q\);

-- Location: FF_X47_Y29_N9
\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[4]~17_combout\,
	clrn => \Inst_top_level|Inst_BTN_Debounce_reset|ALT_INV_btn_pulse_f~clkctrl_outclk\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[4]~_emulated_q\);

-- Location: LCCOMB_X47_Y29_N10
\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[4]~16_combout\ = (\Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~q\ & (((\Inst_top_level|Inst_system_controller|byte_end\(4))))) # (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~q\ & 
-- (\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[4]~_emulated_q\ $ (((\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[4]~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~q\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[4]~_emulated_q\,
	datac => \Inst_top_level|Inst_system_controller|byte_end\(4),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[4]~15_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[4]~16_combout\);

-- Location: FF_X45_Y28_N11
\Inst_top_level|Inst_LCD_User_Logic|first\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|first~4_combout\,
	clrn => \Inst_top_level|Inst_BTN_Debounce_reset|ALT_INV_btn_pulse_f~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|first~q\);

-- Location: LCCOMB_X45_Y28_N4
\Inst_top_level|Inst_LCD_User_Logic|state.ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|state.ready~0_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|first~q\ & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6)) # (!\Inst_top_level|Inst_system_controller|byte_start\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|first~q\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	datad => \Inst_top_level|Inst_system_controller|byte_start\(0),
	combout => \Inst_top_level|Inst_LCD_User_Logic|state.ready~0_combout\);

-- Location: LCCOMB_X47_Y31_N22
\Inst_top_level|Inst_system_controller|LCD_en~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|LCD_en~0_combout\ = (\Inst_top_level|Inst_BTN_Debounce_pwm|btn_pulse_f~q\) # ((\Inst_top_level|Inst_BTN_Debounce_pause|btn_pulse_f~q\) # ((\Inst_top_level|Inst_BTN_Debounce_speed|btn_pulse_f~q\) # 
-- (\Inst_top_level|Inst_system_controller|counter_incr~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_pulse_f~q\,
	datab => \Inst_top_level|Inst_BTN_Debounce_pause|btn_pulse_f~q\,
	datac => \Inst_top_level|Inst_BTN_Debounce_speed|btn_pulse_f~q\,
	datad => \Inst_top_level|Inst_system_controller|counter_incr~q\,
	combout => \Inst_top_level|Inst_system_controller|LCD_en~0_combout\);

-- Location: LCCOMB_X47_Y31_N24
\Inst_top_level|Inst_LCD_User_Logic|state.ready~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|state.ready~1_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|state.ready~0_combout\ & ((\Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\) # ((!\Inst_top_level|Inst_system_controller|LCD_en~0_combout\ & 
-- !\Inst_top_level|Inst_system_controller|refresh_LCD~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|state.ready~0_combout\,
	datab => \Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\,
	datac => \Inst_top_level|Inst_system_controller|LCD_en~0_combout\,
	datad => \Inst_top_level|Inst_system_controller|refresh_LCD~q\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|state.ready~1_combout\);

-- Location: LCCOMB_X53_Y31_N4
\Inst_top_level|Inst_LCD_User_Logic|state.ready~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|state.ready~2_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|state.ready~1_combout\ & (\Inst_top_level|Inst_LCD_User_Logic|first~3_combout\ & !\Inst_top_level|Inst_LCD_User_Logic|LessThan0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|state.ready~1_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|first~3_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|LessThan0~6_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|state.ready~2_combout\);

-- Location: LCCOMB_X45_Y31_N28
\Inst_top_level|Inst_system_controller|address_out~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|address_out~0_combout\ = (\Inst_top_level|Inst_system_controller|next_state.init~q\ & ((\Inst_top_level|Inst_system_controller|address_cnt\(0)))) # (!\Inst_top_level|Inst_system_controller|next_state.init~q\ & 
-- (\Inst_top_level|Inst_system_controller|ROM_cnt\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_system_controller|ROM_cnt\(0),
	datac => \Inst_top_level|Inst_system_controller|address_cnt\(0),
	datad => \Inst_top_level|Inst_system_controller|next_state.init~q\,
	combout => \Inst_top_level|Inst_system_controller|address_out~0_combout\);

-- Location: LCCOMB_X59_Y37_N10
\Inst_top_level|Inst_BTN_Debounce_reset|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_reset|Equal0~1_combout\ = (((!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(7)) # (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(4))) # (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(6))) # 
-- (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(5),
	datab => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(6),
	datac => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(4),
	datad => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(7),
	combout => \Inst_top_level|Inst_BTN_Debounce_reset|Equal0~1_combout\);

-- Location: LCCOMB_X39_Y30_N12
\Inst_top_level|Inst_SRAM_Controller|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_SRAM_Controller|Selector19~0_combout\ = (\Inst_top_level|Inst_SRAM_Controller|next_state.write2~q\) # (((!\Inst_top_level|Inst_system_controller|SRAM_valid_int~q\ & \Inst_top_level|Inst_SRAM_Controller|next_state.ready~q\)) # 
-- (!\Inst_top_level|Inst_SRAM_Controller|next_state.init~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|SRAM_valid_int~q\,
	datab => \Inst_top_level|Inst_SRAM_Controller|next_state.write2~q\,
	datac => \Inst_top_level|Inst_SRAM_Controller|next_state.init~q\,
	datad => \Inst_top_level|Inst_SRAM_Controller|next_state.ready~q\,
	combout => \Inst_top_level|Inst_SRAM_Controller|Selector19~0_combout\);

-- Location: LCCOMB_X34_Y31_N22
\Inst_top_level|Inst_Reset_Delay|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Reset_Delay|Equal0~0_combout\ = (!\Inst_top_level|Inst_Reset_Delay|Cont\(16) & (!\Inst_top_level|Inst_Reset_Delay|Cont\(19) & (!\Inst_top_level|Inst_Reset_Delay|Cont\(17) & !\Inst_top_level|Inst_Reset_Delay|Cont\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Reset_Delay|Cont\(16),
	datab => \Inst_top_level|Inst_Reset_Delay|Cont\(19),
	datac => \Inst_top_level|Inst_Reset_Delay|Cont\(17),
	datad => \Inst_top_level|Inst_Reset_Delay|Cont\(18),
	combout => \Inst_top_level|Inst_Reset_Delay|Equal0~0_combout\);

-- Location: LCCOMB_X34_Y32_N12
\Inst_top_level|Inst_Reset_Delay|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Reset_Delay|Equal0~2_combout\ = (!\Inst_top_level|Inst_Reset_Delay|Cont\(7) & (!\Inst_top_level|Inst_Reset_Delay|Cont\(4) & (!\Inst_top_level|Inst_Reset_Delay|Cont\(5) & !\Inst_top_level|Inst_Reset_Delay|Cont\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Reset_Delay|Cont\(7),
	datab => \Inst_top_level|Inst_Reset_Delay|Cont\(4),
	datac => \Inst_top_level|Inst_Reset_Delay|Cont\(5),
	datad => \Inst_top_level|Inst_Reset_Delay|Cont\(6),
	combout => \Inst_top_level|Inst_Reset_Delay|Equal0~2_combout\);

-- Location: LCCOMB_X45_Y31_N30
\Inst_top_level|Inst_system_controller|address_out~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|address_out~1_combout\ = (\Inst_top_level|Inst_system_controller|next_state.init~q\ & ((\Inst_top_level|Inst_system_controller|address_cnt\(1)))) # (!\Inst_top_level|Inst_system_controller|next_state.init~q\ & 
-- (\Inst_top_level|Inst_system_controller|ROM_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|next_state.init~q\,
	datac => \Inst_top_level|Inst_system_controller|ROM_cnt\(1),
	datad => \Inst_top_level|Inst_system_controller|address_cnt\(1),
	combout => \Inst_top_level|Inst_system_controller|address_out~1_combout\);

-- Location: LCCOMB_X45_Y31_N10
\Inst_top_level|Inst_system_controller|address_out~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|address_out~3_combout\ = (\Inst_top_level|Inst_system_controller|next_state.init~q\ & ((\Inst_top_level|Inst_system_controller|address_cnt\(3)))) # (!\Inst_top_level|Inst_system_controller|next_state.init~q\ & 
-- (\Inst_top_level|Inst_system_controller|ROM_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_system_controller|ROM_cnt\(3),
	datac => \Inst_top_level|Inst_system_controller|next_state.init~q\,
	datad => \Inst_top_level|Inst_system_controller|address_cnt\(3),
	combout => \Inst_top_level|Inst_system_controller|address_out~3_combout\);

-- Location: LCCOMB_X45_Y31_N12
\Inst_top_level|Inst_system_controller|address_out~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|address_out~4_combout\ = (\Inst_top_level|Inst_system_controller|next_state.init~q\ & ((\Inst_top_level|Inst_system_controller|address_cnt\(4)))) # (!\Inst_top_level|Inst_system_controller|next_state.init~q\ & 
-- (\Inst_top_level|Inst_system_controller|ROM_cnt\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_system_controller|ROM_cnt\(4),
	datac => \Inst_top_level|Inst_system_controller|address_cnt\(4),
	datad => \Inst_top_level|Inst_system_controller|next_state.init~q\,
	combout => \Inst_top_level|Inst_system_controller|address_out~4_combout\);

-- Location: LCCOMB_X45_Y31_N22
\Inst_top_level|Inst_system_controller|address_out~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|address_out~5_combout\ = (\Inst_top_level|Inst_system_controller|next_state.init~q\ & ((\Inst_top_level|Inst_system_controller|address_cnt\(5)))) # (!\Inst_top_level|Inst_system_controller|next_state.init~q\ & 
-- (\Inst_top_level|Inst_system_controller|ROM_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|ROM_cnt\(5),
	datac => \Inst_top_level|Inst_system_controller|address_cnt\(5),
	datad => \Inst_top_level|Inst_system_controller|next_state.init~q\,
	combout => \Inst_top_level|Inst_system_controller|address_out~5_combout\);

-- Location: LCCOMB_X45_Y31_N0
\Inst_top_level|Inst_system_controller|address_out~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|address_out~6_combout\ = (\Inst_top_level|Inst_system_controller|next_state.init~q\ & ((\Inst_top_level|Inst_system_controller|address_cnt\(6)))) # (!\Inst_top_level|Inst_system_controller|next_state.init~q\ & 
-- (\Inst_top_level|Inst_system_controller|ROM_cnt\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|next_state.init~q\,
	datab => \Inst_top_level|Inst_system_controller|ROM_cnt\(6),
	datac => \Inst_top_level|Inst_system_controller|address_cnt\(6),
	combout => \Inst_top_level|Inst_system_controller|address_out~6_combout\);

-- Location: LCCOMB_X48_Y31_N16
\Inst_top_level|Inst_system_controller|address_out~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|address_out~7_combout\ = (\Inst_top_level|Inst_system_controller|next_state.init~q\ & ((\Inst_top_level|Inst_system_controller|address_cnt\(7)))) # (!\Inst_top_level|Inst_system_controller|next_state.init~q\ & 
-- (\Inst_top_level|Inst_system_controller|ROM_cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|next_state.init~q\,
	datac => \Inst_top_level|Inst_system_controller|ROM_cnt\(7),
	datad => \Inst_top_level|Inst_system_controller|address_cnt\(7),
	combout => \Inst_top_level|Inst_system_controller|address_out~7_combout\);

-- Location: FF_X39_Y32_N11
\Inst_top_level|Inst_i2c_user_logic|next_state.start\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_i2c_user_logic|next_state.start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_i2c_user_logic|next_state.start~q\);

-- Location: FF_X41_Y37_N27
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector17~0_combout\,
	clrn => \Inst_top_level|Inst_i2c_user_logic|ALT_INV_next_state~12clkctrl_outclk\,
	ena => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.ready~q\);

-- Location: LCCOMB_X39_Y32_N22
\Inst_top_level|Inst_i2c_user_logic|next_state~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|next_state~17_combout\ = (\Inst_top_level|Inst_i2c_user_logic|next_state.start~q\ & (!\Inst_top_level|Inst_i2c_user_logic|next_state.busy_high~q\ & (\Inst_top_level|Inst_i2c_user_logic|next_state.data_valid~q\ & 
-- !\Inst_top_level|Inst_i2c_user_logic|next_state.repeat~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|next_state.start~q\,
	datab => \Inst_top_level|Inst_i2c_user_logic|next_state.busy_high~q\,
	datac => \Inst_top_level|Inst_i2c_user_logic|next_state.data_valid~q\,
	datad => \Inst_top_level|Inst_i2c_user_logic|next_state.repeat~q\,
	combout => \Inst_top_level|Inst_i2c_user_logic|next_state~17_combout\);

-- Location: LCCOMB_X53_Y31_N24
\Inst_top_level|Inst_LCD_User_Logic|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Equal0~9_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Equal0~6_combout\ & (\Inst_top_level|Inst_LCD_User_Logic|Equal0~5_combout\ & (\Inst_top_level|Inst_LCD_User_Logic|Equal0~4_combout\ & 
-- \Inst_top_level|Inst_LCD_User_Logic|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Equal0~6_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|Equal0~5_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|Equal0~4_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|Equal0~7_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Equal0~9_combout\);

-- Location: LCCOMB_X53_Y31_N26
\Inst_top_level|Inst_LCD_User_Logic|count[27]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|count[27]~0_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Equal0~9_combout\) # (\Inst_top_level|Inst_LCD_User_Logic|state.start~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|Equal0~9_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|state.start~q\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|count[27]~0_combout\);

-- Location: LCCOMB_X52_Y28_N8
\Inst_top_level|Inst_LCD_User_Logic|Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~58_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\ & \Inst_top_level|Inst_LCD_User_Logic|Add0~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|Add0~50_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~58_combout\);

-- Location: LCCOMB_X52_Y28_N10
\Inst_top_level|Inst_LCD_User_Logic|Add0~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~63_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\ & \Inst_top_level|Inst_LCD_User_Logic|Add0~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|Add0~40_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~63_combout\);

-- Location: LCCOMB_X52_Y28_N2
\Inst_top_level|Inst_LCD_User_Logic|Add0~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~77_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|Add0~12_combout\ & !\Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Add0~12_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~77_combout\);

-- Location: LCCOMB_X52_Y29_N14
\Inst_top_level|Inst_LCD_User_Logic|Add0~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~78_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\ & !\Inst_top_level|Inst_LCD_User_Logic|Add0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|Add0~10_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~78_combout\);

-- Location: LCCOMB_X52_Y29_N2
\Inst_top_level|Inst_LCD_User_Logic|Add0~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~82_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|Add0~2_combout\ & !\Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Add0~2_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~82_combout\);

-- Location: LCCOMB_X55_Y32_N22
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt~1_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~20_combout\ & !\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~20_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~5_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt~1_combout\);

-- Location: LCCOMB_X55_Y33_N6
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt~4_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~5_combout\ & \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~5_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~4_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt~4_combout\);

-- Location: LCCOMB_X46_Y29_N10
\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[3]~13_combout\ = \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[1]~5_combout\ $ (((\Inst_top_level|Inst_LCD_User_Logic|byteSel~25_combout\ & ((\Inst_top_level|Inst_system_controller|speed_sel\(0)))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel~25_combout\ & (\Inst_top_level|Inst_system_controller|byte_end\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|byte_end\(1),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel~25_combout\,
	datac => \Inst_top_level|Inst_system_controller|speed_sel\(0),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[1]~5_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[3]~13_combout\);

-- Location: LCCOMB_X45_Y28_N10
\Inst_top_level|Inst_LCD_User_Logic|first~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|first~4_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|first~q\) # (\Inst_top_level|Inst_LCD_User_Logic|first~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|Inst_LCD_User_Logic|first~q\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|first~3_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|first~4_combout\);

-- Location: LCCOMB_X47_Y31_N0
\Inst_top_level|Inst_system_controller|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Selector7~0_combout\ = (\Inst_top_level|Inst_system_controller|speed_sel~0_combout\ & ((\Inst_top_level|Inst_BTN_Debounce_speed|btn_pulse_f~q\) # ((\Inst_top_level|Inst_BTN_Debounce_pwm|btn_pulse_f~q\)))) # 
-- (!\Inst_top_level|Inst_system_controller|speed_sel~0_combout\ & (\Inst_top_level|Inst_system_controller|next_state.pwm60~q\ & ((\Inst_top_level|Inst_BTN_Debounce_speed|btn_pulse_f~q\) # (\Inst_top_level|Inst_BTN_Debounce_pwm|btn_pulse_f~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|speed_sel~0_combout\,
	datab => \Inst_top_level|Inst_BTN_Debounce_speed|btn_pulse_f~q\,
	datac => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_pulse_f~q\,
	datad => \Inst_top_level|Inst_system_controller|next_state.pwm60~q\,
	combout => \Inst_top_level|Inst_system_controller|Selector7~0_combout\);

-- Location: LCCOMB_X47_Y31_N12
\Inst_top_level|Inst_system_controller|Selector7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Selector7~1_combout\ = (\Inst_top_level|Inst_system_controller|Selector7~0_combout\) # ((!\Inst_top_level|Inst_system_controller|byte_start~4_combout\ & ((\Inst_top_level|Inst_BTN_Debounce_pause|btn_pulse_f~q\) # 
-- (\Inst_top_level|Inst_BTN_Debounce_pwm|btn_pulse_f~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|byte_start~4_combout\,
	datab => \Inst_top_level|Inst_BTN_Debounce_pause|btn_pulse_f~q\,
	datac => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_pulse_f~q\,
	datad => \Inst_top_level|Inst_system_controller|Selector7~0_combout\,
	combout => \Inst_top_level|Inst_system_controller|Selector7~1_combout\);

-- Location: FF_X48_Y31_N1
\Inst_top_level|Inst_system_controller|clk_en_100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|Equal2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|clk_en_100~q\);

-- Location: LCCOMB_X48_Y31_N4
\Inst_top_level|Inst_system_controller|Selector7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Selector7~2_combout\ = (\Inst_top_level|Inst_system_controller|refresh_LCD~q\ & (((!\Inst_top_level|Inst_system_controller|clk_en_100~q\)))) # (!\Inst_top_level|Inst_system_controller|refresh_LCD~q\ & 
-- ((\Inst_top_level|Inst_system_controller|Selector7~1_combout\) # ((\Inst_top_level|Inst_system_controller|Selector2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|Selector7~1_combout\,
	datab => \Inst_top_level|Inst_system_controller|Selector2~0_combout\,
	datac => \Inst_top_level|Inst_system_controller|refresh_LCD~q\,
	datad => \Inst_top_level|Inst_system_controller|clk_en_100~q\,
	combout => \Inst_top_level|Inst_system_controller|Selector7~2_combout\);

-- Location: FF_X73_Y33_N13
\Inst_top_level|Inst_BTN_Debounce_speed|btn_sync[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_speed|btn_sync[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_speed|btn_sync\(1));

-- Location: FF_X47_Y33_N25
\Inst_top_level|Inst_system_controller|clk_en_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|Equal1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|clk_en_1~q\);

-- Location: LCCOMB_X46_Y32_N8
\Inst_top_level|Inst_system_controller|counter_incr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|counter_incr~0_combout\ = (\Inst_top_level|Inst_system_controller|counter_incr~q\) # (\Inst_top_level|Inst_system_controller|clk_en_1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|Inst_system_controller|counter_incr~q\,
	datad => \Inst_top_level|Inst_system_controller|clk_en_1~q\,
	combout => \Inst_top_level|Inst_system_controller|counter_incr~0_combout\);

-- Location: LCCOMB_X46_Y31_N26
\Inst_top_level|Inst_system_controller|address_cnt[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|address_cnt[0]~10_combout\ = (!\Inst_top_level|Inst_SRAM_Controller|busy_h~q\ & (\Inst_top_level|Inst_system_controller|clk_en_1~q\ & \Inst_top_level|Inst_system_controller|run_counter~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_SRAM_Controller|busy_h~q\,
	datab => \Inst_top_level|Inst_system_controller|clk_en_1~q\,
	datac => \Inst_top_level|Inst_system_controller|run_counter~q\,
	combout => \Inst_top_level|Inst_system_controller|address_cnt[0]~10_combout\);

-- Location: LCCOMB_X47_Y31_N30
\Inst_top_level|Inst_system_controller|address_cnt[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|address_cnt[0]~12_combout\ = (\Inst_top_level|Inst_system_controller|Selector2~0_combout\) # ((\Inst_top_level|Inst_BTN_Debounce_pwm|btn_pulse_f~q\ & \Inst_top_level|Inst_system_controller|next_state.init~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|Selector2~0_combout\,
	datac => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_pulse_f~q\,
	datad => \Inst_top_level|Inst_system_controller|next_state.init~q\,
	combout => \Inst_top_level|Inst_system_controller|address_cnt[0]~12_combout\);

-- Location: FF_X46_Y31_N21
\Inst_top_level|Inst_system_controller|read_SRAM\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|read_SRAM~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|read_SRAM~q\);

-- Location: LCCOMB_X41_Y37_N26
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector17~0_combout\ = (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.stop~q\ & ((\Inst_top_level|Inst_i2c_user_logic|i2c_enable~q\) # 
-- (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.ready~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|i2c_enable~q\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.ready~q\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.stop~q\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector17~0_combout\);

-- Location: FF_X66_Y37_N11
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~8_combout\,
	clrn => \Inst_top_level|Inst_i2c_user_logic|ALT_INV_next_state~12clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(9));

-- Location: FF_X66_Y37_N13
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~10_combout\,
	clrn => \Inst_top_level|Inst_i2c_user_logic|ALT_INV_next_state~12clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(7));

-- Location: LCCOMB_X65_Y37_N12
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_clk~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_clk~0_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~22_combout\) # ((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~3_combout\ & 
-- !\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~22_combout\,
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~3_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~6_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_clk~0_combout\);

-- Location: LCCOMB_X39_Y28_N30
\Inst_top_level|Inst_i2c_user_logic|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Mux1~0_combout\ = (\Inst_top_level|Inst_i2c_user_logic|byteSel\(1) & !\Inst_top_level|Inst_i2c_user_logic|byteSel\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|Inst_i2c_user_logic|byteSel\(1),
	datad => \Inst_top_level|Inst_i2c_user_logic|byteSel\(2),
	combout => \Inst_top_level|Inst_i2c_user_logic|Mux1~0_combout\);

-- Location: LCCOMB_X40_Y32_N24
\Inst_top_level|Inst_i2c_user_logic|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Mux1~1_combout\ = (\Inst_top_level|Inst_i2c_user_logic|byteSel\(2)) # ((!\Inst_top_level|Inst_i2c_user_logic|byteSel\(1) & \Inst_top_level|Inst_i2c_user_logic|byteSel\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|byteSel\(1),
	datab => \Inst_top_level|Inst_i2c_user_logic|byteSel\(0),
	datad => \Inst_top_level|Inst_i2c_user_logic|byteSel\(2),
	combout => \Inst_top_level|Inst_i2c_user_logic|Mux1~1_combout\);

-- Location: LCCOMB_X40_Y32_N18
\Inst_top_level|Inst_i2c_user_logic|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Mux1~2_combout\ = (\Inst_top_level|Inst_i2c_user_logic|byteSel\(2)) # ((\Inst_top_level|Inst_i2c_user_logic|byteSel\(1) & \Inst_top_level|Inst_i2c_user_logic|byteSel\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|byteSel\(1),
	datab => \Inst_top_level|Inst_i2c_user_logic|byteSel\(0),
	datad => \Inst_top_level|Inst_i2c_user_logic|byteSel\(2),
	combout => \Inst_top_level|Inst_i2c_user_logic|Mux1~2_combout\);

-- Location: LCCOMB_X39_Y28_N26
\Inst_top_level|Inst_i2c_user_logic|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Mux2~2_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Mux1~2_combout\ & (((\Inst_top_level|data_muxed[2]~3_combout\) # (!\Inst_top_level|Inst_i2c_user_logic|Mux1~1_combout\)))) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Mux1~2_combout\ & (\Inst_top_level|data_muxed[14]~2_combout\ & (\Inst_top_level|Inst_i2c_user_logic|Mux1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Mux1~2_combout\,
	datab => \Inst_top_level|data_muxed[14]~2_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Mux1~1_combout\,
	datad => \Inst_top_level|data_muxed[2]~3_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Mux2~2_combout\);

-- Location: LCCOMB_X39_Y28_N12
\Inst_top_level|Inst_i2c_user_logic|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Mux2~3_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Mux2~2_combout\ & ((\Inst_top_level|data_muxed[6]~1_combout\) # ((!\Inst_top_level|Inst_i2c_user_logic|Mux1~0_combout\)))) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Mux2~2_combout\ & (((\Inst_top_level|Inst_i2c_user_logic|Mux1~0_combout\ & \Inst_top_level|data_muxed[10]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Mux2~2_combout\,
	datab => \Inst_top_level|data_muxed[6]~1_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Mux1~0_combout\,
	datad => \Inst_top_level|data_muxed[10]~0_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Mux2~3_combout\);

-- Location: FF_X35_Y28_N9
\Inst_top_level|Inst_SRAM_Controller|cont_io_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[9]~7_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|cont_io_out\(9));

-- Location: FF_X35_Y28_N11
\Inst_top_level|Inst_SRAM_Controller|cont_io_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[5]~8_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|cont_io_out\(5));

-- Location: LCCOMB_X39_Y28_N0
\Inst_top_level|Inst_i2c_user_logic|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Mux3~0_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Mux1~1_combout\ & ((\Inst_top_level|Inst_i2c_user_logic|Mux1~2_combout\ & ((\Inst_top_level|data_muxed[1]~7_combout\))) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Mux1~2_combout\ & (\Inst_top_level|data_muxed[13]~6_combout\)))) # (!\Inst_top_level|Inst_i2c_user_logic|Mux1~1_combout\ & (((\Inst_top_level|Inst_i2c_user_logic|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Mux1~1_combout\,
	datab => \Inst_top_level|data_muxed[13]~6_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Mux1~2_combout\,
	datad => \Inst_top_level|data_muxed[1]~7_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Mux3~0_combout\);

-- Location: LCCOMB_X39_Y28_N2
\Inst_top_level|Inst_i2c_user_logic|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Mux3~1_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Mux1~0_combout\ & ((\Inst_top_level|Inst_i2c_user_logic|Mux3~0_combout\ & ((\Inst_top_level|data_muxed[5]~5_combout\))) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Mux3~0_combout\ & (\Inst_top_level|data_muxed[9]~4_combout\)))) # (!\Inst_top_level|Inst_i2c_user_logic|Mux1~0_combout\ & (((\Inst_top_level|Inst_i2c_user_logic|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Mux1~0_combout\,
	datab => \Inst_top_level|data_muxed[9]~4_combout\,
	datac => \Inst_top_level|data_muxed[5]~5_combout\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Mux3~0_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Mux3~1_combout\);

-- Location: LCCOMB_X40_Y32_N30
\Inst_top_level|Inst_i2c_user_logic|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Mux3~2_combout\ = (\Inst_top_level|Inst_i2c_user_logic|byteSel\(3) & (\Inst_top_level|Inst_i2c_user_logic|Mux3~1_combout\)) # (!\Inst_top_level|Inst_i2c_user_logic|byteSel\(3) & 
-- (((!\Inst_top_level|Inst_i2c_user_logic|byteSel\(2)) # (!\Inst_top_level|Inst_i2c_user_logic|Mux2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Mux3~1_combout\,
	datab => \Inst_top_level|Inst_i2c_user_logic|Mux2~4_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|byteSel\(3),
	datad => \Inst_top_level|Inst_i2c_user_logic|byteSel\(2),
	combout => \Inst_top_level|Inst_i2c_user_logic|Mux3~2_combout\);

-- Location: FF_X35_Y28_N7
\Inst_top_level|Inst_SRAM_Controller|cont_io_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[0]~14_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|cont_io_out\(0));

-- Location: LCCOMB_X39_Y28_N22
\Inst_top_level|Inst_i2c_user_logic|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Mux4~0_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Mux1~1_combout\ & ((\Inst_top_level|Inst_i2c_user_logic|Mux1~2_combout\ & (\Inst_top_level|data_muxed[0]~11_combout\)) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Mux1~2_combout\ & ((\Inst_top_level|data_muxed[12]~10_combout\))))) # (!\Inst_top_level|Inst_i2c_user_logic|Mux1~1_combout\ & (((\Inst_top_level|Inst_i2c_user_logic|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Mux1~1_combout\,
	datab => \Inst_top_level|data_muxed[0]~11_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Mux1~2_combout\,
	datad => \Inst_top_level|data_muxed[12]~10_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Mux4~0_combout\);

-- Location: LCCOMB_X39_Y28_N24
\Inst_top_level|Inst_i2c_user_logic|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Mux4~1_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Mux4~0_combout\ & ((\Inst_top_level|data_muxed[4]~9_combout\) # ((!\Inst_top_level|Inst_i2c_user_logic|Mux1~0_combout\)))) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Mux4~0_combout\ & (((\Inst_top_level|Inst_i2c_user_logic|Mux1~0_combout\ & \Inst_top_level|data_muxed[8]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Mux4~0_combout\,
	datab => \Inst_top_level|data_muxed[4]~9_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Mux1~0_combout\,
	datad => \Inst_top_level|data_muxed[8]~8_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Mux4~1_combout\);

-- Location: LCCOMB_X40_Y32_N8
\Inst_top_level|Inst_i2c_user_logic|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Mux4~2_combout\ = (\Inst_top_level|Inst_i2c_user_logic|byteSel\(3) & (\Inst_top_level|Inst_i2c_user_logic|Mux4~1_combout\)) # (!\Inst_top_level|Inst_i2c_user_logic|byteSel\(3) & 
-- ((\Inst_top_level|Inst_i2c_user_logic|byteSel\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_i2c_user_logic|Mux4~1_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|byteSel\(3),
	datad => \Inst_top_level|Inst_i2c_user_logic|byteSel\(2),
	combout => \Inst_top_level|Inst_i2c_user_logic|Mux4~2_combout\);

-- Location: LCCOMB_X40_Y32_N26
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Mux4~0_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(0) & (\Inst_top_level|Inst_i2c_user_logic|Mux4~2_combout\ & 
-- ((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(1))))) # (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(0) & (((\Inst_top_level|Inst_i2c_user_logic|Mux3~2_combout\) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(0),
	datab => \Inst_top_level|Inst_i2c_user_logic|Mux4~2_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Mux3~2_combout\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(1),
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Mux4~0_combout\);

-- Location: LCCOMB_X40_Y32_N20
\Inst_top_level|Inst_i2c_user_logic|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Mux1~3_combout\ = (!\Inst_top_level|Inst_i2c_user_logic|byteSel\(3) & ((\Inst_top_level|Inst_i2c_user_logic|byteSel\(0) & (\Inst_top_level|Inst_i2c_user_logic|byteSel\(1))) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|byteSel\(0) & ((\Inst_top_level|Inst_i2c_user_logic|byteSel\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|byteSel\(1),
	datab => \Inst_top_level|Inst_i2c_user_logic|byteSel\(0),
	datac => \Inst_top_level|Inst_i2c_user_logic|byteSel\(3),
	datad => \Inst_top_level|Inst_i2c_user_logic|byteSel\(2),
	combout => \Inst_top_level|Inst_i2c_user_logic|Mux1~3_combout\);

-- Location: FF_X35_Y28_N27
\Inst_top_level|Inst_SRAM_Controller|cont_io_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[7]~16_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|cont_io_out\(7));

-- Location: LCCOMB_X39_Y28_N18
\Inst_top_level|Inst_i2c_user_logic|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Mux1~4_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Mux1~1_combout\ & ((\Inst_top_level|Inst_i2c_user_logic|Mux1~2_combout\ & (\Inst_top_level|data_muxed[3]~15_combout\)) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Mux1~2_combout\ & ((\Inst_top_level|data_muxed[15]~14_combout\))))) # (!\Inst_top_level|Inst_i2c_user_logic|Mux1~1_combout\ & (((\Inst_top_level|Inst_i2c_user_logic|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Mux1~1_combout\,
	datab => \Inst_top_level|data_muxed[3]~15_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Mux1~2_combout\,
	datad => \Inst_top_level|data_muxed[15]~14_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Mux1~4_combout\);

-- Location: LCCOMB_X39_Y28_N28
\Inst_top_level|Inst_i2c_user_logic|Mux1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Mux1~5_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Mux1~0_combout\ & ((\Inst_top_level|Inst_i2c_user_logic|Mux1~4_combout\ & ((\Inst_top_level|data_muxed[7]~13_combout\))) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Mux1~4_combout\ & (\Inst_top_level|data_muxed[11]~12_combout\)))) # (!\Inst_top_level|Inst_i2c_user_logic|Mux1~0_combout\ & (((\Inst_top_level|Inst_i2c_user_logic|Mux1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|data_muxed[11]~12_combout\,
	datab => \Inst_top_level|data_muxed[7]~13_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Mux1~0_combout\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Mux1~4_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Mux1~5_combout\);

-- Location: LCCOMB_X40_Y32_N22
\Inst_top_level|Inst_i2c_user_logic|Mux1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Mux1~6_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Mux1~3_combout\) # ((\Inst_top_level|Inst_i2c_user_logic|Mux1~5_combout\ & \Inst_top_level|Inst_i2c_user_logic|byteSel\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_i2c_user_logic|Mux1~5_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|byteSel\(3),
	datad => \Inst_top_level|Inst_i2c_user_logic|Mux1~3_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Mux1~6_combout\);

-- Location: LCCOMB_X40_Y32_N0
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Mux4~1_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Mux4~0_combout\ & ((\Inst_top_level|Inst_i2c_user_logic|Mux1~6_combout\) # 
-- ((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(1))))) # (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Mux4~0_combout\ & (((\Inst_top_level|Inst_i2c_user_logic|Mux2~5_combout\ & 
-- !\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Mux1~6_combout\,
	datab => \Inst_top_level|Inst_i2c_user_logic|Mux2~5_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Mux4~0_combout\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(1),
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Mux4~1_combout\);

-- Location: LCCOMB_X65_Y37_N14
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~5_combout\ = ((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.ready~q\ & !\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.stop~q\)) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|sda_int~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|sda_int~q\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.ready~q\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.stop~q\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~5_combout\);

-- Location: FF_X40_Y33_N3
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx[4]~6_combout\,
	ena => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx\(4));

-- Location: FF_X40_Y32_N9
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_i2c_user_logic|Mux4~2_combout\,
	ena => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx\(0));

-- Location: FF_X40_Y32_N31
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_i2c_user_logic|Mux3~2_combout\,
	ena => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx\(1));

-- Location: LCCOMB_X40_Y37_N0
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~6_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(0) & ((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx\(0)))) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(0) & (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx\(1),
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(0),
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx\(0),
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~6_combout\);

-- Location: FF_X40_Y32_N11
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_i2c_user_logic|Mux2~5_combout\,
	ena => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx\(2));

-- Location: FF_X40_Y32_N23
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_i2c_user_logic|Mux1~6_combout\,
	ena => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx\(3));

-- Location: LCCOMB_X40_Y37_N10
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~7_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(2) & ((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(0) & 
-- ((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx\(2)))) # (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(0) & (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx\(3))))) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(2) & (((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(2),
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx\(3),
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(0),
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx\(2),
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~7_combout\);

-- Location: LCCOMB_X40_Y37_N28
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~8_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(1) & (((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~6_combout\) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(2))))) # (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(1) & (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~7_combout\,
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(2),
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(1),
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~6_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~8_combout\);

-- Location: FF_X40_Y32_N29
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_i2c_user_logic|Mux0~0_combout\,
	ena => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx\(7));

-- Location: LCCOMB_X40_Y37_N14
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~9_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(2) & ((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~8_combout\))) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(2) & (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx\(7) & !\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx\(7),
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(2),
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~8_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~9_combout\);

-- Location: LCCOMB_X40_Y37_N16
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~10_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~9_combout\) # (((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx\(4) & 
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~8_combout\)) # (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.slv_ack1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx\(4),
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~8_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~9_combout\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.slv_ack1~q\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~10_combout\);

-- Location: LCCOMB_X40_Y37_N2
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Mux3~2_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add1~0_combout\ & ((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx\(2)))) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add1~0_combout\ & (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx\(4),
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx\(2),
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add1~0_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Mux3~2_combout\);

-- Location: LCCOMB_X40_Y37_N20
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Mux3~3_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add1~0_combout\ & (((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx\(3)) # 
-- (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector25~0_combout\)))) # (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add1~0_combout\ & (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx\(7) & 
-- ((!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add1~0_combout\,
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx\(7),
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx\(3),
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector25~0_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Mux3~3_combout\);

-- Location: LCCOMB_X40_Y37_N6
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Mux3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Mux3~4_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Mux3~5_combout\ & ((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Mux3~3_combout\) # 
-- ((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector25~0_combout\ & \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Mux3~2_combout\)))) # (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Mux3~5_combout\ & 
-- (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Mux3~2_combout\ & ((!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Mux3~3_combout\) # (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Mux3~5_combout\,
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector25~0_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Mux3~3_combout\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Mux3~2_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Mux3~4_combout\);

-- Location: LCCOMB_X40_Y37_N8
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~11_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~5_combout\ & (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~10_combout\ & 
-- ((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Mux3~4_combout\) # (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Mux3~4_combout\,
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~5_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~10_combout\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector20~0_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~11_combout\);

-- Location: LCCOMB_X40_Y29_N8
\Inst_top_level|Inst_HEX_to_ASCII_4|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_HEX_to_ASCII_4|Mux6~0_combout\ = \Inst_top_level|Mux7~0_combout\ $ (((\Inst_top_level|Mux4~0_combout\ & ((\Inst_top_level|Mux6~0_combout\) # (\Inst_top_level|Mux5~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Mux4~0_combout\,
	datab => \Inst_top_level|Mux6~0_combout\,
	datac => \Inst_top_level|Mux5~0_combout\,
	datad => \Inst_top_level|Mux7~0_combout\,
	combout => \Inst_top_level|Inst_HEX_to_ASCII_4|Mux6~0_combout\);

-- Location: LCCOMB_X40_Y29_N10
\Inst_top_level|Inst_LCD_User_Logic|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux7~2_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & (((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0))))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4)) # (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux7~2_combout\);

-- Location: LCCOMB_X40_Y29_N4
\Inst_top_level|Inst_LCD_User_Logic|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux7~3_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & (((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & !\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0)))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0)))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & !\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux7~3_combout\);

-- Location: LCCOMB_X40_Y29_N30
\Inst_top_level|Inst_LCD_User_Logic|Mux7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux7~4_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & (\Inst_top_level|Inst_LCD_User_Logic|Mux7~2_combout\)) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & ((\Inst_top_level|Inst_LCD_User_Logic|Mux7~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Mux7~2_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(5),
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux7~3_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux7~4_combout\);

-- Location: LCCOMB_X40_Y29_N18
\Inst_top_level|Inst_LCD_User_Logic|Mux7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux7~5_combout\ = \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) $ (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux7~5_combout\);

-- Location: LCCOMB_X40_Y29_N28
\Inst_top_level|Inst_LCD_User_Logic|Mux7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux7~6_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Mux7~5_combout\ & (\Inst_top_level|Inst_LCD_User_Logic|Mux0~0_combout\ & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) $ 
-- (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	datab => \Inst_top_level|Inst_LCD_User_Logic|Mux7~5_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux0~0_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux7~6_combout\);

-- Location: LCCOMB_X40_Y29_N14
\Inst_top_level|Inst_LCD_User_Logic|Mux7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux7~7_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~7_combout\ & (((\Inst_top_level|Inst_HEX_to_ASCII_4|Mux6~0_combout\)))) # (!\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~7_combout\ & 
-- ((\Inst_top_level|Inst_LCD_User_Logic|Mux7~4_combout\) # ((\Inst_top_level|Inst_LCD_User_Logic|Mux7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~7_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|Mux7~4_combout\,
	datac => \Inst_top_level|Inst_HEX_to_ASCII_4|Mux6~0_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux7~6_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux7~7_combout\);

-- Location: LCCOMB_X40_Y28_N4
\Inst_top_level|Inst_LCD_User_Logic|Mux7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux7~8_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) $ (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1)))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(5),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux7~8_combout\);

-- Location: LCCOMB_X40_Y28_N14
\Inst_top_level|Inst_LCD_User_Logic|Mux7~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux7~9_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & ((!\Inst_top_level|Inst_LCD_User_Logic|Mux7~8_combout\)))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) $ (!\Inst_top_level|Inst_LCD_User_Logic|Mux7~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(5),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux7~8_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux7~9_combout\);

-- Location: LCCOMB_X40_Y28_N20
\Inst_top_level|Inst_LCD_User_Logic|Mux7~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux7~12_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Mux0~0_combout\ & (((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4)) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux0~0_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux7~12_combout\);

-- Location: LCCOMB_X40_Y28_N30
\Inst_top_level|Inst_LCD_User_Logic|Mux7~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux7~13_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0) & (((\Inst_top_level|Inst_LCD_User_Logic|Mux7~9_combout\)))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0) & 
-- ((\Inst_top_level|Inst_LCD_User_Logic|Mux7~11_combout\) # ((\Inst_top_level|Inst_LCD_User_Logic|Mux7~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Mux7~11_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|Mux7~9_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux7~12_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux7~13_combout\);

-- Location: LCCOMB_X40_Y28_N12
\Inst_top_level|Inst_HEX_to_ASCII_0|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_HEX_to_ASCII_0|Mux5~0_combout\ = (\Inst_top_level|data_muxed[1]~7_combout\ & ((\Inst_top_level|data_muxed[0]~11_combout\) # ((!\Inst_top_level|data_muxed[3]~15_combout\)))) # (!\Inst_top_level|data_muxed[1]~7_combout\ & 
-- (!\Inst_top_level|data_muxed[0]~11_combout\ & (\Inst_top_level|data_muxed[2]~3_combout\ & \Inst_top_level|data_muxed[3]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|data_muxed[1]~7_combout\,
	datab => \Inst_top_level|data_muxed[0]~11_combout\,
	datac => \Inst_top_level|data_muxed[2]~3_combout\,
	datad => \Inst_top_level|data_muxed[3]~15_combout\,
	combout => \Inst_top_level|Inst_HEX_to_ASCII_0|Mux5~0_combout\);

-- Location: LCCOMB_X41_Y29_N16
\Inst_top_level|Inst_LCD_User_Logic|Mux6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux6~7_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(5),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux6~7_combout\);

-- Location: LCCOMB_X41_Y29_N2
\Inst_top_level|Inst_LCD_User_Logic|Mux6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux6~8_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0) & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux6~8_combout\);

-- Location: LCCOMB_X41_Y29_N20
\Inst_top_level|Inst_LCD_User_Logic|Mux6~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux6~9_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) $ 
-- (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6))))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & 
-- \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(5),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux6~9_combout\);

-- Location: LCCOMB_X41_Y29_N22
\Inst_top_level|Inst_LCD_User_Logic|Mux6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux6~10_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & ((!\Inst_top_level|Inst_LCD_User_Logic|Mux6~7_combout\)))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & (((\Inst_top_level|Inst_LCD_User_Logic|Mux6~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	datab => \Inst_top_level|Inst_LCD_User_Logic|Mux6~9_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux6~7_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux6~10_combout\);

-- Location: LCCOMB_X41_Y29_N8
\Inst_top_level|Inst_LCD_User_Logic|Mux6~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux6~11_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0) & ((\Inst_top_level|Inst_LCD_User_Logic|Mux6~10_combout\) # ((\Inst_top_level|Inst_LCD_User_Logic|Mux6~8_combout\ & 
-- \Inst_top_level|Inst_LCD_User_Logic|Mux6~7_combout\)))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0) & (\Inst_top_level|Inst_LCD_User_Logic|Mux6~8_combout\ & ((\Inst_top_level|Inst_LCD_User_Logic|Mux6~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	datab => \Inst_top_level|Inst_LCD_User_Logic|Mux6~8_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|Mux6~10_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux6~7_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux6~11_combout\);

-- Location: LCCOMB_X41_Y29_N18
\Inst_top_level|Inst_HEX_to_ASCII_4|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_HEX_to_ASCII_4|Mux5~0_combout\ = (\Inst_top_level|Mux6~0_combout\ & (((\Inst_top_level|Mux7~0_combout\)) # (!\Inst_top_level|Mux4~0_combout\))) # (!\Inst_top_level|Mux6~0_combout\ & (\Inst_top_level|Mux4~0_combout\ & 
-- (!\Inst_top_level|Mux7~0_combout\ & \Inst_top_level|Mux5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Mux6~0_combout\,
	datab => \Inst_top_level|Mux4~0_combout\,
	datac => \Inst_top_level|Mux7~0_combout\,
	datad => \Inst_top_level|Mux5~0_combout\,
	combout => \Inst_top_level|Inst_HEX_to_ASCII_4|Mux5~0_combout\);

-- Location: LCCOMB_X41_Y29_N4
\Inst_top_level|Inst_LCD_User_Logic|Mux6~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux6~12_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Mux6~11_combout\) # ((\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~7_combout\ & \Inst_top_level|Inst_HEX_to_ASCII_4|Mux5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~7_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|Mux6~11_combout\,
	datad => \Inst_top_level|Inst_HEX_to_ASCII_4|Mux5~0_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux6~12_combout\);

-- Location: LCCOMB_X36_Y28_N2
\Inst_top_level|Inst_HEX_to_ASCII_2|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_HEX_to_ASCII_2|Mux5~0_combout\ = (\Inst_top_level|data_muxed[11]~12_combout\ & ((\Inst_top_level|data_muxed[9]~4_combout\ & ((\Inst_top_level|data_muxed[8]~8_combout\))) # (!\Inst_top_level|data_muxed[9]~4_combout\ & 
-- (\Inst_top_level|data_muxed[10]~0_combout\ & !\Inst_top_level|data_muxed[8]~8_combout\)))) # (!\Inst_top_level|data_muxed[11]~12_combout\ & (((\Inst_top_level|data_muxed[9]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|data_muxed[11]~12_combout\,
	datab => \Inst_top_level|data_muxed[10]~0_combout\,
	datac => \Inst_top_level|data_muxed[9]~4_combout\,
	datad => \Inst_top_level|data_muxed[8]~8_combout\,
	combout => \Inst_top_level|Inst_HEX_to_ASCII_2|Mux5~0_combout\);

-- Location: LCCOMB_X40_Y30_N28
\Inst_top_level|Inst_LCD_User_Logic|Mux6~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux6~13_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~10_combout\ & ((\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~14_combout\) # ((\Inst_top_level|Inst_LCD_User_Logic|Mux6~12_combout\)))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~10_combout\ & (!\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~14_combout\ & (\Inst_top_level|Inst_HEX_to_ASCII_2|Mux5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~10_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~14_combout\,
	datac => \Inst_top_level|Inst_HEX_to_ASCII_2|Mux5~0_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux6~12_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux6~13_combout\);

-- Location: LCCOMB_X40_Y29_N2
\Inst_top_level|Inst_LCD_User_Logic|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux5~2_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) $ (((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1)) # 
-- (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0)))))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) $ 
-- (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux5~2_combout\);

-- Location: LCCOMB_X40_Y29_N22
\Inst_top_level|Inst_LCD_User_Logic|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux5~4_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0))))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & (((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(5),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux5~4_combout\);

-- Location: LCCOMB_X40_Y28_N6
\Inst_top_level|Inst_HEX_to_ASCII_0|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_HEX_to_ASCII_0|Mux4~0_combout\ = (\Inst_top_level|data_muxed[2]~3_combout\ & ((\Inst_top_level|data_muxed[1]~7_combout\) # ((\Inst_top_level|data_muxed[0]~11_combout\) # (!\Inst_top_level|data_muxed[3]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|data_muxed[1]~7_combout\,
	datab => \Inst_top_level|data_muxed[0]~11_combout\,
	datac => \Inst_top_level|data_muxed[2]~3_combout\,
	datad => \Inst_top_level|data_muxed[3]~15_combout\,
	combout => \Inst_top_level|Inst_HEX_to_ASCII_0|Mux4~0_combout\);

-- Location: LCCOMB_X41_Y30_N30
\Inst_top_level|Inst_LCD_User_Logic|Mux5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux5~10_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(5),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux5~10_combout\);

-- Location: LCCOMB_X36_Y28_N28
\Inst_top_level|Inst_HEX_to_ASCII_2|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_HEX_to_ASCII_2|Mux4~0_combout\ = (\Inst_top_level|data_muxed[10]~0_combout\ & (((\Inst_top_level|data_muxed[9]~4_combout\) # (\Inst_top_level|data_muxed[8]~8_combout\)) # (!\Inst_top_level|data_muxed[11]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|data_muxed[11]~12_combout\,
	datab => \Inst_top_level|data_muxed[10]~0_combout\,
	datac => \Inst_top_level|data_muxed[9]~4_combout\,
	datad => \Inst_top_level|data_muxed[8]~8_combout\,
	combout => \Inst_top_level|Inst_HEX_to_ASCII_2|Mux4~0_combout\);

-- Location: LCCOMB_X36_Y29_N14
\Inst_top_level|Inst_HEX_to_ASCII_1|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_HEX_to_ASCII_1|Mux4~0_combout\ = (\Inst_top_level|data_muxed[6]~1_combout\ & (((\Inst_top_level|data_muxed[5]~5_combout\) # (\Inst_top_level|data_muxed[4]~9_combout\)) # (!\Inst_top_level|data_muxed[7]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|data_muxed[7]~13_combout\,
	datab => \Inst_top_level|data_muxed[5]~5_combout\,
	datac => \Inst_top_level|data_muxed[4]~9_combout\,
	datad => \Inst_top_level|data_muxed[6]~1_combout\,
	combout => \Inst_top_level|Inst_HEX_to_ASCII_1|Mux4~0_combout\);

-- Location: LCCOMB_X41_Y29_N14
\Inst_top_level|Inst_LCD_User_Logic|Mux4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux4~14_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & 
-- !\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) $ (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux4~14_combout\);

-- Location: LCCOMB_X41_Y29_N26
\Inst_top_level|Inst_LCD_User_Logic|Mux4~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux4~15_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & !\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux4~15_combout\);

-- Location: LCCOMB_X41_Y29_N28
\Inst_top_level|Inst_LCD_User_Logic|Mux4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux4~16_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & ((\Inst_top_level|Inst_LCD_User_Logic|Mux4~14_combout\) # ((\Inst_top_level|Inst_LCD_User_Logic|Mux4~15_combout\ & 
-- \Inst_top_level|Inst_LCD_User_Logic|Mux5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Mux4~15_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|Mux5~15_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|Mux4~14_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(5),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux4~16_combout\);

-- Location: LCCOMB_X41_Y29_N6
\Inst_top_level|Inst_LCD_User_Logic|Mux4~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux4~17_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6)) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0))))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & (((!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001101010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux4~17_combout\);

-- Location: LCCOMB_X41_Y29_N0
\Inst_top_level|Inst_LCD_User_Logic|Mux4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux4~18_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~12_combout\ & ((\Inst_top_level|Inst_LCD_User_Logic|Mux4~16_combout\) # ((\Inst_top_level|Inst_LCD_User_Logic|Mux6~7_combout\ & 
-- \Inst_top_level|Inst_LCD_User_Logic|Mux4~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Mux4~16_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|Mux6~7_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~12_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux4~17_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux4~18_combout\);

-- Location: LCCOMB_X40_Y30_N26
\Inst_top_level|Inst_LCD_User_Logic|Mux4~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux4~19_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Mux4~18_combout\) # ((\Inst_top_level|data_muxed[3]~15_combout\ & (\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~12_combout\ & 
-- \Inst_top_level|Inst_LCD_User_Logic|Mux4~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|data_muxed[3]~15_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|Mux4~18_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~12_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux4~26_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux4~19_combout\);

-- Location: LCCOMB_X42_Y29_N10
\Inst_top_level|Inst_LCD_User_Logic|Mux4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux4~20_combout\ = (\Inst_top_level|Inst_system_controller|speed_sel\(1) & (((!\Inst_top_level|Inst_Address_Counter|address_int\(25))))) # (!\Inst_top_level|Inst_system_controller|speed_sel\(1) & 
-- (!\Inst_top_level|Inst_system_controller|address_out\(1) & ((!\Inst_top_level|Inst_system_controller|address_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|address_out\(1),
	datab => \Inst_top_level|Inst_Address_Counter|address_int\(25),
	datac => \Inst_top_level|Inst_system_controller|address_out\(2),
	datad => \Inst_top_level|Inst_system_controller|speed_sel\(1),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux4~20_combout\);

-- Location: LCCOMB_X42_Y29_N28
\Inst_top_level|Inst_LCD_User_Logic|Mux4~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux4~21_combout\ = (!\Inst_top_level|Inst_Address_Counter|address_int\(26) & !\Inst_top_level|Inst_Address_Counter|address_int\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Address_Counter|address_int\(26),
	datad => \Inst_top_level|Inst_Address_Counter|address_int\(25),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux4~21_combout\);

-- Location: LCCOMB_X42_Y29_N14
\Inst_top_level|Inst_LCD_User_Logic|Mux4~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux4~22_combout\ = (\Inst_top_level|Inst_system_controller|speed_sel\(1) & (((\Inst_top_level|Inst_LCD_User_Logic|Mux4~21_combout\)))) # (!\Inst_top_level|Inst_system_controller|speed_sel\(1) & 
-- ((\Inst_top_level|Inst_system_controller|speed_sel\(0) & ((\Inst_top_level|Inst_LCD_User_Logic|Mux4~21_combout\))) # (!\Inst_top_level|Inst_system_controller|speed_sel\(0) & (\Inst_top_level|Inst_LCD_User_Logic|Mux4~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Mux4~20_combout\,
	datab => \Inst_top_level|Inst_system_controller|speed_sel\(1),
	datac => \Inst_top_level|Inst_system_controller|speed_sel\(0),
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux4~21_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux4~22_combout\);

-- Location: LCCOMB_X39_Y30_N14
\Inst_top_level|Inst_LCD_User_Logic|Mux4~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux4~23_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~7_combout\ & (\Inst_top_level|Inst_LCD_User_Logic|Mux4~22_combout\ & ((\Inst_top_level|Mux4~0_combout\)))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~7_combout\ & (((\Inst_top_level|Inst_LCD_User_Logic|Mux4~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Mux4~22_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|Mux4~13_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~7_combout\,
	datad => \Inst_top_level|Mux4~0_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux4~23_combout\);

-- Location: LCCOMB_X36_Y28_N6
\Inst_top_level|Inst_HEX_to_ASCII_2|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_HEX_to_ASCII_2|Mux3~0_combout\ = (\Inst_top_level|data_muxed[11]~12_combout\ & (!\Inst_top_level|data_muxed[9]~4_combout\ & !\Inst_top_level|data_muxed[10]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|data_muxed[11]~12_combout\,
	datac => \Inst_top_level|data_muxed[9]~4_combout\,
	datad => \Inst_top_level|data_muxed[10]~0_combout\,
	combout => \Inst_top_level|Inst_HEX_to_ASCII_2|Mux3~0_combout\);

-- Location: LCCOMB_X40_Y30_N4
\Inst_top_level|Inst_LCD_User_Logic|Mux4~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux4~24_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~14_combout\ & (((\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~10_combout\)))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~14_combout\ & ((\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~10_combout\ & (\Inst_top_level|Inst_LCD_User_Logic|Mux4~23_combout\)) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~10_combout\ & ((\Inst_top_level|Inst_HEX_to_ASCII_2|Mux3~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Mux4~23_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~14_combout\,
	datac => \Inst_top_level|Inst_HEX_to_ASCII_2|Mux3~0_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~10_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux4~24_combout\);

-- Location: LCCOMB_X36_Y29_N16
\Inst_top_level|Inst_HEX_to_ASCII_1|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_HEX_to_ASCII_1|Mux3~0_combout\ = (\Inst_top_level|data_muxed[7]~13_combout\ & (!\Inst_top_level|data_muxed[5]~5_combout\ & !\Inst_top_level|data_muxed[6]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|data_muxed[7]~13_combout\,
	datab => \Inst_top_level|data_muxed[5]~5_combout\,
	datad => \Inst_top_level|data_muxed[6]~1_combout\,
	combout => \Inst_top_level|Inst_HEX_to_ASCII_1|Mux3~0_combout\);

-- Location: LCCOMB_X40_Y30_N6
\Inst_top_level|Inst_LCD_User_Logic|Mux4~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux4~25_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Mux4~24_combout\ & (((\Inst_top_level|Inst_HEX_to_ASCII_1|Mux3~0_combout\) # (!\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~14_combout\)))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Mux4~24_combout\ & (\Inst_top_level|Inst_LCD_User_Logic|Mux4~19_combout\ & ((\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Mux4~19_combout\,
	datab => \Inst_top_level|Inst_HEX_to_ASCII_1|Mux3~0_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|Mux4~24_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~14_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux4~25_combout\);

-- Location: LCCOMB_X42_Y29_N8
\Inst_top_level|Inst_LCD_User_Logic|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux3~1_combout\ = ((!\Inst_top_level|Inst_system_controller|address_out\(6) & !\Inst_top_level|Inst_system_controller|address_out\(5))) # (!\Inst_top_level|Inst_system_controller|address_out\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|address_out\(7),
	datab => \Inst_top_level|Inst_system_controller|address_out\(6),
	datac => \Inst_top_level|Inst_system_controller|address_out\(5),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux3~1_combout\);

-- Location: LCCOMB_X41_Y28_N24
\Inst_top_level|Inst_LCD_User_Logic|Mux3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux3~10_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(3) & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0) & ((!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1)))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0) & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2))))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(3) & (((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(3),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux3~10_combout\);

-- Location: LCCOMB_X41_Y28_N26
\Inst_top_level|Inst_LCD_User_Logic|Mux3~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux3~11_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Mux3~10_combout\ & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6)) # (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux3~10_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux3~11_combout\);

-- Location: LCCOMB_X41_Y28_N12
\Inst_top_level|Inst_LCD_User_Logic|Mux3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux3~12_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & ((\Inst_top_level|Inst_LCD_User_Logic|Mux3~11_combout\))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & (\Inst_top_level|Inst_LCD_User_Logic|Mux3~9_combout\)))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & (((\Inst_top_level|Inst_LCD_User_Logic|Mux3~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	datab => \Inst_top_level|Inst_LCD_User_Logic|Mux3~9_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|Mux3~11_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux3~12_combout\);

-- Location: LCCOMB_X43_Y28_N6
\Inst_top_level|Inst_LCD_User_Logic|Mux3~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux3~17_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Mux8~7_combout\ & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(3) & (\Inst_top_level|Inst_HEX_to_ASCII_5|Mux2~0_combout\)) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(3) & ((\Inst_top_level|Inst_HEX_to_ASCII_1|Mux2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Mux8~7_combout\,
	datab => \Inst_top_level|Inst_HEX_to_ASCII_5|Mux2~0_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(3),
	datad => \Inst_top_level|Inst_HEX_to_ASCII_1|Mux2~0_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux3~17_combout\);

-- Location: LCCOMB_X41_Y29_N10
\Inst_top_level|Inst_LCD_User_Logic|Mux2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux2~7_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1)) # (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) $ 
-- (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0))))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & (((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux2~7_combout\);

-- Location: LCCOMB_X41_Y29_N12
\Inst_top_level|Inst_LCD_User_Logic|Mux2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux2~8_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & ((!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1)) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux2~8_combout\);

-- Location: LCCOMB_X41_Y29_N30
\Inst_top_level|Inst_LCD_User_Logic|Mux2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux2~9_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(3) & ((\Inst_top_level|Inst_LCD_User_Logic|Mux2~7_combout\) # ((\Inst_top_level|Inst_LCD_User_Logic|Mux5~15_combout\ & 
-- !\Inst_top_level|Inst_LCD_User_Logic|Mux2~8_combout\)))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(3) & (((\Inst_top_level|Inst_LCD_User_Logic|Mux2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Mux2~7_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|Mux5~15_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(3),
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux2~8_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux2~9_combout\);

-- Location: LCCOMB_X40_Y30_N18
\Inst_top_level|Inst_LCD_User_Logic|Mux1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux1~15_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~12_combout\ & (\Inst_top_level|data_muxed[3]~15_combout\ & ((!\Inst_top_level|Inst_LCD_User_Logic|Mux4~26_combout\)))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~12_combout\ & (((\Inst_top_level|Inst_LCD_User_Logic|Mux1~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|data_muxed[3]~15_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~12_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|Mux1~9_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux4~26_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux1~15_combout\);

-- Location: LCCOMB_X36_Y28_N10
\Inst_top_level|Inst_HEX_to_ASCII_2|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_HEX_to_ASCII_2|Mux2~0_combout\ = ((!\Inst_top_level|data_muxed[9]~4_combout\ & !\Inst_top_level|data_muxed[10]~0_combout\)) # (!\Inst_top_level|data_muxed[11]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|data_muxed[11]~12_combout\,
	datac => \Inst_top_level|data_muxed[9]~4_combout\,
	datad => \Inst_top_level|data_muxed[10]~0_combout\,
	combout => \Inst_top_level|Inst_HEX_to_ASCII_2|Mux2~0_combout\);

-- Location: LCCOMB_X40_Y30_N12
\Inst_top_level|Inst_LCD_User_Logic|Mux1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux1~16_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~10_combout\ & (((\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~14_combout\)))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~10_combout\ & ((\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~14_combout\ & (\Inst_top_level|Inst_LCD_User_Logic|Mux1~15_combout\)) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~14_combout\ & ((!\Inst_top_level|Inst_HEX_to_ASCII_2|Mux2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~10_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|Mux1~15_combout\,
	datac => \Inst_top_level|Inst_HEX_to_ASCII_2|Mux2~0_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~14_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux1~16_combout\);

-- Location: LCCOMB_X41_Y28_N22
\Inst_top_level|Inst_LCD_User_Logic|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux0~1_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0) & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & 
-- \Inst_top_level|Inst_LCD_User_Logic|byteSel\(3)))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & 
-- !\Inst_top_level|Inst_LCD_User_Logic|byteSel\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(5),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(3),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux0~1_combout\);

-- Location: FF_X48_Y33_N27
\Inst_top_level|Inst_system_controller|clk_cnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|clk_cnt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|clk_cnt\(15));

-- Location: FF_X48_Y33_N23
\Inst_top_level|Inst_system_controller|clk_cnt[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|Add1~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|clk_cnt\(24));

-- Location: FF_X48_Y33_N11
\Inst_top_level|Inst_system_controller|clk_cnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|Add1~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|clk_cnt\(18));

-- Location: FF_X48_Y33_N7
\Inst_top_level|Inst_system_controller|clk_cnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|Add1~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|clk_cnt\(16));

-- Location: LCCOMB_X48_Y33_N28
\Inst_top_level|Inst_system_controller|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Equal1~0_combout\ = (!\Inst_top_level|Inst_system_controller|clk_cnt\(18) & (!\Inst_top_level|Inst_system_controller|clk_cnt\(24) & (\Inst_top_level|Inst_system_controller|clk_cnt\(15) & 
-- !\Inst_top_level|Inst_system_controller|clk_cnt\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|clk_cnt\(18),
	datab => \Inst_top_level|Inst_system_controller|clk_cnt\(24),
	datac => \Inst_top_level|Inst_system_controller|clk_cnt\(15),
	datad => \Inst_top_level|Inst_system_controller|clk_cnt\(16),
	combout => \Inst_top_level|Inst_system_controller|Equal1~0_combout\);

-- Location: FF_X48_Y33_N31
\Inst_top_level|Inst_system_controller|clk_cnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|clk_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|clk_cnt\(14));

-- Location: FF_X48_Y34_N29
\Inst_top_level|Inst_system_controller|clk_cnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|Add1~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|clk_cnt\(11));

-- Location: FF_X48_Y34_N27
\Inst_top_level|Inst_system_controller|clk_cnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|Add1~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|clk_cnt\(10));

-- Location: FF_X47_Y33_N3
\Inst_top_level|Inst_system_controller|clk_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|clk_cnt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|clk_cnt\(7));

-- Location: LCCOMB_X48_Y34_N0
\Inst_top_level|Inst_system_controller|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Equal1~1_combout\ = (!\Inst_top_level|Inst_system_controller|clk_cnt\(7) & (!\Inst_top_level|Inst_system_controller|clk_cnt\(11) & (!\Inst_top_level|Inst_system_controller|clk_cnt\(10) & 
-- \Inst_top_level|Inst_system_controller|clk_cnt\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|clk_cnt\(7),
	datab => \Inst_top_level|Inst_system_controller|clk_cnt\(11),
	datac => \Inst_top_level|Inst_system_controller|clk_cnt\(10),
	datad => \Inst_top_level|Inst_system_controller|clk_cnt\(14),
	combout => \Inst_top_level|Inst_system_controller|Equal1~1_combout\);

-- Location: FF_X48_Y34_N7
\Inst_top_level|Inst_system_controller|clk_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|Add1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|clk_cnt\(0));

-- Location: FF_X48_Y34_N19
\Inst_top_level|Inst_system_controller|clk_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|Add1~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|clk_cnt\(6));

-- Location: FF_X48_Y34_N13
\Inst_top_level|Inst_system_controller|clk_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|Add1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|clk_cnt\(3));

-- Location: FF_X48_Y34_N11
\Inst_top_level|Inst_system_controller|clk_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|Add1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|clk_cnt\(2));

-- Location: FF_X48_Y34_N9
\Inst_top_level|Inst_system_controller|clk_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|Add1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|clk_cnt\(1));

-- Location: LCCOMB_X48_Y34_N2
\Inst_top_level|Inst_system_controller|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Equal1~2_combout\ = (\Inst_top_level|Inst_system_controller|clk_cnt\(3) & (\Inst_top_level|Inst_system_controller|clk_cnt\(6) & (\Inst_top_level|Inst_system_controller|clk_cnt\(1) & 
-- \Inst_top_level|Inst_system_controller|clk_cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|clk_cnt\(3),
	datab => \Inst_top_level|Inst_system_controller|clk_cnt\(6),
	datac => \Inst_top_level|Inst_system_controller|clk_cnt\(1),
	datad => \Inst_top_level|Inst_system_controller|clk_cnt\(2),
	combout => \Inst_top_level|Inst_system_controller|Equal1~2_combout\);

-- Location: LCCOMB_X47_Y33_N20
\Inst_top_level|Inst_system_controller|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Equal1~3_combout\ = (\Inst_top_level|Inst_system_controller|Equal1~2_combout\ & (\Inst_top_level|Inst_system_controller|Equal1~0_combout\ & (\Inst_top_level|Inst_system_controller|clk_cnt\(0) & 
-- \Inst_top_level|Inst_system_controller|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|Equal1~2_combout\,
	datab => \Inst_top_level|Inst_system_controller|Equal1~0_combout\,
	datac => \Inst_top_level|Inst_system_controller|clk_cnt\(0),
	datad => \Inst_top_level|Inst_system_controller|Equal1~1_combout\,
	combout => \Inst_top_level|Inst_system_controller|Equal1~3_combout\);

-- Location: FF_X47_Y33_N15
\Inst_top_level|Inst_system_controller|clk_cnt[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|clk_cnt~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|clk_cnt\(25));

-- Location: FF_X47_Y33_N9
\Inst_top_level|Inst_system_controller|clk_cnt[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|clk_cnt~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|clk_cnt\(23));

-- Location: FF_X47_Y33_N11
\Inst_top_level|Inst_system_controller|clk_cnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|clk_cnt~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|clk_cnt\(22));

-- Location: FF_X47_Y33_N13
\Inst_top_level|Inst_system_controller|clk_cnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|clk_cnt~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|clk_cnt\(21));

-- Location: LCCOMB_X47_Y33_N22
\Inst_top_level|Inst_system_controller|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Equal2~0_combout\ = (!\Inst_top_level|Inst_system_controller|clk_cnt\(22) & (!\Inst_top_level|Inst_system_controller|clk_cnt\(23) & (!\Inst_top_level|Inst_system_controller|clk_cnt\(25) & 
-- !\Inst_top_level|Inst_system_controller|clk_cnt\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|clk_cnt\(22),
	datab => \Inst_top_level|Inst_system_controller|clk_cnt\(23),
	datac => \Inst_top_level|Inst_system_controller|clk_cnt\(25),
	datad => \Inst_top_level|Inst_system_controller|clk_cnt\(21),
	combout => \Inst_top_level|Inst_system_controller|Equal2~0_combout\);

-- Location: FF_X47_Y33_N17
\Inst_top_level|Inst_system_controller|clk_cnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|clk_cnt~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|clk_cnt\(17));

-- Location: FF_X47_Y33_N27
\Inst_top_level|Inst_system_controller|clk_cnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|clk_cnt~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|clk_cnt\(13));

-- Location: LCCOMB_X47_Y33_N4
\Inst_top_level|Inst_system_controller|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Equal2~1_combout\ = (!\Inst_top_level|Inst_system_controller|clk_cnt\(17) & !\Inst_top_level|Inst_system_controller|clk_cnt\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_system_controller|clk_cnt\(17),
	datac => \Inst_top_level|Inst_system_controller|clk_cnt\(13),
	combout => \Inst_top_level|Inst_system_controller|Equal2~1_combout\);

-- Location: FF_X47_Y33_N7
\Inst_top_level|Inst_system_controller|clk_cnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|clk_cnt~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|clk_cnt\(20));

-- Location: FF_X47_Y33_N1
\Inst_top_level|Inst_system_controller|clk_cnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|clk_cnt~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|clk_cnt\(19));

-- Location: LCCOMB_X47_Y33_N18
\Inst_top_level|Inst_system_controller|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Equal2~2_combout\ = (!\Inst_top_level|Inst_system_controller|clk_cnt\(20) & (\Inst_top_level|Inst_system_controller|Equal2~1_combout\ & (\Inst_top_level|Inst_system_controller|Equal2~0_combout\ & 
-- !\Inst_top_level|Inst_system_controller|clk_cnt\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|clk_cnt\(20),
	datab => \Inst_top_level|Inst_system_controller|Equal2~1_combout\,
	datac => \Inst_top_level|Inst_system_controller|Equal2~0_combout\,
	datad => \Inst_top_level|Inst_system_controller|clk_cnt\(19),
	combout => \Inst_top_level|Inst_system_controller|Equal2~2_combout\);

-- Location: FF_X48_Y34_N25
\Inst_top_level|Inst_system_controller|clk_cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|Add1~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|clk_cnt\(9));

-- Location: FF_X48_Y34_N23
\Inst_top_level|Inst_system_controller|clk_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|Add1~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|clk_cnt\(8));

-- Location: FF_X48_Y34_N5
\Inst_top_level|Inst_system_controller|clk_cnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|clk_cnt~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|clk_cnt\(12));

-- Location: FF_X48_Y34_N17
\Inst_top_level|Inst_system_controller|clk_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|Add1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|clk_cnt\(5));

-- Location: LCCOMB_X48_Y31_N10
\Inst_top_level|Inst_system_controller|Equal2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Equal2~3_combout\ = (!\Inst_top_level|Inst_system_controller|clk_cnt\(12) & (\Inst_top_level|Inst_system_controller|clk_cnt\(8) & (\Inst_top_level|Inst_system_controller|clk_cnt\(9) & 
-- !\Inst_top_level|Inst_system_controller|clk_cnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|clk_cnt\(12),
	datab => \Inst_top_level|Inst_system_controller|clk_cnt\(8),
	datac => \Inst_top_level|Inst_system_controller|clk_cnt\(9),
	datad => \Inst_top_level|Inst_system_controller|clk_cnt\(5),
	combout => \Inst_top_level|Inst_system_controller|Equal2~3_combout\);

-- Location: FF_X48_Y34_N15
\Inst_top_level|Inst_system_controller|clk_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|Add1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|clk_cnt\(4));

-- Location: LCCOMB_X48_Y31_N0
\Inst_top_level|Inst_system_controller|Equal2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Equal2~4_combout\ = (\Inst_top_level|Inst_system_controller|Equal2~3_combout\ & (\Inst_top_level|Inst_system_controller|Equal1~3_combout\ & (\Inst_top_level|Inst_system_controller|Equal2~2_combout\ & 
-- !\Inst_top_level|Inst_system_controller|clk_cnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|Equal2~3_combout\,
	datab => \Inst_top_level|Inst_system_controller|Equal1~3_combout\,
	datac => \Inst_top_level|Inst_system_controller|Equal2~2_combout\,
	datad => \Inst_top_level|Inst_system_controller|clk_cnt\(4),
	combout => \Inst_top_level|Inst_system_controller|Equal2~4_combout\);

-- Location: LCCOMB_X47_Y33_N28
\Inst_top_level|Inst_system_controller|Equal1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Equal1~4_combout\ = (\Inst_top_level|Inst_system_controller|clk_cnt\(22) & (\Inst_top_level|Inst_system_controller|clk_cnt\(23) & (\Inst_top_level|Inst_system_controller|clk_cnt\(25) & 
-- \Inst_top_level|Inst_system_controller|clk_cnt\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|clk_cnt\(22),
	datab => \Inst_top_level|Inst_system_controller|clk_cnt\(23),
	datac => \Inst_top_level|Inst_system_controller|clk_cnt\(25),
	datad => \Inst_top_level|Inst_system_controller|clk_cnt\(21),
	combout => \Inst_top_level|Inst_system_controller|Equal1~4_combout\);

-- Location: LCCOMB_X47_Y33_N30
\Inst_top_level|Inst_system_controller|Equal1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Equal1~5_combout\ = (\Inst_top_level|Inst_system_controller|clk_cnt\(20) & (\Inst_top_level|Inst_system_controller|clk_cnt\(19) & (\Inst_top_level|Inst_system_controller|clk_cnt\(13) & 
-- \Inst_top_level|Inst_system_controller|clk_cnt\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|clk_cnt\(20),
	datab => \Inst_top_level|Inst_system_controller|clk_cnt\(19),
	datac => \Inst_top_level|Inst_system_controller|clk_cnt\(13),
	datad => \Inst_top_level|Inst_system_controller|clk_cnt\(17),
	combout => \Inst_top_level|Inst_system_controller|Equal1~5_combout\);

-- Location: LCCOMB_X48_Y31_N28
\Inst_top_level|Inst_system_controller|Equal1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Equal1~6_combout\ = (!\Inst_top_level|Inst_system_controller|clk_cnt\(8) & \Inst_top_level|Inst_system_controller|clk_cnt\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_system_controller|clk_cnt\(8),
	datad => \Inst_top_level|Inst_system_controller|clk_cnt\(5),
	combout => \Inst_top_level|Inst_system_controller|Equal1~6_combout\);

-- Location: LCCOMB_X48_Y31_N14
\Inst_top_level|Inst_system_controller|Equal1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Equal1~7_combout\ = (\Inst_top_level|Inst_system_controller|clk_cnt\(12) & (\Inst_top_level|Inst_system_controller|Equal1~6_combout\ & (!\Inst_top_level|Inst_system_controller|clk_cnt\(9) & 
-- \Inst_top_level|Inst_system_controller|clk_cnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|clk_cnt\(12),
	datab => \Inst_top_level|Inst_system_controller|Equal1~6_combout\,
	datac => \Inst_top_level|Inst_system_controller|clk_cnt\(9),
	datad => \Inst_top_level|Inst_system_controller|clk_cnt\(4),
	combout => \Inst_top_level|Inst_system_controller|Equal1~7_combout\);

-- Location: LCCOMB_X47_Y33_N24
\Inst_top_level|Inst_system_controller|Equal1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Equal1~8_combout\ = (\Inst_top_level|Inst_system_controller|Equal1~7_combout\ & (\Inst_top_level|Inst_system_controller|Equal1~4_combout\ & (\Inst_top_level|Inst_system_controller|Equal1~5_combout\ & 
-- \Inst_top_level|Inst_system_controller|Equal1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|Equal1~7_combout\,
	datab => \Inst_top_level|Inst_system_controller|Equal1~4_combout\,
	datac => \Inst_top_level|Inst_system_controller|Equal1~5_combout\,
	datad => \Inst_top_level|Inst_system_controller|Equal1~3_combout\,
	combout => \Inst_top_level|Inst_system_controller|Equal1~8_combout\);

-- Location: LCCOMB_X46_Y31_N30
\Inst_top_level|Inst_system_controller|read_SRAM~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|read_SRAM~0_combout\ = (\Inst_top_level|Inst_SRAM_Controller|busy_h~q\ & \Inst_top_level|Inst_system_controller|next_state.pause~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_SRAM_Controller|busy_h~q\,
	datac => \Inst_top_level|Inst_system_controller|next_state.pause~q\,
	combout => \Inst_top_level|Inst_system_controller|read_SRAM~0_combout\);

-- Location: LCCOMB_X46_Y31_N20
\Inst_top_level|Inst_system_controller|read_SRAM~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|read_SRAM~1_combout\ = (\Inst_top_level|Inst_system_controller|address_cnt[0]~10_combout\) # ((\Inst_top_level|Inst_system_controller|read_SRAM~q\ & ((\Inst_top_level|Inst_system_controller|read_SRAM~0_combout\) # 
-- (!\Inst_top_level|Inst_system_controller|byte_start~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|address_cnt[0]~10_combout\,
	datab => \Inst_top_level|Inst_system_controller|read_SRAM~0_combout\,
	datac => \Inst_top_level|Inst_system_controller|read_SRAM~q\,
	datad => \Inst_top_level|Inst_system_controller|byte_start~0_combout\,
	combout => \Inst_top_level|Inst_system_controller|read_SRAM~1_combout\);

-- Location: LCCOMB_X66_Y37_N10
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~8_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~18_combout\ & (((!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~0_combout\) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~1_combout\)) # (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~2_combout\,
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~1_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~0_combout\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~18_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~8_combout\);

-- Location: LCCOMB_X66_Y37_N12
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~10_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~14_combout\ & (((!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~1_combout\) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~0_combout\)) # (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~14_combout\,
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~2_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~0_combout\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~1_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~10_combout\);

-- Location: LCCOMB_X40_Y32_N6
\Inst_top_level|Inst_i2c_user_logic|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|LessThan0~0_combout\ = (!\Inst_top_level|Inst_i2c_user_logic|byteSel\(2)) # (!\Inst_top_level|Inst_i2c_user_logic|byteSel\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|Inst_i2c_user_logic|byteSel\(3),
	datad => \Inst_top_level|Inst_i2c_user_logic|byteSel\(2),
	combout => \Inst_top_level|Inst_i2c_user_logic|LessThan0~0_combout\);

-- Location: LCCOMB_X35_Y28_N8
\Inst_top_level|Inst_SRAM_Controller|cont_io_out[9]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_SRAM_Controller|cont_io_out[9]~7_combout\ = (\SRAM_DQ[9]~input_o\ & (\Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\ & !\Inst_top_level|Inst_Reset_Delay|oRESET~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[9]~input_o\,
	datac => \Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\,
	datad => \Inst_top_level|Inst_Reset_Delay|oRESET~q\,
	combout => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[9]~7_combout\);

-- Location: LCCOMB_X35_Y28_N10
\Inst_top_level|Inst_SRAM_Controller|cont_io_out[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_SRAM_Controller|cont_io_out[5]~8_combout\ = (!\Inst_top_level|Inst_Reset_Delay|oRESET~q\ & (\Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\ & \SRAM_DQ[5]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Reset_Delay|oRESET~q\,
	datac => \Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\,
	datad => \SRAM_DQ[5]~input_o\,
	combout => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[5]~8_combout\);

-- Location: LCCOMB_X35_Y28_N6
\Inst_top_level|Inst_SRAM_Controller|cont_io_out[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_SRAM_Controller|cont_io_out[0]~14_combout\ = (!\Inst_top_level|Inst_Reset_Delay|oRESET~q\ & (\Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\ & \SRAM_DQ[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Reset_Delay|oRESET~q\,
	datac => \Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\,
	datad => \SRAM_DQ[0]~input_o\,
	combout => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[0]~14_combout\);

-- Location: LCCOMB_X35_Y28_N26
\Inst_top_level|Inst_SRAM_Controller|cont_io_out[7]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_SRAM_Controller|cont_io_out[7]~16_combout\ = (\Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\ & (\SRAM_DQ[7]~input_o\ & !\Inst_top_level|Inst_Reset_Delay|oRESET~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\,
	datac => \SRAM_DQ[7]~input_o\,
	datad => \Inst_top_level|Inst_Reset_Delay|oRESET~q\,
	combout => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[7]~16_combout\);

-- Location: LCCOMB_X41_Y37_N30
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx[0]~4_combout\ = (\Inst_top_level|Inst_i2c_user_logic|i2c_enable~q\ & (((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.slv_ack2~q\) # 
-- (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.mstr_ack~q\)) # (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.ready~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.ready~q\,
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.slv_ack2~q\,
	datac => \Inst_top_level|Inst_i2c_user_logic|i2c_enable~q\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.mstr_ack~q\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx[0]~4_combout\);

-- Location: LCCOMB_X40_Y32_N28
\Inst_top_level|Inst_i2c_user_logic|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Mux0~0_combout\ = (!\Inst_top_level|Inst_i2c_user_logic|byteSel\(0) & (!\Inst_top_level|Inst_i2c_user_logic|byteSel\(3) & \Inst_top_level|Inst_i2c_user_logic|byteSel\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_i2c_user_logic|byteSel\(0),
	datac => \Inst_top_level|Inst_i2c_user_logic|byteSel\(3),
	datad => \Inst_top_level|Inst_i2c_user_logic|byteSel\(2),
	combout => \Inst_top_level|Inst_i2c_user_logic|Mux0~0_combout\);

-- Location: LCCOMB_X45_Y28_N26
\Inst_top_level|Inst_PWM|PWM_Process~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_PWM|PWM_Process~0_combout\ = (\Inst_top_level|Inst_Reset_Delay|oRESET~q\) # ((!\Inst_top_level|Inst_system_controller|byte_start\(0)) # (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Reset_Delay|oRESET~q\,
	datac => \Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\,
	datad => \Inst_top_level|Inst_system_controller|byte_start\(0),
	combout => \Inst_top_level|Inst_PWM|PWM_Process~0_combout\);

-- Location: LCCOMB_X45_Y28_N20
\Inst_top_level|Inst_PWM|pwm~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_PWM|pwm~1_combout\ = (\Inst_top_level|Inst_Reset_Delay|oRESET~q\) # ((\Inst_top_level|Inst_system_controller|byte_start\(0)) # (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Reset_Delay|oRESET~q\,
	datac => \Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\,
	datad => \Inst_top_level|Inst_system_controller|byte_start\(0),
	combout => \Inst_top_level|Inst_PWM|pwm~1_combout\);

-- Location: LCCOMB_X48_Y33_N26
\Inst_top_level|Inst_system_controller|clk_cnt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|clk_cnt~0_combout\ = (\Inst_top_level|Inst_system_controller|Add1~30_combout\ & !\Inst_top_level|Inst_system_controller|Equal1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|Inst_system_controller|Add1~30_combout\,
	datad => \Inst_top_level|Inst_system_controller|Equal1~8_combout\,
	combout => \Inst_top_level|Inst_system_controller|clk_cnt~0_combout\);

-- Location: LCCOMB_X48_Y33_N30
\Inst_top_level|Inst_system_controller|clk_cnt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|clk_cnt~1_combout\ = (!\Inst_top_level|Inst_system_controller|Equal1~8_combout\ & \Inst_top_level|Inst_system_controller|Add1~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_system_controller|Equal1~8_combout\,
	datad => \Inst_top_level|Inst_system_controller|Add1~28_combout\,
	combout => \Inst_top_level|Inst_system_controller|clk_cnt~1_combout\);

-- Location: LCCOMB_X47_Y33_N2
\Inst_top_level|Inst_system_controller|clk_cnt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|clk_cnt~2_combout\ = (!\Inst_top_level|Inst_system_controller|Equal1~8_combout\ & \Inst_top_level|Inst_system_controller|Add1~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_system_controller|Equal1~8_combout\,
	datad => \Inst_top_level|Inst_system_controller|Add1~14_combout\,
	combout => \Inst_top_level|Inst_system_controller|clk_cnt~2_combout\);

-- Location: LCCOMB_X47_Y33_N14
\Inst_top_level|Inst_system_controller|clk_cnt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|clk_cnt~3_combout\ = (!\Inst_top_level|Inst_system_controller|Equal1~8_combout\ & \Inst_top_level|Inst_system_controller|Add1~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_system_controller|Equal1~8_combout\,
	datad => \Inst_top_level|Inst_system_controller|Add1~50_combout\,
	combout => \Inst_top_level|Inst_system_controller|clk_cnt~3_combout\);

-- Location: LCCOMB_X47_Y33_N8
\Inst_top_level|Inst_system_controller|clk_cnt~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|clk_cnt~4_combout\ = (\Inst_top_level|Inst_system_controller|Add1~46_combout\ & !\Inst_top_level|Inst_system_controller|Equal1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|Inst_system_controller|Add1~46_combout\,
	datad => \Inst_top_level|Inst_system_controller|Equal1~8_combout\,
	combout => \Inst_top_level|Inst_system_controller|clk_cnt~4_combout\);

-- Location: LCCOMB_X47_Y33_N10
\Inst_top_level|Inst_system_controller|clk_cnt~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|clk_cnt~5_combout\ = (!\Inst_top_level|Inst_system_controller|Equal1~8_combout\ & \Inst_top_level|Inst_system_controller|Add1~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_system_controller|Equal1~8_combout\,
	datad => \Inst_top_level|Inst_system_controller|Add1~44_combout\,
	combout => \Inst_top_level|Inst_system_controller|clk_cnt~5_combout\);

-- Location: LCCOMB_X47_Y33_N12
\Inst_top_level|Inst_system_controller|clk_cnt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|clk_cnt~6_combout\ = (!\Inst_top_level|Inst_system_controller|Equal1~8_combout\ & \Inst_top_level|Inst_system_controller|Add1~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_system_controller|Equal1~8_combout\,
	datad => \Inst_top_level|Inst_system_controller|Add1~42_combout\,
	combout => \Inst_top_level|Inst_system_controller|clk_cnt~6_combout\);

-- Location: LCCOMB_X47_Y33_N16
\Inst_top_level|Inst_system_controller|clk_cnt~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|clk_cnt~7_combout\ = (\Inst_top_level|Inst_system_controller|Add1~34_combout\ & !\Inst_top_level|Inst_system_controller|Equal1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|Inst_system_controller|Add1~34_combout\,
	datad => \Inst_top_level|Inst_system_controller|Equal1~8_combout\,
	combout => \Inst_top_level|Inst_system_controller|clk_cnt~7_combout\);

-- Location: LCCOMB_X47_Y33_N26
\Inst_top_level|Inst_system_controller|clk_cnt~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|clk_cnt~8_combout\ = (\Inst_top_level|Inst_system_controller|Add1~26_combout\ & !\Inst_top_level|Inst_system_controller|Equal1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|Inst_system_controller|Add1~26_combout\,
	datad => \Inst_top_level|Inst_system_controller|Equal1~8_combout\,
	combout => \Inst_top_level|Inst_system_controller|clk_cnt~8_combout\);

-- Location: LCCOMB_X47_Y33_N6
\Inst_top_level|Inst_system_controller|clk_cnt~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|clk_cnt~9_combout\ = (\Inst_top_level|Inst_system_controller|Add1~40_combout\ & !\Inst_top_level|Inst_system_controller|Equal1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|Inst_system_controller|Add1~40_combout\,
	datad => \Inst_top_level|Inst_system_controller|Equal1~8_combout\,
	combout => \Inst_top_level|Inst_system_controller|clk_cnt~9_combout\);

-- Location: LCCOMB_X47_Y33_N0
\Inst_top_level|Inst_system_controller|clk_cnt~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|clk_cnt~10_combout\ = (\Inst_top_level|Inst_system_controller|Add1~38_combout\ & !\Inst_top_level|Inst_system_controller|Equal1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|Inst_system_controller|Add1~38_combout\,
	datad => \Inst_top_level|Inst_system_controller|Equal1~8_combout\,
	combout => \Inst_top_level|Inst_system_controller|clk_cnt~10_combout\);

-- Location: LCCOMB_X48_Y34_N4
\Inst_top_level|Inst_system_controller|clk_cnt~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|clk_cnt~11_combout\ = (\Inst_top_level|Inst_system_controller|Add1~24_combout\ & !\Inst_top_level|Inst_system_controller|Equal1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|Inst_system_controller|Add1~24_combout\,
	datad => \Inst_top_level|Inst_system_controller|Equal1~8_combout\,
	combout => \Inst_top_level|Inst_system_controller|clk_cnt~11_combout\);

-- Location: LCCOMB_X101_Y38_N10
\Inst_top_level|Inst_BTN_Debounce_pause|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pause|Equal0~1_combout\ = (((!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(4)) # (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(5))) # (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(7))) # 
-- (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(6),
	datab => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(7),
	datac => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(5),
	datad => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(4),
	combout => \Inst_top_level|Inst_BTN_Debounce_pause|Equal0~1_combout\);

-- Location: LCCOMB_X73_Y32_N12
\Inst_top_level|Inst_BTN_Debounce_pwm|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pwm|Equal0~2_combout\ = (((!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(11)) # (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(8))) # (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(10))) # 
-- (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(9),
	datab => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(10),
	datac => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(8),
	datad => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(11),
	combout => \Inst_top_level|Inst_BTN_Debounce_pwm|Equal0~2_combout\);

-- Location: LCCOMB_X73_Y33_N10
\Inst_top_level|Inst_BTN_Debounce_speed|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_speed|Equal0~1_combout\ = (((!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(4)) # (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(5))) # (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(7))) # 
-- (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(6),
	datab => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(7),
	datac => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(5),
	datad => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(4),
	combout => \Inst_top_level|Inst_BTN_Debounce_speed|Equal0~1_combout\);

-- Location: LCCOMB_X39_Y32_N2
\Inst_top_level|Inst_SRAM_Controller|Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_SRAM_Controller|Selector22~0_combout\ = (\Inst_top_level|Inst_SRAM_Controller|next_state.ready~q\ & (((\Inst_top_level|Inst_SRAM_Controller|sampled~q\) # (\Inst_top_level|Inst_system_controller|SRAM_rw_int~q\)))) # 
-- (!\Inst_top_level|Inst_SRAM_Controller|next_state.ready~q\ & (!\Inst_top_level|Inst_SRAM_Controller|next_state.read1~q\ & (\Inst_top_level|Inst_SRAM_Controller|sampled~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_SRAM_Controller|next_state.read1~q\,
	datab => \Inst_top_level|Inst_SRAM_Controller|next_state.ready~q\,
	datac => \Inst_top_level|Inst_SRAM_Controller|sampled~q\,
	datad => \Inst_top_level|Inst_system_controller|SRAM_rw_int~q\,
	combout => \Inst_top_level|Inst_SRAM_Controller|Selector22~0_combout\);

-- Location: LCCOMB_X47_Y29_N12
\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[5]~21_combout\ = \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[5]~19_combout\ $ (((\Inst_top_level|Inst_LCD_User_Logic|byteSel~25_combout\) # (\Inst_top_level|Inst_system_controller|byte_end\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[5]~19_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel~25_combout\,
	datad => \Inst_top_level|Inst_system_controller|byte_end\(5),
	combout => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[5]~21_combout\);

-- Location: LCCOMB_X47_Y29_N8
\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[4]~17_combout\ = \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[4]~15_combout\ $ (((\Inst_top_level|Inst_system_controller|byte_end\(4) & !\Inst_top_level|Inst_LCD_User_Logic|byteSel~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|byte_end\(4),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[4]~15_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel~25_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[4]~17_combout\);

-- Location: LCCOMB_X40_Y32_N10
\Inst_top_level|Inst_i2c_user_logic|Mux2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Mux2~5_combout\ = (\Inst_top_level|Inst_i2c_user_logic|byteSel\(3) & (((\Inst_top_level|Inst_i2c_user_logic|Mux2~3_combout\)))) # (!\Inst_top_level|Inst_i2c_user_logic|byteSel\(3) & 
-- (((!\Inst_top_level|Inst_i2c_user_logic|byteSel\(0))) # (!\Inst_top_level|Inst_i2c_user_logic|byteSel\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|byteSel\(1),
	datab => \Inst_top_level|Inst_i2c_user_logic|Mux2~3_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|byteSel\(3),
	datad => \Inst_top_level|Inst_i2c_user_logic|byteSel\(0),
	combout => \Inst_top_level|Inst_i2c_user_logic|Mux2~5_combout\);

-- Location: LCCOMB_X40_Y37_N18
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Mux3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Mux3~5_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(0) & (((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(1)) # 
-- (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx\(1))))) # (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(0) & (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx\(0) & 
-- (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx\(0),
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(0),
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(1),
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx\(1),
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Mux3~5_combout\);

-- Location: LCCOMB_X40_Y29_N6
\Inst_top_level|Inst_LCD_User_Logic|Mux5~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux5~16_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & \Inst_top_level|Inst_LCD_User_Logic|Mux5~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(5),
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux5~2_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux5~16_combout\);

-- Location: LCCOMB_X39_Y28_N6
\Inst_top_level|Inst_LCD_User_Logic|Mux4~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux4~26_combout\ = (!\Inst_top_level|data_muxed[1]~7_combout\ & ((\Inst_top_level|Inst_system_controller|data_select~q\ & ((!\Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(2)))) # 
-- (!\Inst_top_level|Inst_system_controller|data_select~q\ & (!\Inst_top_level|Inst_SRAM_Controller|cont_io_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|data_muxed[1]~7_combout\,
	datab => \Inst_top_level|Inst_SRAM_Controller|cont_io_out\(2),
	datac => \Inst_top_level|Inst_system_controller|data_select~q\,
	datad => \Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(2),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux4~26_combout\);

-- Location: LCCOMB_X39_Y30_N22
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx[0]~5_combout\ = (\Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\ & (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_1~0_combout\ & (!\Inst_top_level|Inst_Reset_Delay|oRESET~q\ & 
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\,
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_1~0_combout\,
	datac => \Inst_top_level|Inst_Reset_Delay|oRESET~q\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx[0]~4_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx[0]~5_combout\);

-- Location: LCCOMB_X45_Y30_N24
\Inst_top_level|Inst_LCD_User_Logic|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux1~3_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & (((!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0)) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5))))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) $ ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(5),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux1~3_combout\);

-- Location: LCCOMB_X45_Y30_N26
\Inst_top_level|Inst_LCD_User_Logic|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux1~4_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & (((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0)) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5))))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4)) # ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(5),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux1~4_combout\);

-- Location: LCCOMB_X45_Y30_N12
\Inst_top_level|Inst_LCD_User_Logic|Mux1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux1~6_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0) & ((!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5)))))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4)) # 
-- ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(5),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux1~6_combout\);

-- Location: LCCOMB_X45_Y30_N14
\Inst_top_level|Inst_LCD_User_Logic|Mux1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux1~7_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0) & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6)) # 
-- (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5))))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & ((!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0)) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(5),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux1~7_combout\);

-- Location: LCCOMB_X41_Y30_N28
\Inst_top_level|Inst_LCD_User_Logic|Mux4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux4~7_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & 
-- \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4)))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) $ 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4)))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & !\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(5),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux4~7_combout\);

-- Location: LCCOMB_X41_Y30_N22
\Inst_top_level|Inst_LCD_User_Logic|Mux4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux4~8_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & 
-- \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4)))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) $ 
-- (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(5),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux4~8_combout\);

-- Location: LCCOMB_X41_Y30_N8
\Inst_top_level|Inst_LCD_User_Logic|Mux4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux4~10_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & 
-- ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1)))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(5),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux4~10_combout\);

-- Location: LCCOMB_X41_Y30_N10
\Inst_top_level|Inst_LCD_User_Logic|Mux4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux4~11_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6)) # ((!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4))))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(5),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux4~11_combout\);

-- Location: LCCOMB_X45_Y30_N16
\Inst_top_level|Inst_LCD_User_Logic|Mux1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux1~8_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & (((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2))))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & 
-- ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & (\Inst_top_level|Inst_LCD_User_Logic|Mux1~4_combout\)) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & ((\Inst_top_level|Inst_LCD_User_Logic|Mux1~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Mux1~4_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux1~3_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux1~8_combout\);

-- Location: LCCOMB_X45_Y30_N18
\Inst_top_level|Inst_LCD_User_Logic|Mux1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux1~9_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & ((\Inst_top_level|Inst_LCD_User_Logic|Mux1~8_combout\ & ((\Inst_top_level|Inst_LCD_User_Logic|Mux1~7_combout\))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Mux1~8_combout\ & (\Inst_top_level|Inst_LCD_User_Logic|Mux1~6_combout\)))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & (((\Inst_top_level|Inst_LCD_User_Logic|Mux1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Mux1~6_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	datac => \Inst_top_level|Inst_LCD_User_Logic|Mux1~7_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux1~8_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux1~9_combout\);

-- Location: LCCOMB_X41_Y30_N12
\Inst_top_level|Inst_LCD_User_Logic|Mux4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux4~12_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & (((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0))))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & 
-- ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0) & (\Inst_top_level|Inst_LCD_User_Logic|Mux4~8_combout\)) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0) & ((\Inst_top_level|Inst_LCD_User_Logic|Mux4~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Mux4~8_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux4~7_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux4~12_combout\);

-- Location: LCCOMB_X41_Y30_N6
\Inst_top_level|Inst_LCD_User_Logic|Mux4~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux4~13_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & ((\Inst_top_level|Inst_LCD_User_Logic|Mux4~12_combout\ & (\Inst_top_level|Inst_LCD_User_Logic|Mux4~11_combout\)) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Mux4~12_combout\ & ((\Inst_top_level|Inst_LCD_User_Logic|Mux4~10_combout\))))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & (((\Inst_top_level|Inst_LCD_User_Logic|Mux4~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Mux4~11_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	datac => \Inst_top_level|Inst_LCD_User_Logic|Mux4~10_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux4~12_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux4~13_combout\);

-- Location: LCCOMB_X45_Y30_N20
\Inst_top_level|Inst_LCD_User_Logic|Mux1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux1~18_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) $ (((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0)) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4)))))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4)) # ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & 
-- \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(5),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux1~18_combout\);

-- Location: LCCOMB_X45_Y30_N6
\Inst_top_level|Inst_LCD_User_Logic|Mux1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux1~19_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & ((\Inst_top_level|Inst_LCD_User_Logic|Mux1~18_combout\) # ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & 
-- \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2))))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & (\Inst_top_level|Inst_LCD_User_Logic|Mux1~18_combout\ $ (((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & 
-- !\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux1~18_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux1~19_combout\);

-- Location: LCCOMB_X39_Y32_N10
\Inst_top_level|Inst_i2c_user_logic|next_state.start~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|next_state.start~0_combout\ = !\Inst_top_level|Inst_i2c_user_logic|next_state~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|Inst_i2c_user_logic|next_state~20_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|next_state.start~0_combout\);

-- Location: LCCOMB_X40_Y33_N2
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx[4]~6_combout\ = !\Inst_top_level|Inst_i2c_user_logic|byteSel\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|Inst_i2c_user_logic|byteSel\(3),
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_tx[4]~6_combout\);

-- Location: LCCOMB_X46_Y29_N6
\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[0]~1_combout\ = (GLOBAL(\Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~clkctrl_outclk\) & (\Inst_top_level|Inst_system_controller|byte_end\(0))) # 
-- (!GLOBAL(\Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~clkctrl_outclk\) & ((\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|byte_end\(0),
	datac => \Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~clkctrl_outclk\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[0]~1_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[0]~1_combout\);

-- Location: LCCOMB_X47_Y29_N28
\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[4]~15_combout\ = (GLOBAL(\Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~clkctrl_outclk\) & (\Inst_top_level|Inst_system_controller|byte_end\(4))) # 
-- (!GLOBAL(\Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~clkctrl_outclk\) & ((\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[4]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|byte_end\(4),
	datac => \Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~clkctrl_outclk\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[4]~15_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[4]~15_combout\);

-- Location: LCCOMB_X47_Y29_N30
\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[6]~23_combout\ = (GLOBAL(\Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~clkctrl_outclk\) & (\Inst_top_level|Inst_system_controller|byte_end\(6))) # 
-- (!GLOBAL(\Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~clkctrl_outclk\) & ((\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[6]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_system_controller|byte_end\(6),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[6]~23_combout\,
	datad => \Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~clkctrl_outclk\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[6]~23_combout\);

-- Location: LCCOMB_X42_Y30_N12
\Inst_top_level|Inst_Address_Counter|increment_value[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Address_Counter|increment_value\(13) = (GLOBAL(\Inst_top_level|Mux7~1clkctrl_outclk\) & (!\Inst_top_level|Inst_system_controller|speed_sel\(0))) # (!GLOBAL(\Inst_top_level|Mux7~1clkctrl_outclk\) & 
-- ((\Inst_top_level|Inst_Address_Counter|increment_value\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|speed_sel\(0),
	datac => \Inst_top_level|Mux7~1clkctrl_outclk\,
	datad => \Inst_top_level|Inst_Address_Counter|increment_value\(13),
	combout => \Inst_top_level|Inst_Address_Counter|increment_value\(13));

-- Location: LCCOMB_X42_Y30_N2
\Inst_top_level|Inst_Address_Counter|increment_value[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Address_Counter|increment_value\(10) = (GLOBAL(\Inst_top_level|Mux7~1clkctrl_outclk\) & (\Inst_top_level|Inst_system_controller|speed_sel\(0))) # (!GLOBAL(\Inst_top_level|Mux7~1clkctrl_outclk\) & 
-- ((\Inst_top_level|Inst_Address_Counter|increment_value\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|speed_sel\(0),
	datac => \Inst_top_level|Mux7~1clkctrl_outclk\,
	datad => \Inst_top_level|Inst_Address_Counter|increment_value\(10),
	combout => \Inst_top_level|Inst_Address_Counter|increment_value\(10));

-- Location: JTAG_X1_Y37_N0
altera_internal_jtag : cycloneive_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: FF_X47_Y45_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13));

-- Location: FF_X43_Y46_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3));

-- Location: LCCOMB_X43_Y46_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16\);

-- Location: FF_X43_Y45_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\);

-- Location: FF_X42_Y45_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\);

-- Location: FF_X42_Y45_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~q\);

-- Location: FF_X42_Y45_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q\);

-- Location: FF_X42_Y45_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\);

-- Location: FF_X47_Y45_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\);

-- Location: FF_X47_Y45_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14));

-- Location: LCCOMB_X45_Y45_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\);

-- Location: LCCOMB_X45_Y45_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\);

-- Location: LCCOMB_X45_Y45_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\);

-- Location: FF_X42_Y45_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4));

-- Location: FF_X42_Y45_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5));

-- Location: FF_X42_Y45_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6));

-- Location: FF_X42_Y45_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(7));

-- Location: LCCOMB_X46_Y44_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\);

-- Location: FF_X43_Y45_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1));

-- Location: LCCOMB_X47_Y45_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\);

-- Location: LCCOMB_X47_Y45_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\);

-- Location: LCCOMB_X47_Y45_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\);

-- Location: LCCOMB_X47_Y45_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\);

-- Location: LCCOMB_X47_Y46_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\);

-- Location: LCCOMB_X47_Y45_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\);

-- Location: LCCOMB_X47_Y45_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\);

-- Location: LCCOMB_X43_Y46_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\);

-- Location: LCCOMB_X42_Y46_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout\);

-- Location: LCCOMB_X42_Y46_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8_combout\);

-- Location: LCCOMB_X46_Y46_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\);

-- Location: LCCOMB_X43_Y45_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6_combout\);

-- Location: LCCOMB_X42_Y45_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10_combout\);

-- Location: LCCOMB_X42_Y45_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout\);

-- Location: LCCOMB_X42_Y45_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(7),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12_combout\);

-- Location: LCCOMB_X42_Y45_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout\);

-- Location: LCCOMB_X45_Y45_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout\);

-- Location: LCCOMB_X43_Y45_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout\);

-- Location: LCCOMB_X45_Y45_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout\);

-- Location: FF_X45_Y46_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X46_Y46_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\);

-- Location: FF_X45_Y46_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X45_Y46_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\);

-- Location: LCCOMB_X43_Y46_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\);

-- Location: LCCOMB_X46_Y46_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\);

-- Location: LCCOMB_X46_Y46_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\);

-- Location: LCCOMB_X45_Y46_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\);

-- Location: FF_X34_Y45_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(0));

-- Location: FF_X34_Y45_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(5));

-- Location: FF_X34_Y45_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(4));

-- Location: FF_X34_Y45_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(3));

-- Location: FF_X34_Y45_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(2));

-- Location: FF_X34_Y45_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(1));

-- Location: FF_X43_Y43_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~17_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(1));

-- Location: FF_X43_Y43_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~19_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(2));

-- Location: FF_X43_Y43_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~21_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(3));

-- Location: FF_X43_Y43_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~23_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(4));

-- Location: FF_X43_Y43_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~25_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(5));

-- Location: FF_X43_Y43_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~27_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(6));

-- Location: FF_X43_Y43_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~29_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(7));

-- Location: FF_X43_Y42_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[16]~47_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(16));

-- Location: FF_X43_Y42_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[17]~49_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(17));

-- Location: FF_X43_Y43_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~31_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(8));

-- Location: FF_X43_Y42_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~33_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(9));

-- Location: FF_X43_Y42_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~35_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(10));

-- Location: FF_X43_Y42_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~37_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(11));

-- Location: FF_X43_Y42_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~39_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(12));

-- Location: FF_X43_Y42_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~41_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(13));

-- Location: FF_X43_Y42_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]~43_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(14));

-- Location: FF_X43_Y42_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15]~45_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(15));

-- Location: LCCOMB_X34_Y45_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X34_Y45_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(1),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\);

-- Location: LCCOMB_X34_Y45_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X34_Y45_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\);

-- Location: LCCOMB_X34_Y45_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(4),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\);

-- Location: LCCOMB_X34_Y45_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(5),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5~COUT\);

-- Location: LCCOMB_X34_Y45_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5~0_combout\);

-- Location: LCCOMB_X39_Y44_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q\,
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1\);

-- Location: LCCOMB_X39_Y44_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3\);

-- Location: LCCOMB_X39_Y44_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5\);

-- Location: LCCOMB_X39_Y44_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7\);

-- Location: LCCOMB_X39_Y44_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9\);

-- Location: LCCOMB_X39_Y44_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11\);

-- Location: LCCOMB_X39_Y44_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13\);

-- Location: LCCOMB_X39_Y44_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~15\);

-- Location: LCCOMB_X39_Y43_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~15\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17\);

-- Location: LCCOMB_X39_Y43_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~19\);

-- Location: LCCOMB_X39_Y43_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~19\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21\);

-- Location: LCCOMB_X39_Y43_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~q\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~23\);

-- Location: LCCOMB_X39_Y43_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12]~q\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~23\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~24_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25\);

-- Location: LCCOMB_X39_Y43_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[13]~q\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~27\);

-- Location: LCCOMB_X39_Y43_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[14]~q\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~27\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~28_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29\);

-- Location: LCCOMB_X39_Y43_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[15]~q\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~30_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~31\);

-- Location: LCCOMB_X39_Y43_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[16]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~31\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~32_combout\);

-- Location: LCCOMB_X46_Y43_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1\);

-- Location: LCCOMB_X46_Y43_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(1),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~3\);

-- Location: LCCOMB_X43_Y43_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(1),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~17_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~18\);

-- Location: LCCOMB_X46_Y43_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~3\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6\);

-- Location: LCCOMB_X43_Y43_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~18\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~19_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~20\);

-- Location: LCCOMB_X46_Y43_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9\);

-- Location: LCCOMB_X43_Y43_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~20\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~21_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~22\);

-- Location: LCCOMB_X46_Y43_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(4),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~12\);

-- Location: LCCOMB_X43_Y43_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(4),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~22\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~23_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~24\);

-- Location: LCCOMB_X46_Y43_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(5),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~12\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~15\);

-- Location: LCCOMB_X43_Y43_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(5),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~24\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~25_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~26\);

-- Location: LCCOMB_X46_Y43_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(6),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~15\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18\);

-- Location: LCCOMB_X43_Y43_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(6),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~26\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~27_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~28\);

-- Location: LCCOMB_X46_Y43_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(7),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21\);

-- Location: LCCOMB_X43_Y43_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(7),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~28\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~29_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~30\);

-- Location: LCCOMB_X46_Y43_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(8),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~24\);

-- Location: LCCOMB_X46_Y42_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(9),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~24\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26\);

-- Location: LCCOMB_X46_Y42_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(10),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~27_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28\);

-- Location: LCCOMB_X46_Y42_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(11),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30\);

-- Location: LCCOMB_X46_Y42_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(12),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32\);

-- Location: LCCOMB_X46_Y42_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(13),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34\);

-- Location: LCCOMB_X46_Y42_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(14),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~35_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~36\);

-- Location: LCCOMB_X46_Y42_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(15),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~36\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38\);

-- Location: LCCOMB_X46_Y42_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(16),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~39_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~40\);

-- Location: LCCOMB_X43_Y43_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(8),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~30\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~31_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~32\);

-- Location: LCCOMB_X43_Y42_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(9),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~32\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~33_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~34\);

-- Location: LCCOMB_X43_Y42_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(10),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~34\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~35_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~36\);

-- Location: LCCOMB_X43_Y42_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(11),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~36\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~37_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~38\);

-- Location: LCCOMB_X43_Y42_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(12),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~38\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~39_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~40\);

-- Location: LCCOMB_X43_Y42_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(13),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~40\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~41_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~42\);

-- Location: LCCOMB_X43_Y42_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]~43\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(14),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~42\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]~43_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]~44\);

-- Location: LCCOMB_X43_Y42_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15]~45\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(15),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]~44\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15]~45_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15]~46\);

-- Location: LCCOMB_X43_Y42_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[16]~47\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(16),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15]~46\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[16]~47_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[16]~48\);

-- Location: LCCOMB_X46_Y42_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(17),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~40\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~42_combout\);

-- Location: LCCOMB_X43_Y42_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[17]~49\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[16]~48\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[17]~49_combout\);

-- Location: FF_X38_Y45_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\(0));

-- Location: LCCOMB_X38_Y45_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X38_Y45_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout\);

-- Location: M9K_X15_Y40_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4u14:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 1,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 1,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode269w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode269w\(3),
	ena1 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y41_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4u14:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 1,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 1,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode279w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode279w\(3),
	ena1 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y45_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4u14:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 1,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 1,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode259w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode259w\(3),
	ena1 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y44_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4u14:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 1,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 1,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode289w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode289w\(3),
	ena1 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y46_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4u14:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 1,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 1,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode229w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode229w\(3),
	ena1 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y46_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4u14:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 1,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 1,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode239w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode239w\(3),
	ena1 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y41_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4u14:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 1,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 1,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode212w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode212w\(3),
	ena1 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y45_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4u14:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 1,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 1,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode249w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode249w\(3),
	ena1 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y42_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4u14:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 1,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 1,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode379w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode379w\(3),
	ena1 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y43_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4u14:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 1,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 1,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode359w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode359w\(3),
	ena1 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y47_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4u14:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 1,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 1,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode369w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode369w\(3),
	ena1 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y43_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4u14:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 1,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 1,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode349w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode349w\(3),
	ena1 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y42_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4u14:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 1,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 1,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode329w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode329w\(3),
	ena1 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y40_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4u14:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 1,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 1,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode308w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode308w\(3),
	ena1 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: M9K_X15_Y47_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4u14:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 1,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 1,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode339w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode339w\(3),
	ena1 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y44_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4u14:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 1,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 1,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode319w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode319w\(3),
	ena1 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: FF_X34_Y44_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

-- Location: FF_X34_Y44_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1));

-- Location: FF_X34_Y44_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2));

-- Location: FF_X34_Y44_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3));

-- Location: FF_X34_Y44_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4));

-- Location: FF_X34_Y44_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5));

-- Location: FF_X34_Y44_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6));

-- Location: FF_X34_Y44_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7));

-- Location: FF_X34_Y43_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8));

-- Location: FF_X34_Y43_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9));

-- Location: FF_X34_Y43_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10));

-- Location: FF_X34_Y43_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(11));

-- Location: FF_X34_Y43_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(12));

-- Location: FF_X34_Y43_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(13));

-- Location: FF_X34_Y43_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita14~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(14));

-- Location: FF_X34_Y43_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita15~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(15));

-- Location: FF_X34_Y43_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita16~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(16));

-- Location: LCCOMB_X34_Y44_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X34_Y44_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT\);

-- Location: LCCOMB_X34_Y44_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X34_Y44_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT\);

-- Location: LCCOMB_X34_Y44_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT\);

-- Location: LCCOMB_X34_Y44_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT\);

-- Location: LCCOMB_X34_Y44_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT\);

-- Location: LCCOMB_X34_Y44_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT\);

-- Location: LCCOMB_X34_Y43_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT\);

-- Location: LCCOMB_X34_Y43_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT\);

-- Location: LCCOMB_X34_Y43_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~COUT\);

-- Location: LCCOMB_X34_Y43_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(11),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~COUT\);

-- Location: LCCOMB_X34_Y43_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(12),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12~COUT\);

-- Location: LCCOMB_X34_Y43_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(13),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13~COUT\);

-- Location: LCCOMB_X34_Y43_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(14),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita14~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita14~COUT\);

-- Location: LCCOMB_X34_Y43_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(15),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita14~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita15~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita15~COUT\);

-- Location: LCCOMB_X34_Y43_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(16),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita15~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita16~combout\);

-- Location: LCCOMB_X41_Y45_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~0_combout\);

-- Location: FF_X41_Y45_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(0));

-- Location: FF_X40_Y45_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q\);

-- Location: LCCOMB_X41_Y45_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\);

-- Location: LCCOMB_X41_Y45_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\);

-- Location: LCCOMB_X41_Y45_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~1_combout\);

-- Location: FF_X39_Y47_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(0));

-- Location: FF_X41_Y46_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(0));

-- Location: FF_X41_Y46_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(0));

-- Location: LCCOMB_X41_Y46_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~2_combout\);

-- Location: LCCOMB_X41_Y45_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~3_combout\);

-- Location: FF_X41_Y45_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(1),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0));

-- Location: LCCOMB_X41_Y45_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~3_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4_combout\);

-- Location: FF_X39_Y31_N25
\auto_signaltap_0|acq_data_in_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(0));

-- Location: FF_X41_Y40_N21
\auto_signaltap_0|acq_trigger_in_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|Inst_i2c_user_logic|i2c_enable~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(0));

-- Location: FF_X42_Y42_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q\);

-- Location: FF_X41_Y43_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q\);

-- Location: FF_X41_Y43_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q\);

-- Location: FF_X41_Y45_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(1));

-- Location: LCCOMB_X41_Y45_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\);

-- Location: LCCOMB_X41_Y45_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\);

-- Location: LCCOMB_X41_Y45_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout\);

-- Location: LCCOMB_X40_Y45_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout\);

-- Location: FF_X38_Y45_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q\);

-- Location: FF_X39_Y47_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(1));

-- Location: FF_X39_Y47_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(0));

-- Location: LCCOMB_X41_Y45_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\);

-- Location: LCCOMB_X34_Y45_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(5),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\);

-- Location: LCCOMB_X34_Y45_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout\);

-- Location: LCCOMB_X39_Y47_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout\);

-- Location: FF_X41_Y44_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(1));

-- Location: FF_X41_Y43_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q\);

-- Location: LCCOMB_X41_Y46_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout\);

-- Location: FF_X42_Y46_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~9_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0));

-- Location: FF_X42_Y46_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~11_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(3));

-- Location: LCCOMB_X41_Y46_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~2_combout\);

-- Location: FF_X42_Y46_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1));

-- Location: FF_X42_Y46_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2));

-- Location: LCCOMB_X41_Y46_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout\);

-- Location: FF_X41_Y46_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(1));

-- Location: LCCOMB_X42_Y46_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout\);

-- Location: LCCOMB_X41_Y46_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout\);

-- Location: FF_X43_Y43_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(1));

-- Location: LCCOMB_X41_Y45_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\);

-- Location: FF_X41_Y42_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q\);

-- Location: FF_X41_Y42_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(1),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0));

-- Location: LCCOMB_X41_Y42_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\);

-- Location: FF_X42_Y42_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q\);

-- Location: FF_X41_Y43_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\);

-- Location: FF_X41_Y43_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_shift_clk_ena\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_shift_clk_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_shift_clk_ena~q\);

-- Location: LCCOMB_X41_Y43_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_shift_clk_ena~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout\);

-- Location: FF_X41_Y43_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~6_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\);

-- Location: LCCOMB_X41_Y43_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout\);

-- Location: LCCOMB_X42_Y42_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout\);

-- Location: FF_X42_Y43_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\);

-- Location: FF_X43_Y43_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(0));

-- Location: FF_X45_Y42_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(0));

-- Location: FF_X41_Y43_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(1));

-- Location: LCCOMB_X43_Y43_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\);

-- Location: FF_X45_Y42_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(2));

-- Location: FF_X45_Y42_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(3));

-- Location: LCCOMB_X42_Y43_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout\);

-- Location: FF_X46_Y43_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(4));

-- Location: FF_X46_Y43_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(5));

-- Location: LCCOMB_X46_Y43_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(5),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(5),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout\);

-- Location: FF_X46_Y43_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(6));

-- Location: FF_X46_Y43_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(7));

-- Location: LCCOMB_X46_Y43_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(6),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(7),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(7),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout\);

-- Location: LCCOMB_X42_Y43_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\);

-- Location: FF_X45_Y42_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(16));

-- Location: FF_X46_Y42_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~44_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(17));

-- Location: LCCOMB_X42_Y43_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(16),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(17),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(16),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(17),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout\);

-- Location: FF_X45_Y42_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~45_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(8));

-- Location: FF_X45_Y42_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~46_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(9));

-- Location: LCCOMB_X45_Y42_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(9),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(9),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(8),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout\);

-- Location: FF_X45_Y42_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~47_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(10));

-- Location: FF_X45_Y42_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~48_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(11));

-- Location: LCCOMB_X45_Y42_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(10),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(11),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(10),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout\);

-- Location: FF_X46_Y42_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~49_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(12));

-- Location: FF_X46_Y42_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~50_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(13));

-- Location: LCCOMB_X46_Y42_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(13),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(12),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(13),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\);

-- Location: FF_X46_Y42_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~51_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(14));

-- Location: FF_X45_Y42_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~52_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(15));

-- Location: LCCOMB_X46_Y42_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(15),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(14),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(14),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout\);

-- Location: LCCOMB_X45_Y42_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout\);

-- Location: LCCOMB_X42_Y43_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\);

-- Location: LCCOMB_X42_Y43_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(16),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(17),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~6_combout\);

-- Location: LCCOMB_X42_Y43_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~7_combout\);

-- Location: LCCOMB_X46_Y43_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(5),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(7),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~8_combout\);

-- Location: LCCOMB_X42_Y43_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~7_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~9_combout\);

-- Location: LCCOMB_X45_Y42_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(10),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(9),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(8),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~10_combout\);

-- Location: LCCOMB_X46_Y42_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(13),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(15),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(14),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~11_combout\);

-- Location: LCCOMB_X42_Y43_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~10_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~11_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~12_combout\);

-- Location: LCCOMB_X41_Y43_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~13_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout\);

-- Location: FF_X41_Y43_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(3));

-- Location: LCCOMB_X41_Y43_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\);

-- Location: FF_X41_Y45_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(2));

-- Location: LCCOMB_X41_Y45_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout\);

-- Location: LCCOMB_X38_Y45_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout\);

-- Location: FF_X39_Y47_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(2));

-- Location: FF_X39_Y47_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(1));

-- Location: LCCOMB_X39_Y47_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout\);

-- Location: FF_X40_Y47_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q\);

-- Location: FF_X40_Y47_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q\);

-- Location: FF_X35_Y47_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0));

-- Location: LCCOMB_X39_Y47_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout\);

-- Location: LCCOMB_X34_Y45_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[5]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[5]~0_combout\);

-- Location: FF_X41_Y44_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(2));

-- Location: FF_X41_Y44_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(0));

-- Location: LCCOMB_X41_Y44_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout\);

-- Location: LCCOMB_X42_Y43_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~11_combout\);

-- Location: LCCOMB_X41_Y42_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\);

-- Location: LCCOMB_X42_Y43_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~12_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~9_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~6_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\);

-- Location: FF_X39_Y43_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\);

-- Location: LCCOMB_X40_Y43_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~11_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\);

-- Location: LCCOMB_X41_Y43_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~11_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1_combout\);

-- Location: LCCOMB_X41_Y43_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout\);

-- Location: LCCOMB_X42_Y46_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~6_combout\);

-- Location: LCCOMB_X42_Y46_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout\);

-- Location: LCCOMB_X42_Y46_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~6_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7_combout\);

-- Location: LCCOMB_X42_Y46_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~1_combout\);

-- Location: LCCOMB_X42_Y46_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~6_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8_combout\);

-- Location: LCCOMB_X41_Y46_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout\);

-- Location: FF_X41_Y46_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(2));

-- Location: LCCOMB_X41_Y46_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\);

-- Location: FF_X43_Y43_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(3),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(2));

-- Location: FF_X41_Y40_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q\);

-- Location: FF_X41_Y43_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q\);

-- Location: LCCOMB_X41_Y42_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout\);

-- Location: FF_X41_Y42_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(1));

-- Location: FF_X41_Y42_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(0));

-- Location: LCCOMB_X42_Y42_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout\);

-- Location: FF_X39_Y43_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[16]~q\);

-- Location: FF_X39_Y43_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[15]~q\);

-- Location: FF_X39_Y43_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[14]~q\);

-- Location: FF_X39_Y43_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[13]~q\);

-- Location: FF_X39_Y43_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12]~q\);

-- Location: FF_X39_Y43_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~q\);

-- Location: FF_X39_Y43_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q\);

-- Location: FF_X39_Y43_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q\);

-- Location: FF_X39_Y43_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q\);

-- Location: FF_X39_Y44_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q\);

-- Location: FF_X39_Y44_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q\);

-- Location: FF_X39_Y44_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q\);

-- Location: FF_X39_Y44_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~13_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q\);

-- Location: FF_X42_Y43_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~14_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q\);

-- Location: FF_X39_Y44_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~15_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q\);

-- Location: FF_X42_Y43_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~16_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q\);

-- Location: FF_X39_Y44_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q\);

-- Location: LCCOMB_X39_Y44_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\);

-- Location: LCCOMB_X39_Y44_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\);

-- Location: LCCOMB_X39_Y44_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\);

-- Location: LCCOMB_X40_Y43_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout\);

-- Location: LCCOMB_X40_Y43_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~28_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~30_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~24_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4_combout\);

-- Location: LCCOMB_X41_Y43_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~32_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5_combout\);

-- Location: LCCOMB_X45_Y42_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~13_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~11_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2_combout\);

-- Location: LCCOMB_X41_Y43_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~6_combout\);

-- Location: LCCOMB_X45_Y42_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~13_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~11_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout\);

-- Location: LCCOMB_X41_Y43_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~13_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~11_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout\);

-- Location: LCCOMB_X45_Y42_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~13_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~11_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout\);

-- Location: LCCOMB_X45_Y42_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~13_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~11_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout\);

-- Location: FF_X43_Y43_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(3));

-- Location: LCCOMB_X46_Y43_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~11_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~13_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout\);

-- Location: FF_X43_Y43_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(4));

-- Location: LCCOMB_X46_Y43_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~13_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~11_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout\);

-- Location: FF_X43_Y43_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(6),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(5));

-- Location: LCCOMB_X46_Y43_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~11_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~13_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout\);

-- Location: FF_X43_Y43_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(6));

-- Location: LCCOMB_X46_Y43_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~13_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~11_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout\);

-- Location: FF_X43_Y43_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(7));

-- Location: LCCOMB_X45_Y42_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~13_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~39_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~11_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41_combout\);

-- Location: FF_X43_Y42_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[16]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(16));

-- Location: FF_X43_Y42_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[15]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(15));

-- Location: FF_X43_Y42_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[14]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(14));

-- Location: FF_X43_Y42_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(14),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(13));

-- Location: FF_X43_Y42_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(12));

-- Location: FF_X43_Y42_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(12),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(11));

-- Location: FF_X43_Y42_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(10));

-- Location: FF_X41_Y40_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(9));

-- Location: FF_X41_Y40_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(8));

-- Location: LCCOMB_X46_Y42_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~11_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~13_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~42_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~44_combout\);

-- Location: LCCOMB_X45_Y42_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~45\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~13_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~11_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~45_combout\);

-- Location: LCCOMB_X45_Y42_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~13_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~11_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~46_combout\);

-- Location: LCCOMB_X45_Y42_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~47\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~13_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~27_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~11_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~47_combout\);

-- Location: LCCOMB_X45_Y42_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~48\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~13_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~11_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~48_combout\);

-- Location: LCCOMB_X46_Y42_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~49\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~11_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~13_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~49_combout\);

-- Location: LCCOMB_X46_Y42_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~50\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~13_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~11_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~50_combout\);

-- Location: LCCOMB_X46_Y42_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~51\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~11_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~13_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~35_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~51_combout\);

-- Location: LCCOMB_X45_Y42_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~52\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~13_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~11_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~52_combout\);

-- Location: FF_X41_Y43_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(2));

-- Location: FF_X41_Y45_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(3));

-- Location: LCCOMB_X41_Y45_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout\);

-- Location: FF_X39_Y47_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(3));

-- Location: FF_X39_Y47_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(2));

-- Location: LCCOMB_X39_Y47_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout\);

-- Location: FF_X40_Y47_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q\);

-- Location: FF_X40_Y47_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q\);

-- Location: LCCOMB_X39_Y47_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout\);

-- Location: FF_X41_Y43_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q\);

-- Location: FF_X35_Y46_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed\(0));

-- Location: FF_X45_Y42_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q\);

-- Location: LCCOMB_X35_Y46_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_shift_clk_ena~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\);

-- Location: LCCOMB_X35_Y46_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_shift_clk_ena~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\);

-- Location: FF_X41_Y44_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(3));

-- Location: FF_X41_Y44_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~16_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(1));

-- Location: LCCOMB_X41_Y44_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout\);

-- Location: LCCOMB_X39_Y44_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~11_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\);

-- Location: LCCOMB_X41_Y43_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\);

-- Location: LCCOMB_X39_Y43_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~11_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\);

-- Location: LCCOMB_X41_Y46_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout\);

-- Location: FF_X41_Y46_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(3));

-- Location: LCCOMB_X41_Y46_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout\);

-- Location: FF_X41_Y40_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(1));

-- Location: FF_X41_Y40_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(0));

-- Location: FF_X41_Y40_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2));

-- Location: FF_X41_Y40_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q\);

-- Location: LCCOMB_X41_Y43_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout\);

-- Location: FF_X41_Y42_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(2));

-- Location: FF_X41_Y42_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(1));

-- Location: LCCOMB_X39_Y43_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~11_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~32_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\);

-- Location: LCCOMB_X39_Y43_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~30_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~11_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\);

-- Location: LCCOMB_X39_Y43_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~11_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~28_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\);

-- Location: LCCOMB_X39_Y43_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~11_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\);

-- Location: LCCOMB_X40_Y43_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~11_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~24_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\);

-- Location: LCCOMB_X39_Y43_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~11_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\);

-- Location: LCCOMB_X40_Y43_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~11_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout\);

-- Location: LCCOMB_X40_Y43_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~11_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout\);

-- Location: LCCOMB_X39_Y43_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~11_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout\);

-- Location: LCCOMB_X39_Y44_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~11_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout\);

-- Location: LCCOMB_X39_Y44_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~11_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout\);

-- Location: LCCOMB_X39_Y44_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~11_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12_combout\);

-- Location: LCCOMB_X39_Y44_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~11_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~13_combout\);

-- Location: LCCOMB_X42_Y43_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~11_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~14_combout\);

-- Location: LCCOMB_X42_Y43_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~11_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~15_combout\);

-- Location: LCCOMB_X42_Y43_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~11_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~16_combout\);

-- Location: FF_X41_Y43_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(1));

-- Location: FF_X41_Y45_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(4));

-- Location: LCCOMB_X41_Y45_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout\);

-- Location: FF_X39_Y47_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(4));

-- Location: FF_X39_Y47_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(3));

-- Location: LCCOMB_X39_Y47_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout\);

-- Location: FF_X40_Y47_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q\);

-- Location: FF_X40_Y47_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q\);

-- Location: LCCOMB_X39_Y47_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout\);

-- Location: FF_X42_Y44_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(0));

-- Location: LCCOMB_X45_Y42_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~13_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~11_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\);

-- Location: LCCOMB_X38_Y45_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0_combout\);

-- Location: LCCOMB_X38_Y45_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~1_combout\);

-- Location: LCCOMB_X34_Y45_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(5),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\);

-- Location: LCCOMB_X34_Y45_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~1_combout\);

-- Location: FF_X41_Y44_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(4));

-- Location: FF_X40_Y44_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~15_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(2));

-- Location: LCCOMB_X41_Y44_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout\);

-- Location: LCCOMB_X41_Y46_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout\);

-- Location: LCCOMB_X41_Y46_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout\);

-- Location: FF_X41_Y42_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(4),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(3));

-- Location: FF_X41_Y42_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(2));

-- Location: FF_X42_Y47_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(0));

-- Location: FF_X41_Y45_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(5));

-- Location: LCCOMB_X41_Y45_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout\);

-- Location: FF_X39_Y47_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(5));

-- Location: FF_X39_Y47_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(4));

-- Location: LCCOMB_X39_Y47_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout\);

-- Location: FF_X40_Y47_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(2),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q\);

-- Location: FF_X40_Y47_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(2),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q\);

-- Location: LCCOMB_X39_Y47_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout\);

-- Location: FF_X41_Y47_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(1));

-- Location: FF_X42_Y44_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q\);

-- Location: FF_X41_Y44_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(5));

-- Location: FF_X40_Y44_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(3));

-- Location: LCCOMB_X41_Y44_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout\);

-- Location: FF_X41_Y42_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(4));

-- Location: FF_X41_Y42_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(3));

-- Location: FF_X40_Y45_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(6));

-- Location: LCCOMB_X41_Y45_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(6),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout\);

-- Location: FF_X39_Y47_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(6));

-- Location: FF_X39_Y47_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(5));

-- Location: LCCOMB_X39_Y47_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(5),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout\);

-- Location: FF_X40_Y47_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q\);

-- Location: FF_X40_Y47_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q\);

-- Location: LCCOMB_X39_Y47_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout\);

-- Location: FF_X41_Y47_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(2));

-- Location: FF_X42_Y43_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q\);

-- Location: FF_X41_Y44_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(6));

-- Location: FF_X39_Y44_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~13_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(4));

-- Location: LCCOMB_X41_Y44_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout\);

-- Location: FF_X41_Y42_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(5));

-- Location: FF_X40_Y45_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(7));

-- Location: LCCOMB_X40_Y45_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(7),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout\);

-- Location: FF_X39_Y46_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(7));

-- Location: FF_X39_Y47_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(6));

-- Location: LCCOMB_X39_Y47_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(7),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout\);

-- Location: FF_X40_Y47_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(4),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q\);

-- Location: FF_X40_Y47_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(4),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q\);

-- Location: LCCOMB_X39_Y47_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout\);

-- Location: FF_X41_Y47_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(3));

-- Location: FF_X42_Y43_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~15_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q\);

-- Location: FF_X41_Y44_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(7));

-- Location: FF_X39_Y44_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(5));

-- Location: LCCOMB_X41_Y44_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(7),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout\);

-- Location: FF_X41_Y42_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(7),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(6));

-- Location: FF_X40_Y45_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(8));

-- Location: LCCOMB_X40_Y45_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(8),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout\);

-- Location: FF_X39_Y46_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(8));

-- Location: FF_X39_Y46_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(7));

-- Location: LCCOMB_X39_Y46_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(8),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout\);

-- Location: FF_X40_Y47_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q\);

-- Location: FF_X40_Y47_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q\);

-- Location: LCCOMB_X39_Y47_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout\);

-- Location: FF_X41_Y47_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(4));

-- Location: FF_X40_Y44_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q\);

-- Location: FF_X41_Y44_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(8));

-- Location: FF_X40_Y44_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(6));

-- Location: LCCOMB_X41_Y44_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout\);

-- Location: FF_X41_Y42_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(7));

-- Location: FF_X40_Y45_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(9));

-- Location: LCCOMB_X40_Y45_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(9),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout\);

-- Location: FF_X39_Y46_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(9));

-- Location: FF_X39_Y46_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(8));

-- Location: LCCOMB_X39_Y46_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(9),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout\);

-- Location: FF_X40_Y47_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q\);

-- Location: FF_X40_Y47_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q\);

-- Location: LCCOMB_X39_Y46_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout\);

-- Location: FF_X41_Y47_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(5));

-- Location: FF_X40_Y44_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q\);

-- Location: FF_X41_Y44_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(9));

-- Location: FF_X41_Y44_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(7));

-- Location: LCCOMB_X41_Y44_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(7),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(9),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout\);

-- Location: FF_X41_Y42_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(9),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(8));

-- Location: FF_X40_Y45_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(10));

-- Location: LCCOMB_X40_Y45_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(10),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout\);

-- Location: FF_X39_Y46_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(10));

-- Location: FF_X39_Y46_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(9));

-- Location: LCCOMB_X39_Y46_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(10),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout\);

-- Location: FF_X36_Y47_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q\);

-- Location: FF_X36_Y47_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q\);

-- Location: LCCOMB_X39_Y46_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout\);

-- Location: FF_X41_Y47_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(6));

-- Location: FF_X40_Y44_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q\);

-- Location: FF_X41_Y44_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(10));

-- Location: FF_X40_Y44_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(8));

-- Location: LCCOMB_X41_Y44_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout\);

-- Location: FF_X41_Y42_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(9));

-- Location: FF_X40_Y45_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(11));

-- Location: LCCOMB_X40_Y45_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(11),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout\);

-- Location: FF_X39_Y46_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(11));

-- Location: FF_X39_Y46_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(10));

-- Location: LCCOMB_X39_Y46_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(11),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout\);

-- Location: FF_X38_Y46_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q\);

-- Location: FF_X38_Y46_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q\);

-- Location: LCCOMB_X39_Y46_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout\);

-- Location: FF_X41_Y47_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(7));

-- Location: FF_X40_Y44_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q\);

-- Location: FF_X41_Y44_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(11));

-- Location: FF_X40_Y43_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(9));

-- Location: LCCOMB_X41_Y44_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(11),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(9),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout\);

-- Location: FF_X40_Y45_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(12));

-- Location: LCCOMB_X40_Y45_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(12),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout\);

-- Location: FF_X39_Y46_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(12));

-- Location: FF_X39_Y46_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(11));

-- Location: LCCOMB_X39_Y46_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(11),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout\);

-- Location: FF_X36_Y47_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q\);

-- Location: FF_X36_Y47_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q\);

-- Location: LCCOMB_X39_Y46_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout\);

-- Location: FF_X40_Y46_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(8));

-- Location: FF_X40_Y44_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q\);

-- Location: FF_X41_Y44_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(12));

-- Location: FF_X40_Y43_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(10));

-- Location: LCCOMB_X41_Y44_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(10),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout\);

-- Location: FF_X40_Y45_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(13));

-- Location: LCCOMB_X40_Y45_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(13),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout\);

-- Location: FF_X39_Y46_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(13));

-- Location: FF_X39_Y46_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(12));

-- Location: LCCOMB_X39_Y46_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(13),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(12),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout\);

-- Location: FF_X38_Y46_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(10),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q\);

-- Location: FF_X38_Y46_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(10),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q\);

-- Location: LCCOMB_X39_Y46_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout\);

-- Location: FF_X40_Y46_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(9));

-- Location: FF_X40_Y44_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q\);

-- Location: FF_X40_Y43_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(13));

-- Location: FF_X41_Y44_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(11));

-- Location: LCCOMB_X41_Y44_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(11),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout\);

-- Location: FF_X40_Y45_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(14));

-- Location: LCCOMB_X40_Y45_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(14),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout\);

-- Location: FF_X36_Y46_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(14));

-- Location: FF_X39_Y46_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(13));

-- Location: LCCOMB_X39_Y46_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(14),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout\);

-- Location: FF_X38_Y46_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(11),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q\);

-- Location: FF_X38_Y46_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(11),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q\);

-- Location: LCCOMB_X39_Y46_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout\);

-- Location: FF_X38_Y43_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(10));

-- Location: FF_X40_Y44_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q\);

-- Location: FF_X40_Y43_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(14));

-- Location: FF_X40_Y43_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(12));

-- Location: LCCOMB_X40_Y43_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(14),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(12),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout\);

-- Location: FF_X40_Y45_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(15));

-- Location: LCCOMB_X40_Y45_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(15),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout\);

-- Location: FF_X36_Y46_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(15));

-- Location: FF_X36_Y46_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(14));

-- Location: LCCOMB_X36_Y46_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(15),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(14),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout\);

-- Location: FF_X38_Y46_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q\);

-- Location: FF_X38_Y46_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q\);

-- Location: LCCOMB_X39_Y46_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout\);

-- Location: FF_X38_Y43_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(11));

-- Location: FF_X40_Y44_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q\);

-- Location: FF_X40_Y43_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(15));

-- Location: FF_X40_Y43_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(13));

-- Location: LCCOMB_X40_Y43_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(13),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(15),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout\);

-- Location: FF_X40_Y45_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(16));

-- Location: LCCOMB_X40_Y45_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(16),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout\);

-- Location: FF_X36_Y46_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(16));

-- Location: FF_X36_Y46_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(15));

-- Location: LCCOMB_X36_Y46_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(16),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(15),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15_combout\);

-- Location: FF_X38_Y46_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q\);

-- Location: FF_X38_Y46_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q\);

-- Location: LCCOMB_X36_Y46_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout\);

-- Location: FF_X38_Y43_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(12));

-- Location: FF_X39_Y43_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~q\);

-- Location: FF_X40_Y43_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(16));

-- Location: FF_X40_Y43_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(14));

-- Location: LCCOMB_X40_Y43_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(16),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(14),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15_combout\);

-- Location: LCCOMB_X40_Y45_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout\);

-- Location: FF_X36_Y46_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(17));

-- Location: FF_X36_Y46_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(16));

-- Location: LCCOMB_X36_Y46_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(17),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16_combout\);

-- Location: FF_X35_Y45_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q\);

-- Location: FF_X35_Y46_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q\);

-- Location: LCCOMB_X36_Y46_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15_combout\);

-- Location: FF_X38_Y43_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(13));

-- Location: FF_X40_Y44_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~q\);

-- Location: FF_X40_Y43_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(17));

-- Location: FF_X40_Y43_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(15));

-- Location: LCCOMB_X40_Y43_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(15),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(17),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16_combout\);

-- Location: FF_X36_Y46_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(18));

-- Location: FF_X36_Y46_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(17));

-- Location: LCCOMB_X36_Y46_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(17),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(18),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17_combout\);

-- Location: FF_X35_Y45_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q\);

-- Location: FF_X35_Y46_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q\);

-- Location: LCCOMB_X36_Y46_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16_combout\);

-- Location: FF_X38_Y43_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(14));

-- Location: FF_X39_Y43_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13]~q\);

-- Location: FF_X40_Y43_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(18));

-- Location: FF_X40_Y43_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[16]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(16));

-- Location: LCCOMB_X40_Y43_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(16),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(18),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17_combout\);

-- Location: FF_X36_Y46_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(19));

-- Location: FF_X36_Y46_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(18));

-- Location: LCCOMB_X36_Y46_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(19),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(18),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18_combout\);

-- Location: FF_X35_Y45_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q\);

-- Location: FF_X35_Y46_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q\);

-- Location: LCCOMB_X36_Y46_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17_combout\);

-- Location: FF_X38_Y43_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(15));

-- Location: FF_X39_Y43_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[14]~q\);

-- Location: FF_X41_Y47_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(19));

-- Location: LCCOMB_X40_Y43_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(19),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18_combout\);

-- Location: FF_X36_Y46_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(20));

-- Location: FF_X36_Y46_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(19));

-- Location: LCCOMB_X36_Y46_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(20),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(19),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19_combout\);

-- Location: FF_X38_Y46_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q\);

-- Location: FF_X38_Y46_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q\);

-- Location: LCCOMB_X36_Y46_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18_combout\);

-- Location: FF_X38_Y43_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[16]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(16));

-- Location: FF_X39_Y43_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[15]~q\);

-- Location: FF_X41_Y47_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(20));

-- Location: LCCOMB_X41_Y47_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(20),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19_combout\);

-- Location: FF_X36_Y46_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(21));

-- Location: FF_X36_Y46_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(20));

-- Location: LCCOMB_X36_Y46_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(20),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(21),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20_combout\);

-- Location: FF_X35_Y45_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~q\);

-- Location: FF_X35_Y46_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~q\);

-- Location: LCCOMB_X36_Y46_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19_combout\);

-- Location: FF_X38_Y44_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

-- Location: FF_X39_Y43_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[16]~q\);

-- Location: FF_X41_Y47_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(21));

-- Location: LCCOMB_X41_Y47_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(21),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20_combout\);

-- Location: FF_X34_Y46_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(22));

-- Location: FF_X36_Y46_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(21));

-- Location: LCCOMB_X36_Y46_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(22),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(21),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21_combout\);

-- Location: FF_X35_Y45_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~q\);

-- Location: FF_X35_Y46_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~q\);

-- Location: LCCOMB_X36_Y46_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20_combout\);

-- Location: FF_X42_Y44_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1));

-- Location: FF_X41_Y47_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(22));

-- Location: LCCOMB_X41_Y47_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(22),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21_combout\);

-- Location: FF_X34_Y46_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(23));

-- Location: FF_X34_Y46_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(22));

-- Location: LCCOMB_X34_Y46_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(23),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(22),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22_combout\);

-- Location: FF_X35_Y45_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~q\);

-- Location: FF_X35_Y46_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~q\);

-- Location: LCCOMB_X36_Y46_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21_combout\);

-- Location: FF_X38_Y44_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2));

-- Location: FF_X41_Y47_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(23));

-- Location: LCCOMB_X41_Y47_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(23),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22_combout\);

-- Location: FF_X34_Y46_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(24));

-- Location: FF_X34_Y46_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(23));

-- Location: LCCOMB_X34_Y46_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(23),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(24),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23_combout\);

-- Location: FF_X35_Y45_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~q\);

-- Location: FF_X35_Y46_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~q\);

-- Location: LCCOMB_X34_Y46_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22_combout\);

-- Location: FF_X38_Y44_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3));

-- Location: FF_X41_Y47_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(24));

-- Location: LCCOMB_X41_Y47_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(24),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23_combout\);

-- Location: FF_X34_Y46_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~25_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(25));

-- Location: FF_X34_Y46_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(24));

-- Location: LCCOMB_X34_Y46_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(24),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(25),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24_combout\);

-- Location: FF_X35_Y45_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~q\);

-- Location: FF_X35_Y46_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~q\);

-- Location: LCCOMB_X34_Y46_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23_combout\);

-- Location: FF_X38_Y44_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4));

-- Location: FF_X41_Y47_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~25_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(25));

-- Location: LCCOMB_X41_Y47_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(25),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24_combout\);

-- Location: FF_X34_Y46_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~26_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(26));

-- Location: FF_X34_Y46_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[25]~25_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(25));

-- Location: LCCOMB_X34_Y46_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(26),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(25),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~25_combout\);

-- Location: FF_X35_Y45_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~q\);

-- Location: FF_X35_Y46_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~q\);

-- Location: LCCOMB_X34_Y46_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24_combout\);

-- Location: FF_X38_Y44_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5));

-- Location: FF_X41_Y47_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~26_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(26));

-- Location: LCCOMB_X41_Y47_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(26),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~25_combout\);

-- Location: FF_X34_Y46_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~27_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(27));

-- Location: FF_X34_Y46_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[26]~26_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(26));

-- Location: LCCOMB_X34_Y46_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(27),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(26),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~26_combout\);

-- Location: FF_X35_Y45_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~q\);

-- Location: FF_X35_Y46_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~q\);

-- Location: LCCOMB_X34_Y46_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[25]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[25]~25_combout\);

-- Location: FF_X38_Y44_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6));

-- Location: FF_X41_Y47_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~27_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(27));

-- Location: LCCOMB_X41_Y47_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(27),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~26_combout\);

-- Location: FF_X34_Y46_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~28_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(28));

-- Location: FF_X34_Y46_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[27]~27_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(27));

-- Location: LCCOMB_X34_Y46_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(28),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(27),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~27_combout\);

-- Location: FF_X36_Y47_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~q\);

-- Location: FF_X35_Y46_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~q\);

-- Location: LCCOMB_X34_Y46_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[26]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[26]~26_combout\);

-- Location: FF_X38_Y44_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7));

-- Location: FF_X38_Y43_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~28_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(28));

-- Location: LCCOMB_X41_Y47_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(28),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~27_combout\);

-- Location: FF_X34_Y46_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~29_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(29));

-- Location: FF_X34_Y46_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[28]~28_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(28));

-- Location: LCCOMB_X34_Y46_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(29),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(28),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~28_combout\);

-- Location: FF_X36_Y47_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][27]~q\);

-- Location: FF_X35_Y46_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27]~q\);

-- Location: LCCOMB_X34_Y46_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[27]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][27]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[27]~27_combout\);

-- Location: FF_X36_Y43_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8));

-- Location: FF_X38_Y43_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~29_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(29));

-- Location: LCCOMB_X38_Y43_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(29),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~28_combout\);

-- Location: FF_X35_Y47_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~30_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(30));

-- Location: FF_X34_Y46_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[29]~29_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(29));

-- Location: LCCOMB_X34_Y46_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(29),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(30),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~29_combout\);

-- Location: FF_X36_Y47_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28]~q\);

-- Location: FF_X35_Y46_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28]~q\);

-- Location: LCCOMB_X34_Y46_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[28]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[28]~28_combout\);

-- Location: FF_X36_Y43_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9));

-- Location: FF_X38_Y43_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~30_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(30));

-- Location: LCCOMB_X38_Y43_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(30),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~29_combout\);

-- Location: FF_X35_Y47_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~31_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(31));

-- Location: FF_X35_Y47_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[30]~30_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(30));

-- Location: LCCOMB_X35_Y47_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(30),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(31),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~30_combout\);

-- Location: FF_X36_Y47_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][29]~q\);

-- Location: FF_X35_Y46_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][29]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][29]~q\);

-- Location: LCCOMB_X34_Y46_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[29]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][29]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][29]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[29]~29_combout\);

-- Location: FF_X35_Y43_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10));

-- Location: FF_X38_Y43_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~31_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(31));

-- Location: LCCOMB_X38_Y43_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(31),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~30_combout\);

-- Location: FF_X35_Y47_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~32_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(32));

-- Location: FF_X35_Y47_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[31]~31_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(31));

-- Location: LCCOMB_X35_Y47_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(32),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(31),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~31_combout\);

-- Location: FF_X36_Y47_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(12),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][30]~q\);

-- Location: FF_X36_Y47_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(12),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][30]~q\);

-- Location: LCCOMB_X35_Y47_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[30]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][30]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][30]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[30]~30_combout\);

-- Location: FF_X36_Y43_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11));

-- Location: FF_X38_Y43_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~32_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(32));

-- Location: LCCOMB_X38_Y43_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(32),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~31_combout\);

-- Location: FF_X35_Y47_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~33_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(33));

-- Location: FF_X35_Y47_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[32]~32_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(32));

-- Location: LCCOMB_X35_Y47_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(33),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(32),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~32_combout\);

-- Location: FF_X36_Y47_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(13),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][31]~q\);

-- Location: FF_X36_Y47_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(13),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][31]~q\);

-- Location: LCCOMB_X35_Y47_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[31]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][31]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][31]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[31]~31_combout\);

-- Location: FF_X36_Y43_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(12));

-- Location: FF_X38_Y43_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~33_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(33));

-- Location: LCCOMB_X38_Y43_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(33),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[14]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~32_combout\);

-- Location: FF_X35_Y47_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~34_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(34));

-- Location: FF_X35_Y47_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[33]~33_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(33));

-- Location: LCCOMB_X35_Y47_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(34),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(33),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~33_combout\);

-- Location: FF_X35_Y45_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][32]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][32]~q\);

-- Location: FF_X38_Y46_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(14),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][32]~q\);

-- Location: LCCOMB_X35_Y47_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[32]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][32]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][32]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[32]~32_combout\);

-- Location: FF_X36_Y45_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[13]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(13));

-- Location: FF_X38_Y43_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~34_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(34));

-- Location: LCCOMB_X38_Y43_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(34),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[15]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~33_combout\);

-- Location: FF_X35_Y47_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[34]~34_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(34));

-- Location: LCCOMB_X35_Y47_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(34),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~34_combout\);

-- Location: FF_X35_Y45_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][33]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][33]~q\);

-- Location: FF_X38_Y46_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(15),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][33]~q\);

-- Location: LCCOMB_X35_Y47_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[33]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][33]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][33]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[33]~33_combout\);

-- Location: FF_X35_Y45_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[14]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(14));

-- Location: FF_X33_Y43_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[0]~7_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(0));

-- Location: LCCOMB_X38_Y43_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[16]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~34_combout\);

-- Location: FF_X36_Y47_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][34]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][34]~q\);

-- Location: FF_X36_Y47_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][34]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][34]~q\);

-- Location: LCCOMB_X35_Y47_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[34]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][34]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][34]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[34]~34_combout\);

-- Location: FF_X35_Y45_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[15]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(15));

-- Location: FF_X33_Y43_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(13),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b\(0));

-- Location: FF_X33_Y43_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(14),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b\(1));

-- Location: LCCOMB_X33_Y43_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6~portbdataout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4~portbdataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~0_combout\);

-- Location: LCCOMB_X33_Y43_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5~portbdataout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7~portbdataout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~1_combout\);

-- Location: LCCOMB_X33_Y43_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2~portbdataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~2_combout\);

-- Location: LCCOMB_X33_Y43_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3~portbdataout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1~portbdataout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~3_combout\);

-- Location: FF_X33_Y43_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(15),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b\(2));

-- Location: FF_X33_Y43_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(16),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b\(3));

-- Location: LCCOMB_X33_Y43_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~3_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[0]~0_combout\);

-- Location: LCCOMB_X33_Y43_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15~portbdataout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13~portbdataout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[0]~1_combout\);

-- Location: LCCOMB_X33_Y43_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14~portbdataout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12~portbdataout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[0]~2_combout\);

-- Location: LCCOMB_X33_Y43_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[0]~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[0]~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[0]~3_combout\);

-- Location: LCCOMB_X33_Y43_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10~portbdataout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8~portbdataout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[0]~4_combout\);

-- Location: LCCOMB_X33_Y43_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[0]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9~portbdataout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11~portbdataout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[0]~5_combout\);

-- Location: LCCOMB_X33_Y43_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[0]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[0]~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[0]~5_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[0]~6_combout\);

-- Location: LCCOMB_X33_Y43_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[0]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[0]~3_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[0]~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[0]~6_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|result_node[0]~7_combout\);

-- Location: FF_X36_Y45_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[16]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(16));

-- Location: LCCOMB_X35_Y45_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode259w[3]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(14),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode259w[3]~0_combout\);

-- Location: LCCOMB_X36_Y45_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode269w[3]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode259w[3]~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(16),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(13),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_shift_clk_ena~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode269w\(3));

-- Location: FF_X39_Y31_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\);

-- Location: LCCOMB_X35_Y45_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode369w[3]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(15),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode369w[3]~0_combout\);

-- Location: LCCOMB_X36_Y45_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode279w[3]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_shift_clk_ena~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(13),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(16),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode369w[3]~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode279w\(3));

-- Location: LCCOMB_X36_Y45_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode259w[3]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_shift_clk_ena~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(13),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode259w[3]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode259w\(3));

-- Location: LCCOMB_X36_Y45_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode289w[3]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_shift_clk_ena~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(16),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode369w[3]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode289w\(3));

-- Location: LCCOMB_X35_Y45_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode212w[3]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(15),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode212w[3]~0_combout\);

-- Location: LCCOMB_X36_Y45_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode229w[3]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_shift_clk_ena~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(13),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode212w[3]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode229w\(3));

-- Location: LCCOMB_X35_Y45_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode239w[3]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(15),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode239w[3]~0_combout\);

-- Location: LCCOMB_X36_Y45_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode239w[3]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_shift_clk_ena~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(13),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode239w[3]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode239w\(3));

-- Location: LCCOMB_X36_Y45_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode212w[3]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_shift_clk_ena~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(13),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode212w[3]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode212w\(3));

-- Location: LCCOMB_X36_Y45_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode249w[3]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_shift_clk_ena~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(13),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode239w[3]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode249w\(3));

-- Location: LCCOMB_X36_Y45_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode379w[3]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_shift_clk_ena~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(16),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode369w[3]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode379w\(3));

-- Location: LCCOMB_X36_Y45_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode359w[3]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_shift_clk_ena~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(13),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode259w[3]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode359w\(3));

-- Location: LCCOMB_X36_Y45_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode369w[3]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_shift_clk_ena~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(16),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode369w[3]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode369w\(3));

-- Location: LCCOMB_X36_Y45_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode349w[3]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_shift_clk_ena~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(13),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode259w[3]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode349w\(3));

-- Location: LCCOMB_X36_Y45_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode329w[3]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_shift_clk_ena~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(13),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode239w[3]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode329w\(3));

-- Location: LCCOMB_X36_Y45_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode308w[3]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_shift_clk_ena~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(13),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode212w[3]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode308w\(3));

-- Location: LCCOMB_X36_Y45_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode339w[3]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_shift_clk_ena~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(13),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode239w[3]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode339w\(3));

-- Location: LCCOMB_X36_Y45_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode319w[3]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_shift_clk_ena~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(13),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode212w[3]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode319w\(3));

-- Location: FF_X39_Y31_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q\);

-- Location: LCCOMB_X38_Y45_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\);

-- Location: FF_X39_Y31_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q\);

-- Location: FF_X39_Y31_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q\);

-- Location: LCCOMB_X41_Y46_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~11_combout\);

-- Location: LCCOMB_X42_Y43_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(16),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~12_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~9_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(17),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~13_combout\);

-- Location: LCCOMB_X42_Y46_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~6_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~9_combout\);

-- Location: LCCOMB_X41_Y46_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~10_combout\);

-- Location: LCCOMB_X42_Y46_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~6_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~11_combout\);

-- Location: LCCOMB_X41_Y43_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\);

-- Location: LCCOMB_X41_Y40_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X41_Y40_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2),
	datad => \auto_signaltap_0|acq_trigger_in_reg\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X41_Y43_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_shift_clk_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_shift_clk_ena~0_combout\);

-- Location: LCCOMB_X34_Y45_N24
\auto_signaltap_0|~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|~GND~combout\);

-- Location: IOIBUF_X107_Y0_N1
\GPIO[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(0),
	o => \GPIO[0]~input_o\);

-- Location: IOIBUF_X5_Y0_N8
\SRAM_DQ[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(0),
	o => \SRAM_DQ[0]~input_o\);

-- Location: IOIBUF_X7_Y0_N15
\SRAM_DQ[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(4),
	o => \SRAM_DQ[4]~input_o\);

-- Location: IOIBUF_X11_Y0_N22
\SRAM_DQ[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(5),
	o => \SRAM_DQ[5]~input_o\);

-- Location: IOIBUF_X11_Y0_N15
\SRAM_DQ[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(6),
	o => \SRAM_DQ[6]~input_o\);

-- Location: IOIBUF_X20_Y0_N8
\SRAM_DQ[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(7),
	o => \SRAM_DQ[7]~input_o\);

-- Location: IOIBUF_X0_Y22_N22
\SRAM_DQ[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(9),
	o => \SRAM_DQ[9]~input_o\);

-- Location: IOIBUF_X0_Y7_N8
\SRAM_DQ[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(12),
	o => \SRAM_DQ[12]~input_o\);

-- Location: IOIBUF_X3_Y0_N22
\SRAM_DQ[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(13),
	o => \SRAM_DQ[13]~input_o\);

-- Location: CLKCTRL_G1
\altera_internal_jtag~TCKUTAPclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: CLKCTRL_G10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\);

-- Location: LCCOMB_X39_Y31_N24
\auto_signaltap_0|acq_data_in_reg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[0]~feeder_combout\ = \Inst_top_level|Inst_i2c_user_logic|i2c_enable~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|Inst_i2c_user_logic|i2c_enable~q\,
	combout => \auto_signaltap_0|acq_data_in_reg[0]~feeder_combout\);

-- Location: LCCOMB_X59_Y37_N6
\Inst_top_level|Inst_BTN_Debounce_reset|btn_sync[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_reset|btn_sync[1]~feeder_combout\ = \Inst_top_level|Inst_BTN_Debounce_reset|btn_sync\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|Inst_BTN_Debounce_reset|btn_sync\(0),
	combout => \Inst_top_level|Inst_BTN_Debounce_reset|btn_sync[1]~feeder_combout\);

-- Location: LCCOMB_X73_Y33_N12
\Inst_top_level|Inst_BTN_Debounce_speed|btn_sync[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_speed|btn_sync[1]~feeder_combout\ = \Inst_top_level|Inst_BTN_Debounce_speed|btn_sync\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|Inst_BTN_Debounce_speed|btn_sync\(0),
	combout => \Inst_top_level|Inst_BTN_Debounce_speed|btn_sync[1]~feeder_combout\);

-- Location: LCCOMB_X41_Y40_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout\);

-- Location: LCCOMB_X42_Y45_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout\);

-- Location: LCCOMB_X42_Y45_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder_combout\);

-- Location: LCCOMB_X35_Y47_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout\);

-- Location: LCCOMB_X41_Y40_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_trigger_in_reg\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X41_Y42_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout\);

-- Location: LCCOMB_X41_Y43_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout\);

-- Location: LCCOMB_X43_Y43_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout\);

-- Location: LCCOMB_X43_Y42_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[16]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[16]~feeder_combout\);

-- Location: LCCOMB_X36_Y43_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11]~feeder_combout\);

-- Location: LCCOMB_X35_Y43_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder_combout\);

-- Location: LCCOMB_X36_Y43_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder_combout\);

-- Location: LCCOMB_X36_Y43_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder_combout\);

-- Location: LCCOMB_X38_Y44_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder_combout\);

-- Location: LCCOMB_X38_Y44_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout\);

-- Location: LCCOMB_X38_Y44_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout\);

-- Location: LCCOMB_X38_Y44_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout\);

-- Location: LCCOMB_X43_Y43_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder_combout\);

-- Location: LCCOMB_X43_Y43_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder_combout\);

-- Location: LCCOMB_X43_Y43_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout\);

-- Location: LCCOMB_X43_Y42_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[15]~feeder_combout\);

-- Location: LCCOMB_X43_Y42_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[14]~feeder_combout\);

-- Location: LCCOMB_X43_Y42_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12]~feeder_combout\);

-- Location: LCCOMB_X43_Y42_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10]~feeder_combout\);

-- Location: LCCOMB_X41_Y40_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]~feeder_combout\);

-- Location: LCCOMB_X41_Y40_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder_combout\);

-- Location: LCCOMB_X43_Y43_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder_combout\);

-- Location: LCCOMB_X40_Y47_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout\);

-- Location: LCCOMB_X40_Y47_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout\);

-- Location: LCCOMB_X41_Y44_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder_combout\);

-- Location: LCCOMB_X41_Y40_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout\);

-- Location: LCCOMB_X41_Y42_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout\);

-- Location: LCCOMB_X41_Y42_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout\);

-- Location: LCCOMB_X41_Y42_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout\);

-- Location: LCCOMB_X40_Y43_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[16]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[16]~feeder_combout\);

-- Location: LCCOMB_X40_Y44_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~feeder_combout\);

-- Location: LCCOMB_X40_Y44_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~feeder_combout\);

-- Location: LCCOMB_X40_Y44_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder_combout\);

-- Location: LCCOMB_X40_Y44_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~feeder_combout\);

-- Location: LCCOMB_X40_Y44_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout\);

-- Location: LCCOMB_X40_Y44_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder_combout\);

-- Location: LCCOMB_X40_Y44_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder_combout\);

-- Location: LCCOMB_X40_Y44_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~13_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder_combout\);

-- Location: LCCOMB_X40_Y44_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~14_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder_combout\);

-- Location: LCCOMB_X40_Y44_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~14_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout\);

-- Location: LCCOMB_X42_Y43_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~16_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder_combout\);

-- Location: LCCOMB_X41_Y43_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout\);

-- Location: LCCOMB_X40_Y47_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout\);

-- Location: LCCOMB_X40_Y47_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout\);

-- Location: LCCOMB_X41_Y42_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout\);

-- Location: LCCOMB_X41_Y42_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout\);

-- Location: LCCOMB_X41_Y43_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder_combout\);

-- Location: LCCOMB_X40_Y47_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout\);

-- Location: LCCOMB_X40_Y47_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout\);

-- Location: LCCOMB_X42_Y44_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder_combout\);

-- Location: LCCOMB_X41_Y42_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout\);

-- Location: LCCOMB_X41_Y47_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout\);

-- Location: LCCOMB_X41_Y42_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout\);

-- Location: LCCOMB_X40_Y47_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout\);

-- Location: LCCOMB_X40_Y47_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout\);

-- Location: LCCOMB_X41_Y42_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout\);

-- Location: LCCOMB_X40_Y47_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout\);

-- Location: LCCOMB_X40_Y47_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout\);

-- Location: LCCOMB_X41_Y42_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout\);

-- Location: LCCOMB_X40_Y47_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout\);

-- Location: LCCOMB_X40_Y47_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout\);

-- Location: LCCOMB_X41_Y47_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout\);

-- Location: LCCOMB_X36_Y47_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout\);

-- Location: LCCOMB_X36_Y47_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout\);

-- Location: LCCOMB_X38_Y46_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout\);

-- Location: LCCOMB_X38_Y46_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout\);

-- Location: LCCOMB_X41_Y47_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder_combout\);

-- Location: LCCOMB_X36_Y47_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout\);

-- Location: LCCOMB_X36_Y47_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder_combout\);

-- Location: LCCOMB_X40_Y46_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder_combout\);

-- Location: LCCOMB_X38_Y46_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout\);

-- Location: LCCOMB_X38_Y46_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout\);

-- Location: LCCOMB_X38_Y46_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout\);

-- Location: LCCOMB_X38_Y46_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout\);

-- Location: LCCOMB_X38_Y43_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12]~feeder_combout\);

-- Location: LCCOMB_X35_Y45_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder_combout\);

-- Location: LCCOMB_X35_Y46_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder_combout\);

-- Location: LCCOMB_X38_Y43_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[13]~feeder_combout\);

-- Location: LCCOMB_X35_Y45_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder_combout\);

-- Location: LCCOMB_X35_Y46_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder_combout\);

-- Location: LCCOMB_X38_Y43_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[14]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[14]~feeder_combout\);

-- Location: LCCOMB_X35_Y45_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder_combout\);

-- Location: LCCOMB_X35_Y46_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder_combout\);

-- Location: LCCOMB_X38_Y43_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[15]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[15]~feeder_combout\);

-- Location: LCCOMB_X38_Y46_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder_combout\);

-- Location: LCCOMB_X38_Y46_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder_combout\);

-- Location: LCCOMB_X35_Y45_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder_combout\);

-- Location: LCCOMB_X35_Y46_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder_combout\);

-- Location: LCCOMB_X35_Y45_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder_combout\);

-- Location: LCCOMB_X35_Y46_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder_combout\);

-- Location: LCCOMB_X35_Y45_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder_combout\);

-- Location: LCCOMB_X35_Y46_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder_combout\);

-- Location: LCCOMB_X35_Y45_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~feeder_combout\);

-- Location: LCCOMB_X35_Y46_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27]~feeder_combout\);

-- Location: LCCOMB_X36_Y47_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28]~feeder_combout\);

-- Location: LCCOMB_X35_Y46_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][29]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][29]~feeder_combout\);

-- Location: LCCOMB_X35_Y45_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][32]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][32]~feeder_combout\);

-- Location: LCCOMB_X35_Y45_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][33]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][33]~feeder_combout\);

-- Location: LCCOMB_X36_Y47_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][34]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][34]~feeder_combout\);

-- Location: LCCOMB_X36_Y47_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][34]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][34]~feeder_combout\);

-- Location: LCCOMB_X39_Y31_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout\);

-- Location: LCCOMB_X39_Y31_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout\);

-- Location: LCCOMB_X42_Y43_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout\);

-- Location: LCCOMB_X42_Y47_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout\);

-- Location: IOOBUF_X0_Y58_N16
\LCD_ON~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_LCD_ON);

-- Location: IOOBUF_X0_Y47_N23
\LCD_BLON~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_LCD_BLON);

-- Location: IOOBUF_X0_Y52_N2
\LCD_EN~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|en~q\,
	devoe => ww_devoe,
	o => ww_LCD_EN);

-- Location: IOOBUF_X0_Y44_N16
\LCD_RS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|Inst_LCD_User_Logic|Mux8~9_combout\,
	devoe => ww_devoe,
	o => ww_LCD_RS);

-- Location: IOOBUF_X0_Y44_N23
\LCD_RW~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LCD_RW);

-- Location: IOOBUF_X16_Y0_N2
\SRAM_ADDR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|Inst_SRAM_Controller|sram_address_reg\(0),
	devoe => ww_devoe,
	o => ww_SRAM_ADDR(0));

-- Location: IOOBUF_X3_Y0_N2
\SRAM_ADDR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|Inst_SRAM_Controller|sram_address_reg\(1),
	devoe => ww_devoe,
	o => ww_SRAM_ADDR(1));

-- Location: IOOBUF_X20_Y0_N16
\SRAM_ADDR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|Inst_SRAM_Controller|sram_address_reg\(2),
	devoe => ww_devoe,
	o => ww_SRAM_ADDR(2));

-- Location: IOOBUF_X9_Y0_N2
\SRAM_ADDR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|Inst_SRAM_Controller|sram_address_reg\(3),
	devoe => ww_devoe,
	o => ww_SRAM_ADDR(3));

-- Location: IOOBUF_X0_Y4_N9
\SRAM_ADDR[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|Inst_SRAM_Controller|sram_address_reg\(4),
	devoe => ww_devoe,
	o => ww_SRAM_ADDR(4));

-- Location: IOOBUF_X1_Y0_N16
\SRAM_ADDR[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|Inst_SRAM_Controller|sram_address_reg\(5),
	devoe => ww_devoe,
	o => ww_SRAM_ADDR(5));

-- Location: IOOBUF_X0_Y4_N23
\SRAM_ADDR[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|Inst_SRAM_Controller|sram_address_reg\(6),
	devoe => ww_devoe,
	o => ww_SRAM_ADDR(6));

-- Location: IOOBUF_X0_Y5_N16
\SRAM_ADDR[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|Inst_SRAM_Controller|sram_address_reg\(7),
	devoe => ww_devoe,
	o => ww_SRAM_ADDR(7));

-- Location: IOOBUF_X5_Y0_N16
\SRAM_ADDR[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR(8));

-- Location: IOOBUF_X0_Y31_N16
\SRAM_ADDR[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR(9));

-- Location: IOOBUF_X0_Y6_N2
\SRAM_ADDR[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR(10));

-- Location: IOOBUF_X0_Y22_N16
\SRAM_ADDR[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR(11));

-- Location: IOOBUF_X0_Y8_N23
\SRAM_ADDR[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR(12));

-- Location: IOOBUF_X0_Y23_N23
\SRAM_ADDR[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR(13));

-- Location: IOOBUF_X0_Y19_N2
\SRAM_ADDR[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR(14));

-- Location: IOOBUF_X27_Y0_N9
\SRAM_ADDR[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR(15));

-- Location: IOOBUF_X49_Y0_N9
\SRAM_ADDR[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR(16));

-- Location: IOOBUF_X11_Y0_N9
\SRAM_ADDR[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR(17));

-- Location: IOOBUF_X11_Y0_N2
\SRAM_ADDR[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR(18));

-- Location: IOOBUF_X0_Y20_N16
\SRAM_ADDR[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR(19));

-- Location: IOOBUF_X0_Y4_N2
\SRAM_UB_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_SRAM_UB_N);

-- Location: IOOBUF_X1_Y0_N9
\SRAM_LB_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_SRAM_LB_N);

-- Location: IOOBUF_X23_Y0_N23
\SRAM_WE_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|Inst_SRAM_Controller|sram_we_n~q\,
	devoe => ww_devoe,
	o => ww_SRAM_WE_N);

-- Location: IOOBUF_X23_Y0_N16
\SRAM_CE_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_SRAM_CE_N);

-- Location: IOOBUF_X1_Y0_N23
\SRAM_OE_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|Inst_SRAM_Controller|sram_oe_n~q\,
	devoe => ww_devoe,
	o => ww_SRAM_OE_N);

-- Location: IOOBUF_X96_Y0_N23
\GPIO[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(3));

-- Location: IOOBUF_X102_Y0_N23
\GPIO[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(4));

-- Location: IOOBUF_X96_Y0_N16
\GPIO[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(5));

-- Location: IOOBUF_X102_Y0_N16
\GPIO[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(6));

-- Location: IOOBUF_X65_Y0_N23
\GPIO[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(7));

-- Location: IOOBUF_X60_Y0_N16
\GPIO[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(8));

-- Location: IOOBUF_X60_Y0_N9
\GPIO[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(9));

-- Location: IOOBUF_X94_Y0_N9
\GPIO[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(10));

-- Location: IOOBUF_X65_Y0_N16
\GPIO[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(11));

-- Location: IOOBUF_X94_Y0_N2
\GPIO[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(12));

-- Location: IOOBUF_X60_Y0_N2
\GPIO[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(13));

-- Location: IOOBUF_X83_Y0_N9
\GPIO[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(14));

-- Location: IOOBUF_X85_Y0_N2
\GPIO[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(15));

-- Location: IOOBUF_X83_Y0_N2
\GPIO[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(16));

-- Location: IOOBUF_X109_Y0_N2
\GPIO[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(17));

-- Location: IOOBUF_X96_Y0_N9
\GPIO[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(18));

-- Location: IOOBUF_X87_Y0_N23
\GPIO[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(19));

-- Location: IOOBUF_X96_Y0_N2
\GPIO[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(20));

-- Location: IOOBUF_X111_Y0_N9
\GPIO[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(21));

-- Location: IOOBUF_X91_Y0_N23
\GPIO[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(22));

-- Location: IOOBUF_X100_Y0_N23
\GPIO[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(23));

-- Location: IOOBUF_X91_Y0_N16
\GPIO[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(24));

-- Location: IOOBUF_X89_Y0_N9
\GPIO[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(25));

-- Location: IOOBUF_X79_Y0_N9
\GPIO[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(26));

-- Location: IOOBUF_X100_Y0_N16
\GPIO[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(27));

-- Location: IOOBUF_X79_Y0_N2
\GPIO[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(28));

-- Location: IOOBUF_X89_Y0_N2
\GPIO[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(29));

-- Location: IOOBUF_X85_Y0_N23
\GPIO[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(30));

-- Location: IOOBUF_X81_Y0_N23
\GPIO[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(31));

-- Location: IOOBUF_X85_Y0_N16
\GPIO[32]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(32));

-- Location: IOOBUF_X113_Y0_N2
\GPIO[33]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(33));

-- Location: IOOBUF_X81_Y0_N16
\GPIO[34]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(34));

-- Location: IOOBUF_X113_Y0_N9
\GPIO[35]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(35));

-- Location: IOOBUF_X107_Y0_N2
\GPIO[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|scl~1_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO(0));

-- Location: IOOBUF_X60_Y0_N23
\GPIO[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector29~1_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO(1));

-- Location: IOOBUF_X109_Y0_N9
\GPIO[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|Inst_PWM|pwm~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO(2));

-- Location: IOOBUF_X0_Y52_N16
\LCD_DATA[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr\(0),
	oe => VCC,
	devoe => ww_devoe,
	o => LCD_DATA(0));

-- Location: IOOBUF_X0_Y44_N9
\LCD_DATA[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr\(1),
	oe => VCC,
	devoe => ww_devoe,
	o => LCD_DATA(1));

-- Location: IOOBUF_X0_Y44_N2
\LCD_DATA[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr\(2),
	oe => VCC,
	devoe => ww_devoe,
	o => LCD_DATA(2));

-- Location: IOOBUF_X0_Y49_N9
\LCD_DATA[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr\(3),
	oe => VCC,
	devoe => ww_devoe,
	o => LCD_DATA(3));

-- Location: IOOBUF_X0_Y54_N9
\LCD_DATA[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr\(4),
	oe => VCC,
	devoe => ww_devoe,
	o => LCD_DATA(4));

-- Location: IOOBUF_X0_Y55_N23
\LCD_DATA[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr\(5),
	oe => VCC,
	devoe => ww_devoe,
	o => LCD_DATA(5));

-- Location: IOOBUF_X0_Y51_N16
\LCD_DATA[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr\(6),
	oe => VCC,
	devoe => ww_devoe,
	o => LCD_DATA(6));

-- Location: IOOBUF_X0_Y47_N2
\LCD_DATA[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr\(7),
	oe => VCC,
	devoe => ww_devoe,
	o => LCD_DATA(7));

-- Location: IOOBUF_X5_Y0_N9
\SRAM_DQ[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|Inst_SRAM_Controller|sram_io_out\(0),
	oe => \Inst_top_level|Inst_SRAM_Controller|ALT_INV_cont_rw_reg~q\,
	devoe => ww_devoe,
	o => SRAM_DQ(0));

-- Location: IOOBUF_X1_Y0_N2
\SRAM_DQ[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|Inst_SRAM_Controller|sram_io_out\(1),
	oe => \Inst_top_level|Inst_SRAM_Controller|ALT_INV_cont_rw_reg~q\,
	devoe => ww_devoe,
	o => SRAM_DQ(1));

-- Location: IOOBUF_X9_Y0_N23
\SRAM_DQ[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|Inst_SRAM_Controller|sram_io_out\(2),
	oe => \Inst_top_level|Inst_SRAM_Controller|ALT_INV_cont_rw_reg~q\,
	devoe => ww_devoe,
	o => SRAM_DQ(2));

-- Location: IOOBUF_X9_Y0_N16
\SRAM_DQ[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|Inst_SRAM_Controller|sram_io_out\(3),
	oe => \Inst_top_level|Inst_SRAM_Controller|ALT_INV_cont_rw_reg~q\,
	devoe => ww_devoe,
	o => SRAM_DQ(3));

-- Location: IOOBUF_X7_Y0_N16
\SRAM_DQ[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|Inst_SRAM_Controller|sram_io_out\(4),
	oe => \Inst_top_level|Inst_SRAM_Controller|ALT_INV_cont_rw_reg~q\,
	devoe => ww_devoe,
	o => SRAM_DQ(4));

-- Location: IOOBUF_X11_Y0_N23
\SRAM_DQ[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|Inst_SRAM_Controller|sram_io_out\(5),
	oe => \Inst_top_level|Inst_SRAM_Controller|ALT_INV_cont_rw_reg~q\,
	devoe => ww_devoe,
	o => SRAM_DQ(5));

-- Location: IOOBUF_X11_Y0_N16
\SRAM_DQ[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|Inst_SRAM_Controller|sram_io_out\(6),
	oe => \Inst_top_level|Inst_SRAM_Controller|ALT_INV_cont_rw_reg~q\,
	devoe => ww_devoe,
	o => SRAM_DQ(6));

-- Location: IOOBUF_X20_Y0_N9
\SRAM_DQ[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|Inst_SRAM_Controller|sram_io_out\(7),
	oe => \Inst_top_level|Inst_SRAM_Controller|ALT_INV_cont_rw_reg~q\,
	devoe => ww_devoe,
	o => SRAM_DQ(7));

-- Location: IOOBUF_X0_Y21_N16
\SRAM_DQ[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|Inst_SRAM_Controller|sram_io_out\(8),
	oe => \Inst_top_level|Inst_SRAM_Controller|ALT_INV_cont_rw_reg~q\,
	devoe => ww_devoe,
	o => SRAM_DQ(8));

-- Location: IOOBUF_X0_Y22_N23
\SRAM_DQ[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|Inst_SRAM_Controller|sram_io_out\(9),
	oe => \Inst_top_level|Inst_SRAM_Controller|ALT_INV_cont_rw_reg~q\,
	devoe => ww_devoe,
	o => SRAM_DQ(9));

-- Location: IOOBUF_X0_Y17_N16
\SRAM_DQ[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|Inst_SRAM_Controller|sram_io_out\(10),
	oe => \Inst_top_level|Inst_SRAM_Controller|ALT_INV_cont_rw_reg~q\,
	devoe => ww_devoe,
	o => SRAM_DQ(10));

-- Location: IOOBUF_X0_Y16_N16
\SRAM_DQ[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|Inst_SRAM_Controller|sram_io_out\(11),
	oe => \Inst_top_level|Inst_SRAM_Controller|ALT_INV_cont_rw_reg~q\,
	devoe => ww_devoe,
	o => SRAM_DQ(11));

-- Location: IOOBUF_X0_Y7_N9
\SRAM_DQ[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|Inst_SRAM_Controller|sram_io_out\(12),
	oe => \Inst_top_level|Inst_SRAM_Controller|ALT_INV_cont_rw_reg~q\,
	devoe => ww_devoe,
	o => SRAM_DQ(12));

-- Location: IOOBUF_X3_Y0_N23
\SRAM_DQ[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|Inst_SRAM_Controller|sram_io_out\(13),
	oe => \Inst_top_level|Inst_SRAM_Controller|ALT_INV_cont_rw_reg~q\,
	devoe => ww_devoe,
	o => SRAM_DQ(13));

-- Location: IOOBUF_X7_Y0_N23
\SRAM_DQ[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|Inst_SRAM_Controller|sram_io_out\(14),
	oe => \Inst_top_level|Inst_SRAM_Controller|ALT_INV_cont_rw_reg~q\,
	devoe => ww_devoe,
	o => SRAM_DQ(14));

-- Location: IOOBUF_X3_Y0_N16
\SRAM_DQ[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|Inst_SRAM_Controller|sram_io_out\(15),
	oe => \Inst_top_level|Inst_SRAM_Controller|ALT_INV_cont_rw_reg~q\,
	devoe => ww_devoe,
	o => SRAM_DQ(15));

-- Location: IOOBUF_X0_Y37_N1
\altera_reserved_tdo~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

-- Location: LCCOMB_X34_Y32_N0
\Inst_top_level|Inst_Reset_Delay|Cont[0]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Reset_Delay|Cont[0]~57_combout\ = (!\Inst_top_level|Inst_Reset_Delay|Equal0~6_combout\) # (!\Inst_top_level|Inst_Reset_Delay|Cont\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|Inst_Reset_Delay|Cont\(0),
	datad => \Inst_top_level|Inst_Reset_Delay|Equal0~6_combout\,
	combout => \Inst_top_level|Inst_Reset_Delay|Cont[0]~57_combout\);

-- Location: FF_X34_Y32_N1
\Inst_top_level|Inst_Reset_Delay|Cont[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Reset_Delay|Cont[0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Reset_Delay|Cont\(0));

-- Location: LCCOMB_X34_Y32_N14
\Inst_top_level|Inst_Reset_Delay|Cont[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Reset_Delay|Cont[1]~19_combout\ = (\Inst_top_level|Inst_Reset_Delay|Cont\(1) & (\Inst_top_level|Inst_Reset_Delay|Cont\(0) $ (VCC))) # (!\Inst_top_level|Inst_Reset_Delay|Cont\(1) & (\Inst_top_level|Inst_Reset_Delay|Cont\(0) & VCC))
-- \Inst_top_level|Inst_Reset_Delay|Cont[1]~20\ = CARRY((\Inst_top_level|Inst_Reset_Delay|Cont\(1) & \Inst_top_level|Inst_Reset_Delay|Cont\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Reset_Delay|Cont\(1),
	datab => \Inst_top_level|Inst_Reset_Delay|Cont\(0),
	datad => VCC,
	combout => \Inst_top_level|Inst_Reset_Delay|Cont[1]~19_combout\,
	cout => \Inst_top_level|Inst_Reset_Delay|Cont[1]~20\);

-- Location: LCCOMB_X34_Y32_N16
\Inst_top_level|Inst_Reset_Delay|Cont[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Reset_Delay|Cont[2]~21_combout\ = (\Inst_top_level|Inst_Reset_Delay|Cont\(2) & (!\Inst_top_level|Inst_Reset_Delay|Cont[1]~20\)) # (!\Inst_top_level|Inst_Reset_Delay|Cont\(2) & ((\Inst_top_level|Inst_Reset_Delay|Cont[1]~20\) # (GND)))
-- \Inst_top_level|Inst_Reset_Delay|Cont[2]~22\ = CARRY((!\Inst_top_level|Inst_Reset_Delay|Cont[1]~20\) # (!\Inst_top_level|Inst_Reset_Delay|Cont\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Reset_Delay|Cont\(2),
	datad => VCC,
	cin => \Inst_top_level|Inst_Reset_Delay|Cont[1]~20\,
	combout => \Inst_top_level|Inst_Reset_Delay|Cont[2]~21_combout\,
	cout => \Inst_top_level|Inst_Reset_Delay|Cont[2]~22\);

-- Location: FF_X34_Y32_N17
\Inst_top_level|Inst_Reset_Delay|Cont[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Reset_Delay|Cont[2]~21_combout\,
	ena => \Inst_top_level|Inst_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Reset_Delay|Cont\(2));

-- Location: LCCOMB_X34_Y32_N18
\Inst_top_level|Inst_Reset_Delay|Cont[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Reset_Delay|Cont[3]~23_combout\ = (\Inst_top_level|Inst_Reset_Delay|Cont\(3) & (\Inst_top_level|Inst_Reset_Delay|Cont[2]~22\ $ (GND))) # (!\Inst_top_level|Inst_Reset_Delay|Cont\(3) & (!\Inst_top_level|Inst_Reset_Delay|Cont[2]~22\ & 
-- VCC))
-- \Inst_top_level|Inst_Reset_Delay|Cont[3]~24\ = CARRY((\Inst_top_level|Inst_Reset_Delay|Cont\(3) & !\Inst_top_level|Inst_Reset_Delay|Cont[2]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Reset_Delay|Cont\(3),
	datad => VCC,
	cin => \Inst_top_level|Inst_Reset_Delay|Cont[2]~22\,
	combout => \Inst_top_level|Inst_Reset_Delay|Cont[3]~23_combout\,
	cout => \Inst_top_level|Inst_Reset_Delay|Cont[3]~24\);

-- Location: FF_X34_Y32_N19
\Inst_top_level|Inst_Reset_Delay|Cont[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Reset_Delay|Cont[3]~23_combout\,
	ena => \Inst_top_level|Inst_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Reset_Delay|Cont\(3));

-- Location: FF_X34_Y32_N15
\Inst_top_level|Inst_Reset_Delay|Cont[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Reset_Delay|Cont[1]~19_combout\,
	ena => \Inst_top_level|Inst_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Reset_Delay|Cont\(1));

-- Location: LCCOMB_X34_Y32_N2
\Inst_top_level|Inst_Reset_Delay|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Reset_Delay|Equal0~1_combout\ = (!\Inst_top_level|Inst_Reset_Delay|Cont\(2) & (!\Inst_top_level|Inst_Reset_Delay|Cont\(3) & (!\Inst_top_level|Inst_Reset_Delay|Cont\(1) & \Inst_top_level|Inst_Reset_Delay|Cont\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Reset_Delay|Cont\(2),
	datab => \Inst_top_level|Inst_Reset_Delay|Cont\(3),
	datac => \Inst_top_level|Inst_Reset_Delay|Cont\(1),
	datad => \Inst_top_level|Inst_Reset_Delay|Cont\(0),
	combout => \Inst_top_level|Inst_Reset_Delay|Equal0~1_combout\);

-- Location: LCCOMB_X34_Y32_N6
\Inst_top_level|Inst_Reset_Delay|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Reset_Delay|Equal0~3_combout\ = (\Inst_top_level|Inst_Reset_Delay|Equal0~2_combout\ & \Inst_top_level|Inst_Reset_Delay|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Reset_Delay|Equal0~2_combout\,
	datad => \Inst_top_level|Inst_Reset_Delay|Equal0~1_combout\,
	combout => \Inst_top_level|Inst_Reset_Delay|Equal0~3_combout\);

-- Location: LCCOMB_X34_Y32_N20
\Inst_top_level|Inst_Reset_Delay|Cont[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Reset_Delay|Cont[4]~25_combout\ = (\Inst_top_level|Inst_Reset_Delay|Cont\(4) & (!\Inst_top_level|Inst_Reset_Delay|Cont[3]~24\)) # (!\Inst_top_level|Inst_Reset_Delay|Cont\(4) & ((\Inst_top_level|Inst_Reset_Delay|Cont[3]~24\) # (GND)))
-- \Inst_top_level|Inst_Reset_Delay|Cont[4]~26\ = CARRY((!\Inst_top_level|Inst_Reset_Delay|Cont[3]~24\) # (!\Inst_top_level|Inst_Reset_Delay|Cont\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Reset_Delay|Cont\(4),
	datad => VCC,
	cin => \Inst_top_level|Inst_Reset_Delay|Cont[3]~24\,
	combout => \Inst_top_level|Inst_Reset_Delay|Cont[4]~25_combout\,
	cout => \Inst_top_level|Inst_Reset_Delay|Cont[4]~26\);

-- Location: FF_X34_Y32_N21
\Inst_top_level|Inst_Reset_Delay|Cont[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Reset_Delay|Cont[4]~25_combout\,
	ena => \Inst_top_level|Inst_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Reset_Delay|Cont\(4));

-- Location: LCCOMB_X34_Y32_N24
\Inst_top_level|Inst_Reset_Delay|Cont[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Reset_Delay|Cont[6]~29_combout\ = (\Inst_top_level|Inst_Reset_Delay|Cont\(6) & (!\Inst_top_level|Inst_Reset_Delay|Cont[5]~28\)) # (!\Inst_top_level|Inst_Reset_Delay|Cont\(6) & ((\Inst_top_level|Inst_Reset_Delay|Cont[5]~28\) # (GND)))
-- \Inst_top_level|Inst_Reset_Delay|Cont[6]~30\ = CARRY((!\Inst_top_level|Inst_Reset_Delay|Cont[5]~28\) # (!\Inst_top_level|Inst_Reset_Delay|Cont\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Reset_Delay|Cont\(6),
	datad => VCC,
	cin => \Inst_top_level|Inst_Reset_Delay|Cont[5]~28\,
	combout => \Inst_top_level|Inst_Reset_Delay|Cont[6]~29_combout\,
	cout => \Inst_top_level|Inst_Reset_Delay|Cont[6]~30\);

-- Location: FF_X34_Y32_N25
\Inst_top_level|Inst_Reset_Delay|Cont[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Reset_Delay|Cont[6]~29_combout\,
	ena => \Inst_top_level|Inst_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Reset_Delay|Cont\(6));

-- Location: LCCOMB_X34_Y32_N28
\Inst_top_level|Inst_Reset_Delay|Cont[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Reset_Delay|Cont[8]~33_combout\ = (\Inst_top_level|Inst_Reset_Delay|Cont\(8) & (!\Inst_top_level|Inst_Reset_Delay|Cont[7]~32\)) # (!\Inst_top_level|Inst_Reset_Delay|Cont\(8) & ((\Inst_top_level|Inst_Reset_Delay|Cont[7]~32\) # (GND)))
-- \Inst_top_level|Inst_Reset_Delay|Cont[8]~34\ = CARRY((!\Inst_top_level|Inst_Reset_Delay|Cont[7]~32\) # (!\Inst_top_level|Inst_Reset_Delay|Cont\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Reset_Delay|Cont\(8),
	datad => VCC,
	cin => \Inst_top_level|Inst_Reset_Delay|Cont[7]~32\,
	combout => \Inst_top_level|Inst_Reset_Delay|Cont[8]~33_combout\,
	cout => \Inst_top_level|Inst_Reset_Delay|Cont[8]~34\);

-- Location: FF_X34_Y32_N29
\Inst_top_level|Inst_Reset_Delay|Cont[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Reset_Delay|Cont[8]~33_combout\,
	ena => \Inst_top_level|Inst_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Reset_Delay|Cont\(8));

-- Location: LCCOMB_X34_Y32_N30
\Inst_top_level|Inst_Reset_Delay|Cont[9]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Reset_Delay|Cont[9]~35_combout\ = (\Inst_top_level|Inst_Reset_Delay|Cont\(9) & (\Inst_top_level|Inst_Reset_Delay|Cont[8]~34\ $ (GND))) # (!\Inst_top_level|Inst_Reset_Delay|Cont\(9) & (!\Inst_top_level|Inst_Reset_Delay|Cont[8]~34\ & 
-- VCC))
-- \Inst_top_level|Inst_Reset_Delay|Cont[9]~36\ = CARRY((\Inst_top_level|Inst_Reset_Delay|Cont\(9) & !\Inst_top_level|Inst_Reset_Delay|Cont[8]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Reset_Delay|Cont\(9),
	datad => VCC,
	cin => \Inst_top_level|Inst_Reset_Delay|Cont[8]~34\,
	combout => \Inst_top_level|Inst_Reset_Delay|Cont[9]~35_combout\,
	cout => \Inst_top_level|Inst_Reset_Delay|Cont[9]~36\);

-- Location: LCCOMB_X34_Y31_N0
\Inst_top_level|Inst_Reset_Delay|Cont[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Reset_Delay|Cont[10]~37_combout\ = (\Inst_top_level|Inst_Reset_Delay|Cont\(10) & (!\Inst_top_level|Inst_Reset_Delay|Cont[9]~36\)) # (!\Inst_top_level|Inst_Reset_Delay|Cont\(10) & ((\Inst_top_level|Inst_Reset_Delay|Cont[9]~36\) # 
-- (GND)))
-- \Inst_top_level|Inst_Reset_Delay|Cont[10]~38\ = CARRY((!\Inst_top_level|Inst_Reset_Delay|Cont[9]~36\) # (!\Inst_top_level|Inst_Reset_Delay|Cont\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Reset_Delay|Cont\(10),
	datad => VCC,
	cin => \Inst_top_level|Inst_Reset_Delay|Cont[9]~36\,
	combout => \Inst_top_level|Inst_Reset_Delay|Cont[10]~37_combout\,
	cout => \Inst_top_level|Inst_Reset_Delay|Cont[10]~38\);

-- Location: FF_X34_Y31_N1
\Inst_top_level|Inst_Reset_Delay|Cont[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Reset_Delay|Cont[10]~37_combout\,
	ena => \Inst_top_level|Inst_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Reset_Delay|Cont\(10));

-- Location: LCCOMB_X34_Y31_N2
\Inst_top_level|Inst_Reset_Delay|Cont[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Reset_Delay|Cont[11]~39_combout\ = (\Inst_top_level|Inst_Reset_Delay|Cont\(11) & (\Inst_top_level|Inst_Reset_Delay|Cont[10]~38\ $ (GND))) # (!\Inst_top_level|Inst_Reset_Delay|Cont\(11) & (!\Inst_top_level|Inst_Reset_Delay|Cont[10]~38\ 
-- & VCC))
-- \Inst_top_level|Inst_Reset_Delay|Cont[11]~40\ = CARRY((\Inst_top_level|Inst_Reset_Delay|Cont\(11) & !\Inst_top_level|Inst_Reset_Delay|Cont[10]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Reset_Delay|Cont\(11),
	datad => VCC,
	cin => \Inst_top_level|Inst_Reset_Delay|Cont[10]~38\,
	combout => \Inst_top_level|Inst_Reset_Delay|Cont[11]~39_combout\,
	cout => \Inst_top_level|Inst_Reset_Delay|Cont[11]~40\);

-- Location: FF_X34_Y31_N3
\Inst_top_level|Inst_Reset_Delay|Cont[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Reset_Delay|Cont[11]~39_combout\,
	ena => \Inst_top_level|Inst_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Reset_Delay|Cont\(11));

-- Location: LCCOMB_X34_Y31_N4
\Inst_top_level|Inst_Reset_Delay|Cont[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Reset_Delay|Cont[12]~41_combout\ = (\Inst_top_level|Inst_Reset_Delay|Cont\(12) & (!\Inst_top_level|Inst_Reset_Delay|Cont[11]~40\)) # (!\Inst_top_level|Inst_Reset_Delay|Cont\(12) & ((\Inst_top_level|Inst_Reset_Delay|Cont[11]~40\) # 
-- (GND)))
-- \Inst_top_level|Inst_Reset_Delay|Cont[12]~42\ = CARRY((!\Inst_top_level|Inst_Reset_Delay|Cont[11]~40\) # (!\Inst_top_level|Inst_Reset_Delay|Cont\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Reset_Delay|Cont\(12),
	datad => VCC,
	cin => \Inst_top_level|Inst_Reset_Delay|Cont[11]~40\,
	combout => \Inst_top_level|Inst_Reset_Delay|Cont[12]~41_combout\,
	cout => \Inst_top_level|Inst_Reset_Delay|Cont[12]~42\);

-- Location: FF_X34_Y31_N5
\Inst_top_level|Inst_Reset_Delay|Cont[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Reset_Delay|Cont[12]~41_combout\,
	ena => \Inst_top_level|Inst_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Reset_Delay|Cont\(12));

-- Location: LCCOMB_X34_Y31_N8
\Inst_top_level|Inst_Reset_Delay|Cont[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Reset_Delay|Cont[14]~45_combout\ = (\Inst_top_level|Inst_Reset_Delay|Cont\(14) & (!\Inst_top_level|Inst_Reset_Delay|Cont[13]~44\)) # (!\Inst_top_level|Inst_Reset_Delay|Cont\(14) & ((\Inst_top_level|Inst_Reset_Delay|Cont[13]~44\) # 
-- (GND)))
-- \Inst_top_level|Inst_Reset_Delay|Cont[14]~46\ = CARRY((!\Inst_top_level|Inst_Reset_Delay|Cont[13]~44\) # (!\Inst_top_level|Inst_Reset_Delay|Cont\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Reset_Delay|Cont\(14),
	datad => VCC,
	cin => \Inst_top_level|Inst_Reset_Delay|Cont[13]~44\,
	combout => \Inst_top_level|Inst_Reset_Delay|Cont[14]~45_combout\,
	cout => \Inst_top_level|Inst_Reset_Delay|Cont[14]~46\);

-- Location: FF_X34_Y31_N9
\Inst_top_level|Inst_Reset_Delay|Cont[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Reset_Delay|Cont[14]~45_combout\,
	ena => \Inst_top_level|Inst_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Reset_Delay|Cont\(14));

-- Location: FF_X34_Y31_N11
\Inst_top_level|Inst_Reset_Delay|Cont[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Reset_Delay|Cont[15]~47_combout\,
	ena => \Inst_top_level|Inst_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Reset_Delay|Cont\(15));

-- Location: LCCOMB_X34_Y31_N26
\Inst_top_level|Inst_Reset_Delay|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Reset_Delay|Equal0~5_combout\ = (!\Inst_top_level|Inst_Reset_Delay|Cont\(13) & (!\Inst_top_level|Inst_Reset_Delay|Cont\(12) & (!\Inst_top_level|Inst_Reset_Delay|Cont\(14) & !\Inst_top_level|Inst_Reset_Delay|Cont\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Reset_Delay|Cont\(13),
	datab => \Inst_top_level|Inst_Reset_Delay|Cont\(12),
	datac => \Inst_top_level|Inst_Reset_Delay|Cont\(14),
	datad => \Inst_top_level|Inst_Reset_Delay|Cont\(15),
	combout => \Inst_top_level|Inst_Reset_Delay|Equal0~5_combout\);

-- Location: FF_X34_Y32_N31
\Inst_top_level|Inst_Reset_Delay|Cont[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Reset_Delay|Cont[9]~35_combout\,
	ena => \Inst_top_level|Inst_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Reset_Delay|Cont\(9));

-- Location: LCCOMB_X34_Y31_N24
\Inst_top_level|Inst_Reset_Delay|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Reset_Delay|Equal0~4_combout\ = (!\Inst_top_level|Inst_Reset_Delay|Cont\(8) & (!\Inst_top_level|Inst_Reset_Delay|Cont\(11) & (!\Inst_top_level|Inst_Reset_Delay|Cont\(9) & !\Inst_top_level|Inst_Reset_Delay|Cont\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Reset_Delay|Cont\(8),
	datab => \Inst_top_level|Inst_Reset_Delay|Cont\(11),
	datac => \Inst_top_level|Inst_Reset_Delay|Cont\(9),
	datad => \Inst_top_level|Inst_Reset_Delay|Cont\(10),
	combout => \Inst_top_level|Inst_Reset_Delay|Equal0~4_combout\);

-- Location: LCCOMB_X34_Y31_N28
\Inst_top_level|Inst_Reset_Delay|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Reset_Delay|Equal0~6_combout\ = (((!\Inst_top_level|Inst_Reset_Delay|Equal0~4_combout\) # (!\Inst_top_level|Inst_Reset_Delay|Equal0~5_combout\)) # (!\Inst_top_level|Inst_Reset_Delay|Equal0~3_combout\)) # 
-- (!\Inst_top_level|Inst_Reset_Delay|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Reset_Delay|Equal0~0_combout\,
	datab => \Inst_top_level|Inst_Reset_Delay|Equal0~3_combout\,
	datac => \Inst_top_level|Inst_Reset_Delay|Equal0~5_combout\,
	datad => \Inst_top_level|Inst_Reset_Delay|Equal0~4_combout\,
	combout => \Inst_top_level|Inst_Reset_Delay|Equal0~6_combout\);

-- Location: FF_X34_Y31_N29
\Inst_top_level|Inst_Reset_Delay|oRESET\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Reset_Delay|oRESET~q\);

-- Location: LCCOMB_X60_Y37_N0
\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[0]~16_combout\ = \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(0) $ (VCC)
-- \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[0]~17\ = CARRY(\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(0),
	datad => VCC,
	combout => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[0]~16_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[0]~17\);

-- Location: IOIBUF_X115_Y40_N8
\KEY[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: LCCOMB_X59_Y37_N2
\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[4]~18_combout\ = (\Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\ $ (!\KEY[0]~input_o\)) # (!\Inst_top_level|Inst_BTN_Debounce_reset|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111110011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\,
	datab => \KEY[0]~input_o\,
	datac => \Inst_top_level|Inst_BTN_Debounce_reset|Equal0~4_combout\,
	combout => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[4]~18_combout\);

-- Location: FF_X60_Y37_N1
\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[0]~16_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(0));

-- Location: LCCOMB_X60_Y37_N2
\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[1]~19_combout\ = (\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(1) & (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[0]~17\)) # (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(1) & 
-- ((\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[0]~17\) # (GND)))
-- \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[1]~20\ = CARRY((!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[0]~17\) # (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(1),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[0]~17\,
	combout => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[1]~19_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[1]~20\);

-- Location: FF_X60_Y37_N3
\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[1]~19_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(1));

-- Location: LCCOMB_X60_Y37_N4
\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[2]~21_combout\ = (\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(2) & (\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[1]~20\ $ (GND))) # (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(2) & 
-- (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[1]~20\ & VCC))
-- \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[2]~22\ = CARRY((\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(2) & !\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[1]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(2),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[1]~20\,
	combout => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[2]~21_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[2]~22\);

-- Location: FF_X60_Y37_N5
\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[2]~21_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(2));

-- Location: LCCOMB_X60_Y37_N6
\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[3]~23_combout\ = (\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(3) & (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[2]~22\)) # (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(3) & 
-- ((\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[2]~22\) # (GND)))
-- \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[3]~24\ = CARRY((!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[2]~22\) # (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(3),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[2]~22\,
	combout => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[3]~23_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[3]~24\);

-- Location: LCCOMB_X60_Y37_N8
\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[4]~25_combout\ = (\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(4) & (\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[3]~24\ $ (GND))) # (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(4) & 
-- (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[3]~24\ & VCC))
-- \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[4]~26\ = CARRY((\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(4) & !\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[3]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(4),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[3]~24\,
	combout => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[4]~25_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[4]~26\);

-- Location: FF_X60_Y37_N9
\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[4]~25_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(4));

-- Location: LCCOMB_X60_Y37_N14
\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[7]~31_combout\ = (\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(7) & (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[6]~30\)) # (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(7) & 
-- ((\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[6]~30\) # (GND)))
-- \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[7]~32\ = CARRY((!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[6]~30\) # (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(7),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[6]~30\,
	combout => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[7]~31_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[7]~32\);

-- Location: FF_X60_Y37_N15
\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[7]~31_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(7));

-- Location: LCCOMB_X60_Y37_N16
\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[8]~33_combout\ = (\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(8) & (\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[7]~32\ $ (GND))) # (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(8) & 
-- (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[7]~32\ & VCC))
-- \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[8]~34\ = CARRY((\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(8) & !\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[7]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(8),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[7]~32\,
	combout => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[8]~33_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[8]~34\);

-- Location: FF_X60_Y37_N17
\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[8]~33_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(8));

-- Location: LCCOMB_X60_Y37_N18
\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[9]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[9]~35_combout\ = (\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(9) & (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[8]~34\)) # (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(9) & 
-- ((\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[8]~34\) # (GND)))
-- \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[9]~36\ = CARRY((!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[8]~34\) # (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(9),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[8]~34\,
	combout => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[9]~35_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[9]~36\);

-- Location: FF_X60_Y37_N19
\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[9]~35_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(9));

-- Location: LCCOMB_X60_Y37_N20
\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[10]~37_combout\ = (\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(10) & (\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[9]~36\ $ (GND))) # (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(10) & 
-- (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[9]~36\ & VCC))
-- \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[10]~38\ = CARRY((\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(10) & !\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[9]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(10),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[9]~36\,
	combout => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[10]~37_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[10]~38\);

-- Location: FF_X60_Y37_N21
\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[10]~37_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(10));

-- Location: LCCOMB_X59_Y37_N28
\Inst_top_level|Inst_BTN_Debounce_reset|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_reset|Equal0~2_combout\ = (((!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(8)) # (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(10))) # (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(9))) # 
-- (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(11),
	datab => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(9),
	datac => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(10),
	datad => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(8),
	combout => \Inst_top_level|Inst_BTN_Debounce_reset|Equal0~2_combout\);

-- Location: LCCOMB_X60_Y37_N24
\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[12]~41_combout\ = (\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(12) & (\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[11]~40\ $ (GND))) # (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(12) & 
-- (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[11]~40\ & VCC))
-- \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[12]~42\ = CARRY((\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(12) & !\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[11]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(12),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[11]~40\,
	combout => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[12]~41_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[12]~42\);

-- Location: FF_X60_Y37_N25
\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[12]~41_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(12));

-- Location: LCCOMB_X60_Y37_N28
\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[14]~45_combout\ = (\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(14) & (\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[13]~44\ $ (GND))) # (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(14) & 
-- (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[13]~44\ & VCC))
-- \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[14]~46\ = CARRY((\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(14) & !\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[13]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(14),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[13]~44\,
	combout => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[14]~45_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[14]~46\);

-- Location: FF_X60_Y37_N29
\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[14]~45_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(14));

-- Location: LCCOMB_X60_Y37_N30
\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[15]~47_combout\ = \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(15) $ (\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[14]~46\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(15),
	cin => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[14]~46\,
	combout => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[15]~47_combout\);

-- Location: FF_X60_Y37_N31
\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[15]~47_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(15));

-- Location: LCCOMB_X59_Y37_N22
\Inst_top_level|Inst_BTN_Debounce_reset|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_reset|Equal0~3_combout\ = (((!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(12)) # (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(15))) # (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(14))) # 
-- (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(13),
	datab => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(14),
	datac => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(15),
	datad => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(12),
	combout => \Inst_top_level|Inst_BTN_Debounce_reset|Equal0~3_combout\);

-- Location: FF_X60_Y37_N7
\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[3]~23_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr[4]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(3));

-- Location: LCCOMB_X59_Y37_N0
\Inst_top_level|Inst_BTN_Debounce_reset|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_reset|Equal0~0_combout\ = (((!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(1)) # (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(0))) # (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(3))) # 
-- (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(2),
	datab => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(3),
	datac => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(0),
	datad => \Inst_top_level|Inst_BTN_Debounce_reset|btn_cntr\(1),
	combout => \Inst_top_level|Inst_BTN_Debounce_reset|Equal0~0_combout\);

-- Location: LCCOMB_X59_Y37_N8
\Inst_top_level|Inst_BTN_Debounce_reset|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_reset|Equal0~4_combout\ = (\Inst_top_level|Inst_BTN_Debounce_reset|Equal0~1_combout\) # ((\Inst_top_level|Inst_BTN_Debounce_reset|Equal0~2_combout\) # ((\Inst_top_level|Inst_BTN_Debounce_reset|Equal0~3_combout\) # 
-- (\Inst_top_level|Inst_BTN_Debounce_reset|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_reset|Equal0~1_combout\,
	datab => \Inst_top_level|Inst_BTN_Debounce_reset|Equal0~2_combout\,
	datac => \Inst_top_level|Inst_BTN_Debounce_reset|Equal0~3_combout\,
	datad => \Inst_top_level|Inst_BTN_Debounce_reset|Equal0~0_combout\,
	combout => \Inst_top_level|Inst_BTN_Debounce_reset|Equal0~4_combout\);

-- Location: LCCOMB_X59_Y37_N26
\Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~0_combout\ = \Inst_top_level|Inst_BTN_Debounce_reset|Equal0~4_combout\ $ (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_BTN_Debounce_reset|Equal0~4_combout\,
	datac => \Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\,
	combout => \Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~0_combout\);

-- Location: FF_X59_Y37_N27
\Inst_top_level|Inst_BTN_Debounce_reset|btn_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\);

-- Location: LCCOMB_X39_Y30_N18
\Inst_top_level|Inst_i2c_user_logic|next_state~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\ = (\Inst_top_level|Inst_Reset_Delay|oRESET~q\) # (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|Inst_Reset_Delay|oRESET~q\,
	datad => \Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\,
	combout => \Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\);

-- Location: CLKCTRL_G18
\Inst_top_level|Inst_i2c_user_logic|next_state~12clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Inst_top_level|Inst_i2c_user_logic|next_state~12clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Inst_top_level|Inst_i2c_user_logic|next_state~12clkctrl_outclk\);

-- Location: FF_X66_Y37_N7
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~6_combout\,
	clrn => \Inst_top_level|Inst_i2c_user_logic|ALT_INV_next_state~12clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(3));

-- Location: LCCOMB_X67_Y37_N10
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~4_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(2) & (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~3\ $ (GND))) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(2) & (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~3\ & VCC))
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~5\ = CARRY((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(2) & !\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(2),
	datad => VCC,
	cin => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~3\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~4_combout\,
	cout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~5\);

-- Location: LCCOMB_X67_Y37_N12
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~6_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(3) & (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~5\)) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(3) & ((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~5\) # (GND)))
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~7\ = CARRY((!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~5\) # (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(3),
	datad => VCC,
	cin => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~5\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~6_combout\,
	cout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~7\);

-- Location: LCCOMB_X66_Y37_N16
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~11_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~4_combout\ & (((!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~1_combout\) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~0_combout\)) # (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~2_combout\,
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~4_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~0_combout\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~1_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~11_combout\);

-- Location: FF_X66_Y37_N17
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~11_combout\,
	clrn => \Inst_top_level|Inst_i2c_user_logic|ALT_INV_next_state~12clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(2));

-- Location: LCCOMB_X66_Y37_N4
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~13_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~0_combout\ & (((!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~2_combout\) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~0_combout\)) # (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~0_combout\,
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~1_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~0_combout\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~2_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~13_combout\);

-- Location: FF_X66_Y37_N5
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~13_combout\,
	clrn => \Inst_top_level|Inst_i2c_user_logic|ALT_INV_next_state~12clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(0));

-- Location: LCCOMB_X67_Y37_N8
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~2_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(1) & (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~1\)) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(1) & ((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~1\) # (GND)))
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~3\ = CARRY((!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~1\) # (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(1),
	datad => VCC,
	cin => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~1\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~2_combout\,
	cout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~3\);

-- Location: LCCOMB_X66_Y37_N2
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~12_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~2_combout\ & (((!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~1_combout\) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~0_combout\)) # (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~2_combout\,
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~2_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~0_combout\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~1_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~12_combout\);

-- Location: FF_X66_Y37_N3
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~12_combout\,
	clrn => \Inst_top_level|Inst_i2c_user_logic|ALT_INV_next_state~12clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(1));

-- Location: LCCOMB_X66_Y37_N14
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~2_combout\ = (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(3) & (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(2) & 
-- (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(0) & !\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(3),
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(2),
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(0),
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(1),
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~2_combout\);

-- Location: LCCOMB_X66_Y37_N30
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~7_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~10_combout\ & (((!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~2_combout\) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~0_combout\)) # (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~10_combout\,
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~1_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~0_combout\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~2_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~7_combout\);

-- Location: FF_X66_Y37_N31
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~7_combout\,
	clrn => \Inst_top_level|Inst_i2c_user_logic|ALT_INV_next_state~12clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(5));

-- Location: LCCOMB_X67_Y37_N14
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~8_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(4) & (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~7\ $ (GND))) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(4) & (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~7\ & VCC))
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~9\ = CARRY((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(4) & !\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(4),
	datad => VCC,
	cin => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~7\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~8_combout\,
	cout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~9\);

-- Location: LCCOMB_X67_Y37_N16
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~10_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(5) & (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~9\)) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(5) & ((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~9\) # (GND)))
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~11\ = CARRY((!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~9\) # (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(5),
	datad => VCC,
	cin => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~9\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~10_combout\,
	cout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~11\);

-- Location: LCCOMB_X67_Y37_N18
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~12_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(6) & (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~11\ $ (GND))) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(6) & (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~11\ & VCC))
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~13\ = CARRY((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(6) & !\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(6),
	datad => VCC,
	cin => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~11\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~12_combout\,
	cout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~13\);

-- Location: LCCOMB_X66_Y37_N24
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~4_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~12_combout\ & (((!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~0_combout\) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~1_combout\)) # (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~2_combout\,
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~1_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~0_combout\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~12_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~4_combout\);

-- Location: FF_X66_Y37_N25
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~4_combout\,
	clrn => \Inst_top_level|Inst_i2c_user_logic|ALT_INV_next_state~12clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(6));

-- Location: LCCOMB_X66_Y37_N26
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~5_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~8_combout\ & (((!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~1_combout\) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~0_combout\)) # (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~2_combout\,
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~8_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~0_combout\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~1_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~5_combout\);

-- Location: FF_X66_Y37_N27
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~5_combout\,
	clrn => \Inst_top_level|Inst_i2c_user_logic|ALT_INV_next_state~12clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(4));

-- Location: LCCOMB_X66_Y37_N20
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~1_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(7) & (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(6) & 
-- (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(5) & !\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(7),
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(6),
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(5),
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(4),
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~1_combout\);

-- Location: LCCOMB_X67_Y37_N20
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~14_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(7) & (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~13\)) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(7) & ((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~13\) # (GND)))
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~15\ = CARRY((!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~13\) # (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(7),
	datad => VCC,
	cin => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~13\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~14_combout\,
	cout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~15\);

-- Location: LCCOMB_X67_Y37_N22
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~16_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(8) & (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~15\ $ (GND))) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(8) & (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~15\ & VCC))
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~17\ = CARRY((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(8) & !\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(8),
	datad => VCC,
	cin => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~15\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~16_combout\,
	cout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~17\);

-- Location: LCCOMB_X67_Y37_N0
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~9_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~16_combout\ & (((!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~0_combout\) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~1_combout\)) # (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~2_combout\,
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~1_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~16_combout\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~0_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~9_combout\);

-- Location: FF_X67_Y37_N1
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~9_combout\,
	clrn => \Inst_top_level|Inst_i2c_user_logic|ALT_INV_next_state~12clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(8));

-- Location: LCCOMB_X67_Y37_N24
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~18_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(9) & (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~17\)) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(9) & ((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~17\) # (GND)))
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~19\ = CARRY((!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~17\) # (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(9),
	datad => VCC,
	cin => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~17\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~18_combout\,
	cout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~19\);

-- Location: LCCOMB_X67_Y37_N26
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~20_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(10) & (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~19\ $ (GND))) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(10) & (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~19\ & VCC))
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~21\ = CARRY((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(10) & !\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(10),
	datad => VCC,
	cin => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~19\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~20_combout\,
	cout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~21\);

-- Location: LCCOMB_X66_Y37_N0
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~15_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~20_combout\ & (((!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~0_combout\) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~1_combout\)) # (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~2_combout\,
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~1_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~0_combout\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~20_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~15_combout\);

-- Location: FF_X66_Y37_N1
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~15_combout\,
	clrn => \Inst_top_level|Inst_i2c_user_logic|ALT_INV_next_state~12clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(10));

-- Location: LCCOMB_X67_Y37_N28
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~22_combout\ = \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~21\ $ (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(11),
	cin => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~21\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~22_combout\);

-- Location: LCCOMB_X65_Y37_N2
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~14_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~22_combout\ & (((!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~0_combout\) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~2_combout\)) # (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~1_combout\,
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~2_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~22_combout\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~0_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~14_combout\);

-- Location: FF_X65_Y37_N3
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~14_combout\,
	clrn => \Inst_top_level|Inst_i2c_user_logic|ALT_INV_next_state~12clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(11));

-- Location: LCCOMB_X67_Y37_N2
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~0_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(9) & (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(8) & 
-- (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(10) & \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(9),
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(8),
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(10),
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(11),
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~0_combout\);

-- Location: LCCOMB_X66_Y37_N6
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~6_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~6_combout\ & (((!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~1_combout\) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~0_combout\)) # (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~2_combout\,
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~6_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~0_combout\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~1_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~6_combout\);

-- Location: LCCOMB_X66_Y37_N18
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~1_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~5_combout\ & (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|LessThan2~0_combout\ & 
-- (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~6_combout\ & \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~5_combout\,
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|LessThan2~0_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~6_combout\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~7_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~1_combout\);

-- Location: LCCOMB_X67_Y37_N4
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~0_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~18_combout\ & (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~16_combout\ & 
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~18_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~16_combout\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~14_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~0_combout\);

-- Location: LCCOMB_X65_Y37_N22
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~2_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~20_combout\) # ((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~0_combout\ & 
-- ((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~1_combout\) # (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~20_combout\,
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~1_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~0_combout\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~4_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~2_combout\);

-- Location: LCCOMB_X65_Y37_N0
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~3_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~1_combout\ & (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~2_combout\ & 
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~1_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~2_combout\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~0_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~3_combout\);

-- Location: LCCOMB_X65_Y37_N28
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~4_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~3_combout\) # ((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~22_combout\ & 
-- ((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~2_combout\))) # (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~22_combout\ & (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~22_combout\,
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~3_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~2_combout\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~3_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~4_combout\);

-- Location: LCCOMB_X68_Y37_N0
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|stretch~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|stretch~0_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~4_combout\ & ((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|stretch~q\))) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~4_combout\ & (!\GPIO[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GPIO[0]~input_o\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|stretch~q\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~4_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|stretch~0_combout\);

-- Location: FF_X68_Y37_N1
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|stretch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|stretch~0_combout\,
	clrn => \Inst_top_level|Inst_i2c_user_logic|ALT_INV_next_state~12clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|stretch~q\);

-- Location: LCCOMB_X67_Y37_N6
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~0_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(0) & (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|stretch~q\ $ (GND))) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(0) & (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|stretch~q\ & VCC))
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~1\ = CARRY((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(0) & !\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|stretch~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count\(0),
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|stretch~q\,
	datad => VCC,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~0_combout\,
	cout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~1\);

-- Location: LCCOMB_X66_Y37_N8
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|LessThan2~0_combout\ = (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~4_combout\ & (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~2_combout\ & 
-- !\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~4_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~2_combout\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~0_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|LessThan2~0_combout\);

-- Location: LCCOMB_X66_Y37_N28
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|LessThan4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|LessThan4~0_combout\ = (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~10_combout\ & (((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|LessThan2~0_combout\ & 
-- !\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~6_combout\)) # (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~5_combout\,
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|LessThan2~0_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~6_combout\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~10_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|LessThan4~0_combout\);

-- Location: LCCOMB_X65_Y37_N18
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~3_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~20_combout\ & (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|LessThan4~0_combout\ & 
-- (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~0_combout\ & \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~20_combout\,
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|LessThan4~0_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~0_combout\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~12_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~3_combout\);

-- Location: LCCOMB_X66_Y37_N22
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|LessThan2~1_combout\ = (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~5_combout\ & ((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|LessThan2~0_combout\) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~5_combout\,
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|count~6_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|LessThan2~0_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|LessThan2~1_combout\);

-- Location: LCCOMB_X67_Y37_N30
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~5_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~12_combout\ & (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~18_combout\ & 
-- (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~16_combout\ & \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~12_combout\,
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~18_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~16_combout\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~14_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~5_combout\);

-- Location: LCCOMB_X65_Y37_N26
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~6_combout\ = (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~20_combout\ & ((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|LessThan2~1_combout\) # 
-- ((!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~5_combout\) # (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~20_combout\,
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|LessThan2~1_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~10_combout\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~5_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~6_combout\);

-- Location: LCCOMB_X65_Y37_N10
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|scl_clk~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|scl_clk~0_combout\ = (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~3_combout\ & ((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~22_combout\) # 
-- ((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~3_combout\ & !\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add0~22_combout\,
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~3_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~6_combout\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~3_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|scl_clk~0_combout\);

-- Location: FF_X65_Y37_N11
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|scl_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|scl_clk~0_combout\,
	ena => \Inst_top_level|Inst_i2c_user_logic|ALT_INV_next_state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|scl_clk~q\);

-- Location: LCCOMB_X65_Y37_N8
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_clk~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_clk~1_combout\ = (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~3_combout\ & ((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_clk~0_combout\ & 
-- ((!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~4_combout\))) # (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_clk~0_combout\ & (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_clk~0_combout\,
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal0~3_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~6_combout\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_0~4_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_clk~1_combout\);

-- Location: FF_X65_Y37_N9
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_clk~1_combout\,
	ena => \Inst_top_level|Inst_i2c_user_logic|ALT_INV_next_state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_clk~q\);

-- Location: FF_X65_Y37_N21
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_clk_prev\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_clk~q\,
	sload => VCC,
	ena => \Inst_top_level|Inst_i2c_user_logic|ALT_INV_next_state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_clk_prev~q\);

-- Location: LCCOMB_X65_Y37_N30
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|scl_ena~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|scl_ena~0_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_clk_prev~q\ & !\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_clk~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_clk_prev~q\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_clk~q\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|scl_ena~0_combout\);

-- Location: LCCOMB_X40_Y37_N4
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt[0]~1_combout\ = !\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(0),
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt[0]~1_combout\);

-- Location: LCCOMB_X40_Y37_N26
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add1~0_combout\ = \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(2) $ (((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(1) & 
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(1),
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(0),
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(2),
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add1~0_combout\);

-- Location: FF_X40_Y37_N27
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Add1~0_combout\,
	clrn => \Inst_top_level|Inst_i2c_user_logic|ALT_INV_next_state~12clkctrl_outclk\,
	ena => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(2));

-- Location: LCCOMB_X40_Y37_N24
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector25~0_combout\ = \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(0) $ (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(0),
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(1),
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector25~0_combout\);

-- Location: FF_X40_Y37_N25
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector25~0_combout\,
	clrn => \Inst_top_level|Inst_i2c_user_logic|ALT_INV_next_state~12clkctrl_outclk\,
	ena => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(1));

-- Location: LCCOMB_X41_Y40_N24
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal1~0_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(0) & (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(2) & 
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(0),
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(2),
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(1),
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal1~0_combout\);

-- Location: LCCOMB_X41_Y37_N18
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector19~0_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.start~q\) # ((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.command~q\ & 
-- !\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.start~q\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.command~q\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal1~0_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector19~0_combout\);

-- Location: LCCOMB_X65_Y37_N20
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_1~0_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_clk~q\ & !\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_clk_prev~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_clk~q\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_clk_prev~q\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_1~0_combout\);

-- Location: FF_X41_Y37_N19
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.command\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector19~0_combout\,
	clrn => \Inst_top_level|Inst_i2c_user_logic|ALT_INV_next_state~12clkctrl_outclk\,
	ena => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.command~q\);

-- Location: LCCOMB_X41_Y37_N4
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state~13_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(1) & (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(0) & 
-- (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(2) & \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.command~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(1),
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(0),
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(2),
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.command~q\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state~13_combout\);

-- Location: FF_X41_Y37_N5
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.slv_ack1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state~13_combout\,
	clrn => \Inst_top_level|Inst_i2c_user_logic|ALT_INV_next_state~12clkctrl_outclk\,
	ena => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.slv_ack1~q\);

-- Location: LCCOMB_X41_Y37_N24
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector20~0_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.wr~q\ & (((!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(2)) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(0))) # (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(1),
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(0),
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(2),
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.wr~q\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector20~0_combout\);

-- Location: LCCOMB_X41_Y37_N20
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector20~1_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.slv_ack1~q\) # ((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector20~0_combout\) # 
-- ((\Inst_top_level|Inst_i2c_user_logic|i2c_enable~q\ & \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.slv_ack2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|i2c_enable~q\,
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.slv_ack2~q\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.slv_ack1~q\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector20~0_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector20~1_combout\);

-- Location: FF_X41_Y37_N21
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector20~1_combout\,
	clrn => \Inst_top_level|Inst_i2c_user_logic|ALT_INV_next_state~12clkctrl_outclk\,
	ena => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.wr~q\);

-- Location: LCCOMB_X41_Y37_N2
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt[2]~0_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_1~0_combout\ & ((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.rd~q\) # 
-- ((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.wr~q\) # (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.command~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.rd~q\,
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.wr~q\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_1~0_combout\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.command~q\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt[2]~0_combout\);

-- Location: FF_X40_Y37_N5
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt[0]~1_combout\,
	clrn => \Inst_top_level|Inst_i2c_user_logic|ALT_INV_next_state~12clkctrl_outclk\,
	ena => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(0));

-- Location: LCCOMB_X41_Y37_N28
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector0~3_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(1) & (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(0) & 
-- (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(2) & \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.wr~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(1),
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(0),
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(2),
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.wr~q\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector0~3_combout\);

-- Location: FF_X41_Y37_N29
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.slv_ack2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector0~3_combout\,
	clrn => \Inst_top_level|Inst_i2c_user_logic|ALT_INV_next_state~12clkctrl_outclk\,
	ena => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.slv_ack2~q\);

-- Location: LCCOMB_X41_Y37_N16
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector0~0_combout\ = ((!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.stop~q\ & (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.slv_ack1~q\ & 
-- !\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.command~q\))) # (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|busy~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.stop~q\,
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.slv_ack1~q\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.command~q\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|busy~q\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector0~0_combout\);

-- Location: LCCOMB_X41_Y37_N8
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector0~1_combout\ = (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector22~0_combout\ & (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector0~0_combout\ & 
-- ((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.ready~q\) # (\Inst_top_level|Inst_i2c_user_logic|i2c_enable~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.ready~q\,
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector22~0_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|i2c_enable~q\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector0~0_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector0~1_combout\);

-- Location: LCCOMB_X41_Y37_N0
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector0~2_combout\ = ((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal1~0_combout\ & ((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.rd~q\) # 
-- (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.wr~q\)))) # (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.rd~q\,
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal1~0_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector0~1_combout\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.wr~q\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector0~2_combout\);

-- Location: FF_X41_Y37_N1
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|busy\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector0~2_combout\,
	clrn => \Inst_top_level|Inst_i2c_user_logic|ALT_INV_next_state~12clkctrl_outclk\,
	ena => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|busy~q\);

-- Location: LCCOMB_X39_Y32_N12
\Inst_top_level|Inst_i2c_user_logic|next_state~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|next_state~19_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|busy~q\ & (\Inst_top_level|Inst_i2c_user_logic|next_state.busy_high~q\ & (!\Inst_top_level|Inst_Reset_Delay|oRESET~q\ & 
-- \Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|busy~q\,
	datab => \Inst_top_level|Inst_i2c_user_logic|next_state.busy_high~q\,
	datac => \Inst_top_level|Inst_Reset_Delay|oRESET~q\,
	datad => \Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\,
	combout => \Inst_top_level|Inst_i2c_user_logic|next_state~19_combout\);

-- Location: FF_X39_Y32_N13
\Inst_top_level|Inst_i2c_user_logic|next_state.repeat\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_i2c_user_logic|next_state~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_i2c_user_logic|next_state.repeat~q\);

-- Location: LCCOMB_X39_Y32_N20
\Inst_top_level|Inst_i2c_user_logic|next_state~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|next_state~14_combout\ = (\Inst_top_level|Inst_i2c_user_logic|next_state.start~q\ & (!\Inst_top_level|Inst_i2c_user_logic|next_state.repeat~q\ & \Inst_top_level|Inst_i2c_user_logic|next_state.ready~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|next_state.start~q\,
	datac => \Inst_top_level|Inst_i2c_user_logic|next_state.repeat~q\,
	datad => \Inst_top_level|Inst_i2c_user_logic|next_state.ready~q\,
	combout => \Inst_top_level|Inst_i2c_user_logic|next_state~14_combout\);

-- Location: LCCOMB_X39_Y32_N0
\Inst_top_level|Inst_i2c_user_logic|next_state~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|next_state~13_combout\ = (!\Inst_top_level|Inst_Reset_Delay|oRESET~q\ & (\Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\ & (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|busy~q\ $ 
-- (!\Inst_top_level|Inst_i2c_user_logic|next_state.data_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|busy~q\,
	datab => \Inst_top_level|Inst_Reset_Delay|oRESET~q\,
	datac => \Inst_top_level|Inst_i2c_user_logic|next_state.data_valid~q\,
	datad => \Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\,
	combout => \Inst_top_level|Inst_i2c_user_logic|next_state~13_combout\);

-- Location: LCCOMB_X39_Y32_N6
\Inst_top_level|Inst_i2c_user_logic|next_state~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|next_state~15_combout\ = (\Inst_top_level|Inst_i2c_user_logic|next_state.start~q\ & (\Inst_top_level|Inst_i2c_user_logic|next_state~14_combout\ & ((\Inst_top_level|Inst_i2c_user_logic|next_state~13_combout\)))) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|next_state.start~q\ & (((\Inst_top_level|Inst_i2c_user_logic|next_state~14_combout\ & \Inst_top_level|Inst_i2c_user_logic|next_state~13_combout\)) # (!\Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|next_state.start~q\,
	datab => \Inst_top_level|Inst_i2c_user_logic|next_state~14_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\,
	datad => \Inst_top_level|Inst_i2c_user_logic|next_state~13_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|next_state~15_combout\);

-- Location: FF_X39_Y32_N7
\Inst_top_level|Inst_i2c_user_logic|next_state.ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_i2c_user_logic|next_state~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_i2c_user_logic|next_state.ready~q\);

-- Location: LCCOMB_X39_Y32_N26
\Inst_top_level|Inst_i2c_user_logic|next_state~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|next_state~18_combout\ = (!\Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\ & (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|busy~q\ & ((\Inst_top_level|Inst_i2c_user_logic|next_state~17_combout\) # 
-- (\Inst_top_level|Inst_i2c_user_logic|next_state.ready~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|next_state~17_combout\,
	datab => \Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|busy~q\,
	datad => \Inst_top_level|Inst_i2c_user_logic|next_state.ready~q\,
	combout => \Inst_top_level|Inst_i2c_user_logic|next_state~18_combout\);

-- Location: FF_X39_Y32_N27
\Inst_top_level|Inst_i2c_user_logic|next_state.data_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_i2c_user_logic|next_state~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_i2c_user_logic|next_state.data_valid~q\);

-- Location: LCCOMB_X39_Y32_N8
\Inst_top_level|Inst_i2c_user_logic|next_state~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|next_state~16_combout\ = (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|busy~q\ & (!\Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\ & ((\Inst_top_level|Inst_i2c_user_logic|next_state.busy_high~q\) # 
-- (\Inst_top_level|Inst_i2c_user_logic|next_state.data_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|busy~q\,
	datab => \Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|next_state.busy_high~q\,
	datad => \Inst_top_level|Inst_i2c_user_logic|next_state.data_valid~q\,
	combout => \Inst_top_level|Inst_i2c_user_logic|next_state~16_combout\);

-- Location: FF_X39_Y32_N9
\Inst_top_level|Inst_i2c_user_logic|next_state.busy_high\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_i2c_user_logic|next_state~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_i2c_user_logic|next_state.busy_high~q\);

-- Location: LCCOMB_X39_Y32_N28
\Inst_top_level|Inst_i2c_user_logic|Selector0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Selector0~1_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Selector0~0_combout\ & (((\Inst_top_level|Inst_i2c_user_logic|i2c_enable~q\) # (\Inst_top_level|Inst_i2c_user_logic|next_state.ready~q\)))) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Selector0~0_combout\ & (\Inst_top_level|Inst_i2c_user_logic|i2c_enable~q\ & ((\Inst_top_level|Inst_i2c_user_logic|next_state.busy_high~q\) # (\Inst_top_level|Inst_i2c_user_logic|next_state.ready~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Selector0~0_combout\,
	datab => \Inst_top_level|Inst_i2c_user_logic|next_state.busy_high~q\,
	datac => \Inst_top_level|Inst_i2c_user_logic|i2c_enable~q\,
	datad => \Inst_top_level|Inst_i2c_user_logic|next_state.ready~q\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Selector0~1_combout\);

-- Location: FF_X39_Y32_N29
\Inst_top_level|Inst_i2c_user_logic|i2c_enable\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_i2c_user_logic|Selector0~1_combout\,
	ena => \Inst_top_level|Inst_i2c_user_logic|ALT_INV_next_state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_i2c_user_logic|i2c_enable~q\);

-- Location: LCCOMB_X41_Y37_N10
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector21~0_combout\ = (\Inst_top_level|Inst_i2c_user_logic|i2c_enable~q\ & ((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.mstr_ack~q\) # 
-- ((!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal1~0_combout\ & \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.rd~q\)))) # (!\Inst_top_level|Inst_i2c_user_logic|i2c_enable~q\ & 
-- (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal1~0_combout\ & (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.rd~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|i2c_enable~q\,
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal1~0_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.rd~q\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.mstr_ack~q\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector21~0_combout\);

-- Location: FF_X41_Y37_N11
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector21~0_combout\,
	clrn => \Inst_top_level|Inst_i2c_user_logic|ALT_INV_next_state~12clkctrl_outclk\,
	ena => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.rd~q\);

-- Location: LCCOMB_X41_Y37_N6
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector0~4_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(1) & (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(0) & 
-- (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(2) & \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.rd~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(1),
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(0),
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(2),
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.rd~q\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector0~4_combout\);

-- Location: FF_X41_Y37_N7
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.mstr_ack\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector0~4_combout\,
	clrn => \Inst_top_level|Inst_i2c_user_logic|ALT_INV_next_state~12clkctrl_outclk\,
	ena => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.mstr_ack~q\);

-- Location: LCCOMB_X41_Y37_N14
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector22~0_combout\ = (!\Inst_top_level|Inst_i2c_user_logic|i2c_enable~q\ & ((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.slv_ack2~q\) # 
-- (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.mstr_ack~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.slv_ack2~q\,
	datac => \Inst_top_level|Inst_i2c_user_logic|i2c_enable~q\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.mstr_ack~q\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector22~0_combout\);

-- Location: FF_X41_Y37_N15
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.stop\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector22~0_combout\,
	clrn => \Inst_top_level|Inst_i2c_user_logic|ALT_INV_next_state~12clkctrl_outclk\,
	ena => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.stop~q\);

-- Location: LCCOMB_X65_Y37_N6
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|scl_ena~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|scl_ena~1_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|scl_ena~0_combout\ & ((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.start~q\) # 
-- ((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|scl_ena~q\ & !\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.stop~q\)))) # (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|scl_ena~0_combout\ & 
-- (((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|scl_ena~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.start~q\,
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|scl_ena~0_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|scl_ena~q\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.stop~q\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|scl_ena~1_combout\);

-- Location: FF_X65_Y37_N7
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|scl_ena\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|scl_ena~1_combout\,
	clrn => \Inst_top_level|Inst_i2c_user_logic|ALT_INV_next_state~12clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|scl_ena~q\);

-- Location: LCCOMB_X65_Y37_N24
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|scl~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|scl~1_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|scl_clk~q\) # (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|scl_ena~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|scl_clk~q\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|scl_ena~q\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|scl~1_combout\);

-- Location: LCCOMB_X41_Y37_N22
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector18~0_combout\ = (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.ready~q\ & \Inst_top_level|Inst_i2c_user_logic|i2c_enable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.ready~q\,
	datac => \Inst_top_level|Inst_i2c_user_logic|i2c_enable~q\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector18~0_combout\);

-- Location: FF_X41_Y37_N23
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.start\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector18~0_combout\,
	clrn => \Inst_top_level|Inst_i2c_user_logic|ALT_INV_next_state~12clkctrl_outclk\,
	ena => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.start~q\);

-- Location: LCCOMB_X41_Y40_N12
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~1_combout\ = ((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(1) & (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(0))) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(1) & ((!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(2))))) # (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.start~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(0),
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(1),
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(2),
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.start~q\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~1_combout\);

-- Location: LCCOMB_X41_Y40_N2
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~0_combout\ = ((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal1~0_combout\ & (!\Inst_top_level|Inst_i2c_user_logic|i2c_enable~q\)) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal1~0_combout\ & ((!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|sda_int~q\)))) # (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.rd~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.rd~q\,
	datab => \Inst_top_level|Inst_i2c_user_logic|i2c_enable~q\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|sda_int~q\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Equal1~0_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~0_combout\);

-- Location: LCCOMB_X41_Y40_N30
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~2_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~1_combout\ & \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~1_combout\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~0_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~2_combout\);

-- Location: LCCOMB_X41_Y37_N12
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~4_combout\ = ((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(2) & ((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(0)))) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(2) & (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(1)))) # (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.command~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(1),
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(0),
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(2),
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.command~q\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~4_combout\);

-- Location: LCCOMB_X40_Y33_N8
\Inst_top_level|Inst_i2c_user_logic|first~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|first~0_combout\ = (\Inst_top_level|Inst_i2c_user_logic|first~q\ & (((!\Inst_top_level|Inst_i2c_user_logic|byteSel\(2)) # (!\Inst_top_level|Inst_i2c_user_logic|next_state.repeat~q\)) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|byteSel\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|byteSel\(3),
	datab => \Inst_top_level|Inst_i2c_user_logic|next_state.repeat~q\,
	datac => \Inst_top_level|Inst_i2c_user_logic|first~q\,
	datad => \Inst_top_level|Inst_i2c_user_logic|byteSel\(2),
	combout => \Inst_top_level|Inst_i2c_user_logic|first~0_combout\);

-- Location: FF_X40_Y33_N9
\Inst_top_level|Inst_i2c_user_logic|first\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_i2c_user_logic|first~0_combout\,
	asdata => VCC,
	sload => \Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_i2c_user_logic|first~q\);

-- Location: LCCOMB_X40_Y32_N2
\Inst_top_level|Inst_i2c_user_logic|byteSel~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|byteSel~2_combout\ = (\Inst_top_level|Inst_i2c_user_logic|byteSel\(3) & ((\Inst_top_level|Inst_i2c_user_logic|byteSel\(2) & ((!\Inst_top_level|Inst_i2c_user_logic|first~q\))) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|byteSel\(2) & (!\Inst_top_level|Inst_i2c_user_logic|byteSel\(0))))) # (!\Inst_top_level|Inst_i2c_user_logic|byteSel\(3) & (((!\Inst_top_level|Inst_i2c_user_logic|byteSel\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|byteSel\(3),
	datab => \Inst_top_level|Inst_i2c_user_logic|byteSel\(2),
	datac => \Inst_top_level|Inst_i2c_user_logic|byteSel\(0),
	datad => \Inst_top_level|Inst_i2c_user_logic|first~q\,
	combout => \Inst_top_level|Inst_i2c_user_logic|byteSel~2_combout\);

-- Location: LCCOMB_X39_Y32_N16
\Inst_top_level|Inst_i2c_user_logic|next_state~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|next_state~20_combout\ = ((\Inst_top_level|Inst_Reset_Delay|oRESET~q\) # (\Inst_top_level|Inst_i2c_user_logic|next_state.repeat~q\)) # (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\,
	datac => \Inst_top_level|Inst_Reset_Delay|oRESET~q\,
	datad => \Inst_top_level|Inst_i2c_user_logic|next_state.repeat~q\,
	combout => \Inst_top_level|Inst_i2c_user_logic|next_state~20_combout\);

-- Location: FF_X40_Y32_N3
\Inst_top_level|Inst_i2c_user_logic|byteSel[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_i2c_user_logic|byteSel~2_combout\,
	sclr => \Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\,
	ena => \Inst_top_level|Inst_i2c_user_logic|next_state~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_i2c_user_logic|byteSel\(0));

-- Location: LCCOMB_X40_Y32_N12
\Inst_top_level|Inst_i2c_user_logic|byteSel~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|byteSel~4_combout\ = (\Inst_top_level|Inst_i2c_user_logic|LessThan0~0_combout\ & (\Inst_top_level|Inst_i2c_user_logic|byteSel\(0) $ ((\Inst_top_level|Inst_i2c_user_logic|byteSel\(1))))) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|LessThan0~0_combout\ & (((!\Inst_top_level|Inst_i2c_user_logic|first~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100001111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|LessThan0~0_combout\,
	datab => \Inst_top_level|Inst_i2c_user_logic|byteSel\(0),
	datac => \Inst_top_level|Inst_i2c_user_logic|byteSel\(1),
	datad => \Inst_top_level|Inst_i2c_user_logic|first~q\,
	combout => \Inst_top_level|Inst_i2c_user_logic|byteSel~4_combout\);

-- Location: FF_X40_Y32_N13
\Inst_top_level|Inst_i2c_user_logic|byteSel[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_i2c_user_logic|byteSel~4_combout\,
	sclr => \Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\,
	ena => \Inst_top_level|Inst_i2c_user_logic|next_state~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_i2c_user_logic|byteSel\(1));

-- Location: LCCOMB_X40_Y32_N4
\Inst_top_level|Inst_i2c_user_logic|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Mux2~4_combout\ = (\Inst_top_level|Inst_i2c_user_logic|byteSel\(0) & \Inst_top_level|Inst_i2c_user_logic|byteSel\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_i2c_user_logic|byteSel\(0),
	datad => \Inst_top_level|Inst_i2c_user_logic|byteSel\(1),
	combout => \Inst_top_level|Inst_i2c_user_logic|Mux2~4_combout\);

-- Location: LCCOMB_X40_Y32_N16
\Inst_top_level|Inst_i2c_user_logic|byteSel~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|byteSel~5_combout\ = (\Inst_top_level|Inst_i2c_user_logic|byteSel\(2) & ((\Inst_top_level|Inst_i2c_user_logic|byteSel\(3) & ((!\Inst_top_level|Inst_i2c_user_logic|first~q\))) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|byteSel\(3) & (!\Inst_top_level|Inst_i2c_user_logic|Mux2~4_combout\)))) # (!\Inst_top_level|Inst_i2c_user_logic|byteSel\(2) & (((\Inst_top_level|Inst_i2c_user_logic|Mux2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|byteSel\(3),
	datab => \Inst_top_level|Inst_i2c_user_logic|Mux2~4_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|byteSel\(2),
	datad => \Inst_top_level|Inst_i2c_user_logic|first~q\,
	combout => \Inst_top_level|Inst_i2c_user_logic|byteSel~5_combout\);

-- Location: FF_X40_Y32_N17
\Inst_top_level|Inst_i2c_user_logic|byteSel[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_i2c_user_logic|byteSel~5_combout\,
	sclr => \Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\,
	ena => \Inst_top_level|Inst_i2c_user_logic|next_state~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_i2c_user_logic|byteSel\(2));

-- Location: LCCOMB_X39_Y32_N24
\Inst_top_level|Inst_i2c_user_logic|byteSel~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|byteSel~3_combout\ = (\Inst_top_level|Inst_i2c_user_logic|next_state.repeat~q\ & ((\Inst_top_level|Inst_i2c_user_logic|byteSel\(2) & (!\Inst_top_level|Inst_i2c_user_logic|byteSel\(3) & 
-- \Inst_top_level|Inst_i2c_user_logic|Mux2~4_combout\)) # (!\Inst_top_level|Inst_i2c_user_logic|byteSel\(2) & (\Inst_top_level|Inst_i2c_user_logic|byteSel\(3))))) # (!\Inst_top_level|Inst_i2c_user_logic|next_state.repeat~q\ & 
-- (((\Inst_top_level|Inst_i2c_user_logic|byteSel\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|next_state.repeat~q\,
	datab => \Inst_top_level|Inst_i2c_user_logic|byteSel\(2),
	datac => \Inst_top_level|Inst_i2c_user_logic|byteSel\(3),
	datad => \Inst_top_level|Inst_i2c_user_logic|Mux2~4_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|byteSel~3_combout\);

-- Location: FF_X39_Y32_N25
\Inst_top_level|Inst_i2c_user_logic|byteSel[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_i2c_user_logic|byteSel~3_combout\,
	sclr => \Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_i2c_user_logic|byteSel\(3));

-- Location: LCCOMB_X40_Y32_N14
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~3_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(1)) # ((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(0)) # 
-- ((!\Inst_top_level|Inst_i2c_user_logic|byteSel\(0) & \Inst_top_level|Inst_i2c_user_logic|byteSel\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(1),
	datab => \Inst_top_level|Inst_i2c_user_logic|byteSel\(0),
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(0),
	datad => \Inst_top_level|Inst_i2c_user_logic|byteSel\(2),
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~3_combout\);

-- Location: LCCOMB_X41_Y40_N0
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~13_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(2) & (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Mux4~1_combout\)) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(2) & (((!\Inst_top_level|Inst_i2c_user_logic|byteSel\(3) & \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Mux4~1_combout\,
	datab => \Inst_top_level|Inst_i2c_user_logic|byteSel\(3),
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|bit_cnt\(2),
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~3_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~13_combout\);

-- Location: LCCOMB_X41_Y40_N18
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~14_combout\ = ((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~13_combout\) # (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.slv_ack2~q\)) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|i2c_enable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_i2c_user_logic|i2c_enable~q\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.slv_ack2~q\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~13_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~14_combout\);

-- Location: LCCOMB_X40_Y37_N22
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~12_combout\ = (((!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~14_combout\) # (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~4_combout\)) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~2_combout\)) # (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~11_combout\,
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~2_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~4_combout\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~14_combout\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~12_combout\);

-- Location: FF_X40_Y37_N23
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|sda_int\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector23~12_combout\,
	clrn => \Inst_top_level|Inst_i2c_user_logic|ALT_INV_next_state~12clkctrl_outclk\,
	ena => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|sda_int~q\);

-- Location: LCCOMB_X65_Y37_N16
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector29~0_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.stop~q\ & (((!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_clk_prev~q\) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_clk~q\)))) # (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.stop~q\ & (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|sda_int~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.stop~q\,
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|sda_int~q\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_clk~q\,
	datad => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_clk_prev~q\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector29~0_combout\);

-- Location: LCCOMB_X65_Y37_N4
\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector29~1_combout\ = (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.start~q\ & ((\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_clk~q\))) # 
-- (!\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.start~q\ & (\Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector29~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|state.start~q\,
	datab => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector29~0_combout\,
	datac => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|data_clk~q\,
	combout => \Inst_top_level|Inst_i2c_user_logic|Inst_i2c_master|Selector29~1_combout\);

-- Location: IOIBUF_X0_Y36_N15
\CLOCK_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G4
\CLOCK_50~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~inputclkctrl_outclk\);

-- Location: LCCOMB_X45_Y31_N18
\Inst_top_level|Inst_system_controller|next_state~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|next_state~16_combout\ = (\Inst_top_level|Inst_system_controller|Selector1~0_combout\ & (!\Inst_top_level|Inst_Reset_Delay|oRESET~q\ & \Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|Selector1~0_combout\,
	datac => \Inst_top_level|Inst_Reset_Delay|oRESET~q\,
	datad => \Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\,
	combout => \Inst_top_level|Inst_system_controller|next_state~16_combout\);

-- Location: FF_X45_Y31_N19
\Inst_top_level|Inst_system_controller|next_state.init\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|next_state~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|next_state.init~q\);

-- Location: LCCOMB_X100_Y38_N0
\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[0]~16_combout\ = \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(0) $ (VCC)
-- \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[0]~17\ = CARRY(\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(0),
	datad => VCC,
	combout => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[0]~16_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[0]~17\);

-- Location: IOIBUF_X115_Y53_N15
\KEY[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: LCCOMB_X101_Y38_N26
\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[0]~18_combout\ = (\Inst_top_level|Inst_BTN_Debounce_pause|btn_reg~q\ $ (!\KEY[1]~input_o\)) # (!\Inst_top_level|Inst_BTN_Debounce_pause|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_pause|btn_reg~q\,
	datab => \Inst_top_level|Inst_BTN_Debounce_pause|Equal0~4_combout\,
	datad => \KEY[1]~input_o\,
	combout => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[0]~18_combout\);

-- Location: FF_X100_Y38_N1
\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[0]~16_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(0));

-- Location: LCCOMB_X100_Y38_N2
\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[1]~19_combout\ = (\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(1) & (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[0]~17\)) # (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(1) & 
-- ((\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[0]~17\) # (GND)))
-- \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[1]~20\ = CARRY((!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[0]~17\) # (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(1),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[0]~17\,
	combout => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[1]~19_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[1]~20\);

-- Location: FF_X100_Y38_N3
\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[1]~19_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(1));

-- Location: LCCOMB_X100_Y38_N4
\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[2]~21_combout\ = (\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(2) & (\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[1]~20\ $ (GND))) # (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(2) & 
-- (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[1]~20\ & VCC))
-- \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[2]~22\ = CARRY((\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(2) & !\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[1]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(2),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[1]~20\,
	combout => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[2]~21_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[2]~22\);

-- Location: FF_X100_Y38_N5
\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[2]~21_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(2));

-- Location: LCCOMB_X100_Y38_N6
\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[3]~23_combout\ = (\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(3) & (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[2]~22\)) # (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(3) & 
-- ((\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[2]~22\) # (GND)))
-- \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[3]~24\ = CARRY((!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[2]~22\) # (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(3),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[2]~22\,
	combout => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[3]~23_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[3]~24\);

-- Location: FF_X100_Y38_N7
\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[3]~23_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(3));

-- Location: LCCOMB_X101_Y38_N0
\Inst_top_level|Inst_BTN_Debounce_pause|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pause|Equal0~0_combout\ = (((!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(1)) # (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(2))) # (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(3))) # 
-- (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(0),
	datab => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(3),
	datac => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(2),
	datad => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(1),
	combout => \Inst_top_level|Inst_BTN_Debounce_pause|Equal0~0_combout\);

-- Location: LCCOMB_X100_Y38_N8
\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[4]~25_combout\ = (\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(4) & (\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[3]~24\ $ (GND))) # (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(4) & 
-- (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[3]~24\ & VCC))
-- \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[4]~26\ = CARRY((\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(4) & !\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[3]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(4),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[3]~24\,
	combout => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[4]~25_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[4]~26\);

-- Location: FF_X100_Y38_N9
\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[4]~25_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(4));

-- Location: LCCOMB_X100_Y38_N14
\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[7]~31_combout\ = (\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(7) & (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[6]~30\)) # (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(7) & 
-- ((\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[6]~30\) # (GND)))
-- \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[7]~32\ = CARRY((!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[6]~30\) # (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(7),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[6]~30\,
	combout => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[7]~31_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[7]~32\);

-- Location: FF_X100_Y38_N15
\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[7]~31_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(7));

-- Location: LCCOMB_X100_Y38_N16
\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[8]~33_combout\ = (\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(8) & (\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[7]~32\ $ (GND))) # (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(8) & 
-- (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[7]~32\ & VCC))
-- \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[8]~34\ = CARRY((\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(8) & !\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[7]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(8),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[7]~32\,
	combout => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[8]~33_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[8]~34\);

-- Location: FF_X100_Y38_N17
\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[8]~33_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(8));

-- Location: LCCOMB_X100_Y38_N18
\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[9]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[9]~35_combout\ = (\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(9) & (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[8]~34\)) # (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(9) & 
-- ((\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[8]~34\) # (GND)))
-- \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[9]~36\ = CARRY((!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[8]~34\) # (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(9),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[8]~34\,
	combout => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[9]~35_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[9]~36\);

-- Location: FF_X100_Y38_N19
\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[9]~35_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(9));

-- Location: LCCOMB_X100_Y38_N20
\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[10]~37_combout\ = (\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(10) & (\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[9]~36\ $ (GND))) # (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(10) & 
-- (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[9]~36\ & VCC))
-- \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[10]~38\ = CARRY((\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(10) & !\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[9]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(10),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[9]~36\,
	combout => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[10]~37_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[10]~38\);

-- Location: FF_X100_Y38_N21
\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[10]~37_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(10));

-- Location: LCCOMB_X100_Y38_N24
\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[12]~41_combout\ = (\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(12) & (\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[11]~40\ $ (GND))) # (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(12) & 
-- (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[11]~40\ & VCC))
-- \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[12]~42\ = CARRY((\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(12) & !\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[11]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(12),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[11]~40\,
	combout => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[12]~41_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[12]~42\);

-- Location: FF_X100_Y38_N25
\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[12]~41_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(12));

-- Location: LCCOMB_X100_Y38_N26
\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[13]~43_combout\ = (\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(13) & (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[12]~42\)) # (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(13) & 
-- ((\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[12]~42\) # (GND)))
-- \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[13]~44\ = CARRY((!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[12]~42\) # (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(13),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[12]~42\,
	combout => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[13]~43_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[13]~44\);

-- Location: FF_X100_Y38_N29
\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[14]~45_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(14));

-- Location: FF_X100_Y38_N27
\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[13]~43_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(13));

-- Location: LCCOMB_X101_Y38_N22
\Inst_top_level|Inst_BTN_Debounce_pause|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pause|Equal0~3_combout\ = (((!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(12)) # (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(13))) # (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(14))) # 
-- (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(15),
	datab => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(14),
	datac => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(13),
	datad => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(12),
	combout => \Inst_top_level|Inst_BTN_Debounce_pause|Equal0~3_combout\);

-- Location: LCCOMB_X101_Y38_N12
\Inst_top_level|Inst_BTN_Debounce_pause|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pause|Equal0~2_combout\ = (((!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(9)) # (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(8))) # (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(10))) # 
-- (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(11),
	datab => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(10),
	datac => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(8),
	datad => \Inst_top_level|Inst_BTN_Debounce_pause|btn_cntr\(9),
	combout => \Inst_top_level|Inst_BTN_Debounce_pause|Equal0~2_combout\);

-- Location: LCCOMB_X101_Y38_N24
\Inst_top_level|Inst_BTN_Debounce_pause|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pause|Equal0~4_combout\ = (\Inst_top_level|Inst_BTN_Debounce_pause|Equal0~1_combout\) # ((\Inst_top_level|Inst_BTN_Debounce_pause|Equal0~0_combout\) # ((\Inst_top_level|Inst_BTN_Debounce_pause|Equal0~3_combout\) # 
-- (\Inst_top_level|Inst_BTN_Debounce_pause|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_pause|Equal0~1_combout\,
	datab => \Inst_top_level|Inst_BTN_Debounce_pause|Equal0~0_combout\,
	datac => \Inst_top_level|Inst_BTN_Debounce_pause|Equal0~3_combout\,
	datad => \Inst_top_level|Inst_BTN_Debounce_pause|Equal0~2_combout\,
	combout => \Inst_top_level|Inst_BTN_Debounce_pause|Equal0~4_combout\);

-- Location: LCCOMB_X101_Y38_N6
\Inst_top_level|Inst_BTN_Debounce_pause|btn_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pause|btn_reg~0_combout\ = \Inst_top_level|Inst_BTN_Debounce_pause|btn_reg~q\ $ (!\Inst_top_level|Inst_BTN_Debounce_pause|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|Inst_BTN_Debounce_pause|btn_reg~q\,
	datad => \Inst_top_level|Inst_BTN_Debounce_pause|Equal0~4_combout\,
	combout => \Inst_top_level|Inst_BTN_Debounce_pause|btn_reg~0_combout\);

-- Location: FF_X101_Y38_N7
\Inst_top_level|Inst_BTN_Debounce_pause|btn_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_pause|btn_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_pause|btn_reg~q\);

-- Location: LCCOMB_X101_Y38_N18
\Inst_top_level|Inst_BTN_Debounce_pause|btn_sync[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pause|btn_sync[0]~0_combout\ = !\Inst_top_level|Inst_BTN_Debounce_pause|btn_reg~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|Inst_BTN_Debounce_pause|btn_reg~q\,
	combout => \Inst_top_level|Inst_BTN_Debounce_pause|btn_sync[0]~0_combout\);

-- Location: FF_X101_Y38_N19
\Inst_top_level|Inst_BTN_Debounce_pause|btn_sync[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_pause|btn_sync[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_pause|btn_sync\(0));

-- Location: LCCOMB_X101_Y38_N20
\Inst_top_level|Inst_BTN_Debounce_pause|btn_sync[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pause|btn_sync[1]~feeder_combout\ = \Inst_top_level|Inst_BTN_Debounce_pause|btn_sync\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|Inst_BTN_Debounce_pause|btn_sync\(0),
	combout => \Inst_top_level|Inst_BTN_Debounce_pause|btn_sync[1]~feeder_combout\);

-- Location: FF_X101_Y38_N21
\Inst_top_level|Inst_BTN_Debounce_pause|btn_sync[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_pause|btn_sync[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_pause|btn_sync\(1));

-- Location: LCCOMB_X101_Y38_N8
\Inst_top_level|Inst_BTN_Debounce_pause|btn_pulse_f~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pause|btn_pulse_f~0_combout\ = (\Inst_top_level|Inst_BTN_Debounce_pause|btn_sync\(0) & !\Inst_top_level|Inst_BTN_Debounce_pause|btn_sync\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_BTN_Debounce_pause|btn_sync\(0),
	datad => \Inst_top_level|Inst_BTN_Debounce_pause|btn_sync\(1),
	combout => \Inst_top_level|Inst_BTN_Debounce_pause|btn_pulse_f~0_combout\);

-- Location: FF_X101_Y38_N9
\Inst_top_level|Inst_BTN_Debounce_pause|btn_pulse_f\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_pause|btn_pulse_f~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_pause|btn_pulse_f~q\);

-- Location: LCCOMB_X45_Y31_N4
\Inst_top_level|Inst_system_controller|Selector16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Selector16~0_combout\ = (\Inst_top_level|Inst_system_controller|next_state.test~q\) # ((!\Inst_top_level|Inst_system_controller|next_state.init~q\ & \Inst_top_level|Inst_system_controller|run_counter~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|next_state.init~q\,
	datac => \Inst_top_level|Inst_system_controller|run_counter~q\,
	datad => \Inst_top_level|Inst_system_controller|next_state.test~q\,
	combout => \Inst_top_level|Inst_system_controller|Selector16~0_combout\);

-- Location: FF_X45_Y31_N5
\Inst_top_level|Inst_system_controller|run_counter\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|Selector16~0_combout\,
	ena => \Inst_top_level|Inst_i2c_user_logic|ALT_INV_next_state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|run_counter~q\);

-- Location: LCCOMB_X47_Y31_N18
\Inst_top_level|Inst_system_controller|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Selector0~0_combout\ = (\Inst_top_level|Inst_system_controller|read_SRAM~q\ & \Inst_top_level|Inst_system_controller|next_state.test~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|read_SRAM~q\,
	datac => \Inst_top_level|Inst_system_controller|next_state.test~q\,
	combout => \Inst_top_level|Inst_system_controller|Selector0~0_combout\);

-- Location: LCCOMB_X43_Y31_N18
\Inst_top_level|Inst_system_controller|ROM_cnt[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|ROM_cnt[3]~19_combout\ = (\Inst_top_level|Inst_system_controller|ROM_cnt\(3) & (!\Inst_top_level|Inst_system_controller|ROM_cnt[2]~18\)) # (!\Inst_top_level|Inst_system_controller|ROM_cnt\(3) & 
-- ((\Inst_top_level|Inst_system_controller|ROM_cnt[2]~18\) # (GND)))
-- \Inst_top_level|Inst_system_controller|ROM_cnt[3]~20\ = CARRY((!\Inst_top_level|Inst_system_controller|ROM_cnt[2]~18\) # (!\Inst_top_level|Inst_system_controller|ROM_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_system_controller|ROM_cnt\(3),
	datad => VCC,
	cin => \Inst_top_level|Inst_system_controller|ROM_cnt[2]~18\,
	combout => \Inst_top_level|Inst_system_controller|ROM_cnt[3]~19_combout\,
	cout => \Inst_top_level|Inst_system_controller|ROM_cnt[3]~20\);

-- Location: LCCOMB_X43_Y31_N20
\Inst_top_level|Inst_system_controller|ROM_cnt[4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|ROM_cnt[4]~21_combout\ = (\Inst_top_level|Inst_system_controller|ROM_cnt\(4) & (\Inst_top_level|Inst_system_controller|ROM_cnt[3]~20\ $ (GND))) # (!\Inst_top_level|Inst_system_controller|ROM_cnt\(4) & 
-- (!\Inst_top_level|Inst_system_controller|ROM_cnt[3]~20\ & VCC))
-- \Inst_top_level|Inst_system_controller|ROM_cnt[4]~22\ = CARRY((\Inst_top_level|Inst_system_controller|ROM_cnt\(4) & !\Inst_top_level|Inst_system_controller|ROM_cnt[3]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_system_controller|ROM_cnt\(4),
	datad => VCC,
	cin => \Inst_top_level|Inst_system_controller|ROM_cnt[3]~20\,
	combout => \Inst_top_level|Inst_system_controller|ROM_cnt[4]~21_combout\,
	cout => \Inst_top_level|Inst_system_controller|ROM_cnt[4]~22\);

-- Location: LCCOMB_X43_Y31_N24
\Inst_top_level|Inst_system_controller|ROM_cnt[6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|ROM_cnt[6]~25_combout\ = (\Inst_top_level|Inst_system_controller|ROM_cnt\(6) & (\Inst_top_level|Inst_system_controller|ROM_cnt[5]~24\ $ (GND))) # (!\Inst_top_level|Inst_system_controller|ROM_cnt\(6) & 
-- (!\Inst_top_level|Inst_system_controller|ROM_cnt[5]~24\ & VCC))
-- \Inst_top_level|Inst_system_controller|ROM_cnt[6]~26\ = CARRY((\Inst_top_level|Inst_system_controller|ROM_cnt\(6) & !\Inst_top_level|Inst_system_controller|ROM_cnt[5]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_system_controller|ROM_cnt\(6),
	datad => VCC,
	cin => \Inst_top_level|Inst_system_controller|ROM_cnt[5]~24\,
	combout => \Inst_top_level|Inst_system_controller|ROM_cnt[6]~25_combout\,
	cout => \Inst_top_level|Inst_system_controller|ROM_cnt[6]~26\);

-- Location: LCCOMB_X43_Y31_N10
\Inst_top_level|Inst_system_controller|ROM_cnt[6]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|ROM_cnt[6]~14_combout\ = (\Inst_top_level|Inst_SRAM_Controller|busy_h~q\ & (((!\Inst_top_level|Inst_system_controller|ROM_cnt\(8)) # (!\Inst_top_level|Inst_system_controller|Equal0~0_combout\)) # 
-- (!\Inst_top_level|Inst_system_controller|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_SRAM_Controller|busy_h~q\,
	datab => \Inst_top_level|Inst_system_controller|Equal0~1_combout\,
	datac => \Inst_top_level|Inst_system_controller|Equal0~0_combout\,
	datad => \Inst_top_level|Inst_system_controller|ROM_cnt\(8),
	combout => \Inst_top_level|Inst_system_controller|ROM_cnt[6]~14_combout\);

-- Location: LCCOMB_X43_Y31_N6
\Inst_top_level|Inst_system_controller|ROM_cnt[6]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|ROM_cnt[6]~31_combout\ = ((\Inst_top_level|Inst_Reset_Delay|oRESET~q\) # ((!\Inst_top_level|Inst_system_controller|next_state.init~q\ & !\Inst_top_level|Inst_system_controller|ROM_cnt[6]~14_combout\))) # 
-- (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\,
	datab => \Inst_top_level|Inst_Reset_Delay|oRESET~q\,
	datac => \Inst_top_level|Inst_system_controller|next_state.init~q\,
	datad => \Inst_top_level|Inst_system_controller|ROM_cnt[6]~14_combout\,
	combout => \Inst_top_level|Inst_system_controller|ROM_cnt[6]~31_combout\);

-- Location: FF_X43_Y31_N25
\Inst_top_level|Inst_system_controller|ROM_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|ROM_cnt[6]~25_combout\,
	sclr => \Inst_top_level|Inst_system_controller|ROM_cnt[6]~13_combout\,
	ena => \Inst_top_level|Inst_system_controller|ROM_cnt[6]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|ROM_cnt\(6));

-- Location: LCCOMB_X43_Y31_N26
\Inst_top_level|Inst_system_controller|ROM_cnt[7]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|ROM_cnt[7]~27_combout\ = (\Inst_top_level|Inst_system_controller|ROM_cnt\(7) & (!\Inst_top_level|Inst_system_controller|ROM_cnt[6]~26\)) # (!\Inst_top_level|Inst_system_controller|ROM_cnt\(7) & 
-- ((\Inst_top_level|Inst_system_controller|ROM_cnt[6]~26\) # (GND)))
-- \Inst_top_level|Inst_system_controller|ROM_cnt[7]~28\ = CARRY((!\Inst_top_level|Inst_system_controller|ROM_cnt[6]~26\) # (!\Inst_top_level|Inst_system_controller|ROM_cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|ROM_cnt\(7),
	datad => VCC,
	cin => \Inst_top_level|Inst_system_controller|ROM_cnt[6]~26\,
	combout => \Inst_top_level|Inst_system_controller|ROM_cnt[7]~27_combout\,
	cout => \Inst_top_level|Inst_system_controller|ROM_cnt[7]~28\);

-- Location: LCCOMB_X43_Y31_N28
\Inst_top_level|Inst_system_controller|ROM_cnt[8]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|ROM_cnt[8]~29_combout\ = \Inst_top_level|Inst_system_controller|ROM_cnt[7]~28\ $ (!\Inst_top_level|Inst_system_controller|ROM_cnt\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|Inst_system_controller|ROM_cnt\(8),
	cin => \Inst_top_level|Inst_system_controller|ROM_cnt[7]~28\,
	combout => \Inst_top_level|Inst_system_controller|ROM_cnt[8]~29_combout\);

-- Location: FF_X43_Y31_N29
\Inst_top_level|Inst_system_controller|ROM_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|ROM_cnt[8]~29_combout\,
	sclr => \Inst_top_level|Inst_system_controller|ROM_cnt[6]~13_combout\,
	ena => \Inst_top_level|Inst_system_controller|ROM_cnt[6]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|ROM_cnt\(8));

-- Location: LCCOMB_X43_Y31_N0
\Inst_top_level|Inst_system_controller|ROM_cnt[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|ROM_cnt[6]~13_combout\ = (\Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\) # ((\Inst_top_level|Inst_system_controller|Equal0~1_combout\ & (\Inst_top_level|Inst_system_controller|Equal0~0_combout\ & 
-- \Inst_top_level|Inst_system_controller|ROM_cnt\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\,
	datab => \Inst_top_level|Inst_system_controller|Equal0~1_combout\,
	datac => \Inst_top_level|Inst_system_controller|Equal0~0_combout\,
	datad => \Inst_top_level|Inst_system_controller|ROM_cnt\(8),
	combout => \Inst_top_level|Inst_system_controller|ROM_cnt[6]~13_combout\);

-- Location: FF_X43_Y31_N21
\Inst_top_level|Inst_system_controller|ROM_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|ROM_cnt[4]~21_combout\,
	sclr => \Inst_top_level|Inst_system_controller|ROM_cnt[6]~13_combout\,
	ena => \Inst_top_level|Inst_system_controller|ROM_cnt[6]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|ROM_cnt\(4));

-- Location: FF_X43_Y31_N27
\Inst_top_level|Inst_system_controller|ROM_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|ROM_cnt[7]~27_combout\,
	sclr => \Inst_top_level|Inst_system_controller|ROM_cnt[6]~13_combout\,
	ena => \Inst_top_level|Inst_system_controller|ROM_cnt[6]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|ROM_cnt\(7));

-- Location: LCCOMB_X43_Y31_N2
\Inst_top_level|Inst_system_controller|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Equal0~1_combout\ = (!\Inst_top_level|Inst_system_controller|ROM_cnt\(5) & (!\Inst_top_level|Inst_system_controller|ROM_cnt\(4) & (!\Inst_top_level|Inst_system_controller|ROM_cnt\(7) & 
-- !\Inst_top_level|Inst_system_controller|ROM_cnt\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|ROM_cnt\(5),
	datab => \Inst_top_level|Inst_system_controller|ROM_cnt\(4),
	datac => \Inst_top_level|Inst_system_controller|ROM_cnt\(7),
	datad => \Inst_top_level|Inst_system_controller|ROM_cnt\(6),
	combout => \Inst_top_level|Inst_system_controller|Equal0~1_combout\);

-- Location: LCCOMB_X43_Y31_N30
\Inst_top_level|Inst_system_controller|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Selector1~0_combout\ = (\Inst_top_level|Inst_system_controller|next_state.init~q\) # ((\Inst_top_level|Inst_system_controller|ROM_cnt\(8) & (\Inst_top_level|Inst_system_controller|Equal0~0_combout\ & 
-- \Inst_top_level|Inst_system_controller|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|ROM_cnt\(8),
	datab => \Inst_top_level|Inst_system_controller|Equal0~0_combout\,
	datac => \Inst_top_level|Inst_system_controller|next_state.init~q\,
	datad => \Inst_top_level|Inst_system_controller|Equal0~1_combout\,
	combout => \Inst_top_level|Inst_system_controller|Selector1~0_combout\);

-- Location: LCCOMB_X41_Y31_N8
\Inst_top_level|Inst_system_controller|SRAM_rw_int~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|SRAM_rw_int~feeder_combout\ = \Inst_top_level|Inst_system_controller|Selector1~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|Inst_system_controller|Selector1~0_combout\,
	combout => \Inst_top_level|Inst_system_controller|SRAM_rw_int~feeder_combout\);

-- Location: FF_X41_Y31_N9
\Inst_top_level|Inst_system_controller|SRAM_rw_int\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|SRAM_rw_int~feeder_combout\,
	asdata => VCC,
	sload => \Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|SRAM_rw_int~q\);

-- Location: LCCOMB_X39_Y31_N30
\Inst_top_level|Inst_SRAM_Controller|next_state.init~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_SRAM_Controller|next_state.init~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \Inst_top_level|Inst_SRAM_Controller|next_state.init~feeder_combout\);

-- Location: FF_X39_Y31_N31
\Inst_top_level|Inst_SRAM_Controller|next_state.init\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_SRAM_Controller|next_state.init~feeder_combout\,
	ena => \Inst_top_level|Inst_i2c_user_logic|ALT_INV_next_state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|next_state.init~q\);

-- Location: FF_X39_Y31_N11
\Inst_top_level|Inst_SRAM_Controller|next_state.read2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|Inst_SRAM_Controller|next_state.read1~q\,
	sload => VCC,
	ena => \Inst_top_level|Inst_i2c_user_logic|ALT_INV_next_state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|next_state.read2~q\);

-- Location: LCCOMB_X39_Y31_N12
\Inst_top_level|Inst_SRAM_Controller|Selector19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_SRAM_Controller|Selector19~1_combout\ = (\Inst_top_level|Inst_SRAM_Controller|Selector19~0_combout\) # (\Inst_top_level|Inst_SRAM_Controller|next_state.read2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_SRAM_Controller|Selector19~0_combout\,
	datad => \Inst_top_level|Inst_SRAM_Controller|next_state.read2~q\,
	combout => \Inst_top_level|Inst_SRAM_Controller|Selector19~1_combout\);

-- Location: FF_X39_Y31_N13
\Inst_top_level|Inst_SRAM_Controller|next_state.ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_SRAM_Controller|Selector19~1_combout\,
	ena => \Inst_top_level|Inst_i2c_user_logic|ALT_INV_next_state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|next_state.ready~q\);

-- Location: LCCOMB_X39_Y30_N16
\Inst_top_level|Inst_SRAM_Controller|sram_address_reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_SRAM_Controller|sram_address_reg[0]~0_combout\ = (\Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\ & (!\Inst_top_level|Inst_Reset_Delay|oRESET~q\ & ((\Inst_top_level|Inst_SRAM_Controller|next_state.ready~q\) # 
-- (!\Inst_top_level|Inst_SRAM_Controller|next_state.init~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\,
	datab => \Inst_top_level|Inst_Reset_Delay|oRESET~q\,
	datac => \Inst_top_level|Inst_SRAM_Controller|next_state.init~q\,
	datad => \Inst_top_level|Inst_SRAM_Controller|next_state.ready~q\,
	combout => \Inst_top_level|Inst_SRAM_Controller|sram_address_reg[0]~0_combout\);

-- Location: FF_X39_Y30_N31
\Inst_top_level|Inst_SRAM_Controller|cont_rw_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|Inst_system_controller|SRAM_rw_int~q\,
	sload => VCC,
	ena => \Inst_top_level|Inst_SRAM_Controller|sram_address_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|cont_rw_reg~q\);

-- Location: LCCOMB_X38_Y30_N16
\Inst_top_level|Inst_SRAM_Controller|next_state.read1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_SRAM_Controller|next_state.read1~0_combout\ = (\Inst_top_level|Inst_SRAM_Controller|next_state.ready~q\ & \Inst_top_level|Inst_SRAM_Controller|cont_rw_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_SRAM_Controller|next_state.ready~q\,
	datac => \Inst_top_level|Inst_SRAM_Controller|cont_rw_reg~q\,
	combout => \Inst_top_level|Inst_SRAM_Controller|next_state.read1~0_combout\);

-- Location: LCCOMB_X39_Y30_N0
\Inst_top_level|Inst_SRAM_Controller|next_state.write1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_SRAM_Controller|next_state.write1~0_combout\ = (!\Inst_top_level|Inst_Reset_Delay|oRESET~q\ & (\Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\ & ((\Inst_top_level|Inst_system_controller|SRAM_valid_int~q\) # 
-- (!\Inst_top_level|Inst_SRAM_Controller|next_state.ready~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|SRAM_valid_int~q\,
	datab => \Inst_top_level|Inst_SRAM_Controller|next_state.ready~q\,
	datac => \Inst_top_level|Inst_Reset_Delay|oRESET~q\,
	datad => \Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\,
	combout => \Inst_top_level|Inst_SRAM_Controller|next_state.write1~0_combout\);

-- Location: FF_X38_Y30_N17
\Inst_top_level|Inst_SRAM_Controller|next_state.read1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_SRAM_Controller|next_state.read1~0_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|next_state.write1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|next_state.read1~q\);

-- Location: LCCOMB_X39_Y31_N22
\Inst_top_level|Inst_SRAM_Controller|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_SRAM_Controller|Selector18~0_combout\ = (\Inst_top_level|Inst_SRAM_Controller|busy_h~q\ & ((\Inst_top_level|Inst_SRAM_Controller|next_state.write1~q\) # ((\Inst_top_level|Inst_SRAM_Controller|next_state.read1~q\) # 
-- (\Inst_top_level|Inst_SRAM_Controller|next_state.read2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_SRAM_Controller|next_state.write1~q\,
	datab => \Inst_top_level|Inst_SRAM_Controller|next_state.read1~q\,
	datac => \Inst_top_level|Inst_SRAM_Controller|busy_h~q\,
	datad => \Inst_top_level|Inst_SRAM_Controller|next_state.read2~q\,
	combout => \Inst_top_level|Inst_SRAM_Controller|Selector18~0_combout\);

-- Location: LCCOMB_X39_Y31_N4
\Inst_top_level|Inst_SRAM_Controller|Selector18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_SRAM_Controller|Selector18~1_combout\ = (\Inst_top_level|Inst_SRAM_Controller|Selector18~0_combout\) # (((\Inst_top_level|Inst_SRAM_Controller|next_state.ready~q\ & \Inst_top_level|Inst_system_controller|SRAM_valid_int~q\)) # 
-- (!\Inst_top_level|Inst_SRAM_Controller|next_state.init~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_SRAM_Controller|next_state.ready~q\,
	datab => \Inst_top_level|Inst_system_controller|SRAM_valid_int~q\,
	datac => \Inst_top_level|Inst_SRAM_Controller|Selector18~0_combout\,
	datad => \Inst_top_level|Inst_SRAM_Controller|next_state.init~q\,
	combout => \Inst_top_level|Inst_SRAM_Controller|Selector18~1_combout\);

-- Location: FF_X39_Y31_N5
\Inst_top_level|Inst_SRAM_Controller|busy_h\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_SRAM_Controller|Selector18~1_combout\,
	ena => \Inst_top_level|Inst_i2c_user_logic|ALT_INV_next_state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|busy_h~q\);

-- Location: LCCOMB_X72_Y32_N0
\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[0]~16_combout\ = \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(0) $ (VCC)
-- \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[0]~17\ = CARRY(\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(0),
	datad => VCC,
	combout => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[0]~16_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[0]~17\);

-- Location: IOIBUF_X115_Y42_N15
\KEY[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: LCCOMB_X73_Y32_N2
\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[3]~18_combout\ = (\Inst_top_level|Inst_BTN_Debounce_pwm|btn_reg~q\ $ (!\KEY[2]~input_o\)) # (!\Inst_top_level|Inst_BTN_Debounce_pwm|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_reg~q\,
	datab => \KEY[2]~input_o\,
	datad => \Inst_top_level|Inst_BTN_Debounce_pwm|Equal0~4_combout\,
	combout => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[3]~18_combout\);

-- Location: FF_X72_Y32_N1
\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[0]~16_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[3]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(0));

-- Location: LCCOMB_X72_Y32_N2
\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[1]~19_combout\ = (\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(1) & (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[0]~17\)) # (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(1) & 
-- ((\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[0]~17\) # (GND)))
-- \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[1]~20\ = CARRY((!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[0]~17\) # (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(1),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[0]~17\,
	combout => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[1]~19_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[1]~20\);

-- Location: FF_X72_Y32_N3
\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[1]~19_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[3]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(1));

-- Location: LCCOMB_X72_Y32_N4
\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[2]~21_combout\ = (\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(2) & (\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[1]~20\ $ (GND))) # (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(2) & 
-- (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[1]~20\ & VCC))
-- \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[2]~22\ = CARRY((\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(2) & !\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[1]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(2),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[1]~20\,
	combout => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[2]~21_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[2]~22\);

-- Location: FF_X72_Y32_N5
\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[2]~21_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[3]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(2));

-- Location: LCCOMB_X72_Y32_N6
\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[3]~23_combout\ = (\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(3) & (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[2]~22\)) # (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(3) & 
-- ((\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[2]~22\) # (GND)))
-- \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[3]~24\ = CARRY((!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[2]~22\) # (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(3),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[2]~22\,
	combout => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[3]~23_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[3]~24\);

-- Location: FF_X72_Y32_N7
\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[3]~23_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[3]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(3));

-- Location: LCCOMB_X73_Y32_N24
\Inst_top_level|Inst_BTN_Debounce_pwm|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pwm|Equal0~0_combout\ = (((!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(1)) # (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(3))) # (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(2))) # 
-- (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(0),
	datab => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(2),
	datac => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(3),
	datad => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(1),
	combout => \Inst_top_level|Inst_BTN_Debounce_pwm|Equal0~0_combout\);

-- Location: LCCOMB_X72_Y32_N8
\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[4]~25_combout\ = (\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(4) & (\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[3]~24\ $ (GND))) # (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(4) & 
-- (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[3]~24\ & VCC))
-- \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[4]~26\ = CARRY((\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(4) & !\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[3]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(4),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[3]~24\,
	combout => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[4]~25_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[4]~26\);

-- Location: FF_X72_Y32_N9
\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[4]~25_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[3]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(4));

-- Location: LCCOMB_X72_Y32_N10
\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[5]~27_combout\ = (\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(5) & (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[4]~26\)) # (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(5) & 
-- ((\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[4]~26\) # (GND)))
-- \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[5]~28\ = CARRY((!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[4]~26\) # (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(5),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[4]~26\,
	combout => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[5]~27_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[5]~28\);

-- Location: LCCOMB_X72_Y32_N12
\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[6]~29_combout\ = (\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(6) & (\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[5]~28\ $ (GND))) # (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(6) & 
-- (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[5]~28\ & VCC))
-- \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[6]~30\ = CARRY((\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(6) & !\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[5]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(6),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[5]~28\,
	combout => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[6]~29_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[6]~30\);

-- Location: LCCOMB_X72_Y32_N14
\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[7]~31_combout\ = (\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(7) & (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[6]~30\)) # (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(7) & 
-- ((\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[6]~30\) # (GND)))
-- \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[7]~32\ = CARRY((!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[6]~30\) # (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(7),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[6]~30\,
	combout => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[7]~31_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[7]~32\);

-- Location: FF_X72_Y32_N15
\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[7]~31_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[3]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(7));

-- Location: LCCOMB_X72_Y32_N16
\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[8]~33_combout\ = (\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(8) & (\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[7]~32\ $ (GND))) # (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(8) & 
-- (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[7]~32\ & VCC))
-- \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[8]~34\ = CARRY((\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(8) & !\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[7]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(8),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[7]~32\,
	combout => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[8]~33_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[8]~34\);

-- Location: FF_X72_Y32_N17
\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[8]~33_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[3]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(8));

-- Location: LCCOMB_X72_Y32_N18
\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[9]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[9]~35_combout\ = (\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(9) & (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[8]~34\)) # (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(9) & 
-- ((\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[8]~34\) # (GND)))
-- \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[9]~36\ = CARRY((!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[8]~34\) # (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(9),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[8]~34\,
	combout => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[9]~35_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[9]~36\);

-- Location: FF_X72_Y32_N19
\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[9]~35_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[3]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(9));

-- Location: LCCOMB_X72_Y32_N20
\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[10]~37_combout\ = (\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(10) & (\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[9]~36\ $ (GND))) # (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(10) & 
-- (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[9]~36\ & VCC))
-- \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[10]~38\ = CARRY((\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(10) & !\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[9]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(10),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[9]~36\,
	combout => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[10]~37_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[10]~38\);

-- Location: FF_X72_Y32_N21
\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[10]~37_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[3]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(10));

-- Location: LCCOMB_X72_Y32_N24
\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[12]~41_combout\ = (\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(12) & (\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[11]~40\ $ (GND))) # (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(12) & 
-- (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[11]~40\ & VCC))
-- \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[12]~42\ = CARRY((\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(12) & !\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[11]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(12),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[11]~40\,
	combout => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[12]~41_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[12]~42\);

-- Location: FF_X72_Y32_N25
\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[12]~41_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[3]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(12));

-- Location: LCCOMB_X72_Y32_N26
\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[13]~43_combout\ = (\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(13) & (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[12]~42\)) # (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(13) & 
-- ((\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[12]~42\) # (GND)))
-- \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[13]~44\ = CARRY((!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[12]~42\) # (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(13),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[12]~42\,
	combout => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[13]~43_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[13]~44\);

-- Location: FF_X72_Y32_N29
\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[14]~45_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[3]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(14));

-- Location: FF_X72_Y32_N27
\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[13]~43_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[3]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(13));

-- Location: LCCOMB_X73_Y32_N22
\Inst_top_level|Inst_BTN_Debounce_pwm|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pwm|Equal0~3_combout\ = (((!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(12)) # (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(13))) # (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(14))) # 
-- (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(15),
	datab => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(14),
	datac => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(13),
	datad => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(12),
	combout => \Inst_top_level|Inst_BTN_Debounce_pwm|Equal0~3_combout\);

-- Location: FF_X72_Y32_N11
\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[5]~27_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[3]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(5));

-- Location: FF_X72_Y32_N13
\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[6]~29_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr[3]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(6));

-- Location: LCCOMB_X73_Y32_N10
\Inst_top_level|Inst_BTN_Debounce_pwm|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pwm|Equal0~1_combout\ = (((!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(6)) # (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(5))) # (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(7))) # 
-- (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(4),
	datab => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(7),
	datac => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(5),
	datad => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_cntr\(6),
	combout => \Inst_top_level|Inst_BTN_Debounce_pwm|Equal0~1_combout\);

-- Location: LCCOMB_X73_Y32_N0
\Inst_top_level|Inst_BTN_Debounce_pwm|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pwm|Equal0~4_combout\ = (\Inst_top_level|Inst_BTN_Debounce_pwm|Equal0~2_combout\) # ((\Inst_top_level|Inst_BTN_Debounce_pwm|Equal0~0_combout\) # ((\Inst_top_level|Inst_BTN_Debounce_pwm|Equal0~3_combout\) # 
-- (\Inst_top_level|Inst_BTN_Debounce_pwm|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_pwm|Equal0~2_combout\,
	datab => \Inst_top_level|Inst_BTN_Debounce_pwm|Equal0~0_combout\,
	datac => \Inst_top_level|Inst_BTN_Debounce_pwm|Equal0~3_combout\,
	datad => \Inst_top_level|Inst_BTN_Debounce_pwm|Equal0~1_combout\,
	combout => \Inst_top_level|Inst_BTN_Debounce_pwm|Equal0~4_combout\);

-- Location: LCCOMB_X73_Y32_N6
\Inst_top_level|Inst_BTN_Debounce_pwm|btn_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pwm|btn_reg~0_combout\ = \Inst_top_level|Inst_BTN_Debounce_pwm|btn_reg~q\ $ (!\Inst_top_level|Inst_BTN_Debounce_pwm|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_reg~q\,
	datad => \Inst_top_level|Inst_BTN_Debounce_pwm|Equal0~4_combout\,
	combout => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_reg~0_combout\);

-- Location: FF_X73_Y32_N7
\Inst_top_level|Inst_BTN_Debounce_pwm|btn_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_reg~q\);

-- Location: LCCOMB_X73_Y32_N26
\Inst_top_level|Inst_BTN_Debounce_pwm|btn_sync[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pwm|btn_sync[0]~0_combout\ = !\Inst_top_level|Inst_BTN_Debounce_pwm|btn_reg~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_reg~q\,
	combout => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_sync[0]~0_combout\);

-- Location: FF_X73_Y32_N27
\Inst_top_level|Inst_BTN_Debounce_pwm|btn_sync[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_sync[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_sync\(0));

-- Location: FF_X73_Y32_N21
\Inst_top_level|Inst_BTN_Debounce_pwm|btn_sync[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_sync\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_sync\(1));

-- Location: LCCOMB_X73_Y32_N16
\Inst_top_level|Inst_BTN_Debounce_pwm|btn_pulse_f~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_pwm|btn_pulse_f~0_combout\ = (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_sync\(1) & \Inst_top_level|Inst_BTN_Debounce_pwm|btn_sync\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_sync\(1),
	datac => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_sync\(0),
	combout => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_pulse_f~0_combout\);

-- Location: FF_X73_Y32_N17
\Inst_top_level|Inst_BTN_Debounce_pwm|btn_pulse_f\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_pulse_f~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_pulse_f~q\);

-- Location: LCCOMB_X48_Y31_N30
\Inst_top_level|Inst_system_controller|Selector4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Selector4~1_combout\ = (\Inst_top_level|Inst_system_controller|next_state.pause~q\ & (((\Inst_top_level|Inst_BTN_Debounce_pwm|btn_pulse_f~q\) # (\Inst_top_level|Inst_system_controller|next_state.pwm60~q\)))) # 
-- (!\Inst_top_level|Inst_system_controller|next_state.pause~q\ & (\Inst_top_level|Inst_system_controller|next_state.test~q\ & ((\Inst_top_level|Inst_BTN_Debounce_pwm|btn_pulse_f~q\) # (\Inst_top_level|Inst_system_controller|next_state.pwm60~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|next_state.pause~q\,
	datab => \Inst_top_level|Inst_system_controller|next_state.test~q\,
	datac => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_pulse_f~q\,
	datad => \Inst_top_level|Inst_system_controller|next_state.pwm60~q\,
	combout => \Inst_top_level|Inst_system_controller|Selector4~1_combout\);

-- Location: LCCOMB_X72_Y33_N0
\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[0]~16_combout\ = \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(0) $ (VCC)
-- \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[0]~17\ = CARRY(\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(0),
	datad => VCC,
	combout => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[0]~16_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[0]~17\);

-- Location: IOIBUF_X115_Y35_N22
\KEY[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

-- Location: LCCOMB_X73_Y33_N26
\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[0]~18_combout\ = (\Inst_top_level|Inst_BTN_Debounce_speed|btn_reg~q\ $ (!\KEY[3]~input_o\)) # (!\Inst_top_level|Inst_BTN_Debounce_speed|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_speed|btn_reg~q\,
	datab => \Inst_top_level|Inst_BTN_Debounce_speed|Equal0~4_combout\,
	datad => \KEY[3]~input_o\,
	combout => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[0]~18_combout\);

-- Location: FF_X72_Y33_N1
\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[0]~16_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(0));

-- Location: LCCOMB_X72_Y33_N2
\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[1]~19_combout\ = (\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(1) & (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[0]~17\)) # (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(1) & 
-- ((\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[0]~17\) # (GND)))
-- \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[1]~20\ = CARRY((!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[0]~17\) # (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(1),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[0]~17\,
	combout => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[1]~19_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[1]~20\);

-- Location: FF_X72_Y33_N3
\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[1]~19_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(1));

-- Location: LCCOMB_X72_Y33_N4
\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[2]~21_combout\ = (\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(2) & (\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[1]~20\ $ (GND))) # (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(2) & 
-- (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[1]~20\ & VCC))
-- \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[2]~22\ = CARRY((\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(2) & !\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[1]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(2),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[1]~20\,
	combout => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[2]~21_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[2]~22\);

-- Location: FF_X72_Y33_N5
\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[2]~21_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(2));

-- Location: LCCOMB_X72_Y33_N6
\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[3]~23_combout\ = (\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(3) & (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[2]~22\)) # (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(3) & 
-- ((\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[2]~22\) # (GND)))
-- \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[3]~24\ = CARRY((!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[2]~22\) # (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(3),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[2]~22\,
	combout => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[3]~23_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[3]~24\);

-- Location: LCCOMB_X72_Y33_N8
\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[4]~25_combout\ = (\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(4) & (\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[3]~24\ $ (GND))) # (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(4) & 
-- (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[3]~24\ & VCC))
-- \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[4]~26\ = CARRY((\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(4) & !\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[3]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(4),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[3]~24\,
	combout => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[4]~25_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[4]~26\);

-- Location: FF_X72_Y33_N9
\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[4]~25_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(4));

-- Location: LCCOMB_X72_Y33_N14
\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[7]~31_combout\ = (\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(7) & (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[6]~30\)) # (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(7) & 
-- ((\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[6]~30\) # (GND)))
-- \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[7]~32\ = CARRY((!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[6]~30\) # (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(7),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[6]~30\,
	combout => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[7]~31_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[7]~32\);

-- Location: FF_X72_Y33_N15
\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[7]~31_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(7));

-- Location: LCCOMB_X72_Y33_N16
\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[8]~33_combout\ = (\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(8) & (\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[7]~32\ $ (GND))) # (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(8) & 
-- (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[7]~32\ & VCC))
-- \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[8]~34\ = CARRY((\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(8) & !\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[7]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(8),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[7]~32\,
	combout => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[8]~33_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[8]~34\);

-- Location: FF_X72_Y33_N17
\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[8]~33_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(8));

-- Location: LCCOMB_X72_Y33_N18
\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[9]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[9]~35_combout\ = (\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(9) & (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[8]~34\)) # (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(9) & 
-- ((\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[8]~34\) # (GND)))
-- \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[9]~36\ = CARRY((!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[8]~34\) # (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(9),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[8]~34\,
	combout => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[9]~35_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[9]~36\);

-- Location: FF_X72_Y33_N19
\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[9]~35_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(9));

-- Location: LCCOMB_X72_Y33_N20
\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[10]~37_combout\ = (\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(10) & (\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[9]~36\ $ (GND))) # (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(10) & 
-- (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[9]~36\ & VCC))
-- \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[10]~38\ = CARRY((\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(10) & !\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[9]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(10),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[9]~36\,
	combout => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[10]~37_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[10]~38\);

-- Location: FF_X72_Y33_N21
\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[10]~37_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(10));

-- Location: LCCOMB_X72_Y33_N22
\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[11]~39_combout\ = (\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(11) & (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[10]~38\)) # (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(11) & 
-- ((\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[10]~38\) # (GND)))
-- \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[11]~40\ = CARRY((!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[10]~38\) # (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(11),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[10]~38\,
	combout => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[11]~39_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[11]~40\);

-- Location: FF_X72_Y33_N23
\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[11]~39_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(11));

-- Location: LCCOMB_X73_Y33_N20
\Inst_top_level|Inst_BTN_Debounce_speed|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_speed|Equal0~2_combout\ = (((!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(9)) # (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(8))) # (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(11))) # 
-- (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(10),
	datab => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(11),
	datac => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(8),
	datad => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(9),
	combout => \Inst_top_level|Inst_BTN_Debounce_speed|Equal0~2_combout\);

-- Location: LCCOMB_X72_Y33_N24
\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[12]~41_combout\ = (\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(12) & (\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[11]~40\ $ (GND))) # (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(12) & 
-- (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[11]~40\ & VCC))
-- \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[12]~42\ = CARRY((\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(12) & !\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[11]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(12),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[11]~40\,
	combout => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[12]~41_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[12]~42\);

-- Location: FF_X72_Y33_N25
\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[12]~41_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(12));

-- Location: LCCOMB_X72_Y33_N26
\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[13]~43_combout\ = (\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(13) & (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[12]~42\)) # (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(13) & 
-- ((\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[12]~42\) # (GND)))
-- \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[13]~44\ = CARRY((!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[12]~42\) # (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(13),
	datad => VCC,
	cin => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[12]~42\,
	combout => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[13]~43_combout\,
	cout => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[13]~44\);

-- Location: FF_X72_Y33_N29
\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[14]~45_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(14));

-- Location: FF_X72_Y33_N27
\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[13]~43_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(13));

-- Location: LCCOMB_X73_Y33_N22
\Inst_top_level|Inst_BTN_Debounce_speed|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_speed|Equal0~3_combout\ = (((!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(12)) # (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(13))) # (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(14))) # 
-- (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(15),
	datab => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(14),
	datac => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(13),
	datad => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(12),
	combout => \Inst_top_level|Inst_BTN_Debounce_speed|Equal0~3_combout\);

-- Location: FF_X72_Y33_N7
\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[3]~23_combout\,
	sclr => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(3));

-- Location: LCCOMB_X73_Y33_N0
\Inst_top_level|Inst_BTN_Debounce_speed|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_speed|Equal0~0_combout\ = (((!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(1)) # (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(2))) # (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(3))) # 
-- (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(0),
	datab => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(3),
	datac => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(2),
	datad => \Inst_top_level|Inst_BTN_Debounce_speed|btn_cntr\(1),
	combout => \Inst_top_level|Inst_BTN_Debounce_speed|Equal0~0_combout\);

-- Location: LCCOMB_X73_Y33_N24
\Inst_top_level|Inst_BTN_Debounce_speed|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_speed|Equal0~4_combout\ = (\Inst_top_level|Inst_BTN_Debounce_speed|Equal0~1_combout\) # ((\Inst_top_level|Inst_BTN_Debounce_speed|Equal0~2_combout\) # ((\Inst_top_level|Inst_BTN_Debounce_speed|Equal0~3_combout\) # 
-- (\Inst_top_level|Inst_BTN_Debounce_speed|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_speed|Equal0~1_combout\,
	datab => \Inst_top_level|Inst_BTN_Debounce_speed|Equal0~2_combout\,
	datac => \Inst_top_level|Inst_BTN_Debounce_speed|Equal0~3_combout\,
	datad => \Inst_top_level|Inst_BTN_Debounce_speed|Equal0~0_combout\,
	combout => \Inst_top_level|Inst_BTN_Debounce_speed|Equal0~4_combout\);

-- Location: LCCOMB_X73_Y33_N6
\Inst_top_level|Inst_BTN_Debounce_speed|btn_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_speed|btn_reg~0_combout\ = \Inst_top_level|Inst_BTN_Debounce_speed|btn_reg~q\ $ (!\Inst_top_level|Inst_BTN_Debounce_speed|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|Inst_BTN_Debounce_speed|btn_reg~q\,
	datad => \Inst_top_level|Inst_BTN_Debounce_speed|Equal0~4_combout\,
	combout => \Inst_top_level|Inst_BTN_Debounce_speed|btn_reg~0_combout\);

-- Location: FF_X73_Y33_N7
\Inst_top_level|Inst_BTN_Debounce_speed|btn_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_speed|btn_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_speed|btn_reg~q\);

-- Location: LCCOMB_X73_Y33_N18
\Inst_top_level|Inst_BTN_Debounce_speed|btn_sync[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_speed|btn_sync[0]~0_combout\ = !\Inst_top_level|Inst_BTN_Debounce_speed|btn_reg~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|Inst_BTN_Debounce_speed|btn_reg~q\,
	combout => \Inst_top_level|Inst_BTN_Debounce_speed|btn_sync[0]~0_combout\);

-- Location: FF_X73_Y33_N19
\Inst_top_level|Inst_BTN_Debounce_speed|btn_sync[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_speed|btn_sync[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_speed|btn_sync\(0));

-- Location: LCCOMB_X73_Y33_N16
\Inst_top_level|Inst_BTN_Debounce_speed|btn_pulse_f~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_speed|btn_pulse_f~0_combout\ = (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_sync\(1) & \Inst_top_level|Inst_BTN_Debounce_speed|btn_sync\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_speed|btn_sync\(1),
	datad => \Inst_top_level|Inst_BTN_Debounce_speed|btn_sync\(0),
	combout => \Inst_top_level|Inst_BTN_Debounce_speed|btn_pulse_f~0_combout\);

-- Location: FF_X73_Y33_N17
\Inst_top_level|Inst_BTN_Debounce_speed|btn_pulse_f\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_speed|btn_pulse_f~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_speed|btn_pulse_f~q\);

-- Location: LCCOMB_X48_Y31_N24
\Inst_top_level|Inst_system_controller|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Selector5~0_combout\ = (\Inst_top_level|Inst_BTN_Debounce_speed|btn_pulse_f~q\ & (((\Inst_top_level|Inst_system_controller|next_state.pwm60~q\)))) # (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_pulse_f~q\ & 
-- (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_pulse_f~q\ & ((\Inst_top_level|Inst_system_controller|next_state.pwm120~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_pulse_f~q\,
	datab => \Inst_top_level|Inst_system_controller|next_state.pwm60~q\,
	datac => \Inst_top_level|Inst_system_controller|next_state.pwm120~q\,
	datad => \Inst_top_level|Inst_BTN_Debounce_speed|btn_pulse_f~q\,
	combout => \Inst_top_level|Inst_system_controller|Selector5~0_combout\);

-- Location: FF_X48_Y31_N25
\Inst_top_level|Inst_system_controller|next_state.pwm120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|Selector5~0_combout\,
	sclr => \Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|next_state.pwm120~q\);

-- Location: LCCOMB_X48_Y31_N2
\Inst_top_level|Inst_system_controller|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Selector6~0_combout\ = (\Inst_top_level|Inst_BTN_Debounce_speed|btn_pulse_f~q\ & (((\Inst_top_level|Inst_system_controller|next_state.pwm120~q\)))) # (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_pulse_f~q\ & 
-- (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_pulse_f~q\ & ((\Inst_top_level|Inst_system_controller|next_state.pwm1000~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_pulse_f~q\,
	datab => \Inst_top_level|Inst_system_controller|next_state.pwm120~q\,
	datac => \Inst_top_level|Inst_system_controller|next_state.pwm1000~q\,
	datad => \Inst_top_level|Inst_BTN_Debounce_speed|btn_pulse_f~q\,
	combout => \Inst_top_level|Inst_system_controller|Selector6~0_combout\);

-- Location: FF_X48_Y31_N3
\Inst_top_level|Inst_system_controller|next_state.pwm1000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|Selector6~0_combout\,
	sclr => \Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|next_state.pwm1000~q\);

-- Location: LCCOMB_X47_Y31_N14
\Inst_top_level|Inst_system_controller|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Selector4~0_combout\ = (\Inst_top_level|Inst_BTN_Debounce_speed|btn_pulse_f~q\ & (((\Inst_top_level|Inst_system_controller|next_state.pwm1000~q\)))) # (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_pulse_f~q\ & 
-- (\Inst_top_level|Inst_system_controller|next_state.pwm60~q\ & (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_pulse_f~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|next_state.pwm60~q\,
	datab => \Inst_top_level|Inst_BTN_Debounce_speed|btn_pulse_f~q\,
	datac => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_pulse_f~q\,
	datad => \Inst_top_level|Inst_system_controller|next_state.pwm1000~q\,
	combout => \Inst_top_level|Inst_system_controller|Selector4~0_combout\);

-- Location: LCCOMB_X48_Y31_N6
\Inst_top_level|Inst_system_controller|Selector4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Selector4~2_combout\ = (\Inst_top_level|Inst_system_controller|Selector4~0_combout\) # ((!\Inst_top_level|Inst_BTN_Debounce_pause|btn_pulse_f~q\ & \Inst_top_level|Inst_system_controller|Selector4~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_BTN_Debounce_pause|btn_pulse_f~q\,
	datac => \Inst_top_level|Inst_system_controller|Selector4~1_combout\,
	datad => \Inst_top_level|Inst_system_controller|Selector4~0_combout\,
	combout => \Inst_top_level|Inst_system_controller|Selector4~2_combout\);

-- Location: FF_X48_Y31_N7
\Inst_top_level|Inst_system_controller|next_state.pwm60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|Selector4~2_combout\,
	sclr => \Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|next_state.pwm60~q\);

-- Location: LCCOMB_X47_Y31_N28
\Inst_top_level|Inst_system_controller|Selector0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Selector0~1_combout\ = (\Inst_top_level|Inst_system_controller|next_state.pwm60~q\) # ((\Inst_top_level|Inst_system_controller|next_state.pause~q\ & ((\Inst_top_level|Inst_system_controller|read_SRAM~q\) # 
-- (\Inst_top_level|Inst_system_controller|SRAM_valid_int~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|read_SRAM~q\,
	datab => \Inst_top_level|Inst_system_controller|SRAM_valid_int~q\,
	datac => \Inst_top_level|Inst_system_controller|next_state.pause~q\,
	datad => \Inst_top_level|Inst_system_controller|next_state.pwm60~q\,
	combout => \Inst_top_level|Inst_system_controller|Selector0~1_combout\);

-- Location: LCCOMB_X47_Y31_N6
\Inst_top_level|Inst_system_controller|Selector0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Selector0~2_combout\ = (\Inst_top_level|Inst_system_controller|Selector0~0_combout\) # ((!\Inst_top_level|Inst_SRAM_Controller|busy_h~q\ & ((\Inst_top_level|Inst_system_controller|WideOr1~0_combout\) # 
-- (\Inst_top_level|Inst_system_controller|Selector0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|WideOr1~0_combout\,
	datab => \Inst_top_level|Inst_system_controller|Selector0~0_combout\,
	datac => \Inst_top_level|Inst_SRAM_Controller|busy_h~q\,
	datad => \Inst_top_level|Inst_system_controller|Selector0~1_combout\,
	combout => \Inst_top_level|Inst_system_controller|Selector0~2_combout\);

-- Location: LCCOMB_X46_Y31_N24
\Inst_top_level|Inst_system_controller|SRAM_valid_int~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|SRAM_valid_int~0_combout\ = (!\Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\ & (\Inst_top_level|Inst_system_controller|Selector0~2_combout\ & ((!\Inst_top_level|Inst_system_controller|run_counter~q\) # 
-- (!\Inst_top_level|Inst_SRAM_Controller|busy_h~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_SRAM_Controller|busy_h~q\,
	datab => \Inst_top_level|Inst_system_controller|run_counter~q\,
	datac => \Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\,
	datad => \Inst_top_level|Inst_system_controller|Selector0~2_combout\,
	combout => \Inst_top_level|Inst_system_controller|SRAM_valid_int~0_combout\);

-- Location: FF_X46_Y31_N25
\Inst_top_level|Inst_system_controller|SRAM_valid_int\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|SRAM_valid_int~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|SRAM_valid_int~q\);

-- Location: LCCOMB_X42_Y31_N16
\Inst_top_level|Inst_system_controller|to_increment~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|to_increment~0_combout\ = (\Inst_top_level|Inst_system_controller|SRAM_valid_int~q\) # (\Inst_top_level|Inst_system_controller|to_increment~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_system_controller|SRAM_valid_int~q\,
	datac => \Inst_top_level|Inst_system_controller|to_increment~q\,
	combout => \Inst_top_level|Inst_system_controller|to_increment~0_combout\);

-- Location: LCCOMB_X45_Y31_N6
\Inst_top_level|Inst_system_controller|to_increment~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|to_increment~1_combout\ = (!\Inst_top_level|Inst_system_controller|next_state.init~q\ & (!\Inst_top_level|Inst_Reset_Delay|oRESET~q\ & \Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_system_controller|next_state.init~q\,
	datac => \Inst_top_level|Inst_Reset_Delay|oRESET~q\,
	datad => \Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\,
	combout => \Inst_top_level|Inst_system_controller|to_increment~1_combout\);

-- Location: FF_X42_Y31_N17
\Inst_top_level|Inst_system_controller|to_increment\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|to_increment~0_combout\,
	sclr => \Inst_top_level|Inst_SRAM_Controller|ALT_INV_busy_h~q\,
	ena => \Inst_top_level|Inst_system_controller|to_increment~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|to_increment~q\);

-- Location: LCCOMB_X43_Y31_N14
\Inst_top_level|Inst_system_controller|ROM_cnt[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|ROM_cnt[1]~15_combout\ = (\Inst_top_level|Inst_system_controller|ROM_cnt\(1) & (!\Inst_top_level|Inst_system_controller|ROM_cnt[0]~12\)) # (!\Inst_top_level|Inst_system_controller|ROM_cnt\(1) & 
-- ((\Inst_top_level|Inst_system_controller|ROM_cnt[0]~12\) # (GND)))
-- \Inst_top_level|Inst_system_controller|ROM_cnt[1]~16\ = CARRY((!\Inst_top_level|Inst_system_controller|ROM_cnt[0]~12\) # (!\Inst_top_level|Inst_system_controller|ROM_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_system_controller|ROM_cnt\(1),
	datad => VCC,
	cin => \Inst_top_level|Inst_system_controller|ROM_cnt[0]~12\,
	combout => \Inst_top_level|Inst_system_controller|ROM_cnt[1]~15_combout\,
	cout => \Inst_top_level|Inst_system_controller|ROM_cnt[1]~16\);

-- Location: FF_X43_Y31_N15
\Inst_top_level|Inst_system_controller|ROM_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|ROM_cnt[1]~15_combout\,
	sclr => \Inst_top_level|Inst_system_controller|ROM_cnt[6]~13_combout\,
	ena => \Inst_top_level|Inst_system_controller|ROM_cnt[6]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|ROM_cnt\(1));

-- Location: LCCOMB_X43_Y31_N16
\Inst_top_level|Inst_system_controller|ROM_cnt[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|ROM_cnt[2]~17_combout\ = (\Inst_top_level|Inst_system_controller|ROM_cnt\(2) & (\Inst_top_level|Inst_system_controller|ROM_cnt[1]~16\ $ (GND))) # (!\Inst_top_level|Inst_system_controller|ROM_cnt\(2) & 
-- (!\Inst_top_level|Inst_system_controller|ROM_cnt[1]~16\ & VCC))
-- \Inst_top_level|Inst_system_controller|ROM_cnt[2]~18\ = CARRY((\Inst_top_level|Inst_system_controller|ROM_cnt\(2) & !\Inst_top_level|Inst_system_controller|ROM_cnt[1]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_system_controller|ROM_cnt\(2),
	datad => VCC,
	cin => \Inst_top_level|Inst_system_controller|ROM_cnt[1]~16\,
	combout => \Inst_top_level|Inst_system_controller|ROM_cnt[2]~17_combout\,
	cout => \Inst_top_level|Inst_system_controller|ROM_cnt[2]~18\);

-- Location: FF_X43_Y31_N17
\Inst_top_level|Inst_system_controller|ROM_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|ROM_cnt[2]~17_combout\,
	sclr => \Inst_top_level|Inst_system_controller|ROM_cnt[6]~13_combout\,
	ena => \Inst_top_level|Inst_system_controller|ROM_cnt[6]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|ROM_cnt\(2));

-- Location: FF_X43_Y31_N19
\Inst_top_level|Inst_system_controller|ROM_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|ROM_cnt[3]~19_combout\,
	sclr => \Inst_top_level|Inst_system_controller|ROM_cnt[6]~13_combout\,
	ena => \Inst_top_level|Inst_system_controller|ROM_cnt[6]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|ROM_cnt\(3));

-- Location: LCCOMB_X43_Y31_N8
\Inst_top_level|Inst_system_controller|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Equal0~0_combout\ = (!\Inst_top_level|Inst_system_controller|ROM_cnt\(0) & (!\Inst_top_level|Inst_system_controller|ROM_cnt\(3) & (!\Inst_top_level|Inst_system_controller|ROM_cnt\(1) & 
-- !\Inst_top_level|Inst_system_controller|ROM_cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|ROM_cnt\(0),
	datab => \Inst_top_level|Inst_system_controller|ROM_cnt\(3),
	datac => \Inst_top_level|Inst_system_controller|ROM_cnt\(1),
	datad => \Inst_top_level|Inst_system_controller|ROM_cnt\(2),
	combout => \Inst_top_level|Inst_system_controller|Equal0~0_combout\);

-- Location: LCCOMB_X43_Y31_N4
\Inst_top_level|Inst_system_controller|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Selector2~0_combout\ = (\Inst_top_level|Inst_system_controller|ROM_cnt\(8) & (\Inst_top_level|Inst_system_controller|Equal0~0_combout\ & (!\Inst_top_level|Inst_system_controller|next_state.init~q\ & 
-- \Inst_top_level|Inst_system_controller|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|ROM_cnt\(8),
	datab => \Inst_top_level|Inst_system_controller|Equal0~0_combout\,
	datac => \Inst_top_level|Inst_system_controller|next_state.init~q\,
	datad => \Inst_top_level|Inst_system_controller|Equal0~1_combout\,
	combout => \Inst_top_level|Inst_system_controller|Selector2~0_combout\);

-- Location: LCCOMB_X47_Y31_N2
\Inst_top_level|Inst_system_controller|Selector2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Selector2~1_combout\ = (!\Inst_top_level|Inst_BTN_Debounce_speed|btn_pulse_f~q\ & ((\Inst_top_level|Inst_system_controller|next_state.pwm60~q\) # ((\Inst_top_level|Inst_system_controller|next_state.pwm120~q\) # 
-- (\Inst_top_level|Inst_system_controller|next_state.pwm1000~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|next_state.pwm60~q\,
	datab => \Inst_top_level|Inst_system_controller|next_state.pwm120~q\,
	datac => \Inst_top_level|Inst_BTN_Debounce_speed|btn_pulse_f~q\,
	datad => \Inst_top_level|Inst_system_controller|next_state.pwm1000~q\,
	combout => \Inst_top_level|Inst_system_controller|Selector2~1_combout\);

-- Location: LCCOMB_X47_Y31_N20
\Inst_top_level|Inst_system_controller|Selector2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Selector2~2_combout\ = (\Inst_top_level|Inst_BTN_Debounce_pwm|btn_pulse_f~q\ & (((\Inst_top_level|Inst_system_controller|Selector2~1_combout\)))) # (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_pulse_f~q\ & 
-- (\Inst_top_level|Inst_system_controller|next_state.test~q\ & ((\Inst_top_level|Inst_system_controller|Selector2~1_combout\) # (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_pulse_f~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|next_state.test~q\,
	datab => \Inst_top_level|Inst_BTN_Debounce_pause|btn_pulse_f~q\,
	datac => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_pulse_f~q\,
	datad => \Inst_top_level|Inst_system_controller|Selector2~1_combout\,
	combout => \Inst_top_level|Inst_system_controller|Selector2~2_combout\);

-- Location: LCCOMB_X48_Y31_N26
\Inst_top_level|Inst_system_controller|Selector2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Selector2~3_combout\ = (\Inst_top_level|Inst_system_controller|Selector2~0_combout\) # ((\Inst_top_level|Inst_system_controller|Selector2~2_combout\) # ((\Inst_top_level|Inst_system_controller|next_state.pause~q\ & 
-- \Inst_top_level|Inst_BTN_Debounce_pause|btn_pulse_f~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|next_state.pause~q\,
	datab => \Inst_top_level|Inst_BTN_Debounce_pause|btn_pulse_f~q\,
	datac => \Inst_top_level|Inst_system_controller|Selector2~0_combout\,
	datad => \Inst_top_level|Inst_system_controller|Selector2~2_combout\,
	combout => \Inst_top_level|Inst_system_controller|Selector2~3_combout\);

-- Location: FF_X48_Y31_N27
\Inst_top_level|Inst_system_controller|next_state.test\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|Selector2~3_combout\,
	sclr => \Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|next_state.test~q\);

-- Location: LCCOMB_X48_Y31_N12
\Inst_top_level|Inst_system_controller|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Selector3~0_combout\ = (\Inst_top_level|Inst_BTN_Debounce_pause|btn_pulse_f~q\ & (((\Inst_top_level|Inst_system_controller|next_state.test~q\)))) # (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_pulse_f~q\ & 
-- (!\Inst_top_level|Inst_BTN_Debounce_pwm|btn_pulse_f~q\ & (\Inst_top_level|Inst_system_controller|next_state.pause~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_pwm|btn_pulse_f~q\,
	datab => \Inst_top_level|Inst_BTN_Debounce_pause|btn_pulse_f~q\,
	datac => \Inst_top_level|Inst_system_controller|next_state.pause~q\,
	datad => \Inst_top_level|Inst_system_controller|next_state.test~q\,
	combout => \Inst_top_level|Inst_system_controller|Selector3~0_combout\);

-- Location: FF_X48_Y31_N13
\Inst_top_level|Inst_system_controller|next_state.pause\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|Selector3~0_combout\,
	sclr => \Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|next_state.pause~q\);

-- Location: LCCOMB_X45_Y31_N24
\Inst_top_level|Inst_system_controller|WideOr0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|WideOr0~combout\ = (\Inst_top_level|Inst_system_controller|next_state.init~q\ & (!\Inst_top_level|Inst_system_controller|next_state.pause~q\ & !\Inst_top_level|Inst_system_controller|next_state.test~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_system_controller|next_state.init~q\,
	datac => \Inst_top_level|Inst_system_controller|next_state.pause~q\,
	datad => \Inst_top_level|Inst_system_controller|next_state.test~q\,
	combout => \Inst_top_level|Inst_system_controller|WideOr0~combout\);

-- Location: FF_X45_Y31_N25
\Inst_top_level|Inst_system_controller|byte_start[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|WideOr0~combout\,
	sclr => \Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|byte_start\(0));

-- Location: LCCOMB_X45_Y28_N6
\Inst_top_level|Inst_PWM|pwm~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_PWM|pwm~0_combout\ = (!\Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\ & ((\Inst_top_level|Inst_system_controller|byte_start\(0) & (\Inst_top_level|Inst_PWM|LessThan0~14_combout\)) # 
-- (!\Inst_top_level|Inst_system_controller|byte_start\(0) & ((\Inst_top_level|Inst_PWM|pwm~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_PWM|LessThan0~14_combout\,
	datab => \Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\,
	datac => \Inst_top_level|Inst_PWM|pwm~q\,
	datad => \Inst_top_level|Inst_system_controller|byte_start\(0),
	combout => \Inst_top_level|Inst_PWM|pwm~0_combout\);

-- Location: FF_X45_Y28_N7
\Inst_top_level|Inst_PWM|pwm\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_PWM|pwm~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_PWM|pwm~q\);

-- Location: LCCOMB_X48_Y31_N20
\Inst_top_level|Inst_system_controller|speed_sel~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|speed_sel~0_combout\ = (\Inst_top_level|Inst_system_controller|next_state.pwm120~q\) # (\Inst_top_level|Inst_system_controller|next_state.pwm1000~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_system_controller|next_state.pwm120~q\,
	datad => \Inst_top_level|Inst_system_controller|next_state.pwm1000~q\,
	combout => \Inst_top_level|Inst_system_controller|speed_sel~0_combout\);

-- Location: FF_X48_Y31_N21
\Inst_top_level|Inst_system_controller|speed_sel[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|speed_sel~0_combout\,
	sclr => \Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|speed_sel\(1));

-- Location: LCCOMB_X48_Y31_N22
\Inst_top_level|Inst_system_controller|speed_sel~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|speed_sel~1_combout\ = (\Inst_top_level|Inst_system_controller|next_state.pwm60~q\) # (\Inst_top_level|Inst_system_controller|next_state.pwm1000~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|next_state.pwm60~q\,
	datad => \Inst_top_level|Inst_system_controller|next_state.pwm1000~q\,
	combout => \Inst_top_level|Inst_system_controller|speed_sel~1_combout\);

-- Location: FF_X48_Y31_N23
\Inst_top_level|Inst_system_controller|speed_sel[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|speed_sel~1_combout\,
	sclr => \Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|speed_sel\(0));

-- Location: LCCOMB_X42_Y29_N0
\Inst_top_level|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Mux7~1_combout\ = (\Inst_top_level|Inst_system_controller|speed_sel\(0)) # (\Inst_top_level|Inst_system_controller|speed_sel\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|Inst_system_controller|speed_sel\(0),
	datad => \Inst_top_level|Inst_system_controller|speed_sel\(1),
	combout => \Inst_top_level|Mux7~1_combout\);

-- Location: CLKCTRL_G2
\Inst_top_level|Mux7~1clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Inst_top_level|Mux7~1clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Inst_top_level|Mux7~1clkctrl_outclk\);

-- Location: LCCOMB_X42_Y30_N6
\Inst_top_level|Inst_Address_Counter|increment_value[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Address_Counter|increment_value\(12) = (GLOBAL(\Inst_top_level|Mux7~1clkctrl_outclk\) & (!\Inst_top_level|Inst_system_controller|speed_sel\(1))) # (!GLOBAL(\Inst_top_level|Mux7~1clkctrl_outclk\) & 
-- ((\Inst_top_level|Inst_Address_Counter|increment_value\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_system_controller|speed_sel\(1),
	datac => \Inst_top_level|Mux7~1clkctrl_outclk\,
	datad => \Inst_top_level|Inst_Address_Counter|increment_value\(12),
	combout => \Inst_top_level|Inst_Address_Counter|increment_value\(12));

-- Location: LCCOMB_X42_Y30_N16
\Inst_top_level|Inst_Address_Counter|increment_value[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Address_Counter|increment_value\(11) = (GLOBAL(\Inst_top_level|Mux7~1clkctrl_outclk\) & (\Inst_top_level|Inst_system_controller|speed_sel\(1))) # (!GLOBAL(\Inst_top_level|Mux7~1clkctrl_outclk\) & 
-- ((\Inst_top_level|Inst_Address_Counter|increment_value\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_system_controller|speed_sel\(1),
	datac => \Inst_top_level|Mux7~1clkctrl_outclk\,
	datad => \Inst_top_level|Inst_Address_Counter|increment_value\(11),
	combout => \Inst_top_level|Inst_Address_Counter|increment_value\(11));

-- Location: LCCOMB_X42_Y30_N0
\Inst_top_level|Inst_Address_Counter|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Address_Counter|Mux0~0_combout\ = (\Inst_top_level|Inst_system_controller|speed_sel\(1) & \Inst_top_level|Inst_system_controller|speed_sel\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|Inst_system_controller|speed_sel\(1),
	datad => \Inst_top_level|Inst_system_controller|speed_sel\(0),
	combout => \Inst_top_level|Inst_Address_Counter|Mux0~0_combout\);

-- Location: LCCOMB_X42_Y30_N10
\Inst_top_level|Inst_Address_Counter|increment_value[16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Address_Counter|increment_value\(16) = (GLOBAL(\Inst_top_level|Mux7~1clkctrl_outclk\) & (\Inst_top_level|Inst_Address_Counter|Mux0~0_combout\)) # (!GLOBAL(\Inst_top_level|Mux7~1clkctrl_outclk\) & 
-- ((\Inst_top_level|Inst_Address_Counter|increment_value\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Address_Counter|Mux0~0_combout\,
	datac => \Inst_top_level|Mux7~1clkctrl_outclk\,
	datad => \Inst_top_level|Inst_Address_Counter|increment_value\(16),
	combout => \Inst_top_level|Inst_Address_Counter|increment_value\(16));

-- Location: LCCOMB_X43_Y30_N0
\Inst_top_level|Inst_Address_Counter|address_int[0]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Address_Counter|address_int[0]~32_combout\ = (\Inst_top_level|Inst_Address_Counter|increment_value\(16) & (\Inst_top_level|Inst_Address_Counter|address_int\(0) $ (VCC))) # (!\Inst_top_level|Inst_Address_Counter|increment_value\(16) & 
-- (\Inst_top_level|Inst_Address_Counter|address_int\(0) & VCC))
-- \Inst_top_level|Inst_Address_Counter|address_int[0]~33\ = CARRY((\Inst_top_level|Inst_Address_Counter|increment_value\(16) & \Inst_top_level|Inst_Address_Counter|address_int\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Address_Counter|increment_value\(16),
	datab => \Inst_top_level|Inst_Address_Counter|address_int\(0),
	datad => VCC,
	combout => \Inst_top_level|Inst_Address_Counter|address_int[0]~32_combout\,
	cout => \Inst_top_level|Inst_Address_Counter|address_int[0]~33\);

-- Location: FF_X43_Y30_N1
\Inst_top_level|Inst_Address_Counter|address_int[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Address_Counter|address_int[0]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Address_Counter|address_int\(0));

-- Location: LCCOMB_X43_Y30_N2
\Inst_top_level|Inst_Address_Counter|address_int[1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Address_Counter|address_int[1]~34_combout\ = (\Inst_top_level|Inst_Address_Counter|increment_value\(10) & ((\Inst_top_level|Inst_Address_Counter|address_int\(1) & (\Inst_top_level|Inst_Address_Counter|address_int[0]~33\ & VCC)) # 
-- (!\Inst_top_level|Inst_Address_Counter|address_int\(1) & (!\Inst_top_level|Inst_Address_Counter|address_int[0]~33\)))) # (!\Inst_top_level|Inst_Address_Counter|increment_value\(10) & ((\Inst_top_level|Inst_Address_Counter|address_int\(1) & 
-- (!\Inst_top_level|Inst_Address_Counter|address_int[0]~33\)) # (!\Inst_top_level|Inst_Address_Counter|address_int\(1) & ((\Inst_top_level|Inst_Address_Counter|address_int[0]~33\) # (GND)))))
-- \Inst_top_level|Inst_Address_Counter|address_int[1]~35\ = CARRY((\Inst_top_level|Inst_Address_Counter|increment_value\(10) & (!\Inst_top_level|Inst_Address_Counter|address_int\(1) & !\Inst_top_level|Inst_Address_Counter|address_int[0]~33\)) # 
-- (!\Inst_top_level|Inst_Address_Counter|increment_value\(10) & ((!\Inst_top_level|Inst_Address_Counter|address_int[0]~33\) # (!\Inst_top_level|Inst_Address_Counter|address_int\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Address_Counter|increment_value\(10),
	datab => \Inst_top_level|Inst_Address_Counter|address_int\(1),
	datad => VCC,
	cin => \Inst_top_level|Inst_Address_Counter|address_int[0]~33\,
	combout => \Inst_top_level|Inst_Address_Counter|address_int[1]~34_combout\,
	cout => \Inst_top_level|Inst_Address_Counter|address_int[1]~35\);

-- Location: FF_X43_Y30_N3
\Inst_top_level|Inst_Address_Counter|address_int[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Address_Counter|address_int[1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Address_Counter|address_int\(1));

-- Location: LCCOMB_X43_Y30_N4
\Inst_top_level|Inst_Address_Counter|address_int[2]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Address_Counter|address_int[2]~36_combout\ = ((\Inst_top_level|Inst_Address_Counter|increment_value\(13) $ (\Inst_top_level|Inst_Address_Counter|address_int\(2) $ (!\Inst_top_level|Inst_Address_Counter|address_int[1]~35\)))) # (GND)
-- \Inst_top_level|Inst_Address_Counter|address_int[2]~37\ = CARRY((\Inst_top_level|Inst_Address_Counter|increment_value\(13) & ((\Inst_top_level|Inst_Address_Counter|address_int\(2)) # (!\Inst_top_level|Inst_Address_Counter|address_int[1]~35\))) # 
-- (!\Inst_top_level|Inst_Address_Counter|increment_value\(13) & (\Inst_top_level|Inst_Address_Counter|address_int\(2) & !\Inst_top_level|Inst_Address_Counter|address_int[1]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Address_Counter|increment_value\(13),
	datab => \Inst_top_level|Inst_Address_Counter|address_int\(2),
	datad => VCC,
	cin => \Inst_top_level|Inst_Address_Counter|address_int[1]~35\,
	combout => \Inst_top_level|Inst_Address_Counter|address_int[2]~36_combout\,
	cout => \Inst_top_level|Inst_Address_Counter|address_int[2]~37\);

-- Location: FF_X43_Y30_N5
\Inst_top_level|Inst_Address_Counter|address_int[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Address_Counter|address_int[2]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Address_Counter|address_int\(2));

-- Location: LCCOMB_X43_Y30_N8
\Inst_top_level|Inst_Address_Counter|address_int[4]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Address_Counter|address_int[4]~40_combout\ = (\Inst_top_level|Inst_Address_Counter|address_int\(4) & (\Inst_top_level|Inst_Address_Counter|address_int[3]~39\ $ (GND))) # (!\Inst_top_level|Inst_Address_Counter|address_int\(4) & 
-- (!\Inst_top_level|Inst_Address_Counter|address_int[3]~39\ & VCC))
-- \Inst_top_level|Inst_Address_Counter|address_int[4]~41\ = CARRY((\Inst_top_level|Inst_Address_Counter|address_int\(4) & !\Inst_top_level|Inst_Address_Counter|address_int[3]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Address_Counter|address_int\(4),
	datad => VCC,
	cin => \Inst_top_level|Inst_Address_Counter|address_int[3]~39\,
	combout => \Inst_top_level|Inst_Address_Counter|address_int[4]~40_combout\,
	cout => \Inst_top_level|Inst_Address_Counter|address_int[4]~41\);

-- Location: FF_X43_Y30_N9
\Inst_top_level|Inst_Address_Counter|address_int[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Address_Counter|address_int[4]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Address_Counter|address_int\(4));

-- Location: LCCOMB_X43_Y30_N12
\Inst_top_level|Inst_Address_Counter|address_int[6]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Address_Counter|address_int[6]~44_combout\ = ((\Inst_top_level|Inst_Address_Counter|increment_value\(13) $ (\Inst_top_level|Inst_Address_Counter|address_int\(6) $ (!\Inst_top_level|Inst_Address_Counter|address_int[5]~43\)))) # (GND)
-- \Inst_top_level|Inst_Address_Counter|address_int[6]~45\ = CARRY((\Inst_top_level|Inst_Address_Counter|increment_value\(13) & ((\Inst_top_level|Inst_Address_Counter|address_int\(6)) # (!\Inst_top_level|Inst_Address_Counter|address_int[5]~43\))) # 
-- (!\Inst_top_level|Inst_Address_Counter|increment_value\(13) & (\Inst_top_level|Inst_Address_Counter|address_int\(6) & !\Inst_top_level|Inst_Address_Counter|address_int[5]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Address_Counter|increment_value\(13),
	datab => \Inst_top_level|Inst_Address_Counter|address_int\(6),
	datad => VCC,
	cin => \Inst_top_level|Inst_Address_Counter|address_int[5]~43\,
	combout => \Inst_top_level|Inst_Address_Counter|address_int[6]~44_combout\,
	cout => \Inst_top_level|Inst_Address_Counter|address_int[6]~45\);

-- Location: FF_X43_Y30_N13
\Inst_top_level|Inst_Address_Counter|address_int[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Address_Counter|address_int[6]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Address_Counter|address_int\(6));

-- Location: LCCOMB_X43_Y30_N14
\Inst_top_level|Inst_Address_Counter|address_int[7]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Address_Counter|address_int[7]~46_combout\ = (\Inst_top_level|Inst_Address_Counter|increment_value\(16) & ((\Inst_top_level|Inst_Address_Counter|address_int\(7) & (\Inst_top_level|Inst_Address_Counter|address_int[6]~45\ & VCC)) # 
-- (!\Inst_top_level|Inst_Address_Counter|address_int\(7) & (!\Inst_top_level|Inst_Address_Counter|address_int[6]~45\)))) # (!\Inst_top_level|Inst_Address_Counter|increment_value\(16) & ((\Inst_top_level|Inst_Address_Counter|address_int\(7) & 
-- (!\Inst_top_level|Inst_Address_Counter|address_int[6]~45\)) # (!\Inst_top_level|Inst_Address_Counter|address_int\(7) & ((\Inst_top_level|Inst_Address_Counter|address_int[6]~45\) # (GND)))))
-- \Inst_top_level|Inst_Address_Counter|address_int[7]~47\ = CARRY((\Inst_top_level|Inst_Address_Counter|increment_value\(16) & (!\Inst_top_level|Inst_Address_Counter|address_int\(7) & !\Inst_top_level|Inst_Address_Counter|address_int[6]~45\)) # 
-- (!\Inst_top_level|Inst_Address_Counter|increment_value\(16) & ((!\Inst_top_level|Inst_Address_Counter|address_int[6]~45\) # (!\Inst_top_level|Inst_Address_Counter|address_int\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Address_Counter|increment_value\(16),
	datab => \Inst_top_level|Inst_Address_Counter|address_int\(7),
	datad => VCC,
	cin => \Inst_top_level|Inst_Address_Counter|address_int[6]~45\,
	combout => \Inst_top_level|Inst_Address_Counter|address_int[7]~46_combout\,
	cout => \Inst_top_level|Inst_Address_Counter|address_int[7]~47\);

-- Location: FF_X43_Y30_N15
\Inst_top_level|Inst_Address_Counter|address_int[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Address_Counter|address_int[7]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Address_Counter|address_int\(7));

-- Location: LCCOMB_X43_Y30_N16
\Inst_top_level|Inst_Address_Counter|address_int[8]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Address_Counter|address_int[8]~48_combout\ = ((\Inst_top_level|Inst_Address_Counter|increment_value\(16) $ (\Inst_top_level|Inst_Address_Counter|address_int\(8) $ (!\Inst_top_level|Inst_Address_Counter|address_int[7]~47\)))) # (GND)
-- \Inst_top_level|Inst_Address_Counter|address_int[8]~49\ = CARRY((\Inst_top_level|Inst_Address_Counter|increment_value\(16) & ((\Inst_top_level|Inst_Address_Counter|address_int\(8)) # (!\Inst_top_level|Inst_Address_Counter|address_int[7]~47\))) # 
-- (!\Inst_top_level|Inst_Address_Counter|increment_value\(16) & (\Inst_top_level|Inst_Address_Counter|address_int\(8) & !\Inst_top_level|Inst_Address_Counter|address_int[7]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Address_Counter|increment_value\(16),
	datab => \Inst_top_level|Inst_Address_Counter|address_int\(8),
	datad => VCC,
	cin => \Inst_top_level|Inst_Address_Counter|address_int[7]~47\,
	combout => \Inst_top_level|Inst_Address_Counter|address_int[8]~48_combout\,
	cout => \Inst_top_level|Inst_Address_Counter|address_int[8]~49\);

-- Location: FF_X43_Y30_N17
\Inst_top_level|Inst_Address_Counter|address_int[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Address_Counter|address_int[8]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Address_Counter|address_int\(8));

-- Location: LCCOMB_X43_Y30_N18
\Inst_top_level|Inst_Address_Counter|address_int[9]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Address_Counter|address_int[9]~50_combout\ = (\Inst_top_level|Inst_Address_Counter|increment_value\(16) & ((\Inst_top_level|Inst_Address_Counter|address_int\(9) & (\Inst_top_level|Inst_Address_Counter|address_int[8]~49\ & VCC)) # 
-- (!\Inst_top_level|Inst_Address_Counter|address_int\(9) & (!\Inst_top_level|Inst_Address_Counter|address_int[8]~49\)))) # (!\Inst_top_level|Inst_Address_Counter|increment_value\(16) & ((\Inst_top_level|Inst_Address_Counter|address_int\(9) & 
-- (!\Inst_top_level|Inst_Address_Counter|address_int[8]~49\)) # (!\Inst_top_level|Inst_Address_Counter|address_int\(9) & ((\Inst_top_level|Inst_Address_Counter|address_int[8]~49\) # (GND)))))
-- \Inst_top_level|Inst_Address_Counter|address_int[9]~51\ = CARRY((\Inst_top_level|Inst_Address_Counter|increment_value\(16) & (!\Inst_top_level|Inst_Address_Counter|address_int\(9) & !\Inst_top_level|Inst_Address_Counter|address_int[8]~49\)) # 
-- (!\Inst_top_level|Inst_Address_Counter|increment_value\(16) & ((!\Inst_top_level|Inst_Address_Counter|address_int[8]~49\) # (!\Inst_top_level|Inst_Address_Counter|address_int\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Address_Counter|increment_value\(16),
	datab => \Inst_top_level|Inst_Address_Counter|address_int\(9),
	datad => VCC,
	cin => \Inst_top_level|Inst_Address_Counter|address_int[8]~49\,
	combout => \Inst_top_level|Inst_Address_Counter|address_int[9]~50_combout\,
	cout => \Inst_top_level|Inst_Address_Counter|address_int[9]~51\);

-- Location: FF_X43_Y30_N19
\Inst_top_level|Inst_Address_Counter|address_int[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Address_Counter|address_int[9]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Address_Counter|address_int\(9));

-- Location: LCCOMB_X43_Y30_N20
\Inst_top_level|Inst_Address_Counter|address_int[10]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Address_Counter|address_int[10]~52_combout\ = ((\Inst_top_level|Inst_Address_Counter|increment_value\(10) $ (\Inst_top_level|Inst_Address_Counter|address_int\(10) $ (!\Inst_top_level|Inst_Address_Counter|address_int[9]~51\)))) # (GND)
-- \Inst_top_level|Inst_Address_Counter|address_int[10]~53\ = CARRY((\Inst_top_level|Inst_Address_Counter|increment_value\(10) & ((\Inst_top_level|Inst_Address_Counter|address_int\(10)) # (!\Inst_top_level|Inst_Address_Counter|address_int[9]~51\))) # 
-- (!\Inst_top_level|Inst_Address_Counter|increment_value\(10) & (\Inst_top_level|Inst_Address_Counter|address_int\(10) & !\Inst_top_level|Inst_Address_Counter|address_int[9]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Address_Counter|increment_value\(10),
	datab => \Inst_top_level|Inst_Address_Counter|address_int\(10),
	datad => VCC,
	cin => \Inst_top_level|Inst_Address_Counter|address_int[9]~51\,
	combout => \Inst_top_level|Inst_Address_Counter|address_int[10]~52_combout\,
	cout => \Inst_top_level|Inst_Address_Counter|address_int[10]~53\);

-- Location: FF_X43_Y30_N21
\Inst_top_level|Inst_Address_Counter|address_int[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Address_Counter|address_int[10]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Address_Counter|address_int\(10));

-- Location: LCCOMB_X43_Y30_N26
\Inst_top_level|Inst_Address_Counter|address_int[13]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Address_Counter|address_int[13]~58_combout\ = (\Inst_top_level|Inst_Address_Counter|increment_value\(13) & ((\Inst_top_level|Inst_Address_Counter|address_int\(13) & (\Inst_top_level|Inst_Address_Counter|address_int[12]~57\ & VCC)) # 
-- (!\Inst_top_level|Inst_Address_Counter|address_int\(13) & (!\Inst_top_level|Inst_Address_Counter|address_int[12]~57\)))) # (!\Inst_top_level|Inst_Address_Counter|increment_value\(13) & ((\Inst_top_level|Inst_Address_Counter|address_int\(13) & 
-- (!\Inst_top_level|Inst_Address_Counter|address_int[12]~57\)) # (!\Inst_top_level|Inst_Address_Counter|address_int\(13) & ((\Inst_top_level|Inst_Address_Counter|address_int[12]~57\) # (GND)))))
-- \Inst_top_level|Inst_Address_Counter|address_int[13]~59\ = CARRY((\Inst_top_level|Inst_Address_Counter|increment_value\(13) & (!\Inst_top_level|Inst_Address_Counter|address_int\(13) & !\Inst_top_level|Inst_Address_Counter|address_int[12]~57\)) # 
-- (!\Inst_top_level|Inst_Address_Counter|increment_value\(13) & ((!\Inst_top_level|Inst_Address_Counter|address_int[12]~57\) # (!\Inst_top_level|Inst_Address_Counter|address_int\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Address_Counter|increment_value\(13),
	datab => \Inst_top_level|Inst_Address_Counter|address_int\(13),
	datad => VCC,
	cin => \Inst_top_level|Inst_Address_Counter|address_int[12]~57\,
	combout => \Inst_top_level|Inst_Address_Counter|address_int[13]~58_combout\,
	cout => \Inst_top_level|Inst_Address_Counter|address_int[13]~59\);

-- Location: FF_X43_Y30_N27
\Inst_top_level|Inst_Address_Counter|address_int[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Address_Counter|address_int[13]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Address_Counter|address_int\(13));

-- Location: LCCOMB_X43_Y30_N28
\Inst_top_level|Inst_Address_Counter|address_int[14]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Address_Counter|address_int[14]~60_combout\ = ((\Inst_top_level|Inst_Address_Counter|increment_value\(16) $ (\Inst_top_level|Inst_Address_Counter|address_int\(14) $ (!\Inst_top_level|Inst_Address_Counter|address_int[13]~59\)))) # 
-- (GND)
-- \Inst_top_level|Inst_Address_Counter|address_int[14]~61\ = CARRY((\Inst_top_level|Inst_Address_Counter|increment_value\(16) & ((\Inst_top_level|Inst_Address_Counter|address_int\(14)) # (!\Inst_top_level|Inst_Address_Counter|address_int[13]~59\))) # 
-- (!\Inst_top_level|Inst_Address_Counter|increment_value\(16) & (\Inst_top_level|Inst_Address_Counter|address_int\(14) & !\Inst_top_level|Inst_Address_Counter|address_int[13]~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Address_Counter|increment_value\(16),
	datab => \Inst_top_level|Inst_Address_Counter|address_int\(14),
	datad => VCC,
	cin => \Inst_top_level|Inst_Address_Counter|address_int[13]~59\,
	combout => \Inst_top_level|Inst_Address_Counter|address_int[14]~60_combout\,
	cout => \Inst_top_level|Inst_Address_Counter|address_int[14]~61\);

-- Location: FF_X43_Y30_N29
\Inst_top_level|Inst_Address_Counter|address_int[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Address_Counter|address_int[14]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Address_Counter|address_int\(14));

-- Location: LCCOMB_X43_Y29_N0
\Inst_top_level|Inst_Address_Counter|address_int[16]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Address_Counter|address_int[16]~64_combout\ = ((\Inst_top_level|Inst_Address_Counter|increment_value\(16) $ (\Inst_top_level|Inst_Address_Counter|address_int\(16) $ (!\Inst_top_level|Inst_Address_Counter|address_int[15]~63\)))) # 
-- (GND)
-- \Inst_top_level|Inst_Address_Counter|address_int[16]~65\ = CARRY((\Inst_top_level|Inst_Address_Counter|increment_value\(16) & ((\Inst_top_level|Inst_Address_Counter|address_int\(16)) # (!\Inst_top_level|Inst_Address_Counter|address_int[15]~63\))) # 
-- (!\Inst_top_level|Inst_Address_Counter|increment_value\(16) & (\Inst_top_level|Inst_Address_Counter|address_int\(16) & !\Inst_top_level|Inst_Address_Counter|address_int[15]~63\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Address_Counter|increment_value\(16),
	datab => \Inst_top_level|Inst_Address_Counter|address_int\(16),
	datad => VCC,
	cin => \Inst_top_level|Inst_Address_Counter|address_int[15]~63\,
	combout => \Inst_top_level|Inst_Address_Counter|address_int[16]~64_combout\,
	cout => \Inst_top_level|Inst_Address_Counter|address_int[16]~65\);

-- Location: FF_X43_Y29_N1
\Inst_top_level|Inst_Address_Counter|address_int[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Address_Counter|address_int[16]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Address_Counter|address_int\(16));

-- Location: LCCOMB_X43_Y29_N2
\Inst_top_level|Inst_Address_Counter|address_int[17]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Address_Counter|address_int[17]~66_combout\ = (\Inst_top_level|Inst_Address_Counter|address_int\(17) & (!\Inst_top_level|Inst_Address_Counter|address_int[16]~65\)) # (!\Inst_top_level|Inst_Address_Counter|address_int\(17) & 
-- ((\Inst_top_level|Inst_Address_Counter|address_int[16]~65\) # (GND)))
-- \Inst_top_level|Inst_Address_Counter|address_int[17]~67\ = CARRY((!\Inst_top_level|Inst_Address_Counter|address_int[16]~65\) # (!\Inst_top_level|Inst_Address_Counter|address_int\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Address_Counter|address_int\(17),
	datad => VCC,
	cin => \Inst_top_level|Inst_Address_Counter|address_int[16]~65\,
	combout => \Inst_top_level|Inst_Address_Counter|address_int[17]~66_combout\,
	cout => \Inst_top_level|Inst_Address_Counter|address_int[17]~67\);

-- Location: FF_X43_Y29_N3
\Inst_top_level|Inst_Address_Counter|address_int[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Address_Counter|address_int[17]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Address_Counter|address_int\(17));

-- Location: LCCOMB_X43_Y29_N4
\Inst_top_level|Inst_Address_Counter|address_int[18]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Address_Counter|address_int[18]~68_combout\ = (\Inst_top_level|Inst_Address_Counter|address_int\(18) & (\Inst_top_level|Inst_Address_Counter|address_int[17]~67\ $ (GND))) # (!\Inst_top_level|Inst_Address_Counter|address_int\(18) & 
-- (!\Inst_top_level|Inst_Address_Counter|address_int[17]~67\ & VCC))
-- \Inst_top_level|Inst_Address_Counter|address_int[18]~69\ = CARRY((\Inst_top_level|Inst_Address_Counter|address_int\(18) & !\Inst_top_level|Inst_Address_Counter|address_int[17]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Address_Counter|address_int\(18),
	datad => VCC,
	cin => \Inst_top_level|Inst_Address_Counter|address_int[17]~67\,
	combout => \Inst_top_level|Inst_Address_Counter|address_int[18]~68_combout\,
	cout => \Inst_top_level|Inst_Address_Counter|address_int[18]~69\);

-- Location: FF_X43_Y29_N5
\Inst_top_level|Inst_Address_Counter|address_int[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Address_Counter|address_int[18]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Address_Counter|address_int\(18));

-- Location: LCCOMB_X43_Y29_N8
\Inst_top_level|Inst_Address_Counter|address_int[20]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Address_Counter|address_int[20]~72_combout\ = (\Inst_top_level|Inst_Address_Counter|address_int\(20) & (\Inst_top_level|Inst_Address_Counter|address_int[19]~71\ $ (GND))) # (!\Inst_top_level|Inst_Address_Counter|address_int\(20) & 
-- (!\Inst_top_level|Inst_Address_Counter|address_int[19]~71\ & VCC))
-- \Inst_top_level|Inst_Address_Counter|address_int[20]~73\ = CARRY((\Inst_top_level|Inst_Address_Counter|address_int\(20) & !\Inst_top_level|Inst_Address_Counter|address_int[19]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Address_Counter|address_int\(20),
	datad => VCC,
	cin => \Inst_top_level|Inst_Address_Counter|address_int[19]~71\,
	combout => \Inst_top_level|Inst_Address_Counter|address_int[20]~72_combout\,
	cout => \Inst_top_level|Inst_Address_Counter|address_int[20]~73\);

-- Location: FF_X43_Y29_N9
\Inst_top_level|Inst_Address_Counter|address_int[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Address_Counter|address_int[20]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Address_Counter|address_int\(20));

-- Location: LCCOMB_X43_Y29_N14
\Inst_top_level|Inst_Address_Counter|address_int[23]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Address_Counter|address_int[23]~78_combout\ = (\Inst_top_level|Inst_Address_Counter|address_int\(23) & (!\Inst_top_level|Inst_Address_Counter|address_int[22]~77\)) # (!\Inst_top_level|Inst_Address_Counter|address_int\(23) & 
-- ((\Inst_top_level|Inst_Address_Counter|address_int[22]~77\) # (GND)))
-- \Inst_top_level|Inst_Address_Counter|address_int[23]~79\ = CARRY((!\Inst_top_level|Inst_Address_Counter|address_int[22]~77\) # (!\Inst_top_level|Inst_Address_Counter|address_int\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Address_Counter|address_int\(23),
	datad => VCC,
	cin => \Inst_top_level|Inst_Address_Counter|address_int[22]~77\,
	combout => \Inst_top_level|Inst_Address_Counter|address_int[23]~78_combout\,
	cout => \Inst_top_level|Inst_Address_Counter|address_int[23]~79\);

-- Location: FF_X43_Y29_N15
\Inst_top_level|Inst_Address_Counter|address_int[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Address_Counter|address_int[23]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Address_Counter|address_int\(23));

-- Location: LCCOMB_X43_Y29_N16
\Inst_top_level|Inst_Address_Counter|address_int[24]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Address_Counter|address_int[24]~80_combout\ = (\Inst_top_level|Inst_Address_Counter|address_int\(24) & (\Inst_top_level|Inst_Address_Counter|address_int[23]~79\ $ (GND))) # (!\Inst_top_level|Inst_Address_Counter|address_int\(24) & 
-- (!\Inst_top_level|Inst_Address_Counter|address_int[23]~79\ & VCC))
-- \Inst_top_level|Inst_Address_Counter|address_int[24]~81\ = CARRY((\Inst_top_level|Inst_Address_Counter|address_int\(24) & !\Inst_top_level|Inst_Address_Counter|address_int[23]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Address_Counter|address_int\(24),
	datad => VCC,
	cin => \Inst_top_level|Inst_Address_Counter|address_int[23]~79\,
	combout => \Inst_top_level|Inst_Address_Counter|address_int[24]~80_combout\,
	cout => \Inst_top_level|Inst_Address_Counter|address_int[24]~81\);

-- Location: FF_X43_Y29_N17
\Inst_top_level|Inst_Address_Counter|address_int[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Address_Counter|address_int[24]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Address_Counter|address_int\(24));

-- Location: LCCOMB_X43_Y29_N18
\Inst_top_level|Inst_Address_Counter|address_int[25]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Address_Counter|address_int[25]~82_combout\ = (\Inst_top_level|Inst_Address_Counter|address_int\(25) & (!\Inst_top_level|Inst_Address_Counter|address_int[24]~81\)) # (!\Inst_top_level|Inst_Address_Counter|address_int\(25) & 
-- ((\Inst_top_level|Inst_Address_Counter|address_int[24]~81\) # (GND)))
-- \Inst_top_level|Inst_Address_Counter|address_int[25]~83\ = CARRY((!\Inst_top_level|Inst_Address_Counter|address_int[24]~81\) # (!\Inst_top_level|Inst_Address_Counter|address_int\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Address_Counter|address_int\(25),
	datad => VCC,
	cin => \Inst_top_level|Inst_Address_Counter|address_int[24]~81\,
	combout => \Inst_top_level|Inst_Address_Counter|address_int[25]~82_combout\,
	cout => \Inst_top_level|Inst_Address_Counter|address_int[25]~83\);

-- Location: FF_X43_Y29_N19
\Inst_top_level|Inst_Address_Counter|address_int[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Address_Counter|address_int[25]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Address_Counter|address_int\(25));

-- Location: LCCOMB_X43_Y29_N20
\Inst_top_level|Inst_Address_Counter|address_int[26]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Address_Counter|address_int[26]~84_combout\ = (\Inst_top_level|Inst_Address_Counter|address_int\(26) & (\Inst_top_level|Inst_Address_Counter|address_int[25]~83\ $ (GND))) # (!\Inst_top_level|Inst_Address_Counter|address_int\(26) & 
-- (!\Inst_top_level|Inst_Address_Counter|address_int[25]~83\ & VCC))
-- \Inst_top_level|Inst_Address_Counter|address_int[26]~85\ = CARRY((\Inst_top_level|Inst_Address_Counter|address_int\(26) & !\Inst_top_level|Inst_Address_Counter|address_int[25]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Address_Counter|address_int\(26),
	datad => VCC,
	cin => \Inst_top_level|Inst_Address_Counter|address_int[25]~83\,
	combout => \Inst_top_level|Inst_Address_Counter|address_int[26]~84_combout\,
	cout => \Inst_top_level|Inst_Address_Counter|address_int[26]~85\);

-- Location: FF_X43_Y29_N21
\Inst_top_level|Inst_Address_Counter|address_int[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Address_Counter|address_int[26]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Address_Counter|address_int\(26));

-- Location: LCCOMB_X43_Y29_N22
\Inst_top_level|Inst_Address_Counter|address_int[27]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Address_Counter|address_int[27]~86_combout\ = (\Inst_top_level|Inst_Address_Counter|address_int\(27) & (!\Inst_top_level|Inst_Address_Counter|address_int[26]~85\)) # (!\Inst_top_level|Inst_Address_Counter|address_int\(27) & 
-- ((\Inst_top_level|Inst_Address_Counter|address_int[26]~85\) # (GND)))
-- \Inst_top_level|Inst_Address_Counter|address_int[27]~87\ = CARRY((!\Inst_top_level|Inst_Address_Counter|address_int[26]~85\) # (!\Inst_top_level|Inst_Address_Counter|address_int\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Address_Counter|address_int\(27),
	datad => VCC,
	cin => \Inst_top_level|Inst_Address_Counter|address_int[26]~85\,
	combout => \Inst_top_level|Inst_Address_Counter|address_int[27]~86_combout\,
	cout => \Inst_top_level|Inst_Address_Counter|address_int[27]~87\);

-- Location: LCCOMB_X43_Y29_N24
\Inst_top_level|Inst_Address_Counter|address_int[28]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Address_Counter|address_int[28]~88_combout\ = (\Inst_top_level|Inst_Address_Counter|address_int\(28) & (\Inst_top_level|Inst_Address_Counter|address_int[27]~87\ $ (GND))) # (!\Inst_top_level|Inst_Address_Counter|address_int\(28) & 
-- (!\Inst_top_level|Inst_Address_Counter|address_int[27]~87\ & VCC))
-- \Inst_top_level|Inst_Address_Counter|address_int[28]~89\ = CARRY((\Inst_top_level|Inst_Address_Counter|address_int\(28) & !\Inst_top_level|Inst_Address_Counter|address_int[27]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Address_Counter|address_int\(28),
	datad => VCC,
	cin => \Inst_top_level|Inst_Address_Counter|address_int[27]~87\,
	combout => \Inst_top_level|Inst_Address_Counter|address_int[28]~88_combout\,
	cout => \Inst_top_level|Inst_Address_Counter|address_int[28]~89\);

-- Location: FF_X43_Y29_N25
\Inst_top_level|Inst_Address_Counter|address_int[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Address_Counter|address_int[28]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Address_Counter|address_int\(28));

-- Location: LCCOMB_X43_Y29_N26
\Inst_top_level|Inst_Address_Counter|address_int[29]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Address_Counter|address_int[29]~90_combout\ = (\Inst_top_level|Inst_Address_Counter|address_int\(29) & (!\Inst_top_level|Inst_Address_Counter|address_int[28]~89\)) # (!\Inst_top_level|Inst_Address_Counter|address_int\(29) & 
-- ((\Inst_top_level|Inst_Address_Counter|address_int[28]~89\) # (GND)))
-- \Inst_top_level|Inst_Address_Counter|address_int[29]~91\ = CARRY((!\Inst_top_level|Inst_Address_Counter|address_int[28]~89\) # (!\Inst_top_level|Inst_Address_Counter|address_int\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Address_Counter|address_int\(29),
	datad => VCC,
	cin => \Inst_top_level|Inst_Address_Counter|address_int[28]~89\,
	combout => \Inst_top_level|Inst_Address_Counter|address_int[29]~90_combout\,
	cout => \Inst_top_level|Inst_Address_Counter|address_int[29]~91\);

-- Location: FF_X43_Y29_N27
\Inst_top_level|Inst_Address_Counter|address_int[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Address_Counter|address_int[29]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Address_Counter|address_int\(29));

-- Location: LCCOMB_X42_Y29_N26
\Inst_top_level|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Mux2~0_combout\ = (\Inst_top_level|Inst_system_controller|speed_sel\(1) & (((\Inst_top_level|Inst_Address_Counter|address_int\(29))))) # (!\Inst_top_level|Inst_system_controller|speed_sel\(1) & 
-- ((\Inst_top_level|Inst_system_controller|speed_sel\(0) & ((\Inst_top_level|Inst_Address_Counter|address_int\(29)))) # (!\Inst_top_level|Inst_system_controller|speed_sel\(0) & (\Inst_top_level|Inst_system_controller|address_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|address_out\(5),
	datab => \Inst_top_level|Inst_system_controller|speed_sel\(1),
	datac => \Inst_top_level|Inst_system_controller|speed_sel\(0),
	datad => \Inst_top_level|Inst_Address_Counter|address_int\(29),
	combout => \Inst_top_level|Mux2~0_combout\);

-- Location: LCCOMB_X43_Y29_N28
\Inst_top_level|Inst_Address_Counter|address_int[30]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Address_Counter|address_int[30]~92_combout\ = (\Inst_top_level|Inst_Address_Counter|address_int\(30) & (\Inst_top_level|Inst_Address_Counter|address_int[29]~91\ $ (GND))) # (!\Inst_top_level|Inst_Address_Counter|address_int\(30) & 
-- (!\Inst_top_level|Inst_Address_Counter|address_int[29]~91\ & VCC))
-- \Inst_top_level|Inst_Address_Counter|address_int[30]~93\ = CARRY((\Inst_top_level|Inst_Address_Counter|address_int\(30) & !\Inst_top_level|Inst_Address_Counter|address_int[29]~91\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Address_Counter|address_int\(30),
	datad => VCC,
	cin => \Inst_top_level|Inst_Address_Counter|address_int[29]~91\,
	combout => \Inst_top_level|Inst_Address_Counter|address_int[30]~92_combout\,
	cout => \Inst_top_level|Inst_Address_Counter|address_int[30]~93\);

-- Location: FF_X43_Y29_N29
\Inst_top_level|Inst_Address_Counter|address_int[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Address_Counter|address_int[30]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Address_Counter|address_int\(30));

-- Location: LCCOMB_X42_Y29_N20
\Inst_top_level|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Mux1~0_combout\ = (\Inst_top_level|Inst_system_controller|speed_sel\(0) & (((\Inst_top_level|Inst_Address_Counter|address_int\(30))))) # (!\Inst_top_level|Inst_system_controller|speed_sel\(0) & 
-- ((\Inst_top_level|Inst_system_controller|speed_sel\(1) & ((\Inst_top_level|Inst_Address_Counter|address_int\(30)))) # (!\Inst_top_level|Inst_system_controller|speed_sel\(1) & (\Inst_top_level|Inst_system_controller|address_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|address_out\(6),
	datab => \Inst_top_level|Inst_Address_Counter|address_int\(30),
	datac => \Inst_top_level|Inst_system_controller|speed_sel\(0),
	datad => \Inst_top_level|Inst_system_controller|speed_sel\(1),
	combout => \Inst_top_level|Mux1~0_combout\);

-- Location: LCCOMB_X42_Y29_N16
\Inst_top_level|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Mux3~0_combout\ = (\Inst_top_level|Inst_system_controller|speed_sel\(1) & (((\Inst_top_level|Inst_Address_Counter|address_int\(28))))) # (!\Inst_top_level|Inst_system_controller|speed_sel\(1) & 
-- ((\Inst_top_level|Inst_system_controller|speed_sel\(0) & ((\Inst_top_level|Inst_Address_Counter|address_int\(28)))) # (!\Inst_top_level|Inst_system_controller|speed_sel\(0) & (\Inst_top_level|Inst_system_controller|address_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|address_out\(4),
	datab => \Inst_top_level|Inst_system_controller|speed_sel\(1),
	datac => \Inst_top_level|Inst_system_controller|speed_sel\(0),
	datad => \Inst_top_level|Inst_Address_Counter|address_int\(28),
	combout => \Inst_top_level|Mux3~0_combout\);

-- Location: LCCOMB_X39_Y29_N2
\Inst_top_level|Inst_HEX_to_ASCII_5|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_HEX_to_ASCII_5|Mux6~0_combout\ = \Inst_top_level|Mux3~0_combout\ $ (((\Inst_top_level|Mux0~0_combout\ & ((\Inst_top_level|Mux2~0_combout\) # (\Inst_top_level|Mux1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Mux0~0_combout\,
	datab => \Inst_top_level|Mux2~0_combout\,
	datac => \Inst_top_level|Mux1~0_combout\,
	datad => \Inst_top_level|Mux3~0_combout\,
	combout => \Inst_top_level|Inst_HEX_to_ASCII_5|Mux6~0_combout\);

-- Location: LCCOMB_X42_Y29_N24
\Inst_top_level|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Mux7~0_combout\ = (\Inst_top_level|Inst_system_controller|speed_sel\(0) & (((\Inst_top_level|Inst_Address_Counter|address_int\(24))))) # (!\Inst_top_level|Inst_system_controller|speed_sel\(0) & 
-- ((\Inst_top_level|Inst_system_controller|speed_sel\(1) & ((\Inst_top_level|Inst_Address_Counter|address_int\(24)))) # (!\Inst_top_level|Inst_system_controller|speed_sel\(1) & (\Inst_top_level|Inst_system_controller|address_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|address_out\(0),
	datab => \Inst_top_level|Inst_Address_Counter|address_int\(24),
	datac => \Inst_top_level|Inst_system_controller|speed_sel\(0),
	datad => \Inst_top_level|Inst_system_controller|speed_sel\(1),
	combout => \Inst_top_level|Mux7~0_combout\);

-- Location: LCCOMB_X42_Y29_N2
\Inst_top_level|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Mux6~0_combout\ = (\Inst_top_level|Inst_system_controller|speed_sel\(0) & (((\Inst_top_level|Inst_Address_Counter|address_int\(25))))) # (!\Inst_top_level|Inst_system_controller|speed_sel\(0) & 
-- ((\Inst_top_level|Inst_system_controller|speed_sel\(1) & ((\Inst_top_level|Inst_Address_Counter|address_int\(25)))) # (!\Inst_top_level|Inst_system_controller|speed_sel\(1) & (\Inst_top_level|Inst_system_controller|address_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|address_out\(1),
	datab => \Inst_top_level|Inst_Address_Counter|address_int\(25),
	datac => \Inst_top_level|Inst_system_controller|speed_sel\(0),
	datad => \Inst_top_level|Inst_system_controller|speed_sel\(1),
	combout => \Inst_top_level|Mux6~0_combout\);

-- Location: LCCOMB_X46_Y31_N0
\Inst_top_level|Inst_system_controller|address_cnt[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|address_cnt[0]~8_combout\ = \Inst_top_level|Inst_system_controller|address_cnt\(0) $ (VCC)
-- \Inst_top_level|Inst_system_controller|address_cnt[0]~9\ = CARRY(\Inst_top_level|Inst_system_controller|address_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_system_controller|address_cnt\(0),
	datad => VCC,
	combout => \Inst_top_level|Inst_system_controller|address_cnt[0]~8_combout\,
	cout => \Inst_top_level|Inst_system_controller|address_cnt[0]~9\);

-- Location: LCCOMB_X46_Y31_N28
\Inst_top_level|Inst_system_controller|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Equal3~0_combout\ = (((!\Inst_top_level|Inst_system_controller|address_cnt\(1)) # (!\Inst_top_level|Inst_system_controller|address_cnt\(2))) # (!\Inst_top_level|Inst_system_controller|address_cnt\(0))) # 
-- (!\Inst_top_level|Inst_system_controller|address_cnt\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|address_cnt\(3),
	datab => \Inst_top_level|Inst_system_controller|address_cnt\(0),
	datac => \Inst_top_level|Inst_system_controller|address_cnt\(2),
	datad => \Inst_top_level|Inst_system_controller|address_cnt\(1),
	combout => \Inst_top_level|Inst_system_controller|Equal3~0_combout\);

-- Location: LCCOMB_X46_Y31_N4
\Inst_top_level|Inst_system_controller|address_cnt[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|address_cnt[2]~17_combout\ = (\Inst_top_level|Inst_system_controller|address_cnt\(2) & (\Inst_top_level|Inst_system_controller|address_cnt[1]~16\ $ (GND))) # (!\Inst_top_level|Inst_system_controller|address_cnt\(2) & 
-- (!\Inst_top_level|Inst_system_controller|address_cnt[1]~16\ & VCC))
-- \Inst_top_level|Inst_system_controller|address_cnt[2]~18\ = CARRY((\Inst_top_level|Inst_system_controller|address_cnt\(2) & !\Inst_top_level|Inst_system_controller|address_cnt[1]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_system_controller|address_cnt\(2),
	datad => VCC,
	cin => \Inst_top_level|Inst_system_controller|address_cnt[1]~16\,
	combout => \Inst_top_level|Inst_system_controller|address_cnt[2]~17_combout\,
	cout => \Inst_top_level|Inst_system_controller|address_cnt[2]~18\);

-- Location: LCCOMB_X46_Y31_N8
\Inst_top_level|Inst_system_controller|address_cnt[4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|address_cnt[4]~21_combout\ = (\Inst_top_level|Inst_system_controller|address_cnt\(4) & (\Inst_top_level|Inst_system_controller|address_cnt[3]~20\ $ (GND))) # (!\Inst_top_level|Inst_system_controller|address_cnt\(4) & 
-- (!\Inst_top_level|Inst_system_controller|address_cnt[3]~20\ & VCC))
-- \Inst_top_level|Inst_system_controller|address_cnt[4]~22\ = CARRY((\Inst_top_level|Inst_system_controller|address_cnt\(4) & !\Inst_top_level|Inst_system_controller|address_cnt[3]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_system_controller|address_cnt\(4),
	datad => VCC,
	cin => \Inst_top_level|Inst_system_controller|address_cnt[3]~20\,
	combout => \Inst_top_level|Inst_system_controller|address_cnt[4]~21_combout\,
	cout => \Inst_top_level|Inst_system_controller|address_cnt[4]~22\);

-- Location: LCCOMB_X47_Y31_N26
\Inst_top_level|Inst_system_controller|byte_start~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|byte_start~4_combout\ = (!\Inst_top_level|Inst_system_controller|next_state.test~q\ & !\Inst_top_level|Inst_system_controller|next_state.pause~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|next_state.test~q\,
	datac => \Inst_top_level|Inst_system_controller|next_state.pause~q\,
	combout => \Inst_top_level|Inst_system_controller|byte_start~4_combout\);

-- Location: LCCOMB_X47_Y31_N8
\Inst_top_level|Inst_system_controller|address_cnt[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|address_cnt[0]~13_combout\ = (\Inst_top_level|Inst_system_controller|address_cnt[0]~12_combout\ & (((\Inst_top_level|Inst_system_controller|byte_start~4_combout\)) # 
-- (!\Inst_top_level|Inst_BTN_Debounce_pause|btn_pulse_f~q\))) # (!\Inst_top_level|Inst_system_controller|address_cnt[0]~12_combout\ & (((\Inst_top_level|Inst_system_controller|byte_start~4_combout\ & 
-- !\Inst_top_level|Inst_system_controller|Selector2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|address_cnt[0]~12_combout\,
	datab => \Inst_top_level|Inst_BTN_Debounce_pause|btn_pulse_f~q\,
	datac => \Inst_top_level|Inst_system_controller|byte_start~4_combout\,
	datad => \Inst_top_level|Inst_system_controller|Selector2~1_combout\,
	combout => \Inst_top_level|Inst_system_controller|address_cnt[0]~13_combout\);

-- Location: LCCOMB_X46_Y31_N18
\Inst_top_level|Inst_system_controller|address_cnt[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|address_cnt[0]~14_combout\ = (\Inst_top_level|Inst_system_controller|address_cnt[0]~10_combout\) # ((\Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\) # 
-- ((\Inst_top_level|Inst_system_controller|address_cnt[0]~13_combout\ & \Inst_top_level|Inst_system_controller|Selector1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|address_cnt[0]~10_combout\,
	datab => \Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\,
	datac => \Inst_top_level|Inst_system_controller|address_cnt[0]~13_combout\,
	datad => \Inst_top_level|Inst_system_controller|Selector1~0_combout\,
	combout => \Inst_top_level|Inst_system_controller|address_cnt[0]~14_combout\);

-- Location: FF_X46_Y31_N9
\Inst_top_level|Inst_system_controller|address_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|address_cnt[4]~21_combout\,
	sclr => \Inst_top_level|Inst_system_controller|address_cnt[0]~11_combout\,
	ena => \Inst_top_level|Inst_system_controller|address_cnt[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|address_cnt\(4));

-- Location: LCCOMB_X46_Y31_N10
\Inst_top_level|Inst_system_controller|address_cnt[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|address_cnt[5]~23_combout\ = (\Inst_top_level|Inst_system_controller|address_cnt\(5) & (!\Inst_top_level|Inst_system_controller|address_cnt[4]~22\)) # (!\Inst_top_level|Inst_system_controller|address_cnt\(5) & 
-- ((\Inst_top_level|Inst_system_controller|address_cnt[4]~22\) # (GND)))
-- \Inst_top_level|Inst_system_controller|address_cnt[5]~24\ = CARRY((!\Inst_top_level|Inst_system_controller|address_cnt[4]~22\) # (!\Inst_top_level|Inst_system_controller|address_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|address_cnt\(5),
	datad => VCC,
	cin => \Inst_top_level|Inst_system_controller|address_cnt[4]~22\,
	combout => \Inst_top_level|Inst_system_controller|address_cnt[5]~23_combout\,
	cout => \Inst_top_level|Inst_system_controller|address_cnt[5]~24\);

-- Location: LCCOMB_X46_Y31_N14
\Inst_top_level|Inst_system_controller|address_cnt[7]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|address_cnt[7]~27_combout\ = \Inst_top_level|Inst_system_controller|address_cnt\(7) $ (\Inst_top_level|Inst_system_controller|address_cnt[6]~26\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_system_controller|address_cnt\(7),
	cin => \Inst_top_level|Inst_system_controller|address_cnt[6]~26\,
	combout => \Inst_top_level|Inst_system_controller|address_cnt[7]~27_combout\);

-- Location: FF_X46_Y31_N15
\Inst_top_level|Inst_system_controller|address_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|address_cnt[7]~27_combout\,
	sclr => \Inst_top_level|Inst_system_controller|address_cnt[0]~11_combout\,
	ena => \Inst_top_level|Inst_system_controller|address_cnt[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|address_cnt\(7));

-- Location: FF_X46_Y31_N11
\Inst_top_level|Inst_system_controller|address_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|address_cnt[5]~23_combout\,
	sclr => \Inst_top_level|Inst_system_controller|address_cnt[0]~11_combout\,
	ena => \Inst_top_level|Inst_system_controller|address_cnt[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|address_cnt\(5));

-- Location: LCCOMB_X46_Y31_N22
\Inst_top_level|Inst_system_controller|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|Equal3~1_combout\ = (((!\Inst_top_level|Inst_system_controller|address_cnt\(5)) # (!\Inst_top_level|Inst_system_controller|address_cnt\(4))) # (!\Inst_top_level|Inst_system_controller|address_cnt\(7))) # 
-- (!\Inst_top_level|Inst_system_controller|address_cnt\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|address_cnt\(6),
	datab => \Inst_top_level|Inst_system_controller|address_cnt\(7),
	datac => \Inst_top_level|Inst_system_controller|address_cnt\(4),
	datad => \Inst_top_level|Inst_system_controller|address_cnt\(5),
	combout => \Inst_top_level|Inst_system_controller|Equal3~1_combout\);

-- Location: LCCOMB_X46_Y31_N16
\Inst_top_level|Inst_system_controller|address_cnt[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|address_cnt[0]~11_combout\ = ((!\Inst_top_level|Inst_system_controller|Equal3~0_combout\ & !\Inst_top_level|Inst_system_controller|Equal3~1_combout\)) # 
-- (!\Inst_top_level|Inst_system_controller|address_cnt[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|address_cnt[0]~10_combout\,
	datab => \Inst_top_level|Inst_system_controller|Equal3~0_combout\,
	datac => \Inst_top_level|Inst_system_controller|Equal3~1_combout\,
	combout => \Inst_top_level|Inst_system_controller|address_cnt[0]~11_combout\);

-- Location: FF_X46_Y31_N1
\Inst_top_level|Inst_system_controller|address_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|address_cnt[0]~8_combout\,
	sclr => \Inst_top_level|Inst_system_controller|address_cnt[0]~11_combout\,
	ena => \Inst_top_level|Inst_system_controller|address_cnt[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|address_cnt\(0));

-- Location: LCCOMB_X46_Y31_N2
\Inst_top_level|Inst_system_controller|address_cnt[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|address_cnt[1]~15_combout\ = (\Inst_top_level|Inst_system_controller|address_cnt\(1) & (!\Inst_top_level|Inst_system_controller|address_cnt[0]~9\)) # (!\Inst_top_level|Inst_system_controller|address_cnt\(1) & 
-- ((\Inst_top_level|Inst_system_controller|address_cnt[0]~9\) # (GND)))
-- \Inst_top_level|Inst_system_controller|address_cnt[1]~16\ = CARRY((!\Inst_top_level|Inst_system_controller|address_cnt[0]~9\) # (!\Inst_top_level|Inst_system_controller|address_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_system_controller|address_cnt\(1),
	datad => VCC,
	cin => \Inst_top_level|Inst_system_controller|address_cnt[0]~9\,
	combout => \Inst_top_level|Inst_system_controller|address_cnt[1]~15_combout\,
	cout => \Inst_top_level|Inst_system_controller|address_cnt[1]~16\);

-- Location: FF_X46_Y31_N3
\Inst_top_level|Inst_system_controller|address_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|address_cnt[1]~15_combout\,
	sclr => \Inst_top_level|Inst_system_controller|address_cnt[0]~11_combout\,
	ena => \Inst_top_level|Inst_system_controller|address_cnt[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|address_cnt\(1));

-- Location: FF_X46_Y31_N5
\Inst_top_level|Inst_system_controller|address_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|address_cnt[2]~17_combout\,
	sclr => \Inst_top_level|Inst_system_controller|address_cnt[0]~11_combout\,
	ena => \Inst_top_level|Inst_system_controller|address_cnt[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|address_cnt\(2));

-- Location: LCCOMB_X45_Y31_N8
\Inst_top_level|Inst_system_controller|address_out~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|address_out~2_combout\ = (\Inst_top_level|Inst_system_controller|next_state.init~q\ & ((\Inst_top_level|Inst_system_controller|address_cnt\(2)))) # (!\Inst_top_level|Inst_system_controller|next_state.init~q\ & 
-- (\Inst_top_level|Inst_system_controller|ROM_cnt\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_system_controller|ROM_cnt\(2),
	datac => \Inst_top_level|Inst_system_controller|next_state.init~q\,
	datad => \Inst_top_level|Inst_system_controller|address_cnt\(2),
	combout => \Inst_top_level|Inst_system_controller|address_out~2_combout\);

-- Location: FF_X45_Y31_N9
\Inst_top_level|Inst_system_controller|address_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|address_out~2_combout\,
	sclr => \Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|address_out\(2));

-- Location: LCCOMB_X42_Y29_N12
\Inst_top_level|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Mux5~0_combout\ = (\Inst_top_level|Inst_system_controller|speed_sel\(0) & (\Inst_top_level|Inst_Address_Counter|address_int\(26))) # (!\Inst_top_level|Inst_system_controller|speed_sel\(0) & 
-- ((\Inst_top_level|Inst_system_controller|speed_sel\(1) & (\Inst_top_level|Inst_Address_Counter|address_int\(26))) # (!\Inst_top_level|Inst_system_controller|speed_sel\(1) & ((\Inst_top_level|Inst_system_controller|address_out\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|speed_sel\(0),
	datab => \Inst_top_level|Inst_Address_Counter|address_int\(26),
	datac => \Inst_top_level|Inst_system_controller|address_out\(2),
	datad => \Inst_top_level|Inst_system_controller|speed_sel\(1),
	combout => \Inst_top_level|Mux5~0_combout\);

-- Location: FF_X43_Y29_N23
\Inst_top_level|Inst_Address_Counter|address_int[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Address_Counter|address_int[27]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Address_Counter|address_int\(27));

-- Location: LCCOMB_X42_Y29_N22
\Inst_top_level|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Mux4~0_combout\ = (\Inst_top_level|Inst_system_controller|speed_sel\(1) & (((\Inst_top_level|Inst_Address_Counter|address_int\(27))))) # (!\Inst_top_level|Inst_system_controller|speed_sel\(1) & 
-- ((\Inst_top_level|Inst_system_controller|speed_sel\(0) & ((\Inst_top_level|Inst_Address_Counter|address_int\(27)))) # (!\Inst_top_level|Inst_system_controller|speed_sel\(0) & (\Inst_top_level|Inst_system_controller|address_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|address_out\(3),
	datab => \Inst_top_level|Inst_system_controller|speed_sel\(1),
	datac => \Inst_top_level|Inst_system_controller|speed_sel\(0),
	datad => \Inst_top_level|Inst_Address_Counter|address_int\(27),
	combout => \Inst_top_level|Mux4~0_combout\);

-- Location: LCCOMB_X43_Y29_N30
\Inst_top_level|Inst_Address_Counter|address_int[31]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Address_Counter|address_int[31]~94_combout\ = \Inst_top_level|Inst_Address_Counter|address_int\(31) $ (\Inst_top_level|Inst_Address_Counter|address_int[30]~93\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Address_Counter|address_int\(31),
	cin => \Inst_top_level|Inst_Address_Counter|address_int[30]~93\,
	combout => \Inst_top_level|Inst_Address_Counter|address_int[31]~94_combout\);

-- Location: FF_X43_Y29_N31
\Inst_top_level|Inst_Address_Counter|address_int[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Address_Counter|address_int[31]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Address_Counter|address_int\(31));

-- Location: LCCOMB_X42_Y29_N30
\Inst_top_level|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Mux0~0_combout\ = (\Inst_top_level|Inst_system_controller|speed_sel\(0) & (((\Inst_top_level|Inst_Address_Counter|address_int\(31))))) # (!\Inst_top_level|Inst_system_controller|speed_sel\(0) & 
-- ((\Inst_top_level|Inst_system_controller|speed_sel\(1) & ((\Inst_top_level|Inst_Address_Counter|address_int\(31)))) # (!\Inst_top_level|Inst_system_controller|speed_sel\(1) & (\Inst_top_level|Inst_system_controller|address_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|address_out\(7),
	datab => \Inst_top_level|Inst_Address_Counter|address_int\(31),
	datac => \Inst_top_level|Inst_system_controller|speed_sel\(0),
	datad => \Inst_top_level|Inst_system_controller|speed_sel\(1),
	combout => \Inst_top_level|Mux0~0_combout\);

-- Location: LCCOMB_X41_Y31_N18
\Inst_top_level|Inst_system_controller|data_select~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|data_select~0_combout\ = !\Inst_top_level|Inst_system_controller|next_state.init~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|Inst_system_controller|next_state.init~q\,
	combout => \Inst_top_level|Inst_system_controller|data_select~0_combout\);

-- Location: FF_X41_Y31_N19
\Inst_top_level|Inst_system_controller|data_select\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|data_select~0_combout\,
	ena => \Inst_top_level|Inst_i2c_user_logic|ALT_INV_next_state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|data_select~q\);

-- Location: LCCOMB_X39_Y28_N20
\Inst_top_level|data_muxed[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|data_muxed[0]~11_combout\ = (\Inst_top_level|Inst_system_controller|data_select~q\ & ((\Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(0)))) # (!\Inst_top_level|Inst_system_controller|data_select~q\ & 
-- (\Inst_top_level|Inst_SRAM_Controller|cont_io_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_SRAM_Controller|cont_io_out\(0),
	datab => \Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(0),
	datac => \Inst_top_level|Inst_system_controller|data_select~q\,
	combout => \Inst_top_level|data_muxed[0]~11_combout\);

-- Location: IOIBUF_X9_Y0_N22
\SRAM_DQ[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(2),
	o => \SRAM_DQ[2]~input_o\);

-- Location: LCCOMB_X35_Y28_N30
\Inst_top_level|Inst_SRAM_Controller|cont_io_out[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_SRAM_Controller|cont_io_out[2]~6_combout\ = (!\Inst_top_level|Inst_Reset_Delay|oRESET~q\ & (\Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\ & \SRAM_DQ[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Reset_Delay|oRESET~q\,
	datac => \Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\,
	datad => \SRAM_DQ[2]~input_o\,
	combout => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[2]~6_combout\);

-- Location: LCCOMB_X39_Y30_N20
\Inst_top_level|Inst_SRAM_Controller|cont_io_out[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_SRAM_Controller|cont_io_out[0]~3_combout\ = (\Inst_top_level|Inst_SRAM_Controller|next_state.ready~q\ & (\Inst_top_level|Inst_SRAM_Controller|sampled~q\ & ((\Inst_top_level|Inst_system_controller|SRAM_rw_int~q\)))) # 
-- (!\Inst_top_level|Inst_SRAM_Controller|next_state.ready~q\ & (((\Inst_top_level|Inst_SRAM_Controller|next_state.init~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_SRAM_Controller|sampled~q\,
	datab => \Inst_top_level|Inst_SRAM_Controller|next_state.ready~q\,
	datac => \Inst_top_level|Inst_SRAM_Controller|next_state.init~q\,
	datad => \Inst_top_level|Inst_system_controller|SRAM_rw_int~q\,
	combout => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[0]~3_combout\);

-- Location: LCCOMB_X35_Y28_N14
\Inst_top_level|Inst_SRAM_Controller|cont_io_out[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_SRAM_Controller|cont_io_out[0]~19_combout\ = (\Inst_top_level|Inst_Reset_Delay|oRESET~q\) # ((!\Inst_top_level|Inst_SRAM_Controller|cont_io_out[0]~3_combout\) # (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Reset_Delay|oRESET~q\,
	datac => \Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\,
	datad => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[0]~3_combout\,
	combout => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[0]~19_combout\);

-- Location: FF_X35_Y28_N31
\Inst_top_level|Inst_SRAM_Controller|cont_io_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[2]~6_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|cont_io_out\(2));

-- Location: LCCOMB_X39_Y28_N16
\Inst_top_level|data_muxed[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|data_muxed[2]~3_combout\ = (\Inst_top_level|Inst_system_controller|data_select~q\ & ((\Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(2)))) # (!\Inst_top_level|Inst_system_controller|data_select~q\ & 
-- (\Inst_top_level|Inst_SRAM_Controller|cont_io_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|data_select~q\,
	datab => \Inst_top_level|Inst_SRAM_Controller|cont_io_out\(2),
	datad => \Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(2),
	combout => \Inst_top_level|data_muxed[2]~3_combout\);

-- Location: IOIBUF_X9_Y0_N15
\SRAM_DQ[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(3),
	o => \SRAM_DQ[3]~input_o\);

-- Location: LCCOMB_X39_Y30_N26
\Inst_top_level|Inst_SRAM_Controller|cont_io_out[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_SRAM_Controller|cont_io_out[3]~18_combout\ = (\Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\ & (!\Inst_top_level|Inst_Reset_Delay|oRESET~q\ & \SRAM_DQ[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\,
	datac => \Inst_top_level|Inst_Reset_Delay|oRESET~q\,
	datad => \SRAM_DQ[3]~input_o\,
	combout => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[3]~18_combout\);

-- Location: FF_X39_Y30_N27
\Inst_top_level|Inst_SRAM_Controller|cont_io_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[3]~18_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|cont_io_out\(3));

-- Location: LCCOMB_X39_Y30_N28
\Inst_top_level|data_muxed[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|data_muxed[3]~15_combout\ = (\Inst_top_level|Inst_system_controller|data_select~q\ & (\Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(3))) # (!\Inst_top_level|Inst_system_controller|data_select~q\ & 
-- ((\Inst_top_level|Inst_SRAM_Controller|cont_io_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(3),
	datac => \Inst_top_level|Inst_system_controller|data_select~q\,
	datad => \Inst_top_level|Inst_SRAM_Controller|cont_io_out\(3),
	combout => \Inst_top_level|data_muxed[3]~15_combout\);

-- Location: LCCOMB_X40_Y28_N18
\Inst_top_level|Inst_HEX_to_ASCII_0|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_HEX_to_ASCII_0|Mux6~0_combout\ = \Inst_top_level|data_muxed[0]~11_combout\ $ (((\Inst_top_level|data_muxed[3]~15_combout\ & ((\Inst_top_level|data_muxed[1]~7_combout\) # (\Inst_top_level|data_muxed[2]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|data_muxed[1]~7_combout\,
	datab => \Inst_top_level|data_muxed[0]~11_combout\,
	datac => \Inst_top_level|data_muxed[2]~3_combout\,
	datad => \Inst_top_level|data_muxed[3]~15_combout\,
	combout => \Inst_top_level|Inst_HEX_to_ASCII_0|Mux6~0_combout\);

-- Location: LCCOMB_X45_Y29_N4
\Inst_top_level|Inst_LCD_User_Logic|byteSel[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|byteSel[0]~7_combout\ = \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0) $ (VCC)
-- \Inst_top_level|Inst_LCD_User_Logic|byteSel[0]~8\ = CARRY(\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	datad => VCC,
	combout => \Inst_top_level|Inst_LCD_User_Logic|byteSel[0]~7_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|byteSel[0]~8\);

-- Location: LCCOMB_X45_Y31_N2
\Inst_top_level|Inst_system_controller|byte_end~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|byte_end~2_combout\ = ((\Inst_top_level|Inst_system_controller|next_state.test~q\) # ((\Inst_top_level|Inst_Reset_Delay|oRESET~q\) # (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\))) # 
-- (!\Inst_top_level|Inst_system_controller|next_state.init~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|next_state.init~q\,
	datab => \Inst_top_level|Inst_system_controller|next_state.test~q\,
	datac => \Inst_top_level|Inst_Reset_Delay|oRESET~q\,
	datad => \Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\,
	combout => \Inst_top_level|Inst_system_controller|byte_end~2_combout\);

-- Location: LCCOMB_X45_Y31_N20
\Inst_top_level|Inst_system_controller|byte_end[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|byte_end[6]~4_combout\ = !\Inst_top_level|Inst_system_controller|byte_end~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|Inst_system_controller|byte_end~2_combout\,
	combout => \Inst_top_level|Inst_system_controller|byte_end[6]~4_combout\);

-- Location: FF_X45_Y31_N21
\Inst_top_level|Inst_system_controller|byte_end[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|byte_end[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|byte_end\(6));

-- Location: LCCOMB_X47_Y29_N4
\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[6]~25_combout\ = \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[6]~23_combout\ $ (((\Inst_top_level|Inst_LCD_User_Logic|byteSel~25_combout\) # (\Inst_top_level|Inst_system_controller|byte_end\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[6]~23_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel~25_combout\,
	datad => \Inst_top_level|Inst_system_controller|byte_end\(6),
	combout => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[6]~25_combout\);

-- Location: LCCOMB_X59_Y37_N12
\Inst_top_level|Inst_BTN_Debounce_reset|btn_sync[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_reset|btn_sync[0]~0_combout\ = !\Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\,
	combout => \Inst_top_level|Inst_BTN_Debounce_reset|btn_sync[0]~0_combout\);

-- Location: FF_X59_Y37_N13
\Inst_top_level|Inst_BTN_Debounce_reset|btn_sync[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_reset|btn_sync[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_reset|btn_sync\(0));

-- Location: LCCOMB_X59_Y37_N16
\Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~0_combout\ = (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_sync\(1) & \Inst_top_level|Inst_BTN_Debounce_reset|btn_sync\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_reset|btn_sync\(1),
	datad => \Inst_top_level|Inst_BTN_Debounce_reset|btn_sync\(0),
	combout => \Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~0_combout\);

-- Location: FF_X59_Y37_N17
\Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~q\);

-- Location: CLKCTRL_G16
\Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~clkctrl_outclk\);

-- Location: LCCOMB_X45_Y29_N12
\Inst_top_level|Inst_LCD_User_Logic|byteSel[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|byteSel[4]~15_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel[3]~14\ $ (GND))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel[3]~14\ & VCC))
-- \Inst_top_level|Inst_LCD_User_Logic|byteSel[4]~16\ = CARRY((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & !\Inst_top_level|Inst_LCD_User_Logic|byteSel[3]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|byteSel[3]~14\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|byteSel[4]~15_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|byteSel[4]~16\);

-- Location: LCCOMB_X45_Y29_N14
\Inst_top_level|Inst_LCD_User_Logic|byteSel[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|byteSel[5]~17_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel[4]~16\)) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & 
-- ((\Inst_top_level|Inst_LCD_User_Logic|byteSel[4]~16\) # (GND)))
-- \Inst_top_level|Inst_LCD_User_Logic|byteSel[5]~18\ = CARRY((!\Inst_top_level|Inst_LCD_User_Logic|byteSel[4]~16\) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(5),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|byteSel[4]~16\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|byteSel[5]~17_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|byteSel[5]~18\);

-- Location: LCCOMB_X45_Y31_N14
\Inst_top_level|Inst_system_controller|byte_start~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|byte_start~1_combout\ = (!\Inst_top_level|Inst_Reset_Delay|oRESET~q\ & (\Inst_top_level|Inst_system_controller|next_state.pause~q\ & \Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Reset_Delay|oRESET~q\,
	datac => \Inst_top_level|Inst_system_controller|next_state.pause~q\,
	datad => \Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\,
	combout => \Inst_top_level|Inst_system_controller|byte_start~1_combout\);

-- Location: FF_X45_Y31_N15
\Inst_top_level|Inst_system_controller|byte_start[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|byte_start~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|byte_start\(5));

-- Location: LCCOMB_X45_Y29_N20
\Inst_top_level|Inst_LCD_User_Logic|byteSel~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|byteSel~29_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel~25_combout\) # (\Inst_top_level|Inst_system_controller|byte_start\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel~25_combout\,
	datad => \Inst_top_level|Inst_system_controller|byte_start\(5),
	combout => \Inst_top_level|Inst_LCD_User_Logic|byteSel~29_combout\);

-- Location: LCCOMB_X53_Y29_N0
\Inst_top_level|Inst_LCD_User_Logic|Add0~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~79_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|Add0~8_combout\ & !\Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Add0~8_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~79_combout\);

-- Location: LCCOMB_X53_Y31_N20
\Inst_top_level|Inst_LCD_User_Logic|count[27]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|count[27]~1_combout\ = (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~q\ & (((\Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\ & !\Inst_top_level|Inst_LCD_User_Logic|LessThan1~12_combout\)) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|count[27]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|count[27]~0_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\,
	datac => \Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~q\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|LessThan1~12_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|count[27]~1_combout\);

-- Location: FF_X53_Y29_N1
\Inst_top_level|Inst_LCD_User_Logic|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Add0~79_combout\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|count[27]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|count\(4));

-- Location: LCCOMB_X53_Y29_N4
\Inst_top_level|Inst_LCD_User_Logic|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~0_combout\ = \Inst_top_level|Inst_LCD_User_Logic|count\(0) $ (GND)
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~1\ = CARRY(!\Inst_top_level|Inst_LCD_User_Logic|count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|count\(0),
	datad => VCC,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~0_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|Add0~1\);

-- Location: LCCOMB_X52_Y28_N14
\Inst_top_level|Inst_LCD_User_Logic|Add0~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~83_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\ & !\Inst_top_level|Inst_LCD_User_Logic|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|Add0~0_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~83_combout\);

-- Location: FF_X52_Y28_N15
\Inst_top_level|Inst_LCD_User_Logic|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Add0~83_combout\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|count[27]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|count\(0));

-- Location: LCCOMB_X53_Y29_N8
\Inst_top_level|Inst_LCD_User_Logic|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~4_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|count\(2) & (\Inst_top_level|Inst_LCD_User_Logic|Add0~3\ $ (GND))) # (!\Inst_top_level|Inst_LCD_User_Logic|count\(2) & ((GND) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Add0~3\)))
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~5\ = CARRY((!\Inst_top_level|Inst_LCD_User_Logic|Add0~3\) # (!\Inst_top_level|Inst_LCD_User_Logic|count\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|count\(2),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|Add0~3\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~4_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|Add0~5\);

-- Location: LCCOMB_X52_Y28_N4
\Inst_top_level|Inst_LCD_User_Logic|Add0~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~81_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|Add0~4_combout\ & !\Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|Add0~4_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~81_combout\);

-- Location: FF_X52_Y28_N5
\Inst_top_level|Inst_LCD_User_Logic|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Add0~81_combout\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|count[27]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|count\(2));

-- Location: LCCOMB_X53_Y29_N10
\Inst_top_level|Inst_LCD_User_Logic|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~6_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|count\(3) & (!\Inst_top_level|Inst_LCD_User_Logic|Add0~5\)) # (!\Inst_top_level|Inst_LCD_User_Logic|count\(3) & (\Inst_top_level|Inst_LCD_User_Logic|Add0~5\ & VCC))
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~7\ = CARRY((\Inst_top_level|Inst_LCD_User_Logic|count\(3) & !\Inst_top_level|Inst_LCD_User_Logic|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|count\(3),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|Add0~5\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~6_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|Add0~7\);

-- Location: LCCOMB_X52_Y29_N24
\Inst_top_level|Inst_LCD_User_Logic|Add0~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~80_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\ & !\Inst_top_level|Inst_LCD_User_Logic|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|Add0~6_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~80_combout\);

-- Location: FF_X52_Y29_N25
\Inst_top_level|Inst_LCD_User_Logic|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Add0~80_combout\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|count[27]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|count\(3));

-- Location: LCCOMB_X53_Y29_N18
\Inst_top_level|Inst_LCD_User_Logic|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~14_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|count\(7) & (!\Inst_top_level|Inst_LCD_User_Logic|Add0~13\)) # (!\Inst_top_level|Inst_LCD_User_Logic|count\(7) & (\Inst_top_level|Inst_LCD_User_Logic|Add0~13\ & 
-- VCC))
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~15\ = CARRY((\Inst_top_level|Inst_LCD_User_Logic|count\(7) & !\Inst_top_level|Inst_LCD_User_Logic|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|count\(7),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|Add0~13\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~14_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|Add0~15\);

-- Location: LCCOMB_X52_Y28_N0
\Inst_top_level|Inst_LCD_User_Logic|Add0~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~76_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|Add0~14_combout\ & !\Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|Add0~14_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~76_combout\);

-- Location: FF_X52_Y28_N1
\Inst_top_level|Inst_LCD_User_Logic|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Add0~76_combout\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|count[27]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|count\(7));

-- Location: LCCOMB_X53_Y29_N20
\Inst_top_level|Inst_LCD_User_Logic|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~16_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|count\(8) & (\Inst_top_level|Inst_LCD_User_Logic|Add0~15\ $ (GND))) # (!\Inst_top_level|Inst_LCD_User_Logic|count\(8) & ((GND) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Add0~15\)))
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~17\ = CARRY((!\Inst_top_level|Inst_LCD_User_Logic|Add0~15\) # (!\Inst_top_level|Inst_LCD_User_Logic|count\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|count\(8),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|Add0~15\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~16_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|Add0~17\);

-- Location: LCCOMB_X52_Y29_N18
\Inst_top_level|Inst_LCD_User_Logic|Add0~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~75_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\) # (!\Inst_top_level|Inst_LCD_User_Logic|Add0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|Add0~16_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~75_combout\);

-- Location: FF_X52_Y29_N19
\Inst_top_level|Inst_LCD_User_Logic|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Add0~75_combout\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|count[27]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|count\(8));

-- Location: LCCOMB_X53_Y29_N22
\Inst_top_level|Inst_LCD_User_Logic|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~18_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|count\(9) & (!\Inst_top_level|Inst_LCD_User_Logic|Add0~17\)) # (!\Inst_top_level|Inst_LCD_User_Logic|count\(9) & (\Inst_top_level|Inst_LCD_User_Logic|Add0~17\ & 
-- VCC))
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~19\ = CARRY((\Inst_top_level|Inst_LCD_User_Logic|count\(9) & !\Inst_top_level|Inst_LCD_User_Logic|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|count\(9),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|Add0~17\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~18_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|Add0~19\);

-- Location: LCCOMB_X53_Y29_N24
\Inst_top_level|Inst_LCD_User_Logic|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~20_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|count\(10) & (\Inst_top_level|Inst_LCD_User_Logic|Add0~19\ $ (GND))) # (!\Inst_top_level|Inst_LCD_User_Logic|count\(10) & ((GND) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Add0~19\)))
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~21\ = CARRY((!\Inst_top_level|Inst_LCD_User_Logic|Add0~19\) # (!\Inst_top_level|Inst_LCD_User_Logic|count\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|count\(10),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|Add0~19\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~20_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|Add0~21\);

-- Location: LCCOMB_X52_Y29_N6
\Inst_top_level|Inst_LCD_User_Logic|Add0~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~73_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\) # (!\Inst_top_level|Inst_LCD_User_Logic|Add0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|Add0~20_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~73_combout\);

-- Location: FF_X52_Y29_N7
\Inst_top_level|Inst_LCD_User_Logic|count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Add0~73_combout\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|count[27]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|count\(10));

-- Location: LCCOMB_X53_Y29_N30
\Inst_top_level|Inst_LCD_User_Logic|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~26_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|count\(13) & (!\Inst_top_level|Inst_LCD_User_Logic|Add0~25\)) # (!\Inst_top_level|Inst_LCD_User_Logic|count\(13) & (\Inst_top_level|Inst_LCD_User_Logic|Add0~25\ & 
-- VCC))
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~27\ = CARRY((\Inst_top_level|Inst_LCD_User_Logic|count\(13) & !\Inst_top_level|Inst_LCD_User_Logic|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|count\(13),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|Add0~25\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~26_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|Add0~27\);

-- Location: LCCOMB_X52_Y29_N22
\Inst_top_level|Inst_LCD_User_Logic|Add0~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~70_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\) # (!\Inst_top_level|Inst_LCD_User_Logic|Add0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|Add0~26_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~70_combout\);

-- Location: FF_X52_Y29_N23
\Inst_top_level|Inst_LCD_User_Logic|count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Add0~70_combout\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|count[27]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|count\(13));

-- Location: LCCOMB_X53_Y28_N0
\Inst_top_level|Inst_LCD_User_Logic|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~28_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|count\(14) & (\Inst_top_level|Inst_LCD_User_Logic|Add0~27\ $ (GND))) # (!\Inst_top_level|Inst_LCD_User_Logic|count\(14) & ((GND) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Add0~27\)))
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~29\ = CARRY((!\Inst_top_level|Inst_LCD_User_Logic|Add0~27\) # (!\Inst_top_level|Inst_LCD_User_Logic|count\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|count\(14),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|Add0~27\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~28_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|Add0~29\);

-- Location: LCCOMB_X53_Y28_N2
\Inst_top_level|Inst_LCD_User_Logic|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~30_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|count\(15) & (!\Inst_top_level|Inst_LCD_User_Logic|Add0~29\)) # (!\Inst_top_level|Inst_LCD_User_Logic|count\(15) & (\Inst_top_level|Inst_LCD_User_Logic|Add0~29\ & 
-- VCC))
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~31\ = CARRY((\Inst_top_level|Inst_LCD_User_Logic|count\(15) & !\Inst_top_level|Inst_LCD_User_Logic|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|count\(15),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|Add0~29\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~30_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|Add0~31\);

-- Location: LCCOMB_X52_Y29_N26
\Inst_top_level|Inst_LCD_User_Logic|Add0~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~68_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\) # (!\Inst_top_level|Inst_LCD_User_Logic|Add0~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|Add0~30_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~68_combout\);

-- Location: FF_X52_Y29_N27
\Inst_top_level|Inst_LCD_User_Logic|count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Add0~68_combout\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|count[27]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|count\(15));

-- Location: LCCOMB_X53_Y28_N4
\Inst_top_level|Inst_LCD_User_Logic|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~32_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|count\(16) & (\Inst_top_level|Inst_LCD_User_Logic|Add0~31\ $ (GND))) # (!\Inst_top_level|Inst_LCD_User_Logic|count\(16) & ((GND) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Add0~31\)))
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~33\ = CARRY((!\Inst_top_level|Inst_LCD_User_Logic|Add0~31\) # (!\Inst_top_level|Inst_LCD_User_Logic|count\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|count\(16),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|Add0~31\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~32_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|Add0~33\);

-- Location: LCCOMB_X53_Y28_N8
\Inst_top_level|Inst_LCD_User_Logic|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~36_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|count\(18) & (\Inst_top_level|Inst_LCD_User_Logic|Add0~35\ $ (GND))) # (!\Inst_top_level|Inst_LCD_User_Logic|count\(18) & ((GND) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Add0~35\)))
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~37\ = CARRY((!\Inst_top_level|Inst_LCD_User_Logic|Add0~35\) # (!\Inst_top_level|Inst_LCD_User_Logic|count\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|count\(18),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|Add0~35\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~36_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|Add0~37\);

-- Location: LCCOMB_X52_Y28_N16
\Inst_top_level|Inst_LCD_User_Logic|Add0~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~65_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\) # (!\Inst_top_level|Inst_LCD_User_Logic|Add0~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|Add0~36_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~65_combout\);

-- Location: FF_X52_Y28_N17
\Inst_top_level|Inst_LCD_User_Logic|count[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Add0~65_combout\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|count[27]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|count\(18));

-- Location: LCCOMB_X52_Y28_N26
\Inst_top_level|Inst_LCD_User_Logic|Add0~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~66_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\) # (!\Inst_top_level|Inst_LCD_User_Logic|Add0~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Add0~34_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~66_combout\);

-- Location: FF_X52_Y28_N27
\Inst_top_level|Inst_LCD_User_Logic|count[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Add0~66_combout\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|count[27]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|count\(17));

-- Location: LCCOMB_X52_Y28_N12
\Inst_top_level|Inst_LCD_User_Logic|Add0~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~67_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\) # (!\Inst_top_level|Inst_LCD_User_Logic|Add0~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|Add0~32_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~67_combout\);

-- Location: FF_X52_Y28_N13
\Inst_top_level|Inst_LCD_User_Logic|count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Add0~67_combout\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|count[27]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|count\(16));

-- Location: LCCOMB_X52_Y28_N22
\Inst_top_level|Inst_LCD_User_Logic|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Equal0~2_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|count\(19) & (\Inst_top_level|Inst_LCD_User_Logic|count\(18) & (\Inst_top_level|Inst_LCD_User_Logic|count\(17) & \Inst_top_level|Inst_LCD_User_Logic|count\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|count\(19),
	datab => \Inst_top_level|Inst_LCD_User_Logic|count\(18),
	datac => \Inst_top_level|Inst_LCD_User_Logic|count\(17),
	datad => \Inst_top_level|Inst_LCD_User_Logic|count\(16),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Equal0~2_combout\);

-- Location: LCCOMB_X53_Y28_N10
\Inst_top_level|Inst_LCD_User_Logic|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~38_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|count\(19) & (!\Inst_top_level|Inst_LCD_User_Logic|Add0~37\)) # (!\Inst_top_level|Inst_LCD_User_Logic|count\(19) & (\Inst_top_level|Inst_LCD_User_Logic|Add0~37\ & 
-- VCC))
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~39\ = CARRY((\Inst_top_level|Inst_LCD_User_Logic|count\(19) & !\Inst_top_level|Inst_LCD_User_Logic|Add0~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|count\(19),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|Add0~37\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~38_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|Add0~39\);

-- Location: LCCOMB_X52_Y28_N6
\Inst_top_level|Inst_LCD_User_Logic|Add0~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~64_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\) # (!\Inst_top_level|Inst_LCD_User_Logic|Add0~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|Add0~38_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~64_combout\);

-- Location: FF_X52_Y28_N7
\Inst_top_level|Inst_LCD_User_Logic|count[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Add0~64_combout\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|count[27]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|count\(19));

-- Location: LCCOMB_X53_Y28_N14
\Inst_top_level|Inst_LCD_User_Logic|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~42_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|count\(21) & (\Inst_top_level|Inst_LCD_User_Logic|Add0~41\ & VCC)) # (!\Inst_top_level|Inst_LCD_User_Logic|count\(21) & 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Add0~41\))
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~43\ = CARRY((!\Inst_top_level|Inst_LCD_User_Logic|count\(21) & !\Inst_top_level|Inst_LCD_User_Logic|Add0~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|count\(21),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|Add0~41\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~42_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|Add0~43\);

-- Location: LCCOMB_X52_Y28_N24
\Inst_top_level|Inst_LCD_User_Logic|Add0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~62_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\ & \Inst_top_level|Inst_LCD_User_Logic|Add0~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|Add0~42_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~62_combout\);

-- Location: FF_X52_Y28_N25
\Inst_top_level|Inst_LCD_User_Logic|count[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Add0~62_combout\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|count[27]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|count\(21));

-- Location: LCCOMB_X53_Y28_N16
\Inst_top_level|Inst_LCD_User_Logic|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~44_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|count\(22) & ((GND) # (!\Inst_top_level|Inst_LCD_User_Logic|Add0~43\))) # (!\Inst_top_level|Inst_LCD_User_Logic|count\(22) & 
-- (\Inst_top_level|Inst_LCD_User_Logic|Add0~43\ $ (GND)))
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~45\ = CARRY((\Inst_top_level|Inst_LCD_User_Logic|count\(22)) # (!\Inst_top_level|Inst_LCD_User_Logic|Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|count\(22),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|Add0~43\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~44_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|Add0~45\);

-- Location: LCCOMB_X52_Y28_N30
\Inst_top_level|Inst_LCD_User_Logic|Add0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~61_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Add0~44_combout\ & !\Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|Add0~44_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~61_combout\);

-- Location: FF_X52_Y28_N31
\Inst_top_level|Inst_LCD_User_Logic|count[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Add0~61_combout\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|count[27]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|count\(22));

-- Location: LCCOMB_X53_Y28_N18
\Inst_top_level|Inst_LCD_User_Logic|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~46_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|count\(23) & (\Inst_top_level|Inst_LCD_User_Logic|Add0~45\ & VCC)) # (!\Inst_top_level|Inst_LCD_User_Logic|count\(23) & 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Add0~45\))
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~47\ = CARRY((!\Inst_top_level|Inst_LCD_User_Logic|count\(23) & !\Inst_top_level|Inst_LCD_User_Logic|Add0~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|count\(23),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|Add0~45\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~46_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|Add0~47\);

-- Location: LCCOMB_X52_Y28_N20
\Inst_top_level|Inst_LCD_User_Logic|Add0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~60_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Add0~46_combout\ & !\Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|Add0~46_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~60_combout\);

-- Location: FF_X52_Y28_N21
\Inst_top_level|Inst_LCD_User_Logic|count[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Add0~60_combout\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|count[27]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|count\(23));

-- Location: LCCOMB_X53_Y28_N20
\Inst_top_level|Inst_LCD_User_Logic|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~48_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|count\(24) & ((GND) # (!\Inst_top_level|Inst_LCD_User_Logic|Add0~47\))) # (!\Inst_top_level|Inst_LCD_User_Logic|count\(24) & 
-- (\Inst_top_level|Inst_LCD_User_Logic|Add0~47\ $ (GND)))
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~49\ = CARRY((\Inst_top_level|Inst_LCD_User_Logic|count\(24)) # (!\Inst_top_level|Inst_LCD_User_Logic|Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|count\(24),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|Add0~47\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~48_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|Add0~49\);

-- Location: LCCOMB_X52_Y28_N18
\Inst_top_level|Inst_LCD_User_Logic|Add0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~59_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Add0~48_combout\ & !\Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|Add0~48_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~59_combout\);

-- Location: FF_X52_Y28_N19
\Inst_top_level|Inst_LCD_User_Logic|count[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Add0~59_combout\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|count[27]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|count\(24));

-- Location: LCCOMB_X53_Y28_N24
\Inst_top_level|Inst_LCD_User_Logic|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~52_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|count\(26) & ((GND) # (!\Inst_top_level|Inst_LCD_User_Logic|Add0~51\))) # (!\Inst_top_level|Inst_LCD_User_Logic|count\(26) & 
-- (\Inst_top_level|Inst_LCD_User_Logic|Add0~51\ $ (GND)))
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~53\ = CARRY((\Inst_top_level|Inst_LCD_User_Logic|count\(26)) # (!\Inst_top_level|Inst_LCD_User_Logic|Add0~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|count\(26),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|Add0~51\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~52_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|Add0~53\);

-- Location: LCCOMB_X53_Y28_N28
\Inst_top_level|Inst_LCD_User_Logic|Add0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~57_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Add0~52_combout\ & !\Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|Add0~52_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~57_combout\);

-- Location: FF_X53_Y28_N29
\Inst_top_level|Inst_LCD_User_Logic|count[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Add0~57_combout\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|count[27]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|count\(26));

-- Location: LCCOMB_X53_Y28_N26
\Inst_top_level|Inst_LCD_User_Logic|Add0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~54_combout\ = \Inst_top_level|Inst_LCD_User_Logic|count\(27) $ (!\Inst_top_level|Inst_LCD_User_Logic|Add0~53\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|count\(27),
	cin => \Inst_top_level|Inst_LCD_User_Logic|Add0~53\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~54_combout\);

-- Location: LCCOMB_X52_Y29_N0
\Inst_top_level|Inst_LCD_User_Logic|Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~56_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Add0~54_combout\ & !\Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|Add0~54_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~56_combout\);

-- Location: FF_X52_Y29_N1
\Inst_top_level|Inst_LCD_User_Logic|count[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Add0~56_combout\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|count[27]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|count\(27));

-- Location: LCCOMB_X53_Y28_N30
\Inst_top_level|Inst_LCD_User_Logic|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Equal0~0_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|count\(25) & (!\Inst_top_level|Inst_LCD_User_Logic|count\(24) & (!\Inst_top_level|Inst_LCD_User_Logic|count\(27) & 
-- !\Inst_top_level|Inst_LCD_User_Logic|count\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|count\(25),
	datab => \Inst_top_level|Inst_LCD_User_Logic|count\(24),
	datac => \Inst_top_level|Inst_LCD_User_Logic|count\(27),
	datad => \Inst_top_level|Inst_LCD_User_Logic|count\(26),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Equal0~0_combout\);

-- Location: LCCOMB_X52_Y29_N28
\Inst_top_level|Inst_LCD_User_Logic|Add0~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~69_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\) # (!\Inst_top_level|Inst_LCD_User_Logic|Add0~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|Add0~28_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~69_combout\);

-- Location: FF_X52_Y29_N29
\Inst_top_level|Inst_LCD_User_Logic|count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Add0~69_combout\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|count[27]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|count\(14));

-- Location: LCCOMB_X52_Y29_N8
\Inst_top_level|Inst_LCD_User_Logic|Add0~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~71_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\) # (!\Inst_top_level|Inst_LCD_User_Logic|Add0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Add0~24_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~71_combout\);

-- Location: FF_X52_Y29_N9
\Inst_top_level|Inst_LCD_User_Logic|count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Add0~71_combout\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|count[27]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|count\(12));

-- Location: LCCOMB_X52_Y29_N10
\Inst_top_level|Inst_LCD_User_Logic|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Equal0~3_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|count\(13) & (\Inst_top_level|Inst_LCD_User_Logic|count\(14) & (\Inst_top_level|Inst_LCD_User_Logic|count\(12) & \Inst_top_level|Inst_LCD_User_Logic|count\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|count\(13),
	datab => \Inst_top_level|Inst_LCD_User_Logic|count\(14),
	datac => \Inst_top_level|Inst_LCD_User_Logic|count\(12),
	datad => \Inst_top_level|Inst_LCD_User_Logic|count\(15),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Equal0~3_combout\);

-- Location: LCCOMB_X53_Y31_N8
\Inst_top_level|Inst_LCD_User_Logic|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Equal0~4_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Equal0~1_combout\ & (\Inst_top_level|Inst_LCD_User_Logic|Equal0~2_combout\ & (\Inst_top_level|Inst_LCD_User_Logic|Equal0~0_combout\ & 
-- \Inst_top_level|Inst_LCD_User_Logic|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Equal0~1_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|Equal0~2_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|Equal0~0_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|Equal0~3_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Equal0~4_combout\);

-- Location: LCCOMB_X45_Y31_N26
\Inst_top_level|Inst_system_controller|byte_start~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|byte_start~2_combout\ = (!\Inst_top_level|Inst_system_controller|next_state.pause~q\ & \Inst_top_level|Inst_system_controller|next_state.init~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|next_state.pause~q\,
	datac => \Inst_top_level|Inst_system_controller|next_state.init~q\,
	combout => \Inst_top_level|Inst_system_controller|byte_start~2_combout\);

-- Location: FF_X45_Y31_N27
\Inst_top_level|Inst_system_controller|byte_start[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|byte_start~2_combout\,
	sclr => \Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|byte_start\(1));

-- Location: LCCOMB_X45_Y29_N8
\Inst_top_level|Inst_LCD_User_Logic|byteSel[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|byteSel[2]~11_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel[1]~10\ $ (GND))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel[1]~10\ & VCC))
-- \Inst_top_level|Inst_LCD_User_Logic|byteSel[2]~12\ = CARRY((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & !\Inst_top_level|Inst_LCD_User_Logic|byteSel[1]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|byteSel[1]~10\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|byteSel[2]~11_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|byteSel[2]~12\);

-- Location: LCCOMB_X45_Y29_N24
\Inst_top_level|Inst_LCD_User_Logic|byteSel~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|byteSel~31_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel~25_combout\ & ((\Inst_top_level|Inst_system_controller|speed_sel\(0)))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel~25_combout\ & 
-- (\Inst_top_level|Inst_system_controller|byte_start\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|byte_start\(2),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel~25_combout\,
	datad => \Inst_top_level|Inst_system_controller|speed_sel\(0),
	combout => \Inst_top_level|Inst_LCD_User_Logic|byteSel~31_combout\);

-- Location: FF_X45_Y29_N9
\Inst_top_level|Inst_LCD_User_Logic|byteSel[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|byteSel[2]~11_combout\,
	asdata => \Inst_top_level|Inst_LCD_User_Logic|byteSel~31_combout\,
	clrn => \Inst_top_level|Inst_BTN_Debounce_reset|ALT_INV_btn_pulse_f~clkctrl_outclk\,
	sload => \Inst_top_level|Inst_LCD_User_Logic|ALT_INV_LessThan1~12_combout\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2));

-- Location: LCCOMB_X45_Y31_N16
\Inst_top_level|Inst_system_controller|byte_start~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|byte_start~3_combout\ = (\Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\ & (!\Inst_top_level|Inst_Reset_Delay|oRESET~q\ & \Inst_top_level|Inst_system_controller|next_state.test~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\,
	datac => \Inst_top_level|Inst_Reset_Delay|oRESET~q\,
	datad => \Inst_top_level|Inst_system_controller|next_state.test~q\,
	combout => \Inst_top_level|Inst_system_controller|byte_start~3_combout\);

-- Location: FF_X45_Y31_N17
\Inst_top_level|Inst_system_controller|byte_start[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|byte_start~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|byte_start\(2));

-- Location: LCCOMB_X45_Y29_N2
\Inst_top_level|Inst_LCD_User_Logic|first~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|first~0_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & (\Inst_top_level|Inst_system_controller|byte_start\(1) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) $ 
-- (!\Inst_top_level|Inst_system_controller|byte_start\(2))))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & (!\Inst_top_level|Inst_system_controller|byte_start\(1) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) $ 
-- (!\Inst_top_level|Inst_system_controller|byte_start\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	datab => \Inst_top_level|Inst_system_controller|byte_start\(1),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	datad => \Inst_top_level|Inst_system_controller|byte_start\(2),
	combout => \Inst_top_level|Inst_LCD_User_Logic|first~0_combout\);

-- Location: LCCOMB_X45_Y29_N16
\Inst_top_level|Inst_LCD_User_Logic|byteSel[6]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|byteSel[6]~19_combout\ = \Inst_top_level|Inst_LCD_User_Logic|byteSel[5]~18\ $ (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	cin => \Inst_top_level|Inst_LCD_User_Logic|byteSel[5]~18\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|byteSel[6]~19_combout\);

-- Location: FF_X45_Y29_N17
\Inst_top_level|Inst_LCD_User_Logic|byteSel[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|byteSel[6]~19_combout\,
	asdata => \Inst_top_level|Inst_LCD_User_Logic|byteSel~26_combout\,
	clrn => \Inst_top_level|Inst_BTN_Debounce_reset|ALT_INV_btn_pulse_f~clkctrl_outclk\,
	sload => \Inst_top_level|Inst_LCD_User_Logic|ALT_INV_LessThan1~12_combout\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6));

-- Location: LCCOMB_X45_Y28_N22
\Inst_top_level|Inst_LCD_User_Logic|first~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|first~2_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|LessThan0~0_combout\ & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & 
-- \Inst_top_level|Inst_system_controller|byte_start\(0))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0) & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & !\Inst_top_level|Inst_system_controller|byte_start\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|LessThan0~0_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	datad => \Inst_top_level|Inst_system_controller|byte_start\(0),
	combout => \Inst_top_level|Inst_LCD_User_Logic|first~2_combout\);

-- Location: LCCOMB_X45_Y29_N10
\Inst_top_level|Inst_LCD_User_Logic|byteSel[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|byteSel[3]~13_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(3) & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel[2]~12\)) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(3) & 
-- ((\Inst_top_level|Inst_LCD_User_Logic|byteSel[2]~12\) # (GND)))
-- \Inst_top_level|Inst_LCD_User_Logic|byteSel[3]~14\ = CARRY((!\Inst_top_level|Inst_LCD_User_Logic|byteSel[2]~12\) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(3),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|byteSel[2]~12\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|byteSel[3]~13_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|byteSel[3]~14\);

-- Location: LCCOMB_X47_Y31_N4
\Inst_top_level|Inst_system_controller|byte_start~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|byte_start~0_combout\ = (!\Inst_top_level|Inst_Reset_Delay|oRESET~q\ & (\Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\ & ((\Inst_top_level|Inst_system_controller|next_state.pause~q\) # 
-- (\Inst_top_level|Inst_system_controller|next_state.test~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|next_state.pause~q\,
	datab => \Inst_top_level|Inst_Reset_Delay|oRESET~q\,
	datac => \Inst_top_level|Inst_system_controller|next_state.test~q\,
	datad => \Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\,
	combout => \Inst_top_level|Inst_system_controller|byte_start~0_combout\);

-- Location: LCCOMB_X45_Y28_N0
\Inst_top_level|Inst_system_controller|byte_start[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|byte_start[3]~5_combout\ = !\Inst_top_level|Inst_system_controller|byte_start~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|Inst_system_controller|byte_start~0_combout\,
	combout => \Inst_top_level|Inst_system_controller|byte_start[3]~5_combout\);

-- Location: FF_X45_Y28_N1
\Inst_top_level|Inst_system_controller|byte_start[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|byte_start[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|byte_start\(3));

-- Location: LCCOMB_X45_Y29_N26
\Inst_top_level|Inst_LCD_User_Logic|byteSel~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|byteSel~27_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|byteSel~25_combout\ & \Inst_top_level|Inst_system_controller|byte_start\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel~25_combout\,
	datad => \Inst_top_level|Inst_system_controller|byte_start\(3),
	combout => \Inst_top_level|Inst_LCD_User_Logic|byteSel~27_combout\);

-- Location: FF_X45_Y29_N11
\Inst_top_level|Inst_LCD_User_Logic|byteSel[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|byteSel[3]~13_combout\,
	asdata => \Inst_top_level|Inst_LCD_User_Logic|byteSel~27_combout\,
	clrn => \Inst_top_level|Inst_BTN_Debounce_reset|ALT_INV_btn_pulse_f~clkctrl_outclk\,
	sload => \Inst_top_level|Inst_LCD_User_Logic|ALT_INV_LessThan1~12_combout\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(3));

-- Location: FF_X47_Y31_N5
\Inst_top_level|Inst_system_controller|byte_start[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|byte_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|byte_start\(4));

-- Location: LCCOMB_X45_Y28_N18
\Inst_top_level|Inst_LCD_User_Logic|first~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|first~1_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & (\Inst_top_level|Inst_system_controller|byte_start\(4) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(3) $ 
-- (!\Inst_top_level|Inst_system_controller|byte_start\(3))))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & (!\Inst_top_level|Inst_system_controller|byte_start\(4) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(3) $ 
-- (!\Inst_top_level|Inst_system_controller|byte_start\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(3),
	datac => \Inst_top_level|Inst_system_controller|byte_start\(4),
	datad => \Inst_top_level|Inst_system_controller|byte_start\(3),
	combout => \Inst_top_level|Inst_LCD_User_Logic|first~1_combout\);

-- Location: LCCOMB_X45_Y28_N24
\Inst_top_level|Inst_LCD_User_Logic|first~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|first~3_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~5_combout\ & (\Inst_top_level|Inst_LCD_User_Logic|first~0_combout\ & (\Inst_top_level|Inst_LCD_User_Logic|first~2_combout\ & 
-- \Inst_top_level|Inst_LCD_User_Logic|first~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~5_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|first~0_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|first~2_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|first~1_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|first~3_combout\);

-- Location: LCCOMB_X54_Y31_N28
\Inst_top_level|Inst_LCD_User_Logic|state.ready~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|state.ready~3_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|busy~q\ & (!\Inst_top_level|Inst_LCD_User_Logic|state.ready~q\ & ((!\Inst_top_level|Inst_LCD_User_Logic|state.busy_high~q\)))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|busy~q\ & (((!\Inst_top_level|Inst_LCD_User_Logic|state.data_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|busy~q\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|state.ready~q\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|state.data_valid~q\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|state.busy_high~q\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|state.ready~3_combout\);

-- Location: LCCOMB_X53_Y31_N30
\Inst_top_level|Inst_LCD_User_Logic|state.ready~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|state.ready~4_combout\ = (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~q\ & \Inst_top_level|Inst_LCD_User_Logic|state.ready~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~q\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|state.ready~3_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|state.ready~4_combout\);

-- Location: LCCOMB_X45_Y29_N28
\Inst_top_level|Inst_LCD_User_Logic|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|LessThan0~1_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & (\Inst_top_level|Inst_system_controller|byte_start\(1) & (\Inst_top_level|Inst_system_controller|byte_start\(0) & 
-- !\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0)))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & ((\Inst_top_level|Inst_system_controller|byte_start\(1)) # ((\Inst_top_level|Inst_system_controller|byte_start\(0) & 
-- !\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	datab => \Inst_top_level|Inst_system_controller|byte_start\(1),
	datac => \Inst_top_level|Inst_system_controller|byte_start\(0),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	combout => \Inst_top_level|Inst_LCD_User_Logic|LessThan0~1_combout\);

-- Location: LCCOMB_X45_Y29_N30
\Inst_top_level|Inst_LCD_User_Logic|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|LessThan0~2_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & (\Inst_top_level|Inst_LCD_User_Logic|LessThan0~1_combout\ & \Inst_top_level|Inst_system_controller|byte_start\(2))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & ((\Inst_top_level|Inst_LCD_User_Logic|LessThan0~1_combout\) # (\Inst_top_level|Inst_system_controller|byte_start\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	datab => \Inst_top_level|Inst_LCD_User_Logic|LessThan0~1_combout\,
	datad => \Inst_top_level|Inst_system_controller|byte_start\(2),
	combout => \Inst_top_level|Inst_LCD_User_Logic|LessThan0~2_combout\);

-- Location: LCCOMB_X45_Y28_N14
\Inst_top_level|Inst_LCD_User_Logic|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|LessThan0~3_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(3) & (\Inst_top_level|Inst_LCD_User_Logic|LessThan0~2_combout\ & \Inst_top_level|Inst_system_controller|byte_start\(3))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(3) & ((\Inst_top_level|Inst_LCD_User_Logic|LessThan0~2_combout\) # (\Inst_top_level|Inst_system_controller|byte_start\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(3),
	datac => \Inst_top_level|Inst_LCD_User_Logic|LessThan0~2_combout\,
	datad => \Inst_top_level|Inst_system_controller|byte_start\(3),
	combout => \Inst_top_level|Inst_LCD_User_Logic|LessThan0~3_combout\);

-- Location: LCCOMB_X45_Y28_N12
\Inst_top_level|Inst_LCD_User_Logic|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|LessThan0~0_combout\ = \Inst_top_level|Inst_system_controller|byte_start\(5) $ (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_system_controller|byte_start\(5),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(5),
	combout => \Inst_top_level|Inst_LCD_User_Logic|LessThan0~0_combout\);

-- Location: LCCOMB_X45_Y28_N16
\Inst_top_level|Inst_LCD_User_Logic|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|LessThan0~4_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|LessThan0~0_combout\ & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & (\Inst_top_level|Inst_LCD_User_Logic|LessThan0~3_combout\ & 
-- \Inst_top_level|Inst_system_controller|byte_start\(4))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & ((\Inst_top_level|Inst_LCD_User_Logic|LessThan0~3_combout\) # (\Inst_top_level|Inst_system_controller|byte_start\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	datab => \Inst_top_level|Inst_LCD_User_Logic|LessThan0~3_combout\,
	datac => \Inst_top_level|Inst_system_controller|byte_start\(4),
	datad => \Inst_top_level|Inst_LCD_User_Logic|LessThan0~0_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|LessThan0~4_combout\);

-- Location: LCCOMB_X45_Y28_N2
\Inst_top_level|Inst_LCD_User_Logic|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|LessThan0~5_combout\ = \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) $ (\Inst_top_level|Inst_system_controller|byte_start\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	datad => \Inst_top_level|Inst_system_controller|byte_start\(0),
	combout => \Inst_top_level|Inst_LCD_User_Logic|LessThan0~5_combout\);

-- Location: LCCOMB_X45_Y28_N28
\Inst_top_level|Inst_LCD_User_Logic|LessThan0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|LessThan0~6_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|LessThan0~5_combout\ & ((\Inst_top_level|Inst_LCD_User_Logic|LessThan0~4_combout\) # ((!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & 
-- \Inst_top_level|Inst_system_controller|byte_start\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(5),
	datab => \Inst_top_level|Inst_LCD_User_Logic|LessThan0~4_combout\,
	datac => \Inst_top_level|Inst_system_controller|byte_start\(5),
	datad => \Inst_top_level|Inst_LCD_User_Logic|LessThan0~5_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|LessThan0~6_combout\);

-- Location: LCCOMB_X53_Y31_N0
\Inst_top_level|Inst_LCD_User_Logic|state.ready~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|state.ready~5_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|state.ready~4_combout\ & (((\Inst_top_level|Inst_LCD_User_Logic|LessThan0~6_combout\) # (!\Inst_top_level|Inst_LCD_User_Logic|first~3_combout\)) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|state.ready~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|state.ready~1_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|first~3_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|state.ready~4_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|LessThan0~6_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|state.ready~5_combout\);

-- Location: LCCOMB_X53_Y31_N22
\Inst_top_level|Inst_LCD_User_Logic|state.start~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|state.start~0_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|state.ready~5_combout\ & (!\Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\ & ((\Inst_top_level|Inst_LCD_User_Logic|Equal0~9_combout\) # 
-- (\Inst_top_level|Inst_LCD_User_Logic|state.start~q\)))) # (!\Inst_top_level|Inst_LCD_User_Logic|state.ready~5_combout\ & (((\Inst_top_level|Inst_LCD_User_Logic|state.start~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Equal0~9_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|state.ready~5_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|state.start~q\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|state.start~0_combout\);

-- Location: FF_X53_Y31_N23
\Inst_top_level|Inst_LCD_User_Logic|state.start\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|state.start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|state.start~q\);

-- Location: LCCOMB_X53_Y31_N16
\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~5_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Equal0~8_combout\ & (\Inst_top_level|Inst_LCD_User_Logic|Equal0~4_combout\ & !\Inst_top_level|Inst_LCD_User_Logic|state.start~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Equal0~8_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|Equal0~4_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|state.start~q\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~5_combout\);

-- Location: FF_X53_Y31_N17
\Inst_top_level|Inst_LCD_User_Logic|state.ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~5_combout\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|state.ready~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|state.ready~q\);

-- Location: LCCOMB_X53_Y31_N6
\Inst_top_level|Inst_LCD_User_Logic|state.data_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|state.data_valid~0_combout\ = (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~q\ & (\Inst_top_level|Inst_LCD_User_Logic|state.ready~3_combout\ & ((\Inst_top_level|Inst_LCD_User_Logic|state.data_valid~q\) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|state.ready~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|state.ready~2_combout\,
	datab => \Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~q\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|state.data_valid~q\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|state.ready~3_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|state.data_valid~0_combout\);

-- Location: FF_X54_Y31_N29
\Inst_top_level|Inst_LCD_User_Logic|state.data_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|Inst_LCD_User_Logic|state.ready~q\,
	sload => VCC,
	ena => \Inst_top_level|Inst_LCD_User_Logic|state.data_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|state.data_valid~q\);

-- Location: FF_X53_Y31_N11
\Inst_top_level|Inst_LCD_User_Logic|state.busy_high\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|Inst_LCD_User_Logic|state.data_valid~q\,
	sload => VCC,
	ena => \Inst_top_level|Inst_LCD_User_Logic|state.ready~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|state.busy_high~q\);

-- Location: FF_X54_Y31_N3
\Inst_top_level|Inst_LCD_User_Logic|state.repeat\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|Inst_LCD_User_Logic|state.busy_high~q\,
	sload => VCC,
	ena => \Inst_top_level|Inst_LCD_User_Logic|state.data_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\);

-- Location: FF_X45_Y29_N15
\Inst_top_level|Inst_LCD_User_Logic|byteSel[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|byteSel[5]~17_combout\,
	asdata => \Inst_top_level|Inst_LCD_User_Logic|byteSel~29_combout\,
	clrn => \Inst_top_level|Inst_BTN_Debounce_reset|ALT_INV_btn_pulse_f~clkctrl_outclk\,
	sload => \Inst_top_level|Inst_LCD_User_Logic|ALT_INV_LessThan1~12_combout\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(5));

-- Location: LCCOMB_X46_Y29_N28
\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[1]~5_combout\ = (GLOBAL(\Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~clkctrl_outclk\) & (\Inst_top_level|Inst_system_controller|byte_end\(1))) # 
-- (!GLOBAL(\Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~clkctrl_outclk\) & ((\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[1]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|byte_end\(1),
	datac => \Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~clkctrl_outclk\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[1]~5_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[1]~5_combout\);

-- Location: LCCOMB_X48_Y31_N8
\Inst_top_level|Inst_system_controller|byte_end~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|byte_end~1_combout\ = (\Inst_top_level|Inst_system_controller|next_state.init~q\ & !\Inst_top_level|Inst_system_controller|next_state.pwm60~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|Inst_system_controller|next_state.init~q\,
	datad => \Inst_top_level|Inst_system_controller|next_state.pwm60~q\,
	combout => \Inst_top_level|Inst_system_controller|byte_end~1_combout\);

-- Location: FF_X48_Y31_N9
\Inst_top_level|Inst_system_controller|byte_end[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|byte_end~1_combout\,
	sclr => \Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|byte_end\(1));

-- Location: LCCOMB_X46_Y29_N12
\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[3]~12_combout\ = (\Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~q\ & (((\Inst_top_level|Inst_system_controller|byte_end\(1))))) # (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~q\ & 
-- (\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[3]~_emulated_q\ $ ((\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[1]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[3]~_emulated_q\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[1]~5_combout\,
	datac => \Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~q\,
	datad => \Inst_top_level|Inst_system_controller|byte_end\(1),
	combout => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[3]~12_combout\);

-- Location: LCCOMB_X46_Y29_N2
\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[1]~7_combout\ = \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[1]~5_combout\ $ (((\Inst_top_level|Inst_LCD_User_Logic|byteSel~25_combout\ & ((!\Inst_top_level|Inst_system_controller|speed_sel\(0)))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel~25_combout\ & (\Inst_top_level|Inst_system_controller|byte_end\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000100101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|byte_end\(1),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel~25_combout\,
	datac => \Inst_top_level|Inst_system_controller|speed_sel\(0),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[1]~5_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[1]~7_combout\);

-- Location: FF_X46_Y29_N3
\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[1]~7_combout\,
	clrn => \Inst_top_level|Inst_BTN_Debounce_reset|ALT_INV_btn_pulse_f~clkctrl_outclk\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[1]~_emulated_q\);

-- Location: LCCOMB_X46_Y29_N4
\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[1]~6_combout\ = (\Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~q\ & (\Inst_top_level|Inst_system_controller|byte_end\(1))) # (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~q\ & 
-- ((\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[1]~5_combout\ $ (\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[1]~_emulated_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|byte_end\(1),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[1]~5_combout\,
	datac => \Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~q\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[1]~_emulated_q\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[1]~6_combout\);

-- Location: LCCOMB_X47_Y31_N16
\Inst_top_level|Inst_system_controller|byte_end~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|byte_end~0_combout\ = (!\Inst_top_level|Inst_system_controller|next_state.pause~q\ & !\Inst_top_level|Inst_system_controller|next_state.pwm60~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|next_state.pause~q\,
	datad => \Inst_top_level|Inst_system_controller|next_state.pwm60~q\,
	combout => \Inst_top_level|Inst_system_controller|byte_end~0_combout\);

-- Location: FF_X47_Y31_N17
\Inst_top_level|Inst_system_controller|byte_end[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|byte_end~0_combout\,
	asdata => VCC,
	sload => \Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|byte_end\(0));

-- Location: LCCOMB_X46_Y29_N30
\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[0]~3_combout\ = \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[0]~1_combout\ $ (((\Inst_top_level|Inst_LCD_User_Logic|byteSel~25_combout\ & (\Inst_top_level|Inst_system_controller|speed_sel\(0))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel~25_combout\ & ((\Inst_top_level|Inst_system_controller|byte_end\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[0]~1_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel~25_combout\,
	datac => \Inst_top_level|Inst_system_controller|speed_sel\(0),
	datad => \Inst_top_level|Inst_system_controller|byte_end\(0),
	combout => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[0]~3_combout\);

-- Location: FF_X46_Y29_N31
\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[0]~3_combout\,
	clrn => \Inst_top_level|Inst_BTN_Debounce_reset|ALT_INV_btn_pulse_f~clkctrl_outclk\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[0]~_emulated_q\);

-- Location: LCCOMB_X46_Y29_N0
\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[0]~2_combout\ = (\Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~q\ & (((\Inst_top_level|Inst_system_controller|byte_end\(0))))) # (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~q\ & 
-- (\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[0]~1_combout\ $ ((\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[0]~_emulated_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[0]~1_combout\,
	datab => \Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~q\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[0]~_emulated_q\,
	datad => \Inst_top_level|Inst_system_controller|byte_end\(0),
	combout => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[0]~2_combout\);

-- Location: LCCOMB_X46_Y29_N14
\Inst_top_level|Inst_LCD_User_Logic|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|LessThan1~1_cout\ = CARRY((!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0) & \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[0]~2_combout\,
	datad => VCC,
	cout => \Inst_top_level|Inst_LCD_User_Logic|LessThan1~1_cout\);

-- Location: LCCOMB_X46_Y29_N16
\Inst_top_level|Inst_LCD_User_Logic|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|LessThan1~3_cout\ = CARRY((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & ((!\Inst_top_level|Inst_LCD_User_Logic|LessThan1~1_cout\) # (!\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[1]~6_combout\))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & (!\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[1]~6_combout\ & !\Inst_top_level|Inst_LCD_User_Logic|LessThan1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[1]~6_combout\,
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|LessThan1~1_cout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|LessThan1~3_cout\);

-- Location: LCCOMB_X46_Y29_N18
\Inst_top_level|Inst_LCD_User_Logic|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|LessThan1~5_cout\ = CARRY((\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[2]~10_combout\ & ((!\Inst_top_level|Inst_LCD_User_Logic|LessThan1~3_cout\) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2)))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[2]~10_combout\ & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & !\Inst_top_level|Inst_LCD_User_Logic|LessThan1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[2]~10_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|LessThan1~3_cout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|LessThan1~5_cout\);

-- Location: LCCOMB_X46_Y29_N20
\Inst_top_level|Inst_LCD_User_Logic|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|LessThan1~7_cout\ = CARRY((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(3) & ((!\Inst_top_level|Inst_LCD_User_Logic|LessThan1~5_cout\) # (!\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[3]~12_combout\))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(3) & (!\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[3]~12_combout\ & !\Inst_top_level|Inst_LCD_User_Logic|LessThan1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(3),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[3]~12_combout\,
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|LessThan1~5_cout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|LessThan1~7_cout\);

-- Location: LCCOMB_X46_Y29_N22
\Inst_top_level|Inst_LCD_User_Logic|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|LessThan1~9_cout\ = CARRY((\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[4]~16_combout\ & ((!\Inst_top_level|Inst_LCD_User_Logic|LessThan1~7_cout\) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4)))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[4]~16_combout\ & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & !\Inst_top_level|Inst_LCD_User_Logic|LessThan1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[4]~16_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|LessThan1~7_cout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|LessThan1~9_cout\);

-- Location: LCCOMB_X46_Y29_N24
\Inst_top_level|Inst_LCD_User_Logic|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|LessThan1~11_cout\ = CARRY((\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[5]~20_combout\ & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & !\Inst_top_level|Inst_LCD_User_Logic|LessThan1~9_cout\)) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[5]~20_combout\ & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5)) # (!\Inst_top_level|Inst_LCD_User_Logic|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[5]~20_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(5),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|LessThan1~9_cout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|LessThan1~11_cout\);

-- Location: LCCOMB_X46_Y29_N26
\Inst_top_level|Inst_LCD_User_Logic|LessThan1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|LessThan1~12_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & (\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[6]~24_combout\ & !\Inst_top_level|Inst_LCD_User_Logic|LessThan1~11_cout\)) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & ((\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[6]~24_combout\) # (!\Inst_top_level|Inst_LCD_User_Logic|LessThan1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[6]~24_combout\,
	cin => \Inst_top_level|Inst_LCD_User_Logic|LessThan1~11_cout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|LessThan1~12_combout\);

-- Location: LCCOMB_X54_Y31_N30
\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[6]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[6]~41_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\ & !\Inst_top_level|Inst_LCD_User_Logic|LessThan1~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|LessThan1~12_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[6]~41_combout\);

-- Location: FF_X47_Y29_N5
\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[6]~25_combout\,
	clrn => \Inst_top_level|Inst_BTN_Debounce_reset|ALT_INV_btn_pulse_f~clkctrl_outclk\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[6]~_emulated_q\);

-- Location: LCCOMB_X47_Y29_N14
\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[6]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[6]~24_combout\ = (\Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~q\ & (((\Inst_top_level|Inst_system_controller|byte_end\(6))))) # (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~q\ & 
-- (\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[6]~23_combout\ $ (((\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[6]~_emulated_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[6]~23_combout\,
	datab => \Inst_top_level|Inst_system_controller|byte_end\(6),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[6]~_emulated_q\,
	datad => \Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~q\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[6]~24_combout\);

-- Location: LCCOMB_X47_Y29_N20
\Inst_top_level|Inst_LCD_User_Logic|byteSel~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|byteSel~24_combout\ = (\Inst_top_level|Inst_system_controller|speed_sel\(1) & (\Inst_top_level|Inst_system_controller|byte_end\(6) $ (!\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[6]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_system_controller|byte_end\(6),
	datac => \Inst_top_level|Inst_system_controller|speed_sel\(1),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[6]~24_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|byteSel~24_combout\);

-- Location: LCCOMB_X47_Y29_N18
\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[5]~19_combout\ = (GLOBAL(\Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~clkctrl_outclk\) & (\Inst_top_level|Inst_system_controller|byte_end\(5))) # 
-- (!GLOBAL(\Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~clkctrl_outclk\) & ((\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[5]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|byte_end\(5),
	datac => \Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~clkctrl_outclk\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[5]~19_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[5]~19_combout\);

-- Location: LCCOMB_X48_Y31_N18
\Inst_top_level|Inst_system_controller|byte_end~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|byte_end~3_combout\ = (\Inst_top_level|Inst_system_controller|next_state.test~q\) # (\Inst_top_level|Inst_system_controller|next_state.pwm60~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_system_controller|next_state.test~q\,
	datad => \Inst_top_level|Inst_system_controller|next_state.pwm60~q\,
	combout => \Inst_top_level|Inst_system_controller|byte_end~3_combout\);

-- Location: FF_X48_Y31_N19
\Inst_top_level|Inst_system_controller|byte_end[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|byte_end~3_combout\,
	sclr => \Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|byte_end\(5));

-- Location: LCCOMB_X47_Y29_N6
\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[5]~20_combout\ = (\Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~q\ & (((\Inst_top_level|Inst_system_controller|byte_end\(5))))) # (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~q\ & 
-- (\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[5]~_emulated_q\ $ ((\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[5]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[5]~_emulated_q\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[5]~19_combout\,
	datac => \Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~q\,
	datad => \Inst_top_level|Inst_system_controller|byte_end\(5),
	combout => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[5]~20_combout\);

-- Location: LCCOMB_X47_Y31_N10
\Inst_top_level|Inst_system_controller|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_system_controller|WideOr1~0_combout\ = (\Inst_top_level|Inst_system_controller|next_state.pwm1000~q\) # ((\Inst_top_level|Inst_system_controller|next_state.pwm120~q\) # (!\Inst_top_level|Inst_system_controller|next_state.init~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|next_state.pwm1000~q\,
	datab => \Inst_top_level|Inst_system_controller|next_state.init~q\,
	datad => \Inst_top_level|Inst_system_controller|next_state.pwm120~q\,
	combout => \Inst_top_level|Inst_system_controller|WideOr1~0_combout\);

-- Location: FF_X47_Y31_N11
\Inst_top_level|Inst_system_controller|byte_end[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|WideOr1~0_combout\,
	asdata => VCC,
	sload => \Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|byte_end\(4));

-- Location: LCCOMB_X47_Y29_N26
\Inst_top_level|Inst_LCD_User_Logic|byteSel~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|byteSel~23_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[4]~16_combout\ & (\Inst_top_level|Inst_system_controller|byte_end\(4) & (\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[5]~20_combout\ $ 
-- (!\Inst_top_level|Inst_system_controller|byte_end\(5))))) # (!\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[4]~16_combout\ & (!\Inst_top_level|Inst_system_controller|byte_end\(4) & (\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[5]~20_combout\ $ 
-- (!\Inst_top_level|Inst_system_controller|byte_end\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[4]~16_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[5]~20_combout\,
	datac => \Inst_top_level|Inst_system_controller|byte_end\(4),
	datad => \Inst_top_level|Inst_system_controller|byte_end\(5),
	combout => \Inst_top_level|Inst_LCD_User_Logic|byteSel~23_combout\);

-- Location: FF_X45_Y31_N3
\Inst_top_level|Inst_system_controller|byte_end[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_system_controller|byte_end~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_system_controller|byte_end\(2));

-- Location: LCCOMB_X47_Y29_N24
\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[2]~9_combout\ = (GLOBAL(\Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~clkctrl_outclk\) & (\Inst_top_level|Inst_system_controller|byte_end\(2))) # 
-- (!GLOBAL(\Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~clkctrl_outclk\) & ((\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[2]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_system_controller|byte_end\(2),
	datac => \Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~clkctrl_outclk\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[2]~9_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[2]~9_combout\);

-- Location: LCCOMB_X47_Y29_N0
\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[2]~11_combout\ = \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[2]~9_combout\ $ (((\Inst_top_level|Inst_LCD_User_Logic|byteSel~25_combout\) # (\Inst_top_level|Inst_system_controller|byte_end\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel~25_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[2]~9_combout\,
	datac => \Inst_top_level|Inst_system_controller|byte_end\(2),
	combout => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[2]~11_combout\);

-- Location: FF_X47_Y29_N1
\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[2]~11_combout\,
	clrn => \Inst_top_level|Inst_BTN_Debounce_reset|ALT_INV_btn_pulse_f~clkctrl_outclk\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[2]~_emulated_q\);

-- Location: LCCOMB_X47_Y29_N2
\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[2]~10_combout\ = (\Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~q\ & (\Inst_top_level|Inst_system_controller|byte_end\(2))) # (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~q\ & 
-- ((\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[2]~9_combout\ $ (\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[2]~_emulated_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~q\,
	datab => \Inst_top_level|Inst_system_controller|byte_end\(2),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[2]~9_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[2]~_emulated_q\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[2]~10_combout\);

-- Location: LCCOMB_X47_Y29_N16
\Inst_top_level|Inst_LCD_User_Logic|byteSel~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|byteSel~22_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[3]~12_combout\ & (\Inst_top_level|Inst_system_controller|byte_end\(1) & (\Inst_top_level|Inst_system_controller|byte_end\(2) $ 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[2]~10_combout\)))) # (!\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[3]~12_combout\ & (!\Inst_top_level|Inst_system_controller|byte_end\(1) & (\Inst_top_level|Inst_system_controller|byte_end\(2) $ 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byte_end_int[2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[3]~12_combout\,
	datab => \Inst_top_level|Inst_system_controller|byte_end\(2),
	datac => \Inst_top_level|Inst_system_controller|byte_end\(1),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byte_end_int[2]~10_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|byteSel~22_combout\);

-- Location: LCCOMB_X47_Y29_N22
\Inst_top_level|Inst_LCD_User_Logic|byteSel~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|byteSel~25_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel~21_combout\ & (\Inst_top_level|Inst_LCD_User_Logic|byteSel~24_combout\ & (\Inst_top_level|Inst_LCD_User_Logic|byteSel~23_combout\ & 
-- \Inst_top_level|Inst_LCD_User_Logic|byteSel~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel~21_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel~24_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel~23_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel~22_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|byteSel~25_combout\);

-- Location: LCCOMB_X45_Y29_N0
\Inst_top_level|Inst_LCD_User_Logic|byteSel~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|byteSel~26_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel~25_combout\) # (\Inst_top_level|Inst_system_controller|byte_start\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel~25_combout\,
	datac => \Inst_top_level|Inst_system_controller|byte_start\(0),
	combout => \Inst_top_level|Inst_LCD_User_Logic|byteSel~26_combout\);

-- Location: FF_X45_Y29_N5
\Inst_top_level|Inst_LCD_User_Logic|byteSel[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|byteSel[0]~7_combout\,
	asdata => \Inst_top_level|Inst_LCD_User_Logic|byteSel~26_combout\,
	clrn => \Inst_top_level|Inst_BTN_Debounce_reset|ALT_INV_btn_pulse_f~clkctrl_outclk\,
	sload => \Inst_top_level|Inst_LCD_User_Logic|ALT_INV_LessThan1~12_combout\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0));

-- Location: LCCOMB_X45_Y29_N6
\Inst_top_level|Inst_LCD_User_Logic|byteSel[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|byteSel[1]~9_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel[0]~8\)) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & 
-- ((\Inst_top_level|Inst_LCD_User_Logic|byteSel[0]~8\) # (GND)))
-- \Inst_top_level|Inst_LCD_User_Logic|byteSel[1]~10\ = CARRY((!\Inst_top_level|Inst_LCD_User_Logic|byteSel[0]~8\) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|byteSel[0]~8\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|byteSel[1]~9_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|byteSel[1]~10\);

-- Location: LCCOMB_X45_Y29_N18
\Inst_top_level|Inst_LCD_User_Logic|byteSel~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|byteSel~28_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|byteSel~25_combout\ & \Inst_top_level|Inst_system_controller|byte_start\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel~25_combout\,
	datad => \Inst_top_level|Inst_system_controller|byte_start\(4),
	combout => \Inst_top_level|Inst_LCD_User_Logic|byteSel~28_combout\);

-- Location: FF_X45_Y29_N13
\Inst_top_level|Inst_LCD_User_Logic|byteSel[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|byteSel[4]~15_combout\,
	asdata => \Inst_top_level|Inst_LCD_User_Logic|byteSel~28_combout\,
	clrn => \Inst_top_level|Inst_BTN_Debounce_reset|ALT_INV_btn_pulse_f~clkctrl_outclk\,
	sload => \Inst_top_level|Inst_LCD_User_Logic|ALT_INV_LessThan1~12_combout\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4));

-- Location: LCCOMB_X40_Y28_N0
\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~11_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0) & 
-- \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2)))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0) & 
-- !\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(5),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	combout => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~11_combout\);

-- Location: LCCOMB_X40_Y28_N22
\Inst_top_level|Inst_LCD_User_Logic|Mux7~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux7~16_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & (\Inst_top_level|Inst_LCD_User_Logic|Mux7~13_combout\)) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & 
-- ((\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~11_combout\ & ((\Inst_top_level|Inst_HEX_to_ASCII_0|Mux6~0_combout\))) # (!\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~11_combout\ & 
-- (\Inst_top_level|Inst_LCD_User_Logic|Mux7~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Mux7~13_combout\,
	datab => \Inst_top_level|Inst_HEX_to_ASCII_0|Mux6~0_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	datad => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~11_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux7~16_combout\);

-- Location: IOIBUF_X0_Y17_N15
\SRAM_DQ[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(10),
	o => \SRAM_DQ[10]~input_o\);

-- Location: LCCOMB_X35_Y28_N24
\Inst_top_level|Inst_SRAM_Controller|cont_io_out[10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_SRAM_Controller|cont_io_out[10]~2_combout\ = (!\Inst_top_level|Inst_Reset_Delay|oRESET~q\ & (\Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\ & \SRAM_DQ[10]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Reset_Delay|oRESET~q\,
	datac => \Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\,
	datad => \SRAM_DQ[10]~input_o\,
	combout => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[10]~2_combout\);

-- Location: FF_X35_Y28_N25
\Inst_top_level|Inst_SRAM_Controller|cont_io_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[10]~2_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|cont_io_out\(10));

-- Location: LCCOMB_X36_Y28_N24
\Inst_top_level|data_muxed[10]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|data_muxed[10]~0_combout\ = (\Inst_top_level|Inst_system_controller|data_select~q\ & ((\Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(10)))) # (!\Inst_top_level|Inst_system_controller|data_select~q\ & 
-- (\Inst_top_level|Inst_SRAM_Controller|cont_io_out\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_SRAM_Controller|cont_io_out\(10),
	datac => \Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(10),
	datad => \Inst_top_level|Inst_system_controller|data_select~q\,
	combout => \Inst_top_level|data_muxed[10]~0_combout\);

-- Location: LCCOMB_X36_Y28_N18
\Inst_top_level|data_muxed[9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|data_muxed[9]~4_combout\ = (\Inst_top_level|Inst_system_controller|data_select~q\ & ((\Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(9)))) # (!\Inst_top_level|Inst_system_controller|data_select~q\ & 
-- (\Inst_top_level|Inst_SRAM_Controller|cont_io_out\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_SRAM_Controller|cont_io_out\(9),
	datac => \Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(9),
	datad => \Inst_top_level|Inst_system_controller|data_select~q\,
	combout => \Inst_top_level|data_muxed[9]~4_combout\);

-- Location: IOIBUF_X0_Y21_N15
\SRAM_DQ[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(8),
	o => \SRAM_DQ[8]~input_o\);

-- Location: LCCOMB_X35_Y28_N16
\Inst_top_level|Inst_SRAM_Controller|cont_io_out[8]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_SRAM_Controller|cont_io_out[8]~11_combout\ = (!\Inst_top_level|Inst_Reset_Delay|oRESET~q\ & (\Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\ & \SRAM_DQ[8]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Reset_Delay|oRESET~q\,
	datac => \Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\,
	datad => \SRAM_DQ[8]~input_o\,
	combout => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[8]~11_combout\);

-- Location: FF_X35_Y28_N17
\Inst_top_level|Inst_SRAM_Controller|cont_io_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[8]~11_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|cont_io_out\(8));

-- Location: LCCOMB_X36_Y28_N12
\Inst_top_level|data_muxed[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|data_muxed[8]~8_combout\ = (\Inst_top_level|Inst_system_controller|data_select~q\ & (\Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(8))) # (!\Inst_top_level|Inst_system_controller|data_select~q\ & 
-- ((\Inst_top_level|Inst_SRAM_Controller|cont_io_out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(8),
	datac => \Inst_top_level|Inst_SRAM_Controller|cont_io_out\(8),
	datad => \Inst_top_level|Inst_system_controller|data_select~q\,
	combout => \Inst_top_level|data_muxed[8]~8_combout\);

-- Location: LCCOMB_X36_Y28_N16
\Inst_top_level|Inst_HEX_to_ASCII_2|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_HEX_to_ASCII_2|Mux6~0_combout\ = \Inst_top_level|data_muxed[8]~8_combout\ $ (((\Inst_top_level|data_muxed[11]~12_combout\ & ((\Inst_top_level|data_muxed[10]~0_combout\) # (\Inst_top_level|data_muxed[9]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|data_muxed[11]~12_combout\,
	datab => \Inst_top_level|data_muxed[10]~0_combout\,
	datac => \Inst_top_level|data_muxed[9]~4_combout\,
	datad => \Inst_top_level|data_muxed[8]~8_combout\,
	combout => \Inst_top_level|Inst_HEX_to_ASCII_2|Mux6~0_combout\);

-- Location: LCCOMB_X45_Y29_N22
\Inst_top_level|Inst_LCD_User_Logic|byteSel~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|byteSel~30_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel~25_combout\ & ((\Inst_top_level|Inst_system_controller|speed_sel\(0)))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel~25_combout\ & 
-- (\Inst_top_level|Inst_system_controller|byte_start\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_system_controller|byte_start\(1),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel~25_combout\,
	datad => \Inst_top_level|Inst_system_controller|speed_sel\(0),
	combout => \Inst_top_level|Inst_LCD_User_Logic|byteSel~30_combout\);

-- Location: FF_X45_Y29_N7
\Inst_top_level|Inst_LCD_User_Logic|byteSel[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|byteSel[1]~9_combout\,
	asdata => \Inst_top_level|Inst_LCD_User_Logic|byteSel~30_combout\,
	clrn => \Inst_top_level|Inst_BTN_Debounce_reset|ALT_INV_btn_pulse_f~clkctrl_outclk\,
	sload => \Inst_top_level|Inst_LCD_User_Logic|ALT_INV_LessThan1~12_combout\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1));

-- Location: LCCOMB_X45_Y30_N8
\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~13_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0) & (((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6)) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5)))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0) & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5)) # ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2)) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(5),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	combout => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~13_combout\);

-- Location: LCCOMB_X40_Y30_N20
\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~14_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(3) & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4)) # ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1)) # 
-- (\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(3),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	datad => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~13_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~14_combout\);

-- Location: LCCOMB_X40_Y30_N14
\Inst_top_level|Inst_LCD_User_Logic|Mux7~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux7~14_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~10_combout\ & (((\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~14_combout\)))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~10_combout\ & ((\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~14_combout\ & (\Inst_top_level|Inst_LCD_User_Logic|Mux7~16_combout\)) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~14_combout\ & ((\Inst_top_level|Inst_HEX_to_ASCII_2|Mux6~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~10_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|Mux7~16_combout\,
	datac => \Inst_top_level|Inst_HEX_to_ASCII_2|Mux6~0_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~14_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux7~14_combout\);

-- Location: LCCOMB_X36_Y29_N28
\Inst_top_level|data_muxed[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|data_muxed[5]~5_combout\ = (\Inst_top_level|Inst_system_controller|data_select~q\ & ((\Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(5)))) # (!\Inst_top_level|Inst_system_controller|data_select~q\ & 
-- (\Inst_top_level|Inst_SRAM_Controller|cont_io_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_SRAM_Controller|cont_io_out\(5),
	datab => \Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(5),
	datad => \Inst_top_level|Inst_system_controller|data_select~q\,
	combout => \Inst_top_level|data_muxed[5]~5_combout\);

-- Location: LCCOMB_X35_Y28_N18
\Inst_top_level|Inst_SRAM_Controller|cont_io_out[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_SRAM_Controller|cont_io_out[4]~12_combout\ = (\SRAM_DQ[4]~input_o\ & (\Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\ & !\Inst_top_level|Inst_Reset_Delay|oRESET~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[4]~input_o\,
	datac => \Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\,
	datad => \Inst_top_level|Inst_Reset_Delay|oRESET~q\,
	combout => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[4]~12_combout\);

-- Location: FF_X35_Y28_N19
\Inst_top_level|Inst_SRAM_Controller|cont_io_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[4]~12_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|cont_io_out\(4));

-- Location: LCCOMB_X36_Y29_N22
\Inst_top_level|data_muxed[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|data_muxed[4]~9_combout\ = (\Inst_top_level|Inst_system_controller|data_select~q\ & (\Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(4))) # (!\Inst_top_level|Inst_system_controller|data_select~q\ & 
-- ((\Inst_top_level|Inst_SRAM_Controller|cont_io_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(4),
	datac => \Inst_top_level|Inst_SRAM_Controller|cont_io_out\(4),
	datad => \Inst_top_level|Inst_system_controller|data_select~q\,
	combout => \Inst_top_level|data_muxed[4]~9_combout\);

-- Location: LCCOMB_X35_Y28_N2
\Inst_top_level|Inst_SRAM_Controller|cont_io_out[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_SRAM_Controller|cont_io_out[6]~4_combout\ = (\SRAM_DQ[6]~input_o\ & (\Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\ & !\Inst_top_level|Inst_Reset_Delay|oRESET~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[6]~input_o\,
	datac => \Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\,
	datad => \Inst_top_level|Inst_Reset_Delay|oRESET~q\,
	combout => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[6]~4_combout\);

-- Location: FF_X35_Y28_N3
\Inst_top_level|Inst_SRAM_Controller|cont_io_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[6]~4_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|cont_io_out\(6));

-- Location: LCCOMB_X36_Y29_N10
\Inst_top_level|data_muxed[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|data_muxed[6]~1_combout\ = (\Inst_top_level|Inst_system_controller|data_select~q\ & ((\Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(6)))) # (!\Inst_top_level|Inst_system_controller|data_select~q\ & 
-- (\Inst_top_level|Inst_SRAM_Controller|cont_io_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_SRAM_Controller|cont_io_out\(6),
	datac => \Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(6),
	datad => \Inst_top_level|Inst_system_controller|data_select~q\,
	combout => \Inst_top_level|data_muxed[6]~1_combout\);

-- Location: LCCOMB_X36_Y29_N18
\Inst_top_level|Inst_HEX_to_ASCII_1|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_HEX_to_ASCII_1|Mux6~0_combout\ = \Inst_top_level|data_muxed[4]~9_combout\ $ (((\Inst_top_level|data_muxed[7]~13_combout\ & ((\Inst_top_level|data_muxed[5]~5_combout\) # (\Inst_top_level|data_muxed[6]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|data_muxed[7]~13_combout\,
	datab => \Inst_top_level|data_muxed[5]~5_combout\,
	datac => \Inst_top_level|data_muxed[4]~9_combout\,
	datad => \Inst_top_level|data_muxed[6]~1_combout\,
	combout => \Inst_top_level|Inst_HEX_to_ASCII_1|Mux6~0_combout\);

-- Location: LCCOMB_X41_Y30_N2
\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~8_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0) & 
-- \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(5),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	combout => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~8_combout\);

-- Location: LCCOMB_X40_Y28_N24
\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~9_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Mux8~7_combout\ & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & 
-- !\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Mux8~7_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(5),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	combout => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~9_combout\);

-- Location: LCCOMB_X40_Y30_N10
\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~10_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(3)) # ((!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & ((\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~8_combout\) # 
-- (\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(3),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	datac => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~8_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~9_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~10_combout\);

-- Location: LCCOMB_X40_Y30_N24
\Inst_top_level|Inst_LCD_User_Logic|Mux7~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux7~15_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Mux7~14_combout\ & (((\Inst_top_level|Inst_HEX_to_ASCII_1|Mux6~0_combout\) # (!\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~10_combout\)))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Mux7~14_combout\ & (\Inst_top_level|Inst_LCD_User_Logic|Mux7~7_combout\ & ((\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Mux7~7_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|Mux7~14_combout\,
	datac => \Inst_top_level|Inst_HEX_to_ASCII_1|Mux6~0_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~10_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux7~15_combout\);

-- Location: LCCOMB_X39_Y29_N24
\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~0_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~17_combout\ & ((\Inst_top_level|Inst_LCD_User_Logic|Mux7~15_combout\))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~17_combout\ & (\Inst_top_level|Inst_HEX_to_ASCII_5|Mux6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~17_combout\,
	datab => \Inst_top_level|Inst_HEX_to_ASCII_5|Mux6~0_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux7~15_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~0_combout\);

-- Location: IOIBUF_X7_Y0_N22
\SRAM_DQ[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(14),
	o => \SRAM_DQ[14]~input_o\);

-- Location: LCCOMB_X35_Y28_N4
\Inst_top_level|Inst_SRAM_Controller|cont_io_out[14]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_SRAM_Controller|cont_io_out[14]~5_combout\ = (!\Inst_top_level|Inst_Reset_Delay|oRESET~q\ & (\Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\ & \SRAM_DQ[14]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Reset_Delay|oRESET~q\,
	datac => \Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\,
	datad => \SRAM_DQ[14]~input_o\,
	combout => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[14]~5_combout\);

-- Location: FF_X35_Y28_N5
\Inst_top_level|Inst_SRAM_Controller|cont_io_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[14]~5_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|cont_io_out\(14));

-- Location: LCCOMB_X38_Y29_N8
\Inst_top_level|data_muxed[14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|data_muxed[14]~2_combout\ = (\Inst_top_level|Inst_system_controller|data_select~q\ & ((\Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(14)))) # (!\Inst_top_level|Inst_system_controller|data_select~q\ & 
-- (\Inst_top_level|Inst_SRAM_Controller|cont_io_out\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_SRAM_Controller|cont_io_out\(14),
	datac => \Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(14),
	datad => \Inst_top_level|Inst_system_controller|data_select~q\,
	combout => \Inst_top_level|data_muxed[14]~2_combout\);

-- Location: LCCOMB_X35_Y28_N20
\Inst_top_level|Inst_SRAM_Controller|cont_io_out[13]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_SRAM_Controller|cont_io_out[13]~9_combout\ = (\SRAM_DQ[13]~input_o\ & (\Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\ & !\Inst_top_level|Inst_Reset_Delay|oRESET~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[13]~input_o\,
	datac => \Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\,
	datad => \Inst_top_level|Inst_Reset_Delay|oRESET~q\,
	combout => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[13]~9_combout\);

-- Location: FF_X35_Y28_N21
\Inst_top_level|Inst_SRAM_Controller|cont_io_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[13]~9_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|cont_io_out\(13));

-- Location: LCCOMB_X38_Y29_N2
\Inst_top_level|data_muxed[13]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|data_muxed[13]~6_combout\ = (\Inst_top_level|Inst_system_controller|data_select~q\ & (\Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(13))) # (!\Inst_top_level|Inst_system_controller|data_select~q\ & 
-- ((\Inst_top_level|Inst_SRAM_Controller|cont_io_out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(13),
	datac => \Inst_top_level|Inst_SRAM_Controller|cont_io_out\(13),
	datad => \Inst_top_level|Inst_system_controller|data_select~q\,
	combout => \Inst_top_level|data_muxed[13]~6_combout\);

-- Location: LCCOMB_X35_Y28_N28
\Inst_top_level|Inst_SRAM_Controller|cont_io_out[12]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_SRAM_Controller|cont_io_out[12]~13_combout\ = (\SRAM_DQ[12]~input_o\ & (\Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\ & !\Inst_top_level|Inst_Reset_Delay|oRESET~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM_DQ[12]~input_o\,
	datac => \Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\,
	datad => \Inst_top_level|Inst_Reset_Delay|oRESET~q\,
	combout => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[12]~13_combout\);

-- Location: FF_X35_Y28_N29
\Inst_top_level|Inst_SRAM_Controller|cont_io_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[12]~13_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|cont_io_out\(12));

-- Location: LCCOMB_X38_Y29_N20
\Inst_top_level|data_muxed[12]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|data_muxed[12]~10_combout\ = (\Inst_top_level|Inst_system_controller|data_select~q\ & (\Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(12))) # (!\Inst_top_level|Inst_system_controller|data_select~q\ & 
-- ((\Inst_top_level|Inst_SRAM_Controller|cont_io_out\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(12),
	datab => \Inst_top_level|Inst_SRAM_Controller|cont_io_out\(12),
	datad => \Inst_top_level|Inst_system_controller|data_select~q\,
	combout => \Inst_top_level|data_muxed[12]~10_combout\);

-- Location: LCCOMB_X38_Y29_N16
\Inst_top_level|Inst_HEX_to_ASCII_3|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_HEX_to_ASCII_3|Mux6~0_combout\ = \Inst_top_level|data_muxed[12]~10_combout\ $ (((\Inst_top_level|data_muxed[15]~14_combout\ & ((\Inst_top_level|data_muxed[14]~2_combout\) # (\Inst_top_level|data_muxed[13]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|data_muxed[15]~14_combout\,
	datab => \Inst_top_level|data_muxed[14]~2_combout\,
	datac => \Inst_top_level|data_muxed[13]~6_combout\,
	datad => \Inst_top_level|data_muxed[12]~10_combout\,
	combout => \Inst_top_level|Inst_HEX_to_ASCII_3|Mux6~0_combout\);

-- Location: LCCOMB_X45_Y28_N8
\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~18_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(3) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & 
-- \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0)))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(3) & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & 
-- !\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(3),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	combout => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~18_combout\);

-- Location: LCCOMB_X43_Y28_N0
\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~19_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & (\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~18_combout\ & 
-- \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(5),
	datac => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~18_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	combout => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~19_combout\);

-- Location: LCCOMB_X52_Y29_N12
\Inst_top_level|Inst_LCD_User_Logic|Add0~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~72_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\) # (!\Inst_top_level|Inst_LCD_User_Logic|Add0~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Add0~22_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~72_combout\);

-- Location: FF_X52_Y29_N13
\Inst_top_level|Inst_LCD_User_Logic|count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Add0~72_combout\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|count[27]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|count\(11));

-- Location: LCCOMB_X52_Y29_N16
\Inst_top_level|Inst_LCD_User_Logic|Add0~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Add0~74_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\) # (!\Inst_top_level|Inst_LCD_User_Logic|Add0~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|Add0~18_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Add0~74_combout\);

-- Location: FF_X52_Y29_N17
\Inst_top_level|Inst_LCD_User_Logic|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Add0~74_combout\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|count[27]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|count\(9));

-- Location: LCCOMB_X52_Y29_N20
\Inst_top_level|Inst_LCD_User_Logic|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Equal0~5_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|count\(10) & (\Inst_top_level|Inst_LCD_User_Logic|count\(8) & (\Inst_top_level|Inst_LCD_User_Logic|count\(11) & \Inst_top_level|Inst_LCD_User_Logic|count\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|count\(10),
	datab => \Inst_top_level|Inst_LCD_User_Logic|count\(8),
	datac => \Inst_top_level|Inst_LCD_User_Logic|count\(11),
	datad => \Inst_top_level|Inst_LCD_User_Logic|count\(9),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Equal0~5_combout\);

-- Location: LCCOMB_X53_Y31_N18
\Inst_top_level|Inst_LCD_User_Logic|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Equal0~7_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|count\(1) & (\Inst_top_level|Inst_LCD_User_Logic|count\(3) & (\Inst_top_level|Inst_LCD_User_Logic|count\(2) & \Inst_top_level|Inst_LCD_User_Logic|count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|count\(1),
	datab => \Inst_top_level|Inst_LCD_User_Logic|count\(3),
	datac => \Inst_top_level|Inst_LCD_User_Logic|count\(2),
	datad => \Inst_top_level|Inst_LCD_User_Logic|count\(0),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Equal0~7_combout\);

-- Location: LCCOMB_X53_Y31_N12
\Inst_top_level|Inst_LCD_User_Logic|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Equal0~8_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Equal0~6_combout\ & (\Inst_top_level|Inst_LCD_User_Logic|Equal0~5_combout\ & \Inst_top_level|Inst_LCD_User_Logic|Equal0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Equal0~6_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|Equal0~5_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|Equal0~7_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Equal0~8_combout\);

-- Location: LCCOMB_X53_Y31_N2
\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~20_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|state.start~q\ & (\Inst_top_level|Inst_LCD_User_Logic|Equal0~4_combout\ & (!\Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~q\ & 
-- \Inst_top_level|Inst_LCD_User_Logic|Equal0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|state.start~q\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|Equal0~4_combout\,
	datac => \Inst_top_level|Inst_BTN_Debounce_reset|btn_pulse_f~q\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|Equal0~8_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~20_combout\);

-- Location: FF_X39_Y29_N25
\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~0_combout\,
	asdata => \Inst_top_level|Inst_HEX_to_ASCII_3|Mux6~0_combout\,
	sload => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~19_combout\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr\(0));

-- Location: LCCOMB_X40_Y28_N2
\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~12_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	datad => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~11_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~12_combout\);

-- Location: LCCOMB_X41_Y30_N4
\Inst_top_level|Inst_LCD_User_Logic|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux6~2_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1)) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(5),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux6~2_combout\);

-- Location: LCCOMB_X41_Y30_N14
\Inst_top_level|Inst_LCD_User_Logic|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux6~3_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & 
-- \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4)))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) $ 
-- (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4)))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux6~3_combout\);

-- Location: LCCOMB_X41_Y30_N0
\Inst_top_level|Inst_LCD_User_Logic|Mux6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux6~4_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0) & ((\Inst_top_level|Inst_LCD_User_Logic|Mux6~2_combout\) # ((!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & 
-- \Inst_top_level|Inst_LCD_User_Logic|Mux6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(5),
	datab => \Inst_top_level|Inst_LCD_User_Logic|Mux6~2_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux6~3_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux6~4_combout\);

-- Location: LCCOMB_X41_Y30_N18
\Inst_top_level|Inst_LCD_User_Logic|Mux6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux6~5_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & 
-- ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(5),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux6~5_combout\);

-- Location: LCCOMB_X41_Y30_N26
\Inst_top_level|Inst_LCD_User_Logic|Mux6~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux6~15_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0) & 
-- \Inst_top_level|Inst_LCD_User_Logic|Mux6~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux6~5_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux6~15_combout\);

-- Location: LCCOMB_X40_Y30_N2
\Inst_top_level|Inst_LCD_User_Logic|Mux6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux6~6_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~12_combout\ & (\Inst_top_level|Inst_HEX_to_ASCII_0|Mux5~0_combout\)) # (!\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~12_combout\ & 
-- (((\Inst_top_level|Inst_LCD_User_Logic|Mux6~4_combout\) # (\Inst_top_level|Inst_LCD_User_Logic|Mux6~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_HEX_to_ASCII_0|Mux5~0_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~12_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|Mux6~4_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux6~15_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux6~6_combout\);

-- Location: LCCOMB_X36_Y29_N20
\Inst_top_level|Inst_HEX_to_ASCII_1|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_HEX_to_ASCII_1|Mux5~0_combout\ = (\Inst_top_level|data_muxed[7]~13_combout\ & ((\Inst_top_level|data_muxed[5]~5_combout\ & (\Inst_top_level|data_muxed[4]~9_combout\)) # (!\Inst_top_level|data_muxed[5]~5_combout\ & 
-- (!\Inst_top_level|data_muxed[4]~9_combout\ & \Inst_top_level|data_muxed[6]~1_combout\)))) # (!\Inst_top_level|data_muxed[7]~13_combout\ & (\Inst_top_level|data_muxed[5]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|data_muxed[7]~13_combout\,
	datab => \Inst_top_level|data_muxed[5]~5_combout\,
	datac => \Inst_top_level|data_muxed[4]~9_combout\,
	datad => \Inst_top_level|data_muxed[6]~1_combout\,
	combout => \Inst_top_level|Inst_HEX_to_ASCII_1|Mux5~0_combout\);

-- Location: LCCOMB_X40_Y30_N30
\Inst_top_level|Inst_LCD_User_Logic|Mux6~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux6~14_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Mux6~13_combout\ & (((\Inst_top_level|Inst_HEX_to_ASCII_1|Mux5~0_combout\) # (!\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~14_combout\)))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Mux6~13_combout\ & (\Inst_top_level|Inst_LCD_User_Logic|Mux6~6_combout\ & ((\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Mux6~13_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|Mux6~6_combout\,
	datac => \Inst_top_level|Inst_HEX_to_ASCII_1|Mux5~0_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~14_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux6~14_combout\);

-- Location: LCCOMB_X39_Y29_N12
\Inst_top_level|Inst_HEX_to_ASCII_5|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_HEX_to_ASCII_5|Mux5~0_combout\ = (\Inst_top_level|Mux0~0_combout\ & ((\Inst_top_level|Mux2~0_combout\ & ((\Inst_top_level|Mux3~0_combout\))) # (!\Inst_top_level|Mux2~0_combout\ & (\Inst_top_level|Mux1~0_combout\ & 
-- !\Inst_top_level|Mux3~0_combout\)))) # (!\Inst_top_level|Mux0~0_combout\ & (\Inst_top_level|Mux2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Mux0~0_combout\,
	datab => \Inst_top_level|Mux2~0_combout\,
	datac => \Inst_top_level|Mux1~0_combout\,
	datad => \Inst_top_level|Mux3~0_combout\,
	combout => \Inst_top_level|Inst_HEX_to_ASCII_5|Mux5~0_combout\);

-- Location: LCCOMB_X39_Y29_N10
\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[1]~1_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~17_combout\ & (\Inst_top_level|Inst_LCD_User_Logic|Mux6~14_combout\)) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~17_combout\ & ((\Inst_top_level|Inst_HEX_to_ASCII_5|Mux5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~17_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|Mux6~14_combout\,
	datad => \Inst_top_level|Inst_HEX_to_ASCII_5|Mux5~0_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[1]~1_combout\);

-- Location: LCCOMB_X38_Y29_N26
\Inst_top_level|Inst_HEX_to_ASCII_3|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_HEX_to_ASCII_3|Mux5~0_combout\ = (\Inst_top_level|data_muxed[15]~14_combout\ & ((\Inst_top_level|data_muxed[13]~6_combout\ & ((\Inst_top_level|data_muxed[12]~10_combout\))) # (!\Inst_top_level|data_muxed[13]~6_combout\ & 
-- (\Inst_top_level|data_muxed[14]~2_combout\ & !\Inst_top_level|data_muxed[12]~10_combout\)))) # (!\Inst_top_level|data_muxed[15]~14_combout\ & (((\Inst_top_level|data_muxed[13]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|data_muxed[15]~14_combout\,
	datab => \Inst_top_level|data_muxed[14]~2_combout\,
	datac => \Inst_top_level|data_muxed[13]~6_combout\,
	datad => \Inst_top_level|data_muxed[12]~10_combout\,
	combout => \Inst_top_level|Inst_HEX_to_ASCII_3|Mux5~0_combout\);

-- Location: FF_X39_Y29_N11
\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[1]~1_combout\,
	asdata => \Inst_top_level|Inst_HEX_to_ASCII_3|Mux5~0_combout\,
	sload => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~19_combout\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr\(1));

-- Location: LCCOMB_X40_Y28_N16
\Inst_top_level|Inst_LCD_User_Logic|Mux5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux5~7_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) $ 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1))))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6)) # 
-- (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux5~7_combout\);

-- Location: LCCOMB_X40_Y28_N8
\Inst_top_level|Inst_LCD_User_Logic|Mux7~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux7~10_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2)) # ((!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & !\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux7~10_combout\);

-- Location: LCCOMB_X40_Y28_N10
\Inst_top_level|Inst_LCD_User_Logic|Mux7~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux7~11_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & (\Inst_top_level|Inst_LCD_User_Logic|Mux7~10_combout\ & !\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(5),
	datab => \Inst_top_level|Inst_LCD_User_Logic|Mux7~10_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux7~11_combout\);

-- Location: LCCOMB_X40_Y28_N26
\Inst_top_level|Inst_LCD_User_Logic|Mux5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux5~8_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0) & ((\Inst_top_level|Inst_LCD_User_Logic|Mux7~11_combout\) # ((!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & 
-- \Inst_top_level|Inst_LCD_User_Logic|Mux5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(5),
	datab => \Inst_top_level|Inst_LCD_User_Logic|Mux5~7_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux7~11_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux5~8_combout\);

-- Location: LCCOMB_X41_Y30_N20
\Inst_top_level|Inst_LCD_User_Logic|Mux5~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux5~9_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & (((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & !\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2))))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(5),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux5~9_combout\);

-- Location: LCCOMB_X41_Y30_N16
\Inst_top_level|Inst_LCD_User_Logic|Mux5~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux5~11_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0) & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & ((\Inst_top_level|Inst_LCD_User_Logic|Mux5~9_combout\))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & (\Inst_top_level|Inst_LCD_User_Logic|Mux5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Mux5~10_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux5~9_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux5~11_combout\);

-- Location: LCCOMB_X40_Y28_N28
\Inst_top_level|Inst_LCD_User_Logic|Mux5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux5~12_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~12_combout\ & (\Inst_top_level|Inst_HEX_to_ASCII_0|Mux4~0_combout\)) # (!\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~12_combout\ & 
-- (((\Inst_top_level|Inst_LCD_User_Logic|Mux5~8_combout\) # (\Inst_top_level|Inst_LCD_User_Logic|Mux5~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_HEX_to_ASCII_0|Mux4~0_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~12_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|Mux5~8_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux5~11_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux5~12_combout\);

-- Location: LCCOMB_X40_Y30_N0
\Inst_top_level|Inst_LCD_User_Logic|Mux5~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux5~13_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~14_combout\ & (((\Inst_top_level|Inst_LCD_User_Logic|Mux5~12_combout\) # (\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~10_combout\)))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~14_combout\ & (\Inst_top_level|Inst_HEX_to_ASCII_2|Mux4~0_combout\ & ((!\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_HEX_to_ASCII_2|Mux4~0_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~14_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|Mux5~12_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~10_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux5~13_combout\);

-- Location: LCCOMB_X40_Y29_N20
\Inst_top_level|Inst_LCD_User_Logic|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux5~3_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0) & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4)))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0) & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2))))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & 
-- (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(5),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux5~3_combout\);

-- Location: LCCOMB_X40_Y29_N0
\Inst_top_level|Inst_LCD_User_Logic|Mux5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux5~5_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & ((\Inst_top_level|Inst_LCD_User_Logic|Mux5~3_combout\))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & (\Inst_top_level|Inst_LCD_User_Logic|Mux5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Mux5~4_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux5~3_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux5~5_combout\);

-- Location: LCCOMB_X41_Y30_N24
\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~6_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2))))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0) & !\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(5),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	combout => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~6_combout\);

-- Location: LCCOMB_X40_Y30_N8
\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~7_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	datad => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~6_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~7_combout\);

-- Location: LCCOMB_X40_Y29_N24
\Inst_top_level|Inst_HEX_to_ASCII_4|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_HEX_to_ASCII_4|Mux4~0_combout\ = (\Inst_top_level|Mux5~0_combout\ & (((\Inst_top_level|Mux6~0_combout\) # (\Inst_top_level|Mux7~0_combout\)) # (!\Inst_top_level|Mux4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Mux4~0_combout\,
	datab => \Inst_top_level|Mux6~0_combout\,
	datac => \Inst_top_level|Mux5~0_combout\,
	datad => \Inst_top_level|Mux7~0_combout\,
	combout => \Inst_top_level|Inst_HEX_to_ASCII_4|Mux4~0_combout\);

-- Location: LCCOMB_X40_Y29_N26
\Inst_top_level|Inst_LCD_User_Logic|Mux5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux5~6_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~7_combout\ & (((\Inst_top_level|Inst_HEX_to_ASCII_4|Mux4~0_combout\)))) # (!\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~7_combout\ & 
-- ((\Inst_top_level|Inst_LCD_User_Logic|Mux5~16_combout\) # ((\Inst_top_level|Inst_LCD_User_Logic|Mux5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Mux5~16_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|Mux5~5_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~7_combout\,
	datad => \Inst_top_level|Inst_HEX_to_ASCII_4|Mux4~0_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux5~6_combout\);

-- Location: LCCOMB_X40_Y29_N12
\Inst_top_level|Inst_LCD_User_Logic|Mux5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux5~14_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Mux5~13_combout\ & ((\Inst_top_level|Inst_HEX_to_ASCII_1|Mux4~0_combout\) # ((!\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~10_combout\)))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Mux5~13_combout\ & (((\Inst_top_level|Inst_LCD_User_Logic|Mux5~6_combout\ & \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_HEX_to_ASCII_1|Mux4~0_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|Mux5~13_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|Mux5~6_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~10_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux5~14_combout\);

-- Location: LCCOMB_X39_Y29_N6
\Inst_top_level|Inst_HEX_to_ASCII_5|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_HEX_to_ASCII_5|Mux4~0_combout\ = (\Inst_top_level|Mux1~0_combout\ & (((\Inst_top_level|Mux2~0_combout\) # (\Inst_top_level|Mux3~0_combout\)) # (!\Inst_top_level|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Mux0~0_combout\,
	datab => \Inst_top_level|Mux2~0_combout\,
	datac => \Inst_top_level|Mux1~0_combout\,
	datad => \Inst_top_level|Mux3~0_combout\,
	combout => \Inst_top_level|Inst_HEX_to_ASCII_5|Mux4~0_combout\);

-- Location: LCCOMB_X39_Y29_N28
\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[2]~2_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~17_combout\ & (\Inst_top_level|Inst_LCD_User_Logic|Mux5~14_combout\)) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~17_combout\ & ((\Inst_top_level|Inst_HEX_to_ASCII_5|Mux4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~17_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|Mux5~14_combout\,
	datad => \Inst_top_level|Inst_HEX_to_ASCII_5|Mux4~0_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[2]~2_combout\);

-- Location: LCCOMB_X38_Y29_N12
\Inst_top_level|Inst_HEX_to_ASCII_3|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_HEX_to_ASCII_3|Mux4~0_combout\ = (\Inst_top_level|data_muxed[14]~2_combout\ & (((\Inst_top_level|data_muxed[13]~6_combout\) # (\Inst_top_level|data_muxed[12]~10_combout\)) # (!\Inst_top_level|data_muxed[15]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|data_muxed[15]~14_combout\,
	datab => \Inst_top_level|data_muxed[14]~2_combout\,
	datac => \Inst_top_level|data_muxed[13]~6_combout\,
	datad => \Inst_top_level|data_muxed[12]~10_combout\,
	combout => \Inst_top_level|Inst_HEX_to_ASCII_3|Mux4~0_combout\);

-- Location: FF_X39_Y29_N29
\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[2]~2_combout\,
	asdata => \Inst_top_level|Inst_HEX_to_ASCII_3|Mux4~0_combout\,
	sload => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~19_combout\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr\(2));

-- Location: LCCOMB_X39_Y29_N0
\Inst_top_level|Inst_HEX_to_ASCII_5|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_HEX_to_ASCII_5|Mux3~0_combout\ = (\Inst_top_level|Mux0~0_combout\ & (!\Inst_top_level|Mux1~0_combout\ & !\Inst_top_level|Mux2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Mux0~0_combout\,
	datac => \Inst_top_level|Mux1~0_combout\,
	datad => \Inst_top_level|Mux2~0_combout\,
	combout => \Inst_top_level|Inst_HEX_to_ASCII_5|Mux3~0_combout\);

-- Location: LCCOMB_X45_Y30_N28
\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~16_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & 
-- !\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1)))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & 
-- \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(5),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	combout => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~16_combout\);

-- Location: LCCOMB_X45_Y30_N2
\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~15_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4)) # ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) $ (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(3),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	combout => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~15_combout\);

-- Location: LCCOMB_X45_Y30_N30
\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~17_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~15_combout\) # (!\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~16_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~15_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~17_combout\);

-- Location: LCCOMB_X39_Y29_N22
\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[3]~3_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~17_combout\ & (\Inst_top_level|Inst_LCD_User_Logic|Mux4~25_combout\)) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~17_combout\ & ((\Inst_top_level|Inst_HEX_to_ASCII_5|Mux3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Mux4~25_combout\,
	datab => \Inst_top_level|Inst_HEX_to_ASCII_5|Mux3~0_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~17_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[3]~3_combout\);

-- Location: IOIBUF_X3_Y0_N15
\SRAM_DQ[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(15),
	o => \SRAM_DQ[15]~input_o\);

-- Location: LCCOMB_X35_Y28_N12
\Inst_top_level|Inst_SRAM_Controller|cont_io_out[15]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_SRAM_Controller|cont_io_out[15]~17_combout\ = (!\Inst_top_level|Inst_Reset_Delay|oRESET~q\ & (\Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\ & \SRAM_DQ[15]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Reset_Delay|oRESET~q\,
	datac => \Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\,
	datad => \SRAM_DQ[15]~input_o\,
	combout => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[15]~17_combout\);

-- Location: FF_X35_Y28_N13
\Inst_top_level|Inst_SRAM_Controller|cont_io_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[15]~17_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|cont_io_out\(15));

-- Location: LCCOMB_X38_Y29_N14
\Inst_top_level|data_muxed[15]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|data_muxed[15]~14_combout\ = (\Inst_top_level|Inst_system_controller|data_select~q\ & ((\Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(15)))) # (!\Inst_top_level|Inst_system_controller|data_select~q\ & 
-- (\Inst_top_level|Inst_SRAM_Controller|cont_io_out\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_SRAM_Controller|cont_io_out\(15),
	datac => \Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(15),
	datad => \Inst_top_level|Inst_system_controller|data_select~q\,
	combout => \Inst_top_level|data_muxed[15]~14_combout\);

-- Location: LCCOMB_X38_Y29_N6
\Inst_top_level|Inst_HEX_to_ASCII_3|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_HEX_to_ASCII_3|Mux3~0_combout\ = (!\Inst_top_level|data_muxed[13]~6_combout\ & (!\Inst_top_level|data_muxed[14]~2_combout\ & \Inst_top_level|data_muxed[15]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|data_muxed[13]~6_combout\,
	datac => \Inst_top_level|data_muxed[14]~2_combout\,
	datad => \Inst_top_level|data_muxed[15]~14_combout\,
	combout => \Inst_top_level|Inst_HEX_to_ASCII_3|Mux3~0_combout\);

-- Location: FF_X39_Y29_N23
\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[3]~3_combout\,
	asdata => \Inst_top_level|Inst_HEX_to_ASCII_3|Mux3~0_combout\,
	sload => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~19_combout\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr\(3));

-- Location: LCCOMB_X42_Y28_N24
\Inst_top_level|Inst_LCD_User_Logic|Mux3~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux3~23_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(3) & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) $ 
-- (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(3),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux3~23_combout\);

-- Location: LCCOMB_X38_Y29_N10
\Inst_top_level|Inst_HEX_to_ASCII_3|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_HEX_to_ASCII_3|Mux2~0_combout\ = (\Inst_top_level|data_muxed[15]~14_combout\ & ((\Inst_top_level|data_muxed[13]~6_combout\) # (\Inst_top_level|data_muxed[14]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|data_muxed[13]~6_combout\,
	datac => \Inst_top_level|data_muxed[14]~2_combout\,
	datad => \Inst_top_level|data_muxed[15]~14_combout\,
	combout => \Inst_top_level|Inst_HEX_to_ASCII_3|Mux2~0_combout\);

-- Location: LCCOMB_X42_Y28_N18
\Inst_top_level|Inst_LCD_User_Logic|Mux3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux3~24_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(3) & ((!\Inst_top_level|Inst_HEX_to_ASCII_3|Mux2~0_combout\) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0))))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & (((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(3),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	datad => \Inst_top_level|Inst_HEX_to_ASCII_3|Mux2~0_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux3~24_combout\);

-- Location: LCCOMB_X42_Y28_N28
\Inst_top_level|Inst_LCD_User_Logic|Mux3~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux3~25_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & ((\Inst_top_level|Inst_LCD_User_Logic|Mux3~23_combout\) # ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & 
-- \Inst_top_level|Inst_LCD_User_Logic|Mux3~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	datab => \Inst_top_level|Inst_LCD_User_Logic|Mux3~23_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux3~24_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux3~25_combout\);

-- Location: LCCOMB_X43_Y28_N2
\Inst_top_level|Inst_LCD_User_Logic|Mux3~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux3~19_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0) & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(3))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(3) & !\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(3),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux3~19_combout\);

-- Location: LCCOMB_X43_Y28_N4
\Inst_top_level|Inst_LCD_User_Logic|Mux3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux3~20_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & ((\Inst_top_level|Inst_LCD_User_Logic|Mux3~19_combout\))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & 
-- (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux3~19_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux3~20_combout\);

-- Location: IOIBUF_X0_Y16_N15
\SRAM_DQ[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(11),
	o => \SRAM_DQ[11]~input_o\);

-- Location: LCCOMB_X35_Y28_N0
\Inst_top_level|Inst_SRAM_Controller|cont_io_out[11]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_SRAM_Controller|cont_io_out[11]~15_combout\ = (!\Inst_top_level|Inst_Reset_Delay|oRESET~q\ & (\Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\ & \SRAM_DQ[11]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Reset_Delay|oRESET~q\,
	datac => \Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\,
	datad => \SRAM_DQ[11]~input_o\,
	combout => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[11]~15_combout\);

-- Location: FF_X35_Y28_N1
\Inst_top_level|Inst_SRAM_Controller|cont_io_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[11]~15_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|cont_io_out\(11));

-- Location: LCCOMB_X36_Y28_N30
\Inst_top_level|data_muxed[11]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|data_muxed[11]~12_combout\ = (\Inst_top_level|Inst_system_controller|data_select~q\ & (\Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(11))) # (!\Inst_top_level|Inst_system_controller|data_select~q\ & 
-- ((\Inst_top_level|Inst_SRAM_Controller|cont_io_out\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(11),
	datac => \Inst_top_level|Inst_SRAM_Controller|cont_io_out\(11),
	datad => \Inst_top_level|Inst_system_controller|data_select~q\,
	combout => \Inst_top_level|data_muxed[11]~12_combout\);

-- Location: LCCOMB_X36_Y28_N8
\Inst_top_level|Inst_LCD_User_Logic|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux3~0_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(3)) # (((!\Inst_top_level|data_muxed[9]~4_combout\ & !\Inst_top_level|data_muxed[10]~0_combout\)) # (!\Inst_top_level|data_muxed[11]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|data_muxed[9]~4_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(3),
	datac => \Inst_top_level|data_muxed[11]~12_combout\,
	datad => \Inst_top_level|data_muxed[10]~0_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux3~0_combout\);

-- Location: IOIBUF_X1_Y0_N1
\SRAM_DQ[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(1),
	o => \SRAM_DQ[1]~input_o\);

-- Location: LCCOMB_X35_Y28_N22
\Inst_top_level|Inst_SRAM_Controller|cont_io_out[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_SRAM_Controller|cont_io_out[1]~10_combout\ = (\SRAM_DQ[1]~input_o\ & (\Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\ & !\Inst_top_level|Inst_Reset_Delay|oRESET~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SRAM_DQ[1]~input_o\,
	datac => \Inst_top_level|Inst_BTN_Debounce_reset|btn_reg~q\,
	datad => \Inst_top_level|Inst_Reset_Delay|oRESET~q\,
	combout => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[1]~10_combout\);

-- Location: FF_X35_Y28_N23
\Inst_top_level|Inst_SRAM_Controller|cont_io_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[1]~10_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|cont_io_out[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|cont_io_out\(1));

-- Location: LCCOMB_X39_Y28_N14
\Inst_top_level|data_muxed[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|data_muxed[1]~7_combout\ = (\Inst_top_level|Inst_system_controller|data_select~q\ & (\Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(1))) # (!\Inst_top_level|Inst_system_controller|data_select~q\ & 
-- ((\Inst_top_level|Inst_SRAM_Controller|cont_io_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|data_select~q\,
	datab => \Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(1),
	datac => \Inst_top_level|Inst_SRAM_Controller|cont_io_out\(1),
	combout => \Inst_top_level|data_muxed[1]~7_combout\);

-- Location: LCCOMB_X39_Y30_N24
\Inst_top_level|Inst_LCD_User_Logic|Mux3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux3~7_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(3) & (((!\Inst_top_level|data_muxed[2]~3_combout\ & !\Inst_top_level|data_muxed[1]~7_combout\)) # (!\Inst_top_level|data_muxed[3]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|data_muxed[2]~3_combout\,
	datab => \Inst_top_level|data_muxed[1]~7_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(3),
	datad => \Inst_top_level|data_muxed[3]~15_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux3~7_combout\);

-- Location: LCCOMB_X39_Y30_N10
\Inst_top_level|Inst_LCD_User_Logic|Mux3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux3~8_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Mux3~7_combout\) # ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(3) & ((\Inst_top_level|Inst_LCD_User_Logic|Mux4~22_combout\) # 
-- (!\Inst_top_level|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Mux4~22_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|Mux3~7_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(3),
	datad => \Inst_top_level|Mux4~0_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux3~8_combout\);

-- Location: LCCOMB_X43_Y28_N24
\Inst_top_level|Inst_LCD_User_Logic|Mux3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux3~18_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0)) # ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & ((!\Inst_top_level|Inst_LCD_User_Logic|Mux3~8_combout\))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & (!\Inst_top_level|Inst_LCD_User_Logic|Mux3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	datac => \Inst_top_level|Inst_LCD_User_Logic|Mux3~0_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux3~8_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux3~18_combout\);

-- Location: LCCOMB_X43_Y28_N30
\Inst_top_level|Inst_LCD_User_Logic|Mux3~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux3~21_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Mux3~20_combout\ & ((\Inst_top_level|Inst_LCD_User_Logic|Mux3~17_combout\) # ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2)) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Mux3~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Mux3~17_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	datac => \Inst_top_level|Inst_LCD_User_Logic|Mux3~20_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux3~18_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux3~21_combout\);

-- Location: LCCOMB_X42_Y28_N14
\Inst_top_level|Inst_LCD_User_Logic|Mux3~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux3~15_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & (((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0) & !\Inst_top_level|Inst_LCD_User_Logic|byteSel\(3))))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(3)) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(3),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux3~15_combout\);

-- Location: LCCOMB_X43_Y28_N16
\Inst_top_level|Inst_LCD_User_Logic|Mux3~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux3~13_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6)) # ((!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0) & !\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux3~13_combout\);

-- Location: LCCOMB_X43_Y28_N20
\Inst_top_level|Inst_LCD_User_Logic|Mux3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux3~16_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Mux3~14_combout\ & ((\Inst_top_level|Inst_LCD_User_Logic|Mux3~13_combout\) # ((!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & 
-- \Inst_top_level|Inst_LCD_User_Logic|Mux3~15_combout\)))) # (!\Inst_top_level|Inst_LCD_User_Logic|Mux3~14_combout\ & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & (\Inst_top_level|Inst_LCD_User_Logic|Mux3~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Mux3~14_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	datac => \Inst_top_level|Inst_LCD_User_Logic|Mux3~15_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux3~13_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux3~16_combout\);

-- Location: LCCOMB_X43_Y28_N8
\Inst_top_level|Inst_LCD_User_Logic|Mux3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux3~22_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5)) # ((\Inst_top_level|Inst_LCD_User_Logic|Mux3~16_combout\)))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & (\Inst_top_level|Inst_LCD_User_Logic|Mux3~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(5),
	datac => \Inst_top_level|Inst_LCD_User_Logic|Mux3~21_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux3~16_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux3~22_combout\);

-- Location: LCCOMB_X41_Y28_N16
\Inst_top_level|Inst_LCD_User_Logic|Mux3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux3~26_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & ((\Inst_top_level|Inst_LCD_User_Logic|Mux3~22_combout\ & ((\Inst_top_level|Inst_LCD_User_Logic|Mux3~25_combout\))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Mux3~22_combout\ & (\Inst_top_level|Inst_LCD_User_Logic|Mux3~12_combout\)))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & (((\Inst_top_level|Inst_LCD_User_Logic|Mux3~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Mux3~12_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|Mux3~25_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(5),
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux3~22_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux3~26_combout\);

-- Location: FF_X41_Y28_N17
\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Mux3~26_combout\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr\(4));

-- Location: LCCOMB_X41_Y28_N10
\Inst_top_level|Inst_LCD_User_Logic|Mux2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux2~11_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(3) $ (((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1)) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0))))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(3),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux2~11_combout\);

-- Location: LCCOMB_X41_Y28_N28
\Inst_top_level|Inst_LCD_User_Logic|Mux2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux2~12_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & \Inst_top_level|Inst_LCD_User_Logic|Mux2~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux2~11_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux2~12_combout\);

-- Location: LCCOMB_X38_Y29_N0
\Inst_top_level|Inst_LCD_User_Logic|Mux3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux3~5_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(3)) # (((!\Inst_top_level|data_muxed[14]~2_combout\ & !\Inst_top_level|data_muxed[13]~6_combout\)) # (!\Inst_top_level|data_muxed[15]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(3),
	datab => \Inst_top_level|data_muxed[14]~2_combout\,
	datac => \Inst_top_level|data_muxed[13]~6_combout\,
	datad => \Inst_top_level|data_muxed[15]~14_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux3~5_combout\);

-- Location: LCCOMB_X36_Y29_N2
\Inst_top_level|Inst_HEX_to_ASCII_1|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_HEX_to_ASCII_1|Mux2~0_combout\ = ((!\Inst_top_level|data_muxed[5]~5_combout\ & !\Inst_top_level|data_muxed[6]~1_combout\)) # (!\Inst_top_level|data_muxed[7]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|data_muxed[7]~13_combout\,
	datab => \Inst_top_level|data_muxed[5]~5_combout\,
	datad => \Inst_top_level|data_muxed[6]~1_combout\,
	combout => \Inst_top_level|Inst_HEX_to_ASCII_1|Mux2~0_combout\);

-- Location: LCCOMB_X42_Y29_N18
\Inst_top_level|Inst_LCD_User_Logic|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux3~2_combout\ = ((!\Inst_top_level|Inst_Address_Counter|address_int\(30) & !\Inst_top_level|Inst_Address_Counter|address_int\(29))) # (!\Inst_top_level|Inst_Address_Counter|address_int\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Address_Counter|address_int\(30),
	datac => \Inst_top_level|Inst_Address_Counter|address_int\(31),
	datad => \Inst_top_level|Inst_Address_Counter|address_int\(29),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux3~2_combout\);

-- Location: LCCOMB_X42_Y29_N4
\Inst_top_level|Inst_LCD_User_Logic|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux3~3_combout\ = (\Inst_top_level|Inst_system_controller|speed_sel\(1) & (((\Inst_top_level|Inst_LCD_User_Logic|Mux3~2_combout\)))) # (!\Inst_top_level|Inst_system_controller|speed_sel\(1) & 
-- ((\Inst_top_level|Inst_system_controller|speed_sel\(0) & ((\Inst_top_level|Inst_LCD_User_Logic|Mux3~2_combout\))) # (!\Inst_top_level|Inst_system_controller|speed_sel\(0) & (\Inst_top_level|Inst_LCD_User_Logic|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Mux3~1_combout\,
	datab => \Inst_top_level|Inst_system_controller|speed_sel\(1),
	datac => \Inst_top_level|Inst_system_controller|speed_sel\(0),
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux3~2_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux3~3_combout\);

-- Location: LCCOMB_X43_Y28_N18
\Inst_top_level|Inst_LCD_User_Logic|Mux3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux3~4_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(3) & ((\Inst_top_level|Inst_LCD_User_Logic|Mux3~3_combout\))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(3) & 
-- (\Inst_top_level|Inst_HEX_to_ASCII_1|Mux2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_HEX_to_ASCII_1|Mux2~0_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(3),
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux3~3_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux3~4_combout\);

-- Location: LCCOMB_X43_Y28_N28
\Inst_top_level|Inst_LCD_User_Logic|Mux3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux3~6_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0)) # ((\Inst_top_level|Inst_LCD_User_Logic|Mux3~4_combout\)))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0) & (\Inst_top_level|Inst_LCD_User_Logic|Mux3~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	datac => \Inst_top_level|Inst_LCD_User_Logic|Mux3~5_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux3~4_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux3~6_combout\);

-- Location: LCCOMB_X43_Y28_N22
\Inst_top_level|Inst_LCD_User_Logic|Mux3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux3~9_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0) & ((\Inst_top_level|Inst_LCD_User_Logic|Mux3~6_combout\ & (\Inst_top_level|Inst_LCD_User_Logic|Mux3~8_combout\)) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Mux3~6_combout\ & ((\Inst_top_level|Inst_LCD_User_Logic|Mux3~0_combout\))))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0) & (((\Inst_top_level|Inst_LCD_User_Logic|Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Mux3~8_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	datac => \Inst_top_level|Inst_LCD_User_Logic|Mux3~0_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux3~6_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux3~9_combout\);

-- Location: LCCOMB_X42_Y28_N8
\Inst_top_level|Inst_LCD_User_Logic|Mux8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux8~4_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0) & !\Inst_top_level|Inst_LCD_User_Logic|byteSel\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(3),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux8~4_combout\);

-- Location: LCCOMB_X42_Y28_N0
\Inst_top_level|Inst_LCD_User_Logic|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux2~4_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1))))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2)) # ((!\Inst_top_level|Inst_LCD_User_Logic|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	datac => \Inst_top_level|Inst_LCD_User_Logic|Mux8~4_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux2~4_combout\);

-- Location: LCCOMB_X42_Y28_N6
\Inst_top_level|Inst_LCD_User_Logic|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux2~3_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(3) & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0) & ((!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1)) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2)))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0) & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1)))))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(3) & 
-- ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2)) # ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0) & \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(3),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux2~3_combout\);

-- Location: LCCOMB_X42_Y28_N2
\Inst_top_level|Inst_LCD_User_Logic|Mux2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux2~5_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & ((\Inst_top_level|Inst_LCD_User_Logic|Mux2~3_combout\) # ((\Inst_top_level|Inst_LCD_User_Logic|Mux2~4_combout\ & 
-- !\Inst_top_level|Inst_HEX_to_ASCII_3|Mux2~0_combout\)))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & (\Inst_top_level|Inst_LCD_User_Logic|Mux2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	datab => \Inst_top_level|Inst_LCD_User_Logic|Mux2~4_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|Mux2~3_combout\,
	datad => \Inst_top_level|Inst_HEX_to_ASCII_3|Mux2~0_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux2~5_combout\);

-- Location: LCCOMB_X41_Y28_N6
\Inst_top_level|Inst_LCD_User_Logic|Mux2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux2~6_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Mux2~5_combout\ & (((\Inst_top_level|Inst_LCD_User_Logic|Mux3~9_combout\) # (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	datab => \Inst_top_level|Inst_LCD_User_Logic|Mux3~9_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux2~5_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux2~6_combout\);

-- Location: LCCOMB_X41_Y28_N8
\Inst_top_level|Inst_LCD_User_Logic|Mux2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux2~10_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & (((\Inst_top_level|Inst_LCD_User_Logic|Mux2~6_combout\) # (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6))))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & (\Inst_top_level|Inst_LCD_User_Logic|Mux2~9_combout\ & ((!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Mux2~9_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|Mux2~6_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(5),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux2~10_combout\);

-- Location: LCCOMB_X41_Y29_N24
\Inst_top_level|Inst_LCD_User_Logic|Mux5~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux5~15_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux5~15_combout\);

-- Location: LCCOMB_X43_Y28_N26
\Inst_top_level|Inst_LCD_User_Logic|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux2~0_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & (((!\Inst_top_level|Inst_LCD_User_Logic|Mux5~15_combout\ & \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(3)))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2)) # ((!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(3) & 
-- \Inst_top_level|Inst_LCD_User_Logic|Mux5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(3),
	datac => \Inst_top_level|Inst_LCD_User_Logic|Mux5~15_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux2~0_combout\);

-- Location: LCCOMB_X43_Y28_N10
\Inst_top_level|Inst_LCD_User_Logic|Mux3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux3~14_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & \Inst_top_level|Inst_LCD_User_Logic|byteSel\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(3),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux3~14_combout\);

-- Location: LCCOMB_X43_Y28_N12
\Inst_top_level|Inst_LCD_User_Logic|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux2~1_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & (((\Inst_top_level|Inst_LCD_User_Logic|Mux2~0_combout\)))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & 
-- (((!\Inst_top_level|Inst_LCD_User_Logic|Mux3~14_combout\)) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	datac => \Inst_top_level|Inst_LCD_User_Logic|Mux2~0_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux3~14_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux2~1_combout\);

-- Location: LCCOMB_X43_Y28_N14
\Inst_top_level|Inst_LCD_User_Logic|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux2~2_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Mux2~1_combout\ & ((\Inst_top_level|Inst_LCD_User_Logic|Mux3~17_combout\) # ((\Inst_top_level|Inst_LCD_User_Logic|Mux2~0_combout\) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Mux3~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Mux3~17_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|Mux3~18_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|Mux2~0_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux2~1_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux2~2_combout\);

-- Location: LCCOMB_X41_Y28_N18
\Inst_top_level|Inst_LCD_User_Logic|Mux2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux2~13_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & ((\Inst_top_level|Inst_LCD_User_Logic|Mux2~10_combout\ & (\Inst_top_level|Inst_LCD_User_Logic|Mux2~12_combout\)) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Mux2~10_combout\ & ((\Inst_top_level|Inst_LCD_User_Logic|Mux2~2_combout\))))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & (((\Inst_top_level|Inst_LCD_User_Logic|Mux2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	datab => \Inst_top_level|Inst_LCD_User_Logic|Mux2~12_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|Mux2~10_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux2~2_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux2~13_combout\);

-- Location: FF_X41_Y28_N19
\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Mux2~13_combout\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr\(5));

-- Location: LCCOMB_X39_Y29_N26
\Inst_top_level|Inst_HEX_to_ASCII_5|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_HEX_to_ASCII_5|Mux2~0_combout\ = ((!\Inst_top_level|Mux1~0_combout\ & !\Inst_top_level|Mux2~0_combout\)) # (!\Inst_top_level|Mux0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Mux0~0_combout\,
	datac => \Inst_top_level|Mux1~0_combout\,
	datad => \Inst_top_level|Mux2~0_combout\,
	combout => \Inst_top_level|Inst_HEX_to_ASCII_5|Mux2~0_combout\);

-- Location: LCCOMB_X45_Y30_N10
\Inst_top_level|Inst_LCD_User_Logic|Mux1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux1~11_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & 
-- \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0)))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1)) # ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & 
-- \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux1~11_combout\);

-- Location: LCCOMB_X45_Y30_N4
\Inst_top_level|Inst_LCD_User_Logic|Mux1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux1~12_combout\ = \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) $ (((!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & !\Inst_top_level|Inst_LCD_User_Logic|Mux1~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(5),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux1~11_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux1~12_combout\);

-- Location: LCCOMB_X45_Y30_N0
\Inst_top_level|Inst_LCD_User_Logic|Mux1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux1~10_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux1~10_combout\);

-- Location: LCCOMB_X45_Y30_N22
\Inst_top_level|Inst_LCD_User_Logic|Mux1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux1~13_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Mux1~10_combout\) # ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & ((\Inst_top_level|Inst_LCD_User_Logic|Mux1~12_combout\))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & (\Inst_top_level|Inst_LCD_User_Logic|Mux1~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Mux1~19_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	datac => \Inst_top_level|Inst_LCD_User_Logic|Mux1~12_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux1~10_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux1~13_combout\);

-- Location: LCCOMB_X40_Y30_N16
\Inst_top_level|Inst_LCD_User_Logic|Mux1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux1~14_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~7_combout\ & (!\Inst_top_level|Inst_LCD_User_Logic|Mux4~22_combout\ & (\Inst_top_level|Mux4~0_combout\))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~7_combout\ & (((\Inst_top_level|Inst_LCD_User_Logic|Mux1~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Mux4~22_combout\,
	datab => \Inst_top_level|Mux4~0_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|Mux1~13_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~7_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux1~14_combout\);

-- Location: LCCOMB_X40_Y30_N22
\Inst_top_level|Inst_LCD_User_Logic|Mux1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux1~17_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Mux1~16_combout\ & (((!\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~10_combout\) # (!\Inst_top_level|Inst_HEX_to_ASCII_1|Mux2~0_combout\)))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Mux1~16_combout\ & (\Inst_top_level|Inst_LCD_User_Logic|Mux1~14_combout\ & ((\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Mux1~16_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|Mux1~14_combout\,
	datac => \Inst_top_level|Inst_HEX_to_ASCII_1|Mux2~0_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~10_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux1~17_combout\);

-- Location: LCCOMB_X39_Y29_N16
\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[6]~4_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~17_combout\ & ((\Inst_top_level|Inst_LCD_User_Logic|Mux1~17_combout\))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~17_combout\ & (!\Inst_top_level|Inst_HEX_to_ASCII_5|Mux2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~17_combout\,
	datab => \Inst_top_level|Inst_HEX_to_ASCII_5|Mux2~0_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux1~17_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[6]~4_combout\);

-- Location: FF_X39_Y29_N17
\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[6]~4_combout\,
	asdata => \Inst_top_level|Inst_HEX_to_ASCII_3|Mux2~0_combout\,
	sload => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~19_combout\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr\(6));

-- Location: LCCOMB_X41_Y28_N14
\Inst_top_level|Inst_LCD_User_Logic|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux0~5_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & 
-- !\Inst_top_level|Inst_LCD_User_Logic|byteSel\(0)))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & 
-- \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux0~5_combout\);

-- Location: LCCOMB_X40_Y29_N16
\Inst_top_level|Inst_LCD_User_Logic|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux0~0_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & !\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(5),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux0~0_combout\);

-- Location: LCCOMB_X41_Y28_N2
\Inst_top_level|Inst_LCD_User_Logic|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux0~3_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(3) & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & 
-- !\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(3) & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(3),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(5),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux0~3_combout\);

-- Location: LCCOMB_X41_Y28_N30
\Inst_top_level|Inst_LCD_User_Logic|Mux8~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux8~7_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(0),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux8~7_combout\);

-- Location: LCCOMB_X41_Y28_N0
\Inst_top_level|Inst_LCD_User_Logic|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux0~2_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Mux0~1_combout\ & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Mux0~1_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux0~2_combout\);

-- Location: LCCOMB_X41_Y28_N20
\Inst_top_level|Inst_LCD_User_Logic|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux0~4_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & ((\Inst_top_level|Inst_LCD_User_Logic|Mux0~2_combout\) # ((\Inst_top_level|Inst_LCD_User_Logic|Mux0~3_combout\ & 
-- \Inst_top_level|Inst_LCD_User_Logic|Mux8~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	datab => \Inst_top_level|Inst_LCD_User_Logic|Mux0~3_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|Mux8~7_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux0~2_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux0~4_combout\);

-- Location: LCCOMB_X41_Y28_N4
\Inst_top_level|Inst_LCD_User_Logic|Mux0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux0~6_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Mux0~4_combout\) # ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(3) & (\Inst_top_level|Inst_LCD_User_Logic|Mux0~5_combout\ & 
-- \Inst_top_level|Inst_LCD_User_Logic|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(3),
	datab => \Inst_top_level|Inst_LCD_User_Logic|Mux0~5_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|Mux0~0_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux0~4_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux0~6_combout\);

-- Location: FF_X41_Y28_N5
\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Mux0~6_combout\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr\(7));

-- Location: FF_X39_Y28_N21
\Inst_top_level|Inst_SRAM_Controller|cont_io_in[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|data_muxed[0]~11_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|sram_address_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|cont_io_in\(0));

-- Location: LCCOMB_X39_Y30_N30
\Inst_top_level|Inst_SRAM_Controller|sram_io_out[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_SRAM_Controller|sram_io_out[0]~0_combout\ = (\Inst_top_level|Inst_system_controller|SRAM_valid_int~q\ & (!\Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\ & (!\Inst_top_level|Inst_SRAM_Controller|cont_rw_reg~q\ & 
-- \Inst_top_level|Inst_SRAM_Controller|next_state.ready~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_system_controller|SRAM_valid_int~q\,
	datab => \Inst_top_level|Inst_i2c_user_logic|next_state~12_combout\,
	datac => \Inst_top_level|Inst_SRAM_Controller|cont_rw_reg~q\,
	datad => \Inst_top_level|Inst_SRAM_Controller|next_state.ready~q\,
	combout => \Inst_top_level|Inst_SRAM_Controller|sram_io_out[0]~0_combout\);

-- Location: FF_X39_Y28_N9
\Inst_top_level|Inst_SRAM_Controller|sram_io_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|Inst_SRAM_Controller|cont_io_in\(0),
	sload => VCC,
	ena => \Inst_top_level|Inst_SRAM_Controller|sram_io_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|sram_io_out\(0));

-- Location: FF_X39_Y28_N15
\Inst_top_level|Inst_SRAM_Controller|cont_io_in[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|data_muxed[1]~7_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|sram_address_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|cont_io_in\(1));

-- Location: FF_X39_Y28_N11
\Inst_top_level|Inst_SRAM_Controller|sram_io_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|Inst_SRAM_Controller|cont_io_in\(1),
	sload => VCC,
	ena => \Inst_top_level|Inst_SRAM_Controller|sram_io_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|sram_io_out\(1));

-- Location: FF_X39_Y28_N17
\Inst_top_level|Inst_SRAM_Controller|cont_io_in[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|data_muxed[2]~3_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|sram_address_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|cont_io_in\(2));

-- Location: LCCOMB_X39_Y28_N4
\Inst_top_level|Inst_SRAM_Controller|sram_io_out[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_SRAM_Controller|sram_io_out[2]~feeder_combout\ = \Inst_top_level|Inst_SRAM_Controller|cont_io_in\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|Inst_SRAM_Controller|cont_io_in\(2),
	combout => \Inst_top_level|Inst_SRAM_Controller|sram_io_out[2]~feeder_combout\);

-- Location: FF_X39_Y28_N5
\Inst_top_level|Inst_SRAM_Controller|sram_io_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_SRAM_Controller|sram_io_out[2]~feeder_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|sram_io_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|sram_io_out\(2));

-- Location: FF_X39_Y30_N29
\Inst_top_level|Inst_SRAM_Controller|cont_io_in[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|data_muxed[3]~15_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|sram_address_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|cont_io_in\(3));

-- Location: LCCOMB_X36_Y29_N0
\Inst_top_level|Inst_SRAM_Controller|sram_io_out[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_SRAM_Controller|sram_io_out[3]~feeder_combout\ = \Inst_top_level|Inst_SRAM_Controller|cont_io_in\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|Inst_SRAM_Controller|cont_io_in\(3),
	combout => \Inst_top_level|Inst_SRAM_Controller|sram_io_out[3]~feeder_combout\);

-- Location: FF_X36_Y29_N1
\Inst_top_level|Inst_SRAM_Controller|sram_io_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_SRAM_Controller|sram_io_out[3]~feeder_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|sram_io_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|sram_io_out\(3));

-- Location: FF_X36_Y29_N23
\Inst_top_level|Inst_SRAM_Controller|cont_io_in[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|data_muxed[4]~9_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|sram_address_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|cont_io_in\(4));

-- Location: LCCOMB_X36_Y29_N26
\Inst_top_level|Inst_SRAM_Controller|sram_io_out[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_SRAM_Controller|sram_io_out[4]~feeder_combout\ = \Inst_top_level|Inst_SRAM_Controller|cont_io_in\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|Inst_SRAM_Controller|cont_io_in\(4),
	combout => \Inst_top_level|Inst_SRAM_Controller|sram_io_out[4]~feeder_combout\);

-- Location: FF_X36_Y29_N27
\Inst_top_level|Inst_SRAM_Controller|sram_io_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_SRAM_Controller|sram_io_out[4]~feeder_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|sram_io_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|sram_io_out\(4));

-- Location: FF_X36_Y29_N29
\Inst_top_level|Inst_SRAM_Controller|cont_io_in[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|data_muxed[5]~5_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|sram_address_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|cont_io_in\(5));

-- Location: LCCOMB_X36_Y29_N12
\Inst_top_level|Inst_SRAM_Controller|sram_io_out[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_SRAM_Controller|sram_io_out[5]~feeder_combout\ = \Inst_top_level|Inst_SRAM_Controller|cont_io_in\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|Inst_SRAM_Controller|cont_io_in\(5),
	combout => \Inst_top_level|Inst_SRAM_Controller|sram_io_out[5]~feeder_combout\);

-- Location: FF_X36_Y29_N13
\Inst_top_level|Inst_SRAM_Controller|sram_io_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_SRAM_Controller|sram_io_out[5]~feeder_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|sram_io_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|sram_io_out\(5));

-- Location: FF_X36_Y29_N11
\Inst_top_level|Inst_SRAM_Controller|cont_io_in[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|data_muxed[6]~1_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|sram_address_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|cont_io_in\(6));

-- Location: LCCOMB_X36_Y29_N30
\Inst_top_level|Inst_SRAM_Controller|sram_io_out[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_SRAM_Controller|sram_io_out[6]~feeder_combout\ = \Inst_top_level|Inst_SRAM_Controller|cont_io_in\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|Inst_SRAM_Controller|cont_io_in\(6),
	combout => \Inst_top_level|Inst_SRAM_Controller|sram_io_out[6]~feeder_combout\);

-- Location: FF_X36_Y29_N31
\Inst_top_level|Inst_SRAM_Controller|sram_io_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_SRAM_Controller|sram_io_out[6]~feeder_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|sram_io_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|sram_io_out\(6));

-- Location: LCCOMB_X36_Y29_N8
\Inst_top_level|data_muxed[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|data_muxed[7]~13_combout\ = (\Inst_top_level|Inst_system_controller|data_select~q\ & ((\Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(7)))) # (!\Inst_top_level|Inst_system_controller|data_select~q\ & 
-- (\Inst_top_level|Inst_SRAM_Controller|cont_io_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_SRAM_Controller|cont_io_out\(7),
	datac => \Inst_top_level|Inst_ROM1_Port|altsyncram_component|auto_generated|q_a\(7),
	datad => \Inst_top_level|Inst_system_controller|data_select~q\,
	combout => \Inst_top_level|data_muxed[7]~13_combout\);

-- Location: FF_X36_Y29_N9
\Inst_top_level|Inst_SRAM_Controller|cont_io_in[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|data_muxed[7]~13_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|sram_address_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|cont_io_in\(7));

-- Location: FF_X36_Y29_N25
\Inst_top_level|Inst_SRAM_Controller|sram_io_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|Inst_SRAM_Controller|cont_io_in\(7),
	sload => VCC,
	ena => \Inst_top_level|Inst_SRAM_Controller|sram_io_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|sram_io_out\(7));

-- Location: FF_X36_Y28_N13
\Inst_top_level|Inst_SRAM_Controller|cont_io_in[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|data_muxed[8]~8_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|sram_address_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|cont_io_in\(8));

-- Location: LCCOMB_X36_Y28_N0
\Inst_top_level|Inst_SRAM_Controller|sram_io_out[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_SRAM_Controller|sram_io_out[8]~feeder_combout\ = \Inst_top_level|Inst_SRAM_Controller|cont_io_in\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|Inst_SRAM_Controller|cont_io_in\(8),
	combout => \Inst_top_level|Inst_SRAM_Controller|sram_io_out[8]~feeder_combout\);

-- Location: FF_X36_Y28_N1
\Inst_top_level|Inst_SRAM_Controller|sram_io_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_SRAM_Controller|sram_io_out[8]~feeder_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|sram_io_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|sram_io_out\(8));

-- Location: FF_X36_Y28_N19
\Inst_top_level|Inst_SRAM_Controller|cont_io_in[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|data_muxed[9]~4_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|sram_address_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|cont_io_in\(9));

-- Location: LCCOMB_X36_Y28_N26
\Inst_top_level|Inst_SRAM_Controller|sram_io_out[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_SRAM_Controller|sram_io_out[9]~feeder_combout\ = \Inst_top_level|Inst_SRAM_Controller|cont_io_in\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|Inst_SRAM_Controller|cont_io_in\(9),
	combout => \Inst_top_level|Inst_SRAM_Controller|sram_io_out[9]~feeder_combout\);

-- Location: FF_X36_Y28_N27
\Inst_top_level|Inst_SRAM_Controller|sram_io_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_SRAM_Controller|sram_io_out[9]~feeder_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|sram_io_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|sram_io_out\(9));

-- Location: FF_X36_Y28_N25
\Inst_top_level|Inst_SRAM_Controller|cont_io_in[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|data_muxed[10]~0_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|sram_address_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|cont_io_in\(10));

-- Location: FF_X36_Y28_N21
\Inst_top_level|Inst_SRAM_Controller|sram_io_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|Inst_SRAM_Controller|cont_io_in\(10),
	sload => VCC,
	ena => \Inst_top_level|Inst_SRAM_Controller|sram_io_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|sram_io_out\(10));

-- Location: FF_X36_Y28_N31
\Inst_top_level|Inst_SRAM_Controller|cont_io_in[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|data_muxed[11]~12_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|sram_address_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|cont_io_in\(11));

-- Location: LCCOMB_X36_Y28_N22
\Inst_top_level|Inst_SRAM_Controller|sram_io_out[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_SRAM_Controller|sram_io_out[11]~feeder_combout\ = \Inst_top_level|Inst_SRAM_Controller|cont_io_in\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|Inst_SRAM_Controller|cont_io_in\(11),
	combout => \Inst_top_level|Inst_SRAM_Controller|sram_io_out[11]~feeder_combout\);

-- Location: FF_X36_Y28_N23
\Inst_top_level|Inst_SRAM_Controller|sram_io_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_SRAM_Controller|sram_io_out[11]~feeder_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|sram_io_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|sram_io_out\(11));

-- Location: FF_X38_Y29_N21
\Inst_top_level|Inst_SRAM_Controller|cont_io_in[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|data_muxed[12]~10_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|sram_address_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|cont_io_in\(12));

-- Location: LCCOMB_X38_Y29_N24
\Inst_top_level|Inst_SRAM_Controller|sram_io_out[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_SRAM_Controller|sram_io_out[12]~feeder_combout\ = \Inst_top_level|Inst_SRAM_Controller|cont_io_in\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|Inst_SRAM_Controller|cont_io_in\(12),
	combout => \Inst_top_level|Inst_SRAM_Controller|sram_io_out[12]~feeder_combout\);

-- Location: FF_X38_Y29_N25
\Inst_top_level|Inst_SRAM_Controller|sram_io_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_SRAM_Controller|sram_io_out[12]~feeder_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|sram_io_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|sram_io_out\(12));

-- Location: FF_X38_Y29_N3
\Inst_top_level|Inst_SRAM_Controller|cont_io_in[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|data_muxed[13]~6_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|sram_address_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|cont_io_in\(13));

-- Location: LCCOMB_X38_Y29_N18
\Inst_top_level|Inst_SRAM_Controller|sram_io_out[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_SRAM_Controller|sram_io_out[13]~feeder_combout\ = \Inst_top_level|Inst_SRAM_Controller|cont_io_in\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|Inst_SRAM_Controller|cont_io_in\(13),
	combout => \Inst_top_level|Inst_SRAM_Controller|sram_io_out[13]~feeder_combout\);

-- Location: FF_X38_Y29_N19
\Inst_top_level|Inst_SRAM_Controller|sram_io_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_SRAM_Controller|sram_io_out[13]~feeder_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|sram_io_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|sram_io_out\(13));

-- Location: FF_X38_Y29_N9
\Inst_top_level|Inst_SRAM_Controller|cont_io_in[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|data_muxed[14]~2_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|sram_address_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|cont_io_in\(14));

-- Location: LCCOMB_X38_Y29_N28
\Inst_top_level|Inst_SRAM_Controller|sram_io_out[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_SRAM_Controller|sram_io_out[14]~feeder_combout\ = \Inst_top_level|Inst_SRAM_Controller|cont_io_in\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|Inst_SRAM_Controller|cont_io_in\(14),
	combout => \Inst_top_level|Inst_SRAM_Controller|sram_io_out[14]~feeder_combout\);

-- Location: FF_X38_Y29_N29
\Inst_top_level|Inst_SRAM_Controller|sram_io_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_SRAM_Controller|sram_io_out[14]~feeder_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|sram_io_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|sram_io_out\(14));

-- Location: FF_X38_Y29_N15
\Inst_top_level|Inst_SRAM_Controller|cont_io_in[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|data_muxed[15]~14_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|sram_address_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|cont_io_in\(15));

-- Location: FF_X38_Y29_N31
\Inst_top_level|Inst_SRAM_Controller|sram_io_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|Inst_SRAM_Controller|cont_io_in\(15),
	sload => VCC,
	ena => \Inst_top_level|Inst_SRAM_Controller|sram_io_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|sram_io_out\(15));

-- Location: LCCOMB_X55_Y33_N16
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~0_combout\ = \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(0) $ (VCC)
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~1\ = CARRY(\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(0),
	datad => VCC,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~0_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~1\);

-- Location: LCCOMB_X55_Y33_N0
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt~5_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~5_combout\ & \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~5_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~0_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt~5_combout\);

-- Location: FF_X55_Y33_N1
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(0));

-- Location: LCCOMB_X55_Y33_N18
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~2_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(1) & (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~1\)) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(1) & ((\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~1\) # (GND)))
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~3\ = CARRY((!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~1\) # (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(1),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~1\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~2_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~3\);

-- Location: FF_X55_Y33_N19
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(1));

-- Location: LCCOMB_X55_Y33_N24
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~8_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(4) & (\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~7\ $ (GND))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(4) & (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~7\ & VCC))
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~9\ = CARRY((\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(4) & !\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(4),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~7\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~8_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~9\);

-- Location: FF_X55_Y33_N25
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(4));

-- Location: LCCOMB_X55_Y33_N28
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~12_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(6) & (\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~11\ $ (GND))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(6) & (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~11\ & VCC))
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~13\ = CARRY((\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(6) & !\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(6),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~11\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~12_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~13\);

-- Location: FF_X55_Y33_N29
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(6));

-- Location: LCCOMB_X55_Y33_N30
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~14_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(7) & (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~13\)) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(7) & ((\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~13\) # (GND)))
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~15\ = CARRY((!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~13\) # (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(7),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~13\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~14_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~15\);

-- Location: LCCOMB_X55_Y33_N8
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt~3_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~5_combout\ & \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~5_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~14_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt~3_combout\);

-- Location: FF_X55_Y33_N9
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(7));

-- Location: LCCOMB_X55_Y32_N0
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~16_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(8) & (\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~15\ $ (GND))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(8) & (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~15\ & VCC))
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~17\ = CARRY((\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(8) & !\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(8),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~15\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~16_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~17\);

-- Location: LCCOMB_X55_Y32_N24
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt~2_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~16_combout\ & !\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~16_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~5_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt~2_combout\);

-- Location: FF_X55_Y32_N25
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(8));

-- Location: LCCOMB_X55_Y32_N2
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~18_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(9) & (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~17\)) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(9) & ((\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~17\) # (GND)))
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~19\ = CARRY((!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~17\) # (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(9),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~17\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~18_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~19\);

-- Location: FF_X55_Y32_N3
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(9));

-- Location: LCCOMB_X55_Y32_N6
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~22_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(11) & (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~21\)) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(11) & ((\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~21\) # (GND)))
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~23\ = CARRY((!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~21\) # (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(11),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~21\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~22_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~23\);

-- Location: LCCOMB_X55_Y32_N8
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~24_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(12) & (\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~23\ $ (GND))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(12) & (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~23\ & VCC))
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~25\ = CARRY((\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(12) & !\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(12),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~23\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~24_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~25\);

-- Location: FF_X55_Y32_N9
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(12));

-- Location: LCCOMB_X55_Y32_N12
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~28_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(14) & (\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~27\ $ (GND))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(14) & (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~27\ & VCC))
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~29\ = CARRY((\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(14) & !\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(14),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~27\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~28_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~29\);

-- Location: LCCOMB_X55_Y32_N20
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt~6_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~28_combout\ & !\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~28_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~5_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt~6_combout\);

-- Location: FF_X55_Y32_N21
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(14));

-- Location: LCCOMB_X55_Y32_N14
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~30_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(15) & (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~29\)) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(15) & ((\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~29\) # (GND)))
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~31\ = CARRY((!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~29\) # (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(15),
	datad => VCC,
	cin => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~29\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~30_combout\,
	cout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~31\);

-- Location: FF_X55_Y32_N15
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(15));

-- Location: LCCOMB_X55_Y32_N16
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~32_combout\ = \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~31\ $ (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(16),
	cin => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~31\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~32_combout\);

-- Location: LCCOMB_X55_Y32_N28
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt~0_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~32_combout\ & !\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~32_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~5_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt~0_combout\);

-- Location: FF_X55_Y32_N29
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(16));

-- Location: LCCOMB_X55_Y32_N30
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~4_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(13) & (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(15) & 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(12) & \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(13),
	datab => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(15),
	datac => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(12),
	datad => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(14),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~4_combout\);

-- Location: FF_X55_Y32_N7
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Add0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(11));

-- Location: LCCOMB_X55_Y33_N10
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~3_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(2) & (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(1) & 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(11) & !\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(2),
	datab => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(1),
	datac => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(11),
	datad => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(0),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~3_combout\);

-- Location: LCCOMB_X55_Y32_N18
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~5_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~2_combout\ & (\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(16) & 
-- (\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~4_combout\ & \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~2_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_cnt\(16),
	datac => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~4_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~3_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~5_combout\);

-- Location: FF_X55_Y32_N19
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_en~q\);

-- Location: LCCOMB_X54_Y32_N30
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|busy~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|busy~1_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|state.idle~q\ & (((\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|busy~q\)))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|state.idle~q\ & ((\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_en~q\ & (\Inst_top_level|Inst_LCD_User_Logic|ena~q\)) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_en~q\ & ((\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|busy~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|state.idle~q\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|ena~q\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|busy~q\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_en~q\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|busy~1_combout\);

-- Location: FF_X54_Y32_N31
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|busy\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|busy~1_combout\,
	clrn => \Inst_top_level|Inst_BTN_Debounce_reset|ALT_INV_btn_pulse_f~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|busy~q\);

-- Location: LCCOMB_X53_Y31_N10
\Inst_top_level|Inst_LCD_User_Logic|Selector33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Selector33~0_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|state.busy_high~q\) # ((\Inst_top_level|Inst_LCD_User_Logic|state.ready~q\) # ((\Inst_top_level|Inst_LCD_User_Logic|state.data_valid~q\ & 
-- !\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|busy~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|state.data_valid~q\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|busy~q\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|state.busy_high~q\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|state.ready~q\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Selector33~0_combout\);

-- Location: LCCOMB_X54_Y31_N2
\Inst_top_level|Inst_LCD_User_Logic|Selector33~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Selector33~1_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~5_combout\) # ((\Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\) # (\Inst_top_level|Inst_LCD_User_Logic|Selector33~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|currentByte_wr[0]~5_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|state.repeat~q\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|Selector33~0_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Selector33~1_combout\);

-- Location: LCCOMB_X54_Y31_N0
\Inst_top_level|Inst_LCD_User_Logic|Selector33~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Selector33~2_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|busy~q\ & (((\Inst_top_level|Inst_LCD_User_Logic|ena~q\ & \Inst_top_level|Inst_LCD_User_Logic|Selector33~1_combout\)))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|busy~q\ & ((\Inst_top_level|Inst_LCD_User_Logic|state.ready~q\) # ((\Inst_top_level|Inst_LCD_User_Logic|ena~q\ & \Inst_top_level|Inst_LCD_User_Logic|Selector33~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|busy~q\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|state.ready~q\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|ena~q\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|Selector33~1_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Selector33~2_combout\);

-- Location: FF_X54_Y31_N1
\Inst_top_level|Inst_LCD_User_Logic|ena\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Selector33~2_combout\,
	ena => \Inst_top_level|Inst_BTN_Debounce_reset|ALT_INV_btn_pulse_f~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|ena~q\);

-- Location: LCCOMB_X54_Y32_N0
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|state.zero~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|state.zero~feeder_combout\ = \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|state.one~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|state.one~q\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|state.zero~feeder_combout\);

-- Location: FF_X54_Y32_N1
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|state.zero\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|state.zero~feeder_combout\,
	clrn => \Inst_top_level|Inst_BTN_Debounce_reset|ALT_INV_btn_pulse_f~clkctrl_outclk\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|state.zero~q\);

-- Location: LCCOMB_X54_Y32_N12
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Selector1~0_combout\ = (!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|state.zero~q\ & ((\Inst_top_level|Inst_LCD_User_Logic|ena~q\) # 
-- (\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|state.idle~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|ena~q\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|state.idle~q\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|state.zero~q\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Selector1~0_combout\);

-- Location: FF_X54_Y32_N13
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|state.idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Selector1~0_combout\,
	clrn => \Inst_top_level|Inst_BTN_Debounce_reset|ALT_INV_btn_pulse_f~clkctrl_outclk\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|state.idle~q\);

-- Location: LCCOMB_X54_Y32_N2
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Selector0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Selector0~1_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|ena~q\ & !\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|state.idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_LCD_User_Logic|ena~q\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|state.idle~q\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Selector0~1_combout\);

-- Location: FF_X54_Y32_N3
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|state.one\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Selector0~1_combout\,
	clrn => \Inst_top_level|Inst_BTN_Debounce_reset|ALT_INV_btn_pulse_f~clkctrl_outclk\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|state.one~q\);

-- Location: LCCOMB_X54_Y32_N16
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Selector0~0_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|state.one~q\) # ((!\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|state.idle~q\ & 
-- \Inst_top_level|Inst_LCD_User_Logic|ena~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|state.idle~q\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|ena~q\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|state.one~q\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Selector0~0_combout\);

-- Location: FF_X54_Y32_N17
\Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|Selector0~0_combout\,
	clrn => \Inst_top_level|Inst_BTN_Debounce_reset|ALT_INV_btn_pulse_f~clkctrl_outclk\,
	ena => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|clk_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_LCD_User_Logic|Inst_LCD_Transmitter|en~q\);

-- Location: LCCOMB_X42_Y28_N16
\Inst_top_level|Inst_LCD_User_Logic|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux8~0_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & (((!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6))))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) & 
-- (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(3),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(5),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux8~0_combout\);

-- Location: LCCOMB_X42_Y28_N12
\Inst_top_level|Inst_LCD_User_Logic|Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux8~2_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(3) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5) $ (((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) & 
-- \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6)))))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(3) & (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(6) & (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(4) $ 
-- (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(4),
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(3),
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(5),
	datad => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(6),
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux8~2_combout\);

-- Location: LCCOMB_X42_Y28_N30
\Inst_top_level|Inst_LCD_User_Logic|Mux8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux8~3_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Mux8~1_combout\ & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1)) # ((!\Inst_top_level|Inst_LCD_User_Logic|Mux8~0_combout\)))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Mux8~1_combout\ & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & (\Inst_top_level|Inst_LCD_User_Logic|Mux8~0_combout\)) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & 
-- ((\Inst_top_level|Inst_LCD_User_Logic|Mux8~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Mux8~1_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	datac => \Inst_top_level|Inst_LCD_User_Logic|Mux8~0_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux8~2_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux8~3_combout\);

-- Location: LCCOMB_X42_Y28_N4
\Inst_top_level|Inst_LCD_User_Logic|Mux8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux8~6_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Mux8~1_combout\ & (\Inst_top_level|Inst_LCD_User_Logic|Mux8~0_combout\ $ (((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1) & 
-- \Inst_top_level|Inst_LCD_User_Logic|Mux8~2_combout\))))) # (!\Inst_top_level|Inst_LCD_User_Logic|Mux8~1_combout\ & (\Inst_top_level|Inst_LCD_User_Logic|Mux8~2_combout\ & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(1)) # 
-- (\Inst_top_level|Inst_LCD_User_Logic|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Mux8~1_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(1),
	datac => \Inst_top_level|Inst_LCD_User_Logic|Mux8~0_combout\,
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux8~2_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux8~6_combout\);

-- Location: LCCOMB_X42_Y28_N20
\Inst_top_level|Inst_LCD_User_Logic|Mux8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux8~8_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & (\Inst_top_level|Inst_LCD_User_Logic|Mux8~0_combout\ & ((\Inst_top_level|Inst_LCD_User_Logic|Mux8~5_combout\) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Mux8~6_combout\)))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & (((!\Inst_top_level|Inst_LCD_User_Logic|Mux8~6_combout\)) # (!\Inst_top_level|Inst_LCD_User_Logic|Mux8~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Mux8~5_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|Mux8~6_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux8~0_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux8~8_combout\);

-- Location: LCCOMB_X42_Y28_N22
\Inst_top_level|Inst_LCD_User_Logic|Mux8~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_LCD_User_Logic|Mux8~9_combout\ = (\Inst_top_level|Inst_LCD_User_Logic|Mux8~3_combout\ & (((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2)) # (\Inst_top_level|Inst_LCD_User_Logic|Mux8~8_combout\)))) # 
-- (!\Inst_top_level|Inst_LCD_User_Logic|Mux8~3_combout\ & ((\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & ((\Inst_top_level|Inst_LCD_User_Logic|Mux8~8_combout\))) # (!\Inst_top_level|Inst_LCD_User_Logic|byteSel\(2) & 
-- (\Inst_top_level|Inst_LCD_User_Logic|Mux8~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_LCD_User_Logic|Mux8~3_combout\,
	datab => \Inst_top_level|Inst_LCD_User_Logic|Mux8~6_combout\,
	datac => \Inst_top_level|Inst_LCD_User_Logic|byteSel\(2),
	datad => \Inst_top_level|Inst_LCD_User_Logic|Mux8~8_combout\,
	combout => \Inst_top_level|Inst_LCD_User_Logic|Mux8~9_combout\);

-- Location: FF_X42_Y29_N25
\Inst_top_level|Inst_SRAM_Controller|sram_address_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Mux7~0_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|sram_address_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|sram_address_reg\(0));

-- Location: FF_X42_Y29_N3
\Inst_top_level|Inst_SRAM_Controller|sram_address_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Mux6~0_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|sram_address_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|sram_address_reg\(1));

-- Location: FF_X42_Y29_N13
\Inst_top_level|Inst_SRAM_Controller|sram_address_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Mux5~0_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|sram_address_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|sram_address_reg\(2));

-- Location: FF_X42_Y29_N23
\Inst_top_level|Inst_SRAM_Controller|sram_address_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Mux4~0_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|sram_address_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|sram_address_reg\(3));

-- Location: FF_X42_Y29_N17
\Inst_top_level|Inst_SRAM_Controller|sram_address_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Mux3~0_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|sram_address_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|sram_address_reg\(4));

-- Location: FF_X42_Y29_N27
\Inst_top_level|Inst_SRAM_Controller|sram_address_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Mux2~0_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|sram_address_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|sram_address_reg\(5));

-- Location: FF_X42_Y29_N21
\Inst_top_level|Inst_SRAM_Controller|sram_address_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Mux1~0_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|sram_address_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|sram_address_reg\(6));

-- Location: FF_X42_Y29_N31
\Inst_top_level|Inst_SRAM_Controller|sram_address_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Mux0~0_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|sram_address_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|sram_address_reg\(7));

-- Location: LCCOMB_X38_Y30_N18
\Inst_top_level|Inst_SRAM_Controller|next_state.write1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_SRAM_Controller|next_state.write1~1_combout\ = (\Inst_top_level|Inst_SRAM_Controller|next_state.ready~q\ & !\Inst_top_level|Inst_SRAM_Controller|cont_rw_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_SRAM_Controller|next_state.ready~q\,
	datac => \Inst_top_level|Inst_SRAM_Controller|cont_rw_reg~q\,
	combout => \Inst_top_level|Inst_SRAM_Controller|next_state.write1~1_combout\);

-- Location: FF_X38_Y30_N19
\Inst_top_level|Inst_SRAM_Controller|next_state.write1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_SRAM_Controller|next_state.write1~1_combout\,
	ena => \Inst_top_level|Inst_SRAM_Controller|next_state.write1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|next_state.write1~q\);

-- Location: FF_X39_Y31_N9
\Inst_top_level|Inst_SRAM_Controller|next_state.write2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|Inst_SRAM_Controller|next_state.write1~q\,
	sload => VCC,
	ena => \Inst_top_level|Inst_i2c_user_logic|ALT_INV_next_state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|next_state.write2~q\);

-- Location: LCCOMB_X39_Y31_N8
\Inst_top_level|Inst_SRAM_Controller|Selector16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_SRAM_Controller|Selector16~0_combout\ = (\Inst_top_level|Inst_SRAM_Controller|next_state.write2~q\) # ((\Inst_top_level|Inst_SRAM_Controller|sram_we_n~q\ & ((\Inst_top_level|Inst_SRAM_Controller|next_state.read2~q\) # 
-- (\Inst_top_level|Inst_SRAM_Controller|next_state.read1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_SRAM_Controller|next_state.read2~q\,
	datab => \Inst_top_level|Inst_SRAM_Controller|next_state.read1~q\,
	datac => \Inst_top_level|Inst_SRAM_Controller|next_state.write2~q\,
	datad => \Inst_top_level|Inst_SRAM_Controller|sram_we_n~q\,
	combout => \Inst_top_level|Inst_SRAM_Controller|Selector16~0_combout\);

-- Location: LCCOMB_X39_Y31_N16
\Inst_top_level|Inst_SRAM_Controller|Selector16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_SRAM_Controller|Selector16~1_combout\ = (\Inst_top_level|Inst_SRAM_Controller|next_state.ready~q\) # ((\Inst_top_level|Inst_SRAM_Controller|Selector16~0_combout\) # (!\Inst_top_level|Inst_SRAM_Controller|next_state.init~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_SRAM_Controller|next_state.ready~q\,
	datac => \Inst_top_level|Inst_SRAM_Controller|Selector16~0_combout\,
	datad => \Inst_top_level|Inst_SRAM_Controller|next_state.init~q\,
	combout => \Inst_top_level|Inst_SRAM_Controller|Selector16~1_combout\);

-- Location: FF_X39_Y31_N17
\Inst_top_level|Inst_SRAM_Controller|sram_we_n\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_SRAM_Controller|Selector16~1_combout\,
	ena => \Inst_top_level|Inst_i2c_user_logic|ALT_INV_next_state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|sram_we_n~q\);

-- Location: LCCOMB_X39_Y31_N10
\Inst_top_level|Inst_SRAM_Controller|Selector17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_SRAM_Controller|Selector17~0_combout\ = (\Inst_top_level|Inst_SRAM_Controller|next_state.read2~q\) # ((\Inst_top_level|Inst_SRAM_Controller|sram_oe_n~q\ & ((\Inst_top_level|Inst_SRAM_Controller|next_state.write1~q\) # 
-- (\Inst_top_level|Inst_SRAM_Controller|next_state.write2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_SRAM_Controller|next_state.write1~q\,
	datab => \Inst_top_level|Inst_SRAM_Controller|sram_oe_n~q\,
	datac => \Inst_top_level|Inst_SRAM_Controller|next_state.read2~q\,
	datad => \Inst_top_level|Inst_SRAM_Controller|next_state.write2~q\,
	combout => \Inst_top_level|Inst_SRAM_Controller|Selector17~0_combout\);

-- Location: LCCOMB_X39_Y31_N18
\Inst_top_level|Inst_SRAM_Controller|Selector17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_SRAM_Controller|Selector17~1_combout\ = (\Inst_top_level|Inst_SRAM_Controller|next_state.ready~q\) # ((\Inst_top_level|Inst_SRAM_Controller|Selector17~0_combout\) # (!\Inst_top_level|Inst_SRAM_Controller|next_state.init~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_SRAM_Controller|next_state.ready~q\,
	datac => \Inst_top_level|Inst_SRAM_Controller|Selector17~0_combout\,
	datad => \Inst_top_level|Inst_SRAM_Controller|next_state.init~q\,
	combout => \Inst_top_level|Inst_SRAM_Controller|Selector17~1_combout\);

-- Location: FF_X39_Y31_N19
\Inst_top_level|Inst_SRAM_Controller|sram_oe_n\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_SRAM_Controller|Selector17~1_combout\,
	ena => \Inst_top_level|Inst_i2c_user_logic|ALT_INV_next_state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_SRAM_Controller|sram_oe_n~q\);

-- Location: IOIBUF_X0_Y38_N1
\altera_reserved_tms~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

-- Location: IOIBUF_X0_Y39_N1
\altera_reserved_tck~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

-- Location: IOIBUF_X0_Y40_N1
\altera_reserved_tdi~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

-- Location: LCCOMB_X47_Y45_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\);

-- Location: FF_X47_Y45_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9));

-- Location: LCCOMB_X47_Y45_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\);

-- Location: FF_X47_Y45_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10));

-- Location: LCCOMB_X47_Y45_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\);

-- Location: FF_X47_Y45_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11));

-- Location: LCCOMB_X47_Y45_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\);

-- Location: FF_X47_Y45_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12));

-- Location: LCCOMB_X47_Y45_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\);

-- Location: FF_X47_Y45_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15));

-- Location: LCCOMB_X45_Y46_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\);

-- Location: FF_X45_Y46_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5));

-- Location: LCCOMB_X45_Y46_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\);

-- Location: FF_X45_Y46_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6));

-- Location: LCCOMB_X45_Y46_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\);

-- Location: FF_X45_Y46_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7));

-- Location: LCCOMB_X45_Y46_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\);

-- Location: FF_X45_Y46_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8));

-- Location: LCCOMB_X47_Y45_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\);

-- Location: FF_X47_Y45_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1));

-- Location: LCCOMB_X47_Y45_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\);

-- Location: FF_X47_Y45_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2));

-- Location: LCCOMB_X47_Y45_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\);

-- Location: FF_X47_Y45_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3));

-- Location: LCCOMB_X45_Y44_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\);

-- Location: LCCOMB_X45_Y46_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\);

-- Location: FF_X45_Y46_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4));

-- Location: LCCOMB_X45_Y44_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\);

-- Location: FF_X45_Y44_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3));

-- Location: LCCOMB_X45_Y44_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\);

-- Location: FF_X45_Y44_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2));

-- Location: LCCOMB_X45_Y44_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\);

-- Location: FF_X45_Y44_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1));

-- Location: LCCOMB_X45_Y44_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\);

-- Location: FF_X45_Y44_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0));

-- Location: LCCOMB_X42_Y45_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout\);

-- Location: LCCOMB_X46_Y44_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4_combout\);

-- Location: LCCOMB_X45_Y44_N26
\~QIC_CREATED_GND~I\ : cycloneive_lcell_comb
-- Equation(s):
-- \~QIC_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~QIC_CREATED_GND~I_combout\);

-- Location: LCCOMB_X48_Y45_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\);

-- Location: FF_X48_Y45_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X48_Y45_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\);

-- Location: FF_X48_Y45_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X48_Y45_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\);

-- Location: FF_X48_Y45_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2));

-- Location: LCCOMB_X47_Y45_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\);

-- Location: FF_X47_Y45_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0));

-- Location: FF_X47_Y46_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9));

-- Location: LCCOMB_X47_Y46_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\);

-- Location: FF_X47_Y46_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8));

-- Location: FF_X47_Y46_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7));

-- Location: LCCOMB_X47_Y46_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout\);

-- Location: FF_X47_Y46_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6));

-- Location: FF_X47_Y46_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5));

-- Location: LCCOMB_X47_Y46_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\);

-- Location: FF_X47_Y46_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4));

-- Location: LCCOMB_X47_Y46_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout\);

-- Location: FF_X47_Y46_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3));

-- Location: LCCOMB_X47_Y46_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\);

-- Location: FF_X47_Y46_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2));

-- Location: LCCOMB_X47_Y46_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\);

-- Location: FF_X47_Y46_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1));

-- Location: LCCOMB_X47_Y46_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\);

-- Location: FF_X47_Y46_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0));

-- Location: LCCOMB_X47_Y46_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\);

-- Location: LCCOMB_X47_Y46_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\);

-- Location: FF_X47_Y46_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\);

-- Location: FF_X46_Y44_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4_combout\,
	asdata => \~QIC_CREATED_GND~I_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8));

-- Location: LCCOMB_X45_Y46_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\);

-- Location: FF_X45_Y46_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\);

-- Location: LCCOMB_X45_Y46_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3_combout\);

-- Location: FF_X45_Y46_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2));

-- Location: LCCOMB_X47_Y45_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\);

-- Location: FF_X47_Y45_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\);

-- Location: LCCOMB_X43_Y45_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\);

-- Location: FF_X42_Y45_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\);

-- Location: LCCOMB_X42_Y45_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder_combout\);

-- Location: FF_X42_Y45_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\);

-- Location: LCCOMB_X42_Y45_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\);

-- Location: LCCOMB_X43_Y45_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1_combout\);

-- Location: LCCOMB_X43_Y45_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout\);

-- Location: FF_X42_Y45_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1));

-- Location: LCCOMB_X45_Y45_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\);

-- Location: LCCOMB_X43_Y45_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4_combout\);

-- Location: FF_X43_Y45_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0));

-- Location: LCCOMB_X43_Y45_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7_combout\);

-- Location: LCCOMB_X43_Y45_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8_combout\);

-- Location: LCCOMB_X43_Y45_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9_combout\);

-- Location: FF_X43_Y45_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3));

-- Location: LCCOMB_X42_Y45_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout\);

-- Location: FF_X42_Y45_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2));

-- Location: LCCOMB_X45_Y46_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\);

-- Location: LCCOMB_X46_Y46_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\);

-- Location: LCCOMB_X46_Y46_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~10\);

-- Location: LCCOMB_X46_Y46_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~10\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~12\);

-- Location: LCCOMB_X46_Y46_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~12\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15\);

-- Location: LCCOMB_X47_Y46_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\);

-- Location: FF_X47_Y46_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\);

-- Location: LCCOMB_X46_Y46_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout\);

-- Location: FF_X46_Y46_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2));

-- Location: LCCOMB_X46_Y46_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17\);

-- Location: FF_X46_Y46_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3));

-- Location: LCCOMB_X46_Y46_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18_combout\);

-- Location: FF_X46_Y46_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4));

-- Location: LCCOMB_X46_Y46_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\);

-- Location: FF_X46_Y46_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1));

-- Location: LCCOMB_X46_Y46_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout\);

-- Location: FF_X46_Y46_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0));

-- Location: LCCOMB_X46_Y46_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\);

-- Location: LCCOMB_X45_Y46_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCCOMB_X45_Y46_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\);

-- Location: LCCOMB_X45_Y46_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout\);

-- Location: FF_X45_Y46_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X45_Y46_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\);

-- Location: FF_X45_Y46_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0));

-- Location: LCCOMB_X45_Y45_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\);

-- Location: LCCOMB_X46_Y44_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\);

-- Location: FF_X46_Y44_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\);

-- Location: LCCOMB_X45_Y45_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\);

-- Location: FF_X42_Y45_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\);

-- Location: LCCOMB_X42_Y45_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0_combout\);

-- Location: FF_X42_Y45_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0));

-- Location: LCCOMB_X43_Y46_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8\);

-- Location: LCCOMB_X43_Y46_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14\);

-- Location: LCCOMB_X45_Y46_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout\);

-- Location: FF_X43_Y46_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2));

-- Location: LCCOMB_X42_Y46_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11_combout\);

-- Location: LCCOMB_X42_Y46_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout\);

-- Location: FF_X43_Y46_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0));

-- Location: LCCOMB_X43_Y46_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10\);

-- Location: FF_X43_Y46_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1));

-- Location: LCCOMB_X43_Y46_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout\);

-- Location: FF_X43_Y46_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4));

-- Location: LCCOMB_X43_Y46_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout\);

-- Location: LCCOMB_X43_Y46_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\);

-- Location: LCCOMB_X45_Y45_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\);

-- Location: LCCOMB_X46_Y45_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\);

-- Location: FF_X46_Y45_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3));

-- Location: LCCOMB_X46_Y45_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout\);

-- Location: FF_X46_Y45_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2));

-- Location: FF_X46_Y45_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1));

-- Location: LCCOMB_X46_Y45_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\);

-- Location: FF_X46_Y45_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0));

-- Location: LCCOMB_X46_Y45_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\);

-- Location: LCCOMB_X46_Y45_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\);

-- Location: FF_X46_Y45_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0));

-- Location: LCCOMB_X45_Y45_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\);

-- Location: LCCOMB_X43_Y46_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\);

-- Location: LCCOMB_X43_Y46_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\);

-- Location: LCCOMB_X43_Y46_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\);

-- Location: LCCOMB_X46_Y45_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\);

-- Location: FF_X46_Y45_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1));

-- Location: LCCOMB_X45_Y45_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\);

-- Location: LCCOMB_X43_Y46_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\);

-- Location: LCCOMB_X43_Y46_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\);

-- Location: FF_X46_Y45_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2));

-- Location: LCCOMB_X45_Y45_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\);

-- Location: LCCOMB_X46_Y45_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\);

-- Location: FF_X46_Y45_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3));

-- Location: LCCOMB_X43_Y46_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\);

-- Location: LCCOMB_X43_Y46_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout\);

-- Location: LCCOMB_X45_Y45_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\);

-- Location: LCCOMB_X45_Y45_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\);

-- Location: LCCOMB_X45_Y45_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\);

-- Location: FF_X45_Y45_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3));

-- Location: FF_X45_Y45_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2));

-- Location: FF_X45_Y45_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1));

-- Location: FF_X45_Y45_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0));

-- Location: LCCOMB_X45_Y45_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101101011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\);

-- Location: FF_X45_Y45_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\);

-- Location: LCCOMB_X16_Y45_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\);

-- Location: LCCOMB_X103_Y50_N0
\auto_hub|~GND\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
;

-- Location: LCCOMB_X42_Y45_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X47_Y46_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\);

-- Location: IOIBUF_X96_Y0_N22
\GPIO[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(3),
	o => \GPIO[3]~input_o\);

-- Location: IOIBUF_X102_Y0_N22
\GPIO[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(4),
	o => \GPIO[4]~input_o\);

-- Location: IOIBUF_X96_Y0_N15
\GPIO[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(5),
	o => \GPIO[5]~input_o\);

-- Location: IOIBUF_X102_Y0_N15
\GPIO[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(6),
	o => \GPIO[6]~input_o\);

-- Location: IOIBUF_X65_Y0_N22
\GPIO[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(7),
	o => \GPIO[7]~input_o\);

-- Location: IOIBUF_X60_Y0_N15
\GPIO[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(8),
	o => \GPIO[8]~input_o\);

-- Location: IOIBUF_X60_Y0_N8
\GPIO[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(9),
	o => \GPIO[9]~input_o\);

-- Location: IOIBUF_X94_Y0_N8
\GPIO[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(10),
	o => \GPIO[10]~input_o\);

-- Location: IOIBUF_X65_Y0_N15
\GPIO[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(11),
	o => \GPIO[11]~input_o\);

-- Location: IOIBUF_X94_Y0_N1
\GPIO[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(12),
	o => \GPIO[12]~input_o\);

-- Location: IOIBUF_X60_Y0_N1
\GPIO[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(13),
	o => \GPIO[13]~input_o\);

-- Location: IOIBUF_X83_Y0_N8
\GPIO[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(14),
	o => \GPIO[14]~input_o\);

-- Location: IOIBUF_X85_Y0_N1
\GPIO[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(15),
	o => \GPIO[15]~input_o\);

-- Location: IOIBUF_X83_Y0_N1
\GPIO[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(16),
	o => \GPIO[16]~input_o\);

-- Location: IOIBUF_X109_Y0_N1
\GPIO[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(17),
	o => \GPIO[17]~input_o\);

-- Location: IOIBUF_X96_Y0_N8
\GPIO[18]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(18),
	o => \GPIO[18]~input_o\);

-- Location: IOIBUF_X87_Y0_N22
\GPIO[19]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(19),
	o => \GPIO[19]~input_o\);

-- Location: IOIBUF_X96_Y0_N1
\GPIO[20]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(20),
	o => \GPIO[20]~input_o\);

-- Location: IOIBUF_X111_Y0_N8
\GPIO[21]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(21),
	o => \GPIO[21]~input_o\);

-- Location: IOIBUF_X91_Y0_N22
\GPIO[22]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(22),
	o => \GPIO[22]~input_o\);

-- Location: IOIBUF_X100_Y0_N22
\GPIO[23]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(23),
	o => \GPIO[23]~input_o\);

-- Location: IOIBUF_X91_Y0_N15
\GPIO[24]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(24),
	o => \GPIO[24]~input_o\);

-- Location: IOIBUF_X89_Y0_N8
\GPIO[25]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(25),
	o => \GPIO[25]~input_o\);

-- Location: IOIBUF_X79_Y0_N8
\GPIO[26]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(26),
	o => \GPIO[26]~input_o\);

-- Location: IOIBUF_X100_Y0_N15
\GPIO[27]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(27),
	o => \GPIO[27]~input_o\);

-- Location: IOIBUF_X79_Y0_N1
\GPIO[28]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(28),
	o => \GPIO[28]~input_o\);

-- Location: IOIBUF_X89_Y0_N1
\GPIO[29]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(29),
	o => \GPIO[29]~input_o\);

-- Location: IOIBUF_X85_Y0_N22
\GPIO[30]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(30),
	o => \GPIO[30]~input_o\);

-- Location: IOIBUF_X81_Y0_N22
\GPIO[31]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(31),
	o => \GPIO[31]~input_o\);

-- Location: IOIBUF_X85_Y0_N15
\GPIO[32]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(32),
	o => \GPIO[32]~input_o\);

-- Location: IOIBUF_X113_Y0_N1
\GPIO[33]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(33),
	o => \GPIO[33]~input_o\);

-- Location: IOIBUF_X81_Y0_N15
\GPIO[34]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(34),
	o => \GPIO[34]~input_o\);

-- Location: IOIBUF_X113_Y0_N8
\GPIO[35]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(35),
	o => \GPIO[35]~input_o\);

-- Location: IOIBUF_X60_Y0_N22
\GPIO[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(1),
	o => \GPIO[1]~input_o\);

-- Location: IOIBUF_X109_Y0_N8
\GPIO[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(2),
	o => \GPIO[2]~input_o\);

-- Location: IOIBUF_X0_Y52_N15
\LCD_DATA[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => LCD_DATA(0),
	o => \LCD_DATA[0]~input_o\);

-- Location: IOIBUF_X0_Y44_N8
\LCD_DATA[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => LCD_DATA(1),
	o => \LCD_DATA[1]~input_o\);

-- Location: IOIBUF_X0_Y44_N1
\LCD_DATA[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => LCD_DATA(2),
	o => \LCD_DATA[2]~input_o\);

-- Location: IOIBUF_X0_Y49_N8
\LCD_DATA[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => LCD_DATA(3),
	o => \LCD_DATA[3]~input_o\);

-- Location: IOIBUF_X0_Y54_N8
\LCD_DATA[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => LCD_DATA(4),
	o => \LCD_DATA[4]~input_o\);

-- Location: IOIBUF_X0_Y55_N22
\LCD_DATA[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => LCD_DATA(5),
	o => \LCD_DATA[5]~input_o\);

-- Location: IOIBUF_X0_Y51_N15
\LCD_DATA[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => LCD_DATA(6),
	o => \LCD_DATA[6]~input_o\);

-- Location: IOIBUF_X0_Y47_N1
\LCD_DATA[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => LCD_DATA(7),
	o => \LCD_DATA[7]~input_o\);
END structure;


