// Seed: 2499351332
module module_0 (
    input uwire id_0,
    input tri0  id_1,
    input wire  id_2,
    input tri0  id_3
);
  initial id_5 = 1;
  wire id_6;
  assign module_1.type_25 = 0;
  wire id_7, id_8;
  assign id_5 = -1;
  wire id_9;
  tri1 id_10 = id_2;
endmodule
module module_1 (
    input tri id_0,
    output tri id_1,
    output logic id_2,
    input supply1 id_3,
    input supply0 id_4,
    output wand id_5,
    output wand id_6,
    output supply0 id_7,
    input wor id_8,
    input tri id_9,
    output wor id_10,
    output uwire id_11,
    input uwire id_12,
    input wand id_13,
    output tri0 id_14,
    input wand id_15,
    input wor id_16
);
  initial id_2 <= -1;
  initial id_10 = id_12;
  wand id_18;
  localparam id_19 = 1;
  assign id_18 = id_12;
  module_0 modCall_1 (
      id_4,
      id_13,
      id_12,
      id_9
  );
endmodule
