Date Wed Nov GMT Server Apache Content type text html Last modified Thu Sep GMT Design Automation Research Group Design Automation Research Group Design Automation Research Group inter departmental and inter disciplinary group composed faculty from Computer Science Department and Electrical Engineering Department The research focus promote productivity engineering system design using rapidly improving information technology includes how model the design manage the design manufacturing process validate the correctness design and support the life cycle the product Research projects have been supported Government such NSF Air Force and Industries such Ford Faculty Moon Jung ChungAnthony WojcikDiane Rover Michele Shanblatt Chin Long Wey Research Projects Design Process Reengineering Digital Circuits Parallel Simulation Verification Properties Digital Systems Improved Placement Methodolgy for Low Power VLSI Circuits DESIGN PROCESS MANAGEMENT Principal Investigators Moon Jung Chung and Anthony Wojcik the complexity products increases companies need develop solid and effective process management for various aspects production allowing them promote productivity and fully utilize the rapid progress information technology Effective design process management crucial the survival industries global competition especially for the Michigan automotive industry Our approach based formal modeling design process using process grammar This research work has been supported the Air Force Wright Patterson Laboratory and System Engineering Research Institute PARALLEL SIMULATION Principal Investigator Moon Jung Chung Simulation bottleneck design process The focus the research Parallel VHDL Performance Simulation With the support from DoD HPC Modernization Program are developing parallel simulation engine targeted for the machine which can achieve speed times compare sequential simulation REENGINEERING DIGITAL CIRCUITS Principal Investigators Anthony Wojcik Moon Jung Chung Bill Punch and Jon Sticklen considerable interest the design automation community the problem reengineering redesign electronic circuits The basic problem take given design and respecify remanufacture electronic part board system The key problem that original design information may missing incomplete Hence redesign starts with only partial knowledge the target system and must infer original specifications Our approach this problem incorporates the use formal methods Formal methods refers the collection approaches based mathematical logic and formal proof techniques used for the design and analysis hardware and software systems Our work includes the use variety formal methods including automated reasoning genetic algorithms and knowledge based systems VERIFICATION PROPERTIES DIGITAL SYSTEMS Principal Investigator Anthony Wojcik systems become ever more complex becomes increasingly important able verify properties about systems Clearly one property that the system functionally implements the intended specification However there are other properties interest including fault tolerance and security critical problem the modeling properties systems and then the verification the properties clear that simulation alone cannot used verify properties For that reason the use formal methods continues great importance Formal methods refers the collection approaches based mathematical logic and formal proof techniques used for the design and analysis hardware and software systems Our work concerned both with the use appropriate representations for modeling systems and properties systems and the application techniques incorporating automated reasoning systems Prolog and other approaches order prove properties systems Improved Placement Methodolgy for Low Power VLSI Circuits Principal Investigator Michael Shanblatt Graduate Student Manuel Jimenez Reducing the amount power dissipated integrated circuits has become issue major concern the design digital VLSI systems Among the factors pushing for power efficient circuits are the tight energy budgets portable computing and commu nication devices the reliability concerns the circuits themselves and the packaging and cooling costs associated with power hungry devices This project involves the development new placement approach very large scale integration VLSI designs aimed producing layouts circuits with reduced power dissipation More specifically placement methodology for digital VLSI circuits under development whose objectives include minimizing the power dissipation the resulting circuit while maintaining the estimated wire length and layout within pre established bounds 