<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Port 'm5_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="mixer" solutionName="solution1" date="2018-07-13T11:08:57.000-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'm4_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="mixer" solutionName="solution1" date="2018-07-13T11:08:56.998-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'm3_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="mixer" solutionName="solution1" date="2018-07-13T11:08:56.997-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'm2_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="mixer" solutionName="solution1" date="2018-07-13T11:08:56.995-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'm1_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="mixer" solutionName="solution1" date="2018-07-13T11:08:56.994-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'm0_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="mixer" solutionName="solution1" date="2018-07-13T11:08:56.993-0400" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="mixer" solutionName="solution1" date="2018-07-13T11:09:41.486-0400" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
