<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::AArch64InstrInfo Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">12.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">AArch64InstrInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="classllvm_1_1AArch64InstrInfo-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::AArch64InstrInfo Class Reference<span class="mlabels"><span class="mlabel">final</span></span></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &quot;<a class="el" href="AArch64InstrInfo_8h_source.html">Target/AArch64/AArch64InstrInfo.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::AArch64InstrInfo:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classllvm_1_1AArch64InstrInfo__inherit__graph.svg" width="163" height="112"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::AArch64InstrInfo:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classllvm_1_1AArch64InstrInfo__coll__graph.svg" width="163" height="112"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a685d0f817c9260ea16202a9964652fe6"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a685d0f817c9260ea16202a9964652fe6">AArch64InstrInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;STI)</td></tr>
<tr class="separator:a685d0f817c9260ea16202a9964652fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23bfbcda0e3522bc7ca5a7ca894d4ae5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64RegisterInfo.html">AArch64RegisterInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a23bfbcda0e3522bc7ca5a7ca894d4ae5">getRegisterInfo</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a23bfbcda0e3522bc7ca5a7ca894d4ae5"><td class="mdescLeft">&#160;</td><td class="mdescRight">getRegisterInfo - <a class="el" href="classllvm_1_1TargetInstrInfo.html" title="TargetInstrInfo - Interface to description of machine instruction set.">TargetInstrInfo</a> is a superset of MRegister info.  <a href="classllvm_1_1AArch64InstrInfo.html#a23bfbcda0e3522bc7ca5a7ca894d4ae5">More...</a><br /></td></tr>
<tr class="separator:a23bfbcda0e3522bc7ca5a7ca894d4ae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bf38b3bbe867377cde6e530a0256b29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a1bf38b3bbe867377cde6e530a0256b29">getInstSizeInBytes</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a1bf38b3bbe867377cde6e530a0256b29"><td class="mdescLeft">&#160;</td><td class="mdescRight">GetInstSize - Return the number of bytes of code the specified instruction may be.  <a href="classllvm_1_1AArch64InstrInfo.html#a1bf38b3bbe867377cde6e530a0256b29">More...</a><br /></td></tr>
<tr class="separator:a1bf38b3bbe867377cde6e530a0256b29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade267f03d50e04004e9ef2019ce25738"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#ade267f03d50e04004e9ef2019ce25738">isAsCheapAsAMove</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ade267f03d50e04004e9ef2019ce25738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3477f1dd30b1caa79a5216523b50ce8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a3477f1dd30b1caa79a5216523b50ce8c">isCoalescableExtInstr</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;DstReg, <a class="el" href="classunsigned.html">unsigned</a> &amp;SubIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a3477f1dd30b1caa79a5216523b50ce8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23fc03605ab508eb40a5fb968a78e139"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a23fc03605ab508eb40a5fb968a78e139">areMemAccessesTriviallyDisjoint</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIa, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIb) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a23fc03605ab508eb40a5fb968a78e139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9577820d8006811afa3d9713624c1e01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a9577820d8006811afa3d9713624c1e01">isLoadFromStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a9577820d8006811afa3d9713624c1e01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb85cb5e394d43767d67d067075a7b4f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#abb85cb5e394d43767d67d067075a7b4f">isStoreToStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:abb85cb5e394d43767d67d067075a7b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af28ada2e1e13faab18ee3746c01e684c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#af28ada2e1e13faab18ee3746c01e684c">isCandidateToMergeOrPair</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af28ada2e1e13faab18ee3746c01e684c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this is a load/store that can be potentially paired/merged.  <a href="classllvm_1_1AArch64InstrInfo.html#af28ada2e1e13faab18ee3746c01e684c">More...</a><br /></td></tr>
<tr class="separator:af28ada2e1e13faab18ee3746c01e684c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac18d93aac27c111a825e08152ad2897"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="structllvm_1_1ExtAddrMode.html">ExtAddrMode</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#aac18d93aac27c111a825e08152ad2897">getAddrModeFromMemoryOp</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MemI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aac18d93aac27c111a825e08152ad2897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90a17ebfc2faf34552e728b4bd90800c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a90a17ebfc2faf34552e728b4bd90800c">getMemOperandsWithOffsetWidth</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt; &amp;BaseOps, int64_t &amp;<a class="el" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>, <a class="el" href="classbool.html">bool</a> &amp;OffsetIsScalable, <a class="el" href="classunsigned.html">unsigned</a> &amp;Width, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a90a17ebfc2faf34552e728b4bd90800c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e330d75233f2f61fdb64b374f55ee04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a1e330d75233f2f61fdb64b374f55ee04">getMemOperandWithOffsetWidth</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;BaseOp, int64_t &amp;<a class="el" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>, <a class="el" href="classbool.html">bool</a> &amp;OffsetIsScalable, <a class="el" href="classunsigned.html">unsigned</a> &amp;Width, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a1e330d75233f2f61fdb64b374f55ee04"><td class="mdescLeft">&#160;</td><td class="mdescRight">If <code>OffsetIsScalable</code> is set to 'true', the offset is scaled by <code>vscale</code>.  <a href="classllvm_1_1AArch64InstrInfo.html#a1e330d75233f2f61fdb64b374f55ee04">More...</a><br /></td></tr>
<tr class="separator:a1e330d75233f2f61fdb64b374f55ee04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f95e557fb675ab6ef80f2fc4b8b3e01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a9f95e557fb675ab6ef80f2fc4b8b3e01">getMemOpBaseRegImmOfsOffsetOperand</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LdSt) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9f95e557fb675ab6ef80f2fc4b8b3e01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the immediate offset of the base register in a load/store <code>LdSt</code>.  <a href="classllvm_1_1AArch64InstrInfo.html#a9f95e557fb675ab6ef80f2fc4b8b3e01">More...</a><br /></td></tr>
<tr class="separator:a9f95e557fb675ab6ef80f2fc4b8b3e01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c6c6052f4f028c5fc16a59cce34dd14"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a1c6c6052f4f028c5fc16a59cce34dd14">shouldClusterMemOps</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt; BaseOps1, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt; BaseOps2, <a class="el" href="classunsigned.html">unsigned</a> NumLoads, <a class="el" href="classunsigned.html">unsigned</a> NumBytes) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a1c6c6052f4f028c5fc16a59cce34dd14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Detect opportunities for ldp/stp formation.  <a href="classllvm_1_1AArch64InstrInfo.html#a1c6c6052f4f028c5fc16a59cce34dd14">More...</a><br /></td></tr>
<tr class="separator:a1c6c6052f4f028c5fc16a59cce34dd14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af01e300c1d03a13eb9edabea4ed9aef5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#af01e300c1d03a13eb9edabea4ed9aef5">copyPhysRegTuple</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="InferAddressSpaces_8cpp.html#a50bd9888329751abbac4873a5d448421">DL</a>, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg, <a class="el" href="classbool.html">bool</a> KillSrc, <a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; Indices) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af01e300c1d03a13eb9edabea4ed9aef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a989da0fe668d5de76ef2ccd3c04a8d35"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a989da0fe668d5de76ef2ccd3c04a8d35">copyGPRRegTuple</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="el" href="InferAddressSpaces_8cpp.html#a50bd9888329751abbac4873a5d448421">DL</a>, <a class="el" href="classunsigned.html">unsigned</a> DestReg, <a class="el" href="classunsigned.html">unsigned</a> SrcReg, <a class="el" href="classbool.html">bool</a> KillSrc, <a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classunsigned.html">unsigned</a> ZeroReg, <a class="el" href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; Indices) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a989da0fe668d5de76ef2ccd3c04a8d35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a298be1031f30bb6d33dda81a8fc572fc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a298be1031f30bb6d33dda81a8fc572fc">copyPhysReg</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="InferAddressSpaces_8cpp.html#a50bd9888329751abbac4873a5d448421">DL</a>, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg, <a class="el" href="classbool.html">bool</a> KillSrc) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a298be1031f30bb6d33dda81a8fc572fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bc56fd5f72b1378f6036ca1a1a632cd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a2bc56fd5f72b1378f6036ca1a1a632cd">storeRegToStackSlot</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="ARMSLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg, <a class="el" href="classbool.html">bool</a> isKill, int FrameIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a2bc56fd5f72b1378f6036ca1a1a632cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff58a698653ef99fe70d047a7fb0101a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#aff58a698653ef99fe70d047a7fb0101a">loadRegFromStackSlot</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="ARMSLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> DestReg, int FrameIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aff58a698653ef99fe70d047a7fb0101a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1990769eead413855ac08a24140f3175"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a1990769eead413855ac08a24140f3175">isSubregFoldable</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a1990769eead413855ac08a24140f3175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64505b70265bcadc4993631d532a5fd5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a64505b70265bcadc4993631d532a5fd5">foldMemoryOperandImpl</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; Ops, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> InsertPt, int FrameIndex, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS=nullptr, <a class="el" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a64505b70265bcadc4993631d532a5fd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d997a80040d5eea603cf8ca302c2dbc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a2d997a80040d5eea603cf8ca302c2dbc">isBranchOffsetInRange</a> (<a class="el" href="classunsigned.html">unsigned</a> BranchOpc, int64_t BrOffset) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a2d997a80040d5eea603cf8ca302c2dbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15b71869ae17ba55cfb477020eaadc19"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a15b71869ae17ba55cfb477020eaadc19">getBranchDestBlock</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a15b71869ae17ba55cfb477020eaadc19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa61674464afddf4b2a24ab65f3833233"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#aa61674464afddf4b2a24ab65f3833233">analyzeBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;TBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;<a class="el" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>, <a class="el" href="classbool.html">bool</a> AllowModify=<a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aa61674464afddf4b2a24ab65f3833233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51f54f2b0fd916f4c01b600905180782"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a51f54f2b0fd916f4c01b600905180782">analyzeBranchPredicate</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, MachineBranchPredicate &amp;MBP, <a class="el" href="classbool.html">bool</a> AllowModify) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a51f54f2b0fd916f4c01b600905180782"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94cd6ca17535844dc42503cc7b6f32ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a94cd6ca17535844dc42503cc7b6f32ef">removeBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, int *BytesRemoved=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a94cd6ca17535844dc42503cc7b6f32ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8903896a25679d038ebd3e8769233f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#ab8903896a25679d038ebd3e8769233f6">insertBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; <a class="el" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="InferAddressSpaces_8cpp.html#a50bd9888329751abbac4873a5d448421">DL</a>, int *BytesAdded=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ab8903896a25679d038ebd3e8769233f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cca5afbdfdcb468161ffe0b888668d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a7cca5afbdfdcb468161ffe0b888668d0">reverseBranchCondition</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;<a class="el" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a7cca5afbdfdcb468161ffe0b888668d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fe077e55074778fb173f0f5cc8f5ca2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a2fe077e55074778fb173f0f5cc8f5ca2">canInsertSelect</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; <a class="el" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>, <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classllvm_1_1Register.html">Register</a>, int &amp;, int &amp;, int &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a2fe077e55074778fb173f0f5cc8f5ca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a029c7ad54d8731492ed559aa860e3395"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a029c7ad54d8731492ed559aa860e3395">insertSelect</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="InferAddressSpaces_8cpp.html#a50bd9888329751abbac4873a5d448421">DL</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> DstReg, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; <a class="el" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> TrueReg, <a class="el" href="classllvm_1_1Register.html">Register</a> FalseReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a029c7ad54d8731492ed559aa860e3395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ded0a85b004be3aabc164799210a125"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a6ded0a85b004be3aabc164799210a125">getNoop</a> (<a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;NopInst) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a6ded0a85b004be3aabc164799210a125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab46fe6f7eb24fe0268c273a28452ecba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#ab46fe6f7eb24fe0268c273a28452ecba">isSchedulingBoundary</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ab46fe6f7eb24fe0268c273a28452ecba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f656e74bba92b14bc851a3eee67d2a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a6f656e74bba92b14bc851a3eee67d2a0">analyzeCompare</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg2, int &amp;CmpMask, int &amp;CmpValue) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a6f656e74bba92b14bc851a3eee67d2a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">analyzeCompare - For a comparison instruction, return the source registers in SrcReg and SrcReg2, and the value it compares against in CmpValue.  <a href="classllvm_1_1AArch64InstrInfo.html#a6f656e74bba92b14bc851a3eee67d2a0">More...</a><br /></td></tr>
<tr class="separator:a6f656e74bba92b14bc851a3eee67d2a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f3179bfdef4e9bd974720c92bfb8fbf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a1f3179bfdef4e9bd974720c92bfb8fbf">optimizeCompareInstr</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;CmpInstr, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg2, int CmpMask, int CmpValue, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a1f3179bfdef4e9bd974720c92bfb8fbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">optimizeCompareInstr - Convert the instruction supplying the argument to the comparison into one that sets the zero bit in the flags register.  <a href="classllvm_1_1AArch64InstrInfo.html#a1f3179bfdef4e9bd974720c92bfb8fbf">More...</a><br /></td></tr>
<tr class="separator:a1f3179bfdef4e9bd974720c92bfb8fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0bbac5dd9f698f2c73477c4e5f36b60"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#af0bbac5dd9f698f2c73477c4e5f36b60">optimizeCondBranch</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:af0bbac5dd9f698f2c73477c4e5f36b60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Replace csincr-branch sequence by simple conditional branch.  <a href="classllvm_1_1AArch64InstrInfo.html#af0bbac5dd9f698f2c73477c4e5f36b60">More...</a><br /></td></tr>
<tr class="separator:af0bbac5dd9f698f2c73477c4e5f36b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10ff9c7b29be1debe32fa6ba92256068"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a10ff9c7b29be1debe32fa6ba92256068">isThroughputPattern</a> (<a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> <a class="el" href="classllvm_1_1Pattern.html">Pattern</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a10ff9c7b29be1debe32fa6ba92256068"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true when a code sequence can improve throughput.  <a href="classllvm_1_1AArch64InstrInfo.html#a10ff9c7b29be1debe32fa6ba92256068">More...</a><br /></td></tr>
<tr class="separator:a10ff9c7b29be1debe32fa6ba92256068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe8ebb102b353daa82abe17d08054c6e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#abe8ebb102b353daa82abe17d08054c6e">getMachineCombinerPatterns</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> &gt; &amp;Patterns, <a class="el" href="classbool.html">bool</a> DoRegPressureReduce) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:abe8ebb102b353daa82abe17d08054c6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true when there is potentially a faster code sequence for an instruction chain ending in <code>Root</code>.  <a href="classllvm_1_1AArch64InstrInfo.html#abe8ebb102b353daa82abe17d08054c6e">More...</a><br /></td></tr>
<tr class="separator:abe8ebb102b353daa82abe17d08054c6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87b656660a62cefd44342a4909d88dfd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a87b656660a62cefd44342a4909d88dfd">isAssociativeAndCommutative</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a87b656660a62cefd44342a4909d88dfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true when Inst is associative and commutative so that it can be reassociated.  <a href="classllvm_1_1AArch64InstrInfo.html#a87b656660a62cefd44342a4909d88dfd">More...</a><br /></td></tr>
<tr class="separator:a87b656660a62cefd44342a4909d88dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80ae2cc1410980d536c9032568832dab"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a80ae2cc1410980d536c9032568832dab">genAlternativeCodeSequence</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> <a class="el" href="classllvm_1_1Pattern.html">Pattern</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;InsInstrs, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;DelInstrs, <a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;InstrIdxForVirtReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a80ae2cc1410980d536c9032568832dab"><td class="mdescLeft">&#160;</td><td class="mdescRight">When <a class="el" href="classllvm_1_1AArch64InstrInfo.html#abe8ebb102b353daa82abe17d08054c6e" title="Return true when there is potentially a faster code sequence for an instruction chain ending in Root.">getMachineCombinerPatterns()</a> finds patterns, this function generates the instructions that could replace the original code sequence.  <a href="classllvm_1_1AArch64InstrInfo.html#a80ae2cc1410980d536c9032568832dab">More...</a><br /></td></tr>
<tr class="separator:a80ae2cc1410980d536c9032568832dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74804e3c6e291fe90c0cb697632dcf0e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a74804e3c6e291fe90c0cb697632dcf0e">useMachineCombiner</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a74804e3c6e291fe90c0cb697632dcf0e"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1AArch64.html">AArch64</a> supports MachineCombiner.  <a href="classllvm_1_1AArch64InstrInfo.html#a74804e3c6e291fe90c0cb697632dcf0e">More...</a><br /></td></tr>
<tr class="separator:a74804e3c6e291fe90c0cb697632dcf0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8997d907b1de0e1b433c59102335b06a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a8997d907b1de0e1b433c59102335b06a">expandPostRAPseudo</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a8997d907b1de0e1b433c59102335b06a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb8985e96f5a8a270fc9d57fc8c99920"><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#acb8985e96f5a8a270fc9d57fc8c99920">decomposeMachineOperandsTargetFlags</a> (<a class="el" href="classunsigned.html">unsigned</a> TF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:acb8985e96f5a8a270fc9d57fc8c99920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e7195b691e065ac34568c1b3340a3f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char * &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a9e7195b691e065ac34568c1b3340a3f8">getSerializableDirectMachineOperandTargetFlags</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a9e7195b691e065ac34568c1b3340a3f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedb4c96bbe231a3c622b06e15fdb05cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char * &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#aedb4c96bbe231a3c622b06e15fdb05cb">getSerializableBitmaskMachineOperandTargetFlags</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aedb4c96bbe231a3c622b06e15fdb05cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74f4174a5d158b611050cdf7abd04b58"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char * &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a74f4174a5d158b611050cdf7abd04b58">getSerializableMachineMemOperandTargetFlags</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a74f4174a5d158b611050cdf7abd04b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e7ea4a37a21caeb8c336ef3e95f8ee0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a8e7ea4a37a21caeb8c336ef3e95f8ee0">isFunctionSafeToOutlineFrom</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classbool.html">bool</a> OutlineFromLinkOnceODRs) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a8e7ea4a37a21caeb8c336ef3e95f8ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac091833891ee8d22563063570f1cfad0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#ac091833891ee8d22563063570f1cfad0">getOutliningCandidateInfo</a> (<a class="el" href="AMDGPUPromoteAlloca_8cpp.html#a497dd5c4846251a4aff5e4a3a466acd8">std::vector</a>&lt; <a class="el" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &gt; &amp;RepeatedSequenceLocs) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ac091833891ee8d22563063570f1cfad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b66755cbe9d309216c9cba0088132e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52">outliner::InstrType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a7b66755cbe9d309216c9cba0088132e2">getOutliningType</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp;MIT, <a class="el" href="classunsigned.html">unsigned</a> Flags) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a7b66755cbe9d309216c9cba0088132e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d93655abe7a956170573a09a78814ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a0d93655abe7a956170573a09a78814ff">isMBBSafeToOutlineFrom</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;Flags) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a0d93655abe7a956170573a09a78814ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b0a622dbae74cb8a4b9b87a8b559b25"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a9b0a622dbae74cb8a4b9b87a8b559b25">buildOutlinedFrame</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a> &amp;OF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a9b0a622dbae74cb8a4b9b87a8b559b25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bebf2efd349fef461e2b5cf865d4d97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a1bebf2efd349fef461e2b5cf865d4d97">insertOutlinedCall</a> (<a class="el" href="classllvm_1_1Module.html">Module</a> &amp;M, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp;It, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;<a class="el" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a1bebf2efd349fef461e2b5cf865d4d97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a944bf3cc625b6bf05e52bc6daa2cc47f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a944bf3cc625b6bf05e52bc6daa2cc47f">shouldOutlineFromFunctionByDefault</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a944bf3cc625b6bf05e52bc6daa2cc47f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a225bf56c837056189e19a6d525e9a93a"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a225bf56c837056189e19a6d525e9a93a">getElementSizeForOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a225bf56c837056189e19a6d525e9a93a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the vector element size (B, H, S or D) of an SVE opcode.  <a href="classllvm_1_1AArch64InstrInfo.html#a225bf56c837056189e19a6d525e9a93a">More...</a><br /></td></tr>
<tr class="separator:a225bf56c837056189e19a6d525e9a93a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af93867ed83dede2b0063fbaa26a3086d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#af93867ed83dede2b0063fbaa26a3086d">isPTestLikeOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af93867ed83dede2b0063fbaa26a3086d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the opcode is for an SVE instruction that sets the condition codes as if it's results had been fed to a PTEST instruction along with the same general predicate.  <a href="classllvm_1_1AArch64InstrInfo.html#af93867ed83dede2b0063fbaa26a3086d">More...</a><br /></td></tr>
<tr class="separator:af93867ed83dede2b0063fbaa26a3086d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38f8066c29c8c7afd3906d08e8407282"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a38f8066c29c8c7afd3906d08e8407282">isWhileOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a38f8066c29c8c7afd3906d08e8407282"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the opcode is for an SVE WHILE## instruction.  <a href="classllvm_1_1AArch64InstrInfo.html#a38f8066c29c8c7afd3906d08e8407282">More...</a><br /></td></tr>
<tr class="separator:a38f8066c29c8c7afd3906d08e8407282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0d6e98e9e62fcea7cbd5b74cf3ce915"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="structllvm_1_1RegImmPair.html">RegImmPair</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#ac0d6e98e9e62fcea7cbd5b74cf3ce915">isAddImmediate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ac0d6e98e9e62fcea7cbd5b74cf3ce915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86f1c1272defde9d16425ad0a169bb98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="namespacellvm.html#a0f121bc5e3b5fb189a14cd793f9f5236">ParamLoadedValue</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a86f1c1272defde9d16425ad0a169bb98">describeLoadedValue</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a86f1c1272defde9d16425ad0a169bb98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e2ae70bf78866dd55545718e470c323"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a4e2ae70bf78866dd55545718e470c323">foldMemoryOperandImpl</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; Ops, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> InsertPt, int FrameIndex, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS=nullptr, <a class="el" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4e2ae70bf78866dd55545718e470c323"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target-dependent implementation for foldMemoryOperand.  <a href="classllvm_1_1AArch64InstrInfo.html#a4e2ae70bf78866dd55545718e470c323">More...</a><br /></td></tr>
<tr class="separator:a4e2ae70bf78866dd55545718e470c323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f107db442bad25d6c50dbf03378aebe"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a2f107db442bad25d6c50dbf03378aebe">foldMemoryOperandImpl</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; Ops, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> InsertPt, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LoadMI, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a2f107db442bad25d6c50dbf03378aebe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target-dependent implementation for foldMemoryOperand.  <a href="classllvm_1_1AArch64InstrInfo.html#a2f107db442bad25d6c50dbf03378aebe">More...</a><br /></td></tr>
<tr class="separator:a2f107db442bad25d6c50dbf03378aebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:acb53158b2fba2683ec41c5873eb16a2f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#acb53158b2fba2683ec41c5873eb16a2f">isGPRZero</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:acb53158b2fba2683ec41c5873eb16a2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Does this instruction set its full destination register to zero?  <a href="classllvm_1_1AArch64InstrInfo.html#acb53158b2fba2683ec41c5873eb16a2f">More...</a><br /></td></tr>
<tr class="separator:acb53158b2fba2683ec41c5873eb16a2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a037132ef2f33daa0522efe92a983ed"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a2a037132ef2f33daa0522efe92a983ed">isGPRCopy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:a2a037132ef2f33daa0522efe92a983ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Does this instruction rename a GPR without modifying bits?  <a href="classllvm_1_1AArch64InstrInfo.html#a2a037132ef2f33daa0522efe92a983ed">More...</a><br /></td></tr>
<tr class="separator:a2a037132ef2f33daa0522efe92a983ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f025e2cec1b7eb026b572b2d12800fd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a0f025e2cec1b7eb026b572b2d12800fd">isFPRCopy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:a0f025e2cec1b7eb026b572b2d12800fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Does this instruction rename an FPR without modifying bits?  <a href="classllvm_1_1AArch64InstrInfo.html#a0f025e2cec1b7eb026b572b2d12800fd">More...</a><br /></td></tr>
<tr class="separator:a0f025e2cec1b7eb026b572b2d12800fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa692777da741a4f7da2822b9f154a42"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#aaa692777da741a4f7da2822b9f154a42">isLdStPairSuppressed</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:aaa692777da741a4f7da2822b9f154a42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if pairing the given load or store is hinted to be unprofitable.  <a href="classllvm_1_1AArch64InstrInfo.html#aaa692777da741a4f7da2822b9f154a42">More...</a><br /></td></tr>
<tr class="separator:aaa692777da741a4f7da2822b9f154a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a801e90197138f0d232f8efcf2426dd81"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a801e90197138f0d232f8efcf2426dd81">isStridedAccess</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:a801e90197138f0d232f8efcf2426dd81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the given load or store is a strided memory access.  <a href="classllvm_1_1AArch64InstrInfo.html#a801e90197138f0d232f8efcf2426dd81">More...</a><br /></td></tr>
<tr class="separator:a801e90197138f0d232f8efcf2426dd81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf6a746794da53626b45e8869bf9dac5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#aaf6a746794da53626b45e8869bf9dac5">isUnscaledLdSt</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="memdesc:aaf6a746794da53626b45e8869bf9dac5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this is an unscaled load/store.  <a href="classllvm_1_1AArch64InstrInfo.html#aaf6a746794da53626b45e8869bf9dac5">More...</a><br /></td></tr>
<tr class="separator:aaf6a746794da53626b45e8869bf9dac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bd5895683e2ea4630c241c94f8050f0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a1bd5895683e2ea4630c241c94f8050f0">isUnscaledLdSt</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a1bd5895683e2ea4630c241c94f8050f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66319864880e0ab3ae40570927171410"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a66319864880e0ab3ae40570927171410">getUnscaledLdSt</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="memdesc:a66319864880e0ab3ae40570927171410"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the unscaled load/store for the scaled load/store opcode, if there is a corresponding unscaled variant available.  <a href="classllvm_1_1AArch64InstrInfo.html#a66319864880e0ab3ae40570927171410">More...</a><br /></td></tr>
<tr class="separator:a66319864880e0ab3ae40570927171410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af269ff6efde917e353e6652a11e473ec"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#af269ff6efde917e353e6652a11e473ec">getMemScale</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="memdesc:af269ff6efde917e353e6652a11e473ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Scaling factor for (scaled or unscaled) load or store.  <a href="classllvm_1_1AArch64InstrInfo.html#af269ff6efde917e353e6652a11e473ec">More...</a><br /></td></tr>
<tr class="separator:af269ff6efde917e353e6652a11e473ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11e0c0c1465e563be81d564f2ba60abb"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a11e0c0c1465e563be81d564f2ba60abb">getMemScale</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a11e0c0c1465e563be81d564f2ba60abb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac473d40b6b8803f2924e0c6751f51bf3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#ac473d40b6b8803f2924e0c6751f51bf3">getLoadStoreImmIdx</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="memdesc:ac473d40b6b8803f2924e0c6751f51bf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the index for the immediate for a given instruction.  <a href="classllvm_1_1AArch64InstrInfo.html#ac473d40b6b8803f2924e0c6751f51bf3">More...</a><br /></td></tr>
<tr class="separator:ac473d40b6b8803f2924e0c6751f51bf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c41685529bfa4394f6b8f15207809c1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a5c41685529bfa4394f6b8f15207809c1">isPairableLdStInst</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:a5c41685529bfa4394f6b8f15207809c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if pairing the given load or store may be paired with another.  <a href="classllvm_1_1AArch64InstrInfo.html#a5c41685529bfa4394f6b8f15207809c1">More...</a><br /></td></tr>
<tr class="separator:a5c41685529bfa4394f6b8f15207809c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6effe3eb87233c936c9045b64d717b3a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a6effe3eb87233c936c9045b64d717b3a">convertToFlagSettingOpc</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classbool.html">bool</a> &amp;Is64Bit)</td></tr>
<tr class="memdesc:a6effe3eb87233c936c9045b64d717b3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the opcode that set flags when possible.  <a href="classllvm_1_1AArch64InstrInfo.html#a6effe3eb87233c936c9045b64d717b3a">More...</a><br /></td></tr>
<tr class="separator:a6effe3eb87233c936c9045b64d717b3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2f38a334980a3888a4fc55b8e9542ac"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#ae2f38a334980a3888a4fc55b8e9542ac">suppressLdStPair</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:ae2f38a334980a3888a4fc55b8e9542ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hint that pairing the given load or store is unprofitable.  <a href="classllvm_1_1AArch64InstrInfo.html#ae2f38a334980a3888a4fc55b8e9542ac">More...</a><br /></td></tr>
<tr class="separator:ae2f38a334980a3888a4fc55b8e9542ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaab2023296750137637c02807f30ef25"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#aaab2023296750137637c02807f30ef25">getMemOpInfo</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classllvm_1_1TypeSize.html">TypeSize</a> &amp;Scale, <a class="el" href="classunsigned.html">unsigned</a> &amp;Width, int64_t &amp;MinOffset, int64_t &amp;MaxOffset)</td></tr>
<tr class="memdesc:aaab2023296750137637c02807f30ef25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if opcode <code>Opc</code> is a memory operation.  <a href="classllvm_1_1AArch64InstrInfo.html#aaab2023296750137637c02807f30ef25">More...</a><br /></td></tr>
<tr class="separator:aaab2023296750137637c02807f30ef25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a796a2f531a01a5d72a58920fa8ec61b9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a796a2f531a01a5d72a58920fa8ec61b9">isFalkorShiftExtFast</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:a796a2f531a01a5d72a58920fa8ec61b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the instruction has a shift by immediate that can be executed in one cycle less.  <a href="classllvm_1_1AArch64InstrInfo.html#a796a2f531a01a5d72a58920fa8ec61b9">More...</a><br /></td></tr>
<tr class="separator:a796a2f531a01a5d72a58920fa8ec61b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52619cc1f9c5c3029a03a6c956b32595"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a52619cc1f9c5c3029a03a6c956b32595">isSEHInstruction</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:a52619cc1f9c5c3029a03a6c956b32595"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the instructions is a SEH instruciton used for unwinding on Windows.  <a href="classllvm_1_1AArch64InstrInfo.html#a52619cc1f9c5c3029a03a6c956b32595">More...</a><br /></td></tr>
<tr class="separator:a52619cc1f9c5c3029a03a6c956b32595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06abc64620fa2741d4756f05c337c9aa"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a06abc64620fa2741d4756f05c337c9aa">decomposeStackOffsetForFrameOffsets</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1StackOffset.html">StackOffset</a> &amp;<a class="el" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>, int64_t &amp;NumBytes, int64_t &amp;NumPredicateVectors, int64_t &amp;NumDataVectors)</td></tr>
<tr class="memdesc:a06abc64620fa2741d4756f05c337c9aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the offset in parts to which this frame offset can be decomposed for the purpose of describing a frame offset.  <a href="classllvm_1_1AArch64InstrInfo.html#a06abc64620fa2741d4756f05c337c9aa">More...</a><br /></td></tr>
<tr class="separator:a06abc64620fa2741d4756f05c337c9aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff8cfe59027e5ffa1af1ff646a2da516"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#aff8cfe59027e5ffa1af1ff646a2da516">decomposeStackOffsetForDwarfOffsets</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1StackOffset.html">StackOffset</a> &amp;<a class="el" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>, int64_t &amp;ByteSized, int64_t &amp;VGSized)</td></tr>
<tr class="separator:aff8cfe59027e5ffa1af1ff646a2da516"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:a9b3dff1d6a474cf694125bccc4b03ea0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="structllvm_1_1DestSourcePair.html">DestSourcePair</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a9b3dff1d6a474cf694125bccc4b03ea0">isCopyInstrImpl</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a9b3dff1d6a474cf694125bccc4b03ea0"><td class="mdescLeft">&#160;</td><td class="mdescRight">If the specific machine instruction is an instruction that moves/copies value from one register to another register return destination and source registers as machine operands.  <a href="classllvm_1_1AArch64InstrInfo.html#a9b3dff1d6a474cf694125bccc4b03ea0">More...</a><br /></td></tr>
<tr class="separator:a9b3dff1d6a474cf694125bccc4b03ea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8h_source.html#l00038">38</a> of file <a class="el" href="AArch64InstrInfo_8h_source.html">AArch64InstrInfo.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a685d0f817c9260ea16202a9964652fe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a685d0f817c9260ea16202a9964652fe6">&#9670;&nbsp;</a></span>AArch64InstrInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">AArch64InstrInfo::AArch64InstrInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">explicit</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00069">69</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="aa61674464afddf4b2a24ab65f3833233"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa61674464afddf4b2a24ab65f3833233">&#9670;&nbsp;</a></span>analyzeBranch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::analyzeBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;&#160;</td>
          <td class="paramname"><em>TBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;&#160;</td>
          <td class="paramname"><em>FBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AllowModify</em> = <code><a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00238">238</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00262">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00161">Cond</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00264">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00677">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00217">getBranchDestBlock()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00251">llvm::MachineBasicBlock::getLastNonDebugInstr()</a>, <a class="el" href="MachineOperand_8h_source.html#l00549">llvm::MachineOperand::getMBB()</a>, <a class="el" href="MachineInstr_8h_source.html#l00475">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00485">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00397">llvm::isCondBranchOpcode()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00414">llvm::isIndirectBranchOpcode()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00894">llvm::MachineBasicBlock::isLayoutSuccessor()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00395">llvm::isUncondBranchOpcode()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00156">parseCondBranch()</a>.</p>

</div>
</div>
<a id="a51f54f2b0fd916f4c01b600905180782"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51f54f2b0fd916f4c01b600905180782">&#9670;&nbsp;</a></span>analyzeBranchPredicate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::analyzeBranchPredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">MachineBranchPredicate &amp;&#160;</td>
          <td class="paramname"><em>MBP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AllowModify</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00356">356</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineOperand_8h_source.html#l00770">llvm::MachineOperand::CreateImm()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00264">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00251">llvm::MachineBasicBlock::getLastNonDebugInstr()</a>, <a class="el" href="MachineOperand_8h_source.html#l00549">llvm::MachineOperand::getMBB()</a>, <a class="el" href="ilist__node_8h_source.html#l00288">llvm::ilist_node_with_parent&lt; NodeTy, ParentTy, Options &gt;::getNextNode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00475">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00485">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00397">llvm::isCondBranchOpcode()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="PPCPredicates_8h_source.html#l00029">llvm::PPC::PRED_EQ</a>, and <a class="el" href="PPCPredicates_8h_source.html#l00032">llvm::PPC::PRED_NE</a>.</p>

</div>
</div>
<a id="a6f656e74bba92b14bc851a3eee67d2a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f656e74bba92b14bc851a3eee67d2a0">&#9670;&nbsp;</a></span>analyzeCompare()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::analyzeCompare </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcReg2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>CmpMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>CmpValue</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>analyzeCompare - For a comparison instruction, return the source registers in SrcReg and SrcReg2, and the value it compares against in CmpValue. </p>
<p>Return true if the comparison instruction can be analyzed. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01110">1110</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00293">llvm::AArch64_AM::decodeLogicalImmediate()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>.</p>

</div>
</div>
<a id="a23fc03605ab508eb40a5fb968a78e139"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23fc03605ab508eb40a5fb968a78e139">&#9670;&nbsp;</a></span>areMemAccessesTriviallyDisjoint()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::areMemAccessesTriviallyDisjoint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MIa</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MIb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01049">1049</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02295">getMemOperandWithOffsetWidth()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00048">getRegisterInfo()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01371">llvm::MachineInstr::hasOrderedMemoryRef()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01452">llvm::MachineInstr::hasUnmodeledSideEffects()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00282">llvm::MachineOperand::isIdenticalTo()</a>, <a class="el" href="MachineInstr_8h_source.html#l00984">llvm::MachineInstr::mayLoadOrStore()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01371">TRI</a>.</p>

</div>
</div>
<a id="a9b0a622dbae74cb8a4b9b87a8b559b25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b0a622dbae74cb8a4b9b87a8b559b25">&#9670;&nbsp;</a></span>buildOutlinedFrame()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void AArch64InstrInfo::buildOutlinedFrame </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>OF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06839">6839</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00225">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00248">llvm::MachineInstrBuilder::addCFIIndex()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00285">llvm::MachineFunction::addFrameInst()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00132">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00361">llvm::MachineBasicBlock::addLiveIn()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00098">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="STLExtras_8h_source.html#l01505">llvm::any_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00262">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="ARCISelLowering_8h_source.html#l00034">llvm::ARCISD::BL</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00329">llvm::BuildMI()</a>, <a class="el" href="MachineOutliner_8h_source.html#l00167">llvm::outliner::OutlinedFunction::Candidates</a>, <a class="el" href="MCDwarf_8h_source.html#l00502">llvm::MCCFIInstruction::cfiDefCfaOffset()</a>, <a class="el" href="MCDwarf_8h_source.html#l00515">llvm::MCCFIInstruction::createOffset()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00045">llvm::RegState::Define</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00264">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineOutliner_8h_source.html#l00181">llvm::outliner::OutlinedFunction::FrameConstructionID</a>, <a class="el" href="MachineInstr_8h_source.html#l00080">llvm::MachineInstr::FrameSetup</a>, <a class="el" href="MachineFunction_8h_source.html#l00648">llvm::MachineFunction::getInfo()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00124">llvm::TargetSubtargetInfo::getRegisterInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00550">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01295">llvm::MachineBasicBlock::insert()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00248">llvm::MachineBasicBlock::instr_end()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00257">llvm::MachineBasicBlock::instrs()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00557">llvm::MachineBasicBlock::isLiveIn()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05999">MachineOutlinerDefault</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06000">MachineOutlinerTailCall</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06002">MachineOutlinerThunk</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="ARCISelLowering_8h_source.html#l00052">llvm::ARCISD::RET</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00274">llvm::MachineInstrBuilder::setMIFlags()</a>, <a class="el" href="AArch64MachineFunctionInfo_8h_source.html#l00202">llvm::AArch64FunctionInfo::setOutliningStyle()</a>, <a class="el" href="AArch64MachineFunctionInfo_8cpp_source.html#l00110">llvm::AArch64FunctionInfo::shouldSignReturnAddress()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06786">signOutlinedFunction()</a>.</p>

</div>
</div>
<a id="a2fe077e55074778fb173f0f5cc8f5ca2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fe077e55074778fb173f0f5cc8f5ca2">&#9670;&nbsp;</a></span>canInsertSelect()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::canInsertSelect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>TrueReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>FalseReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>CondCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>TrueCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>FalseCycles</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00607">607</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00541">canFoldIntoCSel()</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00161">Cond</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00219">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00560">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a6effe3eb87233c936c9045b64d717b3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6effe3eb87233c936c9045b64d717b3a">&#9670;&nbsp;</a></span>convertToFlagSettingOpc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> AArch64InstrInfo::convertToFlagSettingOpc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>Is64Bit</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the opcode that set flags when possible. </p>
<p>The caller is responsible for ensuring the opc has a flag setting equivalent. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02119">2119</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>.</p>

</div>
</div>
<a id="a989da0fe668d5de76ef2ccd3c04a8d35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a989da0fe668d5de76ef2ccd3c04a8d35">&#9670;&nbsp;</a></span>copyGPRRegTuple()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AArch64InstrInfo::copyGPRRegTuple </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>KillSrc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ZeroReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td>
          <td class="paramname"><em>Indices</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02871">2871</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00132">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00098">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02825">AddSubReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00329">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00045">llvm::RegState::Define</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00489">llvm::getKillRegState()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00048">getRegisterInfo()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="ArrayRef_8h_source.html#l00156">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01371">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02896">copyPhysReg()</a>.</p>

</div>
</div>
<a id="a298be1031f30bb6d33dda81a8fc572fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a298be1031f30bb6d33dda81a8fc572fc">&#9670;&nbsp;</a></span>copyPhysReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void AArch64InstrInfo::copyPhysReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>KillSrc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02896">2896</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00132">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00098">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00329">llvm::BuildMI()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02871">copyGPRRegTuple()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02844">copyPhysRegTuple()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00045">llvm::RegState::Define</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00489">llvm::getKillRegState()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00048">getRegisterInfo()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00098">llvm::AArch64_AM::getShifterImm()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00355">llvm::AArch64Subtarget::hasNEON()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00442">llvm::AArch64Subtarget::hasSVE()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00330">llvm::AArch64Subtarget::hasZeroCycleRegMove()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00332">llvm::AArch64Subtarget::hasZeroCycleZeroingGP()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00047">llvm::RegState::Implicit</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00034">llvm::AArch64_AM::LSL</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="MachineSink_8cpp_source.html#l01371">TRI</a>, and <a class="el" href="MachineInstrBuilder_8h_source.html#l00053">llvm::RegState::Undef</a>.</p>

</div>
</div>
<a id="af01e300c1d03a13eb9edabea4ed9aef5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af01e300c1d03a13eb9edabea4ed9aef5">&#9670;&nbsp;</a></span>copyPhysRegTuple()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AArch64InstrInfo::copyPhysRegTuple </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>KillSrc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td>
          <td class="paramname"><em>Indices</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02844">2844</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00048">getRegisterInfo()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00355">llvm::AArch64Subtarget::hasNEON()</a>, <a class="el" href="ArrayRef_8h_source.html#l00156">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01371">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02896">copyPhysReg()</a>.</p>

</div>
</div>
<a id="acb8985e96f5a8a270fc9d57fc8c99920"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb8985e96f5a8a270fc9d57fc8c99920">&#9670;&nbsp;</a></span>decomposeMachineOperandsTargetFlags()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; AArch64InstrInfo::decomposeMachineOperandsTargetFlags </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>TF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05877">5877</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00591">llvm::AArch64II::MO_FRAGMENT</a>.</p>

</div>
</div>
<a id="aff8cfe59027e5ffa1af1ff646a2da516"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff8cfe59027e5ffa1af1ff646a2da516">&#9670;&nbsp;</a></span>decomposeStackOffsetForDwarfOffsets()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void AArch64InstrInfo::decomposeStackOffsetForDwarfOffsets </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1StackOffset.html">StackOffset</a> &amp;&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>ByteSized</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>VGSized</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03562">3562</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Offset</a>.</p>

</div>
</div>
<a id="a06abc64620fa2741d4756f05c337c9aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06abc64620fa2741d4756f05c337c9aa">&#9670;&nbsp;</a></span>decomposeStackOffsetForFrameOffsets()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void AArch64InstrInfo::decomposeStackOffsetForFrameOffsets </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1StackOffset.html">StackOffset</a> &amp;&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>NumBytes</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>NumPredicateVectors</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>NumDataVectors</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the offset in parts to which this frame offset can be decomposed for the purpose of describing a frame offset. </p>
<p>For non-scalable offsets this is simply its byte size. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03581">3581</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Offset</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03705">llvm::emitFrameOffset()</a>.</p>

</div>
</div>
<a id="a86f1c1272defde9d16425ad0a169bb98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86f1c1272defde9d16425ad0a169bb98">&#9670;&nbsp;</a></span>describeLoadedValue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="namespacellvm.html#a0f121bc5e3b5fb189a14cd793f9f5236">ParamLoadedValue</a> &gt; AArch64InstrInfo::describeLoadedValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l07147">7147</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00770">llvm::MachineOperand::CreateImm()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l01178">llvm::TargetInstrInfo::describeLoadedValue()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l07112">describeORRLoadedValue()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00124">llvm::TargetSubtargetInfo::getRegisterInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00550">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="None_8h_source.html#l00023">llvm::None</a>, <a class="el" href="MachineSink_8cpp_source.html#l01370">Reg</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01371">TRI</a>.</p>

</div>
</div>
<a id="a8997d907b1de0e1b433c59102335b06a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8997d907b1de0e1b433c59102335b06a">&#9670;&nbsp;</a></span>expandPostRAPseudo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::expandPostRAPseudo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01720">1720</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00117">llvm::MachineInstrBuilder::addDef()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00178">llvm::MachineInstrBuilder::addGlobalAddress()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00132">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00147">llvm::MachineInstrBuilder::addMBB()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00203">llvm::MachineInstrBuilder::addMemOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00098">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00124">llvm::MachineInstrBuilder::addUse()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00057">llvm::AArch64ISD::ADR</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00056">llvm::AArch64ISD::ADRP</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00262">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00329">llvm::BuildMI()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00941">llvm::ISD::CATCHRET</a>, <a class="el" href="AArch64Subtarget_8cpp_source.html#l00260">llvm::AArch64Subtarget::ClassifyGlobalReference()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00051">llvm::RegState::Dead</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00045">llvm::RegState::Define</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01282">llvm::MachineBasicBlock::erase()</a>, <a class="el" href="MachineInstr_8h_source.html#l00082">llvm::MachineInstr::FrameDestroy</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00092">llvm::TargetSubtargetInfo::getInstrInfo()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00219">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00301">llvm::AArch64Subtarget::getRegisterInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00550">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MachineFunction_8h_source.html#l00546">llvm::MachineFunction::getTarget()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00047">llvm::RegState::Implicit</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00487">llvm::AArch64Subtarget::isTargetILP32()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00049">llvm::RegState::Kill</a>, <a class="el" href="CodeGen_8h_source.html#l00028">llvm::CodeModel::Large</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00059">llvm::AArch64ISD::LOADgot</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00075">MBBI</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00617">llvm::AArch64II::MO_G0</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00613">llvm::AArch64II::MO_G1</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00609">llvm::AArch64II::MO_G2</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00605">llvm::AArch64II::MO_G3</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00632">llvm::AArch64II::MO_GOT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00637">llvm::AArch64II::MO_NC</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00596">llvm::AArch64II::MO_PAGE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00601">llvm::AArch64II::MO_PAGEOFF</a>, <a class="el" href="MachineSink_8cpp_source.html#l01370">Reg</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00129">TII</a>, <a class="el" href="CodeGen_8h_source.html#l00028">llvm::CodeModel::Tiny</a>, <a class="el" href="SystemZISelLowering_8h_source.html#l00065">llvm::SystemZISD::TM</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01371">TRI</a>.</p>

</div>
</div>
<a id="a4e2ae70bf78866dd55545718e470c323"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e2ae70bf78866dd55545718e470c323">&#9670;&nbsp;</a></span>foldMemoryOperandImpl() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* llvm::TargetInstrInfo::foldMemoryOperandImpl</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Target-dependent implementation for foldMemoryOperand. </p>
<p>Target-independent code in foldMemoryOperand will take care of adding a <a class="el" href="classllvm_1_1MachineMemOperand.html" title="A description of a memory reference used in the backend.">MachineMemOperand</a> to the newly created instruction. The instruction and any auxiliary instructions necessary will be inserted at InsertPt. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01171">1171</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="a64505b70265bcadc4993631d532a5fd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64505b70265bcadc4993631d532a5fd5">&#9670;&nbsp;</a></span>foldMemoryOperandImpl() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * AArch64InstrInfo::foldMemoryOperandImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>InsertPt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>FrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *&#160;</td>
          <td class="paramname"><em>LIS</em> = <code>nullptr</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *&#160;</td>
          <td class="paramname"><em>VRM</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03747">3747</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00085">llvm::MachineRegisterInfo::constrainRegClass()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00073">llvm::ISD::FrameIndex</a>, <a class="el" href="MachineInstr_8h_source.html#l00485">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00357">llvm::MachineOperand::getReg()</a>, <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l01993">getRegClass()</a>, <a class="el" href="MachineFunction_8h_source.html#l00560">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00124">llvm::TargetSubtargetInfo::getRegisterInfo()</a>, <a class="el" href="MachineOperand_8h_source.html#l00362">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00550">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MachineOperand_8h_source.html#l00387">llvm::MachineOperand::isKill()</a>, <a class="el" href="Register_8h_source.html#l00065">llvm::Register::isPhysicalRegister()</a>, <a class="el" href="MachineOperand_8h_source.html#l00392">llvm::MachineOperand::isUndef()</a>, <a class="el" href="Register_8h_source.html#l00071">llvm::Register::isVirtualRegister()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03422">loadRegFromStackSlot()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineSink_8cpp_source.html#l01370">Reg</a>, <a class="el" href="MachineOperand_8h_source.html#l00508">llvm::MachineOperand::setIsUndef()</a>, <a class="el" href="MachineOperand_8h_source.html#l00468">llvm::MachineOperand::setSubReg()</a>, <a class="el" href="ArrayRef_8h_source.html#l00156">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03268">storeRegToStackSlot()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01371">TRI</a>.</p>

</div>
</div>
<a id="a2f107db442bad25d6c50dbf03378aebe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f107db442bad25d6c50dbf03378aebe">&#9670;&nbsp;</a></span>foldMemoryOperandImpl() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* llvm::TargetInstrInfo::foldMemoryOperandImpl</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Target-dependent implementation for foldMemoryOperand. </p>
<p>Target-independent code in foldMemoryOperand will take care of adding a <a class="el" href="classllvm_1_1MachineMemOperand.html" title="A description of a memory reference used in the backend.">MachineMemOperand</a> to the newly created instruction. The instruction and any auxiliary instructions necessary will be inserted at InsertPt. </p>

<p class="definition">Definition at line <a class="el" href="TargetInstrInfo_8h_source.html#l01184">1184</a> of file <a class="el" href="TargetInstrInfo_8h_source.html">TargetInstrInfo.h</a>.</p>

</div>
</div>
<a id="a80ae2cc1410980d536c9032568832dab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80ae2cc1410980d536c9032568832dab">&#9670;&nbsp;</a></span>genAlternativeCodeSequence()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void AArch64InstrInfo::genAlternativeCodeSequence </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>Root</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a>&#160;</td>
          <td class="paramname"><em>Pattern</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>InsInstrs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>DelInstrs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>InstrIdxForVirtReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>When <a class="el" href="classllvm_1_1AArch64InstrInfo.html#abe8ebb102b353daa82abe17d08054c6e" title="Return true when there is potentially a faster code sequence for an instruction chain ending in Root.">getMachineCombinerPatterns()</a> finds patterns, this function generates the instructions that could replace the original code sequence. </p>
<p>When <a class="el" href="classllvm_1_1AArch64InstrInfo.html#abe8ebb102b353daa82abe17d08054c6e" title="Return true when there is potentially a faster code sequence for an instruction chain ending in Root.">getMachineCombinerPatterns()</a> finds potential patterns, this function generates the instructions that could replace the original code sequence. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04864">4864</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987aa66d3974b6f2e3a542f896da144cd297">Accumulator</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00225">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00132">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00098">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00329">llvm::BuildMI()</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a07b4e7927d6c11fbc390d55161008bec">llvm::FMLAv1i32_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aadd2f44199ccd69d17aed8a5e0998c8e">llvm::FMLAv1i32_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a29ca12a368c8c3752c4cf28a39468b44">llvm::FMLAv1i64_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aae06220c51ead042db61d0f53f19c72d">llvm::FMLAv1i64_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab69092ab6c6e9cd0991d64490009a768">llvm::FMLAv2f32_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4dea34f9dbf530101a40103639f059e2">llvm::FMLAv2f32_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05adfc676b68cdc9d3fb6b6dfd043d90131">llvm::FMLAv2f64_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a13802c3052a671d9a5e8e877e2cd3a05">llvm::FMLAv2f64_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a8f80dd904ec89e49bde70d459e4af797">llvm::FMLAv2i32_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4ba13e72e96e35990ba222a501f1cfbe">llvm::FMLAv2i32_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2ed3ade77242d9e64161d189f8ce6005">llvm::FMLAv2i64_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2a43e332a448a5e87a619d833c162703">llvm::FMLAv2i64_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa9f3c5f2295bad84281cbeaa529e61e7">llvm::FMLAv4f16_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a23541701e4107566402d268babc0f7a0">llvm::FMLAv4f16_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2de7d9704e1d5b42f56ed3f11f095596">llvm::FMLAv4f32_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4da5c624b602859153b3f5ca5aaca932">llvm::FMLAv4f32_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a521b32f7c9c577a6b39781213eb2cb30">llvm::FMLAv4i16_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae4b83d82585f6cf865c9c772daff9aac">llvm::FMLAv4i16_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4376790aa70f615c404bf3c4f9c82490">llvm::FMLAv4i32_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a73146e4a922058dc65540763ca1054d8">llvm::FMLAv4i32_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05abf7ba5f9855516b861f6c4cf5c34491f">llvm::FMLAv8f16_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa5cad2c16f0f98b21059d400a842e007">llvm::FMLAv8f16_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae85c386ac7b2ceea0d88784fafafd39e">llvm::FMLAv8i16_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae15079d2e661de449accda868512f3f2">llvm::FMLAv8i16_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05acf29990824391c17beb64d5a9550a733">llvm::FMLSv1i32_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa1b36e8f37f19ad49f7c55272586c602">llvm::FMLSv1i64_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ac5a30549fe8425855610e29203ca1c9a">llvm::FMLSv2f32_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a85248a43678ef4a873ca8783c0f83a60">llvm::FMLSv2f32_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a59cc126201a45868166b5ddad3206b7f">llvm::FMLSv2f64_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a450bf3e112ffa4c43568d1d9193d40a1">llvm::FMLSv2f64_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a1cbe2e1c0cbaffe3679afcc7e69582d0">llvm::FMLSv2i32_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa2d716f420628248e7a89013c5460484">llvm::FMLSv2i32_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a40719f011633f9bd8003d80dfccea246">llvm::FMLSv2i64_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a19f4ffebc2ddf94a14b8ad8d081b517e">llvm::FMLSv2i64_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a59c025ee51897a76f97fee4d314b8c54">llvm::FMLSv4f16_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05af70e0b1d6898bd3f0ae6df4ac616b4c3">llvm::FMLSv4f16_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4488867294264fa12092c6121b93e530">llvm::FMLSv4f32_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a51010efdaa1d2ca750d10de8c350b9ec">llvm::FMLSv4f32_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a54d11bc3d8843ff040af59be8bb7af13">llvm::FMLSv4i16_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a17362ccaee2fef3337d9a29ff399232b">llvm::FMLSv4i16_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a7f3b8fc2531f7a300c494ef77a630b31">llvm::FMLSv4i32_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05afde7d706260ac691ef32056402b10797">llvm::FMLSv4i32_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05addbc12649925b262818f3e005a4ec1e4">llvm::FMLSv8f16_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab7eaf10b55b2c3b849c192426ab2ef00">llvm::FMLSv8f16_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab4d7219c033a36da60f10c78e269e3ad">llvm::FMLSv8i16_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a832f7ffb68fe4a65abd0264fdb503665">llvm::FMLSv8i16_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a03290efbf7ccd62d1500de80287021b5">llvm::FMULADDD_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a57e701bf8e691f97f00961440fd86ece">llvm::FMULADDD_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2c64fa121b5991687394790a52ecf299">llvm::FMULADDH_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a9064e3d57055daa26f814fc94c1cecfb">llvm::FMULADDH_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2aa982c2e9455a191597a4d7373b8f5d">llvm::FMULADDS_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a72d2a54e9757efee4bf7e0cc8bbdf489">llvm::FMULADDS_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05af7fc35feded50db37bcfab5eab7aadbb">llvm::FMULSUBD_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad928dd9bf909fd02460a07284c2bb35c">llvm::FMULSUBD_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a6028bd3a601dd504141e1361b5db1492">llvm::FMULSUBH_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a296286c6430a892d841cb513531660b8">llvm::FMULSUBH_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a15a6d01915a59c547b3b0f93e49963e9">llvm::FMULSUBS_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a97d771099b0db3d75f4b3f386d0c1092">llvm::FMULSUBS_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4d8c9c67f03d210a1c844f09f64137c6">llvm::FNMULSUBD_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a615ff3cce7bc1e4ff773167c5c17d168">llvm::FNMULSUBH_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a7f4b4c44651a69c4f6f9134cb4b51352">llvm::FNMULSUBS_OP1</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00894">llvm::TargetInstrInfo::genAlternativeCodeSequence()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04675">genFusedMultiply()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04739">genFusedMultiplyAcc()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04768">genFusedMultiplyAccNeg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04785">genFusedMultiplyIdx()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04795">genFusedMultiplyIdxNeg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04828">genMaddR()</a>, <a class="el" href="MachineInstr_8h_source.html#l00416">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00534">llvm::MachineOperand::getImm()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00092">llvm::TargetSubtargetInfo::getInstrInfo()</a>, <a class="el" href="MachineInstr_8h_source.html#l00485">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00219">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00284">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00560">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00550">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="AArch64InstrInfo_8cpp.html#abb0a82cf9ab3cf0c256918c17512f987acccd5fd8c8f59fe9373c56b1b951780c">Indexed</a>, <a class="el" href="DenseMap_8h_source.html#l00207">llvm::DenseMapBase&lt; DerivedT, KeyT, ValueT, KeyInfoT, BucketT &gt;::insert()</a>, <a class="el" href="MachineOperand_8h_source.html#l00320">llvm::MachineOperand::isImm()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::MUL</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a547b6fdc8555c9102461469c3d8efc15">llvm::MULADDv16i8_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a395a9f3a54f88bc3dd42f5c51eb83f26">llvm::MULADDv16i8_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05afb477086016ec7ad3f992288ce2e7d9d">llvm::MULADDv2i32_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a3f0e9880b84d39c823228682966c4da3">llvm::MULADDv2i32_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad3bf370e23985108ea96f3a193abd0bd">llvm::MULADDv2i32_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a6189fc353fb1b17771ca2149885bd99e">llvm::MULADDv2i32_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2213964950e793c7afdd7e2241ed5fff">llvm::MULADDv4i16_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05af7b9eb664f370ad6c3d4e2204447d75c">llvm::MULADDv4i16_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae91264626f3ffaac2026259631e98f8a">llvm::MULADDv4i16_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa7d6e49a4f9c90d3ef8419ead6f7924c">llvm::MULADDv4i16_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a90c191a6a05a332c9f765b2c84f4680b">llvm::MULADDv4i32_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a71679481ab07058465bc551b4bdcffce">llvm::MULADDv4i32_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ac9ad5c1f6d178b55bde924aeb418d0b2">llvm::MULADDv4i32_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad9823821c5d84e2290f359c4f353d165">llvm::MULADDv4i32_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aee6f9bcc13cce461b198d2229eeaf6ad">llvm::MULADDv8i16_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05af18f788c6a2a2a0ac97b233744ccbeaa">llvm::MULADDv8i16_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ac897548bafa7b95eb321258f794eb2ac">llvm::MULADDv8i16_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a134f907cbb8c1abeba32bf0a70ffbdf9">llvm::MULADDv8i16_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab43a44a5e9f8e54e889661f2518f4a4c">llvm::MULADDv8i8_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a80c5c5734f45e1c6d5949b48c88633a4">llvm::MULADDv8i8_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab0463108c1a22d61437ab9f8afa16dd6">llvm::MULADDW_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab66aa5e09c8483c462584509ec18c5ea">llvm::MULADDW_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2fa503376495cd110965ec1b531bce73">llvm::MULADDWI_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae76b12e1408c68a474e6599b0dc0ed8d">llvm::MULADDX_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4eca2bf387bac8749af955ac467e689e">llvm::MULADDX_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a27f95a016db7579ee3748369cc518ec9">llvm::MULADDXI_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ac6f2d047f840c8f78290d1a3005edf99">llvm::MULSUBv16i8_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a747c64f3b74a759daf45120930f0feb6">llvm::MULSUBv16i8_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2635a71f0901740dd5519d3ec9a3a202">llvm::MULSUBv2i32_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a84158dd1a8182d6f197658be0527d28a">llvm::MULSUBv2i32_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab65c69bb870dc8c6261058fe4a855d30">llvm::MULSUBv2i32_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae74328d517bf2a463bb93eab364ba33f">llvm::MULSUBv2i32_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a581fd12b0f735520833a7d4b553a52ad">llvm::MULSUBv4i16_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a1a60a3fac27c1e7e8183a440d69f2f81">llvm::MULSUBv4i16_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab68b56d06e4d0e81788707d8b1c1e634">llvm::MULSUBv4i16_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05adf327b07510cec09ba74659917d2cb7d">llvm::MULSUBv4i16_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad7bab6f226e174247c9ef9b4e0d1bd0a">llvm::MULSUBv4i32_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ac57a2cf15e78090fa9176ea4e214b4df">llvm::MULSUBv4i32_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a80b124af47379d05275a319fc182d613">llvm::MULSUBv4i32_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2b295e79e72029068bfb6efdc54b9515">llvm::MULSUBv4i32_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab91852340bbcfb51939f35ee372fd22d">llvm::MULSUBv8i16_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a1e69956b425232693eded29d47d6d15d">llvm::MULSUBv8i16_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4a1f8baa8091e277a45471c02e9bf4bf">llvm::MULSUBv8i16_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a3ba9d4ba817e0fd17811e4f297bb0394">llvm::MULSUBv8i16_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2202d07bf3272b53672ef28aebf12568">llvm::MULSUBv8i8_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a332b32bf8ce7a30d6b74adcbcc659011">llvm::MULSUBv8i8_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4793d022bcb9d48a9d535990179977bf">llvm::MULSUBW_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a068a0d81b376d09225a729014cbc3ea8">llvm::MULSUBW_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a5d49fd91db5ae34f84ed73048dbaf46f">llvm::MULSUBWI_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad2c3bc2a42e083e2fb01153831bd0dbd">llvm::MULSUBX_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05abd09f0b4e2d7e21332d9cd723a7528f0">llvm::MULSUBX_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a8427539a44774ff5060ae67cd1d42e6e">llvm::MULSUBXI_OP1</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00213">llvm::AArch64_AM::processLogicalImmediate()</a>, <a class="el" href="SmallVector_8h_source.html#l00404">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="MathExtras_8h_source.html#l00778">llvm::SignExtend64()</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00129">TII</a>.</p>

</div>
</div>
<a id="aac18d93aac27c111a825e08152ad2897"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac18d93aac27c111a825e08152ad2897">&#9670;&nbsp;</a></span>getAddrModeFromMemoryOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="structllvm_1_1ExtAddrMode.html">ExtAddrMode</a> &gt; AArch64InstrInfo::getAddrModeFromMemoryOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MemI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02278">2278</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetInstrInfo_8h_source.html#l00087">llvm::ExtAddrMode::BaseReg</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00090">llvm::ExtAddrMode::Displacement</a>, <a class="el" href="MachineOperand_8h_source.html#l00357">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00318">llvm::MachineOperand::isReg()</a>, <a class="el" href="None_8h_source.html#l00023">llvm::None</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Offset</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00088">llvm::ExtAddrMode::ScaledReg</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01371">TRI</a>.</p>

</div>
</div>
<a id="a15b71869ae17ba55cfb477020eaadc19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15b71869ae17ba55cfb477020eaadc19">&#9670;&nbsp;</a></span>getBranchDestBlock()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * AArch64InstrInfo::getBranchDestBlock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00217">217</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00238">analyzeBranch()</a>.</p>

</div>
</div>
<a id="a225bf56c837056189e19a6d525e9a93a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a225bf56c837056189e19a6d525e9a93a">&#9670;&nbsp;</a></span>getElementSizeForOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t AArch64InstrInfo::getElementSizeForOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the vector element size (B, H, S or D) of an SVE opcode. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l07174">7174</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8h_source.html#l00451">llvm::AArch64::ElementSizeMask</a>.</p>

</div>
</div>
<a id="a1bf38b3bbe867377cde6e530a0256b29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bf38b3bbe867377cde6e530a0256b29">&#9670;&nbsp;</a></span>getInstSizeInBytes()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> AArch64InstrInfo::getInstSizeInBytes </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>GetInstSize - Return the number of bytes of code the specified instruction may be. </p>
<p>This returns the maximum number of bytes. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00076">76</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="llvm_2Target_2TargetMachine_8h_source.html#l00202">llvm::TargetMachine::getMCAsmInfo()</a>, <a class="el" href="StackMaps_8h_source.html#l00050">llvm::StackMapOpers::getNumPatchBytes()</a>, <a class="el" href="StackMaps_8h_source.html#l00104">llvm::PatchPointOpers::getNumPatchBytes()</a>, <a class="el" href="StackMaps_8h_source.html#l00207">llvm::StatepointOpers::getNumPatchBytes()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00222">llvm::MCInstrDesc::getOpcode()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00219">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00546">llvm::MachineFunction::getTarget()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00922">llvm::ISD::INLINEASM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00925">llvm::ISD::INLINEASM_BR</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00055">llvm::AArch64ISD::TLSDESC_CALLSEQ</a>.</p>

</div>
</div>
<a id="ac473d40b6b8803f2924e0c6751f51bf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac473d40b6b8803f2924e0c6751f51bf3">&#9670;&nbsp;</a></span>getLoadStoreImmIdx()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> AArch64InstrInfo::getLoadStoreImmIdx </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the index for the immediate for a given instruction. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02026">2026</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03925">llvm::isAArch64FrameOffsetLegal()</a>.</p>

</div>
</div>
<a id="abe8ebb102b353daa82abe17d08054c6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe8ebb102b353daa82abe17d08054c6e">&#9670;&nbsp;</a></span>getMachineCombinerPatterns()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::getMachineCombinerPatterns </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>Root</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Patterns</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>DoRegPressureReduce</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true when there is potentially a faster code sequence for an instruction chain ending in <code>Root</code>. </p>
<p>Return true when there is potentially a faster code sequence for an instruction chain ending in <code>Root</code>.</p>
<p>All potential patterns are listed in the <code>Patterns</code> array.</p>
<p>All potential patterns are listed in the <code><a class="el" href="classllvm_1_1Pattern.html">Pattern</a></code> vector. <a class="el" href="classllvm_1_1Pattern.html">Pattern</a> should be sorted in priority order since the pattern evaluator stops checking as soon as it finds a faster sequence. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04640">4640</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04385">getFMAPatterns()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00780">llvm::TargetInstrInfo::getMachineCombinerPatterns()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04244">getMaddPatterns()</a>.</p>

</div>
</div>
<a id="a9f95e557fb675ab6ef80f2fc4b8b3e01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f95e557fb675ab6ef80f2fc4b8b3e01">&#9670;&nbsp;</a></span>getMemOpBaseRegImmOfsOffsetOperand()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp; AArch64InstrInfo::getMemOpBaseRegImmOfsOffsetOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>LdSt</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return the immediate offset of the base register in a load/store <code>LdSt</code>. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02344">2344</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00726">llvm::MachineInstr::getNumExplicitOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00485">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00320">llvm::MachineOperand::isImm()</a>, and <a class="el" href="MachineInstr_8h_source.html#l00984">llvm::MachineInstr::mayLoadOrStore()</a>.</p>

</div>
</div>
<a id="a90a17ebfc2faf34552e728b4bd90800c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90a17ebfc2faf34552e728b4bd90800c">&#9670;&nbsp;</a></span>getMemOperandsWithOffsetWidth()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::getMemOperandsWithOffsetWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>BaseOps</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>OffsetIsScalable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02262">2262</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02295">getMemOperandWithOffsetWidth()</a>, <a class="el" href="MachineInstr_8h_source.html#l00984">llvm::MachineInstr::mayLoadOrStore()</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Offset</a>, <a class="el" href="SmallVector_8h_source.html#l00404">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01371">TRI</a>.</p>

</div>
</div>
<a id="a1e330d75233f2f61fdb64b374f55ee04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e330d75233f2f61fdb64b374f55ee04">&#9670;&nbsp;</a></span>getMemOperandWithOffsetWidth()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::getMemOperandWithOffsetWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;&#160;</td>
          <td class="paramname"><em>BaseOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>OffsetIsScalable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>If <code>OffsetIsScalable</code> is set to 'true', the offset is scaled by <code>vscale</code>. </p>
<p>This is true for some SVE instructions like ldr/str that have a 'reg + imm' addressing mode where the immediate is an index to the scalable vector located at 'reg + imm * vscale x #bytes'. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02295">2295</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineOperand_8h_source.html#l00534">llvm::MachineOperand::getImm()</a>, <a class="el" href="TypeSize_8h_source.html#l00422">llvm::TypeSize::getKnownMinSize()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02351">getMemOpInfo()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00726">llvm::MachineInstr::getNumExplicitOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00475">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00485">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00328">llvm::MachineOperand::isFI()</a>, <a class="el" href="MachineOperand_8h_source.html#l00320">llvm::MachineOperand::isImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00318">llvm::MachineOperand::isReg()</a>, <a class="el" href="TypeSize_8h_source.html#l00295">llvm::LinearPolySize&lt; LeafTy &gt;::isScalable()</a>, <a class="el" href="MachineInstr_8h_source.html#l00984">llvm::MachineInstr::mayLoadOrStore()</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Offset</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01049">areMemAccessesTriviallyDisjoint()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02262">getMemOperandsWithOffsetWidth()</a>.</p>

</div>
</div>
<a id="aaab2023296750137637c02807f30ef25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaab2023296750137637c02807f30ef25">&#9670;&nbsp;</a></span>getMemOpInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::getMemOpInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1TypeSize.html">TypeSize</a> &amp;&#160;</td>
          <td class="paramname"><em>Scale</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>MinOffset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>MaxOffset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if opcode <code>Opc</code> is a memory operation. </p>
<p>If it is, set <code>Scale</code>, <code>Width</code>, <code>MinOffset</code>, and <code>MaxOffset</code> accordingly.</p>
<p>For unscaled instructions, <code>Scale</code> is set to 1. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02351">2351</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TypeSize_8h_source.html#l00418">llvm::TypeSize::Fixed()</a>, <a class="el" href="TypeSize_8h_source.html#l00419">llvm::TypeSize::Scalable()</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00677">llvm::AArch64::SVEMaxBitsPerVector</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02295">getMemOperandWithOffsetWidth()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03925">llvm::isAArch64FrameOffsetLegal()</a>.</p>

</div>
</div>
<a id="a11e0c0c1465e563be81d564f2ba60abb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11e0c0c1465e563be81d564f2ba60abb">&#9670;&nbsp;</a></span>getMemScale() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int llvm::AArch64InstrInfo::getMemScale </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8h_source.html#l00094">94</a> of file <a class="el" href="AArch64InstrInfo_8h_source.html">AArch64InstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02632">getMemScale()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>.</p>

</div>
</div>
<a id="af269ff6efde917e353e6652a11e473ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af269ff6efde917e353e6652a11e473ec">&#9670;&nbsp;</a></span>getMemScale() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int AArch64InstrInfo::getMemScale </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Scaling factor for (scaled or unscaled) load or store. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02632">2632</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8h_source.html#l00094">getMemScale()</a>, <a class="el" href="AArch64LoadStoreOptimizer_8cpp_source.html#l00542">getPrePostIndexedMemOpInfo()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02696">scaleOffset()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02728">shouldClusterFI()</a>.</p>

</div>
</div>
<a id="a6ded0a85b004be3aabc164799210a125"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ded0a85b004be3aabc164799210a125">&#9670;&nbsp;</a></span>getNoop()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void AArch64InstrInfo::getNoop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>NopInst</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04057">4057</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCInst_8h_source.html#l00184">llvm::MCInst::addOperand()</a>, <a class="el" href="MCInst_8h_source.html#l00122">llvm::MCOperand::createImm()</a>, and <a class="el" href="MCInst_8h_source.html#l00171">llvm::MCInst::setOpcode()</a>.</p>

</div>
</div>
<a id="ac091833891ee8d22563063570f1cfad0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac091833891ee8d22563063570f1cfad0">&#9670;&nbsp;</a></span>getOutliningCandidateInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a> AArch64InstrInfo::getOutliningCandidateInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AMDGPUPromoteAlloca_8cpp.html#a497dd5c4846251a4aff5e4a3a466acd8">std::vector</a>&lt; <a class="el" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>RepeatedSequenceLocs</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06062">6062</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOutliner_8h_source.html#l00108">llvm::outliner::Candidate::back()</a>, <a class="el" href="MachineOutliner_8h_source.html#l00107">llvm::outliner::Candidate::front()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>.</p>

</div>
</div>
<a id="a7b66755cbe9d309216c9cba0088132e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b66755cbe9d309216c9cba0088132e2">&#9670;&nbsp;</a></span>getOutliningType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52">outliner::InstrType</a> AArch64InstrInfo::getOutliningType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp;&#160;</td>
          <td class="paramname"><em>MIT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06601">6601</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00056">llvm::AArch64ISD::ADRP</a>, <a class="el" href="ARCISelLowering_8h_source.html#l00034">llvm::ARCISD::BL</a>, <a class="el" href="AMDGPULibCalls_8cpp_source.html#l00205">Callee</a>, <a class="el" href="SmallPtrSet_8h_source.html#l00375">llvm::SmallPtrSetImpl&lt; PtrType &gt;::count()</a>, <a class="el" href="MachineFunction_8h_source.html#l00566">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00648">llvm::MachineFunction::getInfo()</a>, <a class="el" href="AArch64MachineFunctionInfo_8h_source.html#l00313">llvm::AArch64FunctionInfo::getLOHRelated()</a>, <a class="el" href="MachineModuleInfo_8cpp_source.html#l00234">llvm::MachineModuleInfo::getMachineFunction()</a>, <a class="el" href="MachineFunction_8h_source.html#l00501">llvm::MachineFunction::getMMI()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00397">llvm::MachineFrameInfo::getNumObjects()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00219">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00048">getRegisterInfo()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00563">llvm::MachineFrameInfo::getStackSize()</a>, <a class="el" href="IRSimilarityIdentifier_8h_source.html#l00075">llvm::IRSimilarity::Illegal</a>, <a class="el" href="IRSimilarityIdentifier_8h_source.html#l00075">llvm::IRSimilarity::Invisible</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00809">llvm::MachineFrameInfo::isCalleeSavedInfoValid()</a>, <a class="el" href="IRSimilarityIdentifier_8h_source.html#l00075">llvm::IRSimilarity::Legal</a>, <a class="el" href="MachineOutliner_8h_source.html#l00034">llvm::outliner::LegalTerminator</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>.</p>

</div>
</div>
<a id="a23bfbcda0e3522bc7ca5a7ca894d4ae5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23bfbcda0e3522bc7ca5a7ca894d4ae5">&#9670;&nbsp;</a></span>getRegisterInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64RegisterInfo.html">AArch64RegisterInfo</a>&amp; llvm::AArch64InstrInfo::getRegisterInfo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getRegisterInfo - <a class="el" href="classllvm_1_1TargetInstrInfo.html" title="TargetInstrInfo - Interface to description of machine instruction set.">TargetInstrInfo</a> is a superset of MRegister info. </p>
<p>As such, whenever a client has an instance of instruction info, it should always be able to get register info as well (through this method). </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8h_source.html#l00048">48</a> of file <a class="el" href="AArch64InstrInfo_8h_source.html">AArch64InstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01049">areMemAccessesTriviallyDisjoint()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02871">copyGPRRegTuple()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02896">copyPhysReg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02844">copyPhysRegTuple()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06601">getOutliningType()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00301">llvm::AArch64Subtarget::getRegisterInfo()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02209">isCandidateToMergeOrPair()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06534">isMBBSafeToOutlineFrom()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03422">loadRegFromStackSlot()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05739">optimizeCondBranch()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03268">storeRegToStackSlot()</a>.</p>

</div>
</div>
<a id="aedb4c96bbe231a3c622b06e15fdb05cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedb4c96bbe231a3c622b06e15fdb05cb">&#9670;&nbsp;</a></span>getSerializableBitmaskMachineOperandTargetFlags()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char * &gt; &gt; AArch64InstrInfo::getSerializableBitmaskMachineOperandTargetFlags </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05895">5895</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ArrayRef_8h_source.html#l00458">llvm::makeArrayRef()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00627">llvm::AArch64II::MO_COFFSTUB</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00648">llvm::AArch64II::MO_DLLIMPORT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00632">llvm::AArch64II::MO_GOT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00637">llvm::AArch64II::MO_NC</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00656">llvm::AArch64II::MO_PREL</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00652">llvm::AArch64II::MO_S</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00664">llvm::AArch64II::MO_TAGGED</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00643">llvm::AArch64II::MO_TLS</a>.</p>

</div>
</div>
<a id="a9e7195b691e065ac34568c1b3340a3f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e7195b691e065ac34568c1b3340a3f8">&#9670;&nbsp;</a></span>getSerializableDirectMachineOperandTargetFlags()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char * &gt; &gt; AArch64InstrInfo::getSerializableDirectMachineOperandTargetFlags </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05883">5883</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ArrayRef_8h_source.html#l00458">llvm::makeArrayRef()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00617">llvm::AArch64II::MO_G0</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00613">llvm::AArch64II::MO_G1</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00609">llvm::AArch64II::MO_G2</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00605">llvm::AArch64II::MO_G3</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00622">llvm::AArch64II::MO_HI12</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00596">llvm::AArch64II::MO_PAGE</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00601">llvm::AArch64II::MO_PAGEOFF</a>.</p>

</div>
</div>
<a id="a74f4174a5d158b611050cdf7abd04b58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74f4174a5d158b611050cdf7abd04b58">&#9670;&nbsp;</a></span>getSerializableMachineMemOperandTargetFlags()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char * &gt; &gt; AArch64InstrInfo::getSerializableMachineMemOperandTargetFlags </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05911">5911</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ArrayRef_8h_source.html#l00458">llvm::makeArrayRef()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00033">llvm::MOStridedAccess</a>, and <a class="el" href="AArch64InstrInfo_8h_source.html#l00031">llvm::MOSuppressPair</a>.</p>

</div>
</div>
<a id="a66319864880e0ab3ae40570927171410"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66319864880e0ab3ae40570927171410">&#9670;&nbsp;</a></span>getUnscaledLdSt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; AArch64InstrInfo::getUnscaledLdSt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the unscaled load/store for the scaled load/store opcode, if there is a corresponding unscaled variant available. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01996">1996</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03925">llvm::isAArch64FrameOffsetLegal()</a>.</p>

</div>
</div>
<a id="ab8903896a25679d038ebd3e8769233f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8903896a25679d038ebd3e8769233f6">&#9670;&nbsp;</a></span>insertBranch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> AArch64InstrInfo::insertBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>TBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>FBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>BytesAdded</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00499">499</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00147">llvm::MachineInstrBuilder::addMBB()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00329">llvm::BuildMI()</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00161">Cond</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, and <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>.</p>

</div>
</div>
<a id="a1bebf2efd349fef461e2b5cf865d4d97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bebf2efd349fef461e2b5cf865d4d97">&#9670;&nbsp;</a></span>insertOutlinedCall()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> AArch64InstrInfo::insertOutlinedCall </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Module.html">Module</a> &amp;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp;&#160;</td>
          <td class="paramname"><em>It</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;&#160;</td>
          <td class="paramname"><em>C</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06975">6975</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00132">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00098">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ARCISelLowering_8h_source.html#l00034">llvm::ARCISD::BL</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00329">llvm::BuildMI()</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00061">C</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00045">llvm::RegState::Define</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00522">llvm::MachineFunction::getName()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01295">llvm::MachineBasicBlock::insert()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06001">MachineOutlinerNoLRSave</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06003">MachineOutlinerRegSave</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06000">MachineOutlinerTailCall</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06002">MachineOutlinerThunk</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01370">Reg</a>.</p>

</div>
</div>
<a id="a029c7ad54d8731492ed559aa860e3395"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a029c7ad54d8731492ed559aa860e3395">&#9670;&nbsp;</a></span>insertSelect()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void AArch64InstrInfo::insertSelect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>TrueReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>FalseReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00656">656</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00132">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00098">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00329">llvm::BuildMI()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00541">canFoldIntoCSel()</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00161">Cond</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00282">llvm::AArch64_AM::encodeLogicalImmediate()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00236">llvm::AArch64CC::EQ</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00284">llvm::AArch64CC::getInvertedCondCode()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00219">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00580">getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00560">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00237">llvm::AArch64CC::NE</a>.</p>

</div>
</div>
<a id="ac0d6e98e9e62fcea7cbd5b74cf3ce915"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0d6e98e9e62fcea7cbd5b74cf3ce915">&#9670;&nbsp;</a></span>isAddImmediate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="structllvm_1_1RegImmPair.html">RegImmPair</a> &gt; AArch64InstrInfo::isAddImmediate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l07072">7072</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineOperand_8h_source.html#l00357">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00318">llvm::MachineOperand::isReg()</a>, <a class="el" href="Compiler_8h_source.html#l00280">LLVM_FALLTHROUGH</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="None_8h_source.html#l00023">llvm::None</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Offset</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01370">Reg</a>.</p>

</div>
</div>
<a id="ade267f03d50e04004e9ef2019ce25738"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade267f03d50e04004e9ef2019ce25738">&#9670;&nbsp;</a></span>isAsCheapAsAMove()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isAsCheapAsAMove </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00802">802</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00793">canBeExpandedToORR()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00371">llvm::AArch64Subtarget::hasCustomCheapAsMoveHandling()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00372">llvm::AArch64Subtarget::hasExynosCheapAsMoveHandling()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00334">llvm::AArch64Subtarget::hasZeroCycleZeroingFP()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00332">llvm::AArch64Subtarget::hasZeroCycleZeroingGP()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>.</p>

</div>
</div>
<a id="a87b656660a62cefd44342a4909d88dfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87b656660a62cefd44342a4909d88dfd">&#9670;&nbsp;</a></span>isAssociativeAndCommutative()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isAssociativeAndCommutative </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true when Inst is associative and commutative so that it can be reassociated. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04219">4219</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstr_8h_source.html#l00475">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00219">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00284">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00546">llvm::MachineFunction::getTarget()</a>, <a class="el" href="llvm_2Target_2TargetMachine_8h_source.html#l00115">llvm::TargetMachine::Options</a>, and <a class="el" href="TargetOptions_8h_source.html#l00158">llvm::TargetOptions::UnsafeFPMath</a>.</p>

</div>
</div>
<a id="a2d997a80040d5eea603cf8ca302c2dbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d997a80040d5eea603cf8ca302c2dbc">&#9670;&nbsp;</a></span>isBranchOffsetInRange()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isBranchOffsetInRange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>BranchOpc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>BrOffset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if a branch from an instruction with opcode <code>BranchOpc</code> bytes is capable of jumping to a position <code>BrOffset</code> bytes away. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00208">208</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TGLexer_8h_source.html#l00050">llvm::tgtok::Bits</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00187">getBranchDisplacementBits()</a>, and <a class="el" href="MathExtras_8h_source.html#l00461">llvm::isIntN()</a>.</p>

</div>
</div>
<a id="af28ada2e1e13faab18ee3746c01e684c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af28ada2e1e13faab18ee3746c01e684c">&#9670;&nbsp;</a></span>isCandidateToMergeOrPair()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isCandidateToMergeOrPair </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return true if this is a load/store that can be potentially paired/merged. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02209">2209</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstr_8h_source.html#l00082">llvm::MachineInstr::FrameDestroy</a>, <a class="el" href="MachineInstr_8h_source.html#l00080">llvm::MachineInstr::FrameSetup</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00048">getRegisterInfo()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01951">isLdStPairSuppressed()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00374">llvm::AArch64Subtarget::isPaired128Slow()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="MachineSink_8cpp_source.html#l01371">TRI</a>, and <a class="el" href="MCAsmInfo_8h_source.html#l00659">llvm::MCAsmInfo::usesWindowsCFI()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02757">shouldClusterMemOps()</a>.</p>

</div>
</div>
<a id="a3477f1dd30b1caa79a5216523b50ce8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3477f1dd30b1caa79a5216523b50ce8c">&#9670;&nbsp;</a></span>isCoalescableExtInstr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isCoalescableExtInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>SubIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01029">1029</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>.</p>

</div>
</div>
<a id="a9b3dff1d6a474cf694125bccc4b03ea0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b3dff1d6a474cf694125bccc4b03ea0">&#9670;&nbsp;</a></span>isCopyInstrImpl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="structllvm_1_1DestSourcePair.html">DestSourcePair</a> &gt; AArch64InstrInfo::isCopyInstrImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If the specific machine instruction is an instruction that moves/copies value from one register to another register return destination and source registers as machine operands. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l07053">7053</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, and <a class="el" href="None_8h_source.html#l00023">llvm::None</a>.</p>

</div>
</div>
<a id="a796a2f531a01a5d72a58920fa8ec61b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a796a2f531a01a5d72a58920fa8ec61b9">&#9670;&nbsp;</a></span>isFalkorShiftExtFast()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isFalkorShiftExtFast </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the instruction has a shift by immediate that can be executed in one cycle less. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00881">881</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AddressingModes_8h_source.html#l00036">llvm::AArch64_AM::ASR</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00138">llvm::AArch64_AM::getArithExtendType()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00118">llvm::AArch64_AM::getArithShiftValue()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00073">llvm::AArch64_AM::getShiftType()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00085">llvm::AArch64_AM::getShiftValue()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00034">llvm::AArch64_AM::LSL</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00040">llvm::AArch64_AM::UXTB</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00041">llvm::AArch64_AM::UXTH</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00042">llvm::AArch64_AM::UXTW</a>, and <a class="el" href="AArch64AddressingModes_8h_source.html#l00043">llvm::AArch64_AM::UXTX</a>.</p>

</div>
</div>
<a id="a0f025e2cec1b7eb026b572b2d12800fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f025e2cec1b7eb026b572b2d12800fd">&#9670;&nbsp;</a></span>isFPRCopy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isFPRCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Does this instruction rename an FPR without modifying bits? </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01882">1882</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>.</p>

</div>
</div>
<a id="a8e7ea4a37a21caeb8c336ef3e95f8ee0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e7ea4a37a21caeb8c336ef3e95f8ee0">&#9670;&nbsp;</a></span>isFunctionSafeToOutlineFrom()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isFunctionSafeToOutlineFrom </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>OutlineFromLinkOnceODRs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06504">6504</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00056">F</a>, <a class="el" href="MachineFunction_8h_source.html#l00516">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineFunction_8h_source.html#l00648">llvm::MachineFunction::getInfo()</a>, <a class="el" href="llvm_2Target_2TargetMachine_8h_source.html#l00202">llvm::TargetMachine::getMCAsmInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00546">llvm::MachineFunction::getTarget()</a>, <a class="el" href="Optional_8h_source.html#l00295">llvm::Optional&lt; T &gt;::getValueOr()</a>, <a class="el" href="AArch64MachineFunctionInfo_8h_source.html#l00278">llvm::AArch64FunctionInfo::hasRedZone()</a>, and <a class="el" href="MCAsmInfo_8h_source.html#l00659">llvm::MCAsmInfo::usesWindowsCFI()</a>.</p>

</div>
</div>
<a id="a2a037132ef2f33daa0522efe92a983ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a037132ef2f33daa0522efe92a983ed">&#9670;&nbsp;</a></span>isGPRCopy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isGPRCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Does this instruction rename a GPR without modifying bits? </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01852">1852</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>.</p>

</div>
</div>
<a id="acb53158b2fba2683ec41c5873eb16a2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb53158b2fba2683ec41c5873eb16a2f">&#9670;&nbsp;</a></span>isGPRZero()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isGPRZero </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Does this instruction set its full destination register to zero? </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01828">1828</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>.</p>

</div>
</div>
<a id="aaa692777da741a4f7da2822b9f154a42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa692777da741a4f7da2822b9f154a42">&#9670;&nbsp;</a></span>isLdStPairSuppressed()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isLdStPairSuppressed </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if pairing the given load or store is hinted to be unprofitable. </p>
<p><a class="el" href="namespacellvm_1_1Check.html">Check</a> all MachineMemOperands for a hint to suppress pairing. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01951">1951</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01505">llvm::any_of()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02209">isCandidateToMergeOrPair()</a>.</p>

</div>
</div>
<a id="a9577820d8006811afa3d9713624c1e01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9577820d8006811afa3d9713624c1e01">&#9670;&nbsp;</a></span>isLoadFromStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> AArch64InstrInfo::isLoadFromStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01903">1903</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00073">llvm::ISD::FrameIndex</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>.</p>

</div>
</div>
<a id="a0d93655abe7a956170573a09a78814ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d93655abe7a956170573a09a78814ff">&#9670;&nbsp;</a></span>isMBBSafeToOutlineFrom()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isMBBSafeToOutlineFrom </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06534">6534</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="LiveRegUnits_8cpp_source.html#l00115">llvm::LiveRegUnits::addLiveOuts()</a>, <a class="el" href="STLExtras_8h_source.html#l01505">llvm::any_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="LiveRegUnits_8h_source.html#l00116">llvm::LiveRegUnits::available()</a>, <a class="el" href="STLExtras_8h_source.html#l01491">llvm::for_each()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00219">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00560">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00124">llvm::TargetSubtargetInfo::getRegisterInfo()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00048">getRegisterInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00550">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06008">HasCalls</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00331">llvm::AArch64RegisterInfo::isReservedReg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06007">LRUnavailableSomewhere</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00266">llvm::MachineBasicBlock::rbegin()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01370">Reg</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00272">llvm::MachineBasicBlock::rend()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00197">llvm::MachineRegisterInfo::tracksLiveness()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06009">UnsafeRegsDead</a>.</p>

</div>
</div>
<a id="a5c41685529bfa4394f6b8f15207809c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c41685529bfa4394f6b8f15207809c1">&#9670;&nbsp;</a></span>isPairableLdStInst()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isPairableLdStInst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if pairing the given load or store may be paired with another. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02087">2087</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02757">shouldClusterMemOps()</a>.</p>

</div>
</div>
<a id="af93867ed83dede2b0063fbaa26a3086d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af93867ed83dede2b0063fbaa26a3086d">&#9670;&nbsp;</a></span>isPTestLikeOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isPTestLikeOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true if the opcode is for an SVE instruction that sets the condition codes as if it's results had been fed to a PTEST instruction along with the same general predicate. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l07178">7178</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8h_source.html#l00480">llvm::AArch64::InstrFlagIsPTestLike</a>.</p>

</div>
</div>
<a id="ab46fe6f7eb24fe0268c273a28452ecba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab46fe6f7eb24fe0268c273a28452ecba">&#9670;&nbsp;</a></span>isSchedulingBoundary()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isSchedulingBoundary </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01087">1087</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetInstrInfo_8cpp_source.html#l01025">llvm::TargetInstrInfo::isSchedulingBoundary()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01003">isSEHInstruction()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>.</p>

</div>
</div>
<a id="a52619cc1f9c5c3029a03a6c956b32595"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52619cc1f9c5c3029a03a6c956b32595">&#9670;&nbsp;</a></span>isSEHInstruction()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isSEHInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the instructions is a SEH instruciton used for unwinding on Windows. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01003">1003</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00817">convertCalleeSaveRestoreToSPPrePostIncDec()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l01538">llvm::AArch64FrameLowering::emitEpilogue()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00917">fixupCalleeSaveRestoreStackOffset()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01087">isSchedulingBoundary()</a>.</p>

</div>
</div>
<a id="abb85cb5e394d43767d67d067075a7b4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb85cb5e394d43767d67d067075a7b4f">&#9670;&nbsp;</a></span>isStoreToStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> AArch64InstrInfo::isStoreToStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01926">1926</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00073">llvm::ISD::FrameIndex</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>.</p>

</div>
</div>
<a id="a801e90197138f0d232f8efcf2426dd81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a801e90197138f0d232f8efcf2426dd81">&#9670;&nbsp;</a></span>isStridedAccess()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isStridedAccess </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the given load or store is a strided memory access. </p>
<p><a class="el" href="namespacellvm_1_1Check.html">Check</a> all MachineMemOperands for a hint that the load/store is strided. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01965">1965</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01505">llvm::any_of()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>.</p>

</div>
</div>
<a id="a1990769eead413855ac08a24140f3175"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1990769eead413855ac08a24140f3175">&#9670;&nbsp;</a></span>isSubregFoldable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AArch64InstrInfo::isSubregFoldable </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8h_source.html#l00173">173</a> of file <a class="el" href="AArch64InstrInfo_8h_source.html">AArch64InstrInfo.h</a>.</p>

</div>
</div>
<a id="a10ff9c7b29be1debe32fa6ba92256068"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10ff9c7b29be1debe32fa6ba92256068">&#9670;&nbsp;</a></span>isThroughputPattern()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isThroughputPattern </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a>&#160;</td>
          <td class="paramname"><em>Pattern</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true when a code sequence can improve throughput. </p>
<p>It should be called only for instructions in loops. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname"><a class="el" href="classllvm_1_1Pattern.html">Pattern</a></td><td>- combiner pattern </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04531">4531</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a07b4e7927d6c11fbc390d55161008bec">llvm::FMLAv1i32_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aadd2f44199ccd69d17aed8a5e0998c8e">llvm::FMLAv1i32_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a29ca12a368c8c3752c4cf28a39468b44">llvm::FMLAv1i64_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aae06220c51ead042db61d0f53f19c72d">llvm::FMLAv1i64_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab69092ab6c6e9cd0991d64490009a768">llvm::FMLAv2f32_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4dea34f9dbf530101a40103639f059e2">llvm::FMLAv2f32_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05adfc676b68cdc9d3fb6b6dfd043d90131">llvm::FMLAv2f64_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a13802c3052a671d9a5e8e877e2cd3a05">llvm::FMLAv2f64_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a8f80dd904ec89e49bde70d459e4af797">llvm::FMLAv2i32_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4ba13e72e96e35990ba222a501f1cfbe">llvm::FMLAv2i32_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2ed3ade77242d9e64161d189f8ce6005">llvm::FMLAv2i64_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2a43e332a448a5e87a619d833c162703">llvm::FMLAv2i64_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa9f3c5f2295bad84281cbeaa529e61e7">llvm::FMLAv4f16_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a23541701e4107566402d268babc0f7a0">llvm::FMLAv4f16_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2de7d9704e1d5b42f56ed3f11f095596">llvm::FMLAv4f32_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4da5c624b602859153b3f5ca5aaca932">llvm::FMLAv4f32_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a521b32f7c9c577a6b39781213eb2cb30">llvm::FMLAv4i16_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae4b83d82585f6cf865c9c772daff9aac">llvm::FMLAv4i16_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4376790aa70f615c404bf3c4f9c82490">llvm::FMLAv4i32_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a73146e4a922058dc65540763ca1054d8">llvm::FMLAv4i32_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05abf7ba5f9855516b861f6c4cf5c34491f">llvm::FMLAv8f16_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa5cad2c16f0f98b21059d400a842e007">llvm::FMLAv8f16_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae85c386ac7b2ceea0d88784fafafd39e">llvm::FMLAv8i16_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae15079d2e661de449accda868512f3f2">llvm::FMLAv8i16_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05acf29990824391c17beb64d5a9550a733">llvm::FMLSv1i32_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa1b36e8f37f19ad49f7c55272586c602">llvm::FMLSv1i64_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a85248a43678ef4a873ca8783c0f83a60">llvm::FMLSv2f32_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a450bf3e112ffa4c43568d1d9193d40a1">llvm::FMLSv2f64_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa2d716f420628248e7a89013c5460484">llvm::FMLSv2i32_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a19f4ffebc2ddf94a14b8ad8d081b517e">llvm::FMLSv2i64_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a59c025ee51897a76f97fee4d314b8c54">llvm::FMLSv4f16_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05af70e0b1d6898bd3f0ae6df4ac616b4c3">llvm::FMLSv4f16_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a51010efdaa1d2ca750d10de8c350b9ec">llvm::FMLSv4f32_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a54d11bc3d8843ff040af59be8bb7af13">llvm::FMLSv4i16_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a17362ccaee2fef3337d9a29ff399232b">llvm::FMLSv4i16_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05afde7d706260ac691ef32056402b10797">llvm::FMLSv4i32_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05addbc12649925b262818f3e005a4ec1e4">llvm::FMLSv8f16_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab7eaf10b55b2c3b849c192426ab2ef00">llvm::FMLSv8f16_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab4d7219c033a36da60f10c78e269e3ad">llvm::FMLSv8i16_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a832f7ffb68fe4a65abd0264fdb503665">llvm::FMLSv8i16_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a03290efbf7ccd62d1500de80287021b5">llvm::FMULADDD_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a57e701bf8e691f97f00961440fd86ece">llvm::FMULADDD_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2c64fa121b5991687394790a52ecf299">llvm::FMULADDH_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a9064e3d57055daa26f814fc94c1cecfb">llvm::FMULADDH_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2aa982c2e9455a191597a4d7373b8f5d">llvm::FMULADDS_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a72d2a54e9757efee4bf7e0cc8bbdf489">llvm::FMULADDS_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05af7fc35feded50db37bcfab5eab7aadbb">llvm::FMULSUBD_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad928dd9bf909fd02460a07284c2bb35c">llvm::FMULSUBD_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a6028bd3a601dd504141e1361b5db1492">llvm::FMULSUBH_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a296286c6430a892d841cb513531660b8">llvm::FMULSUBH_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a15a6d01915a59c547b3b0f93e49963e9">llvm::FMULSUBS_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a97d771099b0db3d75f4b3f386d0c1092">llvm::FMULSUBS_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4d8c9c67f03d210a1c844f09f64137c6">llvm::FNMULSUBD_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a615ff3cce7bc1e4ff773167c5c17d168">llvm::FNMULSUBH_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a7f4b4c44651a69c4f6f9134cb4b51352">llvm::FNMULSUBS_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a547b6fdc8555c9102461469c3d8efc15">llvm::MULADDv16i8_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a395a9f3a54f88bc3dd42f5c51eb83f26">llvm::MULADDv16i8_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05afb477086016ec7ad3f992288ce2e7d9d">llvm::MULADDv2i32_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a3f0e9880b84d39c823228682966c4da3">llvm::MULADDv2i32_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad3bf370e23985108ea96f3a193abd0bd">llvm::MULADDv2i32_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a6189fc353fb1b17771ca2149885bd99e">llvm::MULADDv2i32_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2213964950e793c7afdd7e2241ed5fff">llvm::MULADDv4i16_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05af7b9eb664f370ad6c3d4e2204447d75c">llvm::MULADDv4i16_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae91264626f3ffaac2026259631e98f8a">llvm::MULADDv4i16_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aa7d6e49a4f9c90d3ef8419ead6f7924c">llvm::MULADDv4i16_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a90c191a6a05a332c9f765b2c84f4680b">llvm::MULADDv4i32_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a71679481ab07058465bc551b4bdcffce">llvm::MULADDv4i32_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ac9ad5c1f6d178b55bde924aeb418d0b2">llvm::MULADDv4i32_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad9823821c5d84e2290f359c4f353d165">llvm::MULADDv4i32_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05aee6f9bcc13cce461b198d2229eeaf6ad">llvm::MULADDv8i16_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05af18f788c6a2a2a0ac97b233744ccbeaa">llvm::MULADDv8i16_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ac897548bafa7b95eb321258f794eb2ac">llvm::MULADDv8i16_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a134f907cbb8c1abeba32bf0a70ffbdf9">llvm::MULADDv8i16_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab43a44a5e9f8e54e889661f2518f4a4c">llvm::MULADDv8i8_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a80c5c5734f45e1c6d5949b48c88633a4">llvm::MULADDv8i8_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ac6f2d047f840c8f78290d1a3005edf99">llvm::MULSUBv16i8_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a747c64f3b74a759daf45120930f0feb6">llvm::MULSUBv16i8_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2635a71f0901740dd5519d3ec9a3a202">llvm::MULSUBv2i32_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a84158dd1a8182d6f197658be0527d28a">llvm::MULSUBv2i32_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab65c69bb870dc8c6261058fe4a855d30">llvm::MULSUBv2i32_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ae74328d517bf2a463bb93eab364ba33f">llvm::MULSUBv2i32_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a581fd12b0f735520833a7d4b553a52ad">llvm::MULSUBv4i16_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a1a60a3fac27c1e7e8183a440d69f2f81">llvm::MULSUBv4i16_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab68b56d06e4d0e81788707d8b1c1e634">llvm::MULSUBv4i16_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05adf327b07510cec09ba74659917d2cb7d">llvm::MULSUBv4i16_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ad7bab6f226e174247c9ef9b4e0d1bd0a">llvm::MULSUBv4i32_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ac57a2cf15e78090fa9176ea4e214b4df">llvm::MULSUBv4i32_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a80b124af47379d05275a319fc182d613">llvm::MULSUBv4i32_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2b295e79e72029068bfb6efdc54b9515">llvm::MULSUBv4i32_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab91852340bbcfb51939f35ee372fd22d">llvm::MULSUBv8i16_indexed_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a1e69956b425232693eded29d47d6d15d">llvm::MULSUBv8i16_indexed_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a4a1f8baa8091e277a45471c02e9bf4bf">llvm::MULSUBv8i16_OP1</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a3ba9d4ba817e0fd17811e4f297bb0394">llvm::MULSUBv8i16_OP2</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a2202d07bf3272b53672ef28aebf12568">llvm::MULSUBv8i8_OP1</a>, and <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a332b32bf8ce7a30d6b74adcbcc659011">llvm::MULSUBv8i8_OP2</a>.</p>

</div>
</div>
<a id="a1bd5895683e2ea4630c241c94f8050f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bd5895683e2ea4630c241c94f8050f0">&#9670;&nbsp;</a></span>isUnscaledLdSt() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> llvm::AArch64InstrInfo::isUnscaledLdSt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8h_source.html#l00084">84</a> of file <a class="el" href="AArch64InstrInfo_8h_source.html">AArch64InstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01971">isUnscaledLdSt()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>.</p>

</div>
</div>
<a id="aaf6a746794da53626b45e8869bf9dac5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf6a746794da53626b45e8869bf9dac5">&#9670;&nbsp;</a></span>isUnscaledLdSt() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isUnscaledLdSt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if this is an unscaled load/store. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01971">1971</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8h_source.html#l00084">isUnscaledLdSt()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02757">shouldClusterMemOps()</a>.</p>

</div>
</div>
<a id="a38f8066c29c8c7afd3906d08e8407282"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38f8066c29c8c7afd3906d08e8407282">&#9670;&nbsp;</a></span>isWhileOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::isWhileOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true if the opcode is for an SVE WHILE## instruction. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l07182">7182</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8h_source.html#l00479">llvm::AArch64::InstrFlagIsWhile</a>.</p>

</div>
</div>
<a id="aff58a698653ef99fe70d047a7fb0101a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff58a698653ef99fe70d047a7fb0101a">&#9670;&nbsp;</a></span>loadRegFromStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void AArch64InstrInfo::loadRegFromStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MBBI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>FrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03422">3422</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00153">llvm::MachineInstrBuilder::addFrameIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00098">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00329">llvm::BuildMI()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00085">llvm::MachineRegisterInfo::constrainRegClass()</a>, <a class="el" href="TargetFrameLowering_8h_source.html#l00028">llvm::TargetStackID::Default</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00483">llvm::getDefRegState()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00995">llvm::MachinePointerInfo::getFixedStack()</a>, <a class="el" href="MachineFunction_8h_source.html#l00566">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00430">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00471">llvm::MachineFrameInfo::getObjectAlign()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00451">llvm::MachineFrameInfo::getObjectSize()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00219">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00560">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00048">getRegisterInfo()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00355">llvm::AArch64Subtarget::hasNEON()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00442">llvm::AArch64Subtarget::hasSVE()</a>, <a class="el" href="Register_8h_source.html#l00071">llvm::Register::isVirtualRegister()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03397">loadRegPairFromStackSlot()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00075">MBBI</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00134">llvm::MachineMemOperand::MOLoad</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Offset</a>, <a class="el" href="TargetFrameLowering_8h_source.html#l00030">llvm::TargetStackID::ScalableVector</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00725">llvm::MachineFrameInfo::setStackID()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01371">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03747">foldMemoryOperandImpl()</a>.</p>

</div>
</div>
<a id="a1f3179bfdef4e9bd974720c92bfb8fbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f3179bfdef4e9bd974720c92bfb8fbf">&#9670;&nbsp;</a></span>optimizeCompareInstr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::optimizeCompareInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>CmpInstr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>SrcReg2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>CmpMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>CmpValue</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>optimizeCompareInstr - Convert the instruction supplying the argument to the comparison into one that sets the zero bit in the flags register. </p>
<p>Try to optimize a compare instruction.</p>
<p>A compare instruction is an instruction which produces AArch64::NZCV. It can be truly compare instruction when there are no uses of its destination register.</p>
<p>The following steps are tried in order:</p><ol type="1">
<li>Convert CmpInstr into an unconditional version.</li>
<li>Remove CmpInstr if above there is an instruction producing a needed condition code or an instruction which can be converted into such an instruction. Only comparison with zero is supported. </li>
</ol>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01431">1431</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01219">convertToNonFlagSettingOpc()</a>, <a class="el" href="MachineInstr_8h_source.html#l01336">llvm::MachineInstr::definesRegister()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00677">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01034">llvm::MachineInstr::findRegisterDefOperandIdx()</a>, <a class="el" href="MachineInstr_8h_source.html#l00475">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00485">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00284">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00357">llvm::MachineOperand::getReg()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00303">llvm::MachineInstr::RemoveOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l01682">llvm::MachineInstr::setDesc()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01178">UpdateOperandRegClass()</a>.</p>

</div>
</div>
<a id="af0bbac5dd9f698f2c73477c4e5f36b60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0bbac5dd9f698f2c73477c4e5f36b60">&#9670;&nbsp;</a></span>optimizeCondBranch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::optimizeCondBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Replace csincr-branch sequence by simple conditional branch. </p>
<p>Examples:</p><ol type="1">
<li><div class="fragment"><div class="line">csinc  w9, wzr, wzr, &lt;condition code&gt;</div>
<div class="line">tbnz   w9, #0, 0x44</div>
</div><!-- fragment --> to <div class="fragment"><div class="line">b.&lt;inverted condition code&gt;</div>
</div><!-- fragment --></li>
<li><div class="fragment"><div class="line">csinc w9, wzr, wzr, &lt;condition code&gt;</div>
<div class="line">tbz   w9, #0, 0x44</div>
</div><!-- fragment --> to <div class="fragment"><div class="line">b.&lt;condition code&gt;</div>
</div><!-- fragment --></li>
</ol>
<p>Replace compare and branch sequence by TBZ/TBNZ instruction when the compare's constant operand is power of 2.</p>
<p>Examples: </p><div class="fragment"><div class="line">and  w8, w8, #0x400</div>
<div class="line">cbnz w8, L1</div>
</div><!-- fragment --><p> to </p><div class="fragment"><div class="line">tbnz w8, #10, L1</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">MI</td><td>Conditional Branch </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>True when the simple conditional branch is generated </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05739">5739</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00132">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00147">llvm::MachineInstrBuilder::addMBB()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00098">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01264">AK_Write</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01271">areCFlagsAccessedBetweenInstrs()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00329">llvm::BuildMI()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00293">llvm::AArch64_AM::decodeLogicalImmediate()</a>, <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00100">DefMI</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01034">llvm::MachineInstr::findRegisterDefOperandIdx()</a>, <a class="el" href="MachineOperand_8h_source.html#l00534">llvm::MachineOperand::getImm()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00284">llvm::AArch64CC::getInvertedCondCode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00475">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00485">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00219">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00284">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00357">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00560">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00048">getRegisterInfo()</a>, <a class="el" href="MachineInstr_8h_source.html#l01231">llvm::MachineInstr::isCopy()</a>, <a class="el" href="MathExtras_8h_source.html#l00497">llvm::isPowerOf2_64()</a>, <a class="el" href="Register_8h_source.html#l00071">llvm::Register::isVirtualRegister()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="MathExtras_8h_source.html#l00603">llvm::Log2_64()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineOperand_8h_source.html#l00497">llvm::MachineOperand::setIsKill()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00468">llvm::MachineOperand::setSubReg()</a>.</p>

</div>
</div>
<a id="a94cd6ca17535844dc42503cc7b6f32ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94cd6ca17535844dc42503cc7b6f32ef">&#9670;&nbsp;</a></span>removeBranch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> AArch64InstrInfo::removeBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>BytesRemoved</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00447">447</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineBasicBlock_8h_source.html#l00262">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00264">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00251">llvm::MachineBasicBlock::getLastNonDebugInstr()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00397">llvm::isCondBranchOpcode()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00395">llvm::isUncondBranchOpcode()</a>, and <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>.</p>

</div>
</div>
<a id="a7cca5afbdfdcb468161ffe0b888668d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cca5afbdfdcb468161ffe0b888668d0">&#9670;&nbsp;</a></span>reverseBranchCondition()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::reverseBranchCondition </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00406">406</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BasicBlockSections_8cpp_source.html#l00161">Cond</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00284">llvm::AArch64CC::getInvertedCondCode()</a>, and <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>.</p>

</div>
</div>
<a id="a1c6c6052f4f028c5fc16a59cce34dd14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c6c6052f4f028c5fc16a59cce34dd14">&#9670;&nbsp;</a></span>shouldClusterMemOps()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::shouldClusterMemOps </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt;&#160;</td>
          <td class="paramname"><em>BaseOps1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt;&#160;</td>
          <td class="paramname"><em>BaseOps2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumLoads</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumBytes</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Detect opportunities for ldp/stp formation. </p>
<p>Only called for LdSt for which getMemOperandWithOffset returns true. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02757">2757</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02710">canPairLdStOpc()</a>, <a class="el" href="ArrayRef_8h_source.html#l00159">llvm::ArrayRef&lt; T &gt;::front()</a>, <a class="el" href="MachineFunction_8h_source.html#l00566">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineOperand_8h_source.html#l00534">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00554">llvm::MachineOperand::getIndex()</a>, <a class="el" href="MachineInstr_8h_source.html#l00475">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00485">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00235">llvm::MachineOperand::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00219">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00284">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00357">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00216">llvm::MachineOperand::getType()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02209">isCandidateToMergeOrPair()</a>, <a class="el" href="MachineOperand_8h_source.html#l00328">llvm::MachineOperand::isFI()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00282">llvm::MachineOperand::isIdenticalTo()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02087">isPairableLdStInst()</a>, <a class="el" href="MachineOperand_8h_source.html#l00318">llvm::MachineOperand::isReg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01971">isUnscaledLdSt()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02696">scaleOffset()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02728">shouldClusterFI()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00156">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

</div>
</div>
<a id="a944bf3cc625b6bf05e52bc6daa2cc47f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a944bf3cc625b6bf05e52bc6daa2cc47f">&#9670;&nbsp;</a></span>shouldOutlineFromFunctionByDefault()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::shouldOutlineFromFunctionByDefault </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l07047">7047</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00516">llvm::MachineFunction::getFunction()</a>, and <a class="el" href="Function_8h_source.html#l00682">llvm::Function::hasMinSize()</a>.</p>

</div>
</div>
<a id="a2bc56fd5f72b1378f6036ca1a1a632cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bc56fd5f72b1378f6036ca1a1a632cd">&#9670;&nbsp;</a></span>storeRegToStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void AArch64InstrInfo::storeRegToStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MBBI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isKill</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>FrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03268">3268</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00153">llvm::MachineInstrBuilder::addFrameIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00098">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00329">llvm::BuildMI()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00085">llvm::MachineRegisterInfo::constrainRegClass()</a>, <a class="el" href="TargetFrameLowering_8h_source.html#l00028">llvm::TargetStackID::Default</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00995">llvm::MachinePointerInfo::getFixedStack()</a>, <a class="el" href="MachineFunction_8h_source.html#l00566">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00489">llvm::getKillRegState()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00430">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00471">llvm::MachineFrameInfo::getObjectAlign()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00451">llvm::MachineFrameInfo::getObjectSize()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00219">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00560">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00048">getRegisterInfo()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00355">llvm::AArch64Subtarget::hasNEON()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00442">llvm::AArch64Subtarget::hasSVE()</a>, <a class="el" href="Register_8h_source.html#l00071">llvm::Register::isVirtualRegister()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00075">MBBI</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00136">llvm::MachineMemOperand::MOStore</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Offset</a>, <a class="el" href="TargetFrameLowering_8h_source.html#l00030">llvm::TargetStackID::ScalableVector</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00725">llvm::MachineFrameInfo::setStackID()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03245">storeRegPairToStackSlot()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01371">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03747">foldMemoryOperandImpl()</a>.</p>

</div>
</div>
<a id="ae2f38a334980a3888a4fc55b8e9542ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2f38a334980a3888a4fc55b8e9542ac">&#9670;&nbsp;</a></span>suppressLdStPair()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void AArch64InstrInfo::suppressLdStPair </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Hint that pairing the given load or store is unprofitable. </p>
<p>Set a flag on the first <a class="el" href="classllvm_1_1MachineMemOperand.html" title="A description of a memory reference used in the backend.">MachineMemOperand</a> to suppress pairing. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01958">1958</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, and <a class="el" href="AArch64InstrInfo_8h_source.html#l00031">llvm::MOSuppressPair</a>.</p>

</div>
</div>
<a id="a74804e3c6e291fe90c0cb697632dcf0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74804e3c6e291fe90c0cb697632dcf0e">&#9670;&nbsp;</a></span>useMachineCombiner()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AArch64InstrInfo::useMachineCombiner </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="namespacellvm_1_1AArch64.html">AArch64</a> supports MachineCombiner. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04063">4063</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>lib/Target/AArch64/<a class="el" href="AArch64InstrInfo_8h_source.html">AArch64InstrInfo.h</a></li>
<li>lib/Target/AArch64/<a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Jul 9 2021 06:04:43 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
