library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity ej1labfpgaterminado is 
Port (SW1 : in STD_LOGIC;
			SW2 : in STD_LOGIC;
			SW3 : in STD_lOGIC;
			LED : out STD_LOGIC);
end ej1labfpga;

architecture Behavioral of ej1labfpgaterminado is
	signal SIG1: std_logic;
	signal SIG2: std_logic;
	signal SIG3: std_logic;
				
begin
	SIG3 <= not (SW2);
	SIG1 <= (SIG3 xnor SW1);
	SIG2 <= (SIG3 and SW3);
	LED <= (SIG1 or SIG2);
end Behavioral;
	