EESchema Schematic File Version 4
LIBS:555Timer-cache
EELAYER 26 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 2 2
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L Device:R R10
U 1 1 63798CB5
P 7950 3400
F 0 "R10" H 8020 3447 50  0000 L CNN
F 1 "7K" H 8020 3354 50  0000 L CNN
F 2 "" V 7880 3400 50  0001 C CNN
F 3 "~" H 7950 3400 50  0001 C CNN
F 4 "R" H 7950 3400 50  0001 C CNN "Spice_Primitive"
F 5 "7k" H 7950 3400 50  0001 C CNN "Spice_Model"
F 6 "Y" H 7950 3400 50  0001 C CNN "Spice_Netlist_Enabled"
	1    7950 3400
	1    0    0    -1  
$EndComp
$Comp
L Device:R R1
U 1 1 63798F0B
P 2150 1350
F 0 "R1" H 2220 1397 50  0000 L CNN
F 1 "4K7" H 2220 1304 50  0000 L CNN
F 2 "" V 2080 1350 50  0001 C CNN
F 3 "~" H 2150 1350 50  0001 C CNN
F 4 "R" H 2150 1350 50  0001 C CNN "Spice_Primitive"
F 5 "4.7k" H 2150 1350 50  0001 C CNN "Spice_Model"
F 6 "Y" H 2150 1350 50  0001 C CNN "Spice_Netlist_Enabled"
	1    2150 1350
	1    0    0    -1  
$EndComp
$Comp
L Device:R R2
U 1 1 63798F47
P 3500 1350
F 0 "R2" H 3570 1397 50  0000 L CNN
F 1 "830R" H 3570 1304 50  0000 L CNN
F 2 "" V 3430 1350 50  0001 C CNN
F 3 "~" H 3500 1350 50  0001 C CNN
F 4 "R" H 3500 1350 50  0001 C CNN "Spice_Primitive"
F 5 "830" H 3500 1350 50  0001 C CNN "Spice_Model"
F 6 "Y" H 3500 1350 50  0001 C CNN "Spice_Netlist_Enabled"
	1    3500 1350
	1    0    0    -1  
$EndComp
$Comp
L Device:R R3
U 1 1 63798F75
P 4850 1350
F 0 "R3" H 4920 1397 50  0000 L CNN
F 1 "4K7" H 4920 1304 50  0000 L CNN
F 2 "" V 4780 1350 50  0001 C CNN
F 3 "~" H 4850 1350 50  0001 C CNN
F 4 "R" H 4850 1350 50  0001 C CNN "Spice_Primitive"
F 5 "4.7k" H 4850 1350 50  0001 C CNN "Spice_Model"
F 6 "Y" H 4850 1350 50  0001 C CNN "Spice_Netlist_Enabled"
	1    4850 1350
	1    0    0    -1  
$EndComp
$Comp
L Device:R R4
U 1 1 63798FA8
P 5850 1350
F 0 "R4" H 5920 1397 50  0000 L CNN
F 1 "1K" H 5920 1304 50  0000 L CNN
F 2 "" V 5780 1350 50  0001 C CNN
F 3 "~" H 5850 1350 50  0001 C CNN
F 4 "R" H 5850 1350 50  0001 C CNN "Spice_Primitive"
F 5 "1k" H 5850 1350 50  0001 C CNN "Spice_Model"
F 6 "Y" H 5850 1350 50  0001 C CNN "Spice_Netlist_Enabled"
	1    5850 1350
	1    0    0    -1  
$EndComp
$Comp
L Transistor_BJT:BC327 Q5
U 1 1 6379915C
P 2250 2100
F 0 "Q5" H 2447 2053 50  0000 L CNN
F 1 "BC327" H 2447 2146 50  0000 L CNN
F 2 "Package_TO_SOT_THT:TO-92_Inline" H 2450 2025 50  0001 L CIN
F 3 "http://www.onsemi.com/pub_link/Collateral/BC327-D.PDF" H 2250 2100 50  0001 L CNN
F 4 "Q" H 2250 2100 50  0001 C CNN "Spice_Primitive"
F 5 "BC327" H 2250 2100 50  0001 C CNN "Spice_Model"
F 6 "Y" H 2250 2100 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "C:\\Users\\Laptop\\Documents\\CAD_Drawings\\KiCAD\\KiCad-Spice-Library-master\\Models\\Transistor\\BJT\\BJTP.LIB" H 2250 2100 50  0001 C CNN "Spice_Lib_File"
	1    2250 2100
	-1   0    0    1   
$EndComp
$Comp
L Transistor_BJT:BC327 Q6
U 1 1 637991C7
P 3050 2100
F 0 "Q6" H 3247 2053 50  0000 L CNN
F 1 "BC327" H 3247 2146 50  0000 L CNN
F 2 "Package_TO_SOT_THT:TO-92_Inline" H 3250 2025 50  0001 L CIN
F 3 "http://www.onsemi.com/pub_link/Collateral/BC327-D.PDF" H 3050 2100 50  0001 L CNN
F 4 "Q" H 3050 2100 50  0001 C CNN "Spice_Primitive"
F 5 "BC327" H 3050 2100 50  0001 C CNN "Spice_Model"
F 6 "Y" H 3050 2100 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "C:\\Users\\Laptop\\Documents\\CAD_Drawings\\KiCAD\\KiCad-Spice-Library-master\\Models\\Transistor\\BJT\\BJTP.LIB" H 3050 2100 50  0001 C CNN "Spice_Lib_File"
	1    3050 2100
	1    0    0    1   
$EndComp
$Comp
L Transistor_BJT:BC327 Q7
U 1 1 63799209
P 3950 2100
F 0 "Q7" H 4147 2053 50  0000 L CNN
F 1 "BC327" H 4147 2146 50  0000 L CNN
F 2 "Package_TO_SOT_THT:TO-92_Inline" H 4150 2025 50  0001 L CIN
F 3 "http://www.onsemi.com/pub_link/Collateral/BC327-D.PDF" H 3950 2100 50  0001 L CNN
F 4 "Q" H 3950 2100 50  0001 C CNN "Spice_Primitive"
F 5 "BC327" H 3950 2100 50  0001 C CNN "Spice_Model"
F 6 "Y" H 3950 2100 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "C:\\Users\\Laptop\\Documents\\CAD_Drawings\\KiCAD\\KiCad-Spice-Library-master\\Models\\Transistor\\BJT\\BJTP.LIB" H 3950 2100 50  0001 C CNN "Spice_Lib_File"
	1    3950 2100
	-1   0    0    1   
$EndComp
$Comp
L Transistor_BJT:BC327 Q8
U 1 1 63799243
P 4950 2100
F 0 "Q8" H 5147 2053 50  0000 L CNN
F 1 "BC327" H 5147 2146 50  0000 L CNN
F 2 "Package_TO_SOT_THT:TO-92_Inline" H 5150 2025 50  0001 L CIN
F 3 "http://www.onsemi.com/pub_link/Collateral/BC327-D.PDF" H 4950 2100 50  0001 L CNN
F 4 "Q" H 4950 2100 50  0001 C CNN "Spice_Primitive"
F 5 "BC327" H 4950 2100 50  0001 C CNN "Spice_Model"
F 6 "Y" H 4950 2100 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "C:\\Users\\Laptop\\Documents\\CAD_Drawings\\KiCAD\\KiCad-Spice-Library-master\\Models\\Transistor\\BJT\\BJTP.LIB" H 4950 2100 50  0001 C CNN "Spice_Lib_File"
	1    4950 2100
	-1   0    0    1   
$EndComp
$Comp
L Transistor_BJT:BC327 Q9
U 1 1 6379931F
P 5950 2100
F 0 "Q9" H 6147 2053 50  0000 L CNN
F 1 "BC327" H 6147 2146 50  0000 L CNN
F 2 "Package_TO_SOT_THT:TO-92_Inline" H 6150 2025 50  0001 L CIN
F 3 "http://www.onsemi.com/pub_link/Collateral/BC327-D.PDF" H 5950 2100 50  0001 L CNN
F 4 "Q" H 5950 2100 50  0001 C CNN "Spice_Primitive"
F 5 "BC327" H 5950 2100 50  0001 C CNN "Spice_Model"
F 6 "Y" H 5950 2100 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "C:\\Users\\Laptop\\Documents\\CAD_Drawings\\KiCAD\\KiCad-Spice-Library-master\\Models\\Transistor\\BJT\\BJTP.LIB" H 5950 2100 50  0001 C CNN "Spice_Lib_File"
	1    5950 2100
	-1   0    0    1   
$EndComp
Wire Wire Line
	2150 1500 2150 1900
Wire Wire Line
	3500 1500 3500 1700
Wire Wire Line
	3500 1700 3150 1700
Wire Wire Line
	3150 1700 3150 1900
Wire Wire Line
	3500 1700 3850 1700
Wire Wire Line
	3850 1700 3850 1900
Connection ~ 3500 1700
Wire Wire Line
	4850 1500 4850 1900
Wire Wire Line
	5850 1500 5850 1900
Wire Wire Line
	2450 2100 2650 2100
Wire Wire Line
	5250 1700 5250 2100
Wire Wire Line
	5250 2100 5150 2100
$Comp
L power:GND #PWR0106
U 1 1 63799974
P 3850 2400
F 0 "#PWR0106" H 3850 2150 50  0001 C CNN
F 1 "GND" H 3855 2217 50  0000 C CNN
F 2 "" H 3850 2400 50  0001 C CNN
F 3 "" H 3850 2400 50  0001 C CNN
	1    3850 2400
	1    0    0    -1  
$EndComp
Wire Wire Line
	2150 1200 2150 800 
Wire Wire Line
	2150 800  3500 800 
Wire Wire Line
	3500 800  3500 1200
Wire Wire Line
	3500 800  4850 800 
Wire Wire Line
	4850 800  4850 1200
Connection ~ 3500 800 
Wire Wire Line
	4850 800  5850 800 
Wire Wire Line
	5850 800  5850 1200
Connection ~ 4850 800 
Text HLabel 1450 800  0    79   Input ~ 0
Pin_Vcc
Wire Wire Line
	2150 800  1450 800 
Connection ~ 2150 800 
$Comp
L Transistor_BJT:BC337 Q1
U 1 1 6379A4B6
P 2050 3100
F 0 "Q1" H 2247 3053 50  0000 L CNN
F 1 "BC337" H 2247 3146 50  0000 L CNN
F 2 "Package_TO_SOT_THT:TO-92_Inline" H 2250 3025 50  0001 L CIN
F 3 "http://www.nxp.com/documents/data_sheet/BC817_BC817W_BC337.pdf" H 2050 3100 50  0001 L CNN
F 4 "Q" H 2050 3100 50  0001 C CNN "Spice_Primitive"
F 5 "BC337" H 2050 3100 50  0001 C CNN "Spice_Model"
F 6 "Y" H 2050 3100 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "C:\\Users\\Laptop\\Documents\\CAD_Drawings\\KiCAD\\KiCad-Spice-Library-master\\Models\\Transistor\\BJT\\BJTN.LIB" H 2050 3100 50  0001 C CNN "Spice_Lib_File"
	1    2050 3100
	1    0    0    1   
$EndComp
$Comp
L Transistor_BJT:BC337 Q2
U 1 1 6379B2B1
P 3050 3400
F 0 "Q2" H 3247 3447 50  0000 L CNN
F 1 "BC337" H 3247 3354 50  0000 L CNN
F 2 "Package_TO_SOT_THT:TO-92_Inline" H 3250 3325 50  0001 L CIN
F 3 "http://www.nxp.com/documents/data_sheet/BC817_BC817W_BC337.pdf" H 3050 3400 50  0001 L CNN
F 4 "Q" H 3050 3400 50  0001 C CNN "Spice_Primitive"
F 5 "BC337" H 3050 3400 50  0001 C CNN "Spice_Model"
F 6 "Y" H 3050 3400 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "C:\\Users\\Laptop\\Documents\\CAD_Drawings\\KiCAD\\KiCad-Spice-Library-master\\Models\\Transistor\\BJT\\BJTN.LIB" H 3050 3400 50  0001 C CNN "Spice_Lib_File"
	1    3050 3400
	1    0    0    -1  
$EndComp
$Comp
L Transistor_BJT:BC337 Q3
U 1 1 6379BAC3
P 3950 3400
F 0 "Q3" H 4147 3447 50  0000 L CNN
F 1 "BC337" H 4147 3354 50  0000 L CNN
F 2 "Package_TO_SOT_THT:TO-92_Inline" H 4150 3325 50  0001 L CIN
F 3 "http://www.nxp.com/documents/data_sheet/BC817_BC817W_BC337.pdf" H 3950 3400 50  0001 L CNN
F 4 "Q" H 3950 3400 50  0001 C CNN "Spice_Primitive"
F 5 "BC337" H 3950 3400 50  0001 C CNN "Spice_Model"
F 6 "Y" H 3950 3400 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "C:\\Users\\Laptop\\Documents\\CAD_Drawings\\KiCAD\\KiCad-Spice-Library-master\\Models\\Transistor\\BJT\\BJTN.LIB" H 3950 3400 50  0001 C CNN "Spice_Lib_File"
	1    3950 3400
	-1   0    0    -1  
$EndComp
$Comp
L Transistor_BJT:BC337 Q4
U 1 1 6379C0DF
P 4950 3100
F 0 "Q4" H 5147 3147 50  0000 L CNN
F 1 "BC337" H 5147 3054 50  0000 L CNN
F 2 "Package_TO_SOT_THT:TO-92_Inline" H 5150 3025 50  0001 L CIN
F 3 "http://www.nxp.com/documents/data_sheet/BC817_BC817W_BC337.pdf" H 4950 3100 50  0001 L CNN
F 4 "Q" H 4950 3100 50  0001 C CNN "Spice_Primitive"
F 5 "BC337" H 4950 3100 50  0001 C CNN "Spice_Model"
F 6 "Y" H 4950 3100 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "C:\\Users\\Laptop\\Documents\\CAD_Drawings\\KiCAD\\KiCad-Spice-Library-master\\Models\\Transistor\\BJT\\BJTN.LIB" H 4950 3100 50  0001 C CNN "Spice_Lib_File"
	1    4950 3100
	-1   0    0    -1  
$EndComp
Wire Wire Line
	2150 2300 2150 2400
Wire Wire Line
	2650 2100 2650 2400
Wire Wire Line
	2650 2400 2150 2400
Connection ~ 2650 2100
Wire Wire Line
	2650 2100 2850 2100
Connection ~ 2150 2400
Wire Wire Line
	2150 2400 2150 2800
Wire Wire Line
	3150 3200 3150 2800
Wire Wire Line
	3150 2800 2150 2800
Connection ~ 2150 2800
Wire Wire Line
	2150 2800 2150 2900
Wire Wire Line
	4850 2300 4850 2400
Wire Wire Line
	4850 2800 3850 2800
Wire Wire Line
	3850 2800 3850 3200
Connection ~ 4850 2800
Wire Wire Line
	4850 2800 4850 2900
Wire Wire Line
	3850 2300 3850 2400
Wire Wire Line
	4150 2100 4350 2100
Wire Wire Line
	4350 2100 4350 1700
Wire Wire Line
	4350 1700 5250 1700
Wire Wire Line
	4350 2100 4350 2400
Wire Wire Line
	4350 2400 4850 2400
Connection ~ 4350 2100
Connection ~ 4850 2400
Wire Wire Line
	4850 2400 4850 2800
Wire Wire Line
	2150 3300 2150 3400
Wire Wire Line
	2150 3400 2850 3400
Wire Wire Line
	4150 3400 4850 3400
Wire Wire Line
	4850 3400 4850 3300
Wire Wire Line
	3150 3600 3150 3800
Wire Wire Line
	3150 3800 3500 3800
Wire Wire Line
	3850 3800 3850 3600
$Comp
L Device:R R5
U 1 1 637A1FED
P 3500 4350
F 0 "R5" H 3570 4397 50  0000 L CNN
F 1 "10K" H 3570 4304 50  0000 L CNN
F 2 "" V 3430 4350 50  0001 C CNN
F 3 "~" H 3500 4350 50  0001 C CNN
F 4 "R" H 3500 4350 50  0001 C CNN "Spice_Primitive"
F 5 "10k" H 3500 4350 50  0001 C CNN "Spice_Model"
F 6 "Y" H 3500 4350 50  0001 C CNN "Spice_Netlist_Enabled"
	1    3500 4350
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR0107
U 1 1 637A287F
P 3500 5900
F 0 "#PWR0107" H 3500 5650 50  0001 C CNN
F 1 "GND" H 3505 5717 50  0000 C CNN
F 2 "" H 3500 5900 50  0001 C CNN
F 3 "" H 3500 5900 50  0001 C CNN
	1    3500 5900
	1    0    0    -1  
$EndComp
Wire Wire Line
	3500 3800 3500 4200
Connection ~ 3500 3800
Wire Wire Line
	3500 3800 3850 3800
Text HLabel 1450 3100 0    79   Input ~ 0
Pin_Threshold
Wire Wire Line
	1450 3100 1850 3100
$Comp
L Transistor_BJT:BC327 Q11
U 1 1 637A5F9E
P 5400 4600
F 0 "Q11" H 5597 4553 50  0000 L CNN
F 1 "BC327" H 5597 4646 50  0000 L CNN
F 2 "Package_TO_SOT_THT:TO-92_Inline" H 5600 4525 50  0001 L CIN
F 3 "http://www.onsemi.com/pub_link/Collateral/BC327-D.PDF" H 5400 4600 50  0001 L CNN
F 4 "Q" H 5400 4600 50  0001 C CNN "Spice_Primitive"
F 5 "BC327" H 5400 4600 50  0001 C CNN "Spice_Model"
F 6 "Y" H 5400 4600 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "C:\\Users\\Laptop\\Documents\\CAD_Drawings\\KiCAD\\KiCad-Spice-Library-master\\Models\\Transistor\\BJT\\BJTP.LIB" H 5400 4600 50  0001 C CNN "Spice_Lib_File"
	1    5400 4600
	1    0    0    1   
$EndComp
$Comp
L Transistor_BJT:BC327 Q12
U 1 1 637A5FA9
P 6300 4600
F 0 "Q12" H 6497 4553 50  0000 L CNN
F 1 "BC327" H 6497 4646 50  0000 L CNN
F 2 "Package_TO_SOT_THT:TO-92_Inline" H 6500 4525 50  0001 L CIN
F 3 "http://www.onsemi.com/pub_link/Collateral/BC327-D.PDF" H 6300 4600 50  0001 L CNN
F 4 "Q" H 6300 4600 50  0001 C CNN "Spice_Primitive"
F 5 "BC327" H 6300 4600 50  0001 C CNN "Spice_Model"
F 6 "Y" H 6300 4600 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "C:\\Users\\Laptop\\Documents\\CAD_Drawings\\KiCAD\\KiCad-Spice-Library-master\\Models\\Transistor\\BJT\\BJTP.LIB" H 6300 4600 50  0001 C CNN "Spice_Lib_File"
	1    6300 4600
	-1   0    0    1   
$EndComp
Wire Wire Line
	5500 4200 5500 4400
Wire Wire Line
	6200 4200 6200 4400
Wire Wire Line
	5500 4200 5850 4200
Wire Wire Line
	5850 2300 5850 4200
Connection ~ 5850 4200
Wire Wire Line
	5850 4200 6200 4200
$Comp
L Transistor_BJT:BC327 Q10
U 1 1 637A8D96
P 4950 4900
F 0 "Q10" H 5147 4853 50  0000 L CNN
F 1 "BC327" H 5147 4946 50  0000 L CNN
F 2 "Package_TO_SOT_THT:TO-92_Inline" H 5150 4825 50  0001 L CIN
F 3 "http://www.onsemi.com/pub_link/Collateral/BC327-D.PDF" H 4950 4900 50  0001 L CNN
F 4 "Q" H 4950 4900 50  0001 C CNN "Spice_Primitive"
F 5 "BC327" H 4950 4900 50  0001 C CNN "Spice_Model"
F 6 "Y" H 4950 4900 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "C:\\Users\\Laptop\\Documents\\CAD_Drawings\\KiCAD\\KiCad-Spice-Library-master\\Models\\Transistor\\BJT\\BJTP.LIB" H 4950 4900 50  0001 C CNN "Spice_Lib_File"
	1    4950 4900
	1    0    0    1   
$EndComp
$Comp
L Transistor_BJT:BC327 Q13
U 1 1 637A99AB
P 6750 4900
F 0 "Q13" H 6947 4853 50  0000 L CNN
F 1 "BC327" H 6947 4946 50  0000 L CNN
F 2 "Package_TO_SOT_THT:TO-92_Inline" H 6950 4825 50  0001 L CIN
F 3 "http://www.onsemi.com/pub_link/Collateral/BC327-D.PDF" H 6750 4900 50  0001 L CNN
F 4 "Q" H 6750 4900 50  0001 C CNN "Spice_Primitive"
F 5 "BC327" H 6750 4900 50  0001 C CNN "Spice_Model"
F 6 "Y" H 6750 4900 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "C:\\Users\\Laptop\\Documents\\CAD_Drawings\\KiCAD\\KiCad-Spice-Library-master\\Models\\Transistor\\BJT\\BJTP.LIB" H 6750 4900 50  0001 C CNN "Spice_Lib_File"
	1    6750 4900
	-1   0    0    1   
$EndComp
Wire Wire Line
	5200 4600 5050 4600
Wire Wire Line
	5050 4600 5050 4700
Wire Wire Line
	6500 4600 6650 4600
Wire Wire Line
	6650 4600 6650 4700
$Comp
L Device:R R6
U 1 1 637ABFC5
P 5500 5550
F 0 "R6" H 5570 5597 50  0000 L CNN
F 1 "100K" H 5570 5504 50  0000 L CNN
F 2 "" V 5430 5550 50  0001 C CNN
F 3 "~" H 5500 5550 50  0001 C CNN
F 4 "R" H 5500 5550 50  0001 C CNN "Spice_Primitive"
F 5 "100k" H 5500 5550 50  0001 C CNN "Spice_Model"
F 6 "Y" H 5500 5550 50  0001 C CNN "Spice_Netlist_Enabled"
	1    5500 5550
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR0108
U 1 1 637ACD53
P 5500 5900
F 0 "#PWR0108" H 5500 5650 50  0001 C CNN
F 1 "GND" H 5505 5717 50  0000 C CNN
F 2 "" H 5500 5900 50  0001 C CNN
F 3 "" H 5500 5900 50  0001 C CNN
	1    5500 5900
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR0109
U 1 1 637ADA9B
P 6200 5900
F 0 "#PWR0109" H 6200 5650 50  0001 C CNN
F 1 "GND" H 6205 5717 50  0000 C CNN
F 2 "" H 6200 5900 50  0001 C CNN
F 3 "" H 6200 5900 50  0001 C CNN
	1    6200 5900
	1    0    0    -1  
$EndComp
Wire Wire Line
	5500 4800 5500 5200
Wire Wire Line
	5500 5700 5500 5900
Wire Wire Line
	6200 4800 6200 5200
Wire Wire Line
	6650 5100 6650 5200
Wire Wire Line
	6650 5200 6200 5200
Connection ~ 6200 5200
Wire Wire Line
	6200 5200 6200 5900
Wire Wire Line
	5050 5100 5050 5200
Wire Wire Line
	5050 5200 5500 5200
Connection ~ 5500 5200
Wire Wire Line
	5500 5200 5500 5300
Text HLabel 1450 4900 0    79   Input ~ 0
Pin_Trigger
Wire Wire Line
	1450 4900 4750 4900
$Comp
L Device:R R9
U 1 1 637BA32C
P 7050 5550
F 0 "R9" H 7120 5597 50  0000 L CNN
F 1 "5K" H 7120 5504 50  0000 L CNN
F 2 "" V 6980 5550 50  0001 C CNN
F 3 "~" H 7050 5550 50  0001 C CNN
F 4 "R" H 7050 5550 50  0001 C CNN "Spice_Primitive"
F 5 "5k" H 7050 5550 50  0001 C CNN "Spice_Model"
F 6 "Y" H 7050 5550 50  0001 C CNN "Spice_Netlist_Enabled"
	1    7050 5550
	1    0    0    -1  
$EndComp
$Comp
L Device:R R8
U 1 1 637BB55B
P 7050 4450
F 0 "R8" H 7120 4497 50  0000 L CNN
F 1 "5K" H 7120 4404 50  0000 L CNN
F 2 "" V 6980 4450 50  0001 C CNN
F 3 "~" H 7050 4450 50  0001 C CNN
F 4 "R" H 7050 4450 50  0001 C CNN "Spice_Primitive"
F 5 "5k" H 7050 4450 50  0001 C CNN "Spice_Model"
F 6 "Y" H 7050 4450 50  0001 C CNN "Spice_Netlist_Enabled"
	1    7050 4450
	1    0    0    -1  
$EndComp
$Comp
L Device:R R7
U 1 1 637BC800
P 7050 2350
F 0 "R7" H 7120 2397 50  0000 L CNN
F 1 "5K" H 7120 2304 50  0000 L CNN
F 2 "" V 6980 2350 50  0001 C CNN
F 3 "~" H 7050 2350 50  0001 C CNN
F 4 "R" H 7050 2350 50  0001 C CNN "Spice_Primitive"
F 5 "5k" H 7050 2350 50  0001 C CNN "Spice_Model"
F 6 "Y" H 7050 2350 50  0001 C CNN "Spice_Netlist_Enabled"
	1    7050 2350
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR0110
U 1 1 637BDC0F
P 7050 5900
F 0 "#PWR0110" H 7050 5650 50  0001 C CNN
F 1 "GND" H 7055 5717 50  0000 C CNN
F 2 "" H 7050 5900 50  0001 C CNN
F 3 "" H 7050 5900 50  0001 C CNN
	1    7050 5900
	1    0    0    -1  
$EndComp
Wire Wire Line
	7050 5700 7050 5900
Wire Wire Line
	7050 4600 7050 4900
Wire Wire Line
	6950 4900 7050 4900
Connection ~ 7050 4900
Wire Wire Line
	7050 4900 7050 5400
Wire Wire Line
	7050 2500 7050 2900
Wire Wire Line
	7050 2200 7050 800 
Wire Wire Line
	7050 800  5850 800 
Connection ~ 5850 800 
$Comp
L Transistor_BJT:BC337 Q15
U 1 1 637C556A
P 7450 5300
F 0 "Q15" H 7647 5347 50  0000 L CNN
F 1 "BC337" H 7647 5254 50  0000 L CNN
F 2 "Package_TO_SOT_THT:TO-92_Inline" H 7650 5225 50  0001 L CIN
F 3 "http://www.nxp.com/documents/data_sheet/BC817_BC817W_BC337.pdf" H 7450 5300 50  0001 L CNN
F 4 "Q" H 7450 5300 50  0001 C CNN "Spice_Primitive"
F 5 "BC337" H 7450 5300 50  0001 C CNN "Spice_Model"
F 6 "Y" H 7450 5300 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "C:\\Users\\Laptop\\Documents\\CAD_Drawings\\KiCAD\\KiCad-Spice-Library-master\\Models\\Transistor\\BJT\\BJTN.LIB" H 7450 5300 50  0001 C CNN "Spice_Lib_File"
	1    7450 5300
	1    0    0    -1  
$EndComp
$Comp
L Transistor_BJT:BC337 Q16
U 1 1 637C6ABB
P 7850 5000
F 0 "Q16" H 8047 5047 50  0000 L CNN
F 1 "BC337" H 8047 4954 50  0000 L CNN
F 2 "Package_TO_SOT_THT:TO-92_Inline" H 8050 4925 50  0001 L CIN
F 3 "http://www.nxp.com/documents/data_sheet/BC817_BC817W_BC337.pdf" H 7850 5000 50  0001 L CNN
F 4 "Q" H 7850 5000 50  0001 C CNN "Spice_Primitive"
F 5 "BC337" H 7850 5000 50  0001 C CNN "Spice_Model"
F 6 "Y" H 7850 5000 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "C:\\Users\\Laptop\\Documents\\CAD_Drawings\\KiCAD\\KiCad-Spice-Library-master\\Models\\Transistor\\BJT\\BJTN.LIB" H 7850 5000 50  0001 C CNN "Spice_Lib_File"
	1    7850 5000
	1    0    0    -1  
$EndComp
$Comp
L Transistor_BJT:BC337 Q17
U 1 1 637C8009
P 8850 4700
F 0 "Q17" H 9047 4747 50  0000 L CNN
F 1 "BC337" H 9047 4654 50  0000 L CNN
F 2 "Package_TO_SOT_THT:TO-92_Inline" H 9050 4625 50  0001 L CIN
F 3 "http://www.nxp.com/documents/data_sheet/BC817_BC817W_BC337.pdf" H 8850 4700 50  0001 L CNN
F 4 "Q" H 8850 4700 50  0001 C CNN "Spice_Primitive"
F 5 "BC337" H 8850 4700 50  0001 C CNN "Spice_Model"
F 6 "Y" H 8850 4700 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "C:\\Users\\Laptop\\Documents\\CAD_Drawings\\KiCAD\\KiCad-Spice-Library-master\\Models\\Transistor\\BJT\\BJTN.LIB" H 8850 4700 50  0001 C CNN "Spice_Lib_File"
	1    8850 4700
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR0111
U 1 1 637C9663
P 7550 5900
F 0 "#PWR0111" H 7550 5650 50  0001 C CNN
F 1 "GND" H 7555 5717 50  0000 C CNN
F 2 "" H 7550 5900 50  0001 C CNN
F 3 "" H 7550 5900 50  0001 C CNN
	1    7550 5900
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR0112
U 1 1 637CAB95
P 7950 5900
F 0 "#PWR0112" H 7950 5650 50  0001 C CNN
F 1 "GND" H 7955 5717 50  0000 C CNN
F 2 "" H 7950 5900 50  0001 C CNN
F 3 "" H 7950 5900 50  0001 C CNN
	1    7950 5900
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR0113
U 1 1 637CC11E
P 8950 5900
F 0 "#PWR0113" H 8950 5650 50  0001 C CNN
F 1 "GND" H 8955 5717 50  0000 C CNN
F 2 "" H 8950 5900 50  0001 C CNN
F 3 "" H 8950 5900 50  0001 C CNN
	1    8950 5900
	1    0    0    -1  
$EndComp
Wire Wire Line
	7550 5500 7550 5900
Wire Wire Line
	7950 5200 7950 5900
Wire Wire Line
	8950 4900 8950 5900
Wire Wire Line
	7650 5000 7550 5000
Wire Wire Line
	7550 5000 7550 5100
Wire Wire Line
	7250 5300 5500 5300
Connection ~ 5500 5300
Wire Wire Line
	5500 5300 5500 5400
Wire Wire Line
	8650 4700 7950 4700
Wire Wire Line
	7950 4700 7950 4800
Wire Wire Line
	3150 2300 3150 2700
Wire Wire Line
	3150 2700 7550 2700
Wire Wire Line
	7550 2700 7550 4450
Connection ~ 7550 5000
$Comp
L pspice:DIODE Q18
U 1 1 637D84D3
P 7950 4200
F 0 "Q18" V 7903 4063 50  0000 R CNN
F 1 "DIODE" V 7996 4063 50  0000 R CNN
F 2 "" H 7950 4200 50  0001 C CNN
F 3 "" H 7950 4200 50  0001 C CNN
F 4 "D" H 7950 4200 50  0001 C CNN "Spice_Primitive"
F 5 "1N4007" H 7950 4200 50  0001 C CNN "Spice_Model"
F 6 "Y" H 7950 4200 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "components.lib" H 7950 4200 50  0001 C CNN "Spice_Lib_File"
	1    7950 4200
	0    -1   1    0   
$EndComp
Wire Wire Line
	7950 4400 7950 4700
Connection ~ 7950 4700
Wire Wire Line
	7950 3550 7950 3900
Wire Wire Line
	6150 2100 7950 2100
Wire Wire Line
	7950 2100 7950 2450
Wire Wire Line
	8950 2300 8950 4300
Connection ~ 7050 800 
$Comp
L Transistor_BJT:BC327 Q25
U 1 1 637F7532
P 1850 5600
F 0 "Q25" H 2047 5553 50  0000 L CNN
F 1 "BC327" H 2047 5646 50  0000 L CNN
F 2 "Package_TO_SOT_THT:TO-92_Inline" H 2050 5525 50  0001 L CIN
F 3 "http://www.onsemi.com/pub_link/Collateral/BC327-D.PDF" H 1850 5600 50  0001 L CNN
F 4 "Q" H 1850 5600 50  0001 C CNN "Spice_Primitive"
F 5 "BC327" H 1850 5600 50  0001 C CNN "Spice_Model"
F 6 "Y" H 1850 5600 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "C:\\Users\\Laptop\\Documents\\CAD_Drawings\\KiCAD\\KiCad-Spice-Library-master\\Models\\Transistor\\BJT\\BJTP.LIB" H 1850 5600 50  0001 C CNN "Spice_Lib_File"
	1    1850 5600
	1    0    0    1   
$EndComp
Text HLabel 1450 5600 0    79   Input ~ 0
Pin_Reset
Text HLabel 1450 6200 0    79   Input ~ 0
Pin_Discharge
$Comp
L Transistor_BJT:BC337 Q14
U 1 1 638061DE
P 1900 6500
F 0 "Q14" H 2097 6547 50  0000 L CNN
F 1 "BC337" H 2097 6454 50  0000 L CNN
F 2 "Package_TO_SOT_THT:TO-92_Inline" H 2100 6425 50  0001 L CIN
F 3 "http://www.nxp.com/documents/data_sheet/BC817_BC817W_BC337.pdf" H 1900 6500 50  0001 L CNN
F 4 "Q" H 1900 6500 50  0001 C CNN "Spice_Primitive"
F 5 "BC337" H 1900 6500 50  0001 C CNN "Spice_Model"
F 6 "Y" H 1900 6500 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "C:\\Users\\Laptop\\Documents\\CAD_Drawings\\KiCAD\\KiCad-Spice-Library-master\\Models\\Transistor\\BJT\\BJTN.LIB" H 1900 6500 50  0001 C CNN "Spice_Lib_File"
	1    1900 6500
	-1   0    0    -1  
$EndComp
Text HLabel 1450 7000 0    79   Input ~ 0
Pin_Gnd
$Comp
L power:GND #PWR0114
U 1 1 63810A60
P 1550 7150
F 0 "#PWR0114" H 1550 6900 50  0001 C CNN
F 1 "GND" H 1555 6967 50  0000 C CNN
F 2 "" H 1550 7150 50  0001 C CNN
F 3 "" H 1550 7150 50  0001 C CNN
	1    1550 7150
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR0115
U 1 1 63812BC7
P 1800 7150
F 0 "#PWR0115" H 1800 6900 50  0001 C CNN
F 1 "GND" H 1805 6967 50  0000 C CNN
F 2 "" H 1800 7150 50  0001 C CNN
F 3 "" H 1800 7150 50  0001 C CNN
	1    1800 7150
	1    0    0    -1  
$EndComp
Wire Wire Line
	1800 6700 1800 7150
Wire Wire Line
	1450 7000 1550 7000
Wire Wire Line
	1550 7000 1550 7150
Wire Wire Line
	1450 6200 1800 6200
Wire Wire Line
	1800 6200 1800 6300
Wire Wire Line
	1450 5600 1650 5600
Wire Wire Line
	2100 6500 2350 6500
Wire Wire Line
	2350 6500 2350 5900
Wire Wire Line
	2350 5900 1950 5900
Wire Wire Line
	1950 5900 1950 5800
Wire Wire Line
	1950 5400 1950 3900
Wire Wire Line
	1950 3900 7950 3900
Connection ~ 7950 3900
Wire Wire Line
	7950 3900 7950 4000
$Comp
L Device:R R11
U 1 1 63824C23
P 8500 4450
F 0 "R11" V 8710 4450 50  0000 C CNN
F 1 "4K7" V 8617 4450 50  0000 C CNN
F 2 "" V 8430 4450 50  0001 C CNN
F 3 "~" H 8500 4450 50  0001 C CNN
F 4 "R" H 8500 4450 50  0001 C CNN "Spice_Primitive"
F 5 "4.7k" H 8500 4450 50  0001 C CNN "Spice_Model"
F 6 "Y" H 8500 4450 50  0001 C CNN "Spice_Netlist_Enabled"
	1    8500 4450
	0    -1   -1   0   
$EndComp
Wire Wire Line
	8950 4450 8650 4450
Connection ~ 8950 4450
Wire Wire Line
	8950 4450 8950 4500
Wire Wire Line
	8350 4450 7550 4450
Connection ~ 7550 4450
Wire Wire Line
	7550 4450 7550 5000
$Comp
L Device:R R16
U 1 1 6383765D
P 4100 6500
F 0 "R16" V 4310 6500 50  0000 C CNN
F 1 "100R" V 4217 6500 50  0000 C CNN
F 2 "" V 4030 6500 50  0001 C CNN
F 3 "~" H 4100 6500 50  0001 C CNN
F 4 "R" H 4100 6500 50  0001 C CNN "Spice_Primitive"
F 5 "100" H 4100 6500 50  0001 C CNN "Spice_Model"
F 6 "Y" H 4100 6500 50  0001 C CNN "Spice_Netlist_Enabled"
	1    4100 6500
	0    -1   -1   0   
$EndComp
Wire Wire Line
	2350 6500 3950 6500
Connection ~ 2350 6500
Wire Wire Line
	5150 3100 7050 3100
Connection ~ 7050 3100
Wire Wire Line
	7050 3100 7050 4300
Text HLabel 7350 600  0    79   Input ~ 0
Pin_FMCV
Wire Wire Line
	7350 600  7400 600 
Wire Wire Line
	7400 600  7400 2900
Wire Wire Line
	7400 2900 7050 2900
Connection ~ 7050 2900
Wire Wire Line
	7050 2900 7050 3100
$Comp
L Transistor_BJT:BC337 Q20
U 1 1 6384C33C
P 9350 4300
F 0 "Q20" H 9547 4347 50  0000 L CNN
F 1 "BC337" H 9547 4254 50  0000 L CNN
F 2 "Package_TO_SOT_THT:TO-92_Inline" H 9550 4225 50  0001 L CIN
F 3 "http://www.nxp.com/documents/data_sheet/BC817_BC817W_BC337.pdf" H 9350 4300 50  0001 L CNN
F 4 "Q" H 9350 4300 50  0001 C CNN "Spice_Primitive"
F 5 "BC337" H 9350 4300 50  0001 C CNN "Spice_Model"
F 6 "Y" H 9350 4300 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "C:\\Users\\Laptop\\Documents\\CAD_Drawings\\KiCAD\\KiCad-Spice-Library-master\\Models\\Transistor\\BJT\\BJTN.LIB" H 9350 4300 50  0001 C CNN "Spice_Lib_File"
	1    9350 4300
	1    0    0    -1  
$EndComp
$Comp
L Transistor_BJT:BC337 Q24
U 1 1 6384FBFE
P 10450 5000
F 0 "Q24" H 10647 5047 50  0000 L CNN
F 1 "BC337" H 10647 4954 50  0000 L CNN
F 2 "Package_TO_SOT_THT:TO-92_Inline" H 10650 4925 50  0001 L CIN
F 3 "http://www.nxp.com/documents/data_sheet/BC817_BC817W_BC337.pdf" H 10450 5000 50  0001 L CNN
F 4 "Q" H 10450 5000 50  0001 C CNN "Spice_Primitive"
F 5 "BC337" H 10450 5000 50  0001 C CNN "Spice_Model"
F 6 "Y" H 10450 5000 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "C:\\Users\\Laptop\\Documents\\CAD_Drawings\\KiCAD\\KiCad-Spice-Library-master\\Models\\Transistor\\BJT\\BJTN.LIB" H 10450 5000 50  0001 C CNN "Spice_Lib_File"
	1    10450 5000
	1    0    0    -1  
$EndComp
$Comp
L Transistor_BJT:BC337 Q21
U 1 1 638535C8
P 9750 2100
F 0 "Q21" H 9947 2147 50  0000 L CNN
F 1 "BC337" H 9947 2054 50  0000 L CNN
F 2 "Package_TO_SOT_THT:TO-92_Inline" H 9950 2025 50  0001 L CIN
F 3 "http://www.nxp.com/documents/data_sheet/BC817_BC817W_BC337.pdf" H 9750 2100 50  0001 L CNN
F 4 "Q" H 9750 2100 50  0001 C CNN "Spice_Primitive"
F 5 "BC337" H 9750 2100 50  0001 C CNN "Spice_Model"
F 6 "Y" H 9750 2100 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "C:\\Users\\Laptop\\Documents\\CAD_Drawings\\KiCAD\\KiCad-Spice-Library-master\\Models\\Transistor\\BJT\\BJTN.LIB" H 9750 2100 50  0001 C CNN "Spice_Lib_File"
	1    9750 2100
	1    0    0    -1  
$EndComp
$Comp
L Transistor_BJT:BC337 Q22
U 1 1 63856E96
P 10450 2600
F 0 "Q22" H 10647 2647 50  0000 L CNN
F 1 "BC337" H 10647 2554 50  0000 L CNN
F 2 "Package_TO_SOT_THT:TO-92_Inline" H 10650 2525 50  0001 L CIN
F 3 "http://www.nxp.com/documents/data_sheet/BC817_BC817W_BC337.pdf" H 10450 2600 50  0001 L CNN
F 4 "Q" H 10450 2600 50  0001 C CNN "Spice_Primitive"
F 5 "BC337" H 10450 2600 50  0001 C CNN "Spice_Model"
F 6 "Y" H 10450 2600 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "C:\\Users\\Laptop\\Documents\\CAD_Drawings\\KiCAD\\KiCad-Spice-Library-master\\Models\\Transistor\\BJT\\BJTN.LIB" H 10450 2600 50  0001 C CNN "Spice_Lib_File"
	1    10450 2600
	1    0    0    -1  
$EndComp
$Comp
L Device:R R12
U 1 1 63868D02
P 9450 1350
F 0 "R12" H 9520 1397 50  0000 L CNN
F 1 "6K8" H 9520 1304 50  0000 L CNN
F 2 "" V 9380 1350 50  0001 C CNN
F 3 "~" H 9450 1350 50  0001 C CNN
F 4 "R" H 9450 1350 50  0001 C CNN "Spice_Primitive"
F 5 "6.8k" H 9450 1350 50  0001 C CNN "Spice_Model"
F 6 "Y" H 9450 1350 50  0001 C CNN "Spice_Netlist_Enabled"
	1    9450 1350
	1    0    0    -1  
$EndComp
Wire Wire Line
	9450 800  9450 1200
Wire Wire Line
	9450 1500 9450 2100
Wire Wire Line
	9450 2100 9550 2100
Wire Wire Line
	9450 2100 9450 3800
Connection ~ 9450 2100
Wire Wire Line
	9150 4300 8950 4300
Connection ~ 8950 4300
Wire Wire Line
	8950 4300 8950 4450
Wire Wire Line
	4250 6500 9450 6500
Wire Wire Line
	9450 6500 9450 5000
$Comp
L pspice:DIODE Q23
U 1 1 6387FBDC
P 10150 3800
F 0 "Q23" H 10150 3523 50  0000 C CNN
F 1 "DIODE" H 10150 3616 50  0000 C CNN
F 2 "" H 10150 3800 50  0001 C CNN
F 3 "" H 10150 3800 50  0001 C CNN
F 4 "D" H 10150 3800 50  0001 C CNN "Spice_Primitive"
F 5 "1N4007" H 10150 3800 50  0001 C CNN "Spice_Model"
F 6 "Y" H 10150 3800 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "components.lib" H 10150 3800 50  0001 C CNN "Spice_Lib_File"
	1    10150 3800
	-1   0    0    1   
$EndComp
Wire Wire Line
	9950 3800 9450 3800
Connection ~ 9450 3800
Wire Wire Line
	9450 3800 9450 4100
Wire Wire Line
	10550 3800 10550 4800
Wire Wire Line
	10350 3800 10550 3800
Wire Wire Line
	10550 2800 10550 3200
Connection ~ 10550 3800
$Comp
L Device:R R14
U 1 1 638A86B0
P 10000 5000
F 0 "R14" V 10210 5000 50  0000 C CNN
F 1 "220R" V 10117 5000 50  0000 C CNN
F 2 "" V 9930 5000 50  0001 C CNN
F 3 "~" H 10000 5000 50  0001 C CNN
F 4 "R" H 10000 5000 50  0001 C CNN "Spice_Primitive"
F 5 "220" H 10000 5000 50  0001 C CNN "Spice_Model"
F 6 "Y" H 10000 5000 50  0001 C CNN "Spice_Netlist_Enabled"
	1    10000 5000
	0    -1   -1   0   
$EndComp
$Comp
L Device:R R15
U 1 1 638B135E
P 9750 5350
F 0 "R15" H 9820 5397 50  0000 L CNN
F 1 "4K7" H 9820 5304 50  0000 L CNN
F 2 "" V 9680 5350 50  0001 C CNN
F 3 "~" H 9750 5350 50  0001 C CNN
F 4 "R" H 9750 5350 50  0001 C CNN "Spice_Primitive"
F 5 "4.7k" H 9750 5350 50  0001 C CNN "Spice_Model"
F 6 "Y" H 9750 5350 50  0001 C CNN "Spice_Netlist_Enabled"
	1    9750 5350
	1    0    0    -1  
$EndComp
Wire Wire Line
	10250 5000 10150 5000
Wire Wire Line
	9850 5000 9750 5000
Wire Wire Line
	9750 5000 9750 5200
Wire Wire Line
	9750 5000 9450 5000
Connection ~ 9750 5000
Connection ~ 9450 5000
Wire Wire Line
	9450 5000 9450 4500
$Comp
L power:GND #PWR0116
U 1 1 638C2F9F
P 9750 5900
F 0 "#PWR0116" H 9750 5650 50  0001 C CNN
F 1 "GND" H 9755 5717 50  0000 C CNN
F 2 "" H 9750 5900 50  0001 C CNN
F 3 "" H 9750 5900 50  0001 C CNN
	1    9750 5900
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR0117
U 1 1 638C789A
P 10550 5900
F 0 "#PWR0117" H 10550 5650 50  0001 C CNN
F 1 "GND" H 10555 5717 50  0000 C CNN
F 2 "" H 10550 5900 50  0001 C CNN
F 3 "" H 10550 5900 50  0001 C CNN
	1    10550 5900
	1    0    0    -1  
$EndComp
Wire Wire Line
	9750 5500 9750 5900
Wire Wire Line
	10550 5200 10550 5900
Wire Wire Line
	9850 2300 9850 2600
Wire Wire Line
	9850 2600 10150 2600
$Comp
L Device:R R13
U 1 1 638DEE22
P 10150 2950
F 0 "R13" H 10220 2997 50  0000 L CNN
F 1 "3K9" H 10220 2904 50  0000 L CNN
F 2 "" V 10080 2950 50  0001 C CNN
F 3 "~" H 10150 2950 50  0001 C CNN
F 4 "R" H 10150 2950 50  0001 C CNN "Spice_Primitive"
F 5 "3.9k" H 10150 2950 50  0001 C CNN "Spice_Model"
F 6 "Y" H 10150 2950 50  0001 C CNN "Spice_Netlist_Enabled"
	1    10150 2950
	1    0    0    -1  
$EndComp
Wire Wire Line
	10150 2600 10150 2800
Connection ~ 10150 2600
Wire Wire Line
	10150 2600 10250 2600
Wire Wire Line
	10150 3100 10150 3200
Wire Wire Line
	10150 3200 10550 3200
Connection ~ 10550 3200
Wire Wire Line
	10550 3200 10550 3500
Wire Wire Line
	9450 800  9850 800 
Wire Wire Line
	9850 800  9850 1900
Connection ~ 9450 800 
Wire Wire Line
	9850 800  10550 800 
Wire Wire Line
	10550 800  10550 2400
Connection ~ 9850 800 
Wire Wire Line
	3500 4500 3500 5900
Text HLabel 10600 3500 2    79   Input ~ 0
Pin_Out
Wire Wire Line
	10600 3500 10550 3500
Connection ~ 10550 3500
Wire Wire Line
	10550 3500 10550 3800
$Comp
L Transistor_BJT:BC327 Q19A1
U 1 1 637A0442
P 8250 2100
F 0 "Q19A1" H 8447 2053 50  0000 L CNN
F 1 "BC327" H 8447 2146 50  0000 L CNN
F 2 "Package_TO_SOT_THT:TO-92_Inline" H 8450 2025 50  0001 L CIN
F 3 "http://www.onsemi.com/pub_link/Collateral/BC327-D.PDF" H 8250 2100 50  0001 L CNN
F 4 "Q" H 8250 2100 50  0001 C CNN "Spice_Primitive"
F 5 "BC327" H 8250 2100 50  0001 C CNN "Spice_Model"
F 6 "Y" H 8250 2100 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "C:\\Users\\Laptop\\Documents\\CAD_Drawings\\KiCAD\\KiCad-Spice-Library-master\\Models\\Transistor\\BJT\\BJTP.LIB" H 8250 2100 50  0001 C CNN "Spice_Lib_File"
	1    8250 2100
	-1   0    0    1   
$EndComp
$Comp
L Transistor_BJT:BC327 Q19B1
U 1 1 637A5AD8
P 8850 2100
F 0 "Q19B1" H 9047 2053 50  0000 L CNN
F 1 "BC327" H 9047 2146 50  0000 L CNN
F 2 "Package_TO_SOT_THT:TO-92_Inline" H 9050 2025 50  0001 L CIN
F 3 "http://www.onsemi.com/pub_link/Collateral/BC327-D.PDF" H 8850 2100 50  0001 L CNN
F 4 "Q" H 8850 2100 50  0001 C CNN "Spice_Primitive"
F 5 "BC327" H 8850 2100 50  0001 C CNN "Spice_Model"
F 6 "Y" H 8850 2100 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "C:\\Users\\Laptop\\Documents\\CAD_Drawings\\KiCAD\\KiCad-Spice-Library-master\\Models\\Transistor\\BJT\\BJTP.LIB" H 8850 2100 50  0001 C CNN "Spice_Lib_File"
	1    8850 2100
	1    0    0    1   
$EndComp
Wire Wire Line
	8450 2100 8550 2100
Wire Wire Line
	8150 1900 8150 1500
Wire Wire Line
	8150 1500 8550 1500
Wire Wire Line
	8950 1500 8950 1900
Wire Wire Line
	7050 800  8550 800 
Wire Wire Line
	8550 1500 8550 800 
Connection ~ 8550 1500
Wire Wire Line
	8550 1500 8950 1500
Connection ~ 8550 800 
Wire Wire Line
	8550 800  9450 800 
Wire Wire Line
	8550 2100 8550 1800
Wire Wire Line
	8550 1800 7950 1800
Wire Wire Line
	7950 1800 7950 2100
Connection ~ 8550 2100
Wire Wire Line
	8550 2100 8650 2100
Connection ~ 7950 2100
Wire Wire Line
	8150 2300 8150 2450
Wire Wire Line
	8150 2450 7950 2450
Connection ~ 7950 2450
Wire Wire Line
	7950 2450 7950 3250
$EndSCHEMATC
