
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032366                       # Number of seconds simulated
sim_ticks                                 32365560501                       # Number of ticks simulated
final_tick                               603868483620                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  58094                       # Simulator instruction rate (inst/s)
host_op_rate                                    75650                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 825569                       # Simulator tick rate (ticks/s)
host_mem_usage                               16904580                       # Number of bytes of host memory used
host_seconds                                 39203.93                       # Real time elapsed on the host
sim_insts                                  2277494756                       # Number of instructions simulated
sim_ops                                    2965768676                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1176576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1337984                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2518144                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       981120                       # Number of bytes written to this memory
system.physmem.bytes_written::total            981120                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         9192                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        10453                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 19673                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7665                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7665                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        59322                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     36352715                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51413                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     41339744                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                77803195                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        59322                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51413                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             110735                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          30313703                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               30313703                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          30313703                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        59322                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     36352715                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51413                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     41339744                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              108116898                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                77615254                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28414511                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24846569                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1801025                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14207964                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13669005                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2042962                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56758                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33513828                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158137085                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28414511                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15711967                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32555232                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8838501                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3593961                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16519192                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       712633                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     76690264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.373729                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.173766                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44135032     57.55%     57.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1614818      2.11%     59.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2951734      3.85%     63.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2765632      3.61%     67.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4552853      5.94%     73.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4748584      6.19%     79.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1127284      1.47%     80.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          845893      1.10%     81.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13948434     18.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     76690264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.366094                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.037449                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34556931                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3476443                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31508215                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       126627                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7022038                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3090925                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5202                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176939949                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1364                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7022038                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36004295                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1099368                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       411201                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30170309                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1983044                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172287545                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        691450                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       780309                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228755351                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784194849                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784194849                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79859070                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20290                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9934                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5347058                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26493591                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5759511                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        96638                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1978538                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163049678                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19854                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137625206                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       181477                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48928968                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134304659                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     76690264                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.794559                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841241                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26382817     34.40%     34.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14318706     18.67%     53.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12535786     16.35%     69.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7676292     10.01%     79.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8023295     10.46%     89.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4728926      6.17%     96.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2085130      2.72%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       557034      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       382278      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     76690264                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         542313     66.30%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175095     21.41%     87.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100505     12.29%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107957948     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085502      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23681903     17.21%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4889932      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137625206                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.773172                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             817913                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005943                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    352940062                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    211998927                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133131945                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138443119                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       338940                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7563514                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          811                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          427                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1406153                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7022038                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         562777                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        52969                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163069535                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       190477                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26493591                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5759511                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9932                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30550                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          182                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          427                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       959291                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1060115                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2019406                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135051460                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22758828                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2573742                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27530436                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20410720                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4771608                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.740012                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133281568                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133131945                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81830869                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199730327                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.715281                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409707                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49458494                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1805777                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69668226                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.630752                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.321897                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     31858476     45.73%     45.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14844940     21.31%     67.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8306407     11.92%     78.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2813332      4.04%     83.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2693471      3.87%     86.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1125361      1.62%     88.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3009948      4.32%     92.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       876866      1.26%     94.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4139425      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69668226                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4139425                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           228598884                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333168224                       # The number of ROB writes
system.switch_cpus0.timesIdled                  25261                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 924990                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.776152                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.776152                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.288407                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.288407                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624689654                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174517017                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182353400                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                77615254                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28145042                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     22900119                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1921509                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     11765766                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10965554                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2969489                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        81490                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     28239694                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             156148262                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28145042                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13935043                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34337600                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10314774                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5609666                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13818516                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       810798                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     76537619                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.519782                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.307481                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        42200019     55.14%     55.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3020150      3.95%     59.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2449540      3.20%     62.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5921252      7.74%     70.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1596993      2.09%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2058190      2.69%     74.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1500662      1.96%     76.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          834242      1.09%     77.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16956571     22.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     76537619                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.362623                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.011824                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        29541387                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5437706                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33023000                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       222939                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8312582                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4791337                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        38360                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     186651880                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        74750                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8312582                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        31700784                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1181592                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1065937                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         31035724                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3240995                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     180089936                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        26332                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1342515                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1009343                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          775                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    252210216                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    840710670                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    840710670                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    154533779                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        97676420                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36790                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20614                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8896575                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16783637                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8543043                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       134262                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2708567                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         170270693                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35323                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135224666                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       262224                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58836531                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    179790145                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5391                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     76537619                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.766774                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.888023                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26442132     34.55%     34.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16536019     21.61%     56.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10790642     14.10%     70.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8008610     10.46%     80.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6898421      9.01%     89.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3566643      4.66%     94.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3065979      4.01%     98.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       574624      0.75%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       654549      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     76537619                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         791508     71.07%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             5      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        161261     14.48%     85.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       160939     14.45%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112666917     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1924418      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14966      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13427967      9.93%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7190398      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135224666                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.742243                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1113713                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008236                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    348362887                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    229143142                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    131786798                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136338379                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       507970                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6614412                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2626                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          595                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2183536                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8312582                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         486728                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        73187                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    170306017                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       427555                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16783637                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8543043                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20357                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         65595                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          595                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1147439                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1081156                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2228595                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    133088210                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12601487                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2136455                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19606286                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18773877                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7004799                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.714717                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             131875087                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            131786798                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85879975                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        242450277                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.697950                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354217                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     90528951                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    111176610                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59130010                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29932                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1925681                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     68225037                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.629557                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.141094                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26366778     38.65%     38.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     18980678     27.82%     66.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7724762     11.32%     77.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4342153      6.36%     84.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3543634      5.19%     89.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1438122      2.11%     91.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1709117      2.51%     93.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       858243      1.26%     95.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3261550      4.78%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     68225037                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     90528951                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     111176610                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16528729                       # Number of memory references committed
system.switch_cpus1.commit.loads             10169222                       # Number of loads committed
system.switch_cpus1.commit.membars              14966                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15973759                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        100173985                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2263124                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3261550                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           235270107                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          348931236                       # The number of ROB writes
system.switch_cpus1.timesIdled                  36581                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1077635                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           90528951                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            111176610                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     90528951                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.857353                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.857353                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.166381                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.166381                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       598717570                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      182175480                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      172255287                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29932                       # number of misc regfile writes
system.l2.replacements                          19673                       # number of replacements
system.l2.tagsinuse                             65536                       # Cycle average of tags in use
system.l2.total_refs                          1041920                       # Total number of references to valid blocks.
system.l2.sampled_refs                          85209                       # Sample count of references to valid blocks.
system.l2.avg_refs                          12.227816                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         13425.898780                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.731723                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4541.397518                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.780284                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5153.824846                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst             40.031849                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          23698.941769                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          18648.393232                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.204863                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000210                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.069296                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000195                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.078641                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000611                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.361617                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000015                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.284552                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        40440                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        55389                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   95829                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            36504                       # number of Writeback hits
system.l2.Writeback_hits::total                 36504                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        40440                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        55389                       # number of demand (read+write) hits
system.l2.demand_hits::total                    95829                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        40440                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        55389                       # number of overall hits
system.l2.overall_hits::total                   95829                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         9192                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        10453                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 19673                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         9192                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        10453                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19673                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         9192                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        10453                       # number of overall misses
system.l2.overall_misses::total                 19673                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       832933                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    568868057                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       739180                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    617112894                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1187553064                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       832933                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    568868057                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       739180                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    617112894                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1187553064                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       832933                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    568868057                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       739180                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    617112894                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1187553064                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49632                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        65842                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              115502                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        36504                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             36504                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49632                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        65842                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               115502                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49632                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        65842                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              115502                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.185203                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.158759                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.170326                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.185203                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.158759                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.170326                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.185203                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.158759                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.170326                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 55528.866667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61887.299500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst        56860                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 59036.917057                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 60364.614650                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 55528.866667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61887.299500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst        56860                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 59036.917057                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 60364.614650                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 55528.866667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61887.299500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst        56860                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 59036.917057                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 60364.614650                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 7665                       # number of writebacks
system.l2.writebacks::total                      7665                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         9192                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        10453                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            19673                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         9192                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        10453                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19673                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         9192                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        10453                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19673                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       743637                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    515520899                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       663518                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    556559440                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1073487494                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       743637                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    515520899                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       663518                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    556559440                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1073487494                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       743637                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    515520899                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       663518                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    556559440                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1073487494                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.185203                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.158759                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.170326                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.185203                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.158759                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.170326                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.185203                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.158759                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.170326                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 49575.800000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56083.648716                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 51039.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 53243.991199                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 54566.537590                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 49575.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 56083.648716                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 51039.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 53243.991199                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 54566.537590                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 49575.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 56083.648716                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 51039.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 53243.991199                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 54566.537590                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.991378                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016551288                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875555.881919                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.991378                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024025                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868576                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16519174                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16519174                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16519174                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16519174                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16519174                       # number of overall hits
system.cpu0.icache.overall_hits::total       16519174                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1108160                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1108160                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1108160                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1108160                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1108160                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1108160                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16519192                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16519192                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16519192                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16519192                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16519192                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16519192                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 61564.444444                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 61564.444444                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 61564.444444                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 61564.444444                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 61564.444444                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 61564.444444                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       854461                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       854461                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       854461                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       854461                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       854461                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       854461                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 56964.066667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 56964.066667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 56964.066667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 56964.066667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 56964.066667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 56964.066667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49632                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246458079                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49888                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4940.227690                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.186437                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.813563                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.824947                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.175053                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20675319                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20675319                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9930                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9930                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25008811                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25008811                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25008811                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25008811                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       140828                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       140828                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       140828                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        140828                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       140828                       # number of overall misses
system.cpu0.dcache.overall_misses::total       140828                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   5391650375                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5391650375                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   5391650375                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5391650375                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   5391650375                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5391650375                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20816147                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20816147                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25149639                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25149639                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25149639                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25149639                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006765                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006765                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005600                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005600                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005600                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005600                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 38285.357848                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 38285.357848                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 38285.357848                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 38285.357848                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 38285.357848                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 38285.357848                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        14939                       # number of writebacks
system.cpu0.dcache.writebacks::total            14939                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        91196                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        91196                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        91196                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        91196                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        91196                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        91196                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49632                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49632                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49632                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49632                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49632                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49632                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    875439274                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    875439274                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    875439274                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    875439274                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    875439274                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    875439274                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002384                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002384                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001973                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001973                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001973                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001973                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 17638.605617                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17638.605617                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 17638.605617                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17638.605617                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 17638.605617                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17638.605617                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996769                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100791914                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2219338.536290                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996769                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13818500                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13818500                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13818500                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13818500                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13818500                       # number of overall hits
system.cpu1.icache.overall_hits::total       13818500                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       903349                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       903349                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       903349                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       903349                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       903349                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       903349                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13818516                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13818516                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13818516                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13818516                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13818516                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13818516                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 56459.312500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 56459.312500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 56459.312500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 56459.312500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 56459.312500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 56459.312500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       752180                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       752180                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       752180                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       752180                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       752180                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       752180                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        57860                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total        57860                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst        57860                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total        57860                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst        57860                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total        57860                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 65842                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               192138665                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 66098                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2906.875624                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.107914                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.892086                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.898859                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.101141                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9573438                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9573438                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6329575                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6329575                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20002                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20002                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14966                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14966                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15903013                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15903013                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15903013                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15903013                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       139593                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       139593                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       139593                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        139593                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       139593                       # number of overall misses
system.cpu1.dcache.overall_misses::total       139593                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4138830799                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4138830799                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4138830799                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4138830799                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4138830799                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4138830799                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9713031                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9713031                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6329575                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6329575                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14966                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14966                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16042606                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16042606                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16042606                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16042606                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014372                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014372                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008701                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008701                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008701                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008701                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 29649.271804                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 29649.271804                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 29649.271804                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 29649.271804                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 29649.271804                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 29649.271804                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21565                       # number of writebacks
system.cpu1.dcache.writebacks::total            21565                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        73751                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        73751                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        73751                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        73751                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        73751                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        73751                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        65842                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        65842                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        65842                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        65842                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        65842                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        65842                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1083031247                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1083031247                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1083031247                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1083031247                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1083031247                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1083031247                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006779                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006779                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004104                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004104                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004104                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004104                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 16448.942119                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16448.942119                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 16448.942119                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16448.942119                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 16448.942119                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16448.942119                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
