$date
	Fri Jul 25 09:47:28 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module cache_perf_monitor_test_tb $end
$var wire 32 ! total_memory_accesses [31:0] $end
$var wire 1 " monitor_active $end
$var wire 32 # mmu_total_page_faults [31:0] $end
$var wire 32 $ mmu_total_misses [31:0] $end
$var wire 32 % mmu_total_hits [31:0] $end
$var wire 32 & mmu_total_asid_switches [31:0] $end
$var wire 32 ' mmu_total_accesses [31:0] $end
$var wire 16 ( mmu_hit_rate_percent [15:0] $end
$var wire 32 ) icache_total_misses [31:0] $end
$var wire 32 * icache_total_hits [31:0] $end
$var wire 32 + icache_total_evictions [31:0] $end
$var wire 32 , icache_total_accesses [31:0] $end
$var wire 16 - icache_hit_rate_percent [15:0] $end
$var wire 32 . dcache_total_writes [31:0] $end
$var wire 32 / dcache_total_writebacks [31:0] $end
$var wire 32 0 dcache_total_misses [31:0] $end
$var wire 32 1 dcache_total_hits [31:0] $end
$var wire 32 2 dcache_total_evictions [31:0] $end
$var wire 32 3 dcache_total_accesses [31:0] $end
$var wire 16 4 dcache_hit_rate_percent [15:0] $end
$var wire 1 5 counters_overflow $end
$var wire 32 6 coherency_total_invalidations [31:0] $end
$var wire 32 7 coherency_total_conflicts [31:0] $end
$var wire 32 8 cache_efficiency_metric [31:0] $end
$var reg 1 9 clk $end
$var reg 32 : coherency_addr [31:0] $end
$var reg 1 ; coherency_conflict $end
$var reg 1 < coherency_invalidation $end
$var reg 1 = dcache_access $end
$var reg 32 > dcache_addr [31:0] $end
$var reg 1 ? dcache_eviction $end
$var reg 1 @ dcache_fill $end
$var reg 1 A dcache_hit $end
$var reg 1 B dcache_miss $end
$var reg 1 C dcache_write $end
$var reg 1 D dcache_writeback $end
$var reg 1 E icache_access $end
$var reg 32 F icache_addr [31:0] $end
$var reg 1 G icache_eviction $end
$var reg 1 H icache_fill $end
$var reg 1 I icache_hit $end
$var reg 1 J icache_miss $end
$var reg 1 K mmu_asid_switch $end
$var reg 1 L mmu_page_fault $end
$var reg 1 M mmu_tlb_access $end
$var reg 1 N mmu_tlb_hit $end
$var reg 1 O mmu_tlb_miss $end
$var reg 1 P perf_enable $end
$var reg 1 Q perf_reset $end
$var reg 4 R perf_sample_period [3:0] $end
$var reg 1 S rst_n $end
$var integer 32 T test_count [31:0] $end
$var integer 32 U test_passed [31:0] $end
$scope module u_perf_monitor $end
$var wire 1 9 clk $end
$var wire 32 V coherency_addr [31:0] $end
$var wire 1 ; coherency_conflict $end
$var wire 1 < coherency_invalidation $end
$var wire 1 W coherency_overflow $end
$var wire 32 X coherency_total_conflicts [31:0] $end
$var wire 32 Y coherency_total_invalidations [31:0] $end
$var wire 1 5 counters_overflow $end
$var wire 1 = dcache_access $end
$var wire 32 Z dcache_addr [31:0] $end
$var wire 1 ? dcache_eviction $end
$var wire 1 @ dcache_fill $end
$var wire 1 A dcache_hit $end
$var wire 1 B dcache_miss $end
$var wire 1 [ dcache_overflow $end
$var wire 32 \ dcache_total_accesses [31:0] $end
$var wire 32 ] dcache_total_evictions [31:0] $end
$var wire 32 ^ dcache_total_hits [31:0] $end
$var wire 32 _ dcache_total_misses [31:0] $end
$var wire 32 ` dcache_total_writebacks [31:0] $end
$var wire 32 a dcache_total_writes [31:0] $end
$var wire 1 C dcache_write $end
$var wire 1 D dcache_writeback $end
$var wire 1 E icache_access $end
$var wire 32 b icache_addr [31:0] $end
$var wire 1 G icache_eviction $end
$var wire 1 H icache_fill $end
$var wire 1 I icache_hit $end
$var wire 1 J icache_miss $end
$var wire 1 c icache_overflow $end
$var wire 32 d icache_total_accesses [31:0] $end
$var wire 32 e icache_total_evictions [31:0] $end
$var wire 32 f icache_total_hits [31:0] $end
$var wire 32 g icache_total_misses [31:0] $end
$var wire 1 K mmu_asid_switch $end
$var wire 1 h mmu_overflow $end
$var wire 1 L mmu_page_fault $end
$var wire 1 M mmu_tlb_access $end
$var wire 1 N mmu_tlb_hit $end
$var wire 1 O mmu_tlb_miss $end
$var wire 32 i mmu_total_accesses [31:0] $end
$var wire 32 j mmu_total_asid_switches [31:0] $end
$var wire 32 k mmu_total_hits [31:0] $end
$var wire 32 l mmu_total_misses [31:0] $end
$var wire 32 m mmu_total_page_faults [31:0] $end
$var wire 1 " monitor_active $end
$var wire 1 P perf_enable $end
$var wire 1 Q perf_reset $end
$var wire 4 n perf_sample_period [3:0] $end
$var wire 1 S rst_n $end
$var wire 32 o weighted_hits [31:0] $end
$var wire 32 p total_memory_accesses [31:0] $end
$var reg 32 q cache_efficiency_metric [31:0] $end
$var reg 1 r coherency_conflict_prev $end
$var reg 32 s coherency_conflicts [31:0] $end
$var reg 1 t coherency_invalidation_prev $end
$var reg 32 u coherency_invalidations [31:0] $end
$var reg 1 v dcache_access_prev $end
$var reg 32 w dcache_accesses [31:0] $end
$var reg 1 x dcache_eviction_prev $end
$var reg 32 y dcache_evictions [31:0] $end
$var reg 1 z dcache_hit_prev $end
$var reg 32 { dcache_hit_rate_calc [31:0] $end
$var reg 16 | dcache_hit_rate_percent [15:0] $end
$var reg 32 } dcache_hits [31:0] $end
$var reg 1 ~ dcache_miss_prev $end
$var reg 32 !" dcache_misses [31:0] $end
$var reg 1 "" dcache_write_prev $end
$var reg 1 #" dcache_writeback_prev $end
$var reg 32 $" dcache_writebacks [31:0] $end
$var reg 32 %" dcache_writes [31:0] $end
$var reg 1 &" icache_access_prev $end
$var reg 32 '" icache_accesses [31:0] $end
$var reg 1 (" icache_eviction_prev $end
$var reg 32 )" icache_evictions [31:0] $end
$var reg 1 *" icache_hit_prev $end
$var reg 32 +" icache_hit_rate_calc [31:0] $end
$var reg 16 ," icache_hit_rate_percent [15:0] $end
$var reg 32 -" icache_hits [31:0] $end
$var reg 1 ." icache_miss_prev $end
$var reg 32 /" icache_misses [31:0] $end
$var reg 32 0" mmu_accesses [31:0] $end
$var reg 1 1" mmu_asid_switch_prev $end
$var reg 32 2" mmu_asid_switches [31:0] $end
$var reg 32 3" mmu_hit_rate_calc [31:0] $end
$var reg 16 4" mmu_hit_rate_percent [15:0] $end
$var reg 32 5" mmu_hits [31:0] $end
$var reg 32 6" mmu_misses [31:0] $end
$var reg 1 7" mmu_page_fault_prev $end
$var reg 32 8" mmu_page_faults [31:0] $end
$var reg 1 9" mmu_tlb_access_prev $end
$var reg 1 :" mmu_tlb_hit_prev $end
$var reg 1 ;" mmu_tlb_miss_prev $end
$var reg 32 <" sample_counter [31:0] $end
$var reg 1 =" sample_tick $end
$upscope $end
$scope task simulate_dcache_access $end
$var reg 1 >" hit $end
$var reg 1 ?" write_op $end
$upscope $end
$scope task simulate_icache_access $end
$var reg 1 @" hit $end
$upscope $end
$scope task simulate_mmu_access $end
$var reg 1 A" hit $end
$upscope $end
$scope task test_basic_counting $end
$upscope $end
$scope task test_coherency_monitoring $end
$upscope $end
$scope task test_efficiency_metric $end
$scope begin $ivl_for_loop2 $end
$var integer 32 B" i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop3 $end
$var integer 32 C" i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop4 $end
$var integer 32 D" i [31:0] $end
$upscope $end
$upscope $end
$scope task test_hit_rate_calculation $end
$scope begin $ivl_for_loop0 $end
$var integer 32 E" i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 F" i [31:0] $end
$upscope $end
$upscope $end
$scope task test_performance_disable $end
$var reg 32 G" initial_accesses [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx G"
b0 F"
b0 E"
b0 D"
b0 C"
b0 B"
xA"
x@"
x?"
x>"
0="
b0 <"
0;"
0:"
09"
b0 8"
07"
b0 6"
b0 5"
b0 4"
bx 3"
b0 2"
01"
b0 0"
b0 /"
0."
b0 -"
b0 ,"
bx +"
0*"
b0 )"
0("
b0 '"
0&"
b0 %"
b0 $"
0#"
0""
b0 !"
0~
b0 }
b0 |
bx {
0z
b0 y
0x
b0 w
0v
b0 u
0t
b0 s
0r
b0 q
b0 p
b0 o
b100 n
b0 m
b0 l
b0 k
b0 j
b0 i
0h
b0 g
b0 f
b0 e
b0 d
0c
b0 b
b0 a
b0 `
b0 _
b0 ^
b0 ]
b0 \
0[
b0 Z
b0 Y
b0 X
0W
b0 V
b0 U
b0 T
0S
b100 R
0Q
1P
0O
0N
0M
0L
0K
0J
0I
0H
0G
b0 F
0E
0D
0C
0B
0A
0@
0?
b0 >
0=
0<
0;
b0 :
09
b0 8
b0 7
b0 6
05
b0 4
b0 3
b0 2
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
1"
b0 !
$end
#5000
19
#10000
09
#15000
19
#20000
09
#25000
19
#30000
09
#35000
19
#40000
09
#45000
b1 <"
1S
19
#50000
09
#55000
b10 <"
19
#60000
09
#65000
b11 <"
19
#70000
09
#75000
b100 <"
19
#80000
09
#85000
b101 <"
19
#90000
09
#95000
b110 <"
1Q
b1 T
19
#100000
09
#105000
b111 <"
0Q
19
#110000
09
#115000
b1000 <"
1&"
b1 !
b1 p
b1 ,
b1 d
b1 '"
b10010000101010011010100100100 F
b10010000101010011010100100100 b
1E
1@"
19
#120000
09
#125000
b1 *
b1 f
b1 -"
1*"
b1001 <"
1I
19
#130000
09
#135000
b1010 <"
0*"
0&"
0I
0E
19
#140000
09
#145000
b10 !
b10 p
b10 ,
b10 d
b10 '"
1&"
b1011 <"
b11000000100010010101111010000001 F
b11000000100010010101111010000001 b
1E
0@"
19
#150000
09
#155000
b1100 <"
1."
b1 )
b1 g
b1 /"
1J
19
#160000
09
#165000
b1101 <"
1H
19
#170000
09
#175000
b1110 <"
0."
0&"
0H
0J
0E
19
#180000
09
#185000
b11 !
b11 p
b11 ,
b11 d
b11 '"
1&"
b1111 <"
b10000100100001001101011000001001 F
b10000100100001001101011000001001 b
1E
1@"
19
#190000
09
#195000
1="
b0 <"
1*"
b10 *
b10 f
b10 -"
1I
19
#200000
09
#205000
b1101000001010 -
b1101000001010 ,"
0*"
0&"
0="
b1 <"
b1101000001010 +"
0I
0E
19
#210000
09
#215000
b10 <"
1v
b100 !
b100 p
b1 3
b1 \
b1 w
b10110001111100000101011001100011 >
b10110001111100000101011001100011 Z
1=
0?"
1>"
19
#220000
09
#225000
b1 o
b1 1
b1 ^
b1 }
1z
b11 <"
1A
19
#230000
09
#235000
b100 <"
0z
0v
0A
0=
19
#240000
09
#245000
b1 .
b1 a
b1 %"
b101 !
b101 p
b10 3
b10 \
b10 w
1""
1v
b101 <"
b110101110010111101100001101 >
b110101110010111101100001101 Z
1C
1=
1?"
0>"
19
#250000
09
#255000
b110 <"
1~
b1 0
b1 _
b1 !"
1B
19
#260000
09
#265000
b1 /
b1 `
b1 $"
1#"
b111 <"
1D
1@
19
#270000
09
#275000
b1000 <"
0#"
0""
0~
0v
0D
0C
0@
0B
0=
19
#280000
09
#285000
b10 .
b10 a
b10 %"
b110 !
b110 p
b11 3
b11 \
b11 w
1""
1v
b1001 <"
b1000110110111111001100110001101 >
b1000110110111111001100110001101 Z
1C
1=
1>"
19
#290000
09
#295000
b1010 <"
1z
b10 o
b10 1
b10 ^
b10 }
1A
19
#300000
09
#305000
0""
0z
0v
b1011 <"
0C
0A
0=
19
#310000
09
#315000
b1100 <"
19"
b1 '
b1 i
b1 0"
1M
1A"
19
#320000
09
#325000
b1 %
b1 k
b1 5"
1:"
b1101 <"
1N
19
#330000
09
#335000
b1110 <"
0:"
09"
0N
0M
19
#340000
09
#345000
b10 '
b10 i
b10 0"
19"
b1111 <"
1M
0A"
19
#350000
09
#355000
1="
b0 <"
1;"
b1 $
b1 l
b1 6"
1O
19
#360000
09
#365000
b100001 8
b100001 q
b1001110001000 (
b1001110001000 4"
b1101000001010 4
b1101000001010 |
0;"
09"
0="
b1 <"
b1001110001000 3"
b1101000001010 {
0O
0M
19
#370000
09
#375000
b10 <"
b0 )
b0 g
b0 /"
b0 *
b0 f
b0 -"
b0 ,
b0 d
b0 '"
b0 /
b0 `
b0 $"
b0 .
b0 a
b0 %"
b0 0
b0 _
b0 !"
b0 o
b0 1
b0 ^
b0 }
b0 !
b0 p
b0 3
b0 \
b0 w
b0 $
b0 l
b0 6"
b0 %
b0 k
b0 5"
b0 '
b0 i
b0 0"
b0 (
b0 4"
b0 4
b0 |
b0 -
b0 ,"
b0 8
b0 q
1Q
b10 T
b1 U
19
#380000
09
#385000
b11 <"
0Q
19
#390000
09
#395000
b100 <"
1&"
b1 !
b1 p
b1 ,
b1 d
b1 '"
b10110010110000101000010001100101 F
b10110010110000101000010001100101 b
1E
19
#400000
09
#405000
b1 *
b1 f
b1 -"
1*"
b101 <"
1I
19
#410000
09
#415000
b110 <"
0*"
0&"
0I
0E
19
#420000
09
#425000
b10 !
b10 p
b10 ,
b10 d
b10 '"
1&"
b111 <"
b10001001001101110101001000010010 F
b10001001001101110101001000010010 b
1E
b1 E"
19
#430000
09
#435000
b1000 <"
1*"
b10 *
b10 f
b10 -"
1I
19
#440000
09
#445000
0*"
0&"
b1001 <"
0I
0E
19
#450000
09
#455000
b1010 <"
1&"
b11 !
b11 p
b11 ,
b11 d
b11 '"
b111100111110001100000001 F
b111100111110001100000001 b
1E
b10 E"
19
#460000
09
#465000
b1 o
b11 *
b11 f
b11 -"
1*"
b1011 <"
1I
19
#470000
09
#475000
b1100 <"
0*"
0&"
0I
0E
19
#480000
09
#485000
b100 !
b100 p
b100 ,
b100 d
b100 '"
1&"
b1101 <"
b110110101111100110100001101 F
b110110101111100110100001101 b
1E
b11 E"
19
#490000
09
#495000
b1110 <"
1*"
b100 *
b100 f
b100 -"
1I
19
#500000
09
#505000
0*"
0&"
b1111 <"
0I
0E
19
#510000
09
#515000
1="
b0 <"
1&"
b101 !
b101 p
b101 ,
b101 d
b101 '"
b111011001000111111000101110110 F
b111011001000111111000101110110 b
1E
b100 E"
19
#520000
09
#525000
b10100 8
b10100 q
b1111101000000 -
b1111101000000 ,"
b10 o
b101 *
b101 f
b101 -"
1*"
0="
b1 <"
b1111101000000 +"
1I
19
#530000
09
#535000
b10 <"
0*"
0&"
0I
0E
19
#540000
09
#545000
b110 !
b110 p
b110 ,
b110 d
b110 '"
1&"
b11 <"
b11110100011011100110100111101 F
b11110100011011100110100111101 b
1E
b101 E"
19
#550000
09
#555000
b100 <"
1*"
b110 *
b110 f
b110 -"
1I
19
#560000
09
#565000
0*"
0&"
b101 <"
0I
0E
19
#570000
09
#575000
b110 <"
1&"
b111 !
b111 p
b111 ,
b111 d
b111 '"
b1110110110101000101011111101101 F
b1110110110101000101011111101101 b
1E
b110 E"
19
#580000
09
#585000
b111 *
b111 f
b111 -"
1*"
b111 <"
1I
19
#590000
09
#595000
b1000 <"
0*"
0&"
0I
0E
19
#600000
09
#605000
b1000 !
b1000 p
b1000 ,
b1000 d
b1000 '"
1&"
b1001 <"
b1000110001011011111011110001100 F
b1000110001011011111011110001100 b
1E
b111 E"
19
#610000
09
#615000
b1010 <"
1*"
b11 o
b1000 *
b1000 f
b1000 -"
1I
19
#620000
09
#625000
0*"
0&"
b1011 <"
0I
0E
19
#630000
09
#635000
b1100 <"
1&"
b1001 !
b1001 p
b1001 ,
b1001 d
b1001 '"
b1111100111111011110100111111001 F
b1111100111111011110100111111001 b
1E
0@"
b1000 E"
19
#640000
09
#645000
b1 )
b1 g
b1 /"
1."
b1101 <"
1J
19
#650000
09
#655000
b1110 <"
1H
19
#660000
09
#665000
0."
0&"
b1111 <"
0H
0J
0E
19
#670000
09
#675000
1="
b0 <"
1&"
b1010 !
b1010 p
b1010 ,
b1010 d
b1010 '"
b11100011001101110010010011000110 F
b11100011001101110010010011000110 b
1E
b1 F"
19
#680000
09
#685000
b11110 8
b11110 q
b10 )
b10 g
b10 /"
1."
0="
b1 <"
1J
19
#690000
09
#695000
b10 <"
1H
19
#700000
09
#705000
0."
0&"
b11 <"
0H
0J
0E
19
#710000
09
#715000
b100 <"
b10 F"
19
#720000
09
#725000
b101 <"
19
#730000
09
#735000
b110 <"
19
#740000
09
#745000
b111 <"
19
#750000
09
#755000
b1000 <"
19
#760000
09
#765000
b1001 <"
19
#770000
09
#775000
b1010 <"
19
#780000
09
#785000
b1011 <"
19
#790000
09
#795000
b1100 <"
19
#800000
09
#805000
b1101 <"
19
#810000
09
#815000
b1110 <"
19
#820000
09
#825000
b1111 <"
19
#830000
09
#835000
1="
b0 <"
19
#840000
09
#845000
0="
b1 <"
19
#850000
09
#855000
b10 <"
19
#860000
09
#865000
b11 <"
19
#870000
09
#875000
b100 <"
19
#880000
09
#885000
b101 <"
19
#890000
09
#895000
b110 <"
19
#900000
09
#905000
b111 <"
19
#910000
09
#915000
b1000 <"
19
#920000
09
#925000
b1001 <"
19
#930000
09
#935000
b1010 <"
19
#940000
09
#945000
b1011 <"
19
#950000
09
#955000
b1100 <"
19
#960000
09
#965000
b1101 <"
19
#970000
09
#975000
b1110 <"
19
#980000
09
#985000
b1111 <"
19
#990000
09
#995000
1="
b0 <"
19
#1000000
09
#1005000
0="
b1 <"
19
#1010000
09
#1015000
b10 <"
19
#1020000
09
#1025000
b11 <"
19
#1030000
09
#1035000
b100 <"
b0 )
b0 g
b0 /"
b0 o
b0 *
b0 f
b0 -"
b0 !
b0 p
b0 ,
b0 d
b0 '"
b0 -
b0 ,"
b0 8
b0 q
1Q
b11 T
b10 U
19
#1040000
09
#1045000
b101 <"
0Q
19
#1050000
09
#1055000
0"
0P
b0 G"
19
#1060000
09
#1065000
1&"
b11100010111101111000010011000101 F
b11100010111101111000010011000101 b
1E
1@"
19
#1070000
09
#1075000
1*"
1I
19
#1080000
09
#1085000
0*"
0&"
0I
0E
19
#1090000
09
#1095000
1&"
b11010101000100111101001010101010 F
b11010101000100111101001010101010 b
1E
19
#1100000
09
#1105000
1*"
1I
19
#1110000
09
#1115000
0*"
0&"
0I
0E
19
#1120000
09
#1125000
b110 <"
1"
1P
b11 U
19
#1130000
09
#1135000
b111 <"
1Q
b100 T
19
#1140000
09
#1145000
b1000 <"
0Q
19
#1150000
09
#1155000
b1001 <"
1t
b1 6
b1 Y
b1 u
b1000000000000 :
b1000000000000 V
1<
19
#1160000
09
#1165000
b1 7
b1 X
b1 s
1r
0t
b1010 <"
b10000000000000 :
b10000000000000 V
1;
0<
19
#1170000
09
#1175000
b1011 <"
0r
1t
b10 6
b10 Y
b10 u
b11000000000000 :
b11000000000000 V
1<
0;
19
#1180000
09
#1185000
0t
b1100 <"
0<
19
#1190000
09
#1195000
b1101 <"
b0 7
b0 X
b0 s
b0 6
b0 Y
b0 u
1Q
b101 T
b100 U
19
#1200000
09
#1205000
b1110 <"
0Q
19
#1210000
09
#1215000
b1111 <"
1&"
b1 !
b1 p
b1 ,
b1 d
b1 '"
b1110010101011111111011111100101 F
b1110010101011111111011111100101 b
1E
19
#1220000
09
#1225000
b1 *
b1 f
b1 -"
1*"
1="
b0 <"
1I
19
#1230000
09
#1235000
0="
b1 <"
0*"
0&"
b10011100010000 -
b10011100010000 ,"
b10011100010000 +"
0I
0E
19
#1240000
09
#1245000
b10 !
b10 p
b10 ,
b10 d
b10 '"
1&"
b10 <"
b10111011110100100111001001110111 F
b10111011110100100111001001110111 b
1E
b1 B"
19
#1250000
09
#1255000
b11 <"
1*"
b10 *
b10 f
b10 -"
1I
19
#1260000
09
#1265000
0*"
0&"
b100 <"
0I
0E
19
#1270000
09
#1275000
b101 <"
1&"
b11 !
b11 p
b11 ,
b11 d
b11 '"
b10001001001100101101011000010010 F
b10001001001100101101011000010010 b
1E
b10 B"
19
#1280000
09
#1285000
b1 o
b11 *
b11 f
b11 -"
1*"
b110 <"
1I
19
#1290000
09
#1295000
b111 <"
0*"
0&"
0I
0E
19
#1300000
09
#1305000
b100 !
b100 p
b100 ,
b100 d
b100 '"
1&"
b1000 <"
b1000111111011001101101110001111 F
b1000111111011001101101110001111 b
1E
b11 B"
19
#1310000
09
#1315000
b1001 <"
1*"
b100 *
b100 f
b100 -"
1I
19
#1320000
09
#1325000
0*"
0&"
b1010 <"
0I
0E
19
#1330000
09
#1335000
b1011 <"
1&"
b101 !
b101 p
b101 ,
b101 d
b101 '"
b1111001001100000110100111110010 F
b1111001001100000110100111110010 b
1E
0@"
b100 B"
19
#1340000
09
#1345000
b1 )
b1 g
b1 /"
1."
b1100 <"
1J
19
#1350000
09
#1355000
b1101 <"
1H
19
#1360000
09
#1365000
0."
0&"
b1110 <"
0H
0J
0E
19
#1370000
09
#1375000
b1111 <"
1v
b110 !
b110 p
b1 3
b1 \
b1 w
b11100111011101101001011011001110 >
b11100111011101101001011011001110 Z
1=
0?"
19
#1380000
09
#1385000
b10 o
b1 1
b1 ^
b1 }
1z
1="
b0 <"
1A
19
#1390000
09
#1395000
0="
b1 <"
0z
0v
b10011100010000 4
b10011100010000 |
b1111101000000 -
b1111101000000 ,"
b100001 8
b100001 q
b10011100010000 {
b1111101000000 +"
0A
0=
19
#1400000
09
#1405000
b111 !
b111 p
b10 3
b10 \
b10 w
1v
b10 <"
b11110100000000000111101011101000 >
b11110100000000000111101011101000 Z
1=
b1 C"
19
#1410000
09
#1415000
b11 <"
1z
b10 1
b10 ^
b10 }
1A
19
#1420000
09
#1425000
0z
0v
b100 <"
0A
0=
19
#1430000
09
#1435000
b101 <"
1v
b1000 !
b1000 p
b11 3
b11 \
b11 w
b11100010110010100100111011000101 >
b11100010110010100100111011000101 Z
1=
b10 C"
19
#1440000
09
#1445000
b11 o
b11 1
b11 ^
b11 }
1z
b110 <"
1A
19
#1450000
09
#1455000
b111 <"
0z
0v
0A
0=
19
#1460000
09
#1465000
b1001 !
b1001 p
b100 3
b100 \
b100 w
1v
b1000 <"
b101110010110000100100101011100 >
b101110010110000100100101011100 Z
1=
0>"
b11 C"
19
#1470000
09
#1475000
b1001 <"
1~
b1 0
b1 _
b1 !"
1B
19
#1480000
09
#1485000
b1010 <"
1@
19
#1490000
09
#1495000
b1011 <"
0~
0v
0@
0B
0=
19
#1500000
09
#1505000
b1010 !
b1010 p
b101 3
b101 \
b101 w
1v
b1100 <"
b11011110100011100010100010111101 >
b11011110100011100010100010111101 Z
1=
b1 D"
19
#1510000
09
#1515000
b1101 <"
1~
b10 0
b10 _
b10 !"
1B
19
#1520000
09
#1525000
b1110 <"
1@
19
#1530000
09
#1535000
b1111 <"
0~
0v
0@
0B
0=
19
#1540000
09
#1545000
1="
b0 <"
b10 D"
19
#1550000
09
#1555000
0="
b1 <"
b1011101110000 4
b1011101110000 |
b11110 8
b11110 q
b1011101110000 {
19
#1560000
09
#1565000
b10 <"
19
#1570000
09
#1575000
b11 <"
19
#1580000
09
#1585000
b100 <"
19
#1590000
09
#1595000
b101 <"
19
#1600000
09
#1605000
b110 <"
19
#1610000
09
#1615000
b111 <"
19
#1620000
09
#1625000
b1000 <"
19
#1630000
09
#1635000
b1001 <"
19
#1640000
09
#1645000
b1010 <"
19
#1650000
09
#1655000
b1011 <"
19
#1660000
09
#1665000
b1100 <"
19
#1670000
09
#1675000
b1101 <"
19
#1680000
09
#1685000
b1110 <"
19
#1690000
09
#1695000
b1111 <"
19
#1700000
09
#1705000
1="
b0 <"
19
#1710000
09
#1715000
0="
b1 <"
19
#1720000
09
#1725000
b10 <"
19
#1730000
09
#1735000
b11 <"
19
#1740000
09
#1745000
b100 <"
19
#1750000
09
#1755000
b101 <"
19
#1760000
09
#1765000
b110 <"
19
#1770000
09
#1775000
b111 <"
19
#1780000
09
#1785000
b1000 <"
19
#1790000
09
#1795000
b1001 <"
19
#1800000
09
#1805000
b1010 <"
19
#1810000
09
#1815000
b1011 <"
19
#1820000
09
#1825000
b1100 <"
19
#1830000
09
#1835000
b1101 <"
19
#1840000
09
#1845000
b1110 <"
19
#1850000
09
#1855000
b1111 <"
19
#1860000
09
#1865000
1="
b0 <"
b101 U
19
