// Seed: 4196443842
module module_0 (
    input  uwire id_0,
    input  tri1  id_1,
    input  wire  id_2,
    output tri0  module_0
);
  reg id_5;
  initial begin : LABEL_0
    id_5 <= id_1;
  end
endmodule
module module_1 #(
    parameter id_1  = 32'd35,
    parameter id_10 = 32'd21
) (
    input wire id_0,
    input wor _id_1,
    input wand id_2,
    output uwire id_3
    , id_12,
    input uwire id_4,
    input wire id_5,
    input supply0 id_6,
    input supply1 id_7,
    output tri id_8,
    input tri id_9,
    input supply1 _id_10
);
  localparam [-1 : id_10] id_13 = -1;
  logic id_14;
  assign id_12 = -1 > id_1 ? -1 : id_5;
  assign id_14[id_1] = id_4 == id_4;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_9,
      id_8
  );
  assign modCall_1.id_3 = 0;
endmodule
