// Seed: 2380612791
module module_0;
  wire id_2;
endmodule
module module_1 #(
    parameter id_11 = 32'd77,
    parameter id_12 = 32'd40
) (
    input  tri0  id_0,
    input  tri   id_1,
    output tri0  id_2,
    input  uwire id_3,
    input  tri   id_4,
    inout  wor   id_5,
    output tri   id_6,
    input  uwire id_7,
    input  wor   id_8,
    output tri1  id_9
);
  always #1 id_9 = id_5 & id_4 & id_0 & 1;
  xnor (id_2, id_3, id_4, id_5, id_7, id_8);
  module_0(); defparam id_11.id_12 = 1'b0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_9;
  module_0();
endmodule
