# do LogicalStep_Lab4.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:36 on Jul 15,2024
# vlog -work work LogicalStep_Lab4_top.vo 
# -- Compiling module LogicalStep_Lab4_top
# 
# Top level modules:
# 	LogicalStep_Lab4_top
# End time: 18:51:36 on Jul 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:36 on Jul 15,2024
# vlog -work work Waveform1.vwf.vt 
# -- Compiling module LogicalStep_Lab4_top_vlg_vec_tst
# 
# Top level modules:
# 	LogicalStep_Lab4_top_vlg_vec_tst
# End time: 18:51:36 on Jul 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L fiftyfivenm_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.LogicalStep_Lab4_top_vlg_vec_tst 
# Start time: 18:51:36 on Jul 15,2024
# Loading work.LogicalStep_Lab4_top_vlg_vec_tst
# Loading work.LogicalStep_Lab4_top
# Loading fiftyfivenm_ver.fiftyfivenm_io_obuf
# Loading fiftyfivenm_ver.fiftyfivenm_io_ibuf
# Loading fiftyfivenm_ver.fiftyfivenm_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# after#25
# ** Note: $finish    : Waveform1.vwf.vt(72)
#    Time: 32 us  Iteration: 0  Instance: /LogicalStep_Lab4_top_vlg_vec_tst
# End time: 18:51:37 on Jul 15,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
