{
   "ActiveEmotionalView":"Default View",
   "Addressing View_Layers":"/RXCLK_1:false|/PCIe_RESETn_1:false|/axi_ad9361_0_rst:false|/RESETn_1:false|/axi_pcie_0_axi_aclk_out:false|/rst_axi_pcie_0_125M_peripheral_aresetn:false|/axi_pcie_0_axi_ctl_aclk_out:false|/util_ds_buf_0_IBUF_OUT:false|/rst_axi_pcie_0_125M_interconnect_aresetn:false|/clk_wiz_0_clk_out1:false|/RXDATA_1:false|/axi_ad9361_0_l_clk:false|/clk_wiz_0_i2s_data_clk:false|/mig_7series_0_ui_clk:false|/axi_dmac_rf_rx_irq:false|/xadc_wiz_0_ip2intc_irpt:false|/axi_dmac_i2s_tx_irq:false|/clk_wiz_0_ddr3_clk:false|/clk_wiz_0_delay_ref_clk:false|/axi_ad9361_0_gps_pps_irq:false|/mig_7series_0_ui_clk_sync_rst:false|/axi_dmac_i2s_rx_irq:false|/axi_quad_spi_0_ip2intc_irpt:false|/axi_dmac_rf_tx_irq:false|/axi_iic_0_iic2intc_irpt:false|/clk_wiz_0_qspi_ext_clk:false|/data_clk_i_0_1:false|/rst_mig_7series_0_166M_peripheral_aresetn:false|/DDR3_CLK_IN_1:false|/rst_mig_7series_0_166M_interconnect_aresetn:false|/axi_quad_spi_1_ip2intc_irpt:false|",
   "Addressing View_ScaleFactor":"1.46706",
   "Addressing View_TopLeft":"1702,-39",
   "Color Coded_Layers":"/RESETn_1:true|/clk_wiz_0_i2s_data_clk:true|/mig_7series_0_ui_clk:true|/axi_dmac_rf_rx_irq:true|/xadc_wiz_0_ip2intc_irpt:true|/axi_dmac_i2s_tx_irq:true|/clk_wiz_0_ddr3_clk:true|/axi_pcie_0_axi_ctl_aclk_out:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_delay_ref_clk:true|/axi_ad9361_0_gps_pps_irq:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_ad9361_0_l_clk:true|/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/mig_7series_0_ui_clk_sync_rst:true|/axi_dmac_i2s_rx_irq:true|/axi_quad_spi_0_ip2intc_irpt:true|/axi_dmac_rf_tx_irq:true|/axi_iic_0_iic2intc_irpt:true|/RXDATA_1:true|/axi_pcie_0_axi_aclk_out:true|/clk_wiz_0_qspi_ext_clk:true|",
   "Color Coded_ScaleFactor":"1.9655",
   "Color Coded_TopLeft":"813,955",
   "Default View_Layers":"/RESETn_1:true|/clk_wiz_0_i2s_data_clk:true|/mig_7series_0_ui_clk:true|/axi_dmac_rf_rx_irq:true|/xadc_wiz_0_ip2intc_irpt:true|/axi_dmac_i2s_tx_irq:true|/clk_wiz_0_ddr3_clk:true|/axi_pcie_0_axi_ctl_aclk_out:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_delay_ref_clk:true|/axi_ad9361_0_gps_pps_irq:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_ad9361_0_l_clk:true|/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/mig_7series_0_ui_clk_sync_rst:true|/axi_dmac_i2s_rx_irq:true|/axi_quad_spi_0_ip2intc_irpt:true|/axi_dmac_rf_tx_irq:true|/axi_iic_0_iic2intc_irpt:true|/RXDATA_1:true|/axi_pcie_0_axi_aclk_out:true|/clk_wiz_0_qspi_ext_clk:true|/data_clk_i_0_1:true|/rst_mig_7series_0_166M_peripheral_aresetn:true|/DDR3_CLK_IN_1:true|/rst_mig_7series_0_166M_interconnect_aresetn:true|/axi_quad_spi_1_ip2intc_irpt:true|",
   "Default View_ScaleFactor":"0.994086",
   "Default View_TopLeft":"4154,2867",
   "Display-PortTypeClock":"true",
   "Display-PortTypeData":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.103087",
   "Grouping and No Loops_TopLeft":"-3288,-834",
   "Interfaces View_Layers":"/RXCLK_1:false|/PCIe_RESETn_1:false|/axi_ad9361_0_rst:false|/RESETn_1:false|/axi_pcie_0_axi_aclk_out:false|/rst_axi_pcie_0_125M_peripheral_aresetn:false|/axi_pcie_0_axi_ctl_aclk_out:false|/util_ds_buf_0_IBUF_OUT:false|/rst_axi_pcie_0_125M_interconnect_aresetn:false|/clk_wiz_0_clk_out1:false|/RXDATA_1:false|/axi_ad9361_0_l_clk:false|/clk_wiz_0_i2s_data_clk:false|/mig_7series_0_ui_clk:false|/axi_dmac_rf_rx_irq:false|/xadc_wiz_0_ip2intc_irpt:false|/axi_dmac_i2s_tx_irq:false|/clk_wiz_0_ddr3_clk:false|/clk_wiz_0_delay_ref_clk:false|/axi_ad9361_0_gps_pps_irq:false|/mig_7series_0_ui_clk_sync_rst:false|/axi_dmac_i2s_rx_irq:false|/axi_quad_spi_0_ip2intc_irpt:false|/axi_dmac_rf_tx_irq:false|/axi_iic_0_iic2intc_irpt:false|/clk_wiz_0_qspi_ext_clk:false|/rst_mig_7series_0_166M_interconnect_aresetn:false|/DDR3_CLK_IN_1:false|/rst_mig_7series_0_166M_peripheral_aresetn:false|",
   "Interfaces View_Layout":"",
   "Interfaces View_ScaleFactor":"0.407307",
   "Interfaces View_TopLeft":"-137,-199",
   "No Loops_Layers":"/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/RESETn_1:true|/axi_pcie_0_axi_aclk_out:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_pcie_0_axi_ctl_aclk_out:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_clk_out1:true|/RXDATA_1:true|/axi_ad9361_0_l_clk:true|",
   "No Loops_ScaleFactor":"0.181599",
   "No Loops_TopLeft":"-1222,-600",
   "Reduced Jogs_Layers":"/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/RESETn_1:true|/axi_pcie_0_axi_aclk_out:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_pcie_0_axi_ctl_aclk_out:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_clk_out1:true|/RXDATA_1:true|/axi_ad9361_0_l_clk:true|/axi_dmac_rf_tx_irq:true|/rst_mig_7series_0_166M_interconnect_aresetn:true|/clk_wiz_0_i2s_data_clk:true|/axi_dmac_rf_rx_irq:true|/axi_iic_0_iic2intc_irpt:true|/mig_7series_0_ui_clk_sync_rst:true|/axi_dmac_i2s_rx_irq:true|/axi_dmac_i2s_tx_irq:true|/xadc_wiz_0_ip2intc_irpt:true|/DDR3_CLK_IN_1:true|/axi_quad_spi_0_ip2intc_irpt:true|/clk_wiz_0_qspi_ext_clk:true|/mig_7series_0_ui_clk:true|/axi_ad9361_0_gps_pps_irq:true|/rst_mig_7series_0_166M_peripheral_aresetn:true|/clk_wiz_0_delay_ref_clk:true|",
   "Reduced Jogs_ScaleFactor":"1.1256",
   "Reduced Jogs_TopLeft":"1707,845",
   "comment_0":"Build Timestamping IP and connect to 2 AND gates that are currently masked with VCC to apply backpressure to DMA and ADC",
   "comment_1":"For TX, we apply back-pressure by telling the Unpacker that the data from the DMA is not ready.
Since the Unpacker copies the valid signal into the ready signal, there is no need to signal the DMA that the Unpacker is not ready.",
   "comment_2":"For RX, we apply back-pressure by masking the wr_en from the ADC. This way, the ADC keeps spitting out samples that get ignored by the Packer.",
   "commentid":"comment_0|comment_1|comment_2|",
   "fillcolor_comment_0":"",
   "fillcolor_comment_1":"",
   "fillcolor_comment_2":"",
   "font_comment_0":"33",
   "font_comment_1":"33",
   "font_comment_2":"33",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port PCIe_REFCLK -pg 1 -lvl 0 -x -20 -y 2670 -defaultsOSRD
preplace port PCIe -pg 1 -lvl 14 -x 5560 -y 2160 -defaultsOSRD
preplace port GPIO0 -pg 1 -lvl 14 -x 5560 -y 1420 -defaultsOSRD
preplace port GPIO1 -pg 1 -lvl 14 -x 5560 -y 1440 -defaultsOSRD
preplace port AUDIO_I2C -pg 1 -lvl 14 -x 5560 -y 1580 -defaultsOSRD
preplace port FLASH_QSPI -pg 1 -lvl 14 -x 5560 -y 2220 -defaultsOSRD
preplace port CODEC_I2S -pg 1 -lvl 14 -x 5560 -y 2030 -defaultsOSRD
preplace port DDR3 -pg 1 -lvl 14 -x 5560 -y 2680 -defaultsOSRD
preplace port ADCIN_MAIN -pg 1 -lvl 0 -x -20 -y 1930 -defaultsOSRD
preplace port TRX_SPI -pg 1 -lvl 14 -x 5560 -y 2510 -defaultsOSRD
preplace port SYS_I2C -pg 1 -lvl 14 -x 5560 -y 1790 -defaultsOSRD
preplace port SYNTH_SPI -pg 1 -lvl 14 -x 5560 -y 3230 -defaultsOSRD
preplace port port-id_RESETn -pg 1 -lvl 0 -x -20 -y 3110 -defaultsOSRD
preplace port port-id_TRX_DATA_CLK -pg 1 -lvl 0 -x -20 -y 240 -defaultsOSRD
preplace port port-id_TRX_FBCLK -pg 1 -lvl 14 -x 5560 -y 90 -defaultsOSRD
preplace port port-id_TRX_TXFRAME -pg 1 -lvl 14 -x 5560 -y 110 -defaultsOSRD
preplace port port-id_TRX_RXFRAME -pg 1 -lvl 0 -x -20 -y 260 -defaultsOSRD
preplace port port-id_TRX_EN -pg 1 -lvl 14 -x 5560 -y 150 -defaultsOSRD
preplace port port-id_TRX_TXNRX -pg 1 -lvl 14 -x 5560 -y 170 -defaultsOSRD
preplace port port-id_PCIe_RESETn -pg 1 -lvl 0 -x -20 -y 3130 -defaultsOSRD
preplace port port-id_I2S_BCLK_IN -pg 1 -lvl 0 -x -20 -y 2940 -defaultsOSRD
preplace port port-id_TRX_CLK_OUT -pg 1 -lvl 0 -x -20 -y 40 -defaultsOSRD
preplace port port-id_FPGA_CLK0 -pg 1 -lvl 0 -x -20 -y 3310 -defaultsOSRD
preplace portBus TRX_P1_RXDATA -pg 1 -lvl 0 -x -20 -y 280 -defaultsOSRD
preplace portBus TRX_P0_TXDATA -pg 1 -lvl 14 -x 5560 -y 130 -defaultsOSRD
preplace portBus PCIe_CLKREQn -pg 1 -lvl 14 -x 5560 -y 3030 -defaultsOSRD
preplace portBus TRX_CTRL_OUT -pg 1 -lvl 0 -x -20 -y 20 -defaultsOSRD
preplace portBus TRX_CTRL_IN -pg 1 -lvl 14 -x 5560 -y 3290 -defaultsOSRD
preplace portBus TRX_EN_AGC -pg 1 -lvl 14 -x 5560 -y 3050 -defaultsOSRD
preplace portBus TRX_RESETn -pg 1 -lvl 14 -x 5560 -y 3150 -defaultsOSRD
preplace portBus TRX_SYNC_IN -pg 1 -lvl 14 -x 5560 -y 3070 -defaultsOSRD
preplace portBus CODEC_RESETn -pg 1 -lvl 14 -x 5560 -y 1600 -defaultsOSRD
preplace portBus PM_I2C_EN -pg 1 -lvl 14 -x 5560 -y 1830 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 9 -x 3570 -y 2560 -defaultsOSRD
preplace inst axi_i2s_adi_0 -pg 1 -lvl 12 -x 4900 -y 2020 -defaultsOSRD
preplace inst logic_and_0 -pg 1 -lvl 2 -x 610 -y 2850 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 12 -x 4900 -y 2750 -defaultsOSRD
preplace inst rst_mig_7series_0_166M -pg 1 -lvl 6 -x 2270 -y 2800 -defaultsOSRD
preplace inst rst_axi_pcie_0_125M -pg 1 -lvl 12 -x 4900 -y 3050 -swap {0 4 2 3 1 7 9 8 5 6} -defaultsOSRD
preplace inst ad9361_adc_packer -pg 1 -lvl 3 -x 1000 -y 990 -swap {0 1 2 3 4 16 14 5 7 9 11 15 12 6 8 10 13} -defaultsOSRD
preplace inst ad9361_dac_unpacker -pg 1 -lvl 5 -x 1850 -y 1070 -defaultsOSRD
preplace inst logic_or_1 -pg 1 -lvl 4 -x 1400 -y 940 -defaultsOSRD
preplace inst logic_or_0 -pg 1 -lvl 1 -x 170 -y 2750 -swap {1 0 2} -defaultsOSRD
preplace inst ext_reset_combiner -pg 1 -lvl 5 -x 1850 -y 3120 -defaultsOSRD
preplace inst xadc_wiz_0 -pg 1 -lvl 10 -x 4070 -y 2030 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 24 25 26 27 28 29 23} -defaultsOSRD
preplace inst irq_concat_0 -pg 1 -lvl 2 -x 610 -y 2330 -defaultsOSRD
preplace inst GND_0 -pg 1 -lvl 13 -x 5350 -y 3090 -defaultsOSRD
preplace inst GND_1 -pg 1 -lvl 13 -x 5350 -y 3290 -defaultsOSRD
preplace inst axi_ad9361 -pg 1 -lvl 10 -x 4070 -y 420 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 8 -x 3100 -y 2560 -defaultsOSRD
preplace inst axi_dmac_rf_rx -pg 1 -lvl 4 -x 1400 -y 1340 -defaultsOSRD
preplace inst axi_dmac_rf_tx -pg 1 -lvl 4 -x 1400 -y 1570 -defaultsOSRD
preplace inst axi_dmac_i2s_tx -pg 1 -lvl 4 -x 1400 -y 2040 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 12 -x 4900 -y 1440 -defaultsOSRD
preplace inst axi_iic_0 -pg 1 -lvl 12 -x 4900 -y 1600 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 28 27} -defaultsOSRD
preplace inst axi_cpu_dma_interconnect -pg 1 -lvl 5 -x 1850 -y 2310 -defaultsOSRD
preplace inst axi_pcie_interconnect -pg 1 -lvl 7 -x 2720 -y 2450 -defaultsOSRD
preplace inst axi_peripheral_interconnect -pg 1 -lvl 9 -x 3570 -y 1630 -defaultsOSRD
preplace inst axi_pcie_0 -pg 1 -lvl 6 -x 2270 -y 2410 -defaultsOSRD
preplace inst axi_protocol_convert_0 -pg 1 -lvl 8 -x 3100 -y 2340 -defaultsOSRD
preplace inst axi_quad_spi_0 -pg 1 -lvl 12 -x 4900 -y 2290 -defaultsOSRD
preplace inst axi_quad_spi_1 -pg 1 -lvl 12 -x 4900 -y 2520 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 5 -x 1850 -y 2670 -swap {0 1 2 4 3} -defaultsOSRD
preplace inst axi_dmac_i2s_rx -pg 1 -lvl 4 -x 1400 -y 2320 -defaultsOSRD
preplace inst VCC_0 -pg 1 -lvl 1 -x 170 -y 2880 -defaultsOSRD
preplace inst logic_and_2 -pg 1 -lvl 4 -x 1400 -y 2850 -defaultsOSRD
preplace inst SOFT_RESET -pg 1 -lvl 4 -x 1400 -y 3000 -defaultsOSRD
preplace inst int_reset_combiner -pg 1 -lvl 5 -x 1850 -y 2980 -defaultsOSRD
preplace inst picorv32_0 -pg 1 -lvl 4 -x 1400 -y 2570 -defaultsOSRD
preplace inst irq_concat_1 -pg 1 -lvl 3 -x 1000 -y 2560 -defaultsOSRD
preplace inst GND_2 -pg 1 -lvl 2 -x 610 -y 2610 -defaultsOSRD
preplace inst rst_mig_7series_0_10M -pg 1 -lvl 13 -x 5350 -y 2930 -defaultsOSRD
preplace inst axi_iic_1 -pg 1 -lvl 12 -x 4900 -y 1810 -defaultsOSRD
preplace inst axi_quad_spi_2 -pg 1 -lvl 12 -x 4900 -y 3240 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 11 -x 4510 -y 3300 -defaultsOSRD
preplace netloc CORTEXM3_AXI_0_SYSRESETREQ 1 4 8 1620 3050 NJ 3050 NJ 3050 NJ 3050 NJ 3050 NJ 3050 NJ 3050 N
preplace netloc GND_0_dout 1 1 13 400 2120 810 1710 NJ 1710 NJ 1710 2030 2140 NJ 2140 NJ 2140 NJ 2140 3860 2160 NJ 2160 4700J 2150 5170 2340 5540
preplace netloc GND_1_dout 1 13 1 NJ 3290
preplace netloc GND_2_dout 1 2 1 820J 2600n
preplace netloc PCIe_RESETn_1 1 0 5 NJ 3130 NJ 3130 NJ 3130 NJ 3130 NJ
preplace netloc RESETn_1 1 0 5 NJ 3110 NJ 3110 NJ 3110 NJ 3110 NJ
preplace netloc RXCLK_1 1 0 10 NJ 240 NJ 240 NJ 240 NJ 240 NJ 240 NJ 240 NJ 240 NJ 240 NJ 240 NJ
preplace netloc RXDATA_1 1 0 10 NJ 280 NJ 280 NJ 280 NJ 280 NJ 280 NJ 280 NJ 280 NJ 280 NJ 280 NJ
preplace netloc RXFRAME_1 1 0 10 NJ 260 NJ 260 NJ 260 NJ 260 NJ 260 NJ 260 NJ 260 NJ 260 NJ 260 NJ
preplace netloc VCC_0_dout 1 1 12 450 2920 NJ 2920 1160 2920 1590J 2910 NJ 2910 2500J 2890 NJ 2890 NJ 2890 NJ 2890 NJ 2890 NJ 2890 5130
preplace netloc ad9361_adc_packer_fifo_wr_overflow 1 3 7 1160J 750 NJ 750 NJ 750 NJ 750 NJ 750 NJ 750 3720
preplace netloc ad9361_dac_unpacker_fifo_rd_underflow 1 5 5 2030J 800 NJ 800 NJ 800 NJ 800 3780
preplace netloc axi_ad9361_0_adc_data_i0 1 2 9 780 1200 NJ 1200 1660J 1240 NJ 1240 NJ 1240 NJ 1240 3250J 1200 NJ 1200 4360
preplace netloc axi_ad9361_0_adc_data_i1 1 2 9 820 820 NJ 820 NJ 820 NJ 820 NJ 820 NJ 820 NJ 820 NJ 820 4300
preplace netloc axi_ad9361_0_adc_data_q0 1 2 9 840 830 NJ 830 NJ 830 NJ 830 NJ 830 NJ 830 NJ 830 NJ 830 4320
preplace netloc axi_ad9361_0_adc_data_q1 1 2 9 800 810 NJ 810 NJ 810 NJ 810 NJ 810 NJ 810 NJ 810 NJ 810 4250
preplace netloc axi_ad9361_0_adc_enable_i0 1 2 9 810 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 4320
preplace netloc axi_ad9361_0_adc_enable_i1 1 2 9 790 20 NJ 20 NJ 20 NJ 20 NJ 20 NJ 20 NJ 20 NJ 20 4330
preplace netloc axi_ad9361_0_adc_enable_q0 1 2 9 830 30 NJ 30 NJ 30 NJ 30 NJ 30 NJ 30 NJ 30 NJ 30 4250
preplace netloc axi_ad9361_0_adc_enable_q1 1 2 9 820 1180 NJ 1180 1670J 1210 NJ 1210 NJ 1210 NJ 1210 NJ 1210 NJ 1210 4350
preplace netloc axi_ad9361_0_adc_valid_i0 1 0 11 10 1720 NJ 1720 NJ 1720 NJ 1720 NJ 1720 NJ 1720 2460J 1730 NJ 1730 3270J 2170 NJ 2170 4390
preplace netloc axi_ad9361_0_adc_valid_i1 1 0 11 20 1730 NJ 1730 NJ 1730 NJ 1730 NJ 1730 NJ 1730 2450J 1740 NJ 1740 3410J 2130 3750J 2150 4380
preplace netloc axi_ad9361_0_dac_enable_i0 1 4 7 1660 850 NJ 850 NJ 850 NJ 850 NJ 850 NJ 850 4290
preplace netloc axi_ad9361_0_dac_enable_i1 1 4 7 1670 860 NJ 860 NJ 860 NJ 860 NJ 860 NJ 860 4260
preplace netloc axi_ad9361_0_dac_enable_q0 1 4 7 1680 1220 NJ 1220 NJ 1220 NJ 1220 NJ 1220 NJ 1220 4330
preplace netloc axi_ad9361_0_dac_enable_q1 1 4 7 1690 1230 2030J 1180 NJ 1180 NJ 1180 NJ 1180 NJ 1180 4280
preplace netloc axi_ad9361_0_dac_valid_i0 1 3 8 1180 870 NJ 870 NJ 870 NJ 870 NJ 870 NJ 870 NJ 870 4310
preplace netloc axi_ad9361_0_dac_valid_i1 1 3 8 1170 860 1630J 880 NJ 880 NJ 880 NJ 880 NJ 880 NJ 880 4270
preplace netloc axi_ad9361_0_enable 1 10 4 NJ 150 NJ 150 NJ 150 NJ
preplace netloc axi_ad9361_0_gps_pps_irq 1 1 10 440 1800 NJ 1800 NJ 1800 NJ 1800 NJ 1800 NJ 1800 NJ 1800 3320J 2210 NJ 2210 4400
preplace netloc axi_ad9361_0_l_clk 1 2 9 830 1190 1180 1030 1610 840 NJ 840 NJ 840 NJ 840 NJ 840 3790 840 4340
preplace netloc axi_ad9361_0_rst 1 2 9 840 1150 NJ 1150 1580 910 NJ 910 NJ 910 NJ 910 NJ 910 NJ 910 4370
preplace netloc axi_ad9361_0_tx_clk_out 1 10 4 NJ 90 NJ 90 NJ 90 NJ
preplace netloc axi_ad9361_0_tx_data_out 1 10 4 NJ 130 NJ 130 NJ 130 NJ
preplace netloc axi_ad9361_0_tx_frame_out 1 10 4 NJ 110 NJ 110 NJ 110 NJ
preplace netloc axi_ad9361_0_txnrx 1 10 4 NJ 170 NJ 170 NJ 170 NJ
preplace netloc axi_dmac_i2s_rx_irq 1 1 4 330 1760 NJ 1760 NJ 1760 1580
preplace netloc axi_dmac_i2s_tx_irq 1 1 4 430 1850 NJ 1850 NJ 1850 1560
preplace netloc axi_dmac_rf_rx_irq 1 1 4 360 1740 NJ 1740 NJ 1740 1580
preplace netloc axi_dmac_rf_tx_irq 1 1 4 410 1770 NJ 1770 NJ 1770 1570
preplace netloc axi_dmac_rf_tx_m_axis_valid 1 3 2 1200 1680 1560
preplace netloc axi_gpio_0_ip2intc_irpt 1 1 12 370 1780 NJ 1780 NJ 1780 NJ 1780 NJ 1780 NJ 1780 NJ 1780 3400J 2110 3870J 1770 NJ 1770 4650J 1720 5110
preplace netloc axi_iic_0_gpo 1 12 2 NJ 1600 NJ
preplace netloc axi_iic_0_iic2intc_irpt 1 1 12 380 1790 NJ 1790 NJ 1790 NJ 1790 NJ 1790 NJ 1790 NJ 1790 3370J 2080 3830J 1780 NJ 1780 4670J 1730 5100
preplace netloc axi_iic_1_gpo 1 12 2 NJ 1830 NJ
preplace netloc axi_iic_1_iic2intc_irpt 1 1 12 340 1810 NJ 1810 NJ 1810 NJ 1810 NJ 1810 NJ 1810 NJ 1810 3280J 2070 3840J 1890 NJ 1890 NJ 1890 5080
preplace netloc axi_pcie_0_axi_aclk_out 1 3 9 1190 1890 1600 2020 2040J 2150 2510 2210 2900 2210 3310 1190 3850 1870 NJ 1870 4680
preplace netloc axi_pcie_0_axi_ctl_aclk_out 1 6 3 2470J 1720 NJ 1720 3410
preplace netloc axi_pcie_0_interrupt_out 1 1 6 420 1820 NJ 1820 NJ 1820 NJ 1820 NJ 1820 2460
preplace netloc axi_pcie_0_mmcm_lock 1 6 6 2490 2240 2920J 2260 NJ 2260 NJ 2260 NJ 2260 4610J
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 1 12 450 1830 NJ 1830 NJ 1830 NJ 1830 NJ 1830 NJ 1830 NJ 1830 3390J 2090 3810J 1750 NJ 1750 4610J 1690 5120
preplace netloc axi_quad_spi_1_ip2intc_irpt 1 1 12 390 1860 NJ 1860 NJ 1860 NJ 1860 NJ 1860 NJ 1860 NJ 1860 3300J 2420 NJ 2420 NJ 2420 NJ 2420 5080
preplace netloc axi_quad_spi_2_ip2intc_irpt 1 1 12 350 1870 NJ 1870 NJ 1870 NJ 1870 NJ 1870 NJ 1870 NJ 1870 3250J 2430 NJ 2430 NJ 2430 NJ 2430 5100
preplace netloc clk_wiz_0_delay_ref_clk 1 9 4 3890 2760 NJ 2760 4700 2880 5080
preplace netloc data_clk_i_0_1 1 0 12 0J 1850 320J 1840 NJ 1840 NJ 1840 NJ 1840 NJ 1840 NJ 1840 NJ 1840 3340J 2100 3880J 1910 NJ 1910 4700J
preplace netloc int_reset_combiner_Res 1 5 8 2040 2930 NJ 2930 NJ 2930 NJ 2930 NJ 2930 NJ 2930 NJ 2930 NJ
preplace netloc irq_concat_0_dout 1 2 1 760 2330n
preplace netloc irq_concat_1_dout 1 3 1 1170 2560n
preplace netloc logic_and_0_Res 1 2 1 770 1070n
preplace netloc logic_and_2_Res 1 4 1 1630 1010n
preplace netloc logic_or_0_Res 1 1 1 360 2750n
preplace netloc mig_7series_0_mmcm_locked 1 5 8 2050 2900 NJ 2900 NJ 2900 NJ 2900 NJ 2900 NJ 2900 NJ 2900 5160
preplace netloc mig_7series_0_ui_addn_clk_2 1 12 1 5170 2780n
preplace netloc mig_7series_0_ui_clk 1 5 8 2050 2670 2540 2670 NJ 2670 3350J 2620 NJ 2620 NJ 2620 NJ 2620 5080
preplace netloc mig_7series_0_ui_clk_sync_rst 1 4 9 1680 2600 NJ 2600 2480J 2660 NJ 2660 NJ 2660 NJ 2660 NJ 2660 4720J 2610 5090
preplace netloc rst_axi_pcie_0_125M_interconnect_aresetn 1 3 10 1240 2490 1570 2050 2020 2230 2520 2230 2930 2190 3420 2190 NJ 2190 4410J 2170 4720J 2160 5140
preplace netloc rst_axi_pcie_0_125M_peripheral_aresetn 1 3 11 1210 1750 NJ 1750 NJ 1750 NJ 1750 2880 2120 NJ 2120 3800 1740 NJ 1740 4690 2950 5150 3030 5530J
preplace netloc rst_mig_7series_0_166M_interconnect_aresetn 1 6 1 2530 2560n
preplace netloc rst_mig_7series_0_166M_peripheral_aresetn 1 6 6 2540 2800 NJ 2800 NJ 2800 NJ 2800 NJ 2800 NJ
preplace netloc util_ds_buf_0_IBUF_OUT 1 5 1 2020J 2460n
preplace netloc util_upack2_1_fifo_rd_data_0 1 5 5 2010J 760 NJ 760 NJ 760 NJ 760 3730
preplace netloc util_upack2_1_fifo_rd_data_1 1 5 5 2020J 770 NJ 770 NJ 770 NJ 770 3750
preplace netloc util_upack2_1_fifo_rd_data_2 1 5 5 2040J 780 NJ 780 NJ 780 NJ 780 3760
preplace netloc util_upack2_1_fifo_rd_data_3 1 5 5 2050J 790 NJ 790 NJ 790 NJ 790 3770
preplace netloc util_vector_logic_0_Res 1 4 1 1650 940n
preplace netloc util_vector_logic_2_Res 1 5 8 2020 3090 NJ 3090 NJ 3090 NJ 3090 NJ 3090 4330 3090 4710 2910 NJ
preplace netloc xadc_wiz_0_ip2intc_irpt 1 1 10 460 1880 NJ 1880 NJ 1880 NJ 1880 NJ 1880 NJ 1880 NJ 1880 3290J 2200 NJ 2200 4250
preplace netloc xadc_wiz_0_temp_out 1 10 2 4410 2150 4640J
preplace netloc FPGA_CLK0_1 1 0 11 NJ 3310 NJ 3310 NJ 3310 NJ 3310 NJ 3310 NJ 3310 NJ 3310 NJ 3310 NJ 3310 NJ 3310 NJ
preplace netloc clk_wiz_0_clk_out1 1 11 1 4720 2780n
preplace netloc PCIe_REFCLK_1 1 0 5 NJ 2670 NJ 2670 NJ 2670 NJ 2670 NJ
preplace netloc S00_AXI_1 1 4 1 1610 1530n
preplace netloc S01_AXI_1 1 4 1 1620 1330n
preplace netloc S04_AXI_1 1 4 1 1690 2190n
preplace netloc Vp_Vn_0_1 1 0 10 NJ 1930 NJ 1930 NJ 1930 1170J 1900 NJ 1900 NJ 1900 NJ 1900 NJ 1900 3380J 2020 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 8 1 NJ 2560
preplace netloc axi_dmac_i2s_rx_m_dest_axi 1 4 1 1680 2170n
preplace netloc axi_dmac_i2s_tx_m_axis 1 4 8 NJ 2030 NJ 2030 NJ 2030 NJ 2030 NJ 2030 3820J 1900 NJ 1900 4720
preplace netloc axi_dmac_i2s_tx_m_src_axi 1 4 1 1590 2010n
preplace netloc axi_dmac_rf_tx_m_axis 1 4 1 1590 990n
preplace netloc axi_gpio_0_GPIO 1 12 2 NJ 1420 NJ
preplace netloc axi_gpio_0_GPIO2 1 12 2 NJ 1440 NJ
preplace netloc axi_i2s_adi_0_i2s 1 12 2 NJ 2030 NJ
preplace netloc axi_i2s_adi_0_m_axis 1 3 10 1220 1910 NJ 1910 NJ 1910 NJ 1910 NJ 1910 3330J 2050 3790J 1760 NJ 1760 4630J 1710 5090
preplace netloc axi_iic_0_IIC 1 12 2 NJ 1580 NJ
preplace netloc axi_iic_1_IIC 1 12 2 NJ 1790 NJ
preplace netloc axi_interconnect_0_M01_AXI 1 5 1 2010 2320n
preplace netloc axi_interconnect_1_M00_AXI 1 3 7 1240 1220 1640J 1250 NJ 1250 NJ 1250 NJ 1250 NJ 1250 3720
preplace netloc axi_interconnect_1_M01_AXI 1 3 7 1230 1210 1650J 1260 NJ 1260 NJ 1260 NJ 1260 3420J 1240 3730
preplace netloc axi_interconnect_1_M02_AXI 1 9 1 3740 220n
preplace netloc axi_interconnect_1_M03_AXI 1 9 3 3770 1420 NJ 1420 NJ
preplace netloc axi_interconnect_1_M04_AXI 1 9 3 N 1580 NJ 1580 NJ
preplace netloc axi_interconnect_1_M05_AXI 1 9 3 3790 1720 NJ 1720 4620J
preplace netloc axi_interconnect_1_M06_AXI 1 5 5 2050 2060 NJ 2060 NJ 2060 NJ 2060 3740
preplace netloc axi_mem_interconnect_M00_AXI 1 7 1 2920 2320n
preplace netloc axi_mem_interconnect_M01_AXI 1 7 5 2910 2250 NJ 2250 NJ 2250 NJ 2250 NJ
preplace netloc axi_pcie_0_M_AXI 1 6 1 N 2320
preplace netloc axi_pcie_0_pcie_7x_mgt 1 6 8 2480J 2180 NJ 2180 NJ 2180 NJ 2180 NJ 2180 4660J 1700 NJ 1700 5540J
preplace netloc axi_pcie_interconnect_M00_AXI 1 5 2 2040 2260 2500J
preplace netloc axi_pcie_interconnect_M02_AXI 1 7 5 2890 2480 NJ 2480 NJ 2480 NJ 2480 4630J
preplace netloc axi_pcie_interconnect_M03_AXI 1 7 1 2870 2480n
preplace netloc axi_peripheral_interconnect_M07_AXI 1 3 7 1230 1920 NJ 1920 NJ 1920 NJ 1920 NJ 1920 3350J 2010 3730
preplace netloc axi_peripheral_interconnect_M08_AXI 1 3 7 1240 1930 NJ 1930 NJ 1930 NJ 1930 NJ 1930 3260J 2040 3720
preplace netloc axi_peripheral_interconnect_M09_AXI 1 9 3 3780 1730 NJ 1730 4640J
preplace netloc axi_peripheral_interconnect_M10_AXI 1 9 1 3770 1700n
preplace netloc axi_peripheral_interconnect_M11_AXI 1 9 3 3760 1880 NJ 1880 4710J
preplace netloc axi_peripheral_interconnect_M12_AXI 1 9 3 3780 1790 NJ 1790 NJ
preplace netloc axi_peripheral_interconnect_M13_AXI 1 9 3 3750 1860 NJ 1860 4650J
preplace netloc axi_protocol_convert_1_M_AXI 1 8 1 3360 1310n
preplace netloc axi_quad_spi_0_SPI_0 1 12 2 NJ 2220 NJ
preplace netloc axi_quad_spi_1_SPI_0 1 12 2 NJ 2510 NJ
preplace netloc axi_quad_spi_2_SPI_0 1 12 2 NJ 3230 NJ
preplace netloc mig_7series_0_DDR3 1 12 2 NJ 2680 NJ
preplace netloc util_cpack2_0_packed_fifo_wr 1 3 1 1170 980n
preplace cgraphic comment_2 place top 824 -12 textcolor 4 linecolor 3 linewidth 2
preplace cgraphic comment_1 place top 827 -135 textcolor 4 linecolor 3 linewidth 2
preplace cgraphic comment_0 place top 824 -208 textcolor 4 linecolor 3 linewidth 2
levelinfo -pg 1 -20 170 610 1000 1400 1850 2270 2720 3100 3570 4070 4510 4900 5350 5560
pagesize -pg 1 -db -bbox -sgen -240 0 5780 3380
",
   "linecolor_comment_0":"",
   "linecolor_comment_1":"",
   "linecolor_comment_2":"",
   "textcolor_comment_0":"",
   "textcolor_comment_1":"",
   "textcolor_comment_2":""
}
{
   """"""""""""""""""""""""""""""da_axi4_cnt"""""""""""""""""""""""""""""":"1",
   """"""""""""""""""""""""""""""da_board_cnt"""""""""""""""""""""""""""""":"6",
   """"""""""""""""""""""""""""""da_bram_cntlr_cnt"""""""""""""""""""""""""""""":"1",
   """"""""""""""""""""""""""""""da_clkrst_cnt"""""""""""""""""""""""""""""":"23",
   """"""""da_clkrst_cnt"""""""":"5"
}
{
   "/comment_0":"comment_0",
   "/comment_1":"comment_1",
   "/comment_2":"comment_2"
}