[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   1185       tick       3106725       1444326       1393333       3106725 
      2   1185       tick       4383049       2144948       2128893       4383049 
      3   1185       tick       4392101       2148912       2129528       4392101 
      4   1185       tick       4393267       2150420       2126556       4393267 
      5   1185       tick       4384753       2145272       2128610       4384753 
      6   1185       tick       4382936       2143784       2127030       4382936 
      7   1185       tick       4386058       2146164       2127025       4386058 
      8   1185       tick       4389715       2147756       2130534       4389715 
      9   1185       tick       4394215       2149983       2134496       4394215 
     10   1185       tick       4382962       2144561       2129251       4382962 
     11   1185       tick       4385538       2146249       2122778       4385538 
     12   1185       tick       4384592       2145480       2129051       4384592 
     13   1185       tick       4390694       2148154       2126716       4390694 
     14   1185       tick       4395313       2151623       2128460       4395313 
     15   1185       tick       4381978       2144554       2127714       4381978 
     16   1185       tick       4381339       2143930       2127762       4381339 
     17   1185       tick       4379600       2142510       2119416       4379600 
     18   1185       tick       4378516       2142464       2125598       4378516 
     19   1185       tick       4386019       2146516       2130725       4386019 
     20   1185       tick       4393750       2149808       2130945       4393750 
     21   1185       exit       3479679       1702837       1685560       3479679 
