{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1663536752694 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1663536752694 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 19 05:32:32 2022 " "Processing started: Mon Sep 19 05:32:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1663536752694 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1663536752694 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_TOP -c DE0_TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_TOP -c DE0_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1663536752694 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1663536752932 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de0_top.v 1 1 " "Using design file de0_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_TOP " "Found entity 1: DE0_TOP" {  } { { "de0_top.v" "" { Text "E:/source_code/robot_test/de0_top.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753218 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536753218 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_TOP " "Elaborating entity \"DE0_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1663536753219 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0_D de0_top.v(133) " "Output port \"HEX0_D\" at de0_top.v(133) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/robot_test/de0_top.v" 133 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1663536753237 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1_D de0_top.v(135) " "Output port \"HEX1_D\" at de0_top.v(135) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/robot_test/de0_top.v" 135 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1663536753237 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2_D de0_top.v(137) " "Output port \"HEX2_D\" at de0_top.v(137) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/robot_test/de0_top.v" 137 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1663536753237 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3_D de0_top.v(139) " "Output port \"HEX3_D\" at de0_top.v(139) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/robot_test/de0_top.v" 139 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1663536753237 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR de0_top.v(164) " "Output port \"FL_ADDR\" at de0_top.v(164) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/robot_test/de0_top.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1663536753237 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R de0_top.v(192) " "Output port \"VGA_R\" at de0_top.v(192) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/robot_test/de0_top.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1663536753237 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G de0_top.v(193) " "Output port \"VGA_G\" at de0_top.v(193) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/robot_test/de0_top.v" 193 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1663536753237 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B de0_top.v(194) " "Output port \"VGA_B\" at de0_top.v(194) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/robot_test/de0_top.v" 194 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1663536753237 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0_CLKOUT de0_top.v(197) " "Output port \"GPIO0_CLKOUT\" at de0_top.v(197) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/robot_test/de0_top.v" 197 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1663536753237 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO1_CLKOUT de0_top.v(200) " "Output port \"GPIO1_CLKOUT\" at de0_top.v(200) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/robot_test/de0_top.v" 200 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1663536753237 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0_DP de0_top.v(134) " "Output port \"HEX0_DP\" at de0_top.v(134) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/robot_test/de0_top.v" 134 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1663536753237 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1_DP de0_top.v(136) " "Output port \"HEX1_DP\" at de0_top.v(136) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/robot_test/de0_top.v" 136 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1663536753237 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2_DP de0_top.v(138) " "Output port \"HEX2_DP\" at de0_top.v(138) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/robot_test/de0_top.v" 138 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1663536753237 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3_DP de0_top.v(140) " "Output port \"HEX3_DP\" at de0_top.v(140) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/robot_test/de0_top.v" 140 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1663536753238 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD de0_top.v(144) " "Output port \"UART_TXD\" at de0_top.v(144) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/robot_test/de0_top.v" 144 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1663536753238 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS de0_top.v(146) " "Output port \"UART_CTS\" at de0_top.v(146) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/robot_test/de0_top.v" 146 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1663536753238 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N de0_top.v(165) " "Output port \"FL_WE_N\" at de0_top.v(165) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/robot_test/de0_top.v" 165 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1663536753238 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N de0_top.v(166) " "Output port \"FL_RST_N\" at de0_top.v(166) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/robot_test/de0_top.v" 166 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1663536753238 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N de0_top.v(167) " "Output port \"FL_OE_N\" at de0_top.v(167) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/robot_test/de0_top.v" 167 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1663536753238 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N de0_top.v(168) " "Output port \"FL_CE_N\" at de0_top.v(168) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/robot_test/de0_top.v" 168 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1663536753238 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N de0_top.v(169) " "Output port \"FL_WP_N\" at de0_top.v(169) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/robot_test/de0_top.v" 169 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1663536753238 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_BYTE_N de0_top.v(170) " "Output port \"FL_BYTE_N\" at de0_top.v(170) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/robot_test/de0_top.v" 170 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1663536753238 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON de0_top.v(174) " "Output port \"LCD_BLON\" at de0_top.v(174) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/robot_test/de0_top.v" 174 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1663536753238 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW de0_top.v(175) " "Output port \"LCD_RW\" at de0_top.v(175) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/robot_test/de0_top.v" 175 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1663536753238 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN de0_top.v(176) " "Output port \"LCD_EN\" at de0_top.v(176) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/robot_test/de0_top.v" 176 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1663536753238 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS de0_top.v(177) " "Output port \"LCD_RS\" at de0_top.v(177) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/robot_test/de0_top.v" 177 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1663536753238 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK de0_top.v(182) " "Output port \"SD_CLK\" at de0_top.v(182) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/robot_test/de0_top.v" 182 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1663536753238 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS de0_top.v(190) " "Output port \"VGA_HS\" at de0_top.v(190) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/robot_test/de0_top.v" 190 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1663536753238 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS de0_top.v(191) " "Output port \"VGA_VS\" at de0_top.v(191) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/robot_test/de0_top.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1663536753238 "|DE0_TOP"}
{ "Warning" "WSGN_SEARCH_FILE" "button_debouncer.v 1 1 " "Using design file button_debouncer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 button_debouncer " "Found entity 1: button_debouncer" {  } { { "button_debouncer.v" "" { Text "E:/source_code/robot_test/button_debouncer.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753246 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536753246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_debouncer button_debouncer:button_debouncer_inst0 " "Elaborating entity \"button_debouncer\" for hierarchy \"button_debouncer:button_debouncer_inst0\"" {  } { { "de0_top.v" "button_debouncer_inst0" { Text "E:/source_code/robot_test/de0_top.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753247 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 button_debouncer.v(78) " "Verilog HDL assignment warning at button_debouncer.v(78): truncated value with size 32 to match size of target (1)" {  } { { "button_debouncer.v" "" { Text "E:/source_code/robot_test/button_debouncer.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1663536753248 "|DE0_TOP|button_debouncer:button_debouncer_inst0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_debouncer.v(79) " "Verilog HDL assignment warning at button_debouncer.v(79): truncated value with size 32 to match size of target (21)" {  } { { "button_debouncer.v" "" { Text "E:/source_code/robot_test/button_debouncer.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1663536753248 "|DE0_TOP|button_debouncer:button_debouncer_inst0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_debouncer.v(88) " "Verilog HDL assignment warning at button_debouncer.v(88): truncated value with size 32 to match size of target (21)" {  } { { "button_debouncer.v" "" { Text "E:/source_code/robot_test/button_debouncer.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1663536753248 "|DE0_TOP|button_debouncer:button_debouncer_inst0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_debouncer.v(90) " "Verilog HDL assignment warning at button_debouncer.v(90): truncated value with size 32 to match size of target (21)" {  } { { "button_debouncer.v" "" { Text "E:/source_code/robot_test/button_debouncer.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1663536753248 "|DE0_TOP|button_debouncer:button_debouncer_inst0"}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/de0qsys.v 1 1 " "Using design file qsys/de0qsys/synthesis/de0qsys.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys " "Found entity 1: DE0Qsys" {  } { { "de0qsys.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753264 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536753264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys DE0Qsys:u0 " "Elaborating entity \"DE0Qsys\" for hierarchy \"DE0Qsys:u0\"" {  } { { "de0_top.v" "u0" { Text "E:/source_code/robot_test/de0_top.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753268 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_syspll.v 4 4 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_syspll.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_syspll_dffpipe_l2c " "Found entity 1: DE0Qsys_syspll_dffpipe_l2c" {  } { { "de0qsys_syspll.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_syspll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753455 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0Qsys_syspll_stdsync_sv6 " "Found entity 2: DE0Qsys_syspll_stdsync_sv6" {  } { { "de0qsys_syspll.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_syspll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753455 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0Qsys_syspll_altpll_fbh2 " "Found entity 3: DE0Qsys_syspll_altpll_fbh2" {  } { { "de0qsys_syspll.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_syspll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753455 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0Qsys_syspll " "Found entity 4: DE0Qsys_syspll" {  } { { "de0qsys_syspll.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_syspll.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753455 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536753455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_syspll DE0Qsys:u0\|DE0Qsys_syspll:syspll " "Elaborating entity \"DE0Qsys_syspll\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_syspll:syspll\"" {  } { { "de0qsys.v" "syspll" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_syspll_stdsync_sv6 DE0Qsys:u0\|DE0Qsys_syspll:syspll\|DE0Qsys_syspll_stdsync_sv6:stdsync2 " "Elaborating entity \"DE0Qsys_syspll_stdsync_sv6\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_syspll:syspll\|DE0Qsys_syspll_stdsync_sv6:stdsync2\"" {  } { { "de0qsys_syspll.v" "stdsync2" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_syspll.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_syspll_dffpipe_l2c DE0Qsys:u0\|DE0Qsys_syspll:syspll\|DE0Qsys_syspll_stdsync_sv6:stdsync2\|DE0Qsys_syspll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"DE0Qsys_syspll_dffpipe_l2c\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_syspll:syspll\|DE0Qsys_syspll_stdsync_sv6:stdsync2\|DE0Qsys_syspll_dffpipe_l2c:dffpipe3\"" {  } { { "de0qsys_syspll.v" "dffpipe3" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_syspll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_syspll_altpll_fbh2 DE0Qsys:u0\|DE0Qsys_syspll:syspll\|DE0Qsys_syspll_altpll_fbh2:sd1 " "Elaborating entity \"DE0Qsys_syspll_altpll_fbh2\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_syspll:syspll\|DE0Qsys_syspll_altpll_fbh2:sd1\"" {  } { { "de0qsys_syspll.v" "sd1" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_syspll.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753462 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v 21 21 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v, which is not specified as a design file for the current project, but contains definitions for 21 design units and 21 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_nios2cpu_register_bank_a_module " "Found entity 1: DE0Qsys_nios2cpu_register_bank_a_module" {  } { { "de0qsys_nios2cpu.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753475 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0Qsys_nios2cpu_register_bank_b_module " "Found entity 2: DE0Qsys_nios2cpu_register_bank_b_module" {  } { { "de0qsys_nios2cpu.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753475 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0Qsys_nios2cpu_nios2_oci_debug " "Found entity 3: DE0Qsys_nios2cpu_nios2_oci_debug" {  } { { "de0qsys_nios2cpu.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753475 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0Qsys_nios2cpu_ociram_sp_ram_module " "Found entity 4: DE0Qsys_nios2cpu_ociram_sp_ram_module" {  } { { "de0qsys_nios2cpu.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753475 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE0Qsys_nios2cpu_nios2_ocimem " "Found entity 5: DE0Qsys_nios2cpu_nios2_ocimem" {  } { { "de0qsys_nios2cpu.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753475 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE0Qsys_nios2cpu_nios2_avalon_reg " "Found entity 6: DE0Qsys_nios2cpu_nios2_avalon_reg" {  } { { "de0qsys_nios2cpu.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753475 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE0Qsys_nios2cpu_nios2_oci_break " "Found entity 7: DE0Qsys_nios2cpu_nios2_oci_break" {  } { { "de0qsys_nios2cpu.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753475 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE0Qsys_nios2cpu_nios2_oci_xbrk " "Found entity 8: DE0Qsys_nios2cpu_nios2_oci_xbrk" {  } { { "de0qsys_nios2cpu.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753475 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE0Qsys_nios2cpu_nios2_oci_dbrk " "Found entity 9: DE0Qsys_nios2cpu_nios2_oci_dbrk" {  } { { "de0qsys_nios2cpu.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753475 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE0Qsys_nios2cpu_nios2_oci_itrace " "Found entity 10: DE0Qsys_nios2cpu_nios2_oci_itrace" {  } { { "de0qsys_nios2cpu.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753475 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE0Qsys_nios2cpu_nios2_oci_td_mode " "Found entity 11: DE0Qsys_nios2cpu_nios2_oci_td_mode" {  } { { "de0qsys_nios2cpu.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753475 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE0Qsys_nios2cpu_nios2_oci_dtrace " "Found entity 12: DE0Qsys_nios2cpu_nios2_oci_dtrace" {  } { { "de0qsys_nios2cpu.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753475 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE0Qsys_nios2cpu_nios2_oci_compute_tm_count " "Found entity 13: DE0Qsys_nios2cpu_nios2_oci_compute_tm_count" {  } { { "de0qsys_nios2cpu.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753475 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE0Qsys_nios2cpu_nios2_oci_fifowp_inc " "Found entity 14: DE0Qsys_nios2cpu_nios2_oci_fifowp_inc" {  } { { "de0qsys_nios2cpu.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753475 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE0Qsys_nios2cpu_nios2_oci_fifocount_inc " "Found entity 15: DE0Qsys_nios2cpu_nios2_oci_fifocount_inc" {  } { { "de0qsys_nios2cpu.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753475 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE0Qsys_nios2cpu_nios2_oci_fifo " "Found entity 16: DE0Qsys_nios2cpu_nios2_oci_fifo" {  } { { "de0qsys_nios2cpu.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753475 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE0Qsys_nios2cpu_nios2_oci_pib " "Found entity 17: DE0Qsys_nios2cpu_nios2_oci_pib" {  } { { "de0qsys_nios2cpu.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753475 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE0Qsys_nios2cpu_nios2_oci_im " "Found entity 18: DE0Qsys_nios2cpu_nios2_oci_im" {  } { { "de0qsys_nios2cpu.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753475 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE0Qsys_nios2cpu_nios2_performance_monitors " "Found entity 19: DE0Qsys_nios2cpu_nios2_performance_monitors" {  } { { "de0qsys_nios2cpu.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753475 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE0Qsys_nios2cpu_nios2_oci " "Found entity 20: DE0Qsys_nios2cpu_nios2_oci" {  } { { "de0qsys_nios2cpu.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753475 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE0Qsys_nios2cpu " "Found entity 21: DE0Qsys_nios2cpu" {  } { { "de0qsys_nios2cpu.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753475 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536753475 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0qsys_nios2cpu.v(1567) " "Verilog HDL or VHDL warning at de0qsys_nios2cpu.v(1567): conditional expression evaluates to a constant" {  } { { "de0qsys_nios2cpu.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1663536753479 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0qsys_nios2cpu.v(1569) " "Verilog HDL or VHDL warning at de0qsys_nios2cpu.v(1569): conditional expression evaluates to a constant" {  } { { "de0qsys_nios2cpu.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1663536753479 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0qsys_nios2cpu.v(1725) " "Verilog HDL or VHDL warning at de0qsys_nios2cpu.v(1725): conditional expression evaluates to a constant" {  } { { "de0qsys_nios2cpu.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1663536753479 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0qsys_nios2cpu.v(2553) " "Verilog HDL or VHDL warning at de0qsys_nios2cpu.v(2553): conditional expression evaluates to a constant" {  } { { "de0qsys_nios2cpu.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1663536753481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu " "Elaborating entity \"DE0Qsys_nios2cpu\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\"" {  } { { "de0qsys.v" "nios2cpu" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753485 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_test_bench.v 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_nios2cpu_test_bench " "Found entity 1: DE0Qsys_nios2cpu_test_bench" {  } { { "de0qsys_nios2cpu_test_bench.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753521 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536753521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu_test_bench DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_test_bench:the_DE0Qsys_nios2cpu_test_bench " "Elaborating entity \"DE0Qsys_nios2cpu_test_bench\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_test_bench:the_DE0Qsys_nios2cpu_test_bench\"" {  } { { "de0qsys_nios2cpu.v" "the_DE0Qsys_nios2cpu_test_bench" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu_register_bank_a_module DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_register_bank_a_module:DE0Qsys_nios2cpu_register_bank_a " "Elaborating entity \"DE0Qsys_nios2cpu_register_bank_a_module\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_register_bank_a_module:DE0Qsys_nios2cpu_register_bank_a\"" {  } { { "de0qsys_nios2cpu.v" "DE0Qsys_nios2cpu_register_bank_a" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_register_bank_a_module:DE0Qsys_nios2cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_register_bank_a_module:DE0Qsys_nios2cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "de0qsys_nios2cpu.v" "the_altsyncram" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753548 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_register_bank_a_module:DE0Qsys_nios2cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_register_bank_a_module:DE0Qsys_nios2cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "de0qsys_nios2cpu.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663536753548 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_register_bank_a_module:DE0Qsys_nios2cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_register_bank_a_module:DE0Qsys_nios2cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE0Qsys_nios2cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"DE0Qsys_nios2cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753549 ""}  } { { "de0qsys_nios2cpu.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1663536753549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cig1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cig1 " "Found entity 1: altsyncram_cig1" {  } { { "db/altsyncram_cig1.tdf" "" { Text "E:/source_code/robot_test/db/altsyncram_cig1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663536753590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cig1 DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_register_bank_a_module:DE0Qsys_nios2cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_cig1:auto_generated " "Elaborating entity \"altsyncram_cig1\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_register_bank_a_module:DE0Qsys_nios2cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_cig1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu_register_bank_b_module DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_register_bank_b_module:DE0Qsys_nios2cpu_register_bank_b " "Elaborating entity \"DE0Qsys_nios2cpu_register_bank_b_module\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_register_bank_b_module:DE0Qsys_nios2cpu_register_bank_b\"" {  } { { "de0qsys_nios2cpu.v" "DE0Qsys_nios2cpu_register_bank_b" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_register_bank_b_module:DE0Qsys_nios2cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_register_bank_b_module:DE0Qsys_nios2cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "de0qsys_nios2cpu.v" "the_altsyncram" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753601 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_register_bank_b_module:DE0Qsys_nios2cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_register_bank_b_module:DE0Qsys_nios2cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "de0qsys_nios2cpu.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663536753603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_register_bank_b_module:DE0Qsys_nios2cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_register_bank_b_module:DE0Qsys_nios2cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE0Qsys_nios2cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"DE0Qsys_nios2cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753603 ""}  } { { "de0qsys_nios2cpu.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1663536753603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dig1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dig1 " "Found entity 1: altsyncram_dig1" {  } { { "db/altsyncram_dig1.tdf" "" { Text "E:/source_code/robot_test/db/altsyncram_dig1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663536753643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dig1 DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_register_bank_b_module:DE0Qsys_nios2cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_dig1:auto_generated " "Elaborating entity \"altsyncram_dig1\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_register_bank_b_module:DE0Qsys_nios2cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_dig1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu_nios2_oci DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci " "Elaborating entity \"DE0Qsys_nios2cpu_nios2_oci\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\"" {  } { { "de0qsys_nios2cpu.v" "the_DE0Qsys_nios2cpu_nios2_oci" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu_nios2_oci_debug DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_debug:the_DE0Qsys_nios2cpu_nios2_oci_debug " "Elaborating entity \"DE0Qsys_nios2cpu_nios2_oci_debug\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_debug:the_DE0Qsys_nios2cpu_nios2_oci_debug\"" {  } { { "de0qsys_nios2cpu.v" "the_DE0Qsys_nios2cpu_nios2_oci_debug" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_debug:the_DE0Qsys_nios2cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_debug:the_DE0Qsys_nios2cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "de0qsys_nios2cpu.v" "the_altera_std_synchronizer" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753671 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_debug:the_DE0Qsys_nios2cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_debug:the_DE0Qsys_nios2cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "de0qsys_nios2cpu.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663536753672 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_debug:the_DE0Qsys_nios2cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_debug:the_DE0Qsys_nios2cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753672 ""}  } { { "de0qsys_nios2cpu.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1663536753672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu_nios2_ocimem DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_ocimem:the_DE0Qsys_nios2cpu_nios2_ocimem " "Elaborating entity \"DE0Qsys_nios2cpu_nios2_ocimem\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_ocimem:the_DE0Qsys_nios2cpu_nios2_ocimem\"" {  } { { "de0qsys_nios2cpu.v" "the_DE0Qsys_nios2cpu_nios2_ocimem" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu_ociram_sp_ram_module DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_ocimem:the_DE0Qsys_nios2cpu_nios2_ocimem\|DE0Qsys_nios2cpu_ociram_sp_ram_module:DE0Qsys_nios2cpu_ociram_sp_ram " "Elaborating entity \"DE0Qsys_nios2cpu_ociram_sp_ram_module\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_ocimem:the_DE0Qsys_nios2cpu_nios2_ocimem\|DE0Qsys_nios2cpu_ociram_sp_ram_module:DE0Qsys_nios2cpu_ociram_sp_ram\"" {  } { { "de0qsys_nios2cpu.v" "DE0Qsys_nios2cpu_ociram_sp_ram" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_ocimem:the_DE0Qsys_nios2cpu_nios2_ocimem\|DE0Qsys_nios2cpu_ociram_sp_ram_module:DE0Qsys_nios2cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_ocimem:the_DE0Qsys_nios2cpu_nios2_ocimem\|DE0Qsys_nios2cpu_ociram_sp_ram_module:DE0Qsys_nios2cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "de0qsys_nios2cpu.v" "the_altsyncram" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753678 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_ocimem:the_DE0Qsys_nios2cpu_nios2_ocimem\|DE0Qsys_nios2cpu_ociram_sp_ram_module:DE0Qsys_nios2cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_ocimem:the_DE0Qsys_nios2cpu_nios2_ocimem\|DE0Qsys_nios2cpu_ociram_sp_ram_module:DE0Qsys_nios2cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "de0qsys_nios2cpu.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663536753680 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_ocimem:the_DE0Qsys_nios2cpu_nios2_ocimem\|DE0Qsys_nios2cpu_ociram_sp_ram_module:DE0Qsys_nios2cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_ocimem:the_DE0Qsys_nios2cpu_nios2_ocimem\|DE0Qsys_nios2cpu_ociram_sp_ram_module:DE0Qsys_nios2cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE0Qsys_nios2cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"DE0Qsys_nios2cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753680 ""}  } { { "de0qsys_nios2cpu.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1663536753680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gv71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gv71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gv71 " "Found entity 1: altsyncram_gv71" {  } { { "db/altsyncram_gv71.tdf" "" { Text "E:/source_code/robot_test/db/altsyncram_gv71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663536753721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gv71 DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_ocimem:the_DE0Qsys_nios2cpu_nios2_ocimem\|DE0Qsys_nios2cpu_ociram_sp_ram_module:DE0Qsys_nios2cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_gv71:auto_generated " "Elaborating entity \"altsyncram_gv71\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_ocimem:the_DE0Qsys_nios2cpu_nios2_ocimem\|DE0Qsys_nios2cpu_ociram_sp_ram_module:DE0Qsys_nios2cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_gv71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu_nios2_avalon_reg DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_avalon_reg:the_DE0Qsys_nios2cpu_nios2_avalon_reg " "Elaborating entity \"DE0Qsys_nios2cpu_nios2_avalon_reg\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_avalon_reg:the_DE0Qsys_nios2cpu_nios2_avalon_reg\"" {  } { { "de0qsys_nios2cpu.v" "the_DE0Qsys_nios2cpu_nios2_avalon_reg" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu_nios2_oci_break DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_break:the_DE0Qsys_nios2cpu_nios2_oci_break " "Elaborating entity \"DE0Qsys_nios2cpu_nios2_oci_break\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_break:the_DE0Qsys_nios2cpu_nios2_oci_break\"" {  } { { "de0qsys_nios2cpu.v" "the_DE0Qsys_nios2cpu_nios2_oci_break" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu_nios2_oci_xbrk DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_xbrk:the_DE0Qsys_nios2cpu_nios2_oci_xbrk " "Elaborating entity \"DE0Qsys_nios2cpu_nios2_oci_xbrk\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_xbrk:the_DE0Qsys_nios2cpu_nios2_oci_xbrk\"" {  } { { "de0qsys_nios2cpu.v" "the_DE0Qsys_nios2cpu_nios2_oci_xbrk" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu_nios2_oci_dbrk DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_dbrk:the_DE0Qsys_nios2cpu_nios2_oci_dbrk " "Elaborating entity \"DE0Qsys_nios2cpu_nios2_oci_dbrk\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_dbrk:the_DE0Qsys_nios2cpu_nios2_oci_dbrk\"" {  } { { "de0qsys_nios2cpu.v" "the_DE0Qsys_nios2cpu_nios2_oci_dbrk" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu_nios2_oci_itrace DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_itrace:the_DE0Qsys_nios2cpu_nios2_oci_itrace " "Elaborating entity \"DE0Qsys_nios2cpu_nios2_oci_itrace\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_itrace:the_DE0Qsys_nios2cpu_nios2_oci_itrace\"" {  } { { "de0qsys_nios2cpu.v" "the_DE0Qsys_nios2cpu_nios2_oci_itrace" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu_nios2_oci_dtrace DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_dtrace:the_DE0Qsys_nios2cpu_nios2_oci_dtrace " "Elaborating entity \"DE0Qsys_nios2cpu_nios2_oci_dtrace\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_dtrace:the_DE0Qsys_nios2cpu_nios2_oci_dtrace\"" {  } { { "de0qsys_nios2cpu.v" "the_DE0Qsys_nios2cpu_nios2_oci_dtrace" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu_nios2_oci_td_mode DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_dtrace:the_DE0Qsys_nios2cpu_nios2_oci_dtrace\|DE0Qsys_nios2cpu_nios2_oci_td_mode:DE0Qsys_nios2cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"DE0Qsys_nios2cpu_nios2_oci_td_mode\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_dtrace:the_DE0Qsys_nios2cpu_nios2_oci_dtrace\|DE0Qsys_nios2cpu_nios2_oci_td_mode:DE0Qsys_nios2cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "de0qsys_nios2cpu.v" "DE0Qsys_nios2cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu_nios2_oci_fifo DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_fifo:the_DE0Qsys_nios2cpu_nios2_oci_fifo " "Elaborating entity \"DE0Qsys_nios2cpu_nios2_oci_fifo\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_fifo:the_DE0Qsys_nios2cpu_nios2_oci_fifo\"" {  } { { "de0qsys_nios2cpu.v" "the_DE0Qsys_nios2cpu_nios2_oci_fifo" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu_nios2_oci_compute_tm_count DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_fifo:the_DE0Qsys_nios2cpu_nios2_oci_fifo\|DE0Qsys_nios2cpu_nios2_oci_compute_tm_count:DE0Qsys_nios2cpu_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"DE0Qsys_nios2cpu_nios2_oci_compute_tm_count\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_fifo:the_DE0Qsys_nios2cpu_nios2_oci_fifo\|DE0Qsys_nios2cpu_nios2_oci_compute_tm_count:DE0Qsys_nios2cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "de0qsys_nios2cpu.v" "DE0Qsys_nios2cpu_nios2_oci_compute_tm_count_tm_count" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu_nios2_oci_fifowp_inc DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_fifo:the_DE0Qsys_nios2cpu_nios2_oci_fifo\|DE0Qsys_nios2cpu_nios2_oci_fifowp_inc:DE0Qsys_nios2cpu_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"DE0Qsys_nios2cpu_nios2_oci_fifowp_inc\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_fifo:the_DE0Qsys_nios2cpu_nios2_oci_fifo\|DE0Qsys_nios2cpu_nios2_oci_fifowp_inc:DE0Qsys_nios2cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "de0qsys_nios2cpu.v" "DE0Qsys_nios2cpu_nios2_oci_fifowp_inc_fifowp" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu_nios2_oci_fifocount_inc DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_fifo:the_DE0Qsys_nios2cpu_nios2_oci_fifo\|DE0Qsys_nios2cpu_nios2_oci_fifocount_inc:DE0Qsys_nios2cpu_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"DE0Qsys_nios2cpu_nios2_oci_fifocount_inc\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_fifo:the_DE0Qsys_nios2cpu_nios2_oci_fifo\|DE0Qsys_nios2cpu_nios2_oci_fifocount_inc:DE0Qsys_nios2cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "de0qsys_nios2cpu.v" "DE0Qsys_nios2cpu_nios2_oci_fifocount_inc_fifocount" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753752 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_oci_test_bench.v 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_oci_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_nios2cpu_oci_test_bench " "Found entity 1: DE0Qsys_nios2cpu_oci_test_bench" {  } { { "de0qsys_nios2cpu_oci_test_bench.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753759 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536753759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu_oci_test_bench DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_fifo:the_DE0Qsys_nios2cpu_nios2_oci_fifo\|DE0Qsys_nios2cpu_oci_test_bench:the_DE0Qsys_nios2cpu_oci_test_bench " "Elaborating entity \"DE0Qsys_nios2cpu_oci_test_bench\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_fifo:the_DE0Qsys_nios2cpu_nios2_oci_fifo\|DE0Qsys_nios2cpu_oci_test_bench:the_DE0Qsys_nios2cpu_oci_test_bench\"" {  } { { "de0qsys_nios2cpu.v" "the_DE0Qsys_nios2cpu_oci_test_bench" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu_nios2_oci_pib DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_pib:the_DE0Qsys_nios2cpu_nios2_oci_pib " "Elaborating entity \"DE0Qsys_nios2cpu_nios2_oci_pib\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_pib:the_DE0Qsys_nios2cpu_nios2_oci_pib\"" {  } { { "de0qsys_nios2cpu.v" "the_DE0Qsys_nios2cpu_nios2_oci_pib" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu_nios2_oci_im DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_im:the_DE0Qsys_nios2cpu_nios2_oci_im " "Elaborating entity \"DE0Qsys_nios2cpu_nios2_oci_im\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_nios2_oci_im:the_DE0Qsys_nios2cpu_nios2_oci_im\"" {  } { { "de0qsys_nios2cpu.v" "the_DE0Qsys_nios2cpu_nios2_oci_im" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753763 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_jtag_debug_module_wrapper.v 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_jtag_debug_module_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_nios2cpu_jtag_debug_module_wrapper " "Found entity 1: DE0Qsys_nios2cpu_jtag_debug_module_wrapper" {  } { { "de0qsys_nios2cpu_jtag_debug_module_wrapper.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753771 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536753771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu_jtag_debug_module_wrapper DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper " "Elaborating entity \"DE0Qsys_nios2cpu_jtag_debug_module_wrapper\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper\"" {  } { { "de0qsys_nios2cpu.v" "the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753773 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_jtag_debug_module_tck.v 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_jtag_debug_module_tck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_nios2cpu_jtag_debug_module_tck " "Found entity 1: DE0Qsys_nios2cpu_jtag_debug_module_tck" {  } { { "de0qsys_nios2cpu_jtag_debug_module_tck.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753781 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536753781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu_jtag_debug_module_tck DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper\|DE0Qsys_nios2cpu_jtag_debug_module_tck:the_DE0Qsys_nios2cpu_jtag_debug_module_tck " "Elaborating entity \"DE0Qsys_nios2cpu_jtag_debug_module_tck\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper\|DE0Qsys_nios2cpu_jtag_debug_module_tck:the_DE0Qsys_nios2cpu_jtag_debug_module_tck\"" {  } { { "de0qsys_nios2cpu_jtag_debug_module_wrapper.v" "the_DE0Qsys_nios2cpu_jtag_debug_module_tck" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753783 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_jtag_debug_module_sysclk.v 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_jtag_debug_module_sysclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_nios2cpu_jtag_debug_module_sysclk " "Found entity 1: DE0Qsys_nios2cpu_jtag_debug_module_sysclk" {  } { { "de0qsys_nios2cpu_jtag_debug_module_sysclk.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753807 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536753807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_nios2cpu_jtag_debug_module_sysclk DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper\|DE0Qsys_nios2cpu_jtag_debug_module_sysclk:the_DE0Qsys_nios2cpu_jtag_debug_module_sysclk " "Elaborating entity \"DE0Qsys_nios2cpu_jtag_debug_module_sysclk\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper\|DE0Qsys_nios2cpu_jtag_debug_module_sysclk:the_DE0Qsys_nios2cpu_jtag_debug_module_sysclk\"" {  } { { "de0qsys_nios2cpu_jtag_debug_module_wrapper.v" "the_DE0Qsys_nios2cpu_jtag_debug_module_sysclk" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0Qsys_nios2cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0Qsys_nios2cpu_jtag_debug_module_phy\"" {  } { { "de0qsys_nios2cpu_jtag_debug_module_wrapper.v" "DE0Qsys_nios2cpu_jtag_debug_module_phy" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753821 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0Qsys_nios2cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0Qsys_nios2cpu_jtag_debug_module_phy\"" {  } { { "de0qsys_nios2cpu_jtag_debug_module_wrapper.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663536753822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0Qsys_nios2cpu_jtag_debug_module_phy " "Instantiated megafunction \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0Qsys_nios2cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753822 ""}  } { { "de0qsys_nios2cpu_jtag_debug_module_wrapper.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1663536753822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0Qsys_nios2cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0Qsys_nios2cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753823 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0Qsys_nios2cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0Qsys_nios2cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0Qsys_nios2cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"DE0Qsys:u0\|DE0Qsys_nios2cpu:nios2cpu\|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci\|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0Qsys_nios2cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "de0qsys_nios2cpu_jtag_debug_module_wrapper.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753824 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_sdram_ctrl.v 2 2 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_sdram_ctrl.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_sdram_ctrl_input_efifo_module " "Found entity 1: DE0Qsys_sdram_ctrl_input_efifo_module" {  } { { "de0qsys_sdram_ctrl.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_sdram_ctrl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753834 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0Qsys_sdram_ctrl " "Found entity 2: DE0Qsys_sdram_ctrl" {  } { { "de0qsys_sdram_ctrl.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_sdram_ctrl.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753834 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536753834 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0qsys_sdram_ctrl.v(316) " "Verilog HDL or VHDL warning at de0qsys_sdram_ctrl.v(316): conditional expression evaluates to a constant" {  } { { "de0qsys_sdram_ctrl.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_sdram_ctrl.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1663536753834 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0qsys_sdram_ctrl.v(326) " "Verilog HDL or VHDL warning at de0qsys_sdram_ctrl.v(326): conditional expression evaluates to a constant" {  } { { "de0qsys_sdram_ctrl.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_sdram_ctrl.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1663536753834 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0qsys_sdram_ctrl.v(336) " "Verilog HDL or VHDL warning at de0qsys_sdram_ctrl.v(336): conditional expression evaluates to a constant" {  } { { "de0qsys_sdram_ctrl.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_sdram_ctrl.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1663536753834 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0qsys_sdram_ctrl.v(680) " "Verilog HDL or VHDL warning at de0qsys_sdram_ctrl.v(680): conditional expression evaluates to a constant" {  } { { "de0qsys_sdram_ctrl.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_sdram_ctrl.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1663536753835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_sdram_ctrl DE0Qsys:u0\|DE0Qsys_sdram_ctrl:sdram_ctrl " "Elaborating entity \"DE0Qsys_sdram_ctrl\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_sdram_ctrl:sdram_ctrl\"" {  } { { "de0qsys.v" "sdram_ctrl" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_sdram_ctrl_input_efifo_module DE0Qsys:u0\|DE0Qsys_sdram_ctrl:sdram_ctrl\|DE0Qsys_sdram_ctrl_input_efifo_module:the_DE0Qsys_sdram_ctrl_input_efifo_module " "Elaborating entity \"DE0Qsys_sdram_ctrl_input_efifo_module\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_sdram_ctrl:sdram_ctrl\|DE0Qsys_sdram_ctrl_input_efifo_module:the_DE0Qsys_sdram_ctrl_input_efifo_module\"" {  } { { "de0qsys_sdram_ctrl.v" "the_DE0Qsys_sdram_ctrl_input_efifo_module" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_sdram_ctrl.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753843 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_dma.v 7 7 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_dma.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_dma_read_data_mux " "Found entity 1: DE0Qsys_dma_read_data_mux" {  } { { "de0qsys_dma.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_dma.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753853 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0Qsys_dma_byteenables " "Found entity 2: DE0Qsys_dma_byteenables" {  } { { "de0qsys_dma.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_dma.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753853 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0Qsys_dma_fifo_module_fifo_ram_module " "Found entity 3: DE0Qsys_dma_fifo_module_fifo_ram_module" {  } { { "de0qsys_dma.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_dma.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753853 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0Qsys_dma_fifo_module " "Found entity 4: DE0Qsys_dma_fifo_module" {  } { { "de0qsys_dma.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_dma.v" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753853 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE0Qsys_dma_mem_read " "Found entity 5: DE0Qsys_dma_mem_read" {  } { { "de0qsys_dma.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_dma.v" 392 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753853 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE0Qsys_dma_mem_write " "Found entity 6: DE0Qsys_dma_mem_write" {  } { { "de0qsys_dma.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_dma.v" 479 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753853 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE0Qsys_dma " "Found entity 7: DE0Qsys_dma" {  } { { "de0qsys_dma.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_dma.v" 528 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753853 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536753853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_dma DE0Qsys:u0\|DE0Qsys_dma:dma " "Elaborating entity \"DE0Qsys_dma\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_dma:dma\"" {  } { { "de0qsys.v" "dma" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_dma_read_data_mux DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_read_data_mux:the_DE0Qsys_dma_read_data_mux " "Elaborating entity \"DE0Qsys_dma_read_data_mux\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_read_data_mux:the_DE0Qsys_dma_read_data_mux\"" {  } { { "de0qsys_dma.v" "the_DE0Qsys_dma_read_data_mux" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_dma.v" 688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_dma_byteenables DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_byteenables:the_DE0Qsys_dma_byteenables " "Elaborating entity \"DE0Qsys_dma_byteenables\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_byteenables:the_DE0Qsys_dma_byteenables\"" {  } { { "de0qsys_dma.v" "the_DE0Qsys_dma_byteenables" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_dma.v" 697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_dma_fifo_module DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module " "Elaborating entity \"DE0Qsys_dma_fifo_module\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module\"" {  } { { "de0qsys_dma.v" "the_DE0Qsys_dma_fifo_module" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_dma.v" 953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_dma_fifo_module_fifo_ram_module DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module\|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram " "Elaborating entity \"DE0Qsys_dma_fifo_module_fifo_ram_module\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module\|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram\"" {  } { { "de0qsys_dma.v" "DE0Qsys_dma_fifo_module_fifo_ram" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_dma.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dp DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module\|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborating entity \"lpm_ram_dp\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module\|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "de0qsys_dma.v" "lpm_ram_dp_component" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_dma.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753877 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module\|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module\|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "de0qsys_dma.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_dma.v" 204 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663536753878 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module\|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Instantiated megafunction \"DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module\|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file UNUSED " "Parameter \"lpm_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_EAB=ON " "Parameter \"lpm_hint\" = \"USE_EAB=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_indata REGISTERED " "Parameter \"lpm_indata\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_rdaddress_control REGISTERED " "Parameter \"lpm_rdaddress_control\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 7 " "Parameter \"lpm_widthad\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_wraddress_control REGISTERED " "Parameter \"lpm_wraddress_control\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "suppress_memory_conversion_warnings ON " "Parameter \"suppress_memory_conversion_warnings\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753878 ""}  } { { "de0qsys_dma.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_dma.v" 204 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1663536753878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module\|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram " "Elaborating entity \"altdpram\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module\|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\"" {  } { { "lpm_ram_dp.tdf" "sram" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 71 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753897 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module\|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module\|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module\|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\", which is child of megafunction instantiation \"DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module\|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "lpm_ram_dp.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 71 3 0 } } { "de0qsys_dma.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_dma.v" 204 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module\|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module\|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\"" {  } { { "altdpram.tdf" "ram_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf" 203 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753901 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module\|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module\|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module\|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module\|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "altdpram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf" 203 4 0 } } { "de0qsys_dma.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_dma.v" 204 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_seq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_seq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_seq1 " "Found entity 1: altsyncram_seq1" {  } { { "db/altsyncram_seq1.tdf" "" { Text "E:/source_code/robot_test/db/altsyncram_seq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663536753952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_seq1 DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module\|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_seq1:auto_generated " "Elaborating entity \"altsyncram_seq1\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module\|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_seq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_dma_mem_read DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_mem_read:the_DE0Qsys_dma_mem_read " "Elaborating entity \"DE0Qsys_dma_mem_read\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_mem_read:the_DE0Qsys_dma_mem_read\"" {  } { { "de0qsys_dma.v" "the_DE0Qsys_dma_mem_read" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_dma.v" 967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_dma_mem_write DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_mem_write:the_DE0Qsys_dma_mem_write " "Elaborating entity \"DE0Qsys_dma_mem_write\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_dma:dma\|DE0Qsys_dma_mem_write:the_DE0Qsys_dma_mem_write\"" {  } { { "de0qsys_dma.v" "the_DE0Qsys_dma_mem_write" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_dma.v" 989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753958 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/altera_avalon_mm_bridge.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "altera_avalon_mm_bridge.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753966 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536753966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge DE0Qsys:u0\|altera_avalon_mm_bridge:apb " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"DE0Qsys:u0\|altera_avalon_mm_bridge:apb\"" {  } { { "de0qsys.v" "apb" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753968 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_jtag_uart.v 5 5 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_jtag_uart.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_jtag_uart_sim_scfifo_w " "Found entity 1: DE0Qsys_jtag_uart_sim_scfifo_w" {  } { { "de0qsys_jtag_uart.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753994 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0Qsys_jtag_uart_scfifo_w " "Found entity 2: DE0Qsys_jtag_uart_scfifo_w" {  } { { "de0qsys_jtag_uart.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753994 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0Qsys_jtag_uart_sim_scfifo_r " "Found entity 3: DE0Qsys_jtag_uart_sim_scfifo_r" {  } { { "de0qsys_jtag_uart.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753994 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0Qsys_jtag_uart_scfifo_r " "Found entity 4: DE0Qsys_jtag_uart_scfifo_r" {  } { { "de0qsys_jtag_uart.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753994 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE0Qsys_jtag_uart " "Found entity 5: DE0Qsys_jtag_uart" {  } { { "de0qsys_jtag_uart.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536753994 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536753994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_jtag_uart DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart " "Elaborating entity \"DE0Qsys_jtag_uart\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\"" {  } { { "de0qsys.v" "jtag_uart" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_jtag_uart_scfifo_w DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w " "Elaborating entity \"DE0Qsys_jtag_uart_scfifo_w\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w\"" {  } { { "de0qsys_jtag_uart.v" "the_DE0Qsys_jtag_uart_scfifo_w" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536753999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "de0qsys_jtag_uart.v" "wfifo" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "de0qsys_jtag_uart.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663536754029 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754029 ""}  } { { "de0qsys_jtag_uart.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1663536754029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_aq21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_aq21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_aq21 " "Found entity 1: scfifo_aq21" {  } { { "db/scfifo_aq21.tdf" "" { Text "E:/source_code/robot_test/db/scfifo_aq21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663536754068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_aq21 DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated " "Elaborating entity \"scfifo_aq21\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_h031.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_h031.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_h031 " "Found entity 1: a_dpfifo_h031" {  } { { "db/a_dpfifo_h031.tdf" "" { Text "E:/source_code/robot_test/db/a_dpfifo_h031.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663536754077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_h031 DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo " "Elaborating entity \"a_dpfifo_h031\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\"" {  } { { "db/scfifo_aq21.tdf" "dpfifo" { Text "E:/source_code/robot_test/db/scfifo_aq21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/source_code/robot_test/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663536754085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_h031.tdf" "fifo_state" { Text "E:/source_code/robot_test/db/a_dpfifo_h031.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4n7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4n7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4n7 " "Found entity 1: cntr_4n7" {  } { { "db/cntr_4n7.tdf" "" { Text "E:/source_code/robot_test/db/cntr_4n7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663536754123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4n7 DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw " "Elaborating entity \"cntr_4n7\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/source_code/robot_test/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_ek21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_ek21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_ek21 " "Found entity 1: dpram_ek21" {  } { { "db/dpram_ek21.tdf" "" { Text "E:/source_code/robot_test/db/dpram_ek21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663536754163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_ek21 DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram " "Elaborating entity \"dpram_ek21\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\"" {  } { { "db/a_dpfifo_h031.tdf" "FIFOram" { Text "E:/source_code/robot_test/db/a_dpfifo_h031.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i0m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i0m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i0m1 " "Found entity 1: altsyncram_i0m1" {  } { { "db/altsyncram_i0m1.tdf" "" { Text "E:/source_code/robot_test/db/altsyncram_i0m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663536754202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i0m1 DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\|altsyncram_i0m1:altsyncram1 " "Elaborating entity \"altsyncram_i0m1\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\|altsyncram_i0m1:altsyncram1\"" {  } { { "db/dpram_ek21.tdf" "altsyncram1" { Text "E:/source_code/robot_test/db/dpram_ek21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_omb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_omb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_omb " "Found entity 1: cntr_omb" {  } { { "db/cntr_omb.tdf" "" { Text "E:/source_code/robot_test/db/cntr_omb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1663536754241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_omb DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|cntr_omb:rd_ptr_count " "Elaborating entity \"cntr_omb\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|cntr_omb:rd_ptr_count\"" {  } { { "db/a_dpfifo_h031.tdf" "rd_ptr_count" { Text "E:/source_code/robot_test/db/a_dpfifo_h031.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_jtag_uart_scfifo_r DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|DE0Qsys_jtag_uart_scfifo_r:the_DE0Qsys_jtag_uart_scfifo_r " "Elaborating entity \"DE0Qsys_jtag_uart_scfifo_r\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|DE0Qsys_jtag_uart_scfifo_r:the_DE0Qsys_jtag_uart_scfifo_r\"" {  } { { "de0qsys_jtag_uart.v" "the_DE0Qsys_jtag_uart_scfifo_r" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0Qsys_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0Qsys_jtag_uart_alt_jtag_atlantic\"" {  } { { "de0qsys_jtag_uart.v" "DE0Qsys_jtag_uart_alt_jtag_atlantic" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754307 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0Qsys_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0Qsys_jtag_uart_alt_jtag_atlantic\"" {  } { { "de0qsys_jtag_uart.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663536754308 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0Qsys_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"DE0Qsys:u0\|DE0Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0Qsys_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754308 ""}  } { { "de0qsys_jtag_uart.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1663536754308 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_led.v 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_led.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_led " "Found entity 1: DE0Qsys_led" {  } { { "de0qsys_led.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754318 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536754318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_led DE0Qsys:u0\|DE0Qsys_led:led " "Elaborating entity \"DE0Qsys_led\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_led:led\"" {  } { { "de0qsys.v" "led" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754320 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/altera_merlin_master_translator.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "altera_merlin_master_translator.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754328 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536754328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE0Qsys:u0\|altera_merlin_master_translator:nios2cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE0Qsys:u0\|altera_merlin_master_translator:nios2cpu_instruction_master_translator\"" {  } { { "de0qsys.v" "nios2cpu_instruction_master_translator" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE0Qsys:u0\|altera_merlin_master_translator:nios2cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE0Qsys:u0\|altera_merlin_master_translator:nios2cpu_data_master_translator\"" {  } { { "de0qsys.v" "nios2cpu_data_master_translator" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 1026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE0Qsys:u0\|altera_merlin_master_translator:dma_write_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE0Qsys:u0\|altera_merlin_master_translator:dma_write_master_translator\"" {  } { { "de0qsys.v" "dma_write_master_translator" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 1088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE0Qsys:u0\|altera_merlin_master_translator:dma_read_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE0Qsys:u0\|altera_merlin_master_translator:dma_read_master_translator\"" {  } { { "de0qsys.v" "dma_read_master_translator" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 1150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754336 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/altera_merlin_slave_translator.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "altera_merlin_slave_translator.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754344 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536754344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0Qsys:u0\|altera_merlin_slave_translator:nios2cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0Qsys:u0\|altera_merlin_slave_translator:nios2cpu_jtag_debug_module_translator\"" {  } { { "de0qsys.v" "nios2cpu_jtag_debug_module_translator" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 1216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0Qsys:u0\|altera_merlin_slave_translator:sdram_ctrl_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0Qsys:u0\|altera_merlin_slave_translator:sdram_ctrl_s1_translator\"" {  } { { "de0qsys.v" "sdram_ctrl_s1_translator" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 1282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0Qsys:u0\|altera_merlin_slave_translator:apb_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0Qsys:u0\|altera_merlin_slave_translator:apb_s0_translator\"" {  } { { "de0qsys.v" "apb_s0_translator" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 1348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0Qsys:u0\|altera_merlin_slave_translator:syspll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0Qsys:u0\|altera_merlin_slave_translator:syspll_pll_slave_translator\"" {  } { { "de0qsys.v" "syspll_pll_slave_translator" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 1414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0Qsys:u0\|altera_merlin_slave_translator:dma_control_port_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0Qsys:u0\|altera_merlin_slave_translator:dma_control_port_slave_translator\"" {  } { { "de0qsys.v" "dma_control_port_slave_translator" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 1480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE0Qsys:u0\|altera_merlin_master_translator:apb_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE0Qsys:u0\|altera_merlin_master_translator:apb_m0_translator\"" {  } { { "de0qsys.v" "apb_m0_translator" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 1542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0Qsys:u0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0Qsys:u0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "de0qsys.v" "jtag_uart_avalon_jtag_slave_translator" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0Qsys:u0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0Qsys:u0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "de0qsys.v" "led_s1_translator" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 1674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754362 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/altera_merlin_master_agent.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "altera_merlin_master_agent.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754371 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536754371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE0Qsys:u0\|altera_merlin_master_agent:nios2cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE0Qsys:u0\|altera_merlin_master_agent:nios2cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "de0qsys.v" "nios2cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 1754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE0Qsys:u0\|altera_merlin_master_agent:nios2cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE0Qsys:u0\|altera_merlin_master_agent:nios2cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "de0qsys.v" "nios2cpu_data_master_translator_avalon_universal_master_0_agent" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 1834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE0Qsys:u0\|altera_merlin_master_agent:dma_write_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE0Qsys:u0\|altera_merlin_master_agent:dma_write_master_translator_avalon_universal_master_0_agent\"" {  } { { "de0qsys.v" "dma_write_master_translator_avalon_universal_master_0_agent" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 1914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE0Qsys:u0\|altera_merlin_master_agent:dma_read_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE0Qsys:u0\|altera_merlin_master_agent:dma_read_master_translator_avalon_universal_master_0_agent\"" {  } { { "de0qsys.v" "dma_read_master_translator_avalon_universal_master_0_agent" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 1994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754381 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/altera_merlin_slave_agent.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "altera_merlin_slave_agent.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754404 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536754404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE0Qsys:u0\|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE0Qsys:u0\|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "de0qsys.v" "nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754406 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "altera_merlin_burst_uncompressor.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754416 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536754416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE0Qsys:u0\|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE0Qsys:u0\|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754417 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/altera_avalon_sc_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "altera_avalon_sc_fifo.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754426 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536754426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0Qsys:u0\|altera_avalon_sc_fifo:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0Qsys:u0\|altera_avalon_sc_fifo:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "de0qsys.v" "nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 2116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0Qsys:u0\|altera_avalon_sc_fifo:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0Qsys:u0\|altera_avalon_sc_fifo:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "de0qsys.v" "nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 2157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE0Qsys:u0\|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE0Qsys:u0\|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "de0qsys.v" "sdram_ctrl_s1_translator_avalon_universal_slave_0_agent" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 2238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE0Qsys:u0\|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE0Qsys:u0\|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0Qsys:u0\|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0Qsys:u0\|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "de0qsys.v" "sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 2279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0Qsys:u0\|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0Qsys:u0\|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "de0qsys.v" "sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 2320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0Qsys:u0\|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0Qsys:u0\|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "de0qsys.v" "apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 2442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0Qsys:u0\|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0Qsys:u0\|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "de0qsys.v" "apb_s0_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 2483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE0Qsys:u0\|altera_merlin_master_agent:apb_m0_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE0Qsys:u0\|altera_merlin_master_agent:apb_m0_translator_avalon_universal_master_0_agent\"" {  } { { "de0qsys.v" "apb_m0_translator_avalon_universal_master_0_agent" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 2889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE0Qsys:u0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE0Qsys:u0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent\"" {  } { { "de0qsys.v" "jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 2970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE0Qsys:u0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE0Qsys:u0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0Qsys:u0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0Qsys:u0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "de0qsys.v" "jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 3011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754483 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de0qsys_addr_router.sv(48) " "Verilog HDL Declaration information at de0qsys_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de0qsys_addr_router.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1663536754511 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de0qsys_addr_router.sv(49) " "Verilog HDL Declaration information at de0qsys_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de0qsys_addr_router.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1663536754511 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_addr_router.sv 2 2 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_addr_router.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_addr_router_default_decode " "Found entity 1: DE0Qsys_addr_router_default_decode" {  } { { "de0qsys_addr_router.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754512 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0Qsys_addr_router " "Found entity 2: DE0Qsys_addr_router" {  } { { "de0qsys_addr_router.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754512 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536754512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_addr_router DE0Qsys:u0\|DE0Qsys_addr_router:addr_router " "Elaborating entity \"DE0Qsys_addr_router\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_addr_router:addr_router\"" {  } { { "de0qsys.v" "addr_router" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_addr_router_default_decode DE0Qsys:u0\|DE0Qsys_addr_router:addr_router\|DE0Qsys_addr_router_default_decode:the_default_decode " "Elaborating entity \"DE0Qsys_addr_router_default_decode\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_addr_router:addr_router\|DE0Qsys_addr_router_default_decode:the_default_decode\"" {  } { { "de0qsys_addr_router.sv" "the_default_decode" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_addr_router.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754515 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de0qsys_addr_router_001.sv(48) " "Verilog HDL Declaration information at de0qsys_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de0qsys_addr_router_001.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1663536754523 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de0qsys_addr_router_001.sv(49) " "Verilog HDL Declaration information at de0qsys_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de0qsys_addr_router_001.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1663536754523 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_001.sv 2 2 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_001.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_addr_router_001_default_decode " "Found entity 1: DE0Qsys_addr_router_001_default_decode" {  } { { "de0qsys_addr_router_001.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754524 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0Qsys_addr_router_001 " "Found entity 2: DE0Qsys_addr_router_001" {  } { { "de0qsys_addr_router_001.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754524 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536754524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_addr_router_001 DE0Qsys:u0\|DE0Qsys_addr_router_001:addr_router_001 " "Elaborating entity \"DE0Qsys_addr_router_001\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_addr_router_001:addr_router_001\"" {  } { { "de0qsys.v" "addr_router_001" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 3247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_addr_router_001_default_decode DE0Qsys:u0\|DE0Qsys_addr_router_001:addr_router_001\|DE0Qsys_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"DE0Qsys_addr_router_001_default_decode\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_addr_router_001:addr_router_001\|DE0Qsys_addr_router_001_default_decode:the_default_decode\"" {  } { { "de0qsys_addr_router_001.sv" "the_default_decode" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754527 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de0qsys_addr_router_002.sv(48) " "Verilog HDL Declaration information at de0qsys_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de0qsys_addr_router_002.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1663536754535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de0qsys_addr_router_002.sv(49) " "Verilog HDL Declaration information at de0qsys_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de0qsys_addr_router_002.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1663536754535 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_002.sv 2 2 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_002.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_addr_router_002_default_decode " "Found entity 1: DE0Qsys_addr_router_002_default_decode" {  } { { "de0qsys_addr_router_002.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754535 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0Qsys_addr_router_002 " "Found entity 2: DE0Qsys_addr_router_002" {  } { { "de0qsys_addr_router_002.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754535 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536754535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_addr_router_002 DE0Qsys:u0\|DE0Qsys_addr_router_002:addr_router_002 " "Elaborating entity \"DE0Qsys_addr_router_002\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_addr_router_002:addr_router_002\"" {  } { { "de0qsys.v" "addr_router_002" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 3263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_addr_router_002_default_decode DE0Qsys:u0\|DE0Qsys_addr_router_002:addr_router_002\|DE0Qsys_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"DE0Qsys_addr_router_002_default_decode\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_addr_router_002:addr_router_002\|DE0Qsys_addr_router_002_default_decode:the_default_decode\"" {  } { { "de0qsys_addr_router_002.sv" "the_default_decode" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754539 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de0qsys_id_router.sv(48) " "Verilog HDL Declaration information at de0qsys_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de0qsys_id_router.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1663536754549 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de0qsys_id_router.sv(49) " "Verilog HDL Declaration information at de0qsys_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de0qsys_id_router.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1663536754549 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_id_router.sv 2 2 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_id_router.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_id_router_default_decode " "Found entity 1: DE0Qsys_id_router_default_decode" {  } { { "de0qsys_id_router.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754549 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0Qsys_id_router " "Found entity 2: DE0Qsys_id_router" {  } { { "de0qsys_id_router.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754549 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536754549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_id_router DE0Qsys:u0\|DE0Qsys_id_router:id_router " "Elaborating entity \"DE0Qsys_id_router\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_id_router:id_router\"" {  } { { "de0qsys.v" "id_router" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 3295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_id_router_default_decode DE0Qsys:u0\|DE0Qsys_id_router:id_router\|DE0Qsys_id_router_default_decode:the_default_decode " "Elaborating entity \"DE0Qsys_id_router_default_decode\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_id_router:id_router\|DE0Qsys_id_router_default_decode:the_default_decode\"" {  } { { "de0qsys_id_router.sv" "the_default_decode" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754552 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de0qsys_id_router_001.sv(48) " "Verilog HDL Declaration information at de0qsys_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de0qsys_id_router_001.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1663536754560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de0qsys_id_router_001.sv(49) " "Verilog HDL Declaration information at de0qsys_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de0qsys_id_router_001.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1663536754560 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_id_router_001.sv 2 2 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_id_router_001.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_id_router_001_default_decode " "Found entity 1: DE0Qsys_id_router_001_default_decode" {  } { { "de0qsys_id_router_001.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754560 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0Qsys_id_router_001 " "Found entity 2: DE0Qsys_id_router_001" {  } { { "de0qsys_id_router_001.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754560 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536754560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_id_router_001 DE0Qsys:u0\|DE0Qsys_id_router_001:id_router_001 " "Elaborating entity \"DE0Qsys_id_router_001\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_id_router_001:id_router_001\"" {  } { { "de0qsys.v" "id_router_001" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 3311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_id_router_001_default_decode DE0Qsys:u0\|DE0Qsys_id_router_001:id_router_001\|DE0Qsys_id_router_001_default_decode:the_default_decode " "Elaborating entity \"DE0Qsys_id_router_001_default_decode\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_id_router_001:id_router_001\|DE0Qsys_id_router_001_default_decode:the_default_decode\"" {  } { { "de0qsys_id_router_001.sv" "the_default_decode" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_id_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754564 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de0qsys_id_router_003.sv(48) " "Verilog HDL Declaration information at de0qsys_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de0qsys_id_router_003.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1663536754574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de0qsys_id_router_003.sv(49) " "Verilog HDL Declaration information at de0qsys_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de0qsys_id_router_003.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1663536754574 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_id_router_003.sv 2 2 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_id_router_003.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_id_router_003_default_decode " "Found entity 1: DE0Qsys_id_router_003_default_decode" {  } { { "de0qsys_id_router_003.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754574 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0Qsys_id_router_003 " "Found entity 2: DE0Qsys_id_router_003" {  } { { "de0qsys_id_router_003.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754574 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536754574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_id_router_003 DE0Qsys:u0\|DE0Qsys_id_router_003:id_router_003 " "Elaborating entity \"DE0Qsys_id_router_003\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_id_router_003:id_router_003\"" {  } { { "de0qsys.v" "id_router_003" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 3343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_id_router_003_default_decode DE0Qsys:u0\|DE0Qsys_id_router_003:id_router_003\|DE0Qsys_id_router_003_default_decode:the_default_decode " "Elaborating entity \"DE0Qsys_id_router_003_default_decode\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_id_router_003:id_router_003\|DE0Qsys_id_router_003_default_decode:the_default_decode\"" {  } { { "de0qsys_id_router_003.sv" "the_default_decode" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_id_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754577 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de0qsys_addr_router_004.sv(48) " "Verilog HDL Declaration information at de0qsys_addr_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de0qsys_addr_router_004.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1663536754587 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de0qsys_addr_router_004.sv(49) " "Verilog HDL Declaration information at de0qsys_addr_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de0qsys_addr_router_004.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1663536754587 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_004.sv 2 2 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_004.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_addr_router_004_default_decode " "Found entity 1: DE0Qsys_addr_router_004_default_decode" {  } { { "de0qsys_addr_router_004.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754588 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0Qsys_addr_router_004 " "Found entity 2: DE0Qsys_addr_router_004" {  } { { "de0qsys_addr_router_004.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754588 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536754588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_addr_router_004 DE0Qsys:u0\|DE0Qsys_addr_router_004:addr_router_004 " "Elaborating entity \"DE0Qsys_addr_router_004\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_addr_router_004:addr_router_004\"" {  } { { "de0qsys.v" "addr_router_004" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 3375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_addr_router_004_default_decode DE0Qsys:u0\|DE0Qsys_addr_router_004:addr_router_004\|DE0Qsys_addr_router_004_default_decode:the_default_decode " "Elaborating entity \"DE0Qsys_addr_router_004_default_decode\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_addr_router_004:addr_router_004\|DE0Qsys_addr_router_004_default_decode:the_default_decode\"" {  } { { "de0qsys_addr_router_004.sv" "the_default_decode" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_004.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754591 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de0qsys_id_router_005.sv(48) " "Verilog HDL Declaration information at de0qsys_id_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "de0qsys_id_router_005.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_id_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1663536754599 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de0qsys_id_router_005.sv(49) " "Verilog HDL Declaration information at de0qsys_id_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "de0qsys_id_router_005.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_id_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1663536754599 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_id_router_005.sv 2 2 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_id_router_005.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_id_router_005_default_decode " "Found entity 1: DE0Qsys_id_router_005_default_decode" {  } { { "de0qsys_id_router_005.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_id_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754599 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0Qsys_id_router_005 " "Found entity 2: DE0Qsys_id_router_005" {  } { { "de0qsys_id_router_005.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_id_router_005.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754599 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536754599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_id_router_005 DE0Qsys:u0\|DE0Qsys_id_router_005:id_router_005 " "Elaborating entity \"DE0Qsys_id_router_005\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_id_router_005:id_router_005\"" {  } { { "de0qsys.v" "id_router_005" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 3391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_id_router_005_default_decode DE0Qsys:u0\|DE0Qsys_id_router_005:id_router_005\|DE0Qsys_id_router_005_default_decode:the_default_decode " "Elaborating entity \"DE0Qsys_id_router_005_default_decode\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_id_router_005:id_router_005\|DE0Qsys_id_router_005_default_decode:the_default_decode\"" {  } { { "de0qsys_id_router_005.sv" "the_default_decode" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_id_router_005.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754603 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "altera_merlin_traffic_limiter.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754613 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536754613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE0Qsys:u0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE0Qsys:u0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "de0qsys.v" "limiter" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 3452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754614 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Using design file qsys/de0qsys/synthesis/submodules/altera_merlin_burst_adapter.sv, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "altera_merlin_burst_adapter.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754625 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "altera_merlin_burst_adapter.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754625 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "altera_merlin_burst_adapter.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754625 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "altera_merlin_burst_adapter.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754625 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "altera_merlin_burst_adapter.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754625 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "altera_merlin_burst_adapter.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754625 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "altera_merlin_burst_adapter.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754625 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536754625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE0Qsys:u0\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE0Qsys:u0\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "de0qsys.v" "burst_adapter" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 3500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full DE0Qsys:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_full\" for hierarchy \"DE0Qsys:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\"" {  } { { "altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_full.the_ba" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754631 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 3 altera_merlin_burst_adapter.sv(990) " "Verilog HDL assignment warning at altera_merlin_burst_adapter.sv(990): truncated value with size 9 to match size of target (3)" {  } { { "altera_merlin_burst_adapter.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1663536754643 "|DE0_TOP|DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/altera_merlin_address_alignment.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "altera_merlin_address_alignment.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754651 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536754651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE0Qsys:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE0Qsys:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "altera_merlin_burst_adapter.sv" "align_address_to_size" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment DE0Qsys:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"DE0Qsys:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "altera_merlin_burst_adapter.sv" "the_burstwrap_increment" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 1170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min DE0Qsys:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"DE0Qsys:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "altera_merlin_burst_adapter.sv" "the_min" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor DE0Qsys:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"DE0Qsys:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "altera_merlin_burst_adapter.sv" "ab_sub" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder DE0Qsys:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"DE0Qsys:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "altera_merlin_burst_adapter.sv" "subtract" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754659 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/altera_reset_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "altera_reset_controller.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754681 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536754681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE0Qsys:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE0Qsys:u0\|altera_reset_controller:rst_controller\"" {  } { { "de0qsys.v" "rst_controller" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 3527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754683 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/altera_reset_synchronizer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "altera_reset_synchronizer.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754691 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536754691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE0Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE0Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE0Qsys:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE0Qsys:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "de0qsys.v" "rst_controller_002" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 3581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754696 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_demux.sv 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_demux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_cmd_xbar_demux " "Found entity 1: DE0Qsys_cmd_xbar_demux" {  } { { "de0qsys_cmd_xbar_demux.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754707 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536754707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_cmd_xbar_demux DE0Qsys:u0\|DE0Qsys_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"DE0Qsys_cmd_xbar_demux\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "de0qsys.v" "cmd_xbar_demux" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 3637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754709 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_demux_001.sv 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_demux_001.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_cmd_xbar_demux_001 " "Found entity 1: DE0Qsys_cmd_xbar_demux_001" {  } { { "de0qsys_cmd_xbar_demux_001.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754718 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536754718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_cmd_xbar_demux_001 DE0Qsys:u0\|DE0Qsys_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"DE0Qsys_cmd_xbar_demux_001\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "de0qsys.v" "cmd_xbar_demux_001" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 3678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754718 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_demux_002.sv 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_demux_002.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_cmd_xbar_demux_002 " "Found entity 1: DE0Qsys_cmd_xbar_demux_002" {  } { { "de0qsys_cmd_xbar_demux_002.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754726 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536754726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_cmd_xbar_demux_002 DE0Qsys:u0\|DE0Qsys_cmd_xbar_demux_002:cmd_xbar_demux_002 " "Elaborating entity \"DE0Qsys_cmd_xbar_demux_002\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_cmd_xbar_demux_002:cmd_xbar_demux_002\"" {  } { { "de0qsys.v" "cmd_xbar_demux_002" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 3695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754728 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_mux.sv 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_mux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_cmd_xbar_mux " "Found entity 1: DE0Qsys_cmd_xbar_mux" {  } { { "de0qsys_cmd_xbar_mux.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754737 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536754737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_cmd_xbar_mux DE0Qsys:u0\|DE0Qsys_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"DE0Qsys_cmd_xbar_mux\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "de0qsys.v" "cmd_xbar_mux" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 3735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754739 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Using design file qsys/de0qsys/synthesis/submodules/altera_merlin_arbitrator.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "altera_merlin_arbitrator.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754747 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "altera_merlin_arbitrator.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754747 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536754747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0Qsys:u0\|DE0Qsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "de0qsys_cmd_xbar_mux.sv" "arb" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE0Qsys:u0\|DE0Qsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "altera_merlin_arbitrator.sv" "adder" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754751 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_mux_001.sv 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_mux_001.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_cmd_xbar_mux_001 " "Found entity 1: DE0Qsys_cmd_xbar_mux_001" {  } { { "de0qsys_cmd_xbar_mux_001.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754759 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536754759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_cmd_xbar_mux_001 DE0Qsys:u0\|DE0Qsys_cmd_xbar_mux_001:cmd_xbar_mux_001 " "Elaborating entity \"DE0Qsys_cmd_xbar_mux_001\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_cmd_xbar_mux_001:cmd_xbar_mux_001\"" {  } { { "de0qsys.v" "cmd_xbar_mux_001" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 3770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0Qsys:u0\|DE0Qsys_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "de0qsys_cmd_xbar_mux_001.sv" "arb" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_mux_001.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE0Qsys:u0\|DE0Qsys_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "altera_merlin_arbitrator.sv" "adder" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754765 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_demux.sv 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_demux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_rsp_xbar_demux " "Found entity 1: DE0Qsys_rsp_xbar_demux" {  } { { "de0qsys_rsp_xbar_demux.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754777 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536754777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_rsp_xbar_demux DE0Qsys:u0\|DE0Qsys_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"DE0Qsys_rsp_xbar_demux\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "de0qsys.v" "rsp_xbar_demux" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 3816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754778 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_demux_001.sv 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_demux_001.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_rsp_xbar_demux_001 " "Found entity 1: DE0Qsys_rsp_xbar_demux_001" {  } { { "de0qsys_rsp_xbar_demux_001.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754786 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536754786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_rsp_xbar_demux_001 DE0Qsys:u0\|DE0Qsys_rsp_xbar_demux_001:rsp_xbar_demux_001 " "Elaborating entity \"DE0Qsys_rsp_xbar_demux_001\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_rsp_xbar_demux_001:rsp_xbar_demux_001\"" {  } { { "de0qsys.v" "rsp_xbar_demux_001" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 3851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754788 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_demux_003.sv 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_demux_003.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_rsp_xbar_demux_003 " "Found entity 1: DE0Qsys_rsp_xbar_demux_003" {  } { { "de0qsys_rsp_xbar_demux_003.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754798 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536754798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_rsp_xbar_demux_003 DE0Qsys:u0\|DE0Qsys_rsp_xbar_demux_003:rsp_xbar_demux_003 " "Elaborating entity \"DE0Qsys_rsp_xbar_demux_003\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_rsp_xbar_demux_003:rsp_xbar_demux_003\"" {  } { { "de0qsys.v" "rsp_xbar_demux_003" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 3891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754799 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_mux.sv 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_mux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_rsp_xbar_mux " "Found entity 1: DE0Qsys_rsp_xbar_mux" {  } { { "de0qsys_rsp_xbar_mux.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754808 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536754808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_rsp_xbar_mux DE0Qsys:u0\|DE0Qsys_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"DE0Qsys_rsp_xbar_mux\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "de0qsys.v" "rsp_xbar_mux" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 3937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0Qsys:u0\|DE0Qsys_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "de0qsys_rsp_xbar_mux.sv" "arb" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_mux.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE0Qsys:u0\|DE0Qsys_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "altera_merlin_arbitrator.sv" "adder" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754814 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_mux_001.sv 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_mux_001.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_rsp_xbar_mux_001 " "Found entity 1: DE0Qsys_rsp_xbar_mux_001" {  } { { "de0qsys_rsp_xbar_mux_001.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754823 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536754823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_rsp_xbar_mux_001 DE0Qsys:u0\|DE0Qsys_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"DE0Qsys_rsp_xbar_mux_001\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "de0qsys.v" "rsp_xbar_mux_001" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 3978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0Qsys:u0\|DE0Qsys_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "de0qsys_rsp_xbar_mux_001.sv" "arb" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_mux_001.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE0Qsys:u0\|DE0Qsys_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "altera_merlin_arbitrator.sv" "adder" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754830 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_demux_004.sv 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_demux_004.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_cmd_xbar_demux_004 " "Found entity 1: DE0Qsys_cmd_xbar_demux_004" {  } { { "de0qsys_cmd_xbar_demux_004.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754837 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536754837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_cmd_xbar_demux_004 DE0Qsys:u0\|DE0Qsys_cmd_xbar_demux_004:cmd_xbar_demux_004 " "Elaborating entity \"DE0Qsys_cmd_xbar_demux_004\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_cmd_xbar_demux_004:cmd_xbar_demux_004\"" {  } { { "de0qsys.v" "cmd_xbar_demux_004" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 4001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754839 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_demux_005.sv 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_demux_005.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_rsp_xbar_demux_005 " "Found entity 1: DE0Qsys_rsp_xbar_demux_005" {  } { { "de0qsys_rsp_xbar_demux_005.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754846 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536754846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_rsp_xbar_demux_005 DE0Qsys:u0\|DE0Qsys_rsp_xbar_demux_005:rsp_xbar_demux_005 " "Elaborating entity \"DE0Qsys_rsp_xbar_demux_005\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_rsp_xbar_demux_005:rsp_xbar_demux_005\"" {  } { { "de0qsys.v" "rsp_xbar_demux_005" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 4018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754847 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_mux_004.sv 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_mux_004.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_rsp_xbar_mux_004 " "Found entity 1: DE0Qsys_rsp_xbar_mux_004" {  } { { "de0qsys_rsp_xbar_mux_004.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_mux_004.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754856 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536754856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_rsp_xbar_mux_004 DE0Qsys:u0\|DE0Qsys_rsp_xbar_mux_004:rsp_xbar_mux_004 " "Elaborating entity \"DE0Qsys_rsp_xbar_mux_004\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_rsp_xbar_mux_004:rsp_xbar_mux_004\"" {  } { { "de0qsys.v" "rsp_xbar_mux_004" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 4058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0Qsys:u0\|DE0Qsys_rsp_xbar_mux_004:rsp_xbar_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_rsp_xbar_mux_004:rsp_xbar_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "de0qsys_rsp_xbar_mux_004.sv" "arb" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_mux_004.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754860 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/altera_merlin_width_adapter.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "altera_merlin_width_adapter.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754871 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536754871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE0Qsys:u0\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE0Qsys:u0\|altera_merlin_width_adapter:width_adapter\"" {  } { { "de0qsys.v" "width_adapter" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 4116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE0Qsys:u0\|altera_merlin_width_adapter:width_adapter_002 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE0Qsys:u0\|altera_merlin_width_adapter:width_adapter_002\"" {  } { { "de0qsys.v" "width_adapter_002" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 4232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754881 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "altera_merlin_width_adapter.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1663536754883 "|DE0_TOP|DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_002"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "altera_merlin_width_adapter.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1663536754883 "|DE0_TOP|DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_002"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "altera_merlin_width_adapter.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1663536754883 "|DE0_TOP|DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_002"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "altera_merlin_width_adapter.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1663536754883 "|DE0_TOP|DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_002"}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "altera_avalon_st_handshake_clock_crosser.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754895 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536754895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser DE0Qsys:u0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"DE0Qsys:u0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "de0qsys.v" "crosser" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 4324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754897 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "altera_avalon_st_clock_crosser.v" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754906 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536754906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser DE0Qsys:u0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"DE0Qsys:u0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser DE0Qsys:u0\|altera_avalon_st_handshake_clock_crosser:crosser_002 " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"DE0Qsys:u0\|altera_avalon_st_handshake_clock_crosser:crosser_002\"" {  } { { "de0qsys.v" "crosser_002" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 4392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser DE0Qsys:u0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"DE0Qsys:u0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754918 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/de0qsys_irq_mapper.sv 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/de0qsys_irq_mapper.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Qsys_irq_mapper " "Found entity 1: DE0Qsys_irq_mapper" {  } { { "de0qsys_irq_mapper.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/de0qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754942 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536754942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0Qsys_irq_mapper DE0Qsys:u0\|DE0Qsys_irq_mapper:irq_mapper " "Elaborating entity \"DE0Qsys_irq_mapper\" for hierarchy \"DE0Qsys:u0\|DE0Qsys_irq_mapper:irq_mapper\"" {  } { { "de0qsys.v" "irq_mapper" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 4502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754944 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/de0qsys/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Using design file qsys/de0qsys/synthesis/submodules/altera_irq_clock_crosser.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "altera_irq_clock_crosser.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1663536754952 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1663536754952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser DE0Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"DE0Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "de0qsys.v" "irq_synchronizer" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/de0qsys.v" 4513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle DE0Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"DE0Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_irq_clock_crosser.sv" "sync" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754963 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"DE0Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_irq_clock_crosser.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1663536754964 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"DE0Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754964 ""}  } { { "altera_irq_clock_crosser.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1663536754964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE0Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE0Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754965 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u DE0Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"DE0Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"DE0Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "altera_irq_clock_crosser.sv" "" { Text "E:/source_code/robot_test/qsys/de0qsys/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536754966 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_wires_addr u0 " "Port \"sdram_wires_addr\" does not exist in macrofunction \"u0\"" {  } { { "de0_top.v" "u0" { Text "E:/source_code/robot_test/de0_top.v" 258 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536755802 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_wires_ba u0 " "Port \"sdram_wires_ba\" does not exist in macrofunction \"u0\"" {  } { { "de0_top.v" "u0" { Text "E:/source_code/robot_test/de0_top.v" 258 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536755802 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_wires_cas_n u0 " "Port \"sdram_wires_cas_n\" does not exist in macrofunction \"u0\"" {  } { { "de0_top.v" "u0" { Text "E:/source_code/robot_test/de0_top.v" 258 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536755802 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_wires_cke u0 " "Port \"sdram_wires_cke\" does not exist in macrofunction \"u0\"" {  } { { "de0_top.v" "u0" { Text "E:/source_code/robot_test/de0_top.v" 258 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536755802 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_wires_cs_n u0 " "Port \"sdram_wires_cs_n\" does not exist in macrofunction \"u0\"" {  } { { "de0_top.v" "u0" { Text "E:/source_code/robot_test/de0_top.v" 258 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536755802 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_wires_dq u0 " "Port \"sdram_wires_dq\" does not exist in macrofunction \"u0\"" {  } { { "de0_top.v" "u0" { Text "E:/source_code/robot_test/de0_top.v" 258 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536755802 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_wires_dqm u0 " "Port \"sdram_wires_dqm\" does not exist in macrofunction \"u0\"" {  } { { "de0_top.v" "u0" { Text "E:/source_code/robot_test/de0_top.v" 258 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536755802 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_wires_ras_n u0 " "Port \"sdram_wires_ras_n\" does not exist in macrofunction \"u0\"" {  } { { "de0_top.v" "u0" { Text "E:/source_code/robot_test/de0_top.v" 258 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536755802 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sdram_wires_we_n u0 " "Port \"sdram_wires_we_n\" does not exist in macrofunction \"u0\"" {  } { { "de0_top.v" "u0" { Text "E:/source_code/robot_test/de0_top.v" 258 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1663536755802 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1663536755817 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/source_code/robot_test/DE0_TOP.map.smsg " "Generated suppressed messages file E:/source_code/robot_test/DE0_TOP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1663536755999 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 92 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 9 errors, 92 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1663536756182 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 19 05:32:36 2022 " "Processing ended: Mon Sep 19 05:32:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1663536756182 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1663536756182 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1663536756182 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1663536756182 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 92 s " "Quartus II Full Compilation was unsuccessful. 11 errors, 92 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1663536756788 ""}
