{
  "module_name": "fimc-is-param.h",
  "hash_id": "a6c25ddacf321e747bccd0091804d26c8227b5bd28f658ef872a1691385949ff",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/platform/samsung/exynos4-is/fimc-is-param.h",
  "human_readable_source": " \n \n#ifndef FIMC_IS_PARAM_H_\n#define FIMC_IS_PARAM_H_\n\n#include <linux/compiler.h>\n\n#define FIMC_IS_CONFIG_TIMEOUT\t\t3000  \n#define IS_DEFAULT_WIDTH\t\t1280\n#define IS_DEFAULT_HEIGHT\t\t720\n\n#define DEFAULT_PREVIEW_STILL_WIDTH\tIS_DEFAULT_WIDTH\n#define DEFAULT_PREVIEW_STILL_HEIGHT\tIS_DEFAULT_HEIGHT\n#define DEFAULT_CAPTURE_STILL_WIDTH\tIS_DEFAULT_WIDTH\n#define DEFAULT_CAPTURE_STILL_HEIGHT\tIS_DEFAULT_HEIGHT\n#define DEFAULT_PREVIEW_VIDEO_WIDTH\tIS_DEFAULT_WIDTH\n#define DEFAULT_PREVIEW_VIDEO_HEIGHT\tIS_DEFAULT_HEIGHT\n#define DEFAULT_CAPTURE_VIDEO_WIDTH\tIS_DEFAULT_WIDTH\n#define DEFAULT_CAPTURE_VIDEO_HEIGHT\tIS_DEFAULT_HEIGHT\n\n#define DEFAULT_PREVIEW_STILL_FRAMERATE\t30\n#define DEFAULT_CAPTURE_STILL_FRAMERATE\t15\n#define DEFAULT_PREVIEW_VIDEO_FRAMERATE\t30\n#define DEFAULT_CAPTURE_VIDEO_FRAMERATE\t30\n\n#define FIMC_IS_REGION_VER\t\t124  \n#define FIMC_IS_PARAM_SIZE\t\t(FIMC_IS_REGION_SIZE + 1)\n#define FIMC_IS_MAGIC_NUMBER\t\t0x01020304\n#define FIMC_IS_PARAM_MAX_SIZE\t\t64  \n#define FIMC_IS_PARAM_MAX_ENTRIES\t(FIMC_IS_PARAM_MAX_SIZE / 4)\n\n \nenum is_param_bit {\n\tPARAM_GLOBAL_SHOTMODE,\n\tPARAM_SENSOR_CONTROL,\n\tPARAM_SENSOR_OTF_OUTPUT,\n\tPARAM_SENSOR_FRAME_RATE,\n\tPARAM_BUFFER_CONTROL,\n\tPARAM_BUFFER_OTF_INPUT,\n\tPARAM_BUFFER_OTF_OUTPUT,\n\tPARAM_ISP_CONTROL,\n\tPARAM_ISP_OTF_INPUT,\n\tPARAM_ISP_DMA1_INPUT,\n\t \n\tPARAM_ISP_DMA2_INPUT,\n\tPARAM_ISP_AA,\n\tPARAM_ISP_FLASH,\n\tPARAM_ISP_AWB,\n\tPARAM_ISP_IMAGE_EFFECT,\n\tPARAM_ISP_ISO,\n\tPARAM_ISP_ADJUST,\n\tPARAM_ISP_METERING,\n\tPARAM_ISP_AFC,\n\tPARAM_ISP_OTF_OUTPUT,\n\t \n\tPARAM_ISP_DMA1_OUTPUT,\n\tPARAM_ISP_DMA2_OUTPUT,\n\tPARAM_DRC_CONTROL,\n\tPARAM_DRC_OTF_INPUT,\n\tPARAM_DRC_DMA_INPUT,\n\tPARAM_DRC_OTF_OUTPUT,\n\tPARAM_SCALERC_CONTROL,\n\tPARAM_SCALERC_OTF_INPUT,\n\tPARAM_SCALERC_IMAGE_EFFECT,\n\tPARAM_SCALERC_INPUT_CROP,\n\t \n\tPARAM_SCALERC_OUTPUT_CROP,\n\tPARAM_SCALERC_OTF_OUTPUT,\n\tPARAM_SCALERC_DMA_OUTPUT,\n\tPARAM_ODC_CONTROL,\n\tPARAM_ODC_OTF_INPUT,\n\tPARAM_ODC_OTF_OUTPUT,\n\tPARAM_DIS_CONTROL,\n\tPARAM_DIS_OTF_INPUT,\n\tPARAM_DIS_OTF_OUTPUT,\n\tPARAM_TDNR_CONTROL,\n\t \n\tPARAM_TDNR_OTF_INPUT,\n\tPARAM_TDNR_1ST_FRAME,\n\tPARAM_TDNR_OTF_OUTPUT,\n\tPARAM_TDNR_DMA_OUTPUT,\n\tPARAM_SCALERP_CONTROL,\n\tPARAM_SCALERP_OTF_INPUT,\n\tPARAM_SCALERP_IMAGE_EFFECT,\n\tPARAM_SCALERP_INPUT_CROP,\n\tPARAM_SCALERP_OUTPUT_CROP,\n\tPARAM_SCALERP_ROTATION,\n\t \n\tPARAM_SCALERP_FLIP,\n\tPARAM_SCALERP_OTF_OUTPUT,\n\tPARAM_SCALERP_DMA_OUTPUT,\n\tPARAM_FD_CONTROL,\n\tPARAM_FD_OTF_INPUT,\n\tPARAM_FD_DMA_INPUT,\n\tPARAM_FD_CONFIG,\n};\n\n \n#define\tFIMC_IS_INT_GENERAL\t\t\t0\n#define\tFIMC_IS_INT_FRAME_DONE_ISP\t\t1\n\n \n\n#define CONTROL_COMMAND_STOP\t\t\t0\n#define CONTROL_COMMAND_START\t\t\t1\n\n#define CONTROL_BYPASS_DISABLE\t\t\t0\n#define CONTROL_BYPASS_ENABLE\t\t\t1\n\n#define CONTROL_ERROR_NONE\t\t\t0\n\n \n#define OTF_INPUT_COMMAND_DISABLE\t\t0\n#define OTF_INPUT_COMMAND_ENABLE\t\t1\n\n \nenum oft_input_fmt {\n\tOTF_INPUT_FORMAT_BAYER\t\t\t= 0,  \n\tOTF_INPUT_FORMAT_YUV444\t\t\t= 1,  \n\tOTF_INPUT_FORMAT_YUV422\t\t\t= 2,  \n\tOTF_INPUT_FORMAT_YUV420\t\t\t= 3,  \n\tOTF_INPUT_FORMAT_STRGEN_COLORBAR_BAYER\t= 10,\n\tOTF_INPUT_FORMAT_BAYER_DMA\t\t= 11,\n};\n\n#define OTF_INPUT_ORDER_BAYER_GR_BG\t\t0\n\n \n#define OTF_INPUT_ERROR_NONE\t\t\t0  \n\n \n#define DMA_INPUT_COMMAND_DISABLE\t\t0\n#define DMA_INPUT_COMMAND_ENABLE\t\t1\n\n \nenum dma_input_fmt {\n\tDMA_INPUT_FORMAT_BAYER\t\t\t= 0,\n\tDMA_INPUT_FORMAT_YUV444\t\t\t= 1,\n\tDMA_INPUT_FORMAT_YUV422\t\t\t= 2,\n\tDMA_INPUT_FORMAT_YUV420\t\t\t= 3,\n};\n\nenum dma_input_order {\n\t \n\tDMA_INPUT_ORDER_NO\t= 0,\n\t \n\tDMA_INPUT_ORDER_CBCR\t= 1,\n\t \n\tDMA_INPUT_ORDER_CRCB\t= 2,\n\t \n\tDMA_INPUT_ORDER_YCBCR\t= 3,\n\t \n\tDMA_INPUT_ORDER_YYCBCR\t= 4,\n\t \n\tDMA_INPUT_ORDER_YCBYCR\t= 5,\n\t \n\tDMA_INPUT_ORDER_YCRYCB\t= 6,\n\t \n\tDMA_INPUT_ORDER_CBYCRY\t= 7,\n\t \n\tDMA_INPUT_ORDER_CRYCBY\t= 8,\n\t \n\tDMA_INPUT_ORDER_GR_BG\t= 9\n};\n\n#define DMA_INPUT_ERROR_NONE\t\t\t0  \n \n#define OTF_OUTPUT_CROP_DISABLE\t\t\t0\n#define OTF_OUTPUT_CROP_ENABLE\t\t\t1\n\n#define OTF_OUTPUT_COMMAND_DISABLE\t\t0\n#define OTF_OUTPUT_COMMAND_ENABLE\t\t1\n\nenum otf_output_fmt {\n\tOTF_OUTPUT_FORMAT_YUV444\t\t= 1,\n\tOTF_OUTPUT_FORMAT_YUV422\t\t= 2,\n\tOTF_OUTPUT_FORMAT_YUV420\t\t= 3,\n\tOTF_OUTPUT_FORMAT_RGB\t\t\t= 4,\n};\n\n#define OTF_OUTPUT_ORDER_BAYER_GR_BG\t\t0\n\n#define OTF_OUTPUT_ERROR_NONE\t\t\t0  \n\n#define DMA_OUTPUT_COMMAND_DISABLE\t\t0\n#define DMA_OUTPUT_COMMAND_ENABLE\t\t1\n\nenum dma_output_fmt {\n\tDMA_OUTPUT_FORMAT_BAYER\t\t\t= 0,\n\tDMA_OUTPUT_FORMAT_YUV444\t\t= 1,\n\tDMA_OUTPUT_FORMAT_YUV422\t\t= 2,\n\tDMA_OUTPUT_FORMAT_YUV420\t\t= 3,\n\tDMA_OUTPUT_FORMAT_RGB\t\t\t= 4,\n};\n\nenum dma_output_order {\n\tDMA_OUTPUT_ORDER_NO\t\t= 0,\n\t \n\tDMA_OUTPUT_ORDER_CBCR\t\t= 1,\n\t \n\tDMA_OUTPUT_ORDER_CRCB\t\t= 2,\n\t \n\tDMA_OUTPUT_ORDER_YYCBCR\t\t= 3,\n\t \n\tDMA_OUTPUT_ORDER_YCBYCR\t\t= 4,\n\t \n\tDMA_OUTPUT_ORDER_YCRYCB\t\t= 5,\n\t \n\tDMA_OUTPUT_ORDER_CBYCRY\t\t= 6,\n\t \n\tDMA_OUTPUT_ORDER_CRYCBY\t\t= 7,\n\t \n\tDMA_OUTPUT_ORDER_YCBCR\t\t= 8,\n\t \n\tDMA_OUTPUT_ORDER_CRYCB\t\t= 9,\n\t \n\tDMA_OUTPUT_ORDER_CRCBY\t\t= 10,\n\t \n\tDMA_OUTPUT_ORDER_CBYCR\t\t= 11,\n\t \n\tDMA_OUTPUT_ORDER_YCRCB\t\t= 12,\n\t \n\tDMA_OUTPUT_ORDER_CBCRY\t\t= 13,\n\t \n\tDMA_OUTPUT_ORDER_BGR\t\t= 14,\n\t \n\tDMA_OUTPUT_ORDER_GB_BG\t\t= 15\n\t \n};\n\n \n#define DMA_OUTPUT_NOTIFY_DMA_DONE_DISABLE\t0\n#define DMA_OUTPUT_NOTIFY_DMA_DONE_ENABLE\t1\n\n \n#define DMA_OUTPUT_ERROR_NONE\t\t\t0  \n\n \n#define GLOBAL_SHOTMODE_ERROR_NONE\t\t0  \n \n#define ISP_AA_COMMAND_START\t\t\t0\n#define ISP_AA_COMMAND_STOP\t\t\t1\n\n \n#define ISP_AA_TARGET_AF\t\t\t1\n#define ISP_AA_TARGET_AE\t\t\t2\n#define ISP_AA_TARGET_AWB\t\t\t4\n\nenum isp_af_mode {\n\tISP_AF_MODE_MANUAL\t\t\t= 0,\n\tISP_AF_MODE_SINGLE\t\t\t= 1,\n\tISP_AF_MODE_CONTINUOUS\t\t\t= 2,\n\tISP_AF_MODE_TOUCH\t\t\t= 3,\n\tISP_AF_MODE_SLEEP\t\t\t= 4,\n\tISP_AF_MODE_INIT\t\t\t= 5,\n\tISP_AF_MODE_SET_CENTER_WINDOW\t\t= 6,\n\tISP_AF_MODE_SET_TOUCH_WINDOW\t\t= 7\n};\n\n \n#define ISP_AF_FACE_DISABLE\t\t\t0\n#define ISP_AF_FACE_ENABLE\t\t\t1\n\n \n#define ISP_AF_RANGE_NORMAL\t\t\t0\n#define ISP_AF_RANGE_MACRO\t\t\t1\n\n \n#define ISP_AF_SLEEP_OFF\t\t\t0\n#define ISP_AF_SLEEP_ON\t\t\t\t1\n\n \n#define ISP_AF_CONTINUOUS_DISABLE\t\t0\n#define ISP_AF_CONTINUOUS_ENABLE\t\t1\n\n \n#define ISP_AF_ERROR_NONE\t\t\t0  \n#define ISP_AF_ERROR_NONE_LOCK_DONE\t\t1  \n\n \n#define ISP_FLASH_COMMAND_DISABLE\t\t0\n#define ISP_FLASH_COMMAND_MANUAL_ON\t\t1  \n#define ISP_FLASH_COMMAND_AUTO\t\t\t2\n#define ISP_FLASH_COMMAND_TORCH\t\t\t3  \n\n \n#define ISP_FLASH_REDEYE_DISABLE\t\t0\n#define ISP_FLASH_REDEYE_ENABLE\t\t\t1\n\n \n#define ISP_FLASH_ERROR_NONE\t\t\t0  \n\n \nenum isp_awb_command {\n\tISP_AWB_COMMAND_AUTO\t\t\t= 0,\n\tISP_AWB_COMMAND_ILLUMINATION\t\t= 1,\n\tISP_AWB_COMMAND_MANUAL\t\t\t= 2\n};\n\nenum isp_awb_illumination {\n\tISP_AWB_ILLUMINATION_DAYLIGHT\t\t= 0,\n\tISP_AWB_ILLUMINATION_CLOUDY\t\t= 1,\n\tISP_AWB_ILLUMINATION_TUNGSTEN\t\t= 2,\n\tISP_AWB_ILLUMINATION_FLUORESCENT\t= 3\n};\n\n \n#define ISP_AWB_ERROR_NONE\t\t\t0  \n\n \nenum isp_imageeffect_command {\n\tISP_IMAGE_EFFECT_DISABLE\t\t= 0,\n\tISP_IMAGE_EFFECT_MONOCHROME\t\t= 1,\n\tISP_IMAGE_EFFECT_NEGATIVE_MONO\t\t= 2,\n\tISP_IMAGE_EFFECT_NEGATIVE_COLOR\t\t= 3,\n\tISP_IMAGE_EFFECT_SEPIA\t\t\t= 4\n};\n\n \n#define ISP_IMAGE_EFFECT_ERROR_NONE\t\t0  \n \n#define ISP_ISO_COMMAND_AUTO\t\t\t0\n#define ISP_ISO_COMMAND_MANUAL\t\t\t1\n\n \n#define ISP_ISO_ERROR_NONE\t\t\t0  \n\n \n#define ISP_ADJUST_COMMAND_AUTO\t\t\t(0 << 0)\n#define ISP_ADJUST_COMMAND_MANUAL_CONTRAST\t(1 << 0)\n#define ISP_ADJUST_COMMAND_MANUAL_SATURATION\t(1 << 1)\n#define ISP_ADJUST_COMMAND_MANUAL_SHARPNESS\t(1 << 2)\n#define ISP_ADJUST_COMMAND_MANUAL_EXPOSURE\t(1 << 3)\n#define ISP_ADJUST_COMMAND_MANUAL_BRIGHTNESS\t(1 << 4)\n#define ISP_ADJUST_COMMAND_MANUAL_HUE\t\t(1 << 5)\n#define ISP_ADJUST_COMMAND_MANUAL_ALL\t\t0x7f\n\n \n#define ISP_ADJUST_ERROR_NONE\t\t\t0  \n\n \nenum isp_metering_command {\n\tISP_METERING_COMMAND_AVERAGE\t= 0,\n\tISP_METERING_COMMAND_SPOT\t= 1,\n\tISP_METERING_COMMAND_MATRIX\t= 2,\n\tISP_METERING_COMMAND_CENTER\t= 3\n};\n\n \n#define ISP_METERING_ERROR_NONE\t\t0  \n\n \nenum isp_afc_command {\n\tISP_AFC_COMMAND_DISABLE\t\t= 0,\n\tISP_AFC_COMMAND_AUTO\t\t= 1,\n\tISP_AFC_COMMAND_MANUAL\t\t= 2,\n};\n\n#define ISP_AFC_MANUAL_50HZ\t\t50\n#define ISP_AFC_MANUAL_60HZ\t\t60\n\n \nenum isp_scene_mode {\n\tISP_SCENE_NONE\t\t\t= 0,\n\tISP_SCENE_PORTRAIT\t\t= 1,\n\tISP_SCENE_LANDSCAPE\t\t= 2,\n\tISP_SCENE_SPORTS\t\t= 3,\n\tISP_SCENE_PARTYINDOOR\t\t= 4,\n\tISP_SCENE_BEACHSNOW\t\t= 5,\n\tISP_SCENE_SUNSET\t\t= 6,\n\tISP_SCENE_DAWN\t\t\t= 7,\n\tISP_SCENE_FALL\t\t\t= 8,\n\tISP_SCENE_NIGHT\t\t\t= 9,\n\tISP_SCENE_AGAINSTLIGHTWLIGHT\t= 10,\n\tISP_SCENE_AGAINSTLIGHTWOLIGHT\t= 11,\n\tISP_SCENE_FIRE\t\t\t= 12,\n\tISP_SCENE_TEXT\t\t\t= 13,\n\tISP_SCENE_CANDLE\t\t= 14\n};\n\n \n#define ISP_AFC_ERROR_NONE\t\t0  \n\n \nenum fd_config_command {\n\tFD_CONFIG_COMMAND_MAXIMUM_NUMBER\t= 0x1,\n\tFD_CONFIG_COMMAND_ROLL_ANGLE\t\t= 0x2,\n\tFD_CONFIG_COMMAND_YAW_ANGLE\t\t= 0x4,\n\tFD_CONFIG_COMMAND_SMILE_MODE\t\t= 0x8,\n\tFD_CONFIG_COMMAND_BLINK_MODE\t\t= 0x10,\n\tFD_CONFIG_COMMAND_EYES_DETECT\t\t= 0x20,\n\tFD_CONFIG_COMMAND_MOUTH_DETECT\t\t= 0x40,\n\tFD_CONFIG_COMMAND_ORIENTATION\t\t= 0x80,\n\tFD_CONFIG_COMMAND_ORIENTATION_VALUE\t= 0x100\n};\n\nenum fd_config_roll_angle {\n\tFD_CONFIG_ROLL_ANGLE_BASIC\t\t= 0,\n\tFD_CONFIG_ROLL_ANGLE_PRECISE_BASIC\t= 1,\n\tFD_CONFIG_ROLL_ANGLE_SIDES\t\t= 2,\n\tFD_CONFIG_ROLL_ANGLE_PRECISE_SIDES\t= 3,\n\tFD_CONFIG_ROLL_ANGLE_FULL\t\t= 4,\n\tFD_CONFIG_ROLL_ANGLE_PRECISE_FULL\t= 5,\n};\n\nenum fd_config_yaw_angle {\n\tFD_CONFIG_YAW_ANGLE_0\t\t\t= 0,\n\tFD_CONFIG_YAW_ANGLE_45\t\t\t= 1,\n\tFD_CONFIG_YAW_ANGLE_90\t\t\t= 2,\n\tFD_CONFIG_YAW_ANGLE_45_90\t\t= 3,\n};\n\n \n#define FD_CONFIG_SMILE_MODE_DISABLE\t\t0\n#define FD_CONFIG_SMILE_MODE_ENABLE\t\t1\n\n \n#define FD_CONFIG_BLINK_MODE_DISABLE\t\t0\n#define FD_CONFIG_BLINK_MODE_ENABLE\t\t1\n\n \n#define FD_CONFIG_EYES_DETECT_DISABLE\t\t0\n#define FD_CONFIG_EYES_DETECT_ENABLE\t\t1\n\n \n#define FD_CONFIG_MOUTH_DETECT_DISABLE\t\t0\n#define FD_CONFIG_MOUTH_DETECT_ENABLE\t\t1\n\n#define FD_CONFIG_ORIENTATION_DISABLE\t\t0\n#define FD_CONFIG_ORIENTATION_ENABLE\t\t1\n\nstruct param_control {\n\tu32 cmd;\n\tu32 bypass;\n\tu32 buffer_address;\n\tu32 buffer_size;\n\tu32 skip_frames;  \n\tu32 reserved[FIMC_IS_PARAM_MAX_ENTRIES - 6];\n\tu32 err;\n};\n\nstruct param_otf_input {\n\tu32 cmd;\n\tu32 width;\n\tu32 height;\n\tu32 format;\n\tu32 bitwidth;\n\tu32 order;\n\tu32 crop_offset_x;\n\tu32 crop_offset_y;\n\tu32 crop_width;\n\tu32 crop_height;\n\tu32 frametime_min;\n\tu32 frametime_max;\n\tu32 reserved[FIMC_IS_PARAM_MAX_ENTRIES - 13];\n\tu32 err;\n};\n\nstruct param_dma_input {\n\tu32 cmd;\n\tu32 width;\n\tu32 height;\n\tu32 format;\n\tu32 bitwidth;\n\tu32 plane;\n\tu32 order;\n\tu32 buffer_number;\n\tu32 buffer_address;\n\tu32 reserved[FIMC_IS_PARAM_MAX_ENTRIES - 10];\n\tu32 err;\n};\n\nstruct param_otf_output {\n\tu32 cmd;\n\tu32 width;\n\tu32 height;\n\tu32 format;\n\tu32 bitwidth;\n\tu32 order;\n\tu32 reserved[FIMC_IS_PARAM_MAX_ENTRIES - 7];\n\tu32 err;\n};\n\nstruct param_dma_output {\n\tu32 cmd;\n\tu32 width;\n\tu32 height;\n\tu32 format;\n\tu32 bitwidth;\n\tu32 plane;\n\tu32 order;\n\tu32 buffer_number;\n\tu32 buffer_address;\n\tu32 notify_dma_done;\n\tu32 dma_out_mask;\n\tu32 reserved[FIMC_IS_PARAM_MAX_ENTRIES - 12];\n\tu32 err;\n};\n\nstruct param_global_shotmode {\n\tu32 cmd;\n\tu32 skip_frames;\n\tu32 reserved[FIMC_IS_PARAM_MAX_ENTRIES - 3];\n\tu32 err;\n};\n\nstruct param_sensor_framerate {\n\tu32 frame_rate;\n\tu32 reserved[FIMC_IS_PARAM_MAX_ENTRIES - 2];\n\tu32 err;\n};\n\nstruct param_isp_aa {\n\tu32 cmd;\n\tu32 target;\n\tu32 mode;\n\tu32 scene;\n\tu32 sleep;\n\tu32 face;\n\tu32 touch_x;\n\tu32 touch_y;\n\tu32 manual_af_setting;\n\tu32 reserved[FIMC_IS_PARAM_MAX_ENTRIES - 10];\n\tu32 err;\n};\n\nstruct param_isp_flash {\n\tu32 cmd;\n\tu32 redeye;\n\tu32 reserved[FIMC_IS_PARAM_MAX_ENTRIES - 3];\n\tu32 err;\n};\n\nstruct param_isp_awb {\n\tu32 cmd;\n\tu32 illumination;\n\tu32 reserved[FIMC_IS_PARAM_MAX_ENTRIES - 3];\n\tu32 err;\n};\n\nstruct param_isp_imageeffect {\n\tu32 cmd;\n\tu32 reserved[FIMC_IS_PARAM_MAX_ENTRIES - 2];\n\tu32 err;\n};\n\nstruct param_isp_iso {\n\tu32 cmd;\n\tu32 value;\n\tu32 reserved[FIMC_IS_PARAM_MAX_ENTRIES - 3];\n\tu32 err;\n};\n\nstruct param_isp_adjust {\n\tu32 cmd;\n\ts32 contrast;\n\ts32 saturation;\n\ts32 sharpness;\n\ts32 exposure;\n\ts32 brightness;\n\ts32 hue;\n\tu32 reserved[FIMC_IS_PARAM_MAX_ENTRIES - 8];\n\tu32 err;\n};\n\nstruct param_isp_metering {\n\tu32 cmd;\n\tu32 win_pos_x;\n\tu32 win_pos_y;\n\tu32 win_width;\n\tu32 win_height;\n\tu32 reserved[FIMC_IS_PARAM_MAX_ENTRIES - 6];\n\tu32 err;\n};\n\nstruct param_isp_afc {\n\tu32 cmd;\n\tu32 manual;\n\tu32 reserved[FIMC_IS_PARAM_MAX_ENTRIES - 3];\n\tu32 err;\n};\n\nstruct param_scaler_imageeffect {\n\tu32 cmd;\n\tu32 arbitrary_cb;\n\tu32 arbitrary_cr;\n\tu32 reserved[FIMC_IS_PARAM_MAX_ENTRIES - 4];\n\tu32 err;\n};\n\nstruct param_scaler_input_crop {\n\tu32 cmd;\n\tu32 crop_offset_x;\n\tu32 crop_offset_y;\n\tu32 crop_width;\n\tu32 crop_height;\n\tu32 in_width;\n\tu32 in_height;\n\tu32 out_width;\n\tu32 out_height;\n\tu32 reserved[FIMC_IS_PARAM_MAX_ENTRIES - 10];\n\tu32 err;\n};\n\nstruct param_scaler_output_crop {\n\tu32 cmd;\n\tu32 crop_offset_x;\n\tu32 crop_offset_y;\n\tu32 crop_width;\n\tu32 crop_height;\n\tu32 out_format;\n\tu32 reserved[FIMC_IS_PARAM_MAX_ENTRIES - 7];\n\tu32 err;\n};\n\nstruct param_scaler_rotation {\n\tu32 cmd;\n\tu32 reserved[FIMC_IS_PARAM_MAX_ENTRIES - 2];\n\tu32 err;\n};\n\nstruct param_scaler_flip {\n\tu32 cmd;\n\tu32 reserved[FIMC_IS_PARAM_MAX_ENTRIES - 2];\n\tu32 err;\n};\n\nstruct param_3dnr_1stframe {\n\tu32 cmd;\n\tu32 reserved[FIMC_IS_PARAM_MAX_ENTRIES - 2];\n\tu32 err;\n};\n\nstruct param_fd_config {\n\tu32 cmd;\n\tu32 max_number;\n\tu32 roll_angle;\n\tu32 yaw_angle;\n\tu32 smile_mode;\n\tu32 blink_mode;\n\tu32 eye_detect;\n\tu32 mouth_detect;\n\tu32 orientation;\n\tu32 orientation_value;\n\tu32 reserved[FIMC_IS_PARAM_MAX_ENTRIES - 11];\n\tu32 err;\n};\n\nstruct global_param {\n\tstruct param_global_shotmode\tshotmode;\n};\n\nstruct sensor_param {\n\tstruct param_control\t\tcontrol;\n\tstruct param_otf_output\t\totf_output;\n\tstruct param_sensor_framerate\tframe_rate;\n} __packed;\n\nstruct buffer_param {\n\tstruct param_control\t\tcontrol;\n\tstruct param_otf_input\t\totf_input;\n\tstruct param_otf_output\t\totf_output;\n} __packed;\n\nstruct isp_param {\n\tstruct param_control\t\tcontrol;\n\tstruct param_otf_input\t\totf_input;\n\tstruct param_dma_input\t\tdma1_input;\n\tstruct param_dma_input\t\tdma2_input;\n\tstruct param_isp_aa\t\taa;\n\tstruct param_isp_flash\t\tflash;\n\tstruct param_isp_awb\t\tawb;\n\tstruct param_isp_imageeffect\teffect;\n\tstruct param_isp_iso\t\tiso;\n\tstruct param_isp_adjust\t\tadjust;\n\tstruct param_isp_metering\tmetering;\n\tstruct param_isp_afc\t\tafc;\n\tstruct param_otf_output\t\totf_output;\n\tstruct param_dma_output\t\tdma1_output;\n\tstruct param_dma_output\t\tdma2_output;\n} __packed;\n\nstruct drc_param {\n\tstruct param_control\t\tcontrol;\n\tstruct param_otf_input\t\totf_input;\n\tstruct param_dma_input\t\tdma_input;\n\tstruct param_otf_output\t\totf_output;\n} __packed;\n\nstruct scalerc_param {\n\tstruct param_control\t\tcontrol;\n\tstruct param_otf_input\t\totf_input;\n\tstruct param_scaler_imageeffect\teffect;\n\tstruct param_scaler_input_crop\tinput_crop;\n\tstruct param_scaler_output_crop\toutput_crop;\n\tstruct param_otf_output\t\totf_output;\n\tstruct param_dma_output\t\tdma_output;\n} __packed;\n\nstruct odc_param {\n\tstruct param_control\t\tcontrol;\n\tstruct param_otf_input\t\totf_input;\n\tstruct param_otf_output\t\totf_output;\n} __packed;\n\nstruct dis_param {\n\tstruct param_control\t\tcontrol;\n\tstruct param_otf_output\t\totf_input;\n\tstruct param_otf_output\t\totf_output;\n} __packed;\n\nstruct tdnr_param {\n\tstruct param_control\t\tcontrol;\n\tstruct param_otf_input\t\totf_input;\n\tstruct param_3dnr_1stframe\tframe;\n\tstruct param_otf_output\t\totf_output;\n\tstruct param_dma_output\t\tdma_output;\n} __packed;\n\nstruct scalerp_param {\n\tstruct param_control\t\tcontrol;\n\tstruct param_otf_input\t\totf_input;\n\tstruct param_scaler_imageeffect\teffect;\n\tstruct param_scaler_input_crop\tinput_crop;\n\tstruct param_scaler_output_crop\toutput_crop;\n\tstruct param_scaler_rotation\trotation;\n\tstruct param_scaler_flip\tflip;\n\tstruct param_otf_output\t\totf_output;\n\tstruct param_dma_output\t\tdma_output;\n} __packed;\n\nstruct fd_param {\n\tstruct param_control\t\tcontrol;\n\tstruct param_otf_input\t\totf_input;\n\tstruct param_dma_input\t\tdma_input;\n\tstruct param_fd_config\t\tconfig;\n} __packed;\n\nstruct is_param_region {\n\tstruct global_param\t\tglobal;\n\tstruct sensor_param\t\tsensor;\n\tstruct buffer_param\t\tbuf;\n\tstruct isp_param\t\tisp;\n\tstruct drc_param\t\tdrc;\n\tstruct scalerc_param\t\tscalerc;\n\tstruct odc_param\t\todc;\n\tstruct dis_param\t\tdis;\n\tstruct tdnr_param\t\ttdnr;\n\tstruct scalerp_param\t\tscalerp;\n\tstruct fd_param\t\t\tfd;\n} __packed;\n\n#define NUMBER_OF_GAMMA_CURVE_POINTS\t32\n\nstruct is_tune_sensor {\n\tu32 exposure;\n\tu32 analog_gain;\n\tu32 frame_rate;\n\tu32 actuator_position;\n};\n\nstruct is_tune_gammacurve {\n\tu32 num_pts_x[NUMBER_OF_GAMMA_CURVE_POINTS];\n\tu32 num_pts_y_r[NUMBER_OF_GAMMA_CURVE_POINTS];\n\tu32 num_pts_y_g[NUMBER_OF_GAMMA_CURVE_POINTS];\n\tu32 num_pts_y_b[NUMBER_OF_GAMMA_CURVE_POINTS];\n};\n\nstruct is_tune_isp {\n\t \n\tu32 brightness_level;\n\t \n\ts32 contrast_level;\n\t \n\ts32 saturation_level;\n\ts32 gamma_level;\n\tstruct is_tune_gammacurve gamma_curve[4];\n\t \n\ts32 hue;\n\t \n\ts32 sharpness_blur;\n\t \n\ts32 despeckle;\n\t \n\ts32 edge_color_supression;\n\t \n\ts32 noise_reduction;\n\t \n} __packed;\n\nstruct is_tune_region {\n\tstruct is_tune_sensor sensor;\n\tstruct is_tune_isp isp;\n} __packed;\n\nstruct rational {\n\tu32 num;\n\tu32 den;\n};\n\nstruct srational {\n\ts32 num;\n\ts32 den;\n};\n\n#define FLASH_FIRED_SHIFT\t\t\t0\n#define FLASH_NOT_FIRED\t\t\t\t0\n#define FLASH_FIRED\t\t\t\t1\n\n#define FLASH_STROBE_SHIFT\t\t\t1\n#define FLASH_STROBE_NO_DETECTION\t\t0\n#define FLASH_STROBE_RESERVED\t\t\t1\n#define FLASH_STROBE_RETURN_LIGHT_NOT_DETECTED\t2\n#define FLASH_STROBE_RETURN_LIGHT_DETECTED\t3\n\n#define FLASH_MODE_SHIFT\t\t\t3\n#define FLASH_MODE_UNKNOWN\t\t\t0\n#define FLASH_MODE_COMPULSORY_FLASH_FIRING\t1\n#define FLASH_MODE_COMPULSORY_FLASH_SUPPRESSION\t2\n#define FLASH_MODE_AUTO_MODE\t\t\t3\n\n#define FLASH_FUNCTION_SHIFT\t\t\t5\n#define FLASH_FUNCTION_PRESENT\t\t\t0\n#define FLASH_FUNCTION_NONE\t\t\t1\n\n#define FLASH_RED_EYE_SHIFT\t\t\t6\n#define FLASH_RED_EYE_DISABLED\t\t\t0\n#define FLASH_RED_EYE_SUPPORTED\t\t\t1\n\nenum apex_aperture_value {\n\tF1_0\t= 0,\n\tF1_4\t= 1,\n\tF2_0\t= 2,\n\tF2_8\t= 3,\n\tF4_0\t= 4,\n\tF5_6\t= 5,\n\tF8_9\t= 6,\n\tF11_0\t= 7,\n\tF16_0\t= 8,\n\tF22_0\t= 9,\n\tF32_0\t= 10,\n};\n\nstruct exif_attribute {\n\tstruct rational exposure_time;\n\tstruct srational shutter_speed;\n\tu32 iso_speed_rating;\n\tu32 flash;\n\tstruct srational brightness;\n} __packed;\n\nstruct is_frame_header {\n\tu32 valid;\n\tu32 bad_mark;\n\tu32 captured;\n\tu32 frame_number;\n\tstruct exif_attribute exif;\n} __packed;\n\nstruct is_fd_rect {\n\tu32 offset_x;\n\tu32 offset_y;\n\tu32 width;\n\tu32 height;\n};\n\nstruct is_face_marker {\n\tu32 frame_number;\n\tstruct is_fd_rect face;\n\tstruct is_fd_rect left_eye;\n\tstruct is_fd_rect right_eye;\n\tstruct is_fd_rect mouth;\n\tu32 roll_angle;\n\tu32 yaw_angle;\n\tu32 confidence;\n\ts32 smile_level;\n\ts32 blink_level;\n} __packed;\n\n#define MAX_FRAME_COUNT\t\t\t\t8\n#define MAX_FRAME_COUNT_PREVIEW\t\t\t4\n#define MAX_FRAME_COUNT_CAPTURE\t\t\t1\n#define MAX_FACE_COUNT\t\t\t\t16\n#define MAX_SHARED_COUNT\t\t\t500\n\nstruct is_region {\n\tstruct is_param_region parameter;\n\tstruct is_tune_region tune;\n\tstruct is_frame_header header[MAX_FRAME_COUNT];\n\tstruct is_face_marker face[MAX_FACE_COUNT];\n\tu32 shared[MAX_SHARED_COUNT];\n} __packed;\n\n \n#define DMA2_OUTPUT_ADDR_ARRAY_OFFS \\\n\t(offsetof(struct is_region, shared) + 32 * sizeof(u32))\n\nstruct is_debug_frame_descriptor {\n\tu32 sensor_frame_time;\n\tu32 sensor_exposure_time;\n\ts32 sensor_analog_gain;\n\t \n\tu32 req_lei;\n\n\tu32 next_next_lei_exp;\n\tu32 next_next_lei_a_gain;\n\tu32 next_next_lei_d_gain;\n\tu32 next_next_lei_statlei;\n\tu32 next_next_lei_lei;\n\n\tu32 dummy0;\n};\n\n#define MAX_FRAMEDESCRIPTOR_CONTEXT_NUM\t(30*20)\t \n#define MAX_VERSION_DISPLAY_BUF\t32\n\nstruct is_share_region {\n\tu32 frame_time;\n\tu32 exposure_time;\n\ts32 analog_gain;\n\n\tu32 r_gain;\n\tu32 g_gain;\n\tu32 b_gain;\n\n\tu32 af_position;\n\tu32 af_status;\n\t \n\t \n\t \n\t \n\t \n\tu32 af_scene_type;\n\n\tu32 frame_descp_onoff_control;\n\tu32 frame_descp_update_done;\n\tu32 frame_descp_idx;\n\tu32 frame_descp_max_idx;\n\tstruct is_debug_frame_descriptor\n\t\tdbg_frame_descp_ctx[MAX_FRAMEDESCRIPTOR_CONTEXT_NUM];\n\n\tu32 chip_id;\n\tu32 chip_rev_no;\n\tu8 isp_fw_ver_no[MAX_VERSION_DISPLAY_BUF];\n\tu8 isp_fw_ver_date[MAX_VERSION_DISPLAY_BUF];\n\tu8 sirc_sdk_ver_no[MAX_VERSION_DISPLAY_BUF];\n\tu8 sirc_sdk_rev_no[MAX_VERSION_DISPLAY_BUF];\n\tu8 sirc_sdk_rev_date[MAX_VERSION_DISPLAY_BUF];\n} __packed;\n\nstruct is_debug_control {\n\tu32 write_point;\t \n\tu32 assert_flag;\t \n\tu32 pabort_flag;\t \n\tu32 dabort_flag;\t \n};\n\nstruct sensor_open_extended {\n\tu32 actuator_type;\n\tu32 mclk;\n\tu32 mipi_lane_num;\n\tu32 mipi_speed;\n\t \n\tu32 fast_open_sensor;\n\t \n\tu32 self_calibration_mode;\n\t \n\t \n\tu32 i2c_sclk;\n};\n\nstruct fimc_is;\n\nint fimc_is_hw_get_sensor_max_framerate(struct fimc_is *is);\nint __fimc_is_hw_update_param(struct fimc_is *is, u32 offset);\nvoid fimc_is_set_initial_params(struct fimc_is *is);\nunsigned int __get_pending_param_count(struct fimc_is *is);\n\nint  __is_hw_update_params(struct fimc_is *is);\nvoid __is_get_frame_size(struct fimc_is *is, struct v4l2_mbus_framefmt *mf);\nvoid __is_set_frame_size(struct fimc_is *is, struct v4l2_mbus_framefmt *mf);\nvoid __is_set_sensor(struct fimc_is *is, int fps);\nvoid __is_set_isp_aa_ae(struct fimc_is *is);\nvoid __is_set_isp_flash(struct fimc_is *is, u32 cmd, u32 redeye);\nvoid __is_set_isp_awb(struct fimc_is *is, u32 cmd, u32 val);\nvoid __is_set_isp_effect(struct fimc_is *is, u32 cmd);\nvoid __is_set_isp_iso(struct fimc_is *is, u32 cmd, u32 val);\nvoid __is_set_isp_adjust(struct fimc_is *is, u32 cmd, u32 val);\nvoid __is_set_isp_metering(struct fimc_is *is, u32 id, u32 val);\nvoid __is_set_isp_afc(struct fimc_is *is, u32 cmd, u32 val);\nvoid __is_set_drc_control(struct fimc_is *is, u32 val);\nvoid __is_set_fd_control(struct fimc_is *is, u32 val);\nvoid __is_set_fd_config_maxface(struct fimc_is *is, u32 val);\nvoid __is_set_fd_config_rollangle(struct fimc_is *is, u32 val);\nvoid __is_set_fd_config_yawangle(struct fimc_is *is, u32 val);\nvoid __is_set_fd_config_smilemode(struct fimc_is *is, u32 val);\nvoid __is_set_fd_config_blinkmode(struct fimc_is *is, u32 val);\nvoid __is_set_fd_config_eyedetect(struct fimc_is *is, u32 val);\nvoid __is_set_fd_config_mouthdetect(struct fimc_is *is, u32 val);\nvoid __is_set_fd_config_orientation(struct fimc_is *is, u32 val);\nvoid __is_set_fd_config_orientation_val(struct fimc_is *is, u32 val);\nvoid __is_set_isp_aa_af_mode(struct fimc_is *is, int cmd);\nvoid __is_set_isp_aa_af_start_stop(struct fimc_is *is, int cmd);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}