Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: bgf.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "bgf.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "bgf"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : bgf
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\user data\Desktop\ise_6423\stepper_motor_1\bgf.v" into library work
Parsing module <bgf>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <bgf>.
WARNING:HDLCompiler:413 - "D:\user data\Desktop\ise_6423\stepper_motor_1\bgf.v" Line 19: Result of 25-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "D:\user data\Desktop\ise_6423\stepper_motor_1\bgf.v" Line 33: Result of 25-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "D:\user data\Desktop\ise_6423\stepper_motor_1\bgf.v" Line 44: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "D:\user data\Desktop\ise_6423\stepper_motor_1\bgf.v" Line 52: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:91 - "D:\user data\Desktop\ise_6423\stepper_motor_1\bgf.v" Line 69: Signal <square_wave> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\user data\Desktop\ise_6423\stepper_motor_1\bgf.v" Line 77: Signal <square_wave> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <bgf>.
    Related source file is "D:\user data\Desktop\ise_6423\stepper_motor_1\bgf.v".
    Found 1-bit register for signal <square_wave>.
    Found 1-bit register for signal <led_dec>.
    Found 24-bit register for signal <store>.
    Found 1-bit register for signal <led_inc>.
    Found 24-bit register for signal <counter>.
    Found 24-bit adder for signal <counter[23]_GND_1_o_add_1_OUT> created at line 19.
    Found 24-bit subtractor for signal <GND_1_o_GND_1_o_sub_12_OUT<23:0>> created at line 52.
WARNING:Xst:737 - Found 1-bit latch for signal <pin2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pin1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 24-bit comparator equal for signal <counter[23]_store[23]_equal_3_o> created at line 20
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  51 D-type flip-flop(s).
	inferred   2 Latch(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <bgf> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 24-bit adder                                          : 1
 24-bit subtractor                                     : 1
# Registers                                            : 5
 1-bit register                                        : 3
 24-bit register                                       : 2
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 1
 24-bit comparator equal                               : 1
# Multiplexers                                         : 2
 1-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <bgf>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into accumulator <store>: 1 register on signal <store>.
Unit <bgf> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 24-bit up counter                                     : 1
# Accumulators                                         : 1
 24-bit down accumulator                               : 1
# Registers                                            : 3
 Flip-Flops                                            : 3
# Comparators                                          : 1
 24-bit comparator equal                               : 1
# Multiplexers                                         : 2
 1-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <store_1> has a constant value of 0 in block <bgf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <store_2> has a constant value of 0 in block <bgf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <store_3> has a constant value of 1 in block <bgf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <store_0> has a constant value of 0 in block <bgf>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <bgf> ...
WARNING:Xst:1710 - FF/Latch <led_dec> (without init value) has a constant value of 0 in block <bgf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <store_9> has a constant value of 1 in block <bgf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <store_10> has a constant value of 0 in block <bgf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <store_13> has a constant value of 1 in block <bgf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <store_14> has a constant value of 0 in block <bgf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <store_15> has a constant value of 0 in block <bgf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <store_16> has a constant value of 0 in block <bgf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <store_17> has a constant value of 0 in block <bgf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <store_18> has a constant value of 0 in block <bgf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <store_19> has a constant value of 0 in block <bgf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <store_20> has a constant value of 0 in block <bgf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <store_23> has a constant value of 0 in block <bgf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <store_21> has a constant value of 0 in block <bgf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <store_22> has a constant value of 0 in block <bgf>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <store_4> in Unit <bgf> is equivalent to the following FF/Latch, which will be removed : <store_11> 
INFO:Xst:3203 - The FF/Latch <store_5> in Unit <bgf> is the opposite to the following FF/Latch, which will be removed : <store_12> 
INFO:Xst:3203 - The FF/Latch <store_8> in Unit <bgf> is the opposite to the following FF/Latch, which will be removed : <store_7> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block bgf, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 30
 Flip-Flops                                            : 30

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : bgf.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 135
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 26
#      LUT2                        : 26
#      LUT3                        : 5
#      LUT4                        : 3
#      LUT5                        : 5
#      LUT6                        : 2
#      MUXCY                       : 35
#      VCC                         : 1
#      XORCY                       : 28
# FlipFlops/Latches                : 32
#      FD                          : 30
#      LD                          : 1
#      LDC                         : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 8
#      IBUF                        : 3
#      OBUF                        : 5

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              30  out of  11440     0%  
 Number of Slice LUTs:                   70  out of   5720     1%  
    Number used as Logic:                70  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     70
   Number with an unused Flip Flop:      40  out of     70    57%  
   Number with an unused LUT:             0  out of     70     0%  
   Number of fully used LUT-FF pairs:    30  out of     70    42%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          10
 Number of bonded IOBs:                   9  out of    102     8%  
    IOB Flip Flops/Latches:               2

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------+------------------------+-------+
Clock Signal                                               | Clock buffer(FF name)  | Load  |
-----------------------------------------------------------+------------------------+-------+
dir                                                        | IBUF+BUFG              | 1     |
GND_1_o_GND_1_o_MUX_35_o(Mmux_GND_1_o_GND_1_o_MUX_35_o11:O)| NONE(*)(pin2)          | 1     |
clk                                                        | BUFGP                  | 30    |
-----------------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.316ns (Maximum Frequency: 231.691MHz)
   Minimum input arrival time before clock: 2.927ns
   Maximum output required time after clock: 4.277ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.316ns (frequency: 231.691MHz)
  Total number of paths / destination ports: 1237 / 30
-------------------------------------------------------------------------
Delay:               4.316ns (Levels of Logic = 9)
  Source:            counter_5 (FF)
  Destination:       toggle (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: counter_5 to toggle
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   1.156  counter_5 (counter_5)
     LUT6:I1->O            1   0.254   0.000  Mcompar_counter[23]_store[23]_equal_3_o_lut<1> (Mcompar_counter[23]_store[23]_equal_3_o_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_counter[23]_store[23]_equal_3_o_cy<1> (Mcompar_counter[23]_store[23]_equal_3_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_counter[23]_store[23]_equal_3_o_cy<2> (Mcompar_counter[23]_store[23]_equal_3_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_counter[23]_store[23]_equal_3_o_cy<3> (Mcompar_counter[23]_store[23]_equal_3_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_counter[23]_store[23]_equal_3_o_cy<4> (Mcompar_counter[23]_store[23]_equal_3_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_counter[23]_store[23]_equal_3_o_cy<5> (Mcompar_counter[23]_store[23]_equal_3_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_counter[23]_store[23]_equal_3_o_cy<6> (Mcompar_counter[23]_store[23]_equal_3_o_cy<6>)
     MUXCY:CI->O          30   0.235   1.487  Mcompar_counter[23]_store[23]_equal_3_o_cy<7> (counter[23]_store[23]_equal_3_o)
     LUT2:I1->O            1   0.254   0.000  counter_0_rstpot (counter_0_rstpot)
     FD:D                      0.074          counter_0
    ----------------------------------------
    Total                      4.316ns (1.674ns logic, 2.643ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dir'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.552ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       pin1 (LATCH)
  Destination Clock: dir falling

  Data Path: rst to pin1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.765  rst_IBUF (rst_IBUF)
     LDC:CLR                   0.459          pin1
    ----------------------------------------
    Total                      2.552ns (1.787ns logic, 0.765ns route)
                                       (70.0% logic, 30.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GND_1_o_GND_1_o_MUX_35_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.488ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       pin2 (LATCH)
  Destination Clock: GND_1_o_GND_1_o_MUX_35_o falling

  Data Path: rst to pin2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.874  rst_IBUF (rst_IBUF)
     LUT2:I0->O            1   0.250   0.000  Mmux_pin2_pin2_MUX_34_o11 (pin2_pin2_MUX_34_o)
     LD:D                      0.036          pin2
    ----------------------------------------
    Total                      2.488ns (1.614ns logic, 0.874ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              2.927ns (Levels of Logic = 2)
  Source:            dec (PAD)
  Destination:       store_4 (FF)
  Destination Clock: clk rising

  Data Path: dec to store_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.328   1.271  dec_IBUF (dec_IBUF)
     LUT5:I0->O            1   0.254   0.000  store_4_rstpot (store_4_rstpot)
     FD:D                      0.074          store_4
    ----------------------------------------
    Total                      2.927ns (1.656ns logic, 1.271ns route)
                                       (56.6% logic, 43.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dir'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.174ns (Levels of Logic = 1)
  Source:            pin1 (LATCH)
  Destination:       pin1 (PAD)
  Source Clock:      dir falling

  Data Path: pin1 to pin1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.681  pin1 (pin1_OBUF)
     OBUF:I->O                 2.912          pin1_OBUF (pin1)
    ----------------------------------------
    Total                      4.174ns (3.493ns logic, 0.681ns route)
                                       (83.7% logic, 16.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_1_o_GND_1_o_MUX_35_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.174ns (Levels of Logic = 1)
  Source:            pin2 (LATCH)
  Destination:       pin2 (PAD)
  Source Clock:      GND_1_o_GND_1_o_MUX_35_o falling

  Data Path: pin2 to pin2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.581   0.681  pin2 (pin2_OBUF)
     OBUF:I->O                 2.912          pin2_OBUF (pin2)
    ----------------------------------------
    Total                      4.174ns (3.493ns logic, 0.681ns route)
                                       (83.7% logic, 16.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.277ns (Levels of Logic = 1)
  Source:            toggle (FF)
  Destination:       square_wave (PAD)
  Source Clock:      clk rising

  Data Path: toggle to square_wave
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.525   0.840  toggle (toggle)
     OBUF:I->O                 2.912          square_wave_OBUF (square_wave)
    ----------------------------------------
    Total                      4.277ns (3.437ns logic, 0.840ns route)
                                       (80.4% logic, 19.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock GND_1_o_GND_1_o_MUX_35_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.656|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.316|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock dir
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.401|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.25 secs
 
--> 

Total memory usage is 225056 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   26 (   0 filtered)
Number of infos    :    4 (   0 filtered)

