
---------- Begin Simulation Statistics ----------
final_tick                               209077026000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 265701                       # Simulator instruction rate (inst/s)
host_mem_usage                                5027620                       # Number of bytes of host memory used
host_op_rate                                   472330                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3763.62                       # Real time elapsed on the host
host_tick_rate                               55552055                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1000000000                       # Number of instructions simulated
sim_ops                                    1777670747                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.209077                       # Number of seconds simulated
sim_ticks                                209077026000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 557129657                       # number of cc regfile reads
system.cpu.cc_regfile_writes                860711309                       # number of cc regfile writes
system.cpu.committedInsts                  1000000000                       # Number of Instructions Simulated
system.cpu.committedOps                    1777670747                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.418154                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.418154                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                1356689405                       # number of floating regfile reads
system.cpu.fp_regfile_writes                553754602                       # number of floating regfile writes
system.cpu.idleCycles                          127619                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                26411                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 56047551                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     4.252842                       # Inst execution rate
system.cpu.iew.exec_refs                      1352012                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     465726                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  413245                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                957866                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                852                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1544                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               489270                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts          1778810762                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                886286                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             48302                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts            1778343168                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   2694                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 24576                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24465                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 29190                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            262                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        15758                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          10653                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                3025659370                       # num instructions consuming a value
system.cpu.iew.wb_count                    1778313789                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.504840                       # average fanout of values written-back
system.cpu.iew.wb_producers                1527472451                       # num instructions producing a value
system.cpu.iew.wb_rate                       4.252772                       # insts written-back per cycle
system.cpu.iew.wb_sent                     1778325853                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads               1615743928                       # number of integer regfile reads
system.cpu.int_regfile_writes              1195786883                       # number of integer regfile writes
system.cpu.ipc                               2.391463                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.391463                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             28524      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            1084776782     61.00%     61.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult             83064658      4.67%     65.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 26790      0.00%     65.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 883      0.00%     65.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     65.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 798      0.00%     65.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     65.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     65.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     65.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     65.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     65.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     65.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     65.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu            166125300      9.34%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 4222      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc            83067103      4.67%     79.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd        55373594      3.11%     82.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt       138434043      7.78%     90.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               6      0.00%     90.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     90.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult      166120792      9.34%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              3      0.00%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               891292      0.05%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              467941      0.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            5946      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           2797      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             1778391474                       # Type of FU issued
system.cpu.iq.fp_alu_accesses               609137538                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads          1218274145                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses    609135950                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes          609141860                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       91658                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000052                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   73061     79.71%     79.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     79.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     79.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     79.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     79.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     2      0.00%     79.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     79.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     79.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     79.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     79.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     79.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     79.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     79.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    580      0.63%     80.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     80.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     56      0.06%     80.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     80.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     80.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     80.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     80.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     80.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     80.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     80.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     80.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     80.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     80.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     80.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     80.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     80.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     80.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     80.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     80.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     80.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     80.41% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   9488     10.35%     90.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8132      8.87%     99.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               287      0.31%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               52      0.06%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses             1169317070                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         2756631431                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses   1169177839                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes        1170809043                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                 1778809129                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                1778391474                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1633                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1139915                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              4540                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            828                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1831502                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     418026434                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         4.254256                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.255617                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              914237      0.22%      0.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              297748      0.07%      0.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            28014643      6.70%      6.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           111094106     26.58%     33.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            83335123     19.94%     53.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5           110974418     26.55%     80.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            83248974     19.91%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              101784      0.02%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               45401      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       418026434                       # Number of insts issued each cycle
system.cpu.iq.rate                           4.252958                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads             23357                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            24577                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               957866                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              489270                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               113510890                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    449                       # number of misc regfile writes
system.cpu.numCycles                        418154053                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1711                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    74                       # Number of system calls
system.ruby.Directory_Controller.Fetch          11576      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch        11576      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data        11576      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        11576      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples    111291115                      
system.ruby.IFETCH.hit_latency_hist_seqr |   111291115    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total    111291115                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size           16                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket          159                      
system.ruby.IFETCH.latency_hist_seqr::samples    111298686                      
system.ruby.IFETCH.latency_hist_seqr::mean     0.000001                      
system.ruby.IFETCH.latency_hist_seqr::stdev     0.013270                      
system.ruby.IFETCH.latency_hist_seqr     |   111298685    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total    111298686                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size           16                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket          159                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         7571                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean     0.018492                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev     1.608983                      
system.ruby.IFETCH.miss_latency_hist_seqr |        7570     99.99%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         7571                      
system.ruby.L1Cache_Controller.Ack_all              3      0.00%      0.00%
system.ruby.L1Cache_Controller.Data_Exclusive        13487      0.00%      0.00%
system.ruby.L1Cache_Controller.Data_all_Acks        10232      0.00%      0.00%
system.ruby.L1Cache_Controller.E.L1_Replacement        10453      0.00%      0.00%
system.ruby.L1Cache_Controller.E.Load          255943      0.00%      0.00%
system.ruby.L1Cache_Controller.E.Store           2850      0.00%      0.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks         2655      0.00%      0.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive        13487      0.00%      0.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks         7577      0.00%      0.00%
system.ruby.L1Cache_Controller.Ifetch       111298692      0.00%      0.00%
system.ruby.L1Cache_Controller.L1_Replacement        22185      0.00%      0.00%
system.ruby.L1Cache_Controller.Load            700892      0.00%      0.00%
system.ruby.L1Cache_Controller.M.L1_Replacement         4668      0.00%      0.00%
system.ruby.L1Cache_Controller.M.Load          431436      0.00%      0.00%
system.ruby.L1Cache_Controller.M.Store         436535      0.00%      0.00%
system.ruby.L1Cache_Controller.M_I.Ifetch            6      0.00%      0.00%
system.ruby.L1Cache_Controller.M_I.Store            1      0.00%      0.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack        15121      0.00%      0.00%
system.ruby.L1Cache_Controller.NP.Ifetch         7571      0.00%      0.00%
system.ruby.L1Cache_Controller.NP.Load          13493      0.00%      0.00%
system.ruby.L1Cache_Controller.NP.Store          2655      0.00%      0.00%
system.ruby.L1Cache_Controller.S.Ifetch     111291115      0.00%      0.00%
system.ruby.L1Cache_Controller.S.L1_Replacement         7064      0.00%      0.00%
system.ruby.L1Cache_Controller.S.Load              20      0.00%      0.00%
system.ruby.L1Cache_Controller.S.Store              3      0.00%      0.00%
system.ruby.L1Cache_Controller.SM.Ack_all            3      0.00%      0.00%
system.ruby.L1Cache_Controller.Store           442044      0.00%      0.00%
system.ruby.L1Cache_Controller.WB_Ack           15121      0.00%      0.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock        16145      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data         2150      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         2546      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data         6880      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS          13493      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX           2655      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         7571      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX          15121      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE            3      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS         6607      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX          505      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           13      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX        15121      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock        16142      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data         11576      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS         6880      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX         2150      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         2546      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS            6      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR         5012      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE            3      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock            3      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples       687399                      
system.ruby.LD.hit_latency_hist_seqr     |      687399    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total       687399                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples       700892                      
system.ruby.LD.latency_hist_seqr         |      700892    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total        700892                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples        13493                      
system.ruby.LD.miss_latency_hist_seqr    |       13493    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total        13493                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples          120                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |         120    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total          120                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples          120                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |         120    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total          120                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples          120                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |         120    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total          120                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples          120                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |         120    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total          120                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples        12049                      
system.ruby.RMW_Read.hit_latency_hist_seqr |       12049    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total        12049                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples        12173                      
system.ruby.RMW_Read.latency_hist_seqr   |       12173    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total        12173                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples          124                      
system.ruby.RMW_Read.miss_latency_hist_seqr |         124    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total          124                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples       427096                      
system.ruby.ST.hit_latency_hist_seqr     |      427096    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total       427096                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples       429630                      
system.ruby.ST.latency_hist_seqr         |      429630    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total        429630                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples         2534                      
system.ruby.ST.miss_latency_hist_seqr    |        2534    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total         2534                      
system.ruby.delayHist::bucket_size                  8                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  79                       # delay histogram for all message
system.ruby.delayHist::samples                 105407                       # delay histogram for all message
system.ruby.delayHist::mean                  0.586299                       # delay histogram for all message
system.ruby.delayHist::stdev                 2.309486                       # delay histogram for all message
system.ruby.delayHist                    |       99516     94.41%     94.41% |        5512      5.23%     99.64% |         324      0.31%     99.95% |          37      0.04%     99.98% |          10      0.01%     99.99% |           3      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                   105407                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            8                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           79                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples         54988                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.908125                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        2.839964                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |       49848     90.65%     90.65% |        4851      8.82%     99.47% |         252      0.46%     99.93% |          23      0.04%     99.97% |           6      0.01%     99.99% |           3      0.01%     99.99% |           2      0.00%     99.99% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total           54988                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples         50419                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.235308                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        1.455492                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |       48921     97.03%     97.03% |         747      1.48%     98.51% |         598      1.19%     99.70% |          63      0.12%     99.82% |          61      0.12%     99.94% |          11      0.02%     99.96% |          11      0.02%     99.99% |           3      0.01%     99.99% |           2      0.00%    100.00% |           2      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total           50419                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.000028                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  1999.999957                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.000028                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   500.001718                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.000028                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   499.999839                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000039                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999840                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples    112417899                      
system.ruby.hit_latency_hist_seqr        |   112417899    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total    112417899                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses      1142935                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits      1126784                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses        16151                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses    111298686                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits    111291115                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         7571                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles          8126                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.268905                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   500.001992                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls            7                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed (for the first time)
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.000186                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time   999.999993                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.000093                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  1501.728316                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.000039                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time   499.999672                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.000055                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   999.999983                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   499.939562                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.000093                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  3989.735865                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses        23722                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits        12146                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses        11576                       # Number of cache demand misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.000122                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   501.462815                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.000028                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  1499.999609                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000039                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  1499.999027                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size           16                      
system.ruby.latency_hist_seqr::max_bucket          159                      
system.ruby.latency_hist_seqr::samples      112441621                      
system.ruby.latency_hist_seqr::mean          0.000001                      
system.ruby.latency_hist_seqr::stdev         0.013203                      
system.ruby.latency_hist_seqr            |   112441620    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total        112441621                      
system.ruby.miss_latency_hist_seqr::bucket_size           16                      
system.ruby.miss_latency_hist_seqr::max_bucket          159                      
system.ruby.miss_latency_hist_seqr::samples        23722                      
system.ruby.miss_latency_hist_seqr::mean     0.005902                      
system.ruby.miss_latency_hist_seqr::stdev     0.908976                      
system.ruby.miss_latency_hist_seqr       |       23721    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total        23722                      
system.ruby.network.msg_byte.Control           282384                      
system.ruby.network.msg_byte.Response_Control       250152                      
system.ruby.network.msg_byte.Response_Data      2541240                      
system.ruby.network.msg_byte.Writeback_Control        83624                      
system.ruby.network.msg_byte.Writeback_Data       336096                      
system.ruby.network.msg_count.Control           35298                      
system.ruby.network.msg_count.Response_Control        31269                      
system.ruby.network.msg_count.Response_Data        35295                      
system.ruby.network.msg_count.Writeback_Control        10453                      
system.ruby.network.msg_count.Writeback_Data         4668                      
system.ruby.network.routers.msg_bytes.Control::0       282384                      
system.ruby.network.routers.msg_bytes.Response_Control::1       120992                      
system.ruby.network.routers.msg_bytes.Response_Control::2       129160                      
system.ruby.network.routers.msg_bytes.Response_Data::1      2541240                      
system.ruby.network.routers.msg_bytes.Writeback_Control::0        83624                      
system.ruby.network.routers.msg_bytes.Writeback_Data::0       336096                      
system.ruby.network.routers.msg_count.Control::0        35298                      
system.ruby.network.routers.msg_count.Response_Control::1        15124                      
system.ruby.network.routers.msg_count.Response_Control::2        16145                      
system.ruby.network.routers.msg_count.Response_Data::1        35295                      
system.ruby.network.routers.msg_count.Writeback_Control::0        10453                      
system.ruby.network.routers.msg_count.Writeback_Data::0         4668                      
system.ruby.network.routers.percent_links_utilized     0.017405                      
system.ruby.network.routers.port_buffers1.avg_buf_msgs     0.000107                       # Average number of messages in buffer
system.ruby.network.routers.port_buffers1.avg_stall_time  1001.728486                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers.port_buffers3.avg_buf_msgs     0.000153                       # Average number of messages in buffer
system.ruby.network.routers.port_buffers3.avg_stall_time  3489.735880                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers.port_buffers4.avg_buf_msgs     0.000028                       # Average number of messages in buffer
system.ruby.network.routers.port_buffers4.avg_stall_time   999.999775                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers.port_buffers5.avg_buf_msgs     0.000039                       # Average number of messages in buffer
system.ruby.network.routers.port_buffers5.avg_stall_time   999.999359                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers.port_buffers6.avg_buf_msgs     0.000028                       # Average number of messages in buffer
system.ruby.network.routers.port_buffers6.avg_stall_time  1499.999971                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers.throttle0.link_utilization     0.027334                      
system.ruby.network.routers.throttle0.msg_bytes.Response_Control::1       120992                      
system.ruby.network.routers.throttle0.msg_bytes.Response_Data::1      1707768                      
system.ruby.network.routers.throttle0.msg_count.Response_Control::1        15124                      
system.ruby.network.routers.throttle0.msg_count.Response_Data::1        23719                      
system.ruby.network.routers.throttle1.link_utilization     0.023498                      
system.ruby.network.routers.throttle1.msg_bytes.Control::0       189776                      
system.ruby.network.routers.throttle1.msg_bytes.Response_Control::2       129160                      
system.ruby.network.routers.throttle1.msg_bytes.Response_Data::1       833472                      
system.ruby.network.routers.throttle1.msg_bytes.Writeback_Control::0        83624                      
system.ruby.network.routers.throttle1.msg_bytes.Writeback_Data::0       336096                      
system.ruby.network.routers.throttle1.msg_count.Control::0        23722                      
system.ruby.network.routers.throttle1.msg_count.Response_Control::2        16145                      
system.ruby.network.routers.throttle1.msg_count.Response_Data::1        11576                      
system.ruby.network.routers.throttle1.msg_count.Writeback_Control::0        10453                      
system.ruby.network.routers.throttle1.msg_count.Writeback_Data::0         4668                      
system.ruby.network.routers.throttle2.link_utilization     0.001384                      
system.ruby.network.routers.throttle2.msg_bytes.Control::0        92608                      
system.ruby.network.routers.throttle2.msg_count.Control::0        11576                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples    112437050                      
system.ruby.outstanding_req_hist_seqr::mean     1.011303                      
system.ruby.outstanding_req_hist_seqr::gmean     1.005490                      
system.ruby.outstanding_req_hist_seqr::stdev     0.217335                      
system.ruby.outstanding_req_hist_seqr    |   111799764     99.43%     99.43% |      524310      0.47%     99.90% |       60515      0.05%     99.95% |       19609      0.02%     99.97% |       11987      0.01%     99.98% |       12455      0.01%     99.99% |        4132      0.00%    100.00% |        2281      0.00%    100.00% |        1997      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total    112437050                      
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                56212304                       # Number of BP lookups
system.cpu.branchPred.condPredicted          56037399                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             26061                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             28070552                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                28059753                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.961529                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   44953                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           26001                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              19822                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             6179                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1294                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         1133687                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             805                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             23898                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    417866476                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     4.254160                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.866255                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         1040705      0.25%      0.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1       111138629     26.60%     26.85% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        27898105      6.68%     33.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        83368689     19.95%     53.47% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4        27797088      6.65%     60.13% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5        27807485      6.65%     66.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           38282      0.01%     66.79% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           45572      0.01%     66.80% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8       138731921     33.20%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    417866476                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted           1000000000                       # Number of instructions committed
system.cpu.commit.opsCommitted             1777670747                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     1216690                       # Number of memory references committed
system.cpu.commit.loads                        786890                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         240                       # Number of memory barriers committed
system.cpu.commit.branches                   56005556                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                  609133560                       # Number of committed floating point instructions.
system.cpu.commit.integer                  1251584966                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 35283                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass        24871      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu   1084214685     60.99%     60.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult     83064592      4.67%     65.66% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        24868      0.00%     65.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          855      0.00%     65.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     65.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt          784      0.00%     65.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     65.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     65.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     65.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     65.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     65.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu    166124602      9.35%     75.01% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         3736      0.00%     75.01% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc     83066652      4.67%     79.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     79.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd     55373593      3.11%     82.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     82.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     82.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt    138434033      7.79%     90.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            3      0.00%     90.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     90.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult    166120782      9.34%     99.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     99.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            1      0.00%     99.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     99.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     99.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     99.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     99.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     99.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     99.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     99.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     99.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     99.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     99.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     99.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     99.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     99.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     99.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       782009      0.04%     99.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       427218      0.02%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead         4881      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         2582      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total   1777670747                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples     138731921                       # number cycles where commit BW limit reached
system.cpu.decode.idleCycles                 55961804                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             139422775                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                 111697191                       # Number of cycles decode is running
system.cpu.decode.unblockCycles             110920199                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  24465                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             28045638                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2465                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts             1779090274                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 12280                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                      883088                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      465784                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          3331                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           504                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 209077026000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles          111416154                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                     1000911609                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    56212304                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           28124528                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     306577696                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   53748                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  433                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          2237                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles         3039                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                 111299427                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  7992                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          418026434                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              4.256558                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.358446                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                112199876     26.84%     26.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 27794660      6.65%     33.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                    69986      0.02%     33.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 27838745      6.66%     40.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 83174131     19.90%     60.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                    73283      0.02%     60.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    55589      0.01%     60.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                    54872      0.01%     60.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                166765292     39.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            418026434                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.134430                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.393643                       # Number of inst fetches per cycle
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   111299749                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           654                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 209077026000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       67178                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  170976                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  221                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 262                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  59470                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  335                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    953                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 209077026000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  24465                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 83714299                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  527594                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7108                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                 194859213                       # Number of cycles rename is running
system.cpu.rename.unblockCycles             138893755                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts             1778985516                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  7369                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents              138614949                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  15016                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 229625                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             250                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands          2611156196                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                  3645290349                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups               1616996483                       # Number of integer rename lookups
system.cpu.rename.fpLookups                1356692428                       # Number of floating rename lookups
system.cpu.rename.committedMaps            2609528173                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  1627850                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     490                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 474                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 416053924                       # count of insts added to the skid buffer
system.cpu.rob.reads                       2057934140                       # The number of ROB reads
system.cpu.rob.writes                      3557769741                       # The number of ROB writes
system.cpu.thread_0.numInsts               1000000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                 1777670747                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples     11576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000620500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               76678                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       11576                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11576                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11576                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  740864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      3.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    1426076500                       # Total gap between requests
system.mem_ctrls.avgGap                     123192.51                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.ruby.dir_cntrl0       740864                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.ruby.dir_cntrl0 3543497.887711488642                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.ruby.dir_cntrl0        11576                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.ruby.dir_cntrl0    316948750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.ruby.dir_cntrl0     27379.82                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.ruby.dir_cntrl0       740864                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        740864                       # Number of bytes read from this memory
system.mem_ctrls.dram.num_reads::.ruby.dir_cntrl0        11576                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          11576                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.ruby.dir_cntrl0      3543498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          3543498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.ruby.dir_cntrl0      3543498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         3543498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                11576                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          811                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          808                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          755                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          816                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          946                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          642                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          721                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          630                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          669                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          605                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          853                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          832                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          620                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          607                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          799                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          462                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                99898750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              57880000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          316948750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 8629.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           27379.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                8844                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            76.40                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2732                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   271.180088                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   162.273250                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   304.217283                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1104     40.41%     40.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          706     25.84%     66.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          286     10.47%     76.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          148      5.42%     82.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           76      2.78%     84.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           77      2.82%     87.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           42      1.54%     89.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           35      1.28%     90.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          258      9.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2732                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                740864                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                3.543498                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.03                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               76.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 209077026000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        10924200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         5806350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       43761060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 16504313280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   3443002920                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  77386207200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   97394015010                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   465.828393                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 201154658750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6981520000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    940847250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         8582280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         4561590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       38891580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 16504313280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   3485679960                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  77350268640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   97392297330                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   465.820177                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 201061215000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   6981520000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1034291000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 209077026000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 209077026000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 209077026000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 209077026000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 209077026000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 209077026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers.power_state.pwrStateResidencyTicks::UNDEFINED 209077026000                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 209077026000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 209077026000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
