\BOOKMARK [0][]{title.0}{Title Page}{}% 1
\BOOKMARK [0][]{Abstract.0}{Abstract}{}% 2
\BOOKMARK [0][]{toc.0}{Table of Contents}{}% 3
\BOOKMARK [0][]{section*.3}{List of Tables}{}% 4
\BOOKMARK [0][]{section*.5}{List of Figures}{}% 5
\BOOKMARK [0][]{chapter.1}{1 Introduction}{}% 6
\BOOKMARK [0][]{chapter.2}{2 Problem Statement}{}% 7
\BOOKMARK [0][]{chapter.3}{3 System Overview}{}% 8
\BOOKMARK [1][-]{section.3.1}{3.1 Overview}{chapter.3}% 9
\BOOKMARK [1][-]{section.3.2}{3.2 Preamble Detection}{chapter.3}% 10
\BOOKMARK [1][-]{section.3.3}{3.3 Frequency Offset Compensation}{chapter.3}% 11
\BOOKMARK [1][-]{section.3.4}{3.4 Channel Estimation}{chapter.3}% 12
\BOOKMARK [1][-]{section.3.5}{3.5 Noise Variance Estimation}{chapter.3}% 13
\BOOKMARK [1][-]{section.3.6}{3.6 Symbol-by-Symbol Detector}{chapter.3}% 14
\BOOKMARK [0][]{chapter.4}{4 Signal Processing with GPUs}{}% 15
\BOOKMARK [1][-]{section.4.1}{4.1 Simple GPU code example}{chapter.4}% 16
\BOOKMARK [1][-]{section.4.2}{4.2 GPU kernel using threads and thread blocks}{chapter.4}% 17
\BOOKMARK [1][-]{section.4.3}{4.3 GPU memory}{chapter.4}% 18
\BOOKMARK [1][-]{section.4.4}{4.4 Cuda Libraries}{chapter.4}% 19
\BOOKMARK [1][-]{section.4.5}{4.5 Thread Optimization}{chapter.4}% 20
\BOOKMARK [1][-]{section.4.6}{4.6 CPU GPU Pipelining}{chapter.4}% 21
\BOOKMARK [0][]{chapter.5}{5 GPU Convolution}{}% 22
\BOOKMARK [1][-]{section.5.1}{5.1 Single Convolution}{chapter.5}% 23
\BOOKMARK [1][-]{section.5.2}{5.2 Batched Convolution}{chapter.5}% 24
\BOOKMARK [1][-]{section.5.3}{5.3 Cuda Convolution}{chapter.5}% 25
\BOOKMARK [1][-]{section.5.4}{5.4 Single Convolution}{chapter.5}% 26
\BOOKMARK [1][-]{section.5.5}{5.5 Batched Convolution}{chapter.5}% 27
\BOOKMARK [0][]{chapter.6}{6 Equalizer Equations}{}% 28
\BOOKMARK [1][-]{section.6.1}{6.1 Overview}{chapter.6}% 29
\BOOKMARK [1][-]{section.6.2}{6.2 Zero-Forcing and Minimum Mean Square Error Equalizers}{chapter.6}% 30
\BOOKMARK [2][-]{subsection.6.2.1}{6.2.1 Zero-Forcing}{section.6.2}% 31
\BOOKMARK [2][-]{subsection.6.2.2}{6.2.2 The Constant Modulus Algorithm}{section.6.2}% 32
\BOOKMARK [2][-]{subsection.6.2.3}{6.2.3 The Frequency Domain Equalizers}{section.6.2}% 33
\BOOKMARK [0][]{chapter.7}{7 Equalizer GPU Implementation}{}% 34
\BOOKMARK [1][-]{section.7.1}{7.1 CUDA Batched Processing}{chapter.7}% 35
\BOOKMARK [1][-]{section.7.2}{7.2 Batched Convolution}{chapter.7}% 36
\BOOKMARK [1][-]{section.7.3}{7.3 Equalizer Implementations}{chapter.7}% 37
\BOOKMARK [1][-]{section.7.4}{7.4 Zero-Forcing and MMSE GPU Implementation}{chapter.7}% 38
\BOOKMARK [1][-]{section.7.5}{7.5 Constant Modulus Algorithm GPU Implementation}{chapter.7}% 39
\BOOKMARK [1][-]{section.7.6}{7.6 Frequency Domain Equalizer One and Two GPU Implementation}{chapter.7}% 40
\BOOKMARK [0][]{chapter.8}{8 Equalizer Performance}{}% 41
\BOOKMARK [0][]{chapter.9}{9 Final Summary}{}% 42
\BOOKMARK [0][]{section*.14}{Bibliography}{}% 43
