Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Fri Feb 23 23:33:58 2018
| Host         : localhost.localdomain running 64-bit Fedora release 27 (Twenty Seven)
| Command      : report_control_sets -verbose -file top_VGA_control_sets_placed.rpt
| Design       : top_VGA
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              23 |            5 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              44 |           17 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------------------------+------------------+------------------+----------------+
|   Clock Signal   |                Enable Signal               | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+--------------------------------------------+------------------+------------------+----------------+
|  clk_i_IBUF_BUFG | i_iologic/green_mux_o_reg[3]               | reset_i_IBUF     |                2 |              3 |
|  clk_i_IBUF_BUFG | i_iologic/s_pbsync                         | reset_i_IBUF     |                2 |              5 |
|  clk_i_IBUF_BUFG | i_vgacontroller/s_pixelvertical[9]_i_1_n_0 | reset_i_IBUF     |                5 |             10 |
|  clk_i_IBUF_BUFG | i_vgacontroller/s_enable_reg_n_0           | reset_i_IBUF     |                3 |             10 |
|  clk_i_IBUF_BUFG | i_iologic/s_swsync                         | reset_i_IBUF     |                5 |             16 |
|  clk_i_IBUF_BUFG |                                            | reset_i_IBUF     |                5 |             23 |
+------------------+--------------------------------------------+------------------+------------------+----------------+


