# riscv-cpu

A fully functional RISC-V compatible multicycle CPU built in Verilog.  
Implements a five-stage FSM controller, datapath, ALU, register file, and memory interface, with complete testbenches for simulation and verification.

## ğŸš€ Overview

The goal was to implement a simplified but realistic **RISC-V processor**, built incrementally from core components like the ALU and register file, up to a complete multicycle CPU architecture with instruction and data memory.


This project was developed as part of the **Low-Level Digital HW Systems I** course at the **Aristotle University of Thessaloniki** (AUTH), School of Electrical & Computer Engineering.

## ğŸ› ï¸ Resources Used

- **Verilog HDL** â€“ Hardware description and module design
- **Tools & Simulators** â€“ EDA Playground & Icarus Verilog 12.0 
- **Instruction Set Architecture** - RISC-V Instruction Set Manual, Volume I: Unprivileged ISA, Document Version 20191213

---

## ğŸ“¦ Features

### âœ… Instruction Support
Implements core RISC-V instructions:
- **Register-Register:** `ADD`, `SUB`, `AND`, `OR`, `XOR`, `SLT`, `SLL`, `SRL`, `SRA`
- **Immediate:** `ADDI`, `ANDI`, `ORI`, `XORI`, `SLTI`, `SLLI`, `SRLI`, `SRAI`
- **Memory:** `LW`, `SW`
- **Branch:** `BEQ`

### âœ… Components

## ğŸ“¦ Components

| Module             | Description |
|--------------------|-------------|
| `alu.v`            | 32-bit ALU with support for arithmetic, logical, and shift operations |
| `calc.v`           | Calculator with a 16-bit accumulator using the ALU |
| `calc_enc.v`       | Logic encoder to generate `alu_op` control signals from buttons |
| `regfile.v`        | 32Ã—32-bit Register File with 2 read ports, 1 write port |
| `datapath.v`       | Full RISC-V datapath including PC, ALU, immediate generator, memory interface |
| `top_proc.v`       | Top-level processor module with FSM controller (5 stages: IF, ID, EX, MEM, WB) |
| `ram.v`            | Simple RAM module used for data memory |
| `rom.v`            | ROM module used for instruction memory |
| `rom_bytes.data`   | ROM initialization file with encoded RISC-V instructions |
| `*_tb.v`           | Testbenches for simulation and validation of all modules |


---

## ğŸ§ª Simulation & Results

- **ALU and Calculator** are tested using a variety of input combinations.
- **FSM CPU Execution** is verified using an instruction ROM and RAM, observing program counter, memory addresses, and write-back data.
- Waveforms and output logs confirm correct instruction decoding, branching, and memory access.
- Results included in [`report.pdf`](./report.pdf).

---

## ğŸ—‚ï¸ Repository Structure

```
riscv-cpu/
â”œâ”€â”€ src/               â† Verilog modules
â”‚   â”œâ”€â”€ alu.v
â”‚   â”œâ”€â”€ calc.v
â”‚   â”œâ”€â”€ calc_enc.v
â”‚   â”œâ”€â”€ datapath.v
â”‚   â”œâ”€â”€ ram.v
â”‚   â”œâ”€â”€ regfile.v
â”‚   â”œâ”€â”€ rom.v
â”‚   â””â”€â”€ top_proc.v
â”‚
â”œâ”€â”€ tb/                â† Testbenches
â”‚   â”œâ”€â”€ calc_tb.v
â”‚   â””â”€â”€ top_proc_tb.v
â”‚
â”œâ”€â”€ data/              â† Data files for ROM
â”‚   â””â”€â”€ rom_bytes.data
â”‚
â”œâ”€â”€ report.pdf
â””â”€â”€ README.md

```
---

## âœï¸ Author

**Panos Koutris**  
[pkoutris@ece.auth.gr](mailto:pkoutris@ece.auth.gr)  
Student at AUTh â€“ School of Electrical & Computer Engineering

---

## ğŸ“ License
This project is intended for educational use. Contact me before using it commercially or in published work.


