--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml socmf.twx socmf.ncd -o socmf.twr socmf.pcf -ucf
Nexys3_master.ucf

Design file:              socmf.ncd
Physical constraint file: socmf.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5324 paths analyzed, 390 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.973ns.
--------------------------------------------------------------------------------

Paths for end point U9/SW_OK_1 (SLICE_X21Y7.CE), 39 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/sw_temp_4 (FF)
  Destination:          U9/SW_OK_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.921ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.328 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/sw_temp_4 to U9/SW_OK_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y6.AMUX     Tshcko                0.461   U9/sw_temp<3>
                                                       U9/sw_temp_4
    SLICE_X17Y6.D3       net (fanout=1)        0.484   U9/sw_temp<4>
    SLICE_X17Y6.D        Tilo                  0.259   U9/sw_temp<3>
                                                       U9/counter_cmp_ne000165
    SLICE_X17Y6.B2       net (fanout=1)        0.438   U9/counter_cmp_ne000165
    SLICE_X17Y6.B        Tilo                  0.259   U9/sw_temp<3>
                                                       U9/counter_cmp_ne0001164
    SLICE_X13Y41.C4      net (fanout=2)        2.750   U9/counter_cmp_ne0001
    SLICE_X13Y41.C       Tilo                  0.259   rst
                                                       U9/rst_not000121
    SLICE_X21Y7.CE       net (fanout=6)        2.687   U9/button_out_not0001
    SLICE_X21Y7.CLK      Tceck                 0.324   SW_OK<1>
                                                       U9/SW_OK_1
    -------------------------------------------------  ---------------------------
    Total                                      7.921ns (1.562ns logic, 6.359ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/sw_temp_5 (FF)
  Destination:          U9/SW_OK_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.875ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.328 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/sw_temp_5 to U9/SW_OK_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y6.BMUX     Tshcko                0.461   U9/sw_temp<3>
                                                       U9/sw_temp_5
    SLICE_X16Y6.C2       net (fanout=1)        0.409   U9/sw_temp<5>
    SLICE_X16Y6.C        Tilo                  0.205   U9/counter_cmp_ne0001113
                                                       U9/counter_cmp_ne0001113
    SLICE_X17Y6.B1       net (fanout=1)        0.521   U9/counter_cmp_ne0001113
    SLICE_X17Y6.B        Tilo                  0.259   U9/sw_temp<3>
                                                       U9/counter_cmp_ne0001164
    SLICE_X13Y41.C4      net (fanout=2)        2.750   U9/counter_cmp_ne0001
    SLICE_X13Y41.C       Tilo                  0.259   rst
                                                       U9/rst_not000121
    SLICE_X21Y7.CE       net (fanout=6)        2.687   U9/button_out_not0001
    SLICE_X21Y7.CLK      Tceck                 0.324   SW_OK<1>
                                                       U9/SW_OK_1
    -------------------------------------------------  ---------------------------
    Total                                      7.875ns (1.508ns logic, 6.367ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/sw_temp_6 (FF)
  Destination:          U9/SW_OK_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.781ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.328 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/sw_temp_6 to U9/SW_OK_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y6.CMUX     Tshcko                0.461   U9/sw_temp<3>
                                                       U9/sw_temp_6
    SLICE_X16Y6.C3       net (fanout=1)        0.315   U9/sw_temp<6>
    SLICE_X16Y6.C        Tilo                  0.205   U9/counter_cmp_ne0001113
                                                       U9/counter_cmp_ne0001113
    SLICE_X17Y6.B1       net (fanout=1)        0.521   U9/counter_cmp_ne0001113
    SLICE_X17Y6.B        Tilo                  0.259   U9/sw_temp<3>
                                                       U9/counter_cmp_ne0001164
    SLICE_X13Y41.C4      net (fanout=2)        2.750   U9/counter_cmp_ne0001
    SLICE_X13Y41.C       Tilo                  0.259   rst
                                                       U9/rst_not000121
    SLICE_X21Y7.CE       net (fanout=6)        2.687   U9/button_out_not0001
    SLICE_X21Y7.CLK      Tceck                 0.324   SW_OK<1>
                                                       U9/SW_OK_1
    -------------------------------------------------  ---------------------------
    Total                                      7.781ns (1.508ns logic, 6.273ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Paths for end point U9/SW_OK_0 (SLICE_X21Y7.CE), 39 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/sw_temp_4 (FF)
  Destination:          U9/SW_OK_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.892ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.328 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/sw_temp_4 to U9/SW_OK_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y6.AMUX     Tshcko                0.461   U9/sw_temp<3>
                                                       U9/sw_temp_4
    SLICE_X17Y6.D3       net (fanout=1)        0.484   U9/sw_temp<4>
    SLICE_X17Y6.D        Tilo                  0.259   U9/sw_temp<3>
                                                       U9/counter_cmp_ne000165
    SLICE_X17Y6.B2       net (fanout=1)        0.438   U9/counter_cmp_ne000165
    SLICE_X17Y6.B        Tilo                  0.259   U9/sw_temp<3>
                                                       U9/counter_cmp_ne0001164
    SLICE_X13Y41.C4      net (fanout=2)        2.750   U9/counter_cmp_ne0001
    SLICE_X13Y41.C       Tilo                  0.259   rst
                                                       U9/rst_not000121
    SLICE_X21Y7.CE       net (fanout=6)        2.687   U9/button_out_not0001
    SLICE_X21Y7.CLK      Tceck                 0.295   SW_OK<1>
                                                       U9/SW_OK_0
    -------------------------------------------------  ---------------------------
    Total                                      7.892ns (1.533ns logic, 6.359ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/sw_temp_5 (FF)
  Destination:          U9/SW_OK_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.846ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.328 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/sw_temp_5 to U9/SW_OK_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y6.BMUX     Tshcko                0.461   U9/sw_temp<3>
                                                       U9/sw_temp_5
    SLICE_X16Y6.C2       net (fanout=1)        0.409   U9/sw_temp<5>
    SLICE_X16Y6.C        Tilo                  0.205   U9/counter_cmp_ne0001113
                                                       U9/counter_cmp_ne0001113
    SLICE_X17Y6.B1       net (fanout=1)        0.521   U9/counter_cmp_ne0001113
    SLICE_X17Y6.B        Tilo                  0.259   U9/sw_temp<3>
                                                       U9/counter_cmp_ne0001164
    SLICE_X13Y41.C4      net (fanout=2)        2.750   U9/counter_cmp_ne0001
    SLICE_X13Y41.C       Tilo                  0.259   rst
                                                       U9/rst_not000121
    SLICE_X21Y7.CE       net (fanout=6)        2.687   U9/button_out_not0001
    SLICE_X21Y7.CLK      Tceck                 0.295   SW_OK<1>
                                                       U9/SW_OK_0
    -------------------------------------------------  ---------------------------
    Total                                      7.846ns (1.479ns logic, 6.367ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/sw_temp_6 (FF)
  Destination:          U9/SW_OK_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.752ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.328 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/sw_temp_6 to U9/SW_OK_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y6.CMUX     Tshcko                0.461   U9/sw_temp<3>
                                                       U9/sw_temp_6
    SLICE_X16Y6.C3       net (fanout=1)        0.315   U9/sw_temp<6>
    SLICE_X16Y6.C        Tilo                  0.205   U9/counter_cmp_ne0001113
                                                       U9/counter_cmp_ne0001113
    SLICE_X17Y6.B1       net (fanout=1)        0.521   U9/counter_cmp_ne0001113
    SLICE_X17Y6.B        Tilo                  0.259   U9/sw_temp<3>
                                                       U9/counter_cmp_ne0001164
    SLICE_X13Y41.C4      net (fanout=2)        2.750   U9/counter_cmp_ne0001
    SLICE_X13Y41.C       Tilo                  0.259   rst
                                                       U9/rst_not000121
    SLICE_X21Y7.CE       net (fanout=6)        2.687   U9/button_out_not0001
    SLICE_X21Y7.CLK      Tceck                 0.295   SW_OK<1>
                                                       U9/SW_OK_0
    -------------------------------------------------  ---------------------------
    Total                                      7.752ns (1.479ns logic, 6.273ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Paths for end point U9/SW_OK_5 (SLICE_X19Y11.CE), 39 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/sw_temp_4 (FF)
  Destination:          U9/SW_OK_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.721ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.329 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/sw_temp_4 to U9/SW_OK_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y6.AMUX     Tshcko                0.461   U9/sw_temp<3>
                                                       U9/sw_temp_4
    SLICE_X17Y6.D3       net (fanout=1)        0.484   U9/sw_temp<4>
    SLICE_X17Y6.D        Tilo                  0.259   U9/sw_temp<3>
                                                       U9/counter_cmp_ne000165
    SLICE_X17Y6.B2       net (fanout=1)        0.438   U9/counter_cmp_ne000165
    SLICE_X17Y6.B        Tilo                  0.259   U9/sw_temp<3>
                                                       U9/counter_cmp_ne0001164
    SLICE_X13Y41.C4      net (fanout=2)        2.750   U9/counter_cmp_ne0001
    SLICE_X13Y41.C       Tilo                  0.259   rst
                                                       U9/rst_not000121
    SLICE_X19Y11.CE      net (fanout=6)        2.471   U9/button_out_not0001
    SLICE_X19Y11.CLK     Tceck                 0.340   SW_OK<6>
                                                       U9/SW_OK_5
    -------------------------------------------------  ---------------------------
    Total                                      7.721ns (1.578ns logic, 6.143ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/sw_temp_5 (FF)
  Destination:          U9/SW_OK_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.675ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.329 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/sw_temp_5 to U9/SW_OK_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y6.BMUX     Tshcko                0.461   U9/sw_temp<3>
                                                       U9/sw_temp_5
    SLICE_X16Y6.C2       net (fanout=1)        0.409   U9/sw_temp<5>
    SLICE_X16Y6.C        Tilo                  0.205   U9/counter_cmp_ne0001113
                                                       U9/counter_cmp_ne0001113
    SLICE_X17Y6.B1       net (fanout=1)        0.521   U9/counter_cmp_ne0001113
    SLICE_X17Y6.B        Tilo                  0.259   U9/sw_temp<3>
                                                       U9/counter_cmp_ne0001164
    SLICE_X13Y41.C4      net (fanout=2)        2.750   U9/counter_cmp_ne0001
    SLICE_X13Y41.C       Tilo                  0.259   rst
                                                       U9/rst_not000121
    SLICE_X19Y11.CE      net (fanout=6)        2.471   U9/button_out_not0001
    SLICE_X19Y11.CLK     Tceck                 0.340   SW_OK<6>
                                                       U9/SW_OK_5
    -------------------------------------------------  ---------------------------
    Total                                      7.675ns (1.524ns logic, 6.151ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/sw_temp_6 (FF)
  Destination:          U9/SW_OK_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.581ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.329 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/sw_temp_6 to U9/SW_OK_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y6.CMUX     Tshcko                0.461   U9/sw_temp<3>
                                                       U9/sw_temp_6
    SLICE_X16Y6.C3       net (fanout=1)        0.315   U9/sw_temp<6>
    SLICE_X16Y6.C        Tilo                  0.205   U9/counter_cmp_ne0001113
                                                       U9/counter_cmp_ne0001113
    SLICE_X17Y6.B1       net (fanout=1)        0.521   U9/counter_cmp_ne0001113
    SLICE_X17Y6.B        Tilo                  0.259   U9/sw_temp<3>
                                                       U9/counter_cmp_ne0001164
    SLICE_X13Y41.C4      net (fanout=2)        2.750   U9/counter_cmp_ne0001
    SLICE_X13Y41.C       Tilo                  0.259   rst
                                                       U9/rst_not000121
    SLICE_X19Y11.CE      net (fanout=6)        2.471   U9/button_out_not0001
    SLICE_X19Y11.CLK     Tceck                 0.340   SW_OK<6>
                                                       U9/SW_OK_5
    -------------------------------------------------  ---------------------------
    Total                                      7.581ns (1.524ns logic, 6.057ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U9/rst_counter_1 (SLICE_X13Y42.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/rst_counter_1 (FF)
  Destination:          U9/rst_counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U9/rst_counter_1 to U9/rst_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.DQ      Tcko                  0.198   U9/rst_counter<1>
                                                       U9/rst_counter_1
    SLICE_X13Y42.D6      net (fanout=2)        0.023   U9/rst_counter<1>
    SLICE_X13Y42.CLK     Tah         (-Th)    -0.215   U9/rst_counter<1>
                                                       U9/rst_counter_1_rstpot
                                                       U9/rst_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point U9/rst_counter_5 (SLICE_X13Y43.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/rst_counter_5 (FF)
  Destination:          U9/rst_counter_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U9/rst_counter_5 to U9/rst_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y43.DQ      Tcko                  0.198   U9/rst_counter<5>
                                                       U9/rst_counter_5
    SLICE_X13Y43.D6      net (fanout=2)        0.023   U9/rst_counter<5>
    SLICE_X13Y43.CLK     Tah         (-Th)    -0.215   U9/rst_counter<5>
                                                       U9/rst_counter_5_rstpot
                                                       U9/rst_counter_5
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point U9/counter_0 (SLICE_X25Y31.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/counter_0 (FF)
  Destination:          U9/counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U9/counter_0 to U9/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y31.AQ      Tcko                  0.198   U9/counter<3>
                                                       U9/counter_0
    SLICE_X25Y31.A6      net (fanout=2)        0.023   U9/counter<0>
    SLICE_X25Y31.CLK     Tah         (-Th)    -0.215   U9/counter<3>
                                                       U9/counter_0_rstpot
                                                       U9/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: U3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: U3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y4.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.973|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5324 paths, 0 nets, and 499 connections

Design statistics:
   Minimum period:   7.973ns{1}   (Maximum frequency: 125.423MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Aug 25 19:42:26 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 240 MB



