library ieee;
use ieee.std_logic_1164.all;

entity adder_register_top is
 port ( 
    KEY: in std_logic;    
    from_rom : in std_logic_vector(10 downto 0);
    current_value : out std_logic_vector(10 downto 0);
    clock: in std_logic  
    );
end adder_register_top;

architecture topo_stru of adder_register_top is 

signal reg_to_adder, sum : std_logic_vector(10 downto 0);
    
component signed_adder
    port (
        a       : in std_logic_vector(10 downto 0);
        b       : in std_logic_vector(10 downto 0);
        result : out std_logic_vector(10 downto 0)
    );
 end component; 
 
component D_11FF 
    port (
        CLK, RST: in std_logic;
        --turns_rst: in std_logic;
        D: in std_logic_vector(10 downto 0);
        Q: out std_logic_vector(10 downto 0)
     );
 end component; 


begin
L0: signed_adder port map (from_rom, reg_to_adder, sum);
L1: D_11FF port map (clock, KEY, sum, reg_to_adder);
current_value <= reg_to_adder;
end topo_stru;