# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../Source_Files/Source templates/Add_full.v" \
"../../../../../Source_Files/Source templates/Add_half.v" \
"../../../../../Source_Files/Source templates/Add_rca_16.v" \
"../../../../../Source_Files/Source templates/Add_rca_4.v" \
"../../../../../Source_Files/Source templates/Add_rca_16_TestBench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
