<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>ad7606_sample</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m00_axis_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>adc_rst_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>adc_rst_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ADC_RST_N.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m00_axis_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ACLK.ASSOCIATED_RESET">m00_axis_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ACLK.ASSOCIATED_BUSIF">M00_AXIS</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>adc_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>adc_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ADC_CLK.ASSOCIATED_RESET">adc_rst_n</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ADC_CLK.ASSOCIATED_BUSIF">ADC_PORT</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ADC_PORT</spirit:name>
      <spirit:busType spirit:vendor="alinx.com" spirit:library="user" spirit:name="ADC_PORT" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="alinx.com" spirit:library="user" spirit:name="ADC_PORT_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ad7606_data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ad7606_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ad7606_busy</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ad7606_busy</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ad7606_first_data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ad7606_first_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ad7606_os</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ad7606_os</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ad7606_cs</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ad7606_cs</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ad7606_rd</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ad7606_rd</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ad7606_reset</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ad7606_reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ad7606_convstab</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ad7606_convstab</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>ad7606_sample_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c16bab9f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>ad7606_sample_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>1befc7be</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0e5443b4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>adc_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_rst_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ad7606_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ad7606_busy</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ad7606_first_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ad7606_os</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ad7606_cs</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ad7606_rd</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ad7606_reset</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ad7606_convstab</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/ad.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ad7606_if.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ad7606_sample.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ad7606_sample_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ad7606_sample_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_17166ffa</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/ad7606_if.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ad7606_sample.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ad7606_sample_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ad7606_sample_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/ad7606_sample_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_0e5443b4</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">ad7606_sample_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>ad7606_sample_v1.0</xilinx:displayName>
      <xilinx:coreRevision>30</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2020-06-12T09:05:37Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="xilinx.com:user:ad7606_sample:1.0_ARCHIVE_LOCATION">f:/xilinx_project/AX7Z035/course_s2_sdk/11_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@202e9535_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79f066cd_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@689a72db_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cf95063_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e12f8d0_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@285224a4_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10974f2_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37a7e9b1_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@123401d4_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ce3ee3d_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1489ab15_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cf770d6_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3398a5ec_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a80fbbf_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ad4deb7_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72f9aa33_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e934b51_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f3bf3e_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52390d45_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2835d9a7_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14756bbf_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22061503_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60f5703_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63f5380d_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f95d78_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@381fbba8_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@642b862a_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c14bb8_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3239be6e_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@295a7a5b_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71c34f4d_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23623563_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2456d808_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47f313c2_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d2e21bb_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@336eb584_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14bd0ca6_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@112f18a_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@561796c4_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3774fa39_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43a8c534_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26cfc62d_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a834948_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38cbda91_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@646f829b_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f53266_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@997d503_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49000688_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@96147e2_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@341d52d2_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@223b0d5e_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7504eece_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ac37d17_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6387260f_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f5f9b8b_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16128861_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@197c23f4_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a9507c_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40f11d00_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9c144f6_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@284b1395_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e5864de_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@609707cf_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c844472_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46b1262c_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57d3bfd6_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@738792fa_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4192eb30_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e82254a_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e489343_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12046ece_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6723a9aa_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@758a1fcf_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4946ec45_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66f35683_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fa27756_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64d564e0_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4face0a9_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48ef4e66_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d5cfcb2_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@531eb0ff_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7358c712_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fa0011e_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5994cb6_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18130ee1_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@692acb2a_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eecb426_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53441f47_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16eaf0fc_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@466f1768_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f33f04e_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1621e2c5_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1619dab9_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aadadd1_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ff57beb_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f43aba4_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c305d07_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_sg_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4739b079_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_sg_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@637ef65d_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_sg_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4587897a_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_sg_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c130a0b_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_sg_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4535a61b_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_sg_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e898634_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_sg_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bf8ee24_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_sg_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4994bb99_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_sg_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c109a07_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_sg_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16c6c540_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c1d2e70_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@97c3e0c_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d7115ad_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5682ef0e_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d2c0861_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17fcaa47_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67a02ef6_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@81c3cb4_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23789aa_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21b47db5_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27f5e0bb_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5db8377c_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b142af8_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f3d5a2e_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7716eda1_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a161f93_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f327bae_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72dc8fcf_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@676816f0_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d3bb38e_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25e41a4c_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43d6e180_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48995aa9_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50e7bd88_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51f4e1a7_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ec9d0a9_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/12_ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@438ef3b2_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/12_ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26c7d6ad_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/12_ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e3b6b83_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/12_ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17a96be3_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/12_ad7606_dma_dp/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2985c083_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/22_ad7606_lwip/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ed3b67b_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/22_ad7606_lwip/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f8ebb6b_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/22_ad7606_lwip/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@509cbda7_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/22_ad7606_lwip/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fc82fd5_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/22_ad7606_lwip/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4604b88d_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/22_ad7606_lwip/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31704040_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/22_ad7606_lwip/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48d145f8_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/22_ad7606_lwip/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@233a95e4_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/22_ad7606_lwip/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55d63c5f_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/22_ad7606_lwip/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3207d9e7_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/22_ad7606_lwip/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17ed2024_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/12_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dfd9277_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/12_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cf84b84_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/12_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b5a5d48_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/12_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10eb6696_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/12_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@352559a8_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/12_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31032509_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/12_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eea437e_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/12_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61d4a1e6_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/12_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dbba432_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/12_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@747b3062_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/12_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77550fb_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/10_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19739e13_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/10_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b5ad38f_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/10_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45481c7a_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/10_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74bd53cd_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/10_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69ff0872_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/10_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53503369_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/10_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5efc01bd_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/10_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28b42871_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/10_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cd1396b_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/10_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56ba6c14_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/10_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c44ee45_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/10_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e869a41_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/10_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49997691_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/10_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22edf_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/10_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7679db3b_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/10_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cd1e9d3_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/10_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b022a88_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/10_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@305917ff_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/10_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cce0e49_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/10_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d657160_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/10_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1291d08f_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/10_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a1c4b4d_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/10_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fd71afd_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/10_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@384383c9_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/10_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f21e19e_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/10_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4483981d_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/10_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@574454f4_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/course_s2_sdk/10_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@184e881a_ARCHIVE_LOCATION">e:/XilinxPrj/AXU5EV/course_2020/course_s2_standalone/25_ad7606_dma_dp/vivado/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1183abca_ARCHIVE_LOCATION">e:/XilinxPrj/AXU5EV/course_2020/course_s2_standalone/25_ad7606_dma_dp/vivado/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56bec492_ARCHIVE_LOCATION">e:/XilinxPrj/AXU5EV/course_2020/course_s2_standalone/25_ad7606_dma_dp/vivado/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@461b995e_ARCHIVE_LOCATION">e:/XilinxPrj/AXU5EV/course_2020/course_s2_standalone/25_ad7606_dma_dp/vivado/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18e3c4c8_ARCHIVE_LOCATION">e:/XilinxPrj/AXU5EV/course_2020/course_s2_standalone/25_ad7606_dma_dp/vivado/ip_repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18bbea2_ARCHIVE_LOCATION">e:/XilinxPrj/AXU5EV/course_2020/course_s2_standalone/25_ad7606_dma_dp/vivado/ip_repo/ad7606_sample_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="9ddbdb8e"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="ed6b340d"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="ba9a5d65"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="531d245b"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
