\documentclass[a4paper,10pt]{article}

\RequirePackage{color,graphicx}
\usepackage[usenames,dvipsnames]{xcolor}
\usepackage{fullpage,titlesec,longtable,array,tikz,eso-pic,graphicx,hyperref,fontspec,xunicode,xltxtra,url,parskip} 
\usepackage[top=1cm, bottom=1cm, outer=1cm, inner=1cm]{geometry}

\definecolor{light-gray}{rgb}{0.65, 0.65, 0.65}
\definecolor{dark-gray}{rgb}{0.2, 0.2, 0.2}

\newcommand{\grade}[2][0]{
\begin{tikzpicture}
\clip (1em-.3em,-.3em) rectangle (5em +.5em ,.3em);
\begin{scope}
\clip (1em-.3em,-.3em) rectangle (#1em +.5em ,.3em);
\foreach \x in {1,2,...,5}{
 \path[fill=light-gray] (\x em,0) circle (.25em);
}
\end{scope}
\begin{scope}
\clip (1em-.3em,-.3em) rectangle (#2em +.5em ,.3em);
\foreach \x in {1,2,...,5}{
 \path[fill=dark-gray] (\x em,0) circle (.25em);
}
\end{scope}
\foreach \x in {1,2,...,5}{
 \draw (\x em,0) circle (.25em);
}
\end{tikzpicture}
}

\definecolor{linkcolour}{rgb}{0,0.2,0.6}
\hypersetup{colorlinks,breaklinks,urlcolor=linkcolour, linkcolor=linkcolour}

%fonts
\defaultfontfeatures{Mapping=tex-text}
\titleformat{\section}{\Large\scshape\raggedright}{}{0em}{}[\titlerule]
\titlespacing{\section}{0pt}{3pt}{3pt}

\begin{document}

\AddToShipoutPictureBG*{
    \includegraphics[width=\paperwidth,height=\paperheight]{export2.png}
};

\hspace{-0.75cm}
\makebox[0pt][s]{
  \raisebox{-\totalheight}[0pt][0pt]{
``  \begin{tikzpicture}
	\draw[draw=white,fill=white, opacity=0.9] (0,0) rectangle ++(\paperwidth-2cm,\paperheight-4cm);
    \end{tikzpicture}
  }
}

\pagestyle{empty}
\font\fb=''[cmr10]''

\par{\centering
		{\Huge Charles Grandfield
	}\par}

\vspace{1ex}

\begin{tabular}{rl}
    \textsc{Phone:}      & +(1) 416-358-2902\\
    \textsc{email:}        & \href{mailto:charles.grandfield@utoronto.com}{charles.grandfield@utoronto.com}\\
    \textsc{LinkedIn:}   &  \href{https://www.linkedin.com/in/charles-grandfield-1aa5163b/}{https://www.linkedin.com/in/charles-grandfield-1aa5163b/} \\
    \textsc{Location:}   &  Toronto, Canada
\end{tabular}

\vspace{1ex}
\section{Qualifications}
\begin{itemize}
	\item Member of Technical Staff ASIC Design Engineer
	\item USB4 Logic/Link layer IP, Design for Test IP, GPU Design for Test
	\item 2013 AMD Intern of the Year (of 150+ interns), 2014 AMD spotlight award
	\item Graduate, Engineering Science : Electrical and Computer Engineering, University of Toronto
\end{itemize}

\section{Work Experience}
\begin{longtable}{r|p{15cm}}
 \emph{Current} & Member of Technical Staff Engineer, \textsc{AMD}, Markham
\\\textsc{July 2018}&\emph{USB4 Logical Layer Design}\\&\footnotesize{

\begin{itemize}\vspace*{-\baselineskip}
  \item USB4 logic / link layer design owner. Responsible for architectural specification and test plan review, implementation specification creation.
  \item RTL implementation for 30+ blocks. Initial testbench verification. Analyzed, resolved CDC, Lint violations. Wrote .sdc and carried out trial synthesis (DesignCompiler, 7 nm), made design updates based on PrimeTime reports.
  \item Optimized verification environment to reduce run time for some block level verification test cases from 30+ minutes to less than 60 seconds.
\end{itemize}\vspace*{-\baselineskip}\vspace*{-\baselineskip}

}\\\multicolumn{2}{c}{} \\

 \textsc{July 2018} & Senior ASIC / Layout Design Engineer, \textsc{AMD}, Marhkam
\\\textsc{July 2016}&\emph{Vega12, Navi10 GPU DFT Integration Lead}\\&\footnotesize{
\begin{itemize}\vspace*{-\baselineskip}
  \item Responsible for creation/configuration \& deployment of IEEE1500, IEEE1687, IEEE1149.1 networks , DFT clock gating, scan routing fabric and more. (tcl, ruby, make, perl, verilog).
  \item Worked closely with Front-End Integration to build physically aware DFT network as floorplan evolved based on Physical Design requirements in a deadline critical environment.
  \item Mentored and coordinated with members of the SOC-DFT team to help orient them and enable integration \& design verification tasks.
\end{itemize}\vspace*{-\baselineskip}\vspace*{-\baselineskip}
}\\\multicolumn{2}{c}{} \\

 \textsc{July 2016} & ASIC / Layout Design Engineer 2, \textsc{AMD}, Markham
\\\textsc{Sept. 2014}&\emph{Design for Test, Design for Debug IP}\\&\footnotesize{

\begin{itemize}\vspace*{-\baselineskip}
  \item Created and delivered customized Design For Test RTL blocks to be consumed by many different functional teams in a deadline critical environment; received an AMD “Spotlight” Employee award for this work.
  \item Implemented changes and enhancements (such as power gating support) to RTL generation flows responsible for elaboration/verification of chip-wide DFT logic (tcl, ruby, make, perl, verilog)
\end{itemize}\vspace*{-\baselineskip}\vspace*{-\baselineskip}

}\\\multicolumn{2}{c}{} \\

 \textsc{August 2013} & Professional Experience Year (PEY) Coop, \textsc{AMD}, Markham
\\\textsc{May 2012}    &\emph{Design for Test, Design for Debug IP Verification}\\
                                     &\footnotesize{
\begin{itemize}\vspace*{-\baselineskip}
  \item Named AMD Intern of the Year, from a pool of more than 150 interns.
  \item Conducted verification of DFT security features: proposed and reviewed verification strategy in test plan review meetings, developed direct tests and assertions (C++, System Verilog, OVL)
  \item Coordinated resolution for CDC (clock domain crossing) and linting violations, in some cases implementing fixes and reviewing with necessary stakeholders.
  \item Responsible for maintenance of team's automated regression \& sanity (perl, tcsh, mysql)
\end{itemize}\vspace*{-\baselineskip}\vspace*{-\baselineskip}
}\\\multicolumn{2}{c}{} \\

\textsc{Summer 2011} & QA Intern, \textsc{ALT Software}, Toronto \\
                                     &\emph{OpenGL Driver testing}\\
                                     &\footnotesize{
\begin{itemize}\vspace*{-\baselineskip}
  \item Developed C++ tests for ALT Software's OpenGL SC (Safety Critical) drivers
  \item Set up and configured \textit{Jenkins} automated build and test server to provide same day automated feedback on build health to driver developers, accelerating workflow previously relying on next-day QA team review.
\end{itemize}\vspace*{-\baselineskip}\vspace*{-\baselineskip}
} \\\multicolumn{2}{c}{} \\

\end{longtable}\vspace*{-\baselineskip}

\newpage

\AddToShipoutPictureBG*{
    \includegraphics[width=\paperwidth,height=\paperheight]{export6.png}
};

\hspace{-0.75cm}
\makebox[0pt][s]{
  \raisebox{-\totalheight}[0pt][0pt]{
``  \begin{tikzpicture}
	\draw[draw=white,fill=white, opacity=0.9] (0,0) rectangle ++(\paperwidth-2cm,\paperheight-4.5cm);
    \end{tikzpicture}
  }
}

\begin{longtable}{r|p{15cm}}

\textsc{Summer 2010} & Assistant Carpenter, \textsc{Coheze Construction}, Toronto \\\multicolumn{2}{c}{} \\

\textsc{Summer 2009} & Research Intern, \textsc{Ambercore Terrapoint}, Ottawa \\\multicolumn{2}{c}{} \\

\textsc{Summer 2008} & Research Assistant, \textsc{Quorum Funding Corporation}, Toronto \\\multicolumn{2}{c}{} \\

\end{longtable}\vspace*{-\baselineskip}

\section{Education}

\begin{minipage}{\linewidth} \textsc{Bachelor of Applied Science in Engineering Science}, \textbf{\mbox{University} of Toronto}, \mbox{\textsc{June} 2014} \\
 \footnotesize{\vspace*{-\baselineskip}\begin{center} \textit{Engineering Science is the elite engineering program at University of Toronto. In 2011 \mbox{U of T Engineering} was ranked by Times Higher Education World University Rankings as a top 15 engineering program worldwide, and the top engineering program in Canada.\\}\end{center}}
\vspace{1ex}
\begin{tabular}{m{2.5cm}|m{13cm}}
\begin{flushright}\normalsize{ESC499 Engineering Thesis} \end{flushright} & \footnotesize{Developed an Android application to be used in conjunction with a novel ISFET based bacterial detection method to quickly and effectively ascertain the presence of E. Coli in urine samples. Application received sensor readings over a Bluetooth connection, filtered and processed this data and visually presented a graph to the user.} \\
\multicolumn{2}{c}{} \\
\begin{flushright}\normalsize{AER201 \mbox{Engineering} Design} \end{flushright}& \footnotesize{ Constructed a pylon deploying robot as part of a 3 person team. Was responsible for the design and implementation of the circuit subsystem. The final device was
controlled by a PIC16 microcontroller and interacted with the environment by use of a keypad, 6 IR }
sensors, an LCD screen, and 3 DC motors. \\
\end{tabular}\end{minipage}\\ \\

\hrule

\begin{minipage}{\linewidth}
 \begin{flushleft}\textsc{Ontario Secondary School Diploma}, \mbox{\textbf{University of Toronto Schools}}, \mbox{\textsc{June} 2009}\end{flushleft}
\begin{tabular}{m{2.5cm}|m{13cm}}
\multicolumn{2}{c}{} \\
\begin{flushright}Canadian National AP Scholar\end{flushright} & \footnotesize{ Received 5's (the highest grade) on the Computer Science AB, English Literature, Chemistry, Microeconomics and Macroeconomics Advanced Placement exams in May 2008  (Grade 11) qualifying for university credit in corresponding courses } \\
\multicolumn{2}{c}{} \\
\begin{flushright}Programming Club \end{flushright} & \footnotesize{Founding member and executive 2006-2008; President 2008-2009 ; Certificate of distinction, Canadian Computing Competition, Senior in 2008, 2009}
\end{tabular}\end{minipage}\\

\section{Computer Skills}

\subsection*{Programming Languages}\vspace*{-2ex}
\begin{tabular}{rlrlrl}
Assembly (MIPS) :  & \grade[3]{1}   & Assembly (x86) : & \grade{1}      & Bash       :    & \grade{2}      \\
C :                & \grade[4.5]{3} & C++ :            & \grade[4]{2}   & C\#        :    & \grade[3.5]{2} \\
Haskell :          & \grade{1}      & Java :           & \grade[4]{2}   & JavaScript :    & \grade{2}      \\
MySQL :            & \grade[2]{1}   & Perl :           & \grade[4]{3.5} & Python :        & \grade[3]{2}   \\
Ruby :             & \grade{3}      & tcl :            & \grade[4]{3}   & Tcsh :          & \grade{3}      \\
Verilog :          & \grade{4}    & SystemVerilog :  & \grade{3}      & Python :        & \grade[3]{2}   \\
VBA  :             & \grade[3]{2}
\end{tabular}

\vspace*{-3ex}
\subsection*{Hardware Interfaces}\vspace*{-2ex}
\begin{tabular}{rlrl}
AMBA-AXI :                          & \grade{2}     & AMBA-APB :                   & \grade{4}      \\
DisplayPort :                       & \grade{1}     & IEEE1149.1 (JTAG) :          & \grade[4]{2}   \\
IEEE1500 (Embedded core Test) :     & \grade[4]{2}  & IEEE1687 (Internal JTAG) :   & \grade[4]{2}   \\
PCIE :                              & \grade[2]{2}  & USB3 :                       & \grade[1]{1}   \\
USB4 (Logic Layer) :                & \grade[4]{4}  & USB4 (other) :               & \grade[2]{2}
\end{tabular}

\vspace*{-3ex}
\subsection*{Software}\vspace*{-3ex}

\begin{longtable}{r|p{16cm}}
Design Tools & \footnotesize{
	Design Compiler, DVE, icarus verilog, magic, ModelSim, nWave, PrimeTime, Quartus, SpyGlass (CDC, Lint, DFT), VCS, VC LP, Verdi, verilator, yosys
}\\\multicolumn{2}{c}{} \vspace*{-2ex} \\

Productivity & \footnotesize{
	{\fb \LaTeX}, Libre Office, Microsoft Office (Excel, Outlook, PowerPoint, SharePoint, Visio, Word), Open Office, vim
}\\\multicolumn{2}{c}{} \vspace*{-2ex} \\

Other & \footnotesize{
	awk, cvs, git, GNU core-utils, linux, sed, svn, tmux
}\\\multicolumn{2}{c}{} \vspace*{-2ex} \\

\end{longtable}\vspace*{-\baselineskip}

\newpage
\AddToShipoutPictureBG*{
    \includegraphics[width=\paperwidth,height=\paperheight]{export4.png}
};

\hspace{-0.75cm}
\makebox[0pt][s]{
  \raisebox{-\totalheight}[0pt][0pt]{
``  \begin{tikzpicture}
	\draw[draw=white,fill=white, opacity=0.9] (0,0) rectangle ++(\paperwidth-2cm,6cm);
    \end{tikzpicture}
  }
}

\section{Miscellaneous}

\begin{tabular}{rl}
2019 & CASI Level 1 certified snowboard instructor \\
2019 & Canadian Red Cross CPR/AED Level C Certification \\
2017 & CFA (Chartered Financial Analyst) level 1 exam \\
2017 & ACSM (American College of Sports Mediicine) Certified Personal Trainer \\
\end{tabular} \\

Background images in this resume are taken from a schematic of a logical circuit which will generate the .tex representation of this document when run. \\
Code available at :   \href{https://github.com/cgrandfield/resume_generator_schematic/}{https://github.com/cgrandfield/resume\_generator\_schematic/} \\

\end{document}
