// Seed: 1503903301
module module_0;
  assign module_3.id_1   = 0;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input uwire id_0
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4, id_5;
  module_0 modCall_1 ();
  wire id_6;
  wire id_7;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  always begin : LABEL_0
    forever id_1 = 1 - id_4;
  end
  module_0 modCall_1 ();
endmodule
