{
  "board": {
    "3dviewports": [],
    "design_settings": {
      "defaults": {
        "apply_defaults_to_fp_fields": false,
        "apply_defaults_to_fp_shapes": false,
        "apply_defaults_to_fp_text": false,
        "board_outline_line_width": 0.1,
        "copper_line_width": 0.2,
        "copper_text_italic": false,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "copper_text_upright": false,
        "courtyard_line_width": 0.05,
        "dimension_precision": 4,
        "dimension_units": 3,
        "dimensions": {
          "arrow_length": 1270000,
          "extension_offset": 500000,
          "keep_text_aligned": true,
          "suppress_zeroes": false,
          "text_position": 0,
          "units_format": 1
        },
        "fab_line_width": 0.1,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.1,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": false,
        "pads": {
          "drill": 0.0,
          "height": 1.0,
          "width": 0.8
        },
        "silk_line_width": 0.15,
        "silk_text_italic": false,
        "silk_text_size_h": 0.7,
        "silk_text_size_v": 0.7,
        "silk_text_thickness": 0.15,
        "silk_text_upright": false,
        "zones": {
          "45_degree_only": false,
          "min_clearance": 0.1
        }
      },
      "diff_pair_dimensions": [
        {
          "gap": 0.0,
          "via_gap": 0.0,
          "width": 0.0
        }
      ],
      "drc_exclusions": [
        "track_dangling|128399000|120652000|4fd0484d-c42e-4474-8ac1-de478ad40891|00000000-0000-0000-0000-000000000000"
      ],
      "meta": {
        "filename": "board_design_settings.json",
        "version": 2
      },
      "rule_severities": {
        "annular_width": "error",
        "clearance": "error",
        "connection_width": "warning",
        "copper_edge_clearance": "error",
        "copper_sliver": "warning",
        "courtyards_overlap": "error",
        "diff_pair_gap_out_of_range": "error",
        "diff_pair_uncoupled_length_too_long": "error",
        "drill_out_of_range": "error",
        "duplicate_footprints": "warning",
        "extra_footprint": "warning",
        "footprint": "error",
        "footprint_symbol_mismatch": "warning",
        "footprint_type_mismatch": "ignore",
        "hole_clearance": "error",
        "hole_near_hole": "error",
        "holes_co_located": "warning",
        "invalid_outline": "error",
        "isolated_copper": "warning",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "length_out_of_range": "error",
        "lib_footprint_issues": "warning",
        "lib_footprint_mismatch": "ignore",
        "malformed_courtyard": "error",
        "microvia_drill_out_of_range": "error",
        "missing_courtyard": "ignore",
        "missing_footprint": "warning",
        "net_conflict": "warning",
        "npth_inside_courtyard": "ignore",
        "padstack": "error",
        "pth_inside_courtyard": "warning",
        "shorting_items": "error",
        "silk_edge_clearance": "ignore",
        "silk_over_copper": "ignore",
        "silk_overlap": "ignore",
        "skew_out_of_range": "error",
        "solder_mask_bridge": "ignore",
        "starved_thermal": "error",
        "text_height": "warning",
        "text_thickness": "ignore",
        "through_hole_pad_without_hole": "error",
        "too_many_vias": "error",
        "track_dangling": "warning",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_dangling": "ignore",
        "zones_intersect": "error"
      },
      "rule_severitieslegacy_courtyards_overlap": true,
      "rule_severitieslegacy_no_courtyard_defined": false,
      "rules": {
        "allow_blind_buried_vias": false,
        "allow_microvias": false,
        "max_error": 0.005,
        "min_clearance": 0.1,
        "min_connection": 0.0,
        "min_copper_edge_clearance": 0.19,
        "min_hole_clearance": 0.19,
        "min_hole_to_hole": 0.25,
        "min_microvia_diameter": 0.2,
        "min_microvia_drill": 0.1,
        "min_resolved_spokes": 2,
        "min_silk_clearance": 0.0,
        "min_text_height": 0.6,
        "min_text_thickness": 0.09,
        "min_through_hole_diameter": 0.1,
        "min_track_width": 0.1,
        "min_via_annular_width": 0.125,
        "min_via_diameter": 0.45,
        "solder_mask_to_copper_clearance": 0.0,
        "use_height_for_length_calcs": true
      },
      "teardrop_options": [
        {
          "td_onpadsmd": true,
          "td_onroundshapesonly": false,
          "td_ontrackend": false,
          "td_onviapad": true
        }
      ],
      "teardrop_parameters": [
        {
          "td_allow_use_two_tracks": true,
          "td_curve_segcount": 0,
          "td_height_ratio": 1.0,
          "td_length_ratio": 0.5,
          "td_maxheight": 2.0,
          "td_maxlen": 1.0,
          "td_on_pad_in_zone": false,
          "td_target_name": "td_round_shape",
          "td_width_to_size_filter_ratio": 0.9
        },
        {
          "td_allow_use_two_tracks": true,
          "td_curve_segcount": 0,
          "td_height_ratio": 1.0,
          "td_length_ratio": 0.5,
          "td_maxheight": 2.0,
          "td_maxlen": 1.0,
          "td_on_pad_in_zone": false,
          "td_target_name": "td_rect_shape",
          "td_width_to_size_filter_ratio": 0.9
        },
        {
          "td_allow_use_two_tracks": true,
          "td_curve_segcount": 0,
          "td_height_ratio": 1.0,
          "td_length_ratio": 0.5,
          "td_maxheight": 2.0,
          "td_maxlen": 1.0,
          "td_on_pad_in_zone": false,
          "td_target_name": "td_track_end",
          "td_width_to_size_filter_ratio": 0.9
        }
      ],
      "track_widths": [
        0.0,
        0.1,
        0.107,
        0.114,
        0.15,
        0.177,
        0.182,
        0.198,
        0.201,
        0.256,
        0.4,
        2.0
      ],
      "tuning_pattern_settings": {
        "diff_pair_defaults": {
          "corner_radius_percentage": 80,
          "corner_style": 1,
          "max_amplitude": 1.0,
          "min_amplitude": 0.2,
          "single_sided": false,
          "spacing": 1.0
        },
        "diff_pair_skew_defaults": {
          "corner_radius_percentage": 80,
          "corner_style": 1,
          "max_amplitude": 1.0,
          "min_amplitude": 0.2,
          "single_sided": false,
          "spacing": 0.6
        },
        "single_track_defaults": {
          "corner_radius_percentage": 80,
          "corner_style": 1,
          "max_amplitude": 1.0,
          "min_amplitude": 0.2,
          "single_sided": false,
          "spacing": 0.6
        }
      },
      "via_dimensions": [
        {
          "diameter": 0.0,
          "drill": 0.0
        },
        {
          "diameter": 0.45,
          "drill": 0.1
        }
      ],
      "zones_allow_external_fillets": false,
      "zones_use_no_outline": true
    },
    "ipc2581": {
      "dist": "",
      "distpn": "",
      "internal_id": "",
      "mfg": "",
      "mpn": ""
    },
    "layer_presets": [],
    "viewports": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "erc": {
    "erc_exclusions": [],
    "meta": {
      "version": 0
    },
    "pin_map": [
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        1,
        2
      ],
      [
        0,
        1,
        0,
        0,
        0,
        0,
        1,
        1,
        2,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        2
      ],
      [
        1,
        1,
        1,
        1,
        1,
        0,
        1,
        1,
        1,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        1,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        2,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2
      ]
    ],
    "rule_severities": {
      "bus_definition_conflict": "error",
      "bus_entry_needed": "error",
      "bus_to_bus_conflict": "error",
      "bus_to_net_conflict": "error",
      "conflicting_netclasses": "error",
      "different_unit_footprint": "error",
      "different_unit_net": "error",
      "duplicate_reference": "error",
      "duplicate_sheet_names": "error",
      "endpoint_off_grid": "warning",
      "extra_units": "error",
      "global_label_dangling": "ignore",
      "hier_label_mismatch": "error",
      "label_dangling": "error",
      "lib_symbol_issues": "warning",
      "missing_bidi_pin": "warning",
      "missing_input_pin": "warning",
      "missing_power_pin": "error",
      "missing_unit": "warning",
      "multiple_net_names": "warning",
      "net_not_bus_member": "warning",
      "no_connect_connected": "ignore",
      "no_connect_dangling": "warning",
      "pin_not_connected": "error",
      "pin_not_driven": "error",
      "pin_to_pin": "ignore",
      "power_pin_not_driven": "error",
      "similar_labels": "warning",
      "simulation_model_issue": "ignore",
      "unannotated": "error",
      "unit_value_mismatch": "error",
      "unresolved_variable": "error",
      "wire_dangling": "error"
    }
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "data-center-rdimm-ddr5-tester.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.1,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.45,
        "via_drill": 0.1,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.1,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "100Ohm-diff",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.45,
        "via_drill": 0.1,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.1,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "12V",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.45,
        "via_drill": 0.1,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.1,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "40Ohm-se_DQ",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.45,
        "via_drill": 0.1,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.1,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "50Ohm-se",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.45,
        "via_drill": 0.1,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.1,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "80Ohm-diff_DQS",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.45,
        "via_drill": 0.1,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.1,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "85Ohm-diff_PCIe",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.45,
        "via_drill": 0.1,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.1,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "90Ohm-diff",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.45,
        "via_drill": 0.1,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Supply",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.45,
        "via_drill": 0.1,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.15,
        "diff_pair_gap": 0.15,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "tunning",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.45,
        "via_drill": 0.1,
        "wire_width": 6
      }
    ],
    "meta": {
      "version": 3
    },
    "net_colors": {
      "GND": "rgb(0, 0, 255)"
    },
    "netclass_assignments": null,
    "netclass_patterns": [
      {
        "netclass": "100Ohm-diff",
        "pattern": "/Ethernet/ETH1_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/Ethernet/ETH1_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/Ethernet/ETH2_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/Ethernet/ETH2_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/Ethernet/ETH3_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/Ethernet/ETH3_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/Ethernet/ETH4_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/Ethernet/ETH4_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/FPGA bank 12/HyperRAM.CK_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/FPGA bank 12/HyperRAM.CK_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/FPGA bank 16/HDMI.CLK_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/FPGA bank 16/HDMI.CLK_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/FPGA bank 16/HDMI.D0_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/FPGA bank 16/HDMI.D0_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/FPGA bank 16/HDMI.D1_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/FPGA bank 16/HDMI.D1_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/FPGA bank 16/HDMI.D2_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/FPGA bank 16/HDMI.D2_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/HDMI + SD Card/HDMI_OUT_CONN*"
      },
      {
        "netclass": "12V",
        "pattern": "/Supply/12V_PCIE_fused"
      },
      {
        "netclass": "12V",
        "pattern": "/Supply/12V_aux"
      },
      {
        "netclass": "12V",
        "pattern": "/Supply/12V_aux_fused"
      },
      {
        "netclass": "12V",
        "pattern": "VDC"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/Ethernet/ETH.MDC"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/Ethernet/ETH.MDIO"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/Ethernet/ETH.REF_CLK"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/Ethernet/ETH.RXC"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/Ethernet/ETH.RXD0"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/Ethernet/ETH.RXD1"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/Ethernet/ETH.RXD2"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/Ethernet/ETH.RXD3"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/Ethernet/ETH.RX_CTL"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/Ethernet/ETH.TXC"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/Ethernet/ETH.TXD0"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/Ethernet/ETH.TXD1"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/Ethernet/ETH.TXD2"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/Ethernet/ETH.TXD3"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/Ethernet/ETH.TX_CTL"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/Ethernet/ETH.~{INT}"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/Ethernet/ETH.~{RESET}"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA Config/FLASH.IO0"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA Config/FLASH.IO1"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA Config/FLASH.IO2"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA Config/FLASH.IO3"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA Config/FLASH.SCK"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA Config/FLASH.~{CS}"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA bank 12/HyperRAM.DQ0"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA bank 12/HyperRAM.DQ1"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA bank 12/HyperRAM.DQ2"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA bank 12/HyperRAM.DQ3"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA bank 12/HyperRAM.DQ4"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA bank 12/HyperRAM.DQ5"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA bank 12/HyperRAM.DQ6"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA bank 12/HyperRAM.DQ7"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA bank 12/HyperRAM.RWDS"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA bank 12/HyperRAM.~{CS}"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA bank 12/HyperRAM.~{RESET}"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA bank 16/GCLK100"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA bank 16/SD.CD"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA bank 16/SD.CLK"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA bank 16/SD.CMD"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA bank 16/SD.DAT0"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA bank 16/SD.DAT1"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA bank 16/SD.DAT2"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/FPGA bank 16/SD.DAT3"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/HyperRAM + QSPI Flash/IO0"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/HyperRAM + QSPI Flash/IO1"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/HyperRAM + QSPI Flash/IO2"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/HyperRAM + QSPI Flash/IO3"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTR_REFCLK0_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTR_REFCLK0_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTX_TX0_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTX_TX0_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTX_TX1_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTX_TX1_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTX_TX2_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTX_TX2_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTX_TX3_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/GTX_TX3_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/PCIE.CLK_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/PCIE.CLK_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/PCIE.RXD0_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/PCIE.RXD0_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/PCIE.RXD1_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/PCIE.RXD1_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/PCIE.RXD2_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/PCIE.RXD2_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/PCIE.RXD3_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/PCIE.RXD3_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/PCIE.TXD0_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/PCIE.TXD0_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/PCIE.TXD1_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/PCIE.TXD1_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/PCIE.TXD2_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/PCIE.TXD2_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/PCIE.TXD3_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA MGT Interface/PCIE.TXD3_P"
      },
      {
        "netclass": "90Ohm-diff",
        "pattern": "/Debug FTDI/DBG_USB_N"
      },
      {
        "netclass": "90Ohm-diff",
        "pattern": "/Debug FTDI/DBG_USB_P"
      },
      {
        "netclass": "Supply",
        "pattern": "+1V0"
      },
      {
        "netclass": "Supply",
        "pattern": "+1V0_MGTAVCC"
      },
      {
        "netclass": "Supply",
        "pattern": "+1V1"
      },
      {
        "netclass": "Supply",
        "pattern": "+1V2"
      },
      {
        "netclass": "Supply",
        "pattern": "+1V2_MGTAVTT"
      },
      {
        "netclass": "Supply",
        "pattern": "+1V8"
      },
      {
        "netclass": "Supply",
        "pattern": "+3V3"
      },
      {
        "netclass": "Supply",
        "pattern": "+3V3_AON"
      },
      {
        "netclass": "Supply",
        "pattern": "+5V"
      },
      {
        "netclass": "Supply",
        "pattern": "/Debug FTDI/VBUS"
      },
      {
        "netclass": "Supply",
        "pattern": "/Ethernet/AVDDH"
      },
      {
        "netclass": "Supply",
        "pattern": "/Ethernet/AVDDL"
      },
      {
        "netclass": "Supply",
        "pattern": "/Ethernet/AVDDL_PLL"
      },
      {
        "netclass": "Supply",
        "pattern": "/Supply/1V0_BS"
      },
      {
        "netclass": "Supply",
        "pattern": "/Supply/1V0_FB"
      },
      {
        "netclass": "Supply",
        "pattern": "/Supply/1V0_REG"
      },
      {
        "netclass": "Supply",
        "pattern": "/Supply/1V0_SS"
      },
      {
        "netclass": "Supply",
        "pattern": "/Supply/1V0_SW"
      },
      {
        "netclass": "Supply",
        "pattern": "/Supply/1V0_VCC"
      },
      {
        "netclass": "Supply",
        "pattern": "/Supply/1V1_SEN_+"
      },
      {
        "netclass": "Supply",
        "pattern": "/Supply/1V1_SEN_-"
      },
      {
        "netclass": "Supply",
        "pattern": "/Supply/1V1_local"
      },
      {
        "netclass": "Supply",
        "pattern": "/Supply/1V2_SEN_+"
      },
      {
        "netclass": "Supply",
        "pattern": "/Supply/1V2_SEN_-"
      },
      {
        "netclass": "Supply",
        "pattern": "/Supply/1V2_local"
      },
      {
        "netclass": "Supply",
        "pattern": "/Supply/1V7"
      },
      {
        "netclass": "Supply",
        "pattern": "/Supply/1V7_SEN_+"
      },
      {
        "netclass": "Supply",
        "pattern": "/Supply/1V7_SEN_-"
      },
      {
        "netclass": "Supply",
        "pattern": "/Supply/1V7_local"
      },
      {
        "netclass": "Supply",
        "pattern": "/Supply/1V8_SEN_+"
      },
      {
        "netclass": "Supply",
        "pattern": "/Supply/1V8_SEN_-"
      },
      {
        "netclass": "Supply",
        "pattern": "/Supply/1V8_local"
      },
      {
        "netclass": "Supply",
        "pattern": "/Supply/3V3_SEN_+"
      },
      {
        "netclass": "Supply",
        "pattern": "/Supply/3V3_SEN_-"
      },
      {
        "netclass": "Supply",
        "pattern": "/Supply/3V3_local"
      },
      {
        "netclass": "Supply",
        "pattern": "/Supply/5V_SEN_+"
      },
      {
        "netclass": "Supply",
        "pattern": "/Supply/5V_SEN_-"
      },
      {
        "netclass": "Supply",
        "pattern": "/Supply/5V_local"
      },
      {
        "netclass": "Supply",
        "pattern": "/Supply/spare"
      },
      {
        "netclass": "Supply",
        "pattern": "/Supply/spare_local"
      },
      {
        "netclass": "Supply",
        "pattern": "DAC_VREF"
      },
      {
        "netclass": "Supply",
        "pattern": "GND"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "*GTY*"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "*PCIE.*"
      },
      {
        "netclass": "40Ohm-se_DQ",
        "pattern": "/DDR5 RDIMM/..DQ.?."
      },
      {
        "netclass": "80Ohm-diff_DQS",
        "pattern": "/DDR5 RDIMM/?.DQS*"
      },
      {
        "netclass": "50Ohm-se",
        "pattern": "/DDR5 RDIMM/?.CA*"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/DDR5 RDIMM/*CK*"
      },
      {
        "netclass": "40Ohm-se_DQ",
        "pattern": "/DDR5 RDIMM/CTRL.*DQ*"
      },
      {
        "netclass": "40Ohm-se_DQ",
        "pattern": "/DDR5 RDIMM/?.CB*"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/FPGA MGT Interface/HDMI_OUT.*"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/FPGA MGT Interface/HDMI_IN.*"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "*HDMI_FPGA.RX*"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "*HDMI_REC_CLK*"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "*GCLK*"
      }
    ]
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "plot": "",
      "pos_files": "",
      "specctra_dsn": "",
      "step": "",
      "svg": "",
      "vrml": "data-center-rdimm-ddr4-tester.wrl"
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "annotate_start_num": 0,
    "bom_export_filename": "",
    "bom_fmt_presets": [],
    "bom_fmt_settings": {
      "field_delimiter": ",",
      "keep_line_breaks": false,
      "keep_tabs": false,
      "name": "CSV",
      "ref_delimiter": ",",
      "ref_range_delimiter": "",
      "string_delimiter": "\""
    },
    "bom_presets": [],
    "bom_settings": {
      "exclude_dnp": false,
      "fields_ordered": [
        {
          "group_by": false,
          "label": "Reference",
          "name": "Reference",
          "show": true
        },
        {
          "group_by": true,
          "label": "Value",
          "name": "Value",
          "show": true
        },
        {
          "group_by": false,
          "label": "Datasheet",
          "name": "Datasheet",
          "show": true
        },
        {
          "group_by": false,
          "label": "Footprint",
          "name": "Footprint",
          "show": true
        },
        {
          "group_by": false,
          "label": "Qty",
          "name": "${QUANTITY}",
          "show": true
        },
        {
          "group_by": true,
          "label": "DNP",
          "name": "${DNP}",
          "show": true
        }
      ],
      "filter_string": "",
      "group_symbols": true,
      "name": "Grouped By Value",
      "sort_asc": true,
      "sort_field": "Reference"
    },
    "connection_grid_size": 50.0,
    "drawing": {
      "dashed_lines_dash_length_ratio": 12.0,
      "dashed_lines_gap_length_ratio": 3.0,
      "default_line_thickness": 6.0,
      "default_text_size": 50.0,
      "field_names": [],
      "intersheets_ref_own_page": false,
      "intersheets_ref_prefix": "Pg. ",
      "intersheets_ref_short": false,
      "intersheets_ref_show": true,
      "intersheets_ref_suffix": "",
      "junction_size_choice": 3,
      "label_size_ratio": 0.25,
      "operating_point_overlay_i_precision": 3,
      "operating_point_overlay_i_range": "~A",
      "operating_point_overlay_v_precision": 3,
      "operating_point_overlay_v_range": "~V",
      "overbar_offset_ratio": 1.23,
      "pin_symbol_size": 0.0,
      "text_offset_ratio": 0.08
    },
    "legacy_lib_dir": "",
    "legacy_lib_list": [],
    "meta": {
      "version": 1
    },
    "net_format_name": "Pcbnew",
    "ngspice": {
      "fix_include_paths": true,
      "fix_passive_vals": false,
      "meta": {
        "version": 0
      },
      "model_mode": 0,
      "workbook_filename": ""
    },
    "page_layout_descr_file": "",
    "plot_directory": "./doc",
    "spice_adjust_passive_values": false,
    "spice_current_sheet_as_root": false,
    "spice_external_command": "spice \"%I\"",
    "spice_model_current_sheet_as_root": true,
    "spice_save_all_currents": false,
    "spice_save_all_dissipations": false,
    "spice_save_all_voltages": false,
    "subpart_first_id": 65,
    "subpart_id_separator": 0
  },
  "sheets": [
    [
      "1faa6543-e26a-4449-8bac-ee14b9f19e5f",
      "Root"
    ],
    [
      "00000000-0000-0000-0000-00005fea2994",
      "HyperRAM + QSPI Flash"
    ],
    [
      "00000000-0000-0000-0000-00005fd53c7d",
      "FPGA Config"
    ],
    [
      "00000000-0000-0000-0000-000061827943",
      "DDR5 RDIMM"
    ],
    [
      "00000000-0000-0000-0000-0000600295c1",
      "FPGA power"
    ],
    [
      "00000000-0000-0000-0000-0000600e76d8",
      "Debug FTDI + VNA"
    ],
    [
      "00000000-0000-0000-0000-00005f982999",
      "Ethernet"
    ],
    [
      "00000000-0000-0000-0000-000061b4860c",
      "FPGA banks HP"
    ],
    [
      "00000000-0000-0000-0000-000060225b0c",
      "Supply"
    ],
    [
      "e98c799f-d02e-47b6-ad5c-871bd722b830",
      "FPGA MGT Interface"
    ],
    [
      "fea793c3-bc28-42ef-95e7-45c2f3eee090",
      "PCIe connector"
    ],
    [
      "38c9b230-412f-4879-8fc8-e1b4a3d643e0",
      "FPGA banks HD"
    ],
    [
      "3f0d6799-172b-44a7-b59e-98d6f5f3049b",
      "I^{2}C + I3C"
    ],
    [
      "59a8849d-b77a-4f79-b7ae-cd57b3cb4d28",
      "HDMI + SD Card"
    ],
    [
      "3cfc3a6a-24b0-4207-8c35-05eeccc29696",
      "DC-DC VCCINT"
    ],
    [
      "0d757288-805e-4f45-ad8e-e9ee6afc6379",
      "DC-DC AUX, MGT"
    ],
    [
      "5b621c5d-ceb0-481d-9809-c89bf3097b70",
      "DC-DC IO"
    ]
  ],
  "text_variables": {}
}
