
/* Auto-generated by intel-ethernet-regs/tools/reggen.py */
#pragma once
#ifdef __cplusplus
extern "C" {
#endif

#ifndef INTEL_I211_REGS_H
#define INTEL_I211_REGS_H

/* Block PTP base: 0x0B600 */
/* System time register Low */
#define I211_SYSTIML	0x0B600
/* System time register High */
#define I211_SYSTIMH	0x0B604
/* Increment attributes register */
#define I211_TIMINCA	0x0B608
/* Time Adjustment Offset Register */
#define I211_TIMADJ	0x0B60C
/* Tx Time Sync Control Register */
#define I211_TSYNCTXCTL	0x0B614
/* Tx Timestamp Value Low */
#define I211_TXSTMPL	0x0B618
/* Tx Timestamp Value High */
#define I211_TXSTMPH	0x0B61C
/* Rx Time Sync Control Register */
#define I211_TSYNCRXCTL	0x0B620
/* Rx Timestamp Low */
#define I211_RXSTMPL	0x0B624
/* Rx Timestamp High */
#define I211_RXSTMPH	0x0B628
/* TimeSync Auxiliary Control */
#define I211_TSAUXC	0x0B640
/* Target Time Register 0 Low */
#define I211_TRGTTIML0	0x0B644
/* Target Time Register 0 High */
#define I211_TRGTTIMH0	0x0B648
/* Target Time Register 1 Low */
#define I211_TRGTTIML1	0x0B64C
/* Target Time Register 1 High */
#define I211_TRGTTIMH1	0x0B650
/* Frequency Out 0 Control */
#define I211_FREQOUT0	0x0B654
/* Frequency Out 1 Control */
#define I211_FREQOUT1	0x0B658
/* Auxiliary Timestamp 0 Register Low */
#define I211_AUXSTMPL0	0x0B65C
/* Auxiliary Timestamp 0 Register High */
#define I211_AUXSTMPH0	0x0B660
/* Auxiliary Timestamp 1 Register Low */
#define I211_AUXSTMPL1	0x0B664
/* Auxiliary Timestamp 1 Register High */
#define I211_AUXSTMPH1	0x0B668
/* Time Sync Interrupt Cause Register */
#define I211_TSICR	0x0B66C
/* Time Sync Interrupt Mask Register */
#define I211_TSIM	0x0B674
/* System Time Residue */
#define I211_SYSTIMR	0x0B6F8
/* System Time Register Tx MS */
#define I211_SYSTIMTM	0x0B6FC

/* Block MAC_CTRL base: 0x00000 */
/* Device Control */
#define I211_CTRL	0x00000
/* Device Status */
#define I211_STATUS	0x00008
/* Extended Device Control */
#define I211_CTRL_EXT	0x00018

/* Block MDIO base: 0x00020 */
/* MDI Control (MDIO/MDC access) */
#define I211_MDIC	0x00020

/* Block INTERRUPTS base: 0x000C0 */
/* Interrupt Cause Read */
#define I211_ICR	0x000C0
/* Interrupt Cause Set */
#define I211_ICS	0x000C8
/* Interrupt Mask Set/Read */
#define I211_IMS	0x000D0
/* Interrupt Mask Clear */
#define I211_IMC	0x000D8

/* Block EXT_INTERRUPTS base: 0x01500 */
/* Extended Interrupt Mask Set/Read */
#define I211_EIMS	0x01524
/* Extended Interrupt Mask Clear */
#define I211_EIMC	0x01528
/* Extended Interrupt Auto Clear Enable */
#define I211_EIAC	0x0152C
/* Extended Interrupt Auto Mask Enable */
#define I211_EIAM	0x01530
/* Extended Interrupt Cause Read */
#define I211_EICR	0x01580

/* Block EITR base: 0x01680 */
/* Interrupt Throttle for vector 0 */
#define I211_EITR0	0x01680
/* Interrupt Throttle for vector 1 */
#define I211_EITR1	0x01684
/* Interrupt Throttle for vector 2 */
#define I211_EITR2	0x01688
/* Interrupt Throttle for vector 3 */
#define I211_EITR3	0x0168C

/* Block MAC_ADDRESS base: 0x05400 */
/* Receive Address Low [0] */
#define I211_RAL0	0x05400
/* Receive Address High [0] */
#define I211_RAH0	0x05404

/* Block VFTA base: 0x05600 */
/* VLAN Filter Table Array [0] */
#define I211_VFTA0	0x05600

/* Block LED base: 0x00E00 */
/* LED Control */
#define I211_LEDCTL	0x00E00

#endif /* INTEL_I211_REGS_H */

#ifdef __cplusplus
}
#endif
