#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1cb73f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1caef30 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0x1cec970 .functor NOT 1, L_0x1cee1a0, C4<0>, C4<0>, C4<0>;
L_0x1cedf30 .functor XOR 1, L_0x1ceddd0, L_0x1cede90, C4<0>, C4<0>;
L_0x1cee090 .functor XOR 1, L_0x1cedf30, L_0x1cedff0, C4<0>, C4<0>;
v0x1cebca0_0 .net *"_ivl_10", 0 0, L_0x1cedff0;  1 drivers
v0x1cebda0_0 .net *"_ivl_12", 0 0, L_0x1cee090;  1 drivers
v0x1cebe80_0 .net *"_ivl_2", 0 0, L_0x1cedd10;  1 drivers
v0x1cebf70_0 .net *"_ivl_4", 0 0, L_0x1ceddd0;  1 drivers
v0x1cec050_0 .net *"_ivl_6", 0 0, L_0x1cede90;  1 drivers
v0x1cec180_0 .net *"_ivl_8", 0 0, L_0x1cedf30;  1 drivers
v0x1cec260_0 .var "clk", 0 0;
v0x1cec300_0 .var/2u "stats1", 159 0;
v0x1cec3c0_0 .var/2u "strobe", 0 0;
v0x1cec510_0 .net "tb_match", 0 0, L_0x1cee1a0;  1 drivers
v0x1cec5d0_0 .net "tb_mismatch", 0 0, L_0x1cec970;  1 drivers
v0x1cec690_0 .net "x", 0 0, v0x1ce92d0_0;  1 drivers
v0x1cec730_0 .net "y", 0 0, v0x1ce9390_0;  1 drivers
v0x1cec7d0_0 .net "z_dut", 0 0, L_0x1cedbb0;  1 drivers
v0x1cec8a0_0 .net "z_ref", 0 0, L_0x1cecae0;  1 drivers
L_0x1cedd10 .concat [ 1 0 0 0], L_0x1cecae0;
L_0x1ceddd0 .concat [ 1 0 0 0], L_0x1cecae0;
L_0x1cede90 .concat [ 1 0 0 0], L_0x1cedbb0;
L_0x1cedff0 .concat [ 1 0 0 0], L_0x1cecae0;
L_0x1cee1a0 .cmp/eeq 1, L_0x1cedd10, L_0x1cee090;
S_0x1cb5a30 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0x1caef30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1ceca40 .functor NOT 1, v0x1ce9390_0, C4<0>, C4<0>, C4<0>;
L_0x1cecae0 .functor OR 1, v0x1ce92d0_0, L_0x1ceca40, C4<0>, C4<0>;
v0x1cb88d0_0 .net *"_ivl_0", 0 0, L_0x1ceca40;  1 drivers
v0x1cb8970_0 .net "x", 0 0, v0x1ce92d0_0;  alias, 1 drivers
v0x1ce8dd0_0 .net "y", 0 0, v0x1ce9390_0;  alias, 1 drivers
v0x1ce8e70_0 .net "z", 0 0, L_0x1cecae0;  alias, 1 drivers
S_0x1ce8fb0 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0x1caef30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0x1ce91f0_0 .net "clk", 0 0, v0x1cec260_0;  1 drivers
v0x1ce92d0_0 .var "x", 0 0;
v0x1ce9390_0 .var "y", 0 0;
E_0x1c941d0 .event negedge, v0x1ce91f0_0;
E_0x1c96650/0 .event negedge, v0x1ce91f0_0;
E_0x1c96650/1 .event posedge, v0x1ce91f0_0;
E_0x1c96650 .event/or E_0x1c96650/0, E_0x1c96650/1;
S_0x1ce9430 .scope module, "top_module1" "top_module" 3 76, 4 15 0, S_0x1caef30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1cedab0 .functor OR 1, L_0x1cecd40, L_0x1ced170, C4<0>, C4<0>;
L_0x1cedb20 .functor AND 1, L_0x1ced340, L_0x1ced950, C4<1>, C4<1>;
L_0x1cedbb0 .functor XOR 1, L_0x1cedab0, L_0x1cedb20, C4<0>, C4<0>;
v0x1ceb3a0_0 .net "and_out", 0 0, L_0x1cedb20;  1 drivers
v0x1ceb460_0 .net "or_out", 0 0, L_0x1cedab0;  1 drivers
v0x1ceb520_0 .net "x", 0 0, v0x1ce92d0_0;  alias, 1 drivers
v0x1ceb5c0_0 .net "y", 0 0, v0x1ce9390_0;  alias, 1 drivers
v0x1ceb660_0 .net "z", 0 0, L_0x1cedbb0;  alias, 1 drivers
v0x1ceb750_0 .net "zA1", 0 0, L_0x1cecd40;  1 drivers
v0x1ceb7f0_0 .net "zA2", 0 0, L_0x1ced340;  1 drivers
v0x1ceb8c0_0 .net "zB1", 0 0, L_0x1ced170;  1 drivers
v0x1ceb990_0 .net "zB2", 0 0, L_0x1ced950;  1 drivers
S_0x1ce9610 .scope module, "A1" "A" 4 24, 4 1 0, S_0x1ce9430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1ceccb0 .functor XOR 1, v0x1ce92d0_0, v0x1ce9390_0, C4<0>, C4<0>;
L_0x1cecd40 .functor AND 1, L_0x1ceccb0, v0x1ce92d0_0, C4<1>, C4<1>;
v0x1ce9880_0 .net *"_ivl_0", 0 0, L_0x1ceccb0;  1 drivers
v0x1ce9980_0 .net "x", 0 0, v0x1ce92d0_0;  alias, 1 drivers
v0x1ce9a90_0 .net "y", 0 0, v0x1ce9390_0;  alias, 1 drivers
v0x1ce9b80_0 .net "z", 0 0, L_0x1cecd40;  alias, 1 drivers
S_0x1ce9c80 .scope module, "A2" "A" 4 37, 4 1 0, S_0x1ce9430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1ced2d0 .functor XOR 1, v0x1ce92d0_0, v0x1ce9390_0, C4<0>, C4<0>;
L_0x1ced340 .functor AND 1, L_0x1ced2d0, v0x1ce92d0_0, C4<1>, C4<1>;
v0x1ce9ed0_0 .net *"_ivl_0", 0 0, L_0x1ced2d0;  1 drivers
v0x1ce9fd0_0 .net "x", 0 0, v0x1ce92d0_0;  alias, 1 drivers
v0x1cea090_0 .net "y", 0 0, v0x1ce9390_0;  alias, 1 drivers
v0x1cea130_0 .net "z", 0 0, L_0x1ced340;  alias, 1 drivers
S_0x1cea230 .scope module, "B1" "B" 4 30, 4 8 0, S_0x1ce9430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1cece70 .functor AND 1, v0x1ce92d0_0, v0x1ce9390_0, C4<1>, C4<1>;
L_0x1cecf00 .functor NOT 1, v0x1ce92d0_0, C4<0>, C4<0>, C4<0>;
L_0x1cecf90 .functor NOT 1, v0x1ce9390_0, C4<0>, C4<0>, C4<0>;
L_0x1ced000 .functor AND 1, L_0x1cecf00, L_0x1cecf90, C4<1>, C4<1>;
L_0x1ced170 .functor OR 1, L_0x1cece70, L_0x1ced000, C4<0>, C4<0>;
v0x1cea4b0_0 .net *"_ivl_0", 0 0, L_0x1cece70;  1 drivers
v0x1cea590_0 .net *"_ivl_2", 0 0, L_0x1cecf00;  1 drivers
v0x1cea670_0 .net *"_ivl_4", 0 0, L_0x1cecf90;  1 drivers
v0x1cea760_0 .net *"_ivl_6", 0 0, L_0x1ced000;  1 drivers
v0x1cea840_0 .net "x", 0 0, v0x1ce92d0_0;  alias, 1 drivers
v0x1cea930_0 .net "y", 0 0, v0x1ce9390_0;  alias, 1 drivers
v0x1ceaa60_0 .net "z", 0 0, L_0x1ced170;  alias, 1 drivers
S_0x1ceaba0 .scope module, "B2" "B" 4 43, 4 8 0, S_0x1ce9430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1ced470 .functor AND 1, v0x1ce92d0_0, v0x1ce9390_0, C4<1>, C4<1>;
L_0x1ced500 .functor NOT 1, v0x1ce92d0_0, C4<0>, C4<0>, C4<0>;
L_0x1ced7a0 .functor NOT 1, v0x1ce9390_0, C4<0>, C4<0>, C4<0>;
L_0x1ced810 .functor AND 1, L_0x1ced500, L_0x1ced7a0, C4<1>, C4<1>;
L_0x1ced950 .functor OR 1, L_0x1ced470, L_0x1ced810, C4<0>, C4<0>;
v0x1ceada0_0 .net *"_ivl_0", 0 0, L_0x1ced470;  1 drivers
v0x1ceaea0_0 .net *"_ivl_2", 0 0, L_0x1ced500;  1 drivers
v0x1ceaf80_0 .net *"_ivl_4", 0 0, L_0x1ced7a0;  1 drivers
v0x1ceb040_0 .net *"_ivl_6", 0 0, L_0x1ced810;  1 drivers
v0x1ceb120_0 .net "x", 0 0, v0x1ce92d0_0;  alias, 1 drivers
v0x1ceb1c0_0 .net "y", 0 0, v0x1ce9390_0;  alias, 1 drivers
v0x1ceb260_0 .net "z", 0 0, L_0x1ced950;  alias, 1 drivers
S_0x1cebaf0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0x1caef30;
 .timescale -12 -12;
E_0x1c96790 .event anyedge, v0x1cec3c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1cec3c0_0;
    %nor/r;
    %assign/vec4 v0x1cec3c0_0, 0;
    %wait E_0x1c96790;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1ce8fb0;
T_1 ;
    %wait E_0x1c96650;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1ce9390_0, 0;
    %assign/vec4 v0x1ce92d0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1ce8fb0;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c941d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1caef30;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cec260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cec3c0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1caef30;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x1cec260_0;
    %inv;
    %store/vec4 v0x1cec260_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1caef30;
T_5 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ce91f0_0, v0x1cec5d0_0, v0x1cec690_0, v0x1cec730_0, v0x1cec8a0_0, v0x1cec7d0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1caef30;
T_6 ;
    %load/vec4 v0x1cec300_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1cec300_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1cec300_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_6.1 ;
    %load/vec4 v0x1cec300_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1cec300_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1cec300_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1cec300_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x1caef30;
T_7 ;
    %wait E_0x1c96650;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cec300_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cec300_0, 4, 32;
    %load/vec4 v0x1cec510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1cec300_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cec300_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cec300_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cec300_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x1cec8a0_0;
    %load/vec4 v0x1cec8a0_0;
    %load/vec4 v0x1cec7d0_0;
    %xor;
    %load/vec4 v0x1cec8a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x1cec300_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cec300_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x1cec300_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cec300_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/mt2015_q4/iter0/response25/top_module.sv";
