// Seed: 1631680070
module module_0 (
    input supply0 id_0,
    output wire id_1,
    output wire id_2,
    output wand id_3,
    output wire id_4,
    input supply0 id_5,
    input tri1 id_6,
    output tri1 id_7,
    output supply0 id_8,
    input supply0 id_9,
    input tri id_10,
    output wand id_11,
    input wand id_12
    , id_16,
    input wor id_13,
    input tri0 id_14
);
  assign id_4 = id_13;
  logic id_17;
  logic [-1 : 1] id_18 = 1'b0;
endmodule
module module_1 #(
    parameter id_11 = 32'd24,
    parameter id_6  = 32'd0
) (
    output tri0 id_0,
    input wor id_1,
    output supply1 id_2,
    input uwire id_3,
    output tri id_4,
    input tri1 id_5,
    output uwire _id_6,
    input wor id_7,
    output uwire id_8,
    input wire id_9,
    input tri id_10,
    input wand _id_11,
    input tri0 id_12
);
  wire id_14;
  wire id_15;
  logic [id_6 : id_11] id_16;
  ;
  wire id_17;
  assign id_4 = -1;
  wire id_18;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_0,
      id_4,
      id_4,
      id_1,
      id_12,
      id_4,
      id_0,
      id_12,
      id_1,
      id_8,
      id_5,
      id_10,
      id_1
  );
  assign modCall_1.id_13 = 0;
endmodule
