Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Dec 13 23:16:30 2021
| Host         : DESKTOP-8PEBONS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_force_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_force_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_force_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_force_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_force_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_force_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_angle_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_angle_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_angle_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_angle_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_angle_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_angle_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_angle_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_angle_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_angle_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_force_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_force_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_force_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_force_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_force_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_force_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 19 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     20.615        0.000                      0                  416        0.165        0.000                      0                  416        3.000        0.000                       0                   262  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100mhz            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       20.615        0.000                      0                  416        0.165        0.000                      0                  416       19.363        0.000                       0                   258  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       20.615ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.615ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cbx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/bb_hit_force_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.680ns  (logic 10.097ns (54.052%)  route 8.583ns (45.948%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 38.085 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.011ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=256, routed)         1.741    -1.011    graph_inst/ball_inst/clk_out1
    SLICE_X16Y19         FDPE                                         r  graph_inst/ball_inst/cbx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y19         FDPE (Prop_fdpe_C_Q)         0.518    -0.493 r  graph_inst/ball_inst/cbx_reg[1]/Q
                         net (fo=12, routed)          1.216     0.723    graph_inst/ball_inst/ha_bb4__2_0[1]
    SLICE_X15Y12         LUT2 (Prop_lut2_I0_O)        0.124     0.847 r  graph_inst/ball_inst/i__carry_i_3__8/O
                         net (fo=1, routed)           0.000     0.847    graph_inst/ball_inst/i__carry_i_3__8_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.397 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.397    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.511 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.511    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.750 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          1.374     3.124    graph_inst/ball_inst/ba_bb4[31]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214     7.338 r  graph_inst/ball_inst/ba_bb3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.340    graph_inst/ball_inst/ba_bb3__3_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.858 r  graph_inst/ball_inst/ba_bb3__4/P[0]
                         net (fo=2, routed)           0.808     9.667    graph_inst/ball_inst/ba_bb3__4_n_105
    SLICE_X12Y15         LUT2 (Prop_lut2_I0_O)        0.124     9.791 r  graph_inst/ball_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     9.791    graph_inst/ball_inst/i__carry_i_3_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.324 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.324    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.441 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.441    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.764 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           1.324    12.088    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__1_n_6
    SLICE_X11Y21         LUT2 (Prop_lut2_I0_O)        0.306    12.394 r  graph_inst/ball_inst/ba_bb2_carry__5_i_3/O
                         net (fo=1, routed)           0.000    12.394    graph_inst/ball_inst/ba_bb2_carry__5_i_3_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.944 r  graph_inst/ball_inst/ba_bb2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.944    graph_inst/ball_inst/ba_bb2_carry__5_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.257 f  graph_inst/ball_inst/ba_bb2_carry__6/O[3]
                         net (fo=1, routed)           0.862    14.120    graph_inst/ball_inst/ba_bb2[31]
    SLICE_X10Y22         LUT5 (Prop_lut5_I1_O)        0.306    14.426 r  graph_inst/ball_inst/bb_hit_force[5]_i_6/O
                         net (fo=2, routed)           0.501    14.927    graph_inst/ball_inst/bb_hit_force[5]_i_6_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I5_O)        0.124    15.051 f  graph_inst/ball_inst/bb_hit_force[5]_i_2/O
                         net (fo=8, routed)           1.518    16.569    graph_inst/ball_inst/bb_hit_force[5]_i_2_n_0
    SLICE_X14Y17         LUT4 (Prop_lut4_I0_O)        0.124    16.693 r  graph_inst/ball_inst/bb_hit_force[5]_i_1/O
                         net (fo=17, routed)          0.976    17.669    graph_inst/ball_inst/bb_hit_force[5]_i_1_n_0
    SLICE_X9Y21          FDCE                                         r  graph_inst/ball_inst/bb_hit_force_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=256, routed)         1.565    38.085    graph_inst/ball_inst/clk_out1
    SLICE_X9Y21          FDCE                                         r  graph_inst/ball_inst/bb_hit_force_reg[0]/C
                         clock pessimism              0.569    38.653    
                         clock uncertainty           -0.164    38.490    
    SLICE_X9Y21          FDCE (Setup_fdce_C_CE)      -0.205    38.285    graph_inst/ball_inst/bb_hit_force_reg[0]
  -------------------------------------------------------------------
                         required time                         38.285    
                         arrival time                         -17.669    
  -------------------------------------------------------------------
                         slack                                 20.615    

Slack (MET) :             20.615ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cbx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/bb_hit_force_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.680ns  (logic 10.097ns (54.052%)  route 8.583ns (45.948%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 38.085 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.011ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=256, routed)         1.741    -1.011    graph_inst/ball_inst/clk_out1
    SLICE_X16Y19         FDPE                                         r  graph_inst/ball_inst/cbx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y19         FDPE (Prop_fdpe_C_Q)         0.518    -0.493 r  graph_inst/ball_inst/cbx_reg[1]/Q
                         net (fo=12, routed)          1.216     0.723    graph_inst/ball_inst/ha_bb4__2_0[1]
    SLICE_X15Y12         LUT2 (Prop_lut2_I0_O)        0.124     0.847 r  graph_inst/ball_inst/i__carry_i_3__8/O
                         net (fo=1, routed)           0.000     0.847    graph_inst/ball_inst/i__carry_i_3__8_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.397 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.397    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.511 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.511    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.750 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          1.374     3.124    graph_inst/ball_inst/ba_bb4[31]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214     7.338 r  graph_inst/ball_inst/ba_bb3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.340    graph_inst/ball_inst/ba_bb3__3_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.858 r  graph_inst/ball_inst/ba_bb3__4/P[0]
                         net (fo=2, routed)           0.808     9.667    graph_inst/ball_inst/ba_bb3__4_n_105
    SLICE_X12Y15         LUT2 (Prop_lut2_I0_O)        0.124     9.791 r  graph_inst/ball_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     9.791    graph_inst/ball_inst/i__carry_i_3_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.324 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.324    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.441 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.441    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.764 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           1.324    12.088    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__1_n_6
    SLICE_X11Y21         LUT2 (Prop_lut2_I0_O)        0.306    12.394 r  graph_inst/ball_inst/ba_bb2_carry__5_i_3/O
                         net (fo=1, routed)           0.000    12.394    graph_inst/ball_inst/ba_bb2_carry__5_i_3_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.944 r  graph_inst/ball_inst/ba_bb2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.944    graph_inst/ball_inst/ba_bb2_carry__5_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.257 f  graph_inst/ball_inst/ba_bb2_carry__6/O[3]
                         net (fo=1, routed)           0.862    14.120    graph_inst/ball_inst/ba_bb2[31]
    SLICE_X10Y22         LUT5 (Prop_lut5_I1_O)        0.306    14.426 r  graph_inst/ball_inst/bb_hit_force[5]_i_6/O
                         net (fo=2, routed)           0.501    14.927    graph_inst/ball_inst/bb_hit_force[5]_i_6_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I5_O)        0.124    15.051 f  graph_inst/ball_inst/bb_hit_force[5]_i_2/O
                         net (fo=8, routed)           1.518    16.569    graph_inst/ball_inst/bb_hit_force[5]_i_2_n_0
    SLICE_X14Y17         LUT4 (Prop_lut4_I0_O)        0.124    16.693 r  graph_inst/ball_inst/bb_hit_force[5]_i_1/O
                         net (fo=17, routed)          0.976    17.669    graph_inst/ball_inst/bb_hit_force[5]_i_1_n_0
    SLICE_X9Y21          FDCE                                         r  graph_inst/ball_inst/bb_hit_force_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=256, routed)         1.565    38.085    graph_inst/ball_inst/clk_out1
    SLICE_X9Y21          FDCE                                         r  graph_inst/ball_inst/bb_hit_force_reg[1]/C
                         clock pessimism              0.569    38.653    
                         clock uncertainty           -0.164    38.490    
    SLICE_X9Y21          FDCE (Setup_fdce_C_CE)      -0.205    38.285    graph_inst/ball_inst/bb_hit_force_reg[1]
  -------------------------------------------------------------------
                         required time                         38.285    
                         arrival time                         -17.669    
  -------------------------------------------------------------------
                         slack                                 20.615    

Slack (MET) :             20.752ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cbx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/bb_hit_angle_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.623ns  (logic 10.097ns (54.218%)  route 8.526ns (45.782%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.165 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.011ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=256, routed)         1.741    -1.011    graph_inst/ball_inst/clk_out1
    SLICE_X16Y19         FDPE                                         r  graph_inst/ball_inst/cbx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y19         FDPE (Prop_fdpe_C_Q)         0.518    -0.493 r  graph_inst/ball_inst/cbx_reg[1]/Q
                         net (fo=12, routed)          1.216     0.723    graph_inst/ball_inst/ha_bb4__2_0[1]
    SLICE_X15Y12         LUT2 (Prop_lut2_I0_O)        0.124     0.847 r  graph_inst/ball_inst/i__carry_i_3__8/O
                         net (fo=1, routed)           0.000     0.847    graph_inst/ball_inst/i__carry_i_3__8_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.397 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.397    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.511 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.511    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.750 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          1.374     3.124    graph_inst/ball_inst/ba_bb4[31]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214     7.338 r  graph_inst/ball_inst/ba_bb3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.340    graph_inst/ball_inst/ba_bb3__3_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.858 r  graph_inst/ball_inst/ba_bb3__4/P[0]
                         net (fo=2, routed)           0.808     9.667    graph_inst/ball_inst/ba_bb3__4_n_105
    SLICE_X12Y15         LUT2 (Prop_lut2_I0_O)        0.124     9.791 r  graph_inst/ball_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     9.791    graph_inst/ball_inst/i__carry_i_3_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.324 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.324    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.441 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.441    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.764 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           1.324    12.088    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__1_n_6
    SLICE_X11Y21         LUT2 (Prop_lut2_I0_O)        0.306    12.394 r  graph_inst/ball_inst/ba_bb2_carry__5_i_3/O
                         net (fo=1, routed)           0.000    12.394    graph_inst/ball_inst/ba_bb2_carry__5_i_3_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.944 r  graph_inst/ball_inst/ba_bb2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.944    graph_inst/ball_inst/ba_bb2_carry__5_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.257 f  graph_inst/ball_inst/ba_bb2_carry__6/O[3]
                         net (fo=1, routed)           0.862    14.120    graph_inst/ball_inst/ba_bb2[31]
    SLICE_X10Y22         LUT5 (Prop_lut5_I1_O)        0.306    14.426 r  graph_inst/ball_inst/bb_hit_force[5]_i_6/O
                         net (fo=2, routed)           0.501    14.927    graph_inst/ball_inst/bb_hit_force[5]_i_6_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I5_O)        0.124    15.051 f  graph_inst/ball_inst/bb_hit_force[5]_i_2/O
                         net (fo=8, routed)           1.518    16.569    graph_inst/ball_inst/bb_hit_force[5]_i_2_n_0
    SLICE_X14Y17         LUT4 (Prop_lut4_I0_O)        0.124    16.693 r  graph_inst/ball_inst/bb_hit_force[5]_i_1/O
                         net (fo=17, routed)          0.919    17.612    graph_inst/ball_inst/bb_hit_force[5]_i_1_n_0
    SLICE_X7Y18          FDCE                                         r  graph_inst/ball_inst/bb_hit_angle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=256, routed)         1.645    38.165    graph_inst/ball_inst/clk_out1
    SLICE_X7Y18          FDCE                                         r  graph_inst/ball_inst/bb_hit_angle_reg[3]/C
                         clock pessimism              0.569    38.733    
                         clock uncertainty           -0.164    38.570    
    SLICE_X7Y18          FDCE (Setup_fdce_C_CE)      -0.205    38.365    graph_inst/ball_inst/bb_hit_angle_reg[3]
  -------------------------------------------------------------------
                         required time                         38.365    
                         arrival time                         -17.612    
  -------------------------------------------------------------------
                         slack                                 20.752    

Slack (MET) :             20.764ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cbx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/bb_hit_force_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.533ns  (logic 10.097ns (54.482%)  route 8.436ns (45.518%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.086 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.011ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=256, routed)         1.741    -1.011    graph_inst/ball_inst/clk_out1
    SLICE_X16Y19         FDPE                                         r  graph_inst/ball_inst/cbx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y19         FDPE (Prop_fdpe_C_Q)         0.518    -0.493 r  graph_inst/ball_inst/cbx_reg[1]/Q
                         net (fo=12, routed)          1.216     0.723    graph_inst/ball_inst/ha_bb4__2_0[1]
    SLICE_X15Y12         LUT2 (Prop_lut2_I0_O)        0.124     0.847 r  graph_inst/ball_inst/i__carry_i_3__8/O
                         net (fo=1, routed)           0.000     0.847    graph_inst/ball_inst/i__carry_i_3__8_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.397 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.397    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.511 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.511    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.750 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          1.374     3.124    graph_inst/ball_inst/ba_bb4[31]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214     7.338 r  graph_inst/ball_inst/ba_bb3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.340    graph_inst/ball_inst/ba_bb3__3_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.858 r  graph_inst/ball_inst/ba_bb3__4/P[0]
                         net (fo=2, routed)           0.808     9.667    graph_inst/ball_inst/ba_bb3__4_n_105
    SLICE_X12Y15         LUT2 (Prop_lut2_I0_O)        0.124     9.791 r  graph_inst/ball_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     9.791    graph_inst/ball_inst/i__carry_i_3_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.324 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.324    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.441 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.441    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.764 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           1.324    12.088    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__1_n_6
    SLICE_X11Y21         LUT2 (Prop_lut2_I0_O)        0.306    12.394 r  graph_inst/ball_inst/ba_bb2_carry__5_i_3/O
                         net (fo=1, routed)           0.000    12.394    graph_inst/ball_inst/ba_bb2_carry__5_i_3_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.944 r  graph_inst/ball_inst/ba_bb2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.944    graph_inst/ball_inst/ba_bb2_carry__5_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.257 f  graph_inst/ball_inst/ba_bb2_carry__6/O[3]
                         net (fo=1, routed)           0.862    14.120    graph_inst/ball_inst/ba_bb2[31]
    SLICE_X10Y22         LUT5 (Prop_lut5_I1_O)        0.306    14.426 r  graph_inst/ball_inst/bb_hit_force[5]_i_6/O
                         net (fo=2, routed)           0.501    14.927    graph_inst/ball_inst/bb_hit_force[5]_i_6_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I5_O)        0.124    15.051 f  graph_inst/ball_inst/bb_hit_force[5]_i_2/O
                         net (fo=8, routed)           1.518    16.569    graph_inst/ball_inst/bb_hit_force[5]_i_2_n_0
    SLICE_X14Y17         LUT4 (Prop_lut4_I0_O)        0.124    16.693 r  graph_inst/ball_inst/bb_hit_force[5]_i_1/O
                         net (fo=17, routed)          0.829    17.522    graph_inst/ball_inst/bb_hit_force[5]_i_1_n_0
    SLICE_X11Y21         FDCE                                         r  graph_inst/ball_inst/bb_hit_force_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=256, routed)         1.566    38.086    graph_inst/ball_inst/clk_out1
    SLICE_X11Y21         FDCE                                         r  graph_inst/ball_inst/bb_hit_force_reg[2]/C
                         clock pessimism              0.569    38.654    
                         clock uncertainty           -0.164    38.491    
    SLICE_X11Y21         FDCE (Setup_fdce_C_CE)      -0.205    38.286    graph_inst/ball_inst/bb_hit_force_reg[2]
  -------------------------------------------------------------------
                         required time                         38.286    
                         arrival time                         -17.522    
  -------------------------------------------------------------------
                         slack                                 20.764    

Slack (MET) :             20.764ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cbx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/bb_hit_force_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.533ns  (logic 10.097ns (54.482%)  route 8.436ns (45.518%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.086 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.011ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=256, routed)         1.741    -1.011    graph_inst/ball_inst/clk_out1
    SLICE_X16Y19         FDPE                                         r  graph_inst/ball_inst/cbx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y19         FDPE (Prop_fdpe_C_Q)         0.518    -0.493 r  graph_inst/ball_inst/cbx_reg[1]/Q
                         net (fo=12, routed)          1.216     0.723    graph_inst/ball_inst/ha_bb4__2_0[1]
    SLICE_X15Y12         LUT2 (Prop_lut2_I0_O)        0.124     0.847 r  graph_inst/ball_inst/i__carry_i_3__8/O
                         net (fo=1, routed)           0.000     0.847    graph_inst/ball_inst/i__carry_i_3__8_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.397 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.397    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.511 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.511    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.750 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          1.374     3.124    graph_inst/ball_inst/ba_bb4[31]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214     7.338 r  graph_inst/ball_inst/ba_bb3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.340    graph_inst/ball_inst/ba_bb3__3_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.858 r  graph_inst/ball_inst/ba_bb3__4/P[0]
                         net (fo=2, routed)           0.808     9.667    graph_inst/ball_inst/ba_bb3__4_n_105
    SLICE_X12Y15         LUT2 (Prop_lut2_I0_O)        0.124     9.791 r  graph_inst/ball_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     9.791    graph_inst/ball_inst/i__carry_i_3_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.324 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.324    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.441 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.441    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.764 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           1.324    12.088    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__1_n_6
    SLICE_X11Y21         LUT2 (Prop_lut2_I0_O)        0.306    12.394 r  graph_inst/ball_inst/ba_bb2_carry__5_i_3/O
                         net (fo=1, routed)           0.000    12.394    graph_inst/ball_inst/ba_bb2_carry__5_i_3_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.944 r  graph_inst/ball_inst/ba_bb2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.944    graph_inst/ball_inst/ba_bb2_carry__5_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.257 f  graph_inst/ball_inst/ba_bb2_carry__6/O[3]
                         net (fo=1, routed)           0.862    14.120    graph_inst/ball_inst/ba_bb2[31]
    SLICE_X10Y22         LUT5 (Prop_lut5_I1_O)        0.306    14.426 r  graph_inst/ball_inst/bb_hit_force[5]_i_6/O
                         net (fo=2, routed)           0.501    14.927    graph_inst/ball_inst/bb_hit_force[5]_i_6_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I5_O)        0.124    15.051 f  graph_inst/ball_inst/bb_hit_force[5]_i_2/O
                         net (fo=8, routed)           1.518    16.569    graph_inst/ball_inst/bb_hit_force[5]_i_2_n_0
    SLICE_X14Y17         LUT4 (Prop_lut4_I0_O)        0.124    16.693 r  graph_inst/ball_inst/bb_hit_force[5]_i_1/O
                         net (fo=17, routed)          0.829    17.522    graph_inst/ball_inst/bb_hit_force[5]_i_1_n_0
    SLICE_X11Y21         FDCE                                         r  graph_inst/ball_inst/bb_hit_force_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=256, routed)         1.566    38.086    graph_inst/ball_inst/clk_out1
    SLICE_X11Y21         FDCE                                         r  graph_inst/ball_inst/bb_hit_force_reg[3]/C
                         clock pessimism              0.569    38.654    
                         clock uncertainty           -0.164    38.491    
    SLICE_X11Y21         FDCE (Setup_fdce_C_CE)      -0.205    38.286    graph_inst/ball_inst/bb_hit_force_reg[3]
  -------------------------------------------------------------------
                         required time                         38.286    
                         arrival time                         -17.522    
  -------------------------------------------------------------------
                         slack                                 20.764    

Slack (MET) :             20.901ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cbx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/bb_hit_angle_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.396ns  (logic 10.097ns (54.886%)  route 8.299ns (45.114%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 38.087 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.011ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=256, routed)         1.741    -1.011    graph_inst/ball_inst/clk_out1
    SLICE_X16Y19         FDPE                                         r  graph_inst/ball_inst/cbx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y19         FDPE (Prop_fdpe_C_Q)         0.518    -0.493 r  graph_inst/ball_inst/cbx_reg[1]/Q
                         net (fo=12, routed)          1.216     0.723    graph_inst/ball_inst/ha_bb4__2_0[1]
    SLICE_X15Y12         LUT2 (Prop_lut2_I0_O)        0.124     0.847 r  graph_inst/ball_inst/i__carry_i_3__8/O
                         net (fo=1, routed)           0.000     0.847    graph_inst/ball_inst/i__carry_i_3__8_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.397 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.397    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.511 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.511    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.750 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          1.374     3.124    graph_inst/ball_inst/ba_bb4[31]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214     7.338 r  graph_inst/ball_inst/ba_bb3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.340    graph_inst/ball_inst/ba_bb3__3_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.858 r  graph_inst/ball_inst/ba_bb3__4/P[0]
                         net (fo=2, routed)           0.808     9.667    graph_inst/ball_inst/ba_bb3__4_n_105
    SLICE_X12Y15         LUT2 (Prop_lut2_I0_O)        0.124     9.791 r  graph_inst/ball_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     9.791    graph_inst/ball_inst/i__carry_i_3_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.324 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.324    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.441 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.441    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.764 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           1.324    12.088    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__1_n_6
    SLICE_X11Y21         LUT2 (Prop_lut2_I0_O)        0.306    12.394 r  graph_inst/ball_inst/ba_bb2_carry__5_i_3/O
                         net (fo=1, routed)           0.000    12.394    graph_inst/ball_inst/ba_bb2_carry__5_i_3_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.944 r  graph_inst/ball_inst/ba_bb2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.944    graph_inst/ball_inst/ba_bb2_carry__5_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.257 f  graph_inst/ball_inst/ba_bb2_carry__6/O[3]
                         net (fo=1, routed)           0.862    14.120    graph_inst/ball_inst/ba_bb2[31]
    SLICE_X10Y22         LUT5 (Prop_lut5_I1_O)        0.306    14.426 r  graph_inst/ball_inst/bb_hit_force[5]_i_6/O
                         net (fo=2, routed)           0.501    14.927    graph_inst/ball_inst/bb_hit_force[5]_i_6_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I5_O)        0.124    15.051 f  graph_inst/ball_inst/bb_hit_force[5]_i_2/O
                         net (fo=8, routed)           1.518    16.569    graph_inst/ball_inst/bb_hit_force[5]_i_2_n_0
    SLICE_X14Y17         LUT4 (Prop_lut4_I0_O)        0.124    16.693 r  graph_inst/ball_inst/bb_hit_force[5]_i_1/O
                         net (fo=17, routed)          0.692    17.386    graph_inst/ball_inst/bb_hit_force[5]_i_1_n_0
    SLICE_X11Y19         FDCE                                         r  graph_inst/ball_inst/bb_hit_angle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=256, routed)         1.567    38.087    graph_inst/ball_inst/clk_out1
    SLICE_X11Y19         FDCE                                         r  graph_inst/ball_inst/bb_hit_angle_reg[1]/C
                         clock pessimism              0.569    38.655    
                         clock uncertainty           -0.164    38.492    
    SLICE_X11Y19         FDCE (Setup_fdce_C_CE)      -0.205    38.287    graph_inst/ball_inst/bb_hit_angle_reg[1]
  -------------------------------------------------------------------
                         required time                         38.287    
                         arrival time                         -17.386    
  -------------------------------------------------------------------
                         slack                                 20.901    

Slack (MET) :             20.901ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cbx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/bb_hit_angle_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.396ns  (logic 10.097ns (54.886%)  route 8.299ns (45.114%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 38.087 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.011ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=256, routed)         1.741    -1.011    graph_inst/ball_inst/clk_out1
    SLICE_X16Y19         FDPE                                         r  graph_inst/ball_inst/cbx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y19         FDPE (Prop_fdpe_C_Q)         0.518    -0.493 r  graph_inst/ball_inst/cbx_reg[1]/Q
                         net (fo=12, routed)          1.216     0.723    graph_inst/ball_inst/ha_bb4__2_0[1]
    SLICE_X15Y12         LUT2 (Prop_lut2_I0_O)        0.124     0.847 r  graph_inst/ball_inst/i__carry_i_3__8/O
                         net (fo=1, routed)           0.000     0.847    graph_inst/ball_inst/i__carry_i_3__8_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.397 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.397    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.511 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.511    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.750 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          1.374     3.124    graph_inst/ball_inst/ba_bb4[31]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214     7.338 r  graph_inst/ball_inst/ba_bb3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.340    graph_inst/ball_inst/ba_bb3__3_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.858 r  graph_inst/ball_inst/ba_bb3__4/P[0]
                         net (fo=2, routed)           0.808     9.667    graph_inst/ball_inst/ba_bb3__4_n_105
    SLICE_X12Y15         LUT2 (Prop_lut2_I0_O)        0.124     9.791 r  graph_inst/ball_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     9.791    graph_inst/ball_inst/i__carry_i_3_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.324 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.324    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.441 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.441    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.764 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           1.324    12.088    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__1_n_6
    SLICE_X11Y21         LUT2 (Prop_lut2_I0_O)        0.306    12.394 r  graph_inst/ball_inst/ba_bb2_carry__5_i_3/O
                         net (fo=1, routed)           0.000    12.394    graph_inst/ball_inst/ba_bb2_carry__5_i_3_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.944 r  graph_inst/ball_inst/ba_bb2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.944    graph_inst/ball_inst/ba_bb2_carry__5_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.257 f  graph_inst/ball_inst/ba_bb2_carry__6/O[3]
                         net (fo=1, routed)           0.862    14.120    graph_inst/ball_inst/ba_bb2[31]
    SLICE_X10Y22         LUT5 (Prop_lut5_I1_O)        0.306    14.426 r  graph_inst/ball_inst/bb_hit_force[5]_i_6/O
                         net (fo=2, routed)           0.501    14.927    graph_inst/ball_inst/bb_hit_force[5]_i_6_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I5_O)        0.124    15.051 f  graph_inst/ball_inst/bb_hit_force[5]_i_2/O
                         net (fo=8, routed)           1.518    16.569    graph_inst/ball_inst/bb_hit_force[5]_i_2_n_0
    SLICE_X14Y17         LUT4 (Prop_lut4_I0_O)        0.124    16.693 r  graph_inst/ball_inst/bb_hit_force[5]_i_1/O
                         net (fo=17, routed)          0.692    17.386    graph_inst/ball_inst/bb_hit_force[5]_i_1_n_0
    SLICE_X11Y19         FDCE                                         r  graph_inst/ball_inst/bb_hit_angle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=256, routed)         1.567    38.087    graph_inst/ball_inst/clk_out1
    SLICE_X11Y19         FDCE                                         r  graph_inst/ball_inst/bb_hit_angle_reg[2]/C
                         clock pessimism              0.569    38.655    
                         clock uncertainty           -0.164    38.492    
    SLICE_X11Y19         FDCE (Setup_fdce_C_CE)      -0.205    38.287    graph_inst/ball_inst/bb_hit_angle_reg[2]
  -------------------------------------------------------------------
                         required time                         38.287    
                         arrival time                         -17.386    
  -------------------------------------------------------------------
                         slack                                 20.901    

Slack (MET) :             20.901ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cbx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/bb_hit_angle_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.396ns  (logic 10.097ns (54.886%)  route 8.299ns (45.114%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 38.087 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.011ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=256, routed)         1.741    -1.011    graph_inst/ball_inst/clk_out1
    SLICE_X16Y19         FDPE                                         r  graph_inst/ball_inst/cbx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y19         FDPE (Prop_fdpe_C_Q)         0.518    -0.493 r  graph_inst/ball_inst/cbx_reg[1]/Q
                         net (fo=12, routed)          1.216     0.723    graph_inst/ball_inst/ha_bb4__2_0[1]
    SLICE_X15Y12         LUT2 (Prop_lut2_I0_O)        0.124     0.847 r  graph_inst/ball_inst/i__carry_i_3__8/O
                         net (fo=1, routed)           0.000     0.847    graph_inst/ball_inst/i__carry_i_3__8_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.397 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.397    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.511 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.511    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.750 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          1.374     3.124    graph_inst/ball_inst/ba_bb4[31]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214     7.338 r  graph_inst/ball_inst/ba_bb3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.340    graph_inst/ball_inst/ba_bb3__3_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.858 r  graph_inst/ball_inst/ba_bb3__4/P[0]
                         net (fo=2, routed)           0.808     9.667    graph_inst/ball_inst/ba_bb3__4_n_105
    SLICE_X12Y15         LUT2 (Prop_lut2_I0_O)        0.124     9.791 r  graph_inst/ball_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     9.791    graph_inst/ball_inst/i__carry_i_3_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.324 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.324    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.441 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.441    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.764 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           1.324    12.088    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__1_n_6
    SLICE_X11Y21         LUT2 (Prop_lut2_I0_O)        0.306    12.394 r  graph_inst/ball_inst/ba_bb2_carry__5_i_3/O
                         net (fo=1, routed)           0.000    12.394    graph_inst/ball_inst/ba_bb2_carry__5_i_3_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.944 r  graph_inst/ball_inst/ba_bb2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.944    graph_inst/ball_inst/ba_bb2_carry__5_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.257 f  graph_inst/ball_inst/ba_bb2_carry__6/O[3]
                         net (fo=1, routed)           0.862    14.120    graph_inst/ball_inst/ba_bb2[31]
    SLICE_X10Y22         LUT5 (Prop_lut5_I1_O)        0.306    14.426 r  graph_inst/ball_inst/bb_hit_force[5]_i_6/O
                         net (fo=2, routed)           0.501    14.927    graph_inst/ball_inst/bb_hit_force[5]_i_6_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I5_O)        0.124    15.051 f  graph_inst/ball_inst/bb_hit_force[5]_i_2/O
                         net (fo=8, routed)           1.518    16.569    graph_inst/ball_inst/bb_hit_force[5]_i_2_n_0
    SLICE_X14Y17         LUT4 (Prop_lut4_I0_O)        0.124    16.693 r  graph_inst/ball_inst/bb_hit_force[5]_i_1/O
                         net (fo=17, routed)          0.692    17.386    graph_inst/ball_inst/bb_hit_force[5]_i_1_n_0
    SLICE_X11Y19         FDCE                                         r  graph_inst/ball_inst/bb_hit_angle_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=256, routed)         1.567    38.087    graph_inst/ball_inst/clk_out1
    SLICE_X11Y19         FDCE                                         r  graph_inst/ball_inst/bb_hit_angle_reg[6]/C
                         clock pessimism              0.569    38.655    
                         clock uncertainty           -0.164    38.492    
    SLICE_X11Y19         FDCE (Setup_fdce_C_CE)      -0.205    38.287    graph_inst/ball_inst/bb_hit_angle_reg[6]
  -------------------------------------------------------------------
                         required time                         38.287    
                         arrival time                         -17.386    
  -------------------------------------------------------------------
                         slack                                 20.901    

Slack (MET) :             20.901ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cbx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/bb_hit_angle_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.396ns  (logic 10.097ns (54.886%)  route 8.299ns (45.114%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 38.087 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.011ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=256, routed)         1.741    -1.011    graph_inst/ball_inst/clk_out1
    SLICE_X16Y19         FDPE                                         r  graph_inst/ball_inst/cbx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y19         FDPE (Prop_fdpe_C_Q)         0.518    -0.493 r  graph_inst/ball_inst/cbx_reg[1]/Q
                         net (fo=12, routed)          1.216     0.723    graph_inst/ball_inst/ha_bb4__2_0[1]
    SLICE_X15Y12         LUT2 (Prop_lut2_I0_O)        0.124     0.847 r  graph_inst/ball_inst/i__carry_i_3__8/O
                         net (fo=1, routed)           0.000     0.847    graph_inst/ball_inst/i__carry_i_3__8_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.397 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.397    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.511 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.511    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.750 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          1.374     3.124    graph_inst/ball_inst/ba_bb4[31]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214     7.338 r  graph_inst/ball_inst/ba_bb3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.340    graph_inst/ball_inst/ba_bb3__3_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.858 r  graph_inst/ball_inst/ba_bb3__4/P[0]
                         net (fo=2, routed)           0.808     9.667    graph_inst/ball_inst/ba_bb3__4_n_105
    SLICE_X12Y15         LUT2 (Prop_lut2_I0_O)        0.124     9.791 r  graph_inst/ball_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     9.791    graph_inst/ball_inst/i__carry_i_3_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.324 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.324    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.441 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.441    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.764 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           1.324    12.088    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__1_n_6
    SLICE_X11Y21         LUT2 (Prop_lut2_I0_O)        0.306    12.394 r  graph_inst/ball_inst/ba_bb2_carry__5_i_3/O
                         net (fo=1, routed)           0.000    12.394    graph_inst/ball_inst/ba_bb2_carry__5_i_3_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.944 r  graph_inst/ball_inst/ba_bb2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.944    graph_inst/ball_inst/ba_bb2_carry__5_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.257 f  graph_inst/ball_inst/ba_bb2_carry__6/O[3]
                         net (fo=1, routed)           0.862    14.120    graph_inst/ball_inst/ba_bb2[31]
    SLICE_X10Y22         LUT5 (Prop_lut5_I1_O)        0.306    14.426 r  graph_inst/ball_inst/bb_hit_force[5]_i_6/O
                         net (fo=2, routed)           0.501    14.927    graph_inst/ball_inst/bb_hit_force[5]_i_6_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I5_O)        0.124    15.051 f  graph_inst/ball_inst/bb_hit_force[5]_i_2/O
                         net (fo=8, routed)           1.518    16.569    graph_inst/ball_inst/bb_hit_force[5]_i_2_n_0
    SLICE_X14Y17         LUT4 (Prop_lut4_I0_O)        0.124    16.693 r  graph_inst/ball_inst/bb_hit_force[5]_i_1/O
                         net (fo=17, routed)          0.692    17.386    graph_inst/ball_inst/bb_hit_force[5]_i_1_n_0
    SLICE_X11Y19         FDCE                                         r  graph_inst/ball_inst/bb_hit_angle_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=256, routed)         1.567    38.087    graph_inst/ball_inst/clk_out1
    SLICE_X11Y19         FDCE                                         r  graph_inst/ball_inst/bb_hit_angle_reg[8]/C
                         clock pessimism              0.569    38.655    
                         clock uncertainty           -0.164    38.492    
    SLICE_X11Y19         FDCE (Setup_fdce_C_CE)      -0.205    38.287    graph_inst/ball_inst/bb_hit_angle_reg[8]
  -------------------------------------------------------------------
                         required time                         38.287    
                         arrival time                         -17.386    
  -------------------------------------------------------------------
                         slack                                 20.901    

Slack (MET) :             20.937ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cbx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/bb_hit_angle_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.396ns  (logic 10.097ns (54.886%)  route 8.299ns (45.114%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 38.087 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.011ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=256, routed)         1.741    -1.011    graph_inst/ball_inst/clk_out1
    SLICE_X16Y19         FDPE                                         r  graph_inst/ball_inst/cbx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y19         FDPE (Prop_fdpe_C_Q)         0.518    -0.493 r  graph_inst/ball_inst/cbx_reg[1]/Q
                         net (fo=12, routed)          1.216     0.723    graph_inst/ball_inst/ha_bb4__2_0[1]
    SLICE_X15Y12         LUT2 (Prop_lut2_I0_O)        0.124     0.847 r  graph_inst/ball_inst/i__carry_i_3__8/O
                         net (fo=1, routed)           0.000     0.847    graph_inst/ball_inst/i__carry_i_3__8_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.397 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.397    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.511 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.511    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.750 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          1.374     3.124    graph_inst/ball_inst/ba_bb4[31]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214     7.338 r  graph_inst/ball_inst/ba_bb3__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.340    graph_inst/ball_inst/ba_bb3__3_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.858 r  graph_inst/ball_inst/ba_bb3__4/P[0]
                         net (fo=2, routed)           0.808     9.667    graph_inst/ball_inst/ba_bb3__4_n_105
    SLICE_X12Y15         LUT2 (Prop_lut2_I0_O)        0.124     9.791 r  graph_inst/ball_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     9.791    graph_inst/ball_inst/i__carry_i_3_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.324 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.324    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.441 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.441    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.764 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           1.324    12.088    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__1_n_6
    SLICE_X11Y21         LUT2 (Prop_lut2_I0_O)        0.306    12.394 r  graph_inst/ball_inst/ba_bb2_carry__5_i_3/O
                         net (fo=1, routed)           0.000    12.394    graph_inst/ball_inst/ba_bb2_carry__5_i_3_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.944 r  graph_inst/ball_inst/ba_bb2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.944    graph_inst/ball_inst/ba_bb2_carry__5_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.257 f  graph_inst/ball_inst/ba_bb2_carry__6/O[3]
                         net (fo=1, routed)           0.862    14.120    graph_inst/ball_inst/ba_bb2[31]
    SLICE_X10Y22         LUT5 (Prop_lut5_I1_O)        0.306    14.426 r  graph_inst/ball_inst/bb_hit_force[5]_i_6/O
                         net (fo=2, routed)           0.501    14.927    graph_inst/ball_inst/bb_hit_force[5]_i_6_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I5_O)        0.124    15.051 f  graph_inst/ball_inst/bb_hit_force[5]_i_2/O
                         net (fo=8, routed)           1.518    16.569    graph_inst/ball_inst/bb_hit_force[5]_i_2_n_0
    SLICE_X14Y17         LUT4 (Prop_lut4_I0_O)        0.124    16.693 r  graph_inst/ball_inst/bb_hit_force[5]_i_1/O
                         net (fo=17, routed)          0.692    17.386    graph_inst/ball_inst/bb_hit_force[5]_i_1_n_0
    SLICE_X10Y19         FDCE                                         r  graph_inst/ball_inst/bb_hit_angle_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=256, routed)         1.567    38.087    graph_inst/ball_inst/clk_out1
    SLICE_X10Y19         FDCE                                         r  graph_inst/ball_inst/bb_hit_angle_reg[7]/C
                         clock pessimism              0.569    38.655    
                         clock uncertainty           -0.164    38.492    
    SLICE_X10Y19         FDCE (Setup_fdce_C_CE)      -0.169    38.323    graph_inst/ball_inst/bb_hit_angle_reg[7]
  -------------------------------------------------------------------
                         required time                         38.323    
                         arrival time                         -17.386    
  -------------------------------------------------------------------
                         slack                                 20.937    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/vbx_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/cbx_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.256ns (82.024%)  route 0.056ns (17.976%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.524ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    -0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=256, routed)         0.584    -0.426    graph_inst/ball_inst/clk_out1
    SLICE_X17Y20         FDCE                                         r  graph_inst/ball_inst/vbx_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.285 r  graph_inst/ball_inst/vbx_reg_reg[4]/Q
                         net (fo=1, routed)           0.056    -0.229    graph_inst/ball_inst/in[4]
    SLICE_X16Y20         LUT2 (Prop_lut2_I1_O)        0.045    -0.184 r  graph_inst/ball_inst/cbx0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    -0.184    graph_inst/ball_inst/cbx0_carry__0_i_4_n_0
    SLICE_X16Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.114 r  graph_inst/ball_inst/cbx0_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.114    graph_inst/ball_inst/cbx0[4]
    SLICE_X16Y20         FDCE                                         r  graph_inst/ball_inst/cbx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=256, routed)         0.852    -0.524    graph_inst/ball_inst/clk_out1
    SLICE_X16Y20         FDCE                                         r  graph_inst/ball_inst/cbx_reg[4]/C
                         clock pessimism              0.111    -0.413    
    SLICE_X16Y20         FDCE (Hold_fdce_C_D)         0.134    -0.279    graph_inst/ball_inst/cbx_reg[4]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 keypad_inst/keypad_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            debounce_inst/btn_in_d_reg[1][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    -0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=256, routed)         0.614    -0.396    keypad_inst/CLK
    SLICE_X3Y20          FDCE                                         r  keypad_inst/keypad_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.128    -0.268 r  keypad_inst/keypad_out_reg[4]/Q
                         net (fo=1, routed)           0.059    -0.209    debounce_inst/keypad_out[4]
    SLICE_X2Y20          FDCE                                         r  debounce_inst/btn_in_d_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=256, routed)         0.882    -0.494    debounce_inst/clk_out1
    SLICE_X2Y20          FDCE                                         r  debounce_inst/btn_in_d_reg[1][4]/C
                         clock pessimism              0.111    -0.383    
    SLICE_X2Y20          FDCE (Hold_fdce_C_D)         0.009    -0.374    debounce_inst/btn_in_d_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/cnt3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/cnt3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.916%)  route 0.114ns (38.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=256, routed)         0.617    -0.393    graph_inst/ball_inst/clk_out1
    SLICE_X7Y17          FDRE                                         r  graph_inst/ball_inst/cnt3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.252 r  graph_inst/ball_inst/cnt3_reg[0]/Q
                         net (fo=6, routed)           0.114    -0.137    graph_inst/ball_inst/cnt3_reg_n_0_[0]
    SLICE_X6Y17          LUT6 (Prop_lut6_I3_O)        0.045    -0.092 r  graph_inst/ball_inst/cnt3[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.092    graph_inst/ball_inst/cnt3[4]_i_1_n_0
    SLICE_X6Y17          FDRE                                         r  graph_inst/ball_inst/cnt3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=256, routed)         0.884    -0.492    graph_inst/ball_inst/clk_out1
    SLICE_X6Y17          FDRE                                         r  graph_inst/ball_inst/cnt3_reg[4]/C
                         clock pessimism              0.112    -0.380    
    SLICE_X6Y17          FDRE (Hold_fdre_C_D)         0.121    -0.259    graph_inst/ball_inst/cnt3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 debounce_inst/btn_in_d_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            debounce_inst/btn_in_d_reg[2][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=256, routed)         0.614    -0.396    debounce_inst/clk_out1
    SLICE_X1Y20          FDCE                                         r  debounce_inst/btn_in_d_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.255 r  debounce_inst/btn_in_d_reg[1][0]/Q
                         net (fo=2, routed)           0.099    -0.155    debounce_inst/btn_in_d_reg[1][0]
    SLICE_X2Y19          FDCE                                         r  debounce_inst/btn_in_d_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=256, routed)         0.883    -0.493    debounce_inst/clk_out1
    SLICE_X2Y19          FDCE                                         r  debounce_inst/btn_in_d_reg[2][0]/C
                         clock pessimism              0.112    -0.381    
    SLICE_X2Y19          FDCE (Hold_fdce_C_D)         0.052    -0.329    debounce_inst/btn_in_d_reg[2][0]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/vax1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/vax_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (63.899%)  route 0.118ns (36.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.519ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=256, routed)         0.590    -0.420    graph_inst/ball_inst/clk_out1
    SLICE_X12Y15         FDCE                                         r  graph_inst/ball_inst/vax1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDCE (Prop_fdce_C_Q)         0.164    -0.256 r  graph_inst/ball_inst/vax1_reg[2]/Q
                         net (fo=4, routed)           0.118    -0.138    graph_inst/ball_inst/vax1[2]
    SLICE_X14Y15         LUT6 (Prop_lut6_I4_O)        0.045    -0.093 r  graph_inst/ball_inst/vax_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.093    graph_inst/ball_inst/vax_reg0[3]
    SLICE_X14Y15         FDCE                                         r  graph_inst/ball_inst/vax_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=256, routed)         0.857    -0.519    graph_inst/ball_inst/clk_out1
    SLICE_X14Y15         FDCE                                         r  graph_inst/ball_inst/vax_reg_reg[3]/C
                         clock pessimism              0.113    -0.406    
    SLICE_X14Y15         FDCE (Hold_fdce_C_D)         0.121    -0.285    graph_inst/ball_inst/vax_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 debounce_inst/btn_in_d_reg[2][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            debounce_inst/btn_in_d_reg[3][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.477%)  route 0.126ns (43.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=256, routed)         0.615    -0.395    debounce_inst/clk_out1
    SLICE_X2Y19          FDCE                                         r  debounce_inst/btn_in_d_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.164    -0.231 r  debounce_inst/btn_in_d_reg[2][2]/Q
                         net (fo=2, routed)           0.126    -0.104    debounce_inst/btn_in_d_reg[2][2]
    SLICE_X4Y20          FDCE                                         r  debounce_inst/btn_in_d_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=256, routed)         0.881    -0.495    debounce_inst/clk_out1
    SLICE_X4Y20          FDCE                                         r  debounce_inst/btn_in_d_reg[3][2]/C
                         clock pessimism              0.133    -0.362    
    SLICE_X4Y20          FDCE (Hold_fdce_C_D)         0.063    -0.299    debounce_inst/btn_in_d_reg[3][2]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/vby_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/cby_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.250ns (72.377%)  route 0.095ns (27.623%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.525ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=256, routed)         0.583    -0.427    graph_inst/ball_inst/clk_out1
    SLICE_X17Y22         FDCE                                         r  graph_inst/ball_inst/vby_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.286 r  graph_inst/ball_inst/vby_reg_reg[3]/Q
                         net (fo=1, routed)           0.095    -0.190    graph_inst/ball_inst/vby_reg_reg_n_0_[3]
    SLICE_X18Y21         LUT2 (Prop_lut2_I1_O)        0.045    -0.145 r  graph_inst/ball_inst/cby0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.145    graph_inst/ball_inst/cby0_carry_i_1_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.081 r  graph_inst/ball_inst/cby0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.081    graph_inst/ball_inst/cby0[3]
    SLICE_X18Y21         FDCE                                         r  graph_inst/ball_inst/cby_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=256, routed)         0.851    -0.525    graph_inst/ball_inst/clk_out1
    SLICE_X18Y21         FDCE                                         r  graph_inst/ball_inst/cby_reg[3]/C
                         clock pessimism              0.112    -0.413    
    SLICE_X18Y21         FDCE (Hold_fdce_C_D)         0.134    -0.279    graph_inst/ball_inst/cby_reg[3]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/vbx_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/cbx_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.291ns (83.837%)  route 0.056ns (16.163%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.524ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    -0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=256, routed)         0.584    -0.426    graph_inst/ball_inst/clk_out1
    SLICE_X17Y20         FDCE                                         r  graph_inst/ball_inst/vbx_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.285 r  graph_inst/ball_inst/vbx_reg_reg[4]/Q
                         net (fo=1, routed)           0.056    -0.229    graph_inst/ball_inst/in[4]
    SLICE_X16Y20         LUT2 (Prop_lut2_I1_O)        0.045    -0.184 r  graph_inst/ball_inst/cbx0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    -0.184    graph_inst/ball_inst/cbx0_carry__0_i_4_n_0
    SLICE_X16Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105    -0.079 r  graph_inst/ball_inst/cbx0_carry__0/O[1]
                         net (fo=1, routed)           0.000    -0.079    graph_inst/ball_inst/cbx0[5]
    SLICE_X16Y20         FDPE                                         r  graph_inst/ball_inst/cbx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=256, routed)         0.852    -0.524    graph_inst/ball_inst/clk_out1
    SLICE_X16Y20         FDPE                                         r  graph_inst/ball_inst/cbx_reg[5]/C
                         clock pessimism              0.111    -0.413    
    SLICE_X16Y20         FDPE (Hold_fdpe_C_D)         0.134    -0.279    graph_inst/ball_inst/cbx_reg[5]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/vax_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/cax_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.272ns (83.924%)  route 0.052ns (16.076%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.519ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=256, routed)         0.590    -0.420    graph_inst/ball_inst/clk_out1
    SLICE_X14Y15         FDCE                                         r  graph_inst/ball_inst/vax_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDCE (Prop_fdce_C_Q)         0.164    -0.256 r  graph_inst/ball_inst/vax_reg_reg[3]/Q
                         net (fo=1, routed)           0.052    -0.204    graph_inst/ball_inst/vax_reg_reg_n_0_[3]
    SLICE_X15Y15         LUT2 (Prop_lut2_I1_O)        0.045    -0.159 r  graph_inst/ball_inst/cax0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.159    graph_inst/ball_inst/cax0_carry_i_1_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.096 r  graph_inst/ball_inst/cax0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.096    graph_inst/ball_inst/cax0[3]
    SLICE_X15Y15         FDCE                                         r  graph_inst/ball_inst/cax_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=256, routed)         0.857    -0.519    graph_inst/ball_inst/clk_out1
    SLICE_X15Y15         FDCE                                         r  graph_inst/ball_inst/cax_reg[3]/C
                         clock pessimism              0.112    -0.407    
    SLICE_X15Y15         FDCE (Hold_fdce_C_D)         0.105    -0.302    graph_inst/ball_inst/cax_reg[3]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/vbx_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/cbx_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.250ns (70.191%)  route 0.106ns (29.809%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.523ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=256, routed)         0.584    -0.426    graph_inst/ball_inst/clk_out1
    SLICE_X17Y20         FDCE                                         r  graph_inst/ball_inst/vbx_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.285 r  graph_inst/ball_inst/vbx_reg_reg[3]/Q
                         net (fo=1, routed)           0.106    -0.178    graph_inst/ball_inst/in[3]
    SLICE_X16Y19         LUT2 (Prop_lut2_I1_O)        0.045    -0.133 r  graph_inst/ball_inst/cbx0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.133    graph_inst/ball_inst/cbx0_carry_i_1_n_0
    SLICE_X16Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.069 r  graph_inst/ball_inst/cbx0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.069    graph_inst/ball_inst/cbx0[3]
    SLICE_X16Y19         FDPE                                         r  graph_inst/ball_inst/cbx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=256, routed)         0.853    -0.523    graph_inst/ball_inst/clk_out1
    SLICE_X16Y19         FDPE                                         r  graph_inst/ball_inst/cbx_reg[3]/C
                         clock pessimism              0.112    -0.411    
    SLICE_X16Y19         FDPE (Hold_fdpe_C_D)         0.134    -0.277    graph_inst/ball_inst/cbx_reg[3]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X1Y20      debounce_inst/btn_in_d_reg[1][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X2Y20      debounce_inst/btn_in_d_reg[1][1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X2Y19      debounce_inst/btn_in_d_reg[1][2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X2Y20      debounce_inst/btn_in_d_reg[1][3]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X2Y20      debounce_inst/btn_in_d_reg[1][4]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X2Y19      debounce_inst/btn_in_d_reg[2][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X2Y19      debounce_inst/btn_in_d_reg[2][1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X2Y19      debounce_inst/btn_in_d_reg[2][2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X13Y23     graph_inst/ball_inst/vby1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X14Y26     sync_inst/c_v_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X17Y25     sync_inst/c_v_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X16Y25     sync_inst/c_v_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X2Y19      debounce_inst/btn_in_d_reg[1][2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X2Y19      debounce_inst/btn_in_d_reg[2][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X2Y19      debounce_inst/btn_in_d_reg[2][1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X2Y19      debounce_inst/btn_in_d_reg[2][2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y20      debounce_inst/btn_in_d_reg[3][0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y20      debounce_inst/btn_in_d_reg[3][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X1Y20      debounce_inst/btn_in_d_reg[1][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X2Y20      debounce_inst/btn_in_d_reg[1][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X2Y19      debounce_inst/btn_in_d_reg[1][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X2Y20      debounce_inst/btn_in_d_reg[1][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X2Y20      debounce_inst/btn_in_d_reg[1][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X2Y19      debounce_inst/btn_in_d_reg[2][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X2Y19      debounce_inst/btn_in_d_reg[2][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X2Y19      debounce_inst/btn_in_d_reg[2][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X1Y20      debounce_inst/btn_in_d_reg[2][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X1Y20      debounce_inst/btn_in_d_reg[2][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



