[INFO ODB-0222] Reading LEF file: Nangate45/Nangate45_tech.lef
[INFO ODB-0223]     Created 22 technology layers
[INFO ODB-0224]     Created 27 technology vias
[INFO ODB-0226] Finished LEF file:  Nangate45/Nangate45_tech.lef
[INFO ODB-0222] Reading LEF file: Nangate45/Nangate45_stdcell.lef
[INFO ODB-0225]     Created 135 library cells
[INFO ODB-0226] Finished LEF file:  Nangate45/Nangate45_stdcell.lef
[INFO ODB-0222] Reading LEF file: array_tile.lef
[INFO ODB-0225]     Created 1 library cells
[INFO ODB-0226] Finished LEF file:  array_tile.lef
[INFO IFP-0001] Added 3528 rows of 26000 site FreePDK45_38x28_10R_NP_162NW_34O with height 1.
[INFO ODB-0303] The initial 3528 rows (91728000 sites) were cut with 225 shapes for a total of 52263 rows (14219856 sites).
[INFO CTS-0050] Root buffer is BUF_X4.
[INFO CTS-0051] Sink buffer is BUF_X4.
[INFO CTS-0049] Characterization buffer is BUF_X4.
[INFO CTS-0039] Number of created patterns = 4200.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           20          1           7           
[WARNING CTS-0043] 560 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 4200.
[INFO CTS-0047]     Number of keys in characterization LUT: 320.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 2475 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0200] 225 placement blockages have been identified.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 2475.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 20 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0019]  Total number of sinks after clustering: 322.
[INFO CTS-0024]  Normalized sink region: [(1.43857, 2.41643), (661.439, 704.276)].
[INFO CTS-0025]     Width:  660.0000.
[INFO CTS-0026]     Height: 701.8593.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 161
    Sub-region size: 660.0000 X 350.9296
[INFO CTS-0034]     Segment length (rounded): 176.
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 206 inSlew: 2 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 104 inSlew: 3 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 9
      location: 0.25 buffer: BUF_X4
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 206 inSlew: 2 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 104 inSlew: 3 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 9
      location: 0.25 buffer: BUF_X4
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 206 inSlew: 2 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 104 inSlew: 3 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 9
      location: 0.25 buffer: BUF_X4
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 206 inSlew: 2 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 104 inSlew: 3 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 9
      location: 0.25 buffer: BUF_X4
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 206 inSlew: 2 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 104 inSlew: 3 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 9
      location: 0.25 buffer: BUF_X4
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 81
    Sub-region size: 330.0000 X 350.9296
[INFO CTS-0034]     Segment length (rounded): 166.
    Key: 206 inSlew: 2 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 104 inSlew: 3 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 9
      location: 0.25 buffer: BUF_X4
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 206 inSlew: 2 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 104 inSlew: 3 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 9
      location: 0.25 buffer: BUF_X4
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 206 inSlew: 2 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 104 inSlew: 3 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 9
      location: 0.25 buffer: BUF_X4
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 206 inSlew: 2 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 104 inSlew: 3 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 9
      location: 0.25 buffer: BUF_X4
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 206 inSlew: 2 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 104 inSlew: 3 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 9
      location: 0.25 buffer: BUF_X4
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 94 inSlew: 2 inCap: 1 outSlew: 2 load: 1 length: 6 delay: 1
 Level 3
    Direction: Vertical
    Sinks per sub-region: 41
    Sub-region size: 330.0000 X 175.4648
[INFO CTS-0034]     Segment length (rounded): 88.
    Key: 104 inSlew: 3 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 9
      location: 0.25 buffer: BUF_X4
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 206 inSlew: 2 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 104 inSlew: 3 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 9
      location: 0.25 buffer: BUF_X4
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 206 inSlew: 2 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 104 inSlew: 3 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 9
      location: 0.25 buffer: BUF_X4
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
 Level 4
    Direction: Horizontal
    Sinks per sub-region: 21
    Sub-region size: 165.0000 X 175.4648
[INFO CTS-0034]     Segment length (rounded): 82.
    Key: 206 inSlew: 2 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 104 inSlew: 3 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 9
      location: 0.25 buffer: BUF_X4
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 206 inSlew: 2 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 104 inSlew: 3 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 9
      location: 0.25 buffer: BUF_X4
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 206 inSlew: 2 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 104 inSlew: 3 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 9
      location: 0.25 buffer: BUF_X4
    Key: 0 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 2 delay: 1
 Level 5
    Direction: Vertical
    Sinks per sub-region: 11
    Sub-region size: 165.0000 X 87.7324
[INFO CTS-0034]     Segment length (rounded): 44.
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 206 inSlew: 2 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 104 inSlew: 3 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 9
      location: 0.25 buffer: BUF_X4
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 38 inSlew: 2 inCap: 1 outSlew: 2 load: 1 length: 4 delay: 1
 Out of 14 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 322.
[INFO CTS-0018]     Created 273 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 18.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 19.
[INFO CTS-0015]     Created 273 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 2:1, 4:2, 6:1, 7:2, 8:8, 9:4, 10:11, 11:37, 12:12, 13:1, 15:1, 16:1, 19:2, 20:87..
[INFO CTS-0017]     Max level of the clock tree: 5.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 2475
[INFO CTS-0100]  Leaf buffers 138
[INFO CTS-0101]  Average sink wire length 9118.99 um
[INFO CTS-0102]  Path depth 18 - 19
[INFO RSZ-0058] Using max wire length 707um.
[INFO RSZ-0047] Found 33 long wires.
[INFO RSZ-0048] Inserted 87 buffers in 33 nets.
Placement Analysis
---------------------------------
total displacement       2557.8 u
average displacement        0.9 u
max displacement           65.5 u
original HPWL          135179.4 u
legalized HPWL         135439.4 u
delta HPWL                    0 %

Clock clk
Latency      CRPR       Skew
inst_1_1/clk ^
   1.35
inst_2_1/clk ^
   1.08      0.00       0.27

Startpoint: inst_1_1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: inst_2_1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ wire7/Z (BUF_X8)
   0.06    0.09 ^ wire6/Z (BUF_X16)
   0.06    0.14 ^ wire5/Z (BUF_X16)
   0.07    0.21 ^ wire4/Z (BUF_X32)
   0.06    0.27 ^ wire3/Z (BUF_X32)
   0.06    0.34 ^ wire2/Z (BUF_X32)
   0.06    0.40 ^ wire1/Z (BUF_X32)
   0.06    0.47 ^ clkbuf_0_clk/Z (BUF_X4)
   0.03    0.50 ^ clkbuf_1_0_0_clk/Z (BUF_X4)
   0.03    0.52 ^ clkbuf_1_0_1_clk/Z (BUF_X4)
   0.03    0.56 ^ clkbuf_1_0_2_clk/Z (BUF_X4)
   0.03    0.59 ^ clkbuf_1_0_3_clk/Z (BUF_X4)
   0.04    0.63 ^ clkbuf_1_0_4_clk/Z (BUF_X4)
   0.04    0.67 ^ clkbuf_2_0_0_clk/Z (BUF_X4)
   0.03    0.70 ^ clkbuf_2_0_1_clk/Z (BUF_X4)
   0.03    0.73 ^ clkbuf_2_0_2_clk/Z (BUF_X4)
   0.03    0.75 ^ clkbuf_2_0_3_clk/Z (BUF_X4)
   0.04    0.79 ^ clkbuf_2_0_4_clk/Z (BUF_X4)
   0.05    0.84 ^ clkbuf_3_0_0_clk/Z (BUF_X4)
   0.04    0.88 ^ clkbuf_3_0_1_clk/Z (BUF_X4)
   0.04    0.92 ^ clkbuf_3_0_2_clk/Z (BUF_X4)
   0.04    0.96 ^ clkbuf_4_0_0_clk/Z (BUF_X4)
   0.03    0.99 ^ clkbuf_4_0_1_clk/Z (BUF_X4)
   0.03    1.02 ^ clkbuf_4_0_2_clk/Z (BUF_X4)
   0.02    1.05 ^ clkbuf_5_0_0_clk/Z (BUF_X4)
   0.03    1.07 ^ wire11/Z (BUF_X8)
   0.05    1.13 ^ max_length10/Z (BUF_X8)
   0.05    1.18 ^ wire9/Z (BUF_X8)
   0.14    1.32 ^ max_length8/Z (BUF_X8)
   0.03    1.35 ^ inst_1_1/clk (array_tile)
   0.21    1.56 ^ inst_1_1/e_out (array_tile)
   0.00    1.56 ^ inst_2_1/w_in (array_tile)
           1.56   data arrival time

   5.00    5.00   clock clk (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.03    5.03 ^ wire7/Z (BUF_X8)
   0.06    5.09 ^ wire6/Z (BUF_X16)
   0.06    5.14 ^ wire5/Z (BUF_X16)
   0.07    5.21 ^ wire4/Z (BUF_X32)
   0.06    5.27 ^ wire3/Z (BUF_X32)
   0.06    5.34 ^ wire2/Z (BUF_X32)
   0.06    5.40 ^ wire1/Z (BUF_X32)
   0.06    5.47 ^ clkbuf_0_clk/Z (BUF_X4)
   0.03    5.50 ^ clkbuf_1_0_0_clk/Z (BUF_X4)
   0.03    5.52 ^ clkbuf_1_0_1_clk/Z (BUF_X4)
   0.03    5.56 ^ clkbuf_1_0_2_clk/Z (BUF_X4)
   0.03    5.59 ^ clkbuf_1_0_3_clk/Z (BUF_X4)
   0.04    5.63 ^ clkbuf_1_0_4_clk/Z (BUF_X4)
   0.04    5.67 ^ clkbuf_2_0_0_clk/Z (BUF_X4)
   0.03    5.70 ^ clkbuf_2_0_1_clk/Z (BUF_X4)
   0.03    5.73 ^ clkbuf_2_0_2_clk/Z (BUF_X4)
   0.03    5.75 ^ clkbuf_2_0_3_clk/Z (BUF_X4)
   0.04    5.79 ^ clkbuf_2_0_4_clk/Z (BUF_X4)
   0.05    5.84 ^ clkbuf_3_0_0_clk/Z (BUF_X4)
   0.04    5.88 ^ clkbuf_3_0_1_clk/Z (BUF_X4)
   0.04    5.92 ^ clkbuf_3_0_2_clk/Z (BUF_X4)
   0.04    5.96 ^ clkbuf_4_0_0_clk/Z (BUF_X4)
   0.03    5.99 ^ clkbuf_4_0_1_clk/Z (BUF_X4)
   0.03    6.02 ^ clkbuf_4_0_2_clk/Z (BUF_X4)
   0.04    6.06 ^ clkbuf_5_1_0_clk/Z (BUF_X4)
   0.02    6.08 ^ inst_2_1/clk (array_tile)
   0.00    6.08   clock reconvergence pessimism
  -0.05    6.03   library setup time
           6.03   data required time
---------------------------------------------------------
           6.03   data required time
          -1.56   data arrival time
---------------------------------------------------------
           4.47   slack (MET)


Startpoint: inst_2_1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: inst_3_1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ wire7/Z (BUF_X8)
   0.06    0.09 ^ wire6/Z (BUF_X16)
   0.06    0.14 ^ wire5/Z (BUF_X16)
   0.07    0.21 ^ wire4/Z (BUF_X32)
   0.06    0.27 ^ wire3/Z (BUF_X32)
   0.06    0.34 ^ wire2/Z (BUF_X32)
   0.06    0.40 ^ wire1/Z (BUF_X32)
   0.06    0.47 ^ clkbuf_0_clk/Z (BUF_X4)
   0.03    0.50 ^ clkbuf_1_0_0_clk/Z (BUF_X4)
   0.03    0.52 ^ clkbuf_1_0_1_clk/Z (BUF_X4)
   0.03    0.56 ^ clkbuf_1_0_2_clk/Z (BUF_X4)
   0.03    0.59 ^ clkbuf_1_0_3_clk/Z (BUF_X4)
   0.04    0.63 ^ clkbuf_1_0_4_clk/Z (BUF_X4)
   0.04    0.67 ^ clkbuf_2_0_0_clk/Z (BUF_X4)
   0.03    0.70 ^ clkbuf_2_0_1_clk/Z (BUF_X4)
   0.03    0.73 ^ clkbuf_2_0_2_clk/Z (BUF_X4)
   0.03    0.75 ^ clkbuf_2_0_3_clk/Z (BUF_X4)
   0.04    0.79 ^ clkbuf_2_0_4_clk/Z (BUF_X4)
   0.05    0.84 ^ clkbuf_3_0_0_clk/Z (BUF_X4)
   0.04    0.88 ^ clkbuf_3_0_1_clk/Z (BUF_X4)
   0.04    0.92 ^ clkbuf_3_0_2_clk/Z (BUF_X4)
   0.04    0.96 ^ clkbuf_4_0_0_clk/Z (BUF_X4)
   0.03    0.99 ^ clkbuf_4_0_1_clk/Z (BUF_X4)
   0.03    1.02 ^ clkbuf_4_0_2_clk/Z (BUF_X4)
   0.04    1.06 ^ clkbuf_5_1_0_clk/Z (BUF_X4)
   0.02    1.08 ^ inst_2_1/clk (array_tile)
   0.21    1.30 ^ inst_2_1/e_out (array_tile)
   0.00    1.30 ^ inst_3_1/w_in (array_tile)
           1.30   data arrival time

   5.00    5.00   clock clk (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.03    5.03 ^ wire7/Z (BUF_X8)
   0.06    5.09 ^ wire6/Z (BUF_X16)
   0.06    5.14 ^ wire5/Z (BUF_X16)
   0.07    5.21 ^ wire4/Z (BUF_X32)
   0.06    5.27 ^ wire3/Z (BUF_X32)
   0.06    5.34 ^ wire2/Z (BUF_X32)
   0.06    5.40 ^ wire1/Z (BUF_X32)
   0.06    5.47 ^ clkbuf_0_clk/Z (BUF_X4)
   0.03    5.50 ^ clkbuf_1_0_0_clk/Z (BUF_X4)
   0.03    5.52 ^ clkbuf_1_0_1_clk/Z (BUF_X4)
   0.03    5.56 ^ clkbuf_1_0_2_clk/Z (BUF_X4)
   0.03    5.59 ^ clkbuf_1_0_3_clk/Z (BUF_X4)
   0.04    5.63 ^ clkbuf_1_0_4_clk/Z (BUF_X4)
   0.04    5.67 ^ clkbuf_2_0_0_clk/Z (BUF_X4)
   0.03    5.70 ^ clkbuf_2_0_1_clk/Z (BUF_X4)
   0.03    5.73 ^ clkbuf_2_0_2_clk/Z (BUF_X4)
   0.03    5.75 ^ clkbuf_2_0_3_clk/Z (BUF_X4)
   0.04    5.79 ^ clkbuf_2_0_4_clk/Z (BUF_X4)
   0.05    5.84 ^ clkbuf_3_0_0_clk/Z (BUF_X4)
   0.04    5.88 ^ clkbuf_3_0_1_clk/Z (BUF_X4)
   0.04    5.92 ^ clkbuf_3_0_2_clk/Z (BUF_X4)
   0.04    5.96 ^ clkbuf_4_0_0_clk/Z (BUF_X4)
   0.03    5.99 ^ clkbuf_4_0_1_clk/Z (BUF_X4)
   0.03    6.02 ^ clkbuf_4_0_2_clk/Z (BUF_X4)
   0.02    6.05 ^ clkbuf_5_0_0_clk/Z (BUF_X4)
   0.03    6.07 ^ wire11/Z (BUF_X8)
   0.05    6.13 ^ max_length10/Z (BUF_X8)
   0.01    6.13 ^ inst_3_1/clk (array_tile)
   0.00    6.13   clock reconvergence pessimism
  -0.05    6.08   library setup time
           6.08   data required time
---------------------------------------------------------
           6.08   data required time
          -1.30   data arrival time
---------------------------------------------------------
           4.79   slack (MET)


