From 8b8a75c29c3276d5433192502c029c31bb08b93a Mon Sep 17 00:00:00 2001
From: Robby Cai <R63905@freescale.com>
Date: Mon, 2 Sep 2013 21:22:51 +0800
Subject: [PATCH 0194/1072] ENGR00277750-2 ARM: clk-imx6sl: lcdif: set lcdif
 axi clock to 200MHz

git://git.freescale.com/imx/linux-2.6-imx.git imx_3.10.17_1.0.0_beta
commit 3eff47de97a20e0771ed77b3f948b649aa1d11b8

set lcdif axi clock's parent to 'pll2_pfd2' and lcdif axi clock
frequency to 200MHz.

Signed-off-by: Robby Cai <R63905@freescale.com>
Acked-by: Shawn Guo <shawn.guo@freescale.com>
Signed-off-by: Hongbo Zhong <hongbo.zhong@windriver.com>
---
 arch/arm/mach-imx/clk-imx6sl.c |    2 ++
 1 files changed, 2 insertions(+), 0 deletions(-)

diff --git a/arch/arm/mach-imx/clk-imx6sl.c b/arch/arm/mach-imx/clk-imx6sl.c
index 214fa2e..2589043 100644
--- a/arch/arm/mach-imx/clk-imx6sl.c
+++ b/arch/arm/mach-imx/clk-imx6sl.c
@@ -287,6 +287,8 @@ static void __init imx6sl_clocks_init(struct device_node *ccm_node)
 	clk_set_rate(clks[IMX6SL_CLK_EPDC_AXI], 200000000);
 	clk_set_parent(clks[IMX6SL_CLK_PXP_AXI_SEL], clks[IMX6SL_CLK_PLL2_PFD2]);
 	clk_set_rate(clks[IMX6SL_CLK_PXP_AXI], 200000000);
+	clk_set_parent(clks[IMX6SL_CLK_LCDIF_AXI_SEL], clks[IMX6SL_CLK_PLL2_PFD2]);
+	clk_set_rate(clks[IMX6SL_CLK_LCDIF_AXI], 200000000);
 
 	/* set perclk to source from OSC 24MHz */
 	clk_set_parent(clks[IMX6SL_CLK_PERCLK_SEL], clks[IMX6SL_CLK_OSC]);
-- 
1.7.5.4

