

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_23_2_loop_3'
================================================================
* Date:           Mon Aug 12 18:54:00 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        gemver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.646 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   720927|   720927|  3.605 ms|  3.605 ms|  720927|  720927|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_23_2_loop_3  |   720925|   720925|        41|         11|          1|  65536|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    189|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    243|    -|
|Register         |        -|    -|     627|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     627|    528|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln23_1_fu_209_p2     |         +|   0|  0|  14|           9|           1|
    |add_ln23_fu_177_p2       |         +|   0|  0|  24|          17|           1|
    |add_ln27_fu_258_p2       |         +|   0|  0|  14|           9|           1|
    |add_ln28_fu_242_p2       |         +|   0|  0|  23|          16|          16|
    |add_ln29_fu_248_p2       |         +|   0|  0|  24|          17|           9|
    |icmp_ln23_fu_171_p2      |      icmp|   0|  0|  25|          17|          18|
    |icmp_ln27_1_fu_263_p2    |      icmp|   0|  0|  13|           9|          10|
    |icmp_ln27_fu_189_p2      |      icmp|   0|  0|  13|           9|          10|
    |or_ln23_fu_195_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln23_1_fu_201_p3  |    select|   0|  0|   9|           1|           1|
    |select_ln23_2_fu_225_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln23_fu_218_p3    |    select|   0|  0|  17|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 189|         108|          80|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  65|         12|    1|         12|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg       |   9|          2|    1|          2|
    |ap_phi_mux_first_iter_5_phi_fu_125_p4  |   9|          2|    1|          2|
    |grp_fu_133_p0                          |  14|          3|   32|         96|
    |grp_fu_133_p1                          |  14|          3|   32|         96|
    |grp_fu_137_p0                          |  14|          3|   32|         96|
    |grp_fu_137_p1                          |  14|          3|   32|         96|
    |i_fu_56                                |   9|          2|    9|         18|
    |indvar_flatten45_fu_60                 |   9|          2|   17|         34|
    |j_fu_48                                |   9|          2|    9|         18|
    |jj_fu_52                               |   9|          2|   17|         34|
    |tmp_fu_64                              |   9|          2|   32|         64|
    |x_address0                             |  14|          3|    8|         24|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 243|         51|  228|        602|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |A_load_reg_408                    |  32|   0|   32|          0|
    |add_ln23_1_reg_368                |   9|   0|    9|          0|
    |add_ln23_reg_342                  |  17|   0|   17|          0|
    |add_ln28_reg_379                  |  16|   0|   16|          0|
    |add_ln29_reg_389                  |  17|   0|   17|          0|
    |ap_CS_fsm                         |  11|   0|   11|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |first_iter_5_reg_120              |   1|   0|    1|          0|
    |i_fu_56                           |   9|   0|    9|          0|
    |i_load_reg_347                    |   9|   0|    9|          0|
    |icmp_ln23_reg_338                 |   1|   0|    1|          0|
    |icmp_ln27_1_reg_404               |   1|   0|    1|          0|
    |icmp_ln27_reg_352                 |   1|   0|    1|          0|
    |indvar_flatten45_fu_60            |  17|   0|   17|          0|
    |j_fu_48                           |   9|   0|    9|          0|
    |jj_fu_52                          |  17|   0|   17|          0|
    |mul35_i_reg_413                   |  32|   0|   32|          0|
    |mul38_i_reg_433                   |  32|   0|   32|          0|
    |or_ln23_reg_358                   |   1|   0|    1|          0|
    |or_ln23_reg_358_pp0_iter1_reg     |   1|   0|    1|          0|
    |reg_142                           |  32|   0|   32|          0|
    |select_ln23_1_reg_362             |   9|   0|    9|          0|
    |select_ln23_2_reg_373             |   9|   0|    9|          0|
    |tmp_6_reg_428                     |  32|   0|   32|          0|
    |tmp_fu_64                         |  32|   0|   32|          0|
    |x_addr_reg_423                    |   8|   0|    8|          0|
    |y_load_reg_399                    |  32|   0|   32|          0|
    |z_load_reg_448                    |  32|   0|   32|          0|
    |zext_ln23_reg_418                 |   9|   0|   64|         55|
    |icmp_ln23_reg_338                 |  64|  32|    1|          0|
    |icmp_ln27_1_reg_404               |  64|  32|    1|          0|
    |x_addr_reg_423                    |  64|  32|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 627|  96|  500|         55|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_23_2_loop_3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_23_2_loop_3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_23_2_loop_3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_23_2_loop_3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_23_2_loop_3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_23_2_loop_3|  return value|
|grp_fu_188_p_din0    |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_23_2_loop_3|  return value|
|grp_fu_188_p_din1    |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_23_2_loop_3|  return value|
|grp_fu_188_p_opcode  |  out|    2|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_23_2_loop_3|  return value|
|grp_fu_188_p_dout0   |   in|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_23_2_loop_3|  return value|
|grp_fu_188_p_ce      |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_23_2_loop_3|  return value|
|grp_fu_192_p_din0    |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_23_2_loop_3|  return value|
|grp_fu_192_p_din1    |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_23_2_loop_3|  return value|
|grp_fu_192_p_dout0   |   in|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_23_2_loop_3|  return value|
|grp_fu_192_p_ce      |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_23_2_loop_3|  return value|
|A_address0           |  out|   16|   ap_memory|                                     A|         array|
|A_ce0                |  out|    1|   ap_memory|                                     A|         array|
|A_q0                 |   in|   32|   ap_memory|                                     A|         array|
|y_address0           |  out|    8|   ap_memory|                                     y|         array|
|y_ce0                |  out|    1|   ap_memory|                                     y|         array|
|y_q0                 |   in|   32|   ap_memory|                                     y|         array|
|z_address0           |  out|    8|   ap_memory|                                     z|         array|
|z_ce0                |  out|    1|   ap_memory|                                     z|         array|
|z_q0                 |   in|   32|   ap_memory|                                     z|         array|
|x_address0           |  out|    8|   ap_memory|                                     x|         array|
|x_ce0                |  out|    1|   ap_memory|                                     x|         array|
|x_we0                |  out|    1|   ap_memory|                                     x|         array|
|x_d0                 |  out|   32|   ap_memory|                                     x|         array|
|x_q0                 |   in|   32|   ap_memory|                                     x|         array|
+---------------------+-----+-----+------------+--------------------------------------+--------------+

