
RT7_Chamber.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ac88  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000850  0800ae10  0800ae10  0001ae10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b660  0800b660  000200e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800b660  0800b660  0001b660  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b668  0800b668  000200e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b668  0800b668  0001b668  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b66c  0800b66c  0001b66c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000e0  20000000  0800b670  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200e0  2**0
                  CONTENTS
 10 .bss          00000b28  200000e0  200000e0  000200e0  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20000c08  20000c08  000200e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200e0  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020110  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001f6cf  00000000  00000000  00020153  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000055b8  00000000  00000000  0003f822  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001af0  00000000  00000000  00044de0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000014a3  00000000  00000000  000468d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00007dd7  00000000  00000000  00047d73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000251a3  00000000  00000000  0004fb4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d703e  00000000  00000000  00074ced  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000076b4  00000000  00000000  0014bd2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000069  00000000  00000000  001533e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000e0 	.word	0x200000e0
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800adf8 	.word	0x0800adf8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000e4 	.word	0x200000e4
 80001c4:	0800adf8 	.word	0x0800adf8

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpun>:
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__aeabi_dcmpun+0x10>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d10a      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x20>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d102      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	f04f 0001 	mov.w	r0, #1
 8000a9e:	4770      	bx	lr

08000aa0 <__aeabi_d2iz>:
 8000aa0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa8:	d215      	bcs.n	8000ad6 <__aeabi_d2iz+0x36>
 8000aaa:	d511      	bpl.n	8000ad0 <__aeabi_d2iz+0x30>
 8000aac:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab4:	d912      	bls.n	8000adc <__aeabi_d2iz+0x3c>
 8000ab6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000abe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ac2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ac6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aca:	bf18      	it	ne
 8000acc:	4240      	negne	r0, r0
 8000ace:	4770      	bx	lr
 8000ad0:	f04f 0000 	mov.w	r0, #0
 8000ad4:	4770      	bx	lr
 8000ad6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ada:	d105      	bne.n	8000ae8 <__aeabi_d2iz+0x48>
 8000adc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ae0:	bf08      	it	eq
 8000ae2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ae6:	4770      	bx	lr
 8000ae8:	f04f 0000 	mov.w	r0, #0
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop

08000af0 <__aeabi_d2uiz>:
 8000af0:	004a      	lsls	r2, r1, #1
 8000af2:	d211      	bcs.n	8000b18 <__aeabi_d2uiz+0x28>
 8000af4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000af8:	d211      	bcs.n	8000b1e <__aeabi_d2uiz+0x2e>
 8000afa:	d50d      	bpl.n	8000b18 <__aeabi_d2uiz+0x28>
 8000afc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b00:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b04:	d40e      	bmi.n	8000b24 <__aeabi_d2uiz+0x34>
 8000b06:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b0a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b0e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b12:	fa23 f002 	lsr.w	r0, r3, r2
 8000b16:	4770      	bx	lr
 8000b18:	f04f 0000 	mov.w	r0, #0
 8000b1c:	4770      	bx	lr
 8000b1e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b22:	d102      	bne.n	8000b2a <__aeabi_d2uiz+0x3a>
 8000b24:	f04f 30ff 	mov.w	r0, #4294967295
 8000b28:	4770      	bx	lr
 8000b2a:	f04f 0000 	mov.w	r0, #0
 8000b2e:	4770      	bx	lr

08000b30 <__aeabi_uldivmod>:
 8000b30:	b953      	cbnz	r3, 8000b48 <__aeabi_uldivmod+0x18>
 8000b32:	b94a      	cbnz	r2, 8000b48 <__aeabi_uldivmod+0x18>
 8000b34:	2900      	cmp	r1, #0
 8000b36:	bf08      	it	eq
 8000b38:	2800      	cmpeq	r0, #0
 8000b3a:	bf1c      	itt	ne
 8000b3c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b40:	f04f 30ff 	movne.w	r0, #4294967295
 8000b44:	f000 b970 	b.w	8000e28 <__aeabi_idiv0>
 8000b48:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b4c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b50:	f000 f806 	bl	8000b60 <__udivmoddi4>
 8000b54:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b58:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b5c:	b004      	add	sp, #16
 8000b5e:	4770      	bx	lr

08000b60 <__udivmoddi4>:
 8000b60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b64:	9e08      	ldr	r6, [sp, #32]
 8000b66:	460d      	mov	r5, r1
 8000b68:	4604      	mov	r4, r0
 8000b6a:	460f      	mov	r7, r1
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d14a      	bne.n	8000c06 <__udivmoddi4+0xa6>
 8000b70:	428a      	cmp	r2, r1
 8000b72:	4694      	mov	ip, r2
 8000b74:	d965      	bls.n	8000c42 <__udivmoddi4+0xe2>
 8000b76:	fab2 f382 	clz	r3, r2
 8000b7a:	b143      	cbz	r3, 8000b8e <__udivmoddi4+0x2e>
 8000b7c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000b80:	f1c3 0220 	rsb	r2, r3, #32
 8000b84:	409f      	lsls	r7, r3
 8000b86:	fa20 f202 	lsr.w	r2, r0, r2
 8000b8a:	4317      	orrs	r7, r2
 8000b8c:	409c      	lsls	r4, r3
 8000b8e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000b92:	fa1f f58c 	uxth.w	r5, ip
 8000b96:	fbb7 f1fe 	udiv	r1, r7, lr
 8000b9a:	0c22      	lsrs	r2, r4, #16
 8000b9c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000ba0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000ba4:	fb01 f005 	mul.w	r0, r1, r5
 8000ba8:	4290      	cmp	r0, r2
 8000baa:	d90a      	bls.n	8000bc2 <__udivmoddi4+0x62>
 8000bac:	eb1c 0202 	adds.w	r2, ip, r2
 8000bb0:	f101 37ff 	add.w	r7, r1, #4294967295
 8000bb4:	f080 811c 	bcs.w	8000df0 <__udivmoddi4+0x290>
 8000bb8:	4290      	cmp	r0, r2
 8000bba:	f240 8119 	bls.w	8000df0 <__udivmoddi4+0x290>
 8000bbe:	3902      	subs	r1, #2
 8000bc0:	4462      	add	r2, ip
 8000bc2:	1a12      	subs	r2, r2, r0
 8000bc4:	b2a4      	uxth	r4, r4
 8000bc6:	fbb2 f0fe 	udiv	r0, r2, lr
 8000bca:	fb0e 2210 	mls	r2, lr, r0, r2
 8000bce:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000bd2:	fb00 f505 	mul.w	r5, r0, r5
 8000bd6:	42a5      	cmp	r5, r4
 8000bd8:	d90a      	bls.n	8000bf0 <__udivmoddi4+0x90>
 8000bda:	eb1c 0404 	adds.w	r4, ip, r4
 8000bde:	f100 32ff 	add.w	r2, r0, #4294967295
 8000be2:	f080 8107 	bcs.w	8000df4 <__udivmoddi4+0x294>
 8000be6:	42a5      	cmp	r5, r4
 8000be8:	f240 8104 	bls.w	8000df4 <__udivmoddi4+0x294>
 8000bec:	4464      	add	r4, ip
 8000bee:	3802      	subs	r0, #2
 8000bf0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000bf4:	1b64      	subs	r4, r4, r5
 8000bf6:	2100      	movs	r1, #0
 8000bf8:	b11e      	cbz	r6, 8000c02 <__udivmoddi4+0xa2>
 8000bfa:	40dc      	lsrs	r4, r3
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	e9c6 4300 	strd	r4, r3, [r6]
 8000c02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c06:	428b      	cmp	r3, r1
 8000c08:	d908      	bls.n	8000c1c <__udivmoddi4+0xbc>
 8000c0a:	2e00      	cmp	r6, #0
 8000c0c:	f000 80ed 	beq.w	8000dea <__udivmoddi4+0x28a>
 8000c10:	2100      	movs	r1, #0
 8000c12:	e9c6 0500 	strd	r0, r5, [r6]
 8000c16:	4608      	mov	r0, r1
 8000c18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c1c:	fab3 f183 	clz	r1, r3
 8000c20:	2900      	cmp	r1, #0
 8000c22:	d149      	bne.n	8000cb8 <__udivmoddi4+0x158>
 8000c24:	42ab      	cmp	r3, r5
 8000c26:	d302      	bcc.n	8000c2e <__udivmoddi4+0xce>
 8000c28:	4282      	cmp	r2, r0
 8000c2a:	f200 80f8 	bhi.w	8000e1e <__udivmoddi4+0x2be>
 8000c2e:	1a84      	subs	r4, r0, r2
 8000c30:	eb65 0203 	sbc.w	r2, r5, r3
 8000c34:	2001      	movs	r0, #1
 8000c36:	4617      	mov	r7, r2
 8000c38:	2e00      	cmp	r6, #0
 8000c3a:	d0e2      	beq.n	8000c02 <__udivmoddi4+0xa2>
 8000c3c:	e9c6 4700 	strd	r4, r7, [r6]
 8000c40:	e7df      	b.n	8000c02 <__udivmoddi4+0xa2>
 8000c42:	b902      	cbnz	r2, 8000c46 <__udivmoddi4+0xe6>
 8000c44:	deff      	udf	#255	; 0xff
 8000c46:	fab2 f382 	clz	r3, r2
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	f040 8090 	bne.w	8000d70 <__udivmoddi4+0x210>
 8000c50:	1a8a      	subs	r2, r1, r2
 8000c52:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c56:	fa1f fe8c 	uxth.w	lr, ip
 8000c5a:	2101      	movs	r1, #1
 8000c5c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000c60:	fb07 2015 	mls	r0, r7, r5, r2
 8000c64:	0c22      	lsrs	r2, r4, #16
 8000c66:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000c6a:	fb0e f005 	mul.w	r0, lr, r5
 8000c6e:	4290      	cmp	r0, r2
 8000c70:	d908      	bls.n	8000c84 <__udivmoddi4+0x124>
 8000c72:	eb1c 0202 	adds.w	r2, ip, r2
 8000c76:	f105 38ff 	add.w	r8, r5, #4294967295
 8000c7a:	d202      	bcs.n	8000c82 <__udivmoddi4+0x122>
 8000c7c:	4290      	cmp	r0, r2
 8000c7e:	f200 80cb 	bhi.w	8000e18 <__udivmoddi4+0x2b8>
 8000c82:	4645      	mov	r5, r8
 8000c84:	1a12      	subs	r2, r2, r0
 8000c86:	b2a4      	uxth	r4, r4
 8000c88:	fbb2 f0f7 	udiv	r0, r2, r7
 8000c8c:	fb07 2210 	mls	r2, r7, r0, r2
 8000c90:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c94:	fb0e fe00 	mul.w	lr, lr, r0
 8000c98:	45a6      	cmp	lr, r4
 8000c9a:	d908      	bls.n	8000cae <__udivmoddi4+0x14e>
 8000c9c:	eb1c 0404 	adds.w	r4, ip, r4
 8000ca0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca4:	d202      	bcs.n	8000cac <__udivmoddi4+0x14c>
 8000ca6:	45a6      	cmp	lr, r4
 8000ca8:	f200 80bb 	bhi.w	8000e22 <__udivmoddi4+0x2c2>
 8000cac:	4610      	mov	r0, r2
 8000cae:	eba4 040e 	sub.w	r4, r4, lr
 8000cb2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000cb6:	e79f      	b.n	8000bf8 <__udivmoddi4+0x98>
 8000cb8:	f1c1 0720 	rsb	r7, r1, #32
 8000cbc:	408b      	lsls	r3, r1
 8000cbe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000cc2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000cc6:	fa05 f401 	lsl.w	r4, r5, r1
 8000cca:	fa20 f307 	lsr.w	r3, r0, r7
 8000cce:	40fd      	lsrs	r5, r7
 8000cd0:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000cd4:	4323      	orrs	r3, r4
 8000cd6:	fbb5 f8f9 	udiv	r8, r5, r9
 8000cda:	fa1f fe8c 	uxth.w	lr, ip
 8000cde:	fb09 5518 	mls	r5, r9, r8, r5
 8000ce2:	0c1c      	lsrs	r4, r3, #16
 8000ce4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ce8:	fb08 f50e 	mul.w	r5, r8, lr
 8000cec:	42a5      	cmp	r5, r4
 8000cee:	fa02 f201 	lsl.w	r2, r2, r1
 8000cf2:	fa00 f001 	lsl.w	r0, r0, r1
 8000cf6:	d90b      	bls.n	8000d10 <__udivmoddi4+0x1b0>
 8000cf8:	eb1c 0404 	adds.w	r4, ip, r4
 8000cfc:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d00:	f080 8088 	bcs.w	8000e14 <__udivmoddi4+0x2b4>
 8000d04:	42a5      	cmp	r5, r4
 8000d06:	f240 8085 	bls.w	8000e14 <__udivmoddi4+0x2b4>
 8000d0a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d0e:	4464      	add	r4, ip
 8000d10:	1b64      	subs	r4, r4, r5
 8000d12:	b29d      	uxth	r5, r3
 8000d14:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d18:	fb09 4413 	mls	r4, r9, r3, r4
 8000d1c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d20:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d24:	45a6      	cmp	lr, r4
 8000d26:	d908      	bls.n	8000d3a <__udivmoddi4+0x1da>
 8000d28:	eb1c 0404 	adds.w	r4, ip, r4
 8000d2c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000d30:	d26c      	bcs.n	8000e0c <__udivmoddi4+0x2ac>
 8000d32:	45a6      	cmp	lr, r4
 8000d34:	d96a      	bls.n	8000e0c <__udivmoddi4+0x2ac>
 8000d36:	3b02      	subs	r3, #2
 8000d38:	4464      	add	r4, ip
 8000d3a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d3e:	fba3 9502 	umull	r9, r5, r3, r2
 8000d42:	eba4 040e 	sub.w	r4, r4, lr
 8000d46:	42ac      	cmp	r4, r5
 8000d48:	46c8      	mov	r8, r9
 8000d4a:	46ae      	mov	lr, r5
 8000d4c:	d356      	bcc.n	8000dfc <__udivmoddi4+0x29c>
 8000d4e:	d053      	beq.n	8000df8 <__udivmoddi4+0x298>
 8000d50:	b156      	cbz	r6, 8000d68 <__udivmoddi4+0x208>
 8000d52:	ebb0 0208 	subs.w	r2, r0, r8
 8000d56:	eb64 040e 	sbc.w	r4, r4, lr
 8000d5a:	fa04 f707 	lsl.w	r7, r4, r7
 8000d5e:	40ca      	lsrs	r2, r1
 8000d60:	40cc      	lsrs	r4, r1
 8000d62:	4317      	orrs	r7, r2
 8000d64:	e9c6 7400 	strd	r7, r4, [r6]
 8000d68:	4618      	mov	r0, r3
 8000d6a:	2100      	movs	r1, #0
 8000d6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d70:	f1c3 0120 	rsb	r1, r3, #32
 8000d74:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d78:	fa20 f201 	lsr.w	r2, r0, r1
 8000d7c:	fa25 f101 	lsr.w	r1, r5, r1
 8000d80:	409d      	lsls	r5, r3
 8000d82:	432a      	orrs	r2, r5
 8000d84:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d88:	fa1f fe8c 	uxth.w	lr, ip
 8000d8c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d90:	fb07 1510 	mls	r5, r7, r0, r1
 8000d94:	0c11      	lsrs	r1, r2, #16
 8000d96:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000d9a:	fb00 f50e 	mul.w	r5, r0, lr
 8000d9e:	428d      	cmp	r5, r1
 8000da0:	fa04 f403 	lsl.w	r4, r4, r3
 8000da4:	d908      	bls.n	8000db8 <__udivmoddi4+0x258>
 8000da6:	eb1c 0101 	adds.w	r1, ip, r1
 8000daa:	f100 38ff 	add.w	r8, r0, #4294967295
 8000dae:	d22f      	bcs.n	8000e10 <__udivmoddi4+0x2b0>
 8000db0:	428d      	cmp	r5, r1
 8000db2:	d92d      	bls.n	8000e10 <__udivmoddi4+0x2b0>
 8000db4:	3802      	subs	r0, #2
 8000db6:	4461      	add	r1, ip
 8000db8:	1b49      	subs	r1, r1, r5
 8000dba:	b292      	uxth	r2, r2
 8000dbc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000dc0:	fb07 1115 	mls	r1, r7, r5, r1
 8000dc4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000dc8:	fb05 f10e 	mul.w	r1, r5, lr
 8000dcc:	4291      	cmp	r1, r2
 8000dce:	d908      	bls.n	8000de2 <__udivmoddi4+0x282>
 8000dd0:	eb1c 0202 	adds.w	r2, ip, r2
 8000dd4:	f105 38ff 	add.w	r8, r5, #4294967295
 8000dd8:	d216      	bcs.n	8000e08 <__udivmoddi4+0x2a8>
 8000dda:	4291      	cmp	r1, r2
 8000ddc:	d914      	bls.n	8000e08 <__udivmoddi4+0x2a8>
 8000dde:	3d02      	subs	r5, #2
 8000de0:	4462      	add	r2, ip
 8000de2:	1a52      	subs	r2, r2, r1
 8000de4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000de8:	e738      	b.n	8000c5c <__udivmoddi4+0xfc>
 8000dea:	4631      	mov	r1, r6
 8000dec:	4630      	mov	r0, r6
 8000dee:	e708      	b.n	8000c02 <__udivmoddi4+0xa2>
 8000df0:	4639      	mov	r1, r7
 8000df2:	e6e6      	b.n	8000bc2 <__udivmoddi4+0x62>
 8000df4:	4610      	mov	r0, r2
 8000df6:	e6fb      	b.n	8000bf0 <__udivmoddi4+0x90>
 8000df8:	4548      	cmp	r0, r9
 8000dfa:	d2a9      	bcs.n	8000d50 <__udivmoddi4+0x1f0>
 8000dfc:	ebb9 0802 	subs.w	r8, r9, r2
 8000e00:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e04:	3b01      	subs	r3, #1
 8000e06:	e7a3      	b.n	8000d50 <__udivmoddi4+0x1f0>
 8000e08:	4645      	mov	r5, r8
 8000e0a:	e7ea      	b.n	8000de2 <__udivmoddi4+0x282>
 8000e0c:	462b      	mov	r3, r5
 8000e0e:	e794      	b.n	8000d3a <__udivmoddi4+0x1da>
 8000e10:	4640      	mov	r0, r8
 8000e12:	e7d1      	b.n	8000db8 <__udivmoddi4+0x258>
 8000e14:	46d0      	mov	r8, sl
 8000e16:	e77b      	b.n	8000d10 <__udivmoddi4+0x1b0>
 8000e18:	3d02      	subs	r5, #2
 8000e1a:	4462      	add	r2, ip
 8000e1c:	e732      	b.n	8000c84 <__udivmoddi4+0x124>
 8000e1e:	4608      	mov	r0, r1
 8000e20:	e70a      	b.n	8000c38 <__udivmoddi4+0xd8>
 8000e22:	4464      	add	r4, ip
 8000e24:	3802      	subs	r0, #2
 8000e26:	e742      	b.n	8000cae <__udivmoddi4+0x14e>

08000e28 <__aeabi_idiv0>:
 8000e28:	4770      	bx	lr
 8000e2a:	bf00      	nop

08000e2c <adc_init>:


#include "adc.h"

void adc_init(adc_t* self)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b082      	sub	sp, #8
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
	self->vtable->init(self);
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	6878      	ldr	r0, [r7, #4]
 8000e3c:	4798      	blx	r3
}
 8000e3e:	bf00      	nop
 8000e40:	3708      	adds	r7, #8
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}

08000e46 <adc_update>:

void adc_update(adc_t* self, void* option)
{
 8000e46:	b580      	push	{r7, lr}
 8000e48:	b082      	sub	sp, #8
 8000e4a:	af00      	add	r7, sp, #0
 8000e4c:	6078      	str	r0, [r7, #4]
 8000e4e:	6039      	str	r1, [r7, #0]
	self->vtable->update(self, option);
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	685b      	ldr	r3, [r3, #4]
 8000e56:	6839      	ldr	r1, [r7, #0]
 8000e58:	6878      	ldr	r0, [r7, #4]
 8000e5a:	4798      	blx	r3
}
 8000e5c:	bf00      	nop
 8000e5e:	3708      	adds	r7, #8
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd80      	pop	{r7, pc}

08000e64 <adc_get_cnt>:

uint32_t adc_get_cnt(adc_t* self)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b082      	sub	sp, #8
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
	return self->vtable->get_cnt(self);
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	689b      	ldr	r3, [r3, #8]
 8000e72:	6878      	ldr	r0, [r7, #4]
 8000e74:	4798      	blx	r3
 8000e76:	4603      	mov	r3, r0
}
 8000e78:	4618      	mov	r0, r3
 8000e7a:	3708      	adds	r7, #8
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd80      	pop	{r7, pc}

08000e80 <adc_get_vout>:

double adc_get_vout(adc_t* self)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b082      	sub	sp, #8
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
	return self->vtable->get_vout(self);
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	68db      	ldr	r3, [r3, #12]
 8000e8e:	6878      	ldr	r0, [r7, #4]
 8000e90:	4798      	blx	r3
 8000e92:	eeb0 7a40 	vmov.f32	s14, s0
 8000e96:	eef0 7a60 	vmov.f32	s15, s1
}
 8000e9a:	eeb0 0a47 	vmov.f32	s0, s14
 8000e9e:	eef0 0a67 	vmov.f32	s1, s15
 8000ea2:	3708      	adds	r7, #8
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}

08000ea8 <init>:

	ADS1246_state_t state;
};

static void init(adc_t* self)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b082      	sub	sp, #8
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
	spi_deselect(self);
 8000eb0:	6878      	ldr	r0, [r7, #4]
 8000eb2:	f000 fa05 	bl	80012c0 <spi_deselect>
}
 8000eb6:	bf00      	nop
 8000eb8:	3708      	adds	r7, #8
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}
	...

08000ec0 <update>:

static void update(adc_t* self, void* option)
{
 8000ec0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000ec4:	b089      	sub	sp, #36	; 0x24
 8000ec6:	af02      	add	r7, sp, #8
 8000ec8:	6078      	str	r0, [r7, #4]
 8000eca:	6039      	str	r1, [r7, #0]
	switch(self->data->state)
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	685b      	ldr	r3, [r3, #4]
 8000ed0:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8000ed4:	2b04      	cmp	r3, #4
 8000ed6:	f200 8105 	bhi.w	80010e4 <update+0x224>
 8000eda:	a201      	add	r2, pc, #4	; (adr r2, 8000ee0 <update+0x20>)
 8000edc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ee0:	08000ef5 	.word	0x08000ef5
 8000ee4:	08000f59 	.word	0x08000f59
 8000ee8:	08000f7d 	.word	0x08000f7d
 8000eec:	08000fc1 	.word	0x08000fc1
 8000ef0:	08000ffd 	.word	0x08000ffd
	{
		case ADS1246_WAIT:
			spi_deselect(self);
 8000ef4:	6878      	ldr	r0, [r7, #4]
 8000ef6:	f000 f9e3 	bl	80012c0 <spi_deselect>
			self->data->waitCycles--;
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	685b      	ldr	r3, [r3, #4]
 8000efe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000f00:	3a01      	subs	r2, #1
 8000f02:	641a      	str	r2, [r3, #64]	; 0x40
			if(self->data->portSTART)
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	685b      	ldr	r3, [r3, #4]
 8000f08:	695b      	ldr	r3, [r3, #20]
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d009      	beq.n	8000f22 <update+0x62>
			{
				HAL_GPIO_WritePin(self->data->portSTART, self->data->pinSTART, 1);
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	685b      	ldr	r3, [r3, #4]
 8000f12:	6958      	ldr	r0, [r3, #20]
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	685b      	ldr	r3, [r3, #4]
 8000f18:	8b1b      	ldrh	r3, [r3, #24]
 8000f1a:	2201      	movs	r2, #1
 8000f1c:	4619      	mov	r1, r3
 8000f1e:	f005 fbc9 	bl	80066b4 <HAL_GPIO_WritePin>
			}

			if(self->data->portRESET)
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	685b      	ldr	r3, [r3, #4]
 8000f26:	69db      	ldr	r3, [r3, #28]
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d009      	beq.n	8000f40 <update+0x80>
			{
				HAL_GPIO_WritePin(self->data->portRESET, self->data->pinRESET, 1);
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	685b      	ldr	r3, [r3, #4]
 8000f30:	69d8      	ldr	r0, [r3, #28]
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	685b      	ldr	r3, [r3, #4]
 8000f36:	8c1b      	ldrh	r3, [r3, #32]
 8000f38:	2201      	movs	r2, #1
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	f005 fbba 	bl	80066b4 <HAL_GPIO_WritePin>
			}


			if(!self->data->waitCycles)
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	685b      	ldr	r3, [r3, #4]
 8000f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	f040 80c9 	bne.w	80010de <update+0x21e>
			{
				self->data->state = ADS1246_WAKEUP;
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	685b      	ldr	r3, [r3, #4]
 8000f50:	2201      	movs	r2, #1
 8000f52:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
			}
			break;
 8000f56:	e0c2      	b.n	80010de <update+0x21e>
		case ADS1246_WAKEUP:
			spi_select(self);
 8000f58:	6878      	ldr	r0, [r7, #4]
 8000f5a:	f000 f99f 	bl	800129c <spi_select>
			spi_hw_command(self, CMD_WAKEUP);
 8000f5e:	4b69      	ldr	r3, [pc, #420]	; (8001104 <update+0x244>)
 8000f60:	781b      	ldrb	r3, [r3, #0]
 8000f62:	4619      	mov	r1, r3
 8000f64:	6878      	ldr	r0, [r7, #4]
 8000f66:	f000 f9bd 	bl	80012e4 <spi_hw_command>
			spi_deselect(self);
 8000f6a:	6878      	ldr	r0, [r7, #4]
 8000f6c:	f000 f9a8 	bl	80012c0 <spi_deselect>
			self->data->state = ADS1246_SETUP_SYS0;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	685b      	ldr	r3, [r3, #4]
 8000f74:	2202      	movs	r2, #2
 8000f76:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
			break;
 8000f7a:	e0b3      	b.n	80010e4 <update+0x224>
		case ADS1246_SETUP_SYS0:
			spi_select(self);
 8000f7c:	6878      	ldr	r0, [r7, #4]
 8000f7e:	f000 f98d 	bl	800129c <spi_select>
			spi_hw_command(self, CMD_WREG | REG_SYS0);
 8000f82:	4b61      	ldr	r3, [pc, #388]	; (8001108 <update+0x248>)
 8000f84:	781a      	ldrb	r2, [r3, #0]
 8000f86:	4b61      	ldr	r3, [pc, #388]	; (800110c <update+0x24c>)
 8000f88:	781b      	ldrb	r3, [r3, #0]
 8000f8a:	4313      	orrs	r3, r2
 8000f8c:	b2db      	uxtb	r3, r3
 8000f8e:	4619      	mov	r1, r3
 8000f90:	6878      	ldr	r0, [r7, #4]
 8000f92:	f000 f9a7 	bl	80012e4 <spi_hw_command>
			spi_hw_command(self, 0); // 1 byte
 8000f96:	2100      	movs	r1, #0
 8000f98:	6878      	ldr	r0, [r7, #4]
 8000f9a:	f000 f9a3 	bl	80012e4 <spi_hw_command>
			spi_hw_command(self, self->data->SYS0_conf);
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	685b      	ldr	r3, [r3, #4]
 8000fa2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000fa6:	4619      	mov	r1, r3
 8000fa8:	6878      	ldr	r0, [r7, #4]
 8000faa:	f000 f99b 	bl	80012e4 <spi_hw_command>
			spi_deselect(self);
 8000fae:	6878      	ldr	r0, [r7, #4]
 8000fb0:	f000 f986 	bl	80012c0 <spi_deselect>
			self->data->state = ADS1246_CHECK_xDRDY;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	685b      	ldr	r3, [r3, #4]
 8000fb8:	2203      	movs	r2, #3
 8000fba:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
			break;
 8000fbe:	e091      	b.n	80010e4 <update+0x224>
		case ADS1246_CHECK_xDRDY:
			if(self->data->portDRDY)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	685b      	ldr	r3, [r3, #4]
 8000fc4:	68db      	ldr	r3, [r3, #12]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d012      	beq.n	8000ff0 <update+0x130>
			{
				// check xDRDY state before transit
				if(!HAL_GPIO_ReadPin(self->data->portDRDY, self->data->pinDRDY))
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	685b      	ldr	r3, [r3, #4]
 8000fce:	68da      	ldr	r2, [r3, #12]
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	685b      	ldr	r3, [r3, #4]
 8000fd4:	8a1b      	ldrh	r3, [r3, #16]
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	4610      	mov	r0, r2
 8000fda:	f005 fb53 	bl	8006684 <HAL_GPIO_ReadPin>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d17e      	bne.n	80010e2 <update+0x222>
				{
					self->data->state = ADS1246_MEASURE;
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	685b      	ldr	r3, [r3, #4]
 8000fe8:	2204      	movs	r2, #4
 8000fea:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
			{
				// transit unconditionally
				self->data->state = ADS1246_MEASURE;
			}

			break;
 8000fee:	e078      	b.n	80010e2 <update+0x222>
				self->data->state = ADS1246_MEASURE;
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	685b      	ldr	r3, [r3, #4]
 8000ff4:	2204      	movs	r2, #4
 8000ff6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
			break;
 8000ffa:	e072      	b.n	80010e2 <update+0x222>
		case ADS1246_MEASURE:
			const uint8_t kDataSizeBytes = 3;
 8000ffc:	2303      	movs	r3, #3
 8000ffe:	74fb      	strb	r3, [r7, #19]
			const uint8_t kBufferSizeBytes = 4;
 8001000:	2304      	movs	r3, #4
 8001002:	74bb      	strb	r3, [r7, #18]
			uint8_t rxBytes [kBufferSizeBytes];
 8001004:	466b      	mov	r3, sp
 8001006:	461e      	mov	r6, r3
 8001008:	7cbb      	ldrb	r3, [r7, #18]
 800100a:	3b01      	subs	r3, #1
 800100c:	60fb      	str	r3, [r7, #12]
 800100e:	7cbb      	ldrb	r3, [r7, #18]
 8001010:	2200      	movs	r2, #0
 8001012:	4698      	mov	r8, r3
 8001014:	4691      	mov	r9, r2
 8001016:	f04f 0200 	mov.w	r2, #0
 800101a:	f04f 0300 	mov.w	r3, #0
 800101e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001022:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001026:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800102a:	7cbb      	ldrb	r3, [r7, #18]
 800102c:	2200      	movs	r2, #0
 800102e:	461c      	mov	r4, r3
 8001030:	4615      	mov	r5, r2
 8001032:	f04f 0200 	mov.w	r2, #0
 8001036:	f04f 0300 	mov.w	r3, #0
 800103a:	00eb      	lsls	r3, r5, #3
 800103c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001040:	00e2      	lsls	r2, r4, #3
 8001042:	7cbb      	ldrb	r3, [r7, #18]
 8001044:	3307      	adds	r3, #7
 8001046:	08db      	lsrs	r3, r3, #3
 8001048:	00db      	lsls	r3, r3, #3
 800104a:	ebad 0d03 	sub.w	sp, sp, r3
 800104e:	ab02      	add	r3, sp, #8
 8001050:	3300      	adds	r3, #0
 8001052:	60bb      	str	r3, [r7, #8]
			memset(rxBytes, 0, kBufferSizeBytes);
 8001054:	7cbb      	ldrb	r3, [r7, #18]
 8001056:	461a      	mov	r2, r3
 8001058:	2100      	movs	r1, #0
 800105a:	68b8      	ldr	r0, [r7, #8]
 800105c:	f008 fea8 	bl	8009db0 <memset>
			spi_select(self);
 8001060:	6878      	ldr	r0, [r7, #4]
 8001062:	f000 f91b 	bl	800129c <spi_select>
			spi_hw_command(self, CMD_RDATA); // can avoid sending command???
 8001066:	4b2a      	ldr	r3, [pc, #168]	; (8001110 <update+0x250>)
 8001068:	781b      	ldrb	r3, [r3, #0]
 800106a:	4619      	mov	r1, r3
 800106c:	6878      	ldr	r0, [r7, #4]
 800106e:	f000 f939 	bl	80012e4 <spi_hw_command>
			int i;
			for(i = 0; i < kDataSizeBytes; ++i)
 8001072:	2300      	movs	r3, #0
 8001074:	617b      	str	r3, [r7, #20]
 8001076:	e01b      	b.n	80010b0 <update+0x1f0>
			{
				HAL_SPI_TransmitReceive(self->data->hspi, &CMD_NOP, rxBytes + kDataSizeBytes - i - 1, 1, ADC_ADS1246_SPI_TIMEOUT);
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	685b      	ldr	r3, [r3, #4]
 800107c:	6818      	ldr	r0, [r3, #0]
 800107e:	7cfa      	ldrb	r2, [r7, #19]
 8001080:	697b      	ldr	r3, [r7, #20]
 8001082:	1ad3      	subs	r3, r2, r3
 8001084:	3b01      	subs	r3, #1
 8001086:	68ba      	ldr	r2, [r7, #8]
 8001088:	441a      	add	r2, r3
 800108a:	230a      	movs	r3, #10
 800108c:	9300      	str	r3, [sp, #0]
 800108e:	2301      	movs	r3, #1
 8001090:	4920      	ldr	r1, [pc, #128]	; (8001114 <update+0x254>)
 8001092:	f006 ff13 	bl	8007ebc <HAL_SPI_TransmitReceive>
				while(HAL_SPI_GetState(self->data->hspi) != HAL_SPI_STATE_READY)
 8001096:	bf00      	nop
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	685b      	ldr	r3, [r3, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	4618      	mov	r0, r3
 80010a0:	f007 f8bc 	bl	800821c <HAL_SPI_GetState>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b01      	cmp	r3, #1
 80010a8:	d1f6      	bne.n	8001098 <update+0x1d8>
			for(i = 0; i < kDataSizeBytes; ++i)
 80010aa:	697b      	ldr	r3, [r7, #20]
 80010ac:	3301      	adds	r3, #1
 80010ae:	617b      	str	r3, [r7, #20]
 80010b0:	7cfb      	ldrb	r3, [r7, #19]
 80010b2:	697a      	ldr	r2, [r7, #20]
 80010b4:	429a      	cmp	r2, r3
 80010b6:	dbdf      	blt.n	8001078 <update+0x1b8>
					;
			}
			spi_deselect(self);
 80010b8:	6878      	ldr	r0, [r7, #4]
 80010ba:	f000 f901 	bl	80012c0 <spi_deselect>
			check_negative_24_to_32((int32_t*)rxBytes);
 80010be:	68b8      	ldr	r0, [r7, #8]
 80010c0:	f000 f92d 	bl	800131e <check_negative_24_to_32>
			self->data->lastOutputValue = *(int32_t*)rxBytes;
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	685b      	ldr	r3, [r3, #4]
 80010c8:	68ba      	ldr	r2, [r7, #8]
 80010ca:	6812      	ldr	r2, [r2, #0]
 80010cc:	631a      	str	r2, [r3, #48]	; 0x30
			self->data->state = ADS1246_CHECK_xDRDY;
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	685b      	ldr	r3, [r3, #4]
 80010d2:	2203      	movs	r2, #3
 80010d4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
			break;
 80010d8:	bf00      	nop
 80010da:	46b5      	mov	sp, r6
 80010dc:	e002      	b.n	80010e4 <update+0x224>
			break;
 80010de:	bf00      	nop
 80010e0:	e000      	b.n	80010e4 <update+0x224>
			break;
 80010e2:	bf00      	nop
	}
	// return state
	if(option) *(int*)option = self->data->state;
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d006      	beq.n	80010f8 <update+0x238>
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	685b      	ldr	r3, [r3, #4]
 80010ee:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80010f2:	461a      	mov	r2, r3
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	601a      	str	r2, [r3, #0]
}
 80010f8:	bf00      	nop
 80010fa:	371c      	adds	r7, #28
 80010fc:	46bd      	mov	sp, r7
 80010fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001102:	bf00      	nop
 8001104:	200000fc 	.word	0x200000fc
 8001108:	20000002 	.word	0x20000002
 800110c:	20000003 	.word	0x20000003
 8001110:	20000001 	.word	0x20000001
 8001114:	20000000 	.word	0x20000000

08001118 <get_cnt>:

static uint32_t get_cnt(adc_t* self)
{
 8001118:	b480      	push	{r7}
 800111a:	b083      	sub	sp, #12
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
	return self->data->lastOutputValue;
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	685b      	ldr	r3, [r3, #4]
 8001124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
 8001126:	4618      	mov	r0, r3
 8001128:	370c      	adds	r7, #12
 800112a:	46bd      	mov	sp, r7
 800112c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001130:	4770      	bx	lr

08001132 <get_vout>:

static double get_vout(adc_t* self)
{
 8001132:	b5b0      	push	{r4, r5, r7, lr}
 8001134:	b082      	sub	sp, #8
 8001136:	af00      	add	r7, sp, #0
 8001138:	6078      	str	r0, [r7, #4]
	return self->data->Vref * get_cnt(self) / self->data->maxOutputValue;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	685b      	ldr	r3, [r3, #4]
 800113e:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 8001142:	6878      	ldr	r0, [r7, #4]
 8001144:	f7ff ffe8 	bl	8001118 <get_cnt>
 8001148:	4603      	mov	r3, r0
 800114a:	4618      	mov	r0, r3
 800114c:	f7ff f97e 	bl	800044c <__aeabi_ui2d>
 8001150:	4602      	mov	r2, r0
 8001152:	460b      	mov	r3, r1
 8001154:	4620      	mov	r0, r4
 8001156:	4629      	mov	r1, r5
 8001158:	f7ff f9f2 	bl	8000540 <__aeabi_dmul>
 800115c:	4602      	mov	r2, r0
 800115e:	460b      	mov	r3, r1
 8001160:	4614      	mov	r4, r2
 8001162:	461d      	mov	r5, r3
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	685b      	ldr	r3, [r3, #4]
 8001168:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800116a:	4618      	mov	r0, r3
 800116c:	f7ff f97e 	bl	800046c <__aeabi_i2d>
 8001170:	4602      	mov	r2, r0
 8001172:	460b      	mov	r3, r1
 8001174:	4620      	mov	r0, r4
 8001176:	4629      	mov	r1, r5
 8001178:	f7ff fb0c 	bl	8000794 <__aeabi_ddiv>
 800117c:	4602      	mov	r2, r0
 800117e:	460b      	mov	r3, r1
 8001180:	ec43 2b17 	vmov	d7, r2, r3
}
 8001184:	eeb0 0a47 	vmov.f32	s0, s14
 8001188:	eef0 0a67 	vmov.f32	s1, s15
 800118c:	3708      	adds	r7, #8
 800118e:	46bd      	mov	sp, r7
 8001190:	bdb0      	pop	{r4, r5, r7, pc}
 8001192:	0000      	movs	r0, r0
 8001194:	0000      	movs	r0, r0
	...

08001198 <adc_ADS1246_create>:
		uint16_t pinRESET,
		double Vref,
		uint8_t SYS0_conf,
		uint32_t waitCycles
		)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b08a      	sub	sp, #40	; 0x28
 800119c:	af00      	add	r7, sp, #0
 800119e:	6178      	str	r0, [r7, #20]
 80011a0:	6139      	str	r1, [r7, #16]
 80011a2:	60fa      	str	r2, [r7, #12]
 80011a4:	ed87 0b00 	vstr	d0, [r7]
 80011a8:	817b      	strh	r3, [r7, #10]
	adc_t adc;
	adc.vtable = &methods;
 80011aa:	4b3b      	ldr	r3, [pc, #236]	; (8001298 <adc_ADS1246_create+0x100>)
 80011ac:	61fb      	str	r3, [r7, #28]
	struct adc_data_t* pdata =
			(struct adc_data_t*)malloc(sizeof(struct adc_data_t));
 80011ae:	2050      	movs	r0, #80	; 0x50
 80011b0:	f008 fd08 	bl	8009bc4 <malloc>
 80011b4:	4603      	mov	r3, r0
 80011b6:	627b      	str	r3, [r7, #36]	; 0x24
	if(pdata)
 80011b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d05c      	beq.n	8001278 <adc_ADS1246_create+0xe0>
	{
		memset(pdata, 0, sizeof(*pdata));
 80011be:	2250      	movs	r2, #80	; 0x50
 80011c0:	2100      	movs	r1, #0
 80011c2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80011c4:	f008 fdf4 	bl	8009db0 <memset>
		pdata->hspi = hspi;
 80011c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011ca:	693a      	ldr	r2, [r7, #16]
 80011cc:	601a      	str	r2, [r3, #0]
		pdata->portCS = portCS;
 80011ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011d0:	68fa      	ldr	r2, [r7, #12]
 80011d2:	605a      	str	r2, [r3, #4]
		pdata->pinCS = pinCS;
 80011d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011d6:	897a      	ldrh	r2, [r7, #10]
 80011d8:	811a      	strh	r2, [r3, #8]
		pdata->portDRDY = portDRDY;
 80011da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80011de:	60da      	str	r2, [r3, #12]
		pdata->pinDRDY = pinDRDY;
 80011e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011e2:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80011e4:	821a      	strh	r2, [r3, #16]
		pdata->portSTART = portSTART;
 80011e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011e8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80011ea:	615a      	str	r2, [r3, #20]
		pdata->pinSTART = pinSTART;
 80011ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011ee:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 80011f0:	831a      	strh	r2, [r3, #24]
		pdata->portRESET = portRESET;
 80011f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011f4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80011f6:	61da      	str	r2, [r3, #28]
		pdata->pinRESET = pinRESET;
 80011f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011fa:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 80011fe:	841a      	strh	r2, [r3, #32]
		pdata->Vref = Vref;
 8001200:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001202:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001206:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		pdata->lastOutputValue = 0;
 800120a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800120c:	2200      	movs	r2, #0
 800120e:	631a      	str	r2, [r3, #48]	; 0x30
		pdata->bitResolution = 24;
 8001210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001212:	2218      	movs	r2, #24
 8001214:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		pdata->maxOutputValue = (uint32_t)pow(2, pdata->bitResolution);
 8001218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800121a:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800121e:	4618      	mov	r0, r3
 8001220:	f7ff f914 	bl	800044c <__aeabi_ui2d>
 8001224:	4602      	mov	r2, r0
 8001226:	460b      	mov	r3, r1
 8001228:	ec43 2b11 	vmov	d1, r2, r3
 800122c:	ed9f 0b18 	vldr	d0, [pc, #96]	; 8001290 <adc_ADS1246_create+0xf8>
 8001230:	f008 fe10 	bl	8009e54 <pow>
 8001234:	ec53 2b10 	vmov	r2, r3, d0
 8001238:	4610      	mov	r0, r2
 800123a:	4619      	mov	r1, r3
 800123c:	f7ff fc58 	bl	8000af0 <__aeabi_d2uiz>
 8001240:	4603      	mov	r3, r0
 8001242:	461a      	mov	r2, r3
 8001244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001246:	635a      	str	r2, [r3, #52]	; 0x34
		pdata->frameNo = 0;
 8001248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800124a:	2200      	movs	r2, #0
 800124c:	639a      	str	r2, [r3, #56]	; 0x38
		pdata->SYS0_conf = SYS0_conf;
 800124e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001250:	f897 2048 	ldrb.w	r2, [r7, #72]	; 0x48
 8001254:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
		pdata->waitCycles = waitCycles;
 8001258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800125a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800125c:	641a      	str	r2, [r3, #64]	; 0x40
		pdata->setupWaitCyclesMax = 5;
 800125e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001260:	2205      	movs	r2, #5
 8001262:	649a      	str	r2, [r3, #72]	; 0x48
		pdata->setupWaitCycles = pdata->setupWaitCycles;
 8001264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001266:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800126a:	645a      	str	r2, [r3, #68]	; 0x44
		pdata->state = ADS1246_WAIT;
 800126c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800126e:	2200      	movs	r2, #0
 8001270:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		adc.data = pdata;
 8001274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001276:	623b      	str	r3, [r7, #32]
	}
	// init
	return adc;
 8001278:	697b      	ldr	r3, [r7, #20]
 800127a:	461a      	mov	r2, r3
 800127c:	f107 031c 	add.w	r3, r7, #28
 8001280:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001284:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8001288:	6978      	ldr	r0, [r7, #20]
 800128a:	3728      	adds	r7, #40	; 0x28
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}
 8001290:	00000000 	.word	0x00000000
 8001294:	40000000 	.word	0x40000000
 8001298:	20000004 	.word	0x20000004

0800129c <spi_select>:

static void spi_select(adc_t* self)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b082      	sub	sp, #8
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(
			self->data->portCS,
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	685b      	ldr	r3, [r3, #4]
	HAL_GPIO_WritePin(
 80012a8:	6858      	ldr	r0, [r3, #4]
			self->data->pinCS,
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	685b      	ldr	r3, [r3, #4]
	HAL_GPIO_WritePin(
 80012ae:	891b      	ldrh	r3, [r3, #8]
 80012b0:	2200      	movs	r2, #0
 80012b2:	4619      	mov	r1, r3
 80012b4:	f005 f9fe 	bl	80066b4 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET
			);
}
 80012b8:	bf00      	nop
 80012ba:	3708      	adds	r7, #8
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}

080012c0 <spi_deselect>:
static void spi_deselect(adc_t* self)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b082      	sub	sp, #8
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(
			self->data->portCS,
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	685b      	ldr	r3, [r3, #4]
	HAL_GPIO_WritePin(
 80012cc:	6858      	ldr	r0, [r3, #4]
			self->data->pinCS,
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	685b      	ldr	r3, [r3, #4]
	HAL_GPIO_WritePin(
 80012d2:	891b      	ldrh	r3, [r3, #8]
 80012d4:	2201      	movs	r2, #1
 80012d6:	4619      	mov	r1, r3
 80012d8:	f005 f9ec 	bl	80066b4 <HAL_GPIO_WritePin>
			GPIO_PIN_SET
			);
}
 80012dc:	bf00      	nop
 80012de:	3708      	adds	r7, #8
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}

080012e4 <spi_hw_command>:

static void spi_hw_command(adc_t *self, uint8_t cmd)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b082      	sub	sp, #8
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
 80012ec:	460b      	mov	r3, r1
 80012ee:	70fb      	strb	r3, [r7, #3]
	HAL_SPI_Transmit(self->data->hspi, &cmd, 1, ADC_ADS1246_SPI_TIMEOUT);
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	685b      	ldr	r3, [r3, #4]
 80012f4:	6818      	ldr	r0, [r3, #0]
 80012f6:	1cf9      	adds	r1, r7, #3
 80012f8:	230a      	movs	r3, #10
 80012fa:	2201      	movs	r2, #1
 80012fc:	f006 fb83 	bl	8007a06 <HAL_SPI_Transmit>
	while(HAL_SPI_GetState(self->data->hspi) != HAL_SPI_STATE_READY)
 8001300:	bf00      	nop
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	685b      	ldr	r3, [r3, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	4618      	mov	r0, r3
 800130a:	f006 ff87 	bl	800821c <HAL_SPI_GetState>
 800130e:	4603      	mov	r3, r0
 8001310:	2b01      	cmp	r3, #1
 8001312:	d1f6      	bne.n	8001302 <spi_hw_command+0x1e>
		;
}
 8001314:	bf00      	nop
 8001316:	bf00      	nop
 8001318:	3708      	adds	r7, #8
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}

0800131e <check_negative_24_to_32>:

static void check_negative_24_to_32(int32_t* val)
{
 800131e:	b480      	push	{r7}
 8001320:	b083      	sub	sp, #12
 8001322:	af00      	add	r7, sp, #0
 8001324:	6078      	str	r0, [r7, #4]
	if ((*val >> 23) & (int)1)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800132e:	2b00      	cmp	r3, #0
 8001330:	d006      	beq.n	8001340 <check_negative_24_to_32+0x22>
	{
		*val |= 0xFF000000;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800133a:	461a      	mov	r2, r3
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	601a      	str	r2, [r3, #0]
	}

}
 8001340:	bf00      	nop
 8001342:	370c      	adds	r7, #12
 8001344:	46bd      	mov	sp, r7
 8001346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134a:	4770      	bx	lr

0800134c <adc_monitor_init>:
#include <string.h>
#include <math.h>


void adc_monitor_init(adc_monitor_t* self, adc_t* adc, IRQn_Type IRQn)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b084      	sub	sp, #16
 8001350:	af00      	add	r7, sp, #0
 8001352:	60f8      	str	r0, [r7, #12]
 8001354:	60b9      	str	r1, [r7, #8]
 8001356:	4613      	mov	r3, r2
 8001358:	71fb      	strb	r3, [r7, #7]
	memset(self, 0, sizeof(*self));
 800135a:	221c      	movs	r2, #28
 800135c:	2100      	movs	r1, #0
 800135e:	68f8      	ldr	r0, [r7, #12]
 8001360:	f008 fd26 	bl	8009db0 <memset>
	self->adc = adc;
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	68ba      	ldr	r2, [r7, #8]
 8001368:	601a      	str	r2, [r3, #0]
	self->IRQn = IRQn;
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	79fa      	ldrb	r2, [r7, #7]
 800136e:	761a      	strb	r2, [r3, #24]
	self->state = ADC_STANDBY;
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	2200      	movs	r2, #0
 8001374:	731a      	strb	r2, [r3, #12]
	self->currValueCnt = 0;
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	2200      	movs	r2, #0
 800137a:	605a      	str	r2, [r3, #4]
	self->averageValueCnt = 0;
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	2200      	movs	r2, #0
 8001380:	609a      	str	r2, [r3, #8]
	//self->currValue = 0;
	//self->averageValue = 0;
}
 8001382:	bf00      	nop
 8001384:	3710      	adds	r7, #16
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}
	...

0800138c <adc_monitor_update>:

void adc_monitor_update(adc_monitor_t* self)
{
 800138c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001390:	b082      	sub	sp, #8
 8001392:	af00      	add	r7, sp, #0
 8001394:	6078      	str	r0, [r7, #4]
	//self->currValue 	= adc_get_vout(self->adc);
	self->currValueCnt  = adc_get_cnt(self->adc);
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	4618      	mov	r0, r3
 800139c:	f7ff fd62 	bl	8000e64 <adc_get_cnt>
 80013a0:	4603      	mov	r3, r0
 80013a2:	461a      	mov	r2, r3
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	605a      	str	r2, [r3, #4]
	switch(self->state)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	7b1b      	ldrb	r3, [r3, #12]
 80013ac:	2b02      	cmp	r3, #2
 80013ae:	d06c      	beq.n	800148a <adc_monitor_update+0xfe>
 80013b0:	2b02      	cmp	r3, #2
 80013b2:	dc6d      	bgt.n	8001490 <adc_monitor_update+0x104>
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d002      	beq.n	80013be <adc_monitor_update+0x32>
 80013b8:	2b01      	cmp	r3, #1
 80013ba:	d00a      	beq.n	80013d2 <adc_monitor_update+0x46>
		}
		break;
	case ADC_COMPLETED:
		break;
	}
}
 80013bc:	e068      	b.n	8001490 <adc_monitor_update+0x104>
		self->averageValueCnt		= 0;
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	2200      	movs	r2, #0
 80013c2:	609a      	str	r2, [r3, #8]
		self->measurementCycles 	= 0;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	2200      	movs	r2, #0
 80013c8:	611a      	str	r2, [r3, #16]
		self->measurementCyclesMax	= 0;
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	2200      	movs	r2, #0
 80013ce:	615a      	str	r2, [r3, #20]
		break;
 80013d0:	e05e      	b.n	8001490 <adc_monitor_update+0x104>
		self->measurementCycles++;
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	691b      	ldr	r3, [r3, #16]
 80013d6:	1c5a      	adds	r2, r3, #1
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	611a      	str	r2, [r3, #16]
				((double)self->measurementCycles - 1) / self->measurementCycles * self->averageValueCnt +
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	691b      	ldr	r3, [r3, #16]
 80013e0:	4618      	mov	r0, r3
 80013e2:	f7ff f833 	bl	800044c <__aeabi_ui2d>
 80013e6:	f04f 0200 	mov.w	r2, #0
 80013ea:	4b2c      	ldr	r3, [pc, #176]	; (800149c <adc_monitor_update+0x110>)
 80013ec:	f7fe fef0 	bl	80001d0 <__aeabi_dsub>
 80013f0:	4602      	mov	r2, r0
 80013f2:	460b      	mov	r3, r1
 80013f4:	4614      	mov	r4, r2
 80013f6:	461d      	mov	r5, r3
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	691b      	ldr	r3, [r3, #16]
 80013fc:	4618      	mov	r0, r3
 80013fe:	f7ff f825 	bl	800044c <__aeabi_ui2d>
 8001402:	4602      	mov	r2, r0
 8001404:	460b      	mov	r3, r1
 8001406:	4620      	mov	r0, r4
 8001408:	4629      	mov	r1, r5
 800140a:	f7ff f9c3 	bl	8000794 <__aeabi_ddiv>
 800140e:	4602      	mov	r2, r0
 8001410:	460b      	mov	r3, r1
 8001412:	4614      	mov	r4, r2
 8001414:	461d      	mov	r5, r3
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	689b      	ldr	r3, [r3, #8]
 800141a:	4618      	mov	r0, r3
 800141c:	f7ff f826 	bl	800046c <__aeabi_i2d>
 8001420:	4602      	mov	r2, r0
 8001422:	460b      	mov	r3, r1
 8001424:	4620      	mov	r0, r4
 8001426:	4629      	mov	r1, r5
 8001428:	f7ff f88a 	bl	8000540 <__aeabi_dmul>
 800142c:	4602      	mov	r2, r0
 800142e:	460b      	mov	r3, r1
 8001430:	4690      	mov	r8, r2
 8001432:	4699      	mov	r9, r3
				(double)self->currValueCnt / self->measurementCycles
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	4618      	mov	r0, r3
 800143a:	f7ff f817 	bl	800046c <__aeabi_i2d>
 800143e:	4604      	mov	r4, r0
 8001440:	460d      	mov	r5, r1
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	691b      	ldr	r3, [r3, #16]
 8001446:	4618      	mov	r0, r3
 8001448:	f7ff f800 	bl	800044c <__aeabi_ui2d>
 800144c:	4602      	mov	r2, r0
 800144e:	460b      	mov	r3, r1
 8001450:	4620      	mov	r0, r4
 8001452:	4629      	mov	r1, r5
 8001454:	f7ff f99e 	bl	8000794 <__aeabi_ddiv>
 8001458:	4602      	mov	r2, r0
 800145a:	460b      	mov	r3, r1
				((double)self->measurementCycles - 1) / self->measurementCycles * self->averageValueCnt +
 800145c:	4640      	mov	r0, r8
 800145e:	4649      	mov	r1, r9
 8001460:	f7fe feb8 	bl	80001d4 <__adddf3>
 8001464:	4602      	mov	r2, r0
 8001466:	460b      	mov	r3, r1
		self->averageValueCnt = (int32_t) (
 8001468:	4610      	mov	r0, r2
 800146a:	4619      	mov	r1, r3
 800146c:	f7ff fb18 	bl	8000aa0 <__aeabi_d2iz>
 8001470:	4602      	mov	r2, r0
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	609a      	str	r2, [r3, #8]
		if(self->measurementCycles >= self->measurementCyclesMax)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	691a      	ldr	r2, [r3, #16]
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	695b      	ldr	r3, [r3, #20]
 800147e:	429a      	cmp	r2, r3
 8001480:	d305      	bcc.n	800148e <adc_monitor_update+0x102>
			self->state = ADC_COMPLETED;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	2202      	movs	r2, #2
 8001486:	731a      	strb	r2, [r3, #12]
		break;
 8001488:	e001      	b.n	800148e <adc_monitor_update+0x102>
		break;
 800148a:	bf00      	nop
 800148c:	e000      	b.n	8001490 <adc_monitor_update+0x104>
		break;
 800148e:	bf00      	nop
}
 8001490:	bf00      	nop
 8001492:	3708      	adds	r7, #8
 8001494:	46bd      	mov	sp, r7
 8001496:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800149a:	bf00      	nop
 800149c:	3ff00000 	.word	0x3ff00000

080014a0 <adc_monitor_start_measurement>:

void adc_monitor_start_measurement(adc_monitor_t* self, uint32_t cycles)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b082      	sub	sp, #8
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
 80014a8:	6039      	str	r1, [r7, #0]
	HAL_NVIC_DisableIRQ(self->IRQn);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	f993 3018 	ldrsb.w	r3, [r3, #24]
 80014b0:	4618      	mov	r0, r3
 80014b2:	f004 fbc6 	bl	8005c42 <HAL_NVIC_DisableIRQ>
	if(self->state == ADC_STANDBY)
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	7b1b      	ldrb	r3, [r3, #12]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d108      	bne.n	80014d0 <adc_monitor_start_measurement+0x30>
	{
		self->measurementCycles = 0;
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	2200      	movs	r2, #0
 80014c2:	611a      	str	r2, [r3, #16]
		self->measurementCyclesMax = cycles;
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	683a      	ldr	r2, [r7, #0]
 80014c8:	615a      	str	r2, [r3, #20]
		self->state = ADC_PROCESS;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	2201      	movs	r2, #1
 80014ce:	731a      	strb	r2, [r3, #12]
	}
	HAL_NVIC_EnableIRQ(self->IRQn);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	f993 3018 	ldrsb.w	r3, [r3, #24]
 80014d6:	4618      	mov	r0, r3
 80014d8:	f004 fba5 	bl	8005c26 <HAL_NVIC_EnableIRQ>
}
 80014dc:	bf00      	nop
 80014de:	3708      	adds	r7, #8
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}

080014e4 <adc_monitor_reset_measurement>:

void adc_monitor_reset_measurement(adc_monitor_t* self)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b082      	sub	sp, #8
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
	HAL_NVIC_DisableIRQ(self->IRQn);
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	f993 3018 	ldrsb.w	r3, [r3, #24]
 80014f2:	4618      	mov	r0, r3
 80014f4:	f004 fba5 	bl	8005c42 <HAL_NVIC_DisableIRQ>
	self->state = ADC_STANDBY;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	2200      	movs	r2, #0
 80014fc:	731a      	strb	r2, [r3, #12]
	HAL_NVIC_EnableIRQ(self->IRQn);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	f993 3018 	ldrsb.w	r3, [r3, #24]
 8001504:	4618      	mov	r0, r3
 8001506:	f004 fb8e 	bl	8005c26 <HAL_NVIC_EnableIRQ>
}
 800150a:	bf00      	nop
 800150c:	3708      	adds	r7, #8
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}

08001512 <adc_monitor_get_average_value>:
{
	return self->averageValue;
} */

int32_t adc_monitor_get_average_value(adc_monitor_t* self)
{
 8001512:	b480      	push	{r7}
 8001514:	b083      	sub	sp, #12
 8001516:	af00      	add	r7, sp, #0
 8001518:	6078      	str	r0, [r7, #4]
	return self->averageValueCnt;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	689b      	ldr	r3, [r3, #8]
}
 800151e:	4618      	mov	r0, r3
 8001520:	370c      	adds	r7, #12
 8001522:	46bd      	mov	sp, r7
 8001524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001528:	4770      	bx	lr

0800152a <adc_monitor_get_measurement_cycle_no>:

uint32_t adc_monitor_get_measurement_cycle_no(adc_monitor_t* self)
{
 800152a:	b480      	push	{r7}
 800152c:	b083      	sub	sp, #12
 800152e:	af00      	add	r7, sp, #0
 8001530:	6078      	str	r0, [r7, #4]
	return self->measurementCycles;
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	691b      	ldr	r3, [r3, #16]
}
 8001536:	4618      	mov	r0, r3
 8001538:	370c      	adds	r7, #12
 800153a:	46bd      	mov	sp, r7
 800153c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001540:	4770      	bx	lr

08001542 <adc_monitor_get_measurement_state>:

int8_t adc_monitor_get_measurement_state(adc_monitor_t* self)
{
 8001542:	b480      	push	{r7}
 8001544:	b083      	sub	sp, #12
 8001546:	af00      	add	r7, sp, #0
 8001548:	6078      	str	r0, [r7, #4]
	return self->state;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	7b1b      	ldrb	r3, [r3, #12]
 800154e:	b25b      	sxtb	r3, r3
}
 8001550:	4618      	mov	r0, r3
 8001552:	370c      	adds	r7, #12
 8001554:	46bd      	mov	sp, r7
 8001556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155a:	4770      	bx	lr

0800155c <set_adc_dose_range_select_pin>:

static const int BROAD_RANGE_PIN_STATE = 0;
static const int NARROW_RANGE_PIN_STATE = 1;

void set_adc_dose_range_select_pin(GPIO_TypeDef* port, uint16_t pin)
{
 800155c:	b480      	push	{r7}
 800155e:	b083      	sub	sp, #12
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
 8001564:	460b      	mov	r3, r1
 8001566:	807b      	strh	r3, [r7, #2]
	rangeSelectPort = port;
 8001568:	4a05      	ldr	r2, [pc, #20]	; (8001580 <set_adc_dose_range_select_pin+0x24>)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	6013      	str	r3, [r2, #0]
	rangeSelectPin = pin;
 800156e:	4a05      	ldr	r2, [pc, #20]	; (8001584 <set_adc_dose_range_select_pin+0x28>)
 8001570:	887b      	ldrh	r3, [r7, #2]
 8001572:	8013      	strh	r3, [r2, #0]
}
 8001574:	bf00      	nop
 8001576:	370c      	adds	r7, #12
 8001578:	46bd      	mov	sp, r7
 800157a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157e:	4770      	bx	lr
 8001580:	20000100 	.word	0x20000100
 8001584:	20000104 	.word	0x20000104

08001588 <select_broad_adc_dose_range>:

void select_broad_adc_dose_range()
{
 8001588:	b580      	push	{r7, lr}
 800158a:	af00      	add	r7, sp, #0
	if(rangeSelectPort)
 800158c:	4b07      	ldr	r3, [pc, #28]	; (80015ac <select_broad_adc_dose_range+0x24>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d008      	beq.n	80015a6 <select_broad_adc_dose_range+0x1e>
	{
		HAL_GPIO_WritePin(rangeSelectPort, rangeSelectPin, BROAD_RANGE_PIN_STATE);
 8001594:	4b05      	ldr	r3, [pc, #20]	; (80015ac <select_broad_adc_dose_range+0x24>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4a05      	ldr	r2, [pc, #20]	; (80015b0 <select_broad_adc_dose_range+0x28>)
 800159a:	8811      	ldrh	r1, [r2, #0]
 800159c:	2200      	movs	r2, #0
 800159e:	b2d2      	uxtb	r2, r2
 80015a0:	4618      	mov	r0, r3
 80015a2:	f005 f887 	bl	80066b4 <HAL_GPIO_WritePin>
	}
}
 80015a6:	bf00      	nop
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	20000100 	.word	0x20000100
 80015b0:	20000104 	.word	0x20000104

080015b4 <select_narrow_adc_dose_range>:

void select_narrow_adc_dose_range()
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	af00      	add	r7, sp, #0
	if(rangeSelectPort)
 80015b8:	4b07      	ldr	r3, [pc, #28]	; (80015d8 <select_narrow_adc_dose_range+0x24>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d008      	beq.n	80015d2 <select_narrow_adc_dose_range+0x1e>
	{
		HAL_GPIO_WritePin(rangeSelectPort, rangeSelectPin, NARROW_RANGE_PIN_STATE);
 80015c0:	4b05      	ldr	r3, [pc, #20]	; (80015d8 <select_narrow_adc_dose_range+0x24>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4a05      	ldr	r2, [pc, #20]	; (80015dc <select_narrow_adc_dose_range+0x28>)
 80015c6:	8811      	ldrh	r1, [r2, #0]
 80015c8:	2201      	movs	r2, #1
 80015ca:	b2d2      	uxtb	r2, r2
 80015cc:	4618      	mov	r0, r3
 80015ce:	f005 f871 	bl	80066b4 <HAL_GPIO_WritePin>
	}
}
 80015d2:	bf00      	nop
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	20000100 	.word	0x20000100
 80015dc:	20000104 	.word	0x20000104

080015e0 <get_current_adc_dose_range>:

int8_t get_current_adc_dose_range()
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	af00      	add	r7, sp, #0
	if(rangeSelectPort)
 80015e4:	4b08      	ldr	r3, [pc, #32]	; (8001608 <get_current_adc_dose_range+0x28>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d00a      	beq.n	8001602 <get_current_adc_dose_range+0x22>
	{
		return HAL_GPIO_ReadPin(rangeSelectPort, rangeSelectPin);
 80015ec:	4b06      	ldr	r3, [pc, #24]	; (8001608 <get_current_adc_dose_range+0x28>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	4a06      	ldr	r2, [pc, #24]	; (800160c <get_current_adc_dose_range+0x2c>)
 80015f2:	8812      	ldrh	r2, [r2, #0]
 80015f4:	4611      	mov	r1, r2
 80015f6:	4618      	mov	r0, r3
 80015f8:	f005 f844 	bl	8006684 <HAL_GPIO_ReadPin>
 80015fc:	4603      	mov	r3, r0
 80015fe:	b25b      	sxtb	r3, r3
 8001600:	e000      	b.n	8001604 <get_current_adc_dose_range+0x24>
	}
	return 0;
 8001602:	2300      	movs	r3, #0
}
 8001604:	4618      	mov	r0, r3
 8001606:	bd80      	pop	{r7, pc}
 8001608:	20000100 	.word	0x20000100
 800160c:	20000104 	.word	0x20000104

08001610 <dac_init>:
 */

#include "dac.h"

void dac_init(dac_t* self)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b082      	sub	sp, #8
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
	self->vtable->init(self);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	6878      	ldr	r0, [r7, #4]
 8001620:	4798      	blx	r3
}
 8001622:	bf00      	nop
 8001624:	3708      	adds	r7, #8
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}

0800162a <dac_set_input_value>:

void dac_set_input_value(dac_t* self, uint32_t digital_value)
{
 800162a:	b580      	push	{r7, lr}
 800162c:	b082      	sub	sp, #8
 800162e:	af00      	add	r7, sp, #0
 8001630:	6078      	str	r0, [r7, #4]
 8001632:	6039      	str	r1, [r7, #0]
	self->vtable->set_input_value(self, digital_value);
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	685b      	ldr	r3, [r3, #4]
 800163a:	6839      	ldr	r1, [r7, #0]
 800163c:	6878      	ldr	r0, [r7, #4]
 800163e:	4798      	blx	r3
}
 8001640:	bf00      	nop
 8001642:	3708      	adds	r7, #8
 8001644:	46bd      	mov	sp, r7
 8001646:	bd80      	pop	{r7, pc}

08001648 <init>:
	double Vref;
	uint32_t maxInputValue;
};

static void init(dac_t* self)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b082      	sub	sp, #8
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
	spi_deselect(self);
 8001650:	6878      	ldr	r0, [r7, #4]
 8001652:	f000 f8f5 	bl	8001840 <spi_deselect>
	HAL_Delay(10);
 8001656:	200a      	movs	r0, #10
 8001658:	f004 f9a6 	bl	80059a8 <HAL_Delay>

	if(self->data->portLDAC)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	685b      	ldr	r3, [r3, #4]
 8001660:	68db      	ldr	r3, [r3, #12]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d009      	beq.n	800167a <init+0x32>
	{
		HAL_GPIO_WritePin(self->data->portLDAC, self->data->pinLDAC, 0);
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	685b      	ldr	r3, [r3, #4]
 800166a:	68d8      	ldr	r0, [r3, #12]
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	8a1b      	ldrh	r3, [r3, #16]
 8001672:	2200      	movs	r2, #0
 8001674:	4619      	mov	r1, r3
 8001676:	f005 f81d 	bl	80066b4 <HAL_GPIO_WritePin>
	}

	if(self->data->portSHDW)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	695b      	ldr	r3, [r3, #20]
 8001680:	2b00      	cmp	r3, #0
 8001682:	d009      	beq.n	8001698 <init+0x50>
	{
		HAL_GPIO_WritePin(self->data->portSHDW, self->data->pinSHDW, 1);
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	685b      	ldr	r3, [r3, #4]
 8001688:	6958      	ldr	r0, [r3, #20]
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	685b      	ldr	r3, [r3, #4]
 800168e:	8b1b      	ldrh	r3, [r3, #24]
 8001690:	2201      	movs	r2, #1
 8001692:	4619      	mov	r1, r3
 8001694:	f005 f80e 	bl	80066b4 <HAL_GPIO_WritePin>
	// SPI config begin
	//spi_select(self);
	//spi_deselect(self);

	// SPI config end
	self->data->Vref = 2.048;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	6859      	ldr	r1, [r3, #4]
 800169c:	a306      	add	r3, pc, #24	; (adr r3, 80016b8 <init+0x70>)
 800169e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016a2:	e9c1 2308 	strd	r2, r3, [r1, #32]

	// always send zero after init
	set_digital_value(self, 0);
 80016a6:	2100      	movs	r1, #0
 80016a8:	6878      	ldr	r0, [r7, #4]
 80016aa:	f000 f809 	bl	80016c0 <set_digital_value>
}
 80016ae:	bf00      	nop
 80016b0:	3708      	adds	r7, #8
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	d2f1a9fc 	.word	0xd2f1a9fc
 80016bc:	4000624d 	.word	0x4000624d

080016c0 <set_digital_value>:

static void set_digital_value(dac_t* self, uint32_t digital_value)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b084      	sub	sp, #16
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
 80016c8:	6039      	str	r1, [r7, #0]
	if(digital_value < self->data->maxInputValue)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	685b      	ldr	r3, [r3, #4]
 80016ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016d0:	683a      	ldr	r2, [r7, #0]
 80016d2:	429a      	cmp	r2, r3
 80016d4:	d230      	bcs.n	8001738 <set_digital_value+0x78>
	{
	    uint16_t shdw = 1;
 80016d6:	2301      	movs	r3, #1
 80016d8:	81fb      	strh	r3, [r7, #14]
	    uint16_t gain = 1;
 80016da:	2301      	movs	r3, #1
 80016dc:	81bb      	strh	r3, [r7, #12]
	    uint16_t x = digital_value;
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	817b      	strh	r3, [r7, #10]
	    uint16_t val = 0;
 80016e2:	2300      	movs	r3, #0
 80016e4:	813b      	strh	r3, [r7, #8]
	    val += (shdw <<= 12);
 80016e6:	89fb      	ldrh	r3, [r7, #14]
 80016e8:	031b      	lsls	r3, r3, #12
 80016ea:	81fb      	strh	r3, [r7, #14]
 80016ec:	89fa      	ldrh	r2, [r7, #14]
 80016ee:	893b      	ldrh	r3, [r7, #8]
 80016f0:	4413      	add	r3, r2
 80016f2:	813b      	strh	r3, [r7, #8]
	    val += (gain <<= 13);
 80016f4:	89bb      	ldrh	r3, [r7, #12]
 80016f6:	035b      	lsls	r3, r3, #13
 80016f8:	81bb      	strh	r3, [r7, #12]
 80016fa:	89ba      	ldrh	r2, [r7, #12]
 80016fc:	893b      	ldrh	r3, [r7, #8]
 80016fe:	4413      	add	r3, r2
 8001700:	813b      	strh	r3, [r7, #8]
	    val += (x <<= 2);
 8001702:	897b      	ldrh	r3, [r7, #10]
 8001704:	009b      	lsls	r3, r3, #2
 8001706:	817b      	strh	r3, [r7, #10]
 8001708:	897a      	ldrh	r2, [r7, #10]
 800170a:	893b      	ldrh	r3, [r7, #8]
 800170c:	4413      	add	r3, r2
 800170e:	813b      	strh	r3, [r7, #8]

		// SPI Transmit digital value begin
		spi_select(self);
 8001710:	6878      	ldr	r0, [r7, #4]
 8001712:	f000 f883 	bl	800181c <spi_select>
		//spi_hw_command(self, (uint8_t)val);
		spi_hw_command(self, (uint8_t)(val >> 8));
 8001716:	893b      	ldrh	r3, [r7, #8]
 8001718:	0a1b      	lsrs	r3, r3, #8
 800171a:	b29b      	uxth	r3, r3
 800171c:	b2db      	uxtb	r3, r3
 800171e:	4619      	mov	r1, r3
 8001720:	6878      	ldr	r0, [r7, #4]
 8001722:	f000 f89f 	bl	8001864 <spi_hw_command>
		spi_hw_command(self, (uint8_t)val);
 8001726:	893b      	ldrh	r3, [r7, #8]
 8001728:	b2db      	uxtb	r3, r3
 800172a:	4619      	mov	r1, r3
 800172c:	6878      	ldr	r0, [r7, #4]
 800172e:	f000 f899 	bl	8001864 <spi_hw_command>
		spi_deselect(self);
 8001732:	6878      	ldr	r0, [r7, #4]
 8001734:	f000 f884 	bl	8001840 <spi_deselect>
		// SPI Transmit digital value end

	}
}
 8001738:	bf00      	nop
 800173a:	3710      	adds	r7, #16
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}

08001740 <get_reference_voltage>:

static double get_reference_voltage(dac_t* self)
{
 8001740:	b480      	push	{r7}
 8001742:	b083      	sub	sp, #12
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
	return self->data->Vref;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8001750:	ec43 2b17 	vmov	d7, r2, r3
}
 8001754:	eeb0 0a47 	vmov.f32	s0, s14
 8001758:	eef0 0a67 	vmov.f32	s1, s15
 800175c:	370c      	adds	r7, #12
 800175e:	46bd      	mov	sp, r7
 8001760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001764:	4770      	bx	lr
	...

08001768 <dac_MCP4811EP_create>:
		GPIO_TypeDef* portLDAC,
		uint16_t pinLDAC,
		GPIO_TypeDef* portSHDW,
		uint16_t pinSHDW
		)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b088      	sub	sp, #32
 800176c:	af00      	add	r7, sp, #0
 800176e:	60f8      	str	r0, [r7, #12]
 8001770:	60b9      	str	r1, [r7, #8]
 8001772:	607a      	str	r2, [r7, #4]
 8001774:	807b      	strh	r3, [r7, #2]
	dac_t dac;
	dac.vtable = &methods;
 8001776:	4b28      	ldr	r3, [pc, #160]	; (8001818 <dac_MCP4811EP_create+0xb0>)
 8001778:	617b      	str	r3, [r7, #20]
	struct dac_data_t* pdata =
			(struct dac_data_t*)malloc(sizeof(struct dac_data_t));
 800177a:	2030      	movs	r0, #48	; 0x30
 800177c:	f008 fa22 	bl	8009bc4 <malloc>
 8001780:	4603      	mov	r3, r0
 8001782:	61fb      	str	r3, [r7, #28]
	if(pdata)
 8001784:	69fb      	ldr	r3, [r7, #28]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d034      	beq.n	80017f4 <dac_MCP4811EP_create+0x8c>
	{
		memset(pdata, 0, sizeof(*pdata));
 800178a:	2230      	movs	r2, #48	; 0x30
 800178c:	2100      	movs	r1, #0
 800178e:	69f8      	ldr	r0, [r7, #28]
 8001790:	f008 fb0e 	bl	8009db0 <memset>
		// fill data structure
		pdata->hspi = hspi;
 8001794:	69fb      	ldr	r3, [r7, #28]
 8001796:	68ba      	ldr	r2, [r7, #8]
 8001798:	601a      	str	r2, [r3, #0]
		pdata->portCS = portCS;
 800179a:	69fb      	ldr	r3, [r7, #28]
 800179c:	687a      	ldr	r2, [r7, #4]
 800179e:	605a      	str	r2, [r3, #4]
		pdata->pinCS = pinCS;
 80017a0:	69fb      	ldr	r3, [r7, #28]
 80017a2:	887a      	ldrh	r2, [r7, #2]
 80017a4:	811a      	strh	r2, [r3, #8]
		pdata->portLDAC = portLDAC;
 80017a6:	69fb      	ldr	r3, [r7, #28]
 80017a8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80017aa:	60da      	str	r2, [r3, #12]
		pdata->pinLDAC = pinLDAC;
 80017ac:	69fb      	ldr	r3, [r7, #28]
 80017ae:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 80017b0:	821a      	strh	r2, [r3, #16]
		pdata->portSHDW = portSHDW;
 80017b2:	69fb      	ldr	r3, [r7, #28]
 80017b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80017b6:	615a      	str	r2, [r3, #20]
		pdata->pinSHDW = pinSHDW;
 80017b8:	69fb      	ldr	r3, [r7, #28]
 80017ba:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80017bc:	831a      	strh	r2, [r3, #24]
		pdata->bitResolution = 10;
 80017be:	69fb      	ldr	r3, [r7, #28]
 80017c0:	220a      	movs	r2, #10
 80017c2:	769a      	strb	r2, [r3, #26]
		pdata->maxInputValue = (uint32_t)pow(2, pdata->bitResolution);
 80017c4:	69fb      	ldr	r3, [r7, #28]
 80017c6:	7e9b      	ldrb	r3, [r3, #26]
 80017c8:	4618      	mov	r0, r3
 80017ca:	f7fe fe3f 	bl	800044c <__aeabi_ui2d>
 80017ce:	4602      	mov	r2, r0
 80017d0:	460b      	mov	r3, r1
 80017d2:	ec43 2b11 	vmov	d1, r2, r3
 80017d6:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8001810 <dac_MCP4811EP_create+0xa8>
 80017da:	f008 fb3b 	bl	8009e54 <pow>
 80017de:	ec53 2b10 	vmov	r2, r3, d0
 80017e2:	4610      	mov	r0, r2
 80017e4:	4619      	mov	r1, r3
 80017e6:	f7ff f983 	bl	8000af0 <__aeabi_d2uiz>
 80017ea:	4602      	mov	r2, r0
 80017ec:	69fb      	ldr	r3, [r7, #28]
 80017ee:	629a      	str	r2, [r3, #40]	; 0x28
		dac.data = pdata;
 80017f0:	69fb      	ldr	r3, [r7, #28]
 80017f2:	61bb      	str	r3, [r7, #24]
	}
	return dac;
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	461a      	mov	r2, r3
 80017f8:	f107 0314 	add.w	r3, r7, #20
 80017fc:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001800:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8001804:	68f8      	ldr	r0, [r7, #12]
 8001806:	3720      	adds	r7, #32
 8001808:	46bd      	mov	sp, r7
 800180a:	bd80      	pop	{r7, pc}
 800180c:	f3af 8000 	nop.w
 8001810:	00000000 	.word	0x00000000
 8001814:	40000000 	.word	0x40000000
 8001818:	20000014 	.word	0x20000014

0800181c <spi_select>:

static void spi_select(dac_t* self)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b082      	sub	sp, #8
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(
			self->data->portCS,
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	685b      	ldr	r3, [r3, #4]
	HAL_GPIO_WritePin(
 8001828:	6858      	ldr	r0, [r3, #4]
			self->data->pinCS,
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	685b      	ldr	r3, [r3, #4]
	HAL_GPIO_WritePin(
 800182e:	891b      	ldrh	r3, [r3, #8]
 8001830:	2200      	movs	r2, #0
 8001832:	4619      	mov	r1, r3
 8001834:	f004 ff3e 	bl	80066b4 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET
			);
}
 8001838:	bf00      	nop
 800183a:	3708      	adds	r7, #8
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}

08001840 <spi_deselect>:

static void spi_deselect(dac_t* self)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(
			self->data->portCS,
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	685b      	ldr	r3, [r3, #4]
	HAL_GPIO_WritePin(
 800184c:	6858      	ldr	r0, [r3, #4]
			self->data->pinCS,
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	685b      	ldr	r3, [r3, #4]
	HAL_GPIO_WritePin(
 8001852:	891b      	ldrh	r3, [r3, #8]
 8001854:	2201      	movs	r2, #1
 8001856:	4619      	mov	r1, r3
 8001858:	f004 ff2c 	bl	80066b4 <HAL_GPIO_WritePin>
			GPIO_PIN_SET
			);
}
 800185c:	bf00      	nop
 800185e:	3708      	adds	r7, #8
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}

08001864 <spi_hw_command>:

static void spi_hw_command(dac_t *self, uint8_t cmd)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b082      	sub	sp, #8
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
 800186c:	460b      	mov	r3, r1
 800186e:	70fb      	strb	r3, [r7, #3]
	HAL_SPI_Transmit(self->data->hspi, &cmd, 1, SPI_TIMEOUT);
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	685b      	ldr	r3, [r3, #4]
 8001874:	6818      	ldr	r0, [r3, #0]
 8001876:	1cf9      	adds	r1, r7, #3
 8001878:	230a      	movs	r3, #10
 800187a:	2201      	movs	r2, #1
 800187c:	f006 f8c3 	bl	8007a06 <HAL_SPI_Transmit>
	while(HAL_SPI_GetState(self->data->hspi) != HAL_SPI_STATE_READY)
 8001880:	bf00      	nop
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	4618      	mov	r0, r3
 800188a:	f006 fcc7 	bl	800821c <HAL_SPI_GetState>
 800188e:	4603      	mov	r3, r0
 8001890:	2b01      	cmp	r3, #1
 8001892:	d1f6      	bne.n	8001882 <spi_hw_command+0x1e>
		;
}
 8001894:	bf00      	nop
 8001896:	bf00      	nop
 8001898:	3708      	adds	r7, #8
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}

0800189e <screen_init>:
 */

#include "screen.h"

void screen_init(screen_t* self)
{
 800189e:	b580      	push	{r7, lr}
 80018a0:	b082      	sub	sp, #8
 80018a2:	af00      	add	r7, sp, #0
 80018a4:	6078      	str	r0, [r7, #4]
	self->vtable_->init(self);
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	6878      	ldr	r0, [r7, #4]
 80018ae:	4798      	blx	r3
}
 80018b0:	bf00      	nop
 80018b2:	3708      	adds	r7, #8
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}

080018b8 <screen_draw>:

void screen_draw(screen_t* self)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b082      	sub	sp, #8
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
	self->vtable_->draw(self);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	685b      	ldr	r3, [r3, #4]
 80018c6:	6878      	ldr	r0, [r7, #4]
 80018c8:	4798      	blx	r3
}
 80018ca:	bf00      	nop
 80018cc:	3708      	adds	r7, #8
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}

080018d2 <screen_update>:

void screen_update(screen_t* self)
{
 80018d2:	b580      	push	{r7, lr}
 80018d4:	b082      	sub	sp, #8
 80018d6:	af00      	add	r7, sp, #0
 80018d8:	6078      	str	r0, [r7, #4]
	self->vtable_->update(self);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	689b      	ldr	r3, [r3, #8]
 80018e0:	6878      	ldr	r0, [r7, #4]
 80018e2:	4798      	blx	r3
}
 80018e4:	bf00      	nop
 80018e6:	3708      	adds	r7, #8
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}

080018ec <init_>:
};

static struct screen_data_t data;

static void init_(screen_t* self)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b082      	sub	sp, #8
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
	memset(&data, 0, sizeof(data));
 80018f4:	2250      	movs	r2, #80	; 0x50
 80018f6:	2100      	movs	r1, #0
 80018f8:	4813      	ldr	r0, [pc, #76]	; (8001948 <init_+0x5c>)
 80018fa:	f008 fa59 	bl	8009db0 <memset>

	self->data->adcDRValueCurr = 0;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	6859      	ldr	r1, [r3, #4]
 8001902:	f04f 0200 	mov.w	r2, #0
 8001906:	f04f 0300 	mov.w	r3, #0
 800190a:	e9c1 2302 	strd	r2, r3, [r1, #8]
	self->data->adcDRValuePrev = 0;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	6859      	ldr	r1, [r3, #4]
 8001912:	f04f 0200 	mov.w	r2, #0
 8001916:	f04f 0300 	mov.w	r3, #0
 800191a:	e9c1 2304 	strd	r2, r3, [r1, #16]
	self->data->adcHVValueCurr = 0;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	6859      	ldr	r1, [r3, #4]
 8001922:	f04f 0200 	mov.w	r2, #0
 8001926:	f04f 0300 	mov.w	r3, #0
 800192a:	e9c1 2306 	strd	r2, r3, [r1, #24]
	self->data->adcHVValuePrev = 0;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6859      	ldr	r1, [r3, #4]
 8001932:	f04f 0200 	mov.w	r2, #0
 8001936:	f04f 0300 	mov.w	r3, #0
 800193a:	e9c1 2308 	strd	r2, r3, [r1, #32]
}
 800193e:	bf00      	nop
 8001940:	3708      	adds	r7, #8
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	20000108 	.word	0x20000108

0800194c <update_>:

static void update_(screen_t* self)
{
 800194c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001950:	b086      	sub	sp, #24
 8001952:	af02      	add	r7, sp, #8
 8001954:	60f8      	str	r0, [r7, #12]

	self->data->adcDRValueCurr = adc_get_cnt(&task.adcDoseRate);
 8001956:	4883      	ldr	r0, [pc, #524]	; (8001b64 <update_+0x218>)
 8001958:	f7ff fa84 	bl	8000e64 <adc_get_cnt>
 800195c:	4602      	mov	r2, r0
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	685b      	ldr	r3, [r3, #4]
 8001962:	2100      	movs	r1, #0
 8001964:	603a      	str	r2, [r7, #0]
 8001966:	6079      	str	r1, [r7, #4]
 8001968:	e9d7 1200 	ldrd	r1, r2, [r7]
 800196c:	e9c3 1202 	strd	r1, r2, [r3, #8]
	self->data->adcHVValueCurr = adc_get_cnt(&task.adcHV);
 8001970:	487d      	ldr	r0, [pc, #500]	; (8001b68 <update_+0x21c>)
 8001972:	f7ff fa77 	bl	8000e64 <adc_get_cnt>
 8001976:	4602      	mov	r2, r0
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	685b      	ldr	r3, [r3, #4]
 800197c:	2100      	movs	r1, #0
 800197e:	4692      	mov	sl, r2
 8001980:	468b      	mov	fp, r1
 8001982:	e9c3 ab06 	strd	sl, fp, [r3, #24]
	self->data->adcPRValueCurr = adc_get_cnt(&task.adcPressure);
 8001986:	4879      	ldr	r0, [pc, #484]	; (8001b6c <update_+0x220>)
 8001988:	f7ff fa6c 	bl	8000e64 <adc_get_cnt>
 800198c:	4602      	mov	r2, r0
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	2100      	movs	r1, #0
 8001994:	4690      	mov	r8, r2
 8001996:	4689      	mov	r9, r1
 8001998:	e9c3 890a 	strd	r8, r9, [r3, #40]	; 0x28

	self->data->adcDRAverValueCurr = adc_monitor_get_average_value(&task.adcDRMonitor);
 800199c:	4874      	ldr	r0, [pc, #464]	; (8001b70 <update_+0x224>)
 800199e:	f7ff fdb8 	bl	8001512 <adc_monitor_get_average_value>
 80019a2:	4602      	mov	r2, r0
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	17d1      	asrs	r1, r2, #31
 80019aa:	4614      	mov	r4, r2
 80019ac:	460d      	mov	r5, r1
 80019ae:	e9c3 450e 	strd	r4, r5, [r3, #56]	; 0x38

	if(self->data->adcPRValuePrev != self->data->adcPRValueCurr)
	{
	}*/

	ssd1306_Fill(Black);
 80019b2:	2000      	movs	r0, #0
 80019b4:	f001 fee4 	bl	8003780 <ssd1306_Fill>

	// HEAD
	ssd1306_SetCursor(HEAD_X, HEAD_Y);
 80019b8:	2303      	movs	r3, #3
 80019ba:	b2db      	uxtb	r3, r3
 80019bc:	2203      	movs	r2, #3
 80019be:	b2d2      	uxtb	r2, r2
 80019c0:	4611      	mov	r1, r2
 80019c2:	4618      	mov	r0, r3
 80019c4:	f002 f828 	bl	8003a18 <ssd1306_SetCursor>
	ssd1306_WriteInt(self->data->counter++,*TEXT_FONT, White);//("________________", *TEXT_FONT, White);
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	6818      	ldr	r0, [r3, #0]
 80019ce:	1c42      	adds	r2, r0, #1
 80019d0:	601a      	str	r2, [r3, #0]
 80019d2:	4b68      	ldr	r3, [pc, #416]	; (8001b74 <update_+0x228>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	2201      	movs	r2, #1
 80019d8:	9200      	str	r2, [sp, #0]
 80019da:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019dc:	f002 f866 	bl	8003aac <ssd1306_WriteInt>

	// DR
	ssd1306_SetCursor(DR_DESC_X, DR_DESC_Y);
 80019e0:	2303      	movs	r3, #3
 80019e2:	b2db      	uxtb	r3, r3
 80019e4:	221a      	movs	r2, #26
 80019e6:	b2d2      	uxtb	r2, r2
 80019e8:	4611      	mov	r1, r2
 80019ea:	4618      	mov	r0, r3
 80019ec:	f002 f814 	bl	8003a18 <ssd1306_SetCursor>
	ssd1306_WriteString("DR:", *TEXT_FONT, White);
 80019f0:	4b60      	ldr	r3, [pc, #384]	; (8001b74 <update_+0x228>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	2201      	movs	r2, #1
 80019f6:	9200      	str	r2, [sp, #0]
 80019f8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019fa:	485f      	ldr	r0, [pc, #380]	; (8001b78 <update_+0x22c>)
 80019fc:	f001 ffe6 	bl	80039cc <ssd1306_WriteString>
	ssd1306_SetCursor(DR_VAL_X, DR_VAL_Y);
 8001a00:	231e      	movs	r3, #30
 8001a02:	b2db      	uxtb	r3, r3
 8001a04:	221a      	movs	r2, #26
 8001a06:	b2d2      	uxtb	r2, r2
 8001a08:	4611      	mov	r1, r2
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f002 f804 	bl	8003a18 <ssd1306_SetCursor>
	//ssd1306_WriteInt((int)adc_get_vout(&task.adcDoseRate) * 1e+6, *TEXT_FONT, White);
	ssd1306_WriteInt(adc_get_cnt(&task.adcDoseRate), *TEXT_FONT, White);
 8001a10:	4854      	ldr	r0, [pc, #336]	; (8001b64 <update_+0x218>)
 8001a12:	f7ff fa27 	bl	8000e64 <adc_get_cnt>
 8001a16:	4603      	mov	r3, r0
 8001a18:	4618      	mov	r0, r3
 8001a1a:	4b56      	ldr	r3, [pc, #344]	; (8001b74 <update_+0x228>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	2201      	movs	r2, #1
 8001a20:	9200      	str	r2, [sp, #0]
 8001a22:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a24:	f002 f842 	bl	8003aac <ssd1306_WriteInt>
	ssd1306_SetCursor(DR_UNIT_X, DR_UNIT_Y);
 8001a28:	235a      	movs	r3, #90	; 0x5a
 8001a2a:	b2db      	uxtb	r3, r3
 8001a2c:	221a      	movs	r2, #26
 8001a2e:	b2d2      	uxtb	r2, r2
 8001a30:	4611      	mov	r1, r2
 8001a32:	4618      	mov	r0, r3
 8001a34:	f001 fff0 	bl	8003a18 <ssd1306_SetCursor>
	ssd1306_WriteString("uV", *TEXT_FONT, White);
 8001a38:	4b4e      	ldr	r3, [pc, #312]	; (8001b74 <update_+0x228>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	2201      	movs	r2, #1
 8001a3e:	9200      	str	r2, [sp, #0]
 8001a40:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a42:	484e      	ldr	r0, [pc, #312]	; (8001b7c <update_+0x230>)
 8001a44:	f001 ffc2 	bl	80039cc <ssd1306_WriteString>

	// HV
	ssd1306_SetCursor(HV_DESC_X, HV_DESC_Y);
 8001a48:	2303      	movs	r3, #3
 8001a4a:	b2db      	uxtb	r3, r3
 8001a4c:	2228      	movs	r2, #40	; 0x28
 8001a4e:	b2d2      	uxtb	r2, r2
 8001a50:	4611      	mov	r1, r2
 8001a52:	4618      	mov	r0, r3
 8001a54:	f001 ffe0 	bl	8003a18 <ssd1306_SetCursor>
	ssd1306_WriteString("HV:", *TEXT_FONT, White);
 8001a58:	4b46      	ldr	r3, [pc, #280]	; (8001b74 <update_+0x228>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	2201      	movs	r2, #1
 8001a5e:	9200      	str	r2, [sp, #0]
 8001a60:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a62:	4847      	ldr	r0, [pc, #284]	; (8001b80 <update_+0x234>)
 8001a64:	f001 ffb2 	bl	80039cc <ssd1306_WriteString>
	ssd1306_SetCursor(HV_VAL_X, HV_VAL_Y);
 8001a68:	231e      	movs	r3, #30
 8001a6a:	b2db      	uxtb	r3, r3
 8001a6c:	2228      	movs	r2, #40	; 0x28
 8001a6e:	b2d2      	uxtb	r2, r2
 8001a70:	4611      	mov	r1, r2
 8001a72:	4618      	mov	r0, r3
 8001a74:	f001 ffd0 	bl	8003a18 <ssd1306_SetCursor>
	ssd1306_WriteInt((hv_get_output_voltage_V(&task.hv_system)), *TEXT_FONT, White);
 8001a78:	4842      	ldr	r0, [pc, #264]	; (8001b84 <update_+0x238>)
 8001a7a:	f000 fe85 	bl	8002788 <hv_get_output_voltage_V>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	4618      	mov	r0, r3
 8001a82:	4b3c      	ldr	r3, [pc, #240]	; (8001b74 <update_+0x228>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	2201      	movs	r2, #1
 8001a88:	9200      	str	r2, [sp, #0]
 8001a8a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a8c:	f002 f80e 	bl	8003aac <ssd1306_WriteInt>
	//ssd1306_WriteInt(adc_get_cnt(&task.adcHV), *TEXT_FONT, White);
	ssd1306_SetCursor(HV_UNIT_X, HV_UNIT_Y);
 8001a90:	235a      	movs	r3, #90	; 0x5a
 8001a92:	b2db      	uxtb	r3, r3
 8001a94:	2228      	movs	r2, #40	; 0x28
 8001a96:	b2d2      	uxtb	r2, r2
 8001a98:	4611      	mov	r1, r2
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f001 ffbc 	bl	8003a18 <ssd1306_SetCursor>
	ssd1306_WriteString("V", *TEXT_FONT, White);
 8001aa0:	4b34      	ldr	r3, [pc, #208]	; (8001b74 <update_+0x228>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	2201      	movs	r2, #1
 8001aa6:	9200      	str	r2, [sp, #0]
 8001aa8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001aaa:	4837      	ldr	r0, [pc, #220]	; (8001b88 <update_+0x23c>)
 8001aac:	f001 ff8e 	bl	80039cc <ssd1306_WriteString>

	// Pressure
	ssd1306_SetCursor(PRESS_DESC_X, PRESS_DESC_Y);
 8001ab0:	2303      	movs	r3, #3
 8001ab2:	b2db      	uxtb	r3, r3
 8001ab4:	2236      	movs	r2, #54	; 0x36
 8001ab6:	b2d2      	uxtb	r2, r2
 8001ab8:	4611      	mov	r1, r2
 8001aba:	4618      	mov	r0, r3
 8001abc:	f001 ffac 	bl	8003a18 <ssd1306_SetCursor>
	ssd1306_WriteString("PR:", *TEXT_FONT, White);
 8001ac0:	4b2c      	ldr	r3, [pc, #176]	; (8001b74 <update_+0x228>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	2201      	movs	r2, #1
 8001ac6:	9200      	str	r2, [sp, #0]
 8001ac8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001aca:	4830      	ldr	r0, [pc, #192]	; (8001b8c <update_+0x240>)
 8001acc:	f001 ff7e 	bl	80039cc <ssd1306_WriteString>
	ssd1306_SetCursor(PRESS_VAL_X, PRESS_VAL_Y);
 8001ad0:	231e      	movs	r3, #30
 8001ad2:	b2db      	uxtb	r3, r3
 8001ad4:	2236      	movs	r2, #54	; 0x36
 8001ad6:	b2d2      	uxtb	r2, r2
 8001ad8:	4611      	mov	r1, r2
 8001ada:	4618      	mov	r0, r3
 8001adc:	f001 ff9c 	bl	8003a18 <ssd1306_SetCursor>
	ssd1306_WriteInt(pressure_sensor_get_kPa(&task.pressureSensor), *TEXT_FONT, White);
 8001ae0:	482b      	ldr	r0, [pc, #172]	; (8001b90 <update_+0x244>)
 8001ae2:	f001 fd8c 	bl	80035fe <pressure_sensor_get_kPa>
 8001ae6:	4b23      	ldr	r3, [pc, #140]	; (8001b74 <update_+0x228>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	2201      	movs	r2, #1
 8001aec:	9200      	str	r2, [sp, #0]
 8001aee:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001af0:	f001 ffdc 	bl	8003aac <ssd1306_WriteInt>
	ssd1306_SetCursor(PRESS_UNIT_X, PRESS_UNIT_Y);
 8001af4:	235a      	movs	r3, #90	; 0x5a
 8001af6:	b2db      	uxtb	r3, r3
 8001af8:	2236      	movs	r2, #54	; 0x36
 8001afa:	b2d2      	uxtb	r2, r2
 8001afc:	4611      	mov	r1, r2
 8001afe:	4618      	mov	r0, r3
 8001b00:	f001 ff8a 	bl	8003a18 <ssd1306_SetCursor>
	ssd1306_WriteString("kPa", *TEXT_FONT, White);
 8001b04:	4b1b      	ldr	r3, [pc, #108]	; (8001b74 <update_+0x228>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	2201      	movs	r2, #1
 8001b0a:	9200      	str	r2, [sp, #0]
 8001b0c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b0e:	4821      	ldr	r0, [pc, #132]	; (8001b94 <update_+0x248>)
 8001b10:	f001 ff5c 	bl	80039cc <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 8001b14:	f001 fe4c 	bl	80037b0 <ssd1306_UpdateScreen>
	/*if(self->data->adcDRAverValuePrev != self->data->adcDRAverValueCurr)
	{
	} */


	self->data->adcDRValuePrev = self->data->adcDRValueCurr;
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	68fa      	ldr	r2, [r7, #12]
 8001b1e:	6851      	ldr	r1, [r2, #4]
 8001b20:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001b24:	e9c1 2304 	strd	r2, r3, [r1, #16]
	self->data->adcHVValuePrev = self->data->adcHVValueCurr;
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	68fa      	ldr	r2, [r7, #12]
 8001b2e:	6851      	ldr	r1, [r2, #4]
 8001b30:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001b34:	e9c1 2308 	strd	r2, r3, [r1, #32]
	self->data->adcPRValuePrev = self->data->adcPRValueCurr;
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	68fa      	ldr	r2, [r7, #12]
 8001b3e:	6851      	ldr	r1, [r2, #4]
 8001b40:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8001b44:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30

	self->data->adcDRAverValuePrev = self->data->adcDRAverValueCurr;
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	685b      	ldr	r3, [r3, #4]
 8001b4c:	68fa      	ldr	r2, [r7, #12]
 8001b4e:	6851      	ldr	r1, [r2, #4]
 8001b50:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8001b54:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
}
 8001b58:	bf00      	nop
 8001b5a:	3710      	adds	r7, #16
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b62:	bf00      	nop
 8001b64:	20000554 	.word	0x20000554
 8001b68:	2000055c 	.word	0x2000055c
 8001b6c:	20000564 	.word	0x20000564
 8001b70:	2000056c 	.word	0x2000056c
 8001b74:	20000020 	.word	0x20000020
 8001b78:	0800ae10 	.word	0x0800ae10
 8001b7c:	0800ae14 	.word	0x0800ae14
 8001b80:	0800ae18 	.word	0x0800ae18
 8001b84:	200005e0 	.word	0x200005e0
 8001b88:	0800ae1c 	.word	0x0800ae1c
 8001b8c:	0800ae20 	.word	0x0800ae20
 8001b90:	200005c0 	.word	0x200005c0
 8001b94:	0800ae24 	.word	0x0800ae24

08001b98 <draw_>:

static void draw_(screen_t* self)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b084      	sub	sp, #16
 8001b9c:	af02      	add	r7, sp, #8
 8001b9e:	6078      	str	r0, [r7, #4]
	ssd1306_Fill(Black);
 8001ba0:	2000      	movs	r0, #0
 8001ba2:	f001 fded 	bl	8003780 <ssd1306_Fill>
	ssd1306_SetCursor(3, 3);
 8001ba6:	2103      	movs	r1, #3
 8001ba8:	2003      	movs	r0, #3
 8001baa:	f001 ff35 	bl	8003a18 <ssd1306_SetCursor>
	ssd1306_WriteString("Loading...", *TEXT_FONT, White);
 8001bae:	4b07      	ldr	r3, [pc, #28]	; (8001bcc <draw_+0x34>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	2201      	movs	r2, #1
 8001bb4:	9200      	str	r2, [sp, #0]
 8001bb6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bb8:	4805      	ldr	r0, [pc, #20]	; (8001bd0 <draw_+0x38>)
 8001bba:	f001 ff07 	bl	80039cc <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8001bbe:	f001 fdf7 	bl	80037b0 <ssd1306_UpdateScreen>
}
 8001bc2:	bf00      	nop
 8001bc4:	3708      	adds	r7, #8
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	20000020 	.word	0x20000020
 8001bd0:	0800ae28 	.word	0x0800ae28

08001bd4 <reg_keyboard_cbs_>:

static void reg_keyboard_cbs_(screen_t* self, keyboard_t* keyboard)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b082      	sub	sp, #8
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
 8001bdc:	6039      	str	r1, [r7, #0]
	if(keyboard)
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d002      	beq.n	8001bea <reg_keyboard_cbs_+0x16>
	{
		keyboard_reset_cbs(keyboard);
 8001be4:	6838      	ldr	r0, [r7, #0]
 8001be6:	f000 feee 	bl	80029c6 <keyboard_reset_cbs>
	}
}
 8001bea:	bf00      	nop
 8001bec:	3708      	adds	r7, #8
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}
	...

08001bf4 <screen_1_instance>:
	&methods,
	&data
};

screen_t* screen_1_instance()
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	af00      	add	r7, sp, #0
	if(!initialized)
 8001bf8:	4b06      	ldr	r3, [pc, #24]	; (8001c14 <screen_1_instance+0x20>)
 8001bfa:	781b      	ldrb	r3, [r3, #0]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d105      	bne.n	8001c0c <screen_1_instance+0x18>
	{
		screen_init(&single_screen);
 8001c00:	4805      	ldr	r0, [pc, #20]	; (8001c18 <screen_1_instance+0x24>)
 8001c02:	f7ff fe4c 	bl	800189e <screen_init>
		initialized = 1;
 8001c06:	4b03      	ldr	r3, [pc, #12]	; (8001c14 <screen_1_instance+0x20>)
 8001c08:	2201      	movs	r2, #1
 8001c0a:	701a      	strb	r2, [r3, #0]
	}
	return &single_screen;
 8001c0c:	4b02      	ldr	r3, [pc, #8]	; (8001c18 <screen_1_instance+0x24>)
}
 8001c0e:	4618      	mov	r0, r3
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	bf00      	nop
 8001c14:	20000106 	.word	0x20000106
 8001c18:	20000034 	.word	0x20000034

08001c1c <flash_data_erase_sector>:

#define FLASH_DATA_SECTOR FLASH_SECTOR_11 /* Sector  0x080E0000 - 0x080FFFFF */
#define FLASH_DATA_BASE_ADDR 0x080E0000

static void flash_data_erase_sector()
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b086      	sub	sp, #24
 8001c20:	af00      	add	r7, sp, #0
	FLASH_EraseInitTypeDef FlashErase;
	uint32_t sectorError = 0;
 8001c22:	2300      	movs	r3, #0
 8001c24:	603b      	str	r3, [r7, #0]
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c26:	b672      	cpsid	i
}
 8001c28:	bf00      	nop

	__disable_irq();
	HAL_FLASH_Unlock();
 8001c2a:	f004 f90b 	bl	8005e44 <HAL_FLASH_Unlock>

	FlashErase.TypeErase = FLASH_TYPEERASE_SECTORS;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	607b      	str	r3, [r7, #4]
	FlashErase.NbSectors = 1;
 8001c32:	2301      	movs	r3, #1
 8001c34:	613b      	str	r3, [r7, #16]
	FlashErase.Sector = FLASH_DATA_SECTOR;
 8001c36:	230b      	movs	r3, #11
 8001c38:	60fb      	str	r3, [r7, #12]
	FlashErase.VoltageRange = VOLTAGE_RANGE_3;
 8001c3a:	2302      	movs	r3, #2
 8001c3c:	617b      	str	r3, [r7, #20]
	if (HAL_FLASHEx_Erase(&FlashErase, &sectorError) != HAL_OK)
 8001c3e:	463a      	mov	r2, r7
 8001c40:	1d3b      	adds	r3, r7, #4
 8001c42:	4611      	mov	r1, r2
 8001c44:	4618      	mov	r0, r3
 8001c46:	f004 fa5f 	bl	8006108 <HAL_FLASHEx_Erase>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d003      	beq.n	8001c58 <flash_data_erase_sector+0x3c>
	{
		HAL_FLASH_Lock();
 8001c50:	f004 f91a 	bl	8005e88 <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8001c54:	b662      	cpsie	i
}
 8001c56:	bf00      	nop
        __enable_irq();
		//return HAL_ERROR;
	}
	HAL_FLASH_Lock();
 8001c58:	f004 f916 	bl	8005e88 <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8001c5c:	b662      	cpsie	i
}
 8001c5e:	bf00      	nop
    __enable_irq();
}
 8001c60:	bf00      	nop
 8001c62:	3718      	adds	r7, #24
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}

08001c68 <flash_data_write>:

void flash_data_write(flash_data_t data)
{
 8001c68:	b5b0      	push	{r4, r5, r7, lr}
 8001c6a:	b086      	sub	sp, #24
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	463b      	mov	r3, r7
 8001c70:	e883 0003 	stmia.w	r3, {r0, r1}
	flash_data_erase_sector();
 8001c74:	f7ff ffd2 	bl	8001c1c <flash_data_erase_sector>
  __ASM volatile ("cpsid i" : : : "memory");
 8001c78:	b672      	cpsid	i
}
 8001c7a:	bf00      	nop

	HAL_StatusTypeDef status;
	__disable_irq();
	status = HAL_FLASH_Unlock();
 8001c7c:	f004 f8e2 	bl	8005e44 <HAL_FLASH_Unlock>
 8001c80:	4603      	mov	r3, r0
 8001c82:	75fb      	strb	r3, [r7, #23]

	uint32_t addr = FLASH_DATA_BASE_ADDR;
 8001c84:	4b15      	ldr	r3, [pc, #84]	; (8001cdc <flash_data_write+0x74>)
 8001c86:	613b      	str	r3, [r7, #16]
	uint8_t* ptr = (uint8_t*)&data;
 8001c88:	463b      	mov	r3, r7
 8001c8a:	60bb      	str	r3, [r7, #8]
	int i;
	for(i = 0; i < sizeof(flash_data_t); i++)
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	60fb      	str	r3, [r7, #12]
 8001c90:	e018      	b.n	8001cc4 <flash_data_write+0x5c>
	{
		status += HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, addr, ptr[i]);
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	68ba      	ldr	r2, [r7, #8]
 8001c96:	4413      	add	r3, r2
 8001c98:	781b      	ldrb	r3, [r3, #0]
 8001c9a:	b2db      	uxtb	r3, r3
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	461c      	mov	r4, r3
 8001ca0:	4615      	mov	r5, r2
 8001ca2:	4622      	mov	r2, r4
 8001ca4:	462b      	mov	r3, r5
 8001ca6:	6939      	ldr	r1, [r7, #16]
 8001ca8:	2000      	movs	r0, #0
 8001caa:	f004 f877 	bl	8005d9c <HAL_FLASH_Program>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	461a      	mov	r2, r3
 8001cb2:	7dfb      	ldrb	r3, [r7, #23]
 8001cb4:	4413      	add	r3, r2
 8001cb6:	75fb      	strb	r3, [r7, #23]
		addr++;
 8001cb8:	693b      	ldr	r3, [r7, #16]
 8001cba:	3301      	adds	r3, #1
 8001cbc:	613b      	str	r3, [r7, #16]
	for(i = 0; i < sizeof(flash_data_t); i++)
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	3301      	adds	r3, #1
 8001cc2:	60fb      	str	r3, [r7, #12]
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	2b07      	cmp	r3, #7
 8001cc8:	d9e3      	bls.n	8001c92 <flash_data_write+0x2a>
  __ASM volatile ("cpsie i" : : : "memory");
 8001cca:	b662      	cpsie	i
}
 8001ccc:	bf00      	nop
	}
	__enable_irq();
	HAL_FLASH_Lock();
 8001cce:	f004 f8db 	bl	8005e88 <HAL_FLASH_Lock>
}
 8001cd2:	bf00      	nop
 8001cd4:	3718      	adds	r7, #24
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bdb0      	pop	{r4, r5, r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	080e0000 	.word	0x080e0000

08001ce0 <flash_data_read>:

flash_data_t flash_data_read()
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b088      	sub	sp, #32
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
	flash_data_t data;
	memset((void*)&data, 0, sizeof(data));
 8001ce8:	f107 030c 	add.w	r3, r7, #12
 8001cec:	2208      	movs	r2, #8
 8001cee:	2100      	movs	r1, #0
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f008 f85d 	bl	8009db0 <memset>

	uint8_t* ptr = (uint8_t*)&data;
 8001cf6:	f107 030c 	add.w	r3, r7, #12
 8001cfa:	617b      	str	r3, [r7, #20]
	uint32_t addr = FLASH_DATA_BASE_ADDR;
 8001cfc:	4b0f      	ldr	r3, [pc, #60]	; (8001d3c <flash_data_read+0x5c>)
 8001cfe:	61fb      	str	r3, [r7, #28]
	int i;
	for(i = 0; i < sizeof(flash_data_t); i++)
 8001d00:	2300      	movs	r3, #0
 8001d02:	61bb      	str	r3, [r7, #24]
 8001d04:	e00c      	b.n	8001d20 <flash_data_read+0x40>
	{
		*(ptr + i) = *(__IO uint8_t*)addr;
 8001d06:	69fa      	ldr	r2, [r7, #28]
 8001d08:	69bb      	ldr	r3, [r7, #24]
 8001d0a:	6979      	ldr	r1, [r7, #20]
 8001d0c:	440b      	add	r3, r1
 8001d0e:	7812      	ldrb	r2, [r2, #0]
 8001d10:	b2d2      	uxtb	r2, r2
 8001d12:	701a      	strb	r2, [r3, #0]
		addr++;
 8001d14:	69fb      	ldr	r3, [r7, #28]
 8001d16:	3301      	adds	r3, #1
 8001d18:	61fb      	str	r3, [r7, #28]
	for(i = 0; i < sizeof(flash_data_t); i++)
 8001d1a:	69bb      	ldr	r3, [r7, #24]
 8001d1c:	3301      	adds	r3, #1
 8001d1e:	61bb      	str	r3, [r7, #24]
 8001d20:	69bb      	ldr	r3, [r7, #24]
 8001d22:	2b07      	cmp	r3, #7
 8001d24:	d9ef      	bls.n	8001d06 <flash_data_read+0x26>
	}
	return data;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	461a      	mov	r2, r3
 8001d2a:	f107 030c 	add.w	r3, r7, #12
 8001d2e:	cb03      	ldmia	r3!, {r0, r1}
 8001d30:	6010      	str	r0, [r2, #0]
 8001d32:	6051      	str	r1, [r2, #4]
}
 8001d34:	6878      	ldr	r0, [r7, #4]
 8001d36:	3720      	adds	r7, #32
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	080e0000 	.word	0x080e0000

08001d40 <general_task_init>:
#define TIMER_FREQUENCY (uint32_t)84000000

//extern TIM_HandleTypeDef htim7;

void general_task_init(general_task_t* self)
{
 8001d40:	b590      	push	{r4, r7, lr}
 8001d42:	b0ad      	sub	sp, #180	; 0xb4
 8001d44:	af08      	add	r7, sp, #32
 8001d46:	60f8      	str	r0, [r7, #12]
	HAL_Delay(100);
 8001d48:	2064      	movs	r0, #100	; 0x64
 8001d4a:	f003 fe2d 	bl	80059a8 <HAL_Delay>
	memset(self, 0, sizeof(*self));
 8001d4e:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 8001d52:	2100      	movs	r1, #0
 8001d54:	68f8      	ldr	r0, [r7, #12]
 8001d56:	f008 f82b 	bl	8009db0 <memset>

	self->loopPeriod_ms = 1;
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	2201      	movs	r2, #1
 8001d5e:	801a      	strh	r2, [r3, #0]
	self->freqIT = TIMER_FREQUENCY / (adctim->Init.Period + 1) / (adctim->Init.Prescaler + 1);
 8001d60:	4bc7      	ldr	r3, [pc, #796]	; (8002080 <general_task_init+0x340>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	68db      	ldr	r3, [r3, #12]
 8001d66:	3301      	adds	r3, #1
 8001d68:	4ac6      	ldr	r2, [pc, #792]	; (8002084 <general_task_init+0x344>)
 8001d6a:	fbb2 f2f3 	udiv	r2, r2, r3
 8001d6e:	4bc4      	ldr	r3, [pc, #784]	; (8002080 <general_task_init+0x340>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	3301      	adds	r3, #1
 8001d76:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d7a:	b29a      	uxth	r2, r3
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	805a      	strh	r2, [r3, #2]
	self->adcNoCnt = 0;
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	2200      	movs	r2, #0
 8001d84:	f8c3 21b8 	str.w	r2, [r3, #440]	; 0x1b8

	/* ADC */
	uint32_t adcWaitCycles = 120;
 8001d88:	2378      	movs	r3, #120	; 0x78
 8001d8a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	self->adcDoseRate = adc_AD7791_create(&hspi3, ADC_DOSE_SPI_CS_GPIO_Port, ADC_DOSE_SPI_CS_Pin, Vref_dose, FR_word, MR_word, adcWaitCycles);
	adc_init(&self->adcDoseRate);
	HAL_Delay(5);
#endif
#if ADS1246_EN
	double Vref_dose = 2.5;
 8001d8e:	f04f 0200 	mov.w	r2, #0
 8001d92:	4bbd      	ldr	r3, [pc, #756]	; (8002088 <general_task_init+0x348>)
 8001d94:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80

	uint8_t PGA_dose = 0b000;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
	uint8_t DR_dose = 0b0010; // was 0b0010
 8001d9e:	2302      	movs	r3, #2
 8001da0:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e
	uint8_t SYS0_dose = DR_dose | (PGA_dose << 4);
 8001da4:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8001da8:	011b      	lsls	r3, r3, #4
 8001daa:	b25a      	sxtb	r2, r3
 8001dac:	f997 307e 	ldrsb.w	r3, [r7, #126]	; 0x7e
 8001db0:	4313      	orrs	r3, r2
 8001db2:	b25b      	sxtb	r3, r3
 8001db4:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d
	self->adcDoseRate = adc_ADS1246_create(&hspi3,
 8001db8:	68fc      	ldr	r4, [r7, #12]
 8001dba:	4638      	mov	r0, r7
 8001dbc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001dc0:	9307      	str	r3, [sp, #28]
 8001dc2:	f897 307d 	ldrb.w	r3, [r7, #125]	; 0x7d
 8001dc6:	9306      	str	r3, [sp, #24]
 8001dc8:	2300      	movs	r3, #0
 8001dca:	9305      	str	r3, [sp, #20]
 8001dcc:	2300      	movs	r3, #0
 8001dce:	9304      	str	r3, [sp, #16]
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	9303      	str	r3, [sp, #12]
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	9302      	str	r3, [sp, #8]
 8001dd8:	2310      	movs	r3, #16
 8001dda:	9301      	str	r3, [sp, #4]
 8001ddc:	4bab      	ldr	r3, [pc, #684]	; (800208c <general_task_init+0x34c>)
 8001dde:	9300      	str	r3, [sp, #0]
 8001de0:	ed97 0b20 	vldr	d0, [r7, #128]	; 0x80
 8001de4:	2304      	movs	r3, #4
 8001de6:	4aaa      	ldr	r2, [pc, #680]	; (8002090 <general_task_init+0x350>)
 8001de8:	49aa      	ldr	r1, [pc, #680]	; (8002094 <general_task_init+0x354>)
 8001dea:	f7ff f9d5 	bl	8001198 <adc_ADS1246_create>
 8001dee:	f504 73de 	add.w	r3, r4, #444	; 0x1bc
 8001df2:	463a      	mov	r2, r7
 8001df4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001df8:	e883 0003 	stmia.w	r3, {r0, r1}
			Vref_dose,
			adcWaitCycles
			);
#endif

	adc_init(&self->adcDoseRate);
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001e02:	4618      	mov	r0, r3
 8001e04:	f7ff f812 	bl	8000e2c <adc_init>
	HAL_Delay(5);
 8001e08:	2005      	movs	r0, #5
 8001e0a:	f003 fdcd 	bl	80059a8 <HAL_Delay>


	/* ADC HV - bipolar */
	//self->adcHV = adc_AD7791_create(&hspi1, ADC_HV_SPI_CS_GPIO_Port, ADC_HV_SPI_CS_Pin, Vref_hv, FR_word, MR_word, adcWaitCycles + 10);

	double Vref_hv = 2.5;
 8001e0e:	f04f 0200 	mov.w	r2, #0
 8001e12:	4b9d      	ldr	r3, [pc, #628]	; (8002088 <general_task_init+0x348>)
 8001e14:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
	uint8_t PGA_hv = 0b000;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	uint8_t DR_hv = 0b0010; // was 0b0010
 8001e1e:	2302      	movs	r3, #2
 8001e20:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
	uint8_t SYS0_hv = DR_hv | (PGA_hv << 4);
 8001e24:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001e28:	011b      	lsls	r3, r3, #4
 8001e2a:	b25a      	sxtb	r2, r3
 8001e2c:	f997 306e 	ldrsb.w	r3, [r7, #110]	; 0x6e
 8001e30:	4313      	orrs	r3, r2
 8001e32:	b25b      	sxtb	r3, r3
 8001e34:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d
	self->adcHV = adc_ADS1246_create(&hspi1,
 8001e38:	68fc      	ldr	r4, [r7, #12]
 8001e3a:	4638      	mov	r0, r7
 8001e3c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001e40:	9307      	str	r3, [sp, #28]
 8001e42:	f897 306d 	ldrb.w	r3, [r7, #109]	; 0x6d
 8001e46:	9306      	str	r3, [sp, #24]
 8001e48:	2300      	movs	r3, #0
 8001e4a:	9305      	str	r3, [sp, #20]
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	9304      	str	r3, [sp, #16]
 8001e50:	2300      	movs	r3, #0
 8001e52:	9303      	str	r3, [sp, #12]
 8001e54:	2300      	movs	r3, #0
 8001e56:	9302      	str	r3, [sp, #8]
 8001e58:	2320      	movs	r3, #32
 8001e5a:	9301      	str	r3, [sp, #4]
 8001e5c:	4b8b      	ldr	r3, [pc, #556]	; (800208c <general_task_init+0x34c>)
 8001e5e:	9300      	str	r3, [sp, #0]
 8001e60:	ed97 0b1c 	vldr	d0, [r7, #112]	; 0x70
 8001e64:	2308      	movs	r3, #8
 8001e66:	4a8a      	ldr	r2, [pc, #552]	; (8002090 <general_task_init+0x350>)
 8001e68:	498b      	ldr	r1, [pc, #556]	; (8002098 <general_task_init+0x358>)
 8001e6a:	f7ff f995 	bl	8001198 <adc_ADS1246_create>
 8001e6e:	f504 73e2 	add.w	r3, r4, #452	; 0x1c4
 8001e72:	463a      	mov	r2, r7
 8001e74:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001e78:	e883 0003 	stmia.w	r3, {r0, r1}
			Vref_hv,
			SYS0_hv,
			adcWaitCycles
			);

	adc_init(&self->adcHV);
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 8001e82:	4618      	mov	r0, r3
 8001e84:	f7fe ffd2 	bl	8000e2c <adc_init>
	HAL_Delay(5);
 8001e88:	2005      	movs	r0, #5
 8001e8a:	f003 fd8d 	bl	80059a8 <HAL_Delay>

	/* ADC Pressure - unipolar */
	// Filter register mode
	double Vref_press = 2.5;
 8001e8e:	f04f 0200 	mov.w	r2, #0
 8001e92:	4b7d      	ldr	r3, [pc, #500]	; (8002088 <general_task_init+0x348>)
 8001e94:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
	uint8_t PGA_press = 0b000;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t DR_press = 0b0010; // was 0b0010
 8001e9e:	2302      	movs	r3, #2
 8001ea0:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	uint8_t SYS0_press = DR_press | (PGA_press << 4);
 8001ea4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001ea8:	011b      	lsls	r3, r3, #4
 8001eaa:	b25a      	sxtb	r2, r3
 8001eac:	f997 305e 	ldrsb.w	r3, [r7, #94]	; 0x5e
 8001eb0:	4313      	orrs	r3, r2
 8001eb2:	b25b      	sxtb	r3, r3
 8001eb4:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	self->adcPressure= adc_ADS1246_create(&hspi1,
 8001eb8:	68fc      	ldr	r4, [r7, #12]
 8001eba:	4638      	mov	r0, r7
 8001ebc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001ec0:	9307      	str	r3, [sp, #28]
 8001ec2:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 8001ec6:	9306      	str	r3, [sp, #24]
 8001ec8:	2300      	movs	r3, #0
 8001eca:	9305      	str	r3, [sp, #20]
 8001ecc:	2300      	movs	r3, #0
 8001ece:	9304      	str	r3, [sp, #16]
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	9303      	str	r3, [sp, #12]
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	9302      	str	r3, [sp, #8]
 8001ed8:	2308      	movs	r3, #8
 8001eda:	9301      	str	r3, [sp, #4]
 8001edc:	4b6b      	ldr	r3, [pc, #428]	; (800208c <general_task_init+0x34c>)
 8001ede:	9300      	str	r3, [sp, #0]
 8001ee0:	ed97 0b18 	vldr	d0, [r7, #96]	; 0x60
 8001ee4:	2302      	movs	r3, #2
 8001ee6:	4a6a      	ldr	r2, [pc, #424]	; (8002090 <general_task_init+0x350>)
 8001ee8:	496b      	ldr	r1, [pc, #428]	; (8002098 <general_task_init+0x358>)
 8001eea:	f7ff f955 	bl	8001198 <adc_ADS1246_create>
 8001eee:	f504 73e6 	add.w	r3, r4, #460	; 0x1cc
 8001ef2:	463a      	mov	r2, r7
 8001ef4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001ef8:	e883 0003 	stmia.w	r3, {r0, r1}
			Vref_press,
			SYS0_press,
			adcWaitCycles
			);

	adc_init(&self->adcPressure);
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	f503 73e6 	add.w	r3, r3, #460	; 0x1cc
 8001f02:	4618      	mov	r0, r3
 8001f04:	f7fe ff92 	bl	8000e2c <adc_init>

	/* ADC Dose Rate monitor */
	adc_monitor_init(&self->adcDRMonitor, &self->adcDoseRate, USR_ADC_TIM_IRQn);
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	f503 70ea 	add.w	r0, r3, #468	; 0x1d4
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001f14:	2236      	movs	r2, #54	; 0x36
 8001f16:	4619      	mov	r1, r3
 8001f18:	f7ff fa18 	bl	800134c <adc_monitor_init>

	/* ADC HV monitor */
	adc_monitor_init(&self->adcHVMonitor, &self->adcHV, USR_ADC_TIM_IRQn);
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	f503 70f8 	add.w	r0, r3, #496	; 0x1f0
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 8001f28:	2236      	movs	r2, #54	; 0x36
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	f7ff fa0e 	bl	800134c <adc_monitor_init>

	/* ADC Pressure monitor */
	adc_monitor_init(&self->adcPRMonitor, &self->adcPressure, USR_ADC_TIM_IRQn);
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	f503 7003 	add.w	r0, r3, #524	; 0x20c
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	f503 73e6 	add.w	r3, r3, #460	; 0x1cc
 8001f3c:	2236      	movs	r2, #54	; 0x36
 8001f3e:	4619      	mov	r1, r3
 8001f40:	f7ff fa04 	bl	800134c <adc_monitor_init>

	/* Pressure sensor */
	int pressureOffsetkPa = 100; // kPa
 8001f44:	2364      	movs	r3, #100	; 0x64
 8001f46:	65bb      	str	r3, [r7, #88]	; 0x58
	float kPaPerV = 20. * 1e+2 / 2.5;
 8001f48:	4b54      	ldr	r3, [pc, #336]	; (800209c <general_task_init+0x35c>)
 8001f4a:	657b      	str	r3, [r7, #84]	; 0x54

	pressure_sensor_init(&self->pressureSensor, pressureOffsetkPa, kPaPerV, &self->adcPressure);
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	f503 740a 	add.w	r4, r3, #552	; 0x228
 8001f52:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8001f54:	f7fe fa9c 	bl	8000490 <__aeabi_f2d>
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	f503 73e6 	add.w	r3, r3, #460	; 0x1cc
 8001f5e:	461a      	mov	r2, r3
 8001f60:	ec41 0b10 	vmov	d0, r0, r1
 8001f64:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8001f66:	4620      	mov	r0, r4
 8001f68:	f001 fb2c 	bl	80035c4 <pressure_sensor_init>

	/* DAC HV Input */
	//self->dacInputHV = dac_emulator_create(); // emulator
	self->dacInputHV = dac_MCP4811EP_create(&hspi2,
 8001f6c:	68fc      	ldr	r4, [r7, #12]
 8001f6e:	4638      	mov	r0, r7
 8001f70:	2300      	movs	r3, #0
 8001f72:	9303      	str	r3, [sp, #12]
 8001f74:	2300      	movs	r3, #0
 8001f76:	9302      	str	r3, [sp, #8]
 8001f78:	2300      	movs	r3, #0
 8001f7a:	9301      	str	r3, [sp, #4]
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	9300      	str	r3, [sp, #0]
 8001f80:	2302      	movs	r3, #2
 8001f82:	4a47      	ldr	r2, [pc, #284]	; (80020a0 <general_task_init+0x360>)
 8001f84:	4947      	ldr	r1, [pc, #284]	; (80020a4 <general_task_init+0x364>)
 8001f86:	f7ff fbef 	bl	8001768 <dac_MCP4811EP_create>
 8001f8a:	f504 7310 	add.w	r3, r4, #576	; 0x240
 8001f8e:	463a      	mov	r2, r7
 8001f90:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001f94:	e883 0003 	stmia.w	r3, {r0, r1}
			DAC_SPI_CS_GPIO_Port, DAC_SPI_CS_Pin,
			NULL, 0,
			NULL, 0
			); // real

	dac_init(&self->dacInputHV);
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f7ff fb36 	bl	8001610 <dac_init>

	/* HV System */
	hv_init(&self->hv_system,
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	f503 7012 	add.w	r0, r3, #584	; 0x248
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	f503 7110 	add.w	r1, r3, #576	; 0x240
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	f503 72e2 	add.w	r2, r3, #452	; 0x1c4
 8001fb6:	2308      	movs	r3, #8
 8001fb8:	9300      	str	r3, [sp, #0]
 8001fba:	ed9f 2b2b 	vldr	d2, [pc, #172]	; 8002068 <general_task_init+0x328>
 8001fbe:	ed9f 1b2c 	vldr	d1, [pc, #176]	; 8002070 <general_task_init+0x330>
 8001fc2:	ed9f 0b2d 	vldr	d0, [pc, #180]	; 8002078 <general_task_init+0x338>
 8001fc6:	4b38      	ldr	r3, [pc, #224]	; (80020a8 <general_task_init+0x368>)
 8001fc8:	f000 fb36 	bl	8002638 <hv_init>
			500. / 1024, // Vmax = 500, 922  = 1024 * 0.9 // 922
 			0.535 / 500, //1. / 233.645, // 43k/10M //0.002,
			500
			);

	hv_set_output_voltage_adc_offset(&self->hv_system, Vref_hv / 2);
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	f503 7412 	add.w	r4, r3, #584	; 0x248
 8001fd2:	f04f 0200 	mov.w	r2, #0
 8001fd6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001fda:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8001fde:	f7fe fbd9 	bl	8000794 <__aeabi_ddiv>
 8001fe2:	4602      	mov	r2, r0
 8001fe4:	460b      	mov	r3, r1
 8001fe6:	ec43 2b17 	vmov	d7, r2, r3
 8001fea:	eeb0 0a47 	vmov.f32	s0, s14
 8001fee:	eef0 0a67 	vmov.f32	s1, s15
 8001ff2:	4620      	mov	r0, r4
 8001ff4:	f000 fbed 	bl	80027d2 <hv_set_output_voltage_adc_offset>

	/* Select range pin */
	set_adc_dose_range_select_pin(SENSOR_RANGE_SELECT_GPIO_Port, SENSOR_RANGE_SELECT_Pin);
 8001ff8:	2104      	movs	r1, #4
 8001ffa:	482b      	ldr	r0, [pc, #172]	; (80020a8 <general_task_init+0x368>)
 8001ffc:	f7ff faae 	bl	800155c <set_adc_dose_range_select_pin>
	select_broad_adc_dose_range();
 8002000:	f7ff fac2 	bl	8001588 <select_broad_adc_dose_range>


	HAL_Delay(5);
 8002004:	2005      	movs	r0, #5
 8002006:	f003 fccf 	bl	80059a8 <HAL_Delay>
	/* Ethernet */	// default values
	uint8_t defIP[4] = {169, 254, 206, 12};
 800200a:	4b28      	ldr	r3, [pc, #160]	; (80020ac <general_task_init+0x36c>)
 800200c:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint16_t defInputPort = 22252;
 800200e:	f245 63ec 	movw	r3, #22252	; 0x56ec
 8002012:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
	uint16_t defOutputPort = 22251;
 8002016:	f245 63eb 	movw	r3, #22251	; 0x56eb
 800201a:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50


	// actual values
	memcpy(self->ip, defIP, 4);
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	f203 23a9 	addw	r3, r3, #681	; 0x2a9
 8002024:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002026:	601a      	str	r2, [r3, #0]
	self->inputPort = defInputPort;
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	f8b7 2052 	ldrh.w	r2, [r7, #82]	; 0x52
 800202e:	f8a3 22ae 	strh.w	r2, [r3, #686]	; 0x2ae
	self->outputPort = defOutputPort;
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 8002038:	f8a3 22b0 	strh.w	r2, [r3, #688]	; 0x2b0

	// reading from flash
	flash_data_t fdata = flash_data_read();
 800203c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002040:	4618      	mov	r0, r3
 8002042:	f7ff fe4d 	bl	8001ce0 <flash_data_read>
	if(fdata.input_port != 0xFFFF && fdata.input_port != 0x0000)
 8002046:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800204a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800204e:	4293      	cmp	r3, r2
 8002050:	d02e      	beq.n	80020b0 <general_task_init+0x370>
 8002052:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8002056:	2b00      	cmp	r3, #0
 8002058:	d02a      	beq.n	80020b0 <general_task_init+0x370>
	{
		self->inputPort = fdata.input_port;
 800205a:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	f8a3 22ae 	strh.w	r2, [r3, #686]	; 0x2ae
 8002064:	e024      	b.n	80020b0 <general_task_init+0x370>
 8002066:	bf00      	nop
 8002068:	00000000 	.word	0x00000000
 800206c:	407f4000 	.word	0x407f4000
 8002070:	c06e19b9 	.word	0xc06e19b9
 8002074:	3f5187e7 	.word	0x3f5187e7
 8002078:	00000000 	.word	0x00000000
 800207c:	3fdf4000 	.word	0x3fdf4000
 8002080:	2000003c 	.word	0x2000003c
 8002084:	0501bd00 	.word	0x0501bd00
 8002088:	40040000 	.word	0x40040000
 800208c:	40021000 	.word	0x40021000
 8002090:	40020000 	.word	0x40020000
 8002094:	200002b0 	.word	0x200002b0
 8002098:	20000200 	.word	0x20000200
 800209c:	44480000 	.word	0x44480000
 80020a0:	40020c00 	.word	0x40020c00
 80020a4:	20000258 	.word	0x20000258
 80020a8:	40020800 	.word	0x40020800
 80020ac:	0ccefea9 	.word	0x0ccefea9
	}
	if(fdata.output_port != 0xFFFF && fdata.output_port != 0x0000)
 80020b0:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80020b4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80020b8:	4293      	cmp	r3, r2
 80020ba:	d008      	beq.n	80020ce <general_task_init+0x38e>
 80020bc:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d004      	beq.n	80020ce <general_task_init+0x38e>
	{
		self->outputPort = fdata.output_port;
 80020c4:	f8b7 204a 	ldrh.w	r2, [r7, #74]	; 0x4a
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	f8a3 22b0 	strh.w	r2, [r3, #688]	; 0x2b0
	}
	if(*(uint32_t*)fdata.ip != 0xFFFFFFFF && *(uint32_t*)fdata.ip != 0x00000000)
 80020ce:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020d8:	d009      	beq.n	80020ee <general_task_init+0x3ae>
 80020da:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d004      	beq.n	80020ee <general_task_init+0x3ae>
	{
		memcpy(self->ip, fdata.ip, 4);
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	f203 23a9 	addw	r3, r3, #681	; 0x2a9
 80020ea:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80020ec:	601a      	str	r2, [r3, #0]
	}


	wiz_NetInfo gWIZNETINFO = {
 80020ee:	4a42      	ldr	r2, [pc, #264]	; (80021f8 <general_task_init+0x4b8>)
 80020f0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80020f4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80020f8:	6018      	str	r0, [r3, #0]
 80020fa:	3304      	adds	r3, #4
 80020fc:	8019      	strh	r1, [r3, #0]
			.mac 	= {0xed, 0xa2, 0xb3, 0xff, 0xfe, 0xa9},
			.ip 	= {self->ip[0], self->ip[1], self->ip[2], self->ip[3]}, // 169.254.206.240
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
	wiz_NetInfo gWIZNETINFO = {
 8002104:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
			.ip 	= {self->ip[0], self->ip[1], self->ip[2], self->ip[3]}, // 169.254.206.240
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
	wiz_NetInfo gWIZNETINFO = {
 800210e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			.ip 	= {self->ip[0], self->ip[1], self->ip[2], self->ip[3]}, // 169.254.206.240
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	f893 32ab 	ldrb.w	r3, [r3, #683]	; 0x2ab
	wiz_NetInfo gWIZNETINFO = {
 8002118:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
			.ip 	= {self->ip[0], self->ip[1], self->ip[2], self->ip[3]}, // 169.254.206.240
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	f893 32ac 	ldrb.w	r3, [r3, #684]	; 0x2ac
	wiz_NetInfo gWIZNETINFO = {
 8002122:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 8002126:	4a35      	ldr	r2, [pc, #212]	; (80021fc <general_task_init+0x4bc>)
 8002128:	f107 0336 	add.w	r3, r7, #54	; 0x36
 800212c:	6810      	ldr	r0, [r2, #0]
 800212e:	6018      	str	r0, [r3, #0]
			.sn 	= {255, 255, 255, 0},
			.gw		= {self->ip[0], self->ip[1], self->ip[2], 1}, // {169, 254, 206, 1},
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
	wiz_NetInfo gWIZNETINFO = {
 8002136:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
			.gw		= {self->ip[0], self->ip[1], self->ip[2], 1}, // {169, 254, 206, 1},
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
	wiz_NetInfo gWIZNETINFO = {
 8002140:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			.gw		= {self->ip[0], self->ip[1], self->ip[2], 1}, // {169, 254, 206, 1},
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	f893 32ab 	ldrb.w	r3, [r3, #683]	; 0x2ab
	wiz_NetInfo gWIZNETINFO = {
 800214a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
 800214e:	2301      	movs	r3, #1
 8002150:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
 8002154:	4a2a      	ldr	r2, [pc, #168]	; (8002200 <general_task_init+0x4c0>)
 8002156:	f107 033e 	add.w	r3, r7, #62	; 0x3e
 800215a:	6810      	ldr	r0, [r2, #0]
 800215c:	6018      	str	r0, [r3, #0]
 800215e:	2301      	movs	r3, #1
 8002160:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
			.gw		= {169, 254, 206, 240}, // {169, 254, 206, 1},
			.dns 	= {0, 0, 0, 0},
			.dhcp 	= NETINFO_STATIC
	}; */

	W5500_SetAddress(gWIZNETINFO);
 8002164:	466b      	mov	r3, sp
 8002166:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800216a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800216e:	6018      	str	r0, [r3, #0]
 8002170:	3304      	adds	r3, #4
 8002172:	8019      	strh	r1, [r3, #0]
 8002174:	3302      	adds	r3, #2
 8002176:	0c0a      	lsrs	r2, r1, #16
 8002178:	701a      	strb	r2, [r3, #0]
 800217a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800217e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002180:	f003 fb12 	bl	80057a8 <W5500_SetAddress>
	W5500_Reboot();
 8002184:	f003 fb2c 	bl	80057e0 <W5500_Reboot>

	/* TCP server sockets */
	tcp_output_stream_init_data_t tcpOutputInit;
	tcpOutputInit.sn = 0;
 8002188:	2300      	movs	r3, #0
 800218a:	773b      	strb	r3, [r7, #28]
	tcpOutputInit.port = self->outputPort;
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8002192:	83fb      	strh	r3, [r7, #30]
	//tcpOutputInit.port = 11151;
	tcpOutputInit.flag = SF_IO_NONBLOCK;
 8002194:	2301      	movs	r3, #1
 8002196:	f887 3020 	strb.w	r3, [r7, #32]
	tcpOutputInit.hinput = &self->tcpInput;
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	33a0      	adds	r3, #160	; 0xa0
 800219e:	627b      	str	r3, [r7, #36]	; 0x24
	tcpOutputInit.closeSocketCounterMax = 50;
 80021a0:	2332      	movs	r3, #50	; 0x32
 80021a2:	62bb      	str	r3, [r7, #40]	; 0x28

	tcp_output_stream_init(&self->tcpOutput, tcpOutputInit);
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	1d18      	adds	r0, r3, #4
 80021a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021aa:	9300      	str	r3, [sp, #0]
 80021ac:	f107 031c 	add.w	r3, r7, #28
 80021b0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80021b2:	f001 feaf 	bl	8003f14 <tcp_output_stream_init>

	tcp_input_stream_init_data_t tcpInputInit;
	tcpInputInit.sn = 1;
 80021b6:	2301      	movs	r3, #1
 80021b8:	743b      	strb	r3, [r7, #16]
	tcpInputInit.port = self->inputPort;
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80021c0:	827b      	strh	r3, [r7, #18]
	//tcpOutputInit.port = 11152;
	tcpInputInit.flag = SF_IO_NONBLOCK;
 80021c2:	2301      	movs	r3, #1
 80021c4:	753b      	strb	r3, [r7, #20]
	tcpInputInit.w5500RebootCounterMax = 50;
 80021c6:	2332      	movs	r3, #50	; 0x32
 80021c8:	61bb      	str	r3, [r7, #24]
	tcp_input_stream_init(&self->tcpInput, tcpInputInit);
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	f103 00a0 	add.w	r0, r3, #160	; 0xa0
 80021d0:	f107 0310 	add.w	r3, r7, #16
 80021d4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80021d6:	f001 fd43 	bl	8003c60 <tcp_input_stream_init>

	self->cycleCounter = 0;
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	2200      	movs	r2, #0
 80021de:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298
	self->cycleCounterMax = self->loopPeriod_ms;
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	881b      	ldrh	r3, [r3, #0]
 80021e6:	461a      	mov	r2, r3
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	f8c3 229c 	str.w	r2, [r3, #668]	; 0x29c
}
 80021ee:	bf00      	nop
 80021f0:	3794      	adds	r7, #148	; 0x94
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd90      	pop	{r4, r7, pc}
 80021f6:	bf00      	nop
 80021f8:	0800ae34 	.word	0x0800ae34
 80021fc:	0800ae3c 	.word	0x0800ae3c
 8002200:	0800ae40 	.word	0x0800ae40

08002204 <general_task_setup>:

void general_task_setup(general_task_t* self)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b084      	sub	sp, #16
 8002208:	af02      	add	r7, sp, #8
 800220a:	6078      	str	r0, [r7, #4]
	//ILI9341_Init();

	// init display
	ssd1306_Init();
 800220c:	f001 fa4e 	bl	80036ac <ssd1306_Init>
	general_task_switch_screen(self, screen_1_instance());
 8002210:	f7ff fcf0 	bl	8001bf4 <screen_1_instance>
 8002214:	4603      	mov	r3, r0
 8002216:	4619      	mov	r1, r3
 8002218:	6878      	ldr	r0, [r7, #4]
 800221a:	f000 f9fd 	bl	8002618 <general_task_switch_screen>
	tcp_input_stream_enable_handler(&self->tcpInput);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	33a0      	adds	r3, #160	; 0xa0
 8002222:	4618      	mov	r0, r3
 8002224:	f001 fda2 	bl	8003d6c <tcp_input_stream_enable_handler>
	/* HV ADC Start Calibration (offset measurement) */
	//adc_monitor_start_measurement(&self->adcHVMonitor, self->freqIT * 2 / 3);

	ssd1306_Init();
 8002228:	f001 fa40 	bl	80036ac <ssd1306_Init>
	ssd1306_Fill(Black);
 800222c:	2000      	movs	r0, #0
 800222e:	f001 faa7 	bl	8003780 <ssd1306_Fill>
	ssd1306_SetCursor(3, 3);
 8002232:	2103      	movs	r1, #3
 8002234:	2003      	movs	r0, #3
 8002236:	f001 fbef 	bl	8003a18 <ssd1306_SetCursor>
	ssd1306_WriteString("Loading...", Font_7x10, White);
 800223a:	4b4e      	ldr	r3, [pc, #312]	; (8002374 <general_task_setup+0x170>)
 800223c:	2201      	movs	r2, #1
 800223e:	9200      	str	r2, [sp, #0]
 8002240:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002242:	484d      	ldr	r0, [pc, #308]	; (8002378 <general_task_setup+0x174>)
 8002244:	f001 fbc2 	bl	80039cc <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8002248:	f001 fab2 	bl	80037b0 <ssd1306_UpdateScreen>

	// ip display
	ssd1306_Fill(Black);
 800224c:	2000      	movs	r0, #0
 800224e:	f001 fa97 	bl	8003780 <ssd1306_Fill>

	ssd1306_SetCursor(3, 20);
 8002252:	2114      	movs	r1, #20
 8002254:	2003      	movs	r0, #3
 8002256:	f001 fbdf 	bl	8003a18 <ssd1306_SetCursor>
	ssd1306_WriteString("ip:", Font_7x10, White);
 800225a:	4b46      	ldr	r3, [pc, #280]	; (8002374 <general_task_setup+0x170>)
 800225c:	2201      	movs	r2, #1
 800225e:	9200      	str	r2, [sp, #0]
 8002260:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002262:	4846      	ldr	r0, [pc, #280]	; (800237c <general_task_setup+0x178>)
 8002264:	f001 fbb2 	bl	80039cc <ssd1306_WriteString>

	ssd1306_SetCursor(25, 20);
 8002268:	2114      	movs	r1, #20
 800226a:	2019      	movs	r0, #25
 800226c:	f001 fbd4 	bl	8003a18 <ssd1306_SetCursor>
	ssd1306_WriteInt(self->ip[0], Font_7x10, White);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8002276:	4618      	mov	r0, r3
 8002278:	4b3e      	ldr	r3, [pc, #248]	; (8002374 <general_task_setup+0x170>)
 800227a:	2201      	movs	r2, #1
 800227c:	9200      	str	r2, [sp, #0]
 800227e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002280:	f001 fc14 	bl	8003aac <ssd1306_WriteInt>
	ssd1306_SetCursor(25 + 25*1, 20);
 8002284:	2114      	movs	r1, #20
 8002286:	2032      	movs	r0, #50	; 0x32
 8002288:	f001 fbc6 	bl	8003a18 <ssd1306_SetCursor>
	ssd1306_WriteInt(self->ip[1], Font_7x10, White);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8002292:	4618      	mov	r0, r3
 8002294:	4b37      	ldr	r3, [pc, #220]	; (8002374 <general_task_setup+0x170>)
 8002296:	2201      	movs	r2, #1
 8002298:	9200      	str	r2, [sp, #0]
 800229a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800229c:	f001 fc06 	bl	8003aac <ssd1306_WriteInt>
	ssd1306_SetCursor(25 + 25*2, 20);
 80022a0:	2114      	movs	r1, #20
 80022a2:	204b      	movs	r0, #75	; 0x4b
 80022a4:	f001 fbb8 	bl	8003a18 <ssd1306_SetCursor>
	ssd1306_WriteInt(self->ip[2], Font_7x10, White);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	f893 32ab 	ldrb.w	r3, [r3, #683]	; 0x2ab
 80022ae:	4618      	mov	r0, r3
 80022b0:	4b30      	ldr	r3, [pc, #192]	; (8002374 <general_task_setup+0x170>)
 80022b2:	2201      	movs	r2, #1
 80022b4:	9200      	str	r2, [sp, #0]
 80022b6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80022b8:	f001 fbf8 	bl	8003aac <ssd1306_WriteInt>
	ssd1306_SetCursor(25 + 25*3, 20);
 80022bc:	2114      	movs	r1, #20
 80022be:	2064      	movs	r0, #100	; 0x64
 80022c0:	f001 fbaa 	bl	8003a18 <ssd1306_SetCursor>
	ssd1306_WriteInt(self->ip[3], Font_7x10, White);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	f893 32ac 	ldrb.w	r3, [r3, #684]	; 0x2ac
 80022ca:	4618      	mov	r0, r3
 80022cc:	4b29      	ldr	r3, [pc, #164]	; (8002374 <general_task_setup+0x170>)
 80022ce:	2201      	movs	r2, #1
 80022d0:	9200      	str	r2, [sp, #0]
 80022d2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80022d4:	f001 fbea 	bl	8003aac <ssd1306_WriteInt>

	ssd1306_SetCursor(3 , 35);
 80022d8:	2123      	movs	r1, #35	; 0x23
 80022da:	2003      	movs	r0, #3
 80022dc:	f001 fb9c 	bl	8003a18 <ssd1306_SetCursor>
	ssd1306_WriteString("out port:", Font_7x10, White);
 80022e0:	4b24      	ldr	r3, [pc, #144]	; (8002374 <general_task_setup+0x170>)
 80022e2:	2201      	movs	r2, #1
 80022e4:	9200      	str	r2, [sp, #0]
 80022e6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80022e8:	4825      	ldr	r0, [pc, #148]	; (8002380 <general_task_setup+0x17c>)
 80022ea:	f001 fb6f 	bl	80039cc <ssd1306_WriteString>
	ssd1306_SetCursor(70 , 35);
 80022ee:	2123      	movs	r1, #35	; 0x23
 80022f0:	2046      	movs	r0, #70	; 0x46
 80022f2:	f001 fb91 	bl	8003a18 <ssd1306_SetCursor>
	ssd1306_WriteInt(self->outputPort, Font_7x10, White);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 80022fc:	4618      	mov	r0, r3
 80022fe:	4b1d      	ldr	r3, [pc, #116]	; (8002374 <general_task_setup+0x170>)
 8002300:	2201      	movs	r2, #1
 8002302:	9200      	str	r2, [sp, #0]
 8002304:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002306:	f001 fbd1 	bl	8003aac <ssd1306_WriteInt>

	ssd1306_SetCursor(3 , 50);
 800230a:	2132      	movs	r1, #50	; 0x32
 800230c:	2003      	movs	r0, #3
 800230e:	f001 fb83 	bl	8003a18 <ssd1306_SetCursor>
	ssd1306_WriteString("in port: ", Font_7x10, White);
 8002312:	4b18      	ldr	r3, [pc, #96]	; (8002374 <general_task_setup+0x170>)
 8002314:	2201      	movs	r2, #1
 8002316:	9200      	str	r2, [sp, #0]
 8002318:	cb0e      	ldmia	r3, {r1, r2, r3}
 800231a:	481a      	ldr	r0, [pc, #104]	; (8002384 <general_task_setup+0x180>)
 800231c:	f001 fb56 	bl	80039cc <ssd1306_WriteString>
	ssd1306_SetCursor(70, 50);
 8002320:	2132      	movs	r1, #50	; 0x32
 8002322:	2046      	movs	r0, #70	; 0x46
 8002324:	f001 fb78 	bl	8003a18 <ssd1306_SetCursor>
	ssd1306_WriteInt(self->inputPort, Font_7x10, White);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800232e:	4618      	mov	r0, r3
 8002330:	4b10      	ldr	r3, [pc, #64]	; (8002374 <general_task_setup+0x170>)
 8002332:	2201      	movs	r2, #1
 8002334:	9200      	str	r2, [sp, #0]
 8002336:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002338:	f001 fbb8 	bl	8003aac <ssd1306_WriteInt>
	ssd1306_UpdateScreen();
 800233c:	f001 fa38 	bl	80037b0 <ssd1306_UpdateScreen>


	// start receiving
	memset(self->uart_buff, 0, UART_BUFF_SIZE);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	f503 7328 	add.w	r3, r3, #672	; 0x2a0
 8002346:	2209      	movs	r2, #9
 8002348:	2100      	movs	r1, #0
 800234a:	4618      	mov	r0, r3
 800234c:	f007 fd30 	bl	8009db0 <memset>
	HAL_UART_Receive_IT(conf_uart, self->uart_buff, UART_BUFF_SIZE);
 8002350:	4b0d      	ldr	r3, [pc, #52]	; (8002388 <general_task_setup+0x184>)
 8002352:	6818      	ldr	r0, [r3, #0]
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	f503 7328 	add.w	r3, r3, #672	; 0x2a0
 800235a:	2209      	movs	r2, #9
 800235c:	4619      	mov	r1, r3
 800235e:	f006 fc9c 	bl	8008c9a <HAL_UART_Receive_IT>

	HAL_Delay(1000);
 8002362:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002366:	f003 fb1f 	bl	80059a8 <HAL_Delay>
}
 800236a:	bf00      	nop
 800236c:	3708      	adds	r7, #8
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	0800b5fc 	.word	0x0800b5fc
 8002378:	0800ae44 	.word	0x0800ae44
 800237c:	0800ae50 	.word	0x0800ae50
 8002380:	0800ae54 	.word	0x0800ae54
 8002384:	0800ae60 	.word	0x0800ae60
 8002388:	20000040 	.word	0x20000040

0800238c <general_task_loop>:

void general_task_loop(general_task_t* self)
{
 800238c:	b5b0      	push	{r4, r5, r7, lr}
 800238e:	b082      	sub	sp, #8
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
	keyboard_routine(&self->keyboard);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	33f4      	adds	r3, #244	; 0xf4
 8002398:	4618      	mov	r0, r3
 800239a:	f000 faef 	bl	800297c <keyboard_routine>
	if(!self->cycleCounter)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	f040 809b 	bne.w	80024e0 <general_task_loop+0x154>
	{
		self->cycleCounter = self->cycleCounterMax;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	f8d3 229c 	ldr.w	r2, [r3, #668]	; 0x29c
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

		// Output message
		HAL_NVIC_DisableIRQ(USR_ADC_TIM_IRQn);
 80023b6:	2036      	movs	r0, #54	; 0x36
 80023b8:	f003 fc43 	bl	8005c42 <HAL_NVIC_DisableIRQ>
		tx_message_set_adc_dr_cnt(&self->txMessage, (int32_t)(adc_get_cnt(&self->adcDoseRate))); // DONT uV, raw adc counts!!!!!
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	f103 04dc 	add.w	r4, r3, #220	; 0xdc
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80023c8:	4618      	mov	r0, r3
 80023ca:	f7fe fd4b 	bl	8000e64 <adc_get_cnt>
 80023ce:	4603      	mov	r3, r0
 80023d0:	4619      	mov	r1, r3
 80023d2:	4620      	mov	r0, r4
 80023d4:	f001 fed5 	bl	8004182 <tx_message_set_adc_dr_cnt>
		tx_message_set_adc_dr_average_cnt(&self->txMessage, adc_monitor_get_average_value(&self->adcDRMonitor)); // DONT uV, raw adc counts!!!!!
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	f103 04dc 	add.w	r4, r3, #220	; 0xdc
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	f503 73ea 	add.w	r3, r3, #468	; 0x1d4
 80023e4:	4618      	mov	r0, r3
 80023e6:	f7ff f894 	bl	8001512 <adc_monitor_get_average_value>
 80023ea:	4603      	mov	r3, r0
 80023ec:	4619      	mov	r1, r3
 80023ee:	4620      	mov	r0, r4
 80023f0:	f001 fed6 	bl	80041a0 <tx_message_set_adc_dr_average_cnt>
		tx_message_set_hv_out_V(&self->txMessage, (int32_t)(hv_get_output_voltage_V(&self->hv_system))); // DONT mV, V!!!!
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	f103 04dc 	add.w	r4, r3, #220	; 0xdc
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	f503 7312 	add.w	r3, r3, #584	; 0x248
 8002400:	4618      	mov	r0, r3
 8002402:	f000 f9c1 	bl	8002788 <hv_get_output_voltage_V>
 8002406:	4603      	mov	r3, r0
 8002408:	4619      	mov	r1, r3
 800240a:	4620      	mov	r0, r4
 800240c:	f001 fed7 	bl	80041be <tx_message_set_hv_out_V>
		tx_message_set_hv_polarity(&self->txMessage, hv_get_source_polarity(&self->hv_system)); // 1
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	f103 04dc 	add.w	r4, r3, #220	; 0xdc
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	f503 7312 	add.w	r3, r3, #584	; 0x248
 800241c:	4618      	mov	r0, r3
 800241e:	f000 f96d 	bl	80026fc <hv_get_source_polarity>
 8002422:	4603      	mov	r3, r0
 8002424:	4619      	mov	r1, r3
 8002426:	4620      	mov	r0, r4
 8002428:	f001 fed9 	bl	80041de <tx_message_set_hv_polarity>
		tx_message_set_range(&self->txMessage, get_current_adc_dose_range()); // 1
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	f103 04dc 	add.w	r4, r3, #220	; 0xdc
 8002432:	f7ff f8d5 	bl	80015e0 <get_current_adc_dose_range>
 8002436:	4603      	mov	r3, r0
 8002438:	4619      	mov	r1, r3
 800243a:	4620      	mov	r0, r4
 800243c:	f001 fedf 	bl	80041fe <tx_message_set_range>
		tx_message_set_press_out_kPa(&self->txMessage, pressure_sensor_get_kPa(&self->pressureSensor));
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	f103 04dc 	add.w	r4, r3, #220	; 0xdc
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	f503 730a 	add.w	r3, r3, #552	; 0x228
 800244c:	4618      	mov	r0, r3
 800244e:	f001 f8d6 	bl	80035fe <pressure_sensor_get_kPa>
 8002452:	4603      	mov	r3, r0
 8002454:	4619      	mov	r1, r3
 8002456:	4620      	mov	r0, r4
 8002458:	f001 fee1 	bl	800421e <tx_message_set_press_out_kPa>
		tx_message_set_adc_dr_measure_state(&self->txMessage, adc_monitor_get_measurement_state(&self->adcDRMonitor));
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	f103 04dc 	add.w	r4, r3, #220	; 0xdc
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	f503 73ea 	add.w	r3, r3, #468	; 0x1d4
 8002468:	4618      	mov	r0, r3
 800246a:	f7ff f86a 	bl	8001542 <adc_monitor_get_measurement_state>
 800246e:	4603      	mov	r3, r0
 8002470:	b2db      	uxtb	r3, r3
 8002472:	4619      	mov	r1, r3
 8002474:	4620      	mov	r0, r4
 8002476:	f001 fee1 	bl	800423c <tx_message_set_adc_dr_measure_state>
		tx_message_set_adc_dr_measure_time(&self->txMessage, adc_monitor_get_measurement_cycle_no(&self->adcDRMonitor)); // cycle, not time!!!!
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	f103 04dc 	add.w	r4, r3, #220	; 0xdc
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	f503 73ea 	add.w	r3, r3, #468	; 0x1d4
 8002486:	4618      	mov	r0, r3
 8002488:	f7ff f84f 	bl	800152a <adc_monitor_get_measurement_cycle_no>
 800248c:	4603      	mov	r3, r0
 800248e:	b29b      	uxth	r3, r3
 8002490:	4619      	mov	r1, r3
 8002492:	4620      	mov	r0, r4
 8002494:	f001 fee2 	bl	800425c <tx_message_set_adc_dr_measure_time>
		HAL_NVIC_EnableIRQ(USR_ADC_TIM_IRQn);
 8002498:	2036      	movs	r0, #54	; 0x36
 800249a:	f003 fbc4 	bl	8005c26 <HAL_NVIC_EnableIRQ>

		tcp_output_stream_set_message(&self->tcpOutput, tx_message_get(&self->txMessage), tx_message_size());
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	1d1c      	adds	r4, r3, #4
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	33dc      	adds	r3, #220	; 0xdc
 80024a6:	4618      	mov	r0, r3
 80024a8:	f001 fee8 	bl	800427c <tx_message_get>
 80024ac:	4605      	mov	r5, r0
 80024ae:	f001 fef0 	bl	8004292 <tx_message_size>
 80024b2:	4603      	mov	r3, r0
 80024b4:	b29b      	uxth	r3, r3
 80024b6:	461a      	mov	r2, r3
 80024b8:	4629      	mov	r1, r5
 80024ba:	4620      	mov	r0, r4
 80024bc:	f001 fd60 	bl	8003f80 <tcp_output_stream_set_message>
		tcp_output_stream_routine(&self->tcpOutput);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	3304      	adds	r3, #4
 80024c4:	4618      	mov	r0, r3
 80024c6:	f001 fd88 	bl	8003fda <tcp_output_stream_routine>

		// Input message
		tcp_input_stream_routine(&self->tcpInput);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	33a0      	adds	r3, #160	; 0xa0
 80024ce:	4618      	mov	r0, r3
 80024d0:	f001 fc0a 	bl	8003ce8 <tcp_input_stream_routine>

		// Update screen
		screen_update(self->currentScreen);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	f8d3 31b4 	ldr.w	r3, [r3, #436]	; 0x1b4
 80024da:	4618      	mov	r0, r3
 80024dc:	f7ff f9f9 	bl	80018d2 <screen_update>

		// debug!!!
		//general_task_timer_interrupt(self);
	}

	self->cycleCounter--;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 80024e6:	1e5a      	subs	r2, r3, #1
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298
	HAL_Delay(1);
 80024ee:	2001      	movs	r0, #1
 80024f0:	f003 fa5a 	bl	80059a8 <HAL_Delay>
}
 80024f4:	bf00      	nop
 80024f6:	3708      	adds	r7, #8
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bdb0      	pop	{r4, r5, r7, pc}

080024fc <general_task_timer_interrupt>:

void general_task_timer_interrupt(general_task_t* self)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b084      	sub	sp, #16
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
	int nextStateCode = 0;
 8002504:	2300      	movs	r3, #0
 8002506:	60fb      	str	r3, [r7, #12]
	switch(self->adcNoCnt)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	f8d3 31b8 	ldr.w	r3, [r3, #440]	; 0x1b8
 800250e:	2b02      	cmp	r3, #2
 8002510:	d041      	beq.n	8002596 <general_task_timer_interrupt+0x9a>
 8002512:	2b02      	cmp	r3, #2
 8002514:	dc57      	bgt.n	80025c6 <general_task_timer_interrupt+0xca>
 8002516:	2b00      	cmp	r3, #0
 8002518:	d002      	beq.n	8002520 <general_task_timer_interrupt+0x24>
 800251a:	2b01      	cmp	r3, #1
 800251c:	d020      	beq.n	8002560 <general_task_timer_interrupt+0x64>
			self->adcNoCnt = 0;
		}

		break;
	}
}
 800251e:	e052      	b.n	80025c6 <general_task_timer_interrupt+0xca>
		adc_update(&self->adcDoseRate, (void*)&nextStateCode);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002526:	f107 020c 	add.w	r2, r7, #12
 800252a:	4611      	mov	r1, r2
 800252c:	4618      	mov	r0, r3
 800252e:	f7fe fc8a 	bl	8000e46 <adc_update>
		if(nextStateCode == ADS1246_MEASURE) // current state is ADS1246_CHECK_xDRDY
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	2b04      	cmp	r3, #4
 8002536:	d10b      	bne.n	8002550 <general_task_timer_interrupt+0x54>
			tx_message_increase_id(&self->txMessage);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	33dc      	adds	r3, #220	; 0xdc
 800253c:	4618      	mov	r0, r3
 800253e:	f001 fe0d 	bl	800415c <tx_message_increase_id>
			adc_monitor_update(&self->adcDRMonitor);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	f503 73ea 	add.w	r3, r3, #468	; 0x1d4
 8002548:	4618      	mov	r0, r3
 800254a:	f7fe ff1f 	bl	800138c <adc_monitor_update>
		break;
 800254e:	e03a      	b.n	80025c6 <general_task_timer_interrupt+0xca>
			self->adcNoCnt++;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	f8d3 31b8 	ldr.w	r3, [r3, #440]	; 0x1b8
 8002556:	1c5a      	adds	r2, r3, #1
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	f8c3 21b8 	str.w	r2, [r3, #440]	; 0x1b8
		break;
 800255e:	e032      	b.n	80025c6 <general_task_timer_interrupt+0xca>
		adc_update(&self->adcHV, (void*)&nextStateCode);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 8002566:	f107 020c 	add.w	r2, r7, #12
 800256a:	4611      	mov	r1, r2
 800256c:	4618      	mov	r0, r3
 800256e:	f7fe fc6a 	bl	8000e46 <adc_update>
		if(nextStateCode == ADS1246_MEASURE) // current state is ADS1246_CHECK_xDRDY
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	2b04      	cmp	r3, #4
 8002576:	d106      	bne.n	8002586 <general_task_timer_interrupt+0x8a>
			adc_monitor_update(&self->adcHVMonitor);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
 800257e:	4618      	mov	r0, r3
 8002580:	f7fe ff04 	bl	800138c <adc_monitor_update>
		break;
 8002584:	e01f      	b.n	80025c6 <general_task_timer_interrupt+0xca>
			self->adcNoCnt++;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	f8d3 31b8 	ldr.w	r3, [r3, #440]	; 0x1b8
 800258c:	1c5a      	adds	r2, r3, #1
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	f8c3 21b8 	str.w	r2, [r3, #440]	; 0x1b8
		break;
 8002594:	e017      	b.n	80025c6 <general_task_timer_interrupt+0xca>
		adc_update(&self->adcPressure, (void*)&nextStateCode);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	f503 73e6 	add.w	r3, r3, #460	; 0x1cc
 800259c:	f107 020c 	add.w	r2, r7, #12
 80025a0:	4611      	mov	r1, r2
 80025a2:	4618      	mov	r0, r3
 80025a4:	f7fe fc4f 	bl	8000e46 <adc_update>
		if(nextStateCode == ADS1246_MEASURE) // current state is ADS1246_CHECK_xDRDY
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	2b04      	cmp	r3, #4
 80025ac:	d106      	bne.n	80025bc <general_task_timer_interrupt+0xc0>
			adc_monitor_update(&self->adcPRMonitor);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	f503 7303 	add.w	r3, r3, #524	; 0x20c
 80025b4:	4618      	mov	r0, r3
 80025b6:	f7fe fee9 	bl	800138c <adc_monitor_update>
		break;
 80025ba:	e003      	b.n	80025c4 <general_task_timer_interrupt+0xc8>
			self->adcNoCnt = 0;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2200      	movs	r2, #0
 80025c0:	f8c3 21b8 	str.w	r2, [r3, #440]	; 0x1b8
		break;
 80025c4:	bf00      	nop
}
 80025c6:	bf00      	nop
 80025c8:	3710      	adds	r7, #16
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}
	...

080025d0 <general_task_uart_recv_callback>:

void general_task_uart_recv_callback(general_task_t* self)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b082      	sub	sp, #8
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
	uart_handle_rx_message(conf_uart, self->uart_buff);
 80025d8:	4b0e      	ldr	r3, [pc, #56]	; (8002614 <general_task_uart_recv_callback+0x44>)
 80025da:	681a      	ldr	r2, [r3, #0]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	f503 7328 	add.w	r3, r3, #672	; 0x2a0
 80025e2:	4619      	mov	r1, r3
 80025e4:	4610      	mov	r0, r2
 80025e6:	f001 fe5d 	bl	80042a4 <uart_handle_rx_message>
	memset(self->uart_buff, 0, UART_BUFF_SIZE);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	f503 7328 	add.w	r3, r3, #672	; 0x2a0
 80025f0:	2209      	movs	r2, #9
 80025f2:	2100      	movs	r1, #0
 80025f4:	4618      	mov	r0, r3
 80025f6:	f007 fbdb 	bl	8009db0 <memset>
	HAL_UART_Receive_IT(conf_uart, self->uart_buff, UART_BUFF_SIZE);
 80025fa:	4b06      	ldr	r3, [pc, #24]	; (8002614 <general_task_uart_recv_callback+0x44>)
 80025fc:	6818      	ldr	r0, [r3, #0]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	f503 7328 	add.w	r3, r3, #672	; 0x2a0
 8002604:	2209      	movs	r2, #9
 8002606:	4619      	mov	r1, r3
 8002608:	f006 fb47 	bl	8008c9a <HAL_UART_Receive_IT>
}
 800260c:	bf00      	nop
 800260e:	3708      	adds	r7, #8
 8002610:	46bd      	mov	sp, r7
 8002612:	bd80      	pop	{r7, pc}
 8002614:	20000040 	.word	0x20000040

08002618 <general_task_switch_screen>:


void general_task_switch_screen(general_task_t* self, screen_t* screen)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b082      	sub	sp, #8
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
 8002620:	6039      	str	r1, [r7, #0]
	//screen_register_keyboard(screen, &self->keyboard);
	screen_draw(screen);
 8002622:	6838      	ldr	r0, [r7, #0]
 8002624:	f7ff f948 	bl	80018b8 <screen_draw>
	self->currentScreen = screen;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	683a      	ldr	r2, [r7, #0]
 800262c:	f8c3 21b4 	str.w	r2, [r3, #436]	; 0x1b4
}
 8002630:	bf00      	nop
 8002632:	3708      	adds	r7, #8
 8002634:	46bd      	mov	sp, r7
 8002636:	bd80      	pop	{r7, pc}

08002638 <hv_init>:
		uint16_t pinSelectHV,
		double VoutStep_V,
		double VoutGainADC,
		double VoutMax
		)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b08a      	sub	sp, #40	; 0x28
 800263c:	af00      	add	r7, sp, #0
 800263e:	6278      	str	r0, [r7, #36]	; 0x24
 8002640:	6239      	str	r1, [r7, #32]
 8002642:	61fa      	str	r2, [r7, #28]
 8002644:	61bb      	str	r3, [r7, #24]
 8002646:	ed87 0b04 	vstr	d0, [r7, #16]
 800264a:	ed87 1b02 	vstr	d1, [r7, #8]
 800264e:	ed87 2b00 	vstr	d2, [r7]
	memset(self, 0, sizeof(*self));
 8002652:	2230      	movs	r2, #48	; 0x30
 8002654:	2100      	movs	r1, #0
 8002656:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002658:	f007 fbaa 	bl	8009db0 <memset>
	self->inputDAC 		= inputDAC;
 800265c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800265e:	6a3a      	ldr	r2, [r7, #32]
 8002660:	601a      	str	r2, [r3, #0]
	self->outputADC 	= outputADC;
 8002662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002664:	69fa      	ldr	r2, [r7, #28]
 8002666:	605a      	str	r2, [r3, #4]
	self->portSelectHV 	= portSelectHV;
 8002668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800266a:	69ba      	ldr	r2, [r7, #24]
 800266c:	609a      	str	r2, [r3, #8]
	self->pinSelectHV 	= pinSelectHV;
 800266e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002670:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8002672:	819a      	strh	r2, [r3, #12]
	self->VoutStep_V 	= VoutStep_V;
 8002674:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002676:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800267a:	e9c1 2304 	strd	r2, r3, [r1, #16]
	self->VoutGainADC 	= VoutGainADC;
 800267e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002680:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002684:	e9c1 2308 	strd	r2, r3, [r1, #32]
	self->VoutMax		= VoutMax;
 8002688:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800268a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800268e:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28

	hv_select_positive_source(self);
 8002692:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002694:	f000 f821 	bl	80026da <hv_select_positive_source>
	hv_set_output_voltage_adc_offset(self, 0);
 8002698:	ed9f 0b05 	vldr	d0, [pc, #20]	; 80026b0 <hv_init+0x78>
 800269c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800269e:	f000 f898 	bl	80027d2 <hv_set_output_voltage_adc_offset>
}
 80026a2:	bf00      	nop
 80026a4:	3728      	adds	r7, #40	; 0x28
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	f3af 8000 	nop.w
	...

080026b8 <hv_select_negative_source>:

void hv_select_negative_source(high_voltage_system_t* self)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b082      	sub	sp, #8
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(self->portSelectHV, self->pinSelectHV, HV_NEGATIVE_SOURCE);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6898      	ldr	r0, [r3, #8]
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	899b      	ldrh	r3, [r3, #12]
 80026c8:	2201      	movs	r2, #1
 80026ca:	b2d2      	uxtb	r2, r2
 80026cc:	4619      	mov	r1, r3
 80026ce:	f003 fff1 	bl	80066b4 <HAL_GPIO_WritePin>
}
 80026d2:	bf00      	nop
 80026d4:	3708      	adds	r7, #8
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}

080026da <hv_select_positive_source>:

void hv_select_positive_source(high_voltage_system_t* self)
{
 80026da:	b580      	push	{r7, lr}
 80026dc:	b082      	sub	sp, #8
 80026de:	af00      	add	r7, sp, #0
 80026e0:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(self->portSelectHV, self->pinSelectHV, HV_POSITIVE_SOURCE);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6898      	ldr	r0, [r3, #8]
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	899b      	ldrh	r3, [r3, #12]
 80026ea:	2200      	movs	r2, #0
 80026ec:	b2d2      	uxtb	r2, r2
 80026ee:	4619      	mov	r1, r3
 80026f0:	f003 ffe0 	bl	80066b4 <HAL_GPIO_WritePin>
}
 80026f4:	bf00      	nop
 80026f6:	3708      	adds	r7, #8
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}

080026fc <hv_get_source_polarity>:

int8_t hv_get_source_polarity(high_voltage_system_t* self)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b082      	sub	sp, #8
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
	return HAL_GPIO_ReadPin(self->portSelectHV, self->pinSelectHV);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	689a      	ldr	r2, [r3, #8]
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	899b      	ldrh	r3, [r3, #12]
 800270c:	4619      	mov	r1, r3
 800270e:	4610      	mov	r0, r2
 8002710:	f003 ffb8 	bl	8006684 <HAL_GPIO_ReadPin>
 8002714:	4603      	mov	r3, r0
 8002716:	b25b      	sxtb	r3, r3
}
 8002718:	4618      	mov	r0, r3
 800271a:	3708      	adds	r7, #8
 800271c:	46bd      	mov	sp, r7
 800271e:	bd80      	pop	{r7, pc}

08002720 <hv_set_abs_output_voltage_V>:

void hv_set_abs_output_voltage_V(high_voltage_system_t* self, double Vout)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b086      	sub	sp, #24
 8002724:	af00      	add	r7, sp, #0
 8002726:	60f8      	str	r0, [r7, #12]
 8002728:	ed87 0b00 	vstr	d0, [r7]
	uint32_t digital = (uint32_t)round(fmin(Vout, self->VoutMax) / self->VoutStep_V);
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	ed93 7b0a 	vldr	d7, [r3, #40]	; 0x28
 8002732:	eeb0 1a47 	vmov.f32	s2, s14
 8002736:	eef0 1a67 	vmov.f32	s3, s15
 800273a:	ed97 0b00 	vldr	d0, [r7]
 800273e:	f007 fc04 	bl	8009f4a <fmin>
 8002742:	ec51 0b10 	vmov	r0, r1, d0
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800274c:	f7fe f822 	bl	8000794 <__aeabi_ddiv>
 8002750:	4602      	mov	r2, r0
 8002752:	460b      	mov	r3, r1
 8002754:	ec43 2b17 	vmov	d7, r2, r3
 8002758:	eeb0 0a47 	vmov.f32	s0, s14
 800275c:	eef0 0a67 	vmov.f32	s1, s15
 8002760:	f007 fc44 	bl	8009fec <round>
 8002764:	ec53 2b10 	vmov	r2, r3, d0
 8002768:	4610      	mov	r0, r2
 800276a:	4619      	mov	r1, r3
 800276c:	f7fe f9c0 	bl	8000af0 <__aeabi_d2uiz>
 8002770:	4603      	mov	r3, r0
 8002772:	617b      	str	r3, [r7, #20]
	dac_set_input_value(self->inputDAC, digital);
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	6979      	ldr	r1, [r7, #20]
 800277a:	4618      	mov	r0, r3
 800277c:	f7fe ff55 	bl	800162a <dac_set_input_value>
}
 8002780:	bf00      	nop
 8002782:	3718      	adds	r7, #24
 8002784:	46bd      	mov	sp, r7
 8002786:	bd80      	pop	{r7, pc}

08002788 <hv_get_output_voltage_V>:

int16_t hv_get_output_voltage_V(high_voltage_system_t* self)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b082      	sub	sp, #8
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
	return (adc_get_vout(self->outputADC) - self->VoutOffsetADC_V) / self->VoutGainADC;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	4618      	mov	r0, r3
 8002796:	f7fe fb73 	bl	8000e80 <adc_get_vout>
 800279a:	ec51 0b10 	vmov	r0, r1, d0
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80027a4:	f7fd fd14 	bl	80001d0 <__aeabi_dsub>
 80027a8:	4602      	mov	r2, r0
 80027aa:	460b      	mov	r3, r1
 80027ac:	4610      	mov	r0, r2
 80027ae:	4619      	mov	r1, r3
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80027b6:	f7fd ffed 	bl	8000794 <__aeabi_ddiv>
 80027ba:	4602      	mov	r2, r0
 80027bc:	460b      	mov	r3, r1
 80027be:	4610      	mov	r0, r2
 80027c0:	4619      	mov	r1, r3
 80027c2:	f7fe f96d 	bl	8000aa0 <__aeabi_d2iz>
 80027c6:	4603      	mov	r3, r0
 80027c8:	b21b      	sxth	r3, r3
}
 80027ca:	4618      	mov	r0, r3
 80027cc:	3708      	adds	r7, #8
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}

080027d2 <hv_set_output_voltage_adc_offset>:

void hv_set_output_voltage_adc_offset(high_voltage_system_t* self, double offset_V)
{
 80027d2:	b480      	push	{r7}
 80027d4:	b085      	sub	sp, #20
 80027d6:	af00      	add	r7, sp, #0
 80027d8:	60f8      	str	r0, [r7, #12]
 80027da:	ed87 0b00 	vstr	d0, [r7]
	self->VoutOffsetADC_V = offset_V;
 80027de:	68f9      	ldr	r1, [r7, #12]
 80027e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80027e4:	e9c1 2306 	strd	r2, r3, [r1, #24]
}
 80027e8:	bf00      	nop
 80027ea:	3714      	adds	r7, #20
 80027ec:	46bd      	mov	sp, r7
 80027ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f2:	4770      	bx	lr

080027f4 <empty_cb_>:
#include "button.h"
#include <string.h>
//#include "button_callbacks.h"

static uint8_t button_is_pressed(button_t* self);
static void empty_cb_(void) {};
 80027f4:	b480      	push	{r7}
 80027f6:	af00      	add	r7, sp, #0
 80027f8:	bf00      	nop
 80027fa:	46bd      	mov	sp, r7
 80027fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002800:	4770      	bx	lr
	...

08002804 <button_reset_cbs>:
{
	self->release_cb = callback;
}

void button_reset_cbs(button_t* self)
{
 8002804:	b480      	push	{r7}
 8002806:	b083      	sub	sp, #12
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
	self->short_press_cb 	= empty_cb_;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	4a07      	ldr	r2, [pc, #28]	; (800282c <button_reset_cbs+0x28>)
 8002810:	615a      	str	r2, [r3, #20]
	self->long_press_cb 	= empty_cb_;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	4a05      	ldr	r2, [pc, #20]	; (800282c <button_reset_cbs+0x28>)
 8002816:	619a      	str	r2, [r3, #24]
	self->release_cb		= empty_cb_;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	4a04      	ldr	r2, [pc, #16]	; (800282c <button_reset_cbs+0x28>)
 800281c:	61da      	str	r2, [r3, #28]
}
 800281e:	bf00      	nop
 8002820:	370c      	adds	r7, #12
 8002822:	46bd      	mov	sp, r7
 8002824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002828:	4770      	bx	lr
 800282a:	bf00      	nop
 800282c:	080027f5 	.word	0x080027f5

08002830 <button_routine>:

void button_routine(button_t* self)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b082      	sub	sp, #8
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
	self->currentButtonState = button_is_pressed(self);
 8002838:	6878      	ldr	r0, [r7, #4]
 800283a:	f000 f887 	bl	800294c <button_is_pressed>
 800283e:	4603      	mov	r3, r0
 8002840:	461a      	mov	r2, r3
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	749a      	strb	r2, [r3, #18]
	switch(self->state)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	7b1b      	ldrb	r3, [r3, #12]
 800284a:	2b06      	cmp	r3, #6
 800284c:	d876      	bhi.n	800293c <button_routine+0x10c>
 800284e:	a201      	add	r2, pc, #4	; (adr r2, 8002854 <button_routine+0x24>)
 8002850:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002854:	08002871 	.word	0x08002871
 8002858:	08002895 	.word	0x08002895
 800285c:	080028c5 	.word	0x080028c5
 8002860:	080028d3 	.word	0x080028d3
 8002864:	08002903 	.word	0x08002903
 8002868:	08002911 	.word	0x08002911
 800286c:	08002921 	.word	0x08002921
	{
	case BUTTON_NOT_ACTIVE:
		self->filteringCounter = 0;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2200      	movs	r2, #0
 8002874:	81da      	strh	r2, [r3, #14]
		self->longDelayCounter = 0;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2200      	movs	r2, #0
 800287a:	821a      	strh	r2, [r3, #16]
		if(self->currentButtonState && !self->previousButtonState)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	7c9b      	ldrb	r3, [r3, #18]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d054      	beq.n	800292e <button_routine+0xfe>
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	7cdb      	ldrb	r3, [r3, #19]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d150      	bne.n	800292e <button_routine+0xfe>
		{
			self->state = BUTTON_FILTERING;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2201      	movs	r2, #1
 8002890:	731a      	strb	r2, [r3, #12]
		}
		break;
 8002892:	e04c      	b.n	800292e <button_routine+0xfe>
	case BUTTON_FILTERING:
		if(self->currentButtonState)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	7c9b      	ldrb	r3, [r3, #18]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d006      	beq.n	80028aa <button_routine+0x7a>
		{
			self->filteringCounter++;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	89db      	ldrh	r3, [r3, #14]
 80028a0:	3301      	adds	r3, #1
 80028a2:	b29a      	uxth	r2, r3
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	81da      	strh	r2, [r3, #14]
 80028a8:	e002      	b.n	80028b0 <button_routine+0x80>
		}
		else
		{
			self->state = BUTTON_NOT_ACTIVE;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	2200      	movs	r2, #0
 80028ae:	731a      	strb	r2, [r3, #12]
		}
		if(self->filteringCounter >= self->initData.cyclesFiltering)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	89da      	ldrh	r2, [r3, #14]
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	891b      	ldrh	r3, [r3, #8]
 80028b8:	429a      	cmp	r2, r3
 80028ba:	d33a      	bcc.n	8002932 <button_routine+0x102>
		{
			self->state = BUTTON_SHORT_PRESS;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2202      	movs	r2, #2
 80028c0:	731a      	strb	r2, [r3, #12]
		}
		break;
 80028c2:	e036      	b.n	8002932 <button_routine+0x102>
	case BUTTON_SHORT_PRESS:
		self->short_press_cb();
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	695b      	ldr	r3, [r3, #20]
 80028c8:	4798      	blx	r3
		self->state = BUTTON_SHORT_HOLD;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2203      	movs	r2, #3
 80028ce:	731a      	strb	r2, [r3, #12]
		break;
 80028d0:	e034      	b.n	800293c <button_routine+0x10c>
	case BUTTON_SHORT_HOLD:
		if(self->currentButtonState)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	7c9b      	ldrb	r3, [r3, #18]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d006      	beq.n	80028e8 <button_routine+0xb8>
		{
			self->longDelayCounter++;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	8a1b      	ldrh	r3, [r3, #16]
 80028de:	3301      	adds	r3, #1
 80028e0:	b29a      	uxth	r2, r3
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	821a      	strh	r2, [r3, #16]
 80028e6:	e002      	b.n	80028ee <button_routine+0xbe>
		}
		else
		{
			self->state = BUTTON_RELEASE;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2206      	movs	r2, #6
 80028ec:	731a      	strb	r2, [r3, #12]
		}

		if(self->longDelayCounter >= self->initData.cyclesLongDelay)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	8a1a      	ldrh	r2, [r3, #16]
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	895b      	ldrh	r3, [r3, #10]
 80028f6:	429a      	cmp	r2, r3
 80028f8:	d31d      	bcc.n	8002936 <button_routine+0x106>
		{
			self->state = BUTTON_LONG_PRESS;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2204      	movs	r2, #4
 80028fe:	731a      	strb	r2, [r3, #12]
		}
		break;
 8002900:	e019      	b.n	8002936 <button_routine+0x106>
	case BUTTON_LONG_PRESS:
		self->long_press_cb();
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	699b      	ldr	r3, [r3, #24]
 8002906:	4798      	blx	r3
		self->state = BUTTON_LONG_HOLD;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2205      	movs	r2, #5
 800290c:	731a      	strb	r2, [r3, #12]
		break;
 800290e:	e015      	b.n	800293c <button_routine+0x10c>
	case BUTTON_LONG_HOLD:
		if(!self->currentButtonState)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	7c9b      	ldrb	r3, [r3, #18]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d110      	bne.n	800293a <button_routine+0x10a>
		{
			self->state = BUTTON_RELEASE;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2206      	movs	r2, #6
 800291c:	731a      	strb	r2, [r3, #12]
		}
		break;
 800291e:	e00c      	b.n	800293a <button_routine+0x10a>
	case BUTTON_RELEASE:
		self->release_cb();
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	69db      	ldr	r3, [r3, #28]
 8002924:	4798      	blx	r3
		self->state = BUTTON_NOT_ACTIVE;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	2200      	movs	r2, #0
 800292a:	731a      	strb	r2, [r3, #12]
		break;
 800292c:	e006      	b.n	800293c <button_routine+0x10c>
		break;
 800292e:	bf00      	nop
 8002930:	e004      	b.n	800293c <button_routine+0x10c>
		break;
 8002932:	bf00      	nop
 8002934:	e002      	b.n	800293c <button_routine+0x10c>
		break;
 8002936:	bf00      	nop
 8002938:	e000      	b.n	800293c <button_routine+0x10c>
		break;
 800293a:	bf00      	nop
	}
	self->previousButtonState = self->currentButtonState;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	7c9a      	ldrb	r2, [r3, #18]
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	74da      	strb	r2, [r3, #19]
}
 8002944:	bf00      	nop
 8002946:	3708      	adds	r7, #8
 8002948:	46bd      	mov	sp, r7
 800294a:	bd80      	pop	{r7, pc}

0800294c <button_is_pressed>:

static uint8_t button_is_pressed(button_t* self)
{
 800294c:	b590      	push	{r4, r7, lr}
 800294e:	b083      	sub	sp, #12
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
	return self->initData.unpressedState != HAL_GPIO_ReadPin(self->initData.port, self->initData.pin);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	799c      	ldrb	r4, [r3, #6]
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681a      	ldr	r2, [r3, #0]
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	889b      	ldrh	r3, [r3, #4]
 8002960:	4619      	mov	r1, r3
 8002962:	4610      	mov	r0, r2
 8002964:	f003 fe8e 	bl	8006684 <HAL_GPIO_ReadPin>
 8002968:	4603      	mov	r3, r0
 800296a:	429c      	cmp	r4, r3
 800296c:	bf14      	ite	ne
 800296e:	2301      	movne	r3, #1
 8002970:	2300      	moveq	r3, #0
 8002972:	b2db      	uxtb	r3, r3
}
 8002974:	4618      	mov	r0, r3
 8002976:	370c      	adds	r7, #12
 8002978:	46bd      	mov	sp, r7
 800297a:	bd90      	pop	{r4, r7, pc}

0800297c <keyboard_routine>:

#include "keyboard.h"
#include <string.h>

void keyboard_routine(keyboard_t* self)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b082      	sub	sp, #8
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
	button_routine(&self->up);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	4618      	mov	r0, r3
 8002988:	f7ff ff52 	bl	8002830 <button_routine>
	button_routine(&self->down);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	3320      	adds	r3, #32
 8002990:	4618      	mov	r0, r3
 8002992:	f7ff ff4d 	bl	8002830 <button_routine>
	button_routine(&self->ok);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	3340      	adds	r3, #64	; 0x40
 800299a:	4618      	mov	r0, r3
 800299c:	f7ff ff48 	bl	8002830 <button_routine>
	button_routine(&self->axisReset);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	3360      	adds	r3, #96	; 0x60
 80029a4:	4618      	mov	r0, r3
 80029a6:	f7ff ff43 	bl	8002830 <button_routine>
	button_routine(&self->step);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	3380      	adds	r3, #128	; 0x80
 80029ae:	4618      	mov	r0, r3
 80029b0:	f7ff ff3e 	bl	8002830 <button_routine>
	button_routine(&self->motion);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	33a0      	adds	r3, #160	; 0xa0
 80029b8:	4618      	mov	r0, r3
 80029ba:	f7ff ff39 	bl	8002830 <button_routine>
}
 80029be:	bf00      	nop
 80029c0:	3708      	adds	r7, #8
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}

080029c6 <keyboard_reset_cbs>:

void keyboard_reset_cbs(keyboard_t* self)
{
 80029c6:	b580      	push	{r7, lr}
 80029c8:	b082      	sub	sp, #8
 80029ca:	af00      	add	r7, sp, #0
 80029cc:	6078      	str	r0, [r7, #4]

	button_reset_cbs(&self->up);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	4618      	mov	r0, r3
 80029d2:	f7ff ff17 	bl	8002804 <button_reset_cbs>
	button_reset_cbs(&self->down);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	3320      	adds	r3, #32
 80029da:	4618      	mov	r0, r3
 80029dc:	f7ff ff12 	bl	8002804 <button_reset_cbs>
	button_reset_cbs(&self->ok);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	3340      	adds	r3, #64	; 0x40
 80029e4:	4618      	mov	r0, r3
 80029e6:	f7ff ff0d 	bl	8002804 <button_reset_cbs>
	button_reset_cbs(&self->axisReset);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	3360      	adds	r3, #96	; 0x60
 80029ee:	4618      	mov	r0, r3
 80029f0:	f7ff ff08 	bl	8002804 <button_reset_cbs>
	button_reset_cbs(&self->step);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	3380      	adds	r3, #128	; 0x80
 80029f8:	4618      	mov	r0, r3
 80029fa:	f7ff ff03 	bl	8002804 <button_reset_cbs>
	button_reset_cbs(&self->motion);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	33a0      	adds	r3, #160	; 0xa0
 8002a02:	4618      	mov	r0, r3
 8002a04:	f7ff fefe 	bl	8002804 <button_reset_cbs>
}
 8002a08:	bf00      	nop
 8002a0a:	3708      	adds	r7, #8
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}

08002a10 <HAL_UART_RxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b082      	sub	sp, #8
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
	if(huart == conf_uart)
 8002a18:	4b05      	ldr	r3, [pc, #20]	; (8002a30 <HAL_UART_RxCpltCallback+0x20>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	687a      	ldr	r2, [r7, #4]
 8002a1e:	429a      	cmp	r2, r3
 8002a20:	d102      	bne.n	8002a28 <HAL_UART_RxCpltCallback+0x18>
	{
		general_task_uart_recv_callback(&task);
 8002a22:	4804      	ldr	r0, [pc, #16]	; (8002a34 <HAL_UART_RxCpltCallback+0x24>)
 8002a24:	f7ff fdd4 	bl	80025d0 <general_task_uart_recv_callback>
	}
}
 8002a28:	bf00      	nop
 8002a2a:	3708      	adds	r7, #8
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	bd80      	pop	{r7, pc}
 8002a30:	20000040 	.word	0x20000040
 8002a34:	20000398 	.word	0x20000398

08002a38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002a3c:	f002 ff42 	bl	80058c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002a40:	f000 f82a 	bl	8002a98 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002a44:	f000 f9ee 	bl	8002e24 <MX_GPIO_Init>
  MX_TIM6_Init();
 8002a48:	f000 f98e 	bl	8002d68 <MX_TIM6_Init>
  MX_SPI3_Init();
 8002a4c:	f000 f956 	bl	8002cfc <MX_SPI3_Init>
  MX_SPI2_Init();
 8002a50:	f000 f91e 	bl	8002c90 <MX_SPI2_Init>
  MX_SPI1_Init();
 8002a54:	f000 f8e6 	bl	8002c24 <MX_SPI1_Init>
  MX_I2C3_Init();
 8002a58:	f000 f8b6 	bl	8002bc8 <MX_I2C3_Init>
  MX_I2C1_Init();
 8002a5c:	f000 f886 	bl	8002b6c <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8002a60:	f000 f9b6 	bl	8002dd0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_NVIC_DisableIRQ(USR_ADC_TIM_IRQn);
 8002a64:	2036      	movs	r0, #54	; 0x36
 8002a66:	f003 f8ec 	bl	8005c42 <HAL_NVIC_DisableIRQ>

  // general task init
  general_task_init(&task);
 8002a6a:	4809      	ldr	r0, [pc, #36]	; (8002a90 <main+0x58>)
 8002a6c:	f7ff f968 	bl	8001d40 <general_task_init>
  general_task_setup(&task);
 8002a70:	4807      	ldr	r0, [pc, #28]	; (8002a90 <main+0x58>)
 8002a72:	f7ff fbc7 	bl	8002204 <general_task_setup>

  HAL_NVIC_EnableIRQ(USR_ADC_TIM_IRQn);
 8002a76:	2036      	movs	r0, #54	; 0x36
 8002a78:	f003 f8d5 	bl	8005c26 <HAL_NVIC_EnableIRQ>

  HAL_TIM_Base_Start_IT(adctim);
 8002a7c:	4b05      	ldr	r3, [pc, #20]	; (8002a94 <main+0x5c>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4618      	mov	r0, r3
 8002a82:	f005 fd6b 	bl	800855c <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	 general_task_loop(&task);
 8002a86:	4802      	ldr	r0, [pc, #8]	; (8002a90 <main+0x58>)
 8002a88:	f7ff fc80 	bl	800238c <general_task_loop>
 8002a8c:	e7fb      	b.n	8002a86 <main+0x4e>
 8002a8e:	bf00      	nop
 8002a90:	20000398 	.word	0x20000398
 8002a94:	2000003c 	.word	0x2000003c

08002a98 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b094      	sub	sp, #80	; 0x50
 8002a9c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a9e:	f107 0320 	add.w	r3, r7, #32
 8002aa2:	2230      	movs	r2, #48	; 0x30
 8002aa4:	2100      	movs	r1, #0
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f007 f982 	bl	8009db0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002aac:	f107 030c 	add.w	r3, r7, #12
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	601a      	str	r2, [r3, #0]
 8002ab4:	605a      	str	r2, [r3, #4]
 8002ab6:	609a      	str	r2, [r3, #8]
 8002ab8:	60da      	str	r2, [r3, #12]
 8002aba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002abc:	2300      	movs	r3, #0
 8002abe:	60bb      	str	r3, [r7, #8]
 8002ac0:	4b28      	ldr	r3, [pc, #160]	; (8002b64 <SystemClock_Config+0xcc>)
 8002ac2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac4:	4a27      	ldr	r2, [pc, #156]	; (8002b64 <SystemClock_Config+0xcc>)
 8002ac6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002aca:	6413      	str	r3, [r2, #64]	; 0x40
 8002acc:	4b25      	ldr	r3, [pc, #148]	; (8002b64 <SystemClock_Config+0xcc>)
 8002ace:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ad4:	60bb      	str	r3, [r7, #8]
 8002ad6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002ad8:	2300      	movs	r3, #0
 8002ada:	607b      	str	r3, [r7, #4]
 8002adc:	4b22      	ldr	r3, [pc, #136]	; (8002b68 <SystemClock_Config+0xd0>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a21      	ldr	r2, [pc, #132]	; (8002b68 <SystemClock_Config+0xd0>)
 8002ae2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ae6:	6013      	str	r3, [r2, #0]
 8002ae8:	4b1f      	ldr	r3, [pc, #124]	; (8002b68 <SystemClock_Config+0xd0>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002af0:	607b      	str	r3, [r7, #4]
 8002af2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002af4:	2302      	movs	r3, #2
 8002af6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002af8:	2301      	movs	r3, #1
 8002afa:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002afc:	2310      	movs	r3, #16
 8002afe:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002b00:	2302      	movs	r3, #2
 8002b02:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002b04:	2300      	movs	r3, #0
 8002b06:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002b08:	2308      	movs	r3, #8
 8002b0a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002b0c:	23a8      	movs	r3, #168	; 0xa8
 8002b0e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002b10:	2302      	movs	r3, #2
 8002b12:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002b14:	2304      	movs	r3, #4
 8002b16:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b18:	f107 0320 	add.w	r3, r7, #32
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	f004 fa91 	bl	8007044 <HAL_RCC_OscConfig>
 8002b22:	4603      	mov	r3, r0
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d001      	beq.n	8002b2c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002b28:	f000 fa92 	bl	8003050 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002b2c:	230f      	movs	r3, #15
 8002b2e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002b30:	2302      	movs	r3, #2
 8002b32:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b34:	2300      	movs	r3, #0
 8002b36:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002b38:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002b3c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002b3e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b42:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002b44:	f107 030c 	add.w	r3, r7, #12
 8002b48:	2105      	movs	r1, #5
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	f004 fcf2 	bl	8007534 <HAL_RCC_ClockConfig>
 8002b50:	4603      	mov	r3, r0
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d001      	beq.n	8002b5a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002b56:	f000 fa7b 	bl	8003050 <Error_Handler>
  }
}
 8002b5a:	bf00      	nop
 8002b5c:	3750      	adds	r7, #80	; 0x50
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bd80      	pop	{r7, pc}
 8002b62:	bf00      	nop
 8002b64:	40023800 	.word	0x40023800
 8002b68:	40007000 	.word	0x40007000

08002b6c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002b70:	4b12      	ldr	r3, [pc, #72]	; (8002bbc <MX_I2C1_Init+0x50>)
 8002b72:	4a13      	ldr	r2, [pc, #76]	; (8002bc0 <MX_I2C1_Init+0x54>)
 8002b74:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002b76:	4b11      	ldr	r3, [pc, #68]	; (8002bbc <MX_I2C1_Init+0x50>)
 8002b78:	4a12      	ldr	r2, [pc, #72]	; (8002bc4 <MX_I2C1_Init+0x58>)
 8002b7a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002b7c:	4b0f      	ldr	r3, [pc, #60]	; (8002bbc <MX_I2C1_Init+0x50>)
 8002b7e:	2200      	movs	r2, #0
 8002b80:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002b82:	4b0e      	ldr	r3, [pc, #56]	; (8002bbc <MX_I2C1_Init+0x50>)
 8002b84:	2200      	movs	r2, #0
 8002b86:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002b88:	4b0c      	ldr	r3, [pc, #48]	; (8002bbc <MX_I2C1_Init+0x50>)
 8002b8a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002b8e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002b90:	4b0a      	ldr	r3, [pc, #40]	; (8002bbc <MX_I2C1_Init+0x50>)
 8002b92:	2200      	movs	r2, #0
 8002b94:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002b96:	4b09      	ldr	r3, [pc, #36]	; (8002bbc <MX_I2C1_Init+0x50>)
 8002b98:	2200      	movs	r2, #0
 8002b9a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002b9c:	4b07      	ldr	r3, [pc, #28]	; (8002bbc <MX_I2C1_Init+0x50>)
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002ba2:	4b06      	ldr	r3, [pc, #24]	; (8002bbc <MX_I2C1_Init+0x50>)
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002ba8:	4804      	ldr	r0, [pc, #16]	; (8002bbc <MX_I2C1_Init+0x50>)
 8002baa:	f003 fd9d 	bl	80066e8 <HAL_I2C_Init>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d001      	beq.n	8002bb8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002bb4:	f000 fa4c 	bl	8003050 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002bb8:	bf00      	nop
 8002bba:	bd80      	pop	{r7, pc}
 8002bbc:	20000158 	.word	0x20000158
 8002bc0:	40005400 	.word	0x40005400
 8002bc4:	000186a0 	.word	0x000186a0

08002bc8 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8002bcc:	4b12      	ldr	r3, [pc, #72]	; (8002c18 <MX_I2C3_Init+0x50>)
 8002bce:	4a13      	ldr	r2, [pc, #76]	; (8002c1c <MX_I2C3_Init+0x54>)
 8002bd0:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 400000;
 8002bd2:	4b11      	ldr	r3, [pc, #68]	; (8002c18 <MX_I2C3_Init+0x50>)
 8002bd4:	4a12      	ldr	r2, [pc, #72]	; (8002c20 <MX_I2C3_Init+0x58>)
 8002bd6:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002bd8:	4b0f      	ldr	r3, [pc, #60]	; (8002c18 <MX_I2C3_Init+0x50>)
 8002bda:	2200      	movs	r2, #0
 8002bdc:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8002bde:	4b0e      	ldr	r3, [pc, #56]	; (8002c18 <MX_I2C3_Init+0x50>)
 8002be0:	2200      	movs	r2, #0
 8002be2:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002be4:	4b0c      	ldr	r3, [pc, #48]	; (8002c18 <MX_I2C3_Init+0x50>)
 8002be6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002bea:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002bec:	4b0a      	ldr	r3, [pc, #40]	; (8002c18 <MX_I2C3_Init+0x50>)
 8002bee:	2200      	movs	r2, #0
 8002bf0:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8002bf2:	4b09      	ldr	r3, [pc, #36]	; (8002c18 <MX_I2C3_Init+0x50>)
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002bf8:	4b07      	ldr	r3, [pc, #28]	; (8002c18 <MX_I2C3_Init+0x50>)
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002bfe:	4b06      	ldr	r3, [pc, #24]	; (8002c18 <MX_I2C3_Init+0x50>)
 8002c00:	2200      	movs	r2, #0
 8002c02:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8002c04:	4804      	ldr	r0, [pc, #16]	; (8002c18 <MX_I2C3_Init+0x50>)
 8002c06:	f003 fd6f 	bl	80066e8 <HAL_I2C_Init>
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d001      	beq.n	8002c14 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8002c10:	f000 fa1e 	bl	8003050 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8002c14:	bf00      	nop
 8002c16:	bd80      	pop	{r7, pc}
 8002c18:	200001ac 	.word	0x200001ac
 8002c1c:	40005c00 	.word	0x40005c00
 8002c20:	00061a80 	.word	0x00061a80

08002c24 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002c28:	4b17      	ldr	r3, [pc, #92]	; (8002c88 <MX_SPI1_Init+0x64>)
 8002c2a:	4a18      	ldr	r2, [pc, #96]	; (8002c8c <MX_SPI1_Init+0x68>)
 8002c2c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002c2e:	4b16      	ldr	r3, [pc, #88]	; (8002c88 <MX_SPI1_Init+0x64>)
 8002c30:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002c34:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002c36:	4b14      	ldr	r3, [pc, #80]	; (8002c88 <MX_SPI1_Init+0x64>)
 8002c38:	2200      	movs	r2, #0
 8002c3a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002c3c:	4b12      	ldr	r3, [pc, #72]	; (8002c88 <MX_SPI1_Init+0x64>)
 8002c3e:	2200      	movs	r2, #0
 8002c40:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002c42:	4b11      	ldr	r3, [pc, #68]	; (8002c88 <MX_SPI1_Init+0x64>)
 8002c44:	2202      	movs	r2, #2
 8002c46:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002c48:	4b0f      	ldr	r3, [pc, #60]	; (8002c88 <MX_SPI1_Init+0x64>)
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002c4e:	4b0e      	ldr	r3, [pc, #56]	; (8002c88 <MX_SPI1_Init+0x64>)
 8002c50:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002c54:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8002c56:	4b0c      	ldr	r3, [pc, #48]	; (8002c88 <MX_SPI1_Init+0x64>)
 8002c58:	2238      	movs	r2, #56	; 0x38
 8002c5a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002c5c:	4b0a      	ldr	r3, [pc, #40]	; (8002c88 <MX_SPI1_Init+0x64>)
 8002c5e:	2200      	movs	r2, #0
 8002c60:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002c62:	4b09      	ldr	r3, [pc, #36]	; (8002c88 <MX_SPI1_Init+0x64>)
 8002c64:	2200      	movs	r2, #0
 8002c66:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c68:	4b07      	ldr	r3, [pc, #28]	; (8002c88 <MX_SPI1_Init+0x64>)
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002c6e:	4b06      	ldr	r3, [pc, #24]	; (8002c88 <MX_SPI1_Init+0x64>)
 8002c70:	220a      	movs	r2, #10
 8002c72:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002c74:	4804      	ldr	r0, [pc, #16]	; (8002c88 <MX_SPI1_Init+0x64>)
 8002c76:	f004 fe3d 	bl	80078f4 <HAL_SPI_Init>
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d001      	beq.n	8002c84 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002c80:	f000 f9e6 	bl	8003050 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002c84:	bf00      	nop
 8002c86:	bd80      	pop	{r7, pc}
 8002c88:	20000200 	.word	0x20000200
 8002c8c:	40013000 	.word	0x40013000

08002c90 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002c94:	4b17      	ldr	r3, [pc, #92]	; (8002cf4 <MX_SPI2_Init+0x64>)
 8002c96:	4a18      	ldr	r2, [pc, #96]	; (8002cf8 <MX_SPI2_Init+0x68>)
 8002c98:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002c9a:	4b16      	ldr	r3, [pc, #88]	; (8002cf4 <MX_SPI2_Init+0x64>)
 8002c9c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002ca0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002ca2:	4b14      	ldr	r3, [pc, #80]	; (8002cf4 <MX_SPI2_Init+0x64>)
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002ca8:	4b12      	ldr	r3, [pc, #72]	; (8002cf4 <MX_SPI2_Init+0x64>)
 8002caa:	2200      	movs	r2, #0
 8002cac:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002cae:	4b11      	ldr	r3, [pc, #68]	; (8002cf4 <MX_SPI2_Init+0x64>)
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002cb4:	4b0f      	ldr	r3, [pc, #60]	; (8002cf4 <MX_SPI2_Init+0x64>)
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002cba:	4b0e      	ldr	r3, [pc, #56]	; (8002cf4 <MX_SPI2_Init+0x64>)
 8002cbc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002cc0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002cc2:	4b0c      	ldr	r3, [pc, #48]	; (8002cf4 <MX_SPI2_Init+0x64>)
 8002cc4:	2208      	movs	r2, #8
 8002cc6:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002cc8:	4b0a      	ldr	r3, [pc, #40]	; (8002cf4 <MX_SPI2_Init+0x64>)
 8002cca:	2200      	movs	r2, #0
 8002ccc:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002cce:	4b09      	ldr	r3, [pc, #36]	; (8002cf4 <MX_SPI2_Init+0x64>)
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002cd4:	4b07      	ldr	r3, [pc, #28]	; (8002cf4 <MX_SPI2_Init+0x64>)
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002cda:	4b06      	ldr	r3, [pc, #24]	; (8002cf4 <MX_SPI2_Init+0x64>)
 8002cdc:	220a      	movs	r2, #10
 8002cde:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002ce0:	4804      	ldr	r0, [pc, #16]	; (8002cf4 <MX_SPI2_Init+0x64>)
 8002ce2:	f004 fe07 	bl	80078f4 <HAL_SPI_Init>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d001      	beq.n	8002cf0 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002cec:	f000 f9b0 	bl	8003050 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002cf0:	bf00      	nop
 8002cf2:	bd80      	pop	{r7, pc}
 8002cf4:	20000258 	.word	0x20000258
 8002cf8:	40003800 	.word	0x40003800

08002cfc <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8002d00:	4b17      	ldr	r3, [pc, #92]	; (8002d60 <MX_SPI3_Init+0x64>)
 8002d02:	4a18      	ldr	r2, [pc, #96]	; (8002d64 <MX_SPI3_Init+0x68>)
 8002d04:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8002d06:	4b16      	ldr	r3, [pc, #88]	; (8002d60 <MX_SPI3_Init+0x64>)
 8002d08:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002d0c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8002d0e:	4b14      	ldr	r3, [pc, #80]	; (8002d60 <MX_SPI3_Init+0x64>)
 8002d10:	2200      	movs	r2, #0
 8002d12:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8002d14:	4b12      	ldr	r3, [pc, #72]	; (8002d60 <MX_SPI3_Init+0x64>)
 8002d16:	2200      	movs	r2, #0
 8002d18:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002d1a:	4b11      	ldr	r3, [pc, #68]	; (8002d60 <MX_SPI3_Init+0x64>)
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002d20:	4b0f      	ldr	r3, [pc, #60]	; (8002d60 <MX_SPI3_Init+0x64>)
 8002d22:	2201      	movs	r2, #1
 8002d24:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002d26:	4b0e      	ldr	r3, [pc, #56]	; (8002d60 <MX_SPI3_Init+0x64>)
 8002d28:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002d2c:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8002d2e:	4b0c      	ldr	r3, [pc, #48]	; (8002d60 <MX_SPI3_Init+0x64>)
 8002d30:	2228      	movs	r2, #40	; 0x28
 8002d32:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002d34:	4b0a      	ldr	r3, [pc, #40]	; (8002d60 <MX_SPI3_Init+0x64>)
 8002d36:	2200      	movs	r2, #0
 8002d38:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002d3a:	4b09      	ldr	r3, [pc, #36]	; (8002d60 <MX_SPI3_Init+0x64>)
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d40:	4b07      	ldr	r3, [pc, #28]	; (8002d60 <MX_SPI3_Init+0x64>)
 8002d42:	2200      	movs	r2, #0
 8002d44:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8002d46:	4b06      	ldr	r3, [pc, #24]	; (8002d60 <MX_SPI3_Init+0x64>)
 8002d48:	220a      	movs	r2, #10
 8002d4a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002d4c:	4804      	ldr	r0, [pc, #16]	; (8002d60 <MX_SPI3_Init+0x64>)
 8002d4e:	f004 fdd1 	bl	80078f4 <HAL_SPI_Init>
 8002d52:	4603      	mov	r3, r0
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d001      	beq.n	8002d5c <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8002d58:	f000 f97a 	bl	8003050 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002d5c:	bf00      	nop
 8002d5e:	bd80      	pop	{r7, pc}
 8002d60:	200002b0 	.word	0x200002b0
 8002d64:	40003c00 	.word	0x40003c00

08002d68 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b082      	sub	sp, #8
 8002d6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d6e:	463b      	mov	r3, r7
 8002d70:	2200      	movs	r2, #0
 8002d72:	601a      	str	r2, [r3, #0]
 8002d74:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002d76:	4b14      	ldr	r3, [pc, #80]	; (8002dc8 <MX_TIM6_Init+0x60>)
 8002d78:	4a14      	ldr	r2, [pc, #80]	; (8002dcc <MX_TIM6_Init+0x64>)
 8002d7a:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 84 - 1;
 8002d7c:	4b12      	ldr	r3, [pc, #72]	; (8002dc8 <MX_TIM6_Init+0x60>)
 8002d7e:	2253      	movs	r2, #83	; 0x53
 8002d80:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d82:	4b11      	ldr	r3, [pc, #68]	; (8002dc8 <MX_TIM6_Init+0x60>)
 8002d84:	2200      	movs	r2, #0
 8002d86:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 50 - 1;
 8002d88:	4b0f      	ldr	r3, [pc, #60]	; (8002dc8 <MX_TIM6_Init+0x60>)
 8002d8a:	2231      	movs	r2, #49	; 0x31
 8002d8c:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d8e:	4b0e      	ldr	r3, [pc, #56]	; (8002dc8 <MX_TIM6_Init+0x60>)
 8002d90:	2200      	movs	r2, #0
 8002d92:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002d94:	480c      	ldr	r0, [pc, #48]	; (8002dc8 <MX_TIM6_Init+0x60>)
 8002d96:	f005 fb91 	bl	80084bc <HAL_TIM_Base_Init>
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d001      	beq.n	8002da4 <MX_TIM6_Init+0x3c>
  {
    Error_Handler();
 8002da0:	f000 f956 	bl	8003050 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002da4:	2300      	movs	r3, #0
 8002da6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002da8:	2300      	movs	r3, #0
 8002daa:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002dac:	463b      	mov	r3, r7
 8002dae:	4619      	mov	r1, r3
 8002db0:	4805      	ldr	r0, [pc, #20]	; (8002dc8 <MX_TIM6_Init+0x60>)
 8002db2:	f005 fe07 	bl	80089c4 <HAL_TIMEx_MasterConfigSynchronization>
 8002db6:	4603      	mov	r3, r0
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d001      	beq.n	8002dc0 <MX_TIM6_Init+0x58>
  {
    Error_Handler();
 8002dbc:	f000 f948 	bl	8003050 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002dc0:	bf00      	nop
 8002dc2:	3708      	adds	r7, #8
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}
 8002dc8:	20000308 	.word	0x20000308
 8002dcc:	40001000 	.word	0x40001000

08002dd0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002dd4:	4b11      	ldr	r3, [pc, #68]	; (8002e1c <MX_USART1_UART_Init+0x4c>)
 8002dd6:	4a12      	ldr	r2, [pc, #72]	; (8002e20 <MX_USART1_UART_Init+0x50>)
 8002dd8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002dda:	4b10      	ldr	r3, [pc, #64]	; (8002e1c <MX_USART1_UART_Init+0x4c>)
 8002ddc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002de0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002de2:	4b0e      	ldr	r3, [pc, #56]	; (8002e1c <MX_USART1_UART_Init+0x4c>)
 8002de4:	2200      	movs	r2, #0
 8002de6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002de8:	4b0c      	ldr	r3, [pc, #48]	; (8002e1c <MX_USART1_UART_Init+0x4c>)
 8002dea:	2200      	movs	r2, #0
 8002dec:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002dee:	4b0b      	ldr	r3, [pc, #44]	; (8002e1c <MX_USART1_UART_Init+0x4c>)
 8002df0:	2200      	movs	r2, #0
 8002df2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002df4:	4b09      	ldr	r3, [pc, #36]	; (8002e1c <MX_USART1_UART_Init+0x4c>)
 8002df6:	220c      	movs	r2, #12
 8002df8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002dfa:	4b08      	ldr	r3, [pc, #32]	; (8002e1c <MX_USART1_UART_Init+0x4c>)
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e00:	4b06      	ldr	r3, [pc, #24]	; (8002e1c <MX_USART1_UART_Init+0x4c>)
 8002e02:	2200      	movs	r2, #0
 8002e04:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002e06:	4805      	ldr	r0, [pc, #20]	; (8002e1c <MX_USART1_UART_Init+0x4c>)
 8002e08:	f005 fe6c 	bl	8008ae4 <HAL_UART_Init>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d001      	beq.n	8002e16 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002e12:	f000 f91d 	bl	8003050 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002e16:	bf00      	nop
 8002e18:	bd80      	pop	{r7, pc}
 8002e1a:	bf00      	nop
 8002e1c:	20000350 	.word	0x20000350
 8002e20:	40011000 	.word	0x40011000

08002e24 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b08a      	sub	sp, #40	; 0x28
 8002e28:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e2a:	f107 0314 	add.w	r3, r7, #20
 8002e2e:	2200      	movs	r2, #0
 8002e30:	601a      	str	r2, [r3, #0]
 8002e32:	605a      	str	r2, [r3, #4]
 8002e34:	609a      	str	r2, [r3, #8]
 8002e36:	60da      	str	r2, [r3, #12]
 8002e38:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	613b      	str	r3, [r7, #16]
 8002e3e:	4b6c      	ldr	r3, [pc, #432]	; (8002ff0 <MX_GPIO_Init+0x1cc>)
 8002e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e42:	4a6b      	ldr	r2, [pc, #428]	; (8002ff0 <MX_GPIO_Init+0x1cc>)
 8002e44:	f043 0310 	orr.w	r3, r3, #16
 8002e48:	6313      	str	r3, [r2, #48]	; 0x30
 8002e4a:	4b69      	ldr	r3, [pc, #420]	; (8002ff0 <MX_GPIO_Init+0x1cc>)
 8002e4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e4e:	f003 0310 	and.w	r3, r3, #16
 8002e52:	613b      	str	r3, [r7, #16]
 8002e54:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e56:	2300      	movs	r3, #0
 8002e58:	60fb      	str	r3, [r7, #12]
 8002e5a:	4b65      	ldr	r3, [pc, #404]	; (8002ff0 <MX_GPIO_Init+0x1cc>)
 8002e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e5e:	4a64      	ldr	r2, [pc, #400]	; (8002ff0 <MX_GPIO_Init+0x1cc>)
 8002e60:	f043 0304 	orr.w	r3, r3, #4
 8002e64:	6313      	str	r3, [r2, #48]	; 0x30
 8002e66:	4b62      	ldr	r3, [pc, #392]	; (8002ff0 <MX_GPIO_Init+0x1cc>)
 8002e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e6a:	f003 0304 	and.w	r3, r3, #4
 8002e6e:	60fb      	str	r3, [r7, #12]
 8002e70:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e72:	2300      	movs	r3, #0
 8002e74:	60bb      	str	r3, [r7, #8]
 8002e76:	4b5e      	ldr	r3, [pc, #376]	; (8002ff0 <MX_GPIO_Init+0x1cc>)
 8002e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e7a:	4a5d      	ldr	r2, [pc, #372]	; (8002ff0 <MX_GPIO_Init+0x1cc>)
 8002e7c:	f043 0301 	orr.w	r3, r3, #1
 8002e80:	6313      	str	r3, [r2, #48]	; 0x30
 8002e82:	4b5b      	ldr	r3, [pc, #364]	; (8002ff0 <MX_GPIO_Init+0x1cc>)
 8002e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e86:	f003 0301 	and.w	r3, r3, #1
 8002e8a:	60bb      	str	r3, [r7, #8]
 8002e8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e8e:	2300      	movs	r3, #0
 8002e90:	607b      	str	r3, [r7, #4]
 8002e92:	4b57      	ldr	r3, [pc, #348]	; (8002ff0 <MX_GPIO_Init+0x1cc>)
 8002e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e96:	4a56      	ldr	r2, [pc, #344]	; (8002ff0 <MX_GPIO_Init+0x1cc>)
 8002e98:	f043 0302 	orr.w	r3, r3, #2
 8002e9c:	6313      	str	r3, [r2, #48]	; 0x30
 8002e9e:	4b54      	ldr	r3, [pc, #336]	; (8002ff0 <MX_GPIO_Init+0x1cc>)
 8002ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ea2:	f003 0302 	and.w	r3, r3, #2
 8002ea6:	607b      	str	r3, [r7, #4]
 8002ea8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002eaa:	2300      	movs	r3, #0
 8002eac:	603b      	str	r3, [r7, #0]
 8002eae:	4b50      	ldr	r3, [pc, #320]	; (8002ff0 <MX_GPIO_Init+0x1cc>)
 8002eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eb2:	4a4f      	ldr	r2, [pc, #316]	; (8002ff0 <MX_GPIO_Init+0x1cc>)
 8002eb4:	f043 0308 	orr.w	r3, r3, #8
 8002eb8:	6313      	str	r3, [r2, #48]	; 0x30
 8002eba:	4b4d      	ldr	r3, [pc, #308]	; (8002ff0 <MX_GPIO_Init+0x1cc>)
 8002ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ebe:	f003 0308 	and.w	r3, r3, #8
 8002ec2:	603b      	str	r3, [r7, #0]
 8002ec4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SENSOR_RANGE_SELECT_Pin|HV_INPUT_SELECT_Pin, GPIO_PIN_RESET);
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	210c      	movs	r1, #12
 8002eca:	484a      	ldr	r0, [pc, #296]	; (8002ff4 <MX_GPIO_Init+0x1d0>)
 8002ecc:	f003 fbf2 	bl	80066b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ADC_PRESS_SPI_CS_Pin|ADC_DOSE_SPI_CS_Pin|ADC_HV_SPI_CS_Pin, GPIO_PIN_RESET);
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	210e      	movs	r1, #14
 8002ed4:	4848      	ldr	r0, [pc, #288]	; (8002ff8 <MX_GPIO_Init+0x1d4>)
 8002ed6:	f003 fbed 	bl	80066b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_13, GPIO_PIN_RESET);
 8002eda:	2200      	movs	r2, #0
 8002edc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002ee0:	4846      	ldr	r0, [pc, #280]	; (8002ffc <MX_GPIO_Init+0x1d8>)
 8002ee2:	f003 fbe7 	bl	80066b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ETH_SPI_CS_Pin|ETH_RESET_Pin, GPIO_PIN_RESET);
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8002eec:	4844      	ldr	r0, [pc, #272]	; (8003000 <MX_GPIO_Init+0x1dc>)
 8002eee:	f003 fbe1 	bl	80066b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|DAC_SPI_CS_Pin, GPIO_PIN_RESET);
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	2103      	movs	r1, #3
 8002ef6:	4843      	ldr	r0, [pc, #268]	; (8003004 <MX_GPIO_Init+0x1e0>)
 8002ef8:	f003 fbdc 	bl	80066b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ADC_DOSE_START_Pin|ADC_DOSE_XPWDN_Pin, GPIO_PIN_SET);
 8002efc:	2201      	movs	r2, #1
 8002efe:	2128      	movs	r1, #40	; 0x28
 8002f00:	483f      	ldr	r0, [pc, #252]	; (8003000 <MX_GPIO_Init+0x1dc>)
 8002f02:	f003 fbd7 	bl	80066b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ADC_PRESS_xDRDY_Pin ADC_DOSE_xDRDY_Pin ADC_HV_xDRDY_Pin */
  GPIO_InitStruct.Pin = ADC_PRESS_xDRDY_Pin|ADC_DOSE_xDRDY_Pin|ADC_HV_xDRDY_Pin;
 8002f06:	2338      	movs	r3, #56	; 0x38
 8002f08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002f12:	f107 0314 	add.w	r3, r7, #20
 8002f16:	4619      	mov	r1, r3
 8002f18:	4838      	ldr	r0, [pc, #224]	; (8002ffc <MX_GPIO_Init+0x1d8>)
 8002f1a:	f003 fa17 	bl	800634c <HAL_GPIO_Init>

  /*Configure GPIO pins : SENSOR_RANGE_SELECT_Pin HV_INPUT_SELECT_Pin */
  GPIO_InitStruct.Pin = SENSOR_RANGE_SELECT_Pin|HV_INPUT_SELECT_Pin;
 8002f1e:	230c      	movs	r3, #12
 8002f20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f22:	2301      	movs	r3, #1
 8002f24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f26:	2300      	movs	r3, #0
 8002f28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f2a:	2302      	movs	r3, #2
 8002f2c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f2e:	f107 0314 	add.w	r3, r7, #20
 8002f32:	4619      	mov	r1, r3
 8002f34:	482f      	ldr	r0, [pc, #188]	; (8002ff4 <MX_GPIO_Init+0x1d0>)
 8002f36:	f003 fa09 	bl	800634c <HAL_GPIO_Init>

  /*Configure GPIO pins : ADC_PRESS_SPI_CS_Pin ADC_DOSE_SPI_CS_Pin ADC_HV_SPI_CS_Pin */
  GPIO_InitStruct.Pin = ADC_PRESS_SPI_CS_Pin|ADC_DOSE_SPI_CS_Pin|ADC_HV_SPI_CS_Pin;
 8002f3a:	230e      	movs	r3, #14
 8002f3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002f42:	2301      	movs	r3, #1
 8002f44:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f46:	2302      	movs	r3, #2
 8002f48:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f4a:	f107 0314 	add.w	r3, r7, #20
 8002f4e:	4619      	mov	r1, r3
 8002f50:	4829      	ldr	r0, [pc, #164]	; (8002ff8 <MX_GPIO_Init+0x1d4>)
 8002f52:	f003 f9fb 	bl	800634c <HAL_GPIO_Init>

  /*Configure GPIO pin : PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002f56:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002f5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f60:	2300      	movs	r3, #0
 8002f62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f64:	2300      	movs	r3, #0
 8002f66:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002f68:	f107 0314 	add.w	r3, r7, #20
 8002f6c:	4619      	mov	r1, r3
 8002f6e:	4823      	ldr	r0, [pc, #140]	; (8002ffc <MX_GPIO_Init+0x1d8>)
 8002f70:	f003 f9ec 	bl	800634c <HAL_GPIO_Init>

  /*Configure GPIO pins : ETH_SPI_CS_Pin ADC_DOSE_START_Pin ADC_DOSE_XPWDN_Pin */
  GPIO_InitStruct.Pin = ETH_SPI_CS_Pin|ADC_DOSE_START_Pin|ADC_DOSE_XPWDN_Pin;
 8002f74:	f44f 6385 	mov.w	r3, #1064	; 0x428
 8002f78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002f7e:	2301      	movs	r3, #1
 8002f80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f82:	2302      	movs	r3, #2
 8002f84:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f86:	f107 0314 	add.w	r3, r7, #20
 8002f8a:	4619      	mov	r1, r3
 8002f8c:	481c      	ldr	r0, [pc, #112]	; (8003000 <MX_GPIO_Init+0x1dc>)
 8002f8e:	f003 f9dd 	bl	800634c <HAL_GPIO_Init>

  /*Configure GPIO pin : ETH_RESET_Pin */
  GPIO_InitStruct.Pin = ETH_RESET_Pin;
 8002f92:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002f96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f98:	2301      	movs	r3, #1
 8002f9a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002fa0:	2302      	movs	r3, #2
 8002fa2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ETH_RESET_GPIO_Port, &GPIO_InitStruct);
 8002fa4:	f107 0314 	add.w	r3, r7, #20
 8002fa8:	4619      	mov	r1, r3
 8002faa:	4815      	ldr	r0, [pc, #84]	; (8003000 <MX_GPIO_Init+0x1dc>)
 8002fac:	f003 f9ce 	bl	800634c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fb8:	2300      	movs	r3, #0
 8002fba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002fc0:	f107 0314 	add.w	r3, r7, #20
 8002fc4:	4619      	mov	r1, r3
 8002fc6:	480f      	ldr	r0, [pc, #60]	; (8003004 <MX_GPIO_Init+0x1e0>)
 8002fc8:	f003 f9c0 	bl	800634c <HAL_GPIO_Init>

  /*Configure GPIO pin : DAC_SPI_CS_Pin */
  GPIO_InitStruct.Pin = DAC_SPI_CS_Pin;
 8002fcc:	2302      	movs	r3, #2
 8002fce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002fd8:	2302      	movs	r3, #2
 8002fda:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DAC_SPI_CS_GPIO_Port, &GPIO_InitStruct);
 8002fdc:	f107 0314 	add.w	r3, r7, #20
 8002fe0:	4619      	mov	r1, r3
 8002fe2:	4808      	ldr	r0, [pc, #32]	; (8003004 <MX_GPIO_Init+0x1e0>)
 8002fe4:	f003 f9b2 	bl	800634c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002fe8:	bf00      	nop
 8002fea:	3728      	adds	r7, #40	; 0x28
 8002fec:	46bd      	mov	sp, r7
 8002fee:	bd80      	pop	{r7, pc}
 8002ff0:	40023800 	.word	0x40023800
 8002ff4:	40020800 	.word	0x40020800
 8002ff8:	40020000 	.word	0x40020000
 8002ffc:	40021000 	.word	0x40021000
 8003000:	40020400 	.word	0x40020400
 8003004:	40020c00 	.word	0x40020c00

08003008 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b082      	sub	sp, #8
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
	HAL_NVIC_DisableIRQ(USR_ADC_TIM_IRQn);
 8003010:	2036      	movs	r0, #54	; 0x36
 8003012:	f002 fe16 	bl	8005c42 <HAL_NVIC_DisableIRQ>
	if(htim == adctim)
 8003016:	4b0b      	ldr	r3, [pc, #44]	; (8003044 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	687a      	ldr	r2, [r7, #4]
 800301c:	429a      	cmp	r2, r3
 800301e:	d102      	bne.n	8003026 <HAL_TIM_PeriodElapsedCallback+0x1e>
	{
		general_task_timer_interrupt(&task);
 8003020:	4809      	ldr	r0, [pc, #36]	; (8003048 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8003022:	f7ff fa6b 	bl	80024fc <general_task_timer_interrupt>
	}
	HAL_NVIC_EnableIRQ(USR_ADC_TIM_IRQn);
 8003026:	2036      	movs	r0, #54	; 0x36
 8003028:	f002 fdfd 	bl	8005c26 <HAL_NVIC_EnableIRQ>

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	4a06      	ldr	r2, [pc, #24]	; (800304c <HAL_TIM_PeriodElapsedCallback+0x44>)
 8003032:	4293      	cmp	r3, r2
 8003034:	d101      	bne.n	800303a <HAL_TIM_PeriodElapsedCallback+0x32>
    HAL_IncTick();
 8003036:	f002 fc97 	bl	8005968 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800303a:	bf00      	nop
 800303c:	3708      	adds	r7, #8
 800303e:	46bd      	mov	sp, r7
 8003040:	bd80      	pop	{r7, pc}
 8003042:	bf00      	nop
 8003044:	2000003c 	.word	0x2000003c
 8003048:	20000398 	.word	0x20000398
 800304c:	40010000 	.word	0x40010000

08003050 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003050:	b480      	push	{r7}
 8003052:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003054:	b672      	cpsid	i
}
 8003056:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003058:	e7fe      	b.n	8003058 <Error_Handler+0x8>
	...

0800305c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800305c:	b480      	push	{r7}
 800305e:	b083      	sub	sp, #12
 8003060:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003062:	2300      	movs	r3, #0
 8003064:	607b      	str	r3, [r7, #4]
 8003066:	4b10      	ldr	r3, [pc, #64]	; (80030a8 <HAL_MspInit+0x4c>)
 8003068:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800306a:	4a0f      	ldr	r2, [pc, #60]	; (80030a8 <HAL_MspInit+0x4c>)
 800306c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003070:	6453      	str	r3, [r2, #68]	; 0x44
 8003072:	4b0d      	ldr	r3, [pc, #52]	; (80030a8 <HAL_MspInit+0x4c>)
 8003074:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003076:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800307a:	607b      	str	r3, [r7, #4]
 800307c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800307e:	2300      	movs	r3, #0
 8003080:	603b      	str	r3, [r7, #0]
 8003082:	4b09      	ldr	r3, [pc, #36]	; (80030a8 <HAL_MspInit+0x4c>)
 8003084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003086:	4a08      	ldr	r2, [pc, #32]	; (80030a8 <HAL_MspInit+0x4c>)
 8003088:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800308c:	6413      	str	r3, [r2, #64]	; 0x40
 800308e:	4b06      	ldr	r3, [pc, #24]	; (80030a8 <HAL_MspInit+0x4c>)
 8003090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003092:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003096:	603b      	str	r3, [r7, #0]
 8003098:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800309a:	bf00      	nop
 800309c:	370c      	adds	r7, #12
 800309e:	46bd      	mov	sp, r7
 80030a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a4:	4770      	bx	lr
 80030a6:	bf00      	nop
 80030a8:	40023800 	.word	0x40023800

080030ac <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b08c      	sub	sp, #48	; 0x30
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030b4:	f107 031c 	add.w	r3, r7, #28
 80030b8:	2200      	movs	r2, #0
 80030ba:	601a      	str	r2, [r3, #0]
 80030bc:	605a      	str	r2, [r3, #4]
 80030be:	609a      	str	r2, [r3, #8]
 80030c0:	60da      	str	r2, [r3, #12]
 80030c2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4a42      	ldr	r2, [pc, #264]	; (80031d4 <HAL_I2C_MspInit+0x128>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d12c      	bne.n	8003128 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80030ce:	2300      	movs	r3, #0
 80030d0:	61bb      	str	r3, [r7, #24]
 80030d2:	4b41      	ldr	r3, [pc, #260]	; (80031d8 <HAL_I2C_MspInit+0x12c>)
 80030d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030d6:	4a40      	ldr	r2, [pc, #256]	; (80031d8 <HAL_I2C_MspInit+0x12c>)
 80030d8:	f043 0302 	orr.w	r3, r3, #2
 80030dc:	6313      	str	r3, [r2, #48]	; 0x30
 80030de:	4b3e      	ldr	r3, [pc, #248]	; (80031d8 <HAL_I2C_MspInit+0x12c>)
 80030e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030e2:	f003 0302 	and.w	r3, r3, #2
 80030e6:	61bb      	str	r3, [r7, #24]
 80030e8:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80030ea:	23c0      	movs	r3, #192	; 0xc0
 80030ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80030ee:	2312      	movs	r3, #18
 80030f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030f2:	2300      	movs	r3, #0
 80030f4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030f6:	2303      	movs	r3, #3
 80030f8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80030fa:	2304      	movs	r3, #4
 80030fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030fe:	f107 031c 	add.w	r3, r7, #28
 8003102:	4619      	mov	r1, r3
 8003104:	4835      	ldr	r0, [pc, #212]	; (80031dc <HAL_I2C_MspInit+0x130>)
 8003106:	f003 f921 	bl	800634c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800310a:	2300      	movs	r3, #0
 800310c:	617b      	str	r3, [r7, #20]
 800310e:	4b32      	ldr	r3, [pc, #200]	; (80031d8 <HAL_I2C_MspInit+0x12c>)
 8003110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003112:	4a31      	ldr	r2, [pc, #196]	; (80031d8 <HAL_I2C_MspInit+0x12c>)
 8003114:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003118:	6413      	str	r3, [r2, #64]	; 0x40
 800311a:	4b2f      	ldr	r3, [pc, #188]	; (80031d8 <HAL_I2C_MspInit+0x12c>)
 800311c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800311e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003122:	617b      	str	r3, [r7, #20]
 8003124:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8003126:	e050      	b.n	80031ca <HAL_I2C_MspInit+0x11e>
  else if(hi2c->Instance==I2C3)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4a2c      	ldr	r2, [pc, #176]	; (80031e0 <HAL_I2C_MspInit+0x134>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d14b      	bne.n	80031ca <HAL_I2C_MspInit+0x11e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003132:	2300      	movs	r3, #0
 8003134:	613b      	str	r3, [r7, #16]
 8003136:	4b28      	ldr	r3, [pc, #160]	; (80031d8 <HAL_I2C_MspInit+0x12c>)
 8003138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800313a:	4a27      	ldr	r2, [pc, #156]	; (80031d8 <HAL_I2C_MspInit+0x12c>)
 800313c:	f043 0304 	orr.w	r3, r3, #4
 8003140:	6313      	str	r3, [r2, #48]	; 0x30
 8003142:	4b25      	ldr	r3, [pc, #148]	; (80031d8 <HAL_I2C_MspInit+0x12c>)
 8003144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003146:	f003 0304 	and.w	r3, r3, #4
 800314a:	613b      	str	r3, [r7, #16]
 800314c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800314e:	2300      	movs	r3, #0
 8003150:	60fb      	str	r3, [r7, #12]
 8003152:	4b21      	ldr	r3, [pc, #132]	; (80031d8 <HAL_I2C_MspInit+0x12c>)
 8003154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003156:	4a20      	ldr	r2, [pc, #128]	; (80031d8 <HAL_I2C_MspInit+0x12c>)
 8003158:	f043 0301 	orr.w	r3, r3, #1
 800315c:	6313      	str	r3, [r2, #48]	; 0x30
 800315e:	4b1e      	ldr	r3, [pc, #120]	; (80031d8 <HAL_I2C_MspInit+0x12c>)
 8003160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003162:	f003 0301 	and.w	r3, r3, #1
 8003166:	60fb      	str	r3, [r7, #12]
 8003168:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800316a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800316e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003170:	2312      	movs	r3, #18
 8003172:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003174:	2300      	movs	r3, #0
 8003176:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003178:	2303      	movs	r3, #3
 800317a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800317c:	2304      	movs	r3, #4
 800317e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003180:	f107 031c 	add.w	r3, r7, #28
 8003184:	4619      	mov	r1, r3
 8003186:	4817      	ldr	r0, [pc, #92]	; (80031e4 <HAL_I2C_MspInit+0x138>)
 8003188:	f003 f8e0 	bl	800634c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800318c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003190:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003192:	2312      	movs	r3, #18
 8003194:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003196:	2300      	movs	r3, #0
 8003198:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800319a:	2303      	movs	r3, #3
 800319c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800319e:	2304      	movs	r3, #4
 80031a0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031a2:	f107 031c 	add.w	r3, r7, #28
 80031a6:	4619      	mov	r1, r3
 80031a8:	480f      	ldr	r0, [pc, #60]	; (80031e8 <HAL_I2C_MspInit+0x13c>)
 80031aa:	f003 f8cf 	bl	800634c <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80031ae:	2300      	movs	r3, #0
 80031b0:	60bb      	str	r3, [r7, #8]
 80031b2:	4b09      	ldr	r3, [pc, #36]	; (80031d8 <HAL_I2C_MspInit+0x12c>)
 80031b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b6:	4a08      	ldr	r2, [pc, #32]	; (80031d8 <HAL_I2C_MspInit+0x12c>)
 80031b8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80031bc:	6413      	str	r3, [r2, #64]	; 0x40
 80031be:	4b06      	ldr	r3, [pc, #24]	; (80031d8 <HAL_I2C_MspInit+0x12c>)
 80031c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031c2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80031c6:	60bb      	str	r3, [r7, #8]
 80031c8:	68bb      	ldr	r3, [r7, #8]
}
 80031ca:	bf00      	nop
 80031cc:	3730      	adds	r7, #48	; 0x30
 80031ce:	46bd      	mov	sp, r7
 80031d0:	bd80      	pop	{r7, pc}
 80031d2:	bf00      	nop
 80031d4:	40005400 	.word	0x40005400
 80031d8:	40023800 	.word	0x40023800
 80031dc:	40020400 	.word	0x40020400
 80031e0:	40005c00 	.word	0x40005c00
 80031e4:	40020800 	.word	0x40020800
 80031e8:	40020000 	.word	0x40020000

080031ec <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b08e      	sub	sp, #56	; 0x38
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80031f8:	2200      	movs	r2, #0
 80031fa:	601a      	str	r2, [r3, #0]
 80031fc:	605a      	str	r2, [r3, #4]
 80031fe:	609a      	str	r2, [r3, #8]
 8003200:	60da      	str	r2, [r3, #12]
 8003202:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a4c      	ldr	r2, [pc, #304]	; (800333c <HAL_SPI_MspInit+0x150>)
 800320a:	4293      	cmp	r3, r2
 800320c:	d12c      	bne.n	8003268 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800320e:	2300      	movs	r3, #0
 8003210:	623b      	str	r3, [r7, #32]
 8003212:	4b4b      	ldr	r3, [pc, #300]	; (8003340 <HAL_SPI_MspInit+0x154>)
 8003214:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003216:	4a4a      	ldr	r2, [pc, #296]	; (8003340 <HAL_SPI_MspInit+0x154>)
 8003218:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800321c:	6453      	str	r3, [r2, #68]	; 0x44
 800321e:	4b48      	ldr	r3, [pc, #288]	; (8003340 <HAL_SPI_MspInit+0x154>)
 8003220:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003222:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003226:	623b      	str	r3, [r7, #32]
 8003228:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800322a:	2300      	movs	r3, #0
 800322c:	61fb      	str	r3, [r7, #28]
 800322e:	4b44      	ldr	r3, [pc, #272]	; (8003340 <HAL_SPI_MspInit+0x154>)
 8003230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003232:	4a43      	ldr	r2, [pc, #268]	; (8003340 <HAL_SPI_MspInit+0x154>)
 8003234:	f043 0301 	orr.w	r3, r3, #1
 8003238:	6313      	str	r3, [r2, #48]	; 0x30
 800323a:	4b41      	ldr	r3, [pc, #260]	; (8003340 <HAL_SPI_MspInit+0x154>)
 800323c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800323e:	f003 0301 	and.w	r3, r3, #1
 8003242:	61fb      	str	r3, [r7, #28]
 8003244:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8003246:	23e0      	movs	r3, #224	; 0xe0
 8003248:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800324a:	2302      	movs	r3, #2
 800324c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800324e:	2300      	movs	r3, #0
 8003250:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003252:	2303      	movs	r3, #3
 8003254:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003256:	2305      	movs	r3, #5
 8003258:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800325a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800325e:	4619      	mov	r1, r3
 8003260:	4838      	ldr	r0, [pc, #224]	; (8003344 <HAL_SPI_MspInit+0x158>)
 8003262:	f003 f873 	bl	800634c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8003266:	e064      	b.n	8003332 <HAL_SPI_MspInit+0x146>
  else if(hspi->Instance==SPI2)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a36      	ldr	r2, [pc, #216]	; (8003348 <HAL_SPI_MspInit+0x15c>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d12d      	bne.n	80032ce <HAL_SPI_MspInit+0xe2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003272:	2300      	movs	r3, #0
 8003274:	61bb      	str	r3, [r7, #24]
 8003276:	4b32      	ldr	r3, [pc, #200]	; (8003340 <HAL_SPI_MspInit+0x154>)
 8003278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800327a:	4a31      	ldr	r2, [pc, #196]	; (8003340 <HAL_SPI_MspInit+0x154>)
 800327c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003280:	6413      	str	r3, [r2, #64]	; 0x40
 8003282:	4b2f      	ldr	r3, [pc, #188]	; (8003340 <HAL_SPI_MspInit+0x154>)
 8003284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003286:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800328a:	61bb      	str	r3, [r7, #24]
 800328c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800328e:	2300      	movs	r3, #0
 8003290:	617b      	str	r3, [r7, #20]
 8003292:	4b2b      	ldr	r3, [pc, #172]	; (8003340 <HAL_SPI_MspInit+0x154>)
 8003294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003296:	4a2a      	ldr	r2, [pc, #168]	; (8003340 <HAL_SPI_MspInit+0x154>)
 8003298:	f043 0302 	orr.w	r3, r3, #2
 800329c:	6313      	str	r3, [r2, #48]	; 0x30
 800329e:	4b28      	ldr	r3, [pc, #160]	; (8003340 <HAL_SPI_MspInit+0x154>)
 80032a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032a2:	f003 0302 	and.w	r3, r3, #2
 80032a6:	617b      	str	r3, [r7, #20]
 80032a8:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80032aa:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80032ae:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032b0:	2302      	movs	r3, #2
 80032b2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032b4:	2300      	movs	r3, #0
 80032b6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032b8:	2303      	movs	r3, #3
 80032ba:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80032bc:	2305      	movs	r3, #5
 80032be:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80032c4:	4619      	mov	r1, r3
 80032c6:	4821      	ldr	r0, [pc, #132]	; (800334c <HAL_SPI_MspInit+0x160>)
 80032c8:	f003 f840 	bl	800634c <HAL_GPIO_Init>
}
 80032cc:	e031      	b.n	8003332 <HAL_SPI_MspInit+0x146>
  else if(hspi->Instance==SPI3)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	4a1f      	ldr	r2, [pc, #124]	; (8003350 <HAL_SPI_MspInit+0x164>)
 80032d4:	4293      	cmp	r3, r2
 80032d6:	d12c      	bne.n	8003332 <HAL_SPI_MspInit+0x146>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80032d8:	2300      	movs	r3, #0
 80032da:	613b      	str	r3, [r7, #16]
 80032dc:	4b18      	ldr	r3, [pc, #96]	; (8003340 <HAL_SPI_MspInit+0x154>)
 80032de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032e0:	4a17      	ldr	r2, [pc, #92]	; (8003340 <HAL_SPI_MspInit+0x154>)
 80032e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80032e6:	6413      	str	r3, [r2, #64]	; 0x40
 80032e8:	4b15      	ldr	r3, [pc, #84]	; (8003340 <HAL_SPI_MspInit+0x154>)
 80032ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80032f0:	613b      	str	r3, [r7, #16]
 80032f2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80032f4:	2300      	movs	r3, #0
 80032f6:	60fb      	str	r3, [r7, #12]
 80032f8:	4b11      	ldr	r3, [pc, #68]	; (8003340 <HAL_SPI_MspInit+0x154>)
 80032fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032fc:	4a10      	ldr	r2, [pc, #64]	; (8003340 <HAL_SPI_MspInit+0x154>)
 80032fe:	f043 0304 	orr.w	r3, r3, #4
 8003302:	6313      	str	r3, [r2, #48]	; 0x30
 8003304:	4b0e      	ldr	r3, [pc, #56]	; (8003340 <HAL_SPI_MspInit+0x154>)
 8003306:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003308:	f003 0304 	and.w	r3, r3, #4
 800330c:	60fb      	str	r3, [r7, #12]
 800330e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8003310:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8003314:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003316:	2302      	movs	r3, #2
 8003318:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800331a:	2300      	movs	r3, #0
 800331c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800331e:	2303      	movs	r3, #3
 8003320:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003322:	2306      	movs	r3, #6
 8003324:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003326:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800332a:	4619      	mov	r1, r3
 800332c:	4809      	ldr	r0, [pc, #36]	; (8003354 <HAL_SPI_MspInit+0x168>)
 800332e:	f003 f80d 	bl	800634c <HAL_GPIO_Init>
}
 8003332:	bf00      	nop
 8003334:	3738      	adds	r7, #56	; 0x38
 8003336:	46bd      	mov	sp, r7
 8003338:	bd80      	pop	{r7, pc}
 800333a:	bf00      	nop
 800333c:	40013000 	.word	0x40013000
 8003340:	40023800 	.word	0x40023800
 8003344:	40020000 	.word	0x40020000
 8003348:	40003800 	.word	0x40003800
 800334c:	40020400 	.word	0x40020400
 8003350:	40003c00 	.word	0x40003c00
 8003354:	40020800 	.word	0x40020800

08003358 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b084      	sub	sp, #16
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4a0e      	ldr	r2, [pc, #56]	; (80033a0 <HAL_TIM_Base_MspInit+0x48>)
 8003366:	4293      	cmp	r3, r2
 8003368:	d115      	bne.n	8003396 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800336a:	2300      	movs	r3, #0
 800336c:	60fb      	str	r3, [r7, #12]
 800336e:	4b0d      	ldr	r3, [pc, #52]	; (80033a4 <HAL_TIM_Base_MspInit+0x4c>)
 8003370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003372:	4a0c      	ldr	r2, [pc, #48]	; (80033a4 <HAL_TIM_Base_MspInit+0x4c>)
 8003374:	f043 0310 	orr.w	r3, r3, #16
 8003378:	6413      	str	r3, [r2, #64]	; 0x40
 800337a:	4b0a      	ldr	r3, [pc, #40]	; (80033a4 <HAL_TIM_Base_MspInit+0x4c>)
 800337c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800337e:	f003 0310 	and.w	r3, r3, #16
 8003382:	60fb      	str	r3, [r7, #12]
 8003384:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8003386:	2200      	movs	r2, #0
 8003388:	2100      	movs	r1, #0
 800338a:	2036      	movs	r0, #54	; 0x36
 800338c:	f002 fc2f 	bl	8005bee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003390:	2036      	movs	r0, #54	; 0x36
 8003392:	f002 fc48 	bl	8005c26 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8003396:	bf00      	nop
 8003398:	3710      	adds	r7, #16
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}
 800339e:	bf00      	nop
 80033a0:	40001000 	.word	0x40001000
 80033a4:	40023800 	.word	0x40023800

080033a8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b08a      	sub	sp, #40	; 0x28
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033b0:	f107 0314 	add.w	r3, r7, #20
 80033b4:	2200      	movs	r2, #0
 80033b6:	601a      	str	r2, [r3, #0]
 80033b8:	605a      	str	r2, [r3, #4]
 80033ba:	609a      	str	r2, [r3, #8]
 80033bc:	60da      	str	r2, [r3, #12]
 80033be:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a1d      	ldr	r2, [pc, #116]	; (800343c <HAL_UART_MspInit+0x94>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d134      	bne.n	8003434 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80033ca:	2300      	movs	r3, #0
 80033cc:	613b      	str	r3, [r7, #16]
 80033ce:	4b1c      	ldr	r3, [pc, #112]	; (8003440 <HAL_UART_MspInit+0x98>)
 80033d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033d2:	4a1b      	ldr	r2, [pc, #108]	; (8003440 <HAL_UART_MspInit+0x98>)
 80033d4:	f043 0310 	orr.w	r3, r3, #16
 80033d8:	6453      	str	r3, [r2, #68]	; 0x44
 80033da:	4b19      	ldr	r3, [pc, #100]	; (8003440 <HAL_UART_MspInit+0x98>)
 80033dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033de:	f003 0310 	and.w	r3, r3, #16
 80033e2:	613b      	str	r3, [r7, #16]
 80033e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033e6:	2300      	movs	r3, #0
 80033e8:	60fb      	str	r3, [r7, #12]
 80033ea:	4b15      	ldr	r3, [pc, #84]	; (8003440 <HAL_UART_MspInit+0x98>)
 80033ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033ee:	4a14      	ldr	r2, [pc, #80]	; (8003440 <HAL_UART_MspInit+0x98>)
 80033f0:	f043 0301 	orr.w	r3, r3, #1
 80033f4:	6313      	str	r3, [r2, #48]	; 0x30
 80033f6:	4b12      	ldr	r3, [pc, #72]	; (8003440 <HAL_UART_MspInit+0x98>)
 80033f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033fa:	f003 0301 	and.w	r3, r3, #1
 80033fe:	60fb      	str	r3, [r7, #12]
 8003400:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003402:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003406:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003408:	2302      	movs	r3, #2
 800340a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800340c:	2300      	movs	r3, #0
 800340e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003410:	2303      	movs	r3, #3
 8003412:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003414:	2307      	movs	r3, #7
 8003416:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003418:	f107 0314 	add.w	r3, r7, #20
 800341c:	4619      	mov	r1, r3
 800341e:	4809      	ldr	r0, [pc, #36]	; (8003444 <HAL_UART_MspInit+0x9c>)
 8003420:	f002 ff94 	bl	800634c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003424:	2200      	movs	r2, #0
 8003426:	2100      	movs	r1, #0
 8003428:	2025      	movs	r0, #37	; 0x25
 800342a:	f002 fbe0 	bl	8005bee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800342e:	2025      	movs	r0, #37	; 0x25
 8003430:	f002 fbf9 	bl	8005c26 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003434:	bf00      	nop
 8003436:	3728      	adds	r7, #40	; 0x28
 8003438:	46bd      	mov	sp, r7
 800343a:	bd80      	pop	{r7, pc}
 800343c:	40011000 	.word	0x40011000
 8003440:	40023800 	.word	0x40023800
 8003444:	40020000 	.word	0x40020000

08003448 <SDTimer_Handler>:
/* USER CODE BEGIN 0 */
volatile uint8_t FatFsCnt = 0;
volatile uint8_t Timer1, Timer2;

void SDTimer_Handler(void)
{
 8003448:	b480      	push	{r7}
 800344a:	af00      	add	r7, sp, #0
	if(Timer1 > 0)
 800344c:	4b0e      	ldr	r3, [pc, #56]	; (8003488 <SDTimer_Handler+0x40>)
 800344e:	781b      	ldrb	r3, [r3, #0]
 8003450:	b2db      	uxtb	r3, r3
 8003452:	2b00      	cmp	r3, #0
 8003454:	d006      	beq.n	8003464 <SDTimer_Handler+0x1c>
		Timer1--;
 8003456:	4b0c      	ldr	r3, [pc, #48]	; (8003488 <SDTimer_Handler+0x40>)
 8003458:	781b      	ldrb	r3, [r3, #0]
 800345a:	b2db      	uxtb	r3, r3
 800345c:	3b01      	subs	r3, #1
 800345e:	b2da      	uxtb	r2, r3
 8003460:	4b09      	ldr	r3, [pc, #36]	; (8003488 <SDTimer_Handler+0x40>)
 8003462:	701a      	strb	r2, [r3, #0]
	if(Timer2 > 0)
 8003464:	4b09      	ldr	r3, [pc, #36]	; (800348c <SDTimer_Handler+0x44>)
 8003466:	781b      	ldrb	r3, [r3, #0]
 8003468:	b2db      	uxtb	r3, r3
 800346a:	2b00      	cmp	r3, #0
 800346c:	d006      	beq.n	800347c <SDTimer_Handler+0x34>
		Timer2--;
 800346e:	4b07      	ldr	r3, [pc, #28]	; (800348c <SDTimer_Handler+0x44>)
 8003470:	781b      	ldrb	r3, [r3, #0]
 8003472:	b2db      	uxtb	r3, r3
 8003474:	3b01      	subs	r3, #1
 8003476:	b2da      	uxtb	r2, r3
 8003478:	4b04      	ldr	r3, [pc, #16]	; (800348c <SDTimer_Handler+0x44>)
 800347a:	701a      	strb	r2, [r3, #0]
}
 800347c:	bf00      	nop
 800347e:	46bd      	mov	sp, r7
 8003480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003484:	4770      	bx	lr
 8003486:	bf00      	nop
 8003488:	20000651 	.word	0x20000651
 800348c:	20000652 	.word	0x20000652

08003490 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003490:	b480      	push	{r7}
 8003492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003494:	e7fe      	b.n	8003494 <NMI_Handler+0x4>

08003496 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003496:	b480      	push	{r7}
 8003498:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800349a:	e7fe      	b.n	800349a <HardFault_Handler+0x4>

0800349c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800349c:	b480      	push	{r7}
 800349e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80034a0:	e7fe      	b.n	80034a0 <MemManage_Handler+0x4>

080034a2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80034a2:	b480      	push	{r7}
 80034a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80034a6:	e7fe      	b.n	80034a6 <BusFault_Handler+0x4>

080034a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80034a8:	b480      	push	{r7}
 80034aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80034ac:	e7fe      	b.n	80034ac <UsageFault_Handler+0x4>

080034ae <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80034ae:	b480      	push	{r7}
 80034b0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80034b2:	bf00      	nop
 80034b4:	46bd      	mov	sp, r7
 80034b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ba:	4770      	bx	lr

080034bc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80034bc:	b480      	push	{r7}
 80034be:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80034c0:	bf00      	nop
 80034c2:	46bd      	mov	sp, r7
 80034c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c8:	4770      	bx	lr

080034ca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80034ca:	b480      	push	{r7}
 80034cc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80034ce:	bf00      	nop
 80034d0:	46bd      	mov	sp, r7
 80034d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d6:	4770      	bx	lr

080034d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	FatFsCnt++;
 80034dc:	4b0a      	ldr	r3, [pc, #40]	; (8003508 <SysTick_Handler+0x30>)
 80034de:	781b      	ldrb	r3, [r3, #0]
 80034e0:	b2db      	uxtb	r3, r3
 80034e2:	3301      	adds	r3, #1
 80034e4:	b2da      	uxtb	r2, r3
 80034e6:	4b08      	ldr	r3, [pc, #32]	; (8003508 <SysTick_Handler+0x30>)
 80034e8:	701a      	strb	r2, [r3, #0]
	if(FatFsCnt >= 10)
 80034ea:	4b07      	ldr	r3, [pc, #28]	; (8003508 <SysTick_Handler+0x30>)
 80034ec:	781b      	ldrb	r3, [r3, #0]
 80034ee:	b2db      	uxtb	r3, r3
 80034f0:	2b09      	cmp	r3, #9
 80034f2:	d904      	bls.n	80034fe <SysTick_Handler+0x26>
	{
		FatFsCnt = 0;
 80034f4:	4b04      	ldr	r3, [pc, #16]	; (8003508 <SysTick_Handler+0x30>)
 80034f6:	2200      	movs	r2, #0
 80034f8:	701a      	strb	r2, [r3, #0]
		SDTimer_Handler();
 80034fa:	f7ff ffa5 	bl	8003448 <SDTimer_Handler>
	}

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80034fe:	f002 fa33 	bl	8005968 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003502:	bf00      	nop
 8003504:	bd80      	pop	{r7, pc}
 8003506:	bf00      	nop
 8003508:	20000650 	.word	0x20000650

0800350c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003510:	4802      	ldr	r0, [pc, #8]	; (800351c <USART1_IRQHandler+0x10>)
 8003512:	f005 fbe7 	bl	8008ce4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003516:	bf00      	nop
 8003518:	bd80      	pop	{r7, pc}
 800351a:	bf00      	nop
 800351c:	20000350 	.word	0x20000350

08003520 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003524:	4802      	ldr	r0, [pc, #8]	; (8003530 <TIM6_DAC_IRQHandler+0x10>)
 8003526:	f005 f889 	bl	800863c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800352a:	bf00      	nop
 800352c:	bd80      	pop	{r7, pc}
 800352e:	bf00      	nop
 8003530:	20000308 	.word	0x20000308

08003534 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b086      	sub	sp, #24
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800353c:	4a14      	ldr	r2, [pc, #80]	; (8003590 <_sbrk+0x5c>)
 800353e:	4b15      	ldr	r3, [pc, #84]	; (8003594 <_sbrk+0x60>)
 8003540:	1ad3      	subs	r3, r2, r3
 8003542:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003544:	697b      	ldr	r3, [r7, #20]
 8003546:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003548:	4b13      	ldr	r3, [pc, #76]	; (8003598 <_sbrk+0x64>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	2b00      	cmp	r3, #0
 800354e:	d102      	bne.n	8003556 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003550:	4b11      	ldr	r3, [pc, #68]	; (8003598 <_sbrk+0x64>)
 8003552:	4a12      	ldr	r2, [pc, #72]	; (800359c <_sbrk+0x68>)
 8003554:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003556:	4b10      	ldr	r3, [pc, #64]	; (8003598 <_sbrk+0x64>)
 8003558:	681a      	ldr	r2, [r3, #0]
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	4413      	add	r3, r2
 800355e:	693a      	ldr	r2, [r7, #16]
 8003560:	429a      	cmp	r2, r3
 8003562:	d207      	bcs.n	8003574 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003564:	f006 fc3c 	bl	8009de0 <__errno>
 8003568:	4603      	mov	r3, r0
 800356a:	220c      	movs	r2, #12
 800356c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800356e:	f04f 33ff 	mov.w	r3, #4294967295
 8003572:	e009      	b.n	8003588 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003574:	4b08      	ldr	r3, [pc, #32]	; (8003598 <_sbrk+0x64>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800357a:	4b07      	ldr	r3, [pc, #28]	; (8003598 <_sbrk+0x64>)
 800357c:	681a      	ldr	r2, [r3, #0]
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	4413      	add	r3, r2
 8003582:	4a05      	ldr	r2, [pc, #20]	; (8003598 <_sbrk+0x64>)
 8003584:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003586:	68fb      	ldr	r3, [r7, #12]
}
 8003588:	4618      	mov	r0, r3
 800358a:	3718      	adds	r7, #24
 800358c:	46bd      	mov	sp, r7
 800358e:	bd80      	pop	{r7, pc}
 8003590:	20020000 	.word	0x20020000
 8003594:	00000400 	.word	0x00000400
 8003598:	20000654 	.word	0x20000654
 800359c:	20000c08 	.word	0x20000c08

080035a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80035a0:	b480      	push	{r7}
 80035a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80035a4:	4b06      	ldr	r3, [pc, #24]	; (80035c0 <SystemInit+0x20>)
 80035a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035aa:	4a05      	ldr	r2, [pc, #20]	; (80035c0 <SystemInit+0x20>)
 80035ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80035b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80035b4:	bf00      	nop
 80035b6:	46bd      	mov	sp, r7
 80035b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035bc:	4770      	bx	lr
 80035be:	bf00      	nop
 80035c0:	e000ed00 	.word	0xe000ed00

080035c4 <pressure_sensor_init>:
#include <string.h>

#include "pressure_sensor.h"

int pressure_sensor_init(pressure_sensor_t* self, int pressureOffsetkPa, double kPaPerV, adc_t* adc)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b086      	sub	sp, #24
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6178      	str	r0, [r7, #20]
 80035cc:	6139      	str	r1, [r7, #16]
 80035ce:	ed87 0b02 	vstr	d0, [r7, #8]
 80035d2:	607a      	str	r2, [r7, #4]
	memset(self, 0, sizeof(*self));
 80035d4:	2218      	movs	r2, #24
 80035d6:	2100      	movs	r1, #0
 80035d8:	6978      	ldr	r0, [r7, #20]
 80035da:	f006 fbe9 	bl	8009db0 <memset>
	self->pressureOffsetkPa = pressureOffsetkPa;
 80035de:	697b      	ldr	r3, [r7, #20]
 80035e0:	693a      	ldr	r2, [r7, #16]
 80035e2:	601a      	str	r2, [r3, #0]
	self->kPaPerV = kPaPerV;
 80035e4:	6979      	ldr	r1, [r7, #20]
 80035e6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80035ea:	e9c1 2302 	strd	r2, r3, [r1, #8]
	self->adc = adc;
 80035ee:	697b      	ldr	r3, [r7, #20]
 80035f0:	687a      	ldr	r2, [r7, #4]
 80035f2:	611a      	str	r2, [r3, #16]
	return 0;
 80035f4:	2300      	movs	r3, #0
}
 80035f6:	4618      	mov	r0, r3
 80035f8:	3718      	adds	r7, #24
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bd80      	pop	{r7, pc}

080035fe <pressure_sensor_get_kPa>:

int pressure_sensor_get_kPa(pressure_sensor_t* self)
{
 80035fe:	b580      	push	{r7, lr}
 8003600:	b082      	sub	sp, #8
 8003602:	af00      	add	r7, sp, #0
 8003604:	6078      	str	r0, [r7, #4]
	return (int)(adc_get_vout(self->adc) * self->kPaPerV) - self->pressureOffsetkPa;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	691b      	ldr	r3, [r3, #16]
 800360a:	4618      	mov	r0, r3
 800360c:	f7fd fc38 	bl	8000e80 <adc_get_vout>
 8003610:	ec51 0b10 	vmov	r0, r1, d0
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800361a:	f7fc ff91 	bl	8000540 <__aeabi_dmul>
 800361e:	4602      	mov	r2, r0
 8003620:	460b      	mov	r3, r1
 8003622:	4610      	mov	r0, r2
 8003624:	4619      	mov	r1, r3
 8003626:	f7fd fa3b 	bl	8000aa0 <__aeabi_d2iz>
 800362a:	4602      	mov	r2, r0
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	1ad3      	subs	r3, r2, r3
}
 8003632:	4618      	mov	r0, r3
 8003634:	3708      	adds	r7, #8
 8003636:	46bd      	mov	sp, r7
 8003638:	bd80      	pop	{r7, pc}

0800363a <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 800363a:	b480      	push	{r7}
 800363c:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 800363e:	bf00      	nop
 8003640:	46bd      	mov	sp, r7
 8003642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003646:	4770      	bx	lr

08003648 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8003648:	b580      	push	{r7, lr}
 800364a:	b086      	sub	sp, #24
 800364c:	af04      	add	r7, sp, #16
 800364e:	4603      	mov	r3, r0
 8003650:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8003652:	f04f 33ff 	mov.w	r3, #4294967295
 8003656:	9302      	str	r3, [sp, #8]
 8003658:	2301      	movs	r3, #1
 800365a:	9301      	str	r3, [sp, #4]
 800365c:	1dfb      	adds	r3, r7, #7
 800365e:	9300      	str	r3, [sp, #0]
 8003660:	2301      	movs	r3, #1
 8003662:	2200      	movs	r2, #0
 8003664:	2178      	movs	r1, #120	; 0x78
 8003666:	4803      	ldr	r0, [pc, #12]	; (8003674 <ssd1306_WriteCommand+0x2c>)
 8003668:	f003 f982 	bl	8006970 <HAL_I2C_Mem_Write>
}
 800366c:	bf00      	nop
 800366e:	3708      	adds	r7, #8
 8003670:	46bd      	mov	sp, r7
 8003672:	bd80      	pop	{r7, pc}
 8003674:	200001ac 	.word	0x200001ac

08003678 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8003678:	b580      	push	{r7, lr}
 800367a:	b086      	sub	sp, #24
 800367c:	af04      	add	r7, sp, #16
 800367e:	6078      	str	r0, [r7, #4]
 8003680:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	b29b      	uxth	r3, r3
 8003686:	f04f 32ff 	mov.w	r2, #4294967295
 800368a:	9202      	str	r2, [sp, #8]
 800368c:	9301      	str	r3, [sp, #4]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	9300      	str	r3, [sp, #0]
 8003692:	2301      	movs	r3, #1
 8003694:	2240      	movs	r2, #64	; 0x40
 8003696:	2178      	movs	r1, #120	; 0x78
 8003698:	4803      	ldr	r0, [pc, #12]	; (80036a8 <ssd1306_WriteData+0x30>)
 800369a:	f003 f969 	bl	8006970 <HAL_I2C_Mem_Write>
}
 800369e:	bf00      	nop
 80036a0:	3708      	adds	r7, #8
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bd80      	pop	{r7, pc}
 80036a6:	bf00      	nop
 80036a8:	200001ac 	.word	0x200001ac

080036ac <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 80036ac:	b580      	push	{r7, lr}
 80036ae:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80036b0:	f7ff ffc3 	bl	800363a <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80036b4:	2064      	movs	r0, #100	; 0x64
 80036b6:	f002 f977 	bl	80059a8 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80036ba:	2000      	movs	r0, #0
 80036bc:	f000 f9d8 	bl	8003a70 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80036c0:	2020      	movs	r0, #32
 80036c2:	f7ff ffc1 	bl	8003648 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80036c6:	2000      	movs	r0, #0
 80036c8:	f7ff ffbe 	bl	8003648 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80036cc:	20b0      	movs	r0, #176	; 0xb0
 80036ce:	f7ff ffbb 	bl	8003648 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80036d2:	20c8      	movs	r0, #200	; 0xc8
 80036d4:	f7ff ffb8 	bl	8003648 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80036d8:	2000      	movs	r0, #0
 80036da:	f7ff ffb5 	bl	8003648 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80036de:	2010      	movs	r0, #16
 80036e0:	f7ff ffb2 	bl	8003648 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 80036e4:	2040      	movs	r0, #64	; 0x40
 80036e6:	f7ff ffaf 	bl	8003648 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 80036ea:	20ff      	movs	r0, #255	; 0xff
 80036ec:	f000 f9ac 	bl	8003a48 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 80036f0:	20a1      	movs	r0, #161	; 0xa1
 80036f2:	f7ff ffa9 	bl	8003648 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 80036f6:	20a6      	movs	r0, #166	; 0xa6
 80036f8:	f7ff ffa6 	bl	8003648 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80036fc:	20a8      	movs	r0, #168	; 0xa8
 80036fe:	f7ff ffa3 	bl	8003648 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8003702:	203f      	movs	r0, #63	; 0x3f
 8003704:	f7ff ffa0 	bl	8003648 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8003708:	20a4      	movs	r0, #164	; 0xa4
 800370a:	f7ff ff9d 	bl	8003648 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800370e:	20d3      	movs	r0, #211	; 0xd3
 8003710:	f7ff ff9a 	bl	8003648 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8003714:	2000      	movs	r0, #0
 8003716:	f7ff ff97 	bl	8003648 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 800371a:	20d5      	movs	r0, #213	; 0xd5
 800371c:	f7ff ff94 	bl	8003648 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8003720:	20f0      	movs	r0, #240	; 0xf0
 8003722:	f7ff ff91 	bl	8003648 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8003726:	20d9      	movs	r0, #217	; 0xd9
 8003728:	f7ff ff8e 	bl	8003648 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 800372c:	2022      	movs	r0, #34	; 0x22
 800372e:	f7ff ff8b 	bl	8003648 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8003732:	20da      	movs	r0, #218	; 0xda
 8003734:	f7ff ff88 	bl	8003648 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8003738:	2012      	movs	r0, #18
 800373a:	f7ff ff85 	bl	8003648 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 800373e:	20db      	movs	r0, #219	; 0xdb
 8003740:	f7ff ff82 	bl	8003648 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8003744:	2020      	movs	r0, #32
 8003746:	f7ff ff7f 	bl	8003648 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 800374a:	208d      	movs	r0, #141	; 0x8d
 800374c:	f7ff ff7c 	bl	8003648 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8003750:	2014      	movs	r0, #20
 8003752:	f7ff ff79 	bl	8003648 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8003756:	2001      	movs	r0, #1
 8003758:	f000 f98a 	bl	8003a70 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 800375c:	2000      	movs	r0, #0
 800375e:	f000 f80f 	bl	8003780 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8003762:	f000 f825 	bl	80037b0 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8003766:	4b05      	ldr	r3, [pc, #20]	; (800377c <ssd1306_Init+0xd0>)
 8003768:	2200      	movs	r2, #0
 800376a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 800376c:	4b03      	ldr	r3, [pc, #12]	; (800377c <ssd1306_Init+0xd0>)
 800376e:	2200      	movs	r2, #0
 8003770:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8003772:	4b02      	ldr	r3, [pc, #8]	; (800377c <ssd1306_Init+0xd0>)
 8003774:	2201      	movs	r2, #1
 8003776:	711a      	strb	r2, [r3, #4]
}
 8003778:	bf00      	nop
 800377a:	bd80      	pop	{r7, pc}
 800377c:	20000a58 	.word	0x20000a58

08003780 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8003780:	b580      	push	{r7, lr}
 8003782:	b082      	sub	sp, #8
 8003784:	af00      	add	r7, sp, #0
 8003786:	4603      	mov	r3, r0
 8003788:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800378a:	79fb      	ldrb	r3, [r7, #7]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d101      	bne.n	8003794 <ssd1306_Fill+0x14>
 8003790:	2300      	movs	r3, #0
 8003792:	e000      	b.n	8003796 <ssd1306_Fill+0x16>
 8003794:	23ff      	movs	r3, #255	; 0xff
 8003796:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800379a:	4619      	mov	r1, r3
 800379c:	4803      	ldr	r0, [pc, #12]	; (80037ac <ssd1306_Fill+0x2c>)
 800379e:	f006 fb07 	bl	8009db0 <memset>
}
 80037a2:	bf00      	nop
 80037a4:	3708      	adds	r7, #8
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}
 80037aa:	bf00      	nop
 80037ac:	20000658 	.word	0x20000658

080037b0 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b082      	sub	sp, #8
 80037b4:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80037b6:	2300      	movs	r3, #0
 80037b8:	71fb      	strb	r3, [r7, #7]
 80037ba:	e016      	b.n	80037ea <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80037bc:	79fb      	ldrb	r3, [r7, #7]
 80037be:	3b50      	subs	r3, #80	; 0x50
 80037c0:	b2db      	uxtb	r3, r3
 80037c2:	4618      	mov	r0, r3
 80037c4:	f7ff ff40 	bl	8003648 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80037c8:	2000      	movs	r0, #0
 80037ca:	f7ff ff3d 	bl	8003648 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80037ce:	2010      	movs	r0, #16
 80037d0:	f7ff ff3a 	bl	8003648 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80037d4:	79fb      	ldrb	r3, [r7, #7]
 80037d6:	01db      	lsls	r3, r3, #7
 80037d8:	4a08      	ldr	r2, [pc, #32]	; (80037fc <ssd1306_UpdateScreen+0x4c>)
 80037da:	4413      	add	r3, r2
 80037dc:	2180      	movs	r1, #128	; 0x80
 80037de:	4618      	mov	r0, r3
 80037e0:	f7ff ff4a 	bl	8003678 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80037e4:	79fb      	ldrb	r3, [r7, #7]
 80037e6:	3301      	adds	r3, #1
 80037e8:	71fb      	strb	r3, [r7, #7]
 80037ea:	79fb      	ldrb	r3, [r7, #7]
 80037ec:	2b07      	cmp	r3, #7
 80037ee:	d9e5      	bls.n	80037bc <ssd1306_UpdateScreen+0xc>
    }
}
 80037f0:	bf00      	nop
 80037f2:	bf00      	nop
 80037f4:	3708      	adds	r7, #8
 80037f6:	46bd      	mov	sp, r7
 80037f8:	bd80      	pop	{r7, pc}
 80037fa:	bf00      	nop
 80037fc:	20000658 	.word	0x20000658

08003800 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8003800:	b480      	push	{r7}
 8003802:	b083      	sub	sp, #12
 8003804:	af00      	add	r7, sp, #0
 8003806:	4603      	mov	r3, r0
 8003808:	71fb      	strb	r3, [r7, #7]
 800380a:	460b      	mov	r3, r1
 800380c:	71bb      	strb	r3, [r7, #6]
 800380e:	4613      	mov	r3, r2
 8003810:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8003812:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003816:	2b00      	cmp	r3, #0
 8003818:	db3d      	blt.n	8003896 <ssd1306_DrawPixel+0x96>
 800381a:	79bb      	ldrb	r3, [r7, #6]
 800381c:	2b3f      	cmp	r3, #63	; 0x3f
 800381e:	d83a      	bhi.n	8003896 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8003820:	797b      	ldrb	r3, [r7, #5]
 8003822:	2b01      	cmp	r3, #1
 8003824:	d11a      	bne.n	800385c <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8003826:	79fa      	ldrb	r2, [r7, #7]
 8003828:	79bb      	ldrb	r3, [r7, #6]
 800382a:	08db      	lsrs	r3, r3, #3
 800382c:	b2d8      	uxtb	r0, r3
 800382e:	4603      	mov	r3, r0
 8003830:	01db      	lsls	r3, r3, #7
 8003832:	4413      	add	r3, r2
 8003834:	4a1b      	ldr	r2, [pc, #108]	; (80038a4 <ssd1306_DrawPixel+0xa4>)
 8003836:	5cd3      	ldrb	r3, [r2, r3]
 8003838:	b25a      	sxtb	r2, r3
 800383a:	79bb      	ldrb	r3, [r7, #6]
 800383c:	f003 0307 	and.w	r3, r3, #7
 8003840:	2101      	movs	r1, #1
 8003842:	fa01 f303 	lsl.w	r3, r1, r3
 8003846:	b25b      	sxtb	r3, r3
 8003848:	4313      	orrs	r3, r2
 800384a:	b259      	sxtb	r1, r3
 800384c:	79fa      	ldrb	r2, [r7, #7]
 800384e:	4603      	mov	r3, r0
 8003850:	01db      	lsls	r3, r3, #7
 8003852:	4413      	add	r3, r2
 8003854:	b2c9      	uxtb	r1, r1
 8003856:	4a13      	ldr	r2, [pc, #76]	; (80038a4 <ssd1306_DrawPixel+0xa4>)
 8003858:	54d1      	strb	r1, [r2, r3]
 800385a:	e01d      	b.n	8003898 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 800385c:	79fa      	ldrb	r2, [r7, #7]
 800385e:	79bb      	ldrb	r3, [r7, #6]
 8003860:	08db      	lsrs	r3, r3, #3
 8003862:	b2d8      	uxtb	r0, r3
 8003864:	4603      	mov	r3, r0
 8003866:	01db      	lsls	r3, r3, #7
 8003868:	4413      	add	r3, r2
 800386a:	4a0e      	ldr	r2, [pc, #56]	; (80038a4 <ssd1306_DrawPixel+0xa4>)
 800386c:	5cd3      	ldrb	r3, [r2, r3]
 800386e:	b25a      	sxtb	r2, r3
 8003870:	79bb      	ldrb	r3, [r7, #6]
 8003872:	f003 0307 	and.w	r3, r3, #7
 8003876:	2101      	movs	r1, #1
 8003878:	fa01 f303 	lsl.w	r3, r1, r3
 800387c:	b25b      	sxtb	r3, r3
 800387e:	43db      	mvns	r3, r3
 8003880:	b25b      	sxtb	r3, r3
 8003882:	4013      	ands	r3, r2
 8003884:	b259      	sxtb	r1, r3
 8003886:	79fa      	ldrb	r2, [r7, #7]
 8003888:	4603      	mov	r3, r0
 800388a:	01db      	lsls	r3, r3, #7
 800388c:	4413      	add	r3, r2
 800388e:	b2c9      	uxtb	r1, r1
 8003890:	4a04      	ldr	r2, [pc, #16]	; (80038a4 <ssd1306_DrawPixel+0xa4>)
 8003892:	54d1      	strb	r1, [r2, r3]
 8003894:	e000      	b.n	8003898 <ssd1306_DrawPixel+0x98>
        return;
 8003896:	bf00      	nop
    }
}
 8003898:	370c      	adds	r7, #12
 800389a:	46bd      	mov	sp, r7
 800389c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a0:	4770      	bx	lr
 80038a2:	bf00      	nop
 80038a4:	20000658 	.word	0x20000658

080038a8 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80038a8:	b590      	push	{r4, r7, lr}
 80038aa:	b089      	sub	sp, #36	; 0x24
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	4604      	mov	r4, r0
 80038b0:	4638      	mov	r0, r7
 80038b2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 80038b6:	4623      	mov	r3, r4
 80038b8:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 80038ba:	7bfb      	ldrb	r3, [r7, #15]
 80038bc:	2b1f      	cmp	r3, #31
 80038be:	d902      	bls.n	80038c6 <ssd1306_WriteChar+0x1e>
 80038c0:	7bfb      	ldrb	r3, [r7, #15]
 80038c2:	2b7e      	cmp	r3, #126	; 0x7e
 80038c4:	d901      	bls.n	80038ca <ssd1306_WriteChar+0x22>
        return 0;
 80038c6:	2300      	movs	r3, #0
 80038c8:	e079      	b.n	80039be <ssd1306_WriteChar+0x116>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 80038ca:	4b3f      	ldr	r3, [pc, #252]	; (80039c8 <ssd1306_WriteChar+0x120>)
 80038cc:	881b      	ldrh	r3, [r3, #0]
 80038ce:	461a      	mov	r2, r3
 80038d0:	783b      	ldrb	r3, [r7, #0]
 80038d2:	4413      	add	r3, r2
 80038d4:	2b80      	cmp	r3, #128	; 0x80
 80038d6:	dc06      	bgt.n	80038e6 <ssd1306_WriteChar+0x3e>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 80038d8:	4b3b      	ldr	r3, [pc, #236]	; (80039c8 <ssd1306_WriteChar+0x120>)
 80038da:	885b      	ldrh	r3, [r3, #2]
 80038dc:	461a      	mov	r2, r3
 80038de:	787b      	ldrb	r3, [r7, #1]
 80038e0:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 80038e2:	2b40      	cmp	r3, #64	; 0x40
 80038e4:	dd01      	ble.n	80038ea <ssd1306_WriteChar+0x42>
    {
        // Not enough space on current line
        return 0;
 80038e6:	2300      	movs	r3, #0
 80038e8:	e069      	b.n	80039be <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 80038ea:	2300      	movs	r3, #0
 80038ec:	61fb      	str	r3, [r7, #28]
 80038ee:	e04e      	b.n	800398e <ssd1306_WriteChar+0xe6>
        b = Font.data[(ch - 32) * Font.height + i];
 80038f0:	687a      	ldr	r2, [r7, #4]
 80038f2:	7bfb      	ldrb	r3, [r7, #15]
 80038f4:	3b20      	subs	r3, #32
 80038f6:	7879      	ldrb	r1, [r7, #1]
 80038f8:	fb01 f303 	mul.w	r3, r1, r3
 80038fc:	4619      	mov	r1, r3
 80038fe:	69fb      	ldr	r3, [r7, #28]
 8003900:	440b      	add	r3, r1
 8003902:	005b      	lsls	r3, r3, #1
 8003904:	4413      	add	r3, r2
 8003906:	881b      	ldrh	r3, [r3, #0]
 8003908:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.width; j++) {
 800390a:	2300      	movs	r3, #0
 800390c:	61bb      	str	r3, [r7, #24]
 800390e:	e036      	b.n	800397e <ssd1306_WriteChar+0xd6>
            if((b << j) & 0x8000)  {
 8003910:	697a      	ldr	r2, [r7, #20]
 8003912:	69bb      	ldr	r3, [r7, #24]
 8003914:	fa02 f303 	lsl.w	r3, r2, r3
 8003918:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800391c:	2b00      	cmp	r3, #0
 800391e:	d013      	beq.n	8003948 <ssd1306_WriteChar+0xa0>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8003920:	4b29      	ldr	r3, [pc, #164]	; (80039c8 <ssd1306_WriteChar+0x120>)
 8003922:	881b      	ldrh	r3, [r3, #0]
 8003924:	b2da      	uxtb	r2, r3
 8003926:	69bb      	ldr	r3, [r7, #24]
 8003928:	b2db      	uxtb	r3, r3
 800392a:	4413      	add	r3, r2
 800392c:	b2d8      	uxtb	r0, r3
 800392e:	4b26      	ldr	r3, [pc, #152]	; (80039c8 <ssd1306_WriteChar+0x120>)
 8003930:	885b      	ldrh	r3, [r3, #2]
 8003932:	b2da      	uxtb	r2, r3
 8003934:	69fb      	ldr	r3, [r7, #28]
 8003936:	b2db      	uxtb	r3, r3
 8003938:	4413      	add	r3, r2
 800393a:	b2db      	uxtb	r3, r3
 800393c:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8003940:	4619      	mov	r1, r3
 8003942:	f7ff ff5d 	bl	8003800 <ssd1306_DrawPixel>
 8003946:	e017      	b.n	8003978 <ssd1306_WriteChar+0xd0>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8003948:	4b1f      	ldr	r3, [pc, #124]	; (80039c8 <ssd1306_WriteChar+0x120>)
 800394a:	881b      	ldrh	r3, [r3, #0]
 800394c:	b2da      	uxtb	r2, r3
 800394e:	69bb      	ldr	r3, [r7, #24]
 8003950:	b2db      	uxtb	r3, r3
 8003952:	4413      	add	r3, r2
 8003954:	b2d8      	uxtb	r0, r3
 8003956:	4b1c      	ldr	r3, [pc, #112]	; (80039c8 <ssd1306_WriteChar+0x120>)
 8003958:	885b      	ldrh	r3, [r3, #2]
 800395a:	b2da      	uxtb	r2, r3
 800395c:	69fb      	ldr	r3, [r7, #28]
 800395e:	b2db      	uxtb	r3, r3
 8003960:	4413      	add	r3, r2
 8003962:	b2d9      	uxtb	r1, r3
 8003964:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8003968:	2b00      	cmp	r3, #0
 800396a:	bf0c      	ite	eq
 800396c:	2301      	moveq	r3, #1
 800396e:	2300      	movne	r3, #0
 8003970:	b2db      	uxtb	r3, r3
 8003972:	461a      	mov	r2, r3
 8003974:	f7ff ff44 	bl	8003800 <ssd1306_DrawPixel>
        for(j = 0; j < Font.width; j++) {
 8003978:	69bb      	ldr	r3, [r7, #24]
 800397a:	3301      	adds	r3, #1
 800397c:	61bb      	str	r3, [r7, #24]
 800397e:	783b      	ldrb	r3, [r7, #0]
 8003980:	461a      	mov	r2, r3
 8003982:	69bb      	ldr	r3, [r7, #24]
 8003984:	4293      	cmp	r3, r2
 8003986:	d3c3      	bcc.n	8003910 <ssd1306_WriteChar+0x68>
    for(i = 0; i < Font.height; i++) {
 8003988:	69fb      	ldr	r3, [r7, #28]
 800398a:	3301      	adds	r3, #1
 800398c:	61fb      	str	r3, [r7, #28]
 800398e:	787b      	ldrb	r3, [r7, #1]
 8003990:	461a      	mov	r2, r3
 8003992:	69fb      	ldr	r3, [r7, #28]
 8003994:	4293      	cmp	r3, r2
 8003996:	d3ab      	bcc.n	80038f0 <ssd1306_WriteChar+0x48>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.char_width ? Font.char_width[ch - 32] : Font.width;
 8003998:	4b0b      	ldr	r3, [pc, #44]	; (80039c8 <ssd1306_WriteChar+0x120>)
 800399a:	881a      	ldrh	r2, [r3, #0]
 800399c:	68bb      	ldr	r3, [r7, #8]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d006      	beq.n	80039b0 <ssd1306_WriteChar+0x108>
 80039a2:	68b9      	ldr	r1, [r7, #8]
 80039a4:	7bfb      	ldrb	r3, [r7, #15]
 80039a6:	3b20      	subs	r3, #32
 80039a8:	440b      	add	r3, r1
 80039aa:	781b      	ldrb	r3, [r3, #0]
 80039ac:	b29b      	uxth	r3, r3
 80039ae:	e001      	b.n	80039b4 <ssd1306_WriteChar+0x10c>
 80039b0:	783b      	ldrb	r3, [r7, #0]
 80039b2:	b29b      	uxth	r3, r3
 80039b4:	4413      	add	r3, r2
 80039b6:	b29a      	uxth	r2, r3
 80039b8:	4b03      	ldr	r3, [pc, #12]	; (80039c8 <ssd1306_WriteChar+0x120>)
 80039ba:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 80039bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80039be:	4618      	mov	r0, r3
 80039c0:	3724      	adds	r7, #36	; 0x24
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd90      	pop	{r4, r7, pc}
 80039c6:	bf00      	nop
 80039c8:	20000a58 	.word	0x20000a58

080039cc <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b086      	sub	sp, #24
 80039d0:	af02      	add	r7, sp, #8
 80039d2:	60f8      	str	r0, [r7, #12]
 80039d4:	4638      	mov	r0, r7
 80039d6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 80039da:	e013      	b.n	8003a04 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	7818      	ldrb	r0, [r3, #0]
 80039e0:	7e3b      	ldrb	r3, [r7, #24]
 80039e2:	9300      	str	r3, [sp, #0]
 80039e4:	463b      	mov	r3, r7
 80039e6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80039e8:	f7ff ff5e 	bl	80038a8 <ssd1306_WriteChar>
 80039ec:	4603      	mov	r3, r0
 80039ee:	461a      	mov	r2, r3
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	781b      	ldrb	r3, [r3, #0]
 80039f4:	429a      	cmp	r2, r3
 80039f6:	d002      	beq.n	80039fe <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	781b      	ldrb	r3, [r3, #0]
 80039fc:	e008      	b.n	8003a10 <ssd1306_WriteString+0x44>
        }
        str++;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	3301      	adds	r3, #1
 8003a02:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	781b      	ldrb	r3, [r3, #0]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d1e7      	bne.n	80039dc <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	781b      	ldrb	r3, [r3, #0]
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	3710      	adds	r7, #16
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bd80      	pop	{r7, pc}

08003a18 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8003a18:	b480      	push	{r7}
 8003a1a:	b083      	sub	sp, #12
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	4603      	mov	r3, r0
 8003a20:	460a      	mov	r2, r1
 8003a22:	71fb      	strb	r3, [r7, #7]
 8003a24:	4613      	mov	r3, r2
 8003a26:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8003a28:	79fb      	ldrb	r3, [r7, #7]
 8003a2a:	b29a      	uxth	r2, r3
 8003a2c:	4b05      	ldr	r3, [pc, #20]	; (8003a44 <ssd1306_SetCursor+0x2c>)
 8003a2e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8003a30:	79bb      	ldrb	r3, [r7, #6]
 8003a32:	b29a      	uxth	r2, r3
 8003a34:	4b03      	ldr	r3, [pc, #12]	; (8003a44 <ssd1306_SetCursor+0x2c>)
 8003a36:	805a      	strh	r2, [r3, #2]
}
 8003a38:	bf00      	nop
 8003a3a:	370c      	adds	r7, #12
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a42:	4770      	bx	lr
 8003a44:	20000a58 	.word	0x20000a58

08003a48 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b084      	sub	sp, #16
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	4603      	mov	r3, r0
 8003a50:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8003a52:	2381      	movs	r3, #129	; 0x81
 8003a54:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8003a56:	7bfb      	ldrb	r3, [r7, #15]
 8003a58:	4618      	mov	r0, r3
 8003a5a:	f7ff fdf5 	bl	8003648 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8003a5e:	79fb      	ldrb	r3, [r7, #7]
 8003a60:	4618      	mov	r0, r3
 8003a62:	f7ff fdf1 	bl	8003648 <ssd1306_WriteCommand>
}
 8003a66:	bf00      	nop
 8003a68:	3710      	adds	r7, #16
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bd80      	pop	{r7, pc}
	...

08003a70 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b084      	sub	sp, #16
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	4603      	mov	r3, r0
 8003a78:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8003a7a:	79fb      	ldrb	r3, [r7, #7]
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d005      	beq.n	8003a8c <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8003a80:	23af      	movs	r3, #175	; 0xaf
 8003a82:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8003a84:	4b08      	ldr	r3, [pc, #32]	; (8003aa8 <ssd1306_SetDisplayOn+0x38>)
 8003a86:	2201      	movs	r2, #1
 8003a88:	715a      	strb	r2, [r3, #5]
 8003a8a:	e004      	b.n	8003a96 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8003a8c:	23ae      	movs	r3, #174	; 0xae
 8003a8e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8003a90:	4b05      	ldr	r3, [pc, #20]	; (8003aa8 <ssd1306_SetDisplayOn+0x38>)
 8003a92:	2200      	movs	r2, #0
 8003a94:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8003a96:	7bfb      	ldrb	r3, [r7, #15]
 8003a98:	4618      	mov	r0, r3
 8003a9a:	f7ff fdd5 	bl	8003648 <ssd1306_WriteCommand>
}
 8003a9e:	bf00      	nop
 8003aa0:	3710      	adds	r7, #16
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	bd80      	pop	{r7, pc}
 8003aa6:	bf00      	nop
 8003aa8:	20000a58 	.word	0x20000a58

08003aac <ssd1306_WriteInt>:
    return SSD1306.DisplayOn;
}

// Upd by AKG
void ssd1306_WriteInt(int num, SSD1306_Font_t Font, SSD1306_COLOR color)
{
 8003aac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003ab0:	b08b      	sub	sp, #44	; 0x2c
 8003ab2:	af02      	add	r7, sp, #8
 8003ab4:	60f8      	str	r0, [r7, #12]
 8003ab6:	4638      	mov	r0, r7
 8003ab8:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8003abc:	466b      	mov	r3, sp
 8003abe:	461e      	mov	r6, r3
	static const int MAX_NUMBER_LENGTH = 10;

	int num_length = 1;
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	61fb      	str	r3, [r7, #28]
	int num_divided = num;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	61bb      	str	r3, [r7, #24]
	while(num_divided / 10) {
 8003ac8:	e00a      	b.n	8003ae0 <ssd1306_WriteInt+0x34>
		num_length++;
 8003aca:	69fb      	ldr	r3, [r7, #28]
 8003acc:	3301      	adds	r3, #1
 8003ace:	61fb      	str	r3, [r7, #28]
		num_divided = num_divided / 10;
 8003ad0:	69bb      	ldr	r3, [r7, #24]
 8003ad2:	4a32      	ldr	r2, [pc, #200]	; (8003b9c <ssd1306_WriteInt+0xf0>)
 8003ad4:	fb82 1203 	smull	r1, r2, r2, r3
 8003ad8:	1092      	asrs	r2, r2, #2
 8003ada:	17db      	asrs	r3, r3, #31
 8003adc:	1ad3      	subs	r3, r2, r3
 8003ade:	61bb      	str	r3, [r7, #24]
	while(num_divided / 10) {
 8003ae0:	69bb      	ldr	r3, [r7, #24]
 8003ae2:	3309      	adds	r3, #9
 8003ae4:	2b12      	cmp	r3, #18
 8003ae6:	d8f0      	bhi.n	8003aca <ssd1306_WriteInt+0x1e>
	}

	char str[MAX_NUMBER_LENGTH];
 8003ae8:	4b2d      	ldr	r3, [pc, #180]	; (8003ba0 <ssd1306_WriteInt+0xf4>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	3b01      	subs	r3, #1
 8003aee:	617b      	str	r3, [r7, #20]
 8003af0:	4b2b      	ldr	r3, [pc, #172]	; (8003ba0 <ssd1306_WriteInt+0xf4>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	461a      	mov	r2, r3
 8003af6:	2300      	movs	r3, #0
 8003af8:	4690      	mov	r8, r2
 8003afa:	4699      	mov	r9, r3
 8003afc:	f04f 0200 	mov.w	r2, #0
 8003b00:	f04f 0300 	mov.w	r3, #0
 8003b04:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003b08:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003b0c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003b10:	4b23      	ldr	r3, [pc, #140]	; (8003ba0 <ssd1306_WriteInt+0xf4>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	461a      	mov	r2, r3
 8003b16:	2300      	movs	r3, #0
 8003b18:	4614      	mov	r4, r2
 8003b1a:	461d      	mov	r5, r3
 8003b1c:	f04f 0200 	mov.w	r2, #0
 8003b20:	f04f 0300 	mov.w	r3, #0
 8003b24:	00eb      	lsls	r3, r5, #3
 8003b26:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003b2a:	00e2      	lsls	r2, r4, #3
 8003b2c:	4b1c      	ldr	r3, [pc, #112]	; (8003ba0 <ssd1306_WriteInt+0xf4>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	3307      	adds	r3, #7
 8003b32:	08db      	lsrs	r3, r3, #3
 8003b34:	00db      	lsls	r3, r3, #3
 8003b36:	ebad 0d03 	sub.w	sp, sp, r3
 8003b3a:	ab02      	add	r3, sp, #8
 8003b3c:	3300      	adds	r3, #0
 8003b3e:	613b      	str	r3, [r7, #16]
	memset(str, 0, MAX_NUMBER_LENGTH*sizeof(char));
 8003b40:	4b17      	ldr	r3, [pc, #92]	; (8003ba0 <ssd1306_WriteInt+0xf4>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	461a      	mov	r2, r3
 8003b46:	2100      	movs	r1, #0
 8003b48:	6938      	ldr	r0, [r7, #16]
 8003b4a:	f006 f931 	bl	8009db0 <memset>

	if(num_length <= MAX_NUMBER_LENGTH)
 8003b4e:	4b14      	ldr	r3, [pc, #80]	; (8003ba0 <ssd1306_WriteInt+0xf4>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	69fa      	ldr	r2, [r7, #28]
 8003b54:	429a      	cmp	r2, r3
 8003b56:	dc0d      	bgt.n	8003b74 <ssd1306_WriteInt+0xc8>
	{
		itoa(num, str, 10);
 8003b58:	220a      	movs	r2, #10
 8003b5a:	6939      	ldr	r1, [r7, #16]
 8003b5c:	68f8      	ldr	r0, [r7, #12]
 8003b5e:	f006 f82f 	bl	8009bc0 <itoa>
		ssd1306_WriteString(str, Font, color);
 8003b62:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8003b66:	9300      	str	r3, [sp, #0]
 8003b68:	463b      	mov	r3, r7
 8003b6a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003b6c:	6938      	ldr	r0, [r7, #16]
 8003b6e:	f7ff ff2d 	bl	80039cc <ssd1306_WriteString>
 8003b72:	e00c      	b.n	8003b8e <ssd1306_WriteInt+0xe2>
	}
	else
	{
		itoa(0, str, 10);
 8003b74:	220a      	movs	r2, #10
 8003b76:	6939      	ldr	r1, [r7, #16]
 8003b78:	2000      	movs	r0, #0
 8003b7a:	f006 f821 	bl	8009bc0 <itoa>
		ssd1306_WriteString(str, Font, color);
 8003b7e:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8003b82:	9300      	str	r3, [sp, #0]
 8003b84:	463b      	mov	r3, r7
 8003b86:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003b88:	6938      	ldr	r0, [r7, #16]
 8003b8a:	f7ff ff1f 	bl	80039cc <ssd1306_WriteString>
 8003b8e:	46b5      	mov	sp, r6
	}
}
 8003b90:	bf00      	nop
 8003b92:	3724      	adds	r7, #36	; 0x24
 8003b94:	46bd      	mov	sp, r7
 8003b96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003b9a:	bf00      	nop
 8003b9c:	66666667 	.word	0x66666667
 8003ba0:	0800ae8c 	.word	0x0800ae8c

08003ba4 <rx_message_run_command>:
#include <stdlib.h>

extern general_task_t task;

void rx_message_run_command(char* msg)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b084      	sub	sp, #16
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
	int32_t code = 0, param = 0;
 8003bac:	2300      	movs	r3, #0
 8003bae:	60fb      	str	r3, [r7, #12]
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	60bb      	str	r3, [r7, #8]
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
	memcpy(&code, msg, sizeof(code));
 8003bb8:	60fb      	str	r3, [r7, #12]
	memcpy(&param, msg + 4, sizeof(param));
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	3304      	adds	r3, #4
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	60bb      	str	r3, [r7, #8]

	switch(code)
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	2b05      	cmp	r3, #5
 8003bc6:	d842      	bhi.n	8003c4e <rx_message_run_command+0xaa>
 8003bc8:	a201      	add	r2, pc, #4	; (adr r2, 8003bd0 <rx_message_run_command+0x2c>)
 8003bca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bce:	bf00      	nop
 8003bd0:	08003c49 	.word	0x08003c49
 8003bd4:	08003be9 	.word	0x08003be9
 8003bd8:	08003c07 	.word	0x08003c07
 8003bdc:	08003c19 	.word	0x08003c19
 8003be0:	08003c21 	.word	0x08003c21
 8003be4:	08003c33 	.word	0x08003c33
	{
	case COMM_EMPTY:
		break;
	case COMM_SET_HV:
		// [param] = HV in Volts
		hv_set_abs_output_voltage_V(&task.hv_system, (double)abs(param));
 8003be8:	68bb      	ldr	r3, [r7, #8]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	bfb8      	it	lt
 8003bee:	425b      	neglt	r3, r3
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	f7fc fc3b 	bl	800046c <__aeabi_i2d>
 8003bf6:	4602      	mov	r2, r0
 8003bf8:	460b      	mov	r3, r1
 8003bfa:	ec43 2b10 	vmov	d0, r2, r3
 8003bfe:	4816      	ldr	r0, [pc, #88]	; (8003c58 <rx_message_run_command+0xb4>)
 8003c00:	f7fe fd8e 	bl	8002720 <hv_set_abs_output_voltage_V>
		break;
 8003c04:	e023      	b.n	8003c4e <rx_message_run_command+0xaa>
	case COMM_START_MEAS:
		if(param >= 0) // [param] = seconds
 8003c06:	68bb      	ldr	r3, [r7, #8]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	db1f      	blt.n	8003c4c <rx_message_run_command+0xa8>
		{
			adc_monitor_start_measurement(&task.adcDRMonitor, param);
 8003c0c:	68bb      	ldr	r3, [r7, #8]
 8003c0e:	4619      	mov	r1, r3
 8003c10:	4812      	ldr	r0, [pc, #72]	; (8003c5c <rx_message_run_command+0xb8>)
 8003c12:	f7fd fc45 	bl	80014a0 <adc_monitor_start_measurement>
		}
		break;
 8003c16:	e019      	b.n	8003c4c <rx_message_run_command+0xa8>
	case COMM_RESET_MEAS:
		adc_monitor_reset_measurement(&task.adcDRMonitor);
 8003c18:	4810      	ldr	r0, [pc, #64]	; (8003c5c <rx_message_run_command+0xb8>)
 8003c1a:	f7fd fc63 	bl	80014e4 <adc_monitor_reset_measurement>
		break;
 8003c1e:	e016      	b.n	8003c4e <rx_message_run_command+0xaa>
	case COMM_SET_MEAS_RANGE:
		if(!param) // [param] = 0 - broad range, 1 - narrow range
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d102      	bne.n	8003c2c <rx_message_run_command+0x88>
		{
			select_broad_adc_dose_range();
 8003c26:	f7fd fcaf 	bl	8001588 <select_broad_adc_dose_range>
		}
		else
		{
			select_narrow_adc_dose_range();
		}
		break;
 8003c2a:	e010      	b.n	8003c4e <rx_message_run_command+0xaa>
			select_narrow_adc_dose_range();
 8003c2c:	f7fd fcc2 	bl	80015b4 <select_narrow_adc_dose_range>
		break;
 8003c30:	e00d      	b.n	8003c4e <rx_message_run_command+0xaa>
	case COMM_SWITCH_HV:
		if(!param) // [param] = 0 - positive HV source, 1 - negative HV source
 8003c32:	68bb      	ldr	r3, [r7, #8]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d103      	bne.n	8003c40 <rx_message_run_command+0x9c>
		{
			hv_select_positive_source(&task.hv_system);
 8003c38:	4807      	ldr	r0, [pc, #28]	; (8003c58 <rx_message_run_command+0xb4>)
 8003c3a:	f7fe fd4e 	bl	80026da <hv_select_positive_source>
		else
		{
			hv_select_negative_source(&task.hv_system);
		}
		// gpio toggle
		break;
 8003c3e:	e006      	b.n	8003c4e <rx_message_run_command+0xaa>
			hv_select_negative_source(&task.hv_system);
 8003c40:	4805      	ldr	r0, [pc, #20]	; (8003c58 <rx_message_run_command+0xb4>)
 8003c42:	f7fe fd39 	bl	80026b8 <hv_select_negative_source>
		break;
 8003c46:	e002      	b.n	8003c4e <rx_message_run_command+0xaa>
		break;
 8003c48:	bf00      	nop
 8003c4a:	e000      	b.n	8003c4e <rx_message_run_command+0xaa>
		break;
 8003c4c:	bf00      	nop
	}
}
 8003c4e:	bf00      	nop
 8003c50:	3710      	adds	r7, #16
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bd80      	pop	{r7, pc}
 8003c56:	bf00      	nop
 8003c58:	200005e0 	.word	0x200005e0
 8003c5c:	2000056c 	.word	0x2000056c

08003c60 <tcp_input_stream_init>:
static int tcp_input_stream_listen_socket(tcp_input_stream_t *self);
static int tcp_input_stream_receive(tcp_input_stream_t *self);
static int tcp_input_stream_reboot_ethernet(tcp_input_stream_t *self, int sockOpen);

int tcp_input_stream_init(tcp_input_stream_t *self, tcp_input_stream_init_data_t tcpInit)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b084      	sub	sp, #16
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	60f8      	str	r0, [r7, #12]
 8003c68:	4638      	mov	r0, r7
 8003c6a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	memset(self, 0, sizeof(*self));
 8003c6e:	223c      	movs	r2, #60	; 0x3c
 8003c70:	2100      	movs	r1, #0
 8003c72:	68f8      	ldr	r0, [r7, #12]
 8003c74:	f006 f89c 	bl	8009db0 <memset>
	memset(self->msg, 0, INPUT_MESSAGE_SIZE);
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	3301      	adds	r3, #1
 8003c7c:	2208      	movs	r2, #8
 8003c7e:	2100      	movs	r1, #0
 8003c80:	4618      	mov	r0, r3
 8003c82:	f006 f895 	bl	8009db0 <memset>
	memset(self->msgTemp, 0, INPUT_MESSAGE_SIZE);
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	3309      	adds	r3, #9
 8003c8a:	2208      	movs	r2, #8
 8003c8c:	2100      	movs	r1, #0
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f006 f88e 	bl	8009db0 <memset>
	memset(self->buff, 0, INPUT_MESSAGE_BUFFER_SIZE);
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	3311      	adds	r3, #17
 8003c98:	2208      	movs	r2, #8
 8003c9a:	2100      	movs	r1, #0
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	f006 f887 	bl	8009db0 <memset>
	self->stat = 0;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	701a      	strb	r2, [r3, #0]
	self->initData = tcpInit;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	3328      	adds	r3, #40	; 0x28
 8003cac:	463a      	mov	r2, r7
 8003cae:	ca07      	ldmia	r2, {r0, r1, r2}
 8003cb0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	self->currentBuffIndex = 0;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	61da      	str	r2, [r3, #28]
	self->bytesReceived = 0;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	621a      	str	r2, [r3, #32]
	self->msgSize = 0;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	849a      	strh	r2, [r3, #36]	; 0x24
	self->handlerEnabled = 0;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	2200      	movs	r2, #0
 8003cca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	self->isConnected = 0;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	self->w5500RebootCounter = self->initData.w5500RebootCounterMax;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	639a      	str	r2, [r3, #56]	; 0x38

	//self->state = INPUT_SOCK_INIT;
	return 0;
 8003cde:	2300      	movs	r3, #0
}
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	3710      	adds	r7, #16
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	bd80      	pop	{r7, pc}

08003ce8 <tcp_input_stream_routine>:
{
	return INPUT_MESSAGE_SIZE; //size
}

int tcp_input_stream_routine(tcp_input_stream_t *self)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b084      	sub	sp, #16
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
	// new state mashine
	int received = -1;
 8003cf0:	f04f 33ff 	mov.w	r3, #4294967295
 8003cf4:	60fb      	str	r3, [r7, #12]
	self->isConnected = 0;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	switch(getSn_SR(self->initData.sn))
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003d04:	009b      	lsls	r3, r3, #2
 8003d06:	3301      	adds	r3, #1
 8003d08:	00db      	lsls	r3, r3, #3
 8003d0a:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8003d0e:	4618      	mov	r0, r3
 8003d10:	f000 ff60 	bl	8004bd4 <WIZCHIP_READ>
 8003d14:	4603      	mov	r3, r0
 8003d16:	2b17      	cmp	r3, #23
 8003d18:	d013      	beq.n	8003d42 <tcp_input_stream_routine+0x5a>
 8003d1a:	2b17      	cmp	r3, #23
 8003d1c:	dc21      	bgt.n	8003d62 <tcp_input_stream_routine+0x7a>
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d002      	beq.n	8003d28 <tcp_input_stream_routine+0x40>
 8003d22:	2b13      	cmp	r3, #19
 8003d24:	d009      	beq.n	8003d3a <tcp_input_stream_routine+0x52>
 8003d26:	e01c      	b.n	8003d62 <tcp_input_stream_routine+0x7a>
	{
	case SOCK_CLOSED:
		int open = tcp_input_stream_open_socket(self);
 8003d28:	6878      	ldr	r0, [r7, #4]
 8003d2a:	f000 f82d 	bl	8003d88 <tcp_input_stream_open_socket>
 8003d2e:	60b8      	str	r0, [r7, #8]
		tcp_input_stream_reboot_ethernet(self, open);
 8003d30:	68b9      	ldr	r1, [r7, #8]
 8003d32:	6878      	ldr	r0, [r7, #4]
 8003d34:	f000 f8cc 	bl	8003ed0 <tcp_input_stream_reboot_ethernet>
		break;
 8003d38:	e013      	b.n	8003d62 <tcp_input_stream_routine+0x7a>
	case SOCK_INIT:
		tcp_input_stream_listen_socket(self);
 8003d3a:	6878      	ldr	r0, [r7, #4]
 8003d3c:	f000 f83c 	bl	8003db8 <tcp_input_stream_listen_socket>
		break;
 8003d40:	e00f      	b.n	8003d62 <tcp_input_stream_routine+0x7a>
	case SOCK_ESTABLISHED:
		received = tcp_input_stream_receive(self);
 8003d42:	6878      	ldr	r0, [r7, #4]
 8003d44:	f000 f84b 	bl	8003dde <tcp_input_stream_receive>
 8003d48:	60f8      	str	r0, [r7, #12]
		if(received < 0)
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	da03      	bge.n	8003d58 <tcp_input_stream_routine+0x70>
		{
			tcp_input_stream_close_socket(self);
 8003d50:	6878      	ldr	r0, [r7, #4]
 8003d52:	f000 f8a8 	bl	8003ea6 <tcp_input_stream_close_socket>
		}
		else
		{
			self->isConnected = 1;
		}
		break;
 8003d56:	e003      	b.n	8003d60 <tcp_input_stream_routine+0x78>
			self->isConnected = 1;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2201      	movs	r2, #1
 8003d5c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
		break;
 8003d60:	bf00      	nop
	}
	return 0;
 8003d62:	2300      	movs	r3, #0
}
 8003d64:	4618      	mov	r0, r3
 8003d66:	3710      	adds	r7, #16
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	bd80      	pop	{r7, pc}

08003d6c <tcp_input_stream_enable_handler>:


void tcp_input_stream_enable_handler(tcp_input_stream_t *self)
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	b083      	sub	sp, #12
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
	self->handlerEnabled = 1;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2201      	movs	r2, #1
 8003d78:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
}
 8003d7c:	bf00      	nop
 8003d7e:	370c      	adds	r7, #12
 8003d80:	46bd      	mov	sp, r7
 8003d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d86:	4770      	bx	lr

08003d88 <tcp_input_stream_open_socket>:
{
	return self->isConnected;
}

static int tcp_input_stream_open_socket(tcp_input_stream_t *self)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b082      	sub	sp, #8
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
	self->stat = socket(self->initData.sn, Sn_MR_TCP, self->initData.port, self->initData.flag);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	f893 0028 	ldrb.w	r0, [r3, #40]	; 0x28
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8003da0:	2101      	movs	r1, #1
 8003da2:	f000 fb15 	bl	80043d0 <socket>
 8003da6:	4603      	mov	r3, r0
 8003da8:	b2da      	uxtb	r2, r3
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	701a      	strb	r2, [r3, #0]
	return 0;
 8003dae:	2300      	movs	r3, #0
}
 8003db0:	4618      	mov	r0, r3
 8003db2:	3708      	adds	r7, #8
 8003db4:	46bd      	mov	sp, r7
 8003db6:	bd80      	pop	{r7, pc}

08003db8 <tcp_input_stream_listen_socket>:

static int tcp_input_stream_listen_socket(tcp_input_stream_t *self)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b082      	sub	sp, #8
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
	self->stat = listen(self->initData.sn);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	f000 fc84 	bl	80046d4 <listen>
 8003dcc:	4603      	mov	r3, r0
 8003dce:	b2da      	uxtb	r2, r3
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	701a      	strb	r2, [r3, #0]
	return 0;
 8003dd4:	2300      	movs	r3, #0
}
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	3708      	adds	r7, #8
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	bd80      	pop	{r7, pc}

08003dde <tcp_input_stream_receive>:

static int tcp_input_stream_receive(tcp_input_stream_t *self)
{
 8003dde:	b580      	push	{r7, lr}
 8003de0:	b086      	sub	sp, #24
 8003de2:	af00      	add	r7, sp, #0
 8003de4:	6078      	str	r0, [r7, #4]
	while (self->bytesReceived != INPUT_MESSAGE_SIZE)
 8003de6:	e033      	b.n	8003e50 <tcp_input_stream_receive+0x72>
	{
		int recv_size = recv(self->initData.sn, (uint8_t*)self->buff, INPUT_MESSAGE_BUFFER_SIZE);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	f893 0028 	ldrb.w	r0, [r3, #40]	; 0x28
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	3311      	adds	r3, #17
 8003df2:	2208      	movs	r2, #8
 8003df4:	4619      	mov	r1, r3
 8003df6:	f000 fe37 	bl	8004a68 <recv>
 8003dfa:	60f8      	str	r0, [r7, #12]
		if (recv_size == 0)
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d101      	bne.n	8003e06 <tcp_input_stream_receive+0x28>
		{
			return 0;
 8003e02:	2300      	movs	r3, #0
 8003e04:	e04b      	b.n	8003e9e <tcp_input_stream_receive+0xc0>
		}
		if (recv_size < 0)
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	da01      	bge.n	8003e10 <tcp_input_stream_receive+0x32>
		{
			return recv_size;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	e046      	b.n	8003e9e <tcp_input_stream_receive+0xc0>
		}

		self->bytesReceived += recv_size;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6a1a      	ldr	r2, [r3, #32]
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	441a      	add	r2, r3
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	621a      	str	r2, [r3, #32]

		int i;
		for(i = 0; i < recv_size; ++i)
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	617b      	str	r3, [r7, #20]
 8003e20:	e012      	b.n	8003e48 <tcp_input_stream_receive+0x6a>
		{
			self->msgTemp[self->currentBuffIndex] = self->buff[i];
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	69db      	ldr	r3, [r3, #28]
 8003e26:	6879      	ldr	r1, [r7, #4]
 8003e28:	697a      	ldr	r2, [r7, #20]
 8003e2a:	440a      	add	r2, r1
 8003e2c:	3211      	adds	r2, #17
 8003e2e:	7811      	ldrb	r1, [r2, #0]
 8003e30:	687a      	ldr	r2, [r7, #4]
 8003e32:	4413      	add	r3, r2
 8003e34:	460a      	mov	r2, r1
 8003e36:	725a      	strb	r2, [r3, #9]
			self->currentBuffIndex++;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	69db      	ldr	r3, [r3, #28]
 8003e3c:	1c5a      	adds	r2, r3, #1
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	61da      	str	r2, [r3, #28]
		for(i = 0; i < recv_size; ++i)
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	3301      	adds	r3, #1
 8003e46:	617b      	str	r3, [r7, #20]
 8003e48:	697a      	ldr	r2, [r7, #20]
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	429a      	cmp	r2, r3
 8003e4e:	dbe8      	blt.n	8003e22 <tcp_input_stream_receive+0x44>
	while (self->bytesReceived != INPUT_MESSAGE_SIZE)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6a1b      	ldr	r3, [r3, #32]
 8003e54:	2b08      	cmp	r3, #8
 8003e56:	d1c7      	bne.n	8003de8 <tcp_input_stream_receive+0xa>
		}

	}

	memcpy(self->msg, self->msgTemp, INPUT_MESSAGE_SIZE);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	1c58      	adds	r0, r3, #1
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	3309      	adds	r3, #9
 8003e60:	2208      	movs	r2, #8
 8003e62:	4619      	mov	r1, r3
 8003e64:	f005 ffe8 	bl	8009e38 <memcpy>

	if(self->handlerEnabled)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d004      	beq.n	8003e7c <tcp_input_stream_receive+0x9e>
	{
		rx_message_run_command(self->msg); // reaction
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	3301      	adds	r3, #1
 8003e76:	4618      	mov	r0, r3
 8003e78:	f7ff fe94 	bl	8003ba4 <rx_message_run_command>
	}

	int tempBytesReceived = self->bytesReceived;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6a1b      	ldr	r3, [r3, #32]
 8003e80:	613b      	str	r3, [r7, #16]
	memset(self->msgTemp, 0, INPUT_MESSAGE_SIZE);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	3309      	adds	r3, #9
 8003e86:	2208      	movs	r2, #8
 8003e88:	2100      	movs	r1, #0
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	f005 ff90 	bl	8009db0 <memset>
	self->bytesReceived = 0;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2200      	movs	r2, #0
 8003e94:	621a      	str	r2, [r3, #32]
	self->currentBuffIndex = 0;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2200      	movs	r2, #0
 8003e9a:	61da      	str	r2, [r3, #28]

	return tempBytesReceived;
 8003e9c:	693b      	ldr	r3, [r7, #16]
}
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	3718      	adds	r7, #24
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	bd80      	pop	{r7, pc}

08003ea6 <tcp_input_stream_close_socket>:

int tcp_input_stream_close_socket(tcp_input_stream_t *self)
{
 8003ea6:	b580      	push	{r7, lr}
 8003ea8:	b082      	sub	sp, #8
 8003eaa:	af00      	add	r7, sp, #0
 8003eac:	6078      	str	r0, [r7, #4]
	disconnect(self->initData.sn);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	f000 fc67 	bl	8004788 <disconnect>
	close(self->initData.sn);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	f000 fb99 	bl	80045f8 <close>
	return 0;
 8003ec6:	2300      	movs	r3, #0
}
 8003ec8:	4618      	mov	r0, r3
 8003eca:	3708      	adds	r7, #8
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	bd80      	pop	{r7, pc}

08003ed0 <tcp_input_stream_reboot_ethernet>:

static int tcp_input_stream_reboot_ethernet(tcp_input_stream_t *self, int sockOpen)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b082      	sub	sp, #8
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
 8003ed8:	6039      	str	r1, [r7, #0]
	if(sockOpen != SOCK_OK)
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	2b01      	cmp	r3, #1
 8003ede:	d010      	beq.n	8003f02 <tcp_input_stream_reboot_ethernet+0x32>
	{
		if(self->w5500RebootCounter == 0)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d106      	bne.n	8003ef6 <tcp_input_stream_reboot_ethernet+0x26>
		{
			W5500_Reboot();
 8003ee8:	f001 fc7a 	bl	80057e0 <W5500_Reboot>
			// reset delay counter after reboot
			self->w5500RebootCounter = self->initData.w5500RebootCounterMax;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	639a      	str	r2, [r3, #56]	; 0x38
 8003ef4:	e009      	b.n	8003f0a <tcp_input_stream_reboot_ethernet+0x3a>
		}
		else
		{
			// count delay
			self->w5500RebootCounter--;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003efa:	1e5a      	subs	r2, r3, #1
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	639a      	str	r2, [r3, #56]	; 0x38
 8003f00:	e003      	b.n	8003f0a <tcp_input_stream_reboot_ethernet+0x3a>
		}
	}
	else
	{
		// reset delay counter after ok open socket
		self->w5500RebootCounter = self->initData.w5500RebootCounterMax;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	639a      	str	r2, [r3, #56]	; 0x38
	}
	return 0;
 8003f0a:	2300      	movs	r3, #0
}
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	3708      	adds	r7, #8
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bd80      	pop	{r7, pc}

08003f14 <tcp_output_stream_init>:
static int tcp_output_stream_listen_socket(tcp_output_stream_t *self);
static int tcp_output_stream_send(tcp_output_stream_t *self);
static int tcp_output_stream_reboot_socket(tcp_output_stream_t *self, int sent);

int tcp_output_stream_init(tcp_output_stream_t *self, tcp_output_stream_init_data_t tcpInit)
{
 8003f14:	b084      	sub	sp, #16
 8003f16:	b590      	push	{r4, r7, lr}
 8003f18:	b083      	sub	sp, #12
 8003f1a:	af00      	add	r7, sp, #0
 8003f1c:	6078      	str	r0, [r7, #4]
 8003f1e:	f107 001c 	add.w	r0, r7, #28
 8003f22:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	memset(self, 0, sizeof(*self));
 8003f26:	229c      	movs	r2, #156	; 0x9c
 8003f28:	2100      	movs	r1, #0
 8003f2a:	6878      	ldr	r0, [r7, #4]
 8003f2c:	f005 ff40 	bl	8009db0 <memset>
	self->stat = 0;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2200      	movs	r2, #0
 8003f34:	701a      	strb	r2, [r3, #0]
	self->initData = tcpInit;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	f103 0484 	add.w	r4, r3, #132	; 0x84
 8003f3c:	f107 031c 	add.w	r3, r7, #28
 8003f40:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003f42:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	self->msgSize = 0;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
	self->isConnected = 0;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2200      	movs	r2, #0
 8003f52:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
	self->closeSocketCounter = self->initData.closeSocketCounterMax;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	memset(self->msg, 0, MAX_OUTPUT_MESSAGE_SIZE);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	3301      	adds	r3, #1
 8003f66:	2280      	movs	r2, #128	; 0x80
 8003f68:	2100      	movs	r1, #0
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	f005 ff20 	bl	8009db0 <memset>
	return 0;
 8003f70:	2300      	movs	r3, #0
}
 8003f72:	4618      	mov	r0, r3
 8003f74:	370c      	adds	r7, #12
 8003f76:	46bd      	mov	sp, r7
 8003f78:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8003f7c:	b004      	add	sp, #16
 8003f7e:	4770      	bx	lr

08003f80 <tcp_output_stream_set_message>:
{
	return 0;
}

int tcp_output_stream_set_message(tcp_output_stream_t *self, char* message, uint16_t size)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b084      	sub	sp, #16
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	60f8      	str	r0, [r7, #12]
 8003f88:	60b9      	str	r1, [r7, #8]
 8003f8a:	4613      	mov	r3, r2
 8003f8c:	80fb      	strh	r3, [r7, #6]
	memset(self->msg, 0, MAX_OUTPUT_MESSAGE_SIZE);
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	3301      	adds	r3, #1
 8003f92:	2280      	movs	r2, #128	; 0x80
 8003f94:	2100      	movs	r1, #0
 8003f96:	4618      	mov	r0, r3
 8003f98:	f005 ff0a 	bl	8009db0 <memset>
	if(size < MAX_OUTPUT_MESSAGE_SIZE)
 8003f9c:	88fb      	ldrh	r3, [r7, #6]
 8003f9e:	2b7f      	cmp	r3, #127	; 0x7f
 8003fa0:	d80b      	bhi.n	8003fba <tcp_output_stream_set_message+0x3a>
	{
		self->msgSize = size;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	88fa      	ldrh	r2, [r7, #6]
 8003fa6:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
		memcpy(self->msg, message, size);
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	3301      	adds	r3, #1
 8003fae:	88fa      	ldrh	r2, [r7, #6]
 8003fb0:	68b9      	ldr	r1, [r7, #8]
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	f005 ff40 	bl	8009e38 <memcpy>
 8003fb8:	e00a      	b.n	8003fd0 <tcp_output_stream_set_message+0x50>
	}
	else
	{
		self->msgSize = MAX_OUTPUT_MESSAGE_SIZE;
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	2280      	movs	r2, #128	; 0x80
 8003fbe:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
		memcpy(self->msg, message, MAX_OUTPUT_MESSAGE_SIZE);
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	3301      	adds	r3, #1
 8003fc6:	2280      	movs	r2, #128	; 0x80
 8003fc8:	68b9      	ldr	r1, [r7, #8]
 8003fca:	4618      	mov	r0, r3
 8003fcc:	f005 ff34 	bl	8009e38 <memcpy>
	}
	return 0;
 8003fd0:	2300      	movs	r3, #0
}
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	3710      	adds	r7, #16
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	bd80      	pop	{r7, pc}

08003fda <tcp_output_stream_routine>:

int tcp_output_stream_routine(tcp_output_stream_t *self)
{
 8003fda:	b580      	push	{r7, lr}
 8003fdc:	b084      	sub	sp, #16
 8003fde:	af00      	add	r7, sp, #0
 8003fe0:	6078      	str	r0, [r7, #4]
	// new state machine
	int sent = -1;
 8003fe2:	f04f 33ff 	mov.w	r3, #4294967295
 8003fe6:	60fb      	str	r3, [r7, #12]
	self->isConnected = 0;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2200      	movs	r2, #0
 8003fec:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
	switch(getSn_SR(self->initData.sn))
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8003ff6:	009b      	lsls	r3, r3, #2
 8003ff8:	3301      	adds	r3, #1
 8003ffa:	00db      	lsls	r3, r3, #3
 8003ffc:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8004000:	4618      	mov	r0, r3
 8004002:	f000 fde7 	bl	8004bd4 <WIZCHIP_READ>
 8004006:	4603      	mov	r3, r0
 8004008:	2b17      	cmp	r3, #23
 800400a:	d00e      	beq.n	800402a <tcp_output_stream_routine+0x50>
 800400c:	2b17      	cmp	r3, #23
 800400e:	dc27      	bgt.n	8004060 <tcp_output_stream_routine+0x86>
 8004010:	2b00      	cmp	r3, #0
 8004012:	d002      	beq.n	800401a <tcp_output_stream_routine+0x40>
 8004014:	2b13      	cmp	r3, #19
 8004016:	d004      	beq.n	8004022 <tcp_output_stream_routine+0x48>
 8004018:	e022      	b.n	8004060 <tcp_output_stream_routine+0x86>
	{
	case SOCK_CLOSED:
		//int open = tcp_output_stream_open_socket(self);
		tcp_output_stream_open_socket(self);
 800401a:	6878      	ldr	r0, [r7, #4]
 800401c:	f000 f825 	bl	800406a <tcp_output_stream_open_socket>
		break;
 8004020:	e01e      	b.n	8004060 <tcp_output_stream_routine+0x86>
	case SOCK_INIT:
		tcp_output_stream_listen_socket(self);
 8004022:	6878      	ldr	r0, [r7, #4]
 8004024:	f000 f83a 	bl	800409c <tcp_output_stream_listen_socket>
		break;
 8004028:	e01a      	b.n	8004060 <tcp_output_stream_routine+0x86>
	case SOCK_ESTABLISHED:
		sent = tcp_output_stream_send(self);
 800402a:	6878      	ldr	r0, [r7, #4]
 800402c:	f000 f849 	bl	80040c2 <tcp_output_stream_send>
 8004030:	60f8      	str	r0, [r7, #12]
		if(sent < 0)
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	2b00      	cmp	r3, #0
 8004036:	da06      	bge.n	8004046 <tcp_output_stream_routine+0x6c>
		{
			disconnect(self->initData.sn);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800403e:	4618      	mov	r0, r3
 8004040:	f000 fba2 	bl	8004788 <disconnect>
		}
		else
		{
			self->isConnected = 1;
		}
		break;
 8004044:	e00b      	b.n	800405e <tcp_output_stream_routine+0x84>
		else if (self == 0)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d104      	bne.n	8004056 <tcp_output_stream_routine+0x7c>
			tcp_output_stream_reboot_socket(self, sent);
 800404c:	68f9      	ldr	r1, [r7, #12]
 800404e:	6878      	ldr	r0, [r7, #4]
 8004050:	f000 f85a 	bl	8004108 <tcp_output_stream_reboot_socket>
		break;
 8004054:	e003      	b.n	800405e <tcp_output_stream_routine+0x84>
			self->isConnected = 1;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2201      	movs	r2, #1
 800405a:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
		break;
 800405e:	bf00      	nop
	}
	return 0;
 8004060:	2300      	movs	r3, #0
}
 8004062:	4618      	mov	r0, r3
 8004064:	3710      	adds	r7, #16
 8004066:	46bd      	mov	sp, r7
 8004068:	bd80      	pop	{r7, pc}

0800406a <tcp_output_stream_open_socket>:
{
	return self->isConnected;
}

static int tcp_output_stream_open_socket(tcp_output_stream_t *self)
{
 800406a:	b580      	push	{r7, lr}
 800406c:	b082      	sub	sp, #8
 800406e:	af00      	add	r7, sp, #0
 8004070:	6078      	str	r0, [r7, #4]
	self->stat = socket(self->initData.sn, Sn_MR_TCP, self->initData.port, self->initData.flag);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	f893 0084 	ldrb.w	r0, [r3, #132]	; 0x84
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	f8b3 2086 	ldrh.w	r2, [r3, #134]	; 0x86
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 8004084:	2101      	movs	r1, #1
 8004086:	f000 f9a3 	bl	80043d0 <socket>
 800408a:	4603      	mov	r3, r0
 800408c:	b2da      	uxtb	r2, r3
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	701a      	strb	r2, [r3, #0]
	return 0;
 8004092:	2300      	movs	r3, #0
}
 8004094:	4618      	mov	r0, r3
 8004096:	3708      	adds	r7, #8
 8004098:	46bd      	mov	sp, r7
 800409a:	bd80      	pop	{r7, pc}

0800409c <tcp_output_stream_listen_socket>:

static int tcp_output_stream_listen_socket(tcp_output_stream_t *self)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b082      	sub	sp, #8
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
	self->stat = listen(self->initData.sn);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80040aa:	4618      	mov	r0, r3
 80040ac:	f000 fb12 	bl	80046d4 <listen>
 80040b0:	4603      	mov	r3, r0
 80040b2:	b2da      	uxtb	r2, r3
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	701a      	strb	r2, [r3, #0]
	return 0;
 80040b8:	2300      	movs	r3, #0
}
 80040ba:	4618      	mov	r0, r3
 80040bc:	3708      	adds	r7, #8
 80040be:	46bd      	mov	sp, r7
 80040c0:	bd80      	pop	{r7, pc}

080040c2 <tcp_output_stream_send>:

static int tcp_output_stream_send(tcp_output_stream_t *self)
{
 80040c2:	b580      	push	{r7, lr}
 80040c4:	b082      	sub	sp, #8
 80040c6:	af00      	add	r7, sp, #0
 80040c8:	6078      	str	r0, [r7, #4]
	return send(self->initData.sn, (uint8_t*)self->msg, self->msgSize);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	f893 0084 	ldrb.w	r0, [r3, #132]	; 0x84
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	1c59      	adds	r1, r3, #1
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	f8b3 3082 	ldrh.w	r3, [r3, #130]	; 0x82
 80040da:	461a      	mov	r2, r3
 80040dc:	f000 fbca 	bl	8004874 <send>
 80040e0:	4603      	mov	r3, r0
}
 80040e2:	4618      	mov	r0, r3
 80040e4:	3708      	adds	r7, #8
 80040e6:	46bd      	mov	sp, r7
 80040e8:	bd80      	pop	{r7, pc}

080040ea <tcp_output_stream_close_socket>:

int tcp_output_stream_close_socket(tcp_output_stream_t *self)
{
 80040ea:	b580      	push	{r7, lr}
 80040ec:	b082      	sub	sp, #8
 80040ee:	af00      	add	r7, sp, #0
 80040f0:	6078      	str	r0, [r7, #4]
	close(self->initData.sn);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80040f8:	4618      	mov	r0, r3
 80040fa:	f000 fa7d 	bl	80045f8 <close>
	return 0;
 80040fe:	2300      	movs	r3, #0
}
 8004100:	4618      	mov	r0, r3
 8004102:	3708      	adds	r7, #8
 8004104:	46bd      	mov	sp, r7
 8004106:	bd80      	pop	{r7, pc}

08004108 <tcp_output_stream_reboot_socket>:

static int tcp_output_stream_reboot_socket(tcp_output_stream_t *self, int sent)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b082      	sub	sp, #8
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
 8004110:	6039      	str	r1, [r7, #0]
	if (!sent) // sent == 0
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d116      	bne.n	8004146 <tcp_output_stream_reboot_socket+0x3e>
	{
		if(self->closeSocketCounter == 0)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800411e:	2b00      	cmp	r3, #0
 8004120:	d109      	bne.n	8004136 <tcp_output_stream_reboot_socket+0x2e>
		{
			tcp_output_stream_close_socket(self);
 8004122:	6878      	ldr	r0, [r7, #4]
 8004124:	f7ff ffe1 	bl	80040ea <tcp_output_stream_close_socket>

			// reset delay counter after reboot
			self->closeSocketCounter = self->initData.closeSocketCounterMax;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
 8004134:	e00d      	b.n	8004152 <tcp_output_stream_reboot_socket+0x4a>
		}
		else
		{
			// count delay
			self->closeSocketCounter--;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800413c:	1e5a      	subs	r2, r3, #1
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
 8004144:	e005      	b.n	8004152 <tcp_output_stream_reboot_socket+0x4a>
		}
	}
	else
	{
		// reset delay counter after reboot
		self->closeSocketCounter = self->initData.closeSocketCounterMax;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	}

	return 0;
 8004152:	2300      	movs	r3, #0
}
 8004154:	4618      	mov	r0, r3
 8004156:	3708      	adds	r7, #8
 8004158:	46bd      	mov	sp, r7
 800415a:	bd80      	pop	{r7, pc}

0800415c <tx_message_increase_id>:
{
	return 0;
}

void tx_message_increase_id(tx_message_t *self)
{
 800415c:	b480      	push	{r7}
 800415e:	b085      	sub	sp, #20
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
	uint32_t id;
	memcpy(&id, self->message + BYTE_POS_ID, sizeof(id)); // get current id
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	60fb      	str	r3, [r7, #12]
	id++; // increase id
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	3301      	adds	r3, #1
 800416e:	60fb      	str	r3, [r7, #12]
	memcpy(self->message + BYTE_POS_ID, (char*)&id, sizeof(id)); // copy increased id
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	68fa      	ldr	r2, [r7, #12]
 8004174:	601a      	str	r2, [r3, #0]
}
 8004176:	bf00      	nop
 8004178:	3714      	adds	r7, #20
 800417a:	46bd      	mov	sp, r7
 800417c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004180:	4770      	bx	lr

08004182 <tx_message_set_adc_dr_cnt>:

void tx_message_set_adc_dr_cnt(tx_message_t *self, int32_t val)
{
 8004182:	b480      	push	{r7}
 8004184:	b083      	sub	sp, #12
 8004186:	af00      	add	r7, sp, #0
 8004188:	6078      	str	r0, [r7, #4]
 800418a:	6039      	str	r1, [r7, #0]
	memcpy(self->message + BYTE_POS_ADC_DR, (char*)&val, sizeof(val));
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	3304      	adds	r3, #4
 8004190:	683a      	ldr	r2, [r7, #0]
 8004192:	601a      	str	r2, [r3, #0]
}
 8004194:	bf00      	nop
 8004196:	370c      	adds	r7, #12
 8004198:	46bd      	mov	sp, r7
 800419a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419e:	4770      	bx	lr

080041a0 <tx_message_set_adc_dr_average_cnt>:

void tx_message_set_adc_dr_average_cnt(tx_message_t *self, int32_t val)
{
 80041a0:	b480      	push	{r7}
 80041a2:	b083      	sub	sp, #12
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
 80041a8:	6039      	str	r1, [r7, #0]
	memcpy(self->message + BYTE_POS_ADC_DR_AV, (char*)&val, sizeof(val));
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	3308      	adds	r3, #8
 80041ae:	683a      	ldr	r2, [r7, #0]
 80041b0:	601a      	str	r2, [r3, #0]
}
 80041b2:	bf00      	nop
 80041b4:	370c      	adds	r7, #12
 80041b6:	46bd      	mov	sp, r7
 80041b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041bc:	4770      	bx	lr

080041be <tx_message_set_hv_out_V>:

void tx_message_set_hv_out_V(tx_message_t *self, int16_t val)
{
 80041be:	b480      	push	{r7}
 80041c0:	b083      	sub	sp, #12
 80041c2:	af00      	add	r7, sp, #0
 80041c4:	6078      	str	r0, [r7, #4]
 80041c6:	460b      	mov	r3, r1
 80041c8:	807b      	strh	r3, [r7, #2]
	memcpy(self->message + BYTE_POS_HV_OUT, (char*)&val, sizeof(val));
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	330c      	adds	r3, #12
 80041ce:	887a      	ldrh	r2, [r7, #2]
 80041d0:	801a      	strh	r2, [r3, #0]
}
 80041d2:	bf00      	nop
 80041d4:	370c      	adds	r7, #12
 80041d6:	46bd      	mov	sp, r7
 80041d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041dc:	4770      	bx	lr

080041de <tx_message_set_hv_polarity>:

void tx_message_set_hv_polarity(tx_message_t *self, int8_t val)
{
 80041de:	b480      	push	{r7}
 80041e0:	b083      	sub	sp, #12
 80041e2:	af00      	add	r7, sp, #0
 80041e4:	6078      	str	r0, [r7, #4]
 80041e6:	460b      	mov	r3, r1
 80041e8:	70fb      	strb	r3, [r7, #3]
	memcpy(self->message + BYTE_POS_HV_POL, (char*)&val, sizeof(val));
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	330e      	adds	r3, #14
 80041ee:	78fa      	ldrb	r2, [r7, #3]
 80041f0:	701a      	strb	r2, [r3, #0]
}
 80041f2:	bf00      	nop
 80041f4:	370c      	adds	r7, #12
 80041f6:	46bd      	mov	sp, r7
 80041f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fc:	4770      	bx	lr

080041fe <tx_message_set_range>:

void tx_message_set_range(tx_message_t *self, int8_t val)
{
 80041fe:	b480      	push	{r7}
 8004200:	b083      	sub	sp, #12
 8004202:	af00      	add	r7, sp, #0
 8004204:	6078      	str	r0, [r7, #4]
 8004206:	460b      	mov	r3, r1
 8004208:	70fb      	strb	r3, [r7, #3]
	memcpy(self->message + BYTE_POS_RANGE, (char*)&val, sizeof(val));
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	330f      	adds	r3, #15
 800420e:	78fa      	ldrb	r2, [r7, #3]
 8004210:	701a      	strb	r2, [r3, #0]
}
 8004212:	bf00      	nop
 8004214:	370c      	adds	r7, #12
 8004216:	46bd      	mov	sp, r7
 8004218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421c:	4770      	bx	lr

0800421e <tx_message_set_press_out_kPa>:

void tx_message_set_press_out_kPa(tx_message_t *self, int32_t val)
{
 800421e:	b480      	push	{r7}
 8004220:	b083      	sub	sp, #12
 8004222:	af00      	add	r7, sp, #0
 8004224:	6078      	str	r0, [r7, #4]
 8004226:	6039      	str	r1, [r7, #0]
	memcpy(self->message + BYTE_POS_PRESS_OUT, (char*)&val, sizeof(val));
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	3310      	adds	r3, #16
 800422c:	683a      	ldr	r2, [r7, #0]
 800422e:	601a      	str	r2, [r3, #0]
}
 8004230:	bf00      	nop
 8004232:	370c      	adds	r7, #12
 8004234:	46bd      	mov	sp, r7
 8004236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423a:	4770      	bx	lr

0800423c <tx_message_set_adc_dr_measure_state>:

void tx_message_set_adc_dr_measure_state(tx_message_t *self, uint8_t val)
{
 800423c:	b480      	push	{r7}
 800423e:	b083      	sub	sp, #12
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
 8004244:	460b      	mov	r3, r1
 8004246:	70fb      	strb	r3, [r7, #3]
	memcpy(self->message + BYTE_POS_DR_MEASURE_STATE, (char*)&val, sizeof(val));
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	3314      	adds	r3, #20
 800424c:	78fa      	ldrb	r2, [r7, #3]
 800424e:	701a      	strb	r2, [r3, #0]
}
 8004250:	bf00      	nop
 8004252:	370c      	adds	r7, #12
 8004254:	46bd      	mov	sp, r7
 8004256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425a:	4770      	bx	lr

0800425c <tx_message_set_adc_dr_measure_time>:

void tx_message_set_adc_dr_measure_time(tx_message_t *self, uint16_t val)
{
 800425c:	b480      	push	{r7}
 800425e:	b083      	sub	sp, #12
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
 8004264:	460b      	mov	r3, r1
 8004266:	807b      	strh	r3, [r7, #2]
	memcpy(self->message + BYTE_POS_DR_MEASURE_TIME, (char*)&val, sizeof(val));
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	3315      	adds	r3, #21
 800426c:	887a      	ldrh	r2, [r7, #2]
 800426e:	801a      	strh	r2, [r3, #0]
}
 8004270:	bf00      	nop
 8004272:	370c      	adds	r7, #12
 8004274:	46bd      	mov	sp, r7
 8004276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427a:	4770      	bx	lr

0800427c <tx_message_get>:


char* tx_message_get(tx_message_t *self)
{
 800427c:	b480      	push	{r7}
 800427e:	b083      	sub	sp, #12
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
	return self->message;
 8004284:	687b      	ldr	r3, [r7, #4]
}
 8004286:	4618      	mov	r0, r3
 8004288:	370c      	adds	r7, #12
 800428a:	46bd      	mov	sp, r7
 800428c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004290:	4770      	bx	lr

08004292 <tx_message_size>:

size_t tx_message_size(void)
{
 8004292:	b480      	push	{r7}
 8004294:	af00      	add	r7, sp, #0
	return TX_MESSAGE_SIZE;
 8004296:	2317      	movs	r3, #23
}
 8004298:	4618      	mov	r0, r3
 800429a:	46bd      	mov	sp, r7
 800429c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a0:	4770      	bx	lr
	...

080042a4 <uart_handle_rx_message>:
	RESP_OK = 0x01,
	RESP_ERR = 0x02
} response_code_t;

void uart_handle_rx_message(UART_HandleTypeDef* huart, uint8_t *msg)
{
 80042a4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80042a8:	b08d      	sub	sp, #52	; 0x34
 80042aa:	af00      	add	r7, sp, #0
 80042ac:	60f8      	str	r0, [r7, #12]
 80042ae:	60b9      	str	r1, [r7, #8]
 80042b0:	466b      	mov	r3, sp
 80042b2:	461e      	mov	r6, r3
	// 1 - ip[1]
	// 2 - ip[2]
	// 3 - ip[3]
	// 4-5 - output port
	// 6-7 - input port
	const int TIMEOUT = 50;
 80042b4:	2332      	movs	r3, #50	; 0x32
 80042b6:	62fb      	str	r3, [r7, #44]	; 0x2c

	uint8_t code_ok = RESP_OK;
 80042b8:	2301      	movs	r3, #1
 80042ba:	76fb      	strb	r3, [r7, #27]
	flash_data_t data;
	//uint8_t code_err = RESP_ERR;
	command_code_t command_code = *(int*)msg;
 80042bc:	68bb      	ldr	r3, [r7, #8]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

	const int TX_BUFF_SIZE = 8;
 80042c4:	2308      	movs	r3, #8
 80042c6:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t buff[TX_BUFF_SIZE];
 80042c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042ca:	3b01      	subs	r3, #1
 80042cc:	623b      	str	r3, [r7, #32]
 80042ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042d0:	2200      	movs	r2, #0
 80042d2:	4698      	mov	r8, r3
 80042d4:	4691      	mov	r9, r2
 80042d6:	f04f 0200 	mov.w	r2, #0
 80042da:	f04f 0300 	mov.w	r3, #0
 80042de:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80042e2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80042e6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80042ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042ec:	2200      	movs	r2, #0
 80042ee:	461c      	mov	r4, r3
 80042f0:	4615      	mov	r5, r2
 80042f2:	f04f 0200 	mov.w	r2, #0
 80042f6:	f04f 0300 	mov.w	r3, #0
 80042fa:	00eb      	lsls	r3, r5, #3
 80042fc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004300:	00e2      	lsls	r2, r4, #3
 8004302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004304:	3307      	adds	r3, #7
 8004306:	08db      	lsrs	r3, r3, #3
 8004308:	00db      	lsls	r3, r3, #3
 800430a:	ebad 0d03 	sub.w	sp, sp, r3
 800430e:	466b      	mov	r3, sp
 8004310:	3300      	adds	r3, #0
 8004312:	61fb      	str	r3, [r7, #28]
	memset(buff, 0, TX_BUFF_SIZE);
 8004314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004316:	461a      	mov	r2, r3
 8004318:	2100      	movs	r1, #0
 800431a:	69f8      	ldr	r0, [r7, #28]
 800431c:	f005 fd48 	bl	8009db0 <memset>

	switch(command_code)
 8004320:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004324:	2b03      	cmp	r3, #3
 8004326:	d84c      	bhi.n	80043c2 <uart_handle_rx_message+0x11e>
 8004328:	a201      	add	r2, pc, #4	; (adr r2, 8004330 <uart_handle_rx_message+0x8c>)
 800432a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800432e:	bf00      	nop
 8004330:	080043c3 	.word	0x080043c3
 8004334:	08004341 	.word	0x08004341
 8004338:	08004379 	.word	0x08004379
 800433c:	080043b3 	.word	0x080043b3
	{
	case COMM_EMPTY:
		break;
	case COMM_SET_CONF:
		memcpy(data.ip, msg + 1, 4);
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	3301      	adds	r3, #1
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	613b      	str	r3, [r7, #16]
		memcpy(&data.input_port, msg + 7, 2);
 8004348:	68bb      	ldr	r3, [r7, #8]
 800434a:	3307      	adds	r3, #7
 800434c:	881b      	ldrh	r3, [r3, #0]
 800434e:	b29b      	uxth	r3, r3
 8004350:	82bb      	strh	r3, [r7, #20]
		memcpy(&data.output_port, msg + 5, 2);
 8004352:	68bb      	ldr	r3, [r7, #8]
 8004354:	3305      	adds	r3, #5
 8004356:	881b      	ldrh	r3, [r3, #0]
 8004358:	b29b      	uxth	r3, r3
 800435a:	82fb      	strh	r3, [r7, #22]
		flash_data_write(data);
 800435c:	f107 0310 	add.w	r3, r7, #16
 8004360:	e893 0003 	ldmia.w	r3, {r0, r1}
 8004364:	f7fd fc80 	bl	8001c68 <flash_data_write>
		HAL_UART_Transmit(huart, &code_ok, 1, TIMEOUT);//
 8004368:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800436a:	f107 011b 	add.w	r1, r7, #27
 800436e:	2201      	movs	r2, #1
 8004370:	68f8      	ldr	r0, [r7, #12]
 8004372:	f004 fc07 	bl	8008b84 <HAL_UART_Transmit>
		break;
 8004376:	e024      	b.n	80043c2 <uart_handle_rx_message+0x11e>
	case COMM_GET_CONF:
		data = flash_data_read();
 8004378:	463b      	mov	r3, r7
 800437a:	4618      	mov	r0, r3
 800437c:	f7fd fcb0 	bl	8001ce0 <flash_data_read>
 8004380:	f107 0310 	add.w	r3, r7, #16
 8004384:	463a      	mov	r2, r7
 8004386:	6810      	ldr	r0, [r2, #0]
 8004388:	6851      	ldr	r1, [r2, #4]
 800438a:	c303      	stmia	r3!, {r0, r1}
 800438c:	693a      	ldr	r2, [r7, #16]
		memcpy(buff + 0, data.ip, 4);
 800438e:	69fb      	ldr	r3, [r7, #28]
 8004390:	601a      	str	r2, [r3, #0]
		memcpy(buff + 6, &data.input_port, 2);
 8004392:	69fb      	ldr	r3, [r7, #28]
 8004394:	3306      	adds	r3, #6
 8004396:	8aba      	ldrh	r2, [r7, #20]
 8004398:	801a      	strh	r2, [r3, #0]
		memcpy(buff + 4, &data.output_port, 2);
 800439a:	69fb      	ldr	r3, [r7, #28]
 800439c:	3304      	adds	r3, #4
 800439e:	8afa      	ldrh	r2, [r7, #22]
 80043a0:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit(huart, buff, TX_BUFF_SIZE, TIMEOUT);
 80043a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043a4:	b29a      	uxth	r2, r3
 80043a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043a8:	69f9      	ldr	r1, [r7, #28]
 80043aa:	68f8      	ldr	r0, [r7, #12]
 80043ac:	f004 fbea 	bl	8008b84 <HAL_UART_Transmit>
		break;
 80043b0:	e007      	b.n	80043c2 <uart_handle_rx_message+0x11e>
	case COMM_PING:
		HAL_UART_Transmit(huart, &code_ok, 1, TIMEOUT);
 80043b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043b4:	f107 011b 	add.w	r1, r7, #27
 80043b8:	2201      	movs	r2, #1
 80043ba:	68f8      	ldr	r0, [r7, #12]
 80043bc:	f004 fbe2 	bl	8008b84 <HAL_UART_Transmit>
		break;
 80043c0:	bf00      	nop
 80043c2:	46b5      	mov	sp, r6
	}

}
 80043c4:	bf00      	nop
 80043c6:	3734      	adds	r7, #52	; 0x34
 80043c8:	46bd      	mov	sp, r7
 80043ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80043ce:	bf00      	nop

080043d0 <socket>:
   }while(0);              \



int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag)
{
 80043d0:	b590      	push	{r4, r7, lr}
 80043d2:	b085      	sub	sp, #20
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	4604      	mov	r4, r0
 80043d8:	4608      	mov	r0, r1
 80043da:	4611      	mov	r1, r2
 80043dc:	461a      	mov	r2, r3
 80043de:	4623      	mov	r3, r4
 80043e0:	71fb      	strb	r3, [r7, #7]
 80043e2:	4603      	mov	r3, r0
 80043e4:	71bb      	strb	r3, [r7, #6]
 80043e6:	460b      	mov	r3, r1
 80043e8:	80bb      	strh	r3, [r7, #4]
 80043ea:	4613      	mov	r3, r2
 80043ec:	70fb      	strb	r3, [r7, #3]
	CHECK_SOCKNUM();
 80043ee:	79fb      	ldrb	r3, [r7, #7]
 80043f0:	2b08      	cmp	r3, #8
 80043f2:	d902      	bls.n	80043fa <socket+0x2a>
 80043f4:	f04f 33ff 	mov.w	r3, #4294967295
 80043f8:	e0f0      	b.n	80045dc <socket+0x20c>
	switch(protocol)
 80043fa:	79bb      	ldrb	r3, [r7, #6]
 80043fc:	2b01      	cmp	r3, #1
 80043fe:	d005      	beq.n	800440c <socket+0x3c>
 8004400:	2b00      	cmp	r3, #0
 8004402:	dd11      	ble.n	8004428 <socket+0x58>
 8004404:	3b02      	subs	r3, #2
 8004406:	2b02      	cmp	r3, #2
 8004408:	d80e      	bhi.n	8004428 <socket+0x58>
            if(taddr == 0) return SOCKERR_SOCKINIT;
         }
      case Sn_MR_UDP :
      case Sn_MR_MACRAW :
	  case Sn_MR_IPRAW :
         break;
 800440a:	e010      	b.n	800442e <socket+0x5e>
            getSIPR((uint8_t*)&taddr);
 800440c:	f107 030c 	add.w	r3, r7, #12
 8004410:	2204      	movs	r2, #4
 8004412:	4619      	mov	r1, r3
 8004414:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8004418:	f000 fc76 	bl	8004d08 <WIZCHIP_READ_BUF>
            if(taddr == 0) return SOCKERR_SOCKINIT;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d105      	bne.n	800442e <socket+0x5e>
 8004422:	f06f 0302 	mvn.w	r3, #2
 8004426:	e0d9      	b.n	80045dc <socket+0x20c>
   #if ( _WIZCHIP_ < 5200 )
      case Sn_MR_PPPoE :
         break;
   #endif
      default :
         return SOCKERR_SOCKMODE;
 8004428:	f06f 0304 	mvn.w	r3, #4
 800442c:	e0d6      	b.n	80045dc <socket+0x20c>
         break;
 800442e:	bf00      	nop
	}
	//M20150601 : For SF_TCP_ALIGN & W5300
	//if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG;
	if((flag & 0x04) != 0) return SOCKERR_SOCKFLAG;
 8004430:	78fb      	ldrb	r3, [r7, #3]
 8004432:	f003 0304 	and.w	r3, r3, #4
 8004436:	2b00      	cmp	r3, #0
 8004438:	d002      	beq.n	8004440 <socket+0x70>
 800443a:	f06f 0305 	mvn.w	r3, #5
 800443e:	e0cd      	b.n	80045dc <socket+0x20c>
#if _WIZCHIP_ == 5200
   if(flag & 0x10) return SOCKERR_SOCKFLAG;
#endif
	   
	if(flag != 0)
 8004440:	78fb      	ldrb	r3, [r7, #3]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d028      	beq.n	8004498 <socket+0xc8>
	{
   	switch(protocol)
 8004446:	79bb      	ldrb	r3, [r7, #6]
 8004448:	2b01      	cmp	r3, #1
 800444a:	d002      	beq.n	8004452 <socket+0x82>
 800444c:	2b02      	cmp	r3, #2
 800444e:	d008      	beq.n	8004462 <socket+0x92>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
      	      }
   	      #endif
   	      break;
   	   default:
   	      break;
 8004450:	e022      	b.n	8004498 <socket+0xc8>
   		     if((flag & (SF_TCP_NODELAY|SF_IO_NONBLOCK))==0) return SOCKERR_SOCKFLAG;
 8004452:	78fb      	ldrb	r3, [r7, #3]
 8004454:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8004458:	2b00      	cmp	r3, #0
 800445a:	d11a      	bne.n	8004492 <socket+0xc2>
 800445c:	f06f 0305 	mvn.w	r3, #5
 8004460:	e0bc      	b.n	80045dc <socket+0x20c>
   	      if(flag & SF_IGMP_VER2)
 8004462:	78fb      	ldrb	r3, [r7, #3]
 8004464:	f003 0320 	and.w	r3, r3, #32
 8004468:	2b00      	cmp	r3, #0
 800446a:	d006      	beq.n	800447a <socket+0xaa>
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 800446c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004470:	2b00      	cmp	r3, #0
 8004472:	db02      	blt.n	800447a <socket+0xaa>
 8004474:	f06f 0305 	mvn.w	r3, #5
 8004478:	e0b0      	b.n	80045dc <socket+0x20c>
      	      if(flag & SF_UNI_BLOCK)
 800447a:	78fb      	ldrb	r3, [r7, #3]
 800447c:	f003 0310 	and.w	r3, r3, #16
 8004480:	2b00      	cmp	r3, #0
 8004482:	d008      	beq.n	8004496 <socket+0xc6>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
 8004484:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004488:	2b00      	cmp	r3, #0
 800448a:	db04      	blt.n	8004496 <socket+0xc6>
 800448c:	f06f 0305 	mvn.w	r3, #5
 8004490:	e0a4      	b.n	80045dc <socket+0x20c>
   	      break;
 8004492:	bf00      	nop
 8004494:	e000      	b.n	8004498 <socket+0xc8>
   	      break;
 8004496:	bf00      	nop
   	}
   }
	close(sn);
 8004498:	79fb      	ldrb	r3, [r7, #7]
 800449a:	4618      	mov	r0, r3
 800449c:	f000 f8ac 	bl	80045f8 <close>
	//M20150601
	#if _WIZCHIP_ == 5300
	   setSn_MR(sn, ((uint16_t)(protocol | (flag & 0xF0))) | (((uint16_t)(flag & 0x02)) << 7) );
    #else
	   setSn_MR(sn, (protocol | (flag & 0xF0)));
 80044a0:	79fb      	ldrb	r3, [r7, #7]
 80044a2:	009b      	lsls	r3, r3, #2
 80044a4:	3301      	adds	r3, #1
 80044a6:	00db      	lsls	r3, r3, #3
 80044a8:	4618      	mov	r0, r3
 80044aa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80044ae:	f023 030f 	bic.w	r3, r3, #15
 80044b2:	b25a      	sxtb	r2, r3
 80044b4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80044b8:	4313      	orrs	r3, r2
 80044ba:	b25b      	sxtb	r3, r3
 80044bc:	b2db      	uxtb	r3, r3
 80044be:	4619      	mov	r1, r3
 80044c0:	f000 fbd4 	bl	8004c6c <WIZCHIP_WRITE>
    #endif
	if(!port)
 80044c4:	88bb      	ldrh	r3, [r7, #4]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d110      	bne.n	80044ec <socket+0x11c>
	{
	   port = sock_any_port++;
 80044ca:	4b46      	ldr	r3, [pc, #280]	; (80045e4 <socket+0x214>)
 80044cc:	881b      	ldrh	r3, [r3, #0]
 80044ce:	1c5a      	adds	r2, r3, #1
 80044d0:	b291      	uxth	r1, r2
 80044d2:	4a44      	ldr	r2, [pc, #272]	; (80045e4 <socket+0x214>)
 80044d4:	8011      	strh	r1, [r2, #0]
 80044d6:	80bb      	strh	r3, [r7, #4]
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 80044d8:	4b42      	ldr	r3, [pc, #264]	; (80045e4 <socket+0x214>)
 80044da:	881b      	ldrh	r3, [r3, #0]
 80044dc:	f64f 72f0 	movw	r2, #65520	; 0xfff0
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d103      	bne.n	80044ec <socket+0x11c>
 80044e4:	4b3f      	ldr	r3, [pc, #252]	; (80045e4 <socket+0x214>)
 80044e6:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 80044ea:	801a      	strh	r2, [r3, #0]
	}
   setSn_PORT(sn,port);	
 80044ec:	79fb      	ldrb	r3, [r7, #7]
 80044ee:	009b      	lsls	r3, r3, #2
 80044f0:	3301      	adds	r3, #1
 80044f2:	00db      	lsls	r3, r3, #3
 80044f4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80044f8:	461a      	mov	r2, r3
 80044fa:	88bb      	ldrh	r3, [r7, #4]
 80044fc:	0a1b      	lsrs	r3, r3, #8
 80044fe:	b29b      	uxth	r3, r3
 8004500:	b2db      	uxtb	r3, r3
 8004502:	4619      	mov	r1, r3
 8004504:	4610      	mov	r0, r2
 8004506:	f000 fbb1 	bl	8004c6c <WIZCHIP_WRITE>
 800450a:	79fb      	ldrb	r3, [r7, #7]
 800450c:	009b      	lsls	r3, r3, #2
 800450e:	3301      	adds	r3, #1
 8004510:	00db      	lsls	r3, r3, #3
 8004512:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004516:	461a      	mov	r2, r3
 8004518:	88bb      	ldrh	r3, [r7, #4]
 800451a:	b2db      	uxtb	r3, r3
 800451c:	4619      	mov	r1, r3
 800451e:	4610      	mov	r0, r2
 8004520:	f000 fba4 	bl	8004c6c <WIZCHIP_WRITE>
   setSn_CR(sn,Sn_CR_OPEN);
 8004524:	79fb      	ldrb	r3, [r7, #7]
 8004526:	009b      	lsls	r3, r3, #2
 8004528:	3301      	adds	r3, #1
 800452a:	00db      	lsls	r3, r3, #3
 800452c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8004530:	2101      	movs	r1, #1
 8004532:	4618      	mov	r0, r3
 8004534:	f000 fb9a 	bl	8004c6c <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8004538:	bf00      	nop
 800453a:	79fb      	ldrb	r3, [r7, #7]
 800453c:	009b      	lsls	r3, r3, #2
 800453e:	3301      	adds	r3, #1
 8004540:	00db      	lsls	r3, r3, #3
 8004542:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8004546:	4618      	mov	r0, r3
 8004548:	f000 fb44 	bl	8004bd4 <WIZCHIP_READ>
 800454c:	4603      	mov	r3, r0
 800454e:	2b00      	cmp	r3, #0
 8004550:	d1f3      	bne.n	800453a <socket+0x16a>
   //A20150401 : For release the previous sock_io_mode
   sock_io_mode &= ~(1 <<sn);
 8004552:	79fb      	ldrb	r3, [r7, #7]
 8004554:	2201      	movs	r2, #1
 8004556:	fa02 f303 	lsl.w	r3, r2, r3
 800455a:	b21b      	sxth	r3, r3
 800455c:	43db      	mvns	r3, r3
 800455e:	b21a      	sxth	r2, r3
 8004560:	4b21      	ldr	r3, [pc, #132]	; (80045e8 <socket+0x218>)
 8004562:	881b      	ldrh	r3, [r3, #0]
 8004564:	b21b      	sxth	r3, r3
 8004566:	4013      	ands	r3, r2
 8004568:	b21b      	sxth	r3, r3
 800456a:	b29a      	uxth	r2, r3
 800456c:	4b1e      	ldr	r3, [pc, #120]	; (80045e8 <socket+0x218>)
 800456e:	801a      	strh	r2, [r3, #0]
   //
	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
 8004570:	78fb      	ldrb	r3, [r7, #3]
 8004572:	f003 0201 	and.w	r2, r3, #1
 8004576:	79fb      	ldrb	r3, [r7, #7]
 8004578:	fa02 f303 	lsl.w	r3, r2, r3
 800457c:	b21a      	sxth	r2, r3
 800457e:	4b1a      	ldr	r3, [pc, #104]	; (80045e8 <socket+0x218>)
 8004580:	881b      	ldrh	r3, [r3, #0]
 8004582:	b21b      	sxth	r3, r3
 8004584:	4313      	orrs	r3, r2
 8004586:	b21b      	sxth	r3, r3
 8004588:	b29a      	uxth	r2, r3
 800458a:	4b17      	ldr	r3, [pc, #92]	; (80045e8 <socket+0x218>)
 800458c:	801a      	strh	r2, [r3, #0]
   sock_is_sending &= ~(1<<sn);
 800458e:	79fb      	ldrb	r3, [r7, #7]
 8004590:	2201      	movs	r2, #1
 8004592:	fa02 f303 	lsl.w	r3, r2, r3
 8004596:	b21b      	sxth	r3, r3
 8004598:	43db      	mvns	r3, r3
 800459a:	b21a      	sxth	r2, r3
 800459c:	4b13      	ldr	r3, [pc, #76]	; (80045ec <socket+0x21c>)
 800459e:	881b      	ldrh	r3, [r3, #0]
 80045a0:	b21b      	sxth	r3, r3
 80045a2:	4013      	ands	r3, r2
 80045a4:	b21b      	sxth	r3, r3
 80045a6:	b29a      	uxth	r2, r3
 80045a8:	4b10      	ldr	r3, [pc, #64]	; (80045ec <socket+0x21c>)
 80045aa:	801a      	strh	r2, [r3, #0]
   sock_remained_size[sn] = 0;
 80045ac:	79fb      	ldrb	r3, [r7, #7]
 80045ae:	4a10      	ldr	r2, [pc, #64]	; (80045f0 <socket+0x220>)
 80045b0:	2100      	movs	r1, #0
 80045b2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   //M20150601 : repalce 0 with PACK_COMPLETED
   //sock_pack_info[sn] = 0;
   sock_pack_info[sn] = PACK_COMPLETED;
 80045b6:	79fb      	ldrb	r3, [r7, #7]
 80045b8:	4a0e      	ldr	r2, [pc, #56]	; (80045f4 <socket+0x224>)
 80045ba:	2100      	movs	r1, #0
 80045bc:	54d1      	strb	r1, [r2, r3]
   //
   while(getSn_SR(sn) == SOCK_CLOSED);
 80045be:	bf00      	nop
 80045c0:	79fb      	ldrb	r3, [r7, #7]
 80045c2:	009b      	lsls	r3, r3, #2
 80045c4:	3301      	adds	r3, #1
 80045c6:	00db      	lsls	r3, r3, #3
 80045c8:	f503 7340 	add.w	r3, r3, #768	; 0x300
 80045cc:	4618      	mov	r0, r3
 80045ce:	f000 fb01 	bl	8004bd4 <WIZCHIP_READ>
 80045d2:	4603      	mov	r3, r0
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d0f3      	beq.n	80045c0 <socket+0x1f0>
   return (int8_t)sn;
 80045d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
}	   
 80045dc:	4618      	mov	r0, r3
 80045de:	3714      	adds	r7, #20
 80045e0:	46bd      	mov	sp, r7
 80045e2:	bd90      	pop	{r4, r7, pc}
 80045e4:	20000048 	.word	0x20000048
 80045e8:	20000a5e 	.word	0x20000a5e
 80045ec:	20000a60 	.word	0x20000a60
 80045f0:	20000a64 	.word	0x20000a64
 80045f4:	20000a74 	.word	0x20000a74

080045f8 <close>:

int8_t close(uint8_t sn)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b082      	sub	sp, #8
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	4603      	mov	r3, r0
 8004600:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 8004602:	79fb      	ldrb	r3, [r7, #7]
 8004604:	2b08      	cmp	r3, #8
 8004606:	d902      	bls.n	800460e <close+0x16>
 8004608:	f04f 33ff 	mov.w	r3, #4294967295
 800460c:	e055      	b.n	80046ba <close+0xc2>
      while(getSn_CR(sn) != 0);
      while(getSn_SR(sn) != SOCK_UDP);
      sendto(sn,destip,1,destip,0x3000); // send the dummy data to an unknown destination(0.0.0.1).
   };   
#endif 
	setSn_CR(sn,Sn_CR_CLOSE);
 800460e:	79fb      	ldrb	r3, [r7, #7]
 8004610:	009b      	lsls	r3, r3, #2
 8004612:	3301      	adds	r3, #1
 8004614:	00db      	lsls	r3, r3, #3
 8004616:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800461a:	2110      	movs	r1, #16
 800461c:	4618      	mov	r0, r3
 800461e:	f000 fb25 	bl	8004c6c <WIZCHIP_WRITE>
   /* wait to process the command... */
	while( getSn_CR(sn) );
 8004622:	bf00      	nop
 8004624:	79fb      	ldrb	r3, [r7, #7]
 8004626:	009b      	lsls	r3, r3, #2
 8004628:	3301      	adds	r3, #1
 800462a:	00db      	lsls	r3, r3, #3
 800462c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8004630:	4618      	mov	r0, r3
 8004632:	f000 facf 	bl	8004bd4 <WIZCHIP_READ>
 8004636:	4603      	mov	r3, r0
 8004638:	2b00      	cmp	r3, #0
 800463a:	d1f3      	bne.n	8004624 <close+0x2c>
	/* clear all interrupt of the socket. */
	setSn_IR(sn, 0xFF);
 800463c:	79fb      	ldrb	r3, [r7, #7]
 800463e:	009b      	lsls	r3, r3, #2
 8004640:	3301      	adds	r3, #1
 8004642:	00db      	lsls	r3, r3, #3
 8004644:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8004648:	211f      	movs	r1, #31
 800464a:	4618      	mov	r0, r3
 800464c:	f000 fb0e 	bl	8004c6c <WIZCHIP_WRITE>
	//A20150401 : Release the sock_io_mode of socket n.
	sock_io_mode &= ~(1<<sn);
 8004650:	79fb      	ldrb	r3, [r7, #7]
 8004652:	2201      	movs	r2, #1
 8004654:	fa02 f303 	lsl.w	r3, r2, r3
 8004658:	b21b      	sxth	r3, r3
 800465a:	43db      	mvns	r3, r3
 800465c:	b21a      	sxth	r2, r3
 800465e:	4b19      	ldr	r3, [pc, #100]	; (80046c4 <close+0xcc>)
 8004660:	881b      	ldrh	r3, [r3, #0]
 8004662:	b21b      	sxth	r3, r3
 8004664:	4013      	ands	r3, r2
 8004666:	b21b      	sxth	r3, r3
 8004668:	b29a      	uxth	r2, r3
 800466a:	4b16      	ldr	r3, [pc, #88]	; (80046c4 <close+0xcc>)
 800466c:	801a      	strh	r2, [r3, #0]
	//
	sock_is_sending &= ~(1<<sn);
 800466e:	79fb      	ldrb	r3, [r7, #7]
 8004670:	2201      	movs	r2, #1
 8004672:	fa02 f303 	lsl.w	r3, r2, r3
 8004676:	b21b      	sxth	r3, r3
 8004678:	43db      	mvns	r3, r3
 800467a:	b21a      	sxth	r2, r3
 800467c:	4b12      	ldr	r3, [pc, #72]	; (80046c8 <close+0xd0>)
 800467e:	881b      	ldrh	r3, [r3, #0]
 8004680:	b21b      	sxth	r3, r3
 8004682:	4013      	ands	r3, r2
 8004684:	b21b      	sxth	r3, r3
 8004686:	b29a      	uxth	r2, r3
 8004688:	4b0f      	ldr	r3, [pc, #60]	; (80046c8 <close+0xd0>)
 800468a:	801a      	strh	r2, [r3, #0]
	sock_remained_size[sn] = 0;
 800468c:	79fb      	ldrb	r3, [r7, #7]
 800468e:	4a0f      	ldr	r2, [pc, #60]	; (80046cc <close+0xd4>)
 8004690:	2100      	movs	r1, #0
 8004692:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	sock_pack_info[sn] = 0;
 8004696:	79fb      	ldrb	r3, [r7, #7]
 8004698:	4a0d      	ldr	r2, [pc, #52]	; (80046d0 <close+0xd8>)
 800469a:	2100      	movs	r1, #0
 800469c:	54d1      	strb	r1, [r2, r3]
	while(getSn_SR(sn) != SOCK_CLOSED);
 800469e:	bf00      	nop
 80046a0:	79fb      	ldrb	r3, [r7, #7]
 80046a2:	009b      	lsls	r3, r3, #2
 80046a4:	3301      	adds	r3, #1
 80046a6:	00db      	lsls	r3, r3, #3
 80046a8:	f503 7340 	add.w	r3, r3, #768	; 0x300
 80046ac:	4618      	mov	r0, r3
 80046ae:	f000 fa91 	bl	8004bd4 <WIZCHIP_READ>
 80046b2:	4603      	mov	r3, r0
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d1f3      	bne.n	80046a0 <close+0xa8>
	return SOCK_OK;
 80046b8:	2301      	movs	r3, #1
}
 80046ba:	4618      	mov	r0, r3
 80046bc:	3708      	adds	r7, #8
 80046be:	46bd      	mov	sp, r7
 80046c0:	bd80      	pop	{r7, pc}
 80046c2:	bf00      	nop
 80046c4:	20000a5e 	.word	0x20000a5e
 80046c8:	20000a60 	.word	0x20000a60
 80046cc:	20000a64 	.word	0x20000a64
 80046d0:	20000a74 	.word	0x20000a74

080046d4 <listen>:

int8_t listen(uint8_t sn)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b082      	sub	sp, #8
 80046d8:	af00      	add	r7, sp, #0
 80046da:	4603      	mov	r3, r0
 80046dc:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 80046de:	79fb      	ldrb	r3, [r7, #7]
 80046e0:	2b08      	cmp	r3, #8
 80046e2:	d902      	bls.n	80046ea <listen+0x16>
 80046e4:	f04f 33ff 	mov.w	r3, #4294967295
 80046e8:	e049      	b.n	800477e <listen+0xaa>
   CHECK_SOCKMODE(Sn_MR_TCP);
 80046ea:	79fb      	ldrb	r3, [r7, #7]
 80046ec:	009b      	lsls	r3, r3, #2
 80046ee:	3301      	adds	r3, #1
 80046f0:	00db      	lsls	r3, r3, #3
 80046f2:	4618      	mov	r0, r3
 80046f4:	f000 fa6e 	bl	8004bd4 <WIZCHIP_READ>
 80046f8:	4603      	mov	r3, r0
 80046fa:	f003 030f 	and.w	r3, r3, #15
 80046fe:	2b01      	cmp	r3, #1
 8004700:	d002      	beq.n	8004708 <listen+0x34>
 8004702:	f06f 0304 	mvn.w	r3, #4
 8004706:	e03a      	b.n	800477e <listen+0xaa>
	CHECK_SOCKINIT();
 8004708:	79fb      	ldrb	r3, [r7, #7]
 800470a:	009b      	lsls	r3, r3, #2
 800470c:	3301      	adds	r3, #1
 800470e:	00db      	lsls	r3, r3, #3
 8004710:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8004714:	4618      	mov	r0, r3
 8004716:	f000 fa5d 	bl	8004bd4 <WIZCHIP_READ>
 800471a:	4603      	mov	r3, r0
 800471c:	2b13      	cmp	r3, #19
 800471e:	d002      	beq.n	8004726 <listen+0x52>
 8004720:	f06f 0302 	mvn.w	r3, #2
 8004724:	e02b      	b.n	800477e <listen+0xaa>
	setSn_CR(sn,Sn_CR_LISTEN);
 8004726:	79fb      	ldrb	r3, [r7, #7]
 8004728:	009b      	lsls	r3, r3, #2
 800472a:	3301      	adds	r3, #1
 800472c:	00db      	lsls	r3, r3, #3
 800472e:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8004732:	2102      	movs	r1, #2
 8004734:	4618      	mov	r0, r3
 8004736:	f000 fa99 	bl	8004c6c <WIZCHIP_WRITE>
	while(getSn_CR(sn));
 800473a:	bf00      	nop
 800473c:	79fb      	ldrb	r3, [r7, #7]
 800473e:	009b      	lsls	r3, r3, #2
 8004740:	3301      	adds	r3, #1
 8004742:	00db      	lsls	r3, r3, #3
 8004744:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8004748:	4618      	mov	r0, r3
 800474a:	f000 fa43 	bl	8004bd4 <WIZCHIP_READ>
 800474e:	4603      	mov	r3, r0
 8004750:	2b00      	cmp	r3, #0
 8004752:	d1f3      	bne.n	800473c <listen+0x68>
   while(getSn_SR(sn) != SOCK_LISTEN)
 8004754:	e006      	b.n	8004764 <listen+0x90>
   {
         close(sn);
 8004756:	79fb      	ldrb	r3, [r7, #7]
 8004758:	4618      	mov	r0, r3
 800475a:	f7ff ff4d 	bl	80045f8 <close>
         return SOCKERR_SOCKCLOSED;
 800475e:	f06f 0303 	mvn.w	r3, #3
 8004762:	e00c      	b.n	800477e <listen+0xaa>
   while(getSn_SR(sn) != SOCK_LISTEN)
 8004764:	79fb      	ldrb	r3, [r7, #7]
 8004766:	009b      	lsls	r3, r3, #2
 8004768:	3301      	adds	r3, #1
 800476a:	00db      	lsls	r3, r3, #3
 800476c:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8004770:	4618      	mov	r0, r3
 8004772:	f000 fa2f 	bl	8004bd4 <WIZCHIP_READ>
 8004776:	4603      	mov	r3, r0
 8004778:	2b14      	cmp	r3, #20
 800477a:	d1ec      	bne.n	8004756 <listen+0x82>
   }
   return SOCK_OK;
 800477c:	2301      	movs	r3, #1
}
 800477e:	4618      	mov	r0, r3
 8004780:	3708      	adds	r7, #8
 8004782:	46bd      	mov	sp, r7
 8004784:	bd80      	pop	{r7, pc}
	...

08004788 <disconnect>:
   
   return SOCK_OK;
}

int8_t disconnect(uint8_t sn)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b082      	sub	sp, #8
 800478c:	af00      	add	r7, sp, #0
 800478e:	4603      	mov	r3, r0
 8004790:	71fb      	strb	r3, [r7, #7]
   CHECK_SOCKNUM();
 8004792:	79fb      	ldrb	r3, [r7, #7]
 8004794:	2b08      	cmp	r3, #8
 8004796:	d902      	bls.n	800479e <disconnect+0x16>
 8004798:	f04f 33ff 	mov.w	r3, #4294967295
 800479c:	e062      	b.n	8004864 <disconnect+0xdc>
   CHECK_SOCKMODE(Sn_MR_TCP);
 800479e:	79fb      	ldrb	r3, [r7, #7]
 80047a0:	009b      	lsls	r3, r3, #2
 80047a2:	3301      	adds	r3, #1
 80047a4:	00db      	lsls	r3, r3, #3
 80047a6:	4618      	mov	r0, r3
 80047a8:	f000 fa14 	bl	8004bd4 <WIZCHIP_READ>
 80047ac:	4603      	mov	r3, r0
 80047ae:	f003 030f 	and.w	r3, r3, #15
 80047b2:	2b01      	cmp	r3, #1
 80047b4:	d002      	beq.n	80047bc <disconnect+0x34>
 80047b6:	f06f 0304 	mvn.w	r3, #4
 80047ba:	e053      	b.n	8004864 <disconnect+0xdc>
	setSn_CR(sn,Sn_CR_DISCON);
 80047bc:	79fb      	ldrb	r3, [r7, #7]
 80047be:	009b      	lsls	r3, r3, #2
 80047c0:	3301      	adds	r3, #1
 80047c2:	00db      	lsls	r3, r3, #3
 80047c4:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80047c8:	2108      	movs	r1, #8
 80047ca:	4618      	mov	r0, r3
 80047cc:	f000 fa4e 	bl	8004c6c <WIZCHIP_WRITE>
	/* wait to process the command... */
	while(getSn_CR(sn));
 80047d0:	bf00      	nop
 80047d2:	79fb      	ldrb	r3, [r7, #7]
 80047d4:	009b      	lsls	r3, r3, #2
 80047d6:	3301      	adds	r3, #1
 80047d8:	00db      	lsls	r3, r3, #3
 80047da:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80047de:	4618      	mov	r0, r3
 80047e0:	f000 f9f8 	bl	8004bd4 <WIZCHIP_READ>
 80047e4:	4603      	mov	r3, r0
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d1f3      	bne.n	80047d2 <disconnect+0x4a>
	sock_is_sending &= ~(1<<sn);
 80047ea:	79fb      	ldrb	r3, [r7, #7]
 80047ec:	2201      	movs	r2, #1
 80047ee:	fa02 f303 	lsl.w	r3, r2, r3
 80047f2:	b21b      	sxth	r3, r3
 80047f4:	43db      	mvns	r3, r3
 80047f6:	b21a      	sxth	r2, r3
 80047f8:	4b1c      	ldr	r3, [pc, #112]	; (800486c <disconnect+0xe4>)
 80047fa:	881b      	ldrh	r3, [r3, #0]
 80047fc:	b21b      	sxth	r3, r3
 80047fe:	4013      	ands	r3, r2
 8004800:	b21b      	sxth	r3, r3
 8004802:	b29a      	uxth	r2, r3
 8004804:	4b19      	ldr	r3, [pc, #100]	; (800486c <disconnect+0xe4>)
 8004806:	801a      	strh	r2, [r3, #0]
   if(sock_io_mode & (1<<sn)) return SOCK_BUSY;
 8004808:	4b19      	ldr	r3, [pc, #100]	; (8004870 <disconnect+0xe8>)
 800480a:	881b      	ldrh	r3, [r3, #0]
 800480c:	461a      	mov	r2, r3
 800480e:	79fb      	ldrb	r3, [r7, #7]
 8004810:	fa42 f303 	asr.w	r3, r2, r3
 8004814:	f003 0301 	and.w	r3, r3, #1
 8004818:	2b00      	cmp	r3, #0
 800481a:	d016      	beq.n	800484a <disconnect+0xc2>
 800481c:	2300      	movs	r3, #0
 800481e:	e021      	b.n	8004864 <disconnect+0xdc>
	while(getSn_SR(sn) != SOCK_CLOSED)
	{
	   if(getSn_IR(sn) & Sn_IR_TIMEOUT)
 8004820:	79fb      	ldrb	r3, [r7, #7]
 8004822:	009b      	lsls	r3, r3, #2
 8004824:	3301      	adds	r3, #1
 8004826:	00db      	lsls	r3, r3, #3
 8004828:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800482c:	4618      	mov	r0, r3
 800482e:	f000 f9d1 	bl	8004bd4 <WIZCHIP_READ>
 8004832:	4603      	mov	r3, r0
 8004834:	f003 0308 	and.w	r3, r3, #8
 8004838:	2b00      	cmp	r3, #0
 800483a:	d006      	beq.n	800484a <disconnect+0xc2>
	   {
	      close(sn);
 800483c:	79fb      	ldrb	r3, [r7, #7]
 800483e:	4618      	mov	r0, r3
 8004840:	f7ff feda 	bl	80045f8 <close>
	      return SOCKERR_TIMEOUT;
 8004844:	f06f 030c 	mvn.w	r3, #12
 8004848:	e00c      	b.n	8004864 <disconnect+0xdc>
	while(getSn_SR(sn) != SOCK_CLOSED)
 800484a:	79fb      	ldrb	r3, [r7, #7]
 800484c:	009b      	lsls	r3, r3, #2
 800484e:	3301      	adds	r3, #1
 8004850:	00db      	lsls	r3, r3, #3
 8004852:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8004856:	4618      	mov	r0, r3
 8004858:	f000 f9bc 	bl	8004bd4 <WIZCHIP_READ>
 800485c:	4603      	mov	r3, r0
 800485e:	2b00      	cmp	r3, #0
 8004860:	d1de      	bne.n	8004820 <disconnect+0x98>
	   }
	}
	return SOCK_OK;
 8004862:	2301      	movs	r3, #1
}
 8004864:	4618      	mov	r0, r3
 8004866:	3708      	adds	r7, #8
 8004868:	46bd      	mov	sp, r7
 800486a:	bd80      	pop	{r7, pc}
 800486c:	20000a60 	.word	0x20000a60
 8004870:	20000a5e 	.word	0x20000a5e

08004874 <send>:

int32_t send(uint8_t sn, uint8_t * buf, uint16_t len)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b084      	sub	sp, #16
 8004878:	af00      	add	r7, sp, #0
 800487a:	4603      	mov	r3, r0
 800487c:	6039      	str	r1, [r7, #0]
 800487e:	71fb      	strb	r3, [r7, #7]
 8004880:	4613      	mov	r3, r2
 8004882:	80bb      	strh	r3, [r7, #4]
   uint8_t tmp=0;
 8004884:	2300      	movs	r3, #0
 8004886:	73fb      	strb	r3, [r7, #15]
   uint16_t freesize=0;
 8004888:	2300      	movs	r3, #0
 800488a:	81bb      	strh	r3, [r7, #12]
   
   CHECK_SOCKNUM();
 800488c:	79fb      	ldrb	r3, [r7, #7]
 800488e:	2b08      	cmp	r3, #8
 8004890:	d902      	bls.n	8004898 <send+0x24>
 8004892:	f04f 33ff 	mov.w	r3, #4294967295
 8004896:	e0de      	b.n	8004a56 <send+0x1e2>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8004898:	79fb      	ldrb	r3, [r7, #7]
 800489a:	009b      	lsls	r3, r3, #2
 800489c:	3301      	adds	r3, #1
 800489e:	00db      	lsls	r3, r3, #3
 80048a0:	4618      	mov	r0, r3
 80048a2:	f000 f997 	bl	8004bd4 <WIZCHIP_READ>
 80048a6:	4603      	mov	r3, r0
 80048a8:	f003 030f 	and.w	r3, r3, #15
 80048ac:	2b01      	cmp	r3, #1
 80048ae:	d002      	beq.n	80048b6 <send+0x42>
 80048b0:	f06f 0304 	mvn.w	r3, #4
 80048b4:	e0cf      	b.n	8004a56 <send+0x1e2>
   CHECK_SOCKDATA();
 80048b6:	88bb      	ldrh	r3, [r7, #4]
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d102      	bne.n	80048c2 <send+0x4e>
 80048bc:	f06f 030d 	mvn.w	r3, #13
 80048c0:	e0c9      	b.n	8004a56 <send+0x1e2>
   tmp = getSn_SR(sn);
 80048c2:	79fb      	ldrb	r3, [r7, #7]
 80048c4:	009b      	lsls	r3, r3, #2
 80048c6:	3301      	adds	r3, #1
 80048c8:	00db      	lsls	r3, r3, #3
 80048ca:	f503 7340 	add.w	r3, r3, #768	; 0x300
 80048ce:	4618      	mov	r0, r3
 80048d0:	f000 f980 	bl	8004bd4 <WIZCHIP_READ>
 80048d4:	4603      	mov	r3, r0
 80048d6:	73fb      	strb	r3, [r7, #15]
   if(tmp != SOCK_ESTABLISHED && tmp != SOCK_CLOSE_WAIT) return SOCKERR_SOCKSTATUS;
 80048d8:	7bfb      	ldrb	r3, [r7, #15]
 80048da:	2b17      	cmp	r3, #23
 80048dc:	d005      	beq.n	80048ea <send+0x76>
 80048de:	7bfb      	ldrb	r3, [r7, #15]
 80048e0:	2b1c      	cmp	r3, #28
 80048e2:	d002      	beq.n	80048ea <send+0x76>
 80048e4:	f06f 0306 	mvn.w	r3, #6
 80048e8:	e0b5      	b.n	8004a56 <send+0x1e2>
   if( sock_is_sending & (1<<sn) )
 80048ea:	4b5d      	ldr	r3, [pc, #372]	; (8004a60 <send+0x1ec>)
 80048ec:	881b      	ldrh	r3, [r3, #0]
 80048ee:	461a      	mov	r2, r3
 80048f0:	79fb      	ldrb	r3, [r7, #7]
 80048f2:	fa42 f303 	asr.w	r3, r2, r3
 80048f6:	f003 0301 	and.w	r3, r3, #1
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d039      	beq.n	8004972 <send+0xfe>
   {
      tmp = getSn_IR(sn);
 80048fe:	79fb      	ldrb	r3, [r7, #7]
 8004900:	009b      	lsls	r3, r3, #2
 8004902:	3301      	adds	r3, #1
 8004904:	00db      	lsls	r3, r3, #3
 8004906:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800490a:	4618      	mov	r0, r3
 800490c:	f000 f962 	bl	8004bd4 <WIZCHIP_READ>
 8004910:	4603      	mov	r3, r0
 8004912:	f003 031f 	and.w	r3, r3, #31
 8004916:	73fb      	strb	r3, [r7, #15]
      if(tmp & Sn_IR_SENDOK)
 8004918:	7bfb      	ldrb	r3, [r7, #15]
 800491a:	f003 0310 	and.w	r3, r3, #16
 800491e:	2b00      	cmp	r3, #0
 8004920:	d019      	beq.n	8004956 <send+0xe2>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
 8004922:	79fb      	ldrb	r3, [r7, #7]
 8004924:	009b      	lsls	r3, r3, #2
 8004926:	3301      	adds	r3, #1
 8004928:	00db      	lsls	r3, r3, #3
 800492a:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800492e:	2110      	movs	r1, #16
 8004930:	4618      	mov	r0, r3
 8004932:	f000 f99b 	bl	8004c6c <WIZCHIP_WRITE>
               setSn_CR(sn,Sn_CR_SEND);
               while(getSn_CR(sn));
               return SOCK_BUSY;
            }
         #endif
         sock_is_sending &= ~(1<<sn);         
 8004936:	79fb      	ldrb	r3, [r7, #7]
 8004938:	2201      	movs	r2, #1
 800493a:	fa02 f303 	lsl.w	r3, r2, r3
 800493e:	b21b      	sxth	r3, r3
 8004940:	43db      	mvns	r3, r3
 8004942:	b21a      	sxth	r2, r3
 8004944:	4b46      	ldr	r3, [pc, #280]	; (8004a60 <send+0x1ec>)
 8004946:	881b      	ldrh	r3, [r3, #0]
 8004948:	b21b      	sxth	r3, r3
 800494a:	4013      	ands	r3, r2
 800494c:	b21b      	sxth	r3, r3
 800494e:	b29a      	uxth	r2, r3
 8004950:	4b43      	ldr	r3, [pc, #268]	; (8004a60 <send+0x1ec>)
 8004952:	801a      	strh	r2, [r3, #0]
 8004954:	e00d      	b.n	8004972 <send+0xfe>
      }
      else if(tmp & Sn_IR_TIMEOUT)
 8004956:	7bfb      	ldrb	r3, [r7, #15]
 8004958:	f003 0308 	and.w	r3, r3, #8
 800495c:	2b00      	cmp	r3, #0
 800495e:	d006      	beq.n	800496e <send+0xfa>
      {
         close(sn);
 8004960:	79fb      	ldrb	r3, [r7, #7]
 8004962:	4618      	mov	r0, r3
 8004964:	f7ff fe48 	bl	80045f8 <close>
         return SOCKERR_TIMEOUT;
 8004968:	f06f 030c 	mvn.w	r3, #12
 800496c:	e073      	b.n	8004a56 <send+0x1e2>
      }
      else return SOCK_BUSY;
 800496e:	2300      	movs	r3, #0
 8004970:	e071      	b.n	8004a56 <send+0x1e2>
   }
   freesize = getSn_TxMAX(sn);
 8004972:	79fb      	ldrb	r3, [r7, #7]
 8004974:	009b      	lsls	r3, r3, #2
 8004976:	3301      	adds	r3, #1
 8004978:	00db      	lsls	r3, r3, #3
 800497a:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 800497e:	4618      	mov	r0, r3
 8004980:	f000 f928 	bl	8004bd4 <WIZCHIP_READ>
 8004984:	4603      	mov	r3, r0
 8004986:	b29b      	uxth	r3, r3
 8004988:	029b      	lsls	r3, r3, #10
 800498a:	81bb      	strh	r3, [r7, #12]
   if (len > freesize) len = freesize; // check size not to exceed MAX size.
 800498c:	88ba      	ldrh	r2, [r7, #4]
 800498e:	89bb      	ldrh	r3, [r7, #12]
 8004990:	429a      	cmp	r2, r3
 8004992:	d901      	bls.n	8004998 <send+0x124>
 8004994:	89bb      	ldrh	r3, [r7, #12]
 8004996:	80bb      	strh	r3, [r7, #4]
   while(1)
   {
      freesize = getSn_TX_FSR(sn);
 8004998:	79fb      	ldrb	r3, [r7, #7]
 800499a:	4618      	mov	r0, r3
 800499c:	f000 fa74 	bl	8004e88 <getSn_TX_FSR>
 80049a0:	4603      	mov	r3, r0
 80049a2:	81bb      	strh	r3, [r7, #12]
      tmp = getSn_SR(sn);
 80049a4:	79fb      	ldrb	r3, [r7, #7]
 80049a6:	009b      	lsls	r3, r3, #2
 80049a8:	3301      	adds	r3, #1
 80049aa:	00db      	lsls	r3, r3, #3
 80049ac:	f503 7340 	add.w	r3, r3, #768	; 0x300
 80049b0:	4618      	mov	r0, r3
 80049b2:	f000 f90f 	bl	8004bd4 <WIZCHIP_READ>
 80049b6:	4603      	mov	r3, r0
 80049b8:	73fb      	strb	r3, [r7, #15]
      if ((tmp != SOCK_ESTABLISHED) && (tmp != SOCK_CLOSE_WAIT))
 80049ba:	7bfb      	ldrb	r3, [r7, #15]
 80049bc:	2b17      	cmp	r3, #23
 80049be:	d009      	beq.n	80049d4 <send+0x160>
 80049c0:	7bfb      	ldrb	r3, [r7, #15]
 80049c2:	2b1c      	cmp	r3, #28
 80049c4:	d006      	beq.n	80049d4 <send+0x160>
      {
         close(sn);
 80049c6:	79fb      	ldrb	r3, [r7, #7]
 80049c8:	4618      	mov	r0, r3
 80049ca:	f7ff fe15 	bl	80045f8 <close>
         return SOCKERR_SOCKSTATUS;
 80049ce:	f06f 0306 	mvn.w	r3, #6
 80049d2:	e040      	b.n	8004a56 <send+0x1e2>
      }
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
 80049d4:	4b23      	ldr	r3, [pc, #140]	; (8004a64 <send+0x1f0>)
 80049d6:	881b      	ldrh	r3, [r3, #0]
 80049d8:	461a      	mov	r2, r3
 80049da:	79fb      	ldrb	r3, [r7, #7]
 80049dc:	fa42 f303 	asr.w	r3, r2, r3
 80049e0:	f003 0301 	and.w	r3, r3, #1
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d005      	beq.n	80049f4 <send+0x180>
 80049e8:	88ba      	ldrh	r2, [r7, #4]
 80049ea:	89bb      	ldrh	r3, [r7, #12]
 80049ec:	429a      	cmp	r2, r3
 80049ee:	d901      	bls.n	80049f4 <send+0x180>
 80049f0:	2300      	movs	r3, #0
 80049f2:	e030      	b.n	8004a56 <send+0x1e2>
      if(len <= freesize) break;
 80049f4:	88ba      	ldrh	r2, [r7, #4]
 80049f6:	89bb      	ldrh	r3, [r7, #12]
 80049f8:	429a      	cmp	r2, r3
 80049fa:	d900      	bls.n	80049fe <send+0x18a>
      freesize = getSn_TX_FSR(sn);
 80049fc:	e7cc      	b.n	8004998 <send+0x124>
      if(len <= freesize) break;
 80049fe:	bf00      	nop
   }
   wiz_send_data(sn, buf, len);
 8004a00:	88ba      	ldrh	r2, [r7, #4]
 8004a02:	79fb      	ldrb	r3, [r7, #7]
 8004a04:	6839      	ldr	r1, [r7, #0]
 8004a06:	4618      	mov	r0, r3
 8004a08:	f000 fad4 	bl	8004fb4 <wiz_send_data>

   #if _WIZCHIP_ == 5300
      setSn_TX_WRSR(sn,len);
   #endif
   
   setSn_CR(sn,Sn_CR_SEND);
 8004a0c:	79fb      	ldrb	r3, [r7, #7]
 8004a0e:	009b      	lsls	r3, r3, #2
 8004a10:	3301      	adds	r3, #1
 8004a12:	00db      	lsls	r3, r3, #3
 8004a14:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8004a18:	2120      	movs	r1, #32
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	f000 f926 	bl	8004c6c <WIZCHIP_WRITE>
   /* wait to process the command... */
   while(getSn_CR(sn));
 8004a20:	bf00      	nop
 8004a22:	79fb      	ldrb	r3, [r7, #7]
 8004a24:	009b      	lsls	r3, r3, #2
 8004a26:	3301      	adds	r3, #1
 8004a28:	00db      	lsls	r3, r3, #3
 8004a2a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8004a2e:	4618      	mov	r0, r3
 8004a30:	f000 f8d0 	bl	8004bd4 <WIZCHIP_READ>
 8004a34:	4603      	mov	r3, r0
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d1f3      	bne.n	8004a22 <send+0x1ae>
   sock_is_sending |= (1 << sn);
 8004a3a:	79fb      	ldrb	r3, [r7, #7]
 8004a3c:	2201      	movs	r2, #1
 8004a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a42:	b21a      	sxth	r2, r3
 8004a44:	4b06      	ldr	r3, [pc, #24]	; (8004a60 <send+0x1ec>)
 8004a46:	881b      	ldrh	r3, [r3, #0]
 8004a48:	b21b      	sxth	r3, r3
 8004a4a:	4313      	orrs	r3, r2
 8004a4c:	b21b      	sxth	r3, r3
 8004a4e:	b29a      	uxth	r2, r3
 8004a50:	4b03      	ldr	r3, [pc, #12]	; (8004a60 <send+0x1ec>)
 8004a52:	801a      	strh	r2, [r3, #0]
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 8004a54:	88bb      	ldrh	r3, [r7, #4]
}
 8004a56:	4618      	mov	r0, r3
 8004a58:	3710      	adds	r7, #16
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	bd80      	pop	{r7, pc}
 8004a5e:	bf00      	nop
 8004a60:	20000a60 	.word	0x20000a60
 8004a64:	20000a5e 	.word	0x20000a5e

08004a68 <recv>:


int32_t recv(uint8_t sn, uint8_t * buf, uint16_t len)
{
 8004a68:	b590      	push	{r4, r7, lr}
 8004a6a:	b085      	sub	sp, #20
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	4603      	mov	r3, r0
 8004a70:	6039      	str	r1, [r7, #0]
 8004a72:	71fb      	strb	r3, [r7, #7]
 8004a74:	4613      	mov	r3, r2
 8004a76:	80bb      	strh	r3, [r7, #4]
   uint8_t  tmp = 0;
 8004a78:	2300      	movs	r3, #0
 8004a7a:	73fb      	strb	r3, [r7, #15]
   uint16_t recvsize = 0;
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	81bb      	strh	r3, [r7, #12]
#if   _WIZCHIP_ == 5300
   uint8_t head[2];
   uint16_t mr;
#endif
//
   CHECK_SOCKNUM();
 8004a80:	79fb      	ldrb	r3, [r7, #7]
 8004a82:	2b08      	cmp	r3, #8
 8004a84:	d902      	bls.n	8004a8c <recv+0x24>
 8004a86:	f04f 33ff 	mov.w	r3, #4294967295
 8004a8a:	e09c      	b.n	8004bc6 <recv+0x15e>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8004a8c:	79fb      	ldrb	r3, [r7, #7]
 8004a8e:	009b      	lsls	r3, r3, #2
 8004a90:	3301      	adds	r3, #1
 8004a92:	00db      	lsls	r3, r3, #3
 8004a94:	4618      	mov	r0, r3
 8004a96:	f000 f89d 	bl	8004bd4 <WIZCHIP_READ>
 8004a9a:	4603      	mov	r3, r0
 8004a9c:	f003 030f 	and.w	r3, r3, #15
 8004aa0:	2b01      	cmp	r3, #1
 8004aa2:	d002      	beq.n	8004aaa <recv+0x42>
 8004aa4:	f06f 0304 	mvn.w	r3, #4
 8004aa8:	e08d      	b.n	8004bc6 <recv+0x15e>
   CHECK_SOCKDATA();
 8004aaa:	88bb      	ldrh	r3, [r7, #4]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d102      	bne.n	8004ab6 <recv+0x4e>
 8004ab0:	f06f 030d 	mvn.w	r3, #13
 8004ab4:	e087      	b.n	8004bc6 <recv+0x15e>
   
   recvsize = getSn_RxMAX(sn);
 8004ab6:	79fb      	ldrb	r3, [r7, #7]
 8004ab8:	009b      	lsls	r3, r3, #2
 8004aba:	3301      	adds	r3, #1
 8004abc:	00db      	lsls	r3, r3, #3
 8004abe:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	f000 f886 	bl	8004bd4 <WIZCHIP_READ>
 8004ac8:	4603      	mov	r3, r0
 8004aca:	b29b      	uxth	r3, r3
 8004acc:	029b      	lsls	r3, r3, #10
 8004ace:	81bb      	strh	r3, [r7, #12]
   if(recvsize < len) len = recvsize;
 8004ad0:	89ba      	ldrh	r2, [r7, #12]
 8004ad2:	88bb      	ldrh	r3, [r7, #4]
 8004ad4:	429a      	cmp	r2, r3
 8004ad6:	d201      	bcs.n	8004adc <recv+0x74>
 8004ad8:	89bb      	ldrh	r3, [r7, #12]
 8004ada:	80bb      	strh	r3, [r7, #4]
   {
#endif
//
      while(1)
      {
         recvsize = getSn_RX_RSR(sn);
 8004adc:	79fb      	ldrb	r3, [r7, #7]
 8004ade:	4618      	mov	r0, r3
 8004ae0:	f000 fa1d 	bl	8004f1e <getSn_RX_RSR>
 8004ae4:	4603      	mov	r3, r0
 8004ae6:	81bb      	strh	r3, [r7, #12]
         tmp = getSn_SR(sn);
 8004ae8:	79fb      	ldrb	r3, [r7, #7]
 8004aea:	009b      	lsls	r3, r3, #2
 8004aec:	3301      	adds	r3, #1
 8004aee:	00db      	lsls	r3, r3, #3
 8004af0:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8004af4:	4618      	mov	r0, r3
 8004af6:	f000 f86d 	bl	8004bd4 <WIZCHIP_READ>
 8004afa:	4603      	mov	r3, r0
 8004afc:	73fb      	strb	r3, [r7, #15]
         if (tmp != SOCK_ESTABLISHED)
 8004afe:	7bfb      	ldrb	r3, [r7, #15]
 8004b00:	2b17      	cmp	r3, #23
 8004b02:	d026      	beq.n	8004b52 <recv+0xea>
         {
            if(tmp == SOCK_CLOSE_WAIT)
 8004b04:	7bfb      	ldrb	r3, [r7, #15]
 8004b06:	2b1c      	cmp	r3, #28
 8004b08:	d11c      	bne.n	8004b44 <recv+0xdc>
            {
               if(recvsize != 0) break;
 8004b0a:	89bb      	ldrh	r3, [r7, #12]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d133      	bne.n	8004b78 <recv+0x110>
               else if(getSn_TX_FSR(sn) == getSn_TxMAX(sn))
 8004b10:	79fb      	ldrb	r3, [r7, #7]
 8004b12:	4618      	mov	r0, r3
 8004b14:	f000 f9b8 	bl	8004e88 <getSn_TX_FSR>
 8004b18:	4603      	mov	r3, r0
 8004b1a:	461c      	mov	r4, r3
 8004b1c:	79fb      	ldrb	r3, [r7, #7]
 8004b1e:	009b      	lsls	r3, r3, #2
 8004b20:	3301      	adds	r3, #1
 8004b22:	00db      	lsls	r3, r3, #3
 8004b24:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 8004b28:	4618      	mov	r0, r3
 8004b2a:	f000 f853 	bl	8004bd4 <WIZCHIP_READ>
 8004b2e:	4603      	mov	r3, r0
 8004b30:	029b      	lsls	r3, r3, #10
 8004b32:	429c      	cmp	r4, r3
 8004b34:	d10d      	bne.n	8004b52 <recv+0xea>
               {
                  close(sn);
 8004b36:	79fb      	ldrb	r3, [r7, #7]
 8004b38:	4618      	mov	r0, r3
 8004b3a:	f7ff fd5d 	bl	80045f8 <close>
                  return SOCKERR_SOCKSTATUS;
 8004b3e:	f06f 0306 	mvn.w	r3, #6
 8004b42:	e040      	b.n	8004bc6 <recv+0x15e>
               }
            }
            else
            {
               close(sn);
 8004b44:	79fb      	ldrb	r3, [r7, #7]
 8004b46:	4618      	mov	r0, r3
 8004b48:	f7ff fd56 	bl	80045f8 <close>
               return SOCKERR_SOCKSTATUS;
 8004b4c:	f06f 0306 	mvn.w	r3, #6
 8004b50:	e039      	b.n	8004bc6 <recv+0x15e>
            }
         }
         if((sock_io_mode & (1<<sn)) && (recvsize == 0)) return SOCK_BUSY;
 8004b52:	4b1f      	ldr	r3, [pc, #124]	; (8004bd0 <recv+0x168>)
 8004b54:	881b      	ldrh	r3, [r3, #0]
 8004b56:	461a      	mov	r2, r3
 8004b58:	79fb      	ldrb	r3, [r7, #7]
 8004b5a:	fa42 f303 	asr.w	r3, r2, r3
 8004b5e:	f003 0301 	and.w	r3, r3, #1
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d004      	beq.n	8004b70 <recv+0x108>
 8004b66:	89bb      	ldrh	r3, [r7, #12]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d101      	bne.n	8004b70 <recv+0x108>
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	e02a      	b.n	8004bc6 <recv+0x15e>
         if(recvsize != 0) break;
 8004b70:	89bb      	ldrh	r3, [r7, #12]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d102      	bne.n	8004b7c <recv+0x114>
         recvsize = getSn_RX_RSR(sn);
 8004b76:	e7b1      	b.n	8004adc <recv+0x74>
               if(recvsize != 0) break;
 8004b78:	bf00      	nop
 8004b7a:	e000      	b.n	8004b7e <recv+0x116>
         if(recvsize != 0) break;
 8004b7c:	bf00      	nop
   }
   else sock_pack_info[sn] = PACK_COMPLETED;
   if(getSn_MR(sn) & Sn_MR_ALIGN) sock_remained_size[sn] = 0;
   //len = recvsize;
#else   
   if(recvsize < len) len = recvsize;   
 8004b7e:	89ba      	ldrh	r2, [r7, #12]
 8004b80:	88bb      	ldrh	r3, [r7, #4]
 8004b82:	429a      	cmp	r2, r3
 8004b84:	d201      	bcs.n	8004b8a <recv+0x122>
 8004b86:	89bb      	ldrh	r3, [r7, #12]
 8004b88:	80bb      	strh	r3, [r7, #4]
   wiz_recv_data(sn, buf, len);
 8004b8a:	88ba      	ldrh	r2, [r7, #4]
 8004b8c:	79fb      	ldrb	r3, [r7, #7]
 8004b8e:	6839      	ldr	r1, [r7, #0]
 8004b90:	4618      	mov	r0, r3
 8004b92:	f000 fa6b 	bl	800506c <wiz_recv_data>
   setSn_CR(sn,Sn_CR_RECV);
 8004b96:	79fb      	ldrb	r3, [r7, #7]
 8004b98:	009b      	lsls	r3, r3, #2
 8004b9a:	3301      	adds	r3, #1
 8004b9c:	00db      	lsls	r3, r3, #3
 8004b9e:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8004ba2:	2140      	movs	r1, #64	; 0x40
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	f000 f861 	bl	8004c6c <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8004baa:	bf00      	nop
 8004bac:	79fb      	ldrb	r3, [r7, #7]
 8004bae:	009b      	lsls	r3, r3, #2
 8004bb0:	3301      	adds	r3, #1
 8004bb2:	00db      	lsls	r3, r3, #3
 8004bb4:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8004bb8:	4618      	mov	r0, r3
 8004bba:	f000 f80b 	bl	8004bd4 <WIZCHIP_READ>
 8004bbe:	4603      	mov	r3, r0
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d1f3      	bne.n	8004bac <recv+0x144>
#endif
     
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 8004bc4:	88bb      	ldrh	r3, [r7, #4]
}
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	3714      	adds	r7, #20
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	bd90      	pop	{r4, r7, pc}
 8004bce:	bf00      	nop
 8004bd0:	20000a5e 	.word	0x20000a5e

08004bd4 <WIZCHIP_READ>:

#if   (_WIZCHIP_ == 5500)
////////////////////////////////////////////////////

uint8_t  WIZCHIP_READ(uint32_t AddrSel)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b084      	sub	sp, #16
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
   uint8_t ret;
   uint8_t spi_data[3];

   WIZCHIP_CRITICAL_ENTER();
 8004bdc:	4b22      	ldr	r3, [pc, #136]	; (8004c68 <WIZCHIP_READ+0x94>)
 8004bde:	689b      	ldr	r3, [r3, #8]
 8004be0:	4798      	blx	r3
   WIZCHIP.CS._select();
 8004be2:	4b21      	ldr	r3, [pc, #132]	; (8004c68 <WIZCHIP_READ+0x94>)
 8004be4:	691b      	ldr	r3, [r3, #16]
 8004be6:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8004be8:	4b1f      	ldr	r3, [pc, #124]	; (8004c68 <WIZCHIP_READ+0x94>)
 8004bea:	6a1b      	ldr	r3, [r3, #32]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d003      	beq.n	8004bf8 <WIZCHIP_READ+0x24>
 8004bf0:	4b1d      	ldr	r3, [pc, #116]	; (8004c68 <WIZCHIP_READ+0x94>)
 8004bf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d114      	bne.n	8004c22 <WIZCHIP_READ+0x4e>
   {
	   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8004bf8:	4b1b      	ldr	r3, [pc, #108]	; (8004c68 <WIZCHIP_READ+0x94>)
 8004bfa:	69db      	ldr	r3, [r3, #28]
 8004bfc:	687a      	ldr	r2, [r7, #4]
 8004bfe:	0c12      	lsrs	r2, r2, #16
 8004c00:	b2d2      	uxtb	r2, r2
 8004c02:	4610      	mov	r0, r2
 8004c04:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8004c06:	4b18      	ldr	r3, [pc, #96]	; (8004c68 <WIZCHIP_READ+0x94>)
 8004c08:	69db      	ldr	r3, [r3, #28]
 8004c0a:	687a      	ldr	r2, [r7, #4]
 8004c0c:	0a12      	lsrs	r2, r2, #8
 8004c0e:	b2d2      	uxtb	r2, r2
 8004c10:	4610      	mov	r0, r2
 8004c12:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8004c14:	4b14      	ldr	r3, [pc, #80]	; (8004c68 <WIZCHIP_READ+0x94>)
 8004c16:	69db      	ldr	r3, [r3, #28]
 8004c18:	687a      	ldr	r2, [r7, #4]
 8004c1a:	b2d2      	uxtb	r2, r2
 8004c1c:	4610      	mov	r0, r2
 8004c1e:	4798      	blx	r3
 8004c20:	e011      	b.n	8004c46 <WIZCHIP_READ+0x72>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	0c1b      	lsrs	r3, r3, #16
 8004c26:	b2db      	uxtb	r3, r3
 8004c28:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	0a1b      	lsrs	r3, r3, #8
 8004c2e:	b2db      	uxtb	r3, r3
 8004c30:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	b2db      	uxtb	r3, r3
 8004c36:	73bb      	strb	r3, [r7, #14]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8004c38:	4b0b      	ldr	r3, [pc, #44]	; (8004c68 <WIZCHIP_READ+0x94>)
 8004c3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c3c:	f107 020c 	add.w	r2, r7, #12
 8004c40:	2103      	movs	r1, #3
 8004c42:	4610      	mov	r0, r2
 8004c44:	4798      	blx	r3
   }
   ret = WIZCHIP.IF.SPI._read_byte();
 8004c46:	4b08      	ldr	r3, [pc, #32]	; (8004c68 <WIZCHIP_READ+0x94>)
 8004c48:	699b      	ldr	r3, [r3, #24]
 8004c4a:	4798      	blx	r3
 8004c4c:	4603      	mov	r3, r0
 8004c4e:	73fb      	strb	r3, [r7, #15]

   WIZCHIP.CS._deselect();
 8004c50:	4b05      	ldr	r3, [pc, #20]	; (8004c68 <WIZCHIP_READ+0x94>)
 8004c52:	695b      	ldr	r3, [r3, #20]
 8004c54:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8004c56:	4b04      	ldr	r3, [pc, #16]	; (8004c68 <WIZCHIP_READ+0x94>)
 8004c58:	68db      	ldr	r3, [r3, #12]
 8004c5a:	4798      	blx	r3
   return ret;
 8004c5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c5e:	4618      	mov	r0, r3
 8004c60:	3710      	adds	r7, #16
 8004c62:	46bd      	mov	sp, r7
 8004c64:	bd80      	pop	{r7, pc}
 8004c66:	bf00      	nop
 8004c68:	2000004c 	.word	0x2000004c

08004c6c <WIZCHIP_WRITE>:

void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb )
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	b084      	sub	sp, #16
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
 8004c74:	460b      	mov	r3, r1
 8004c76:	70fb      	strb	r3, [r7, #3]
   uint8_t spi_data[4];

   WIZCHIP_CRITICAL_ENTER();
 8004c78:	4b22      	ldr	r3, [pc, #136]	; (8004d04 <WIZCHIP_WRITE+0x98>)
 8004c7a:	689b      	ldr	r3, [r3, #8]
 8004c7c:	4798      	blx	r3
   WIZCHIP.CS._select();
 8004c7e:	4b21      	ldr	r3, [pc, #132]	; (8004d04 <WIZCHIP_WRITE+0x98>)
 8004c80:	691b      	ldr	r3, [r3, #16]
 8004c82:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	f043 0304 	orr.w	r3, r3, #4
 8004c8a:	607b      	str	r3, [r7, #4]

   //if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8004c8c:	4b1d      	ldr	r3, [pc, #116]	; (8004d04 <WIZCHIP_WRITE+0x98>)
 8004c8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d119      	bne.n	8004cc8 <WIZCHIP_WRITE+0x5c>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8004c94:	4b1b      	ldr	r3, [pc, #108]	; (8004d04 <WIZCHIP_WRITE+0x98>)
 8004c96:	69db      	ldr	r3, [r3, #28]
 8004c98:	687a      	ldr	r2, [r7, #4]
 8004c9a:	0c12      	lsrs	r2, r2, #16
 8004c9c:	b2d2      	uxtb	r2, r2
 8004c9e:	4610      	mov	r0, r2
 8004ca0:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8004ca2:	4b18      	ldr	r3, [pc, #96]	; (8004d04 <WIZCHIP_WRITE+0x98>)
 8004ca4:	69db      	ldr	r3, [r3, #28]
 8004ca6:	687a      	ldr	r2, [r7, #4]
 8004ca8:	0a12      	lsrs	r2, r2, #8
 8004caa:	b2d2      	uxtb	r2, r2
 8004cac:	4610      	mov	r0, r2
 8004cae:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8004cb0:	4b14      	ldr	r3, [pc, #80]	; (8004d04 <WIZCHIP_WRITE+0x98>)
 8004cb2:	69db      	ldr	r3, [r3, #28]
 8004cb4:	687a      	ldr	r2, [r7, #4]
 8004cb6:	b2d2      	uxtb	r2, r2
 8004cb8:	4610      	mov	r0, r2
 8004cba:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte(wb);
 8004cbc:	4b11      	ldr	r3, [pc, #68]	; (8004d04 <WIZCHIP_WRITE+0x98>)
 8004cbe:	69db      	ldr	r3, [r3, #28]
 8004cc0:	78fa      	ldrb	r2, [r7, #3]
 8004cc2:	4610      	mov	r0, r2
 8004cc4:	4798      	blx	r3
 8004cc6:	e013      	b.n	8004cf0 <WIZCHIP_WRITE+0x84>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	0c1b      	lsrs	r3, r3, #16
 8004ccc:	b2db      	uxtb	r3, r3
 8004cce:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	0a1b      	lsrs	r3, r3, #8
 8004cd4:	b2db      	uxtb	r3, r3
 8004cd6:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	b2db      	uxtb	r3, r3
 8004cdc:	73bb      	strb	r3, [r7, #14]
		spi_data[3] = wb;
 8004cde:	78fb      	ldrb	r3, [r7, #3]
 8004ce0:	73fb      	strb	r3, [r7, #15]
		WIZCHIP.IF.SPI._write_burst(spi_data, 4);
 8004ce2:	4b08      	ldr	r3, [pc, #32]	; (8004d04 <WIZCHIP_WRITE+0x98>)
 8004ce4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ce6:	f107 020c 	add.w	r2, r7, #12
 8004cea:	2104      	movs	r1, #4
 8004cec:	4610      	mov	r0, r2
 8004cee:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8004cf0:	4b04      	ldr	r3, [pc, #16]	; (8004d04 <WIZCHIP_WRITE+0x98>)
 8004cf2:	695b      	ldr	r3, [r3, #20]
 8004cf4:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8004cf6:	4b03      	ldr	r3, [pc, #12]	; (8004d04 <WIZCHIP_WRITE+0x98>)
 8004cf8:	68db      	ldr	r3, [r3, #12]
 8004cfa:	4798      	blx	r3
}
 8004cfc:	bf00      	nop
 8004cfe:	3710      	adds	r7, #16
 8004d00:	46bd      	mov	sp, r7
 8004d02:	bd80      	pop	{r7, pc}
 8004d04:	2000004c 	.word	0x2000004c

08004d08 <WIZCHIP_READ_BUF>:
         
void     WIZCHIP_READ_BUF (uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8004d08:	b590      	push	{r4, r7, lr}
 8004d0a:	b087      	sub	sp, #28
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	60f8      	str	r0, [r7, #12]
 8004d10:	60b9      	str	r1, [r7, #8]
 8004d12:	4613      	mov	r3, r2
 8004d14:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 8004d16:	4b2b      	ldr	r3, [pc, #172]	; (8004dc4 <WIZCHIP_READ_BUF+0xbc>)
 8004d18:	689b      	ldr	r3, [r3, #8]
 8004d1a:	4798      	blx	r3
   WIZCHIP.CS._select();
 8004d1c:	4b29      	ldr	r3, [pc, #164]	; (8004dc4 <WIZCHIP_READ_BUF+0xbc>)
 8004d1e:	691b      	ldr	r3, [r3, #16]
 8004d20:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8004d22:	4b28      	ldr	r3, [pc, #160]	; (8004dc4 <WIZCHIP_READ_BUF+0xbc>)
 8004d24:	6a1b      	ldr	r3, [r3, #32]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d003      	beq.n	8004d32 <WIZCHIP_READ_BUF+0x2a>
 8004d2a:	4b26      	ldr	r3, [pc, #152]	; (8004dc4 <WIZCHIP_READ_BUF+0xbc>)
 8004d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d126      	bne.n	8004d80 <WIZCHIP_READ_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8004d32:	4b24      	ldr	r3, [pc, #144]	; (8004dc4 <WIZCHIP_READ_BUF+0xbc>)
 8004d34:	69db      	ldr	r3, [r3, #28]
 8004d36:	68fa      	ldr	r2, [r7, #12]
 8004d38:	0c12      	lsrs	r2, r2, #16
 8004d3a:	b2d2      	uxtb	r2, r2
 8004d3c:	4610      	mov	r0, r2
 8004d3e:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8004d40:	4b20      	ldr	r3, [pc, #128]	; (8004dc4 <WIZCHIP_READ_BUF+0xbc>)
 8004d42:	69db      	ldr	r3, [r3, #28]
 8004d44:	68fa      	ldr	r2, [r7, #12]
 8004d46:	0a12      	lsrs	r2, r2, #8
 8004d48:	b2d2      	uxtb	r2, r2
 8004d4a:	4610      	mov	r0, r2
 8004d4c:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8004d4e:	4b1d      	ldr	r3, [pc, #116]	; (8004dc4 <WIZCHIP_READ_BUF+0xbc>)
 8004d50:	69db      	ldr	r3, [r3, #28]
 8004d52:	68fa      	ldr	r2, [r7, #12]
 8004d54:	b2d2      	uxtb	r2, r2
 8004d56:	4610      	mov	r0, r2
 8004d58:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8004d5a:	2300      	movs	r3, #0
 8004d5c:	82fb      	strh	r3, [r7, #22]
 8004d5e:	e00a      	b.n	8004d76 <WIZCHIP_READ_BUF+0x6e>
		   pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 8004d60:	4b18      	ldr	r3, [pc, #96]	; (8004dc4 <WIZCHIP_READ_BUF+0xbc>)
 8004d62:	699b      	ldr	r3, [r3, #24]
 8004d64:	8afa      	ldrh	r2, [r7, #22]
 8004d66:	68b9      	ldr	r1, [r7, #8]
 8004d68:	188c      	adds	r4, r1, r2
 8004d6a:	4798      	blx	r3
 8004d6c:	4603      	mov	r3, r0
 8004d6e:	7023      	strb	r3, [r4, #0]
		for(i = 0; i < len; i++)
 8004d70:	8afb      	ldrh	r3, [r7, #22]
 8004d72:	3301      	adds	r3, #1
 8004d74:	82fb      	strh	r3, [r7, #22]
 8004d76:	8afa      	ldrh	r2, [r7, #22]
 8004d78:	88fb      	ldrh	r3, [r7, #6]
 8004d7a:	429a      	cmp	r2, r3
 8004d7c:	d3f0      	bcc.n	8004d60 <WIZCHIP_READ_BUF+0x58>
   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8004d7e:	e017      	b.n	8004db0 <WIZCHIP_READ_BUF+0xa8>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	0c1b      	lsrs	r3, r3, #16
 8004d84:	b2db      	uxtb	r3, r3
 8004d86:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	0a1b      	lsrs	r3, r3, #8
 8004d8c:	b2db      	uxtb	r3, r3
 8004d8e:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	b2db      	uxtb	r3, r3
 8004d94:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8004d96:	4b0b      	ldr	r3, [pc, #44]	; (8004dc4 <WIZCHIP_READ_BUF+0xbc>)
 8004d98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d9a:	f107 0210 	add.w	r2, r7, #16
 8004d9e:	2103      	movs	r1, #3
 8004da0:	4610      	mov	r0, r2
 8004da2:	4798      	blx	r3
		WIZCHIP.IF.SPI._read_burst(pBuf, len);
 8004da4:	4b07      	ldr	r3, [pc, #28]	; (8004dc4 <WIZCHIP_READ_BUF+0xbc>)
 8004da6:	6a1b      	ldr	r3, [r3, #32]
 8004da8:	88fa      	ldrh	r2, [r7, #6]
 8004daa:	4611      	mov	r1, r2
 8004dac:	68b8      	ldr	r0, [r7, #8]
 8004dae:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8004db0:	4b04      	ldr	r3, [pc, #16]	; (8004dc4 <WIZCHIP_READ_BUF+0xbc>)
 8004db2:	695b      	ldr	r3, [r3, #20]
 8004db4:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8004db6:	4b03      	ldr	r3, [pc, #12]	; (8004dc4 <WIZCHIP_READ_BUF+0xbc>)
 8004db8:	68db      	ldr	r3, [r3, #12]
 8004dba:	4798      	blx	r3
}
 8004dbc:	bf00      	nop
 8004dbe:	371c      	adds	r7, #28
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	bd90      	pop	{r4, r7, pc}
 8004dc4:	2000004c 	.word	0x2000004c

08004dc8 <WIZCHIP_WRITE_BUF>:

void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b086      	sub	sp, #24
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	60f8      	str	r0, [r7, #12]
 8004dd0:	60b9      	str	r1, [r7, #8]
 8004dd2:	4613      	mov	r3, r2
 8004dd4:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 8004dd6:	4b2b      	ldr	r3, [pc, #172]	; (8004e84 <WIZCHIP_WRITE_BUF+0xbc>)
 8004dd8:	689b      	ldr	r3, [r3, #8]
 8004dda:	4798      	blx	r3
   WIZCHIP.CS._select();
 8004ddc:	4b29      	ldr	r3, [pc, #164]	; (8004e84 <WIZCHIP_WRITE_BUF+0xbc>)
 8004dde:	691b      	ldr	r3, [r3, #16]
 8004de0:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	f043 0304 	orr.w	r3, r3, #4
 8004de8:	60fb      	str	r3, [r7, #12]

   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8004dea:	4b26      	ldr	r3, [pc, #152]	; (8004e84 <WIZCHIP_WRITE_BUF+0xbc>)
 8004dec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d126      	bne.n	8004e40 <WIZCHIP_WRITE_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8004df2:	4b24      	ldr	r3, [pc, #144]	; (8004e84 <WIZCHIP_WRITE_BUF+0xbc>)
 8004df4:	69db      	ldr	r3, [r3, #28]
 8004df6:	68fa      	ldr	r2, [r7, #12]
 8004df8:	0c12      	lsrs	r2, r2, #16
 8004dfa:	b2d2      	uxtb	r2, r2
 8004dfc:	4610      	mov	r0, r2
 8004dfe:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8004e00:	4b20      	ldr	r3, [pc, #128]	; (8004e84 <WIZCHIP_WRITE_BUF+0xbc>)
 8004e02:	69db      	ldr	r3, [r3, #28]
 8004e04:	68fa      	ldr	r2, [r7, #12]
 8004e06:	0a12      	lsrs	r2, r2, #8
 8004e08:	b2d2      	uxtb	r2, r2
 8004e0a:	4610      	mov	r0, r2
 8004e0c:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8004e0e:	4b1d      	ldr	r3, [pc, #116]	; (8004e84 <WIZCHIP_WRITE_BUF+0xbc>)
 8004e10:	69db      	ldr	r3, [r3, #28]
 8004e12:	68fa      	ldr	r2, [r7, #12]
 8004e14:	b2d2      	uxtb	r2, r2
 8004e16:	4610      	mov	r0, r2
 8004e18:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	82fb      	strh	r3, [r7, #22]
 8004e1e:	e00a      	b.n	8004e36 <WIZCHIP_WRITE_BUF+0x6e>
			WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 8004e20:	4b18      	ldr	r3, [pc, #96]	; (8004e84 <WIZCHIP_WRITE_BUF+0xbc>)
 8004e22:	69db      	ldr	r3, [r3, #28]
 8004e24:	8afa      	ldrh	r2, [r7, #22]
 8004e26:	68b9      	ldr	r1, [r7, #8]
 8004e28:	440a      	add	r2, r1
 8004e2a:	7812      	ldrb	r2, [r2, #0]
 8004e2c:	4610      	mov	r0, r2
 8004e2e:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8004e30:	8afb      	ldrh	r3, [r7, #22]
 8004e32:	3301      	adds	r3, #1
 8004e34:	82fb      	strh	r3, [r7, #22]
 8004e36:	8afa      	ldrh	r2, [r7, #22]
 8004e38:	88fb      	ldrh	r3, [r7, #6]
 8004e3a:	429a      	cmp	r2, r3
 8004e3c:	d3f0      	bcc.n	8004e20 <WIZCHIP_WRITE_BUF+0x58>
 8004e3e:	e017      	b.n	8004e70 <WIZCHIP_WRITE_BUF+0xa8>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	0c1b      	lsrs	r3, r3, #16
 8004e44:	b2db      	uxtb	r3, r3
 8004e46:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	0a1b      	lsrs	r3, r3, #8
 8004e4c:	b2db      	uxtb	r3, r3
 8004e4e:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	b2db      	uxtb	r3, r3
 8004e54:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8004e56:	4b0b      	ldr	r3, [pc, #44]	; (8004e84 <WIZCHIP_WRITE_BUF+0xbc>)
 8004e58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e5a:	f107 0210 	add.w	r2, r7, #16
 8004e5e:	2103      	movs	r1, #3
 8004e60:	4610      	mov	r0, r2
 8004e62:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_burst(pBuf, len);
 8004e64:	4b07      	ldr	r3, [pc, #28]	; (8004e84 <WIZCHIP_WRITE_BUF+0xbc>)
 8004e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e68:	88fa      	ldrh	r2, [r7, #6]
 8004e6a:	4611      	mov	r1, r2
 8004e6c:	68b8      	ldr	r0, [r7, #8]
 8004e6e:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8004e70:	4b04      	ldr	r3, [pc, #16]	; (8004e84 <WIZCHIP_WRITE_BUF+0xbc>)
 8004e72:	695b      	ldr	r3, [r3, #20]
 8004e74:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8004e76:	4b03      	ldr	r3, [pc, #12]	; (8004e84 <WIZCHIP_WRITE_BUF+0xbc>)
 8004e78:	68db      	ldr	r3, [r3, #12]
 8004e7a:	4798      	blx	r3
}
 8004e7c:	bf00      	nop
 8004e7e:	3718      	adds	r7, #24
 8004e80:	46bd      	mov	sp, r7
 8004e82:	bd80      	pop	{r7, pc}
 8004e84:	2000004c 	.word	0x2000004c

08004e88 <getSn_TX_FSR>:


uint16_t getSn_TX_FSR(uint8_t sn)
{
 8004e88:	b590      	push	{r4, r7, lr}
 8004e8a:	b085      	sub	sp, #20
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	4603      	mov	r3, r0
 8004e90:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 8004e92:	2300      	movs	r3, #0
 8004e94:	81fb      	strh	r3, [r7, #14]
 8004e96:	2300      	movs	r3, #0
 8004e98:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 8004e9a:	79fb      	ldrb	r3, [r7, #7]
 8004e9c:	009b      	lsls	r3, r3, #2
 8004e9e:	3301      	adds	r3, #1
 8004ea0:	00db      	lsls	r3, r3, #3
 8004ea2:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	f7ff fe94 	bl	8004bd4 <WIZCHIP_READ>
 8004eac:	4603      	mov	r3, r0
 8004eae:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8004eb0:	89bb      	ldrh	r3, [r7, #12]
 8004eb2:	021b      	lsls	r3, r3, #8
 8004eb4:	b29c      	uxth	r4, r3
 8004eb6:	79fb      	ldrb	r3, [r7, #7]
 8004eb8:	009b      	lsls	r3, r3, #2
 8004eba:	3301      	adds	r3, #1
 8004ebc:	00db      	lsls	r3, r3, #3
 8004ebe:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	f7ff fe86 	bl	8004bd4 <WIZCHIP_READ>
 8004ec8:	4603      	mov	r3, r0
 8004eca:	b29b      	uxth	r3, r3
 8004ecc:	4423      	add	r3, r4
 8004ece:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 8004ed0:	89bb      	ldrh	r3, [r7, #12]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d01a      	beq.n	8004f0c <getSn_TX_FSR+0x84>
      {
        val = WIZCHIP_READ(Sn_TX_FSR(sn));
 8004ed6:	79fb      	ldrb	r3, [r7, #7]
 8004ed8:	009b      	lsls	r3, r3, #2
 8004eda:	3301      	adds	r3, #1
 8004edc:	00db      	lsls	r3, r3, #3
 8004ede:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	f7ff fe76 	bl	8004bd4 <WIZCHIP_READ>
 8004ee8:	4603      	mov	r3, r0
 8004eea:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8004eec:	89fb      	ldrh	r3, [r7, #14]
 8004eee:	021b      	lsls	r3, r3, #8
 8004ef0:	b29c      	uxth	r4, r3
 8004ef2:	79fb      	ldrb	r3, [r7, #7]
 8004ef4:	009b      	lsls	r3, r3, #2
 8004ef6:	3301      	adds	r3, #1
 8004ef8:	00db      	lsls	r3, r3, #3
 8004efa:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 8004efe:	4618      	mov	r0, r3
 8004f00:	f7ff fe68 	bl	8004bd4 <WIZCHIP_READ>
 8004f04:	4603      	mov	r3, r0
 8004f06:	b29b      	uxth	r3, r3
 8004f08:	4423      	add	r3, r4
 8004f0a:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8004f0c:	89fa      	ldrh	r2, [r7, #14]
 8004f0e:	89bb      	ldrh	r3, [r7, #12]
 8004f10:	429a      	cmp	r2, r3
 8004f12:	d1c2      	bne.n	8004e9a <getSn_TX_FSR+0x12>
   return val;
 8004f14:	89fb      	ldrh	r3, [r7, #14]
}
 8004f16:	4618      	mov	r0, r3
 8004f18:	3714      	adds	r7, #20
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	bd90      	pop	{r4, r7, pc}

08004f1e <getSn_RX_RSR>:


uint16_t getSn_RX_RSR(uint8_t sn)
{
 8004f1e:	b590      	push	{r4, r7, lr}
 8004f20:	b085      	sub	sp, #20
 8004f22:	af00      	add	r7, sp, #0
 8004f24:	4603      	mov	r3, r0
 8004f26:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 8004f28:	2300      	movs	r3, #0
 8004f2a:	81fb      	strh	r3, [r7, #14]
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 8004f30:	79fb      	ldrb	r3, [r7, #7]
 8004f32:	009b      	lsls	r3, r3, #2
 8004f34:	3301      	adds	r3, #1
 8004f36:	00db      	lsls	r3, r3, #3
 8004f38:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	f7ff fe49 	bl	8004bd4 <WIZCHIP_READ>
 8004f42:	4603      	mov	r3, r0
 8004f44:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8004f46:	89bb      	ldrh	r3, [r7, #12]
 8004f48:	021b      	lsls	r3, r3, #8
 8004f4a:	b29c      	uxth	r4, r3
 8004f4c:	79fb      	ldrb	r3, [r7, #7]
 8004f4e:	009b      	lsls	r3, r3, #2
 8004f50:	3301      	adds	r3, #1
 8004f52:	00db      	lsls	r3, r3, #3
 8004f54:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8004f58:	4618      	mov	r0, r3
 8004f5a:	f7ff fe3b 	bl	8004bd4 <WIZCHIP_READ>
 8004f5e:	4603      	mov	r3, r0
 8004f60:	b29b      	uxth	r3, r3
 8004f62:	4423      	add	r3, r4
 8004f64:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 8004f66:	89bb      	ldrh	r3, [r7, #12]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d01a      	beq.n	8004fa2 <getSn_RX_RSR+0x84>
      {
        val = WIZCHIP_READ(Sn_RX_RSR(sn));
 8004f6c:	79fb      	ldrb	r3, [r7, #7]
 8004f6e:	009b      	lsls	r3, r3, #2
 8004f70:	3301      	adds	r3, #1
 8004f72:	00db      	lsls	r3, r3, #3
 8004f74:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 8004f78:	4618      	mov	r0, r3
 8004f7a:	f7ff fe2b 	bl	8004bd4 <WIZCHIP_READ>
 8004f7e:	4603      	mov	r3, r0
 8004f80:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8004f82:	89fb      	ldrh	r3, [r7, #14]
 8004f84:	021b      	lsls	r3, r3, #8
 8004f86:	b29c      	uxth	r4, r3
 8004f88:	79fb      	ldrb	r3, [r7, #7]
 8004f8a:	009b      	lsls	r3, r3, #2
 8004f8c:	3301      	adds	r3, #1
 8004f8e:	00db      	lsls	r3, r3, #3
 8004f90:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8004f94:	4618      	mov	r0, r3
 8004f96:	f7ff fe1d 	bl	8004bd4 <WIZCHIP_READ>
 8004f9a:	4603      	mov	r3, r0
 8004f9c:	b29b      	uxth	r3, r3
 8004f9e:	4423      	add	r3, r4
 8004fa0:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8004fa2:	89fa      	ldrh	r2, [r7, #14]
 8004fa4:	89bb      	ldrh	r3, [r7, #12]
 8004fa6:	429a      	cmp	r2, r3
 8004fa8:	d1c2      	bne.n	8004f30 <getSn_RX_RSR+0x12>
   return val;
 8004faa:	89fb      	ldrh	r3, [r7, #14]
}
 8004fac:	4618      	mov	r0, r3
 8004fae:	3714      	adds	r7, #20
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	bd90      	pop	{r4, r7, pc}

08004fb4 <wiz_send_data>:

void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8004fb4:	b590      	push	{r4, r7, lr}
 8004fb6:	b085      	sub	sp, #20
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	4603      	mov	r3, r0
 8004fbc:	6039      	str	r1, [r7, #0]
 8004fbe:	71fb      	strb	r3, [r7, #7]
 8004fc0:	4613      	mov	r3, r2
 8004fc2:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 8004fc8:	2300      	movs	r3, #0
 8004fca:	60bb      	str	r3, [r7, #8]

   if(len == 0)  return;
 8004fcc:	88bb      	ldrh	r3, [r7, #4]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d048      	beq.n	8005064 <wiz_send_data+0xb0>
   ptr = getSn_TX_WR(sn);
 8004fd2:	79fb      	ldrb	r3, [r7, #7]
 8004fd4:	009b      	lsls	r3, r3, #2
 8004fd6:	3301      	adds	r3, #1
 8004fd8:	00db      	lsls	r3, r3, #3
 8004fda:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8004fde:	4618      	mov	r0, r3
 8004fe0:	f7ff fdf8 	bl	8004bd4 <WIZCHIP_READ>
 8004fe4:	4603      	mov	r3, r0
 8004fe6:	b29b      	uxth	r3, r3
 8004fe8:	021b      	lsls	r3, r3, #8
 8004fea:	b29c      	uxth	r4, r3
 8004fec:	79fb      	ldrb	r3, [r7, #7]
 8004fee:	009b      	lsls	r3, r3, #2
 8004ff0:	3301      	adds	r3, #1
 8004ff2:	00db      	lsls	r3, r3, #3
 8004ff4:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	f7ff fdeb 	bl	8004bd4 <WIZCHIP_READ>
 8004ffe:	4603      	mov	r3, r0
 8005000:	b29b      	uxth	r3, r3
 8005002:	4423      	add	r3, r4
 8005004:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = (ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
 8005006:	89fb      	ldrh	r3, [r7, #14]
 8005008:	021b      	lsls	r3, r3, #8
 800500a:	79fa      	ldrb	r2, [r7, #7]
 800500c:	0092      	lsls	r2, r2, #2
 800500e:	3202      	adds	r2, #2
 8005010:	00d2      	lsls	r2, r2, #3
 8005012:	4413      	add	r3, r2
 8005014:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_WRITE_BUF(addrsel,wizdata, len);
 8005016:	88bb      	ldrh	r3, [r7, #4]
 8005018:	461a      	mov	r2, r3
 800501a:	6839      	ldr	r1, [r7, #0]
 800501c:	68b8      	ldr	r0, [r7, #8]
 800501e:	f7ff fed3 	bl	8004dc8 <WIZCHIP_WRITE_BUF>
   
   ptr += len;
 8005022:	89fa      	ldrh	r2, [r7, #14]
 8005024:	88bb      	ldrh	r3, [r7, #4]
 8005026:	4413      	add	r3, r2
 8005028:	81fb      	strh	r3, [r7, #14]
   setSn_TX_WR(sn,ptr);
 800502a:	79fb      	ldrb	r3, [r7, #7]
 800502c:	009b      	lsls	r3, r3, #2
 800502e:	3301      	adds	r3, #1
 8005030:	00db      	lsls	r3, r3, #3
 8005032:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8005036:	461a      	mov	r2, r3
 8005038:	89fb      	ldrh	r3, [r7, #14]
 800503a:	0a1b      	lsrs	r3, r3, #8
 800503c:	b29b      	uxth	r3, r3
 800503e:	b2db      	uxtb	r3, r3
 8005040:	4619      	mov	r1, r3
 8005042:	4610      	mov	r0, r2
 8005044:	f7ff fe12 	bl	8004c6c <WIZCHIP_WRITE>
 8005048:	79fb      	ldrb	r3, [r7, #7]
 800504a:	009b      	lsls	r3, r3, #2
 800504c:	3301      	adds	r3, #1
 800504e:	00db      	lsls	r3, r3, #3
 8005050:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 8005054:	461a      	mov	r2, r3
 8005056:	89fb      	ldrh	r3, [r7, #14]
 8005058:	b2db      	uxtb	r3, r3
 800505a:	4619      	mov	r1, r3
 800505c:	4610      	mov	r0, r2
 800505e:	f7ff fe05 	bl	8004c6c <WIZCHIP_WRITE>
 8005062:	e000      	b.n	8005066 <wiz_send_data+0xb2>
   if(len == 0)  return;
 8005064:	bf00      	nop
}
 8005066:	3714      	adds	r7, #20
 8005068:	46bd      	mov	sp, r7
 800506a:	bd90      	pop	{r4, r7, pc}

0800506c <wiz_recv_data>:

void wiz_recv_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 800506c:	b590      	push	{r4, r7, lr}
 800506e:	b085      	sub	sp, #20
 8005070:	af00      	add	r7, sp, #0
 8005072:	4603      	mov	r3, r0
 8005074:	6039      	str	r1, [r7, #0]
 8005076:	71fb      	strb	r3, [r7, #7]
 8005078:	4613      	mov	r3, r2
 800507a:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 800507c:	2300      	movs	r3, #0
 800507e:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 8005080:	2300      	movs	r3, #0
 8005082:	60bb      	str	r3, [r7, #8]
   
   if(len == 0) return;
 8005084:	88bb      	ldrh	r3, [r7, #4]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d048      	beq.n	800511c <wiz_recv_data+0xb0>
   ptr = getSn_RX_RD(sn);
 800508a:	79fb      	ldrb	r3, [r7, #7]
 800508c:	009b      	lsls	r3, r3, #2
 800508e:	3301      	adds	r3, #1
 8005090:	00db      	lsls	r3, r3, #3
 8005092:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8005096:	4618      	mov	r0, r3
 8005098:	f7ff fd9c 	bl	8004bd4 <WIZCHIP_READ>
 800509c:	4603      	mov	r3, r0
 800509e:	b29b      	uxth	r3, r3
 80050a0:	021b      	lsls	r3, r3, #8
 80050a2:	b29c      	uxth	r4, r3
 80050a4:	79fb      	ldrb	r3, [r7, #7]
 80050a6:	009b      	lsls	r3, r3, #2
 80050a8:	3301      	adds	r3, #1
 80050aa:	00db      	lsls	r3, r3, #3
 80050ac:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 80050b0:	4618      	mov	r0, r3
 80050b2:	f7ff fd8f 	bl	8004bd4 <WIZCHIP_READ>
 80050b6:	4603      	mov	r3, r0
 80050b8:	b29b      	uxth	r3, r3
 80050ba:	4423      	add	r3, r4
 80050bc:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = ((ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
 80050be:	89fb      	ldrh	r3, [r7, #14]
 80050c0:	021b      	lsls	r3, r3, #8
 80050c2:	79fa      	ldrb	r2, [r7, #7]
 80050c4:	0092      	lsls	r2, r2, #2
 80050c6:	3203      	adds	r2, #3
 80050c8:	00d2      	lsls	r2, r2, #3
 80050ca:	4413      	add	r3, r2
 80050cc:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_READ_BUF(addrsel, wizdata, len);
 80050ce:	88bb      	ldrh	r3, [r7, #4]
 80050d0:	461a      	mov	r2, r3
 80050d2:	6839      	ldr	r1, [r7, #0]
 80050d4:	68b8      	ldr	r0, [r7, #8]
 80050d6:	f7ff fe17 	bl	8004d08 <WIZCHIP_READ_BUF>
   ptr += len;
 80050da:	89fa      	ldrh	r2, [r7, #14]
 80050dc:	88bb      	ldrh	r3, [r7, #4]
 80050de:	4413      	add	r3, r2
 80050e0:	81fb      	strh	r3, [r7, #14]
   
   setSn_RX_RD(sn,ptr);
 80050e2:	79fb      	ldrb	r3, [r7, #7]
 80050e4:	009b      	lsls	r3, r3, #2
 80050e6:	3301      	adds	r3, #1
 80050e8:	00db      	lsls	r3, r3, #3
 80050ea:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 80050ee:	461a      	mov	r2, r3
 80050f0:	89fb      	ldrh	r3, [r7, #14]
 80050f2:	0a1b      	lsrs	r3, r3, #8
 80050f4:	b29b      	uxth	r3, r3
 80050f6:	b2db      	uxtb	r3, r3
 80050f8:	4619      	mov	r1, r3
 80050fa:	4610      	mov	r0, r2
 80050fc:	f7ff fdb6 	bl	8004c6c <WIZCHIP_WRITE>
 8005100:	79fb      	ldrb	r3, [r7, #7]
 8005102:	009b      	lsls	r3, r3, #2
 8005104:	3301      	adds	r3, #1
 8005106:	00db      	lsls	r3, r3, #3
 8005108:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 800510c:	461a      	mov	r2, r3
 800510e:	89fb      	ldrh	r3, [r7, #14]
 8005110:	b2db      	uxtb	r3, r3
 8005112:	4619      	mov	r1, r3
 8005114:	4610      	mov	r0, r2
 8005116:	f7ff fda9 	bl	8004c6c <WIZCHIP_WRITE>
 800511a:	e000      	b.n	800511e <wiz_recv_data+0xb2>
   if(len == 0) return;
 800511c:	bf00      	nop
}
 800511e:	3714      	adds	r7, #20
 8005120:	46bd      	mov	sp, r7
 8005122:	bd90      	pop	{r4, r7, pc}

08005124 <wizchip_cris_enter>:
 * @brief Default function to enable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void       wizchip_cris_enter(void)           {};
void       wizchip_cris_enter(void)           {}
 8005124:	b480      	push	{r7}
 8005126:	af00      	add	r7, sp, #0
 8005128:	bf00      	nop
 800512a:	46bd      	mov	sp, r7
 800512c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005130:	4770      	bx	lr

08005132 <wizchip_cris_exit>:
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void       wizchip_cris_exit(void)          {};
void       wizchip_cris_exit(void)          {}
 8005132:	b480      	push	{r7}
 8005134:	af00      	add	r7, sp, #0
 8005136:	bf00      	nop
 8005138:	46bd      	mov	sp, r7
 800513a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513e:	4770      	bx	lr

08005140 <wizchip_cs_select>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void     wizchip_cs_select(void)            {};

void wizchip_cs_select(void) {}
 8005140:	b480      	push	{r7}
 8005142:	af00      	add	r7, sp, #0
 8005144:	bf00      	nop
 8005146:	46bd      	mov	sp, r7
 8005148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514c:	4770      	bx	lr

0800514e <wizchip_cs_deselect>:
 * @brief Default function to deselect chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void     wizchip_cs_deselect(void)          {};
void wizchip_cs_deselect(void) { }
 800514e:	b480      	push	{r7}
 8005150:	af00      	add	r7, sp, #0
 8005152:	bf00      	nop
 8005154:	46bd      	mov	sp, r7
 8005156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515a:	4770      	bx	lr

0800515c <wizchip_bus_readdata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
 //M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }
iodata_t wizchip_bus_readdata(uint32_t AddrSel) { return * ((volatile iodata_t *)((ptrdiff_t) AddrSel)); }
 800515c:	b480      	push	{r7}
 800515e:	b083      	sub	sp, #12
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	781b      	ldrb	r3, [r3, #0]
 8005168:	b2db      	uxtb	r3, r3
 800516a:	4618      	mov	r0, r3
 800516c:	370c      	adds	r7, #12
 800516e:	46bd      	mov	sp, r7
 8005170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005174:	4770      	bx	lr

08005176 <wizchip_bus_writedata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//M20150601 : Rename the function for integrating with W5300
//void     wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void     wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  { *((volatile iodata_t*)((ptrdiff_t)AddrSel)) = wb; }
 8005176:	b480      	push	{r7}
 8005178:	b083      	sub	sp, #12
 800517a:	af00      	add	r7, sp, #0
 800517c:	6078      	str	r0, [r7, #4]
 800517e:	460b      	mov	r3, r1
 8005180:	70fb      	strb	r3, [r7, #3]
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	78fa      	ldrb	r2, [r7, #3]
 8005186:	701a      	strb	r2, [r3, #0]
 8005188:	bf00      	nop
 800518a:	370c      	adds	r7, #12
 800518c:	46bd      	mov	sp, r7
 800518e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005192:	4770      	bx	lr

08005194 <wizchip_spi_readbyte>:
 * @brief Default function to read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//uint8_t wizchip_spi_readbyte(void)        {return 0;};
uint8_t wizchip_spi_readbyte(void)        {return 0;}
 8005194:	b480      	push	{r7}
 8005196:	af00      	add	r7, sp, #0
 8005198:	2300      	movs	r3, #0
 800519a:	4618      	mov	r0, r3
 800519c:	46bd      	mov	sp, r7
 800519e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a2:	4770      	bx	lr

080051a4 <wizchip_spi_writebyte>:
 * @brief Default function to write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void     wizchip_spi_writebyte(uint8_t wb) {};
void     wizchip_spi_writebyte(uint8_t wb) {}
 80051a4:	b480      	push	{r7}
 80051a6:	b083      	sub	sp, #12
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	4603      	mov	r3, r0
 80051ac:	71fb      	strb	r3, [r7, #7]
 80051ae:	bf00      	nop
 80051b0:	370c      	adds	r7, #12
 80051b2:	46bd      	mov	sp, r7
 80051b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b8:	4770      	bx	lr

080051ba <wizchip_spi_readburst>:
 * @brief Default function to burst read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void     wizchip_spi_readburst(uint8_t* pBuf, uint16_t len)     {}; 
void     wizchip_spi_readburst(uint8_t* pBuf, uint16_t len)     {}
 80051ba:	b480      	push	{r7}
 80051bc:	b083      	sub	sp, #12
 80051be:	af00      	add	r7, sp, #0
 80051c0:	6078      	str	r0, [r7, #4]
 80051c2:	460b      	mov	r3, r1
 80051c4:	807b      	strh	r3, [r7, #2]
 80051c6:	bf00      	nop
 80051c8:	370c      	adds	r7, #12
 80051ca:	46bd      	mov	sp, r7
 80051cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d0:	4770      	bx	lr

080051d2 <wizchip_spi_writeburst>:
 * @brief Default function to burst write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void     wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {};
void     wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {}
 80051d2:	b480      	push	{r7}
 80051d4:	b083      	sub	sp, #12
 80051d6:	af00      	add	r7, sp, #0
 80051d8:	6078      	str	r0, [r7, #4]
 80051da:	460b      	mov	r3, r1
 80051dc:	807b      	strh	r3, [r7, #2]
 80051de:	bf00      	nop
 80051e0:	370c      	adds	r7, #12
 80051e2:	46bd      	mov	sp, r7
 80051e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e8:	4770      	bx	lr
	...

080051ec <reg_wizchip_cs_cbfunc>:
      WIZCHIP.CRIS._exit  = cris_ex;
   }
}

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void))
{
 80051ec:	b480      	push	{r7}
 80051ee:	b083      	sub	sp, #12
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
 80051f4:	6039      	str	r1, [r7, #0]
   if(!cs_sel || !cs_desel)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d002      	beq.n	8005202 <reg_wizchip_cs_cbfunc+0x16>
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d106      	bne.n	8005210 <reg_wizchip_cs_cbfunc+0x24>
   {
      WIZCHIP.CS._select   = wizchip_cs_select;
 8005202:	4b0a      	ldr	r3, [pc, #40]	; (800522c <reg_wizchip_cs_cbfunc+0x40>)
 8005204:	4a0a      	ldr	r2, [pc, #40]	; (8005230 <reg_wizchip_cs_cbfunc+0x44>)
 8005206:	611a      	str	r2, [r3, #16]
      WIZCHIP.CS._deselect = wizchip_cs_deselect;
 8005208:	4b08      	ldr	r3, [pc, #32]	; (800522c <reg_wizchip_cs_cbfunc+0x40>)
 800520a:	4a0a      	ldr	r2, [pc, #40]	; (8005234 <reg_wizchip_cs_cbfunc+0x48>)
 800520c:	615a      	str	r2, [r3, #20]
 800520e:	e006      	b.n	800521e <reg_wizchip_cs_cbfunc+0x32>
   }
   else
   {
      WIZCHIP.CS._select   = cs_sel;
 8005210:	4a06      	ldr	r2, [pc, #24]	; (800522c <reg_wizchip_cs_cbfunc+0x40>)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6113      	str	r3, [r2, #16]
      WIZCHIP.CS._deselect = cs_desel;
 8005216:	4a05      	ldr	r2, [pc, #20]	; (800522c <reg_wizchip_cs_cbfunc+0x40>)
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	6153      	str	r3, [r2, #20]
   }
}
 800521c:	bf00      	nop
 800521e:	bf00      	nop
 8005220:	370c      	adds	r7, #12
 8005222:	46bd      	mov	sp, r7
 8005224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005228:	4770      	bx	lr
 800522a:	bf00      	nop
 800522c:	2000004c 	.word	0x2000004c
 8005230:	08005141 	.word	0x08005141
 8005234:	0800514f 	.word	0x0800514f

08005238 <reg_wizchip_spi_cbfunc>:
      WIZCHIP.IF.BUS._write_data  = bus_wb;
   }
}

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb))
{
 8005238:	b480      	push	{r7}
 800523a:	b083      	sub	sp, #12
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
 8005240:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 8005242:	bf00      	nop
 8005244:	4b0f      	ldr	r3, [pc, #60]	; (8005284 <reg_wizchip_spi_cbfunc+0x4c>)
 8005246:	881b      	ldrh	r3, [r3, #0]
 8005248:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800524c:	2b00      	cmp	r3, #0
 800524e:	d0f9      	beq.n	8005244 <reg_wizchip_spi_cbfunc+0xc>
   
   if(!spi_rb || !spi_wb)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d002      	beq.n	800525c <reg_wizchip_spi_cbfunc+0x24>
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	2b00      	cmp	r3, #0
 800525a:	d106      	bne.n	800526a <reg_wizchip_spi_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 800525c:	4b09      	ldr	r3, [pc, #36]	; (8005284 <reg_wizchip_spi_cbfunc+0x4c>)
 800525e:	4a0a      	ldr	r2, [pc, #40]	; (8005288 <reg_wizchip_spi_cbfunc+0x50>)
 8005260:	619a      	str	r2, [r3, #24]
      WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 8005262:	4b08      	ldr	r3, [pc, #32]	; (8005284 <reg_wizchip_spi_cbfunc+0x4c>)
 8005264:	4a09      	ldr	r2, [pc, #36]	; (800528c <reg_wizchip_spi_cbfunc+0x54>)
 8005266:	61da      	str	r2, [r3, #28]
 8005268:	e006      	b.n	8005278 <reg_wizchip_spi_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_byte   = spi_rb;
 800526a:	4a06      	ldr	r2, [pc, #24]	; (8005284 <reg_wizchip_spi_cbfunc+0x4c>)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	6193      	str	r3, [r2, #24]
      WIZCHIP.IF.SPI._write_byte  = spi_wb;
 8005270:	4a04      	ldr	r2, [pc, #16]	; (8005284 <reg_wizchip_spi_cbfunc+0x4c>)
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	61d3      	str	r3, [r2, #28]
   }
}
 8005276:	bf00      	nop
 8005278:	bf00      	nop
 800527a:	370c      	adds	r7, #12
 800527c:	46bd      	mov	sp, r7
 800527e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005282:	4770      	bx	lr
 8005284:	2000004c 	.word	0x2000004c
 8005288:	08005195 	.word	0x08005195
 800528c:	080051a5 	.word	0x080051a5

08005290 <reg_wizchip_spiburst_cbfunc>:

// 20140626 Eric Added for SPI burst operations
void reg_wizchip_spiburst_cbfunc(void (*spi_rb)(uint8_t* pBuf, uint16_t len), void (*spi_wb)(uint8_t* pBuf, uint16_t len))
{
 8005290:	b480      	push	{r7}
 8005292:	b083      	sub	sp, #12
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
 8005298:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 800529a:	bf00      	nop
 800529c:	4b0f      	ldr	r3, [pc, #60]	; (80052dc <reg_wizchip_spiburst_cbfunc+0x4c>)
 800529e:	881b      	ldrh	r3, [r3, #0]
 80052a0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d0f9      	beq.n	800529c <reg_wizchip_spiburst_cbfunc+0xc>

   if(!spi_rb || !spi_wb)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d002      	beq.n	80052b4 <reg_wizchip_spiburst_cbfunc+0x24>
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d106      	bne.n	80052c2 <reg_wizchip_spiburst_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_burst   = wizchip_spi_readburst;
 80052b4:	4b09      	ldr	r3, [pc, #36]	; (80052dc <reg_wizchip_spiburst_cbfunc+0x4c>)
 80052b6:	4a0a      	ldr	r2, [pc, #40]	; (80052e0 <reg_wizchip_spiburst_cbfunc+0x50>)
 80052b8:	621a      	str	r2, [r3, #32]
      WIZCHIP.IF.SPI._write_burst  = wizchip_spi_writeburst;
 80052ba:	4b08      	ldr	r3, [pc, #32]	; (80052dc <reg_wizchip_spiburst_cbfunc+0x4c>)
 80052bc:	4a09      	ldr	r2, [pc, #36]	; (80052e4 <reg_wizchip_spiburst_cbfunc+0x54>)
 80052be:	625a      	str	r2, [r3, #36]	; 0x24
 80052c0:	e006      	b.n	80052d0 <reg_wizchip_spiburst_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_burst   = spi_rb;
 80052c2:	4a06      	ldr	r2, [pc, #24]	; (80052dc <reg_wizchip_spiburst_cbfunc+0x4c>)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6213      	str	r3, [r2, #32]
      WIZCHIP.IF.SPI._write_burst  = spi_wb;
 80052c8:	4a04      	ldr	r2, [pc, #16]	; (80052dc <reg_wizchip_spiburst_cbfunc+0x4c>)
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	6253      	str	r3, [r2, #36]	; 0x24
   }
}
 80052ce:	bf00      	nop
 80052d0:	bf00      	nop
 80052d2:	370c      	adds	r7, #12
 80052d4:	46bd      	mov	sp, r7
 80052d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052da:	4770      	bx	lr
 80052dc:	2000004c 	.word	0x2000004c
 80052e0:	080051bb 	.word	0x080051bb
 80052e4:	080051d3 	.word	0x080051d3

080052e8 <ctlnetwork>:
   return 0;
}


int8_t ctlnetwork(ctlnetwork_type cntype, void* arg)
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b082      	sub	sp, #8
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	4603      	mov	r3, r0
 80052f0:	6039      	str	r1, [r7, #0]
 80052f2:	71fb      	strb	r3, [r7, #7]
   
   switch(cntype)
 80052f4:	79fb      	ldrb	r3, [r7, #7]
 80052f6:	2b05      	cmp	r3, #5
 80052f8:	d82c      	bhi.n	8005354 <ctlnetwork+0x6c>
 80052fa:	a201      	add	r2, pc, #4	; (adr r2, 8005300 <ctlnetwork+0x18>)
 80052fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005300:	08005319 	.word	0x08005319
 8005304:	08005321 	.word	0x08005321
 8005308:	08005329 	.word	0x08005329
 800530c:	08005337 	.word	0x08005337
 8005310:	08005345 	.word	0x08005345
 8005314:	0800534d 	.word	0x0800534d
   {
      case CN_SET_NETINFO:
         wizchip_setnetinfo((wiz_NetInfo*)arg);
 8005318:	6838      	ldr	r0, [r7, #0]
 800531a:	f000 f8fb 	bl	8005514 <wizchip_setnetinfo>
         break;
 800531e:	e01c      	b.n	800535a <ctlnetwork+0x72>
      case CN_GET_NETINFO:
         wizchip_getnetinfo((wiz_NetInfo*)arg);
 8005320:	6838      	ldr	r0, [r7, #0]
 8005322:	f000 f937 	bl	8005594 <wizchip_getnetinfo>
         break;
 8005326:	e018      	b.n	800535a <ctlnetwork+0x72>
      case CN_SET_NETMODE:
         return wizchip_setnetmode(*(netmode_type*)arg);
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	781b      	ldrb	r3, [r3, #0]
 800532c:	4618      	mov	r0, r3
 800532e:	f000 f971 	bl	8005614 <wizchip_setnetmode>
 8005332:	4603      	mov	r3, r0
 8005334:	e012      	b.n	800535c <ctlnetwork+0x74>
      case CN_GET_NETMODE:
         *(netmode_type*)arg = wizchip_getnetmode();
 8005336:	f000 f98f 	bl	8005658 <wizchip_getnetmode>
 800533a:	4603      	mov	r3, r0
 800533c:	461a      	mov	r2, r3
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	701a      	strb	r2, [r3, #0]
         break;
 8005342:	e00a      	b.n	800535a <ctlnetwork+0x72>
      case CN_SET_TIMEOUT:
         wizchip_settimeout((wiz_NetTimeout*)arg);
 8005344:	6838      	ldr	r0, [r7, #0]
 8005346:	f000 f98f 	bl	8005668 <wizchip_settimeout>
         break;
 800534a:	e006      	b.n	800535a <ctlnetwork+0x72>
      case CN_GET_TIMEOUT:
         wizchip_gettimeout((wiz_NetTimeout*)arg);
 800534c:	6838      	ldr	r0, [r7, #0]
 800534e:	f000 f9ac 	bl	80056aa <wizchip_gettimeout>
         break;
 8005352:	e002      	b.n	800535a <ctlnetwork+0x72>
      default:
         return -1;
 8005354:	f04f 33ff 	mov.w	r3, #4294967295
 8005358:	e000      	b.n	800535c <ctlnetwork+0x74>
   }
   return 0;
 800535a:	2300      	movs	r3, #0
}
 800535c:	4618      	mov	r0, r3
 800535e:	3708      	adds	r7, #8
 8005360:	46bd      	mov	sp, r7
 8005362:	bd80      	pop	{r7, pc}

08005364 <wizchip_sw_reset>:

void wizchip_sw_reset(void)
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b086      	sub	sp, #24
 8005368:	af00      	add	r7, sp, #0
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   uint16_t mr = (uint16_t)getMR();
   setMR(mr | MR_IND);
#endif
//
   getSHAR(mac);
 800536a:	1d3b      	adds	r3, r7, #4
 800536c:	2206      	movs	r2, #6
 800536e:	4619      	mov	r1, r3
 8005370:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8005374:	f7ff fcc8 	bl	8004d08 <WIZCHIP_READ_BUF>
   getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 8005378:	f107 0314 	add.w	r3, r7, #20
 800537c:	2204      	movs	r2, #4
 800537e:	4619      	mov	r1, r3
 8005380:	f44f 7080 	mov.w	r0, #256	; 0x100
 8005384:	f7ff fcc0 	bl	8004d08 <WIZCHIP_READ_BUF>
 8005388:	f107 0310 	add.w	r3, r7, #16
 800538c:	2204      	movs	r2, #4
 800538e:	4619      	mov	r1, r3
 8005390:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8005394:	f7ff fcb8 	bl	8004d08 <WIZCHIP_READ_BUF>
 8005398:	f107 030c 	add.w	r3, r7, #12
 800539c:	2204      	movs	r2, #4
 800539e:	4619      	mov	r1, r3
 80053a0:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 80053a4:	f7ff fcb0 	bl	8004d08 <WIZCHIP_READ_BUF>
   setMR(MR_RST);
 80053a8:	2180      	movs	r1, #128	; 0x80
 80053aa:	2000      	movs	r0, #0
 80053ac:	f7ff fc5e 	bl	8004c6c <WIZCHIP_WRITE>
   getMR(); // for delay
 80053b0:	2000      	movs	r0, #0
 80053b2:	f7ff fc0f 	bl	8004bd4 <WIZCHIP_READ>
//A2015051 : For indirect bus mode 
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   setMR(mr | MR_IND);
#endif
//
   setSHAR(mac);
 80053b6:	1d3b      	adds	r3, r7, #4
 80053b8:	2206      	movs	r2, #6
 80053ba:	4619      	mov	r1, r3
 80053bc:	f44f 6010 	mov.w	r0, #2304	; 0x900
 80053c0:	f7ff fd02 	bl	8004dc8 <WIZCHIP_WRITE_BUF>
   setGAR(gw);
 80053c4:	f107 0314 	add.w	r3, r7, #20
 80053c8:	2204      	movs	r2, #4
 80053ca:	4619      	mov	r1, r3
 80053cc:	f44f 7080 	mov.w	r0, #256	; 0x100
 80053d0:	f7ff fcfa 	bl	8004dc8 <WIZCHIP_WRITE_BUF>
   setSUBR(sn);
 80053d4:	f107 0310 	add.w	r3, r7, #16
 80053d8:	2204      	movs	r2, #4
 80053da:	4619      	mov	r1, r3
 80053dc:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 80053e0:	f7ff fcf2 	bl	8004dc8 <WIZCHIP_WRITE_BUF>
   setSIPR(sip);
 80053e4:	f107 030c 	add.w	r3, r7, #12
 80053e8:	2204      	movs	r2, #4
 80053ea:	4619      	mov	r1, r3
 80053ec:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 80053f0:	f7ff fcea 	bl	8004dc8 <WIZCHIP_WRITE_BUF>
}
 80053f4:	bf00      	nop
 80053f6:	3718      	adds	r7, #24
 80053f8:	46bd      	mov	sp, r7
 80053fa:	bd80      	pop	{r7, pc}

080053fc <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize)
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	b084      	sub	sp, #16
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
 8005404:	6039      	str	r1, [r7, #0]
   int8_t i;
#if _WIZCHIP_ < W5200
   int8_t j;
#endif
   int8_t tmp = 0;
 8005406:	2300      	movs	r3, #0
 8005408:	73bb      	strb	r3, [r7, #14]
   wizchip_sw_reset();
 800540a:	f7ff ffab 	bl	8005364 <wizchip_sw_reset>
   if(txsize)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d03b      	beq.n	800548c <wizchip_init+0x90>
   {
      tmp = 0;
 8005414:	2300      	movs	r3, #0
 8005416:	73bb      	strb	r3, [r7, #14]
            tmp += txsize[i];
            if(tmp > 128) return -1;
        }
        if(tmp % 8) return -1;
   #else
        for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8005418:	2300      	movs	r3, #0
 800541a:	73fb      	strb	r3, [r7, #15]
 800541c:	e015      	b.n	800544a <wizchip_init+0x4e>
        {
            tmp += txsize[i];
 800541e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005422:	687a      	ldr	r2, [r7, #4]
 8005424:	4413      	add	r3, r2
 8005426:	781a      	ldrb	r2, [r3, #0]
 8005428:	7bbb      	ldrb	r3, [r7, #14]
 800542a:	4413      	add	r3, r2
 800542c:	b2db      	uxtb	r3, r3
 800542e:	73bb      	strb	r3, [r7, #14]

        #if _WIZCHIP_ < W5200    //2016.10.28 peter add condition for w5100 and w5100s
            if(tmp > 8) return -1;
        #else
            if(tmp > 16) return -1;
 8005430:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005434:	2b10      	cmp	r3, #16
 8005436:	dd02      	ble.n	800543e <wizchip_init+0x42>
 8005438:	f04f 33ff 	mov.w	r3, #4294967295
 800543c:	e066      	b.n	800550c <wizchip_init+0x110>
        for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800543e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005442:	b2db      	uxtb	r3, r3
 8005444:	3301      	adds	r3, #1
 8005446:	b2db      	uxtb	r3, r3
 8005448:	73fb      	strb	r3, [r7, #15]
 800544a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800544e:	2b07      	cmp	r3, #7
 8005450:	dde5      	ble.n	800541e <wizchip_init+0x22>
        #endif
        }
        for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8005452:	2300      	movs	r3, #0
 8005454:	73fb      	strb	r3, [r7, #15]
 8005456:	e015      	b.n	8005484 <wizchip_init+0x88>
        #if _WIZCHIP_ < W5200    //2016.10.28 peter add condition for w5100
            j = 0;
            while((txsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
            setSn_TXBUF_SIZE(i, j);
        #else
            setSn_TXBUF_SIZE(i, txsize[i]);
 8005458:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800545c:	009b      	lsls	r3, r3, #2
 800545e:	3301      	adds	r3, #1
 8005460:	00db      	lsls	r3, r3, #3
 8005462:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 8005466:	4618      	mov	r0, r3
 8005468:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800546c:	687a      	ldr	r2, [r7, #4]
 800546e:	4413      	add	r3, r2
 8005470:	781b      	ldrb	r3, [r3, #0]
 8005472:	4619      	mov	r1, r3
 8005474:	f7ff fbfa 	bl	8004c6c <WIZCHIP_WRITE>
        for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8005478:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800547c:	b2db      	uxtb	r3, r3
 800547e:	3301      	adds	r3, #1
 8005480:	b2db      	uxtb	r3, r3
 8005482:	73fb      	strb	r3, [r7, #15]
 8005484:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005488:	2b07      	cmp	r3, #7
 800548a:	dde5      	ble.n	8005458 <wizchip_init+0x5c>
        }

    #endif
   }

   if(rxsize)
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d03b      	beq.n	800550a <wizchip_init+0x10e>
   {
      tmp = 0;
 8005492:	2300      	movs	r3, #0
 8005494:	73bb      	strb	r3, [r7, #14]
            tmp += rxsize[i];
            if(tmp > 128) return -1;
        }
        if(tmp % 8) return -1;
   #else
        for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8005496:	2300      	movs	r3, #0
 8005498:	73fb      	strb	r3, [r7, #15]
 800549a:	e015      	b.n	80054c8 <wizchip_init+0xcc>
        {
            tmp += rxsize[i];
 800549c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80054a0:	683a      	ldr	r2, [r7, #0]
 80054a2:	4413      	add	r3, r2
 80054a4:	781a      	ldrb	r2, [r3, #0]
 80054a6:	7bbb      	ldrb	r3, [r7, #14]
 80054a8:	4413      	add	r3, r2
 80054aa:	b2db      	uxtb	r3, r3
 80054ac:	73bb      	strb	r3, [r7, #14]
        #if _WIZCHIP_ < W5200    //2016.10.28 peter add condition for w5100 and w5100s
            if(tmp > 8) return -1;
        #else
            if(tmp > 16) return -1;
 80054ae:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80054b2:	2b10      	cmp	r3, #16
 80054b4:	dd02      	ble.n	80054bc <wizchip_init+0xc0>
 80054b6:	f04f 33ff 	mov.w	r3, #4294967295
 80054ba:	e027      	b.n	800550c <wizchip_init+0x110>
        for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80054bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80054c0:	b2db      	uxtb	r3, r3
 80054c2:	3301      	adds	r3, #1
 80054c4:	b2db      	uxtb	r3, r3
 80054c6:	73fb      	strb	r3, [r7, #15]
 80054c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80054cc:	2b07      	cmp	r3, #7
 80054ce:	dde5      	ble.n	800549c <wizchip_init+0xa0>
        #endif
        }

        for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80054d0:	2300      	movs	r3, #0
 80054d2:	73fb      	strb	r3, [r7, #15]
 80054d4:	e015      	b.n	8005502 <wizchip_init+0x106>
        #if _WIZCHIP_ < W5200    // add condition for w5100
            j = 0;
            while((rxsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
            setSn_RXBUF_SIZE(i, j);
        #else
            setSn_RXBUF_SIZE(i, rxsize[i]);
 80054d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80054da:	009b      	lsls	r3, r3, #2
 80054dc:	3301      	adds	r3, #1
 80054de:	00db      	lsls	r3, r3, #3
 80054e0:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 80054e4:	4618      	mov	r0, r3
 80054e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80054ea:	683a      	ldr	r2, [r7, #0]
 80054ec:	4413      	add	r3, r2
 80054ee:	781b      	ldrb	r3, [r3, #0]
 80054f0:	4619      	mov	r1, r3
 80054f2:	f7ff fbbb 	bl	8004c6c <WIZCHIP_WRITE>
        for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80054f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80054fa:	b2db      	uxtb	r3, r3
 80054fc:	3301      	adds	r3, #1
 80054fe:	b2db      	uxtb	r3, r3
 8005500:	73fb      	strb	r3, [r7, #15]
 8005502:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005506:	2b07      	cmp	r3, #7
 8005508:	dde5      	ble.n	80054d6 <wizchip_init+0xda>
        #endif
        }
    #endif
   }
   return 0;
 800550a:	2300      	movs	r3, #0
}
 800550c:	4618      	mov	r0, r3
 800550e:	3710      	adds	r7, #16
 8005510:	46bd      	mov	sp, r7
 8005512:	bd80      	pop	{r7, pc}

08005514 <wizchip_setnetinfo>:
}
#endif


void wizchip_setnetinfo(wiz_NetInfo* pnetinfo)
{
 8005514:	b580      	push	{r7, lr}
 8005516:	b082      	sub	sp, #8
 8005518:	af00      	add	r7, sp, #0
 800551a:	6078      	str	r0, [r7, #4]
   setSHAR(pnetinfo->mac);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2206      	movs	r2, #6
 8005520:	4619      	mov	r1, r3
 8005522:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8005526:	f7ff fc4f 	bl	8004dc8 <WIZCHIP_WRITE_BUF>
   setGAR(pnetinfo->gw);
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	330e      	adds	r3, #14
 800552e:	2204      	movs	r2, #4
 8005530:	4619      	mov	r1, r3
 8005532:	f44f 7080 	mov.w	r0, #256	; 0x100
 8005536:	f7ff fc47 	bl	8004dc8 <WIZCHIP_WRITE_BUF>
   setSUBR(pnetinfo->sn);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	330a      	adds	r3, #10
 800553e:	2204      	movs	r2, #4
 8005540:	4619      	mov	r1, r3
 8005542:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8005546:	f7ff fc3f 	bl	8004dc8 <WIZCHIP_WRITE_BUF>
   setSIPR(pnetinfo->ip);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	3306      	adds	r3, #6
 800554e:	2204      	movs	r2, #4
 8005550:	4619      	mov	r1, r3
 8005552:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8005556:	f7ff fc37 	bl	8004dc8 <WIZCHIP_WRITE_BUF>
   _DNS_[0] = pnetinfo->dns[0];
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	7c9a      	ldrb	r2, [r3, #18]
 800555e:	4b0b      	ldr	r3, [pc, #44]	; (800558c <wizchip_setnetinfo+0x78>)
 8005560:	701a      	strb	r2, [r3, #0]
   _DNS_[1] = pnetinfo->dns[1];
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	7cda      	ldrb	r2, [r3, #19]
 8005566:	4b09      	ldr	r3, [pc, #36]	; (800558c <wizchip_setnetinfo+0x78>)
 8005568:	705a      	strb	r2, [r3, #1]
   _DNS_[2] = pnetinfo->dns[2];
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	7d1a      	ldrb	r2, [r3, #20]
 800556e:	4b07      	ldr	r3, [pc, #28]	; (800558c <wizchip_setnetinfo+0x78>)
 8005570:	709a      	strb	r2, [r3, #2]
   _DNS_[3] = pnetinfo->dns[3];
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	7d5a      	ldrb	r2, [r3, #21]
 8005576:	4b05      	ldr	r3, [pc, #20]	; (800558c <wizchip_setnetinfo+0x78>)
 8005578:	70da      	strb	r2, [r3, #3]
   _DHCP_   = pnetinfo->dhcp;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	7d9a      	ldrb	r2, [r3, #22]
 800557e:	4b04      	ldr	r3, [pc, #16]	; (8005590 <wizchip_setnetinfo+0x7c>)
 8005580:	701a      	strb	r2, [r3, #0]
}
 8005582:	bf00      	nop
 8005584:	3708      	adds	r7, #8
 8005586:	46bd      	mov	sp, r7
 8005588:	bd80      	pop	{r7, pc}
 800558a:	bf00      	nop
 800558c:	20000a7c 	.word	0x20000a7c
 8005590:	20000a80 	.word	0x20000a80

08005594 <wizchip_getnetinfo>:

void wizchip_getnetinfo(wiz_NetInfo* pnetinfo)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b082      	sub	sp, #8
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
   getSHAR(pnetinfo->mac);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2206      	movs	r2, #6
 80055a0:	4619      	mov	r1, r3
 80055a2:	f44f 6010 	mov.w	r0, #2304	; 0x900
 80055a6:	f7ff fbaf 	bl	8004d08 <WIZCHIP_READ_BUF>
   getGAR(pnetinfo->gw);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	330e      	adds	r3, #14
 80055ae:	2204      	movs	r2, #4
 80055b0:	4619      	mov	r1, r3
 80055b2:	f44f 7080 	mov.w	r0, #256	; 0x100
 80055b6:	f7ff fba7 	bl	8004d08 <WIZCHIP_READ_BUF>
   getSUBR(pnetinfo->sn);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	330a      	adds	r3, #10
 80055be:	2204      	movs	r2, #4
 80055c0:	4619      	mov	r1, r3
 80055c2:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 80055c6:	f7ff fb9f 	bl	8004d08 <WIZCHIP_READ_BUF>
   getSIPR(pnetinfo->ip);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	3306      	adds	r3, #6
 80055ce:	2204      	movs	r2, #4
 80055d0:	4619      	mov	r1, r3
 80055d2:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 80055d6:	f7ff fb97 	bl	8004d08 <WIZCHIP_READ_BUF>
   pnetinfo->dns[0]= _DNS_[0];
 80055da:	4b0c      	ldr	r3, [pc, #48]	; (800560c <wizchip_getnetinfo+0x78>)
 80055dc:	781a      	ldrb	r2, [r3, #0]
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	749a      	strb	r2, [r3, #18]
   pnetinfo->dns[1]= _DNS_[1];
 80055e2:	4b0a      	ldr	r3, [pc, #40]	; (800560c <wizchip_getnetinfo+0x78>)
 80055e4:	785a      	ldrb	r2, [r3, #1]
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	74da      	strb	r2, [r3, #19]
   pnetinfo->dns[2]= _DNS_[2];
 80055ea:	4b08      	ldr	r3, [pc, #32]	; (800560c <wizchip_getnetinfo+0x78>)
 80055ec:	789a      	ldrb	r2, [r3, #2]
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	751a      	strb	r2, [r3, #20]
   pnetinfo->dns[3]= _DNS_[3];
 80055f2:	4b06      	ldr	r3, [pc, #24]	; (800560c <wizchip_getnetinfo+0x78>)
 80055f4:	78da      	ldrb	r2, [r3, #3]
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	755a      	strb	r2, [r3, #21]
   pnetinfo->dhcp  = _DHCP_;
 80055fa:	4b05      	ldr	r3, [pc, #20]	; (8005610 <wizchip_getnetinfo+0x7c>)
 80055fc:	781a      	ldrb	r2, [r3, #0]
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	759a      	strb	r2, [r3, #22]
}
 8005602:	bf00      	nop
 8005604:	3708      	adds	r7, #8
 8005606:	46bd      	mov	sp, r7
 8005608:	bd80      	pop	{r7, pc}
 800560a:	bf00      	nop
 800560c:	20000a7c 	.word	0x20000a7c
 8005610:	20000a80 	.word	0x20000a80

08005614 <wizchip_setnetmode>:

int8_t wizchip_setnetmode(netmode_type netmode)
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b084      	sub	sp, #16
 8005618:	af00      	add	r7, sp, #0
 800561a:	4603      	mov	r3, r0
 800561c:	71fb      	strb	r3, [r7, #7]
   uint8_t tmp = 0;
 800561e:	2300      	movs	r3, #0
 8005620:	73fb      	strb	r3, [r7, #15]
#if _WIZCHIP_ != W5500
   if(netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK)) return -1;
#else
   if(netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK | NM_FORCEARP)) return -1;
 8005622:	79fb      	ldrb	r3, [r7, #7]
 8005624:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8005628:	2b00      	cmp	r3, #0
 800562a:	d002      	beq.n	8005632 <wizchip_setnetmode+0x1e>
 800562c:	f04f 33ff 	mov.w	r3, #4294967295
 8005630:	e00e      	b.n	8005650 <wizchip_setnetmode+0x3c>
#endif      
   tmp = getMR();
 8005632:	2000      	movs	r0, #0
 8005634:	f7ff face 	bl	8004bd4 <WIZCHIP_READ>
 8005638:	4603      	mov	r3, r0
 800563a:	73fb      	strb	r3, [r7, #15]
   tmp |= (uint8_t)netmode;
 800563c:	7bfa      	ldrb	r2, [r7, #15]
 800563e:	79fb      	ldrb	r3, [r7, #7]
 8005640:	4313      	orrs	r3, r2
 8005642:	73fb      	strb	r3, [r7, #15]
   setMR(tmp);
 8005644:	7bfb      	ldrb	r3, [r7, #15]
 8005646:	4619      	mov	r1, r3
 8005648:	2000      	movs	r0, #0
 800564a:	f7ff fb0f 	bl	8004c6c <WIZCHIP_WRITE>
   return 0;
 800564e:	2300      	movs	r3, #0
}
 8005650:	4618      	mov	r0, r3
 8005652:	3710      	adds	r7, #16
 8005654:	46bd      	mov	sp, r7
 8005656:	bd80      	pop	{r7, pc}

08005658 <wizchip_getnetmode>:

netmode_type wizchip_getnetmode(void)
{
 8005658:	b580      	push	{r7, lr}
 800565a:	af00      	add	r7, sp, #0
   return (netmode_type) getMR();
 800565c:	2000      	movs	r0, #0
 800565e:	f7ff fab9 	bl	8004bd4 <WIZCHIP_READ>
 8005662:	4603      	mov	r3, r0
}
 8005664:	4618      	mov	r0, r3
 8005666:	bd80      	pop	{r7, pc}

08005668 <wizchip_settimeout>:

void wizchip_settimeout(wiz_NetTimeout* nettime)
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b082      	sub	sp, #8
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
   setRCR(nettime->retry_cnt);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	781b      	ldrb	r3, [r3, #0]
 8005674:	4619      	mov	r1, r3
 8005676:	f44f 50d8 	mov.w	r0, #6912	; 0x1b00
 800567a:	f7ff faf7 	bl	8004c6c <WIZCHIP_WRITE>
   setRTR(nettime->time_100us);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	885b      	ldrh	r3, [r3, #2]
 8005682:	0a1b      	lsrs	r3, r3, #8
 8005684:	b29b      	uxth	r3, r3
 8005686:	b2db      	uxtb	r3, r3
 8005688:	4619      	mov	r1, r3
 800568a:	f44f 50c8 	mov.w	r0, #6400	; 0x1900
 800568e:	f7ff faed 	bl	8004c6c <WIZCHIP_WRITE>
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	885b      	ldrh	r3, [r3, #2]
 8005696:	b2db      	uxtb	r3, r3
 8005698:	4619      	mov	r1, r3
 800569a:	f44f 50d0 	mov.w	r0, #6656	; 0x1a00
 800569e:	f7ff fae5 	bl	8004c6c <WIZCHIP_WRITE>
}
 80056a2:	bf00      	nop
 80056a4:	3708      	adds	r7, #8
 80056a6:	46bd      	mov	sp, r7
 80056a8:	bd80      	pop	{r7, pc}

080056aa <wizchip_gettimeout>:

void wizchip_gettimeout(wiz_NetTimeout* nettime)
{
 80056aa:	b590      	push	{r4, r7, lr}
 80056ac:	b083      	sub	sp, #12
 80056ae:	af00      	add	r7, sp, #0
 80056b0:	6078      	str	r0, [r7, #4]
   nettime->retry_cnt = getRCR();
 80056b2:	f44f 50d8 	mov.w	r0, #6912	; 0x1b00
 80056b6:	f7ff fa8d 	bl	8004bd4 <WIZCHIP_READ>
 80056ba:	4603      	mov	r3, r0
 80056bc:	461a      	mov	r2, r3
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	701a      	strb	r2, [r3, #0]
   nettime->time_100us = getRTR();
 80056c2:	f44f 50c8 	mov.w	r0, #6400	; 0x1900
 80056c6:	f7ff fa85 	bl	8004bd4 <WIZCHIP_READ>
 80056ca:	4603      	mov	r3, r0
 80056cc:	b29b      	uxth	r3, r3
 80056ce:	021b      	lsls	r3, r3, #8
 80056d0:	b29c      	uxth	r4, r3
 80056d2:	f44f 50d0 	mov.w	r0, #6656	; 0x1a00
 80056d6:	f7ff fa7d 	bl	8004bd4 <WIZCHIP_READ>
 80056da:	4603      	mov	r3, r0
 80056dc:	b29b      	uxth	r3, r3
 80056de:	4423      	add	r3, r4
 80056e0:	b29a      	uxth	r2, r3
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	805a      	strh	r2, [r3, #2]
}
 80056e6:	bf00      	nop
 80056e8:	370c      	adds	r7, #12
 80056ea:	46bd      	mov	sp, r7
 80056ec:	bd90      	pop	{r4, r7, pc}
	...

080056f0 <W5500_Select>:
#include "wiznet_api.h"

static wiz_NetInfo gWIZNETINFO;

void W5500_Select(void)
{
 80056f0:	b580      	push	{r7, lr}
 80056f2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(WIZNET_CS_PORT, WIZNET_CS_PIN, GPIO_PIN_RESET);
 80056f4:	2200      	movs	r2, #0
 80056f6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80056fa:	4802      	ldr	r0, [pc, #8]	; (8005704 <W5500_Select+0x14>)
 80056fc:	f000 ffda 	bl	80066b4 <HAL_GPIO_WritePin>
}
 8005700:	bf00      	nop
 8005702:	bd80      	pop	{r7, pc}
 8005704:	40020400 	.word	0x40020400

08005708 <W5500_Deselect>:

void W5500_Deselect(void)
{
 8005708:	b580      	push	{r7, lr}
 800570a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(WIZNET_CS_PORT, WIZNET_CS_PIN, GPIO_PIN_SET);
 800570c:	2201      	movs	r2, #1
 800570e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005712:	4802      	ldr	r0, [pc, #8]	; (800571c <W5500_Deselect+0x14>)
 8005714:	f000 ffce 	bl	80066b4 <HAL_GPIO_WritePin>
}
 8005718:	bf00      	nop
 800571a:	bd80      	pop	{r7, pc}
 800571c:	40020400 	.word	0x40020400

08005720 <W5500_ReadBuff>:

void W5500_ReadBuff(uint8_t* buff, uint16_t len)
{
 8005720:	b580      	push	{r7, lr}
 8005722:	b082      	sub	sp, #8
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
 8005728:	460b      	mov	r3, r1
 800572a:	807b      	strh	r3, [r7, #2]
	HAL_SPI_Receive(WIZNET_SPI_INSTANCE, buff, len, HAL_MAX_DELAY);
 800572c:	887a      	ldrh	r2, [r7, #2]
 800572e:	f04f 33ff 	mov.w	r3, #4294967295
 8005732:	6879      	ldr	r1, [r7, #4]
 8005734:	4803      	ldr	r0, [pc, #12]	; (8005744 <W5500_ReadBuff+0x24>)
 8005736:	f002 faa9 	bl	8007c8c <HAL_SPI_Receive>
}
 800573a:	bf00      	nop
 800573c:	3708      	adds	r7, #8
 800573e:	46bd      	mov	sp, r7
 8005740:	bd80      	pop	{r7, pc}
 8005742:	bf00      	nop
 8005744:	20000258 	.word	0x20000258

08005748 <W5500_WriteBuff>:

void W5500_WriteBuff(uint8_t* buff, uint16_t len)
{
 8005748:	b580      	push	{r7, lr}
 800574a:	b082      	sub	sp, #8
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
 8005750:	460b      	mov	r3, r1
 8005752:	807b      	strh	r3, [r7, #2]
	HAL_SPI_Transmit(WIZNET_SPI_INSTANCE, buff, len, HAL_MAX_DELAY);
 8005754:	887a      	ldrh	r2, [r7, #2]
 8005756:	f04f 33ff 	mov.w	r3, #4294967295
 800575a:	6879      	ldr	r1, [r7, #4]
 800575c:	4803      	ldr	r0, [pc, #12]	; (800576c <W5500_WriteBuff+0x24>)
 800575e:	f002 f952 	bl	8007a06 <HAL_SPI_Transmit>
}
 8005762:	bf00      	nop
 8005764:	3708      	adds	r7, #8
 8005766:	46bd      	mov	sp, r7
 8005768:	bd80      	pop	{r7, pc}
 800576a:	bf00      	nop
 800576c:	20000258 	.word	0x20000258

08005770 <W5500_ReadByte>:

uint8_t W5500_ReadByte(void)
{
 8005770:	b580      	push	{r7, lr}
 8005772:	b082      	sub	sp, #8
 8005774:	af00      	add	r7, sp, #0
	uint8_t byte;
	W5500_ReadBuff(&byte, sizeof(byte));
 8005776:	1dfb      	adds	r3, r7, #7
 8005778:	2101      	movs	r1, #1
 800577a:	4618      	mov	r0, r3
 800577c:	f7ff ffd0 	bl	8005720 <W5500_ReadBuff>
	return byte;
 8005780:	79fb      	ldrb	r3, [r7, #7]
}
 8005782:	4618      	mov	r0, r3
 8005784:	3708      	adds	r7, #8
 8005786:	46bd      	mov	sp, r7
 8005788:	bd80      	pop	{r7, pc}

0800578a <W5500_WriteByte>:

void W5500_WriteByte(uint8_t byte)
{
 800578a:	b580      	push	{r7, lr}
 800578c:	b082      	sub	sp, #8
 800578e:	af00      	add	r7, sp, #0
 8005790:	4603      	mov	r3, r0
 8005792:	71fb      	strb	r3, [r7, #7]
	W5500_WriteBuff(&byte, sizeof(byte));
 8005794:	1dfb      	adds	r3, r7, #7
 8005796:	2101      	movs	r1, #1
 8005798:	4618      	mov	r0, r3
 800579a:	f7ff ffd5 	bl	8005748 <W5500_WriteBuff>
}
 800579e:	bf00      	nop
 80057a0:	3708      	adds	r7, #8
 80057a2:	46bd      	mov	sp, r7
 80057a4:	bd80      	pop	{r7, pc}
	...

080057a8 <W5500_SetAddress>:

void W5500_SetAddress(wiz_NetInfo info)
{
 80057a8:	b084      	sub	sp, #16
 80057aa:	b4b0      	push	{r4, r5, r7}
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	f107 040c 	add.w	r4, r7, #12
 80057b2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	gWIZNETINFO = info;
 80057b6:	4b09      	ldr	r3, [pc, #36]	; (80057dc <W5500_SetAddress+0x34>)
 80057b8:	461c      	mov	r4, r3
 80057ba:	f107 050c 	add.w	r5, r7, #12
 80057be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80057c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80057c2:	e895 0003 	ldmia.w	r5, {r0, r1}
 80057c6:	6020      	str	r0, [r4, #0]
 80057c8:	3404      	adds	r4, #4
 80057ca:	8021      	strh	r1, [r4, #0]
 80057cc:	3402      	adds	r4, #2
 80057ce:	0c0b      	lsrs	r3, r1, #16
 80057d0:	7023      	strb	r3, [r4, #0]
}
 80057d2:	bf00      	nop
 80057d4:	46bd      	mov	sp, r7
 80057d6:	bcb0      	pop	{r4, r5, r7}
 80057d8:	b004      	add	sp, #16
 80057da:	4770      	bx	lr
 80057dc:	20000a84 	.word	0x20000a84

080057e0 <W5500_Reboot>:
void W5500_Reboot()
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	b082      	sub	sp, #8
 80057e4:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(WIZNET_RST_PORT, WIZNET_RST_PIN, GPIO_PIN_RESET);
 80057e6:	2200      	movs	r2, #0
 80057e8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80057ec:	4817      	ldr	r0, [pc, #92]	; (800584c <W5500_Reboot+0x6c>)
 80057ee:	f000 ff61 	bl	80066b4 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 80057f2:	2005      	movs	r0, #5
 80057f4:	f000 f8d8 	bl	80059a8 <HAL_Delay>
	HAL_GPIO_WritePin(WIZNET_RST_PORT, WIZNET_RST_PIN, GPIO_PIN_SET);
 80057f8:	2201      	movs	r2, #1
 80057fa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80057fe:	4813      	ldr	r0, [pc, #76]	; (800584c <W5500_Reboot+0x6c>)
 8005800:	f000 ff58 	bl	80066b4 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8005804:	2005      	movs	r0, #5
 8005806:	f000 f8cf 	bl	80059a8 <HAL_Delay>
	reg_wizchip_cs_cbfunc(W5500_Select, W5500_Deselect);
 800580a:	4911      	ldr	r1, [pc, #68]	; (8005850 <W5500_Reboot+0x70>)
 800580c:	4811      	ldr	r0, [pc, #68]	; (8005854 <W5500_Reboot+0x74>)
 800580e:	f7ff fced 	bl	80051ec <reg_wizchip_cs_cbfunc>
	reg_wizchip_spi_cbfunc(W5500_ReadByte, W5500_WriteByte);
 8005812:	4911      	ldr	r1, [pc, #68]	; (8005858 <W5500_Reboot+0x78>)
 8005814:	4811      	ldr	r0, [pc, #68]	; (800585c <W5500_Reboot+0x7c>)
 8005816:	f7ff fd0f 	bl	8005238 <reg_wizchip_spi_cbfunc>
	reg_wizchip_spiburst_cbfunc(W5500_ReadBuff, W5500_WriteBuff);
 800581a:	4911      	ldr	r1, [pc, #68]	; (8005860 <W5500_Reboot+0x80>)
 800581c:	4811      	ldr	r0, [pc, #68]	; (8005864 <W5500_Reboot+0x84>)
 800581e:	f7ff fd37 	bl	8005290 <reg_wizchip_spiburst_cbfunc>
	uint8_t rx_tx_buff_sizes[] = {2, 2, 2, 2, 2, 2, 2, 2};
 8005822:	4a11      	ldr	r2, [pc, #68]	; (8005868 <W5500_Reboot+0x88>)
 8005824:	463b      	mov	r3, r7
 8005826:	e892 0003 	ldmia.w	r2, {r0, r1}
 800582a:	e883 0003 	stmia.w	r3, {r0, r1}
	wizchip_init(rx_tx_buff_sizes, rx_tx_buff_sizes);
 800582e:	463a      	mov	r2, r7
 8005830:	463b      	mov	r3, r7
 8005832:	4611      	mov	r1, r2
 8005834:	4618      	mov	r0, r3
 8005836:	f7ff fde1 	bl	80053fc <wizchip_init>
	ctlnetwork(CN_SET_NETINFO, (void*) &gWIZNETINFO);
 800583a:	490c      	ldr	r1, [pc, #48]	; (800586c <W5500_Reboot+0x8c>)
 800583c:	2000      	movs	r0, #0
 800583e:	f7ff fd53 	bl	80052e8 <ctlnetwork>
}
 8005842:	bf00      	nop
 8005844:	3708      	adds	r7, #8
 8005846:	46bd      	mov	sp, r7
 8005848:	bd80      	pop	{r7, pc}
 800584a:	bf00      	nop
 800584c:	40020400 	.word	0x40020400
 8005850:	08005709 	.word	0x08005709
 8005854:	080056f1 	.word	0x080056f1
 8005858:	0800578b 	.word	0x0800578b
 800585c:	08005771 	.word	0x08005771
 8005860:	08005749 	.word	0x08005749
 8005864:	08005721 	.word	0x08005721
 8005868:	0800ae6c 	.word	0x0800ae6c
 800586c:	20000a84 	.word	0x20000a84

08005870 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8005870:	f8df d034 	ldr.w	sp, [pc, #52]	; 80058a8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8005874:	f7fd fe94 	bl	80035a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005878:	480c      	ldr	r0, [pc, #48]	; (80058ac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800587a:	490d      	ldr	r1, [pc, #52]	; (80058b0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800587c:	4a0d      	ldr	r2, [pc, #52]	; (80058b4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800587e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005880:	e002      	b.n	8005888 <LoopCopyDataInit>

08005882 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005882:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005884:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005886:	3304      	adds	r3, #4

08005888 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005888:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800588a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800588c:	d3f9      	bcc.n	8005882 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800588e:	4a0a      	ldr	r2, [pc, #40]	; (80058b8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005890:	4c0a      	ldr	r4, [pc, #40]	; (80058bc <LoopFillZerobss+0x22>)
  movs r3, #0
 8005892:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005894:	e001      	b.n	800589a <LoopFillZerobss>

08005896 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005896:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005898:	3204      	adds	r2, #4

0800589a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800589a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800589c:	d3fb      	bcc.n	8005896 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800589e:	f004 faa5 	bl	8009dec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80058a2:	f7fd f8c9 	bl	8002a38 <main>
  bx  lr    
 80058a6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80058a8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80058ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80058b0:	200000e0 	.word	0x200000e0
  ldr r2, =_sidata
 80058b4:	0800b670 	.word	0x0800b670
  ldr r2, =_sbss
 80058b8:	200000e0 	.word	0x200000e0
  ldr r4, =_ebss
 80058bc:	20000c08 	.word	0x20000c08

080058c0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80058c0:	e7fe      	b.n	80058c0 <ADC_IRQHandler>
	...

080058c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80058c8:	4b0e      	ldr	r3, [pc, #56]	; (8005904 <HAL_Init+0x40>)
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	4a0d      	ldr	r2, [pc, #52]	; (8005904 <HAL_Init+0x40>)
 80058ce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80058d2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80058d4:	4b0b      	ldr	r3, [pc, #44]	; (8005904 <HAL_Init+0x40>)
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	4a0a      	ldr	r2, [pc, #40]	; (8005904 <HAL_Init+0x40>)
 80058da:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80058de:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80058e0:	4b08      	ldr	r3, [pc, #32]	; (8005904 <HAL_Init+0x40>)
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	4a07      	ldr	r2, [pc, #28]	; (8005904 <HAL_Init+0x40>)
 80058e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80058ea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80058ec:	2003      	movs	r0, #3
 80058ee:	f000 f973 	bl	8005bd8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80058f2:	200f      	movs	r0, #15
 80058f4:	f000 f808 	bl	8005908 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80058f8:	f7fd fbb0 	bl	800305c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80058fc:	2300      	movs	r3, #0
}
 80058fe:	4618      	mov	r0, r3
 8005900:	bd80      	pop	{r7, pc}
 8005902:	bf00      	nop
 8005904:	40023c00 	.word	0x40023c00

08005908 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005908:	b580      	push	{r7, lr}
 800590a:	b082      	sub	sp, #8
 800590c:	af00      	add	r7, sp, #0
 800590e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005910:	4b12      	ldr	r3, [pc, #72]	; (800595c <HAL_InitTick+0x54>)
 8005912:	681a      	ldr	r2, [r3, #0]
 8005914:	4b12      	ldr	r3, [pc, #72]	; (8005960 <HAL_InitTick+0x58>)
 8005916:	781b      	ldrb	r3, [r3, #0]
 8005918:	4619      	mov	r1, r3
 800591a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800591e:	fbb3 f3f1 	udiv	r3, r3, r1
 8005922:	fbb2 f3f3 	udiv	r3, r2, r3
 8005926:	4618      	mov	r0, r3
 8005928:	f000 f999 	bl	8005c5e <HAL_SYSTICK_Config>
 800592c:	4603      	mov	r3, r0
 800592e:	2b00      	cmp	r3, #0
 8005930:	d001      	beq.n	8005936 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005932:	2301      	movs	r3, #1
 8005934:	e00e      	b.n	8005954 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2b0f      	cmp	r3, #15
 800593a:	d80a      	bhi.n	8005952 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800593c:	2200      	movs	r2, #0
 800593e:	6879      	ldr	r1, [r7, #4]
 8005940:	f04f 30ff 	mov.w	r0, #4294967295
 8005944:	f000 f953 	bl	8005bee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005948:	4a06      	ldr	r2, [pc, #24]	; (8005964 <HAL_InitTick+0x5c>)
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800594e:	2300      	movs	r3, #0
 8005950:	e000      	b.n	8005954 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005952:	2301      	movs	r3, #1
}
 8005954:	4618      	mov	r0, r3
 8005956:	3708      	adds	r7, #8
 8005958:	46bd      	mov	sp, r7
 800595a:	bd80      	pop	{r7, pc}
 800595c:	20000044 	.word	0x20000044
 8005960:	20000078 	.word	0x20000078
 8005964:	20000074 	.word	0x20000074

08005968 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005968:	b480      	push	{r7}
 800596a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800596c:	4b06      	ldr	r3, [pc, #24]	; (8005988 <HAL_IncTick+0x20>)
 800596e:	781b      	ldrb	r3, [r3, #0]
 8005970:	461a      	mov	r2, r3
 8005972:	4b06      	ldr	r3, [pc, #24]	; (800598c <HAL_IncTick+0x24>)
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	4413      	add	r3, r2
 8005978:	4a04      	ldr	r2, [pc, #16]	; (800598c <HAL_IncTick+0x24>)
 800597a:	6013      	str	r3, [r2, #0]
}
 800597c:	bf00      	nop
 800597e:	46bd      	mov	sp, r7
 8005980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005984:	4770      	bx	lr
 8005986:	bf00      	nop
 8005988:	20000078 	.word	0x20000078
 800598c:	20000a9c 	.word	0x20000a9c

08005990 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005990:	b480      	push	{r7}
 8005992:	af00      	add	r7, sp, #0
  return uwTick;
 8005994:	4b03      	ldr	r3, [pc, #12]	; (80059a4 <HAL_GetTick+0x14>)
 8005996:	681b      	ldr	r3, [r3, #0]
}
 8005998:	4618      	mov	r0, r3
 800599a:	46bd      	mov	sp, r7
 800599c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a0:	4770      	bx	lr
 80059a2:	bf00      	nop
 80059a4:	20000a9c 	.word	0x20000a9c

080059a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b084      	sub	sp, #16
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80059b0:	f7ff ffee 	bl	8005990 <HAL_GetTick>
 80059b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059c0:	d005      	beq.n	80059ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80059c2:	4b0a      	ldr	r3, [pc, #40]	; (80059ec <HAL_Delay+0x44>)
 80059c4:	781b      	ldrb	r3, [r3, #0]
 80059c6:	461a      	mov	r2, r3
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	4413      	add	r3, r2
 80059cc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80059ce:	bf00      	nop
 80059d0:	f7ff ffde 	bl	8005990 <HAL_GetTick>
 80059d4:	4602      	mov	r2, r0
 80059d6:	68bb      	ldr	r3, [r7, #8]
 80059d8:	1ad3      	subs	r3, r2, r3
 80059da:	68fa      	ldr	r2, [r7, #12]
 80059dc:	429a      	cmp	r2, r3
 80059de:	d8f7      	bhi.n	80059d0 <HAL_Delay+0x28>
  {
  }
}
 80059e0:	bf00      	nop
 80059e2:	bf00      	nop
 80059e4:	3710      	adds	r7, #16
 80059e6:	46bd      	mov	sp, r7
 80059e8:	bd80      	pop	{r7, pc}
 80059ea:	bf00      	nop
 80059ec:	20000078 	.word	0x20000078

080059f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80059f0:	b480      	push	{r7}
 80059f2:	b085      	sub	sp, #20
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	f003 0307 	and.w	r3, r3, #7
 80059fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005a00:	4b0c      	ldr	r3, [pc, #48]	; (8005a34 <__NVIC_SetPriorityGrouping+0x44>)
 8005a02:	68db      	ldr	r3, [r3, #12]
 8005a04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005a06:	68ba      	ldr	r2, [r7, #8]
 8005a08:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005a0c:	4013      	ands	r3, r2
 8005a0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005a14:	68bb      	ldr	r3, [r7, #8]
 8005a16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005a18:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005a1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005a20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005a22:	4a04      	ldr	r2, [pc, #16]	; (8005a34 <__NVIC_SetPriorityGrouping+0x44>)
 8005a24:	68bb      	ldr	r3, [r7, #8]
 8005a26:	60d3      	str	r3, [r2, #12]
}
 8005a28:	bf00      	nop
 8005a2a:	3714      	adds	r7, #20
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a32:	4770      	bx	lr
 8005a34:	e000ed00 	.word	0xe000ed00

08005a38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005a38:	b480      	push	{r7}
 8005a3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005a3c:	4b04      	ldr	r3, [pc, #16]	; (8005a50 <__NVIC_GetPriorityGrouping+0x18>)
 8005a3e:	68db      	ldr	r3, [r3, #12]
 8005a40:	0a1b      	lsrs	r3, r3, #8
 8005a42:	f003 0307 	and.w	r3, r3, #7
}
 8005a46:	4618      	mov	r0, r3
 8005a48:	46bd      	mov	sp, r7
 8005a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4e:	4770      	bx	lr
 8005a50:	e000ed00 	.word	0xe000ed00

08005a54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005a54:	b480      	push	{r7}
 8005a56:	b083      	sub	sp, #12
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	4603      	mov	r3, r0
 8005a5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005a5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	db0b      	blt.n	8005a7e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005a66:	79fb      	ldrb	r3, [r7, #7]
 8005a68:	f003 021f 	and.w	r2, r3, #31
 8005a6c:	4907      	ldr	r1, [pc, #28]	; (8005a8c <__NVIC_EnableIRQ+0x38>)
 8005a6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a72:	095b      	lsrs	r3, r3, #5
 8005a74:	2001      	movs	r0, #1
 8005a76:	fa00 f202 	lsl.w	r2, r0, r2
 8005a7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005a7e:	bf00      	nop
 8005a80:	370c      	adds	r7, #12
 8005a82:	46bd      	mov	sp, r7
 8005a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a88:	4770      	bx	lr
 8005a8a:	bf00      	nop
 8005a8c:	e000e100 	.word	0xe000e100

08005a90 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005a90:	b480      	push	{r7}
 8005a92:	b083      	sub	sp, #12
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	4603      	mov	r3, r0
 8005a98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005a9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	db12      	blt.n	8005ac8 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005aa2:	79fb      	ldrb	r3, [r7, #7]
 8005aa4:	f003 021f 	and.w	r2, r3, #31
 8005aa8:	490a      	ldr	r1, [pc, #40]	; (8005ad4 <__NVIC_DisableIRQ+0x44>)
 8005aaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005aae:	095b      	lsrs	r3, r3, #5
 8005ab0:	2001      	movs	r0, #1
 8005ab2:	fa00 f202 	lsl.w	r2, r0, r2
 8005ab6:	3320      	adds	r3, #32
 8005ab8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8005abc:	f3bf 8f4f 	dsb	sy
}
 8005ac0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8005ac2:	f3bf 8f6f 	isb	sy
}
 8005ac6:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8005ac8:	bf00      	nop
 8005aca:	370c      	adds	r7, #12
 8005acc:	46bd      	mov	sp, r7
 8005ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad2:	4770      	bx	lr
 8005ad4:	e000e100 	.word	0xe000e100

08005ad8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005ad8:	b480      	push	{r7}
 8005ada:	b083      	sub	sp, #12
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	4603      	mov	r3, r0
 8005ae0:	6039      	str	r1, [r7, #0]
 8005ae2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005ae4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	db0a      	blt.n	8005b02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	b2da      	uxtb	r2, r3
 8005af0:	490c      	ldr	r1, [pc, #48]	; (8005b24 <__NVIC_SetPriority+0x4c>)
 8005af2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005af6:	0112      	lsls	r2, r2, #4
 8005af8:	b2d2      	uxtb	r2, r2
 8005afa:	440b      	add	r3, r1
 8005afc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005b00:	e00a      	b.n	8005b18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005b02:	683b      	ldr	r3, [r7, #0]
 8005b04:	b2da      	uxtb	r2, r3
 8005b06:	4908      	ldr	r1, [pc, #32]	; (8005b28 <__NVIC_SetPriority+0x50>)
 8005b08:	79fb      	ldrb	r3, [r7, #7]
 8005b0a:	f003 030f 	and.w	r3, r3, #15
 8005b0e:	3b04      	subs	r3, #4
 8005b10:	0112      	lsls	r2, r2, #4
 8005b12:	b2d2      	uxtb	r2, r2
 8005b14:	440b      	add	r3, r1
 8005b16:	761a      	strb	r2, [r3, #24]
}
 8005b18:	bf00      	nop
 8005b1a:	370c      	adds	r7, #12
 8005b1c:	46bd      	mov	sp, r7
 8005b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b22:	4770      	bx	lr
 8005b24:	e000e100 	.word	0xe000e100
 8005b28:	e000ed00 	.word	0xe000ed00

08005b2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005b2c:	b480      	push	{r7}
 8005b2e:	b089      	sub	sp, #36	; 0x24
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	60f8      	str	r0, [r7, #12]
 8005b34:	60b9      	str	r1, [r7, #8]
 8005b36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	f003 0307 	and.w	r3, r3, #7
 8005b3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005b40:	69fb      	ldr	r3, [r7, #28]
 8005b42:	f1c3 0307 	rsb	r3, r3, #7
 8005b46:	2b04      	cmp	r3, #4
 8005b48:	bf28      	it	cs
 8005b4a:	2304      	movcs	r3, #4
 8005b4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005b4e:	69fb      	ldr	r3, [r7, #28]
 8005b50:	3304      	adds	r3, #4
 8005b52:	2b06      	cmp	r3, #6
 8005b54:	d902      	bls.n	8005b5c <NVIC_EncodePriority+0x30>
 8005b56:	69fb      	ldr	r3, [r7, #28]
 8005b58:	3b03      	subs	r3, #3
 8005b5a:	e000      	b.n	8005b5e <NVIC_EncodePriority+0x32>
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005b60:	f04f 32ff 	mov.w	r2, #4294967295
 8005b64:	69bb      	ldr	r3, [r7, #24]
 8005b66:	fa02 f303 	lsl.w	r3, r2, r3
 8005b6a:	43da      	mvns	r2, r3
 8005b6c:	68bb      	ldr	r3, [r7, #8]
 8005b6e:	401a      	ands	r2, r3
 8005b70:	697b      	ldr	r3, [r7, #20]
 8005b72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005b74:	f04f 31ff 	mov.w	r1, #4294967295
 8005b78:	697b      	ldr	r3, [r7, #20]
 8005b7a:	fa01 f303 	lsl.w	r3, r1, r3
 8005b7e:	43d9      	mvns	r1, r3
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005b84:	4313      	orrs	r3, r2
         );
}
 8005b86:	4618      	mov	r0, r3
 8005b88:	3724      	adds	r7, #36	; 0x24
 8005b8a:	46bd      	mov	sp, r7
 8005b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b90:	4770      	bx	lr
	...

08005b94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b082      	sub	sp, #8
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	3b01      	subs	r3, #1
 8005ba0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005ba4:	d301      	bcc.n	8005baa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005ba6:	2301      	movs	r3, #1
 8005ba8:	e00f      	b.n	8005bca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005baa:	4a0a      	ldr	r2, [pc, #40]	; (8005bd4 <SysTick_Config+0x40>)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	3b01      	subs	r3, #1
 8005bb0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005bb2:	210f      	movs	r1, #15
 8005bb4:	f04f 30ff 	mov.w	r0, #4294967295
 8005bb8:	f7ff ff8e 	bl	8005ad8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005bbc:	4b05      	ldr	r3, [pc, #20]	; (8005bd4 <SysTick_Config+0x40>)
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005bc2:	4b04      	ldr	r3, [pc, #16]	; (8005bd4 <SysTick_Config+0x40>)
 8005bc4:	2207      	movs	r2, #7
 8005bc6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005bc8:	2300      	movs	r3, #0
}
 8005bca:	4618      	mov	r0, r3
 8005bcc:	3708      	adds	r7, #8
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	bd80      	pop	{r7, pc}
 8005bd2:	bf00      	nop
 8005bd4:	e000e010 	.word	0xe000e010

08005bd8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b082      	sub	sp, #8
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005be0:	6878      	ldr	r0, [r7, #4]
 8005be2:	f7ff ff05 	bl	80059f0 <__NVIC_SetPriorityGrouping>
}
 8005be6:	bf00      	nop
 8005be8:	3708      	adds	r7, #8
 8005bea:	46bd      	mov	sp, r7
 8005bec:	bd80      	pop	{r7, pc}

08005bee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005bee:	b580      	push	{r7, lr}
 8005bf0:	b086      	sub	sp, #24
 8005bf2:	af00      	add	r7, sp, #0
 8005bf4:	4603      	mov	r3, r0
 8005bf6:	60b9      	str	r1, [r7, #8]
 8005bf8:	607a      	str	r2, [r7, #4]
 8005bfa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005c00:	f7ff ff1a 	bl	8005a38 <__NVIC_GetPriorityGrouping>
 8005c04:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005c06:	687a      	ldr	r2, [r7, #4]
 8005c08:	68b9      	ldr	r1, [r7, #8]
 8005c0a:	6978      	ldr	r0, [r7, #20]
 8005c0c:	f7ff ff8e 	bl	8005b2c <NVIC_EncodePriority>
 8005c10:	4602      	mov	r2, r0
 8005c12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005c16:	4611      	mov	r1, r2
 8005c18:	4618      	mov	r0, r3
 8005c1a:	f7ff ff5d 	bl	8005ad8 <__NVIC_SetPriority>
}
 8005c1e:	bf00      	nop
 8005c20:	3718      	adds	r7, #24
 8005c22:	46bd      	mov	sp, r7
 8005c24:	bd80      	pop	{r7, pc}

08005c26 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005c26:	b580      	push	{r7, lr}
 8005c28:	b082      	sub	sp, #8
 8005c2a:	af00      	add	r7, sp, #0
 8005c2c:	4603      	mov	r3, r0
 8005c2e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005c30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c34:	4618      	mov	r0, r3
 8005c36:	f7ff ff0d 	bl	8005a54 <__NVIC_EnableIRQ>
}
 8005c3a:	bf00      	nop
 8005c3c:	3708      	adds	r7, #8
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	bd80      	pop	{r7, pc}

08005c42 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005c42:	b580      	push	{r7, lr}
 8005c44:	b082      	sub	sp, #8
 8005c46:	af00      	add	r7, sp, #0
 8005c48:	4603      	mov	r3, r0
 8005c4a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8005c4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c50:	4618      	mov	r0, r3
 8005c52:	f7ff ff1d 	bl	8005a90 <__NVIC_DisableIRQ>
}
 8005c56:	bf00      	nop
 8005c58:	3708      	adds	r7, #8
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	bd80      	pop	{r7, pc}

08005c5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005c5e:	b580      	push	{r7, lr}
 8005c60:	b082      	sub	sp, #8
 8005c62:	af00      	add	r7, sp, #0
 8005c64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005c66:	6878      	ldr	r0, [r7, #4]
 8005c68:	f7ff ff94 	bl	8005b94 <SysTick_Config>
 8005c6c:	4603      	mov	r3, r0
}
 8005c6e:	4618      	mov	r0, r3
 8005c70:	3708      	adds	r7, #8
 8005c72:	46bd      	mov	sp, r7
 8005c74:	bd80      	pop	{r7, pc}

08005c76 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005c76:	b580      	push	{r7, lr}
 8005c78:	b084      	sub	sp, #16
 8005c7a:	af00      	add	r7, sp, #0
 8005c7c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c82:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005c84:	f7ff fe84 	bl	8005990 <HAL_GetTick>
 8005c88:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005c90:	b2db      	uxtb	r3, r3
 8005c92:	2b02      	cmp	r3, #2
 8005c94:	d008      	beq.n	8005ca8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	2280      	movs	r2, #128	; 0x80
 8005c9a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8005ca4:	2301      	movs	r3, #1
 8005ca6:	e052      	b.n	8005d4e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	681a      	ldr	r2, [r3, #0]
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f022 0216 	bic.w	r2, r2, #22
 8005cb6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	695a      	ldr	r2, [r3, #20]
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005cc6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d103      	bne.n	8005cd8 <HAL_DMA_Abort+0x62>
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d007      	beq.n	8005ce8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	681a      	ldr	r2, [r3, #0]
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f022 0208 	bic.w	r2, r2, #8
 8005ce6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	681a      	ldr	r2, [r3, #0]
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f022 0201 	bic.w	r2, r2, #1
 8005cf6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005cf8:	e013      	b.n	8005d22 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005cfa:	f7ff fe49 	bl	8005990 <HAL_GetTick>
 8005cfe:	4602      	mov	r2, r0
 8005d00:	68bb      	ldr	r3, [r7, #8]
 8005d02:	1ad3      	subs	r3, r2, r3
 8005d04:	2b05      	cmp	r3, #5
 8005d06:	d90c      	bls.n	8005d22 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2220      	movs	r2, #32
 8005d0c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2203      	movs	r2, #3
 8005d12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	2200      	movs	r2, #0
 8005d1a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8005d1e:	2303      	movs	r3, #3
 8005d20:	e015      	b.n	8005d4e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f003 0301 	and.w	r3, r3, #1
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d1e4      	bne.n	8005cfa <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d34:	223f      	movs	r2, #63	; 0x3f
 8005d36:	409a      	lsls	r2, r3
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2201      	movs	r2, #1
 8005d40:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2200      	movs	r2, #0
 8005d48:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8005d4c:	2300      	movs	r3, #0
}
 8005d4e:	4618      	mov	r0, r3
 8005d50:	3710      	adds	r7, #16
 8005d52:	46bd      	mov	sp, r7
 8005d54:	bd80      	pop	{r7, pc}

08005d56 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005d56:	b480      	push	{r7}
 8005d58:	b083      	sub	sp, #12
 8005d5a:	af00      	add	r7, sp, #0
 8005d5c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005d64:	b2db      	uxtb	r3, r3
 8005d66:	2b02      	cmp	r3, #2
 8005d68:	d004      	beq.n	8005d74 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	2280      	movs	r2, #128	; 0x80
 8005d6e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005d70:	2301      	movs	r3, #1
 8005d72:	e00c      	b.n	8005d8e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2205      	movs	r2, #5
 8005d78:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	681a      	ldr	r2, [r3, #0]
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f022 0201 	bic.w	r2, r2, #1
 8005d8a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005d8c:	2300      	movs	r3, #0
}
 8005d8e:	4618      	mov	r0, r3
 8005d90:	370c      	adds	r7, #12
 8005d92:	46bd      	mov	sp, r7
 8005d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d98:	4770      	bx	lr
	...

08005d9c <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8005d9c:	b580      	push	{r7, lr}
 8005d9e:	b086      	sub	sp, #24
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	60f8      	str	r0, [r7, #12]
 8005da4:	60b9      	str	r1, [r7, #8]
 8005da6:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005daa:	2301      	movs	r3, #1
 8005dac:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8005dae:	4b23      	ldr	r3, [pc, #140]	; (8005e3c <HAL_FLASH_Program+0xa0>)
 8005db0:	7e1b      	ldrb	r3, [r3, #24]
 8005db2:	2b01      	cmp	r3, #1
 8005db4:	d101      	bne.n	8005dba <HAL_FLASH_Program+0x1e>
 8005db6:	2302      	movs	r3, #2
 8005db8:	e03b      	b.n	8005e32 <HAL_FLASH_Program+0x96>
 8005dba:	4b20      	ldr	r3, [pc, #128]	; (8005e3c <HAL_FLASH_Program+0xa0>)
 8005dbc:	2201      	movs	r2, #1
 8005dbe:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005dc0:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005dc4:	f000 f870 	bl	8005ea8 <FLASH_WaitForLastOperation>
 8005dc8:	4603      	mov	r3, r0
 8005dca:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8005dcc:	7dfb      	ldrb	r3, [r7, #23]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d12b      	bne.n	8005e2a <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d105      	bne.n	8005de4 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8005dd8:	783b      	ldrb	r3, [r7, #0]
 8005dda:	4619      	mov	r1, r3
 8005ddc:	68b8      	ldr	r0, [r7, #8]
 8005dde:	f000 f91b 	bl	8006018 <FLASH_Program_Byte>
 8005de2:	e016      	b.n	8005e12 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	2b01      	cmp	r3, #1
 8005de8:	d105      	bne.n	8005df6 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8005dea:	883b      	ldrh	r3, [r7, #0]
 8005dec:	4619      	mov	r1, r3
 8005dee:	68b8      	ldr	r0, [r7, #8]
 8005df0:	f000 f8ee 	bl	8005fd0 <FLASH_Program_HalfWord>
 8005df4:	e00d      	b.n	8005e12 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	2b02      	cmp	r3, #2
 8005dfa:	d105      	bne.n	8005e08 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8005dfc:	683b      	ldr	r3, [r7, #0]
 8005dfe:	4619      	mov	r1, r3
 8005e00:	68b8      	ldr	r0, [r7, #8]
 8005e02:	f000 f8c3 	bl	8005f8c <FLASH_Program_Word>
 8005e06:	e004      	b.n	8005e12 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8005e08:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e0c:	68b8      	ldr	r0, [r7, #8]
 8005e0e:	f000 f88b 	bl	8005f28 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005e12:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005e16:	f000 f847 	bl	8005ea8 <FLASH_WaitForLastOperation>
 8005e1a:	4603      	mov	r3, r0
 8005e1c:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8005e1e:	4b08      	ldr	r3, [pc, #32]	; (8005e40 <HAL_FLASH_Program+0xa4>)
 8005e20:	691b      	ldr	r3, [r3, #16]
 8005e22:	4a07      	ldr	r2, [pc, #28]	; (8005e40 <HAL_FLASH_Program+0xa4>)
 8005e24:	f023 0301 	bic.w	r3, r3, #1
 8005e28:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8005e2a:	4b04      	ldr	r3, [pc, #16]	; (8005e3c <HAL_FLASH_Program+0xa0>)
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	761a      	strb	r2, [r3, #24]
  
  return status;
 8005e30:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e32:	4618      	mov	r0, r3
 8005e34:	3718      	adds	r7, #24
 8005e36:	46bd      	mov	sp, r7
 8005e38:	bd80      	pop	{r7, pc}
 8005e3a:	bf00      	nop
 8005e3c:	20000aa0 	.word	0x20000aa0
 8005e40:	40023c00 	.word	0x40023c00

08005e44 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8005e44:	b480      	push	{r7}
 8005e46:	b083      	sub	sp, #12
 8005e48:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8005e4e:	4b0b      	ldr	r3, [pc, #44]	; (8005e7c <HAL_FLASH_Unlock+0x38>)
 8005e50:	691b      	ldr	r3, [r3, #16]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	da0b      	bge.n	8005e6e <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8005e56:	4b09      	ldr	r3, [pc, #36]	; (8005e7c <HAL_FLASH_Unlock+0x38>)
 8005e58:	4a09      	ldr	r2, [pc, #36]	; (8005e80 <HAL_FLASH_Unlock+0x3c>)
 8005e5a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8005e5c:	4b07      	ldr	r3, [pc, #28]	; (8005e7c <HAL_FLASH_Unlock+0x38>)
 8005e5e:	4a09      	ldr	r2, [pc, #36]	; (8005e84 <HAL_FLASH_Unlock+0x40>)
 8005e60:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8005e62:	4b06      	ldr	r3, [pc, #24]	; (8005e7c <HAL_FLASH_Unlock+0x38>)
 8005e64:	691b      	ldr	r3, [r3, #16]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	da01      	bge.n	8005e6e <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8005e6a:	2301      	movs	r3, #1
 8005e6c:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8005e6e:	79fb      	ldrb	r3, [r7, #7]
}
 8005e70:	4618      	mov	r0, r3
 8005e72:	370c      	adds	r7, #12
 8005e74:	46bd      	mov	sp, r7
 8005e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7a:	4770      	bx	lr
 8005e7c:	40023c00 	.word	0x40023c00
 8005e80:	45670123 	.word	0x45670123
 8005e84:	cdef89ab 	.word	0xcdef89ab

08005e88 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8005e88:	b480      	push	{r7}
 8005e8a:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8005e8c:	4b05      	ldr	r3, [pc, #20]	; (8005ea4 <HAL_FLASH_Lock+0x1c>)
 8005e8e:	691b      	ldr	r3, [r3, #16]
 8005e90:	4a04      	ldr	r2, [pc, #16]	; (8005ea4 <HAL_FLASH_Lock+0x1c>)
 8005e92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005e96:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8005e98:	2300      	movs	r3, #0
}
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea2:	4770      	bx	lr
 8005ea4:	40023c00 	.word	0x40023c00

08005ea8 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	b084      	sub	sp, #16
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005eb4:	4b1a      	ldr	r3, [pc, #104]	; (8005f20 <FLASH_WaitForLastOperation+0x78>)
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8005eba:	f7ff fd69 	bl	8005990 <HAL_GetTick>
 8005ebe:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8005ec0:	e010      	b.n	8005ee4 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ec8:	d00c      	beq.n	8005ee4 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d007      	beq.n	8005ee0 <FLASH_WaitForLastOperation+0x38>
 8005ed0:	f7ff fd5e 	bl	8005990 <HAL_GetTick>
 8005ed4:	4602      	mov	r2, r0
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	1ad3      	subs	r3, r2, r3
 8005eda:	687a      	ldr	r2, [r7, #4]
 8005edc:	429a      	cmp	r2, r3
 8005ede:	d201      	bcs.n	8005ee4 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8005ee0:	2303      	movs	r3, #3
 8005ee2:	e019      	b.n	8005f18 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8005ee4:	4b0f      	ldr	r3, [pc, #60]	; (8005f24 <FLASH_WaitForLastOperation+0x7c>)
 8005ee6:	68db      	ldr	r3, [r3, #12]
 8005ee8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d1e8      	bne.n	8005ec2 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8005ef0:	4b0c      	ldr	r3, [pc, #48]	; (8005f24 <FLASH_WaitForLastOperation+0x7c>)
 8005ef2:	68db      	ldr	r3, [r3, #12]
 8005ef4:	f003 0301 	and.w	r3, r3, #1
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d002      	beq.n	8005f02 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8005efc:	4b09      	ldr	r3, [pc, #36]	; (8005f24 <FLASH_WaitForLastOperation+0x7c>)
 8005efe:	2201      	movs	r2, #1
 8005f00:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8005f02:	4b08      	ldr	r3, [pc, #32]	; (8005f24 <FLASH_WaitForLastOperation+0x7c>)
 8005f04:	68db      	ldr	r3, [r3, #12]
 8005f06:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d003      	beq.n	8005f16 <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8005f0e:	f000 f8a5 	bl	800605c <FLASH_SetErrorCode>
    return HAL_ERROR;
 8005f12:	2301      	movs	r3, #1
 8005f14:	e000      	b.n	8005f18 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8005f16:	2300      	movs	r3, #0
  
}  
 8005f18:	4618      	mov	r0, r3
 8005f1a:	3710      	adds	r7, #16
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	bd80      	pop	{r7, pc}
 8005f20:	20000aa0 	.word	0x20000aa0
 8005f24:	40023c00 	.word	0x40023c00

08005f28 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8005f28:	b480      	push	{r7}
 8005f2a:	b085      	sub	sp, #20
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	60f8      	str	r0, [r7, #12]
 8005f30:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005f34:	4b14      	ldr	r3, [pc, #80]	; (8005f88 <FLASH_Program_DoubleWord+0x60>)
 8005f36:	691b      	ldr	r3, [r3, #16]
 8005f38:	4a13      	ldr	r2, [pc, #76]	; (8005f88 <FLASH_Program_DoubleWord+0x60>)
 8005f3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f3e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8005f40:	4b11      	ldr	r3, [pc, #68]	; (8005f88 <FLASH_Program_DoubleWord+0x60>)
 8005f42:	691b      	ldr	r3, [r3, #16]
 8005f44:	4a10      	ldr	r2, [pc, #64]	; (8005f88 <FLASH_Program_DoubleWord+0x60>)
 8005f46:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8005f4a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005f4c:	4b0e      	ldr	r3, [pc, #56]	; (8005f88 <FLASH_Program_DoubleWord+0x60>)
 8005f4e:	691b      	ldr	r3, [r3, #16]
 8005f50:	4a0d      	ldr	r2, [pc, #52]	; (8005f88 <FLASH_Program_DoubleWord+0x60>)
 8005f52:	f043 0301 	orr.w	r3, r3, #1
 8005f56:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	683a      	ldr	r2, [r7, #0]
 8005f5c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8005f5e:	f3bf 8f6f 	isb	sy
}
 8005f62:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8005f64:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005f68:	f04f 0200 	mov.w	r2, #0
 8005f6c:	f04f 0300 	mov.w	r3, #0
 8005f70:	000a      	movs	r2, r1
 8005f72:	2300      	movs	r3, #0
 8005f74:	68f9      	ldr	r1, [r7, #12]
 8005f76:	3104      	adds	r1, #4
 8005f78:	4613      	mov	r3, r2
 8005f7a:	600b      	str	r3, [r1, #0]
}
 8005f7c:	bf00      	nop
 8005f7e:	3714      	adds	r7, #20
 8005f80:	46bd      	mov	sp, r7
 8005f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f86:	4770      	bx	lr
 8005f88:	40023c00 	.word	0x40023c00

08005f8c <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8005f8c:	b480      	push	{r7}
 8005f8e:	b083      	sub	sp, #12
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
 8005f94:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005f96:	4b0d      	ldr	r3, [pc, #52]	; (8005fcc <FLASH_Program_Word+0x40>)
 8005f98:	691b      	ldr	r3, [r3, #16]
 8005f9a:	4a0c      	ldr	r2, [pc, #48]	; (8005fcc <FLASH_Program_Word+0x40>)
 8005f9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005fa0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8005fa2:	4b0a      	ldr	r3, [pc, #40]	; (8005fcc <FLASH_Program_Word+0x40>)
 8005fa4:	691b      	ldr	r3, [r3, #16]
 8005fa6:	4a09      	ldr	r2, [pc, #36]	; (8005fcc <FLASH_Program_Word+0x40>)
 8005fa8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005fac:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005fae:	4b07      	ldr	r3, [pc, #28]	; (8005fcc <FLASH_Program_Word+0x40>)
 8005fb0:	691b      	ldr	r3, [r3, #16]
 8005fb2:	4a06      	ldr	r2, [pc, #24]	; (8005fcc <FLASH_Program_Word+0x40>)
 8005fb4:	f043 0301 	orr.w	r3, r3, #1
 8005fb8:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	683a      	ldr	r2, [r7, #0]
 8005fbe:	601a      	str	r2, [r3, #0]
}
 8005fc0:	bf00      	nop
 8005fc2:	370c      	adds	r7, #12
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fca:	4770      	bx	lr
 8005fcc:	40023c00 	.word	0x40023c00

08005fd0 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8005fd0:	b480      	push	{r7}
 8005fd2:	b083      	sub	sp, #12
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
 8005fd8:	460b      	mov	r3, r1
 8005fda:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005fdc:	4b0d      	ldr	r3, [pc, #52]	; (8006014 <FLASH_Program_HalfWord+0x44>)
 8005fde:	691b      	ldr	r3, [r3, #16]
 8005fe0:	4a0c      	ldr	r2, [pc, #48]	; (8006014 <FLASH_Program_HalfWord+0x44>)
 8005fe2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005fe6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8005fe8:	4b0a      	ldr	r3, [pc, #40]	; (8006014 <FLASH_Program_HalfWord+0x44>)
 8005fea:	691b      	ldr	r3, [r3, #16]
 8005fec:	4a09      	ldr	r2, [pc, #36]	; (8006014 <FLASH_Program_HalfWord+0x44>)
 8005fee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ff2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005ff4:	4b07      	ldr	r3, [pc, #28]	; (8006014 <FLASH_Program_HalfWord+0x44>)
 8005ff6:	691b      	ldr	r3, [r3, #16]
 8005ff8:	4a06      	ldr	r2, [pc, #24]	; (8006014 <FLASH_Program_HalfWord+0x44>)
 8005ffa:	f043 0301 	orr.w	r3, r3, #1
 8005ffe:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	887a      	ldrh	r2, [r7, #2]
 8006004:	801a      	strh	r2, [r3, #0]
}
 8006006:	bf00      	nop
 8006008:	370c      	adds	r7, #12
 800600a:	46bd      	mov	sp, r7
 800600c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006010:	4770      	bx	lr
 8006012:	bf00      	nop
 8006014:	40023c00 	.word	0x40023c00

08006018 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8006018:	b480      	push	{r7}
 800601a:	b083      	sub	sp, #12
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]
 8006020:	460b      	mov	r3, r1
 8006022:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8006024:	4b0c      	ldr	r3, [pc, #48]	; (8006058 <FLASH_Program_Byte+0x40>)
 8006026:	691b      	ldr	r3, [r3, #16]
 8006028:	4a0b      	ldr	r2, [pc, #44]	; (8006058 <FLASH_Program_Byte+0x40>)
 800602a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800602e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8006030:	4b09      	ldr	r3, [pc, #36]	; (8006058 <FLASH_Program_Byte+0x40>)
 8006032:	4a09      	ldr	r2, [pc, #36]	; (8006058 <FLASH_Program_Byte+0x40>)
 8006034:	691b      	ldr	r3, [r3, #16]
 8006036:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8006038:	4b07      	ldr	r3, [pc, #28]	; (8006058 <FLASH_Program_Byte+0x40>)
 800603a:	691b      	ldr	r3, [r3, #16]
 800603c:	4a06      	ldr	r2, [pc, #24]	; (8006058 <FLASH_Program_Byte+0x40>)
 800603e:	f043 0301 	orr.w	r3, r3, #1
 8006042:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	78fa      	ldrb	r2, [r7, #3]
 8006048:	701a      	strb	r2, [r3, #0]
}
 800604a:	bf00      	nop
 800604c:	370c      	adds	r7, #12
 800604e:	46bd      	mov	sp, r7
 8006050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006054:	4770      	bx	lr
 8006056:	bf00      	nop
 8006058:	40023c00 	.word	0x40023c00

0800605c <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 800605c:	b480      	push	{r7}
 800605e:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8006060:	4b27      	ldr	r3, [pc, #156]	; (8006100 <FLASH_SetErrorCode+0xa4>)
 8006062:	68db      	ldr	r3, [r3, #12]
 8006064:	f003 0310 	and.w	r3, r3, #16
 8006068:	2b00      	cmp	r3, #0
 800606a:	d008      	beq.n	800607e <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800606c:	4b25      	ldr	r3, [pc, #148]	; (8006104 <FLASH_SetErrorCode+0xa8>)
 800606e:	69db      	ldr	r3, [r3, #28]
 8006070:	f043 0310 	orr.w	r3, r3, #16
 8006074:	4a23      	ldr	r2, [pc, #140]	; (8006104 <FLASH_SetErrorCode+0xa8>)
 8006076:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8006078:	4b21      	ldr	r3, [pc, #132]	; (8006100 <FLASH_SetErrorCode+0xa4>)
 800607a:	2210      	movs	r2, #16
 800607c:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800607e:	4b20      	ldr	r3, [pc, #128]	; (8006100 <FLASH_SetErrorCode+0xa4>)
 8006080:	68db      	ldr	r3, [r3, #12]
 8006082:	f003 0320 	and.w	r3, r3, #32
 8006086:	2b00      	cmp	r3, #0
 8006088:	d008      	beq.n	800609c <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800608a:	4b1e      	ldr	r3, [pc, #120]	; (8006104 <FLASH_SetErrorCode+0xa8>)
 800608c:	69db      	ldr	r3, [r3, #28]
 800608e:	f043 0308 	orr.w	r3, r3, #8
 8006092:	4a1c      	ldr	r2, [pc, #112]	; (8006104 <FLASH_SetErrorCode+0xa8>)
 8006094:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8006096:	4b1a      	ldr	r3, [pc, #104]	; (8006100 <FLASH_SetErrorCode+0xa4>)
 8006098:	2220      	movs	r2, #32
 800609a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 800609c:	4b18      	ldr	r3, [pc, #96]	; (8006100 <FLASH_SetErrorCode+0xa4>)
 800609e:	68db      	ldr	r3, [r3, #12]
 80060a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d008      	beq.n	80060ba <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 80060a8:	4b16      	ldr	r3, [pc, #88]	; (8006104 <FLASH_SetErrorCode+0xa8>)
 80060aa:	69db      	ldr	r3, [r3, #28]
 80060ac:	f043 0304 	orr.w	r3, r3, #4
 80060b0:	4a14      	ldr	r2, [pc, #80]	; (8006104 <FLASH_SetErrorCode+0xa8>)
 80060b2:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 80060b4:	4b12      	ldr	r3, [pc, #72]	; (8006100 <FLASH_SetErrorCode+0xa4>)
 80060b6:	2240      	movs	r2, #64	; 0x40
 80060b8:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 80060ba:	4b11      	ldr	r3, [pc, #68]	; (8006100 <FLASH_SetErrorCode+0xa4>)
 80060bc:	68db      	ldr	r3, [r3, #12]
 80060be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d008      	beq.n	80060d8 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 80060c6:	4b0f      	ldr	r3, [pc, #60]	; (8006104 <FLASH_SetErrorCode+0xa8>)
 80060c8:	69db      	ldr	r3, [r3, #28]
 80060ca:	f043 0302 	orr.w	r3, r3, #2
 80060ce:	4a0d      	ldr	r2, [pc, #52]	; (8006104 <FLASH_SetErrorCode+0xa8>)
 80060d0:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 80060d2:	4b0b      	ldr	r3, [pc, #44]	; (8006100 <FLASH_SetErrorCode+0xa4>)
 80060d4:	2280      	movs	r2, #128	; 0x80
 80060d6:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 80060d8:	4b09      	ldr	r3, [pc, #36]	; (8006100 <FLASH_SetErrorCode+0xa4>)
 80060da:	68db      	ldr	r3, [r3, #12]
 80060dc:	f003 0302 	and.w	r3, r3, #2
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d008      	beq.n	80060f6 <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 80060e4:	4b07      	ldr	r3, [pc, #28]	; (8006104 <FLASH_SetErrorCode+0xa8>)
 80060e6:	69db      	ldr	r3, [r3, #28]
 80060e8:	f043 0320 	orr.w	r3, r3, #32
 80060ec:	4a05      	ldr	r2, [pc, #20]	; (8006104 <FLASH_SetErrorCode+0xa8>)
 80060ee:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 80060f0:	4b03      	ldr	r3, [pc, #12]	; (8006100 <FLASH_SetErrorCode+0xa4>)
 80060f2:	2202      	movs	r2, #2
 80060f4:	60da      	str	r2, [r3, #12]
  }
}
 80060f6:	bf00      	nop
 80060f8:	46bd      	mov	sp, r7
 80060fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fe:	4770      	bx	lr
 8006100:	40023c00 	.word	0x40023c00
 8006104:	20000aa0 	.word	0x20000aa0

08006108 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8006108:	b580      	push	{r7, lr}
 800610a:	b084      	sub	sp, #16
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
 8006110:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006112:	2301      	movs	r3, #1
 8006114:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8006116:	2300      	movs	r3, #0
 8006118:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800611a:	4b31      	ldr	r3, [pc, #196]	; (80061e0 <HAL_FLASHEx_Erase+0xd8>)
 800611c:	7e1b      	ldrb	r3, [r3, #24]
 800611e:	2b01      	cmp	r3, #1
 8006120:	d101      	bne.n	8006126 <HAL_FLASHEx_Erase+0x1e>
 8006122:	2302      	movs	r3, #2
 8006124:	e058      	b.n	80061d8 <HAL_FLASHEx_Erase+0xd0>
 8006126:	4b2e      	ldr	r3, [pc, #184]	; (80061e0 <HAL_FLASHEx_Erase+0xd8>)
 8006128:	2201      	movs	r2, #1
 800612a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800612c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006130:	f7ff feba 	bl	8005ea8 <FLASH_WaitForLastOperation>
 8006134:	4603      	mov	r3, r0
 8006136:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8006138:	7bfb      	ldrb	r3, [r7, #15]
 800613a:	2b00      	cmp	r3, #0
 800613c:	d148      	bne.n	80061d0 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	f04f 32ff 	mov.w	r2, #4294967295
 8006144:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	2b01      	cmp	r3, #1
 800614c:	d115      	bne.n	800617a <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	691b      	ldr	r3, [r3, #16]
 8006152:	b2da      	uxtb	r2, r3
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	685b      	ldr	r3, [r3, #4]
 8006158:	4619      	mov	r1, r3
 800615a:	4610      	mov	r0, r2
 800615c:	f000 f844 	bl	80061e8 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006160:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006164:	f7ff fea0 	bl	8005ea8 <FLASH_WaitForLastOperation>
 8006168:	4603      	mov	r3, r0
 800616a:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 800616c:	4b1d      	ldr	r3, [pc, #116]	; (80061e4 <HAL_FLASHEx_Erase+0xdc>)
 800616e:	691b      	ldr	r3, [r3, #16]
 8006170:	4a1c      	ldr	r2, [pc, #112]	; (80061e4 <HAL_FLASHEx_Erase+0xdc>)
 8006172:	f023 0304 	bic.w	r3, r3, #4
 8006176:	6113      	str	r3, [r2, #16]
 8006178:	e028      	b.n	80061cc <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	689b      	ldr	r3, [r3, #8]
 800617e:	60bb      	str	r3, [r7, #8]
 8006180:	e01c      	b.n	80061bc <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	691b      	ldr	r3, [r3, #16]
 8006186:	b2db      	uxtb	r3, r3
 8006188:	4619      	mov	r1, r3
 800618a:	68b8      	ldr	r0, [r7, #8]
 800618c:	f000 f850 	bl	8006230 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006190:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006194:	f7ff fe88 	bl	8005ea8 <FLASH_WaitForLastOperation>
 8006198:	4603      	mov	r3, r0
 800619a:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 800619c:	4b11      	ldr	r3, [pc, #68]	; (80061e4 <HAL_FLASHEx_Erase+0xdc>)
 800619e:	691b      	ldr	r3, [r3, #16]
 80061a0:	4a10      	ldr	r2, [pc, #64]	; (80061e4 <HAL_FLASHEx_Erase+0xdc>)
 80061a2:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 80061a6:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 80061a8:	7bfb      	ldrb	r3, [r7, #15]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d003      	beq.n	80061b6 <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 80061ae:	683b      	ldr	r3, [r7, #0]
 80061b0:	68ba      	ldr	r2, [r7, #8]
 80061b2:	601a      	str	r2, [r3, #0]
          break;
 80061b4:	e00a      	b.n	80061cc <HAL_FLASHEx_Erase+0xc4>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80061b6:	68bb      	ldr	r3, [r7, #8]
 80061b8:	3301      	adds	r3, #1
 80061ba:	60bb      	str	r3, [r7, #8]
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	68da      	ldr	r2, [r3, #12]
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	689b      	ldr	r3, [r3, #8]
 80061c4:	4413      	add	r3, r2
 80061c6:	68ba      	ldr	r2, [r7, #8]
 80061c8:	429a      	cmp	r2, r3
 80061ca:	d3da      	bcc.n	8006182 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80061cc:	f000 f878 	bl	80062c0 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80061d0:	4b03      	ldr	r3, [pc, #12]	; (80061e0 <HAL_FLASHEx_Erase+0xd8>)
 80061d2:	2200      	movs	r2, #0
 80061d4:	761a      	strb	r2, [r3, #24]

  return status;
 80061d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80061d8:	4618      	mov	r0, r3
 80061da:	3710      	adds	r7, #16
 80061dc:	46bd      	mov	sp, r7
 80061de:	bd80      	pop	{r7, pc}
 80061e0:	20000aa0 	.word	0x20000aa0
 80061e4:	40023c00 	.word	0x40023c00

080061e8 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 80061e8:	b480      	push	{r7}
 80061ea:	b083      	sub	sp, #12
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	4603      	mov	r3, r0
 80061f0:	6039      	str	r1, [r7, #0]
 80061f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80061f4:	4b0d      	ldr	r3, [pc, #52]	; (800622c <FLASH_MassErase+0x44>)
 80061f6:	691b      	ldr	r3, [r3, #16]
 80061f8:	4a0c      	ldr	r2, [pc, #48]	; (800622c <FLASH_MassErase+0x44>)
 80061fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80061fe:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8006200:	4b0a      	ldr	r3, [pc, #40]	; (800622c <FLASH_MassErase+0x44>)
 8006202:	691b      	ldr	r3, [r3, #16]
 8006204:	4a09      	ldr	r2, [pc, #36]	; (800622c <FLASH_MassErase+0x44>)
 8006206:	f043 0304 	orr.w	r3, r3, #4
 800620a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 800620c:	4b07      	ldr	r3, [pc, #28]	; (800622c <FLASH_MassErase+0x44>)
 800620e:	691a      	ldr	r2, [r3, #16]
 8006210:	79fb      	ldrb	r3, [r7, #7]
 8006212:	021b      	lsls	r3, r3, #8
 8006214:	4313      	orrs	r3, r2
 8006216:	4a05      	ldr	r2, [pc, #20]	; (800622c <FLASH_MassErase+0x44>)
 8006218:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800621c:	6113      	str	r3, [r2, #16]
}
 800621e:	bf00      	nop
 8006220:	370c      	adds	r7, #12
 8006222:	46bd      	mov	sp, r7
 8006224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006228:	4770      	bx	lr
 800622a:	bf00      	nop
 800622c:	40023c00 	.word	0x40023c00

08006230 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8006230:	b480      	push	{r7}
 8006232:	b085      	sub	sp, #20
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
 8006238:	460b      	mov	r3, r1
 800623a:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 800623c:	2300      	movs	r3, #0
 800623e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8006240:	78fb      	ldrb	r3, [r7, #3]
 8006242:	2b00      	cmp	r3, #0
 8006244:	d102      	bne.n	800624c <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8006246:	2300      	movs	r3, #0
 8006248:	60fb      	str	r3, [r7, #12]
 800624a:	e010      	b.n	800626e <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 800624c:	78fb      	ldrb	r3, [r7, #3]
 800624e:	2b01      	cmp	r3, #1
 8006250:	d103      	bne.n	800625a <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8006252:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006256:	60fb      	str	r3, [r7, #12]
 8006258:	e009      	b.n	800626e <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800625a:	78fb      	ldrb	r3, [r7, #3]
 800625c:	2b02      	cmp	r3, #2
 800625e:	d103      	bne.n	8006268 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8006260:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006264:	60fb      	str	r3, [r7, #12]
 8006266:	e002      	b.n	800626e <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8006268:	f44f 7340 	mov.w	r3, #768	; 0x300
 800626c:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800626e:	4b13      	ldr	r3, [pc, #76]	; (80062bc <FLASH_Erase_Sector+0x8c>)
 8006270:	691b      	ldr	r3, [r3, #16]
 8006272:	4a12      	ldr	r2, [pc, #72]	; (80062bc <FLASH_Erase_Sector+0x8c>)
 8006274:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006278:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800627a:	4b10      	ldr	r3, [pc, #64]	; (80062bc <FLASH_Erase_Sector+0x8c>)
 800627c:	691a      	ldr	r2, [r3, #16]
 800627e:	490f      	ldr	r1, [pc, #60]	; (80062bc <FLASH_Erase_Sector+0x8c>)
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	4313      	orrs	r3, r2
 8006284:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8006286:	4b0d      	ldr	r3, [pc, #52]	; (80062bc <FLASH_Erase_Sector+0x8c>)
 8006288:	691b      	ldr	r3, [r3, #16]
 800628a:	4a0c      	ldr	r2, [pc, #48]	; (80062bc <FLASH_Erase_Sector+0x8c>)
 800628c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8006290:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8006292:	4b0a      	ldr	r3, [pc, #40]	; (80062bc <FLASH_Erase_Sector+0x8c>)
 8006294:	691a      	ldr	r2, [r3, #16]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	00db      	lsls	r3, r3, #3
 800629a:	4313      	orrs	r3, r2
 800629c:	4a07      	ldr	r2, [pc, #28]	; (80062bc <FLASH_Erase_Sector+0x8c>)
 800629e:	f043 0302 	orr.w	r3, r3, #2
 80062a2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80062a4:	4b05      	ldr	r3, [pc, #20]	; (80062bc <FLASH_Erase_Sector+0x8c>)
 80062a6:	691b      	ldr	r3, [r3, #16]
 80062a8:	4a04      	ldr	r2, [pc, #16]	; (80062bc <FLASH_Erase_Sector+0x8c>)
 80062aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80062ae:	6113      	str	r3, [r2, #16]
}
 80062b0:	bf00      	nop
 80062b2:	3714      	adds	r7, #20
 80062b4:	46bd      	mov	sp, r7
 80062b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ba:	4770      	bx	lr
 80062bc:	40023c00 	.word	0x40023c00

080062c0 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80062c0:	b480      	push	{r7}
 80062c2:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 80062c4:	4b20      	ldr	r3, [pc, #128]	; (8006348 <FLASH_FlushCaches+0x88>)
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d017      	beq.n	8006300 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80062d0:	4b1d      	ldr	r3, [pc, #116]	; (8006348 <FLASH_FlushCaches+0x88>)
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	4a1c      	ldr	r2, [pc, #112]	; (8006348 <FLASH_FlushCaches+0x88>)
 80062d6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80062da:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80062dc:	4b1a      	ldr	r3, [pc, #104]	; (8006348 <FLASH_FlushCaches+0x88>)
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	4a19      	ldr	r2, [pc, #100]	; (8006348 <FLASH_FlushCaches+0x88>)
 80062e2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80062e6:	6013      	str	r3, [r2, #0]
 80062e8:	4b17      	ldr	r3, [pc, #92]	; (8006348 <FLASH_FlushCaches+0x88>)
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	4a16      	ldr	r2, [pc, #88]	; (8006348 <FLASH_FlushCaches+0x88>)
 80062ee:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80062f2:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80062f4:	4b14      	ldr	r3, [pc, #80]	; (8006348 <FLASH_FlushCaches+0x88>)
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	4a13      	ldr	r2, [pc, #76]	; (8006348 <FLASH_FlushCaches+0x88>)
 80062fa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80062fe:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8006300:	4b11      	ldr	r3, [pc, #68]	; (8006348 <FLASH_FlushCaches+0x88>)
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006308:	2b00      	cmp	r3, #0
 800630a:	d017      	beq.n	800633c <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 800630c:	4b0e      	ldr	r3, [pc, #56]	; (8006348 <FLASH_FlushCaches+0x88>)
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	4a0d      	ldr	r2, [pc, #52]	; (8006348 <FLASH_FlushCaches+0x88>)
 8006312:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006316:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8006318:	4b0b      	ldr	r3, [pc, #44]	; (8006348 <FLASH_FlushCaches+0x88>)
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	4a0a      	ldr	r2, [pc, #40]	; (8006348 <FLASH_FlushCaches+0x88>)
 800631e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006322:	6013      	str	r3, [r2, #0]
 8006324:	4b08      	ldr	r3, [pc, #32]	; (8006348 <FLASH_FlushCaches+0x88>)
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	4a07      	ldr	r2, [pc, #28]	; (8006348 <FLASH_FlushCaches+0x88>)
 800632a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800632e:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8006330:	4b05      	ldr	r3, [pc, #20]	; (8006348 <FLASH_FlushCaches+0x88>)
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	4a04      	ldr	r2, [pc, #16]	; (8006348 <FLASH_FlushCaches+0x88>)
 8006336:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800633a:	6013      	str	r3, [r2, #0]
  }
}
 800633c:	bf00      	nop
 800633e:	46bd      	mov	sp, r7
 8006340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006344:	4770      	bx	lr
 8006346:	bf00      	nop
 8006348:	40023c00 	.word	0x40023c00

0800634c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800634c:	b480      	push	{r7}
 800634e:	b089      	sub	sp, #36	; 0x24
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
 8006354:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006356:	2300      	movs	r3, #0
 8006358:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800635a:	2300      	movs	r3, #0
 800635c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800635e:	2300      	movs	r3, #0
 8006360:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006362:	2300      	movs	r3, #0
 8006364:	61fb      	str	r3, [r7, #28]
 8006366:	e16b      	b.n	8006640 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006368:	2201      	movs	r2, #1
 800636a:	69fb      	ldr	r3, [r7, #28]
 800636c:	fa02 f303 	lsl.w	r3, r2, r3
 8006370:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006372:	683b      	ldr	r3, [r7, #0]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	697a      	ldr	r2, [r7, #20]
 8006378:	4013      	ands	r3, r2
 800637a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800637c:	693a      	ldr	r2, [r7, #16]
 800637e:	697b      	ldr	r3, [r7, #20]
 8006380:	429a      	cmp	r2, r3
 8006382:	f040 815a 	bne.w	800663a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006386:	683b      	ldr	r3, [r7, #0]
 8006388:	685b      	ldr	r3, [r3, #4]
 800638a:	f003 0303 	and.w	r3, r3, #3
 800638e:	2b01      	cmp	r3, #1
 8006390:	d005      	beq.n	800639e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	685b      	ldr	r3, [r3, #4]
 8006396:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800639a:	2b02      	cmp	r3, #2
 800639c:	d130      	bne.n	8006400 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	689b      	ldr	r3, [r3, #8]
 80063a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80063a4:	69fb      	ldr	r3, [r7, #28]
 80063a6:	005b      	lsls	r3, r3, #1
 80063a8:	2203      	movs	r2, #3
 80063aa:	fa02 f303 	lsl.w	r3, r2, r3
 80063ae:	43db      	mvns	r3, r3
 80063b0:	69ba      	ldr	r2, [r7, #24]
 80063b2:	4013      	ands	r3, r2
 80063b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	68da      	ldr	r2, [r3, #12]
 80063ba:	69fb      	ldr	r3, [r7, #28]
 80063bc:	005b      	lsls	r3, r3, #1
 80063be:	fa02 f303 	lsl.w	r3, r2, r3
 80063c2:	69ba      	ldr	r2, [r7, #24]
 80063c4:	4313      	orrs	r3, r2
 80063c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	69ba      	ldr	r2, [r7, #24]
 80063cc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	685b      	ldr	r3, [r3, #4]
 80063d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80063d4:	2201      	movs	r2, #1
 80063d6:	69fb      	ldr	r3, [r7, #28]
 80063d8:	fa02 f303 	lsl.w	r3, r2, r3
 80063dc:	43db      	mvns	r3, r3
 80063de:	69ba      	ldr	r2, [r7, #24]
 80063e0:	4013      	ands	r3, r2
 80063e2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	685b      	ldr	r3, [r3, #4]
 80063e8:	091b      	lsrs	r3, r3, #4
 80063ea:	f003 0201 	and.w	r2, r3, #1
 80063ee:	69fb      	ldr	r3, [r7, #28]
 80063f0:	fa02 f303 	lsl.w	r3, r2, r3
 80063f4:	69ba      	ldr	r2, [r7, #24]
 80063f6:	4313      	orrs	r3, r2
 80063f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	69ba      	ldr	r2, [r7, #24]
 80063fe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	685b      	ldr	r3, [r3, #4]
 8006404:	f003 0303 	and.w	r3, r3, #3
 8006408:	2b03      	cmp	r3, #3
 800640a:	d017      	beq.n	800643c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	68db      	ldr	r3, [r3, #12]
 8006410:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006412:	69fb      	ldr	r3, [r7, #28]
 8006414:	005b      	lsls	r3, r3, #1
 8006416:	2203      	movs	r2, #3
 8006418:	fa02 f303 	lsl.w	r3, r2, r3
 800641c:	43db      	mvns	r3, r3
 800641e:	69ba      	ldr	r2, [r7, #24]
 8006420:	4013      	ands	r3, r2
 8006422:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006424:	683b      	ldr	r3, [r7, #0]
 8006426:	689a      	ldr	r2, [r3, #8]
 8006428:	69fb      	ldr	r3, [r7, #28]
 800642a:	005b      	lsls	r3, r3, #1
 800642c:	fa02 f303 	lsl.w	r3, r2, r3
 8006430:	69ba      	ldr	r2, [r7, #24]
 8006432:	4313      	orrs	r3, r2
 8006434:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	69ba      	ldr	r2, [r7, #24]
 800643a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800643c:	683b      	ldr	r3, [r7, #0]
 800643e:	685b      	ldr	r3, [r3, #4]
 8006440:	f003 0303 	and.w	r3, r3, #3
 8006444:	2b02      	cmp	r3, #2
 8006446:	d123      	bne.n	8006490 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006448:	69fb      	ldr	r3, [r7, #28]
 800644a:	08da      	lsrs	r2, r3, #3
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	3208      	adds	r2, #8
 8006450:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006454:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006456:	69fb      	ldr	r3, [r7, #28]
 8006458:	f003 0307 	and.w	r3, r3, #7
 800645c:	009b      	lsls	r3, r3, #2
 800645e:	220f      	movs	r2, #15
 8006460:	fa02 f303 	lsl.w	r3, r2, r3
 8006464:	43db      	mvns	r3, r3
 8006466:	69ba      	ldr	r2, [r7, #24]
 8006468:	4013      	ands	r3, r2
 800646a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800646c:	683b      	ldr	r3, [r7, #0]
 800646e:	691a      	ldr	r2, [r3, #16]
 8006470:	69fb      	ldr	r3, [r7, #28]
 8006472:	f003 0307 	and.w	r3, r3, #7
 8006476:	009b      	lsls	r3, r3, #2
 8006478:	fa02 f303 	lsl.w	r3, r2, r3
 800647c:	69ba      	ldr	r2, [r7, #24]
 800647e:	4313      	orrs	r3, r2
 8006480:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006482:	69fb      	ldr	r3, [r7, #28]
 8006484:	08da      	lsrs	r2, r3, #3
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	3208      	adds	r2, #8
 800648a:	69b9      	ldr	r1, [r7, #24]
 800648c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006496:	69fb      	ldr	r3, [r7, #28]
 8006498:	005b      	lsls	r3, r3, #1
 800649a:	2203      	movs	r2, #3
 800649c:	fa02 f303 	lsl.w	r3, r2, r3
 80064a0:	43db      	mvns	r3, r3
 80064a2:	69ba      	ldr	r2, [r7, #24]
 80064a4:	4013      	ands	r3, r2
 80064a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80064a8:	683b      	ldr	r3, [r7, #0]
 80064aa:	685b      	ldr	r3, [r3, #4]
 80064ac:	f003 0203 	and.w	r2, r3, #3
 80064b0:	69fb      	ldr	r3, [r7, #28]
 80064b2:	005b      	lsls	r3, r3, #1
 80064b4:	fa02 f303 	lsl.w	r3, r2, r3
 80064b8:	69ba      	ldr	r2, [r7, #24]
 80064ba:	4313      	orrs	r3, r2
 80064bc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	69ba      	ldr	r2, [r7, #24]
 80064c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80064c4:	683b      	ldr	r3, [r7, #0]
 80064c6:	685b      	ldr	r3, [r3, #4]
 80064c8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	f000 80b4 	beq.w	800663a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80064d2:	2300      	movs	r3, #0
 80064d4:	60fb      	str	r3, [r7, #12]
 80064d6:	4b60      	ldr	r3, [pc, #384]	; (8006658 <HAL_GPIO_Init+0x30c>)
 80064d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80064da:	4a5f      	ldr	r2, [pc, #380]	; (8006658 <HAL_GPIO_Init+0x30c>)
 80064dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80064e0:	6453      	str	r3, [r2, #68]	; 0x44
 80064e2:	4b5d      	ldr	r3, [pc, #372]	; (8006658 <HAL_GPIO_Init+0x30c>)
 80064e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80064e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80064ea:	60fb      	str	r3, [r7, #12]
 80064ec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80064ee:	4a5b      	ldr	r2, [pc, #364]	; (800665c <HAL_GPIO_Init+0x310>)
 80064f0:	69fb      	ldr	r3, [r7, #28]
 80064f2:	089b      	lsrs	r3, r3, #2
 80064f4:	3302      	adds	r3, #2
 80064f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80064fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80064fc:	69fb      	ldr	r3, [r7, #28]
 80064fe:	f003 0303 	and.w	r3, r3, #3
 8006502:	009b      	lsls	r3, r3, #2
 8006504:	220f      	movs	r2, #15
 8006506:	fa02 f303 	lsl.w	r3, r2, r3
 800650a:	43db      	mvns	r3, r3
 800650c:	69ba      	ldr	r2, [r7, #24]
 800650e:	4013      	ands	r3, r2
 8006510:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	4a52      	ldr	r2, [pc, #328]	; (8006660 <HAL_GPIO_Init+0x314>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d02b      	beq.n	8006572 <HAL_GPIO_Init+0x226>
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	4a51      	ldr	r2, [pc, #324]	; (8006664 <HAL_GPIO_Init+0x318>)
 800651e:	4293      	cmp	r3, r2
 8006520:	d025      	beq.n	800656e <HAL_GPIO_Init+0x222>
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	4a50      	ldr	r2, [pc, #320]	; (8006668 <HAL_GPIO_Init+0x31c>)
 8006526:	4293      	cmp	r3, r2
 8006528:	d01f      	beq.n	800656a <HAL_GPIO_Init+0x21e>
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	4a4f      	ldr	r2, [pc, #316]	; (800666c <HAL_GPIO_Init+0x320>)
 800652e:	4293      	cmp	r3, r2
 8006530:	d019      	beq.n	8006566 <HAL_GPIO_Init+0x21a>
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	4a4e      	ldr	r2, [pc, #312]	; (8006670 <HAL_GPIO_Init+0x324>)
 8006536:	4293      	cmp	r3, r2
 8006538:	d013      	beq.n	8006562 <HAL_GPIO_Init+0x216>
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	4a4d      	ldr	r2, [pc, #308]	; (8006674 <HAL_GPIO_Init+0x328>)
 800653e:	4293      	cmp	r3, r2
 8006540:	d00d      	beq.n	800655e <HAL_GPIO_Init+0x212>
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	4a4c      	ldr	r2, [pc, #304]	; (8006678 <HAL_GPIO_Init+0x32c>)
 8006546:	4293      	cmp	r3, r2
 8006548:	d007      	beq.n	800655a <HAL_GPIO_Init+0x20e>
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	4a4b      	ldr	r2, [pc, #300]	; (800667c <HAL_GPIO_Init+0x330>)
 800654e:	4293      	cmp	r3, r2
 8006550:	d101      	bne.n	8006556 <HAL_GPIO_Init+0x20a>
 8006552:	2307      	movs	r3, #7
 8006554:	e00e      	b.n	8006574 <HAL_GPIO_Init+0x228>
 8006556:	2308      	movs	r3, #8
 8006558:	e00c      	b.n	8006574 <HAL_GPIO_Init+0x228>
 800655a:	2306      	movs	r3, #6
 800655c:	e00a      	b.n	8006574 <HAL_GPIO_Init+0x228>
 800655e:	2305      	movs	r3, #5
 8006560:	e008      	b.n	8006574 <HAL_GPIO_Init+0x228>
 8006562:	2304      	movs	r3, #4
 8006564:	e006      	b.n	8006574 <HAL_GPIO_Init+0x228>
 8006566:	2303      	movs	r3, #3
 8006568:	e004      	b.n	8006574 <HAL_GPIO_Init+0x228>
 800656a:	2302      	movs	r3, #2
 800656c:	e002      	b.n	8006574 <HAL_GPIO_Init+0x228>
 800656e:	2301      	movs	r3, #1
 8006570:	e000      	b.n	8006574 <HAL_GPIO_Init+0x228>
 8006572:	2300      	movs	r3, #0
 8006574:	69fa      	ldr	r2, [r7, #28]
 8006576:	f002 0203 	and.w	r2, r2, #3
 800657a:	0092      	lsls	r2, r2, #2
 800657c:	4093      	lsls	r3, r2
 800657e:	69ba      	ldr	r2, [r7, #24]
 8006580:	4313      	orrs	r3, r2
 8006582:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006584:	4935      	ldr	r1, [pc, #212]	; (800665c <HAL_GPIO_Init+0x310>)
 8006586:	69fb      	ldr	r3, [r7, #28]
 8006588:	089b      	lsrs	r3, r3, #2
 800658a:	3302      	adds	r3, #2
 800658c:	69ba      	ldr	r2, [r7, #24]
 800658e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006592:	4b3b      	ldr	r3, [pc, #236]	; (8006680 <HAL_GPIO_Init+0x334>)
 8006594:	689b      	ldr	r3, [r3, #8]
 8006596:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006598:	693b      	ldr	r3, [r7, #16]
 800659a:	43db      	mvns	r3, r3
 800659c:	69ba      	ldr	r2, [r7, #24]
 800659e:	4013      	ands	r3, r2
 80065a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80065a2:	683b      	ldr	r3, [r7, #0]
 80065a4:	685b      	ldr	r3, [r3, #4]
 80065a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d003      	beq.n	80065b6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80065ae:	69ba      	ldr	r2, [r7, #24]
 80065b0:	693b      	ldr	r3, [r7, #16]
 80065b2:	4313      	orrs	r3, r2
 80065b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80065b6:	4a32      	ldr	r2, [pc, #200]	; (8006680 <HAL_GPIO_Init+0x334>)
 80065b8:	69bb      	ldr	r3, [r7, #24]
 80065ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80065bc:	4b30      	ldr	r3, [pc, #192]	; (8006680 <HAL_GPIO_Init+0x334>)
 80065be:	68db      	ldr	r3, [r3, #12]
 80065c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80065c2:	693b      	ldr	r3, [r7, #16]
 80065c4:	43db      	mvns	r3, r3
 80065c6:	69ba      	ldr	r2, [r7, #24]
 80065c8:	4013      	ands	r3, r2
 80065ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80065cc:	683b      	ldr	r3, [r7, #0]
 80065ce:	685b      	ldr	r3, [r3, #4]
 80065d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d003      	beq.n	80065e0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80065d8:	69ba      	ldr	r2, [r7, #24]
 80065da:	693b      	ldr	r3, [r7, #16]
 80065dc:	4313      	orrs	r3, r2
 80065de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80065e0:	4a27      	ldr	r2, [pc, #156]	; (8006680 <HAL_GPIO_Init+0x334>)
 80065e2:	69bb      	ldr	r3, [r7, #24]
 80065e4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80065e6:	4b26      	ldr	r3, [pc, #152]	; (8006680 <HAL_GPIO_Init+0x334>)
 80065e8:	685b      	ldr	r3, [r3, #4]
 80065ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80065ec:	693b      	ldr	r3, [r7, #16]
 80065ee:	43db      	mvns	r3, r3
 80065f0:	69ba      	ldr	r2, [r7, #24]
 80065f2:	4013      	ands	r3, r2
 80065f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80065f6:	683b      	ldr	r3, [r7, #0]
 80065f8:	685b      	ldr	r3, [r3, #4]
 80065fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d003      	beq.n	800660a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8006602:	69ba      	ldr	r2, [r7, #24]
 8006604:	693b      	ldr	r3, [r7, #16]
 8006606:	4313      	orrs	r3, r2
 8006608:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800660a:	4a1d      	ldr	r2, [pc, #116]	; (8006680 <HAL_GPIO_Init+0x334>)
 800660c:	69bb      	ldr	r3, [r7, #24]
 800660e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006610:	4b1b      	ldr	r3, [pc, #108]	; (8006680 <HAL_GPIO_Init+0x334>)
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006616:	693b      	ldr	r3, [r7, #16]
 8006618:	43db      	mvns	r3, r3
 800661a:	69ba      	ldr	r2, [r7, #24]
 800661c:	4013      	ands	r3, r2
 800661e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006620:	683b      	ldr	r3, [r7, #0]
 8006622:	685b      	ldr	r3, [r3, #4]
 8006624:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006628:	2b00      	cmp	r3, #0
 800662a:	d003      	beq.n	8006634 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800662c:	69ba      	ldr	r2, [r7, #24]
 800662e:	693b      	ldr	r3, [r7, #16]
 8006630:	4313      	orrs	r3, r2
 8006632:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006634:	4a12      	ldr	r2, [pc, #72]	; (8006680 <HAL_GPIO_Init+0x334>)
 8006636:	69bb      	ldr	r3, [r7, #24]
 8006638:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800663a:	69fb      	ldr	r3, [r7, #28]
 800663c:	3301      	adds	r3, #1
 800663e:	61fb      	str	r3, [r7, #28]
 8006640:	69fb      	ldr	r3, [r7, #28]
 8006642:	2b0f      	cmp	r3, #15
 8006644:	f67f ae90 	bls.w	8006368 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006648:	bf00      	nop
 800664a:	bf00      	nop
 800664c:	3724      	adds	r7, #36	; 0x24
 800664e:	46bd      	mov	sp, r7
 8006650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006654:	4770      	bx	lr
 8006656:	bf00      	nop
 8006658:	40023800 	.word	0x40023800
 800665c:	40013800 	.word	0x40013800
 8006660:	40020000 	.word	0x40020000
 8006664:	40020400 	.word	0x40020400
 8006668:	40020800 	.word	0x40020800
 800666c:	40020c00 	.word	0x40020c00
 8006670:	40021000 	.word	0x40021000
 8006674:	40021400 	.word	0x40021400
 8006678:	40021800 	.word	0x40021800
 800667c:	40021c00 	.word	0x40021c00
 8006680:	40013c00 	.word	0x40013c00

08006684 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006684:	b480      	push	{r7}
 8006686:	b085      	sub	sp, #20
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
 800668c:	460b      	mov	r3, r1
 800668e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	691a      	ldr	r2, [r3, #16]
 8006694:	887b      	ldrh	r3, [r7, #2]
 8006696:	4013      	ands	r3, r2
 8006698:	2b00      	cmp	r3, #0
 800669a:	d002      	beq.n	80066a2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800669c:	2301      	movs	r3, #1
 800669e:	73fb      	strb	r3, [r7, #15]
 80066a0:	e001      	b.n	80066a6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80066a2:	2300      	movs	r3, #0
 80066a4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80066a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80066a8:	4618      	mov	r0, r3
 80066aa:	3714      	adds	r7, #20
 80066ac:	46bd      	mov	sp, r7
 80066ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b2:	4770      	bx	lr

080066b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80066b4:	b480      	push	{r7}
 80066b6:	b083      	sub	sp, #12
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
 80066bc:	460b      	mov	r3, r1
 80066be:	807b      	strh	r3, [r7, #2]
 80066c0:	4613      	mov	r3, r2
 80066c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80066c4:	787b      	ldrb	r3, [r7, #1]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d003      	beq.n	80066d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80066ca:	887a      	ldrh	r2, [r7, #2]
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80066d0:	e003      	b.n	80066da <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80066d2:	887b      	ldrh	r3, [r7, #2]
 80066d4:	041a      	lsls	r2, r3, #16
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	619a      	str	r2, [r3, #24]
}
 80066da:	bf00      	nop
 80066dc:	370c      	adds	r7, #12
 80066de:	46bd      	mov	sp, r7
 80066e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e4:	4770      	bx	lr
	...

080066e8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80066e8:	b580      	push	{r7, lr}
 80066ea:	b084      	sub	sp, #16
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d101      	bne.n	80066fa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80066f6:	2301      	movs	r3, #1
 80066f8:	e12b      	b.n	8006952 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006700:	b2db      	uxtb	r3, r3
 8006702:	2b00      	cmp	r3, #0
 8006704:	d106      	bne.n	8006714 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2200      	movs	r2, #0
 800670a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800670e:	6878      	ldr	r0, [r7, #4]
 8006710:	f7fc fccc 	bl	80030ac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2224      	movs	r2, #36	; 0x24
 8006718:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	681a      	ldr	r2, [r3, #0]
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f022 0201 	bic.w	r2, r2, #1
 800672a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	681a      	ldr	r2, [r3, #0]
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800673a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	681a      	ldr	r2, [r3, #0]
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800674a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800674c:	f001 f8aa 	bl	80078a4 <HAL_RCC_GetPCLK1Freq>
 8006750:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	685b      	ldr	r3, [r3, #4]
 8006756:	4a81      	ldr	r2, [pc, #516]	; (800695c <HAL_I2C_Init+0x274>)
 8006758:	4293      	cmp	r3, r2
 800675a:	d807      	bhi.n	800676c <HAL_I2C_Init+0x84>
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	4a80      	ldr	r2, [pc, #512]	; (8006960 <HAL_I2C_Init+0x278>)
 8006760:	4293      	cmp	r3, r2
 8006762:	bf94      	ite	ls
 8006764:	2301      	movls	r3, #1
 8006766:	2300      	movhi	r3, #0
 8006768:	b2db      	uxtb	r3, r3
 800676a:	e006      	b.n	800677a <HAL_I2C_Init+0x92>
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	4a7d      	ldr	r2, [pc, #500]	; (8006964 <HAL_I2C_Init+0x27c>)
 8006770:	4293      	cmp	r3, r2
 8006772:	bf94      	ite	ls
 8006774:	2301      	movls	r3, #1
 8006776:	2300      	movhi	r3, #0
 8006778:	b2db      	uxtb	r3, r3
 800677a:	2b00      	cmp	r3, #0
 800677c:	d001      	beq.n	8006782 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800677e:	2301      	movs	r3, #1
 8006780:	e0e7      	b.n	8006952 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	4a78      	ldr	r2, [pc, #480]	; (8006968 <HAL_I2C_Init+0x280>)
 8006786:	fba2 2303 	umull	r2, r3, r2, r3
 800678a:	0c9b      	lsrs	r3, r3, #18
 800678c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	685b      	ldr	r3, [r3, #4]
 8006794:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	68ba      	ldr	r2, [r7, #8]
 800679e:	430a      	orrs	r2, r1
 80067a0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	6a1b      	ldr	r3, [r3, #32]
 80067a8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	685b      	ldr	r3, [r3, #4]
 80067b0:	4a6a      	ldr	r2, [pc, #424]	; (800695c <HAL_I2C_Init+0x274>)
 80067b2:	4293      	cmp	r3, r2
 80067b4:	d802      	bhi.n	80067bc <HAL_I2C_Init+0xd4>
 80067b6:	68bb      	ldr	r3, [r7, #8]
 80067b8:	3301      	adds	r3, #1
 80067ba:	e009      	b.n	80067d0 <HAL_I2C_Init+0xe8>
 80067bc:	68bb      	ldr	r3, [r7, #8]
 80067be:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80067c2:	fb02 f303 	mul.w	r3, r2, r3
 80067c6:	4a69      	ldr	r2, [pc, #420]	; (800696c <HAL_I2C_Init+0x284>)
 80067c8:	fba2 2303 	umull	r2, r3, r2, r3
 80067cc:	099b      	lsrs	r3, r3, #6
 80067ce:	3301      	adds	r3, #1
 80067d0:	687a      	ldr	r2, [r7, #4]
 80067d2:	6812      	ldr	r2, [r2, #0]
 80067d4:	430b      	orrs	r3, r1
 80067d6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	69db      	ldr	r3, [r3, #28]
 80067de:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80067e2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	685b      	ldr	r3, [r3, #4]
 80067ea:	495c      	ldr	r1, [pc, #368]	; (800695c <HAL_I2C_Init+0x274>)
 80067ec:	428b      	cmp	r3, r1
 80067ee:	d819      	bhi.n	8006824 <HAL_I2C_Init+0x13c>
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	1e59      	subs	r1, r3, #1
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	685b      	ldr	r3, [r3, #4]
 80067f8:	005b      	lsls	r3, r3, #1
 80067fa:	fbb1 f3f3 	udiv	r3, r1, r3
 80067fe:	1c59      	adds	r1, r3, #1
 8006800:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006804:	400b      	ands	r3, r1
 8006806:	2b00      	cmp	r3, #0
 8006808:	d00a      	beq.n	8006820 <HAL_I2C_Init+0x138>
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	1e59      	subs	r1, r3, #1
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	685b      	ldr	r3, [r3, #4]
 8006812:	005b      	lsls	r3, r3, #1
 8006814:	fbb1 f3f3 	udiv	r3, r1, r3
 8006818:	3301      	adds	r3, #1
 800681a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800681e:	e051      	b.n	80068c4 <HAL_I2C_Init+0x1dc>
 8006820:	2304      	movs	r3, #4
 8006822:	e04f      	b.n	80068c4 <HAL_I2C_Init+0x1dc>
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	689b      	ldr	r3, [r3, #8]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d111      	bne.n	8006850 <HAL_I2C_Init+0x168>
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	1e58      	subs	r0, r3, #1
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	6859      	ldr	r1, [r3, #4]
 8006834:	460b      	mov	r3, r1
 8006836:	005b      	lsls	r3, r3, #1
 8006838:	440b      	add	r3, r1
 800683a:	fbb0 f3f3 	udiv	r3, r0, r3
 800683e:	3301      	adds	r3, #1
 8006840:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006844:	2b00      	cmp	r3, #0
 8006846:	bf0c      	ite	eq
 8006848:	2301      	moveq	r3, #1
 800684a:	2300      	movne	r3, #0
 800684c:	b2db      	uxtb	r3, r3
 800684e:	e012      	b.n	8006876 <HAL_I2C_Init+0x18e>
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	1e58      	subs	r0, r3, #1
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	6859      	ldr	r1, [r3, #4]
 8006858:	460b      	mov	r3, r1
 800685a:	009b      	lsls	r3, r3, #2
 800685c:	440b      	add	r3, r1
 800685e:	0099      	lsls	r1, r3, #2
 8006860:	440b      	add	r3, r1
 8006862:	fbb0 f3f3 	udiv	r3, r0, r3
 8006866:	3301      	adds	r3, #1
 8006868:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800686c:	2b00      	cmp	r3, #0
 800686e:	bf0c      	ite	eq
 8006870:	2301      	moveq	r3, #1
 8006872:	2300      	movne	r3, #0
 8006874:	b2db      	uxtb	r3, r3
 8006876:	2b00      	cmp	r3, #0
 8006878:	d001      	beq.n	800687e <HAL_I2C_Init+0x196>
 800687a:	2301      	movs	r3, #1
 800687c:	e022      	b.n	80068c4 <HAL_I2C_Init+0x1dc>
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	689b      	ldr	r3, [r3, #8]
 8006882:	2b00      	cmp	r3, #0
 8006884:	d10e      	bne.n	80068a4 <HAL_I2C_Init+0x1bc>
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	1e58      	subs	r0, r3, #1
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	6859      	ldr	r1, [r3, #4]
 800688e:	460b      	mov	r3, r1
 8006890:	005b      	lsls	r3, r3, #1
 8006892:	440b      	add	r3, r1
 8006894:	fbb0 f3f3 	udiv	r3, r0, r3
 8006898:	3301      	adds	r3, #1
 800689a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800689e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80068a2:	e00f      	b.n	80068c4 <HAL_I2C_Init+0x1dc>
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	1e58      	subs	r0, r3, #1
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	6859      	ldr	r1, [r3, #4]
 80068ac:	460b      	mov	r3, r1
 80068ae:	009b      	lsls	r3, r3, #2
 80068b0:	440b      	add	r3, r1
 80068b2:	0099      	lsls	r1, r3, #2
 80068b4:	440b      	add	r3, r1
 80068b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80068ba:	3301      	adds	r3, #1
 80068bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80068c0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80068c4:	6879      	ldr	r1, [r7, #4]
 80068c6:	6809      	ldr	r1, [r1, #0]
 80068c8:	4313      	orrs	r3, r2
 80068ca:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	69da      	ldr	r2, [r3, #28]
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6a1b      	ldr	r3, [r3, #32]
 80068de:	431a      	orrs	r2, r3
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	430a      	orrs	r2, r1
 80068e6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	689b      	ldr	r3, [r3, #8]
 80068ee:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80068f2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80068f6:	687a      	ldr	r2, [r7, #4]
 80068f8:	6911      	ldr	r1, [r2, #16]
 80068fa:	687a      	ldr	r2, [r7, #4]
 80068fc:	68d2      	ldr	r2, [r2, #12]
 80068fe:	4311      	orrs	r1, r2
 8006900:	687a      	ldr	r2, [r7, #4]
 8006902:	6812      	ldr	r2, [r2, #0]
 8006904:	430b      	orrs	r3, r1
 8006906:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	68db      	ldr	r3, [r3, #12]
 800690e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	695a      	ldr	r2, [r3, #20]
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	699b      	ldr	r3, [r3, #24]
 800691a:	431a      	orrs	r2, r3
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	430a      	orrs	r2, r1
 8006922:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	681a      	ldr	r2, [r3, #0]
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	f042 0201 	orr.w	r2, r2, #1
 8006932:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	2200      	movs	r2, #0
 8006938:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2220      	movs	r2, #32
 800693e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	2200      	movs	r2, #0
 8006946:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2200      	movs	r2, #0
 800694c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006950:	2300      	movs	r3, #0
}
 8006952:	4618      	mov	r0, r3
 8006954:	3710      	adds	r7, #16
 8006956:	46bd      	mov	sp, r7
 8006958:	bd80      	pop	{r7, pc}
 800695a:	bf00      	nop
 800695c:	000186a0 	.word	0x000186a0
 8006960:	001e847f 	.word	0x001e847f
 8006964:	003d08ff 	.word	0x003d08ff
 8006968:	431bde83 	.word	0x431bde83
 800696c:	10624dd3 	.word	0x10624dd3

08006970 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006970:	b580      	push	{r7, lr}
 8006972:	b088      	sub	sp, #32
 8006974:	af02      	add	r7, sp, #8
 8006976:	60f8      	str	r0, [r7, #12]
 8006978:	4608      	mov	r0, r1
 800697a:	4611      	mov	r1, r2
 800697c:	461a      	mov	r2, r3
 800697e:	4603      	mov	r3, r0
 8006980:	817b      	strh	r3, [r7, #10]
 8006982:	460b      	mov	r3, r1
 8006984:	813b      	strh	r3, [r7, #8]
 8006986:	4613      	mov	r3, r2
 8006988:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800698a:	f7ff f801 	bl	8005990 <HAL_GetTick>
 800698e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006996:	b2db      	uxtb	r3, r3
 8006998:	2b20      	cmp	r3, #32
 800699a:	f040 80d9 	bne.w	8006b50 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800699e:	697b      	ldr	r3, [r7, #20]
 80069a0:	9300      	str	r3, [sp, #0]
 80069a2:	2319      	movs	r3, #25
 80069a4:	2201      	movs	r2, #1
 80069a6:	496d      	ldr	r1, [pc, #436]	; (8006b5c <HAL_I2C_Mem_Write+0x1ec>)
 80069a8:	68f8      	ldr	r0, [r7, #12]
 80069aa:	f000 f971 	bl	8006c90 <I2C_WaitOnFlagUntilTimeout>
 80069ae:	4603      	mov	r3, r0
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d001      	beq.n	80069b8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80069b4:	2302      	movs	r3, #2
 80069b6:	e0cc      	b.n	8006b52 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80069be:	2b01      	cmp	r3, #1
 80069c0:	d101      	bne.n	80069c6 <HAL_I2C_Mem_Write+0x56>
 80069c2:	2302      	movs	r3, #2
 80069c4:	e0c5      	b.n	8006b52 <HAL_I2C_Mem_Write+0x1e2>
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	2201      	movs	r2, #1
 80069ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f003 0301 	and.w	r3, r3, #1
 80069d8:	2b01      	cmp	r3, #1
 80069da:	d007      	beq.n	80069ec <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	681a      	ldr	r2, [r3, #0]
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	f042 0201 	orr.w	r2, r2, #1
 80069ea:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	681a      	ldr	r2, [r3, #0]
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80069fa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	2221      	movs	r2, #33	; 0x21
 8006a00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	2240      	movs	r2, #64	; 0x40
 8006a08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	2200      	movs	r2, #0
 8006a10:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	6a3a      	ldr	r2, [r7, #32]
 8006a16:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006a1c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a22:	b29a      	uxth	r2, r3
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	4a4d      	ldr	r2, [pc, #308]	; (8006b60 <HAL_I2C_Mem_Write+0x1f0>)
 8006a2c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006a2e:	88f8      	ldrh	r0, [r7, #6]
 8006a30:	893a      	ldrh	r2, [r7, #8]
 8006a32:	8979      	ldrh	r1, [r7, #10]
 8006a34:	697b      	ldr	r3, [r7, #20]
 8006a36:	9301      	str	r3, [sp, #4]
 8006a38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a3a:	9300      	str	r3, [sp, #0]
 8006a3c:	4603      	mov	r3, r0
 8006a3e:	68f8      	ldr	r0, [r7, #12]
 8006a40:	f000 f890 	bl	8006b64 <I2C_RequestMemoryWrite>
 8006a44:	4603      	mov	r3, r0
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d052      	beq.n	8006af0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8006a4a:	2301      	movs	r3, #1
 8006a4c:	e081      	b.n	8006b52 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006a4e:	697a      	ldr	r2, [r7, #20]
 8006a50:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006a52:	68f8      	ldr	r0, [r7, #12]
 8006a54:	f000 fa36 	bl	8006ec4 <I2C_WaitOnTXEFlagUntilTimeout>
 8006a58:	4603      	mov	r3, r0
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d00d      	beq.n	8006a7a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a62:	2b04      	cmp	r3, #4
 8006a64:	d107      	bne.n	8006a76 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	681a      	ldr	r2, [r3, #0]
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a74:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006a76:	2301      	movs	r3, #1
 8006a78:	e06b      	b.n	8006b52 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a7e:	781a      	ldrb	r2, [r3, #0]
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a8a:	1c5a      	adds	r2, r3, #1
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a94:	3b01      	subs	r3, #1
 8006a96:	b29a      	uxth	r2, r3
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006aa0:	b29b      	uxth	r3, r3
 8006aa2:	3b01      	subs	r3, #1
 8006aa4:	b29a      	uxth	r2, r3
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	695b      	ldr	r3, [r3, #20]
 8006ab0:	f003 0304 	and.w	r3, r3, #4
 8006ab4:	2b04      	cmp	r3, #4
 8006ab6:	d11b      	bne.n	8006af0 <HAL_I2C_Mem_Write+0x180>
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d017      	beq.n	8006af0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ac4:	781a      	ldrb	r2, [r3, #0]
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ad0:	1c5a      	adds	r2, r3, #1
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ada:	3b01      	subs	r3, #1
 8006adc:	b29a      	uxth	r2, r3
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ae6:	b29b      	uxth	r3, r3
 8006ae8:	3b01      	subs	r3, #1
 8006aea:	b29a      	uxth	r2, r3
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d1aa      	bne.n	8006a4e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006af8:	697a      	ldr	r2, [r7, #20]
 8006afa:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006afc:	68f8      	ldr	r0, [r7, #12]
 8006afe:	f000 fa29 	bl	8006f54 <I2C_WaitOnBTFFlagUntilTimeout>
 8006b02:	4603      	mov	r3, r0
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d00d      	beq.n	8006b24 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b0c:	2b04      	cmp	r3, #4
 8006b0e:	d107      	bne.n	8006b20 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	681a      	ldr	r2, [r3, #0]
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b1e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006b20:	2301      	movs	r3, #1
 8006b22:	e016      	b.n	8006b52 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	681a      	ldr	r2, [r3, #0]
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b32:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	2220      	movs	r2, #32
 8006b38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	2200      	movs	r2, #0
 8006b40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	2200      	movs	r2, #0
 8006b48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006b4c:	2300      	movs	r3, #0
 8006b4e:	e000      	b.n	8006b52 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006b50:	2302      	movs	r3, #2
  }
}
 8006b52:	4618      	mov	r0, r3
 8006b54:	3718      	adds	r7, #24
 8006b56:	46bd      	mov	sp, r7
 8006b58:	bd80      	pop	{r7, pc}
 8006b5a:	bf00      	nop
 8006b5c:	00100002 	.word	0x00100002
 8006b60:	ffff0000 	.word	0xffff0000

08006b64 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006b64:	b580      	push	{r7, lr}
 8006b66:	b088      	sub	sp, #32
 8006b68:	af02      	add	r7, sp, #8
 8006b6a:	60f8      	str	r0, [r7, #12]
 8006b6c:	4608      	mov	r0, r1
 8006b6e:	4611      	mov	r1, r2
 8006b70:	461a      	mov	r2, r3
 8006b72:	4603      	mov	r3, r0
 8006b74:	817b      	strh	r3, [r7, #10]
 8006b76:	460b      	mov	r3, r1
 8006b78:	813b      	strh	r3, [r7, #8]
 8006b7a:	4613      	mov	r3, r2
 8006b7c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	681a      	ldr	r2, [r3, #0]
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006b8c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b90:	9300      	str	r3, [sp, #0]
 8006b92:	6a3b      	ldr	r3, [r7, #32]
 8006b94:	2200      	movs	r2, #0
 8006b96:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006b9a:	68f8      	ldr	r0, [r7, #12]
 8006b9c:	f000 f878 	bl	8006c90 <I2C_WaitOnFlagUntilTimeout>
 8006ba0:	4603      	mov	r3, r0
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d00d      	beq.n	8006bc2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006bb0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006bb4:	d103      	bne.n	8006bbe <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006bbc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006bbe:	2303      	movs	r3, #3
 8006bc0:	e05f      	b.n	8006c82 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006bc2:	897b      	ldrh	r3, [r7, #10]
 8006bc4:	b2db      	uxtb	r3, r3
 8006bc6:	461a      	mov	r2, r3
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006bd0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bd4:	6a3a      	ldr	r2, [r7, #32]
 8006bd6:	492d      	ldr	r1, [pc, #180]	; (8006c8c <I2C_RequestMemoryWrite+0x128>)
 8006bd8:	68f8      	ldr	r0, [r7, #12]
 8006bda:	f000 f8d3 	bl	8006d84 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006bde:	4603      	mov	r3, r0
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d001      	beq.n	8006be8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006be4:	2301      	movs	r3, #1
 8006be6:	e04c      	b.n	8006c82 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006be8:	2300      	movs	r3, #0
 8006bea:	617b      	str	r3, [r7, #20]
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	695b      	ldr	r3, [r3, #20]
 8006bf2:	617b      	str	r3, [r7, #20]
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	699b      	ldr	r3, [r3, #24]
 8006bfa:	617b      	str	r3, [r7, #20]
 8006bfc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006bfe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c00:	6a39      	ldr	r1, [r7, #32]
 8006c02:	68f8      	ldr	r0, [r7, #12]
 8006c04:	f000 f95e 	bl	8006ec4 <I2C_WaitOnTXEFlagUntilTimeout>
 8006c08:	4603      	mov	r3, r0
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d00d      	beq.n	8006c2a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c12:	2b04      	cmp	r3, #4
 8006c14:	d107      	bne.n	8006c26 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	681a      	ldr	r2, [r3, #0]
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c24:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006c26:	2301      	movs	r3, #1
 8006c28:	e02b      	b.n	8006c82 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006c2a:	88fb      	ldrh	r3, [r7, #6]
 8006c2c:	2b01      	cmp	r3, #1
 8006c2e:	d105      	bne.n	8006c3c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006c30:	893b      	ldrh	r3, [r7, #8]
 8006c32:	b2da      	uxtb	r2, r3
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	611a      	str	r2, [r3, #16]
 8006c3a:	e021      	b.n	8006c80 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006c3c:	893b      	ldrh	r3, [r7, #8]
 8006c3e:	0a1b      	lsrs	r3, r3, #8
 8006c40:	b29b      	uxth	r3, r3
 8006c42:	b2da      	uxtb	r2, r3
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c4c:	6a39      	ldr	r1, [r7, #32]
 8006c4e:	68f8      	ldr	r0, [r7, #12]
 8006c50:	f000 f938 	bl	8006ec4 <I2C_WaitOnTXEFlagUntilTimeout>
 8006c54:	4603      	mov	r3, r0
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d00d      	beq.n	8006c76 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c5e:	2b04      	cmp	r3, #4
 8006c60:	d107      	bne.n	8006c72 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	681a      	ldr	r2, [r3, #0]
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c70:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006c72:	2301      	movs	r3, #1
 8006c74:	e005      	b.n	8006c82 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006c76:	893b      	ldrh	r3, [r7, #8]
 8006c78:	b2da      	uxtb	r2, r3
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006c80:	2300      	movs	r3, #0
}
 8006c82:	4618      	mov	r0, r3
 8006c84:	3718      	adds	r7, #24
 8006c86:	46bd      	mov	sp, r7
 8006c88:	bd80      	pop	{r7, pc}
 8006c8a:	bf00      	nop
 8006c8c:	00010002 	.word	0x00010002

08006c90 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006c90:	b580      	push	{r7, lr}
 8006c92:	b084      	sub	sp, #16
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	60f8      	str	r0, [r7, #12]
 8006c98:	60b9      	str	r1, [r7, #8]
 8006c9a:	603b      	str	r3, [r7, #0]
 8006c9c:	4613      	mov	r3, r2
 8006c9e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006ca0:	e048      	b.n	8006d34 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006ca2:	683b      	ldr	r3, [r7, #0]
 8006ca4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ca8:	d044      	beq.n	8006d34 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006caa:	f7fe fe71 	bl	8005990 <HAL_GetTick>
 8006cae:	4602      	mov	r2, r0
 8006cb0:	69bb      	ldr	r3, [r7, #24]
 8006cb2:	1ad3      	subs	r3, r2, r3
 8006cb4:	683a      	ldr	r2, [r7, #0]
 8006cb6:	429a      	cmp	r2, r3
 8006cb8:	d302      	bcc.n	8006cc0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006cba:	683b      	ldr	r3, [r7, #0]
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d139      	bne.n	8006d34 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006cc0:	68bb      	ldr	r3, [r7, #8]
 8006cc2:	0c1b      	lsrs	r3, r3, #16
 8006cc4:	b2db      	uxtb	r3, r3
 8006cc6:	2b01      	cmp	r3, #1
 8006cc8:	d10d      	bne.n	8006ce6 <I2C_WaitOnFlagUntilTimeout+0x56>
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	695b      	ldr	r3, [r3, #20]
 8006cd0:	43da      	mvns	r2, r3
 8006cd2:	68bb      	ldr	r3, [r7, #8]
 8006cd4:	4013      	ands	r3, r2
 8006cd6:	b29b      	uxth	r3, r3
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	bf0c      	ite	eq
 8006cdc:	2301      	moveq	r3, #1
 8006cde:	2300      	movne	r3, #0
 8006ce0:	b2db      	uxtb	r3, r3
 8006ce2:	461a      	mov	r2, r3
 8006ce4:	e00c      	b.n	8006d00 <I2C_WaitOnFlagUntilTimeout+0x70>
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	699b      	ldr	r3, [r3, #24]
 8006cec:	43da      	mvns	r2, r3
 8006cee:	68bb      	ldr	r3, [r7, #8]
 8006cf0:	4013      	ands	r3, r2
 8006cf2:	b29b      	uxth	r3, r3
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	bf0c      	ite	eq
 8006cf8:	2301      	moveq	r3, #1
 8006cfa:	2300      	movne	r3, #0
 8006cfc:	b2db      	uxtb	r3, r3
 8006cfe:	461a      	mov	r2, r3
 8006d00:	79fb      	ldrb	r3, [r7, #7]
 8006d02:	429a      	cmp	r2, r3
 8006d04:	d116      	bne.n	8006d34 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	2200      	movs	r2, #0
 8006d0a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	2220      	movs	r2, #32
 8006d10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	2200      	movs	r2, #0
 8006d18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d20:	f043 0220 	orr.w	r2, r3, #32
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8006d30:	2301      	movs	r3, #1
 8006d32:	e023      	b.n	8006d7c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006d34:	68bb      	ldr	r3, [r7, #8]
 8006d36:	0c1b      	lsrs	r3, r3, #16
 8006d38:	b2db      	uxtb	r3, r3
 8006d3a:	2b01      	cmp	r3, #1
 8006d3c:	d10d      	bne.n	8006d5a <I2C_WaitOnFlagUntilTimeout+0xca>
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	695b      	ldr	r3, [r3, #20]
 8006d44:	43da      	mvns	r2, r3
 8006d46:	68bb      	ldr	r3, [r7, #8]
 8006d48:	4013      	ands	r3, r2
 8006d4a:	b29b      	uxth	r3, r3
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	bf0c      	ite	eq
 8006d50:	2301      	moveq	r3, #1
 8006d52:	2300      	movne	r3, #0
 8006d54:	b2db      	uxtb	r3, r3
 8006d56:	461a      	mov	r2, r3
 8006d58:	e00c      	b.n	8006d74 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	699b      	ldr	r3, [r3, #24]
 8006d60:	43da      	mvns	r2, r3
 8006d62:	68bb      	ldr	r3, [r7, #8]
 8006d64:	4013      	ands	r3, r2
 8006d66:	b29b      	uxth	r3, r3
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	bf0c      	ite	eq
 8006d6c:	2301      	moveq	r3, #1
 8006d6e:	2300      	movne	r3, #0
 8006d70:	b2db      	uxtb	r3, r3
 8006d72:	461a      	mov	r2, r3
 8006d74:	79fb      	ldrb	r3, [r7, #7]
 8006d76:	429a      	cmp	r2, r3
 8006d78:	d093      	beq.n	8006ca2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006d7a:	2300      	movs	r3, #0
}
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	3710      	adds	r7, #16
 8006d80:	46bd      	mov	sp, r7
 8006d82:	bd80      	pop	{r7, pc}

08006d84 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006d84:	b580      	push	{r7, lr}
 8006d86:	b084      	sub	sp, #16
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	60f8      	str	r0, [r7, #12]
 8006d8c:	60b9      	str	r1, [r7, #8]
 8006d8e:	607a      	str	r2, [r7, #4]
 8006d90:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006d92:	e071      	b.n	8006e78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	695b      	ldr	r3, [r3, #20]
 8006d9a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006d9e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006da2:	d123      	bne.n	8006dec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	681a      	ldr	r2, [r3, #0]
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006db2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006dbc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	2220      	movs	r2, #32
 8006dc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	2200      	movs	r2, #0
 8006dd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dd8:	f043 0204 	orr.w	r2, r3, #4
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	2200      	movs	r2, #0
 8006de4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006de8:	2301      	movs	r3, #1
 8006dea:	e067      	b.n	8006ebc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006df2:	d041      	beq.n	8006e78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006df4:	f7fe fdcc 	bl	8005990 <HAL_GetTick>
 8006df8:	4602      	mov	r2, r0
 8006dfa:	683b      	ldr	r3, [r7, #0]
 8006dfc:	1ad3      	subs	r3, r2, r3
 8006dfe:	687a      	ldr	r2, [r7, #4]
 8006e00:	429a      	cmp	r2, r3
 8006e02:	d302      	bcc.n	8006e0a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d136      	bne.n	8006e78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8006e0a:	68bb      	ldr	r3, [r7, #8]
 8006e0c:	0c1b      	lsrs	r3, r3, #16
 8006e0e:	b2db      	uxtb	r3, r3
 8006e10:	2b01      	cmp	r3, #1
 8006e12:	d10c      	bne.n	8006e2e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	695b      	ldr	r3, [r3, #20]
 8006e1a:	43da      	mvns	r2, r3
 8006e1c:	68bb      	ldr	r3, [r7, #8]
 8006e1e:	4013      	ands	r3, r2
 8006e20:	b29b      	uxth	r3, r3
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	bf14      	ite	ne
 8006e26:	2301      	movne	r3, #1
 8006e28:	2300      	moveq	r3, #0
 8006e2a:	b2db      	uxtb	r3, r3
 8006e2c:	e00b      	b.n	8006e46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	699b      	ldr	r3, [r3, #24]
 8006e34:	43da      	mvns	r2, r3
 8006e36:	68bb      	ldr	r3, [r7, #8]
 8006e38:	4013      	ands	r3, r2
 8006e3a:	b29b      	uxth	r3, r3
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	bf14      	ite	ne
 8006e40:	2301      	movne	r3, #1
 8006e42:	2300      	moveq	r3, #0
 8006e44:	b2db      	uxtb	r3, r3
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d016      	beq.n	8006e78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	2200      	movs	r2, #0
 8006e4e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	2220      	movs	r2, #32
 8006e54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e64:	f043 0220 	orr.w	r2, r3, #32
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	2200      	movs	r2, #0
 8006e70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8006e74:	2301      	movs	r3, #1
 8006e76:	e021      	b.n	8006ebc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006e78:	68bb      	ldr	r3, [r7, #8]
 8006e7a:	0c1b      	lsrs	r3, r3, #16
 8006e7c:	b2db      	uxtb	r3, r3
 8006e7e:	2b01      	cmp	r3, #1
 8006e80:	d10c      	bne.n	8006e9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	695b      	ldr	r3, [r3, #20]
 8006e88:	43da      	mvns	r2, r3
 8006e8a:	68bb      	ldr	r3, [r7, #8]
 8006e8c:	4013      	ands	r3, r2
 8006e8e:	b29b      	uxth	r3, r3
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	bf14      	ite	ne
 8006e94:	2301      	movne	r3, #1
 8006e96:	2300      	moveq	r3, #0
 8006e98:	b2db      	uxtb	r3, r3
 8006e9a:	e00b      	b.n	8006eb4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	699b      	ldr	r3, [r3, #24]
 8006ea2:	43da      	mvns	r2, r3
 8006ea4:	68bb      	ldr	r3, [r7, #8]
 8006ea6:	4013      	ands	r3, r2
 8006ea8:	b29b      	uxth	r3, r3
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	bf14      	ite	ne
 8006eae:	2301      	movne	r3, #1
 8006eb0:	2300      	moveq	r3, #0
 8006eb2:	b2db      	uxtb	r3, r3
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	f47f af6d 	bne.w	8006d94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8006eba:	2300      	movs	r3, #0
}
 8006ebc:	4618      	mov	r0, r3
 8006ebe:	3710      	adds	r7, #16
 8006ec0:	46bd      	mov	sp, r7
 8006ec2:	bd80      	pop	{r7, pc}

08006ec4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006ec4:	b580      	push	{r7, lr}
 8006ec6:	b084      	sub	sp, #16
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	60f8      	str	r0, [r7, #12]
 8006ecc:	60b9      	str	r1, [r7, #8]
 8006ece:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006ed0:	e034      	b.n	8006f3c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006ed2:	68f8      	ldr	r0, [r7, #12]
 8006ed4:	f000 f886 	bl	8006fe4 <I2C_IsAcknowledgeFailed>
 8006ed8:	4603      	mov	r3, r0
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d001      	beq.n	8006ee2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006ede:	2301      	movs	r3, #1
 8006ee0:	e034      	b.n	8006f4c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006ee2:	68bb      	ldr	r3, [r7, #8]
 8006ee4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ee8:	d028      	beq.n	8006f3c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006eea:	f7fe fd51 	bl	8005990 <HAL_GetTick>
 8006eee:	4602      	mov	r2, r0
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	1ad3      	subs	r3, r2, r3
 8006ef4:	68ba      	ldr	r2, [r7, #8]
 8006ef6:	429a      	cmp	r2, r3
 8006ef8:	d302      	bcc.n	8006f00 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006efa:	68bb      	ldr	r3, [r7, #8]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d11d      	bne.n	8006f3c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	695b      	ldr	r3, [r3, #20]
 8006f06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f0a:	2b80      	cmp	r3, #128	; 0x80
 8006f0c:	d016      	beq.n	8006f3c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	2200      	movs	r2, #0
 8006f12:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	2220      	movs	r2, #32
 8006f18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	2200      	movs	r2, #0
 8006f20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f28:	f043 0220 	orr.w	r2, r3, #32
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	2200      	movs	r2, #0
 8006f34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8006f38:	2301      	movs	r3, #1
 8006f3a:	e007      	b.n	8006f4c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	695b      	ldr	r3, [r3, #20]
 8006f42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f46:	2b80      	cmp	r3, #128	; 0x80
 8006f48:	d1c3      	bne.n	8006ed2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006f4a:	2300      	movs	r3, #0
}
 8006f4c:	4618      	mov	r0, r3
 8006f4e:	3710      	adds	r7, #16
 8006f50:	46bd      	mov	sp, r7
 8006f52:	bd80      	pop	{r7, pc}

08006f54 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006f54:	b580      	push	{r7, lr}
 8006f56:	b084      	sub	sp, #16
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	60f8      	str	r0, [r7, #12]
 8006f5c:	60b9      	str	r1, [r7, #8]
 8006f5e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006f60:	e034      	b.n	8006fcc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006f62:	68f8      	ldr	r0, [r7, #12]
 8006f64:	f000 f83e 	bl	8006fe4 <I2C_IsAcknowledgeFailed>
 8006f68:	4603      	mov	r3, r0
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d001      	beq.n	8006f72 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006f6e:	2301      	movs	r3, #1
 8006f70:	e034      	b.n	8006fdc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f72:	68bb      	ldr	r3, [r7, #8]
 8006f74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f78:	d028      	beq.n	8006fcc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f7a:	f7fe fd09 	bl	8005990 <HAL_GetTick>
 8006f7e:	4602      	mov	r2, r0
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	1ad3      	subs	r3, r2, r3
 8006f84:	68ba      	ldr	r2, [r7, #8]
 8006f86:	429a      	cmp	r2, r3
 8006f88:	d302      	bcc.n	8006f90 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006f8a:	68bb      	ldr	r3, [r7, #8]
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d11d      	bne.n	8006fcc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	695b      	ldr	r3, [r3, #20]
 8006f96:	f003 0304 	and.w	r3, r3, #4
 8006f9a:	2b04      	cmp	r3, #4
 8006f9c:	d016      	beq.n	8006fcc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	2220      	movs	r2, #32
 8006fa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	2200      	movs	r2, #0
 8006fb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fb8:	f043 0220 	orr.w	r2, r3, #32
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8006fc8:	2301      	movs	r3, #1
 8006fca:	e007      	b.n	8006fdc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	695b      	ldr	r3, [r3, #20]
 8006fd2:	f003 0304 	and.w	r3, r3, #4
 8006fd6:	2b04      	cmp	r3, #4
 8006fd8:	d1c3      	bne.n	8006f62 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006fda:	2300      	movs	r3, #0
}
 8006fdc:	4618      	mov	r0, r3
 8006fde:	3710      	adds	r7, #16
 8006fe0:	46bd      	mov	sp, r7
 8006fe2:	bd80      	pop	{r7, pc}

08006fe4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006fe4:	b480      	push	{r7}
 8006fe6:	b083      	sub	sp, #12
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	695b      	ldr	r3, [r3, #20]
 8006ff2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006ff6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006ffa:	d11b      	bne.n	8007034 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007004:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	2200      	movs	r2, #0
 800700a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	2220      	movs	r2, #32
 8007010:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	2200      	movs	r2, #0
 8007018:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007020:	f043 0204 	orr.w	r2, r3, #4
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2200      	movs	r2, #0
 800702c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007030:	2301      	movs	r3, #1
 8007032:	e000      	b.n	8007036 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007034:	2300      	movs	r3, #0
}
 8007036:	4618      	mov	r0, r3
 8007038:	370c      	adds	r7, #12
 800703a:	46bd      	mov	sp, r7
 800703c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007040:	4770      	bx	lr
	...

08007044 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007044:	b580      	push	{r7, lr}
 8007046:	b086      	sub	sp, #24
 8007048:	af00      	add	r7, sp, #0
 800704a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2b00      	cmp	r3, #0
 8007050:	d101      	bne.n	8007056 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007052:	2301      	movs	r3, #1
 8007054:	e267      	b.n	8007526 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	f003 0301 	and.w	r3, r3, #1
 800705e:	2b00      	cmp	r3, #0
 8007060:	d075      	beq.n	800714e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007062:	4b88      	ldr	r3, [pc, #544]	; (8007284 <HAL_RCC_OscConfig+0x240>)
 8007064:	689b      	ldr	r3, [r3, #8]
 8007066:	f003 030c 	and.w	r3, r3, #12
 800706a:	2b04      	cmp	r3, #4
 800706c:	d00c      	beq.n	8007088 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800706e:	4b85      	ldr	r3, [pc, #532]	; (8007284 <HAL_RCC_OscConfig+0x240>)
 8007070:	689b      	ldr	r3, [r3, #8]
 8007072:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007076:	2b08      	cmp	r3, #8
 8007078:	d112      	bne.n	80070a0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800707a:	4b82      	ldr	r3, [pc, #520]	; (8007284 <HAL_RCC_OscConfig+0x240>)
 800707c:	685b      	ldr	r3, [r3, #4]
 800707e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007082:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007086:	d10b      	bne.n	80070a0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007088:	4b7e      	ldr	r3, [pc, #504]	; (8007284 <HAL_RCC_OscConfig+0x240>)
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007090:	2b00      	cmp	r3, #0
 8007092:	d05b      	beq.n	800714c <HAL_RCC_OscConfig+0x108>
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	685b      	ldr	r3, [r3, #4]
 8007098:	2b00      	cmp	r3, #0
 800709a:	d157      	bne.n	800714c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800709c:	2301      	movs	r3, #1
 800709e:	e242      	b.n	8007526 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	685b      	ldr	r3, [r3, #4]
 80070a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80070a8:	d106      	bne.n	80070b8 <HAL_RCC_OscConfig+0x74>
 80070aa:	4b76      	ldr	r3, [pc, #472]	; (8007284 <HAL_RCC_OscConfig+0x240>)
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	4a75      	ldr	r2, [pc, #468]	; (8007284 <HAL_RCC_OscConfig+0x240>)
 80070b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80070b4:	6013      	str	r3, [r2, #0]
 80070b6:	e01d      	b.n	80070f4 <HAL_RCC_OscConfig+0xb0>
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	685b      	ldr	r3, [r3, #4]
 80070bc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80070c0:	d10c      	bne.n	80070dc <HAL_RCC_OscConfig+0x98>
 80070c2:	4b70      	ldr	r3, [pc, #448]	; (8007284 <HAL_RCC_OscConfig+0x240>)
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	4a6f      	ldr	r2, [pc, #444]	; (8007284 <HAL_RCC_OscConfig+0x240>)
 80070c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80070cc:	6013      	str	r3, [r2, #0]
 80070ce:	4b6d      	ldr	r3, [pc, #436]	; (8007284 <HAL_RCC_OscConfig+0x240>)
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	4a6c      	ldr	r2, [pc, #432]	; (8007284 <HAL_RCC_OscConfig+0x240>)
 80070d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80070d8:	6013      	str	r3, [r2, #0]
 80070da:	e00b      	b.n	80070f4 <HAL_RCC_OscConfig+0xb0>
 80070dc:	4b69      	ldr	r3, [pc, #420]	; (8007284 <HAL_RCC_OscConfig+0x240>)
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	4a68      	ldr	r2, [pc, #416]	; (8007284 <HAL_RCC_OscConfig+0x240>)
 80070e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80070e6:	6013      	str	r3, [r2, #0]
 80070e8:	4b66      	ldr	r3, [pc, #408]	; (8007284 <HAL_RCC_OscConfig+0x240>)
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	4a65      	ldr	r2, [pc, #404]	; (8007284 <HAL_RCC_OscConfig+0x240>)
 80070ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80070f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	685b      	ldr	r3, [r3, #4]
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d013      	beq.n	8007124 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80070fc:	f7fe fc48 	bl	8005990 <HAL_GetTick>
 8007100:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007102:	e008      	b.n	8007116 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007104:	f7fe fc44 	bl	8005990 <HAL_GetTick>
 8007108:	4602      	mov	r2, r0
 800710a:	693b      	ldr	r3, [r7, #16]
 800710c:	1ad3      	subs	r3, r2, r3
 800710e:	2b64      	cmp	r3, #100	; 0x64
 8007110:	d901      	bls.n	8007116 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007112:	2303      	movs	r3, #3
 8007114:	e207      	b.n	8007526 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007116:	4b5b      	ldr	r3, [pc, #364]	; (8007284 <HAL_RCC_OscConfig+0x240>)
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800711e:	2b00      	cmp	r3, #0
 8007120:	d0f0      	beq.n	8007104 <HAL_RCC_OscConfig+0xc0>
 8007122:	e014      	b.n	800714e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007124:	f7fe fc34 	bl	8005990 <HAL_GetTick>
 8007128:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800712a:	e008      	b.n	800713e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800712c:	f7fe fc30 	bl	8005990 <HAL_GetTick>
 8007130:	4602      	mov	r2, r0
 8007132:	693b      	ldr	r3, [r7, #16]
 8007134:	1ad3      	subs	r3, r2, r3
 8007136:	2b64      	cmp	r3, #100	; 0x64
 8007138:	d901      	bls.n	800713e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800713a:	2303      	movs	r3, #3
 800713c:	e1f3      	b.n	8007526 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800713e:	4b51      	ldr	r3, [pc, #324]	; (8007284 <HAL_RCC_OscConfig+0x240>)
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007146:	2b00      	cmp	r3, #0
 8007148:	d1f0      	bne.n	800712c <HAL_RCC_OscConfig+0xe8>
 800714a:	e000      	b.n	800714e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800714c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	f003 0302 	and.w	r3, r3, #2
 8007156:	2b00      	cmp	r3, #0
 8007158:	d063      	beq.n	8007222 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800715a:	4b4a      	ldr	r3, [pc, #296]	; (8007284 <HAL_RCC_OscConfig+0x240>)
 800715c:	689b      	ldr	r3, [r3, #8]
 800715e:	f003 030c 	and.w	r3, r3, #12
 8007162:	2b00      	cmp	r3, #0
 8007164:	d00b      	beq.n	800717e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007166:	4b47      	ldr	r3, [pc, #284]	; (8007284 <HAL_RCC_OscConfig+0x240>)
 8007168:	689b      	ldr	r3, [r3, #8]
 800716a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800716e:	2b08      	cmp	r3, #8
 8007170:	d11c      	bne.n	80071ac <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007172:	4b44      	ldr	r3, [pc, #272]	; (8007284 <HAL_RCC_OscConfig+0x240>)
 8007174:	685b      	ldr	r3, [r3, #4]
 8007176:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800717a:	2b00      	cmp	r3, #0
 800717c:	d116      	bne.n	80071ac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800717e:	4b41      	ldr	r3, [pc, #260]	; (8007284 <HAL_RCC_OscConfig+0x240>)
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f003 0302 	and.w	r3, r3, #2
 8007186:	2b00      	cmp	r3, #0
 8007188:	d005      	beq.n	8007196 <HAL_RCC_OscConfig+0x152>
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	68db      	ldr	r3, [r3, #12]
 800718e:	2b01      	cmp	r3, #1
 8007190:	d001      	beq.n	8007196 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007192:	2301      	movs	r3, #1
 8007194:	e1c7      	b.n	8007526 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007196:	4b3b      	ldr	r3, [pc, #236]	; (8007284 <HAL_RCC_OscConfig+0x240>)
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	691b      	ldr	r3, [r3, #16]
 80071a2:	00db      	lsls	r3, r3, #3
 80071a4:	4937      	ldr	r1, [pc, #220]	; (8007284 <HAL_RCC_OscConfig+0x240>)
 80071a6:	4313      	orrs	r3, r2
 80071a8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80071aa:	e03a      	b.n	8007222 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	68db      	ldr	r3, [r3, #12]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d020      	beq.n	80071f6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80071b4:	4b34      	ldr	r3, [pc, #208]	; (8007288 <HAL_RCC_OscConfig+0x244>)
 80071b6:	2201      	movs	r2, #1
 80071b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80071ba:	f7fe fbe9 	bl	8005990 <HAL_GetTick>
 80071be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80071c0:	e008      	b.n	80071d4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80071c2:	f7fe fbe5 	bl	8005990 <HAL_GetTick>
 80071c6:	4602      	mov	r2, r0
 80071c8:	693b      	ldr	r3, [r7, #16]
 80071ca:	1ad3      	subs	r3, r2, r3
 80071cc:	2b02      	cmp	r3, #2
 80071ce:	d901      	bls.n	80071d4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80071d0:	2303      	movs	r3, #3
 80071d2:	e1a8      	b.n	8007526 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80071d4:	4b2b      	ldr	r3, [pc, #172]	; (8007284 <HAL_RCC_OscConfig+0x240>)
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	f003 0302 	and.w	r3, r3, #2
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d0f0      	beq.n	80071c2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80071e0:	4b28      	ldr	r3, [pc, #160]	; (8007284 <HAL_RCC_OscConfig+0x240>)
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	691b      	ldr	r3, [r3, #16]
 80071ec:	00db      	lsls	r3, r3, #3
 80071ee:	4925      	ldr	r1, [pc, #148]	; (8007284 <HAL_RCC_OscConfig+0x240>)
 80071f0:	4313      	orrs	r3, r2
 80071f2:	600b      	str	r3, [r1, #0]
 80071f4:	e015      	b.n	8007222 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80071f6:	4b24      	ldr	r3, [pc, #144]	; (8007288 <HAL_RCC_OscConfig+0x244>)
 80071f8:	2200      	movs	r2, #0
 80071fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80071fc:	f7fe fbc8 	bl	8005990 <HAL_GetTick>
 8007200:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007202:	e008      	b.n	8007216 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007204:	f7fe fbc4 	bl	8005990 <HAL_GetTick>
 8007208:	4602      	mov	r2, r0
 800720a:	693b      	ldr	r3, [r7, #16]
 800720c:	1ad3      	subs	r3, r2, r3
 800720e:	2b02      	cmp	r3, #2
 8007210:	d901      	bls.n	8007216 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007212:	2303      	movs	r3, #3
 8007214:	e187      	b.n	8007526 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007216:	4b1b      	ldr	r3, [pc, #108]	; (8007284 <HAL_RCC_OscConfig+0x240>)
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	f003 0302 	and.w	r3, r3, #2
 800721e:	2b00      	cmp	r3, #0
 8007220:	d1f0      	bne.n	8007204 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	f003 0308 	and.w	r3, r3, #8
 800722a:	2b00      	cmp	r3, #0
 800722c:	d036      	beq.n	800729c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	695b      	ldr	r3, [r3, #20]
 8007232:	2b00      	cmp	r3, #0
 8007234:	d016      	beq.n	8007264 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007236:	4b15      	ldr	r3, [pc, #84]	; (800728c <HAL_RCC_OscConfig+0x248>)
 8007238:	2201      	movs	r2, #1
 800723a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800723c:	f7fe fba8 	bl	8005990 <HAL_GetTick>
 8007240:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007242:	e008      	b.n	8007256 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007244:	f7fe fba4 	bl	8005990 <HAL_GetTick>
 8007248:	4602      	mov	r2, r0
 800724a:	693b      	ldr	r3, [r7, #16]
 800724c:	1ad3      	subs	r3, r2, r3
 800724e:	2b02      	cmp	r3, #2
 8007250:	d901      	bls.n	8007256 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007252:	2303      	movs	r3, #3
 8007254:	e167      	b.n	8007526 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007256:	4b0b      	ldr	r3, [pc, #44]	; (8007284 <HAL_RCC_OscConfig+0x240>)
 8007258:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800725a:	f003 0302 	and.w	r3, r3, #2
 800725e:	2b00      	cmp	r3, #0
 8007260:	d0f0      	beq.n	8007244 <HAL_RCC_OscConfig+0x200>
 8007262:	e01b      	b.n	800729c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007264:	4b09      	ldr	r3, [pc, #36]	; (800728c <HAL_RCC_OscConfig+0x248>)
 8007266:	2200      	movs	r2, #0
 8007268:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800726a:	f7fe fb91 	bl	8005990 <HAL_GetTick>
 800726e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007270:	e00e      	b.n	8007290 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007272:	f7fe fb8d 	bl	8005990 <HAL_GetTick>
 8007276:	4602      	mov	r2, r0
 8007278:	693b      	ldr	r3, [r7, #16]
 800727a:	1ad3      	subs	r3, r2, r3
 800727c:	2b02      	cmp	r3, #2
 800727e:	d907      	bls.n	8007290 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007280:	2303      	movs	r3, #3
 8007282:	e150      	b.n	8007526 <HAL_RCC_OscConfig+0x4e2>
 8007284:	40023800 	.word	0x40023800
 8007288:	42470000 	.word	0x42470000
 800728c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007290:	4b88      	ldr	r3, [pc, #544]	; (80074b4 <HAL_RCC_OscConfig+0x470>)
 8007292:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007294:	f003 0302 	and.w	r3, r3, #2
 8007298:	2b00      	cmp	r3, #0
 800729a:	d1ea      	bne.n	8007272 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f003 0304 	and.w	r3, r3, #4
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	f000 8097 	beq.w	80073d8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80072aa:	2300      	movs	r3, #0
 80072ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80072ae:	4b81      	ldr	r3, [pc, #516]	; (80074b4 <HAL_RCC_OscConfig+0x470>)
 80072b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d10f      	bne.n	80072da <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80072ba:	2300      	movs	r3, #0
 80072bc:	60bb      	str	r3, [r7, #8]
 80072be:	4b7d      	ldr	r3, [pc, #500]	; (80074b4 <HAL_RCC_OscConfig+0x470>)
 80072c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072c2:	4a7c      	ldr	r2, [pc, #496]	; (80074b4 <HAL_RCC_OscConfig+0x470>)
 80072c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80072c8:	6413      	str	r3, [r2, #64]	; 0x40
 80072ca:	4b7a      	ldr	r3, [pc, #488]	; (80074b4 <HAL_RCC_OscConfig+0x470>)
 80072cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80072d2:	60bb      	str	r3, [r7, #8]
 80072d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80072d6:	2301      	movs	r3, #1
 80072d8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80072da:	4b77      	ldr	r3, [pc, #476]	; (80074b8 <HAL_RCC_OscConfig+0x474>)
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d118      	bne.n	8007318 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80072e6:	4b74      	ldr	r3, [pc, #464]	; (80074b8 <HAL_RCC_OscConfig+0x474>)
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	4a73      	ldr	r2, [pc, #460]	; (80074b8 <HAL_RCC_OscConfig+0x474>)
 80072ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80072f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80072f2:	f7fe fb4d 	bl	8005990 <HAL_GetTick>
 80072f6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80072f8:	e008      	b.n	800730c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80072fa:	f7fe fb49 	bl	8005990 <HAL_GetTick>
 80072fe:	4602      	mov	r2, r0
 8007300:	693b      	ldr	r3, [r7, #16]
 8007302:	1ad3      	subs	r3, r2, r3
 8007304:	2b02      	cmp	r3, #2
 8007306:	d901      	bls.n	800730c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007308:	2303      	movs	r3, #3
 800730a:	e10c      	b.n	8007526 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800730c:	4b6a      	ldr	r3, [pc, #424]	; (80074b8 <HAL_RCC_OscConfig+0x474>)
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007314:	2b00      	cmp	r3, #0
 8007316:	d0f0      	beq.n	80072fa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	689b      	ldr	r3, [r3, #8]
 800731c:	2b01      	cmp	r3, #1
 800731e:	d106      	bne.n	800732e <HAL_RCC_OscConfig+0x2ea>
 8007320:	4b64      	ldr	r3, [pc, #400]	; (80074b4 <HAL_RCC_OscConfig+0x470>)
 8007322:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007324:	4a63      	ldr	r2, [pc, #396]	; (80074b4 <HAL_RCC_OscConfig+0x470>)
 8007326:	f043 0301 	orr.w	r3, r3, #1
 800732a:	6713      	str	r3, [r2, #112]	; 0x70
 800732c:	e01c      	b.n	8007368 <HAL_RCC_OscConfig+0x324>
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	689b      	ldr	r3, [r3, #8]
 8007332:	2b05      	cmp	r3, #5
 8007334:	d10c      	bne.n	8007350 <HAL_RCC_OscConfig+0x30c>
 8007336:	4b5f      	ldr	r3, [pc, #380]	; (80074b4 <HAL_RCC_OscConfig+0x470>)
 8007338:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800733a:	4a5e      	ldr	r2, [pc, #376]	; (80074b4 <HAL_RCC_OscConfig+0x470>)
 800733c:	f043 0304 	orr.w	r3, r3, #4
 8007340:	6713      	str	r3, [r2, #112]	; 0x70
 8007342:	4b5c      	ldr	r3, [pc, #368]	; (80074b4 <HAL_RCC_OscConfig+0x470>)
 8007344:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007346:	4a5b      	ldr	r2, [pc, #364]	; (80074b4 <HAL_RCC_OscConfig+0x470>)
 8007348:	f043 0301 	orr.w	r3, r3, #1
 800734c:	6713      	str	r3, [r2, #112]	; 0x70
 800734e:	e00b      	b.n	8007368 <HAL_RCC_OscConfig+0x324>
 8007350:	4b58      	ldr	r3, [pc, #352]	; (80074b4 <HAL_RCC_OscConfig+0x470>)
 8007352:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007354:	4a57      	ldr	r2, [pc, #348]	; (80074b4 <HAL_RCC_OscConfig+0x470>)
 8007356:	f023 0301 	bic.w	r3, r3, #1
 800735a:	6713      	str	r3, [r2, #112]	; 0x70
 800735c:	4b55      	ldr	r3, [pc, #340]	; (80074b4 <HAL_RCC_OscConfig+0x470>)
 800735e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007360:	4a54      	ldr	r2, [pc, #336]	; (80074b4 <HAL_RCC_OscConfig+0x470>)
 8007362:	f023 0304 	bic.w	r3, r3, #4
 8007366:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	689b      	ldr	r3, [r3, #8]
 800736c:	2b00      	cmp	r3, #0
 800736e:	d015      	beq.n	800739c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007370:	f7fe fb0e 	bl	8005990 <HAL_GetTick>
 8007374:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007376:	e00a      	b.n	800738e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007378:	f7fe fb0a 	bl	8005990 <HAL_GetTick>
 800737c:	4602      	mov	r2, r0
 800737e:	693b      	ldr	r3, [r7, #16]
 8007380:	1ad3      	subs	r3, r2, r3
 8007382:	f241 3288 	movw	r2, #5000	; 0x1388
 8007386:	4293      	cmp	r3, r2
 8007388:	d901      	bls.n	800738e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800738a:	2303      	movs	r3, #3
 800738c:	e0cb      	b.n	8007526 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800738e:	4b49      	ldr	r3, [pc, #292]	; (80074b4 <HAL_RCC_OscConfig+0x470>)
 8007390:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007392:	f003 0302 	and.w	r3, r3, #2
 8007396:	2b00      	cmp	r3, #0
 8007398:	d0ee      	beq.n	8007378 <HAL_RCC_OscConfig+0x334>
 800739a:	e014      	b.n	80073c6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800739c:	f7fe faf8 	bl	8005990 <HAL_GetTick>
 80073a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80073a2:	e00a      	b.n	80073ba <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80073a4:	f7fe faf4 	bl	8005990 <HAL_GetTick>
 80073a8:	4602      	mov	r2, r0
 80073aa:	693b      	ldr	r3, [r7, #16]
 80073ac:	1ad3      	subs	r3, r2, r3
 80073ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80073b2:	4293      	cmp	r3, r2
 80073b4:	d901      	bls.n	80073ba <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80073b6:	2303      	movs	r3, #3
 80073b8:	e0b5      	b.n	8007526 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80073ba:	4b3e      	ldr	r3, [pc, #248]	; (80074b4 <HAL_RCC_OscConfig+0x470>)
 80073bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073be:	f003 0302 	and.w	r3, r3, #2
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d1ee      	bne.n	80073a4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80073c6:	7dfb      	ldrb	r3, [r7, #23]
 80073c8:	2b01      	cmp	r3, #1
 80073ca:	d105      	bne.n	80073d8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80073cc:	4b39      	ldr	r3, [pc, #228]	; (80074b4 <HAL_RCC_OscConfig+0x470>)
 80073ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073d0:	4a38      	ldr	r2, [pc, #224]	; (80074b4 <HAL_RCC_OscConfig+0x470>)
 80073d2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80073d6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	699b      	ldr	r3, [r3, #24]
 80073dc:	2b00      	cmp	r3, #0
 80073de:	f000 80a1 	beq.w	8007524 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80073e2:	4b34      	ldr	r3, [pc, #208]	; (80074b4 <HAL_RCC_OscConfig+0x470>)
 80073e4:	689b      	ldr	r3, [r3, #8]
 80073e6:	f003 030c 	and.w	r3, r3, #12
 80073ea:	2b08      	cmp	r3, #8
 80073ec:	d05c      	beq.n	80074a8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	699b      	ldr	r3, [r3, #24]
 80073f2:	2b02      	cmp	r3, #2
 80073f4:	d141      	bne.n	800747a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80073f6:	4b31      	ldr	r3, [pc, #196]	; (80074bc <HAL_RCC_OscConfig+0x478>)
 80073f8:	2200      	movs	r2, #0
 80073fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80073fc:	f7fe fac8 	bl	8005990 <HAL_GetTick>
 8007400:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007402:	e008      	b.n	8007416 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007404:	f7fe fac4 	bl	8005990 <HAL_GetTick>
 8007408:	4602      	mov	r2, r0
 800740a:	693b      	ldr	r3, [r7, #16]
 800740c:	1ad3      	subs	r3, r2, r3
 800740e:	2b02      	cmp	r3, #2
 8007410:	d901      	bls.n	8007416 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007412:	2303      	movs	r3, #3
 8007414:	e087      	b.n	8007526 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007416:	4b27      	ldr	r3, [pc, #156]	; (80074b4 <HAL_RCC_OscConfig+0x470>)
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800741e:	2b00      	cmp	r3, #0
 8007420:	d1f0      	bne.n	8007404 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	69da      	ldr	r2, [r3, #28]
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	6a1b      	ldr	r3, [r3, #32]
 800742a:	431a      	orrs	r2, r3
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007430:	019b      	lsls	r3, r3, #6
 8007432:	431a      	orrs	r2, r3
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007438:	085b      	lsrs	r3, r3, #1
 800743a:	3b01      	subs	r3, #1
 800743c:	041b      	lsls	r3, r3, #16
 800743e:	431a      	orrs	r2, r3
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007444:	061b      	lsls	r3, r3, #24
 8007446:	491b      	ldr	r1, [pc, #108]	; (80074b4 <HAL_RCC_OscConfig+0x470>)
 8007448:	4313      	orrs	r3, r2
 800744a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800744c:	4b1b      	ldr	r3, [pc, #108]	; (80074bc <HAL_RCC_OscConfig+0x478>)
 800744e:	2201      	movs	r2, #1
 8007450:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007452:	f7fe fa9d 	bl	8005990 <HAL_GetTick>
 8007456:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007458:	e008      	b.n	800746c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800745a:	f7fe fa99 	bl	8005990 <HAL_GetTick>
 800745e:	4602      	mov	r2, r0
 8007460:	693b      	ldr	r3, [r7, #16]
 8007462:	1ad3      	subs	r3, r2, r3
 8007464:	2b02      	cmp	r3, #2
 8007466:	d901      	bls.n	800746c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007468:	2303      	movs	r3, #3
 800746a:	e05c      	b.n	8007526 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800746c:	4b11      	ldr	r3, [pc, #68]	; (80074b4 <HAL_RCC_OscConfig+0x470>)
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007474:	2b00      	cmp	r3, #0
 8007476:	d0f0      	beq.n	800745a <HAL_RCC_OscConfig+0x416>
 8007478:	e054      	b.n	8007524 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800747a:	4b10      	ldr	r3, [pc, #64]	; (80074bc <HAL_RCC_OscConfig+0x478>)
 800747c:	2200      	movs	r2, #0
 800747e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007480:	f7fe fa86 	bl	8005990 <HAL_GetTick>
 8007484:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007486:	e008      	b.n	800749a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007488:	f7fe fa82 	bl	8005990 <HAL_GetTick>
 800748c:	4602      	mov	r2, r0
 800748e:	693b      	ldr	r3, [r7, #16]
 8007490:	1ad3      	subs	r3, r2, r3
 8007492:	2b02      	cmp	r3, #2
 8007494:	d901      	bls.n	800749a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007496:	2303      	movs	r3, #3
 8007498:	e045      	b.n	8007526 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800749a:	4b06      	ldr	r3, [pc, #24]	; (80074b4 <HAL_RCC_OscConfig+0x470>)
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d1f0      	bne.n	8007488 <HAL_RCC_OscConfig+0x444>
 80074a6:	e03d      	b.n	8007524 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	699b      	ldr	r3, [r3, #24]
 80074ac:	2b01      	cmp	r3, #1
 80074ae:	d107      	bne.n	80074c0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80074b0:	2301      	movs	r3, #1
 80074b2:	e038      	b.n	8007526 <HAL_RCC_OscConfig+0x4e2>
 80074b4:	40023800 	.word	0x40023800
 80074b8:	40007000 	.word	0x40007000
 80074bc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80074c0:	4b1b      	ldr	r3, [pc, #108]	; (8007530 <HAL_RCC_OscConfig+0x4ec>)
 80074c2:	685b      	ldr	r3, [r3, #4]
 80074c4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	699b      	ldr	r3, [r3, #24]
 80074ca:	2b01      	cmp	r3, #1
 80074cc:	d028      	beq.n	8007520 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80074d8:	429a      	cmp	r2, r3
 80074da:	d121      	bne.n	8007520 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80074e6:	429a      	cmp	r2, r3
 80074e8:	d11a      	bne.n	8007520 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80074ea:	68fa      	ldr	r2, [r7, #12]
 80074ec:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80074f0:	4013      	ands	r3, r2
 80074f2:	687a      	ldr	r2, [r7, #4]
 80074f4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80074f6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80074f8:	4293      	cmp	r3, r2
 80074fa:	d111      	bne.n	8007520 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007506:	085b      	lsrs	r3, r3, #1
 8007508:	3b01      	subs	r3, #1
 800750a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800750c:	429a      	cmp	r2, r3
 800750e:	d107      	bne.n	8007520 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800751a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800751c:	429a      	cmp	r2, r3
 800751e:	d001      	beq.n	8007524 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8007520:	2301      	movs	r3, #1
 8007522:	e000      	b.n	8007526 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007524:	2300      	movs	r3, #0
}
 8007526:	4618      	mov	r0, r3
 8007528:	3718      	adds	r7, #24
 800752a:	46bd      	mov	sp, r7
 800752c:	bd80      	pop	{r7, pc}
 800752e:	bf00      	nop
 8007530:	40023800 	.word	0x40023800

08007534 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007534:	b580      	push	{r7, lr}
 8007536:	b084      	sub	sp, #16
 8007538:	af00      	add	r7, sp, #0
 800753a:	6078      	str	r0, [r7, #4]
 800753c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	2b00      	cmp	r3, #0
 8007542:	d101      	bne.n	8007548 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007544:	2301      	movs	r3, #1
 8007546:	e0cc      	b.n	80076e2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007548:	4b68      	ldr	r3, [pc, #416]	; (80076ec <HAL_RCC_ClockConfig+0x1b8>)
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	f003 0307 	and.w	r3, r3, #7
 8007550:	683a      	ldr	r2, [r7, #0]
 8007552:	429a      	cmp	r2, r3
 8007554:	d90c      	bls.n	8007570 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007556:	4b65      	ldr	r3, [pc, #404]	; (80076ec <HAL_RCC_ClockConfig+0x1b8>)
 8007558:	683a      	ldr	r2, [r7, #0]
 800755a:	b2d2      	uxtb	r2, r2
 800755c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800755e:	4b63      	ldr	r3, [pc, #396]	; (80076ec <HAL_RCC_ClockConfig+0x1b8>)
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	f003 0307 	and.w	r3, r3, #7
 8007566:	683a      	ldr	r2, [r7, #0]
 8007568:	429a      	cmp	r2, r3
 800756a:	d001      	beq.n	8007570 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800756c:	2301      	movs	r3, #1
 800756e:	e0b8      	b.n	80076e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	f003 0302 	and.w	r3, r3, #2
 8007578:	2b00      	cmp	r3, #0
 800757a:	d020      	beq.n	80075be <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f003 0304 	and.w	r3, r3, #4
 8007584:	2b00      	cmp	r3, #0
 8007586:	d005      	beq.n	8007594 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007588:	4b59      	ldr	r3, [pc, #356]	; (80076f0 <HAL_RCC_ClockConfig+0x1bc>)
 800758a:	689b      	ldr	r3, [r3, #8]
 800758c:	4a58      	ldr	r2, [pc, #352]	; (80076f0 <HAL_RCC_ClockConfig+0x1bc>)
 800758e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007592:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f003 0308 	and.w	r3, r3, #8
 800759c:	2b00      	cmp	r3, #0
 800759e:	d005      	beq.n	80075ac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80075a0:	4b53      	ldr	r3, [pc, #332]	; (80076f0 <HAL_RCC_ClockConfig+0x1bc>)
 80075a2:	689b      	ldr	r3, [r3, #8]
 80075a4:	4a52      	ldr	r2, [pc, #328]	; (80076f0 <HAL_RCC_ClockConfig+0x1bc>)
 80075a6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80075aa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80075ac:	4b50      	ldr	r3, [pc, #320]	; (80076f0 <HAL_RCC_ClockConfig+0x1bc>)
 80075ae:	689b      	ldr	r3, [r3, #8]
 80075b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	689b      	ldr	r3, [r3, #8]
 80075b8:	494d      	ldr	r1, [pc, #308]	; (80076f0 <HAL_RCC_ClockConfig+0x1bc>)
 80075ba:	4313      	orrs	r3, r2
 80075bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	f003 0301 	and.w	r3, r3, #1
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d044      	beq.n	8007654 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	685b      	ldr	r3, [r3, #4]
 80075ce:	2b01      	cmp	r3, #1
 80075d0:	d107      	bne.n	80075e2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80075d2:	4b47      	ldr	r3, [pc, #284]	; (80076f0 <HAL_RCC_ClockConfig+0x1bc>)
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d119      	bne.n	8007612 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80075de:	2301      	movs	r3, #1
 80075e0:	e07f      	b.n	80076e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	685b      	ldr	r3, [r3, #4]
 80075e6:	2b02      	cmp	r3, #2
 80075e8:	d003      	beq.n	80075f2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80075ee:	2b03      	cmp	r3, #3
 80075f0:	d107      	bne.n	8007602 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80075f2:	4b3f      	ldr	r3, [pc, #252]	; (80076f0 <HAL_RCC_ClockConfig+0x1bc>)
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d109      	bne.n	8007612 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80075fe:	2301      	movs	r3, #1
 8007600:	e06f      	b.n	80076e2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007602:	4b3b      	ldr	r3, [pc, #236]	; (80076f0 <HAL_RCC_ClockConfig+0x1bc>)
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	f003 0302 	and.w	r3, r3, #2
 800760a:	2b00      	cmp	r3, #0
 800760c:	d101      	bne.n	8007612 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800760e:	2301      	movs	r3, #1
 8007610:	e067      	b.n	80076e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007612:	4b37      	ldr	r3, [pc, #220]	; (80076f0 <HAL_RCC_ClockConfig+0x1bc>)
 8007614:	689b      	ldr	r3, [r3, #8]
 8007616:	f023 0203 	bic.w	r2, r3, #3
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	685b      	ldr	r3, [r3, #4]
 800761e:	4934      	ldr	r1, [pc, #208]	; (80076f0 <HAL_RCC_ClockConfig+0x1bc>)
 8007620:	4313      	orrs	r3, r2
 8007622:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007624:	f7fe f9b4 	bl	8005990 <HAL_GetTick>
 8007628:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800762a:	e00a      	b.n	8007642 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800762c:	f7fe f9b0 	bl	8005990 <HAL_GetTick>
 8007630:	4602      	mov	r2, r0
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	1ad3      	subs	r3, r2, r3
 8007636:	f241 3288 	movw	r2, #5000	; 0x1388
 800763a:	4293      	cmp	r3, r2
 800763c:	d901      	bls.n	8007642 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800763e:	2303      	movs	r3, #3
 8007640:	e04f      	b.n	80076e2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007642:	4b2b      	ldr	r3, [pc, #172]	; (80076f0 <HAL_RCC_ClockConfig+0x1bc>)
 8007644:	689b      	ldr	r3, [r3, #8]
 8007646:	f003 020c 	and.w	r2, r3, #12
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	685b      	ldr	r3, [r3, #4]
 800764e:	009b      	lsls	r3, r3, #2
 8007650:	429a      	cmp	r2, r3
 8007652:	d1eb      	bne.n	800762c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007654:	4b25      	ldr	r3, [pc, #148]	; (80076ec <HAL_RCC_ClockConfig+0x1b8>)
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	f003 0307 	and.w	r3, r3, #7
 800765c:	683a      	ldr	r2, [r7, #0]
 800765e:	429a      	cmp	r2, r3
 8007660:	d20c      	bcs.n	800767c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007662:	4b22      	ldr	r3, [pc, #136]	; (80076ec <HAL_RCC_ClockConfig+0x1b8>)
 8007664:	683a      	ldr	r2, [r7, #0]
 8007666:	b2d2      	uxtb	r2, r2
 8007668:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800766a:	4b20      	ldr	r3, [pc, #128]	; (80076ec <HAL_RCC_ClockConfig+0x1b8>)
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	f003 0307 	and.w	r3, r3, #7
 8007672:	683a      	ldr	r2, [r7, #0]
 8007674:	429a      	cmp	r2, r3
 8007676:	d001      	beq.n	800767c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007678:	2301      	movs	r3, #1
 800767a:	e032      	b.n	80076e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	f003 0304 	and.w	r3, r3, #4
 8007684:	2b00      	cmp	r3, #0
 8007686:	d008      	beq.n	800769a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007688:	4b19      	ldr	r3, [pc, #100]	; (80076f0 <HAL_RCC_ClockConfig+0x1bc>)
 800768a:	689b      	ldr	r3, [r3, #8]
 800768c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	68db      	ldr	r3, [r3, #12]
 8007694:	4916      	ldr	r1, [pc, #88]	; (80076f0 <HAL_RCC_ClockConfig+0x1bc>)
 8007696:	4313      	orrs	r3, r2
 8007698:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	f003 0308 	and.w	r3, r3, #8
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d009      	beq.n	80076ba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80076a6:	4b12      	ldr	r3, [pc, #72]	; (80076f0 <HAL_RCC_ClockConfig+0x1bc>)
 80076a8:	689b      	ldr	r3, [r3, #8]
 80076aa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	691b      	ldr	r3, [r3, #16]
 80076b2:	00db      	lsls	r3, r3, #3
 80076b4:	490e      	ldr	r1, [pc, #56]	; (80076f0 <HAL_RCC_ClockConfig+0x1bc>)
 80076b6:	4313      	orrs	r3, r2
 80076b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80076ba:	f000 f821 	bl	8007700 <HAL_RCC_GetSysClockFreq>
 80076be:	4602      	mov	r2, r0
 80076c0:	4b0b      	ldr	r3, [pc, #44]	; (80076f0 <HAL_RCC_ClockConfig+0x1bc>)
 80076c2:	689b      	ldr	r3, [r3, #8]
 80076c4:	091b      	lsrs	r3, r3, #4
 80076c6:	f003 030f 	and.w	r3, r3, #15
 80076ca:	490a      	ldr	r1, [pc, #40]	; (80076f4 <HAL_RCC_ClockConfig+0x1c0>)
 80076cc:	5ccb      	ldrb	r3, [r1, r3]
 80076ce:	fa22 f303 	lsr.w	r3, r2, r3
 80076d2:	4a09      	ldr	r2, [pc, #36]	; (80076f8 <HAL_RCC_ClockConfig+0x1c4>)
 80076d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80076d6:	4b09      	ldr	r3, [pc, #36]	; (80076fc <HAL_RCC_ClockConfig+0x1c8>)
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	4618      	mov	r0, r3
 80076dc:	f7fe f914 	bl	8005908 <HAL_InitTick>

  return HAL_OK;
 80076e0:	2300      	movs	r3, #0
}
 80076e2:	4618      	mov	r0, r3
 80076e4:	3710      	adds	r7, #16
 80076e6:	46bd      	mov	sp, r7
 80076e8:	bd80      	pop	{r7, pc}
 80076ea:	bf00      	nop
 80076ec:	40023c00 	.word	0x40023c00
 80076f0:	40023800 	.word	0x40023800
 80076f4:	0800ae74 	.word	0x0800ae74
 80076f8:	20000044 	.word	0x20000044
 80076fc:	20000074 	.word	0x20000074

08007700 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007700:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007704:	b090      	sub	sp, #64	; 0x40
 8007706:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007708:	2300      	movs	r3, #0
 800770a:	637b      	str	r3, [r7, #52]	; 0x34
 800770c:	2300      	movs	r3, #0
 800770e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007710:	2300      	movs	r3, #0
 8007712:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8007714:	2300      	movs	r3, #0
 8007716:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007718:	4b59      	ldr	r3, [pc, #356]	; (8007880 <HAL_RCC_GetSysClockFreq+0x180>)
 800771a:	689b      	ldr	r3, [r3, #8]
 800771c:	f003 030c 	and.w	r3, r3, #12
 8007720:	2b08      	cmp	r3, #8
 8007722:	d00d      	beq.n	8007740 <HAL_RCC_GetSysClockFreq+0x40>
 8007724:	2b08      	cmp	r3, #8
 8007726:	f200 80a1 	bhi.w	800786c <HAL_RCC_GetSysClockFreq+0x16c>
 800772a:	2b00      	cmp	r3, #0
 800772c:	d002      	beq.n	8007734 <HAL_RCC_GetSysClockFreq+0x34>
 800772e:	2b04      	cmp	r3, #4
 8007730:	d003      	beq.n	800773a <HAL_RCC_GetSysClockFreq+0x3a>
 8007732:	e09b      	b.n	800786c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007734:	4b53      	ldr	r3, [pc, #332]	; (8007884 <HAL_RCC_GetSysClockFreq+0x184>)
 8007736:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8007738:	e09b      	b.n	8007872 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800773a:	4b53      	ldr	r3, [pc, #332]	; (8007888 <HAL_RCC_GetSysClockFreq+0x188>)
 800773c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800773e:	e098      	b.n	8007872 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007740:	4b4f      	ldr	r3, [pc, #316]	; (8007880 <HAL_RCC_GetSysClockFreq+0x180>)
 8007742:	685b      	ldr	r3, [r3, #4]
 8007744:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007748:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800774a:	4b4d      	ldr	r3, [pc, #308]	; (8007880 <HAL_RCC_GetSysClockFreq+0x180>)
 800774c:	685b      	ldr	r3, [r3, #4]
 800774e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007752:	2b00      	cmp	r3, #0
 8007754:	d028      	beq.n	80077a8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007756:	4b4a      	ldr	r3, [pc, #296]	; (8007880 <HAL_RCC_GetSysClockFreq+0x180>)
 8007758:	685b      	ldr	r3, [r3, #4]
 800775a:	099b      	lsrs	r3, r3, #6
 800775c:	2200      	movs	r2, #0
 800775e:	623b      	str	r3, [r7, #32]
 8007760:	627a      	str	r2, [r7, #36]	; 0x24
 8007762:	6a3b      	ldr	r3, [r7, #32]
 8007764:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8007768:	2100      	movs	r1, #0
 800776a:	4b47      	ldr	r3, [pc, #284]	; (8007888 <HAL_RCC_GetSysClockFreq+0x188>)
 800776c:	fb03 f201 	mul.w	r2, r3, r1
 8007770:	2300      	movs	r3, #0
 8007772:	fb00 f303 	mul.w	r3, r0, r3
 8007776:	4413      	add	r3, r2
 8007778:	4a43      	ldr	r2, [pc, #268]	; (8007888 <HAL_RCC_GetSysClockFreq+0x188>)
 800777a:	fba0 1202 	umull	r1, r2, r0, r2
 800777e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007780:	460a      	mov	r2, r1
 8007782:	62ba      	str	r2, [r7, #40]	; 0x28
 8007784:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007786:	4413      	add	r3, r2
 8007788:	62fb      	str	r3, [r7, #44]	; 0x2c
 800778a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800778c:	2200      	movs	r2, #0
 800778e:	61bb      	str	r3, [r7, #24]
 8007790:	61fa      	str	r2, [r7, #28]
 8007792:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007796:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800779a:	f7f9 f9c9 	bl	8000b30 <__aeabi_uldivmod>
 800779e:	4602      	mov	r2, r0
 80077a0:	460b      	mov	r3, r1
 80077a2:	4613      	mov	r3, r2
 80077a4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80077a6:	e053      	b.n	8007850 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80077a8:	4b35      	ldr	r3, [pc, #212]	; (8007880 <HAL_RCC_GetSysClockFreq+0x180>)
 80077aa:	685b      	ldr	r3, [r3, #4]
 80077ac:	099b      	lsrs	r3, r3, #6
 80077ae:	2200      	movs	r2, #0
 80077b0:	613b      	str	r3, [r7, #16]
 80077b2:	617a      	str	r2, [r7, #20]
 80077b4:	693b      	ldr	r3, [r7, #16]
 80077b6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80077ba:	f04f 0b00 	mov.w	fp, #0
 80077be:	4652      	mov	r2, sl
 80077c0:	465b      	mov	r3, fp
 80077c2:	f04f 0000 	mov.w	r0, #0
 80077c6:	f04f 0100 	mov.w	r1, #0
 80077ca:	0159      	lsls	r1, r3, #5
 80077cc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80077d0:	0150      	lsls	r0, r2, #5
 80077d2:	4602      	mov	r2, r0
 80077d4:	460b      	mov	r3, r1
 80077d6:	ebb2 080a 	subs.w	r8, r2, sl
 80077da:	eb63 090b 	sbc.w	r9, r3, fp
 80077de:	f04f 0200 	mov.w	r2, #0
 80077e2:	f04f 0300 	mov.w	r3, #0
 80077e6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80077ea:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80077ee:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80077f2:	ebb2 0408 	subs.w	r4, r2, r8
 80077f6:	eb63 0509 	sbc.w	r5, r3, r9
 80077fa:	f04f 0200 	mov.w	r2, #0
 80077fe:	f04f 0300 	mov.w	r3, #0
 8007802:	00eb      	lsls	r3, r5, #3
 8007804:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007808:	00e2      	lsls	r2, r4, #3
 800780a:	4614      	mov	r4, r2
 800780c:	461d      	mov	r5, r3
 800780e:	eb14 030a 	adds.w	r3, r4, sl
 8007812:	603b      	str	r3, [r7, #0]
 8007814:	eb45 030b 	adc.w	r3, r5, fp
 8007818:	607b      	str	r3, [r7, #4]
 800781a:	f04f 0200 	mov.w	r2, #0
 800781e:	f04f 0300 	mov.w	r3, #0
 8007822:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007826:	4629      	mov	r1, r5
 8007828:	028b      	lsls	r3, r1, #10
 800782a:	4621      	mov	r1, r4
 800782c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007830:	4621      	mov	r1, r4
 8007832:	028a      	lsls	r2, r1, #10
 8007834:	4610      	mov	r0, r2
 8007836:	4619      	mov	r1, r3
 8007838:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800783a:	2200      	movs	r2, #0
 800783c:	60bb      	str	r3, [r7, #8]
 800783e:	60fa      	str	r2, [r7, #12]
 8007840:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007844:	f7f9 f974 	bl	8000b30 <__aeabi_uldivmod>
 8007848:	4602      	mov	r2, r0
 800784a:	460b      	mov	r3, r1
 800784c:	4613      	mov	r3, r2
 800784e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007850:	4b0b      	ldr	r3, [pc, #44]	; (8007880 <HAL_RCC_GetSysClockFreq+0x180>)
 8007852:	685b      	ldr	r3, [r3, #4]
 8007854:	0c1b      	lsrs	r3, r3, #16
 8007856:	f003 0303 	and.w	r3, r3, #3
 800785a:	3301      	adds	r3, #1
 800785c:	005b      	lsls	r3, r3, #1
 800785e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8007860:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007862:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007864:	fbb2 f3f3 	udiv	r3, r2, r3
 8007868:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800786a:	e002      	b.n	8007872 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800786c:	4b05      	ldr	r3, [pc, #20]	; (8007884 <HAL_RCC_GetSysClockFreq+0x184>)
 800786e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8007870:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007872:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8007874:	4618      	mov	r0, r3
 8007876:	3740      	adds	r7, #64	; 0x40
 8007878:	46bd      	mov	sp, r7
 800787a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800787e:	bf00      	nop
 8007880:	40023800 	.word	0x40023800
 8007884:	00f42400 	.word	0x00f42400
 8007888:	017d7840 	.word	0x017d7840

0800788c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800788c:	b480      	push	{r7}
 800788e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007890:	4b03      	ldr	r3, [pc, #12]	; (80078a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8007892:	681b      	ldr	r3, [r3, #0]
}
 8007894:	4618      	mov	r0, r3
 8007896:	46bd      	mov	sp, r7
 8007898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800789c:	4770      	bx	lr
 800789e:	bf00      	nop
 80078a0:	20000044 	.word	0x20000044

080078a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80078a4:	b580      	push	{r7, lr}
 80078a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80078a8:	f7ff fff0 	bl	800788c <HAL_RCC_GetHCLKFreq>
 80078ac:	4602      	mov	r2, r0
 80078ae:	4b05      	ldr	r3, [pc, #20]	; (80078c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80078b0:	689b      	ldr	r3, [r3, #8]
 80078b2:	0a9b      	lsrs	r3, r3, #10
 80078b4:	f003 0307 	and.w	r3, r3, #7
 80078b8:	4903      	ldr	r1, [pc, #12]	; (80078c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80078ba:	5ccb      	ldrb	r3, [r1, r3]
 80078bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80078c0:	4618      	mov	r0, r3
 80078c2:	bd80      	pop	{r7, pc}
 80078c4:	40023800 	.word	0x40023800
 80078c8:	0800ae84 	.word	0x0800ae84

080078cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80078cc:	b580      	push	{r7, lr}
 80078ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80078d0:	f7ff ffdc 	bl	800788c <HAL_RCC_GetHCLKFreq>
 80078d4:	4602      	mov	r2, r0
 80078d6:	4b05      	ldr	r3, [pc, #20]	; (80078ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80078d8:	689b      	ldr	r3, [r3, #8]
 80078da:	0b5b      	lsrs	r3, r3, #13
 80078dc:	f003 0307 	and.w	r3, r3, #7
 80078e0:	4903      	ldr	r1, [pc, #12]	; (80078f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80078e2:	5ccb      	ldrb	r3, [r1, r3]
 80078e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80078e8:	4618      	mov	r0, r3
 80078ea:	bd80      	pop	{r7, pc}
 80078ec:	40023800 	.word	0x40023800
 80078f0:	0800ae84 	.word	0x0800ae84

080078f4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80078f4:	b580      	push	{r7, lr}
 80078f6:	b082      	sub	sp, #8
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d101      	bne.n	8007906 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007902:	2301      	movs	r3, #1
 8007904:	e07b      	b.n	80079fe <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800790a:	2b00      	cmp	r3, #0
 800790c:	d108      	bne.n	8007920 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	685b      	ldr	r3, [r3, #4]
 8007912:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007916:	d009      	beq.n	800792c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	2200      	movs	r2, #0
 800791c:	61da      	str	r2, [r3, #28]
 800791e:	e005      	b.n	800792c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	2200      	movs	r2, #0
 8007924:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	2200      	movs	r2, #0
 800792a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	2200      	movs	r2, #0
 8007930:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007938:	b2db      	uxtb	r3, r3
 800793a:	2b00      	cmp	r3, #0
 800793c:	d106      	bne.n	800794c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	2200      	movs	r2, #0
 8007942:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007946:	6878      	ldr	r0, [r7, #4]
 8007948:	f7fb fc50 	bl	80031ec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	2202      	movs	r2, #2
 8007950:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	681a      	ldr	r2, [r3, #0]
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007962:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	685b      	ldr	r3, [r3, #4]
 8007968:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	689b      	ldr	r3, [r3, #8]
 8007970:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007974:	431a      	orrs	r2, r3
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	68db      	ldr	r3, [r3, #12]
 800797a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800797e:	431a      	orrs	r2, r3
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	691b      	ldr	r3, [r3, #16]
 8007984:	f003 0302 	and.w	r3, r3, #2
 8007988:	431a      	orrs	r2, r3
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	695b      	ldr	r3, [r3, #20]
 800798e:	f003 0301 	and.w	r3, r3, #1
 8007992:	431a      	orrs	r2, r3
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	699b      	ldr	r3, [r3, #24]
 8007998:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800799c:	431a      	orrs	r2, r3
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	69db      	ldr	r3, [r3, #28]
 80079a2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80079a6:	431a      	orrs	r2, r3
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	6a1b      	ldr	r3, [r3, #32]
 80079ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079b0:	ea42 0103 	orr.w	r1, r2, r3
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079b8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	430a      	orrs	r2, r1
 80079c2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	699b      	ldr	r3, [r3, #24]
 80079c8:	0c1b      	lsrs	r3, r3, #16
 80079ca:	f003 0104 	and.w	r1, r3, #4
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079d2:	f003 0210 	and.w	r2, r3, #16
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	430a      	orrs	r2, r1
 80079dc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	69da      	ldr	r2, [r3, #28]
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80079ec:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	2200      	movs	r2, #0
 80079f2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	2201      	movs	r2, #1
 80079f8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80079fc:	2300      	movs	r3, #0
}
 80079fe:	4618      	mov	r0, r3
 8007a00:	3708      	adds	r7, #8
 8007a02:	46bd      	mov	sp, r7
 8007a04:	bd80      	pop	{r7, pc}

08007a06 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007a06:	b580      	push	{r7, lr}
 8007a08:	b088      	sub	sp, #32
 8007a0a:	af00      	add	r7, sp, #0
 8007a0c:	60f8      	str	r0, [r7, #12]
 8007a0e:	60b9      	str	r1, [r7, #8]
 8007a10:	603b      	str	r3, [r7, #0]
 8007a12:	4613      	mov	r3, r2
 8007a14:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007a16:	2300      	movs	r3, #0
 8007a18:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007a20:	2b01      	cmp	r3, #1
 8007a22:	d101      	bne.n	8007a28 <HAL_SPI_Transmit+0x22>
 8007a24:	2302      	movs	r3, #2
 8007a26:	e12d      	b.n	8007c84 <HAL_SPI_Transmit+0x27e>
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	2201      	movs	r2, #1
 8007a2c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007a30:	f7fd ffae 	bl	8005990 <HAL_GetTick>
 8007a34:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007a36:	88fb      	ldrh	r3, [r7, #6]
 8007a38:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007a40:	b2db      	uxtb	r3, r3
 8007a42:	2b01      	cmp	r3, #1
 8007a44:	d002      	beq.n	8007a4c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007a46:	2302      	movs	r3, #2
 8007a48:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007a4a:	e116      	b.n	8007c7a <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8007a4c:	68bb      	ldr	r3, [r7, #8]
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d002      	beq.n	8007a58 <HAL_SPI_Transmit+0x52>
 8007a52:	88fb      	ldrh	r3, [r7, #6]
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d102      	bne.n	8007a5e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007a58:	2301      	movs	r3, #1
 8007a5a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007a5c:	e10d      	b.n	8007c7a <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	2203      	movs	r2, #3
 8007a62:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	2200      	movs	r2, #0
 8007a6a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	68ba      	ldr	r2, [r7, #8]
 8007a70:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	88fa      	ldrh	r2, [r7, #6]
 8007a76:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	88fa      	ldrh	r2, [r7, #6]
 8007a7c:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	2200      	movs	r2, #0
 8007a82:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	2200      	movs	r2, #0
 8007a88:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	2200      	movs	r2, #0
 8007a8e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	2200      	movs	r2, #0
 8007a94:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	2200      	movs	r2, #0
 8007a9a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	689b      	ldr	r3, [r3, #8]
 8007aa0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007aa4:	d10f      	bne.n	8007ac6 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	681a      	ldr	r2, [r3, #0]
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007ab4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	681a      	ldr	r2, [r3, #0]
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007ac4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ad0:	2b40      	cmp	r3, #64	; 0x40
 8007ad2:	d007      	beq.n	8007ae4 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	681a      	ldr	r2, [r3, #0]
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007ae2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	68db      	ldr	r3, [r3, #12]
 8007ae8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007aec:	d14f      	bne.n	8007b8e <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	685b      	ldr	r3, [r3, #4]
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d002      	beq.n	8007afc <HAL_SPI_Transmit+0xf6>
 8007af6:	8afb      	ldrh	r3, [r7, #22]
 8007af8:	2b01      	cmp	r3, #1
 8007afa:	d142      	bne.n	8007b82 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b00:	881a      	ldrh	r2, [r3, #0]
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b0c:	1c9a      	adds	r2, r3, #2
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b16:	b29b      	uxth	r3, r3
 8007b18:	3b01      	subs	r3, #1
 8007b1a:	b29a      	uxth	r2, r3
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007b20:	e02f      	b.n	8007b82 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	689b      	ldr	r3, [r3, #8]
 8007b28:	f003 0302 	and.w	r3, r3, #2
 8007b2c:	2b02      	cmp	r3, #2
 8007b2e:	d112      	bne.n	8007b56 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b34:	881a      	ldrh	r2, [r3, #0]
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b40:	1c9a      	adds	r2, r3, #2
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b4a:	b29b      	uxth	r3, r3
 8007b4c:	3b01      	subs	r3, #1
 8007b4e:	b29a      	uxth	r2, r3
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	86da      	strh	r2, [r3, #54]	; 0x36
 8007b54:	e015      	b.n	8007b82 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007b56:	f7fd ff1b 	bl	8005990 <HAL_GetTick>
 8007b5a:	4602      	mov	r2, r0
 8007b5c:	69bb      	ldr	r3, [r7, #24]
 8007b5e:	1ad3      	subs	r3, r2, r3
 8007b60:	683a      	ldr	r2, [r7, #0]
 8007b62:	429a      	cmp	r2, r3
 8007b64:	d803      	bhi.n	8007b6e <HAL_SPI_Transmit+0x168>
 8007b66:	683b      	ldr	r3, [r7, #0]
 8007b68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b6c:	d102      	bne.n	8007b74 <HAL_SPI_Transmit+0x16e>
 8007b6e:	683b      	ldr	r3, [r7, #0]
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d106      	bne.n	8007b82 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8007b74:	2303      	movs	r3, #3
 8007b76:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	2201      	movs	r2, #1
 8007b7c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8007b80:	e07b      	b.n	8007c7a <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b86:	b29b      	uxth	r3, r3
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d1ca      	bne.n	8007b22 <HAL_SPI_Transmit+0x11c>
 8007b8c:	e050      	b.n	8007c30 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	685b      	ldr	r3, [r3, #4]
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d002      	beq.n	8007b9c <HAL_SPI_Transmit+0x196>
 8007b96:	8afb      	ldrh	r3, [r7, #22]
 8007b98:	2b01      	cmp	r3, #1
 8007b9a:	d144      	bne.n	8007c26 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	330c      	adds	r3, #12
 8007ba6:	7812      	ldrb	r2, [r2, #0]
 8007ba8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bae:	1c5a      	adds	r2, r3, #1
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007bb8:	b29b      	uxth	r3, r3
 8007bba:	3b01      	subs	r3, #1
 8007bbc:	b29a      	uxth	r2, r3
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007bc2:	e030      	b.n	8007c26 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	689b      	ldr	r3, [r3, #8]
 8007bca:	f003 0302 	and.w	r3, r3, #2
 8007bce:	2b02      	cmp	r3, #2
 8007bd0:	d113      	bne.n	8007bfa <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	330c      	adds	r3, #12
 8007bdc:	7812      	ldrb	r2, [r2, #0]
 8007bde:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007be4:	1c5a      	adds	r2, r3, #1
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007bee:	b29b      	uxth	r3, r3
 8007bf0:	3b01      	subs	r3, #1
 8007bf2:	b29a      	uxth	r2, r3
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	86da      	strh	r2, [r3, #54]	; 0x36
 8007bf8:	e015      	b.n	8007c26 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007bfa:	f7fd fec9 	bl	8005990 <HAL_GetTick>
 8007bfe:	4602      	mov	r2, r0
 8007c00:	69bb      	ldr	r3, [r7, #24]
 8007c02:	1ad3      	subs	r3, r2, r3
 8007c04:	683a      	ldr	r2, [r7, #0]
 8007c06:	429a      	cmp	r2, r3
 8007c08:	d803      	bhi.n	8007c12 <HAL_SPI_Transmit+0x20c>
 8007c0a:	683b      	ldr	r3, [r7, #0]
 8007c0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c10:	d102      	bne.n	8007c18 <HAL_SPI_Transmit+0x212>
 8007c12:	683b      	ldr	r3, [r7, #0]
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d106      	bne.n	8007c26 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8007c18:	2303      	movs	r3, #3
 8007c1a:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	2201      	movs	r2, #1
 8007c20:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8007c24:	e029      	b.n	8007c7a <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c2a:	b29b      	uxth	r3, r3
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d1c9      	bne.n	8007bc4 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007c30:	69ba      	ldr	r2, [r7, #24]
 8007c32:	6839      	ldr	r1, [r7, #0]
 8007c34:	68f8      	ldr	r0, [r7, #12]
 8007c36:	f000 fbed 	bl	8008414 <SPI_EndRxTxTransaction>
 8007c3a:	4603      	mov	r3, r0
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d002      	beq.n	8007c46 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	2220      	movs	r2, #32
 8007c44:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	689b      	ldr	r3, [r3, #8]
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d10a      	bne.n	8007c64 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007c4e:	2300      	movs	r3, #0
 8007c50:	613b      	str	r3, [r7, #16]
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	68db      	ldr	r3, [r3, #12]
 8007c58:	613b      	str	r3, [r7, #16]
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	689b      	ldr	r3, [r3, #8]
 8007c60:	613b      	str	r3, [r7, #16]
 8007c62:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d002      	beq.n	8007c72 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8007c6c:	2301      	movs	r3, #1
 8007c6e:	77fb      	strb	r3, [r7, #31]
 8007c70:	e003      	b.n	8007c7a <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	2201      	movs	r2, #1
 8007c76:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	2200      	movs	r2, #0
 8007c7e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007c82:	7ffb      	ldrb	r3, [r7, #31]
}
 8007c84:	4618      	mov	r0, r3
 8007c86:	3720      	adds	r7, #32
 8007c88:	46bd      	mov	sp, r7
 8007c8a:	bd80      	pop	{r7, pc}

08007c8c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007c8c:	b580      	push	{r7, lr}
 8007c8e:	b088      	sub	sp, #32
 8007c90:	af02      	add	r7, sp, #8
 8007c92:	60f8      	str	r0, [r7, #12]
 8007c94:	60b9      	str	r1, [r7, #8]
 8007c96:	603b      	str	r3, [r7, #0]
 8007c98:	4613      	mov	r3, r2
 8007c9a:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007ca6:	b2db      	uxtb	r3, r3
 8007ca8:	2b01      	cmp	r3, #1
 8007caa:	d002      	beq.n	8007cb2 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8007cac:	2302      	movs	r3, #2
 8007cae:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007cb0:	e0fb      	b.n	8007eaa <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	685b      	ldr	r3, [r3, #4]
 8007cb6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007cba:	d112      	bne.n	8007ce2 <HAL_SPI_Receive+0x56>
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	689b      	ldr	r3, [r3, #8]
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d10e      	bne.n	8007ce2 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	2204      	movs	r2, #4
 8007cc8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007ccc:	88fa      	ldrh	r2, [r7, #6]
 8007cce:	683b      	ldr	r3, [r7, #0]
 8007cd0:	9300      	str	r3, [sp, #0]
 8007cd2:	4613      	mov	r3, r2
 8007cd4:	68ba      	ldr	r2, [r7, #8]
 8007cd6:	68b9      	ldr	r1, [r7, #8]
 8007cd8:	68f8      	ldr	r0, [r7, #12]
 8007cda:	f000 f8ef 	bl	8007ebc <HAL_SPI_TransmitReceive>
 8007cde:	4603      	mov	r3, r0
 8007ce0:	e0e8      	b.n	8007eb4 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007ce8:	2b01      	cmp	r3, #1
 8007cea:	d101      	bne.n	8007cf0 <HAL_SPI_Receive+0x64>
 8007cec:	2302      	movs	r3, #2
 8007cee:	e0e1      	b.n	8007eb4 <HAL_SPI_Receive+0x228>
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	2201      	movs	r2, #1
 8007cf4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007cf8:	f7fd fe4a 	bl	8005990 <HAL_GetTick>
 8007cfc:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8007cfe:	68bb      	ldr	r3, [r7, #8]
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d002      	beq.n	8007d0a <HAL_SPI_Receive+0x7e>
 8007d04:	88fb      	ldrh	r3, [r7, #6]
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d102      	bne.n	8007d10 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8007d0a:	2301      	movs	r3, #1
 8007d0c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007d0e:	e0cc      	b.n	8007eaa <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	2204      	movs	r2, #4
 8007d14:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	68ba      	ldr	r2, [r7, #8]
 8007d22:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	88fa      	ldrh	r2, [r7, #6]
 8007d28:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	88fa      	ldrh	r2, [r7, #6]
 8007d2e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	2200      	movs	r2, #0
 8007d34:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	2200      	movs	r2, #0
 8007d3a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	2200      	movs	r2, #0
 8007d40:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	2200      	movs	r2, #0
 8007d46:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	2200      	movs	r2, #0
 8007d4c:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	689b      	ldr	r3, [r3, #8]
 8007d52:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007d56:	d10f      	bne.n	8007d78 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	681a      	ldr	r2, [r3, #0]
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007d66:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	681a      	ldr	r2, [r3, #0]
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007d76:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d82:	2b40      	cmp	r3, #64	; 0x40
 8007d84:	d007      	beq.n	8007d96 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	681a      	ldr	r2, [r3, #0]
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007d94:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	68db      	ldr	r3, [r3, #12]
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d16a      	bne.n	8007e74 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007d9e:	e032      	b.n	8007e06 <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	689b      	ldr	r3, [r3, #8]
 8007da6:	f003 0301 	and.w	r3, r3, #1
 8007daa:	2b01      	cmp	r3, #1
 8007dac:	d115      	bne.n	8007dda <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	f103 020c 	add.w	r2, r3, #12
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007dba:	7812      	ldrb	r2, [r2, #0]
 8007dbc:	b2d2      	uxtb	r2, r2
 8007dbe:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007dc4:	1c5a      	adds	r2, r3, #1
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007dce:	b29b      	uxth	r3, r3
 8007dd0:	3b01      	subs	r3, #1
 8007dd2:	b29a      	uxth	r2, r3
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007dd8:	e015      	b.n	8007e06 <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007dda:	f7fd fdd9 	bl	8005990 <HAL_GetTick>
 8007dde:	4602      	mov	r2, r0
 8007de0:	693b      	ldr	r3, [r7, #16]
 8007de2:	1ad3      	subs	r3, r2, r3
 8007de4:	683a      	ldr	r2, [r7, #0]
 8007de6:	429a      	cmp	r2, r3
 8007de8:	d803      	bhi.n	8007df2 <HAL_SPI_Receive+0x166>
 8007dea:	683b      	ldr	r3, [r7, #0]
 8007dec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007df0:	d102      	bne.n	8007df8 <HAL_SPI_Receive+0x16c>
 8007df2:	683b      	ldr	r3, [r7, #0]
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d106      	bne.n	8007e06 <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8007df8:	2303      	movs	r3, #3
 8007dfa:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	2201      	movs	r2, #1
 8007e00:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8007e04:	e051      	b.n	8007eaa <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e0a:	b29b      	uxth	r3, r3
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d1c7      	bne.n	8007da0 <HAL_SPI_Receive+0x114>
 8007e10:	e035      	b.n	8007e7e <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	689b      	ldr	r3, [r3, #8]
 8007e18:	f003 0301 	and.w	r3, r3, #1
 8007e1c:	2b01      	cmp	r3, #1
 8007e1e:	d113      	bne.n	8007e48 <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	68da      	ldr	r2, [r3, #12]
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e2a:	b292      	uxth	r2, r2
 8007e2c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e32:	1c9a      	adds	r2, r3, #2
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e3c:	b29b      	uxth	r3, r3
 8007e3e:	3b01      	subs	r3, #1
 8007e40:	b29a      	uxth	r2, r3
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007e46:	e015      	b.n	8007e74 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007e48:	f7fd fda2 	bl	8005990 <HAL_GetTick>
 8007e4c:	4602      	mov	r2, r0
 8007e4e:	693b      	ldr	r3, [r7, #16]
 8007e50:	1ad3      	subs	r3, r2, r3
 8007e52:	683a      	ldr	r2, [r7, #0]
 8007e54:	429a      	cmp	r2, r3
 8007e56:	d803      	bhi.n	8007e60 <HAL_SPI_Receive+0x1d4>
 8007e58:	683b      	ldr	r3, [r7, #0]
 8007e5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e5e:	d102      	bne.n	8007e66 <HAL_SPI_Receive+0x1da>
 8007e60:	683b      	ldr	r3, [r7, #0]
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d106      	bne.n	8007e74 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 8007e66:	2303      	movs	r3, #3
 8007e68:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	2201      	movs	r2, #1
 8007e6e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8007e72:	e01a      	b.n	8007eaa <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e78:	b29b      	uxth	r3, r3
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d1c9      	bne.n	8007e12 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007e7e:	693a      	ldr	r2, [r7, #16]
 8007e80:	6839      	ldr	r1, [r7, #0]
 8007e82:	68f8      	ldr	r0, [r7, #12]
 8007e84:	f000 fa60 	bl	8008348 <SPI_EndRxTransaction>
 8007e88:	4603      	mov	r3, r0
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d002      	beq.n	8007e94 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	2220      	movs	r2, #32
 8007e92:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d002      	beq.n	8007ea2 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 8007e9c:	2301      	movs	r3, #1
 8007e9e:	75fb      	strb	r3, [r7, #23]
 8007ea0:	e003      	b.n	8007eaa <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	2201      	movs	r2, #1
 8007ea6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	2200      	movs	r2, #0
 8007eae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007eb2:	7dfb      	ldrb	r3, [r7, #23]
}
 8007eb4:	4618      	mov	r0, r3
 8007eb6:	3718      	adds	r7, #24
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	bd80      	pop	{r7, pc}

08007ebc <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007ebc:	b580      	push	{r7, lr}
 8007ebe:	b08c      	sub	sp, #48	; 0x30
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	60f8      	str	r0, [r7, #12]
 8007ec4:	60b9      	str	r1, [r7, #8]
 8007ec6:	607a      	str	r2, [r7, #4]
 8007ec8:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007eca:	2301      	movs	r3, #1
 8007ecc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007ece:	2300      	movs	r3, #0
 8007ed0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007eda:	2b01      	cmp	r3, #1
 8007edc:	d101      	bne.n	8007ee2 <HAL_SPI_TransmitReceive+0x26>
 8007ede:	2302      	movs	r3, #2
 8007ee0:	e198      	b.n	8008214 <HAL_SPI_TransmitReceive+0x358>
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	2201      	movs	r2, #1
 8007ee6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007eea:	f7fd fd51 	bl	8005990 <HAL_GetTick>
 8007eee:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007ef6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	685b      	ldr	r3, [r3, #4]
 8007efe:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8007f00:	887b      	ldrh	r3, [r7, #2]
 8007f02:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007f04:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007f08:	2b01      	cmp	r3, #1
 8007f0a:	d00f      	beq.n	8007f2c <HAL_SPI_TransmitReceive+0x70>
 8007f0c:	69fb      	ldr	r3, [r7, #28]
 8007f0e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007f12:	d107      	bne.n	8007f24 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	689b      	ldr	r3, [r3, #8]
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d103      	bne.n	8007f24 <HAL_SPI_TransmitReceive+0x68>
 8007f1c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007f20:	2b04      	cmp	r3, #4
 8007f22:	d003      	beq.n	8007f2c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8007f24:	2302      	movs	r3, #2
 8007f26:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007f2a:	e16d      	b.n	8008208 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007f2c:	68bb      	ldr	r3, [r7, #8]
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d005      	beq.n	8007f3e <HAL_SPI_TransmitReceive+0x82>
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d002      	beq.n	8007f3e <HAL_SPI_TransmitReceive+0x82>
 8007f38:	887b      	ldrh	r3, [r7, #2]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d103      	bne.n	8007f46 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8007f3e:	2301      	movs	r3, #1
 8007f40:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007f44:	e160      	b.n	8008208 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007f4c:	b2db      	uxtb	r3, r3
 8007f4e:	2b04      	cmp	r3, #4
 8007f50:	d003      	beq.n	8007f5a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	2205      	movs	r2, #5
 8007f56:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	2200      	movs	r2, #0
 8007f5e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	687a      	ldr	r2, [r7, #4]
 8007f64:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	887a      	ldrh	r2, [r7, #2]
 8007f6a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	887a      	ldrh	r2, [r7, #2]
 8007f70:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	68ba      	ldr	r2, [r7, #8]
 8007f76:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	887a      	ldrh	r2, [r7, #2]
 8007f7c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	887a      	ldrh	r2, [r7, #2]
 8007f82:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	2200      	movs	r2, #0
 8007f88:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	2200      	movs	r2, #0
 8007f8e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f9a:	2b40      	cmp	r3, #64	; 0x40
 8007f9c:	d007      	beq.n	8007fae <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	681a      	ldr	r2, [r3, #0]
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007fac:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	68db      	ldr	r3, [r3, #12]
 8007fb2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007fb6:	d17c      	bne.n	80080b2 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	685b      	ldr	r3, [r3, #4]
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d002      	beq.n	8007fc6 <HAL_SPI_TransmitReceive+0x10a>
 8007fc0:	8b7b      	ldrh	r3, [r7, #26]
 8007fc2:	2b01      	cmp	r3, #1
 8007fc4:	d16a      	bne.n	800809c <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fca:	881a      	ldrh	r2, [r3, #0]
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fd6:	1c9a      	adds	r2, r3, #2
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007fe0:	b29b      	uxth	r3, r3
 8007fe2:	3b01      	subs	r3, #1
 8007fe4:	b29a      	uxth	r2, r3
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	86da      	strh	r2, [r3, #54]	; 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007fea:	e057      	b.n	800809c <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	689b      	ldr	r3, [r3, #8]
 8007ff2:	f003 0302 	and.w	r3, r3, #2
 8007ff6:	2b02      	cmp	r3, #2
 8007ff8:	d11b      	bne.n	8008032 <HAL_SPI_TransmitReceive+0x176>
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007ffe:	b29b      	uxth	r3, r3
 8008000:	2b00      	cmp	r3, #0
 8008002:	d016      	beq.n	8008032 <HAL_SPI_TransmitReceive+0x176>
 8008004:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008006:	2b01      	cmp	r3, #1
 8008008:	d113      	bne.n	8008032 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800800e:	881a      	ldrh	r2, [r3, #0]
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800801a:	1c9a      	adds	r2, r3, #2
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008024:	b29b      	uxth	r3, r3
 8008026:	3b01      	subs	r3, #1
 8008028:	b29a      	uxth	r2, r3
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800802e:	2300      	movs	r3, #0
 8008030:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	689b      	ldr	r3, [r3, #8]
 8008038:	f003 0301 	and.w	r3, r3, #1
 800803c:	2b01      	cmp	r3, #1
 800803e:	d119      	bne.n	8008074 <HAL_SPI_TransmitReceive+0x1b8>
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008044:	b29b      	uxth	r3, r3
 8008046:	2b00      	cmp	r3, #0
 8008048:	d014      	beq.n	8008074 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	68da      	ldr	r2, [r3, #12]
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008054:	b292      	uxth	r2, r2
 8008056:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800805c:	1c9a      	adds	r2, r3, #2
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008066:	b29b      	uxth	r3, r3
 8008068:	3b01      	subs	r3, #1
 800806a:	b29a      	uxth	r2, r3
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008070:	2301      	movs	r3, #1
 8008072:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008074:	f7fd fc8c 	bl	8005990 <HAL_GetTick>
 8008078:	4602      	mov	r2, r0
 800807a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800807c:	1ad3      	subs	r3, r2, r3
 800807e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008080:	429a      	cmp	r2, r3
 8008082:	d80b      	bhi.n	800809c <HAL_SPI_TransmitReceive+0x1e0>
 8008084:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008086:	f1b3 3fff 	cmp.w	r3, #4294967295
 800808a:	d007      	beq.n	800809c <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 800808c:	2303      	movs	r3, #3
 800808e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	2201      	movs	r2, #1
 8008096:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 800809a:	e0b5      	b.n	8008208 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80080a0:	b29b      	uxth	r3, r3
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d1a2      	bne.n	8007fec <HAL_SPI_TransmitReceive+0x130>
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80080aa:	b29b      	uxth	r3, r3
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d19d      	bne.n	8007fec <HAL_SPI_TransmitReceive+0x130>
 80080b0:	e080      	b.n	80081b4 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	685b      	ldr	r3, [r3, #4]
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d002      	beq.n	80080c0 <HAL_SPI_TransmitReceive+0x204>
 80080ba:	8b7b      	ldrh	r3, [r7, #26]
 80080bc:	2b01      	cmp	r3, #1
 80080be:	d16f      	bne.n	80081a0 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	330c      	adds	r3, #12
 80080ca:	7812      	ldrb	r2, [r2, #0]
 80080cc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80080d2:	1c5a      	adds	r2, r3, #1
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80080dc:	b29b      	uxth	r3, r3
 80080de:	3b01      	subs	r3, #1
 80080e0:	b29a      	uxth	r2, r3
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	86da      	strh	r2, [r3, #54]	; 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80080e6:	e05b      	b.n	80081a0 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	689b      	ldr	r3, [r3, #8]
 80080ee:	f003 0302 	and.w	r3, r3, #2
 80080f2:	2b02      	cmp	r3, #2
 80080f4:	d11c      	bne.n	8008130 <HAL_SPI_TransmitReceive+0x274>
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80080fa:	b29b      	uxth	r3, r3
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d017      	beq.n	8008130 <HAL_SPI_TransmitReceive+0x274>
 8008100:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008102:	2b01      	cmp	r3, #1
 8008104:	d114      	bne.n	8008130 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	330c      	adds	r3, #12
 8008110:	7812      	ldrb	r2, [r2, #0]
 8008112:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008118:	1c5a      	adds	r2, r3, #1
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008122:	b29b      	uxth	r3, r3
 8008124:	3b01      	subs	r3, #1
 8008126:	b29a      	uxth	r2, r3
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800812c:	2300      	movs	r3, #0
 800812e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	689b      	ldr	r3, [r3, #8]
 8008136:	f003 0301 	and.w	r3, r3, #1
 800813a:	2b01      	cmp	r3, #1
 800813c:	d119      	bne.n	8008172 <HAL_SPI_TransmitReceive+0x2b6>
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008142:	b29b      	uxth	r3, r3
 8008144:	2b00      	cmp	r3, #0
 8008146:	d014      	beq.n	8008172 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	68da      	ldr	r2, [r3, #12]
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008152:	b2d2      	uxtb	r2, r2
 8008154:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800815a:	1c5a      	adds	r2, r3, #1
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008164:	b29b      	uxth	r3, r3
 8008166:	3b01      	subs	r3, #1
 8008168:	b29a      	uxth	r2, r3
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800816e:	2301      	movs	r3, #1
 8008170:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008172:	f7fd fc0d 	bl	8005990 <HAL_GetTick>
 8008176:	4602      	mov	r2, r0
 8008178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800817a:	1ad3      	subs	r3, r2, r3
 800817c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800817e:	429a      	cmp	r2, r3
 8008180:	d803      	bhi.n	800818a <HAL_SPI_TransmitReceive+0x2ce>
 8008182:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008184:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008188:	d102      	bne.n	8008190 <HAL_SPI_TransmitReceive+0x2d4>
 800818a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800818c:	2b00      	cmp	r3, #0
 800818e:	d107      	bne.n	80081a0 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8008190:	2303      	movs	r3, #3
 8008192:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	2201      	movs	r2, #1
 800819a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 800819e:	e033      	b.n	8008208 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80081a4:	b29b      	uxth	r3, r3
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d19e      	bne.n	80080e8 <HAL_SPI_TransmitReceive+0x22c>
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80081ae:	b29b      	uxth	r3, r3
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d199      	bne.n	80080e8 <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80081b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80081b6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80081b8:	68f8      	ldr	r0, [r7, #12]
 80081ba:	f000 f92b 	bl	8008414 <SPI_EndRxTxTransaction>
 80081be:	4603      	mov	r3, r0
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d006      	beq.n	80081d2 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 80081c4:	2301      	movs	r3, #1
 80081c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	2220      	movs	r2, #32
 80081ce:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80081d0:	e01a      	b.n	8008208 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	689b      	ldr	r3, [r3, #8]
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d10a      	bne.n	80081f0 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80081da:	2300      	movs	r3, #0
 80081dc:	617b      	str	r3, [r7, #20]
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	68db      	ldr	r3, [r3, #12]
 80081e4:	617b      	str	r3, [r7, #20]
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	689b      	ldr	r3, [r3, #8]
 80081ec:	617b      	str	r3, [r7, #20]
 80081ee:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d003      	beq.n	8008200 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 80081f8:	2301      	movs	r3, #1
 80081fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80081fe:	e003      	b.n	8008208 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	2201      	movs	r2, #1
 8008204:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	2200      	movs	r2, #0
 800820c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008210:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8008214:	4618      	mov	r0, r3
 8008216:	3730      	adds	r7, #48	; 0x30
 8008218:	46bd      	mov	sp, r7
 800821a:	bd80      	pop	{r7, pc}

0800821c <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800821c:	b480      	push	{r7}
 800821e:	b083      	sub	sp, #12
 8008220:	af00      	add	r7, sp, #0
 8008222:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800822a:	b2db      	uxtb	r3, r3
}
 800822c:	4618      	mov	r0, r3
 800822e:	370c      	adds	r7, #12
 8008230:	46bd      	mov	sp, r7
 8008232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008236:	4770      	bx	lr

08008238 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008238:	b580      	push	{r7, lr}
 800823a:	b088      	sub	sp, #32
 800823c:	af00      	add	r7, sp, #0
 800823e:	60f8      	str	r0, [r7, #12]
 8008240:	60b9      	str	r1, [r7, #8]
 8008242:	603b      	str	r3, [r7, #0]
 8008244:	4613      	mov	r3, r2
 8008246:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008248:	f7fd fba2 	bl	8005990 <HAL_GetTick>
 800824c:	4602      	mov	r2, r0
 800824e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008250:	1a9b      	subs	r3, r3, r2
 8008252:	683a      	ldr	r2, [r7, #0]
 8008254:	4413      	add	r3, r2
 8008256:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008258:	f7fd fb9a 	bl	8005990 <HAL_GetTick>
 800825c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800825e:	4b39      	ldr	r3, [pc, #228]	; (8008344 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	015b      	lsls	r3, r3, #5
 8008264:	0d1b      	lsrs	r3, r3, #20
 8008266:	69fa      	ldr	r2, [r7, #28]
 8008268:	fb02 f303 	mul.w	r3, r2, r3
 800826c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800826e:	e054      	b.n	800831a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008270:	683b      	ldr	r3, [r7, #0]
 8008272:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008276:	d050      	beq.n	800831a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008278:	f7fd fb8a 	bl	8005990 <HAL_GetTick>
 800827c:	4602      	mov	r2, r0
 800827e:	69bb      	ldr	r3, [r7, #24]
 8008280:	1ad3      	subs	r3, r2, r3
 8008282:	69fa      	ldr	r2, [r7, #28]
 8008284:	429a      	cmp	r2, r3
 8008286:	d902      	bls.n	800828e <SPI_WaitFlagStateUntilTimeout+0x56>
 8008288:	69fb      	ldr	r3, [r7, #28]
 800828a:	2b00      	cmp	r3, #0
 800828c:	d13d      	bne.n	800830a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	685a      	ldr	r2, [r3, #4]
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800829c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	685b      	ldr	r3, [r3, #4]
 80082a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80082a6:	d111      	bne.n	80082cc <SPI_WaitFlagStateUntilTimeout+0x94>
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	689b      	ldr	r3, [r3, #8]
 80082ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80082b0:	d004      	beq.n	80082bc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	689b      	ldr	r3, [r3, #8]
 80082b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80082ba:	d107      	bne.n	80082cc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	681a      	ldr	r2, [r3, #0]
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80082ca:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80082d4:	d10f      	bne.n	80082f6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	681a      	ldr	r2, [r3, #0]
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80082e4:	601a      	str	r2, [r3, #0]
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	681a      	ldr	r2, [r3, #0]
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80082f4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	2201      	movs	r2, #1
 80082fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	2200      	movs	r2, #0
 8008302:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8008306:	2303      	movs	r3, #3
 8008308:	e017      	b.n	800833a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800830a:	697b      	ldr	r3, [r7, #20]
 800830c:	2b00      	cmp	r3, #0
 800830e:	d101      	bne.n	8008314 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008310:	2300      	movs	r3, #0
 8008312:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008314:	697b      	ldr	r3, [r7, #20]
 8008316:	3b01      	subs	r3, #1
 8008318:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	689a      	ldr	r2, [r3, #8]
 8008320:	68bb      	ldr	r3, [r7, #8]
 8008322:	4013      	ands	r3, r2
 8008324:	68ba      	ldr	r2, [r7, #8]
 8008326:	429a      	cmp	r2, r3
 8008328:	bf0c      	ite	eq
 800832a:	2301      	moveq	r3, #1
 800832c:	2300      	movne	r3, #0
 800832e:	b2db      	uxtb	r3, r3
 8008330:	461a      	mov	r2, r3
 8008332:	79fb      	ldrb	r3, [r7, #7]
 8008334:	429a      	cmp	r2, r3
 8008336:	d19b      	bne.n	8008270 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008338:	2300      	movs	r3, #0
}
 800833a:	4618      	mov	r0, r3
 800833c:	3720      	adds	r7, #32
 800833e:	46bd      	mov	sp, r7
 8008340:	bd80      	pop	{r7, pc}
 8008342:	bf00      	nop
 8008344:	20000044 	.word	0x20000044

08008348 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8008348:	b580      	push	{r7, lr}
 800834a:	b086      	sub	sp, #24
 800834c:	af02      	add	r7, sp, #8
 800834e:	60f8      	str	r0, [r7, #12]
 8008350:	60b9      	str	r1, [r7, #8]
 8008352:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	685b      	ldr	r3, [r3, #4]
 8008358:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800835c:	d111      	bne.n	8008382 <SPI_EndRxTransaction+0x3a>
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	689b      	ldr	r3, [r3, #8]
 8008362:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008366:	d004      	beq.n	8008372 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	689b      	ldr	r3, [r3, #8]
 800836c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008370:	d107      	bne.n	8008382 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	681a      	ldr	r2, [r3, #0]
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008380:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	685b      	ldr	r3, [r3, #4]
 8008386:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800838a:	d12a      	bne.n	80083e2 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	689b      	ldr	r3, [r3, #8]
 8008390:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008394:	d012      	beq.n	80083bc <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	9300      	str	r3, [sp, #0]
 800839a:	68bb      	ldr	r3, [r7, #8]
 800839c:	2200      	movs	r2, #0
 800839e:	2180      	movs	r1, #128	; 0x80
 80083a0:	68f8      	ldr	r0, [r7, #12]
 80083a2:	f7ff ff49 	bl	8008238 <SPI_WaitFlagStateUntilTimeout>
 80083a6:	4603      	mov	r3, r0
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d02d      	beq.n	8008408 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80083b0:	f043 0220 	orr.w	r2, r3, #32
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80083b8:	2303      	movs	r3, #3
 80083ba:	e026      	b.n	800840a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	9300      	str	r3, [sp, #0]
 80083c0:	68bb      	ldr	r3, [r7, #8]
 80083c2:	2200      	movs	r2, #0
 80083c4:	2101      	movs	r1, #1
 80083c6:	68f8      	ldr	r0, [r7, #12]
 80083c8:	f7ff ff36 	bl	8008238 <SPI_WaitFlagStateUntilTimeout>
 80083cc:	4603      	mov	r3, r0
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d01a      	beq.n	8008408 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80083d6:	f043 0220 	orr.w	r2, r3, #32
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80083de:	2303      	movs	r3, #3
 80083e0:	e013      	b.n	800840a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	9300      	str	r3, [sp, #0]
 80083e6:	68bb      	ldr	r3, [r7, #8]
 80083e8:	2200      	movs	r2, #0
 80083ea:	2101      	movs	r1, #1
 80083ec:	68f8      	ldr	r0, [r7, #12]
 80083ee:	f7ff ff23 	bl	8008238 <SPI_WaitFlagStateUntilTimeout>
 80083f2:	4603      	mov	r3, r0
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d007      	beq.n	8008408 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80083fc:	f043 0220 	orr.w	r2, r3, #32
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8008404:	2303      	movs	r3, #3
 8008406:	e000      	b.n	800840a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8008408:	2300      	movs	r3, #0
}
 800840a:	4618      	mov	r0, r3
 800840c:	3710      	adds	r7, #16
 800840e:	46bd      	mov	sp, r7
 8008410:	bd80      	pop	{r7, pc}
	...

08008414 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008414:	b580      	push	{r7, lr}
 8008416:	b088      	sub	sp, #32
 8008418:	af02      	add	r7, sp, #8
 800841a:	60f8      	str	r0, [r7, #12]
 800841c:	60b9      	str	r1, [r7, #8]
 800841e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	9300      	str	r3, [sp, #0]
 8008424:	68bb      	ldr	r3, [r7, #8]
 8008426:	2201      	movs	r2, #1
 8008428:	2102      	movs	r1, #2
 800842a:	68f8      	ldr	r0, [r7, #12]
 800842c:	f7ff ff04 	bl	8008238 <SPI_WaitFlagStateUntilTimeout>
 8008430:	4603      	mov	r3, r0
 8008432:	2b00      	cmp	r3, #0
 8008434:	d007      	beq.n	8008446 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800843a:	f043 0220 	orr.w	r2, r3, #32
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8008442:	2303      	movs	r3, #3
 8008444:	e032      	b.n	80084ac <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8008446:	4b1b      	ldr	r3, [pc, #108]	; (80084b4 <SPI_EndRxTxTransaction+0xa0>)
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	4a1b      	ldr	r2, [pc, #108]	; (80084b8 <SPI_EndRxTxTransaction+0xa4>)
 800844c:	fba2 2303 	umull	r2, r3, r2, r3
 8008450:	0d5b      	lsrs	r3, r3, #21
 8008452:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008456:	fb02 f303 	mul.w	r3, r2, r3
 800845a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	685b      	ldr	r3, [r3, #4]
 8008460:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008464:	d112      	bne.n	800848c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	9300      	str	r3, [sp, #0]
 800846a:	68bb      	ldr	r3, [r7, #8]
 800846c:	2200      	movs	r2, #0
 800846e:	2180      	movs	r1, #128	; 0x80
 8008470:	68f8      	ldr	r0, [r7, #12]
 8008472:	f7ff fee1 	bl	8008238 <SPI_WaitFlagStateUntilTimeout>
 8008476:	4603      	mov	r3, r0
 8008478:	2b00      	cmp	r3, #0
 800847a:	d016      	beq.n	80084aa <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008480:	f043 0220 	orr.w	r2, r3, #32
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8008488:	2303      	movs	r3, #3
 800848a:	e00f      	b.n	80084ac <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800848c:	697b      	ldr	r3, [r7, #20]
 800848e:	2b00      	cmp	r3, #0
 8008490:	d00a      	beq.n	80084a8 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8008492:	697b      	ldr	r3, [r7, #20]
 8008494:	3b01      	subs	r3, #1
 8008496:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	689b      	ldr	r3, [r3, #8]
 800849e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80084a2:	2b80      	cmp	r3, #128	; 0x80
 80084a4:	d0f2      	beq.n	800848c <SPI_EndRxTxTransaction+0x78>
 80084a6:	e000      	b.n	80084aa <SPI_EndRxTxTransaction+0x96>
        break;
 80084a8:	bf00      	nop
  }

  return HAL_OK;
 80084aa:	2300      	movs	r3, #0
}
 80084ac:	4618      	mov	r0, r3
 80084ae:	3718      	adds	r7, #24
 80084b0:	46bd      	mov	sp, r7
 80084b2:	bd80      	pop	{r7, pc}
 80084b4:	20000044 	.word	0x20000044
 80084b8:	165e9f81 	.word	0x165e9f81

080084bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80084bc:	b580      	push	{r7, lr}
 80084be:	b082      	sub	sp, #8
 80084c0:	af00      	add	r7, sp, #0
 80084c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d101      	bne.n	80084ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80084ca:	2301      	movs	r3, #1
 80084cc:	e041      	b.n	8008552 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80084d4:	b2db      	uxtb	r3, r3
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d106      	bne.n	80084e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	2200      	movs	r2, #0
 80084de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80084e2:	6878      	ldr	r0, [r7, #4]
 80084e4:	f7fa ff38 	bl	8003358 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	2202      	movs	r2, #2
 80084ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681a      	ldr	r2, [r3, #0]
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	3304      	adds	r3, #4
 80084f8:	4619      	mov	r1, r3
 80084fa:	4610      	mov	r0, r2
 80084fc:	f000 f9b6 	bl	800886c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	2201      	movs	r2, #1
 8008504:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	2201      	movs	r2, #1
 800850c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	2201      	movs	r2, #1
 8008514:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	2201      	movs	r2, #1
 800851c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	2201      	movs	r2, #1
 8008524:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	2201      	movs	r2, #1
 800852c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	2201      	movs	r2, #1
 8008534:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	2201      	movs	r2, #1
 800853c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	2201      	movs	r2, #1
 8008544:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	2201      	movs	r2, #1
 800854c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008550:	2300      	movs	r3, #0
}
 8008552:	4618      	mov	r0, r3
 8008554:	3708      	adds	r7, #8
 8008556:	46bd      	mov	sp, r7
 8008558:	bd80      	pop	{r7, pc}
	...

0800855c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800855c:	b480      	push	{r7}
 800855e:	b085      	sub	sp, #20
 8008560:	af00      	add	r7, sp, #0
 8008562:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800856a:	b2db      	uxtb	r3, r3
 800856c:	2b01      	cmp	r3, #1
 800856e:	d001      	beq.n	8008574 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008570:	2301      	movs	r3, #1
 8008572:	e04e      	b.n	8008612 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	2202      	movs	r2, #2
 8008578:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	68da      	ldr	r2, [r3, #12]
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	f042 0201 	orr.w	r2, r2, #1
 800858a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	4a23      	ldr	r2, [pc, #140]	; (8008620 <HAL_TIM_Base_Start_IT+0xc4>)
 8008592:	4293      	cmp	r3, r2
 8008594:	d022      	beq.n	80085dc <HAL_TIM_Base_Start_IT+0x80>
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800859e:	d01d      	beq.n	80085dc <HAL_TIM_Base_Start_IT+0x80>
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	4a1f      	ldr	r2, [pc, #124]	; (8008624 <HAL_TIM_Base_Start_IT+0xc8>)
 80085a6:	4293      	cmp	r3, r2
 80085a8:	d018      	beq.n	80085dc <HAL_TIM_Base_Start_IT+0x80>
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	4a1e      	ldr	r2, [pc, #120]	; (8008628 <HAL_TIM_Base_Start_IT+0xcc>)
 80085b0:	4293      	cmp	r3, r2
 80085b2:	d013      	beq.n	80085dc <HAL_TIM_Base_Start_IT+0x80>
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	4a1c      	ldr	r2, [pc, #112]	; (800862c <HAL_TIM_Base_Start_IT+0xd0>)
 80085ba:	4293      	cmp	r3, r2
 80085bc:	d00e      	beq.n	80085dc <HAL_TIM_Base_Start_IT+0x80>
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	4a1b      	ldr	r2, [pc, #108]	; (8008630 <HAL_TIM_Base_Start_IT+0xd4>)
 80085c4:	4293      	cmp	r3, r2
 80085c6:	d009      	beq.n	80085dc <HAL_TIM_Base_Start_IT+0x80>
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	4a19      	ldr	r2, [pc, #100]	; (8008634 <HAL_TIM_Base_Start_IT+0xd8>)
 80085ce:	4293      	cmp	r3, r2
 80085d0:	d004      	beq.n	80085dc <HAL_TIM_Base_Start_IT+0x80>
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	4a18      	ldr	r2, [pc, #96]	; (8008638 <HAL_TIM_Base_Start_IT+0xdc>)
 80085d8:	4293      	cmp	r3, r2
 80085da:	d111      	bne.n	8008600 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	689b      	ldr	r3, [r3, #8]
 80085e2:	f003 0307 	and.w	r3, r3, #7
 80085e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	2b06      	cmp	r3, #6
 80085ec:	d010      	beq.n	8008610 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	681a      	ldr	r2, [r3, #0]
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	f042 0201 	orr.w	r2, r2, #1
 80085fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80085fe:	e007      	b.n	8008610 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	681a      	ldr	r2, [r3, #0]
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	f042 0201 	orr.w	r2, r2, #1
 800860e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008610:	2300      	movs	r3, #0
}
 8008612:	4618      	mov	r0, r3
 8008614:	3714      	adds	r7, #20
 8008616:	46bd      	mov	sp, r7
 8008618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800861c:	4770      	bx	lr
 800861e:	bf00      	nop
 8008620:	40010000 	.word	0x40010000
 8008624:	40000400 	.word	0x40000400
 8008628:	40000800 	.word	0x40000800
 800862c:	40000c00 	.word	0x40000c00
 8008630:	40010400 	.word	0x40010400
 8008634:	40014000 	.word	0x40014000
 8008638:	40001800 	.word	0x40001800

0800863c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800863c:	b580      	push	{r7, lr}
 800863e:	b084      	sub	sp, #16
 8008640:	af00      	add	r7, sp, #0
 8008642:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	68db      	ldr	r3, [r3, #12]
 800864a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	691b      	ldr	r3, [r3, #16]
 8008652:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008654:	68bb      	ldr	r3, [r7, #8]
 8008656:	f003 0302 	and.w	r3, r3, #2
 800865a:	2b00      	cmp	r3, #0
 800865c:	d020      	beq.n	80086a0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	f003 0302 	and.w	r3, r3, #2
 8008664:	2b00      	cmp	r3, #0
 8008666:	d01b      	beq.n	80086a0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	f06f 0202 	mvn.w	r2, #2
 8008670:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	2201      	movs	r2, #1
 8008676:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	699b      	ldr	r3, [r3, #24]
 800867e:	f003 0303 	and.w	r3, r3, #3
 8008682:	2b00      	cmp	r3, #0
 8008684:	d003      	beq.n	800868e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008686:	6878      	ldr	r0, [r7, #4]
 8008688:	f000 f8d2 	bl	8008830 <HAL_TIM_IC_CaptureCallback>
 800868c:	e005      	b.n	800869a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800868e:	6878      	ldr	r0, [r7, #4]
 8008690:	f000 f8c4 	bl	800881c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008694:	6878      	ldr	r0, [r7, #4]
 8008696:	f000 f8d5 	bl	8008844 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	2200      	movs	r2, #0
 800869e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80086a0:	68bb      	ldr	r3, [r7, #8]
 80086a2:	f003 0304 	and.w	r3, r3, #4
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d020      	beq.n	80086ec <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	f003 0304 	and.w	r3, r3, #4
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d01b      	beq.n	80086ec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	f06f 0204 	mvn.w	r2, #4
 80086bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	2202      	movs	r2, #2
 80086c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	699b      	ldr	r3, [r3, #24]
 80086ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d003      	beq.n	80086da <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80086d2:	6878      	ldr	r0, [r7, #4]
 80086d4:	f000 f8ac 	bl	8008830 <HAL_TIM_IC_CaptureCallback>
 80086d8:	e005      	b.n	80086e6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80086da:	6878      	ldr	r0, [r7, #4]
 80086dc:	f000 f89e 	bl	800881c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80086e0:	6878      	ldr	r0, [r7, #4]
 80086e2:	f000 f8af 	bl	8008844 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	2200      	movs	r2, #0
 80086ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80086ec:	68bb      	ldr	r3, [r7, #8]
 80086ee:	f003 0308 	and.w	r3, r3, #8
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d020      	beq.n	8008738 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	f003 0308 	and.w	r3, r3, #8
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d01b      	beq.n	8008738 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	f06f 0208 	mvn.w	r2, #8
 8008708:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	2204      	movs	r2, #4
 800870e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	69db      	ldr	r3, [r3, #28]
 8008716:	f003 0303 	and.w	r3, r3, #3
 800871a:	2b00      	cmp	r3, #0
 800871c:	d003      	beq.n	8008726 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800871e:	6878      	ldr	r0, [r7, #4]
 8008720:	f000 f886 	bl	8008830 <HAL_TIM_IC_CaptureCallback>
 8008724:	e005      	b.n	8008732 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008726:	6878      	ldr	r0, [r7, #4]
 8008728:	f000 f878 	bl	800881c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800872c:	6878      	ldr	r0, [r7, #4]
 800872e:	f000 f889 	bl	8008844 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	2200      	movs	r2, #0
 8008736:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008738:	68bb      	ldr	r3, [r7, #8]
 800873a:	f003 0310 	and.w	r3, r3, #16
 800873e:	2b00      	cmp	r3, #0
 8008740:	d020      	beq.n	8008784 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	f003 0310 	and.w	r3, r3, #16
 8008748:	2b00      	cmp	r3, #0
 800874a:	d01b      	beq.n	8008784 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	f06f 0210 	mvn.w	r2, #16
 8008754:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	2208      	movs	r2, #8
 800875a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	69db      	ldr	r3, [r3, #28]
 8008762:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008766:	2b00      	cmp	r3, #0
 8008768:	d003      	beq.n	8008772 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800876a:	6878      	ldr	r0, [r7, #4]
 800876c:	f000 f860 	bl	8008830 <HAL_TIM_IC_CaptureCallback>
 8008770:	e005      	b.n	800877e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008772:	6878      	ldr	r0, [r7, #4]
 8008774:	f000 f852 	bl	800881c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008778:	6878      	ldr	r0, [r7, #4]
 800877a:	f000 f863 	bl	8008844 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	2200      	movs	r2, #0
 8008782:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008784:	68bb      	ldr	r3, [r7, #8]
 8008786:	f003 0301 	and.w	r3, r3, #1
 800878a:	2b00      	cmp	r3, #0
 800878c:	d00c      	beq.n	80087a8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	f003 0301 	and.w	r3, r3, #1
 8008794:	2b00      	cmp	r3, #0
 8008796:	d007      	beq.n	80087a8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	f06f 0201 	mvn.w	r2, #1
 80087a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80087a2:	6878      	ldr	r0, [r7, #4]
 80087a4:	f7fa fc30 	bl	8003008 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80087a8:	68bb      	ldr	r3, [r7, #8]
 80087aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d00c      	beq.n	80087cc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d007      	beq.n	80087cc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80087c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80087c6:	6878      	ldr	r0, [r7, #4]
 80087c8:	f000 f982 	bl	8008ad0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80087cc:	68bb      	ldr	r3, [r7, #8]
 80087ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d00c      	beq.n	80087f0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d007      	beq.n	80087f0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80087e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80087ea:	6878      	ldr	r0, [r7, #4]
 80087ec:	f000 f834 	bl	8008858 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80087f0:	68bb      	ldr	r3, [r7, #8]
 80087f2:	f003 0320 	and.w	r3, r3, #32
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d00c      	beq.n	8008814 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	f003 0320 	and.w	r3, r3, #32
 8008800:	2b00      	cmp	r3, #0
 8008802:	d007      	beq.n	8008814 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	f06f 0220 	mvn.w	r2, #32
 800880c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800880e:	6878      	ldr	r0, [r7, #4]
 8008810:	f000 f954 	bl	8008abc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008814:	bf00      	nop
 8008816:	3710      	adds	r7, #16
 8008818:	46bd      	mov	sp, r7
 800881a:	bd80      	pop	{r7, pc}

0800881c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800881c:	b480      	push	{r7}
 800881e:	b083      	sub	sp, #12
 8008820:	af00      	add	r7, sp, #0
 8008822:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008824:	bf00      	nop
 8008826:	370c      	adds	r7, #12
 8008828:	46bd      	mov	sp, r7
 800882a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800882e:	4770      	bx	lr

08008830 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008830:	b480      	push	{r7}
 8008832:	b083      	sub	sp, #12
 8008834:	af00      	add	r7, sp, #0
 8008836:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008838:	bf00      	nop
 800883a:	370c      	adds	r7, #12
 800883c:	46bd      	mov	sp, r7
 800883e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008842:	4770      	bx	lr

08008844 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008844:	b480      	push	{r7}
 8008846:	b083      	sub	sp, #12
 8008848:	af00      	add	r7, sp, #0
 800884a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800884c:	bf00      	nop
 800884e:	370c      	adds	r7, #12
 8008850:	46bd      	mov	sp, r7
 8008852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008856:	4770      	bx	lr

08008858 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008858:	b480      	push	{r7}
 800885a:	b083      	sub	sp, #12
 800885c:	af00      	add	r7, sp, #0
 800885e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008860:	bf00      	nop
 8008862:	370c      	adds	r7, #12
 8008864:	46bd      	mov	sp, r7
 8008866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800886a:	4770      	bx	lr

0800886c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800886c:	b480      	push	{r7}
 800886e:	b085      	sub	sp, #20
 8008870:	af00      	add	r7, sp, #0
 8008872:	6078      	str	r0, [r7, #4]
 8008874:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	4a46      	ldr	r2, [pc, #280]	; (8008998 <TIM_Base_SetConfig+0x12c>)
 8008880:	4293      	cmp	r3, r2
 8008882:	d013      	beq.n	80088ac <TIM_Base_SetConfig+0x40>
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800888a:	d00f      	beq.n	80088ac <TIM_Base_SetConfig+0x40>
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	4a43      	ldr	r2, [pc, #268]	; (800899c <TIM_Base_SetConfig+0x130>)
 8008890:	4293      	cmp	r3, r2
 8008892:	d00b      	beq.n	80088ac <TIM_Base_SetConfig+0x40>
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	4a42      	ldr	r2, [pc, #264]	; (80089a0 <TIM_Base_SetConfig+0x134>)
 8008898:	4293      	cmp	r3, r2
 800889a:	d007      	beq.n	80088ac <TIM_Base_SetConfig+0x40>
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	4a41      	ldr	r2, [pc, #260]	; (80089a4 <TIM_Base_SetConfig+0x138>)
 80088a0:	4293      	cmp	r3, r2
 80088a2:	d003      	beq.n	80088ac <TIM_Base_SetConfig+0x40>
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	4a40      	ldr	r2, [pc, #256]	; (80089a8 <TIM_Base_SetConfig+0x13c>)
 80088a8:	4293      	cmp	r3, r2
 80088aa:	d108      	bne.n	80088be <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80088b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80088b4:	683b      	ldr	r3, [r7, #0]
 80088b6:	685b      	ldr	r3, [r3, #4]
 80088b8:	68fa      	ldr	r2, [r7, #12]
 80088ba:	4313      	orrs	r3, r2
 80088bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	4a35      	ldr	r2, [pc, #212]	; (8008998 <TIM_Base_SetConfig+0x12c>)
 80088c2:	4293      	cmp	r3, r2
 80088c4:	d02b      	beq.n	800891e <TIM_Base_SetConfig+0xb2>
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80088cc:	d027      	beq.n	800891e <TIM_Base_SetConfig+0xb2>
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	4a32      	ldr	r2, [pc, #200]	; (800899c <TIM_Base_SetConfig+0x130>)
 80088d2:	4293      	cmp	r3, r2
 80088d4:	d023      	beq.n	800891e <TIM_Base_SetConfig+0xb2>
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	4a31      	ldr	r2, [pc, #196]	; (80089a0 <TIM_Base_SetConfig+0x134>)
 80088da:	4293      	cmp	r3, r2
 80088dc:	d01f      	beq.n	800891e <TIM_Base_SetConfig+0xb2>
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	4a30      	ldr	r2, [pc, #192]	; (80089a4 <TIM_Base_SetConfig+0x138>)
 80088e2:	4293      	cmp	r3, r2
 80088e4:	d01b      	beq.n	800891e <TIM_Base_SetConfig+0xb2>
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	4a2f      	ldr	r2, [pc, #188]	; (80089a8 <TIM_Base_SetConfig+0x13c>)
 80088ea:	4293      	cmp	r3, r2
 80088ec:	d017      	beq.n	800891e <TIM_Base_SetConfig+0xb2>
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	4a2e      	ldr	r2, [pc, #184]	; (80089ac <TIM_Base_SetConfig+0x140>)
 80088f2:	4293      	cmp	r3, r2
 80088f4:	d013      	beq.n	800891e <TIM_Base_SetConfig+0xb2>
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	4a2d      	ldr	r2, [pc, #180]	; (80089b0 <TIM_Base_SetConfig+0x144>)
 80088fa:	4293      	cmp	r3, r2
 80088fc:	d00f      	beq.n	800891e <TIM_Base_SetConfig+0xb2>
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	4a2c      	ldr	r2, [pc, #176]	; (80089b4 <TIM_Base_SetConfig+0x148>)
 8008902:	4293      	cmp	r3, r2
 8008904:	d00b      	beq.n	800891e <TIM_Base_SetConfig+0xb2>
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	4a2b      	ldr	r2, [pc, #172]	; (80089b8 <TIM_Base_SetConfig+0x14c>)
 800890a:	4293      	cmp	r3, r2
 800890c:	d007      	beq.n	800891e <TIM_Base_SetConfig+0xb2>
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	4a2a      	ldr	r2, [pc, #168]	; (80089bc <TIM_Base_SetConfig+0x150>)
 8008912:	4293      	cmp	r3, r2
 8008914:	d003      	beq.n	800891e <TIM_Base_SetConfig+0xb2>
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	4a29      	ldr	r2, [pc, #164]	; (80089c0 <TIM_Base_SetConfig+0x154>)
 800891a:	4293      	cmp	r3, r2
 800891c:	d108      	bne.n	8008930 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008924:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008926:	683b      	ldr	r3, [r7, #0]
 8008928:	68db      	ldr	r3, [r3, #12]
 800892a:	68fa      	ldr	r2, [r7, #12]
 800892c:	4313      	orrs	r3, r2
 800892e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008936:	683b      	ldr	r3, [r7, #0]
 8008938:	695b      	ldr	r3, [r3, #20]
 800893a:	4313      	orrs	r3, r2
 800893c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	68fa      	ldr	r2, [r7, #12]
 8008942:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008944:	683b      	ldr	r3, [r7, #0]
 8008946:	689a      	ldr	r2, [r3, #8]
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800894c:	683b      	ldr	r3, [r7, #0]
 800894e:	681a      	ldr	r2, [r3, #0]
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	4a10      	ldr	r2, [pc, #64]	; (8008998 <TIM_Base_SetConfig+0x12c>)
 8008958:	4293      	cmp	r3, r2
 800895a:	d003      	beq.n	8008964 <TIM_Base_SetConfig+0xf8>
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	4a12      	ldr	r2, [pc, #72]	; (80089a8 <TIM_Base_SetConfig+0x13c>)
 8008960:	4293      	cmp	r3, r2
 8008962:	d103      	bne.n	800896c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008964:	683b      	ldr	r3, [r7, #0]
 8008966:	691a      	ldr	r2, [r3, #16]
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	2201      	movs	r2, #1
 8008970:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	691b      	ldr	r3, [r3, #16]
 8008976:	f003 0301 	and.w	r3, r3, #1
 800897a:	2b01      	cmp	r3, #1
 800897c:	d105      	bne.n	800898a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	691b      	ldr	r3, [r3, #16]
 8008982:	f023 0201 	bic.w	r2, r3, #1
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	611a      	str	r2, [r3, #16]
  }
}
 800898a:	bf00      	nop
 800898c:	3714      	adds	r7, #20
 800898e:	46bd      	mov	sp, r7
 8008990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008994:	4770      	bx	lr
 8008996:	bf00      	nop
 8008998:	40010000 	.word	0x40010000
 800899c:	40000400 	.word	0x40000400
 80089a0:	40000800 	.word	0x40000800
 80089a4:	40000c00 	.word	0x40000c00
 80089a8:	40010400 	.word	0x40010400
 80089ac:	40014000 	.word	0x40014000
 80089b0:	40014400 	.word	0x40014400
 80089b4:	40014800 	.word	0x40014800
 80089b8:	40001800 	.word	0x40001800
 80089bc:	40001c00 	.word	0x40001c00
 80089c0:	40002000 	.word	0x40002000

080089c4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80089c4:	b480      	push	{r7}
 80089c6:	b085      	sub	sp, #20
 80089c8:	af00      	add	r7, sp, #0
 80089ca:	6078      	str	r0, [r7, #4]
 80089cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80089d4:	2b01      	cmp	r3, #1
 80089d6:	d101      	bne.n	80089dc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80089d8:	2302      	movs	r3, #2
 80089da:	e05a      	b.n	8008a92 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	2201      	movs	r2, #1
 80089e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	2202      	movs	r2, #2
 80089e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	685b      	ldr	r3, [r3, #4]
 80089f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	689b      	ldr	r3, [r3, #8]
 80089fa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a02:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008a04:	683b      	ldr	r3, [r7, #0]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	68fa      	ldr	r2, [r7, #12]
 8008a0a:	4313      	orrs	r3, r2
 8008a0c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	68fa      	ldr	r2, [r7, #12]
 8008a14:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	4a21      	ldr	r2, [pc, #132]	; (8008aa0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008a1c:	4293      	cmp	r3, r2
 8008a1e:	d022      	beq.n	8008a66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a28:	d01d      	beq.n	8008a66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	4a1d      	ldr	r2, [pc, #116]	; (8008aa4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008a30:	4293      	cmp	r3, r2
 8008a32:	d018      	beq.n	8008a66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	4a1b      	ldr	r2, [pc, #108]	; (8008aa8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008a3a:	4293      	cmp	r3, r2
 8008a3c:	d013      	beq.n	8008a66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	4a1a      	ldr	r2, [pc, #104]	; (8008aac <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008a44:	4293      	cmp	r3, r2
 8008a46:	d00e      	beq.n	8008a66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	4a18      	ldr	r2, [pc, #96]	; (8008ab0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008a4e:	4293      	cmp	r3, r2
 8008a50:	d009      	beq.n	8008a66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	4a17      	ldr	r2, [pc, #92]	; (8008ab4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008a58:	4293      	cmp	r3, r2
 8008a5a:	d004      	beq.n	8008a66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	4a15      	ldr	r2, [pc, #84]	; (8008ab8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008a62:	4293      	cmp	r3, r2
 8008a64:	d10c      	bne.n	8008a80 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008a66:	68bb      	ldr	r3, [r7, #8]
 8008a68:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008a6c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008a6e:	683b      	ldr	r3, [r7, #0]
 8008a70:	685b      	ldr	r3, [r3, #4]
 8008a72:	68ba      	ldr	r2, [r7, #8]
 8008a74:	4313      	orrs	r3, r2
 8008a76:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	68ba      	ldr	r2, [r7, #8]
 8008a7e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	2201      	movs	r2, #1
 8008a84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	2200      	movs	r2, #0
 8008a8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008a90:	2300      	movs	r3, #0
}
 8008a92:	4618      	mov	r0, r3
 8008a94:	3714      	adds	r7, #20
 8008a96:	46bd      	mov	sp, r7
 8008a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a9c:	4770      	bx	lr
 8008a9e:	bf00      	nop
 8008aa0:	40010000 	.word	0x40010000
 8008aa4:	40000400 	.word	0x40000400
 8008aa8:	40000800 	.word	0x40000800
 8008aac:	40000c00 	.word	0x40000c00
 8008ab0:	40010400 	.word	0x40010400
 8008ab4:	40014000 	.word	0x40014000
 8008ab8:	40001800 	.word	0x40001800

08008abc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008abc:	b480      	push	{r7}
 8008abe:	b083      	sub	sp, #12
 8008ac0:	af00      	add	r7, sp, #0
 8008ac2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008ac4:	bf00      	nop
 8008ac6:	370c      	adds	r7, #12
 8008ac8:	46bd      	mov	sp, r7
 8008aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ace:	4770      	bx	lr

08008ad0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008ad0:	b480      	push	{r7}
 8008ad2:	b083      	sub	sp, #12
 8008ad4:	af00      	add	r7, sp, #0
 8008ad6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008ad8:	bf00      	nop
 8008ada:	370c      	adds	r7, #12
 8008adc:	46bd      	mov	sp, r7
 8008ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae2:	4770      	bx	lr

08008ae4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008ae4:	b580      	push	{r7, lr}
 8008ae6:	b082      	sub	sp, #8
 8008ae8:	af00      	add	r7, sp, #0
 8008aea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d101      	bne.n	8008af6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008af2:	2301      	movs	r3, #1
 8008af4:	e042      	b.n	8008b7c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008afc:	b2db      	uxtb	r3, r3
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d106      	bne.n	8008b10 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	2200      	movs	r2, #0
 8008b06:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008b0a:	6878      	ldr	r0, [r7, #4]
 8008b0c:	f7fa fc4c 	bl	80033a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	2224      	movs	r2, #36	; 0x24
 8008b14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	68da      	ldr	r2, [r3, #12]
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008b26:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008b28:	6878      	ldr	r0, [r7, #4]
 8008b2a:	f000 fdbd 	bl	80096a8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	691a      	ldr	r2, [r3, #16]
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008b3c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	695a      	ldr	r2, [r3, #20]
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008b4c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	68da      	ldr	r2, [r3, #12]
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008b5c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	2200      	movs	r2, #0
 8008b62:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	2220      	movs	r2, #32
 8008b68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	2220      	movs	r2, #32
 8008b70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	2200      	movs	r2, #0
 8008b78:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8008b7a:	2300      	movs	r3, #0
}
 8008b7c:	4618      	mov	r0, r3
 8008b7e:	3708      	adds	r7, #8
 8008b80:	46bd      	mov	sp, r7
 8008b82:	bd80      	pop	{r7, pc}

08008b84 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008b84:	b580      	push	{r7, lr}
 8008b86:	b08a      	sub	sp, #40	; 0x28
 8008b88:	af02      	add	r7, sp, #8
 8008b8a:	60f8      	str	r0, [r7, #12]
 8008b8c:	60b9      	str	r1, [r7, #8]
 8008b8e:	603b      	str	r3, [r7, #0]
 8008b90:	4613      	mov	r3, r2
 8008b92:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008b94:	2300      	movs	r3, #0
 8008b96:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008b9e:	b2db      	uxtb	r3, r3
 8008ba0:	2b20      	cmp	r3, #32
 8008ba2:	d175      	bne.n	8008c90 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008ba4:	68bb      	ldr	r3, [r7, #8]
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d002      	beq.n	8008bb0 <HAL_UART_Transmit+0x2c>
 8008baa:	88fb      	ldrh	r3, [r7, #6]
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d101      	bne.n	8008bb4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008bb0:	2301      	movs	r3, #1
 8008bb2:	e06e      	b.n	8008c92 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	2200      	movs	r2, #0
 8008bb8:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	2221      	movs	r2, #33	; 0x21
 8008bbe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008bc2:	f7fc fee5 	bl	8005990 <HAL_GetTick>
 8008bc6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	88fa      	ldrh	r2, [r7, #6]
 8008bcc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	88fa      	ldrh	r2, [r7, #6]
 8008bd2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	689b      	ldr	r3, [r3, #8]
 8008bd8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008bdc:	d108      	bne.n	8008bf0 <HAL_UART_Transmit+0x6c>
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	691b      	ldr	r3, [r3, #16]
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d104      	bne.n	8008bf0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008be6:	2300      	movs	r3, #0
 8008be8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008bea:	68bb      	ldr	r3, [r7, #8]
 8008bec:	61bb      	str	r3, [r7, #24]
 8008bee:	e003      	b.n	8008bf8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008bf0:	68bb      	ldr	r3, [r7, #8]
 8008bf2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008bf4:	2300      	movs	r3, #0
 8008bf6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008bf8:	e02e      	b.n	8008c58 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008bfa:	683b      	ldr	r3, [r7, #0]
 8008bfc:	9300      	str	r3, [sp, #0]
 8008bfe:	697b      	ldr	r3, [r7, #20]
 8008c00:	2200      	movs	r2, #0
 8008c02:	2180      	movs	r1, #128	; 0x80
 8008c04:	68f8      	ldr	r0, [r7, #12]
 8008c06:	f000 fb1f 	bl	8009248 <UART_WaitOnFlagUntilTimeout>
 8008c0a:	4603      	mov	r3, r0
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d005      	beq.n	8008c1c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	2220      	movs	r2, #32
 8008c14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8008c18:	2303      	movs	r3, #3
 8008c1a:	e03a      	b.n	8008c92 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8008c1c:	69fb      	ldr	r3, [r7, #28]
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d10b      	bne.n	8008c3a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008c22:	69bb      	ldr	r3, [r7, #24]
 8008c24:	881b      	ldrh	r3, [r3, #0]
 8008c26:	461a      	mov	r2, r3
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008c30:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008c32:	69bb      	ldr	r3, [r7, #24]
 8008c34:	3302      	adds	r3, #2
 8008c36:	61bb      	str	r3, [r7, #24]
 8008c38:	e007      	b.n	8008c4a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008c3a:	69fb      	ldr	r3, [r7, #28]
 8008c3c:	781a      	ldrb	r2, [r3, #0]
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008c44:	69fb      	ldr	r3, [r7, #28]
 8008c46:	3301      	adds	r3, #1
 8008c48:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008c4e:	b29b      	uxth	r3, r3
 8008c50:	3b01      	subs	r3, #1
 8008c52:	b29a      	uxth	r2, r3
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008c5c:	b29b      	uxth	r3, r3
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d1cb      	bne.n	8008bfa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008c62:	683b      	ldr	r3, [r7, #0]
 8008c64:	9300      	str	r3, [sp, #0]
 8008c66:	697b      	ldr	r3, [r7, #20]
 8008c68:	2200      	movs	r2, #0
 8008c6a:	2140      	movs	r1, #64	; 0x40
 8008c6c:	68f8      	ldr	r0, [r7, #12]
 8008c6e:	f000 faeb 	bl	8009248 <UART_WaitOnFlagUntilTimeout>
 8008c72:	4603      	mov	r3, r0
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d005      	beq.n	8008c84 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	2220      	movs	r2, #32
 8008c7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8008c80:	2303      	movs	r3, #3
 8008c82:	e006      	b.n	8008c92 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	2220      	movs	r2, #32
 8008c88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8008c8c:	2300      	movs	r3, #0
 8008c8e:	e000      	b.n	8008c92 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8008c90:	2302      	movs	r3, #2
  }
}
 8008c92:	4618      	mov	r0, r3
 8008c94:	3720      	adds	r7, #32
 8008c96:	46bd      	mov	sp, r7
 8008c98:	bd80      	pop	{r7, pc}

08008c9a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008c9a:	b580      	push	{r7, lr}
 8008c9c:	b084      	sub	sp, #16
 8008c9e:	af00      	add	r7, sp, #0
 8008ca0:	60f8      	str	r0, [r7, #12]
 8008ca2:	60b9      	str	r1, [r7, #8]
 8008ca4:	4613      	mov	r3, r2
 8008ca6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008cae:	b2db      	uxtb	r3, r3
 8008cb0:	2b20      	cmp	r3, #32
 8008cb2:	d112      	bne.n	8008cda <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8008cb4:	68bb      	ldr	r3, [r7, #8]
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d002      	beq.n	8008cc0 <HAL_UART_Receive_IT+0x26>
 8008cba:	88fb      	ldrh	r3, [r7, #6]
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d101      	bne.n	8008cc4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008cc0:	2301      	movs	r3, #1
 8008cc2:	e00b      	b.n	8008cdc <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	2200      	movs	r2, #0
 8008cc8:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008cca:	88fb      	ldrh	r3, [r7, #6]
 8008ccc:	461a      	mov	r2, r3
 8008cce:	68b9      	ldr	r1, [r7, #8]
 8008cd0:	68f8      	ldr	r0, [r7, #12]
 8008cd2:	f000 fb12 	bl	80092fa <UART_Start_Receive_IT>
 8008cd6:	4603      	mov	r3, r0
 8008cd8:	e000      	b.n	8008cdc <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8008cda:	2302      	movs	r3, #2
  }
}
 8008cdc:	4618      	mov	r0, r3
 8008cde:	3710      	adds	r7, #16
 8008ce0:	46bd      	mov	sp, r7
 8008ce2:	bd80      	pop	{r7, pc}

08008ce4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008ce4:	b580      	push	{r7, lr}
 8008ce6:	b0ba      	sub	sp, #232	; 0xe8
 8008ce8:	af00      	add	r7, sp, #0
 8008cea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	68db      	ldr	r3, [r3, #12]
 8008cfc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	695b      	ldr	r3, [r3, #20]
 8008d06:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8008d0a:	2300      	movs	r3, #0
 8008d0c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8008d10:	2300      	movs	r3, #0
 8008d12:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008d16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008d1a:	f003 030f 	and.w	r3, r3, #15
 8008d1e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8008d22:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d10f      	bne.n	8008d4a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008d2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008d2e:	f003 0320 	and.w	r3, r3, #32
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d009      	beq.n	8008d4a <HAL_UART_IRQHandler+0x66>
 8008d36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008d3a:	f003 0320 	and.w	r3, r3, #32
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d003      	beq.n	8008d4a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008d42:	6878      	ldr	r0, [r7, #4]
 8008d44:	f000 fbf2 	bl	800952c <UART_Receive_IT>
      return;
 8008d48:	e25b      	b.n	8009202 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008d4a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	f000 80de 	beq.w	8008f10 <HAL_UART_IRQHandler+0x22c>
 8008d54:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008d58:	f003 0301 	and.w	r3, r3, #1
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d106      	bne.n	8008d6e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008d60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008d64:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	f000 80d1 	beq.w	8008f10 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008d6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008d72:	f003 0301 	and.w	r3, r3, #1
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d00b      	beq.n	8008d92 <HAL_UART_IRQHandler+0xae>
 8008d7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008d7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d005      	beq.n	8008d92 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d8a:	f043 0201 	orr.w	r2, r3, #1
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008d92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008d96:	f003 0304 	and.w	r3, r3, #4
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d00b      	beq.n	8008db6 <HAL_UART_IRQHandler+0xd2>
 8008d9e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008da2:	f003 0301 	and.w	r3, r3, #1
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d005      	beq.n	8008db6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008dae:	f043 0202 	orr.w	r2, r3, #2
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008db6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008dba:	f003 0302 	and.w	r3, r3, #2
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d00b      	beq.n	8008dda <HAL_UART_IRQHandler+0xf6>
 8008dc2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008dc6:	f003 0301 	and.w	r3, r3, #1
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d005      	beq.n	8008dda <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008dd2:	f043 0204 	orr.w	r2, r3, #4
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008dda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008dde:	f003 0308 	and.w	r3, r3, #8
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d011      	beq.n	8008e0a <HAL_UART_IRQHandler+0x126>
 8008de6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008dea:	f003 0320 	and.w	r3, r3, #32
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d105      	bne.n	8008dfe <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008df2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008df6:	f003 0301 	and.w	r3, r3, #1
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d005      	beq.n	8008e0a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e02:	f043 0208 	orr.w	r2, r3, #8
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	f000 81f2 	beq.w	80091f8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008e14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008e18:	f003 0320 	and.w	r3, r3, #32
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d008      	beq.n	8008e32 <HAL_UART_IRQHandler+0x14e>
 8008e20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008e24:	f003 0320 	and.w	r3, r3, #32
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d002      	beq.n	8008e32 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008e2c:	6878      	ldr	r0, [r7, #4]
 8008e2e:	f000 fb7d 	bl	800952c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	695b      	ldr	r3, [r3, #20]
 8008e38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e3c:	2b40      	cmp	r3, #64	; 0x40
 8008e3e:	bf0c      	ite	eq
 8008e40:	2301      	moveq	r3, #1
 8008e42:	2300      	movne	r3, #0
 8008e44:	b2db      	uxtb	r3, r3
 8008e46:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e4e:	f003 0308 	and.w	r3, r3, #8
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d103      	bne.n	8008e5e <HAL_UART_IRQHandler+0x17a>
 8008e56:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d04f      	beq.n	8008efe <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008e5e:	6878      	ldr	r0, [r7, #4]
 8008e60:	f000 fa85 	bl	800936e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	695b      	ldr	r3, [r3, #20]
 8008e6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e6e:	2b40      	cmp	r3, #64	; 0x40
 8008e70:	d141      	bne.n	8008ef6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	3314      	adds	r3, #20
 8008e78:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e7c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008e80:	e853 3f00 	ldrex	r3, [r3]
 8008e84:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008e88:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008e8c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008e90:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	3314      	adds	r3, #20
 8008e9a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8008e9e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008ea2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ea6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8008eaa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8008eae:	e841 2300 	strex	r3, r2, [r1]
 8008eb2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008eb6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d1d9      	bne.n	8008e72 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d013      	beq.n	8008eee <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008eca:	4a7e      	ldr	r2, [pc, #504]	; (80090c4 <HAL_UART_IRQHandler+0x3e0>)
 8008ecc:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008ed2:	4618      	mov	r0, r3
 8008ed4:	f7fc ff3f 	bl	8005d56 <HAL_DMA_Abort_IT>
 8008ed8:	4603      	mov	r3, r0
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d016      	beq.n	8008f0c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008ee2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008ee4:	687a      	ldr	r2, [r7, #4]
 8008ee6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8008ee8:	4610      	mov	r0, r2
 8008eea:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008eec:	e00e      	b.n	8008f0c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008eee:	6878      	ldr	r0, [r7, #4]
 8008ef0:	f000 f994 	bl	800921c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ef4:	e00a      	b.n	8008f0c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008ef6:	6878      	ldr	r0, [r7, #4]
 8008ef8:	f000 f990 	bl	800921c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008efc:	e006      	b.n	8008f0c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008efe:	6878      	ldr	r0, [r7, #4]
 8008f00:	f000 f98c 	bl	800921c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	2200      	movs	r2, #0
 8008f08:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8008f0a:	e175      	b.n	80091f8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f0c:	bf00      	nop
    return;
 8008f0e:	e173      	b.n	80091f8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f14:	2b01      	cmp	r3, #1
 8008f16:	f040 814f 	bne.w	80091b8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008f1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008f1e:	f003 0310 	and.w	r3, r3, #16
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	f000 8148 	beq.w	80091b8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008f28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008f2c:	f003 0310 	and.w	r3, r3, #16
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	f000 8141 	beq.w	80091b8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008f36:	2300      	movs	r3, #0
 8008f38:	60bb      	str	r3, [r7, #8]
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	60bb      	str	r3, [r7, #8]
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	685b      	ldr	r3, [r3, #4]
 8008f48:	60bb      	str	r3, [r7, #8]
 8008f4a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	695b      	ldr	r3, [r3, #20]
 8008f52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f56:	2b40      	cmp	r3, #64	; 0x40
 8008f58:	f040 80b6 	bne.w	80090c8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	685b      	ldr	r3, [r3, #4]
 8008f64:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008f68:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	f000 8145 	beq.w	80091fc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008f76:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008f7a:	429a      	cmp	r2, r3
 8008f7c:	f080 813e 	bcs.w	80091fc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008f86:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008f8c:	69db      	ldr	r3, [r3, #28]
 8008f8e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008f92:	f000 8088 	beq.w	80090a6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	330c      	adds	r3, #12
 8008f9c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fa0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008fa4:	e853 3f00 	ldrex	r3, [r3]
 8008fa8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008fac:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008fb0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008fb4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	330c      	adds	r3, #12
 8008fbe:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8008fc2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008fc6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fca:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008fce:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008fd2:	e841 2300 	strex	r3, r2, [r1]
 8008fd6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008fda:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d1d9      	bne.n	8008f96 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	3314      	adds	r3, #20
 8008fe8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008fec:	e853 3f00 	ldrex	r3, [r3]
 8008ff0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008ff2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008ff4:	f023 0301 	bic.w	r3, r3, #1
 8008ff8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	3314      	adds	r3, #20
 8009002:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009006:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800900a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800900c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800900e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009012:	e841 2300 	strex	r3, r2, [r1]
 8009016:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009018:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800901a:	2b00      	cmp	r3, #0
 800901c:	d1e1      	bne.n	8008fe2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	3314      	adds	r3, #20
 8009024:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009026:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009028:	e853 3f00 	ldrex	r3, [r3]
 800902c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800902e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009030:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009034:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	3314      	adds	r3, #20
 800903e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8009042:	66fa      	str	r2, [r7, #108]	; 0x6c
 8009044:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009046:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009048:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800904a:	e841 2300 	strex	r3, r2, [r1]
 800904e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009050:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009052:	2b00      	cmp	r3, #0
 8009054:	d1e3      	bne.n	800901e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	2220      	movs	r2, #32
 800905a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	2200      	movs	r2, #0
 8009062:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	330c      	adds	r3, #12
 800906a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800906c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800906e:	e853 3f00 	ldrex	r3, [r3]
 8009072:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009074:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009076:	f023 0310 	bic.w	r3, r3, #16
 800907a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	330c      	adds	r3, #12
 8009084:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8009088:	65ba      	str	r2, [r7, #88]	; 0x58
 800908a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800908c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800908e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009090:	e841 2300 	strex	r3, r2, [r1]
 8009094:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009096:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009098:	2b00      	cmp	r3, #0
 800909a:	d1e3      	bne.n	8009064 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80090a0:	4618      	mov	r0, r3
 80090a2:	f7fc fde8 	bl	8005c76 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	2202      	movs	r2, #2
 80090aa:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80090b4:	b29b      	uxth	r3, r3
 80090b6:	1ad3      	subs	r3, r2, r3
 80090b8:	b29b      	uxth	r3, r3
 80090ba:	4619      	mov	r1, r3
 80090bc:	6878      	ldr	r0, [r7, #4]
 80090be:	f000 f8b7 	bl	8009230 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80090c2:	e09b      	b.n	80091fc <HAL_UART_IRQHandler+0x518>
 80090c4:	08009435 	.word	0x08009435
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80090d0:	b29b      	uxth	r3, r3
 80090d2:	1ad3      	subs	r3, r2, r3
 80090d4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80090dc:	b29b      	uxth	r3, r3
 80090de:	2b00      	cmp	r3, #0
 80090e0:	f000 808e 	beq.w	8009200 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80090e4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	f000 8089 	beq.w	8009200 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	330c      	adds	r3, #12
 80090f4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090f8:	e853 3f00 	ldrex	r3, [r3]
 80090fc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80090fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009100:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009104:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	330c      	adds	r3, #12
 800910e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8009112:	647a      	str	r2, [r7, #68]	; 0x44
 8009114:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009116:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009118:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800911a:	e841 2300 	strex	r3, r2, [r1]
 800911e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009120:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009122:	2b00      	cmp	r3, #0
 8009124:	d1e3      	bne.n	80090ee <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	3314      	adds	r3, #20
 800912c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800912e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009130:	e853 3f00 	ldrex	r3, [r3]
 8009134:	623b      	str	r3, [r7, #32]
   return(result);
 8009136:	6a3b      	ldr	r3, [r7, #32]
 8009138:	f023 0301 	bic.w	r3, r3, #1
 800913c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	3314      	adds	r3, #20
 8009146:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800914a:	633a      	str	r2, [r7, #48]	; 0x30
 800914c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800914e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009150:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009152:	e841 2300 	strex	r3, r2, [r1]
 8009156:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009158:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800915a:	2b00      	cmp	r3, #0
 800915c:	d1e3      	bne.n	8009126 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	2220      	movs	r2, #32
 8009162:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	2200      	movs	r2, #0
 800916a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	330c      	adds	r3, #12
 8009172:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009174:	693b      	ldr	r3, [r7, #16]
 8009176:	e853 3f00 	ldrex	r3, [r3]
 800917a:	60fb      	str	r3, [r7, #12]
   return(result);
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	f023 0310 	bic.w	r3, r3, #16
 8009182:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	330c      	adds	r3, #12
 800918c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8009190:	61fa      	str	r2, [r7, #28]
 8009192:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009194:	69b9      	ldr	r1, [r7, #24]
 8009196:	69fa      	ldr	r2, [r7, #28]
 8009198:	e841 2300 	strex	r3, r2, [r1]
 800919c:	617b      	str	r3, [r7, #20]
   return(result);
 800919e:	697b      	ldr	r3, [r7, #20]
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d1e3      	bne.n	800916c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	2202      	movs	r2, #2
 80091a8:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80091aa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80091ae:	4619      	mov	r1, r3
 80091b0:	6878      	ldr	r0, [r7, #4]
 80091b2:	f000 f83d 	bl	8009230 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80091b6:	e023      	b.n	8009200 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80091b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80091bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d009      	beq.n	80091d8 <HAL_UART_IRQHandler+0x4f4>
 80091c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80091c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d003      	beq.n	80091d8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80091d0:	6878      	ldr	r0, [r7, #4]
 80091d2:	f000 f943 	bl	800945c <UART_Transmit_IT>
    return;
 80091d6:	e014      	b.n	8009202 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80091d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80091dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d00e      	beq.n	8009202 <HAL_UART_IRQHandler+0x51e>
 80091e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80091e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d008      	beq.n	8009202 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80091f0:	6878      	ldr	r0, [r7, #4]
 80091f2:	f000 f983 	bl	80094fc <UART_EndTransmit_IT>
    return;
 80091f6:	e004      	b.n	8009202 <HAL_UART_IRQHandler+0x51e>
    return;
 80091f8:	bf00      	nop
 80091fa:	e002      	b.n	8009202 <HAL_UART_IRQHandler+0x51e>
      return;
 80091fc:	bf00      	nop
 80091fe:	e000      	b.n	8009202 <HAL_UART_IRQHandler+0x51e>
      return;
 8009200:	bf00      	nop
  }
}
 8009202:	37e8      	adds	r7, #232	; 0xe8
 8009204:	46bd      	mov	sp, r7
 8009206:	bd80      	pop	{r7, pc}

08009208 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009208:	b480      	push	{r7}
 800920a:	b083      	sub	sp, #12
 800920c:	af00      	add	r7, sp, #0
 800920e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009210:	bf00      	nop
 8009212:	370c      	adds	r7, #12
 8009214:	46bd      	mov	sp, r7
 8009216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800921a:	4770      	bx	lr

0800921c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800921c:	b480      	push	{r7}
 800921e:	b083      	sub	sp, #12
 8009220:	af00      	add	r7, sp, #0
 8009222:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009224:	bf00      	nop
 8009226:	370c      	adds	r7, #12
 8009228:	46bd      	mov	sp, r7
 800922a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800922e:	4770      	bx	lr

08009230 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009230:	b480      	push	{r7}
 8009232:	b083      	sub	sp, #12
 8009234:	af00      	add	r7, sp, #0
 8009236:	6078      	str	r0, [r7, #4]
 8009238:	460b      	mov	r3, r1
 800923a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800923c:	bf00      	nop
 800923e:	370c      	adds	r7, #12
 8009240:	46bd      	mov	sp, r7
 8009242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009246:	4770      	bx	lr

08009248 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009248:	b580      	push	{r7, lr}
 800924a:	b086      	sub	sp, #24
 800924c:	af00      	add	r7, sp, #0
 800924e:	60f8      	str	r0, [r7, #12]
 8009250:	60b9      	str	r1, [r7, #8]
 8009252:	603b      	str	r3, [r7, #0]
 8009254:	4613      	mov	r3, r2
 8009256:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009258:	e03b      	b.n	80092d2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800925a:	6a3b      	ldr	r3, [r7, #32]
 800925c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009260:	d037      	beq.n	80092d2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009262:	f7fc fb95 	bl	8005990 <HAL_GetTick>
 8009266:	4602      	mov	r2, r0
 8009268:	683b      	ldr	r3, [r7, #0]
 800926a:	1ad3      	subs	r3, r2, r3
 800926c:	6a3a      	ldr	r2, [r7, #32]
 800926e:	429a      	cmp	r2, r3
 8009270:	d302      	bcc.n	8009278 <UART_WaitOnFlagUntilTimeout+0x30>
 8009272:	6a3b      	ldr	r3, [r7, #32]
 8009274:	2b00      	cmp	r3, #0
 8009276:	d101      	bne.n	800927c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009278:	2303      	movs	r3, #3
 800927a:	e03a      	b.n	80092f2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	68db      	ldr	r3, [r3, #12]
 8009282:	f003 0304 	and.w	r3, r3, #4
 8009286:	2b00      	cmp	r3, #0
 8009288:	d023      	beq.n	80092d2 <UART_WaitOnFlagUntilTimeout+0x8a>
 800928a:	68bb      	ldr	r3, [r7, #8]
 800928c:	2b80      	cmp	r3, #128	; 0x80
 800928e:	d020      	beq.n	80092d2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8009290:	68bb      	ldr	r3, [r7, #8]
 8009292:	2b40      	cmp	r3, #64	; 0x40
 8009294:	d01d      	beq.n	80092d2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	f003 0308 	and.w	r3, r3, #8
 80092a0:	2b08      	cmp	r3, #8
 80092a2:	d116      	bne.n	80092d2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80092a4:	2300      	movs	r3, #0
 80092a6:	617b      	str	r3, [r7, #20]
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	617b      	str	r3, [r7, #20]
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	685b      	ldr	r3, [r3, #4]
 80092b6:	617b      	str	r3, [r7, #20]
 80092b8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80092ba:	68f8      	ldr	r0, [r7, #12]
 80092bc:	f000 f857 	bl	800936e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	2208      	movs	r2, #8
 80092c4:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	2200      	movs	r2, #0
 80092ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80092ce:	2301      	movs	r3, #1
 80092d0:	e00f      	b.n	80092f2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	681a      	ldr	r2, [r3, #0]
 80092d8:	68bb      	ldr	r3, [r7, #8]
 80092da:	4013      	ands	r3, r2
 80092dc:	68ba      	ldr	r2, [r7, #8]
 80092de:	429a      	cmp	r2, r3
 80092e0:	bf0c      	ite	eq
 80092e2:	2301      	moveq	r3, #1
 80092e4:	2300      	movne	r3, #0
 80092e6:	b2db      	uxtb	r3, r3
 80092e8:	461a      	mov	r2, r3
 80092ea:	79fb      	ldrb	r3, [r7, #7]
 80092ec:	429a      	cmp	r2, r3
 80092ee:	d0b4      	beq.n	800925a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80092f0:	2300      	movs	r3, #0
}
 80092f2:	4618      	mov	r0, r3
 80092f4:	3718      	adds	r7, #24
 80092f6:	46bd      	mov	sp, r7
 80092f8:	bd80      	pop	{r7, pc}

080092fa <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80092fa:	b480      	push	{r7}
 80092fc:	b085      	sub	sp, #20
 80092fe:	af00      	add	r7, sp, #0
 8009300:	60f8      	str	r0, [r7, #12]
 8009302:	60b9      	str	r1, [r7, #8]
 8009304:	4613      	mov	r3, r2
 8009306:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	68ba      	ldr	r2, [r7, #8]
 800930c:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	88fa      	ldrh	r2, [r7, #6]
 8009312:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	88fa      	ldrh	r2, [r7, #6]
 8009318:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	2200      	movs	r2, #0
 800931e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	2222      	movs	r2, #34	; 0x22
 8009324:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	691b      	ldr	r3, [r3, #16]
 800932c:	2b00      	cmp	r3, #0
 800932e:	d007      	beq.n	8009340 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	68da      	ldr	r2, [r3, #12]
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800933e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	695a      	ldr	r2, [r3, #20]
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	f042 0201 	orr.w	r2, r2, #1
 800934e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	68da      	ldr	r2, [r3, #12]
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	f042 0220 	orr.w	r2, r2, #32
 800935e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009360:	2300      	movs	r3, #0
}
 8009362:	4618      	mov	r0, r3
 8009364:	3714      	adds	r7, #20
 8009366:	46bd      	mov	sp, r7
 8009368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800936c:	4770      	bx	lr

0800936e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800936e:	b480      	push	{r7}
 8009370:	b095      	sub	sp, #84	; 0x54
 8009372:	af00      	add	r7, sp, #0
 8009374:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	330c      	adds	r3, #12
 800937c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800937e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009380:	e853 3f00 	ldrex	r3, [r3]
 8009384:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009386:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009388:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800938c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	330c      	adds	r3, #12
 8009394:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009396:	643a      	str	r2, [r7, #64]	; 0x40
 8009398:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800939a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800939c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800939e:	e841 2300 	strex	r3, r2, [r1]
 80093a2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80093a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d1e5      	bne.n	8009376 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	3314      	adds	r3, #20
 80093b0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093b2:	6a3b      	ldr	r3, [r7, #32]
 80093b4:	e853 3f00 	ldrex	r3, [r3]
 80093b8:	61fb      	str	r3, [r7, #28]
   return(result);
 80093ba:	69fb      	ldr	r3, [r7, #28]
 80093bc:	f023 0301 	bic.w	r3, r3, #1
 80093c0:	64bb      	str	r3, [r7, #72]	; 0x48
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	3314      	adds	r3, #20
 80093c8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80093ca:	62fa      	str	r2, [r7, #44]	; 0x2c
 80093cc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093ce:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80093d0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80093d2:	e841 2300 	strex	r3, r2, [r1]
 80093d6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80093d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d1e5      	bne.n	80093aa <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093e2:	2b01      	cmp	r3, #1
 80093e4:	d119      	bne.n	800941a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	330c      	adds	r3, #12
 80093ec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	e853 3f00 	ldrex	r3, [r3]
 80093f4:	60bb      	str	r3, [r7, #8]
   return(result);
 80093f6:	68bb      	ldr	r3, [r7, #8]
 80093f8:	f023 0310 	bic.w	r3, r3, #16
 80093fc:	647b      	str	r3, [r7, #68]	; 0x44
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	330c      	adds	r3, #12
 8009404:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009406:	61ba      	str	r2, [r7, #24]
 8009408:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800940a:	6979      	ldr	r1, [r7, #20]
 800940c:	69ba      	ldr	r2, [r7, #24]
 800940e:	e841 2300 	strex	r3, r2, [r1]
 8009412:	613b      	str	r3, [r7, #16]
   return(result);
 8009414:	693b      	ldr	r3, [r7, #16]
 8009416:	2b00      	cmp	r3, #0
 8009418:	d1e5      	bne.n	80093e6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	2220      	movs	r2, #32
 800941e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	2200      	movs	r2, #0
 8009426:	631a      	str	r2, [r3, #48]	; 0x30
}
 8009428:	bf00      	nop
 800942a:	3754      	adds	r7, #84	; 0x54
 800942c:	46bd      	mov	sp, r7
 800942e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009432:	4770      	bx	lr

08009434 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009434:	b580      	push	{r7, lr}
 8009436:	b084      	sub	sp, #16
 8009438:	af00      	add	r7, sp, #0
 800943a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009440:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	2200      	movs	r2, #0
 8009446:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	2200      	movs	r2, #0
 800944c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800944e:	68f8      	ldr	r0, [r7, #12]
 8009450:	f7ff fee4 	bl	800921c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009454:	bf00      	nop
 8009456:	3710      	adds	r7, #16
 8009458:	46bd      	mov	sp, r7
 800945a:	bd80      	pop	{r7, pc}

0800945c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800945c:	b480      	push	{r7}
 800945e:	b085      	sub	sp, #20
 8009460:	af00      	add	r7, sp, #0
 8009462:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800946a:	b2db      	uxtb	r3, r3
 800946c:	2b21      	cmp	r3, #33	; 0x21
 800946e:	d13e      	bne.n	80094ee <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	689b      	ldr	r3, [r3, #8]
 8009474:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009478:	d114      	bne.n	80094a4 <UART_Transmit_IT+0x48>
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	691b      	ldr	r3, [r3, #16]
 800947e:	2b00      	cmp	r3, #0
 8009480:	d110      	bne.n	80094a4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	6a1b      	ldr	r3, [r3, #32]
 8009486:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	881b      	ldrh	r3, [r3, #0]
 800948c:	461a      	mov	r2, r3
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009496:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	6a1b      	ldr	r3, [r3, #32]
 800949c:	1c9a      	adds	r2, r3, #2
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	621a      	str	r2, [r3, #32]
 80094a2:	e008      	b.n	80094b6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	6a1b      	ldr	r3, [r3, #32]
 80094a8:	1c59      	adds	r1, r3, #1
 80094aa:	687a      	ldr	r2, [r7, #4]
 80094ac:	6211      	str	r1, [r2, #32]
 80094ae:	781a      	ldrb	r2, [r3, #0]
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80094ba:	b29b      	uxth	r3, r3
 80094bc:	3b01      	subs	r3, #1
 80094be:	b29b      	uxth	r3, r3
 80094c0:	687a      	ldr	r2, [r7, #4]
 80094c2:	4619      	mov	r1, r3
 80094c4:	84d1      	strh	r1, [r2, #38]	; 0x26
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d10f      	bne.n	80094ea <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	68da      	ldr	r2, [r3, #12]
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80094d8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	68da      	ldr	r2, [r3, #12]
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80094e8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80094ea:	2300      	movs	r3, #0
 80094ec:	e000      	b.n	80094f0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80094ee:	2302      	movs	r3, #2
  }
}
 80094f0:	4618      	mov	r0, r3
 80094f2:	3714      	adds	r7, #20
 80094f4:	46bd      	mov	sp, r7
 80094f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094fa:	4770      	bx	lr

080094fc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80094fc:	b580      	push	{r7, lr}
 80094fe:	b082      	sub	sp, #8
 8009500:	af00      	add	r7, sp, #0
 8009502:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	68da      	ldr	r2, [r3, #12]
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009512:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	2220      	movs	r2, #32
 8009518:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800951c:	6878      	ldr	r0, [r7, #4]
 800951e:	f7ff fe73 	bl	8009208 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009522:	2300      	movs	r3, #0
}
 8009524:	4618      	mov	r0, r3
 8009526:	3708      	adds	r7, #8
 8009528:	46bd      	mov	sp, r7
 800952a:	bd80      	pop	{r7, pc}

0800952c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800952c:	b580      	push	{r7, lr}
 800952e:	b08c      	sub	sp, #48	; 0x30
 8009530:	af00      	add	r7, sp, #0
 8009532:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800953a:	b2db      	uxtb	r3, r3
 800953c:	2b22      	cmp	r3, #34	; 0x22
 800953e:	f040 80ae 	bne.w	800969e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	689b      	ldr	r3, [r3, #8]
 8009546:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800954a:	d117      	bne.n	800957c <UART_Receive_IT+0x50>
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	691b      	ldr	r3, [r3, #16]
 8009550:	2b00      	cmp	r3, #0
 8009552:	d113      	bne.n	800957c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8009554:	2300      	movs	r3, #0
 8009556:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800955c:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	685b      	ldr	r3, [r3, #4]
 8009564:	b29b      	uxth	r3, r3
 8009566:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800956a:	b29a      	uxth	r2, r3
 800956c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800956e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009574:	1c9a      	adds	r2, r3, #2
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	629a      	str	r2, [r3, #40]	; 0x28
 800957a:	e026      	b.n	80095ca <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009580:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8009582:	2300      	movs	r3, #0
 8009584:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	689b      	ldr	r3, [r3, #8]
 800958a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800958e:	d007      	beq.n	80095a0 <UART_Receive_IT+0x74>
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	689b      	ldr	r3, [r3, #8]
 8009594:	2b00      	cmp	r3, #0
 8009596:	d10a      	bne.n	80095ae <UART_Receive_IT+0x82>
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	691b      	ldr	r3, [r3, #16]
 800959c:	2b00      	cmp	r3, #0
 800959e:	d106      	bne.n	80095ae <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	685b      	ldr	r3, [r3, #4]
 80095a6:	b2da      	uxtb	r2, r3
 80095a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095aa:	701a      	strb	r2, [r3, #0]
 80095ac:	e008      	b.n	80095c0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	685b      	ldr	r3, [r3, #4]
 80095b4:	b2db      	uxtb	r3, r3
 80095b6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80095ba:	b2da      	uxtb	r2, r3
 80095bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095be:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80095c4:	1c5a      	adds	r2, r3, #1
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80095ce:	b29b      	uxth	r3, r3
 80095d0:	3b01      	subs	r3, #1
 80095d2:	b29b      	uxth	r3, r3
 80095d4:	687a      	ldr	r2, [r7, #4]
 80095d6:	4619      	mov	r1, r3
 80095d8:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d15d      	bne.n	800969a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	68da      	ldr	r2, [r3, #12]
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	f022 0220 	bic.w	r2, r2, #32
 80095ec:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	68da      	ldr	r2, [r3, #12]
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80095fc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	695a      	ldr	r2, [r3, #20]
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	f022 0201 	bic.w	r2, r2, #1
 800960c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	2220      	movs	r2, #32
 8009612:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	2200      	movs	r2, #0
 800961a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009620:	2b01      	cmp	r3, #1
 8009622:	d135      	bne.n	8009690 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	2200      	movs	r2, #0
 8009628:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	330c      	adds	r3, #12
 8009630:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009632:	697b      	ldr	r3, [r7, #20]
 8009634:	e853 3f00 	ldrex	r3, [r3]
 8009638:	613b      	str	r3, [r7, #16]
   return(result);
 800963a:	693b      	ldr	r3, [r7, #16]
 800963c:	f023 0310 	bic.w	r3, r3, #16
 8009640:	627b      	str	r3, [r7, #36]	; 0x24
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	330c      	adds	r3, #12
 8009648:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800964a:	623a      	str	r2, [r7, #32]
 800964c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800964e:	69f9      	ldr	r1, [r7, #28]
 8009650:	6a3a      	ldr	r2, [r7, #32]
 8009652:	e841 2300 	strex	r3, r2, [r1]
 8009656:	61bb      	str	r3, [r7, #24]
   return(result);
 8009658:	69bb      	ldr	r3, [r7, #24]
 800965a:	2b00      	cmp	r3, #0
 800965c:	d1e5      	bne.n	800962a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	f003 0310 	and.w	r3, r3, #16
 8009668:	2b10      	cmp	r3, #16
 800966a:	d10a      	bne.n	8009682 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800966c:	2300      	movs	r3, #0
 800966e:	60fb      	str	r3, [r7, #12]
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	60fb      	str	r3, [r7, #12]
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	685b      	ldr	r3, [r3, #4]
 800967e:	60fb      	str	r3, [r7, #12]
 8009680:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009686:	4619      	mov	r1, r3
 8009688:	6878      	ldr	r0, [r7, #4]
 800968a:	f7ff fdd1 	bl	8009230 <HAL_UARTEx_RxEventCallback>
 800968e:	e002      	b.n	8009696 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009690:	6878      	ldr	r0, [r7, #4]
 8009692:	f7f9 f9bd 	bl	8002a10 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009696:	2300      	movs	r3, #0
 8009698:	e002      	b.n	80096a0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800969a:	2300      	movs	r3, #0
 800969c:	e000      	b.n	80096a0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800969e:	2302      	movs	r3, #2
  }
}
 80096a0:	4618      	mov	r0, r3
 80096a2:	3730      	adds	r7, #48	; 0x30
 80096a4:	46bd      	mov	sp, r7
 80096a6:	bd80      	pop	{r7, pc}

080096a8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80096a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80096ac:	b0c0      	sub	sp, #256	; 0x100
 80096ae:	af00      	add	r7, sp, #0
 80096b0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80096b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	691b      	ldr	r3, [r3, #16]
 80096bc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80096c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80096c4:	68d9      	ldr	r1, [r3, #12]
 80096c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80096ca:	681a      	ldr	r2, [r3, #0]
 80096cc:	ea40 0301 	orr.w	r3, r0, r1
 80096d0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80096d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80096d6:	689a      	ldr	r2, [r3, #8]
 80096d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80096dc:	691b      	ldr	r3, [r3, #16]
 80096de:	431a      	orrs	r2, r3
 80096e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80096e4:	695b      	ldr	r3, [r3, #20]
 80096e6:	431a      	orrs	r2, r3
 80096e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80096ec:	69db      	ldr	r3, [r3, #28]
 80096ee:	4313      	orrs	r3, r2
 80096f0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80096f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	68db      	ldr	r3, [r3, #12]
 80096fc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8009700:	f021 010c 	bic.w	r1, r1, #12
 8009704:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009708:	681a      	ldr	r2, [r3, #0]
 800970a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800970e:	430b      	orrs	r3, r1
 8009710:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009712:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	695b      	ldr	r3, [r3, #20]
 800971a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800971e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009722:	6999      	ldr	r1, [r3, #24]
 8009724:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009728:	681a      	ldr	r2, [r3, #0]
 800972a:	ea40 0301 	orr.w	r3, r0, r1
 800972e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009730:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009734:	681a      	ldr	r2, [r3, #0]
 8009736:	4b8f      	ldr	r3, [pc, #572]	; (8009974 <UART_SetConfig+0x2cc>)
 8009738:	429a      	cmp	r2, r3
 800973a:	d005      	beq.n	8009748 <UART_SetConfig+0xa0>
 800973c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009740:	681a      	ldr	r2, [r3, #0]
 8009742:	4b8d      	ldr	r3, [pc, #564]	; (8009978 <UART_SetConfig+0x2d0>)
 8009744:	429a      	cmp	r2, r3
 8009746:	d104      	bne.n	8009752 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009748:	f7fe f8c0 	bl	80078cc <HAL_RCC_GetPCLK2Freq>
 800974c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8009750:	e003      	b.n	800975a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009752:	f7fe f8a7 	bl	80078a4 <HAL_RCC_GetPCLK1Freq>
 8009756:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800975a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800975e:	69db      	ldr	r3, [r3, #28]
 8009760:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009764:	f040 810c 	bne.w	8009980 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009768:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800976c:	2200      	movs	r2, #0
 800976e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8009772:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8009776:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800977a:	4622      	mov	r2, r4
 800977c:	462b      	mov	r3, r5
 800977e:	1891      	adds	r1, r2, r2
 8009780:	65b9      	str	r1, [r7, #88]	; 0x58
 8009782:	415b      	adcs	r3, r3
 8009784:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009786:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800978a:	4621      	mov	r1, r4
 800978c:	eb12 0801 	adds.w	r8, r2, r1
 8009790:	4629      	mov	r1, r5
 8009792:	eb43 0901 	adc.w	r9, r3, r1
 8009796:	f04f 0200 	mov.w	r2, #0
 800979a:	f04f 0300 	mov.w	r3, #0
 800979e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80097a2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80097a6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80097aa:	4690      	mov	r8, r2
 80097ac:	4699      	mov	r9, r3
 80097ae:	4623      	mov	r3, r4
 80097b0:	eb18 0303 	adds.w	r3, r8, r3
 80097b4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80097b8:	462b      	mov	r3, r5
 80097ba:	eb49 0303 	adc.w	r3, r9, r3
 80097be:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80097c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80097c6:	685b      	ldr	r3, [r3, #4]
 80097c8:	2200      	movs	r2, #0
 80097ca:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80097ce:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80097d2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80097d6:	460b      	mov	r3, r1
 80097d8:	18db      	adds	r3, r3, r3
 80097da:	653b      	str	r3, [r7, #80]	; 0x50
 80097dc:	4613      	mov	r3, r2
 80097de:	eb42 0303 	adc.w	r3, r2, r3
 80097e2:	657b      	str	r3, [r7, #84]	; 0x54
 80097e4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80097e8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80097ec:	f7f7 f9a0 	bl	8000b30 <__aeabi_uldivmod>
 80097f0:	4602      	mov	r2, r0
 80097f2:	460b      	mov	r3, r1
 80097f4:	4b61      	ldr	r3, [pc, #388]	; (800997c <UART_SetConfig+0x2d4>)
 80097f6:	fba3 2302 	umull	r2, r3, r3, r2
 80097fa:	095b      	lsrs	r3, r3, #5
 80097fc:	011c      	lsls	r4, r3, #4
 80097fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009802:	2200      	movs	r2, #0
 8009804:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009808:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800980c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8009810:	4642      	mov	r2, r8
 8009812:	464b      	mov	r3, r9
 8009814:	1891      	adds	r1, r2, r2
 8009816:	64b9      	str	r1, [r7, #72]	; 0x48
 8009818:	415b      	adcs	r3, r3
 800981a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800981c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8009820:	4641      	mov	r1, r8
 8009822:	eb12 0a01 	adds.w	sl, r2, r1
 8009826:	4649      	mov	r1, r9
 8009828:	eb43 0b01 	adc.w	fp, r3, r1
 800982c:	f04f 0200 	mov.w	r2, #0
 8009830:	f04f 0300 	mov.w	r3, #0
 8009834:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009838:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800983c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009840:	4692      	mov	sl, r2
 8009842:	469b      	mov	fp, r3
 8009844:	4643      	mov	r3, r8
 8009846:	eb1a 0303 	adds.w	r3, sl, r3
 800984a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800984e:	464b      	mov	r3, r9
 8009850:	eb4b 0303 	adc.w	r3, fp, r3
 8009854:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009858:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800985c:	685b      	ldr	r3, [r3, #4]
 800985e:	2200      	movs	r2, #0
 8009860:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009864:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8009868:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800986c:	460b      	mov	r3, r1
 800986e:	18db      	adds	r3, r3, r3
 8009870:	643b      	str	r3, [r7, #64]	; 0x40
 8009872:	4613      	mov	r3, r2
 8009874:	eb42 0303 	adc.w	r3, r2, r3
 8009878:	647b      	str	r3, [r7, #68]	; 0x44
 800987a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800987e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8009882:	f7f7 f955 	bl	8000b30 <__aeabi_uldivmod>
 8009886:	4602      	mov	r2, r0
 8009888:	460b      	mov	r3, r1
 800988a:	4611      	mov	r1, r2
 800988c:	4b3b      	ldr	r3, [pc, #236]	; (800997c <UART_SetConfig+0x2d4>)
 800988e:	fba3 2301 	umull	r2, r3, r3, r1
 8009892:	095b      	lsrs	r3, r3, #5
 8009894:	2264      	movs	r2, #100	; 0x64
 8009896:	fb02 f303 	mul.w	r3, r2, r3
 800989a:	1acb      	subs	r3, r1, r3
 800989c:	00db      	lsls	r3, r3, #3
 800989e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80098a2:	4b36      	ldr	r3, [pc, #216]	; (800997c <UART_SetConfig+0x2d4>)
 80098a4:	fba3 2302 	umull	r2, r3, r3, r2
 80098a8:	095b      	lsrs	r3, r3, #5
 80098aa:	005b      	lsls	r3, r3, #1
 80098ac:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80098b0:	441c      	add	r4, r3
 80098b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80098b6:	2200      	movs	r2, #0
 80098b8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80098bc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80098c0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80098c4:	4642      	mov	r2, r8
 80098c6:	464b      	mov	r3, r9
 80098c8:	1891      	adds	r1, r2, r2
 80098ca:	63b9      	str	r1, [r7, #56]	; 0x38
 80098cc:	415b      	adcs	r3, r3
 80098ce:	63fb      	str	r3, [r7, #60]	; 0x3c
 80098d0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80098d4:	4641      	mov	r1, r8
 80098d6:	1851      	adds	r1, r2, r1
 80098d8:	6339      	str	r1, [r7, #48]	; 0x30
 80098da:	4649      	mov	r1, r9
 80098dc:	414b      	adcs	r3, r1
 80098de:	637b      	str	r3, [r7, #52]	; 0x34
 80098e0:	f04f 0200 	mov.w	r2, #0
 80098e4:	f04f 0300 	mov.w	r3, #0
 80098e8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80098ec:	4659      	mov	r1, fp
 80098ee:	00cb      	lsls	r3, r1, #3
 80098f0:	4651      	mov	r1, sl
 80098f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80098f6:	4651      	mov	r1, sl
 80098f8:	00ca      	lsls	r2, r1, #3
 80098fa:	4610      	mov	r0, r2
 80098fc:	4619      	mov	r1, r3
 80098fe:	4603      	mov	r3, r0
 8009900:	4642      	mov	r2, r8
 8009902:	189b      	adds	r3, r3, r2
 8009904:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009908:	464b      	mov	r3, r9
 800990a:	460a      	mov	r2, r1
 800990c:	eb42 0303 	adc.w	r3, r2, r3
 8009910:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009914:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009918:	685b      	ldr	r3, [r3, #4]
 800991a:	2200      	movs	r2, #0
 800991c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8009920:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8009924:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8009928:	460b      	mov	r3, r1
 800992a:	18db      	adds	r3, r3, r3
 800992c:	62bb      	str	r3, [r7, #40]	; 0x28
 800992e:	4613      	mov	r3, r2
 8009930:	eb42 0303 	adc.w	r3, r2, r3
 8009934:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009936:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800993a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800993e:	f7f7 f8f7 	bl	8000b30 <__aeabi_uldivmod>
 8009942:	4602      	mov	r2, r0
 8009944:	460b      	mov	r3, r1
 8009946:	4b0d      	ldr	r3, [pc, #52]	; (800997c <UART_SetConfig+0x2d4>)
 8009948:	fba3 1302 	umull	r1, r3, r3, r2
 800994c:	095b      	lsrs	r3, r3, #5
 800994e:	2164      	movs	r1, #100	; 0x64
 8009950:	fb01 f303 	mul.w	r3, r1, r3
 8009954:	1ad3      	subs	r3, r2, r3
 8009956:	00db      	lsls	r3, r3, #3
 8009958:	3332      	adds	r3, #50	; 0x32
 800995a:	4a08      	ldr	r2, [pc, #32]	; (800997c <UART_SetConfig+0x2d4>)
 800995c:	fba2 2303 	umull	r2, r3, r2, r3
 8009960:	095b      	lsrs	r3, r3, #5
 8009962:	f003 0207 	and.w	r2, r3, #7
 8009966:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	4422      	add	r2, r4
 800996e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009970:	e106      	b.n	8009b80 <UART_SetConfig+0x4d8>
 8009972:	bf00      	nop
 8009974:	40011000 	.word	0x40011000
 8009978:	40011400 	.word	0x40011400
 800997c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009980:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009984:	2200      	movs	r2, #0
 8009986:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800998a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800998e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8009992:	4642      	mov	r2, r8
 8009994:	464b      	mov	r3, r9
 8009996:	1891      	adds	r1, r2, r2
 8009998:	6239      	str	r1, [r7, #32]
 800999a:	415b      	adcs	r3, r3
 800999c:	627b      	str	r3, [r7, #36]	; 0x24
 800999e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80099a2:	4641      	mov	r1, r8
 80099a4:	1854      	adds	r4, r2, r1
 80099a6:	4649      	mov	r1, r9
 80099a8:	eb43 0501 	adc.w	r5, r3, r1
 80099ac:	f04f 0200 	mov.w	r2, #0
 80099b0:	f04f 0300 	mov.w	r3, #0
 80099b4:	00eb      	lsls	r3, r5, #3
 80099b6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80099ba:	00e2      	lsls	r2, r4, #3
 80099bc:	4614      	mov	r4, r2
 80099be:	461d      	mov	r5, r3
 80099c0:	4643      	mov	r3, r8
 80099c2:	18e3      	adds	r3, r4, r3
 80099c4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80099c8:	464b      	mov	r3, r9
 80099ca:	eb45 0303 	adc.w	r3, r5, r3
 80099ce:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80099d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80099d6:	685b      	ldr	r3, [r3, #4]
 80099d8:	2200      	movs	r2, #0
 80099da:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80099de:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80099e2:	f04f 0200 	mov.w	r2, #0
 80099e6:	f04f 0300 	mov.w	r3, #0
 80099ea:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80099ee:	4629      	mov	r1, r5
 80099f0:	008b      	lsls	r3, r1, #2
 80099f2:	4621      	mov	r1, r4
 80099f4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80099f8:	4621      	mov	r1, r4
 80099fa:	008a      	lsls	r2, r1, #2
 80099fc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8009a00:	f7f7 f896 	bl	8000b30 <__aeabi_uldivmod>
 8009a04:	4602      	mov	r2, r0
 8009a06:	460b      	mov	r3, r1
 8009a08:	4b60      	ldr	r3, [pc, #384]	; (8009b8c <UART_SetConfig+0x4e4>)
 8009a0a:	fba3 2302 	umull	r2, r3, r3, r2
 8009a0e:	095b      	lsrs	r3, r3, #5
 8009a10:	011c      	lsls	r4, r3, #4
 8009a12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009a16:	2200      	movs	r2, #0
 8009a18:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8009a1c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009a20:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8009a24:	4642      	mov	r2, r8
 8009a26:	464b      	mov	r3, r9
 8009a28:	1891      	adds	r1, r2, r2
 8009a2a:	61b9      	str	r1, [r7, #24]
 8009a2c:	415b      	adcs	r3, r3
 8009a2e:	61fb      	str	r3, [r7, #28]
 8009a30:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009a34:	4641      	mov	r1, r8
 8009a36:	1851      	adds	r1, r2, r1
 8009a38:	6139      	str	r1, [r7, #16]
 8009a3a:	4649      	mov	r1, r9
 8009a3c:	414b      	adcs	r3, r1
 8009a3e:	617b      	str	r3, [r7, #20]
 8009a40:	f04f 0200 	mov.w	r2, #0
 8009a44:	f04f 0300 	mov.w	r3, #0
 8009a48:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009a4c:	4659      	mov	r1, fp
 8009a4e:	00cb      	lsls	r3, r1, #3
 8009a50:	4651      	mov	r1, sl
 8009a52:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009a56:	4651      	mov	r1, sl
 8009a58:	00ca      	lsls	r2, r1, #3
 8009a5a:	4610      	mov	r0, r2
 8009a5c:	4619      	mov	r1, r3
 8009a5e:	4603      	mov	r3, r0
 8009a60:	4642      	mov	r2, r8
 8009a62:	189b      	adds	r3, r3, r2
 8009a64:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009a68:	464b      	mov	r3, r9
 8009a6a:	460a      	mov	r2, r1
 8009a6c:	eb42 0303 	adc.w	r3, r2, r3
 8009a70:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009a74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009a78:	685b      	ldr	r3, [r3, #4]
 8009a7a:	2200      	movs	r2, #0
 8009a7c:	67bb      	str	r3, [r7, #120]	; 0x78
 8009a7e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8009a80:	f04f 0200 	mov.w	r2, #0
 8009a84:	f04f 0300 	mov.w	r3, #0
 8009a88:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8009a8c:	4649      	mov	r1, r9
 8009a8e:	008b      	lsls	r3, r1, #2
 8009a90:	4641      	mov	r1, r8
 8009a92:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009a96:	4641      	mov	r1, r8
 8009a98:	008a      	lsls	r2, r1, #2
 8009a9a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8009a9e:	f7f7 f847 	bl	8000b30 <__aeabi_uldivmod>
 8009aa2:	4602      	mov	r2, r0
 8009aa4:	460b      	mov	r3, r1
 8009aa6:	4611      	mov	r1, r2
 8009aa8:	4b38      	ldr	r3, [pc, #224]	; (8009b8c <UART_SetConfig+0x4e4>)
 8009aaa:	fba3 2301 	umull	r2, r3, r3, r1
 8009aae:	095b      	lsrs	r3, r3, #5
 8009ab0:	2264      	movs	r2, #100	; 0x64
 8009ab2:	fb02 f303 	mul.w	r3, r2, r3
 8009ab6:	1acb      	subs	r3, r1, r3
 8009ab8:	011b      	lsls	r3, r3, #4
 8009aba:	3332      	adds	r3, #50	; 0x32
 8009abc:	4a33      	ldr	r2, [pc, #204]	; (8009b8c <UART_SetConfig+0x4e4>)
 8009abe:	fba2 2303 	umull	r2, r3, r2, r3
 8009ac2:	095b      	lsrs	r3, r3, #5
 8009ac4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009ac8:	441c      	add	r4, r3
 8009aca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009ace:	2200      	movs	r2, #0
 8009ad0:	673b      	str	r3, [r7, #112]	; 0x70
 8009ad2:	677a      	str	r2, [r7, #116]	; 0x74
 8009ad4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8009ad8:	4642      	mov	r2, r8
 8009ada:	464b      	mov	r3, r9
 8009adc:	1891      	adds	r1, r2, r2
 8009ade:	60b9      	str	r1, [r7, #8]
 8009ae0:	415b      	adcs	r3, r3
 8009ae2:	60fb      	str	r3, [r7, #12]
 8009ae4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009ae8:	4641      	mov	r1, r8
 8009aea:	1851      	adds	r1, r2, r1
 8009aec:	6039      	str	r1, [r7, #0]
 8009aee:	4649      	mov	r1, r9
 8009af0:	414b      	adcs	r3, r1
 8009af2:	607b      	str	r3, [r7, #4]
 8009af4:	f04f 0200 	mov.w	r2, #0
 8009af8:	f04f 0300 	mov.w	r3, #0
 8009afc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009b00:	4659      	mov	r1, fp
 8009b02:	00cb      	lsls	r3, r1, #3
 8009b04:	4651      	mov	r1, sl
 8009b06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009b0a:	4651      	mov	r1, sl
 8009b0c:	00ca      	lsls	r2, r1, #3
 8009b0e:	4610      	mov	r0, r2
 8009b10:	4619      	mov	r1, r3
 8009b12:	4603      	mov	r3, r0
 8009b14:	4642      	mov	r2, r8
 8009b16:	189b      	adds	r3, r3, r2
 8009b18:	66bb      	str	r3, [r7, #104]	; 0x68
 8009b1a:	464b      	mov	r3, r9
 8009b1c:	460a      	mov	r2, r1
 8009b1e:	eb42 0303 	adc.w	r3, r2, r3
 8009b22:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009b24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b28:	685b      	ldr	r3, [r3, #4]
 8009b2a:	2200      	movs	r2, #0
 8009b2c:	663b      	str	r3, [r7, #96]	; 0x60
 8009b2e:	667a      	str	r2, [r7, #100]	; 0x64
 8009b30:	f04f 0200 	mov.w	r2, #0
 8009b34:	f04f 0300 	mov.w	r3, #0
 8009b38:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8009b3c:	4649      	mov	r1, r9
 8009b3e:	008b      	lsls	r3, r1, #2
 8009b40:	4641      	mov	r1, r8
 8009b42:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009b46:	4641      	mov	r1, r8
 8009b48:	008a      	lsls	r2, r1, #2
 8009b4a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8009b4e:	f7f6 ffef 	bl	8000b30 <__aeabi_uldivmod>
 8009b52:	4602      	mov	r2, r0
 8009b54:	460b      	mov	r3, r1
 8009b56:	4b0d      	ldr	r3, [pc, #52]	; (8009b8c <UART_SetConfig+0x4e4>)
 8009b58:	fba3 1302 	umull	r1, r3, r3, r2
 8009b5c:	095b      	lsrs	r3, r3, #5
 8009b5e:	2164      	movs	r1, #100	; 0x64
 8009b60:	fb01 f303 	mul.w	r3, r1, r3
 8009b64:	1ad3      	subs	r3, r2, r3
 8009b66:	011b      	lsls	r3, r3, #4
 8009b68:	3332      	adds	r3, #50	; 0x32
 8009b6a:	4a08      	ldr	r2, [pc, #32]	; (8009b8c <UART_SetConfig+0x4e4>)
 8009b6c:	fba2 2303 	umull	r2, r3, r2, r3
 8009b70:	095b      	lsrs	r3, r3, #5
 8009b72:	f003 020f 	and.w	r2, r3, #15
 8009b76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	4422      	add	r2, r4
 8009b7e:	609a      	str	r2, [r3, #8]
}
 8009b80:	bf00      	nop
 8009b82:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8009b86:	46bd      	mov	sp, r7
 8009b88:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009b8c:	51eb851f 	.word	0x51eb851f

08009b90 <__itoa>:
 8009b90:	1e93      	subs	r3, r2, #2
 8009b92:	2b22      	cmp	r3, #34	; 0x22
 8009b94:	b510      	push	{r4, lr}
 8009b96:	460c      	mov	r4, r1
 8009b98:	d904      	bls.n	8009ba4 <__itoa+0x14>
 8009b9a:	2300      	movs	r3, #0
 8009b9c:	700b      	strb	r3, [r1, #0]
 8009b9e:	461c      	mov	r4, r3
 8009ba0:	4620      	mov	r0, r4
 8009ba2:	bd10      	pop	{r4, pc}
 8009ba4:	2a0a      	cmp	r2, #10
 8009ba6:	d109      	bne.n	8009bbc <__itoa+0x2c>
 8009ba8:	2800      	cmp	r0, #0
 8009baa:	da07      	bge.n	8009bbc <__itoa+0x2c>
 8009bac:	232d      	movs	r3, #45	; 0x2d
 8009bae:	700b      	strb	r3, [r1, #0]
 8009bb0:	4240      	negs	r0, r0
 8009bb2:	2101      	movs	r1, #1
 8009bb4:	4421      	add	r1, r4
 8009bb6:	f000 f8b9 	bl	8009d2c <__utoa>
 8009bba:	e7f1      	b.n	8009ba0 <__itoa+0x10>
 8009bbc:	2100      	movs	r1, #0
 8009bbe:	e7f9      	b.n	8009bb4 <__itoa+0x24>

08009bc0 <itoa>:
 8009bc0:	f7ff bfe6 	b.w	8009b90 <__itoa>

08009bc4 <malloc>:
 8009bc4:	4b02      	ldr	r3, [pc, #8]	; (8009bd0 <malloc+0xc>)
 8009bc6:	4601      	mov	r1, r0
 8009bc8:	6818      	ldr	r0, [r3, #0]
 8009bca:	f000 b823 	b.w	8009c14 <_malloc_r>
 8009bce:	bf00      	nop
 8009bd0:	200000c8 	.word	0x200000c8

08009bd4 <sbrk_aligned>:
 8009bd4:	b570      	push	{r4, r5, r6, lr}
 8009bd6:	4e0e      	ldr	r6, [pc, #56]	; (8009c10 <sbrk_aligned+0x3c>)
 8009bd8:	460c      	mov	r4, r1
 8009bda:	6831      	ldr	r1, [r6, #0]
 8009bdc:	4605      	mov	r5, r0
 8009bde:	b911      	cbnz	r1, 8009be6 <sbrk_aligned+0x12>
 8009be0:	f000 f8ee 	bl	8009dc0 <_sbrk_r>
 8009be4:	6030      	str	r0, [r6, #0]
 8009be6:	4621      	mov	r1, r4
 8009be8:	4628      	mov	r0, r5
 8009bea:	f000 f8e9 	bl	8009dc0 <_sbrk_r>
 8009bee:	1c43      	adds	r3, r0, #1
 8009bf0:	d00a      	beq.n	8009c08 <sbrk_aligned+0x34>
 8009bf2:	1cc4      	adds	r4, r0, #3
 8009bf4:	f024 0403 	bic.w	r4, r4, #3
 8009bf8:	42a0      	cmp	r0, r4
 8009bfa:	d007      	beq.n	8009c0c <sbrk_aligned+0x38>
 8009bfc:	1a21      	subs	r1, r4, r0
 8009bfe:	4628      	mov	r0, r5
 8009c00:	f000 f8de 	bl	8009dc0 <_sbrk_r>
 8009c04:	3001      	adds	r0, #1
 8009c06:	d101      	bne.n	8009c0c <sbrk_aligned+0x38>
 8009c08:	f04f 34ff 	mov.w	r4, #4294967295
 8009c0c:	4620      	mov	r0, r4
 8009c0e:	bd70      	pop	{r4, r5, r6, pc}
 8009c10:	20000ac4 	.word	0x20000ac4

08009c14 <_malloc_r>:
 8009c14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c18:	1ccd      	adds	r5, r1, #3
 8009c1a:	f025 0503 	bic.w	r5, r5, #3
 8009c1e:	3508      	adds	r5, #8
 8009c20:	2d0c      	cmp	r5, #12
 8009c22:	bf38      	it	cc
 8009c24:	250c      	movcc	r5, #12
 8009c26:	2d00      	cmp	r5, #0
 8009c28:	4607      	mov	r7, r0
 8009c2a:	db01      	blt.n	8009c30 <_malloc_r+0x1c>
 8009c2c:	42a9      	cmp	r1, r5
 8009c2e:	d905      	bls.n	8009c3c <_malloc_r+0x28>
 8009c30:	230c      	movs	r3, #12
 8009c32:	603b      	str	r3, [r7, #0]
 8009c34:	2600      	movs	r6, #0
 8009c36:	4630      	mov	r0, r6
 8009c38:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009c3c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8009d10 <_malloc_r+0xfc>
 8009c40:	f000 f868 	bl	8009d14 <__malloc_lock>
 8009c44:	f8d8 3000 	ldr.w	r3, [r8]
 8009c48:	461c      	mov	r4, r3
 8009c4a:	bb5c      	cbnz	r4, 8009ca4 <_malloc_r+0x90>
 8009c4c:	4629      	mov	r1, r5
 8009c4e:	4638      	mov	r0, r7
 8009c50:	f7ff ffc0 	bl	8009bd4 <sbrk_aligned>
 8009c54:	1c43      	adds	r3, r0, #1
 8009c56:	4604      	mov	r4, r0
 8009c58:	d155      	bne.n	8009d06 <_malloc_r+0xf2>
 8009c5a:	f8d8 4000 	ldr.w	r4, [r8]
 8009c5e:	4626      	mov	r6, r4
 8009c60:	2e00      	cmp	r6, #0
 8009c62:	d145      	bne.n	8009cf0 <_malloc_r+0xdc>
 8009c64:	2c00      	cmp	r4, #0
 8009c66:	d048      	beq.n	8009cfa <_malloc_r+0xe6>
 8009c68:	6823      	ldr	r3, [r4, #0]
 8009c6a:	4631      	mov	r1, r6
 8009c6c:	4638      	mov	r0, r7
 8009c6e:	eb04 0903 	add.w	r9, r4, r3
 8009c72:	f000 f8a5 	bl	8009dc0 <_sbrk_r>
 8009c76:	4581      	cmp	r9, r0
 8009c78:	d13f      	bne.n	8009cfa <_malloc_r+0xe6>
 8009c7a:	6821      	ldr	r1, [r4, #0]
 8009c7c:	1a6d      	subs	r5, r5, r1
 8009c7e:	4629      	mov	r1, r5
 8009c80:	4638      	mov	r0, r7
 8009c82:	f7ff ffa7 	bl	8009bd4 <sbrk_aligned>
 8009c86:	3001      	adds	r0, #1
 8009c88:	d037      	beq.n	8009cfa <_malloc_r+0xe6>
 8009c8a:	6823      	ldr	r3, [r4, #0]
 8009c8c:	442b      	add	r3, r5
 8009c8e:	6023      	str	r3, [r4, #0]
 8009c90:	f8d8 3000 	ldr.w	r3, [r8]
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d038      	beq.n	8009d0a <_malloc_r+0xf6>
 8009c98:	685a      	ldr	r2, [r3, #4]
 8009c9a:	42a2      	cmp	r2, r4
 8009c9c:	d12b      	bne.n	8009cf6 <_malloc_r+0xe2>
 8009c9e:	2200      	movs	r2, #0
 8009ca0:	605a      	str	r2, [r3, #4]
 8009ca2:	e00f      	b.n	8009cc4 <_malloc_r+0xb0>
 8009ca4:	6822      	ldr	r2, [r4, #0]
 8009ca6:	1b52      	subs	r2, r2, r5
 8009ca8:	d41f      	bmi.n	8009cea <_malloc_r+0xd6>
 8009caa:	2a0b      	cmp	r2, #11
 8009cac:	d917      	bls.n	8009cde <_malloc_r+0xca>
 8009cae:	1961      	adds	r1, r4, r5
 8009cb0:	42a3      	cmp	r3, r4
 8009cb2:	6025      	str	r5, [r4, #0]
 8009cb4:	bf18      	it	ne
 8009cb6:	6059      	strne	r1, [r3, #4]
 8009cb8:	6863      	ldr	r3, [r4, #4]
 8009cba:	bf08      	it	eq
 8009cbc:	f8c8 1000 	streq.w	r1, [r8]
 8009cc0:	5162      	str	r2, [r4, r5]
 8009cc2:	604b      	str	r3, [r1, #4]
 8009cc4:	4638      	mov	r0, r7
 8009cc6:	f104 060b 	add.w	r6, r4, #11
 8009cca:	f000 f829 	bl	8009d20 <__malloc_unlock>
 8009cce:	f026 0607 	bic.w	r6, r6, #7
 8009cd2:	1d23      	adds	r3, r4, #4
 8009cd4:	1af2      	subs	r2, r6, r3
 8009cd6:	d0ae      	beq.n	8009c36 <_malloc_r+0x22>
 8009cd8:	1b9b      	subs	r3, r3, r6
 8009cda:	50a3      	str	r3, [r4, r2]
 8009cdc:	e7ab      	b.n	8009c36 <_malloc_r+0x22>
 8009cde:	42a3      	cmp	r3, r4
 8009ce0:	6862      	ldr	r2, [r4, #4]
 8009ce2:	d1dd      	bne.n	8009ca0 <_malloc_r+0x8c>
 8009ce4:	f8c8 2000 	str.w	r2, [r8]
 8009ce8:	e7ec      	b.n	8009cc4 <_malloc_r+0xb0>
 8009cea:	4623      	mov	r3, r4
 8009cec:	6864      	ldr	r4, [r4, #4]
 8009cee:	e7ac      	b.n	8009c4a <_malloc_r+0x36>
 8009cf0:	4634      	mov	r4, r6
 8009cf2:	6876      	ldr	r6, [r6, #4]
 8009cf4:	e7b4      	b.n	8009c60 <_malloc_r+0x4c>
 8009cf6:	4613      	mov	r3, r2
 8009cf8:	e7cc      	b.n	8009c94 <_malloc_r+0x80>
 8009cfa:	230c      	movs	r3, #12
 8009cfc:	603b      	str	r3, [r7, #0]
 8009cfe:	4638      	mov	r0, r7
 8009d00:	f000 f80e 	bl	8009d20 <__malloc_unlock>
 8009d04:	e797      	b.n	8009c36 <_malloc_r+0x22>
 8009d06:	6025      	str	r5, [r4, #0]
 8009d08:	e7dc      	b.n	8009cc4 <_malloc_r+0xb0>
 8009d0a:	605b      	str	r3, [r3, #4]
 8009d0c:	deff      	udf	#255	; 0xff
 8009d0e:	bf00      	nop
 8009d10:	20000ac0 	.word	0x20000ac0

08009d14 <__malloc_lock>:
 8009d14:	4801      	ldr	r0, [pc, #4]	; (8009d1c <__malloc_lock+0x8>)
 8009d16:	f000 b88d 	b.w	8009e34 <__retarget_lock_acquire_recursive>
 8009d1a:	bf00      	nop
 8009d1c:	20000c04 	.word	0x20000c04

08009d20 <__malloc_unlock>:
 8009d20:	4801      	ldr	r0, [pc, #4]	; (8009d28 <__malloc_unlock+0x8>)
 8009d22:	f000 b888 	b.w	8009e36 <__retarget_lock_release_recursive>
 8009d26:	bf00      	nop
 8009d28:	20000c04 	.word	0x20000c04

08009d2c <__utoa>:
 8009d2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009d2e:	4c1f      	ldr	r4, [pc, #124]	; (8009dac <__utoa+0x80>)
 8009d30:	b08b      	sub	sp, #44	; 0x2c
 8009d32:	4605      	mov	r5, r0
 8009d34:	460b      	mov	r3, r1
 8009d36:	466e      	mov	r6, sp
 8009d38:	f104 0c20 	add.w	ip, r4, #32
 8009d3c:	6820      	ldr	r0, [r4, #0]
 8009d3e:	6861      	ldr	r1, [r4, #4]
 8009d40:	4637      	mov	r7, r6
 8009d42:	c703      	stmia	r7!, {r0, r1}
 8009d44:	3408      	adds	r4, #8
 8009d46:	4564      	cmp	r4, ip
 8009d48:	463e      	mov	r6, r7
 8009d4a:	d1f7      	bne.n	8009d3c <__utoa+0x10>
 8009d4c:	7921      	ldrb	r1, [r4, #4]
 8009d4e:	7139      	strb	r1, [r7, #4]
 8009d50:	1e91      	subs	r1, r2, #2
 8009d52:	6820      	ldr	r0, [r4, #0]
 8009d54:	6038      	str	r0, [r7, #0]
 8009d56:	2922      	cmp	r1, #34	; 0x22
 8009d58:	f04f 0100 	mov.w	r1, #0
 8009d5c:	d904      	bls.n	8009d68 <__utoa+0x3c>
 8009d5e:	7019      	strb	r1, [r3, #0]
 8009d60:	460b      	mov	r3, r1
 8009d62:	4618      	mov	r0, r3
 8009d64:	b00b      	add	sp, #44	; 0x2c
 8009d66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d68:	1e58      	subs	r0, r3, #1
 8009d6a:	4684      	mov	ip, r0
 8009d6c:	fbb5 f7f2 	udiv	r7, r5, r2
 8009d70:	fb02 5617 	mls	r6, r2, r7, r5
 8009d74:	3628      	adds	r6, #40	; 0x28
 8009d76:	446e      	add	r6, sp
 8009d78:	460c      	mov	r4, r1
 8009d7a:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 8009d7e:	f80c 6f01 	strb.w	r6, [ip, #1]!
 8009d82:	462e      	mov	r6, r5
 8009d84:	42b2      	cmp	r2, r6
 8009d86:	f101 0101 	add.w	r1, r1, #1
 8009d8a:	463d      	mov	r5, r7
 8009d8c:	d9ee      	bls.n	8009d6c <__utoa+0x40>
 8009d8e:	2200      	movs	r2, #0
 8009d90:	545a      	strb	r2, [r3, r1]
 8009d92:	1919      	adds	r1, r3, r4
 8009d94:	1aa5      	subs	r5, r4, r2
 8009d96:	42aa      	cmp	r2, r5
 8009d98:	dae3      	bge.n	8009d62 <__utoa+0x36>
 8009d9a:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8009d9e:	780e      	ldrb	r6, [r1, #0]
 8009da0:	7006      	strb	r6, [r0, #0]
 8009da2:	3201      	adds	r2, #1
 8009da4:	f801 5901 	strb.w	r5, [r1], #-1
 8009da8:	e7f4      	b.n	8009d94 <__utoa+0x68>
 8009daa:	bf00      	nop
 8009dac:	0800b608 	.word	0x0800b608

08009db0 <memset>:
 8009db0:	4402      	add	r2, r0
 8009db2:	4603      	mov	r3, r0
 8009db4:	4293      	cmp	r3, r2
 8009db6:	d100      	bne.n	8009dba <memset+0xa>
 8009db8:	4770      	bx	lr
 8009dba:	f803 1b01 	strb.w	r1, [r3], #1
 8009dbe:	e7f9      	b.n	8009db4 <memset+0x4>

08009dc0 <_sbrk_r>:
 8009dc0:	b538      	push	{r3, r4, r5, lr}
 8009dc2:	4d06      	ldr	r5, [pc, #24]	; (8009ddc <_sbrk_r+0x1c>)
 8009dc4:	2300      	movs	r3, #0
 8009dc6:	4604      	mov	r4, r0
 8009dc8:	4608      	mov	r0, r1
 8009dca:	602b      	str	r3, [r5, #0]
 8009dcc:	f7f9 fbb2 	bl	8003534 <_sbrk>
 8009dd0:	1c43      	adds	r3, r0, #1
 8009dd2:	d102      	bne.n	8009dda <_sbrk_r+0x1a>
 8009dd4:	682b      	ldr	r3, [r5, #0]
 8009dd6:	b103      	cbz	r3, 8009dda <_sbrk_r+0x1a>
 8009dd8:	6023      	str	r3, [r4, #0]
 8009dda:	bd38      	pop	{r3, r4, r5, pc}
 8009ddc:	20000c00 	.word	0x20000c00

08009de0 <__errno>:
 8009de0:	4b01      	ldr	r3, [pc, #4]	; (8009de8 <__errno+0x8>)
 8009de2:	6818      	ldr	r0, [r3, #0]
 8009de4:	4770      	bx	lr
 8009de6:	bf00      	nop
 8009de8:	200000c8 	.word	0x200000c8

08009dec <__libc_init_array>:
 8009dec:	b570      	push	{r4, r5, r6, lr}
 8009dee:	4d0d      	ldr	r5, [pc, #52]	; (8009e24 <__libc_init_array+0x38>)
 8009df0:	4c0d      	ldr	r4, [pc, #52]	; (8009e28 <__libc_init_array+0x3c>)
 8009df2:	1b64      	subs	r4, r4, r5
 8009df4:	10a4      	asrs	r4, r4, #2
 8009df6:	2600      	movs	r6, #0
 8009df8:	42a6      	cmp	r6, r4
 8009dfa:	d109      	bne.n	8009e10 <__libc_init_array+0x24>
 8009dfc:	4d0b      	ldr	r5, [pc, #44]	; (8009e2c <__libc_init_array+0x40>)
 8009dfe:	4c0c      	ldr	r4, [pc, #48]	; (8009e30 <__libc_init_array+0x44>)
 8009e00:	f000 fffa 	bl	800adf8 <_init>
 8009e04:	1b64      	subs	r4, r4, r5
 8009e06:	10a4      	asrs	r4, r4, #2
 8009e08:	2600      	movs	r6, #0
 8009e0a:	42a6      	cmp	r6, r4
 8009e0c:	d105      	bne.n	8009e1a <__libc_init_array+0x2e>
 8009e0e:	bd70      	pop	{r4, r5, r6, pc}
 8009e10:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e14:	4798      	blx	r3
 8009e16:	3601      	adds	r6, #1
 8009e18:	e7ee      	b.n	8009df8 <__libc_init_array+0xc>
 8009e1a:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e1e:	4798      	blx	r3
 8009e20:	3601      	adds	r6, #1
 8009e22:	e7f2      	b.n	8009e0a <__libc_init_array+0x1e>
 8009e24:	0800b668 	.word	0x0800b668
 8009e28:	0800b668 	.word	0x0800b668
 8009e2c:	0800b668 	.word	0x0800b668
 8009e30:	0800b66c 	.word	0x0800b66c

08009e34 <__retarget_lock_acquire_recursive>:
 8009e34:	4770      	bx	lr

08009e36 <__retarget_lock_release_recursive>:
 8009e36:	4770      	bx	lr

08009e38 <memcpy>:
 8009e38:	440a      	add	r2, r1
 8009e3a:	4291      	cmp	r1, r2
 8009e3c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009e40:	d100      	bne.n	8009e44 <memcpy+0xc>
 8009e42:	4770      	bx	lr
 8009e44:	b510      	push	{r4, lr}
 8009e46:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009e4a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009e4e:	4291      	cmp	r1, r2
 8009e50:	d1f9      	bne.n	8009e46 <memcpy+0xe>
 8009e52:	bd10      	pop	{r4, pc}

08009e54 <pow>:
 8009e54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e56:	ed2d 8b02 	vpush	{d8}
 8009e5a:	eeb0 8a40 	vmov.f32	s16, s0
 8009e5e:	eef0 8a60 	vmov.f32	s17, s1
 8009e62:	ec55 4b11 	vmov	r4, r5, d1
 8009e66:	f000 f90b 	bl	800a080 <__ieee754_pow>
 8009e6a:	4622      	mov	r2, r4
 8009e6c:	462b      	mov	r3, r5
 8009e6e:	4620      	mov	r0, r4
 8009e70:	4629      	mov	r1, r5
 8009e72:	ec57 6b10 	vmov	r6, r7, d0
 8009e76:	f7f6 fdfd 	bl	8000a74 <__aeabi_dcmpun>
 8009e7a:	2800      	cmp	r0, #0
 8009e7c:	d13b      	bne.n	8009ef6 <pow+0xa2>
 8009e7e:	ec51 0b18 	vmov	r0, r1, d8
 8009e82:	2200      	movs	r2, #0
 8009e84:	2300      	movs	r3, #0
 8009e86:	f7f6 fdc3 	bl	8000a10 <__aeabi_dcmpeq>
 8009e8a:	b1b8      	cbz	r0, 8009ebc <pow+0x68>
 8009e8c:	2200      	movs	r2, #0
 8009e8e:	2300      	movs	r3, #0
 8009e90:	4620      	mov	r0, r4
 8009e92:	4629      	mov	r1, r5
 8009e94:	f7f6 fdbc 	bl	8000a10 <__aeabi_dcmpeq>
 8009e98:	2800      	cmp	r0, #0
 8009e9a:	d146      	bne.n	8009f2a <pow+0xd6>
 8009e9c:	ec45 4b10 	vmov	d0, r4, r5
 8009ea0:	f000 f848 	bl	8009f34 <finite>
 8009ea4:	b338      	cbz	r0, 8009ef6 <pow+0xa2>
 8009ea6:	2200      	movs	r2, #0
 8009ea8:	2300      	movs	r3, #0
 8009eaa:	4620      	mov	r0, r4
 8009eac:	4629      	mov	r1, r5
 8009eae:	f7f6 fdb9 	bl	8000a24 <__aeabi_dcmplt>
 8009eb2:	b300      	cbz	r0, 8009ef6 <pow+0xa2>
 8009eb4:	f7ff ff94 	bl	8009de0 <__errno>
 8009eb8:	2322      	movs	r3, #34	; 0x22
 8009eba:	e01b      	b.n	8009ef4 <pow+0xa0>
 8009ebc:	ec47 6b10 	vmov	d0, r6, r7
 8009ec0:	f000 f838 	bl	8009f34 <finite>
 8009ec4:	b9e0      	cbnz	r0, 8009f00 <pow+0xac>
 8009ec6:	eeb0 0a48 	vmov.f32	s0, s16
 8009eca:	eef0 0a68 	vmov.f32	s1, s17
 8009ece:	f000 f831 	bl	8009f34 <finite>
 8009ed2:	b1a8      	cbz	r0, 8009f00 <pow+0xac>
 8009ed4:	ec45 4b10 	vmov	d0, r4, r5
 8009ed8:	f000 f82c 	bl	8009f34 <finite>
 8009edc:	b180      	cbz	r0, 8009f00 <pow+0xac>
 8009ede:	4632      	mov	r2, r6
 8009ee0:	463b      	mov	r3, r7
 8009ee2:	4630      	mov	r0, r6
 8009ee4:	4639      	mov	r1, r7
 8009ee6:	f7f6 fdc5 	bl	8000a74 <__aeabi_dcmpun>
 8009eea:	2800      	cmp	r0, #0
 8009eec:	d0e2      	beq.n	8009eb4 <pow+0x60>
 8009eee:	f7ff ff77 	bl	8009de0 <__errno>
 8009ef2:	2321      	movs	r3, #33	; 0x21
 8009ef4:	6003      	str	r3, [r0, #0]
 8009ef6:	ecbd 8b02 	vpop	{d8}
 8009efa:	ec47 6b10 	vmov	d0, r6, r7
 8009efe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009f00:	2200      	movs	r2, #0
 8009f02:	2300      	movs	r3, #0
 8009f04:	4630      	mov	r0, r6
 8009f06:	4639      	mov	r1, r7
 8009f08:	f7f6 fd82 	bl	8000a10 <__aeabi_dcmpeq>
 8009f0c:	2800      	cmp	r0, #0
 8009f0e:	d0f2      	beq.n	8009ef6 <pow+0xa2>
 8009f10:	eeb0 0a48 	vmov.f32	s0, s16
 8009f14:	eef0 0a68 	vmov.f32	s1, s17
 8009f18:	f000 f80c 	bl	8009f34 <finite>
 8009f1c:	2800      	cmp	r0, #0
 8009f1e:	d0ea      	beq.n	8009ef6 <pow+0xa2>
 8009f20:	ec45 4b10 	vmov	d0, r4, r5
 8009f24:	f000 f806 	bl	8009f34 <finite>
 8009f28:	e7c3      	b.n	8009eb2 <pow+0x5e>
 8009f2a:	4f01      	ldr	r7, [pc, #4]	; (8009f30 <pow+0xdc>)
 8009f2c:	2600      	movs	r6, #0
 8009f2e:	e7e2      	b.n	8009ef6 <pow+0xa2>
 8009f30:	3ff00000 	.word	0x3ff00000

08009f34 <finite>:
 8009f34:	b082      	sub	sp, #8
 8009f36:	ed8d 0b00 	vstr	d0, [sp]
 8009f3a:	9801      	ldr	r0, [sp, #4]
 8009f3c:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8009f40:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8009f44:	0fc0      	lsrs	r0, r0, #31
 8009f46:	b002      	add	sp, #8
 8009f48:	4770      	bx	lr

08009f4a <fmin>:
 8009f4a:	b508      	push	{r3, lr}
 8009f4c:	ed2d 8b04 	vpush	{d8-d9}
 8009f50:	eeb0 8a40 	vmov.f32	s16, s0
 8009f54:	eef0 8a60 	vmov.f32	s17, s1
 8009f58:	eeb0 9a41 	vmov.f32	s18, s2
 8009f5c:	eef0 9a61 	vmov.f32	s19, s3
 8009f60:	f000 f81a 	bl	8009f98 <__fpclassifyd>
 8009f64:	b168      	cbz	r0, 8009f82 <fmin+0x38>
 8009f66:	eeb0 0a49 	vmov.f32	s0, s18
 8009f6a:	eef0 0a69 	vmov.f32	s1, s19
 8009f6e:	f000 f813 	bl	8009f98 <__fpclassifyd>
 8009f72:	b150      	cbz	r0, 8009f8a <fmin+0x40>
 8009f74:	ec53 2b19 	vmov	r2, r3, d9
 8009f78:	ec51 0b18 	vmov	r0, r1, d8
 8009f7c:	f7f6 fd52 	bl	8000a24 <__aeabi_dcmplt>
 8009f80:	b918      	cbnz	r0, 8009f8a <fmin+0x40>
 8009f82:	eeb0 8a49 	vmov.f32	s16, s18
 8009f86:	eef0 8a69 	vmov.f32	s17, s19
 8009f8a:	eeb0 0a48 	vmov.f32	s0, s16
 8009f8e:	eef0 0a68 	vmov.f32	s1, s17
 8009f92:	ecbd 8b04 	vpop	{d8-d9}
 8009f96:	bd08      	pop	{r3, pc}

08009f98 <__fpclassifyd>:
 8009f98:	ec51 0b10 	vmov	r0, r1, d0
 8009f9c:	b510      	push	{r4, lr}
 8009f9e:	f031 4400 	bics.w	r4, r1, #2147483648	; 0x80000000
 8009fa2:	460b      	mov	r3, r1
 8009fa4:	d019      	beq.n	8009fda <__fpclassifyd+0x42>
 8009fa6:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
 8009faa:	490e      	ldr	r1, [pc, #56]	; (8009fe4 <__fpclassifyd+0x4c>)
 8009fac:	428a      	cmp	r2, r1
 8009fae:	d90e      	bls.n	8009fce <__fpclassifyd+0x36>
 8009fb0:	f103 42ff 	add.w	r2, r3, #2139095040	; 0x7f800000
 8009fb4:	f502 02e0 	add.w	r2, r2, #7340032	; 0x700000
 8009fb8:	428a      	cmp	r2, r1
 8009fba:	d908      	bls.n	8009fce <__fpclassifyd+0x36>
 8009fbc:	4a0a      	ldr	r2, [pc, #40]	; (8009fe8 <__fpclassifyd+0x50>)
 8009fbe:	4213      	tst	r3, r2
 8009fc0:	d007      	beq.n	8009fd2 <__fpclassifyd+0x3a>
 8009fc2:	4294      	cmp	r4, r2
 8009fc4:	d107      	bne.n	8009fd6 <__fpclassifyd+0x3e>
 8009fc6:	fab0 f080 	clz	r0, r0
 8009fca:	0940      	lsrs	r0, r0, #5
 8009fcc:	bd10      	pop	{r4, pc}
 8009fce:	2004      	movs	r0, #4
 8009fd0:	e7fc      	b.n	8009fcc <__fpclassifyd+0x34>
 8009fd2:	2003      	movs	r0, #3
 8009fd4:	e7fa      	b.n	8009fcc <__fpclassifyd+0x34>
 8009fd6:	2000      	movs	r0, #0
 8009fd8:	e7f8      	b.n	8009fcc <__fpclassifyd+0x34>
 8009fda:	2800      	cmp	r0, #0
 8009fdc:	d1ee      	bne.n	8009fbc <__fpclassifyd+0x24>
 8009fde:	2002      	movs	r0, #2
 8009fe0:	e7f4      	b.n	8009fcc <__fpclassifyd+0x34>
 8009fe2:	bf00      	nop
 8009fe4:	7fdfffff 	.word	0x7fdfffff
 8009fe8:	7ff00000 	.word	0x7ff00000

08009fec <round>:
 8009fec:	ec53 2b10 	vmov	r2, r3, d0
 8009ff0:	b570      	push	{r4, r5, r6, lr}
 8009ff2:	f3c3 540a 	ubfx	r4, r3, #20, #11
 8009ff6:	f2a4 30ff 	subw	r0, r4, #1023	; 0x3ff
 8009ffa:	2813      	cmp	r0, #19
 8009ffc:	ee10 5a10 	vmov	r5, s0
 800a000:	4619      	mov	r1, r3
 800a002:	dc18      	bgt.n	800a036 <round+0x4a>
 800a004:	2800      	cmp	r0, #0
 800a006:	da09      	bge.n	800a01c <round+0x30>
 800a008:	3001      	adds	r0, #1
 800a00a:	f003 4100 	and.w	r1, r3, #2147483648	; 0x80000000
 800a00e:	d103      	bne.n	800a018 <round+0x2c>
 800a010:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 800a014:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800a018:	2300      	movs	r3, #0
 800a01a:	e02a      	b.n	800a072 <round+0x86>
 800a01c:	4c16      	ldr	r4, [pc, #88]	; (800a078 <round+0x8c>)
 800a01e:	4104      	asrs	r4, r0
 800a020:	ea03 0604 	and.w	r6, r3, r4
 800a024:	4316      	orrs	r6, r2
 800a026:	d011      	beq.n	800a04c <round+0x60>
 800a028:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800a02c:	4103      	asrs	r3, r0
 800a02e:	440b      	add	r3, r1
 800a030:	ea23 0104 	bic.w	r1, r3, r4
 800a034:	e7f0      	b.n	800a018 <round+0x2c>
 800a036:	2833      	cmp	r0, #51	; 0x33
 800a038:	dd0b      	ble.n	800a052 <round+0x66>
 800a03a:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800a03e:	d105      	bne.n	800a04c <round+0x60>
 800a040:	ee10 0a10 	vmov	r0, s0
 800a044:	f7f6 f8c6 	bl	80001d4 <__adddf3>
 800a048:	4602      	mov	r2, r0
 800a04a:	460b      	mov	r3, r1
 800a04c:	ec43 2b10 	vmov	d0, r2, r3
 800a050:	bd70      	pop	{r4, r5, r6, pc}
 800a052:	f2a4 4613 	subw	r6, r4, #1043	; 0x413
 800a056:	f04f 34ff 	mov.w	r4, #4294967295
 800a05a:	40f4      	lsrs	r4, r6
 800a05c:	4214      	tst	r4, r2
 800a05e:	d0f5      	beq.n	800a04c <round+0x60>
 800a060:	f1c0 0033 	rsb	r0, r0, #51	; 0x33
 800a064:	2301      	movs	r3, #1
 800a066:	4083      	lsls	r3, r0
 800a068:	195b      	adds	r3, r3, r5
 800a06a:	bf28      	it	cs
 800a06c:	3101      	addcs	r1, #1
 800a06e:	ea23 0304 	bic.w	r3, r3, r4
 800a072:	461a      	mov	r2, r3
 800a074:	460b      	mov	r3, r1
 800a076:	e7e9      	b.n	800a04c <round+0x60>
 800a078:	000fffff 	.word	0x000fffff
 800a07c:	00000000 	.word	0x00000000

0800a080 <__ieee754_pow>:
 800a080:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a084:	ed2d 8b06 	vpush	{d8-d10}
 800a088:	b089      	sub	sp, #36	; 0x24
 800a08a:	ed8d 1b00 	vstr	d1, [sp]
 800a08e:	e9dd 2900 	ldrd	r2, r9, [sp]
 800a092:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800a096:	ea58 0102 	orrs.w	r1, r8, r2
 800a09a:	ec57 6b10 	vmov	r6, r7, d0
 800a09e:	d115      	bne.n	800a0cc <__ieee754_pow+0x4c>
 800a0a0:	19b3      	adds	r3, r6, r6
 800a0a2:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800a0a6:	4152      	adcs	r2, r2
 800a0a8:	4299      	cmp	r1, r3
 800a0aa:	4b89      	ldr	r3, [pc, #548]	; (800a2d0 <__ieee754_pow+0x250>)
 800a0ac:	4193      	sbcs	r3, r2
 800a0ae:	f080 84d1 	bcs.w	800aa54 <__ieee754_pow+0x9d4>
 800a0b2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a0b6:	4630      	mov	r0, r6
 800a0b8:	4639      	mov	r1, r7
 800a0ba:	f7f6 f88b 	bl	80001d4 <__adddf3>
 800a0be:	ec41 0b10 	vmov	d0, r0, r1
 800a0c2:	b009      	add	sp, #36	; 0x24
 800a0c4:	ecbd 8b06 	vpop	{d8-d10}
 800a0c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0cc:	4b81      	ldr	r3, [pc, #516]	; (800a2d4 <__ieee754_pow+0x254>)
 800a0ce:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800a0d2:	429c      	cmp	r4, r3
 800a0d4:	ee10 aa10 	vmov	sl, s0
 800a0d8:	463d      	mov	r5, r7
 800a0da:	dc06      	bgt.n	800a0ea <__ieee754_pow+0x6a>
 800a0dc:	d101      	bne.n	800a0e2 <__ieee754_pow+0x62>
 800a0de:	2e00      	cmp	r6, #0
 800a0e0:	d1e7      	bne.n	800a0b2 <__ieee754_pow+0x32>
 800a0e2:	4598      	cmp	r8, r3
 800a0e4:	dc01      	bgt.n	800a0ea <__ieee754_pow+0x6a>
 800a0e6:	d10f      	bne.n	800a108 <__ieee754_pow+0x88>
 800a0e8:	b172      	cbz	r2, 800a108 <__ieee754_pow+0x88>
 800a0ea:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800a0ee:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800a0f2:	ea55 050a 	orrs.w	r5, r5, sl
 800a0f6:	d1dc      	bne.n	800a0b2 <__ieee754_pow+0x32>
 800a0f8:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a0fc:	18db      	adds	r3, r3, r3
 800a0fe:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800a102:	4152      	adcs	r2, r2
 800a104:	429d      	cmp	r5, r3
 800a106:	e7d0      	b.n	800a0aa <__ieee754_pow+0x2a>
 800a108:	2d00      	cmp	r5, #0
 800a10a:	da3b      	bge.n	800a184 <__ieee754_pow+0x104>
 800a10c:	4b72      	ldr	r3, [pc, #456]	; (800a2d8 <__ieee754_pow+0x258>)
 800a10e:	4598      	cmp	r8, r3
 800a110:	dc51      	bgt.n	800a1b6 <__ieee754_pow+0x136>
 800a112:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800a116:	4598      	cmp	r8, r3
 800a118:	f340 84ab 	ble.w	800aa72 <__ieee754_pow+0x9f2>
 800a11c:	ea4f 5328 	mov.w	r3, r8, asr #20
 800a120:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800a124:	2b14      	cmp	r3, #20
 800a126:	dd0f      	ble.n	800a148 <__ieee754_pow+0xc8>
 800a128:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800a12c:	fa22 f103 	lsr.w	r1, r2, r3
 800a130:	fa01 f303 	lsl.w	r3, r1, r3
 800a134:	4293      	cmp	r3, r2
 800a136:	f040 849c 	bne.w	800aa72 <__ieee754_pow+0x9f2>
 800a13a:	f001 0101 	and.w	r1, r1, #1
 800a13e:	f1c1 0302 	rsb	r3, r1, #2
 800a142:	9304      	str	r3, [sp, #16]
 800a144:	b182      	cbz	r2, 800a168 <__ieee754_pow+0xe8>
 800a146:	e05f      	b.n	800a208 <__ieee754_pow+0x188>
 800a148:	2a00      	cmp	r2, #0
 800a14a:	d15b      	bne.n	800a204 <__ieee754_pow+0x184>
 800a14c:	f1c3 0314 	rsb	r3, r3, #20
 800a150:	fa48 f103 	asr.w	r1, r8, r3
 800a154:	fa01 f303 	lsl.w	r3, r1, r3
 800a158:	4543      	cmp	r3, r8
 800a15a:	f040 8487 	bne.w	800aa6c <__ieee754_pow+0x9ec>
 800a15e:	f001 0101 	and.w	r1, r1, #1
 800a162:	f1c1 0302 	rsb	r3, r1, #2
 800a166:	9304      	str	r3, [sp, #16]
 800a168:	4b5c      	ldr	r3, [pc, #368]	; (800a2dc <__ieee754_pow+0x25c>)
 800a16a:	4598      	cmp	r8, r3
 800a16c:	d132      	bne.n	800a1d4 <__ieee754_pow+0x154>
 800a16e:	f1b9 0f00 	cmp.w	r9, #0
 800a172:	f280 8477 	bge.w	800aa64 <__ieee754_pow+0x9e4>
 800a176:	4959      	ldr	r1, [pc, #356]	; (800a2dc <__ieee754_pow+0x25c>)
 800a178:	4632      	mov	r2, r6
 800a17a:	463b      	mov	r3, r7
 800a17c:	2000      	movs	r0, #0
 800a17e:	f7f6 fb09 	bl	8000794 <__aeabi_ddiv>
 800a182:	e79c      	b.n	800a0be <__ieee754_pow+0x3e>
 800a184:	2300      	movs	r3, #0
 800a186:	9304      	str	r3, [sp, #16]
 800a188:	2a00      	cmp	r2, #0
 800a18a:	d13d      	bne.n	800a208 <__ieee754_pow+0x188>
 800a18c:	4b51      	ldr	r3, [pc, #324]	; (800a2d4 <__ieee754_pow+0x254>)
 800a18e:	4598      	cmp	r8, r3
 800a190:	d1ea      	bne.n	800a168 <__ieee754_pow+0xe8>
 800a192:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800a196:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800a19a:	ea53 030a 	orrs.w	r3, r3, sl
 800a19e:	f000 8459 	beq.w	800aa54 <__ieee754_pow+0x9d4>
 800a1a2:	4b4f      	ldr	r3, [pc, #316]	; (800a2e0 <__ieee754_pow+0x260>)
 800a1a4:	429c      	cmp	r4, r3
 800a1a6:	dd08      	ble.n	800a1ba <__ieee754_pow+0x13a>
 800a1a8:	f1b9 0f00 	cmp.w	r9, #0
 800a1ac:	f2c0 8456 	blt.w	800aa5c <__ieee754_pow+0x9dc>
 800a1b0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a1b4:	e783      	b.n	800a0be <__ieee754_pow+0x3e>
 800a1b6:	2302      	movs	r3, #2
 800a1b8:	e7e5      	b.n	800a186 <__ieee754_pow+0x106>
 800a1ba:	f1b9 0f00 	cmp.w	r9, #0
 800a1be:	f04f 0000 	mov.w	r0, #0
 800a1c2:	f04f 0100 	mov.w	r1, #0
 800a1c6:	f6bf af7a 	bge.w	800a0be <__ieee754_pow+0x3e>
 800a1ca:	e9dd 0300 	ldrd	r0, r3, [sp]
 800a1ce:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800a1d2:	e774      	b.n	800a0be <__ieee754_pow+0x3e>
 800a1d4:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800a1d8:	d106      	bne.n	800a1e8 <__ieee754_pow+0x168>
 800a1da:	4632      	mov	r2, r6
 800a1dc:	463b      	mov	r3, r7
 800a1de:	4630      	mov	r0, r6
 800a1e0:	4639      	mov	r1, r7
 800a1e2:	f7f6 f9ad 	bl	8000540 <__aeabi_dmul>
 800a1e6:	e76a      	b.n	800a0be <__ieee754_pow+0x3e>
 800a1e8:	4b3e      	ldr	r3, [pc, #248]	; (800a2e4 <__ieee754_pow+0x264>)
 800a1ea:	4599      	cmp	r9, r3
 800a1ec:	d10c      	bne.n	800a208 <__ieee754_pow+0x188>
 800a1ee:	2d00      	cmp	r5, #0
 800a1f0:	db0a      	blt.n	800a208 <__ieee754_pow+0x188>
 800a1f2:	ec47 6b10 	vmov	d0, r6, r7
 800a1f6:	b009      	add	sp, #36	; 0x24
 800a1f8:	ecbd 8b06 	vpop	{d8-d10}
 800a1fc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a200:	f000 bd20 	b.w	800ac44 <__ieee754_sqrt>
 800a204:	2300      	movs	r3, #0
 800a206:	9304      	str	r3, [sp, #16]
 800a208:	ec47 6b10 	vmov	d0, r6, r7
 800a20c:	f000 fc62 	bl	800aad4 <fabs>
 800a210:	ec51 0b10 	vmov	r0, r1, d0
 800a214:	f1ba 0f00 	cmp.w	sl, #0
 800a218:	d129      	bne.n	800a26e <__ieee754_pow+0x1ee>
 800a21a:	b124      	cbz	r4, 800a226 <__ieee754_pow+0x1a6>
 800a21c:	4b2f      	ldr	r3, [pc, #188]	; (800a2dc <__ieee754_pow+0x25c>)
 800a21e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800a222:	429a      	cmp	r2, r3
 800a224:	d123      	bne.n	800a26e <__ieee754_pow+0x1ee>
 800a226:	f1b9 0f00 	cmp.w	r9, #0
 800a22a:	da05      	bge.n	800a238 <__ieee754_pow+0x1b8>
 800a22c:	4602      	mov	r2, r0
 800a22e:	460b      	mov	r3, r1
 800a230:	2000      	movs	r0, #0
 800a232:	492a      	ldr	r1, [pc, #168]	; (800a2dc <__ieee754_pow+0x25c>)
 800a234:	f7f6 faae 	bl	8000794 <__aeabi_ddiv>
 800a238:	2d00      	cmp	r5, #0
 800a23a:	f6bf af40 	bge.w	800a0be <__ieee754_pow+0x3e>
 800a23e:	9b04      	ldr	r3, [sp, #16]
 800a240:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800a244:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800a248:	431c      	orrs	r4, r3
 800a24a:	d108      	bne.n	800a25e <__ieee754_pow+0x1de>
 800a24c:	4602      	mov	r2, r0
 800a24e:	460b      	mov	r3, r1
 800a250:	4610      	mov	r0, r2
 800a252:	4619      	mov	r1, r3
 800a254:	f7f5 ffbc 	bl	80001d0 <__aeabi_dsub>
 800a258:	4602      	mov	r2, r0
 800a25a:	460b      	mov	r3, r1
 800a25c:	e78f      	b.n	800a17e <__ieee754_pow+0xfe>
 800a25e:	9b04      	ldr	r3, [sp, #16]
 800a260:	2b01      	cmp	r3, #1
 800a262:	f47f af2c 	bne.w	800a0be <__ieee754_pow+0x3e>
 800a266:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a26a:	4619      	mov	r1, r3
 800a26c:	e727      	b.n	800a0be <__ieee754_pow+0x3e>
 800a26e:	0feb      	lsrs	r3, r5, #31
 800a270:	3b01      	subs	r3, #1
 800a272:	9306      	str	r3, [sp, #24]
 800a274:	9a06      	ldr	r2, [sp, #24]
 800a276:	9b04      	ldr	r3, [sp, #16]
 800a278:	4313      	orrs	r3, r2
 800a27a:	d102      	bne.n	800a282 <__ieee754_pow+0x202>
 800a27c:	4632      	mov	r2, r6
 800a27e:	463b      	mov	r3, r7
 800a280:	e7e6      	b.n	800a250 <__ieee754_pow+0x1d0>
 800a282:	4b19      	ldr	r3, [pc, #100]	; (800a2e8 <__ieee754_pow+0x268>)
 800a284:	4598      	cmp	r8, r3
 800a286:	f340 80fb 	ble.w	800a480 <__ieee754_pow+0x400>
 800a28a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800a28e:	4598      	cmp	r8, r3
 800a290:	4b13      	ldr	r3, [pc, #76]	; (800a2e0 <__ieee754_pow+0x260>)
 800a292:	dd0c      	ble.n	800a2ae <__ieee754_pow+0x22e>
 800a294:	429c      	cmp	r4, r3
 800a296:	dc0f      	bgt.n	800a2b8 <__ieee754_pow+0x238>
 800a298:	f1b9 0f00 	cmp.w	r9, #0
 800a29c:	da0f      	bge.n	800a2be <__ieee754_pow+0x23e>
 800a29e:	2000      	movs	r0, #0
 800a2a0:	b009      	add	sp, #36	; 0x24
 800a2a2:	ecbd 8b06 	vpop	{d8-d10}
 800a2a6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2aa:	f000 bcc2 	b.w	800ac32 <__math_oflow>
 800a2ae:	429c      	cmp	r4, r3
 800a2b0:	dbf2      	blt.n	800a298 <__ieee754_pow+0x218>
 800a2b2:	4b0a      	ldr	r3, [pc, #40]	; (800a2dc <__ieee754_pow+0x25c>)
 800a2b4:	429c      	cmp	r4, r3
 800a2b6:	dd19      	ble.n	800a2ec <__ieee754_pow+0x26c>
 800a2b8:	f1b9 0f00 	cmp.w	r9, #0
 800a2bc:	dcef      	bgt.n	800a29e <__ieee754_pow+0x21e>
 800a2be:	2000      	movs	r0, #0
 800a2c0:	b009      	add	sp, #36	; 0x24
 800a2c2:	ecbd 8b06 	vpop	{d8-d10}
 800a2c6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2ca:	f000 bca9 	b.w	800ac20 <__math_uflow>
 800a2ce:	bf00      	nop
 800a2d0:	fff00000 	.word	0xfff00000
 800a2d4:	7ff00000 	.word	0x7ff00000
 800a2d8:	433fffff 	.word	0x433fffff
 800a2dc:	3ff00000 	.word	0x3ff00000
 800a2e0:	3fefffff 	.word	0x3fefffff
 800a2e4:	3fe00000 	.word	0x3fe00000
 800a2e8:	41e00000 	.word	0x41e00000
 800a2ec:	4b60      	ldr	r3, [pc, #384]	; (800a470 <__ieee754_pow+0x3f0>)
 800a2ee:	2200      	movs	r2, #0
 800a2f0:	f7f5 ff6e 	bl	80001d0 <__aeabi_dsub>
 800a2f4:	a354      	add	r3, pc, #336	; (adr r3, 800a448 <__ieee754_pow+0x3c8>)
 800a2f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2fa:	4604      	mov	r4, r0
 800a2fc:	460d      	mov	r5, r1
 800a2fe:	f7f6 f91f 	bl	8000540 <__aeabi_dmul>
 800a302:	a353      	add	r3, pc, #332	; (adr r3, 800a450 <__ieee754_pow+0x3d0>)
 800a304:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a308:	4606      	mov	r6, r0
 800a30a:	460f      	mov	r7, r1
 800a30c:	4620      	mov	r0, r4
 800a30e:	4629      	mov	r1, r5
 800a310:	f7f6 f916 	bl	8000540 <__aeabi_dmul>
 800a314:	4b57      	ldr	r3, [pc, #348]	; (800a474 <__ieee754_pow+0x3f4>)
 800a316:	4682      	mov	sl, r0
 800a318:	468b      	mov	fp, r1
 800a31a:	2200      	movs	r2, #0
 800a31c:	4620      	mov	r0, r4
 800a31e:	4629      	mov	r1, r5
 800a320:	f7f6 f90e 	bl	8000540 <__aeabi_dmul>
 800a324:	4602      	mov	r2, r0
 800a326:	460b      	mov	r3, r1
 800a328:	a14b      	add	r1, pc, #300	; (adr r1, 800a458 <__ieee754_pow+0x3d8>)
 800a32a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a32e:	f7f5 ff4f 	bl	80001d0 <__aeabi_dsub>
 800a332:	4622      	mov	r2, r4
 800a334:	462b      	mov	r3, r5
 800a336:	f7f6 f903 	bl	8000540 <__aeabi_dmul>
 800a33a:	4602      	mov	r2, r0
 800a33c:	460b      	mov	r3, r1
 800a33e:	2000      	movs	r0, #0
 800a340:	494d      	ldr	r1, [pc, #308]	; (800a478 <__ieee754_pow+0x3f8>)
 800a342:	f7f5 ff45 	bl	80001d0 <__aeabi_dsub>
 800a346:	4622      	mov	r2, r4
 800a348:	4680      	mov	r8, r0
 800a34a:	4689      	mov	r9, r1
 800a34c:	462b      	mov	r3, r5
 800a34e:	4620      	mov	r0, r4
 800a350:	4629      	mov	r1, r5
 800a352:	f7f6 f8f5 	bl	8000540 <__aeabi_dmul>
 800a356:	4602      	mov	r2, r0
 800a358:	460b      	mov	r3, r1
 800a35a:	4640      	mov	r0, r8
 800a35c:	4649      	mov	r1, r9
 800a35e:	f7f6 f8ef 	bl	8000540 <__aeabi_dmul>
 800a362:	a33f      	add	r3, pc, #252	; (adr r3, 800a460 <__ieee754_pow+0x3e0>)
 800a364:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a368:	f7f6 f8ea 	bl	8000540 <__aeabi_dmul>
 800a36c:	4602      	mov	r2, r0
 800a36e:	460b      	mov	r3, r1
 800a370:	4650      	mov	r0, sl
 800a372:	4659      	mov	r1, fp
 800a374:	f7f5 ff2c 	bl	80001d0 <__aeabi_dsub>
 800a378:	4602      	mov	r2, r0
 800a37a:	460b      	mov	r3, r1
 800a37c:	4680      	mov	r8, r0
 800a37e:	4689      	mov	r9, r1
 800a380:	4630      	mov	r0, r6
 800a382:	4639      	mov	r1, r7
 800a384:	f7f5 ff26 	bl	80001d4 <__adddf3>
 800a388:	2000      	movs	r0, #0
 800a38a:	4632      	mov	r2, r6
 800a38c:	463b      	mov	r3, r7
 800a38e:	4604      	mov	r4, r0
 800a390:	460d      	mov	r5, r1
 800a392:	f7f5 ff1d 	bl	80001d0 <__aeabi_dsub>
 800a396:	4602      	mov	r2, r0
 800a398:	460b      	mov	r3, r1
 800a39a:	4640      	mov	r0, r8
 800a39c:	4649      	mov	r1, r9
 800a39e:	f7f5 ff17 	bl	80001d0 <__aeabi_dsub>
 800a3a2:	9b04      	ldr	r3, [sp, #16]
 800a3a4:	9a06      	ldr	r2, [sp, #24]
 800a3a6:	3b01      	subs	r3, #1
 800a3a8:	4313      	orrs	r3, r2
 800a3aa:	4682      	mov	sl, r0
 800a3ac:	468b      	mov	fp, r1
 800a3ae:	f040 81e7 	bne.w	800a780 <__ieee754_pow+0x700>
 800a3b2:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800a468 <__ieee754_pow+0x3e8>
 800a3b6:	eeb0 8a47 	vmov.f32	s16, s14
 800a3ba:	eef0 8a67 	vmov.f32	s17, s15
 800a3be:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a3c2:	2600      	movs	r6, #0
 800a3c4:	4632      	mov	r2, r6
 800a3c6:	463b      	mov	r3, r7
 800a3c8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a3cc:	f7f5 ff00 	bl	80001d0 <__aeabi_dsub>
 800a3d0:	4622      	mov	r2, r4
 800a3d2:	462b      	mov	r3, r5
 800a3d4:	f7f6 f8b4 	bl	8000540 <__aeabi_dmul>
 800a3d8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a3dc:	4680      	mov	r8, r0
 800a3de:	4689      	mov	r9, r1
 800a3e0:	4650      	mov	r0, sl
 800a3e2:	4659      	mov	r1, fp
 800a3e4:	f7f6 f8ac 	bl	8000540 <__aeabi_dmul>
 800a3e8:	4602      	mov	r2, r0
 800a3ea:	460b      	mov	r3, r1
 800a3ec:	4640      	mov	r0, r8
 800a3ee:	4649      	mov	r1, r9
 800a3f0:	f7f5 fef0 	bl	80001d4 <__adddf3>
 800a3f4:	4632      	mov	r2, r6
 800a3f6:	463b      	mov	r3, r7
 800a3f8:	4680      	mov	r8, r0
 800a3fa:	4689      	mov	r9, r1
 800a3fc:	4620      	mov	r0, r4
 800a3fe:	4629      	mov	r1, r5
 800a400:	f7f6 f89e 	bl	8000540 <__aeabi_dmul>
 800a404:	460b      	mov	r3, r1
 800a406:	4604      	mov	r4, r0
 800a408:	460d      	mov	r5, r1
 800a40a:	4602      	mov	r2, r0
 800a40c:	4649      	mov	r1, r9
 800a40e:	4640      	mov	r0, r8
 800a410:	f7f5 fee0 	bl	80001d4 <__adddf3>
 800a414:	4b19      	ldr	r3, [pc, #100]	; (800a47c <__ieee754_pow+0x3fc>)
 800a416:	4299      	cmp	r1, r3
 800a418:	ec45 4b19 	vmov	d9, r4, r5
 800a41c:	4606      	mov	r6, r0
 800a41e:	460f      	mov	r7, r1
 800a420:	468b      	mov	fp, r1
 800a422:	f340 82f0 	ble.w	800aa06 <__ieee754_pow+0x986>
 800a426:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800a42a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800a42e:	4303      	orrs	r3, r0
 800a430:	f000 81e4 	beq.w	800a7fc <__ieee754_pow+0x77c>
 800a434:	ec51 0b18 	vmov	r0, r1, d8
 800a438:	2200      	movs	r2, #0
 800a43a:	2300      	movs	r3, #0
 800a43c:	f7f6 faf2 	bl	8000a24 <__aeabi_dcmplt>
 800a440:	3800      	subs	r0, #0
 800a442:	bf18      	it	ne
 800a444:	2001      	movne	r0, #1
 800a446:	e72b      	b.n	800a2a0 <__ieee754_pow+0x220>
 800a448:	60000000 	.word	0x60000000
 800a44c:	3ff71547 	.word	0x3ff71547
 800a450:	f85ddf44 	.word	0xf85ddf44
 800a454:	3e54ae0b 	.word	0x3e54ae0b
 800a458:	55555555 	.word	0x55555555
 800a45c:	3fd55555 	.word	0x3fd55555
 800a460:	652b82fe 	.word	0x652b82fe
 800a464:	3ff71547 	.word	0x3ff71547
 800a468:	00000000 	.word	0x00000000
 800a46c:	bff00000 	.word	0xbff00000
 800a470:	3ff00000 	.word	0x3ff00000
 800a474:	3fd00000 	.word	0x3fd00000
 800a478:	3fe00000 	.word	0x3fe00000
 800a47c:	408fffff 	.word	0x408fffff
 800a480:	4bd5      	ldr	r3, [pc, #852]	; (800a7d8 <__ieee754_pow+0x758>)
 800a482:	402b      	ands	r3, r5
 800a484:	2200      	movs	r2, #0
 800a486:	b92b      	cbnz	r3, 800a494 <__ieee754_pow+0x414>
 800a488:	4bd4      	ldr	r3, [pc, #848]	; (800a7dc <__ieee754_pow+0x75c>)
 800a48a:	f7f6 f859 	bl	8000540 <__aeabi_dmul>
 800a48e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800a492:	460c      	mov	r4, r1
 800a494:	1523      	asrs	r3, r4, #20
 800a496:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800a49a:	4413      	add	r3, r2
 800a49c:	9305      	str	r3, [sp, #20]
 800a49e:	4bd0      	ldr	r3, [pc, #832]	; (800a7e0 <__ieee754_pow+0x760>)
 800a4a0:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800a4a4:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800a4a8:	429c      	cmp	r4, r3
 800a4aa:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800a4ae:	dd08      	ble.n	800a4c2 <__ieee754_pow+0x442>
 800a4b0:	4bcc      	ldr	r3, [pc, #816]	; (800a7e4 <__ieee754_pow+0x764>)
 800a4b2:	429c      	cmp	r4, r3
 800a4b4:	f340 8162 	ble.w	800a77c <__ieee754_pow+0x6fc>
 800a4b8:	9b05      	ldr	r3, [sp, #20]
 800a4ba:	3301      	adds	r3, #1
 800a4bc:	9305      	str	r3, [sp, #20]
 800a4be:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800a4c2:	2400      	movs	r4, #0
 800a4c4:	00e3      	lsls	r3, r4, #3
 800a4c6:	9307      	str	r3, [sp, #28]
 800a4c8:	4bc7      	ldr	r3, [pc, #796]	; (800a7e8 <__ieee754_pow+0x768>)
 800a4ca:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a4ce:	ed93 7b00 	vldr	d7, [r3]
 800a4d2:	4629      	mov	r1, r5
 800a4d4:	ec53 2b17 	vmov	r2, r3, d7
 800a4d8:	eeb0 9a47 	vmov.f32	s18, s14
 800a4dc:	eef0 9a67 	vmov.f32	s19, s15
 800a4e0:	4682      	mov	sl, r0
 800a4e2:	f7f5 fe75 	bl	80001d0 <__aeabi_dsub>
 800a4e6:	4652      	mov	r2, sl
 800a4e8:	4606      	mov	r6, r0
 800a4ea:	460f      	mov	r7, r1
 800a4ec:	462b      	mov	r3, r5
 800a4ee:	ec51 0b19 	vmov	r0, r1, d9
 800a4f2:	f7f5 fe6f 	bl	80001d4 <__adddf3>
 800a4f6:	4602      	mov	r2, r0
 800a4f8:	460b      	mov	r3, r1
 800a4fa:	2000      	movs	r0, #0
 800a4fc:	49bb      	ldr	r1, [pc, #748]	; (800a7ec <__ieee754_pow+0x76c>)
 800a4fe:	f7f6 f949 	bl	8000794 <__aeabi_ddiv>
 800a502:	ec41 0b1a 	vmov	d10, r0, r1
 800a506:	4602      	mov	r2, r0
 800a508:	460b      	mov	r3, r1
 800a50a:	4630      	mov	r0, r6
 800a50c:	4639      	mov	r1, r7
 800a50e:	f7f6 f817 	bl	8000540 <__aeabi_dmul>
 800a512:	2300      	movs	r3, #0
 800a514:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a518:	9302      	str	r3, [sp, #8]
 800a51a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a51e:	46ab      	mov	fp, r5
 800a520:	106d      	asrs	r5, r5, #1
 800a522:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800a526:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800a52a:	ec41 0b18 	vmov	d8, r0, r1
 800a52e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800a532:	2200      	movs	r2, #0
 800a534:	4640      	mov	r0, r8
 800a536:	4649      	mov	r1, r9
 800a538:	4614      	mov	r4, r2
 800a53a:	461d      	mov	r5, r3
 800a53c:	f7f6 f800 	bl	8000540 <__aeabi_dmul>
 800a540:	4602      	mov	r2, r0
 800a542:	460b      	mov	r3, r1
 800a544:	4630      	mov	r0, r6
 800a546:	4639      	mov	r1, r7
 800a548:	f7f5 fe42 	bl	80001d0 <__aeabi_dsub>
 800a54c:	ec53 2b19 	vmov	r2, r3, d9
 800a550:	4606      	mov	r6, r0
 800a552:	460f      	mov	r7, r1
 800a554:	4620      	mov	r0, r4
 800a556:	4629      	mov	r1, r5
 800a558:	f7f5 fe3a 	bl	80001d0 <__aeabi_dsub>
 800a55c:	4602      	mov	r2, r0
 800a55e:	460b      	mov	r3, r1
 800a560:	4650      	mov	r0, sl
 800a562:	4659      	mov	r1, fp
 800a564:	f7f5 fe34 	bl	80001d0 <__aeabi_dsub>
 800a568:	4642      	mov	r2, r8
 800a56a:	464b      	mov	r3, r9
 800a56c:	f7f5 ffe8 	bl	8000540 <__aeabi_dmul>
 800a570:	4602      	mov	r2, r0
 800a572:	460b      	mov	r3, r1
 800a574:	4630      	mov	r0, r6
 800a576:	4639      	mov	r1, r7
 800a578:	f7f5 fe2a 	bl	80001d0 <__aeabi_dsub>
 800a57c:	ec53 2b1a 	vmov	r2, r3, d10
 800a580:	f7f5 ffde 	bl	8000540 <__aeabi_dmul>
 800a584:	ec53 2b18 	vmov	r2, r3, d8
 800a588:	ec41 0b19 	vmov	d9, r0, r1
 800a58c:	ec51 0b18 	vmov	r0, r1, d8
 800a590:	f7f5 ffd6 	bl	8000540 <__aeabi_dmul>
 800a594:	a37c      	add	r3, pc, #496	; (adr r3, 800a788 <__ieee754_pow+0x708>)
 800a596:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a59a:	4604      	mov	r4, r0
 800a59c:	460d      	mov	r5, r1
 800a59e:	f7f5 ffcf 	bl	8000540 <__aeabi_dmul>
 800a5a2:	a37b      	add	r3, pc, #492	; (adr r3, 800a790 <__ieee754_pow+0x710>)
 800a5a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5a8:	f7f5 fe14 	bl	80001d4 <__adddf3>
 800a5ac:	4622      	mov	r2, r4
 800a5ae:	462b      	mov	r3, r5
 800a5b0:	f7f5 ffc6 	bl	8000540 <__aeabi_dmul>
 800a5b4:	a378      	add	r3, pc, #480	; (adr r3, 800a798 <__ieee754_pow+0x718>)
 800a5b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5ba:	f7f5 fe0b 	bl	80001d4 <__adddf3>
 800a5be:	4622      	mov	r2, r4
 800a5c0:	462b      	mov	r3, r5
 800a5c2:	f7f5 ffbd 	bl	8000540 <__aeabi_dmul>
 800a5c6:	a376      	add	r3, pc, #472	; (adr r3, 800a7a0 <__ieee754_pow+0x720>)
 800a5c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5cc:	f7f5 fe02 	bl	80001d4 <__adddf3>
 800a5d0:	4622      	mov	r2, r4
 800a5d2:	462b      	mov	r3, r5
 800a5d4:	f7f5 ffb4 	bl	8000540 <__aeabi_dmul>
 800a5d8:	a373      	add	r3, pc, #460	; (adr r3, 800a7a8 <__ieee754_pow+0x728>)
 800a5da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5de:	f7f5 fdf9 	bl	80001d4 <__adddf3>
 800a5e2:	4622      	mov	r2, r4
 800a5e4:	462b      	mov	r3, r5
 800a5e6:	f7f5 ffab 	bl	8000540 <__aeabi_dmul>
 800a5ea:	a371      	add	r3, pc, #452	; (adr r3, 800a7b0 <__ieee754_pow+0x730>)
 800a5ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5f0:	f7f5 fdf0 	bl	80001d4 <__adddf3>
 800a5f4:	4622      	mov	r2, r4
 800a5f6:	4606      	mov	r6, r0
 800a5f8:	460f      	mov	r7, r1
 800a5fa:	462b      	mov	r3, r5
 800a5fc:	4620      	mov	r0, r4
 800a5fe:	4629      	mov	r1, r5
 800a600:	f7f5 ff9e 	bl	8000540 <__aeabi_dmul>
 800a604:	4602      	mov	r2, r0
 800a606:	460b      	mov	r3, r1
 800a608:	4630      	mov	r0, r6
 800a60a:	4639      	mov	r1, r7
 800a60c:	f7f5 ff98 	bl	8000540 <__aeabi_dmul>
 800a610:	4642      	mov	r2, r8
 800a612:	4604      	mov	r4, r0
 800a614:	460d      	mov	r5, r1
 800a616:	464b      	mov	r3, r9
 800a618:	ec51 0b18 	vmov	r0, r1, d8
 800a61c:	f7f5 fdda 	bl	80001d4 <__adddf3>
 800a620:	ec53 2b19 	vmov	r2, r3, d9
 800a624:	f7f5 ff8c 	bl	8000540 <__aeabi_dmul>
 800a628:	4622      	mov	r2, r4
 800a62a:	462b      	mov	r3, r5
 800a62c:	f7f5 fdd2 	bl	80001d4 <__adddf3>
 800a630:	4642      	mov	r2, r8
 800a632:	4682      	mov	sl, r0
 800a634:	468b      	mov	fp, r1
 800a636:	464b      	mov	r3, r9
 800a638:	4640      	mov	r0, r8
 800a63a:	4649      	mov	r1, r9
 800a63c:	f7f5 ff80 	bl	8000540 <__aeabi_dmul>
 800a640:	4b6b      	ldr	r3, [pc, #428]	; (800a7f0 <__ieee754_pow+0x770>)
 800a642:	2200      	movs	r2, #0
 800a644:	4606      	mov	r6, r0
 800a646:	460f      	mov	r7, r1
 800a648:	f7f5 fdc4 	bl	80001d4 <__adddf3>
 800a64c:	4652      	mov	r2, sl
 800a64e:	465b      	mov	r3, fp
 800a650:	f7f5 fdc0 	bl	80001d4 <__adddf3>
 800a654:	2000      	movs	r0, #0
 800a656:	4604      	mov	r4, r0
 800a658:	460d      	mov	r5, r1
 800a65a:	4602      	mov	r2, r0
 800a65c:	460b      	mov	r3, r1
 800a65e:	4640      	mov	r0, r8
 800a660:	4649      	mov	r1, r9
 800a662:	f7f5 ff6d 	bl	8000540 <__aeabi_dmul>
 800a666:	4b62      	ldr	r3, [pc, #392]	; (800a7f0 <__ieee754_pow+0x770>)
 800a668:	4680      	mov	r8, r0
 800a66a:	4689      	mov	r9, r1
 800a66c:	2200      	movs	r2, #0
 800a66e:	4620      	mov	r0, r4
 800a670:	4629      	mov	r1, r5
 800a672:	f7f5 fdad 	bl	80001d0 <__aeabi_dsub>
 800a676:	4632      	mov	r2, r6
 800a678:	463b      	mov	r3, r7
 800a67a:	f7f5 fda9 	bl	80001d0 <__aeabi_dsub>
 800a67e:	4602      	mov	r2, r0
 800a680:	460b      	mov	r3, r1
 800a682:	4650      	mov	r0, sl
 800a684:	4659      	mov	r1, fp
 800a686:	f7f5 fda3 	bl	80001d0 <__aeabi_dsub>
 800a68a:	ec53 2b18 	vmov	r2, r3, d8
 800a68e:	f7f5 ff57 	bl	8000540 <__aeabi_dmul>
 800a692:	4622      	mov	r2, r4
 800a694:	4606      	mov	r6, r0
 800a696:	460f      	mov	r7, r1
 800a698:	462b      	mov	r3, r5
 800a69a:	ec51 0b19 	vmov	r0, r1, d9
 800a69e:	f7f5 ff4f 	bl	8000540 <__aeabi_dmul>
 800a6a2:	4602      	mov	r2, r0
 800a6a4:	460b      	mov	r3, r1
 800a6a6:	4630      	mov	r0, r6
 800a6a8:	4639      	mov	r1, r7
 800a6aa:	f7f5 fd93 	bl	80001d4 <__adddf3>
 800a6ae:	4606      	mov	r6, r0
 800a6b0:	460f      	mov	r7, r1
 800a6b2:	4602      	mov	r2, r0
 800a6b4:	460b      	mov	r3, r1
 800a6b6:	4640      	mov	r0, r8
 800a6b8:	4649      	mov	r1, r9
 800a6ba:	f7f5 fd8b 	bl	80001d4 <__adddf3>
 800a6be:	a33e      	add	r3, pc, #248	; (adr r3, 800a7b8 <__ieee754_pow+0x738>)
 800a6c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6c4:	2000      	movs	r0, #0
 800a6c6:	4604      	mov	r4, r0
 800a6c8:	460d      	mov	r5, r1
 800a6ca:	f7f5 ff39 	bl	8000540 <__aeabi_dmul>
 800a6ce:	4642      	mov	r2, r8
 800a6d0:	ec41 0b18 	vmov	d8, r0, r1
 800a6d4:	464b      	mov	r3, r9
 800a6d6:	4620      	mov	r0, r4
 800a6d8:	4629      	mov	r1, r5
 800a6da:	f7f5 fd79 	bl	80001d0 <__aeabi_dsub>
 800a6de:	4602      	mov	r2, r0
 800a6e0:	460b      	mov	r3, r1
 800a6e2:	4630      	mov	r0, r6
 800a6e4:	4639      	mov	r1, r7
 800a6e6:	f7f5 fd73 	bl	80001d0 <__aeabi_dsub>
 800a6ea:	a335      	add	r3, pc, #212	; (adr r3, 800a7c0 <__ieee754_pow+0x740>)
 800a6ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6f0:	f7f5 ff26 	bl	8000540 <__aeabi_dmul>
 800a6f4:	a334      	add	r3, pc, #208	; (adr r3, 800a7c8 <__ieee754_pow+0x748>)
 800a6f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6fa:	4606      	mov	r6, r0
 800a6fc:	460f      	mov	r7, r1
 800a6fe:	4620      	mov	r0, r4
 800a700:	4629      	mov	r1, r5
 800a702:	f7f5 ff1d 	bl	8000540 <__aeabi_dmul>
 800a706:	4602      	mov	r2, r0
 800a708:	460b      	mov	r3, r1
 800a70a:	4630      	mov	r0, r6
 800a70c:	4639      	mov	r1, r7
 800a70e:	f7f5 fd61 	bl	80001d4 <__adddf3>
 800a712:	9a07      	ldr	r2, [sp, #28]
 800a714:	4b37      	ldr	r3, [pc, #220]	; (800a7f4 <__ieee754_pow+0x774>)
 800a716:	4413      	add	r3, r2
 800a718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a71c:	f7f5 fd5a 	bl	80001d4 <__adddf3>
 800a720:	4682      	mov	sl, r0
 800a722:	9805      	ldr	r0, [sp, #20]
 800a724:	468b      	mov	fp, r1
 800a726:	f7f5 fea1 	bl	800046c <__aeabi_i2d>
 800a72a:	9a07      	ldr	r2, [sp, #28]
 800a72c:	4b32      	ldr	r3, [pc, #200]	; (800a7f8 <__ieee754_pow+0x778>)
 800a72e:	4413      	add	r3, r2
 800a730:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a734:	4606      	mov	r6, r0
 800a736:	460f      	mov	r7, r1
 800a738:	4652      	mov	r2, sl
 800a73a:	465b      	mov	r3, fp
 800a73c:	ec51 0b18 	vmov	r0, r1, d8
 800a740:	f7f5 fd48 	bl	80001d4 <__adddf3>
 800a744:	4642      	mov	r2, r8
 800a746:	464b      	mov	r3, r9
 800a748:	f7f5 fd44 	bl	80001d4 <__adddf3>
 800a74c:	4632      	mov	r2, r6
 800a74e:	463b      	mov	r3, r7
 800a750:	f7f5 fd40 	bl	80001d4 <__adddf3>
 800a754:	2000      	movs	r0, #0
 800a756:	4632      	mov	r2, r6
 800a758:	463b      	mov	r3, r7
 800a75a:	4604      	mov	r4, r0
 800a75c:	460d      	mov	r5, r1
 800a75e:	f7f5 fd37 	bl	80001d0 <__aeabi_dsub>
 800a762:	4642      	mov	r2, r8
 800a764:	464b      	mov	r3, r9
 800a766:	f7f5 fd33 	bl	80001d0 <__aeabi_dsub>
 800a76a:	ec53 2b18 	vmov	r2, r3, d8
 800a76e:	f7f5 fd2f 	bl	80001d0 <__aeabi_dsub>
 800a772:	4602      	mov	r2, r0
 800a774:	460b      	mov	r3, r1
 800a776:	4650      	mov	r0, sl
 800a778:	4659      	mov	r1, fp
 800a77a:	e610      	b.n	800a39e <__ieee754_pow+0x31e>
 800a77c:	2401      	movs	r4, #1
 800a77e:	e6a1      	b.n	800a4c4 <__ieee754_pow+0x444>
 800a780:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800a7d0 <__ieee754_pow+0x750>
 800a784:	e617      	b.n	800a3b6 <__ieee754_pow+0x336>
 800a786:	bf00      	nop
 800a788:	4a454eef 	.word	0x4a454eef
 800a78c:	3fca7e28 	.word	0x3fca7e28
 800a790:	93c9db65 	.word	0x93c9db65
 800a794:	3fcd864a 	.word	0x3fcd864a
 800a798:	a91d4101 	.word	0xa91d4101
 800a79c:	3fd17460 	.word	0x3fd17460
 800a7a0:	518f264d 	.word	0x518f264d
 800a7a4:	3fd55555 	.word	0x3fd55555
 800a7a8:	db6fabff 	.word	0xdb6fabff
 800a7ac:	3fdb6db6 	.word	0x3fdb6db6
 800a7b0:	33333303 	.word	0x33333303
 800a7b4:	3fe33333 	.word	0x3fe33333
 800a7b8:	e0000000 	.word	0xe0000000
 800a7bc:	3feec709 	.word	0x3feec709
 800a7c0:	dc3a03fd 	.word	0xdc3a03fd
 800a7c4:	3feec709 	.word	0x3feec709
 800a7c8:	145b01f5 	.word	0x145b01f5
 800a7cc:	be3e2fe0 	.word	0xbe3e2fe0
 800a7d0:	00000000 	.word	0x00000000
 800a7d4:	3ff00000 	.word	0x3ff00000
 800a7d8:	7ff00000 	.word	0x7ff00000
 800a7dc:	43400000 	.word	0x43400000
 800a7e0:	0003988e 	.word	0x0003988e
 800a7e4:	000bb679 	.word	0x000bb679
 800a7e8:	0800b630 	.word	0x0800b630
 800a7ec:	3ff00000 	.word	0x3ff00000
 800a7f0:	40080000 	.word	0x40080000
 800a7f4:	0800b650 	.word	0x0800b650
 800a7f8:	0800b640 	.word	0x0800b640
 800a7fc:	a3b3      	add	r3, pc, #716	; (adr r3, 800aacc <__ieee754_pow+0xa4c>)
 800a7fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a802:	4640      	mov	r0, r8
 800a804:	4649      	mov	r1, r9
 800a806:	f7f5 fce5 	bl	80001d4 <__adddf3>
 800a80a:	4622      	mov	r2, r4
 800a80c:	ec41 0b1a 	vmov	d10, r0, r1
 800a810:	462b      	mov	r3, r5
 800a812:	4630      	mov	r0, r6
 800a814:	4639      	mov	r1, r7
 800a816:	f7f5 fcdb 	bl	80001d0 <__aeabi_dsub>
 800a81a:	4602      	mov	r2, r0
 800a81c:	460b      	mov	r3, r1
 800a81e:	ec51 0b1a 	vmov	r0, r1, d10
 800a822:	f7f6 f91d 	bl	8000a60 <__aeabi_dcmpgt>
 800a826:	2800      	cmp	r0, #0
 800a828:	f47f ae04 	bne.w	800a434 <__ieee754_pow+0x3b4>
 800a82c:	4aa2      	ldr	r2, [pc, #648]	; (800aab8 <__ieee754_pow+0xa38>)
 800a82e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a832:	4293      	cmp	r3, r2
 800a834:	f340 8107 	ble.w	800aa46 <__ieee754_pow+0x9c6>
 800a838:	151b      	asrs	r3, r3, #20
 800a83a:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800a83e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800a842:	fa4a fa03 	asr.w	sl, sl, r3
 800a846:	44da      	add	sl, fp
 800a848:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800a84c:	489b      	ldr	r0, [pc, #620]	; (800aabc <__ieee754_pow+0xa3c>)
 800a84e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800a852:	4108      	asrs	r0, r1
 800a854:	ea00 030a 	and.w	r3, r0, sl
 800a858:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800a85c:	f1c1 0114 	rsb	r1, r1, #20
 800a860:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800a864:	fa4a fa01 	asr.w	sl, sl, r1
 800a868:	f1bb 0f00 	cmp.w	fp, #0
 800a86c:	f04f 0200 	mov.w	r2, #0
 800a870:	4620      	mov	r0, r4
 800a872:	4629      	mov	r1, r5
 800a874:	bfb8      	it	lt
 800a876:	f1ca 0a00 	rsblt	sl, sl, #0
 800a87a:	f7f5 fca9 	bl	80001d0 <__aeabi_dsub>
 800a87e:	ec41 0b19 	vmov	d9, r0, r1
 800a882:	4642      	mov	r2, r8
 800a884:	464b      	mov	r3, r9
 800a886:	ec51 0b19 	vmov	r0, r1, d9
 800a88a:	f7f5 fca3 	bl	80001d4 <__adddf3>
 800a88e:	a37a      	add	r3, pc, #488	; (adr r3, 800aa78 <__ieee754_pow+0x9f8>)
 800a890:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a894:	2000      	movs	r0, #0
 800a896:	4604      	mov	r4, r0
 800a898:	460d      	mov	r5, r1
 800a89a:	f7f5 fe51 	bl	8000540 <__aeabi_dmul>
 800a89e:	ec53 2b19 	vmov	r2, r3, d9
 800a8a2:	4606      	mov	r6, r0
 800a8a4:	460f      	mov	r7, r1
 800a8a6:	4620      	mov	r0, r4
 800a8a8:	4629      	mov	r1, r5
 800a8aa:	f7f5 fc91 	bl	80001d0 <__aeabi_dsub>
 800a8ae:	4602      	mov	r2, r0
 800a8b0:	460b      	mov	r3, r1
 800a8b2:	4640      	mov	r0, r8
 800a8b4:	4649      	mov	r1, r9
 800a8b6:	f7f5 fc8b 	bl	80001d0 <__aeabi_dsub>
 800a8ba:	a371      	add	r3, pc, #452	; (adr r3, 800aa80 <__ieee754_pow+0xa00>)
 800a8bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8c0:	f7f5 fe3e 	bl	8000540 <__aeabi_dmul>
 800a8c4:	a370      	add	r3, pc, #448	; (adr r3, 800aa88 <__ieee754_pow+0xa08>)
 800a8c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8ca:	4680      	mov	r8, r0
 800a8cc:	4689      	mov	r9, r1
 800a8ce:	4620      	mov	r0, r4
 800a8d0:	4629      	mov	r1, r5
 800a8d2:	f7f5 fe35 	bl	8000540 <__aeabi_dmul>
 800a8d6:	4602      	mov	r2, r0
 800a8d8:	460b      	mov	r3, r1
 800a8da:	4640      	mov	r0, r8
 800a8dc:	4649      	mov	r1, r9
 800a8de:	f7f5 fc79 	bl	80001d4 <__adddf3>
 800a8e2:	4604      	mov	r4, r0
 800a8e4:	460d      	mov	r5, r1
 800a8e6:	4602      	mov	r2, r0
 800a8e8:	460b      	mov	r3, r1
 800a8ea:	4630      	mov	r0, r6
 800a8ec:	4639      	mov	r1, r7
 800a8ee:	f7f5 fc71 	bl	80001d4 <__adddf3>
 800a8f2:	4632      	mov	r2, r6
 800a8f4:	463b      	mov	r3, r7
 800a8f6:	4680      	mov	r8, r0
 800a8f8:	4689      	mov	r9, r1
 800a8fa:	f7f5 fc69 	bl	80001d0 <__aeabi_dsub>
 800a8fe:	4602      	mov	r2, r0
 800a900:	460b      	mov	r3, r1
 800a902:	4620      	mov	r0, r4
 800a904:	4629      	mov	r1, r5
 800a906:	f7f5 fc63 	bl	80001d0 <__aeabi_dsub>
 800a90a:	4642      	mov	r2, r8
 800a90c:	4606      	mov	r6, r0
 800a90e:	460f      	mov	r7, r1
 800a910:	464b      	mov	r3, r9
 800a912:	4640      	mov	r0, r8
 800a914:	4649      	mov	r1, r9
 800a916:	f7f5 fe13 	bl	8000540 <__aeabi_dmul>
 800a91a:	a35d      	add	r3, pc, #372	; (adr r3, 800aa90 <__ieee754_pow+0xa10>)
 800a91c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a920:	4604      	mov	r4, r0
 800a922:	460d      	mov	r5, r1
 800a924:	f7f5 fe0c 	bl	8000540 <__aeabi_dmul>
 800a928:	a35b      	add	r3, pc, #364	; (adr r3, 800aa98 <__ieee754_pow+0xa18>)
 800a92a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a92e:	f7f5 fc4f 	bl	80001d0 <__aeabi_dsub>
 800a932:	4622      	mov	r2, r4
 800a934:	462b      	mov	r3, r5
 800a936:	f7f5 fe03 	bl	8000540 <__aeabi_dmul>
 800a93a:	a359      	add	r3, pc, #356	; (adr r3, 800aaa0 <__ieee754_pow+0xa20>)
 800a93c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a940:	f7f5 fc48 	bl	80001d4 <__adddf3>
 800a944:	4622      	mov	r2, r4
 800a946:	462b      	mov	r3, r5
 800a948:	f7f5 fdfa 	bl	8000540 <__aeabi_dmul>
 800a94c:	a356      	add	r3, pc, #344	; (adr r3, 800aaa8 <__ieee754_pow+0xa28>)
 800a94e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a952:	f7f5 fc3d 	bl	80001d0 <__aeabi_dsub>
 800a956:	4622      	mov	r2, r4
 800a958:	462b      	mov	r3, r5
 800a95a:	f7f5 fdf1 	bl	8000540 <__aeabi_dmul>
 800a95e:	a354      	add	r3, pc, #336	; (adr r3, 800aab0 <__ieee754_pow+0xa30>)
 800a960:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a964:	f7f5 fc36 	bl	80001d4 <__adddf3>
 800a968:	4622      	mov	r2, r4
 800a96a:	462b      	mov	r3, r5
 800a96c:	f7f5 fde8 	bl	8000540 <__aeabi_dmul>
 800a970:	4602      	mov	r2, r0
 800a972:	460b      	mov	r3, r1
 800a974:	4640      	mov	r0, r8
 800a976:	4649      	mov	r1, r9
 800a978:	f7f5 fc2a 	bl	80001d0 <__aeabi_dsub>
 800a97c:	4604      	mov	r4, r0
 800a97e:	460d      	mov	r5, r1
 800a980:	4602      	mov	r2, r0
 800a982:	460b      	mov	r3, r1
 800a984:	4640      	mov	r0, r8
 800a986:	4649      	mov	r1, r9
 800a988:	f7f5 fdda 	bl	8000540 <__aeabi_dmul>
 800a98c:	2200      	movs	r2, #0
 800a98e:	ec41 0b19 	vmov	d9, r0, r1
 800a992:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a996:	4620      	mov	r0, r4
 800a998:	4629      	mov	r1, r5
 800a99a:	f7f5 fc19 	bl	80001d0 <__aeabi_dsub>
 800a99e:	4602      	mov	r2, r0
 800a9a0:	460b      	mov	r3, r1
 800a9a2:	ec51 0b19 	vmov	r0, r1, d9
 800a9a6:	f7f5 fef5 	bl	8000794 <__aeabi_ddiv>
 800a9aa:	4632      	mov	r2, r6
 800a9ac:	4604      	mov	r4, r0
 800a9ae:	460d      	mov	r5, r1
 800a9b0:	463b      	mov	r3, r7
 800a9b2:	4640      	mov	r0, r8
 800a9b4:	4649      	mov	r1, r9
 800a9b6:	f7f5 fdc3 	bl	8000540 <__aeabi_dmul>
 800a9ba:	4632      	mov	r2, r6
 800a9bc:	463b      	mov	r3, r7
 800a9be:	f7f5 fc09 	bl	80001d4 <__adddf3>
 800a9c2:	4602      	mov	r2, r0
 800a9c4:	460b      	mov	r3, r1
 800a9c6:	4620      	mov	r0, r4
 800a9c8:	4629      	mov	r1, r5
 800a9ca:	f7f5 fc01 	bl	80001d0 <__aeabi_dsub>
 800a9ce:	4642      	mov	r2, r8
 800a9d0:	464b      	mov	r3, r9
 800a9d2:	f7f5 fbfd 	bl	80001d0 <__aeabi_dsub>
 800a9d6:	460b      	mov	r3, r1
 800a9d8:	4602      	mov	r2, r0
 800a9da:	4939      	ldr	r1, [pc, #228]	; (800aac0 <__ieee754_pow+0xa40>)
 800a9dc:	2000      	movs	r0, #0
 800a9de:	f7f5 fbf7 	bl	80001d0 <__aeabi_dsub>
 800a9e2:	ec41 0b10 	vmov	d0, r0, r1
 800a9e6:	ee10 3a90 	vmov	r3, s1
 800a9ea:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800a9ee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a9f2:	da2b      	bge.n	800aa4c <__ieee754_pow+0x9cc>
 800a9f4:	4650      	mov	r0, sl
 800a9f6:	f000 f877 	bl	800aae8 <scalbn>
 800a9fa:	ec51 0b10 	vmov	r0, r1, d0
 800a9fe:	ec53 2b18 	vmov	r2, r3, d8
 800aa02:	f7ff bbee 	b.w	800a1e2 <__ieee754_pow+0x162>
 800aa06:	4b2f      	ldr	r3, [pc, #188]	; (800aac4 <__ieee754_pow+0xa44>)
 800aa08:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800aa0c:	429e      	cmp	r6, r3
 800aa0e:	f77f af0d 	ble.w	800a82c <__ieee754_pow+0x7ac>
 800aa12:	4b2d      	ldr	r3, [pc, #180]	; (800aac8 <__ieee754_pow+0xa48>)
 800aa14:	440b      	add	r3, r1
 800aa16:	4303      	orrs	r3, r0
 800aa18:	d009      	beq.n	800aa2e <__ieee754_pow+0x9ae>
 800aa1a:	ec51 0b18 	vmov	r0, r1, d8
 800aa1e:	2200      	movs	r2, #0
 800aa20:	2300      	movs	r3, #0
 800aa22:	f7f5 ffff 	bl	8000a24 <__aeabi_dcmplt>
 800aa26:	3800      	subs	r0, #0
 800aa28:	bf18      	it	ne
 800aa2a:	2001      	movne	r0, #1
 800aa2c:	e448      	b.n	800a2c0 <__ieee754_pow+0x240>
 800aa2e:	4622      	mov	r2, r4
 800aa30:	462b      	mov	r3, r5
 800aa32:	f7f5 fbcd 	bl	80001d0 <__aeabi_dsub>
 800aa36:	4642      	mov	r2, r8
 800aa38:	464b      	mov	r3, r9
 800aa3a:	f7f6 f807 	bl	8000a4c <__aeabi_dcmpge>
 800aa3e:	2800      	cmp	r0, #0
 800aa40:	f43f aef4 	beq.w	800a82c <__ieee754_pow+0x7ac>
 800aa44:	e7e9      	b.n	800aa1a <__ieee754_pow+0x99a>
 800aa46:	f04f 0a00 	mov.w	sl, #0
 800aa4a:	e71a      	b.n	800a882 <__ieee754_pow+0x802>
 800aa4c:	ec51 0b10 	vmov	r0, r1, d0
 800aa50:	4619      	mov	r1, r3
 800aa52:	e7d4      	b.n	800a9fe <__ieee754_pow+0x97e>
 800aa54:	491a      	ldr	r1, [pc, #104]	; (800aac0 <__ieee754_pow+0xa40>)
 800aa56:	2000      	movs	r0, #0
 800aa58:	f7ff bb31 	b.w	800a0be <__ieee754_pow+0x3e>
 800aa5c:	2000      	movs	r0, #0
 800aa5e:	2100      	movs	r1, #0
 800aa60:	f7ff bb2d 	b.w	800a0be <__ieee754_pow+0x3e>
 800aa64:	4630      	mov	r0, r6
 800aa66:	4639      	mov	r1, r7
 800aa68:	f7ff bb29 	b.w	800a0be <__ieee754_pow+0x3e>
 800aa6c:	9204      	str	r2, [sp, #16]
 800aa6e:	f7ff bb7b 	b.w	800a168 <__ieee754_pow+0xe8>
 800aa72:	2300      	movs	r3, #0
 800aa74:	f7ff bb65 	b.w	800a142 <__ieee754_pow+0xc2>
 800aa78:	00000000 	.word	0x00000000
 800aa7c:	3fe62e43 	.word	0x3fe62e43
 800aa80:	fefa39ef 	.word	0xfefa39ef
 800aa84:	3fe62e42 	.word	0x3fe62e42
 800aa88:	0ca86c39 	.word	0x0ca86c39
 800aa8c:	be205c61 	.word	0xbe205c61
 800aa90:	72bea4d0 	.word	0x72bea4d0
 800aa94:	3e663769 	.word	0x3e663769
 800aa98:	c5d26bf1 	.word	0xc5d26bf1
 800aa9c:	3ebbbd41 	.word	0x3ebbbd41
 800aaa0:	af25de2c 	.word	0xaf25de2c
 800aaa4:	3f11566a 	.word	0x3f11566a
 800aaa8:	16bebd93 	.word	0x16bebd93
 800aaac:	3f66c16c 	.word	0x3f66c16c
 800aab0:	5555553e 	.word	0x5555553e
 800aab4:	3fc55555 	.word	0x3fc55555
 800aab8:	3fe00000 	.word	0x3fe00000
 800aabc:	fff00000 	.word	0xfff00000
 800aac0:	3ff00000 	.word	0x3ff00000
 800aac4:	4090cbff 	.word	0x4090cbff
 800aac8:	3f6f3400 	.word	0x3f6f3400
 800aacc:	652b82fe 	.word	0x652b82fe
 800aad0:	3c971547 	.word	0x3c971547

0800aad4 <fabs>:
 800aad4:	ec51 0b10 	vmov	r0, r1, d0
 800aad8:	ee10 2a10 	vmov	r2, s0
 800aadc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800aae0:	ec43 2b10 	vmov	d0, r2, r3
 800aae4:	4770      	bx	lr
	...

0800aae8 <scalbn>:
 800aae8:	b570      	push	{r4, r5, r6, lr}
 800aaea:	ec55 4b10 	vmov	r4, r5, d0
 800aaee:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800aaf2:	4606      	mov	r6, r0
 800aaf4:	462b      	mov	r3, r5
 800aaf6:	b999      	cbnz	r1, 800ab20 <scalbn+0x38>
 800aaf8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800aafc:	4323      	orrs	r3, r4
 800aafe:	d03f      	beq.n	800ab80 <scalbn+0x98>
 800ab00:	4b35      	ldr	r3, [pc, #212]	; (800abd8 <scalbn+0xf0>)
 800ab02:	4629      	mov	r1, r5
 800ab04:	ee10 0a10 	vmov	r0, s0
 800ab08:	2200      	movs	r2, #0
 800ab0a:	f7f5 fd19 	bl	8000540 <__aeabi_dmul>
 800ab0e:	4b33      	ldr	r3, [pc, #204]	; (800abdc <scalbn+0xf4>)
 800ab10:	429e      	cmp	r6, r3
 800ab12:	4604      	mov	r4, r0
 800ab14:	460d      	mov	r5, r1
 800ab16:	da10      	bge.n	800ab3a <scalbn+0x52>
 800ab18:	a327      	add	r3, pc, #156	; (adr r3, 800abb8 <scalbn+0xd0>)
 800ab1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab1e:	e01f      	b.n	800ab60 <scalbn+0x78>
 800ab20:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800ab24:	4291      	cmp	r1, r2
 800ab26:	d10c      	bne.n	800ab42 <scalbn+0x5a>
 800ab28:	ee10 2a10 	vmov	r2, s0
 800ab2c:	4620      	mov	r0, r4
 800ab2e:	4629      	mov	r1, r5
 800ab30:	f7f5 fb50 	bl	80001d4 <__adddf3>
 800ab34:	4604      	mov	r4, r0
 800ab36:	460d      	mov	r5, r1
 800ab38:	e022      	b.n	800ab80 <scalbn+0x98>
 800ab3a:	460b      	mov	r3, r1
 800ab3c:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800ab40:	3936      	subs	r1, #54	; 0x36
 800ab42:	f24c 3250 	movw	r2, #50000	; 0xc350
 800ab46:	4296      	cmp	r6, r2
 800ab48:	dd0d      	ble.n	800ab66 <scalbn+0x7e>
 800ab4a:	2d00      	cmp	r5, #0
 800ab4c:	a11c      	add	r1, pc, #112	; (adr r1, 800abc0 <scalbn+0xd8>)
 800ab4e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ab52:	da02      	bge.n	800ab5a <scalbn+0x72>
 800ab54:	a11c      	add	r1, pc, #112	; (adr r1, 800abc8 <scalbn+0xe0>)
 800ab56:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ab5a:	a319      	add	r3, pc, #100	; (adr r3, 800abc0 <scalbn+0xd8>)
 800ab5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab60:	f7f5 fcee 	bl	8000540 <__aeabi_dmul>
 800ab64:	e7e6      	b.n	800ab34 <scalbn+0x4c>
 800ab66:	1872      	adds	r2, r6, r1
 800ab68:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800ab6c:	428a      	cmp	r2, r1
 800ab6e:	dcec      	bgt.n	800ab4a <scalbn+0x62>
 800ab70:	2a00      	cmp	r2, #0
 800ab72:	dd08      	ble.n	800ab86 <scalbn+0x9e>
 800ab74:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ab78:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ab7c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ab80:	ec45 4b10 	vmov	d0, r4, r5
 800ab84:	bd70      	pop	{r4, r5, r6, pc}
 800ab86:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800ab8a:	da08      	bge.n	800ab9e <scalbn+0xb6>
 800ab8c:	2d00      	cmp	r5, #0
 800ab8e:	a10a      	add	r1, pc, #40	; (adr r1, 800abb8 <scalbn+0xd0>)
 800ab90:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ab94:	dac0      	bge.n	800ab18 <scalbn+0x30>
 800ab96:	a10e      	add	r1, pc, #56	; (adr r1, 800abd0 <scalbn+0xe8>)
 800ab98:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ab9c:	e7bc      	b.n	800ab18 <scalbn+0x30>
 800ab9e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800aba2:	3236      	adds	r2, #54	; 0x36
 800aba4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800aba8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800abac:	4620      	mov	r0, r4
 800abae:	4b0c      	ldr	r3, [pc, #48]	; (800abe0 <scalbn+0xf8>)
 800abb0:	2200      	movs	r2, #0
 800abb2:	e7d5      	b.n	800ab60 <scalbn+0x78>
 800abb4:	f3af 8000 	nop.w
 800abb8:	c2f8f359 	.word	0xc2f8f359
 800abbc:	01a56e1f 	.word	0x01a56e1f
 800abc0:	8800759c 	.word	0x8800759c
 800abc4:	7e37e43c 	.word	0x7e37e43c
 800abc8:	8800759c 	.word	0x8800759c
 800abcc:	fe37e43c 	.word	0xfe37e43c
 800abd0:	c2f8f359 	.word	0xc2f8f359
 800abd4:	81a56e1f 	.word	0x81a56e1f
 800abd8:	43500000 	.word	0x43500000
 800abdc:	ffff3cb0 	.word	0xffff3cb0
 800abe0:	3c900000 	.word	0x3c900000

0800abe4 <with_errno>:
 800abe4:	b570      	push	{r4, r5, r6, lr}
 800abe6:	4604      	mov	r4, r0
 800abe8:	460d      	mov	r5, r1
 800abea:	4616      	mov	r6, r2
 800abec:	f7ff f8f8 	bl	8009de0 <__errno>
 800abf0:	4629      	mov	r1, r5
 800abf2:	6006      	str	r6, [r0, #0]
 800abf4:	4620      	mov	r0, r4
 800abf6:	bd70      	pop	{r4, r5, r6, pc}

0800abf8 <xflow>:
 800abf8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800abfa:	4614      	mov	r4, r2
 800abfc:	461d      	mov	r5, r3
 800abfe:	b108      	cbz	r0, 800ac04 <xflow+0xc>
 800ac00:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ac04:	e9cd 2300 	strd	r2, r3, [sp]
 800ac08:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ac0c:	4620      	mov	r0, r4
 800ac0e:	4629      	mov	r1, r5
 800ac10:	f7f5 fc96 	bl	8000540 <__aeabi_dmul>
 800ac14:	2222      	movs	r2, #34	; 0x22
 800ac16:	b003      	add	sp, #12
 800ac18:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ac1c:	f7ff bfe2 	b.w	800abe4 <with_errno>

0800ac20 <__math_uflow>:
 800ac20:	b508      	push	{r3, lr}
 800ac22:	2200      	movs	r2, #0
 800ac24:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800ac28:	f7ff ffe6 	bl	800abf8 <xflow>
 800ac2c:	ec41 0b10 	vmov	d0, r0, r1
 800ac30:	bd08      	pop	{r3, pc}

0800ac32 <__math_oflow>:
 800ac32:	b508      	push	{r3, lr}
 800ac34:	2200      	movs	r2, #0
 800ac36:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800ac3a:	f7ff ffdd 	bl	800abf8 <xflow>
 800ac3e:	ec41 0b10 	vmov	d0, r0, r1
 800ac42:	bd08      	pop	{r3, pc}

0800ac44 <__ieee754_sqrt>:
 800ac44:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac48:	ec55 4b10 	vmov	r4, r5, d0
 800ac4c:	4e67      	ldr	r6, [pc, #412]	; (800adec <__ieee754_sqrt+0x1a8>)
 800ac4e:	43ae      	bics	r6, r5
 800ac50:	ee10 0a10 	vmov	r0, s0
 800ac54:	ee10 2a10 	vmov	r2, s0
 800ac58:	4629      	mov	r1, r5
 800ac5a:	462b      	mov	r3, r5
 800ac5c:	d10d      	bne.n	800ac7a <__ieee754_sqrt+0x36>
 800ac5e:	f7f5 fc6f 	bl	8000540 <__aeabi_dmul>
 800ac62:	4602      	mov	r2, r0
 800ac64:	460b      	mov	r3, r1
 800ac66:	4620      	mov	r0, r4
 800ac68:	4629      	mov	r1, r5
 800ac6a:	f7f5 fab3 	bl	80001d4 <__adddf3>
 800ac6e:	4604      	mov	r4, r0
 800ac70:	460d      	mov	r5, r1
 800ac72:	ec45 4b10 	vmov	d0, r4, r5
 800ac76:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac7a:	2d00      	cmp	r5, #0
 800ac7c:	dc0b      	bgt.n	800ac96 <__ieee754_sqrt+0x52>
 800ac7e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800ac82:	4326      	orrs	r6, r4
 800ac84:	d0f5      	beq.n	800ac72 <__ieee754_sqrt+0x2e>
 800ac86:	b135      	cbz	r5, 800ac96 <__ieee754_sqrt+0x52>
 800ac88:	f7f5 faa2 	bl	80001d0 <__aeabi_dsub>
 800ac8c:	4602      	mov	r2, r0
 800ac8e:	460b      	mov	r3, r1
 800ac90:	f7f5 fd80 	bl	8000794 <__aeabi_ddiv>
 800ac94:	e7eb      	b.n	800ac6e <__ieee754_sqrt+0x2a>
 800ac96:	1509      	asrs	r1, r1, #20
 800ac98:	f000 808d 	beq.w	800adb6 <__ieee754_sqrt+0x172>
 800ac9c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aca0:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 800aca4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800aca8:	07c9      	lsls	r1, r1, #31
 800acaa:	bf5c      	itt	pl
 800acac:	005b      	lslpl	r3, r3, #1
 800acae:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 800acb2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800acb6:	bf58      	it	pl
 800acb8:	0052      	lslpl	r2, r2, #1
 800acba:	2500      	movs	r5, #0
 800acbc:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800acc0:	1076      	asrs	r6, r6, #1
 800acc2:	0052      	lsls	r2, r2, #1
 800acc4:	f04f 0e16 	mov.w	lr, #22
 800acc8:	46ac      	mov	ip, r5
 800acca:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800acce:	eb0c 0001 	add.w	r0, ip, r1
 800acd2:	4298      	cmp	r0, r3
 800acd4:	bfde      	ittt	le
 800acd6:	1a1b      	suble	r3, r3, r0
 800acd8:	eb00 0c01 	addle.w	ip, r0, r1
 800acdc:	186d      	addle	r5, r5, r1
 800acde:	005b      	lsls	r3, r3, #1
 800ace0:	f1be 0e01 	subs.w	lr, lr, #1
 800ace4:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800ace8:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800acec:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800acf0:	d1ed      	bne.n	800acce <__ieee754_sqrt+0x8a>
 800acf2:	4674      	mov	r4, lr
 800acf4:	2720      	movs	r7, #32
 800acf6:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800acfa:	4563      	cmp	r3, ip
 800acfc:	eb01 000e 	add.w	r0, r1, lr
 800ad00:	dc02      	bgt.n	800ad08 <__ieee754_sqrt+0xc4>
 800ad02:	d113      	bne.n	800ad2c <__ieee754_sqrt+0xe8>
 800ad04:	4290      	cmp	r0, r2
 800ad06:	d811      	bhi.n	800ad2c <__ieee754_sqrt+0xe8>
 800ad08:	2800      	cmp	r0, #0
 800ad0a:	eb00 0e01 	add.w	lr, r0, r1
 800ad0e:	da57      	bge.n	800adc0 <__ieee754_sqrt+0x17c>
 800ad10:	f1be 0f00 	cmp.w	lr, #0
 800ad14:	db54      	blt.n	800adc0 <__ieee754_sqrt+0x17c>
 800ad16:	f10c 0801 	add.w	r8, ip, #1
 800ad1a:	eba3 030c 	sub.w	r3, r3, ip
 800ad1e:	4290      	cmp	r0, r2
 800ad20:	bf88      	it	hi
 800ad22:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800ad26:	1a12      	subs	r2, r2, r0
 800ad28:	440c      	add	r4, r1
 800ad2a:	46c4      	mov	ip, r8
 800ad2c:	005b      	lsls	r3, r3, #1
 800ad2e:	3f01      	subs	r7, #1
 800ad30:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800ad34:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800ad38:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800ad3c:	d1dd      	bne.n	800acfa <__ieee754_sqrt+0xb6>
 800ad3e:	4313      	orrs	r3, r2
 800ad40:	d01b      	beq.n	800ad7a <__ieee754_sqrt+0x136>
 800ad42:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 800adf0 <__ieee754_sqrt+0x1ac>
 800ad46:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 800adf4 <__ieee754_sqrt+0x1b0>
 800ad4a:	e9da 0100 	ldrd	r0, r1, [sl]
 800ad4e:	e9db 2300 	ldrd	r2, r3, [fp]
 800ad52:	f7f5 fa3d 	bl	80001d0 <__aeabi_dsub>
 800ad56:	e9da 8900 	ldrd	r8, r9, [sl]
 800ad5a:	4602      	mov	r2, r0
 800ad5c:	460b      	mov	r3, r1
 800ad5e:	4640      	mov	r0, r8
 800ad60:	4649      	mov	r1, r9
 800ad62:	f7f5 fe69 	bl	8000a38 <__aeabi_dcmple>
 800ad66:	b140      	cbz	r0, 800ad7a <__ieee754_sqrt+0x136>
 800ad68:	f1b4 3fff 	cmp.w	r4, #4294967295
 800ad6c:	e9da 0100 	ldrd	r0, r1, [sl]
 800ad70:	e9db 2300 	ldrd	r2, r3, [fp]
 800ad74:	d126      	bne.n	800adc4 <__ieee754_sqrt+0x180>
 800ad76:	3501      	adds	r5, #1
 800ad78:	463c      	mov	r4, r7
 800ad7a:	106a      	asrs	r2, r5, #1
 800ad7c:	0863      	lsrs	r3, r4, #1
 800ad7e:	07e9      	lsls	r1, r5, #31
 800ad80:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800ad84:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800ad88:	bf48      	it	mi
 800ad8a:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800ad8e:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 800ad92:	461c      	mov	r4, r3
 800ad94:	e76d      	b.n	800ac72 <__ieee754_sqrt+0x2e>
 800ad96:	0ad3      	lsrs	r3, r2, #11
 800ad98:	3815      	subs	r0, #21
 800ad9a:	0552      	lsls	r2, r2, #21
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d0fa      	beq.n	800ad96 <__ieee754_sqrt+0x152>
 800ada0:	02dc      	lsls	r4, r3, #11
 800ada2:	d50a      	bpl.n	800adba <__ieee754_sqrt+0x176>
 800ada4:	f1c1 0420 	rsb	r4, r1, #32
 800ada8:	fa22 f404 	lsr.w	r4, r2, r4
 800adac:	1e4d      	subs	r5, r1, #1
 800adae:	408a      	lsls	r2, r1
 800adb0:	4323      	orrs	r3, r4
 800adb2:	1b41      	subs	r1, r0, r5
 800adb4:	e772      	b.n	800ac9c <__ieee754_sqrt+0x58>
 800adb6:	4608      	mov	r0, r1
 800adb8:	e7f0      	b.n	800ad9c <__ieee754_sqrt+0x158>
 800adba:	005b      	lsls	r3, r3, #1
 800adbc:	3101      	adds	r1, #1
 800adbe:	e7ef      	b.n	800ada0 <__ieee754_sqrt+0x15c>
 800adc0:	46e0      	mov	r8, ip
 800adc2:	e7aa      	b.n	800ad1a <__ieee754_sqrt+0xd6>
 800adc4:	f7f5 fa06 	bl	80001d4 <__adddf3>
 800adc8:	e9da 8900 	ldrd	r8, r9, [sl]
 800adcc:	4602      	mov	r2, r0
 800adce:	460b      	mov	r3, r1
 800add0:	4640      	mov	r0, r8
 800add2:	4649      	mov	r1, r9
 800add4:	f7f5 fe26 	bl	8000a24 <__aeabi_dcmplt>
 800add8:	b120      	cbz	r0, 800ade4 <__ieee754_sqrt+0x1a0>
 800adda:	1ca0      	adds	r0, r4, #2
 800addc:	bf08      	it	eq
 800adde:	3501      	addeq	r5, #1
 800ade0:	3402      	adds	r4, #2
 800ade2:	e7ca      	b.n	800ad7a <__ieee754_sqrt+0x136>
 800ade4:	3401      	adds	r4, #1
 800ade6:	f024 0401 	bic.w	r4, r4, #1
 800adea:	e7c6      	b.n	800ad7a <__ieee754_sqrt+0x136>
 800adec:	7ff00000 	.word	0x7ff00000
 800adf0:	200000d0 	.word	0x200000d0
 800adf4:	200000d8 	.word	0x200000d8

0800adf8 <_init>:
 800adf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adfa:	bf00      	nop
 800adfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800adfe:	bc08      	pop	{r3}
 800ae00:	469e      	mov	lr, r3
 800ae02:	4770      	bx	lr

0800ae04 <_fini>:
 800ae04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae06:	bf00      	nop
 800ae08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae0a:	bc08      	pop	{r3}
 800ae0c:	469e      	mov	lr, r3
 800ae0e:	4770      	bx	lr
