{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511198083015 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511198083030 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 20 15:14:42 2017 " "Processing started: Mon Nov 20 15:14:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511198083030 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511198083030 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto_final -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto_final -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511198083030 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1511198083452 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511198083452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8b_pipo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_8b_pipo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_8b_pipo-functional " "Found design unit 1: reg_8b_pipo-functional" {  } { { "reg_8b_pipo.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/reg_8b_pipo.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511198098468 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_8b_pipo " "Found entity 1: reg_8b_pipo" {  } { { "reg_8b_pipo.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/reg_8b_pipo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511198098468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511198098468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_printer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_printer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_printer-behavior " "Found design unit 1: lcd_printer-behavior" {  } { { "lcd_printer.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/lcd_printer.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511198098468 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_printer " "Found entity 1: lcd_printer" {  } { { "lcd_printer.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/lcd_printer.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511198098468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511198098468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller-controller " "Found design unit 1: lcd_controller-controller" {  } { { "lcd_controller.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/lcd_controller.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511198098468 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd_controller.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/lcd_controller.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511198098468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511198098468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-funcional " "Found design unit 1: main-funcional" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511198098468 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511198098468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511198098468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-funcional " "Found design unit 1: datapath-funcional" {  } { { "datapath.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/datapath.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511198098468 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/datapath.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511198098468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511198098468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-funcional " "Found design unit 1: controller-funcional" {  } { { "controller.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/controller.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511198098468 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/controller.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511198098468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511198098468 ""}
{ "Error" "EVRFX_VHDL_WRONG_VAR_ASSIGN_ERR" "char lcd_printer.vhd(104) " "VHDL Variable Assignment Statement error at lcd_printer.vhd(104): Variable Assignment Statement must use := to assign value to variable \"char\"" {  } { { "lcd_printer.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/lcd_printer.vhd" 104 0 0 } }  } 0 10527 "VHDL Variable Assignment Statement error at %2!s!: Variable Assignment Statement must use := to assign value to variable \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511198098468 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "631 " "Peak virtual memory: 631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511198098656 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 20 15:14:58 2017 " "Processing ended: Mon Nov 20 15:14:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511198098656 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511198098656 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511198098656 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511198098656 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511198099281 ""}
