#pragma once
#include <cassert>
#include <cstdlib>
#include <stdint.h>
#include "constants.h"
#include "Cpu.h"

namespace {
    // M, N ï¿½ï¿½ 8bitï¿½ï¿½ï¿½ï¿½ï¿½tï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½A C ï¿½ï¿½ï¿½Lï¿½ï¿½ï¿½ï¿½ï¿½[ï¿½tï¿½ï¿½ï¿½Oï¿½Æ‚ï¿½ï¿½ï¿½ï¿½Æ‚ï¿½ï¿½AN + M + C ï¿½ï¿½ï¿½Iï¿½[ï¿½oï¿½[ï¿½tï¿½ï¿½ï¿½[ï¿½ï¿½ï¿½é‚©ï¿½H
    // ï¿½ï¿½ï¿½ï¿½ï¿½tï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ì‰ï¿½ï¿½ï¿½ï¿½Zï¿½Iï¿½[ï¿½oï¿½[ï¿½tï¿½ï¿½ï¿½[ï¿½ï¿½ï¿½è‚¾ï¿½ï¿½ï¿½Aï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ uint8_tï¿½Å‚ï¿½ï¿½é‚±ï¿½Æ‚É’ï¿½ï¿½Ó‚ï¿½ï¿½ï¿½(ï¿½ï¿½ï¿½ï¿½ï¿½tï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ÌƒIï¿½[ï¿½oï¿½[ï¿½tï¿½ï¿½ï¿½[ï¿½Í–ï¿½ï¿½ï¿½`)
    bool isSignedOverFlowed(uint8_t N, uint8_t M, bool C)
    {
        uint8_t res = N + M + C;
        return ((M ^ res) & (N ^ res) & 0x80) == 0x80;
    }

    // 8bit ï¿½ï¿½ï¿½ï¿½ï¿½Â‚ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½É‚ï¿½ï¿½ï¿½ï¿½ï¿½ n ï¿½ï¿½ 2ï¿½Ì•â”ï¿½\ï¿½ï¿½ï¿½ï¿½ï¿½æ“¾ï¿½ï¿½ï¿½ï¿½
    uint8_t GetTwosComplement(uint8_t n)
    {
        return ~n + 1;
    }
}

namespace nes { namespace detail {
	Instruction ByteToInstruction(uint8_t byte)
	{
		switch (byte)
		{
        case 0x69:
            return Instruction(Opcode::ADC, AddressingMode::Immediate, 2, 2);
        case 0x65:
            return Instruction(Opcode::ADC, AddressingMode::ZeroPage, 2, 3);
        case 0x75:
            return Instruction(Opcode::ADC, AddressingMode::ZeroPageX, 2, 4);
        case 0x6D:
            return Instruction(Opcode::ADC, AddressingMode::Absolute, 3, 4);
        case 0x7D:
            return Instruction(Opcode::ADC, AddressingMode::AbsoluteX, 3, 4);
        case 0x79:
            return Instruction(Opcode::ADC, AddressingMode::AbsoluteY, 3, 4);
        case 0x61:
            return Instruction(Opcode::ADC, AddressingMode::IndirectX, 2, 6);
        case 0x71:
            return Instruction(Opcode::ADC, AddressingMode::IndirectY, 2, 5);
        case 0x29:
            return Instruction(Opcode::AND, AddressingMode::Immediate, 2, 2);
        case 0x25:
            return Instruction(Opcode::AND, AddressingMode::ZeroPage, 2, 3);
        case 0x35:
            return Instruction(Opcode::AND, AddressingMode::ZeroPageX, 2, 4);
        case 0x2D:
            return Instruction(Opcode::AND, AddressingMode::Absolute, 3, 4);
        case 0x3D:
            return Instruction(Opcode::AND, AddressingMode::AbsoluteX, 3, 4);
        case 0x39:
            return Instruction(Opcode::AND, AddressingMode::AbsoluteY, 3, 4);
        case 0x21:
            return Instruction(Opcode::AND, AddressingMode::IndirectX, 2, 6);
        case 0x31:
            return Instruction(Opcode::AND, AddressingMode::IndirectY, 2, 5);
        case 0x0A:
            return Instruction(Opcode::ASL, AddressingMode::Accumulator, 1, 2);
        case 0x06:
            return Instruction(Opcode::ASL, AddressingMode::ZeroPage, 2, 5);
        case 0x16:
            return Instruction(Opcode::ASL, AddressingMode::ZeroPageX, 2, 6);
        case 0x0E:
            return Instruction(Opcode::ASL, AddressingMode::Absolute, 3, 6);
        case 0x1E:
            return Instruction(Opcode::ASL, AddressingMode::AbsoluteX, 3, 7);
        case 0x90:
            return Instruction(Opcode::BCC, AddressingMode::Relative, 2, 2);
        case 0xB0:
            return Instruction(Opcode::BCS, AddressingMode::Relative, 2, 2);
        case 0xF0:
            return Instruction(Opcode::BEQ, AddressingMode::Relative, 2, 2);
        case 0x24:
            return Instruction(Opcode::BIT, AddressingMode::ZeroPage, 2, 3);
        case 0x2C:
            return Instruction(Opcode::BIT, AddressingMode::Absolute, 3, 4);
        case 0x30:
            return Instruction(Opcode::BMI, AddressingMode::Relative, 2, 2);
        case 0xD0:
            return Instruction(Opcode::BNE, AddressingMode::Relative, 2, 2);
        case 0x10:
            return Instruction(Opcode::BPL, AddressingMode::Relative, 2, 2);
        case 0x00:
            return Instruction(Opcode::BRK, AddressingMode::Implied, 1, 7);
        case 0x50:
            return Instruction(Opcode::BVC, AddressingMode::Relative, 2, 2);
        case 0x70:
            return Instruction(Opcode::BVS, AddressingMode::Relative, 2, 2);
        case 0x18:
            return Instruction(Opcode::CLC, AddressingMode::Implied, 1, 2);
        case 0xD8:
            return Instruction(Opcode::CLD, AddressingMode::Implied, 1, 2);
        case 0x58:
            return Instruction(Opcode::CLI, AddressingMode::Implied, 1, 2);
        case 0xB8:
            return Instruction(Opcode::CLV, AddressingMode::Implied, 1, 2);
        case 0xC9:
            return Instruction(Opcode::CMP, AddressingMode::Immediate, 2, 2);
        case 0xC5:
            return Instruction(Opcode::CMP, AddressingMode::ZeroPage, 2, 3);
        case 0xD5:
            return Instruction(Opcode::CMP, AddressingMode::ZeroPageX, 2, 4);
        case 0xCD:
            return Instruction(Opcode::CMP, AddressingMode::Absolute, 3, 4);
        case 0xDD:
            return Instruction(Opcode::CMP, AddressingMode::AbsoluteX, 3, 4);
        case 0xD9:
            return Instruction(Opcode::CMP, AddressingMode::AbsoluteY, 3, 4);
        case 0xC1:
            return Instruction(Opcode::CMP, AddressingMode::IndirectX, 2, 6);
        case 0xD1:
            return Instruction(Opcode::CMP, AddressingMode::IndirectY, 2, 5);
        case 0xE0:
            return Instruction(Opcode::CPX, AddressingMode::Immediate, 2, 2);
        case 0xE4:
            return Instruction(Opcode::CPX, AddressingMode::ZeroPage, 2, 3);
        case 0xEC:
            return Instruction(Opcode::CPX, AddressingMode::Absolute, 3, 4);
        case 0xC0:
            return Instruction(Opcode::CPY, AddressingMode::Immediate, 2, 2);
        case 0xC4:
            return Instruction(Opcode::CPY, AddressingMode::ZeroPage, 2, 3);
        case 0xCC:
            return Instruction(Opcode::CPY, AddressingMode::Absolute, 3, 4);
        case 0xC6:
            return Instruction(Opcode::DEC, AddressingMode::ZeroPage, 2, 5);
        case 0xD6:
            return Instruction(Opcode::DEC, AddressingMode::ZeroPageX, 2, 6);
        case 0xCE:
            return Instruction(Opcode::DEC, AddressingMode::Absolute, 3, 6);
        case 0xDE:
            return Instruction(Opcode::DEC, AddressingMode::AbsoluteX, 3, 7);
        case 0xCA:
            return Instruction(Opcode::DEX, AddressingMode::Implied, 1, 2);
        case 0x88:
            return Instruction(Opcode::DEY, AddressingMode::Implied, 1, 2);
        case 0x49:
            return Instruction(Opcode::EOR, AddressingMode::Immediate, 2, 2);
        case 0x45:
            return Instruction(Opcode::EOR, AddressingMode::ZeroPage, 2, 3);
        case 0x55:
            return Instruction(Opcode::EOR, AddressingMode::ZeroPageX, 2, 4);
        case 0x4D:
            return Instruction(Opcode::EOR, AddressingMode::Absolute, 3, 4);
        case 0x5D:
            return Instruction(Opcode::EOR, AddressingMode::AbsoluteX, 3, 4);
        case 0x59:
            return Instruction(Opcode::EOR, AddressingMode::AbsoluteY, 3, 4);
        case 0x41:
            return Instruction(Opcode::EOR, AddressingMode::IndirectX, 2, 6);
        case 0x51:
            return Instruction(Opcode::EOR, AddressingMode::IndirectY, 2, 5);
        case 0xE6:
            return Instruction(Opcode::INC, AddressingMode::ZeroPage, 2, 5);
        case 0xF6:
            return Instruction(Opcode::INC, AddressingMode::ZeroPageX, 2, 6);
        case 0xEE:
            return Instruction(Opcode::INC, AddressingMode::Absolute, 3, 6);
        case 0xFE:
            return Instruction(Opcode::INC, AddressingMode::AbsoluteX, 3, 7);
        case 0xE8:
            return Instruction(Opcode::INX, AddressingMode::Implied, 1, 2);
        case 0xC8:
            return Instruction(Opcode::INY, AddressingMode::Implied, 1, 2);
        case 0x4C:
            return Instruction(Opcode::JMP, AddressingMode::Absolute, 3, 3);
        case 0x6C:
            return Instruction(Opcode::JMP, AddressingMode::Indirect, 3, 5);
        case 0x20:
            return Instruction(Opcode::JSR, AddressingMode::Absolute, 3, 6);
        case 0xA9:
            return Instruction(Opcode::LDA, AddressingMode::Immediate, 2, 2);
        case 0xA5:
            return Instruction(Opcode::LDA, AddressingMode::ZeroPage, 2, 3);
        case 0xB5:
            return Instruction(Opcode::LDA, AddressingMode::ZeroPageX, 2, 4);
        case 0xAD:
            return Instruction(Opcode::LDA, AddressingMode::Absolute, 3, 4);
        case 0xBD:
            return Instruction(Opcode::LDA, AddressingMode::AbsoluteX, 3, 4);
        case 0xB9:
            return Instruction(Opcode::LDA, AddressingMode::AbsoluteY, 3, 4);
        case 0xA1:
            return Instruction(Opcode::LDA, AddressingMode::IndirectX, 2, 6);
        case 0xB1:
            return Instruction(Opcode::LDA, AddressingMode::IndirectY, 2, 5);
        case 0xA2:
            return Instruction(Opcode::LDX, AddressingMode::Immediate, 2, 2);
        case 0xA6:
            return Instruction(Opcode::LDX, AddressingMode::ZeroPage, 2, 3);
        case 0xB6:
            return Instruction(Opcode::LDX, AddressingMode::ZeroPageY, 2, 4);
        case 0xAE:
            return Instruction(Opcode::LDX, AddressingMode::Absolute, 3, 4);
        case 0xBE:
            return Instruction(Opcode::LDX, AddressingMode::AbsoluteY, 3, 4);
        case 0xA0:
            return Instruction(Opcode::LDY, AddressingMode::Immediate, 2, 2);
        case 0xA4:
            return Instruction(Opcode::LDY, AddressingMode::ZeroPage, 2, 3);
        case 0xB4:
            return Instruction(Opcode::LDY, AddressingMode::ZeroPageX, 2, 4);
        case 0xAC:
            return Instruction(Opcode::LDY, AddressingMode::Absolute, 3, 4);
        case 0xBC:
            return Instruction(Opcode::LDY, AddressingMode::AbsoluteX, 3, 4);
        case 0x4A:
            return Instruction(Opcode::LSR, AddressingMode::Accumulator, 1, 2);
        case 0x46:
            return Instruction(Opcode::LSR, AddressingMode::ZeroPage, 2, 5);
        case 0x56:
            return Instruction(Opcode::LSR, AddressingMode::ZeroPageX, 2, 6);
        case 0x4E:
            return Instruction(Opcode::LSR, AddressingMode::Absolute, 3, 6);
        case 0x5E:
            return Instruction(Opcode::LSR, AddressingMode::AbsoluteX, 3, 7);
        case 0xEA:
            return Instruction(Opcode::NOP, AddressingMode::Implied, 1, 2);
        case 0x09:
            return Instruction(Opcode::ORA, AddressingMode::Immediate, 2, 2);
        case 0x05:
            return Instruction(Opcode::ORA, AddressingMode::ZeroPage, 2, 3);
        case 0x15:
            return Instruction(Opcode::ORA, AddressingMode::ZeroPageX, 2, 4);
        case 0x0D:
            return Instruction(Opcode::ORA, AddressingMode::Absolute, 3, 4);
        case 0x1D:
            return Instruction(Opcode::ORA, AddressingMode::AbsoluteX, 3, 4);
        case 0x19:
            return Instruction(Opcode::ORA, AddressingMode::AbsoluteY, 3, 4);
        case 0x01:
            return Instruction(Opcode::ORA, AddressingMode::IndirectX, 2, 6);
        case 0x11:
            return Instruction(Opcode::ORA, AddressingMode::IndirectY, 2, 5);
        case 0x48:
            return Instruction(Opcode::PHA, AddressingMode::Implied, 1, 3);
        case 0x08:
            return Instruction(Opcode::PHP, AddressingMode::Implied, 1, 3);
        case 0x68:
            return Instruction(Opcode::PLA, AddressingMode::Implied, 1, 4);
        case 0x28:
            return Instruction(Opcode::PLP, AddressingMode::Implied, 1, 4);
        case 0x2A:
            return Instruction(Opcode::ROL, AddressingMode::Accumulator, 1, 2);
        case 0x26:
            return Instruction(Opcode::ROL, AddressingMode::ZeroPage, 2, 5);
        case 0x36:
            return Instruction(Opcode::ROL, AddressingMode::ZeroPageX, 2, 6);
        case 0x2E:
            return Instruction(Opcode::ROL, AddressingMode::Absolute, 3, 6);
        case 0x3E:
            return Instruction(Opcode::ROL, AddressingMode::AbsoluteX, 3, 7);
        case 0x6A:
            return Instruction(Opcode::ROR, AddressingMode::Accumulator, 1, 2);
        case 0x66:
            return Instruction(Opcode::ROR, AddressingMode::ZeroPage, 2, 5);
        case 0x76:
            return Instruction(Opcode::ROR, AddressingMode::ZeroPageX, 2, 6);
        case 0x6E:
            return Instruction(Opcode::ROR, AddressingMode::Absolute, 3, 6);
        case 0x7E:
            return Instruction(Opcode::ROR, AddressingMode::AbsoluteX, 3, 7);
        case 0x40:
            return Instruction(Opcode::RTI, AddressingMode::Implied, 1, 6);
        case 0x60:
            return Instruction(Opcode::RTS, AddressingMode::Implied, 1, 6);
        case 0xE9:
            return Instruction(Opcode::SBC, AddressingMode::Immediate, 2, 2);
        case 0xE5:
            return Instruction(Opcode::SBC, AddressingMode::ZeroPage, 2, 3);
        case 0xF5:
            return Instruction(Opcode::SBC, AddressingMode::ZeroPageX, 2, 4);
        case 0xED:
            return Instruction(Opcode::SBC, AddressingMode::Absolute, 3, 4);
        case 0xFD:
            return Instruction(Opcode::SBC, AddressingMode::AbsoluteX, 3, 4);
        case 0xF9:
            return Instruction(Opcode::SBC, AddressingMode::AbsoluteY, 3, 4);
        case 0xE1:
            return Instruction(Opcode::SBC, AddressingMode::IndirectX, 2, 6);
        case 0xF1:
            return Instruction(Opcode::SBC, AddressingMode::IndirectY, 2, 5);
        case 0x38:
            return Instruction(Opcode::SEC, AddressingMode::Implied, 1, 2);
        case 0xF8:
            return Instruction(Opcode::SED, AddressingMode::Implied, 1, 2);
        case 0x78:
            return Instruction(Opcode::SEI, AddressingMode::Implied, 1, 2);
        case 0x85:
            return Instruction(Opcode::STA, AddressingMode::ZeroPage, 2, 3);
        case 0x95:
            return Instruction(Opcode::STA, AddressingMode::ZeroPageX, 2, 4);
        case 0x8D:
            return Instruction(Opcode::STA, AddressingMode::Absolute, 3, 4);
        case 0x9D:
            return Instruction(Opcode::STA, AddressingMode::AbsoluteX, 3, 5);
        case 0x99:
            return Instruction(Opcode::STA, AddressingMode::AbsoluteY, 3, 5);
        case 0x81:
            return Instruction(Opcode::STA, AddressingMode::IndirectX, 2, 6);
        case 0x91:
            return Instruction(Opcode::STA, AddressingMode::IndirectY, 2, 6);
        case 0x86:
            return Instruction(Opcode::STX, AddressingMode::ZeroPage, 2, 3);
        case 0x96:
            return Instruction(Opcode::STX, AddressingMode::ZeroPageY, 2, 4);
        case 0x8E:
            return Instruction(Opcode::STX, AddressingMode::Absolute, 3, 4);
        case 0x84:
            return Instruction(Opcode::STY, AddressingMode::ZeroPage, 2, 3);
        case 0x94:
            return Instruction(Opcode::STY, AddressingMode::ZeroPageX, 2, 4);
        case 0x8C:
            return Instruction(Opcode::STY, AddressingMode::Absolute, 3, 4);
        case 0xAA:
            return Instruction(Opcode::TAX, AddressingMode::Implied, 1, 2);
        case 0xA8:
            return Instruction(Opcode::TAY, AddressingMode::Implied, 1, 2);
        case 0xBA:
            return Instruction(Opcode::TSX, AddressingMode::Implied, 1, 2);
        case 0x8A:
            return Instruction(Opcode::TXA, AddressingMode::Implied, 1, 2);
        case 0x9A:
            return Instruction(Opcode::TXS, AddressingMode::Implied, 1, 2);
        case 0x98:
            return Instruction(Opcode::TYA, AddressingMode::Implied, 1, 2);
        // unofficial opcodes
        case 0x4B:
            return Instruction(Opcode::ALR, AddressingMode::Immediate, 2, 2);
        case 0x0B:
            return Instruction(Opcode::ANC, AddressingMode::Immediate, 2, 2);
        case 0x6B:
            return Instruction(Opcode::ARR, AddressingMode::Immediate, 2, 2);
        case 0xCB:
            return Instruction(Opcode::AXS, AddressingMode::Immediate, 2, 2);
        case 0xA3:
            return Instruction(Opcode::LAX, AddressingMode::IndirectX, 2, 6);
        case 0xA7:
            return Instruction(Opcode::LAX, AddressingMode::ZeroPage, 2, 3);
        case 0xAF:
            return Instruction(Opcode::LAX, AddressingMode::Absolute, 3, 4);
        case 0xB3:
            return Instruction(Opcode::LAX, AddressingMode::IndirectY, 2, 5);
        case 0xB7:
            return Instruction(Opcode::LAX, AddressingMode::ZeroPageY, 2, 4);
        case 0xBF:
            return Instruction(Opcode::LAX, AddressingMode::AbsoluteY, 3, 4);
        case 0x83:
            return Instruction(Opcode::SAX, AddressingMode::IndirectX, 2, 6);
        case 0x87:
            return Instruction(Opcode::SAX, AddressingMode::ZeroPage, 2, 3);
        case 0x8F:
            return Instruction(Opcode::SAX, AddressingMode::Absolute, 3, 4);
        case 0x97:
            return Instruction(Opcode::SAX, AddressingMode::ZeroPageY, 2, 4);
        case 0xC3:
            return Instruction(Opcode::DCP, AddressingMode::IndirectX, 2, 8);
        case 0xC7:
            return Instruction(Opcode::DCP, AddressingMode::ZeroPage, 2, 5);
        case 0xCF:
            return Instruction(Opcode::DCP, AddressingMode::Absolute, 3, 6);
        case 0xD3:
            return Instruction(Opcode::DCP, AddressingMode::IndirectY, 2, 8);
        case 0xD7:
            return Instruction(Opcode::DCP, AddressingMode::ZeroPageX, 2, 6);
        case 0xDB:
            return Instruction(Opcode::DCP, AddressingMode::AbsoluteY, 3, 7);
        case 0xDF:
            return Instruction(Opcode::DCP, AddressingMode::AbsoluteX, 3, 7);
        case 0xE3:
            return Instruction(Opcode::ISC, AddressingMode::IndirectX, 2, 8);
        case 0xE7:
            return Instruction(Opcode::ISC, AddressingMode::ZeroPage, 2, 5);
        case 0xEF:
            return Instruction(Opcode::ISC, AddressingMode::Absolute, 3, 6);
        case 0xF3:
            return Instruction(Opcode::ISC, AddressingMode::IndirectY, 2, 8);
        case 0xF7:
            return Instruction(Opcode::ISC, AddressingMode::ZeroPageX, 2, 6);
        case 0xFB:
            return Instruction(Opcode::ISC, AddressingMode::AbsoluteY, 3, 7);
        case 0xFF:
            return Instruction(Opcode::ISC, AddressingMode::AbsoluteX, 3, 7);
        case 0x23:
            return Instruction(Opcode::RLA, AddressingMode::IndirectX, 2, 8);
        case 0x27:
            return Instruction(Opcode::RLA, AddressingMode::ZeroPage, 2, 5);
        case 0x2F:
            return Instruction(Opcode::RLA, AddressingMode::Absolute, 3, 6);
        case 0x33:
            return Instruction(Opcode::RLA, AddressingMode::IndirectY, 2, 8);
        case 0x37:
            return Instruction(Opcode::RLA, AddressingMode::ZeroPageX, 2, 6);
        case 0x3B:
            return Instruction(Opcode::RLA, AddressingMode::AbsoluteY, 3, 7);
        case 0x3F:
            return Instruction(Opcode::RLA, AddressingMode::AbsoluteX, 3, 7);
        case 0x63:
            return Instruction(Opcode::RRA, AddressingMode::IndirectX, 2, 8);
        case 0x67:
            return Instruction(Opcode::RRA, AddressingMode::ZeroPage, 2, 5);
        case 0x6F:
            return Instruction(Opcode::RRA, AddressingMode::Absolute, 3, 6);
        case 0x73:
            return Instruction(Opcode::RRA, AddressingMode::IndirectY, 2, 8);
        case 0x77:
            return Instruction(Opcode::RRA, AddressingMode::ZeroPageX, 2, 6);
        case 0x7B:
            return Instruction(Opcode::RRA, AddressingMode::AbsoluteY, 3, 7);
        case 0x7F:
            return Instruction(Opcode::RRA, AddressingMode::AbsoluteX, 3, 7);
        case 0x03:
            return Instruction(Opcode::SLO, AddressingMode::IndirectX, 2, 8);
        case 0x07:
            return Instruction(Opcode::SLO, AddressingMode::ZeroPage, 2, 5);
        case 0x0F:
            return Instruction(Opcode::SLO, AddressingMode::Absolute, 3, 6);
        case 0x13:
            return Instruction(Opcode::SLO, AddressingMode::IndirectY, 2, 8);
        case 0x17:
            return Instruction(Opcode::SLO, AddressingMode::ZeroPageX, 2, 6);
        case 0x1B:
            return Instruction(Opcode::SLO, AddressingMode::AbsoluteY, 3, 7);
        case 0x1F:
            return Instruction(Opcode::SLO, AddressingMode::AbsoluteX, 3, 7);
        case 0x43:
            return Instruction(Opcode::SRE, AddressingMode::IndirectX, 2, 8);
        case 0x47:
            return Instruction(Opcode::SRE, AddressingMode::ZeroPage, 2, 5);
        case 0x4F:
            return Instruction(Opcode::SRE, AddressingMode::Absolute, 3, 6);
        case 0x53:
            return Instruction(Opcode::SRE, AddressingMode::IndirectY, 2, 8);
        case 0x57:
            return Instruction(Opcode::SRE, AddressingMode::ZeroPageX, 2, 6);
        case 0x5B:
            return Instruction(Opcode::SRE, AddressingMode::AbsoluteY, 3, 7);
        case 0x5F:
            return Instruction(Opcode::SRE, AddressingMode::AbsoluteX, 3, 7);
        // Duplicated Instructions
        // ADC ï¿½ï¿½ SBC ï¿½Å‘ï¿½pï¿½ï¿½ï¿½ï¿½é‚±ï¿½Æ‚É’ï¿½ï¿½Ó‚ï¿½ï¿½ï¿½
        case 0xEB:
            return Instruction(Opcode::SBC, AddressingMode::Immediate, 2, 2);
        // NOPs
        case 0x1A:
            return Instruction(Opcode::NOP, AddressingMode::Implied, 1, 2);
        case 0x3A:
            return Instruction(Opcode::NOP, AddressingMode::Implied, 1, 2);
        case 0x5A:
            return Instruction(Opcode::NOP, AddressingMode::Implied, 1, 2);
        case 0x7A:
            return Instruction(Opcode::NOP, AddressingMode::Implied, 1, 2);
        case 0xDA:
            return Instruction(Opcode::NOP, AddressingMode::Implied, 1, 2);
        case 0xFA:
            return Instruction(Opcode::NOP, AddressingMode::Implied, 1, 2);
        case 0x80:
            return Instruction(Opcode::SKB, AddressingMode::Immediate, 2, 2);
        case 0x82:
            return Instruction(Opcode::SKB, AddressingMode::Immediate, 2, 2);
        case 0x89:
            return Instruction(Opcode::SKB, AddressingMode::Immediate, 2, 2);
        case 0xC2:
            return Instruction(Opcode::SKB, AddressingMode::Immediate, 2, 2);
        case 0xE2:
            return Instruction(Opcode::SKB, AddressingMode::Immediate, 2, 2);
        // IGN ï¿½ï¿½ï¿½yï¿½[ï¿½Wï¿½Nï¿½ï¿½ï¿½Xï¿½ï¿½ +1 ï¿½Nï¿½ï¿½ï¿½bï¿½Nï¿½H
        case 0x0C:
            return Instruction(Opcode::IGN, AddressingMode::Absolute, 3, 4);
        case 0x1C:
            return Instruction(Opcode::IGN, AddressingMode::AbsoluteX, 3, 4);
        case 0x3C:
            return Instruction(Opcode::IGN, AddressingMode::AbsoluteX, 3, 4);
        case 0x5C:
            return Instruction(Opcode::IGN, AddressingMode::AbsoluteX, 3, 4);
        case 0x7C:
            return Instruction(Opcode::IGN, AddressingMode::AbsoluteX, 3, 4);
        case 0xDC:
            return Instruction(Opcode::IGN, AddressingMode::AbsoluteX, 3, 4);
        case 0xFC:
            return Instruction(Opcode::IGN, AddressingMode::AbsoluteX, 3, 4);
        case 0x04:
            return Instruction(Opcode::IGN, AddressingMode::ZeroPage, 2, 3);
        case 0x44:
            return Instruction(Opcode::IGN, AddressingMode::ZeroPage, 2, 3);
        case 0x64:
            return Instruction(Opcode::IGN, AddressingMode::ZeroPage, 2, 3);
        case 0x14:
            return Instruction(Opcode::IGN, AddressingMode::ZeroPageX, 2, 4);
        case 0x34:
            return Instruction(Opcode::IGN, AddressingMode::ZeroPageX, 2, 4);
        case 0x54:
            return Instruction(Opcode::IGN, AddressingMode::ZeroPageX, 2, 4);
        case 0x74:
            return Instruction(Opcode::IGN, AddressingMode::ZeroPageX, 2, 4);
        case 0xD4:
            return Instruction(Opcode::IGN, AddressingMode::ZeroPageX, 2, 4);
        case 0xF4:
            return Instruction(Opcode::IGN, AddressingMode::ZeroPageX, 2, 4);
        // CLD, CLV, SED ï¿½Í•Kï¿½vï¿½È‚ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½

		default:
			exit(-1);
			break;
		}
	}

    void Cpu::SetNegativeFlag(bool flag)
    {
        if (flag)
        {
            P |= (1 << 7);
        }
        else {
            P &= ~(1 << 7);
        }
    }
    void Cpu::SetOverflowFlag(bool flag)
    {
        if (flag)
        {
            P |= (1 << 6);
        }
        else {
            P &= ~(1 << 6);
        }
    }
    void Cpu::SetBreakFlag(bool flag)
    {
        if (flag)
        {
            P |= (1 << 4);
        }
        else {
            P &= ~(1 << 4);
        }
    }
    void Cpu::SetDecimalFlag(bool flag)
    {
        if (flag)
        {
            P |= (1 << 3);
        }
        else {
            P &= ~(1 << 3);
        }
    }
    void Cpu::SetInterruptFlag(bool flag)
    {
        if (flag)
        {
            P |= (1 << 2);
        }
        else {
            P &= ~(1 << 2);
        }
    }
    void Cpu::SetZeroFlag(bool flag)
    {
        if (flag)
        {
            P |= (1 << 1);
        }
        else {
            P &= ~(1 << 1);
        }
    }
    void Cpu::SetCarryFlag(bool flag)
    {
        if (flag)
        {
            P |= 1;
        }
        else {
            P &= ~(1);
        }
    }

    bool Cpu::GetNegativeFlag()
    {
        return (P & (1 << 7)) == (1 << 7);
    }
    bool Cpu::GetOverflowFlag()
    {
        return (P & (1 << 6)) == (1 << 6);
    }
    bool Cpu::GetBreakFlag()
    {
        return (P & (1 << 4)) == (1 << 4);
    }
    bool Cpu::GetDecimalFlag()
    {
        return (P & (1 << 3)) == (1 << 3);
    }
    bool Cpu::GetInterruptFlag()
    {
        return (P & (1 << 2)) == (1 << 2);
    }
    bool Cpu::GetZeroFlag()
    {
        return (P & (1 << 1)) == (1 << 1);
    }
    bool Cpu::GetCarryFlag()
    {
        return (P & 1) == 1;
    }
    // ï¿½ÎÛ‚ÌƒAï¿½hï¿½ï¿½ï¿½Xï¿½ï¿½ï¿½tï¿½Fï¿½bï¿½`ï¿½ï¿½ï¿½ï¿½Nï¿½Aï¿½lï¿½Ìæ“¾ï¿½ï¿½ï¿½Cï¿½ï¿½ï¿½[ï¿½Íˆï¿½Âï¿½Ì‘wï¿½ï¿½ï¿½Â‚ï¿½ï¿½ï¿½ï¿½Ä‚ï¿½ï¿½ï¿½ï¿½Å‚ï¿½ï¿½
    void Cpu::FetchAddr(AddressingMode mode, uint16_t* pOutAddr, uint8_t* pOutAdditionalCyc)
    {
        // ï¿½Aï¿½hï¿½ï¿½ï¿½Xï¿½ï¿½ï¿½ï¿½È‚ï¿½ï¿½Í‚ï¿½ï¿½Ìlï¿½ç‚ªï¿½ï¿½ï¿½Ä‚ï¿½ï¿½ï¿½vï¿½ï¿½ï¿½Oï¿½ï¿½ï¿½~ï¿½ï¿½ï¿½Oï¿½~ï¿½Xï¿½È‚Ì‚ï¿½ assert ï¿½ï¿½ï¿½Æ‚ï¿½
        assert(mode != AddressingMode::Implied && mode != AddressingMode::Immediate && mode != AddressingMode::Accumulator);

        *pOutAddr = 0;
        *pOutAdditionalCyc = 0;

        // PC ï¿½Í–ï¿½ï¿½ß‚ÆƒIï¿½yï¿½ï¿½ï¿½ï¿½ï¿½hï¿½Ìƒtï¿½Fï¿½bï¿½`ï¿½Å‚Í“ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Aï¿½ï¿½ï¿½ßï¿½ï¿½sï¿½ï¿½É‚Ü‚Æ‚ß‚Ä“ï¿½ï¿½ï¿½ï¿½ï¿½(ï¿½fï¿½oï¿½bï¿½Oï¿½ï¿½ï¿½Oï¿½Ìï¿½ï¿½ï¿½ï¿½Å—Lï¿½ï¿½ï¿½É‚È‚ï¿½cï¿½cï¿½Í‚ï¿½)
        if (mode == AddressingMode::Absolute)
        {
            uint16_t upper = 0;
            uint16_t lower = 0;
            lower = m_pCpuBus->ReadByte(PC + 1);
            upper = m_pCpuBus->ReadByte(PC + 2);

            uint16_t addr = 0;
            addr |= lower;
            addr |= (upper << 8);

            *pOutAddr = addr;
        }
        else if (mode == AddressingMode::ZeroPage)
        {
            uint16_t addr = m_pCpuBus->ReadByte(PC + 1);

            *pOutAddr = addr;
        }
        else if (mode == AddressingMode::ZeroPageX)
        {
            uint8_t lower = m_pCpuBus->ReadByte(PC + 1);
            
            // ï¿½ï¿½Êƒoï¿½Cï¿½gï¿½Ö‚ÌŒï¿½ï¿½ã‚°ï¿½Í–ï¿½ï¿½ï¿½ï¿½Aï¿½È‚Ì‚ï¿½ uint8 ï¿½Ì‚Ü‚Ü‰ï¿½ï¿½Zï¿½ï¿½ï¿½ï¿½
            lower += X;
            *pOutAddr = lower;
        }
        else if (mode == AddressingMode::ZeroPageY)
        {
            uint8_t lower = m_pCpuBus->ReadByte(PC + 1);

            // ï¿½ï¿½Êƒoï¿½Cï¿½gï¿½Ö‚ÌŒï¿½ï¿½ã‚°ï¿½Í–ï¿½ï¿½ï¿½ï¿½Aï¿½È‚Ì‚ï¿½ uint8 ï¿½Ì‚Ü‚Ü‰ï¿½ï¿½Zï¿½ï¿½ï¿½ï¿½
            lower += Y;
            *pOutAddr = lower;
        }
        else if (mode == AddressingMode::AbsoluteX)
        {
            uint16_t upper = 0;
            uint16_t lower = 0;
            lower = m_pCpuBus->ReadByte(PC + 1);
            upper = m_pCpuBus->ReadByte(PC + 2);

            uint16_t addr = 0;
            addr |= lower;
            addr |= (upper << 8);

            uint16_t beforeAddr = addr;
            addr += X;

            *pOutAddr = addr;
            // ï¿½yï¿½[ï¿½Wï¿½Nï¿½ï¿½ï¿½Xï¿½ï¿½ +1 ï¿½Nï¿½ï¿½ï¿½bï¿½N
            if ((beforeAddr & 0xFF00) != (addr & 0xFF00))
            {
                *pOutAdditionalCyc = 1;
            }

        }
        else if (mode == AddressingMode::AbsoluteY)
        {
            uint16_t upper = 0;
            uint16_t lower = 0;
            lower = m_pCpuBus->ReadByte(PC + 1);
            upper = m_pCpuBus->ReadByte(PC + 2);

            uint16_t addr = 0;
            addr |= lower;
            addr |= (upper << 8);

            uint16_t beforeAddr = addr;
            addr += Y;

            *pOutAddr = addr;
            // ï¿½yï¿½[ï¿½Wï¿½Nï¿½ï¿½ï¿½Xï¿½ï¿½ +1 ï¿½Nï¿½ï¿½ï¿½bï¿½N
            if ((beforeAddr & 0xFF00) != (addr & 0xFF00))
            {
                *pOutAdditionalCyc = 1;
            }
        }
        else if (mode == AddressingMode::Relative)
        {
            uint8_t offset = m_pCpuBus->ReadByte(PC + 1);
            // ï¿½ï¿½ï¿½ï¿½ï¿½gï¿½ï¿½ ï¿½ï¿½ï¿½ï¿½(ï¿½áŠ±ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ì‚ÅAï¿½oï¿½Oï¿½ï¿½ï¿½ï¿½ï¿½ï¿½^ï¿½ï¿½(ï¿½Åˆï¿½))
            int32_t signedOffset = static_cast<int8_t>(offset);
            // TORIAEZU: ï¿½tï¿½Fï¿½bï¿½`ï¿½Ï‚Æ‚ï¿½ï¿½ï¿½ï¿½Æ‚ï¿½ï¿½ï¿½ PC ï¿½ï¿½ï¿½Nï¿½_ï¿½É‚ï¿½ï¿½ï¿½
            int32_t signedPC = PC + 2;

            int32_t signedAddr = signedPC + signedOffset;
            // uint16_t ï¿½Éï¿½ï¿½Ü‚ï¿½ï¿½Ä‚ï¿½ï¿½é‚±ï¿½Æ‚ï¿½ï¿½mï¿½F
            assert(signedAddr >= 0 && signedAddr <= 0xFFFF);
            uint16_t addr = static_cast<uint16_t>(signedAddr);

            *pOutAddr = addr;
            // ï¿½yï¿½[ï¿½Wï¿½Nï¿½ï¿½ï¿½Xï¿½ï¿½ +1 ï¿½Nï¿½ï¿½ï¿½bï¿½Nï¿½ARelative ï¿½Íƒuï¿½ï¿½ï¿½ï¿½ï¿½`ï¿½ï¿½ï¿½ß‚Ågï¿½ï¿½ï¿½é‚ªï¿½Aï¿½uï¿½ï¿½ï¿½ï¿½ï¿½`ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½É‚Í‚ï¿½ï¿½ï¿½ï¿½ +1 ï¿½ï¿½ï¿½ï¿½é‚±ï¿½Æ‚É’ï¿½ï¿½Ó‚ï¿½ï¿½ï¿½
            if ((signedPC & 0xFF00) != (addr & 0xFF00))
            {
                *pOutAdditionalCyc = 1;
            }
        }
        else if (mode == AddressingMode::IndirectX)
        {
            // *(lower + X)
            uint8_t indirectLower = 0;
            indirectLower = m_pCpuBus->ReadByte(PC + 1);
            // ï¿½Lï¿½ï¿½ï¿½ï¿½ï¿½[ï¿½Í–ï¿½ï¿½ï¿½ = ï¿½Iï¿½[ï¿½oï¿½[ï¿½tï¿½ï¿½ï¿½[ï¿½ï¿½ï¿½Ä‚ï¿½ï¿½Cï¿½É‚ï¿½ï¿½È‚ï¿½(ï¿½ï¿½ï¿½ï¿½ï¿½È‚ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ÌƒIï¿½[ï¿½oï¿½[ï¿½tï¿½ï¿½ï¿½[ï¿½Í–ï¿½ï¿½ï¿½`ï¿½Å‚È‚ï¿½ï¿½ï¿½ï¿½Æ‚ï¿½ï¿½mï¿½Fï¿½Ï‚ï¿½)
            uint8_t lowerAddr = indirectLower + X;
            uint8_t upperAddr = lowerAddr + 1;
            // Indirect ï¿½È‚Ì‚ÅAFetchAddr ï¿½ï¿½ï¿½ï¿½1ï¿½ï¿½Qï¿½Æ‚ğ”‚ï¿½ï¿½ï¿½
            uint16_t lower = m_pCpuBus->ReadByte(lowerAddr);
            uint16_t upper = m_pCpuBus->ReadByte(upperAddr);

            uint16_t addr = lower | (upper << 8);

            *pOutAddr = addr;
        }
        else if (mode == AddressingMode::IndirectY)
        {
            // *(lower) + Y
            // ï¿½Lï¿½ï¿½ï¿½ï¿½ï¿½[ï¿½Í–ï¿½ï¿½ï¿½ = ï¿½Iï¿½[ï¿½oï¿½[ï¿½tï¿½ï¿½ï¿½[ï¿½ï¿½ï¿½Ä‚ï¿½ï¿½Cï¿½É‚ï¿½ï¿½È‚ï¿½
            uint8_t lowerAddr = m_pCpuBus->ReadByte(PC + 1);
            uint8_t upperAddr = lowerAddr + 1;
            // Indirect ï¿½È‚Ì‚ÅAFetchAddr ï¿½ï¿½ï¿½ï¿½1ï¿½ï¿½Qï¿½Æ‚ğ”‚ï¿½ï¿½ï¿½
            uint16_t lower = m_pCpuBus->ReadByte(lowerAddr);
            uint16_t upper = m_pCpuBus->ReadByte(upperAddr);

            uint16_t addr = lower | (upper << 8);
            uint16_t beforeAddr = addr;

            addr += Y;

            *pOutAddr = addr;
            // ï¿½yï¿½[ï¿½Wï¿½Nï¿½ï¿½ï¿½Xï¿½ï¿½ +1 ï¿½Nï¿½ï¿½ï¿½bï¿½N
            if ((beforeAddr & 0xFF00) != (addr & 0xFF00))
            {
                *pOutAdditionalCyc = 1;
            }
        }
        else if (mode == AddressingMode::Indirect)
        {
            // **(addr)
            uint16_t indirectAddr = 0;
            uint8_t indirectLower = 0;
            uint8_t indirectUpper = 0;

            indirectLower = m_pCpuBus->ReadByte(PC + 1);
            indirectUpper = m_pCpuBus->ReadByte(PC + 2);

            // ï¿½Cï¿½ï¿½ï¿½Nï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½gï¿½É‚ï¿½ï¿½ï¿½ï¿½Ä‰ï¿½ï¿½Êƒoï¿½Cï¿½gï¿½ï¿½ï¿½ï¿½ÌƒLï¿½ï¿½ï¿½ï¿½ï¿½[ï¿½ğ–³ï¿½ï¿½ï¿½ï¿½é‚½ï¿½ß‚ÉAï¿½ï¿½ï¿½Êƒoï¿½Cï¿½gï¿½É‰ï¿½ï¿½Zï¿½ï¿½ï¿½Ä‚ï¿½ï¿½ï¿½Lï¿½ï¿½ï¿½Xï¿½gï¿½ï¿½ï¿½ï¿½(ï¿½Ù‚ï¿½Ü‚ï¿½ï¿½Hï¿½Hï¿½Hï¿½Hï¿½H)
            // ï¿½ï¿½ï¿½ï¿½ï¿½È‚ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ì‰ï¿½ï¿½Zï¿½ÌƒIï¿½[ï¿½oï¿½[ï¿½tï¿½ï¿½ï¿½[ï¿½ï¿½ï¿½Ì‹ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ò‚ï¿½ï¿½Ä‚ï¿½ï¿½ï¿½Ì‚ÅAï¿½ï¿½ï¿½ï¿½`ï¿½ï¿½ï¿½ï¿½(TODO: ï¿½ï¿½ï¿½×‚ï¿½)
            uint8_t indirectLower2 = indirectLower + 1;

            // Indirect ï¿½È‚Ì‚ÅAFetchAddr ï¿½ï¿½ï¿½ï¿½1ï¿½ï¿½Qï¿½Æ‚ğ”‚ï¿½ï¿½ï¿½
            uint16_t addrLower = m_pCpuBus->ReadByte(static_cast<uint16_t>(indirectLower) | (static_cast<uint16_t>(indirectUpper) << 8));
            uint16_t addrUpper = m_pCpuBus->ReadByte(static_cast<uint16_t>(indirectLower2) | (static_cast<uint16_t>(indirectUpper) << 8));

            uint16_t addr = addrLower | (addrUpper << 8);
            *pOutAddr = addr;
        }
        else
        {
            // unexpected default
            exit(-1);
        }
    }

    // ï¿½Aï¿½hï¿½ï¿½ï¿½bï¿½Vï¿½ï¿½ï¿½Oï¿½ï¿½ï¿½[ï¿½hï¿½Æ‚ï¿½ï¿½Ü‚ï¿½ PC ï¿½Ì’lï¿½ï¿½ï¿½ç–½ï¿½ß‚Å‚Â‚ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½(ï¿½H)ï¿½ï¿½ï¿½æ“¾ï¿½ï¿½ï¿½ï¿½
    void Cpu::FetchArg(AddressingMode mode, uint8_t* pOutValue, uint8_t* pOutAdditionalCyc)
    {
        // ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½È‚ï¿½ï¿½Aï¿½hï¿½ï¿½ï¿½bï¿½Vï¿½ï¿½ï¿½Oï¿½ï¿½ï¿½[ï¿½hï¿½ÅŒÄ‚Î‚ê‚½ï¿½ï¿½vï¿½ï¿½ï¿½Oï¿½ï¿½ï¿½~ï¿½ï¿½ï¿½Oï¿½~ï¿½Xï¿½È‚Ì‚ï¿½ assert ï¿½ï¿½ï¿½Æ‚ï¿½
        assert(mode != AddressingMode::Implied);

        *pOutValue = 0;
        *pOutAdditionalCyc = 0;

        if (mode == AddressingMode::Accumulator)
        {
            *pOutValue = A;
        }
        else if (mode == AddressingMode::Immediate)
        {
            // Immediate ï¿½ï¿½ PC + 1 ï¿½ï¿½ï¿½ï¿½fï¿½ï¿½ï¿½É“Ç‚ï¿½
            *pOutValue = m_pCpuBus->ReadByte(PC + 1);
        }
        else
        {
            // ï¿½ï¿½ï¿½ÍƒAï¿½hï¿½ï¿½ï¿½Xï¿½ï¿½ï¿½Iï¿½yï¿½ï¿½ï¿½ï¿½ï¿½hï¿½É‚È‚ï¿½ï¿½Ä‚ï¿½Í‚ï¿½ï¿½È‚Ì‚ÅAï¿½Aï¿½hï¿½ï¿½ï¿½Xï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ä‚ï¿½ï¿½ï¿½1ï¿½ï¿½Qï¿½Æ‚ğ”‚ï¿½ï¿½ï¿½(Indirect ï¿½ï¿½2ï¿½ï¿½Qï¿½Æ‚ğ”‚ï¿½ï¿½ï¿½ï¿½Kï¿½vï¿½ï¿½ï¿½ï¿½ï¿½é‚ªï¿½A1ï¿½ï¿½ï¿½ FetchAddr ï¿½ï¿½ï¿½Å”ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ä‚ï¿½ï¿½ï¿½)
            uint16_t addr = 0;
            FetchAddr(mode, &addr, pOutAdditionalCyc);
            *pOutValue = m_pCpuBus->ReadByte(addr);
        }
    }

    void Cpu::Interrupt(InterruptType type)
    {
        // nested interrupt ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ì‚ï¿½ RESET ï¿½ï¿½ NMI ï¿½Ì‚ï¿½
        bool nested = GetInterruptFlag();

        if (nested && (type == InterruptType::BRK || type == InterruptType::IRQ))
        {
            return;
        }

        uint16_t lower = 0;
        uint16_t upper = 0;

        // ï¿½ï¿½ï¿½èï¿½İƒtï¿½ï¿½ï¿½Oï¿½ï¿½ï¿½ï¿½ï¿½Ä‚ï¿½
        SetInterruptFlag(true);

        switch (type)
        {
        case nes::detail::InterruptType::NMI:
        {
            SetBreakFlag(false);
            PushStack(static_cast<uint8_t>(PC >> 8));
            PushStack(static_cast<uint8_t>(PC));

            // NMI, IRQ ï¿½Ì‚Æ‚ï¿½ï¿½ï¿½ 5, 4 bit ï¿½Ú‚ï¿½ 10ï¿½É‚ï¿½ï¿½ï¿½
            uint8_t pushData = P & 0b11001111;
            pushData |= (1 << 5);
            PushStack(pushData);

            lower = m_pCpuBus->ReadByte(0xFFFA);
            upper = m_pCpuBus->ReadByte(0xFFFB);

            PC = lower | (upper << 8);
            break;
        }
        case nes::detail::InterruptType::RESET:
        {
            lower = m_pCpuBus->ReadByte(0xFFFC);
            upper = m_pCpuBus->ReadByte(0xFFFD);

            // https://www.pagetable.com/?p=410
            SP = 0xFD;

            PC = lower | (upper << 8);
            break;
        }
        case nes::detail::InterruptType::IRQ:
        {
            SetBreakFlag(false);
            PushStack(static_cast<uint8_t>(PC >> 8));
            PushStack(static_cast<uint8_t>(PC));

            // NMI, IRQ ï¿½Ì‚Æ‚ï¿½ï¿½ï¿½ 5, 4 bit ï¿½Ú‚ï¿½ 10ï¿½É‚ï¿½ï¿½ï¿½
            uint8_t pushData = P & 0b11001111;
            pushData |= (1 << 5);
            PushStack(pushData);

            lower = m_pCpuBus->ReadByte(0xFFFE);
            upper = m_pCpuBus->ReadByte(0xFFFF);

            PC = lower | (upper << 8);
            break;
        }
        case nes::detail::InterruptType::BRK:
        {
            SetBreakFlag(true);
            PC++;

            // PC push
            PushStack(static_cast<uint8_t>(PC >> 8));
            PushStack(static_cast<uint8_t>(PC));

            // BRK ï¿½Ì‚Æ‚ï¿½ï¿½ï¿½ 5, 4 bitï¿½Ú‚ï¿½ 11 ï¿½É‚ï¿½ï¿½ï¿½Ì‚ÅGï¿½ï¿½ OR ï¿½ï¿½ï¿½é‚¾ï¿½ï¿½ï¿½Å‚ï¿½ï¿½ï¿½
            uint8_t pushData = P;
            pushData |= 0b110000;
            PushStack(pushData);

            lower = m_pCpuBus->ReadByte(0xFFFE);
            upper = m_pCpuBus->ReadByte(0xFFFF);

            PC = lower | (upper << 8);
            break;
        }
        default:
            break;
        }
    }

    // stack ï¿½ï¿½ 0x0100-0x01FF ï¿½Å‚ï¿½ï¿½é‚±ï¿½Æ‚É‹Cï¿½ï¿½tï¿½ï¿½ï¿½ï¿½
    void Cpu::PushStack(uint8_t data)
    {
        m_pCpuBus->WriteByte(SP | (1 << 8), data);
        SP--;
    }

    uint8_t Cpu::PopStack()
    {
        SP++;
        return m_pCpuBus->ReadByte(SP | (1 << 8));
    }

    uint8_t Cpu::Run()
    {
        // ï¿½ï¿½ï¿½ï¿½ ï¿½tï¿½Fï¿½bï¿½`
        uint8_t instByte = m_pCpuBus->ReadByte(PC);
        Instruction inst = ByteToInstruction(instByte);
        // TODO: ï¿½ï¿½ï¿½ßï¿½ï¿½sï¿½Oï¿½É–ï¿½ï¿½ß‚ï¿½ disas ï¿½Æï¿½ï¿½Ìï¿½Ô‚ï¿½ï¿½ï¿½ï¿½Oï¿½Éoï¿½ï¿½

        switch (inst.m_Opcode)
        {
        case Opcode::ADC:
        {
            // ï¿½Iï¿½yï¿½ï¿½ï¿½ï¿½ï¿½h ï¿½tï¿½Fï¿½bï¿½`
            uint8_t operand;
            uint8_t additionalCyc;
            FetchArg(inst.m_AddressingMode, &operand, &additionalCyc);

            uint16_t calc = static_cast<uint16_t>(A) + operand + GetCarryFlag();
            uint8_t res = static_cast<uint8_t>(calc);

            SetCarryFlag(calc > 0xff);
            SetZeroFlag(res == 0);
            SetNegativeFlag((res & 0x80) == 0x80);
            // http://forums.nesdev.com/viewtopic.php?t=6331
            SetOverflowFlag(isSignedOverFlowed(A, operand, GetCarryFlag()));

            A = res;
            // PC ï¿½iï¿½ß‚ï¿½
            PC += inst.m_Bytes;
            return inst.m_Cycles + additionalCyc;
        }
        case Opcode::AND:
        {
            uint8_t arg;
            uint8_t additionalCyc;
            FetchArg(inst.m_AddressingMode, &arg, &additionalCyc);

            uint8_t res = A & arg;
            bool zeroFlag = res == 0;
            bool negativeFlag = (res & 0x80) == 0x80;

            SetZeroFlag(zeroFlag);
            SetNegativeFlag(negativeFlag);
            A = res;
            PC += inst.m_Bytes;
            return inst.m_Cycles + additionalCyc;
        }
        case Opcode::ASL:
        {
            uint8_t arg;
            uint8_t additionalCyc;
            FetchArg(inst.m_AddressingMode, &arg, &additionalCyc);

            uint8_t res = arg << 1;

            // MSB ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ä‚éï¿½Éï¿½ï¿½Vï¿½tï¿½gï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ carry ï¿½É‚È‚ï¿½
            bool carryFlag = (arg & 0x80) == 0x80;
            bool zeroFlag = (res == 0);
            bool negativeFlag = (res & 0x80) == 0x80;

            SetCarryFlag(carryFlag);
            SetZeroFlag(zeroFlag);
            SetNegativeFlag(negativeFlag);

            if (inst.m_AddressingMode == AddressingMode::Accumulator)
            {
                A = res;
            }
            else
            {
                uint16_t addr;
                uint8_t dummy;
                FetchAddr(inst.m_AddressingMode, &addr, &dummy);
                m_pCpuBus->WriteByte(addr, res);
            }

            PC += inst.m_Bytes;
            return inst.m_Cycles + additionalCyc;
        }
        case Opcode::BCC:
        {
            uint16_t addr;
            uint8_t additionalCyc;
            FetchAddr(inst.m_AddressingMode, &addr, &additionalCyc);

            // ï¿½Lï¿½ï¿½ï¿½ï¿½ï¿½[ï¿½tï¿½ï¿½ï¿½Oï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ä‚È‚ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ç•ªï¿½ï¿½
            if (!GetCarryFlag())
            {
                PC = addr;
                // ï¿½ï¿½ï¿½ò¬—ï¿½ï¿½ï¿½ï¿½ï¿½ + 1 ï¿½Nï¿½ï¿½ï¿½bï¿½Nï¿½Tï¿½Cï¿½Nï¿½ï¿½
                return inst.m_Cycles + additionalCyc + 1;
            }
            else
            {
                PC += inst.m_Bytes;
                // ï¿½ï¿½ï¿½ò‚µ‚È‚ï¿½ï¿½Æ‚ï¿½ï¿½ï¿½ additionalCyc ï¿½ï¿½ï¿½ï¿½ï¿½È‚ï¿½
                return inst.m_Cycles;
            }
        }
        case Opcode::BCS:
        {
            uint16_t addr;
            uint8_t additionalCyc;
            FetchAddr(inst.m_AddressingMode, &addr, &additionalCyc);

            if (GetCarryFlag())
            {
                PC = addr;
                return inst.m_Cycles + additionalCyc + 1;
            }
            else
            {
                PC += inst.m_Bytes;
                // ï¿½ï¿½ï¿½ò‚µ‚È‚ï¿½ï¿½Æ‚ï¿½ï¿½ï¿½ additionalCyc ï¿½ï¿½ï¿½ï¿½ï¿½È‚ï¿½
                return inst.m_Cycles;
            }
        }
        case Opcode::BEQ:
        {
            uint16_t addr;
            uint8_t additionalCyc;
            FetchAddr(inst.m_AddressingMode, &addr, &additionalCyc);

            if (GetZeroFlag())
            {
                PC = addr;
                return inst.m_Cycles + additionalCyc + 1;
            }
            else
            {
                PC += inst.m_Bytes;
                // ï¿½ï¿½ï¿½ò‚µ‚È‚ï¿½ï¿½Æ‚ï¿½ï¿½ï¿½ additionalCyc ï¿½ï¿½ï¿½ï¿½ï¿½È‚ï¿½
                return inst.m_Cycles;
            }
        }
        case Opcode::BIT:
        {
            uint8_t arg;
            uint8_t additionalCyc;
            FetchArg(inst.m_AddressingMode, &arg, &additionalCyc);

            bool negativeFlag = (arg & 0x80) == 0x80;
            bool overflowFlag = (arg & 0x40) == 0x40;
            // Set if the result if the AND is zero(ï¿½Hï¿½Hï¿½Hï¿½Hï¿½Hï¿½Hï¿½H)
            bool zeroFlag = (A & arg) == 0;

            SetNegativeFlag(negativeFlag);
            SetOverflowFlag(overflowFlag);
            SetZeroFlag(zeroFlag);

            PC += inst.m_Bytes;
            return inst.m_Cycles + additionalCyc;
        }
        case Opcode::BMI:
        {
            uint16_t addr;
            uint8_t additionalCyc;
            FetchAddr(inst.m_AddressingMode, &addr, &additionalCyc);

            if (GetNegativeFlag())
            {
                PC = addr;
                return inst.m_Cycles + additionalCyc + 1;
            }
            else
            {
                PC += inst.m_Bytes;
                // ï¿½ï¿½ï¿½ò‚µ‚È‚ï¿½ï¿½Æ‚ï¿½ï¿½ï¿½ additionalCyc ï¿½ï¿½ï¿½ï¿½ï¿½È‚ï¿½
                return inst.m_Cycles;
            }
        }
        case Opcode::BNE:
        {
            uint16_t addr;
            uint8_t additionalCyc;
            FetchAddr(inst.m_AddressingMode, &addr, &additionalCyc);

            if (!GetZeroFlag())
            {
                PC = addr;
                return inst.m_Cycles + additionalCyc + 1;
            }
            else
            {
                PC += inst.m_Bytes;
                // ï¿½ï¿½ï¿½ò‚µ‚È‚ï¿½ï¿½Æ‚ï¿½ï¿½ï¿½ additionalCyc ï¿½ï¿½ï¿½ï¿½ï¿½È‚ï¿½
                return inst.m_Cycles;
            }
        }
        case Opcode::BPL:
        {
            uint16_t addr;
            uint8_t additionalCyc;
            FetchAddr(inst.m_AddressingMode, &addr, &additionalCyc);

            if (!GetNegativeFlag())
            {
                PC = addr;
                return inst.m_Cycles + additionalCyc + 1;
            }
            else
            {
                PC += inst.m_Bytes;
                // ï¿½ï¿½ï¿½ò‚µ‚È‚ï¿½ï¿½Æ‚ï¿½ï¿½ï¿½ additionalCyc ï¿½ï¿½ï¿½ï¿½ï¿½È‚ï¿½
                return inst.m_Cycles;
            }
        }
        case Opcode::BRK:
        {
            SetBreakFlag(true);
            Interrupt(InterruptType::BRK);
            return inst.m_Cycles;
        }
        case Opcode::BVC:
        {
            uint16_t addr;
            uint8_t additionalCyc;
            FetchAddr(inst.m_AddressingMode, &addr, &additionalCyc);

            if (!GetOverflowFlag())
            {
                PC = addr;
                return inst.m_Cycles + additionalCyc + 1;
            }
            else
            {
                PC += inst.m_Bytes;
                // ï¿½ï¿½ï¿½ò‚µ‚È‚ï¿½ï¿½Æ‚ï¿½ï¿½ï¿½ additionalCyc ï¿½ï¿½ï¿½ï¿½ï¿½È‚ï¿½
                return inst.m_Cycles;
            }
        }
        case Opcode::BVS:
        {
            uint16_t addr;
            uint8_t additionalCyc;
            FetchAddr(inst.m_AddressingMode, &addr, &additionalCyc);

            if (GetOverflowFlag())
            {
                PC = addr;
                return inst.m_Cycles + additionalCyc + 1;
            }
            else
            {
                PC += inst.m_Bytes;
                // ï¿½ï¿½ï¿½ò‚µ‚È‚ï¿½ï¿½Æ‚ï¿½ï¿½ï¿½ additionalCyc ï¿½ï¿½ï¿½ï¿½ï¿½È‚ï¿½
                return inst.m_Cycles;
            }
        }
        case Opcode::CLC:
        {
            SetCarryFlag(false);
            PC += inst.m_Bytes;
            return inst.m_Cycles;
        }
        case Opcode::CLD:
        {
            SetDecimalFlag(false);
            PC += inst.m_Bytes;
            return inst.m_Cycles;
        }
        case Opcode::CLI:
        {
            SetInterruptFlag(false);
            PC += inst.m_Bytes;
            return inst.m_Cycles;
        }
        case Opcode::CLV:
        {
            SetOverflowFlag(false);
            PC += inst.m_Bytes;
            return inst.m_Cycles;
        }
        case Opcode::CMP:
        {
            uint8_t arg;
            uint8_t additionalCyc;
            FetchArg(inst.m_AddressingMode, &arg, &additionalCyc);

            uint8_t res = A - arg;

            bool carryFlag = A >= arg;
            bool zeroFlag = res == 0;
            bool negativeFlag = (res & 0x80) == 0x80;

            SetCarryFlag(carryFlag);
            SetZeroFlag(zeroFlag);
            SetNegativeFlag(negativeFlag);

            PC += inst.m_Bytes;
            return inst.m_Cycles + additionalCyc;
        }
        case Opcode::CPX:
        {
            uint8_t arg;
            uint8_t additionalCyc;
            FetchArg(inst.m_AddressingMode, &arg, &additionalCyc);

            uint8_t res = X - arg;

            bool carryFlag = X >= arg;
            bool zeroFlag = res == 0;
            bool negativeFlag = (res & 0x80) == 0x80;

            SetCarryFlag(carryFlag);
            SetZeroFlag(zeroFlag);
            SetNegativeFlag(negativeFlag);

            PC += inst.m_Bytes;
            return inst.m_Cycles + additionalCyc;
        }
        case Opcode::CPY:
        {
            uint8_t arg;
            uint8_t additionalCyc;
            FetchArg(inst.m_AddressingMode, &arg, &additionalCyc);

            uint8_t res = Y - arg;

            bool carryFlag = Y >= arg;
            bool zeroFlag = res == 0;
            bool negativeFlag = (res & 0x80) == 0x80;

            SetCarryFlag(carryFlag);
            SetZeroFlag(zeroFlag);
            SetNegativeFlag(negativeFlag);

            PC += inst.m_Bytes;
            return inst.m_Cycles + additionalCyc;
        }
        case Opcode::DEC:
        {
            uint8_t arg;
            uint8_t additionalCyc;
            uint16_t addr;
            FetchAddr(inst.m_AddressingMode, &addr, &additionalCyc);
            FetchArg(inst.m_AddressingMode, &arg, &additionalCyc);

            uint8_t res = arg - 1;

            bool zeroFlag = res == 0;
            bool negativeFlag = (res & 0x80) == 0x80;

            SetZeroFlag(zeroFlag);
            SetNegativeFlag(negativeFlag);
            m_pCpuBus->WriteByte(addr, res);

            PC += inst.m_Bytes;
            return inst.m_Cycles + additionalCyc;
        }
        case Opcode::DEX:
        {
            // implied ï¿½Ì‚ï¿½
            uint8_t res = X - 1;

            bool zeroFlag = res == 0;
            bool negativeFlag = (res & 0x80) == 0x80;

            SetZeroFlag(zeroFlag);
            SetNegativeFlag(negativeFlag);
            X = res;

            PC += inst.m_Bytes;
            return inst.m_Cycles;
        }
        case Opcode::DEY:
        {
            // implied ï¿½Ì‚ï¿½
            uint8_t res = Y - 1;

            bool zeroFlag = res == 0;
            bool negativeFlag = (res & 0x80) == 0x80;

            SetZeroFlag(zeroFlag);
            SetNegativeFlag(negativeFlag);
            Y = res;

            PC += inst.m_Bytes;
            return inst.m_Cycles;
        }
        case Opcode::EOR:
        {
            uint8_t arg;
            uint8_t additionalCyc;
            FetchArg(inst.m_AddressingMode, &arg, &additionalCyc);

            uint8_t res = A ^ arg;
            bool zeroFlag = res == 0;
            bool negativeFlag = (res & 0x80) == 0x80;

            SetZeroFlag(zeroFlag);
            SetNegativeFlag(negativeFlag);

            A = res;

            PC += inst.m_Bytes;
            return inst.m_Cycles + additionalCyc;
        }
        case Opcode::INC:
        {
            uint8_t arg;
            uint8_t additionalCyc;
            uint16_t addr;
            FetchAddr(inst.m_AddressingMode, &addr, &additionalCyc);
            FetchArg(inst.m_AddressingMode, &arg, &additionalCyc);

            uint8_t res = arg + 1;

            bool zeroFlag = res == 0;
            bool negativeFlag = (res & 0x80) == 0x80;

            SetZeroFlag(zeroFlag);
            SetNegativeFlag(negativeFlag);
            m_pCpuBus->WriteByte(addr, res);

            PC += inst.m_Bytes;
            return inst.m_Cycles + additionalCyc;
        }
        case Opcode::INX:
        {
            // implied ï¿½Ì‚ï¿½
            uint8_t res = X + 1;

            bool zeroFlag = res == 0;
            bool negativeFlag = (res & 0x80) == 0x80;

            SetZeroFlag(zeroFlag);
            SetNegativeFlag(negativeFlag);
            X = res;

            PC += inst.m_Bytes;
            return inst.m_Cycles;
        }
        case Opcode::INY:
        {
            // implied ï¿½Ì‚ï¿½
            uint8_t res = Y + 1;

            bool zeroFlag = res == 0;
            bool negativeFlag = (res & 0x80) == 0x80;

            SetZeroFlag(zeroFlag);
            SetNegativeFlag(negativeFlag);
            Y = res;

            PC += inst.m_Bytes;
            return inst.m_Cycles;
        }
        case Opcode::JMP:
        {
            uint16_t addr;
            uint8_t additionalCyc;
            FetchAddr(inst.m_AddressingMode, &addr, &additionalCyc);
            assert(additionalCyc == 0);

            PC = addr;
            return inst.m_Cycles + additionalCyc;
        }
        case Opcode::JSR:
        {
            uint16_t addr;
            uint8_t additionalCyc;
            FetchAddr(inst.m_AddressingMode, &addr, &additionalCyc);
            assert(additionalCyc == 0);

            // ï¿½ï¿½ï¿½^ï¿½[ï¿½ï¿½ï¿½Aï¿½hï¿½ï¿½ï¿½Xï¿½ï¿½ PC + 3 ï¿½ï¿½ï¿½ï¿½ï¿½Aï¿½ï¿½ï¿½ê‚©ï¿½ï¿½ 1 ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ì‚ï¿½ stack ï¿½Éƒvï¿½bï¿½Vï¿½ï¿½ï¿½ï¿½ï¿½ï¿½(ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½dï¿½l)
            uint16_t retAddr = PC + 2;

            // upper -> lower ï¿½Ìï¿½ï¿½ï¿½ push
            PushStack(static_cast<uint8_t>(retAddr >> 8));
            PushStack(static_cast<uint8_t>(retAddr & 0xFF));

            PC = addr;
            return inst.m_Cycles + additionalCyc;
        }
        case Opcode::LDA:
        {
            uint8_t arg;
            uint8_t additionalCyc;
            FetchArg(inst.m_AddressingMode, &arg, &additionalCyc);

            bool zeroFlag = arg == 0;
            bool negativeFlag = (arg & 0x80) == 0x80;

            SetZeroFlag(zeroFlag);
            SetNegativeFlag(negativeFlag);
            A = arg;

            PC += inst.m_Bytes;
            return inst.m_Cycles + additionalCyc;
        }
        case Opcode::LDX:
        {
            uint8_t arg;
            uint8_t additionalCyc;
            FetchArg(inst.m_AddressingMode, &arg, &additionalCyc);

            bool zeroFlag = arg == 0;
            bool negativeFlag = (arg & 0x80) == 0x80;

            SetZeroFlag(zeroFlag);
            SetNegativeFlag(negativeFlag);
            X = arg;

            PC += inst.m_Bytes;
            return inst.m_Cycles + additionalCyc;
        }
        case Opcode::LDY:
        {
            uint8_t arg;
            uint8_t additionalCyc;
            FetchArg(inst.m_AddressingMode, &arg, &additionalCyc);

            bool zeroFlag = arg == 0;
            bool negativeFlag = (arg & 0x80) == 0x80;

            SetZeroFlag(zeroFlag);
            SetNegativeFlag(negativeFlag);
            Y = arg;

            PC += inst.m_Bytes;
            return inst.m_Cycles + additionalCyc;
        }
        case Opcode::LSR:
        {
            uint8_t arg;
            uint8_t additionalCyc;
            uint16_t addr = 0;;

            if (inst.m_AddressingMode != AddressingMode::Accumulator)
            {
                FetchAddr(inst.m_AddressingMode, &addr, &additionalCyc);
            }
            FetchArg(inst.m_AddressingMode, &arg, &additionalCyc);

            uint8_t res = arg >> 1;

            bool carryFlag = (arg & 1) == 1;
            bool zeroFlag = res == 0;
            bool negativeFlag = (res & 0x80) == 0x80;

            SetCarryFlag(carryFlag);
            SetZeroFlag(zeroFlag);
            SetNegativeFlag(negativeFlag);

            if (inst.m_AddressingMode == AddressingMode::Accumulator)
            {
                A = res;
            }
            else 
            {
                m_pCpuBus->WriteByte(addr, res);
            }

            PC += inst.m_Bytes;
            return inst.m_Cycles + additionalCyc;
        }
        case Opcode::NOP:
        {
            PC += inst.m_Bytes;
            return inst.m_Cycles;
        }
        case Opcode::ORA:
        {
            uint8_t arg;
            uint8_t additionalCyc;
            FetchArg(inst.m_AddressingMode, &arg, &additionalCyc);

            uint8_t res = A | arg;

            bool zeroFlag = res == 0;
            bool negativeFlag = (res & 0x80) & res;

            SetZeroFlag(zeroFlag);
            SetNegativeFlag(negativeFlag);

            A = res;

            PC += inst.m_Bytes;
            return inst.m_Cycles + additionalCyc;
        }
        case Opcode::PHA:
        {
            PushStack(A);
            PC += inst.m_Bytes;
            return inst.m_Cycles;
        }
        case Opcode::PHP:
        {
            // http://wiki.nesdev.com/w/index.php/Status_flags: P ï¿½ï¿½ 4bit ï¿½Ú‚ï¿½ 5bit ï¿½Ú‚ğ—§‚Ä‚ÄƒXï¿½^ï¿½bï¿½Nï¿½Éƒvï¿½bï¿½Vï¿½ï¿½
            PushStack(P | B_FLAG_MASK);
            PC += inst.m_Bytes;
            return inst.m_Cycles;
        }
        case Opcode::PLA:
        {
            uint8_t res = PopStack();

            bool zeroFlag = res == 0;
            bool negativeFlag = (res & 0x80) == 0x80;

            SetZeroFlag(zeroFlag);
            SetNegativeFlag(negativeFlag);
            A = res;

            PC += inst.m_Bytes;
            return inst.m_Cycles;
        }
        case Opcode::PLP:
        {
            uint8_t res = PopStack();

            // http://wiki.nesdev.com/w/index.php/Status_flags: Pï¿½ï¿½ 4bit ï¿½Ú‚ï¿½ 5bit ï¿½Ú‚ÍXï¿½Vï¿½ï¿½ï¿½È‚ï¿½
            P = (res & ~B_FLAG_MASK) | (P & B_FLAG_MASK);

            PC += inst.m_Bytes;
            return inst.m_Cycles;
        }
        case Opcode::ROL:
        {
            uint8_t arg;
            uint8_t additionalCyc;
            uint16_t addr = 0;

            if (inst.m_AddressingMode != AddressingMode::Accumulator)
            {
                FetchAddr(inst.m_AddressingMode, &addr, &additionalCyc);
            }
            FetchArg(inst.m_AddressingMode, &arg, &additionalCyc);

            uint8_t res = arg << 1;
            res |= GetCarryFlag() ? 1 : 0;

            bool carryFlag = (arg & 0x80) == 0x80;
            bool zeroFlag = res == 0;
            bool negativeFlag = (res & 0x80) == 0x80;

            SetCarryFlag(carryFlag);
            SetZeroFlag(zeroFlag);
            SetNegativeFlag(negativeFlag);

            if (inst.m_AddressingMode == AddressingMode::Accumulator)
            {
                A = res;
            }
            else 
            {
                m_pCpuBus->WriteByte(addr, res);
            }

            PC += inst.m_Bytes;
            return inst.m_Cycles + additionalCyc;
        }
        case Opcode::ROR:
        {
            uint8_t arg;
            uint8_t additionalCyc;
            uint16_t addr = 0;;

            if (inst.m_AddressingMode != AddressingMode::Accumulator)
            {
                FetchAddr(inst.m_AddressingMode, &addr, &additionalCyc);
            }
            FetchArg(inst.m_AddressingMode, &arg, &additionalCyc);

            uint8_t res = arg >> 1;
            res |= GetCarryFlag() ? 0x80 : 0;

            bool carryFlag = (arg & 1) == 1;
            bool zeroFlag = res == 0;
            bool negativeFlag = (res & 0x80) == 0x80;

            SetCarryFlag(carryFlag);
            SetZeroFlag(zeroFlag);
            SetNegativeFlag(negativeFlag);

            if (inst.m_AddressingMode == AddressingMode::Accumulator)
            {
                A = res;
            }
            else
            {
                m_pCpuBus->WriteByte(addr, res);
            }

            PC += inst.m_Bytes;
            return inst.m_Cycles + additionalCyc;
        }
        case Opcode::RTI:
        {
            uint8_t res = PopStack();

            // http://wiki.nesdev.com/w/index.php/Status_flags: Pï¿½ï¿½ 4bit ï¿½Ú‚ï¿½ 5bit ï¿½Ú‚ÍXï¿½Vï¿½ï¿½ï¿½È‚ï¿½
            P = (res & ~B_FLAG_MASK) | (P & B_FLAG_MASK);

            uint16_t lower = PopStack();
            uint16_t upper = PopStack();
            PC = lower | (upper << 8);
            
            return inst.m_Cycles;
        }
        case Opcode::RTS:
        {
            uint16_t lower = PopStack();
            uint16_t upper = PopStack();
            PC = lower | (upper << 8);

            // JSR ï¿½ÅƒXï¿½^ï¿½bï¿½Nï¿½Éƒvï¿½bï¿½Vï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Aï¿½hï¿½ï¿½ï¿½Xï¿½ï¿½ JSR ï¿½ÌÅŒï¿½ÌƒAï¿½hï¿½ï¿½ï¿½Xï¿½ÅARTS ï¿½ï¿½ï¿½ÅƒCï¿½ï¿½ï¿½Nï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½gï¿½ï¿½ï¿½ï¿½ï¿½
            PC++;
            return inst.m_Cycles;
        }
        case Opcode::SBC:
        {
            uint8_t arg;
            uint8_t additionalCyc;
            FetchArg(inst.m_AddressingMode, &arg, &additionalCyc);

            // ï¿½ï¿½ï¿½ï¿½ï¿½Zï¿½É•ÏŠï¿½
            // http://www.righto.com/2012/12/the-6502-overflow-flag-explained.html#:~:text=The%20definition%20of%20the%206502,fit%20into%20a%20signed%20byte.&text=For%20each%20set%20of%20input,and%20the%20overflow%20bit%20V.
            // A - arg - borrow == A + ~arg + carry

            arg = ~arg;

            uint16_t calc = static_cast<int16_t>(A) + arg + GetCarryFlag();
            uint8_t res = static_cast<uint8_t>(calc);

            bool overflowFlag = isSignedOverFlowed(A, arg, GetCarryFlag());
            bool carryFlag = calc > 0xff;
            bool negativeFlag = (res & 0x80) == 0x80;
            bool zeroFlag = res == 0;

            SetOverflowFlag(overflowFlag);
            SetCarryFlag(carryFlag);
            SetNegativeFlag(negativeFlag);
            SetZeroFlag(zeroFlag);

            A = res;
            PC += inst.m_Bytes;
            return inst.m_Cycles + additionalCyc;
        }
        case Opcode::SEC:
        {
            SetCarryFlag(true);
            PC += inst.m_Bytes;
            return inst.m_Cycles;
        }
        case Opcode::SED:
        {
            SetDecimalFlag(true);
            PC += inst.m_Bytes;
            return inst.m_Cycles;
        }
        case Opcode::SEI:
        {
            SetInterruptFlag(true);
            PC += inst.m_Bytes;
            return inst.m_Cycles;
        }
        case Opcode::STA:
        {
            uint16_t addr;
            uint8_t additionalCyc;
            FetchAddr(inst.m_AddressingMode, &addr, &additionalCyc);

            m_pCpuBus->WriteByte(addr, A);
            PC += inst.m_Bytes;
            return inst.m_Cycles;
        }
        case Opcode::STX:
        {
            uint16_t addr;
            uint8_t additionalCyc;
            FetchAddr(inst.m_AddressingMode, &addr, &additionalCyc);

            m_pCpuBus->WriteByte(addr, X);
            PC += inst.m_Bytes;
            return inst.m_Cycles;
        }
        case Opcode::STY:
        {
            uint16_t addr;
            uint8_t additionalCyc;
            FetchAddr(inst.m_AddressingMode, &addr, &additionalCyc);

            m_pCpuBus->WriteByte(addr, Y);
            PC += inst.m_Bytes;
            return inst.m_Cycles;
        }
        case Opcode::TAX:
        {
            bool zeroFlag = A == 0;
            bool negativeFlag = (A & 0x80) == 0x80;

            X = A;

            SetZeroFlag(zeroFlag);
            SetNegativeFlag(negativeFlag);

            PC += inst.m_Bytes;
            return inst.m_Cycles;
        }
        case Opcode::TAY:
        {
            bool zeroFlag = A == 0;
            bool negativeFlag = (A & 0x80) == 0x80;

            Y = A;

            SetZeroFlag(zeroFlag);
            SetNegativeFlag(negativeFlag);

            PC += inst.m_Bytes;
            return inst.m_Cycles;
        }
        case Opcode::TSX:
        {
            uint8_t res = static_cast<uint8_t>(SP & 0xFF);

            bool zeroFlag = res == 0;
            bool negativeFlag = (res & 0x80) == 0x80;

            X = res;

            SetZeroFlag(zeroFlag);
            SetNegativeFlag(negativeFlag);

            PC += inst.m_Bytes;
            return inst.m_Cycles;
        }
        case Opcode::TXA:
        {
            bool zeroFlag = X == 0;
            bool negativeFlag = (X & 0x80) == 0x80;

            A = X;

            SetZeroFlag(zeroFlag);
            SetNegativeFlag(negativeFlag);

            PC += inst.m_Bytes;
            return inst.m_Cycles;
        }
        case Opcode::TXS:
        {
            // 1 Byte ï¿½ï¿½ï¿½ï¿½ï¿½gï¿½ï¿½È‚ï¿½
            SP = static_cast<uint16_t>(X);

            PC += inst.m_Bytes;
            return inst.m_Cycles;
        }
        case Opcode::TYA:
        {
            bool zeroFlag = Y == 0;
            bool negativeFlag = (Y & 0x80) == 0x80;

            A = Y;

            SetZeroFlag(zeroFlag);
            SetNegativeFlag(negativeFlag);

            PC += inst.m_Bytes;
            return inst.m_Cycles;
        }
        case Opcode::ALR:
        {
            // AND + LSR
            uint8_t arg;
            uint8_t additionalCyc;

            FetchArg(inst.m_AddressingMode, &arg, &additionalCyc);

            uint8_t tmp = A & arg;

            uint8_t res = tmp >> 1;

            bool carryFlag = (tmp & 0x01) == 0x01;
            bool zeroFlag = res == 0;
            bool negativeFlag = (res & 0x80) == 0x80;

            SetCarryFlag(carryFlag);
            SetZeroFlag(zeroFlag);
            SetNegativeFlag(negativeFlag);

            A = res;

            PC += inst.m_Bytes;
            return inst.m_Cycles + additionalCyc;
        }
        case Opcode::ANC:
        {
            // AND ï¿½ï¿½ï¿½ÄA N ï¿½ï¿½ C ï¿½ÉƒRï¿½sï¿½[(ï¿½ï¿½ï¿½ï¿½ï¿½gï¿½ï¿½ï¿½Égï¿½ï¿½ï¿½é‚»ï¿½ï¿½ï¿½ï¿½)
            uint8_t arg;
            uint8_t additionalCyc;

            FetchArg(inst.m_AddressingMode, &arg, &additionalCyc);

            uint8_t res = A & arg;

            bool carryFlag = GetNegativeFlag();
            bool zeroFlag = res == 0;
            bool negativeFlag = (res & 0x80) == 0x80;

            SetCarryFlag(carryFlag);
            SetZeroFlag(zeroFlag);
            SetNegativeFlag(negativeFlag);

            A = res;

            PC += inst.m_Bytes;
            return inst.m_Cycles + additionalCyc;
        }
        case Opcode::ARR:
        {
            // AND ï¿½ï¿½ï¿½ÄA RORï¿½ï¿½ï¿½ï¿½A C ï¿½ï¿½ bit6ï¿½A V ï¿½ï¿½ bit6 ^ bit5
            uint8_t arg;
            uint8_t additionalCyc;

            FetchArg(inst.m_AddressingMode, &arg, &additionalCyc);

            uint8_t tmp = A & arg;
            uint8_t res = tmp >> 1;

            bool carryFlag = (res & 0b01000000) == 0b01000000;
            bool zeroFlag = res == 0;
            bool negativeFlag = (res & 0x80) == 0x80;

            // carryflag ï¿½É‚ï¿½ bit6 ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ä‚ï¿½ï¿½ï¿½Ì‚Ågï¿½ï¿½
            bool bit6 = carryFlag;
            bool bit5 = (res & 0b00100000) == 0b00100000;
            bool overflowFlag = bit6 ^ bit5;

            SetCarryFlag(carryFlag);
            SetZeroFlag(zeroFlag);
            SetNegativeFlag(negativeFlag);
            SetOverflowFlag(overflowFlag);

            A = res;

            PC += inst.m_Bytes;
            return inst.m_Cycles + additionalCyc;
        }
        case Opcode::AXS:
        {
            // X = A & X - immï¿½Awithout borrow ï¿½Å‚ï¿½ï¿½é‚±ï¿½Æ‚É’ï¿½ï¿½Ó‚ï¿½ï¿½ï¿½(ï¿½ï¿½ï¿½ßŠÔˆï¿½ï¿½ï¿½Ä‚é‚©ï¿½ï¿½ï¿½H)
            uint8_t arg;
            uint8_t additionalCyc;

            FetchArg(inst.m_AddressingMode, &arg, &additionalCyc);

            uint8_t tmp = A & X;

            // 2ï¿½Ì•â”ï¿½\ï¿½ï¿½ï¿½Å‚Ì‰ï¿½ï¿½Zï¿½É’ï¿½ï¿½ï¿½
            arg = GetTwosComplement(arg);
            uint16_t calc = tmp + arg;
            uint8_t res = static_cast<uint8_t>(calc);

            bool carryFlag = calc > 0xFF;
            bool zeroFlag = res == 0;
            bool negativeFlag = (res & 0x80) == 0x80;

            SetCarryFlag(carryFlag);
            SetZeroFlag(zeroFlag);
            SetNegativeFlag(negativeFlag);

            X = res;

            PC += inst.m_Bytes;
            return inst.m_Cycles + additionalCyc;
        }
        case Opcode::LAX:
        {
            // LDA -> TAX(X = A = memory)
            uint8_t arg;
            uint8_t additionalCyc;

            FetchArg(inst.m_AddressingMode, &arg, &additionalCyc);

            bool zeroFlag = arg == 0;
            bool negativeFlag = (arg & 0x80) == 0x80;

            SetZeroFlag(zeroFlag);
            SetNegativeFlag(negativeFlag);

            X = arg;
            A = arg;

            PC += inst.m_Bytes;
            return inst.m_Cycles + additionalCyc;
        }
        case Opcode::SAX:
        {
            uint16_t addr = 0;
            uint8_t dummy = 0;
            FetchAddr(inst.m_AddressingMode, &addr, &dummy);

            // (memory = A & X)
            uint8_t res = A & X;
            m_pCpuBus->WriteByte(addr, res);

            PC += inst.m_Bytes;
            return inst.m_Cycles;
        }
        case Opcode::DCP:
        {
            // DEC + CMP

            uint8_t arg;
            uint8_t additionalCyc;
            uint16_t addr;
            FetchAddr(inst.m_AddressingMode, &addr, &additionalCyc);
            FetchArg(inst.m_AddressingMode, &arg, &additionalCyc);

            // DEC
            uint8_t res = arg - 1;

            // CMP
            uint8_t resCmp = A - res;

            bool zeroFlag = resCmp == 0;
            bool negativeFlag = (resCmp & 0x80) == 0x80;
            bool carryFlag = A >= res;

            SetZeroFlag(zeroFlag);
            SetNegativeFlag(negativeFlag);
            SetCarryFlag(carryFlag);
            m_pCpuBus->WriteByte(addr, res);

            PC += inst.m_Bytes;
            // DCP ï¿½ï¿½ additionalCyc ï¿½ğ‘«‚ï¿½ï¿½È‚ï¿½(ï¿½ï¿½ï¿½ï¿½ï¿½cï¿½c)
            return inst.m_Cycles;
        }
        case Opcode::ISC:
        {
            // INC + SBC

            uint8_t arg;
            uint16_t addr;
            uint8_t additionalCyc;
            FetchAddr(inst.m_AddressingMode, &addr, &additionalCyc);
            FetchArg(inst.m_AddressingMode, &arg, &additionalCyc);

            // INC
            m_pCpuBus->WriteByte(addr, ++arg);

            // ï¿½ï¿½ï¿½ï¿½ï¿½Zï¿½É•ÏŠï¿½(SBC ï¿½ï¿½ï¿½l)
            // http://www.righto.com/2012/12/the-6502-overflow-flag-explained.html#:~:text=The%20definition%20of%20the%206502,fit%20into%20a%20signed%20byte.&text=For%20each%20set%20of%20input,and%20the%20overflow%20bit%20V.
            // A - arg - borrow == A + ~arg + carry

            arg = ~arg;

            uint16_t calc = static_cast<int16_t>(A) + arg + GetCarryFlag();
            uint8_t res = static_cast<uint8_t>(calc);

            bool overflowFlag = isSignedOverFlowed(A, arg, GetCarryFlag());
            bool carryFlag = calc > 0xff;
            bool negativeFlag = (res & 0x80) == 0x80;
            bool zeroFlag = res == 0;

            SetOverflowFlag(overflowFlag);
            SetCarryFlag(carryFlag);
            SetNegativeFlag(negativeFlag);
            SetZeroFlag(zeroFlag);

            A = res;
            PC += inst.m_Bytes;
            // ISC ï¿½ï¿½ additionalCyc ï¿½ğ‘«‚ï¿½ï¿½È‚ï¿½(ï¿½ï¿½ï¿½ï¿½ï¿½cï¿½c)
            return inst.m_Cycles;
        }
        case Opcode::RLA:
        {
            // ROL + AND
            uint8_t arg;
            uint8_t additionalCyc;
            uint16_t addr = 0;

            // RLA ï¿½ÉƒAï¿½hï¿½ï¿½ï¿½bï¿½Vï¿½ï¿½ï¿½Oï¿½ï¿½ï¿½[ï¿½h Accumulator ï¿½Í‚È‚ï¿½ï¿½Ì‚ÅAï¿½ï¿½ï¿½ï¿½Ì•Kï¿½vï¿½Í‚È‚ï¿½
            assert(inst.m_AddressingMode != AddressingMode::Accumulator);
            FetchAddr(inst.m_AddressingMode, &addr, &additionalCyc);
            FetchArg(inst.m_AddressingMode, &arg, &additionalCyc);

            // ROL
            uint8_t res = arg << 1;
            res |= GetCarryFlag() ? 1 : 0;

            m_pCpuBus->WriteByte(addr, res);

            bool carryFlag = (arg & 0x80) == 0x80;

            // AND
            res &= A;

            bool zeroFlag = res == 0;
            bool negativeFlag = (res & 0x80) == 0x80;

            SetCarryFlag(carryFlag);
            SetZeroFlag(zeroFlag);
            SetNegativeFlag(negativeFlag);

            A = res;

            PC += inst.m_Bytes;
            // RLA ï¿½ï¿½ additionalCyc ï¿½ğ‘«‚ï¿½ï¿½È‚ï¿½(ï¿½ï¿½ï¿½ï¿½ï¿½cï¿½c)
            return inst.m_Cycles;
        }
        case Opcode::RRA:
        {
            // ROR + ADC
            uint8_t arg;
            uint8_t additionalCyc;
            uint16_t addr = 0;

            FetchAddr(inst.m_AddressingMode, &addr, &additionalCyc);
            FetchArg(inst.m_AddressingMode, &arg, &additionalCyc);

            // ROR
            uint8_t res = arg >> 1;
            res |= GetCarryFlag() ? 0x80 : 0;

            bool carryFlag = (arg & 1) == 1;
            SetCarryFlag(carryFlag);
            m_pCpuBus->WriteByte(addr, res);

            // ADC
            uint16_t calc = static_cast<uint16_t>(A) + res + GetCarryFlag();
            bool overflowFlag = isSignedOverFlowed(A, res, GetCarryFlag());

            res = static_cast<uint8_t>(calc);

            SetCarryFlag(calc > 0xff);
            SetZeroFlag(res == 0);
            SetNegativeFlag((res & 0x80) == 0x80);
            // http://forums.nesdev.com/viewtopic.php?t=6331
            SetOverflowFlag(overflowFlag);

            A = res;

            PC += inst.m_Bytes;
            // RRA ï¿½ï¿½ additionalCyc ï¿½ğ‘«‚ï¿½ï¿½È‚ï¿½(ï¿½ï¿½ï¿½ï¿½ï¿½cï¿½c)
            return inst.m_Cycles;
        }
        case Opcode::SLO:
        {
            // ASL + ORA

            uint8_t arg;
            uint16_t addr;
            uint8_t additionalCyc;
            FetchAddr(inst.m_AddressingMode, &addr, &additionalCyc);
            FetchArg(inst.m_AddressingMode, &arg, &additionalCyc);

            // ASL
            uint8_t res = arg << 1;

            // MSB ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ä‚éï¿½Éï¿½ï¿½Vï¿½tï¿½gï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ carry ï¿½É‚È‚ï¿½
            bool carryFlag = (arg & 0x80) == 0x80;
            SetCarryFlag(carryFlag);

            m_pCpuBus->WriteByte(addr, res);

            // ORA
            res |= A;

            bool zeroFlag = res == 0;
            bool negativeFlag = (res & 0x80) == 0x80;

            SetZeroFlag(zeroFlag);
            SetNegativeFlag(negativeFlag);

            A = res;

            PC += inst.m_Bytes;
            // SLO ï¿½ï¿½ additionalCyc ï¿½ğ‘«‚ï¿½ï¿½È‚ï¿½(ï¿½ï¿½ï¿½ï¿½ï¿½cï¿½c)
            return inst.m_Cycles;
        }
        case Opcode::SRE:
        {
            // LSR + EOR
            uint8_t arg;
            uint8_t additionalCyc;
            uint16_t addr = 0;
            FetchAddr(inst.m_AddressingMode, &addr, &additionalCyc);
            FetchArg(inst.m_AddressingMode, &arg, &additionalCyc);

            uint8_t res = arg >> 1;

            bool carryFlag = (arg & 1) == 1;
            SetCarryFlag(carryFlag);

            m_pCpuBus->WriteByte(addr, res);

            // EOR
            res ^= A;

            bool zeroFlag = res == 0;
            bool negativeFlag = (res & 0x80) == 0x80;

            SetZeroFlag(zeroFlag);
            SetNegativeFlag(negativeFlag);

            A = res;

            PC += inst.m_Bytes;
            // SRE ï¿½ï¿½ additionalCyc ï¿½ğ‘«‚ï¿½ï¿½È‚ï¿½(ï¿½ï¿½ï¿½ï¿½ï¿½cï¿½c)
            return inst.m_Cycles;
        }
        case Opcode::SKB:
        {
            // ï¿½ï¿½ï¿½ï¿½pï¿½ï¿½ï¿½Cï¿½É‚ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½È‚ï¿½ï¿½ï¿½ï¿½ê‡ï¿½Ì‚ï¿½ï¿½ß‚Éƒtï¿½Fï¿½bï¿½`ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
            uint8_t arg;
            uint8_t additionalCyc;
            FetchArg(inst.m_AddressingMode, &arg, &additionalCyc);

            PC += inst.m_Bytes;
            return inst.m_Cycles;
        }
        case Opcode::IGN:
        {
            // ï¿½ï¿½ï¿½ï¿½pï¿½ï¿½ï¿½Cï¿½É‚ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½È‚ï¿½ï¿½ï¿½ï¿½ê‡ï¿½Ì‚ï¿½ï¿½ß‚Éƒtï¿½Fï¿½bï¿½`ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
            uint8_t arg;
            uint8_t additionalCyc;
            FetchArg(inst.m_AddressingMode, &arg, &additionalCyc);

            PC += inst.m_Bytes;
            return inst.m_Cycles + additionalCyc;
        }

        default:
            // unexpected default
            exit(-1);
            break;
        }
        return 0;
    }

    CpuInfo Cpu::GetCpuInfoForDebug()
    {
        // ï¿½ï¿½ï¿½Ü‚ï¿½ PC ï¿½ï¿½ï¿½ï¿½ ï¿½ï¿½ï¿½ï¿½ ï¿½æ“¾
        uint8_t opcode = m_pCpuBus->ReadByte(PC);
        Instruction inst = ByteToInstruction(opcode);
        uint8_t instBytes[3];

        assert(inst.m_Bytes <= 3);
        for (int i = 0; i < inst.m_Bytes; i++)
        {
            uint8_t byte = m_pCpuBus->ReadByte(i + PC);
            instBytes[i] = byte;
        }

        return CpuInfo(A, X, Y, PC, SP, P, inst, instBytes, sizeof(instBytes));
    }

    void Cpu::SetPCForDebug(uint16_t newPC)
    {
        PC = newPC;
    }
}}