Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b055b38d4c71491a9403bb84b5d65265 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 32 for port a [C:/Users/husseinz/Desktop/New_ECE212/Lab9/Lab9/mipsmulti.sv:250]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port d0 [C:/Users/husseinz/Desktop/New_ECE212/Lab9/Lab9/mipsmulti.sv:240]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab9/Lab9/alu.sv" Line 23. Module alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab9/Lab9/Lab9.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab9/Lab9/alu.sv" Line 23. Module alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/husseinz/Desktop/New_ECE212/Lab9/Lab9/Lab9.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.regdstmux2(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
