$date
	Mon Sep 19 18:58:14 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module behavioralFullAdder $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # carryin $end
$var wire 1 $ carryout $end
$var wire 1 % sum $end
$upscope $end
$scope module testFullAdder $end
$var wire 1 & carryout $end
$var wire 1 ' sum $end
$var reg 1 ( a $end
$var reg 1 ) b $end
$var reg 1 * carryin $end
$scope module adder $end
$var wire 1 + a $end
$var wire 1 , b $end
$var wire 1 - c1 $end
$var wire 1 . c2 $end
$var wire 1 / carryin $end
$var wire 1 & carryout $end
$var wire 1 0 s1 $end
$var wire 1 ' sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
z#
z"
z!
$end
#200000
0&
0'
0-
00
0.
0*
0/
0)
0,
0(
0+
#1200000
1'
1*
1/
#2200000
10
0*
0/
1)
1,
#3200000
1&
0'
1-
1*
1/
#4200000
0&
1'
0-
0*
0/
0)
0,
1(
1+
#5200000
1&
0'
1-
1*
1/
#6200000
0-
00
1.
0*
0/
1)
1,
#7200000
1'
1*
1/
#8200000
