git clone --depth 1 --no-tags https://github.com/KaustubhDighe/Vyapaar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573562031
git clone --depth 1 --no-tags https://github.com/tms4517/Advance-FPGA-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582144846
git clone --depth 1 --no-tags https://github.com/M-Mashreghi/Digital-logic-design-Laboratory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574855740
git clone --depth 1 --no-tags https://github.com/nasahlpa/scfi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598096550
git clone --depth 1 --no-tags https://github.com/yuyuranium/vsd-test-github-flow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574426237
git clone --depth 1 --no-tags https://github.com/javacafe01/bitcoin-hash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591112540
git clone --depth 1 --no-tags https://github.com/CompuSAR/simple_ddr_ctrl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586332604
git clone --depth 1 --no-tags https://github.com/KartikeyanSubramanyam/CSE141L-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593042077
git clone --depth 1 --no-tags https://github.com/sts08015/risc-v-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587634696
git clone --depth 1 --no-tags https://github.com/nella17/NYCU-DCLab-2022-Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576108955
git clone --depth 1 --no-tags https://github.com/charkster/tang_nano-trigger_uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577578873
git clone --depth 1 --no-tags https://github.com/hossein1387/cva6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573998681
git clone --depth 1 --no-tags https://github.com/Lalitgangwar9837/System_verilog_testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582331469
git clone --depth 1 --no-tags https://github.com/michael-lehn/ulm-on-ice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588106472
git clone --depth 1 --no-tags https://github.com/OscarCMZ/X-RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575099365
git clone --depth 1 --no-tags https://github.com/sinandredemption/fir_basys3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595320191
git clone --depth 1 --no-tags https://github.com/mjhborja/hello_world_uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587149773
git clone --depth 1 --no-tags https://github.com/OptimusMars/OptimumFPGAFramework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594330404
git clone --depth 1 --no-tags https://github.com/whdcks877/AI_SEMICON_2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579639680
git clone --depth 1 --no-tags https://github.com/Carl7yan/Verification-Begin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587161079
git clone --depth 1 --no-tags https://github.com/pietroglyph/pipelined-rv32i.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579855610
git clone --depth 1 --no-tags https://github.com/darnissan/DigitalSystemsEX1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580713950
git clone --depth 1 --no-tags https://github.com/vborchsh/wt_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592371253
git clone --depth 1 --no-tags https://github.com/ChriCheng/RISC-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579829498
git clone --depth 1 --no-tags https://github.com/rei0515reten/Re_RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597718467
git clone --depth 1 --no-tags https://github.com/bmartini/hdl-axi-common.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586084577
git clone --depth 1 --no-tags https://github.com/guoriyue/EE271-Rasterization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586685047
git clone --depth 1 --no-tags https://github.com/vlotnik/sv_sdr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584645795
git clone --depth 1 --no-tags https://github.com/Nagarjun444/SRAM-VIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575532825
git clone --depth 1 --no-tags https://github.com/uygararas/SimpleMicroProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585643973
git clone --depth 1 --no-tags https://github.com/Augusto-Viniciuss/ESC-digital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589026886
git clone --depth 1 --no-tags https://github.com/1mina1/Counter-verification-uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580917847
git clone --depth 1 --no-tags https://github.com/xudatou-94/AMBA_Demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597594826
git clone --depth 1 --no-tags https://github.com/nmamore/PIC24.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583476796
git clone --depth 1 --no-tags https://github.com/pvip-nitin/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592196926
git clone --depth 1 --no-tags https://github.com/Augusto-Viniciuss/Black-Jack-Hardware-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588353851
git clone --depth 1 --no-tags https://github.com/yagnavivek/Layered_Testbench_DFF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581858963
git clone --depth 1 --no-tags https://github.com/charlesziegenbeinjr/573TermProject-F22.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577106423
git clone --depth 1 --no-tags https://github.com/Zanatticus/RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578018351
git clone --depth 1 --no-tags https://github.com/Carl7yan/2cnn_dla.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587230290
git clone --depth 1 --no-tags https://github.com/dimitris-aspetakis/SwerV-EH1-DC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593949502
git clone --depth 1 --no-tags https://github.com/arm-out/ARMINx8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596966116
git clone --depth 1 --no-tags https://github.com/Karthikeyan564/h264_bachelor_thesis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591462972
git clone --depth 1 --no-tags https://github.com/Parretto/Risc-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583659254
git clone --depth 1 --no-tags https://github.com/tmct-web/spi_slave_tmct.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579534179
git clone --depth 1 --no-tags https://github.com/ryuz/study_uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573642479
git clone --depth 1 --no-tags https://github.com/NYU-Processor-Design/nyu-amba.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592271737
git clone --depth 1 --no-tags https://github.com/bfaurestal/Cache_Simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598432984
git clone --depth 1 --no-tags https://github.com/vadimfastos/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587820456
git clone --depth 1 --no-tags https://github.com/RasmusGOlsen/vip-clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584309868
git clone --depth 1 --no-tags https://github.com/serpest/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579176766
git clone --depth 1 --no-tags https://github.com/Carl7yan/3AHB_RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587589150
git clone --depth 1 --no-tags https://github.com/Chandrusankar7/4-Bit-Address-Line-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591949233
git clone --depth 1 --no-tags https://github.com/ep2k/epFC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588207852
git clone --depth 1 --no-tags https://github.com/aMotevallian/multi-cycle-risv-v-processor-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580094123
git clone --depth 1 --no-tags https://github.com/Carl7yan/Verify-apb-uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587143977
git clone --depth 1 --no-tags https://github.com/Sardter/simple_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579022529
git clone --depth 1 --no-tags https://github.com/npalmer5620/razor_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581676929
git clone --depth 1 --no-tags https://github.com/Nhan-Tong/RISCV_Floating_point.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579560726
git clone --depth 1 --no-tags https://github.com/1mina1/ALU-verification-using-cocotb-in-python-and-full-SV-enviroment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580835099
git clone --depth 1 --no-tags https://github.com/Nutmeg43/Async-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595426852
git clone --depth 1 --no-tags https://github.com/martinKindall/8-bit-multicycle-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577078224
git clone --depth 1 --no-tags https://github.com/zljuft/verify.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577122401
git clone --depth 1 --no-tags https://github.com/guyuxuan9/RISCV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590566373
git clone --depth 1 --no-tags https://github.com/federicorossifr/ibex_ppu_pv1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585507178
git clone --depth 1 --no-tags https://github.com/GudduKumar0208/FIFO-VERIFICATION-VIA-UNIVERSAL-VERIFICATION-METHODLOGY-FIFO-USING-UVM-OR-VERIFICATION-OF-FIFO-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573253906
git clone --depth 1 --no-tags https://github.com/yuri-panchul/fpga-soldering-camp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579511386
git clone --depth 1 --no-tags https://github.com/ep2k/dualshock_driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587778905
git clone --depth 1 --no-tags https://github.com/mjhborja/functional_coverage_sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/588791142
git clone --depth 1 --no-tags https://github.com/PavlosTzitzos/HDLs-intro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586310497
git clone --depth 1 --no-tags https://github.com/mahadevaswamy05/hi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593925740
git clone --depth 1 --no-tags https://github.com/salih-atabey/axis-fifo-uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583578222
git clone --depth 1 --no-tags https://github.com/rubycmarroquin/ARK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593063601
git clone --depth 1 --no-tags https://github.com/talshamira/SysVerilog_Simulation3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591527671
git clone --depth 1 --no-tags https://github.com/YazanHussnain/RISCV-3-stage-pipeline-processor-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/587990634
git clone --depth 1 --no-tags https://github.com/ksarper1/Bilkent_CS223_Homeworks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586524325
git clone --depth 1 --no-tags https://github.com/wuqlan111/ARM_AMBA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586891393
git clone --depth 1 --no-tags https://github.com/GuruprasadNK/UVM-Basics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582697397
git clone --depth 1 --no-tags https://github.com/Howard-121/Digital-System-Design-with-FPGAs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582533065
git clone --depth 1 --no-tags https://github.com/garrettvt/EE-371-Design-of-Digital-Circuits-and-Systems-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584960247
git clone --depth 1 --no-tags https://github.com/tkono17/pcecontrol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581367916
git clone --depth 1 --no-tags https://github.com/PouyaMahmoody/hackdac_2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592705414
git clone --depth 1 --no-tags https://github.com/thebenperson/Artix-Wolverine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592820011
git clone --depth 1 --no-tags https://github.com/pviprushi/rv16_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598539344
git clone --depth 1 --no-tags https://github.com/noemiabril/AtariST_MiSTer-DE1-SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574156784
git clone --depth 1 --no-tags https://github.com/phuong27102000/uvm_beginner_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574552636
git clone --depth 1 --no-tags https://github.com/alinecristinapinto/multiplicador-binario-sequencial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574207939
git clone --depth 1 --no-tags https://github.com/aritra1911/alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573883348
git clone --depth 1 --no-tags https://github.com/sg05060/SoC_Project2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575807443
git clone --depth 1 --no-tags https://github.com/augustinjk/fork...join-vs-begin...end.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575706431
git clone --depth 1 --no-tags https://github.com/mileskt/SpeedyAR_Final_copy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578380193
git clone --depth 1 --no-tags https://github.com/frankych/frameworks.validation.vip.clock-vc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580272501
git clone --depth 1 --no-tags https://github.com/bodashka/CA-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577477443
git clone --depth 1 --no-tags https://github.com/fabio-pecora/verilog-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576427449
git clone --depth 1 --no-tags https://github.com/es2ilver/ComputerArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584072285
git clone --depth 1 --no-tags https://github.com/mrowaha/simplified-programmable-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580336154
git clone --depth 1 --no-tags https://github.com/GudduKumar0208/AHB-TO-APB-BRIDGE-AMBA-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573251938
git clone --depth 1 --no-tags https://github.com/tmct-web/i2c_slave_tmct.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579534147
git clone --depth 1 --no-tags https://github.com/T-Szymk/axi_components.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581172095
