#### This file is a general .xdc for the Genesys ZU-3EG Rev. B
#### To use it in a project:
#### - uncomment the lines corresponding to used pins
#### - rename the used ports (in each line, after get_ports) according to the top level signal names in the project

#set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
#set_property DCI_CASCADE {64} [get_iobanks 65]

## Crypto
#set_property -dict { PACKAGE_PIN AD15  IOSTANDARD LVCMOS33 } [get_ports { crypto_sda }]; #IO_L5P_HDGC_44/24 Sch=crypto_sda

# Sysclk is a 25 MHz PL reference clock generated by the external Ethernet PHY
# It connects to an HDGC pin, so it has direct connection only to BUFG primitives.
# When using it as input clock to CMT primitives (MMCM/PLL), it needs to go through
# BUFG first. Choose "Global Buffer" in Clocking Wizard IP customization.
# Might need CLOCK_DEDICATED_ROUTE FALSE
set_property -dict { PACKAGE_PIN E12 IOSTANDARD LVCMOS18 } [get_ports { board_clk }];
set_property CLOCK_DEDICATED_ROUTE ANY_CMT_COLUMN [get_nets board_clk]

#set_property CLOCK_DEDICATED_ROUTE ANY_CMT_COLUMN [get_nets main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0]

## MIPI A Port
#set_property -dict { PACKAGE_PIN B8 IOSTANDARD LVCMOS12 } [get_ports { mipi_a_pwup_ls }]; #IO_L22N_T3U_N7_DBC_AD0N_66 Sch=mipi_a_pwup_ls
## Commented, since it will be defined in IP XDC.
##set_property PACKAGE_PIN G1 [get_ports mipi_a_clk_p] #IO_L1P_T0L_N0_DBC_66 Sch=mipi_a_clk_p
##set_property IOSTANDARD MIPI_DPHY_DCI [get_ports mipi_a_clk_p]
##set_property IOSTANDARD MIPI_DPHY_DCI [get_ports mipi_a_clk_n]
##set_property PACKAGE_PIN E1 [get_ports mipi_a_lane_p[0]] #IO_L2P_T0L_N2_66 Sch=mipi_a_lane_p[0]
##set_property IOSTANDARD MIPI_DPHY_DCI [get_ports mipi_a_lane_p[0]]
##set_property IOSTANDARD MIPI_DPHY_DCI [get_ports mipi_a_lane_n[0]]
##set_property PACKAGE_PIN F2 [get_ports mipi_a_lane_p[1]] #IO_L3P_T0L_N4_AD15P_66 Sch=mipi_a_lane_p[1]
##set_property IOSTANDARD MIPI_DPHY_DCI [get_ports mipi_a_lane_p[1]]
##set_property IOSTANDARD MIPI_DPHY_DCI [get_ports mipi_a_lane_n[1]]]

## MIPI B Port
#set_property -dict { PACKAGE_PIN A9 IOSTANDARD LVCMOS12 } [get_ports { mipi_b_pwup_ls }]; #IO_L23P_T3U_N8_66 Sch=mipi_b_pwup_ls
## Commented, since it will be defined in IP XDC.
##set_property PACKAGE_PIN B5 [get_ports mipi_b_clk_p] #IO_L19P_T3L_N0_DBC_AD9P_66 Sch=mipi_b_clk_p
##set_property IOSTANDARD MIPI_DPHY_DCI [get_ports mipi_b_clk_p]
##set_property IOSTANDARD MIPI_DPHY_DCI [get_ports mipi_b_clk_n]
##set_property PACKAGE_PIN C6 [get_ports mipi_b_lane_p[0]] #IO_L20P_T3L_N2_AD1P_66 Sch=mipi_b_lane_p[0]
##set_property IOSTANDARD MIPI_DPHY_DCI [get_ports mipi_b_lane_p[0]]
##set_property IOSTANDARD MIPI_DPHY_DCI [get_ports mipi_b_lane_n[0]]
##set_property PACKAGE_PIN A7 [get_ports mipi_b_lane_p[1]] #IO_L21P_T3L_N4_AD8P_66 Sch=mipi_b_lane_p[1]
##set_property IOSTANDARD MIPI_DPHY_DCI [get_ports mipi_b_lane_p[1]]
##set_property IOSTANDARD MIPI_DPHY_DCI [get_ports mipi_b_lane_n[1]]

## Audio CODEC I2S, I2C
set_property -dict { PACKAGE_PIN A11 IOSTANDARD LVCMOS18 PULLUP true } [get_ports { IIC_0_scl_io }]; #IO_L11N_AD9N_45/25 Sch=aud_scl
set_property -dict { PACKAGE_PIN D12 IOSTANDARD LVCMOS18 PULLUP true } [get_ports { IIC_0_sda_io }]; #IO_L12P_AD8P_45/25 Sch=aud_sda
set_property -dict { PACKAGE_PIN A10 IOSTANDARD LVCMOS18             } [get_ports { internal_codec_ws_tx }]; #IO_L10N_AD10N_45/25 Sch=aud_lrclk
set_property -dict { PACKAGE_PIN C12 IOSTANDARD LVCMOS18             } [get_ports { internal_codec_bclk }]; #IO_L12N_AD8N_45/25 Sch=aud_bclk
set_property -dict { PACKAGE_PIN C11 IOSTANDARD LVCMOS18             } [get_ports { internal_codec_mclk }]; #IO_L9P_AD11P_45/25 Sch=aud_mclk
set_property -dict { PACKAGE_PIN B11 IOSTANDARD LVCMOS18             } [get_ports { internal_codec_sd_rx }]; #IO_L10P_AD10P_45/25 Sch=aud_adc_sdata
set_property -dict { PACKAGE_PIN D11 IOSTANDARD LVCMOS18             } [get_ports { internal_codec_sd_tx }]; #IO_L8N_HDGC_45/25 Sch=aud_dac_sdata

## Platform MCU signals
set_property -dict { PACKAGE_PIN AC14 IOSTANDARD LVCMOS33 } [get_ports { vadj_level0 }]; #IO_L6P_HDGC_44/24 Sch=vadj_level[0]
set_property -dict { PACKAGE_PIN AC13 IOSTANDARD LVCMOS33 } [get_ports { vadj_level1 }]; #IO_L6N_HDGC_44/24 Sch=vadj_level[1]
set_property -dict { PACKAGE_PIN G10  IOSTANDARD LVCMOS18 } [get_ports { vadj_auton }]; #IO_L3N_AD13N_45/25 Sch=vadj_auton
#set_property -dict { PACKAGE_PIN H11  IOSTANDARD LVCMOS18 } [get_ports { syzygy_detectedn }]; #IO_L3P_AD13P_45/25 Sch=syzygy_detectedn

##DisplayPort AUX channel over EMIO
#set_property -dict { PACKAGE_PIN K12  IOSTANDARD LVCMOS18 } [get_ports { dp_aux_din }]; #IO_L2N_AD14N_45/25 Sch=dp_aux_din
#set_property -dict { PACKAGE_PIN K13  IOSTANDARD LVCMOS18 } [get_ports { dp_aux_doe }]; #IO_L2P_AD14P_45/25 Sch=dp_aux_doe
#set_property -dict { PACKAGE_PIN J11  IOSTANDARD LVCMOS18 } [get_ports { dp_aux_dout }]; #IO_L1P_AD15P_45/25 Sch=dp_aux_dout
#set_property -dict { PACKAGE_PIN J10  IOSTANDARD LVCMOS18 } [get_ports { dp_aux_hotplug_detect }]; #IO_L1N_AD15N_45/25 Sch=dp_aux_hotplug_detect

## Mini PCIe Auxiliary
#set_property -dict { PACKAGE_PIN Y12  IOSTANDARD LVCMOS33 } [get_ports { pcie_w_disable2n }]; #IO_L12P_AD8P_44/24 Sch=pcie_w_disable2n
#set_property -dict { PACKAGE_PIN B3  IOSTANDARD LVCMOS12 } [get_ports { pcie_w_disable[1] }];  #IO_L9P_T1L_N4_AD12P_66 Sch=pcie_w_disable[1]

## USB 2.0 Overcurrent EMIO
#set_property -dict { PACKAGE_PIN D9 IOSTANDARD LVCMOS12 PULLUP true } [get_ports { usb20_ocn }];#IO_L18N_T2U_N11_AD2N_66 Sch=usb20_ocn

## Ethernet JTAG
#set_property -dict { PACKAGE_PIN F7  LVCMOS12  } [get_ports { eth_tms_ls }]; #IO_L16N_T2U_N7_QBC_AD3N_66 Sch=eth_tms_ls
#set_property -dict { PACKAGE_PIN F8  LVCMOS12  } [get_ports { eth_tdi_ls }]; #IO_L17P_T2U_N8_AD10P_66 Sch=eth_tdi_ls
#set_property -dict { PACKAGE_PIN E8  LVCMOS12  } [get_ports { eth_tck_ls }]; #IO_L17N_T2U_N9_AD10N_66 Sch=eth_tck_ls
#set_property -dict { PACKAGE_PIN E9  LVCMOS12  } [get_ports { eth_tdo_ls }]; #IO_L18P_T2U_N10_AD2P_66 Sch=eth_tdo_ls

## PMOD XADC JA 1.8V
#set_property -dict { PACKAGE_PIN W10   IOSTANDARD LVCMOS18             } [get_ports  { CODEC1_sd_rx }];
#set_property -dict { PACKAGE_PIN AA11  IOSTANDARD LVCMOS18             } [get_ports  { CODEC1_sd_tx }];
#set_property -dict { PACKAGE_PIN AB10  IOSTANDARD LVCMOS18             } [get_ports  { external_codec_bclk }];
#set_property -dict { PACKAGE_PIN Y9    IOSTANDARD LVCMOS18  PULLUP true } [get_ports  { IIC_1_sda_io }];
#set_property -dict { PACKAGE_PIN Y10   IOSTANDARD LVCMOS18             } [get_ports  { external_codec_mclk }];
#set_property -dict { PACKAGE_PIN AA10  IOSTANDARD LVCMOS18  PULLUP true } [get_ports  { IIC_1_scl_io }];
#set_property -dict { PACKAGE_PIN AB9   IOSTANDARD LVCMOS18             } [get_ports  { external_codec_ws }];
#set_property -dict { PACKAGE_PIN AA8   IOSTANDARD LVCMOS18             } [get_ports  { GND }];

## PMOD JB 3.3V
set_property -dict { PACKAGE_PIN AE13  IOSTANDARD LVCMOS33 } [get_ports { spi_SS }];
set_property -dict { PACKAGE_PIN AG14  IOSTANDARD LVCMOS33 } [get_ports { spi_MOSI }];
set_property -dict { PACKAGE_PIN AH14  IOSTANDARD LVCMOS33 } [get_ports { spi_MISO }];
set_property -dict { PACKAGE_PIN AG13  IOSTANDARD LVCMOS33 } [get_ports { spi_clk }];
set_property -dict { PACKAGE_PIN AE14  IOSTANDARD LVCMOS33 } [get_ports { syfala_out_debug0 }];
set_property -dict { PACKAGE_PIN AF13  IOSTANDARD LVCMOS33 } [get_ports { syfala_out_debug1 }];
set_property -dict { PACKAGE_PIN AE15  IOSTANDARD LVCMOS33 } [get_ports { syfala_out_debug2 }];
set_property -dict { PACKAGE_PIN AH13  IOSTANDARD LVCMOS33 } [get_ports { syfala_out_debug3 }];

## PMOD JC 3.3V
#set_property -dict { PACKAGE_PIN E13  IOSTANDARD LVCMOS33 } [get_ports { CODEC1_sd_rx }];
#set_property -dict { PACKAGE_PIN G13  IOSTANDARD LVCMOS33 } [get_ports { CODEC1_sd_tx }];
#set_property -dict { PACKAGE_PIN B13  IOSTANDARD LVCMOS33 } [get_ports { GND }];
#set_property -dict { PACKAGE_PIN D14  IOSTANDARD LVCMOS33 } [get_ports { CODEC3_sd_rx }];
#set_property -dict { PACKAGE_PIN F13  IOSTANDARD LVCMOS33 } [get_ports { CODEC4_sd_rx }];
#set_property -dict { PACKAGE_PIN C13  IOSTANDARD LVCMOS33 } [get_ports { CODEC4_sd_tx }];
#set_property -dict { PACKAGE_PIN C14  IOSTANDARD LVCMOS33 } [get_ports { CODEC2_ws }];
#set_property -dict { PACKAGE_PIN A13  IOSTANDARD LVCMOS33 } [get_ports { CODEC2_ws_GND }];

### PMOD JD 3.3V
#set_property -dict {PACKAGE_PIN E15  IOSTANDARD LVCMOS33  PULLUP true } [get_ports { IIC_1_sda_io }];
#set_property -dict {PACKAGE_PIN A14  IOSTANDARD LVCMOS33  PULLUP true } [get_ports { IIC_1_scl_io }];
#set_property -dict {PACKAGE_PIN B15  IOSTANDARD LVCMOS33 } [get_ports { CODEC1_bclk }];
#set_property -dict {PACKAGE_PIN F15  IOSTANDARD LVCMOS33 } [get_ports { CODEC1_bclk_GND }];
#set_property -dict {PACKAGE_PIN E14  IOSTANDARD LVCMOS33 } [get_ports { CODEC1_mclk }];
#set_property -dict {PACKAGE_PIN B14  IOSTANDARD LVCMOS33 } [get_ports { CODEC1_mclk_GND }];
#set_property -dict {PACKAGE_PIN D15  IOSTANDARD LVCMOS33 } [get_ports { CODEC1_ws }];
#set_property -dict {PACKAGE_PIN A15  IOSTANDARD LVCMOS33 } [get_ports { CODEC1_ws_GND }];

## Buttons
set_property -dict { PACKAGE_PIN B10  IOSTANDARD LVCMOS18 } [get_ports { btn[0] }]; #IO_L9N_AD11N_45/25 Sch=btn[2]
set_property -dict { PACKAGE_PIN H12  IOSTANDARD LVCMOS18 } [get_ports { btn[1] }]; #IO_L4N_AD12N_45/25 Sch=btn[3]
set_property -dict { PACKAGE_PIN J12  IOSTANDARD LVCMOS18 } [get_ports { btn[2] }]; #IO_L4P_AD12P_45/25 Sch=btn[4]
set_property -dict { PACKAGE_PIN F12  IOSTANDARD LVCMOS18 } [get_ports { btn[3] }]; #IO_L6P_HDGC_45/25 Sch=btn[5]
set_property -dict { PACKAGE_PIN A12  IOSTANDARD LVCMOS18 } [get_ports { btn[4] }]; #IO_L11P_AD9P_45/25 Sch=btn[6]

## Switches
set_property -dict { PACKAGE_PIN AB14  IOSTANDARD LVCMOS33 } [get_ports { switches[3] }]; #IO_L8N_HDGC_44/24 Sch=sw[0]
set_property -dict { PACKAGE_PIN Y13   IOSTANDARD LVCMOS33 } [get_ports { switches[2] }]; #IO_L10N_AD10N_44/24 Sch=sw[1]
set_property -dict { PACKAGE_PIN W12   IOSTANDARD LVCMOS33 } [get_ports { switches[1] }]; #IO_L11P_AD9P_44/24 Sch=sw[2]
set_property -dict { PACKAGE_PIN AB15  IOSTANDARD LVCMOS33 } [get_ports { switches[0] }]; #IO_L8P_HDGC_44/24 Sch=sw[3]

## LED
set_property -dict { PACKAGE_PIN L14   IOSTANDARD LVCMOS33 } [get_ports { green_leds[0] }]; #IO_L12P_AD0P_46/26 Sch=ld[1]
set_property -dict { PACKAGE_PIN L13   IOSTANDARD LVCMOS33 } [get_ports { green_leds[1] }]; #IO_L12N_AD0N_46/26 Sch=ld[2]
set_property -dict { PACKAGE_PIN K14   IOSTANDARD LVCMOS33 } [get_ports { green_leds[2] }]; #IO_L11P_AD1P_46/26 Sch=ld[3]
set_property -dict { PACKAGE_PIN J14   IOSTANDARD LVCMOS33 } [get_ports { green_leds[3] }]; #IO_L11N_AD1N_46/26 Sch=ld[4]

## RGB LED
set_property -dict { PACKAGE_PIN A8   IOSTANDARD LVCMOS12 } [get_ports { rgb_led[0] }]; #IO_L23N_T3U_N9_66 Sch=ld5_b
set_property -dict { PACKAGE_PIN B9   IOSTANDARD LVCMOS12 } [get_ports { rgb_led[1] }]; #IO_L24N_T3U_N11_66 Sch=ld5_g
set_property -dict { PACKAGE_PIN C9   IOSTANDARD LVCMOS12 } [get_ports { rgb_led[2] }]; #IO_L24P_T3U_N10_66 Sch=ld5_r

## GTH reference clock jitter filter auxiliary
#set_property -dict { PACKAGE_PIN C4  IOSTANDARD LVCMOS12 } [get_ports { clkgth_intrn_ls }]; #IO_L11N_T1U_N9_GC_66 Sch=clkgth_intrn_ls
#set_property -dict { PACKAGE_PIN D6  IOSTANDARD LVCMOS12 } [get_ports { clkgth_loln_ls }]; #IO_L13N_T2L_N1_GC_QBC_66 Sch=clkgth_loln_ls
#set_property -dict { PACKAGE_PIN G8  IOSTANDARD LVCMOS12 } [get_ports { clkgth_rst }]; #IO_L16P_T2U_N6_QBC_AD3P_66 Sch=clkgth_rst

## MUX I2C


#3.3V I2C, not suitable for our mezzanine board
#set_property -dict { PACKAGE_PIN F6   IOSTANDARD LVCMOS12 } [get_ports { fpga_mux_rst }]; #IO_L15N_T2L_N5_AD11N_66 Sch=fpga_mux_rst
#set_property -dict { PACKAGE_PIN G15  IOSTANDARD LVCMOS33 PULLUP true } [get_ports { mux_scl_ls }]; #IO_L9P_AD3P_46/26 Sch=mux_scl_ls
#set_property -dict { PACKAGE_PIN G14  IOSTANDARD LVCMOS33 PULLUP true } [get_ports { mux_sda_ls }]; #IO_L9N_AD3N_46/26 Sch=mux_sda_ls

## SYZYGY
#set_property -dict { PACKAGE_PIN AB1  IOSTANDARD LVDS DIFF_TERM_ADV TERM_100 } [get_ports { syzygy_d_p[0] }]; #IO_L18P_T2U_N10_AD2P_64 Sch=syzygy_d_p[0]
#set_property -dict { PACKAGE_PIN AE2  IOSTANDARD LVDS DIFF_TERM_ADV TERM_100 } [get_ports { syzygy_d_p[1] }]; #IO_L22P_T3U_N6_DBC_AD0P_64 Sch=syzygy_d_p[1]
#set_property -dict { PACKAGE_PIN AE3  IOSTANDARD LVDS DIFF_TERM_ADV TERM_100 } [get_ports { syzygy_d_p[2] }]; #IO_L21P_T3L_N4_AD8P_64 Sch=syzygy_d_p[2]
#set_property -dict { PACKAGE_PIN AE5  IOSTANDARD LVDS DIFF_TERM_ADV TERM_100 } [get_ports { syzygy_d_p[3] }]; #IO_L12P_T1U_N10_GC_64 Sch=syzygy_d_p[3]
#set_property -dict { PACKAGE_PIN AD7  IOSTANDARD LVDS DIFF_TERM_ADV TERM_100 } [get_ports { syzygy_d_p[4] }]; #IO_L4P_T0U_N6_DBC_AD7P_64 Sch=syzygy_d_p[4]
#set_property -dict { PACKAGE_PIN AG6  IOSTANDARD LVDS DIFF_TERM_ADV TERM_100 } [get_ports { syzygy_d_p[5] }]; #IO_L10P_T1U_N6_QBC_AD4P_64 Sch=syzygy_d_p[5]
#set_property -dict { PACKAGE_PIN U8   IOSTANDARD LVDS DIFF_TERM_ADV TERM_100 } [get_ports { syzygy_d_p[6] }];  #IO_L3P_T0L_N4_AD15P_65 Sch=syzygy_d_p[6]
#set_property -dict { PACKAGE_PIN U9   IOSTANDARD LVDS DIFF_TERM_ADV TERM_100 } [get_ports { syzygy_d_p[7] }]; #IO_L2P_T0L_N2_65 Sch=syzygy_d_p[7]
#set_property -dict { PACKAGE_PIN AE10  IOSTANDARD LVCMOS18 } [get_ports { syzygy_s[16] }]; #IO_L4P_AD8P_43/44 Sch=syzygy_s[16]
#set_property -dict { PACKAGE_PIN AC12  IOSTANDARD LVCMOS18 } [get_ports { syzygy_s[17] }]; #IO_L6P_HDGC_AD6P_43/44 Sch=syzygy_s[17]
#set_property -dict { PACKAGE_PIN AF10  IOSTANDARD LVCMOS18 } [get_ports { syzygy_s[18] }]; #IO_L4N_AD8N_43/44 Sch=syzygy_s[18]
#set_property -dict { PACKAGE_PIN AD12  IOSTANDARD LVCMOS18 } [get_ports { syzygy_s[19] }]; #IO_L6N_HDGC_AD6N_43/44 Sch=syzygy_s[19]
#set_property -dict { PACKAGE_PIN AF11  IOSTANDARD LVCMOS18 }  [get_ports { CODEC2_sd_tx }];
#set_property -dict { PACKAGE_PIN AE12  IOSTANDARD LVCMOS18 }  [get_ports { CODEC2_sd_rx }];
#set_property -dict { PACKAGE_PIN AF12  IOSTANDARD LVCMOS18 }  [get_ports { CODEC2_bclk }];
#set_property -dict { PACKAGE_PIN AH12  IOSTANDARD LVCMOS18 }  [get_ports { CODEC2_bclk_GND }];
#set_property -dict { PACKAGE_PIN AG11  IOSTANDARD LVCMOS18 }  [get_ports { CODEC2_mclk }];
#set_property -dict { PACKAGE_PIN AG10  IOSTANDARD LVCMOS18 }  [get_ports { CODEC2_mclk_GND }];
#set_property -dict { PACKAGE_PIN AH11  IOSTANDARD LVCMOS18 }  [get_ports { CODEC2_ws }];
#set_property -dict { PACKAGE_PIN AH10  IOSTANDARD LVCMOS18 }  [get_ports { CODEC2_ws_GND }];
#set_property -dict { PACKAGE_PIN AD4   IOSTANDARD LVDS   DIFF_TERM_ADV TERM_100 } [get_ports { syzygy_in_clk_n }]; #IO_L13N_T2L_N1_GC_QBC_64 Sch=syzygy_in_clk_n
#set_property -dict { PACKAGE_PIN AD5   IOSTANDARD LVDS   DIFF_TERM_ADV TERM_100 } [get_ports { syzygy_in_clk_p }]; #IO_L13P_T2L_N0_GC_QBC_64 Sch=syzygy_in_clk_p
#set_property -dict { PACKAGE_PIN Y8    IOSTANDARD LVDS } [get_ports { syzygy_out_clk_n }]; #IO_L1N_T0L_N1_DBC_65 Sch=syzygy_out_clk_n
#set_property -dict { PACKAGE_PIN W8    IOSTANDARD LVDS } [get_ports { syzygy_out_clk_p }]; #IO_L1P_T0L_N0_DBC_65 Sch=syzygy_out_clk_p

## FMC connector
#clk 0 and clk 1
#->bclk
set_property -dict { PACKAGE_PIN M6   IOSTANDARD LVCMOS18 } [get_ports { external_codec_bclk }]; #IO_L14P_T2L_N2_GC_65 Sch=fmc_clk0_m2c_p
set_property -dict { PACKAGE_PIN L5   IOSTANDARD LVCMOS18 } [get_ports { GND }]; #POPOFF: fmc_clk0_m2c_n
#->mclk
set_property -dict { PACKAGE_PIN L3   IOSTANDARD LVCMOS18 } [get_ports { external_codec_mclk }]; #IO_L12P_T1U_N10_GC_65 Sch=fmc_clk1_m2c_p
set_property -dict { PACKAGE_PIN L2   IOSTANDARD LVCMOS18 } [get_ports { GND }]; #POPOFF: fmc_clk1_m2c_n


#LA[0]: I2C config.
# WARNING: single ended sig. on diff port.
set_property -dict { PACKAGE_PIN L7   IOSTANDARD LVCMOS18 } [get_ports { IIC_1_sda_io }]; #IO_L13P_T2L_N0_GC_QBC_65 Sch=fmc_la00_cc_p
set_property -dict { PACKAGE_PIN L6   IOSTANDARD LVCMOS18 } [get_ports { IIC_1_scl_io }]; #IO_L13N_T2L_N1_GC_QBC_65 Sch=fmc_la00_cc_n

#LA[1]: WS single ended
set_property -dict { PACKAGE_PIN H4   IOSTANDARD LVCMOS18 } [get_ports { external_codec_ws }]; #IO_L7P_T1L_N0_QBC_AD13P_65 Sch=fmc_la01_cc_p
set_property -dict { PACKAGE_PIN H3   IOSTANDARD LVCMOS18 } [get_ports { GND }]; #IO_L7N_T1L_N1_QBC_AD13N_65 Sch=fmc_la01_cc_n


#LA[2] to LA[33] used in sinle ended (p)
#->32 pins=16 codecs IN/OUT
set_property -dict { PACKAGE_PIN J6   IOSTANDARD LVCMOS18 } [get_ports { CODEC1_sd_tx  }]; #IO_L20P_T3L_N2_AD1P_65 Sch=fmc_la_p[02]
set_property -dict { PACKAGE_PIN K4   IOSTANDARD LVCMOS18 } [get_ports { CODEC2_sd_tx  }]; #IO_L11P_T1U_N8_GC_65 Sch=fmc_la_p[03]
set_property -dict { PACKAGE_PIN K2   IOSTANDARD LVCMOS18 } [get_ports { CODEC3_sd_tx  }]; #IO_L9P_T1L_N4_AD12P_65 Sch=fmc_la_p[04]
set_property -dict { PACKAGE_PIN R6   IOSTANDARD LVCMOS18 } [get_ports { CODEC4_sd_tx  }]; #IO_L6P_T0U_N10_AD6P_65 Sch=fmc_la_p[05]
set_property -dict { PACKAGE_PIN L1   IOSTANDARD LVCMOS18 } [get_ports { CODEC5_sd_tx  }]; #IO_L17P_T2U_N8_AD10P_65 Sch=fmc_la_p[06]
set_property -dict { PACKAGE_PIN K9   IOSTANDARD LVCMOS18 } [get_ports { CODEC6_sd_tx  }]; #IO_L23P_T3U_N8_I2C_SCLK_65 Sch=fmc_la_p[07]
set_property -dict { PACKAGE_PIN R7   IOSTANDARD LVCMOS18 } [get_ports { CODEC7_sd_tx  }]; #IO_L5P_T0U_N8_AD14P_65 Sch=fmc_la_p[08]
set_property -dict { PACKAGE_PIN M8   IOSTANDARD LVCMOS18 } [get_ports { CODEC8_sd_tx  }]; #IO_L18P_T2U_N10_AD2P_65 Sch=fmc_la_p[09]
set_property -dict { PACKAGE_PIN J1   IOSTANDARD LVCMOS18 } [get_ports { CODEC9_sd_tx  }]; #IO_L8P_T1L_N2_AD5P_65 Sch=fmc_la_p[10]
set_property -dict { PACKAGE_PIN J5   IOSTANDARD LVCMOS18 } [get_ports { CODEC10_sd_tx }]; #IO_L19P_T3L_N0_DBC_AD9P_65 Sch=fmc_la_p[11]
set_property -dict { PACKAGE_PIN J7   IOSTANDARD LVCMOS18 } [get_ports { CODEC11_sd_tx }]; #IO_L21P_T3L_N4_AD8P_65 Sch=fmc_la_p[12]
set_property -dict { PACKAGE_PIN N7   IOSTANDARD LVCMOS18 } [get_ports { CODEC12_sd_tx }]; #IO_L15P_T2L_N4_AD11P_65 Sch=fmc_la_p[13]
set_property -dict { PACKAGE_PIN P7   IOSTANDARD LVCMOS18 } [get_ports { CODEC13_sd_tx }]; #IO_L16P_T2U_N6_QBC_AD3P_65 Sch=fmc_la_p[14]
set_property -dict { PACKAGE_PIN R8   IOSTANDARD LVCMOS18 } [get_ports { CODEC14_sd_tx }]; #IO_L4P_T0U_N6_DBC_AD7P_SMBALERT_65 Sch=fmc_la_p[15]
set_property -dict { PACKAGE_PIN K8   IOSTANDARD LVCMOS18 } [get_ports { CODEC15_sd_tx }]; #IO_L22P_T3U_N6_DBC_AD0P_65 Sch=fmc_la_p[16]
set_property -dict { PACKAGE_PIN AD2  IOSTANDARD LVCMOS18 } [get_ports { CODEC16_sd_tx }]; #IO_L16P_T2U_N6_QBC_AD3P_64 Sch=fmc_la17_cc_p
set_property -dict { PACKAGE_PIN AG9  IOSTANDARD LVCMOS18 } [get_ports { CODEC1_sd_rx  }]; #IO_L10P_T1U_N6_QBC_AD4P_64 Sch=fmc_la18_cc_p
set_property -dict { PACKAGE_PIN AC4  IOSTANDARD LVCMOS18 } [get_ports { CODEC2_sd_rx  }]; #IO_L17P_T2U_N8_AD10P_64 Sch=fmc_la_p[19]
set_property -dict { PACKAGE_PIN AB4  IOSTANDARD LVCMOS18 } [get_ports { CODEC3_sd_rx  }]; #IO_L15P_T2L_N4_AD11P_64 Sch=fmc_la_p[20]
set_property -dict { PACKAGE_PIN AF1  IOSTANDARD LVCMOS18 } [get_ports { CODEC4_sd_rx  }]; #IO_L24P_T3U_N10_64 Sch=fmc_la_p[21]
set_property -dict { PACKAGE_PIN AB8  IOSTANDARD LVCMOS18 } [get_ports { CODEC5_sd_rx  }]; #IO_L3P_T0L_N4_AD15P_64 Sch=fmc_la_p[22]
set_property -dict { PACKAGE_PIN AH2  IOSTANDARD LVCMOS18 } [get_ports { CODEC6_sd_rx  }]; #IO_L23P_T3U_N8_64 Sch=fmc_la_p[23]
set_property -dict { PACKAGE_PIN AF7  IOSTANDARD LVCMOS18 } [get_ports { CODEC7_sd_rx  }]; #IO_L11P_T1U_N8_GC_64 Sch=fmc_la_p[24]
set_property -dict { PACKAGE_PIN AG3  IOSTANDARD LVCMOS18 } [get_ports { CODEC8_sd_rx  }]; #IO_L20P_T3L_N2_AD1P_64 Sch=fmc_la_p[25]
set_property -dict { PACKAGE_PIN AC9  IOSTANDARD LVCMOS18 } [get_ports { CODEC9_sd_rx  }]; #IO_L1P_T0L_N0_DBC_64 Sch=fmc_la_p[26]
set_property -dict { PACKAGE_PIN AG4  IOSTANDARD LVCMOS18 } [get_ports { CODEC10_sd_rx }]; #IO_L19P_T3L_N0_DBC_AD9P_64 Sch=fmc_la_p[27]
set_property -dict { PACKAGE_PIN AE9  IOSTANDARD LVCMOS18 } [get_ports { CODEC11_sd_rx }]; #IO_L2P_T0L_N2_64 Sch=fmc_la_p[28]
set_property -dict { PACKAGE_PIN AH8  IOSTANDARD LVCMOS18 } [get_ports { CODEC12_sd_rx }]; #IO_L9P_T1L_N4_AD12P_64 Sch=fmc_la_p[29]
set_property -dict { PACKAGE_PIN AB7  IOSTANDARD LVCMOS18 } [get_ports { CODEC13_sd_rx }]; #IO_L5P_T0U_N8_AD14P_64 Sch=fmc_la_p[30]
set_property -dict { PACKAGE_PIN AF8  IOSTANDARD LVCMOS18 } [get_ports { CODEC14_sd_rx }]; #IO_L8P_T1L_N2_AD5P_64 Sch=fmc_la_p[31]
set_property -dict { PACKAGE_PIN AB2  IOSTANDARD LVCMOS18 } [get_ports { CODEC15_sd_rx }]; #IO_L14P_T2L_N2_GC_64 Sch=fmc_la_p[32]
set_property -dict { PACKAGE_PIN AB6  IOSTANDARD LVCMOS18 } [get_ports { CODEC16_sd_rx }]; #IO_L6P_T0U_N10_AD6P_64 Sch=fmc_la_p[33]


#LA[2] to LA[33] used in sinle ended (n)
#->32 pins=32 codecs GND
set_property -dict { PACKAGE_PIN H6   IOSTANDARD LVCMOS18 } [get_ports { GND }]; #IO_L20N_T3L_N3_AD1N_65 Sch=fmc_la_n[02]
set_property -dict { PACKAGE_PIN K3   IOSTANDARD LVCMOS18 } [get_ports { GND }]; #IO_L11N_T1U_N9_GC_65 Sch=fmc_la_n[03]
set_property -dict { PACKAGE_PIN J2   IOSTANDARD LVCMOS18 } [get_ports { GND }]; #IO_L9N_T1L_N5_AD12N_65 Sch=fmc_la_n[04]
set_property -dict { PACKAGE_PIN T6   IOSTANDARD LVCMOS18 } [get_ports { GND }]; #IO_L6N_T0U_N11_AD6N_65 Sch=fmc_la_n[05]
set_property -dict { PACKAGE_PIN K1   IOSTANDARD LVCMOS18 } [get_ports { GND }]; #IO_L17N_T2U_N9_AD10N_65 Sch=fmc_la_n[06]
set_property -dict { PACKAGE_PIN J9   IOSTANDARD LVCMOS18 } [get_ports { GND }]; #IO_L23N_T3U_N9_65 Sch=fmc_la_n[07]
set_property -dict { PACKAGE_PIN T7   IOSTANDARD LVCMOS18 } [get_ports { GND }]; #IO_L5N_T0U_N9_AD14N_65 Sch=fmc_la_n[08]
set_property -dict { PACKAGE_PIN L8   IOSTANDARD LVCMOS18 } [get_ports { GND }]; #IO_L18N_T2U_N11_AD2N_65 Sch=fmc_la_n[09]
set_property -dict { PACKAGE_PIN H1   IOSTANDARD LVCMOS18 } [get_ports { GND }]; #IO_L8N_T1L_N3_AD5N_65 Sch=fmc_la_n[10]
set_property -dict { PACKAGE_PIN J4   IOSTANDARD LVCMOS18 } [get_ports { GND }]; #IO_L19N_T3L_N1_DBC_AD9N_65 Sch=fmc_la_n[11]
set_property -dict { PACKAGE_PIN H7   IOSTANDARD LVCMOS18 } [get_ports { GND }]; #IO_L21N_T3L_N5_AD8N_65 Sch=fmc_la_n[12]
set_property -dict { PACKAGE_PIN N6   IOSTANDARD LVCMOS18 } [get_ports { GND }]; #IO_L15N_T2L_N5_AD11N_65 Sch=fmc_la_n[13]
set_property -dict { PACKAGE_PIN P6   IOSTANDARD LVCMOS18 } [get_ports { GND }]; #IO_L16N_T2U_N7_QBC_AD3N_65 Sch=fmc_la_n[14]
set_property -dict { PACKAGE_PIN T8   IOSTANDARD LVCMOS18 } [get_ports { GND }]; #IO_L4N_T0U_N7_DBC_AD7N_65 Sch=fmc_la_n[15]
set_property -dict { PACKAGE_PIN K7   IOSTANDARD LVCMOS18 } [get_ports { GND }]; #IO_L22N_T3U_N7_DBC_AD0N_65 Sch=fmc_la_n[16]
set_property -dict { PACKAGE_PIN AD1  IOSTANDARD LVCMOS18 } [get_ports { GND }]; #IO_L16N_T2U_N7_QBC_AD3N_64 Sch=fmc_la17_cc_n
set_property -dict { PACKAGE_PIN AH9  IOSTANDARD LVCMOS18 } [get_ports { GND }]; #IO_L10N_T1U_N7_QBC_AD4N_64 Sch=fmc_la18_cc_n
set_property -dict { PACKAGE_PIN AC3  IOSTANDARD LVCMOS18 } [get_ports { GND }]; #IO_L17N_T2U_N9_AD10N_64 Sch=fmc_la_n[19]
set_property -dict { PACKAGE_PIN AB3  IOSTANDARD LVCMOS18 } [get_ports { GND }]; #IO_L15N_T2L_N5_AD11N_64 Sch=fmc_la_n[20]
set_property -dict { PACKAGE_PIN AG1  IOSTANDARD LVCMOS18 } [get_ports { GND }]; #IO_L24N_T3U_N11_64 Sch=fmc_la_n[21]
set_property -dict { PACKAGE_PIN AC8  IOSTANDARD LVCMOS18 } [get_ports { GND }]; #IO_L3N_T0L_N5_AD15N_64 Sch=fmc_la_n[22]
set_property -dict { PACKAGE_PIN AH1  IOSTANDARD LVCMOS18 } [get_ports { GND }]; #IO_L23N_T3U_N9_64 Sch=fmc_la_n[23]
set_property -dict { PACKAGE_PIN AF6  IOSTANDARD LVCMOS18 } [get_ports { GND }]; #IO_L11N_T1U_N9_GC_64 Sch=fmc_la_n[24]
set_property -dict { PACKAGE_PIN AH3  IOSTANDARD LVCMOS18 } [get_ports { GND }]; #IO_L20N_T3L_N3_AD1N_64 Sch=fmc_la_n[25]
set_property -dict { PACKAGE_PIN AD9  IOSTANDARD LVCMOS18 } [get_ports { GND }]; #IO_L1N_T0L_N1_DBC_64 Sch=fmc_la_n[26]
set_property -dict { PACKAGE_PIN AH4  IOSTANDARD LVCMOS18 } [get_ports { GND }]; #IO_L19N_T3L_N1_DBC_AD9N_64 Sch=fmc_la_n[27]
set_property -dict { PACKAGE_PIN AE8  IOSTANDARD LVCMOS18 } [get_ports { GND }]; #IO_L2N_T0L_N3_64 Sch=fmc_la_n[28]
set_property -dict { PACKAGE_PIN AH7  IOSTANDARD LVCMOS18 } [get_ports { GND }]; #IO_L9N_T1L_N5_AD12N_64 Sch=fmc_la_n[29]
set_property -dict { PACKAGE_PIN AC7  IOSTANDARD LVCMOS18 } [get_ports { GND }]; #IO_L5N_T0U_N9_AD14N_64 Sch=fmc_la_n[30]
set_property -dict { PACKAGE_PIN AG8  IOSTANDARD LVCMOS18 } [get_ports { GND }]; #IO_L8N_T1L_N3_AD5N_64 Sch=fmc_la_n[31]
set_property -dict { PACKAGE_PIN AC2  IOSTANDARD LVCMOS18 } [get_ports { GND }]; #IO_L14N_T2L_N3_GC_64 Sch=fmc_la_n[32]
set_property -dict { PACKAGE_PIN AC6  IOSTANDARD LVCMOS18 } [get_ports { GND }]; #IO_L6N_T0U_N11_AD6N_64 Sch=fmc_la_n[33]

#set_property -dict {PACKAGE_PIN W11 IOSTANDARD LVCMOS33 } [get_ports { fmc_prsntn_m2c }]; #IO_L11N_AD9N_44/24

#set_property PROHIBIT true [get_bels IOB_X1Y168/PAD]
#set_property PROHIBIT true [get_bels IOB_X1Y116/PAD]

#set_property IOSTANDARD ANALOG [get_ports Vp_Vn_0_v_p]
