// Seed: 1390538038
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    output wand id_3
);
  wire id_5;
  assign  id_5  =  id_2  ?  1 'b0 :  1  ?  id_5  :  id_2  ==  1  ?  1  :  id_1  ?  1  <  id_2  :  id_5  ==  1 'b0 ?  1  :  1  ?  1  :  1 'b0 ;
endmodule
module module_1 (
    input tri0 id_0,
    output tri id_1,
    input wor id_2,
    output tri id_3,
    input supply1 id_4,
    output uwire id_5,
    input tri0 id_6,
    output wor id_7
);
  assign id_1 = id_0 && id_6;
  module_0(
      id_7, id_0, id_4, id_1
  );
endmodule
