
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//rm_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004016f0 <.init>:
  4016f0:	stp	x29, x30, [sp, #-16]!
  4016f4:	mov	x29, sp
  4016f8:	bl	401bb0 <__fxstatat@plt+0x60>
  4016fc:	ldp	x29, x30, [sp], #16
  401700:	ret

Disassembly of section .plt:

0000000000401710 <mbrtowc@plt-0x20>:
  401710:	stp	x16, x30, [sp, #-16]!
  401714:	adrp	x16, 41d000 <__fxstatat@plt+0x1b4b0>
  401718:	ldr	x17, [x16, #4088]
  40171c:	add	x16, x16, #0xff8
  401720:	br	x17
  401724:	nop
  401728:	nop
  40172c:	nop

0000000000401730 <mbrtowc@plt>:
  401730:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401734:	ldr	x17, [x16]
  401738:	add	x16, x16, #0x0
  40173c:	br	x17

0000000000401740 <memcpy@plt>:
  401740:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401744:	ldr	x17, [x16, #8]
  401748:	add	x16, x16, #0x8
  40174c:	br	x17

0000000000401750 <memmove@plt>:
  401750:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401754:	ldr	x17, [x16, #16]
  401758:	add	x16, x16, #0x10
  40175c:	br	x17

0000000000401760 <_exit@plt>:
  401760:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401764:	ldr	x17, [x16, #24]
  401768:	add	x16, x16, #0x18
  40176c:	br	x17

0000000000401770 <strlen@plt>:
  401770:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401774:	ldr	x17, [x16, #32]
  401778:	add	x16, x16, #0x20
  40177c:	br	x17

0000000000401780 <exit@plt>:
  401780:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401784:	ldr	x17, [x16, #40]
  401788:	add	x16, x16, #0x28
  40178c:	br	x17

0000000000401790 <error@plt>:
  401790:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401794:	ldr	x17, [x16, #48]
  401798:	add	x16, x16, #0x30
  40179c:	br	x17

00000000004017a0 <fchdir@plt>:
  4017a0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  4017a4:	ldr	x17, [x16, #56]
  4017a8:	add	x16, x16, #0x38
  4017ac:	br	x17

00000000004017b0 <rpmatch@plt>:
  4017b0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  4017b4:	ldr	x17, [x16, #64]
  4017b8:	add	x16, x16, #0x40
  4017bc:	br	x17

00000000004017c0 <geteuid@plt>:
  4017c0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  4017c4:	ldr	x17, [x16, #72]
  4017c8:	add	x16, x16, #0x48
  4017cc:	br	x17

00000000004017d0 <__cxa_atexit@plt>:
  4017d0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  4017d4:	ldr	x17, [x16, #80]
  4017d8:	add	x16, x16, #0x50
  4017dc:	br	x17

00000000004017e0 <unlinkat@plt>:
  4017e0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  4017e4:	ldr	x17, [x16, #88]
  4017e8:	add	x16, x16, #0x58
  4017ec:	br	x17

00000000004017f0 <qsort@plt>:
  4017f0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  4017f4:	ldr	x17, [x16, #96]
  4017f8:	add	x16, x16, #0x60
  4017fc:	br	x17

0000000000401800 <lseek@plt>:
  401800:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401804:	ldr	x17, [x16, #104]
  401808:	add	x16, x16, #0x68
  40180c:	br	x17

0000000000401810 <__fpending@plt>:
  401810:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401814:	ldr	x17, [x16, #112]
  401818:	add	x16, x16, #0x70
  40181c:	br	x17

0000000000401820 <fileno@plt>:
  401820:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401824:	ldr	x17, [x16, #120]
  401828:	add	x16, x16, #0x78
  40182c:	br	x17

0000000000401830 <fclose@plt>:
  401830:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401834:	ldr	x17, [x16, #128]
  401838:	add	x16, x16, #0x80
  40183c:	br	x17

0000000000401840 <nl_langinfo@plt>:
  401840:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401844:	ldr	x17, [x16, #136]
  401848:	add	x16, x16, #0x88
  40184c:	br	x17

0000000000401850 <malloc@plt>:
  401850:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401854:	ldr	x17, [x16, #144]
  401858:	add	x16, x16, #0x90
  40185c:	br	x17

0000000000401860 <open@plt>:
  401860:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401864:	ldr	x17, [x16, #152]
  401868:	add	x16, x16, #0x98
  40186c:	br	x17

0000000000401870 <strncmp@plt>:
  401870:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401874:	ldr	x17, [x16, #160]
  401878:	add	x16, x16, #0xa0
  40187c:	br	x17

0000000000401880 <bindtextdomain@plt>:
  401880:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401884:	ldr	x17, [x16, #168]
  401888:	add	x16, x16, #0xa8
  40188c:	br	x17

0000000000401890 <__libc_start_main@plt>:
  401890:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401894:	ldr	x17, [x16, #176]
  401898:	add	x16, x16, #0xb0
  40189c:	br	x17

00000000004018a0 <__printf_chk@plt>:
  4018a0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  4018a4:	ldr	x17, [x16, #184]
  4018a8:	add	x16, x16, #0xb8
  4018ac:	br	x17

00000000004018b0 <fstatfs@plt>:
  4018b0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  4018b4:	ldr	x17, [x16, #192]
  4018b8:	add	x16, x16, #0xc0
  4018bc:	br	x17

00000000004018c0 <memset@plt>:
  4018c0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  4018c4:	ldr	x17, [x16, #200]
  4018c8:	add	x16, x16, #0xc8
  4018cc:	br	x17

00000000004018d0 <calloc@plt>:
  4018d0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  4018d4:	ldr	x17, [x16, #208]
  4018d8:	add	x16, x16, #0xd0
  4018dc:	br	x17

00000000004018e0 <readdir@plt>:
  4018e0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  4018e4:	ldr	x17, [x16, #216]
  4018e8:	add	x16, x16, #0xd8
  4018ec:	br	x17

00000000004018f0 <realloc@plt>:
  4018f0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  4018f4:	ldr	x17, [x16, #224]
  4018f8:	add	x16, x16, #0xe0
  4018fc:	br	x17

0000000000401900 <closedir@plt>:
  401900:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401904:	ldr	x17, [x16, #232]
  401908:	add	x16, x16, #0xe8
  40190c:	br	x17

0000000000401910 <close@plt>:
  401910:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401914:	ldr	x17, [x16, #240]
  401918:	add	x16, x16, #0xf0
  40191c:	br	x17

0000000000401920 <strrchr@plt>:
  401920:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401924:	ldr	x17, [x16, #248]
  401928:	add	x16, x16, #0xf8
  40192c:	br	x17

0000000000401930 <__gmon_start__@plt>:
  401930:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401934:	ldr	x17, [x16, #256]
  401938:	add	x16, x16, #0x100
  40193c:	br	x17

0000000000401940 <fdopendir@plt>:
  401940:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401944:	ldr	x17, [x16, #264]
  401948:	add	x16, x16, #0x108
  40194c:	br	x17

0000000000401950 <abort@plt>:
  401950:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401954:	ldr	x17, [x16, #272]
  401958:	add	x16, x16, #0x110
  40195c:	br	x17

0000000000401960 <mbsinit@plt>:
  401960:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401964:	ldr	x17, [x16, #280]
  401968:	add	x16, x16, #0x118
  40196c:	br	x17

0000000000401970 <__overflow@plt>:
  401970:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401974:	ldr	x17, [x16, #288]
  401978:	add	x16, x16, #0x120
  40197c:	br	x17

0000000000401980 <memcmp@plt>:
  401980:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401984:	ldr	x17, [x16, #296]
  401988:	add	x16, x16, #0x128
  40198c:	br	x17

0000000000401990 <textdomain@plt>:
  401990:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401994:	ldr	x17, [x16, #304]
  401998:	add	x16, x16, #0x130
  40199c:	br	x17

00000000004019a0 <getopt_long@plt>:
  4019a0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  4019a4:	ldr	x17, [x16, #312]
  4019a8:	add	x16, x16, #0x138
  4019ac:	br	x17

00000000004019b0 <__fprintf_chk@plt>:
  4019b0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  4019b4:	ldr	x17, [x16, #320]
  4019b8:	add	x16, x16, #0x140
  4019bc:	br	x17

00000000004019c0 <strcmp@plt>:
  4019c0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  4019c4:	ldr	x17, [x16, #328]
  4019c8:	add	x16, x16, #0x148
  4019cc:	br	x17

00000000004019d0 <__ctype_b_loc@plt>:
  4019d0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  4019d4:	ldr	x17, [x16, #336]
  4019d8:	add	x16, x16, #0x150
  4019dc:	br	x17

00000000004019e0 <fseeko@plt>:
  4019e0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  4019e4:	ldr	x17, [x16, #344]
  4019e8:	add	x16, x16, #0x158
  4019ec:	br	x17

00000000004019f0 <free@plt>:
  4019f0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  4019f4:	ldr	x17, [x16, #352]
  4019f8:	add	x16, x16, #0x160
  4019fc:	br	x17

0000000000401a00 <__ctype_get_mb_cur_max@plt>:
  401a00:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401a04:	ldr	x17, [x16, #360]
  401a08:	add	x16, x16, #0x168
  401a0c:	br	x17

0000000000401a10 <mempcpy@plt>:
  401a10:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401a14:	ldr	x17, [x16, #368]
  401a18:	add	x16, x16, #0x170
  401a1c:	br	x17

0000000000401a20 <fwrite@plt>:
  401a20:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401a24:	ldr	x17, [x16, #376]
  401a28:	add	x16, x16, #0x178
  401a2c:	br	x17

0000000000401a30 <fcntl@plt>:
  401a30:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401a34:	ldr	x17, [x16, #384]
  401a38:	add	x16, x16, #0x180
  401a3c:	br	x17

0000000000401a40 <dcngettext@plt>:
  401a40:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401a44:	ldr	x17, [x16, #392]
  401a48:	add	x16, x16, #0x188
  401a4c:	br	x17

0000000000401a50 <fflush@plt>:
  401a50:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401a54:	ldr	x17, [x16, #400]
  401a58:	add	x16, x16, #0x190
  401a5c:	br	x17

0000000000401a60 <dirfd@plt>:
  401a60:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401a64:	ldr	x17, [x16, #408]
  401a68:	add	x16, x16, #0x198
  401a6c:	br	x17

0000000000401a70 <__lxstat@plt>:
  401a70:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401a74:	ldr	x17, [x16, #416]
  401a78:	add	x16, x16, #0x1a0
  401a7c:	br	x17

0000000000401a80 <isatty@plt>:
  401a80:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401a84:	ldr	x17, [x16, #424]
  401a88:	add	x16, x16, #0x1a8
  401a8c:	br	x17

0000000000401a90 <__fxstat@plt>:
  401a90:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401a94:	ldr	x17, [x16, #432]
  401a98:	add	x16, x16, #0x1b0
  401a9c:	br	x17

0000000000401aa0 <dcgettext@plt>:
  401aa0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401aa4:	ldr	x17, [x16, #440]
  401aa8:	add	x16, x16, #0x1b8
  401aac:	br	x17

0000000000401ab0 <fputs_unlocked@plt>:
  401ab0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401ab4:	ldr	x17, [x16, #448]
  401ab8:	add	x16, x16, #0x1c0
  401abc:	br	x17

0000000000401ac0 <__freading@plt>:
  401ac0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401ac4:	ldr	x17, [x16, #456]
  401ac8:	add	x16, x16, #0x1c8
  401acc:	br	x17

0000000000401ad0 <iswprint@plt>:
  401ad0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401ad4:	ldr	x17, [x16, #464]
  401ad8:	add	x16, x16, #0x1d0
  401adc:	br	x17

0000000000401ae0 <faccessat@plt>:
  401ae0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401ae4:	ldr	x17, [x16, #472]
  401ae8:	add	x16, x16, #0x1d8
  401aec:	br	x17

0000000000401af0 <openat@plt>:
  401af0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401af4:	ldr	x17, [x16, #480]
  401af8:	add	x16, x16, #0x1e0
  401afc:	br	x17

0000000000401b00 <__assert_fail@plt>:
  401b00:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401b04:	ldr	x17, [x16, #488]
  401b08:	add	x16, x16, #0x1e8
  401b0c:	br	x17

0000000000401b10 <__errno_location@plt>:
  401b10:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401b14:	ldr	x17, [x16, #496]
  401b18:	add	x16, x16, #0x1f0
  401b1c:	br	x17

0000000000401b20 <__xstat@plt>:
  401b20:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401b24:	ldr	x17, [x16, #504]
  401b28:	add	x16, x16, #0x1f8
  401b2c:	br	x17

0000000000401b30 <__getdelim@plt>:
  401b30:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401b34:	ldr	x17, [x16, #512]
  401b38:	add	x16, x16, #0x200
  401b3c:	br	x17

0000000000401b40 <setlocale@plt>:
  401b40:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401b44:	ldr	x17, [x16, #520]
  401b48:	add	x16, x16, #0x208
  401b4c:	br	x17

0000000000401b50 <__fxstatat@plt>:
  401b50:	adrp	x16, 41e000 <__fxstatat@plt+0x1c4b0>
  401b54:	ldr	x17, [x16, #528]
  401b58:	add	x16, x16, #0x210
  401b5c:	br	x17

Disassembly of section .text:

0000000000401b60 <.text>:
  401b60:	mov	x29, #0x0                   	// #0
  401b64:	mov	x30, #0x0                   	// #0
  401b68:	mov	x5, x0
  401b6c:	ldr	x1, [sp]
  401b70:	add	x2, sp, #0x8
  401b74:	mov	x6, sp
  401b78:	movz	x0, #0x0, lsl #48
  401b7c:	movk	x0, #0x0, lsl #32
  401b80:	movk	x0, #0x40, lsl #16
  401b84:	movk	x0, #0x20c4
  401b88:	movz	x3, #0x0, lsl #48
  401b8c:	movk	x3, #0x0, lsl #32
  401b90:	movk	x3, #0x40, lsl #16
  401b94:	movk	x3, #0x9d10
  401b98:	movz	x4, #0x0, lsl #48
  401b9c:	movk	x4, #0x0, lsl #32
  401ba0:	movk	x4, #0x40, lsl #16
  401ba4:	movk	x4, #0x9d90
  401ba8:	bl	401890 <__libc_start_main@plt>
  401bac:	bl	401950 <abort@plt>
  401bb0:	adrp	x0, 41d000 <__fxstatat@plt+0x1b4b0>
  401bb4:	ldr	x0, [x0, #4064]
  401bb8:	cbz	x0, 401bc0 <__fxstatat@plt+0x70>
  401bbc:	b	401930 <__gmon_start__@plt>
  401bc0:	ret
  401bc4:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  401bc8:	add	x0, x0, #0x298
  401bcc:	adrp	x1, 41e000 <__fxstatat@plt+0x1c4b0>
  401bd0:	add	x1, x1, #0x298
  401bd4:	cmp	x0, x1
  401bd8:	b.eq	401c0c <__fxstatat@plt+0xbc>  // b.none
  401bdc:	stp	x29, x30, [sp, #-32]!
  401be0:	mov	x29, sp
  401be4:	adrp	x0, 409000 <__fxstatat@plt+0x74b0>
  401be8:	ldr	x0, [x0, #3520]
  401bec:	str	x0, [sp, #24]
  401bf0:	mov	x1, x0
  401bf4:	cbz	x1, 401c04 <__fxstatat@plt+0xb4>
  401bf8:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  401bfc:	add	x0, x0, #0x298
  401c00:	blr	x1
  401c04:	ldp	x29, x30, [sp], #32
  401c08:	ret
  401c0c:	ret
  401c10:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  401c14:	add	x0, x0, #0x298
  401c18:	adrp	x1, 41e000 <__fxstatat@plt+0x1c4b0>
  401c1c:	add	x1, x1, #0x298
  401c20:	sub	x0, x0, x1
  401c24:	lsr	x1, x0, #63
  401c28:	add	x0, x1, x0, asr #3
  401c2c:	cmp	xzr, x0, asr #1
  401c30:	b.eq	401c68 <__fxstatat@plt+0x118>  // b.none
  401c34:	stp	x29, x30, [sp, #-32]!
  401c38:	mov	x29, sp
  401c3c:	asr	x1, x0, #1
  401c40:	adrp	x0, 409000 <__fxstatat@plt+0x74b0>
  401c44:	ldr	x0, [x0, #3528]
  401c48:	str	x0, [sp, #24]
  401c4c:	mov	x2, x0
  401c50:	cbz	x2, 401c60 <__fxstatat@plt+0x110>
  401c54:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  401c58:	add	x0, x0, #0x298
  401c5c:	blr	x2
  401c60:	ldp	x29, x30, [sp], #32
  401c64:	ret
  401c68:	ret
  401c6c:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  401c70:	ldrb	w0, [x0, #720]
  401c74:	cbnz	w0, 401c98 <__fxstatat@plt+0x148>
  401c78:	stp	x29, x30, [sp, #-16]!
  401c7c:	mov	x29, sp
  401c80:	bl	401bc4 <__fxstatat@plt+0x74>
  401c84:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  401c88:	mov	w1, #0x1                   	// #1
  401c8c:	strb	w1, [x0, #720]
  401c90:	ldp	x29, x30, [sp], #16
  401c94:	ret
  401c98:	ret
  401c9c:	stp	x29, x30, [sp, #-16]!
  401ca0:	mov	x29, sp
  401ca4:	bl	401c10 <__fxstatat@plt+0xc0>
  401ca8:	ldp	x29, x30, [sp], #16
  401cac:	ret
  401cb0:	stp	x29, x30, [sp, #-160]!
  401cb4:	mov	x29, sp
  401cb8:	stp	x19, x20, [sp, #16]
  401cbc:	str	x21, [sp, #32]
  401cc0:	mov	w19, w0
  401cc4:	cbz	w0, 401d04 <__fxstatat@plt+0x1b4>
  401cc8:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  401ccc:	ldr	x20, [x0, #672]
  401cd0:	mov	w2, #0x5                   	// #5
  401cd4:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  401cd8:	add	x1, x1, #0xe78
  401cdc:	mov	x0, #0x0                   	// #0
  401ce0:	bl	401aa0 <dcgettext@plt>
  401ce4:	adrp	x1, 41e000 <__fxstatat@plt+0x1c4b0>
  401ce8:	ldr	x3, [x1, #768]
  401cec:	mov	x2, x0
  401cf0:	mov	w1, #0x1                   	// #1
  401cf4:	mov	x0, x20
  401cf8:	bl	4019b0 <__fprintf_chk@plt>
  401cfc:	mov	w0, w19
  401d00:	bl	401780 <exit@plt>
  401d04:	mov	w2, #0x5                   	// #5
  401d08:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  401d0c:	add	x1, x1, #0xea0
  401d10:	mov	x0, #0x0                   	// #0
  401d14:	bl	401aa0 <dcgettext@plt>
  401d18:	adrp	x21, 41e000 <__fxstatat@plt+0x1c4b0>
  401d1c:	ldr	x2, [x21, #768]
  401d20:	mov	x1, x0
  401d24:	mov	w0, #0x1                   	// #1
  401d28:	bl	4018a0 <__printf_chk@plt>
  401d2c:	mov	w2, #0x5                   	// #5
  401d30:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  401d34:	add	x1, x1, #0xec8
  401d38:	mov	x0, #0x0                   	// #0
  401d3c:	bl	401aa0 <dcgettext@plt>
  401d40:	adrp	x20, 41e000 <__fxstatat@plt+0x1c4b0>
  401d44:	ldr	x1, [x20, #696]
  401d48:	bl	401ab0 <fputs_unlocked@plt>
  401d4c:	mov	w2, #0x5                   	// #5
  401d50:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  401d54:	add	x1, x1, #0xf68
  401d58:	mov	x0, #0x0                   	// #0
  401d5c:	bl	401aa0 <dcgettext@plt>
  401d60:	ldr	x1, [x20, #696]
  401d64:	bl	401ab0 <fputs_unlocked@plt>
  401d68:	mov	w2, #0x5                   	// #5
  401d6c:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  401d70:	add	x1, x1, #0xe0
  401d74:	mov	x0, #0x0                   	// #0
  401d78:	bl	401aa0 <dcgettext@plt>
  401d7c:	ldr	x1, [x20, #696]
  401d80:	bl	401ab0 <fputs_unlocked@plt>
  401d84:	mov	w2, #0x5                   	// #5
  401d88:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  401d8c:	add	x1, x1, #0x1c0
  401d90:	mov	x0, #0x0                   	// #0
  401d94:	bl	401aa0 <dcgettext@plt>
  401d98:	ldr	x1, [x20, #696]
  401d9c:	bl	401ab0 <fputs_unlocked@plt>
  401da0:	mov	w2, #0x5                   	// #5
  401da4:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  401da8:	add	x1, x1, #0x2c0
  401dac:	mov	x0, #0x0                   	// #0
  401db0:	bl	401aa0 <dcgettext@plt>
  401db4:	ldr	x1, [x20, #696]
  401db8:	bl	401ab0 <fputs_unlocked@plt>
  401dbc:	mov	w2, #0x5                   	// #5
  401dc0:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  401dc4:	add	x1, x1, #0x370
  401dc8:	mov	x0, #0x0                   	// #0
  401dcc:	bl	401aa0 <dcgettext@plt>
  401dd0:	ldr	x1, [x20, #696]
  401dd4:	bl	401ab0 <fputs_unlocked@plt>
  401dd8:	mov	w2, #0x5                   	// #5
  401ddc:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  401de0:	add	x1, x1, #0x3a0
  401de4:	mov	x0, #0x0                   	// #0
  401de8:	bl	401aa0 <dcgettext@plt>
  401dec:	ldr	x1, [x20, #696]
  401df0:	bl	401ab0 <fputs_unlocked@plt>
  401df4:	mov	w2, #0x5                   	// #5
  401df8:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  401dfc:	add	x1, x1, #0x3d8
  401e00:	mov	x0, #0x0                   	// #0
  401e04:	bl	401aa0 <dcgettext@plt>
  401e08:	ldr	x1, [x20, #696]
  401e0c:	bl	401ab0 <fputs_unlocked@plt>
  401e10:	mov	w2, #0x5                   	// #5
  401e14:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  401e18:	add	x1, x1, #0x478
  401e1c:	mov	x0, #0x0                   	// #0
  401e20:	bl	401aa0 <dcgettext@plt>
  401e24:	ldr	x2, [x21, #768]
  401e28:	mov	x3, x2
  401e2c:	mov	x1, x0
  401e30:	mov	w0, #0x1                   	// #1
  401e34:	bl	4018a0 <__printf_chk@plt>
  401e38:	mov	w2, #0x5                   	// #5
  401e3c:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  401e40:	add	x1, x1, #0x4f8
  401e44:	mov	x0, #0x0                   	// #0
  401e48:	bl	401aa0 <dcgettext@plt>
  401e4c:	ldr	x1, [x20, #696]
  401e50:	bl	401ab0 <fputs_unlocked@plt>
  401e54:	adrp	x2, 40a000 <__fxstatat@plt+0x84b0>
  401e58:	add	x2, x2, #0x9b8
  401e5c:	ldr	x1, [x2]
  401e60:	ldr	x0, [x2, #8]
  401e64:	str	x1, [sp, #48]
  401e68:	str	x0, [sp, #56]
  401e6c:	ldp	x4, x5, [x2, #16]
  401e70:	stp	x4, x5, [sp, #64]
  401e74:	ldp	x4, x5, [x2, #32]
  401e78:	stp	x4, x5, [sp, #80]
  401e7c:	ldp	x4, x5, [x2, #48]
  401e80:	stp	x4, x5, [sp, #96]
  401e84:	ldp	x4, x5, [x2, #64]
  401e88:	stp	x4, x5, [sp, #112]
  401e8c:	ldp	x4, x5, [x2, #80]
  401e90:	stp	x4, x5, [sp, #128]
  401e94:	ldp	x2, x3, [x2, #96]
  401e98:	stp	x2, x3, [sp, #144]
  401e9c:	add	x20, sp, #0x30
  401ea0:	cbz	x1, 401ec4 <__fxstatat@plt+0x374>
  401ea4:	add	x20, sp, #0x30
  401ea8:	adrp	x21, 409000 <__fxstatat@plt+0x74b0>
  401eac:	add	x21, x21, #0xe60
  401eb0:	mov	x0, x21
  401eb4:	bl	4019c0 <strcmp@plt>
  401eb8:	cbz	w0, 401ec4 <__fxstatat@plt+0x374>
  401ebc:	ldr	x1, [x20, #16]!
  401ec0:	cbnz	x1, 401eb0 <__fxstatat@plt+0x360>
  401ec4:	ldr	x20, [x20, #8]
  401ec8:	cbz	x20, 402018 <__fxstatat@plt+0x4c8>
  401ecc:	mov	w2, #0x5                   	// #5
  401ed0:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  401ed4:	add	x1, x1, #0x5e0
  401ed8:	mov	x0, #0x0                   	// #0
  401edc:	bl	401aa0 <dcgettext@plt>
  401ee0:	adrp	x3, 40a000 <__fxstatat@plt+0x84b0>
  401ee4:	add	x3, x3, #0x5f8
  401ee8:	adrp	x2, 40a000 <__fxstatat@plt+0x84b0>
  401eec:	add	x2, x2, #0x620
  401ef0:	mov	x1, x0
  401ef4:	mov	w0, #0x1                   	// #1
  401ef8:	bl	4018a0 <__printf_chk@plt>
  401efc:	mov	x1, #0x0                   	// #0
  401f00:	mov	w0, #0x5                   	// #5
  401f04:	bl	401b40 <setlocale@plt>
  401f08:	cbz	x0, 401f20 <__fxstatat@plt+0x3d0>
  401f0c:	mov	x2, #0x3                   	// #3
  401f10:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  401f14:	add	x1, x1, #0x630
  401f18:	bl	401870 <strncmp@plt>
  401f1c:	cbnz	w0, 401f9c <__fxstatat@plt+0x44c>
  401f20:	mov	w2, #0x5                   	// #5
  401f24:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  401f28:	add	x1, x1, #0x680
  401f2c:	mov	x0, #0x0                   	// #0
  401f30:	bl	401aa0 <dcgettext@plt>
  401f34:	adrp	x21, 409000 <__fxstatat@plt+0x74b0>
  401f38:	add	x21, x21, #0xe60
  401f3c:	mov	x3, x21
  401f40:	adrp	x2, 40a000 <__fxstatat@plt+0x84b0>
  401f44:	add	x2, x2, #0x5f8
  401f48:	mov	x1, x0
  401f4c:	mov	w0, #0x1                   	// #1
  401f50:	bl	4018a0 <__printf_chk@plt>
  401f54:	mov	w2, #0x5                   	// #5
  401f58:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  401f5c:	add	x1, x1, #0x6a0
  401f60:	mov	x0, #0x0                   	// #0
  401f64:	bl	401aa0 <dcgettext@plt>
  401f68:	mov	x1, x0
  401f6c:	adrp	x3, 40b000 <__fxstatat@plt+0x94b0>
  401f70:	add	x0, x3, #0x968
  401f74:	adrp	x3, 409000 <__fxstatat@plt+0x74b0>
  401f78:	add	x3, x3, #0xe68
  401f7c:	cmp	x20, x21
  401f80:	csel	x3, x3, x0, eq  // eq = none
  401f84:	mov	x2, x20
  401f88:	mov	w0, #0x1                   	// #1
  401f8c:	bl	4018a0 <__printf_chk@plt>
  401f90:	b	401cfc <__fxstatat@plt+0x1ac>
  401f94:	adrp	x20, 409000 <__fxstatat@plt+0x74b0>
  401f98:	add	x20, x20, #0xe60
  401f9c:	mov	w2, #0x5                   	// #5
  401fa0:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  401fa4:	add	x1, x1, #0x638
  401fa8:	mov	x0, #0x0                   	// #0
  401fac:	bl	401aa0 <dcgettext@plt>
  401fb0:	adrp	x1, 41e000 <__fxstatat@plt+0x1c4b0>
  401fb4:	ldr	x1, [x1, #696]
  401fb8:	bl	401ab0 <fputs_unlocked@plt>
  401fbc:	b	401f20 <__fxstatat@plt+0x3d0>
  401fc0:	mov	w2, #0x5                   	// #5
  401fc4:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  401fc8:	add	x1, x1, #0x680
  401fcc:	mov	x0, #0x0                   	// #0
  401fd0:	bl	401aa0 <dcgettext@plt>
  401fd4:	adrp	x20, 409000 <__fxstatat@plt+0x74b0>
  401fd8:	add	x20, x20, #0xe60
  401fdc:	mov	x3, x20
  401fe0:	adrp	x2, 40a000 <__fxstatat@plt+0x84b0>
  401fe4:	add	x2, x2, #0x5f8
  401fe8:	mov	x1, x0
  401fec:	mov	w0, #0x1                   	// #1
  401ff0:	bl	4018a0 <__printf_chk@plt>
  401ff4:	mov	w2, #0x5                   	// #5
  401ff8:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  401ffc:	add	x1, x1, #0x6a0
  402000:	mov	x0, #0x0                   	// #0
  402004:	bl	401aa0 <dcgettext@plt>
  402008:	mov	x1, x0
  40200c:	adrp	x2, 409000 <__fxstatat@plt+0x74b0>
  402010:	add	x3, x2, #0xe68
  402014:	b	401f84 <__fxstatat@plt+0x434>
  402018:	mov	w2, #0x5                   	// #5
  40201c:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  402020:	add	x1, x1, #0x5e0
  402024:	mov	x0, #0x0                   	// #0
  402028:	bl	401aa0 <dcgettext@plt>
  40202c:	adrp	x3, 40a000 <__fxstatat@plt+0x84b0>
  402030:	add	x3, x3, #0x5f8
  402034:	adrp	x2, 40a000 <__fxstatat@plt+0x84b0>
  402038:	add	x2, x2, #0x620
  40203c:	mov	x1, x0
  402040:	mov	w0, #0x1                   	// #1
  402044:	bl	4018a0 <__printf_chk@plt>
  402048:	mov	x1, #0x0                   	// #0
  40204c:	mov	w0, #0x5                   	// #5
  402050:	bl	401b40 <setlocale@plt>
  402054:	cbz	x0, 401fc0 <__fxstatat@plt+0x470>
  402058:	mov	x2, #0x3                   	// #3
  40205c:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  402060:	add	x1, x1, #0x630
  402064:	bl	401870 <strncmp@plt>
  402068:	cbnz	w0, 401f94 <__fxstatat@plt+0x444>
  40206c:	mov	w2, #0x5                   	// #5
  402070:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  402074:	add	x1, x1, #0x680
  402078:	mov	x0, #0x0                   	// #0
  40207c:	bl	401aa0 <dcgettext@plt>
  402080:	adrp	x20, 409000 <__fxstatat@plt+0x74b0>
  402084:	add	x20, x20, #0xe60
  402088:	mov	x3, x20
  40208c:	adrp	x2, 40a000 <__fxstatat@plt+0x84b0>
  402090:	add	x2, x2, #0x5f8
  402094:	mov	x1, x0
  402098:	mov	w0, #0x1                   	// #1
  40209c:	bl	4018a0 <__printf_chk@plt>
  4020a0:	mov	w2, #0x5                   	// #5
  4020a4:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  4020a8:	add	x1, x1, #0x6a0
  4020ac:	mov	x0, #0x0                   	// #0
  4020b0:	bl	401aa0 <dcgettext@plt>
  4020b4:	mov	x1, x0
  4020b8:	adrp	x3, 409000 <__fxstatat@plt+0x74b0>
  4020bc:	add	x3, x3, #0xe68
  4020c0:	b	401f84 <__fxstatat@plt+0x434>
  4020c4:	sub	sp, sp, #0x110
  4020c8:	stp	x29, x30, [sp, #16]
  4020cc:	add	x29, sp, #0x10
  4020d0:	stp	x19, x20, [sp, #32]
  4020d4:	stp	x21, x22, [sp, #48]
  4020d8:	stp	x23, x24, [sp, #64]
  4020dc:	stp	x25, x26, [sp, #80]
  4020e0:	stp	x27, x28, [sp, #96]
  4020e4:	mov	w20, w0
  4020e8:	mov	x19, x1
  4020ec:	ldr	x0, [x1]
  4020f0:	bl	403da4 <__fxstatat@plt+0x2254>
  4020f4:	adrp	x1, 40b000 <__fxstatat@plt+0x94b0>
  4020f8:	add	x1, x1, #0x968
  4020fc:	mov	w0, #0x6                   	// #6
  402100:	bl	401b40 <setlocale@plt>
  402104:	adrp	x21, 409000 <__fxstatat@plt+0x74b0>
  402108:	add	x21, x21, #0xde8
  40210c:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  402110:	add	x1, x1, #0x6d8
  402114:	mov	x0, x21
  402118:	bl	401880 <bindtextdomain@plt>
  40211c:	mov	x0, x21
  402120:	bl	401990 <textdomain@plt>
  402124:	adrp	x0, 403000 <__fxstatat@plt+0x14b0>
  402128:	add	x0, x0, #0x8e4
  40212c:	bl	409d98 <__fxstatat@plt+0x8248>
  402130:	strb	wzr, [sp, #240]
  402134:	mov	w0, #0x4                   	// #4
  402138:	str	w0, [sp, #244]
  40213c:	strb	wzr, [sp, #248]
  402140:	strb	wzr, [sp, #250]
  402144:	strb	wzr, [sp, #249]
  402148:	str	xzr, [sp, #256]
  40214c:	strb	wzr, [sp, #264]
  402150:	mov	w0, #0x0                   	// #0
  402154:	bl	401a80 <isatty@plt>
  402158:	cmp	w0, #0x0
  40215c:	cset	w0, ne  // ne = any
  402160:	strb	w0, [sp, #265]
  402164:	strb	wzr, [sp, #266]
  402168:	strb	wzr, [sp, #267]
  40216c:	mov	w25, #0x0                   	// #0
  402170:	mov	w27, #0x1                   	// #1
  402174:	adrp	x24, 40a000 <__fxstatat@plt+0x84b0>
  402178:	add	x24, x24, #0x9b8
  40217c:	add	x22, x24, #0xc0
  402180:	adrp	x21, 40a000 <__fxstatat@plt+0x84b0>
  402184:	add	x21, x21, #0x7f8
  402188:	mov	w23, #0x1                   	// #1
  40218c:	adrp	x26, 40a000 <__fxstatat@plt+0x84b0>
  402190:	add	x26, x26, #0x700
  402194:	mov	x4, #0x0                   	// #0
  402198:	mov	x3, x22
  40219c:	mov	x2, x21
  4021a0:	mov	x1, x19
  4021a4:	mov	w0, w20
  4021a8:	bl	4019a0 <getopt_long@plt>
  4021ac:	cmn	w0, #0x1
  4021b0:	b.eq	4024ec <__fxstatat@plt+0x99c>  // b.none
  4021b4:	cmp	w0, #0x72
  4021b8:	b.eq	40222c <__fxstatat@plt+0x6dc>  // b.none
  4021bc:	b.le	4021e4 <__fxstatat@plt+0x694>
  4021c0:	cmp	w0, #0x102
  4021c4:	b.eq	402398 <__fxstatat@plt+0x848>  // b.none
  4021c8:	b.le	4022b0 <__fxstatat@plt+0x760>
  4021cc:	cmp	w0, #0x103
  4021d0:	b.eq	4023e0 <__fxstatat@plt+0x890>  // b.none
  4021d4:	cmp	w0, #0x104
  4021d8:	b.ne	4022e0 <__fxstatat@plt+0x790>  // b.any
  4021dc:	strb	w23, [sp, #265]
  4021e0:	b	402194 <__fxstatat@plt+0x644>
  4021e4:	cmp	w0, #0x64
  4021e8:	b.eq	4022e8 <__fxstatat@plt+0x798>  // b.none
  4021ec:	b.le	402214 <__fxstatat@plt+0x6c4>
  4021f0:	cmp	w0, #0x66
  4021f4:	b.eq	4022f0 <__fxstatat@plt+0x7a0>  // b.none
  4021f8:	cmp	w0, #0x69
  4021fc:	b.ne	4022a8 <__fxstatat@plt+0x758>  // b.any
  402200:	mov	w0, #0x3                   	// #3
  402204:	str	w0, [sp, #244]
  402208:	strb	wzr, [sp, #240]
  40220c:	mov	w25, #0x0                   	// #0
  402210:	b	402194 <__fxstatat@plt+0x644>
  402214:	cmp	w0, #0x49
  402218:	b.eq	402304 <__fxstatat@plt+0x7b4>  // b.none
  40221c:	cmp	w0, #0x49
  402220:	b.le	402234 <__fxstatat@plt+0x6e4>
  402224:	cmp	w0, #0x52
  402228:	b.ne	4022a0 <__fxstatat@plt+0x750>  // b.any
  40222c:	strb	w23, [sp, #249]
  402230:	b	402194 <__fxstatat@plt+0x644>
  402234:	cmn	w0, #0x3
  402238:	b.ne	40228c <__fxstatat@plt+0x73c>  // b.any
  40223c:	str	xzr, [sp]
  402240:	adrp	x7, 40a000 <__fxstatat@plt+0x84b0>
  402244:	add	x7, x7, #0x788
  402248:	adrp	x6, 40a000 <__fxstatat@plt+0x84b0>
  40224c:	add	x6, x6, #0x798
  402250:	adrp	x5, 40a000 <__fxstatat@plt+0x84b0>
  402254:	add	x5, x5, #0x7b0
  402258:	adrp	x4, 40a000 <__fxstatat@plt+0x84b0>
  40225c:	add	x4, x4, #0x7c0
  402260:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  402264:	ldr	x3, [x0, #552]
  402268:	adrp	x2, 40a000 <__fxstatat@plt+0x84b0>
  40226c:	add	x2, x2, #0x620
  402270:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  402274:	add	x1, x1, #0xe60
  402278:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  40227c:	ldr	x0, [x0, #696]
  402280:	bl	405d2c <__fxstatat@plt+0x41dc>
  402284:	mov	w0, #0x0                   	// #0
  402288:	bl	401780 <exit@plt>
  40228c:	mov	x21, #0x1                   	// #1
  402290:	cmn	w0, #0x2
  402294:	b.ne	402448 <__fxstatat@plt+0x8f8>  // b.any
  402298:	mov	w0, #0x0                   	// #0
  40229c:	bl	401cb0 <__fxstatat@plt+0x160>
  4022a0:	mov	x21, #0x1                   	// #1
  4022a4:	b	402448 <__fxstatat@plt+0x8f8>
  4022a8:	mov	x21, #0x1                   	// #1
  4022ac:	b	402448 <__fxstatat@plt+0x8f8>
  4022b0:	cmp	w0, #0x100
  4022b4:	b.eq	402318 <__fxstatat@plt+0x7c8>  // b.none
  4022b8:	cmp	w0, #0x101
  4022bc:	b.ne	4022c8 <__fxstatat@plt+0x778>  // b.any
  4022c0:	strb	w23, [sp, #248]
  4022c4:	b	402194 <__fxstatat@plt+0x644>
  4022c8:	cmp	w0, #0x76
  4022cc:	b.ne	4022d8 <__fxstatat@plt+0x788>  // b.any
  4022d0:	strb	w23, [sp, #266]
  4022d4:	b	402194 <__fxstatat@plt+0x644>
  4022d8:	mov	x21, #0x1                   	// #1
  4022dc:	b	402448 <__fxstatat@plt+0x8f8>
  4022e0:	mov	x21, #0x1                   	// #1
  4022e4:	b	402448 <__fxstatat@plt+0x8f8>
  4022e8:	strb	w23, [sp, #250]
  4022ec:	b	402194 <__fxstatat@plt+0x644>
  4022f0:	mov	w0, #0x5                   	// #5
  4022f4:	str	w0, [sp, #244]
  4022f8:	strb	w23, [sp, #240]
  4022fc:	mov	w25, #0x0                   	// #0
  402300:	b	402194 <__fxstatat@plt+0x644>
  402304:	mov	w0, #0x4                   	// #4
  402308:	str	w0, [sp, #244]
  40230c:	strb	wzr, [sp, #240]
  402310:	mov	w25, #0x1                   	// #1
  402314:	b	402194 <__fxstatat@plt+0x644>
  402318:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  40231c:	ldr	x1, [x0, #680]
  402320:	cbz	x1, 402384 <__fxstatat@plt+0x834>
  402324:	add	x28, x24, #0x70
  402328:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  40232c:	ldr	x5, [x0, #560]
  402330:	mov	x4, #0x4                   	// #4
  402334:	mov	x3, x28
  402338:	add	x2, x24, #0x88
  40233c:	adrp	x0, 40a000 <__fxstatat@plt+0x84b0>
  402340:	add	x0, x0, #0x6f0
  402344:	bl	4037e4 <__fxstatat@plt+0x1c94>
  402348:	ldr	w0, [x28, x0, lsl #2]
  40234c:	cmp	w0, #0x1
  402350:	b.eq	402370 <__fxstatat@plt+0x820>  // b.none
  402354:	cmp	w0, #0x2
  402358:	b.eq	402384 <__fxstatat@plt+0x834>  // b.none
  40235c:	cbnz	w0, 402194 <__fxstatat@plt+0x644>
  402360:	mov	w0, #0x5                   	// #5
  402364:	str	w0, [sp, #244]
  402368:	mov	w25, #0x0                   	// #0
  40236c:	b	402194 <__fxstatat@plt+0x644>
  402370:	mov	w0, #0x4                   	// #4
  402374:	str	w0, [sp, #244]
  402378:	strb	wzr, [sp, #240]
  40237c:	mov	w25, #0x1                   	// #1
  402380:	b	402194 <__fxstatat@plt+0x644>
  402384:	mov	w0, #0x3                   	// #3
  402388:	str	w0, [sp, #244]
  40238c:	strb	wzr, [sp, #240]
  402390:	mov	w25, #0x0                   	// #0
  402394:	b	402194 <__fxstatat@plt+0x644>
  402398:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  40239c:	ldrsw	x0, [x0, #688]
  4023a0:	add	x0, x19, x0, lsl #3
  4023a4:	mov	x1, x26
  4023a8:	ldur	x0, [x0, #-8]
  4023ac:	bl	4019c0 <strcmp@plt>
  4023b0:	cbnz	w0, 4023bc <__fxstatat@plt+0x86c>
  4023b4:	mov	w27, #0x0                   	// #0
  4023b8:	b	402194 <__fxstatat@plt+0x644>
  4023bc:	mov	w2, #0x5                   	// #5
  4023c0:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  4023c4:	add	x1, x1, #0x718
  4023c8:	mov	x0, #0x0                   	// #0
  4023cc:	bl	401aa0 <dcgettext@plt>
  4023d0:	mov	x2, x0
  4023d4:	mov	w1, #0x0                   	// #0
  4023d8:	mov	w0, #0x1                   	// #1
  4023dc:	bl	401790 <error@plt>
  4023e0:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  4023e4:	ldr	x0, [x0, #680]
  4023e8:	cbz	x0, 4024e4 <__fxstatat@plt+0x994>
  4023ec:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  4023f0:	add	x1, x1, #0x750
  4023f4:	bl	4019c0 <strcmp@plt>
  4023f8:	cbnz	w0, 402408 <__fxstatat@plt+0x8b8>
  4023fc:	strb	w23, [sp, #264]
  402400:	mov	w27, #0x1                   	// #1
  402404:	b	402194 <__fxstatat@plt+0x644>
  402408:	mov	w2, #0x5                   	// #5
  40240c:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  402410:	add	x1, x1, #0x758
  402414:	mov	x0, #0x0                   	// #0
  402418:	bl	401aa0 <dcgettext@plt>
  40241c:	mov	x19, x0
  402420:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  402424:	ldr	x1, [x0, #680]
  402428:	mov	w0, #0x4                   	// #4
  40242c:	bl	4055bc <__fxstatat@plt+0x3a6c>
  402430:	mov	x3, x0
  402434:	mov	x2, x19
  402438:	mov	w1, #0x0                   	// #0
  40243c:	mov	w0, #0x1                   	// #1
  402440:	bl	401790 <error@plt>
  402444:	add	x21, x21, #0x1
  402448:	cmp	w20, w21
  40244c:	b.le	4024dc <__fxstatat@plt+0x98c>
  402450:	ldr	x22, [x19, x21, lsl #3]
  402454:	ldrb	w0, [x22]
  402458:	cmp	w0, #0x2d
  40245c:	b.ne	402444 <__fxstatat@plt+0x8f4>  // b.any
  402460:	ldrb	w0, [x22, #1]
  402464:	cbz	w0, 402444 <__fxstatat@plt+0x8f4>
  402468:	add	x2, sp, #0x70
  40246c:	mov	x1, x22
  402470:	mov	w0, #0x0                   	// #0
  402474:	bl	401a70 <__lxstat@plt>
  402478:	cbnz	w0, 402444 <__fxstatat@plt+0x8f4>
  40247c:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  402480:	ldr	x21, [x0, #672]
  402484:	mov	w2, #0x5                   	// #5
  402488:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  40248c:	add	x1, x1, #0x7d0
  402490:	mov	x0, #0x0                   	// #0
  402494:	bl	401aa0 <dcgettext@plt>
  402498:	mov	x20, x0
  40249c:	ldr	x23, [x19]
  4024a0:	mov	x2, x22
  4024a4:	mov	w1, #0x3                   	// #3
  4024a8:	mov	w0, #0x1                   	// #1
  4024ac:	bl	405530 <__fxstatat@plt+0x39e0>
  4024b0:	mov	x19, x0
  4024b4:	mov	x1, x22
  4024b8:	mov	w0, #0x4                   	// #4
  4024bc:	bl	4055bc <__fxstatat@plt+0x3a6c>
  4024c0:	mov	x5, x0
  4024c4:	mov	x4, x19
  4024c8:	mov	x3, x23
  4024cc:	mov	x2, x20
  4024d0:	mov	w1, #0x1                   	// #1
  4024d4:	mov	x0, x21
  4024d8:	bl	4019b0 <__fprintf_chk@plt>
  4024dc:	mov	w0, #0x1                   	// #1
  4024e0:	bl	401cb0 <__fxstatat@plt+0x160>
  4024e4:	mov	w27, #0x1                   	// #1
  4024e8:	b	402194 <__fxstatat@plt+0x644>
  4024ec:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  4024f0:	ldr	w0, [x0, #688]
  4024f4:	cmp	w0, w20
  4024f8:	b.lt	402554 <__fxstatat@plt+0xa04>  // b.tstop
  4024fc:	ldrb	w1, [sp, #240]
  402500:	mov	w0, #0x0                   	// #0
  402504:	cbz	w1, 402528 <__fxstatat@plt+0x9d8>
  402508:	ldp	x19, x20, [sp, #32]
  40250c:	ldp	x21, x22, [sp, #48]
  402510:	ldp	x23, x24, [sp, #64]
  402514:	ldp	x25, x26, [sp, #80]
  402518:	ldp	x27, x28, [sp, #96]
  40251c:	ldp	x29, x30, [sp, #16]
  402520:	add	sp, sp, #0x110
  402524:	ret
  402528:	mov	w2, #0x5                   	// #5
  40252c:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  402530:	add	x1, x1, #0x800
  402534:	mov	x0, #0x0                   	// #0
  402538:	bl	401aa0 <dcgettext@plt>
  40253c:	mov	x2, x0
  402540:	mov	w1, #0x0                   	// #0
  402544:	mov	w0, #0x0                   	// #0
  402548:	bl	401790 <error@plt>
  40254c:	mov	w0, #0x1                   	// #1
  402550:	bl	401cb0 <__fxstatat@plt+0x160>
  402554:	ldrb	w0, [sp, #249]
  402558:	tst	w27, w0
  40255c:	b.ne	402600 <__fxstatat@plt+0xab0>  // b.any
  402560:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  402564:	ldr	w0, [x0, #688]
  402568:	add	x19, x19, w0, sxtw #3
  40256c:	cbz	w25, 4025dc <__fxstatat@plt+0xa8c>
  402570:	sub	w20, w20, w0
  402574:	sxtw	x20, w20
  402578:	ldrb	w0, [sp, #249]
  40257c:	cmp	w0, #0x0
  402580:	ccmp	x20, #0x3, #0x2, eq  // eq = none
  402584:	b.ls	4025dc <__fxstatat@plt+0xa8c>  // b.plast
  402588:	adrp	x1, 41e000 <__fxstatat@plt+0x1c4b0>
  40258c:	ldr	x21, [x1, #672]
  402590:	cbz	w0, 402658 <__fxstatat@plt+0xb08>
  402594:	mov	w4, #0x5                   	// #5
  402598:	mov	x3, x20
  40259c:	adrp	x2, 40a000 <__fxstatat@plt+0x84b0>
  4025a0:	add	x2, x2, #0x838
  4025a4:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  4025a8:	add	x1, x1, #0x860
  4025ac:	mov	x0, #0x0                   	// #0
  4025b0:	bl	401a40 <dcngettext@plt>
  4025b4:	mov	x2, x0
  4025b8:	mov	x4, x20
  4025bc:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  4025c0:	ldr	x3, [x0, #768]
  4025c4:	mov	w1, #0x1                   	// #1
  4025c8:	mov	x0, x21
  4025cc:	bl	4019b0 <__fprintf_chk@plt>
  4025d0:	bl	4061d8 <__fxstatat@plt+0x4688>
  4025d4:	and	w0, w0, #0xff
  4025d8:	cbz	w0, 4026a4 <__fxstatat@plt+0xb54>
  4025dc:	add	x1, sp, #0xf0
  4025e0:	mov	x0, x19
  4025e4:	bl	402d64 <__fxstatat@plt+0x1214>
  4025e8:	sub	w1, w0, #0x2
  4025ec:	cmp	w1, #0x2
  4025f0:	b.hi	402680 <__fxstatat@plt+0xb30>  // b.pmore
  4025f4:	cmp	w0, #0x4
  4025f8:	cset	w0, eq  // eq = none
  4025fc:	b	402508 <__fxstatat@plt+0x9b8>
  402600:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  402604:	add	x0, x0, #0x2d8
  402608:	bl	405878 <__fxstatat@plt+0x3d28>
  40260c:	str	x0, [sp, #256]
  402610:	cbnz	x0, 402560 <__fxstatat@plt+0xa10>
  402614:	bl	401b10 <__errno_location@plt>
  402618:	ldr	w20, [x0]
  40261c:	mov	w2, #0x5                   	// #5
  402620:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  402624:	add	x1, x1, #0x810
  402628:	mov	x0, #0x0                   	// #0
  40262c:	bl	401aa0 <dcgettext@plt>
  402630:	mov	x19, x0
  402634:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  402638:	add	x1, x1, #0x830
  40263c:	mov	w0, #0x4                   	// #4
  402640:	bl	4055bc <__fxstatat@plt+0x3a6c>
  402644:	mov	x3, x0
  402648:	mov	x2, x19
  40264c:	mov	w1, w20
  402650:	mov	w0, #0x1                   	// #1
  402654:	bl	401790 <error@plt>
  402658:	mov	w4, #0x5                   	// #5
  40265c:	mov	x3, x20
  402660:	adrp	x2, 40a000 <__fxstatat@plt+0x84b0>
  402664:	add	x2, x2, #0x888
  402668:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  40266c:	add	x1, x1, #0x8a8
  402670:	mov	x0, #0x0                   	// #0
  402674:	bl	401a40 <dcngettext@plt>
  402678:	mov	x2, x0
  40267c:	b	4025b8 <__fxstatat@plt+0xa68>
  402680:	adrp	x3, 40a000 <__fxstatat@plt+0x84b0>
  402684:	add	x3, x3, #0x9b8
  402688:	add	x3, x3, #0x240
  40268c:	mov	w2, #0x173                 	// #371
  402690:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  402694:	add	x1, x1, #0x8c8
  402698:	adrp	x0, 40a000 <__fxstatat@plt+0x84b0>
  40269c:	add	x0, x0, #0x8d8
  4026a0:	bl	401b00 <__assert_fail@plt>
  4026a4:	mov	w0, #0x0                   	// #0
  4026a8:	b	402508 <__fxstatat@plt+0x9b8>
  4026ac:	ldr	x0, [x0, #8]
  4026b0:	ldr	x1, [x0, #88]
  4026b4:	tbnz	x1, #63, 4026d4 <__fxstatat@plt+0xb84>
  4026b8:	mov	x2, #0x1                   	// #1
  4026bc:	ldr	x1, [x0, #32]
  4026c0:	cbnz	x1, 4026d4 <__fxstatat@plt+0xb84>
  4026c4:	str	x2, [x0, #32]
  4026c8:	ldr	x0, [x0, #8]
  4026cc:	ldr	x1, [x0, #88]
  4026d0:	tbz	x1, #63, 4026bc <__fxstatat@plt+0xb6c>
  4026d4:	ret
  4026d8:	stp	x29, x30, [sp, #-32]!
  4026dc:	mov	x29, sp
  4026e0:	str	x19, [sp, #16]
  4026e4:	mov	x19, x2
  4026e8:	ldr	x2, [x2, #48]
  4026ec:	cmn	x2, #0x1
  4026f0:	b.eq	40270c <__fxstatat@plt+0xbbc>  // b.none
  4026f4:	ldr	x1, [x19, #48]
  4026f8:	mov	w0, #0x0                   	// #0
  4026fc:	tbnz	x1, #63, 40273c <__fxstatat@plt+0xbec>
  402700:	ldr	x19, [sp, #16]
  402704:	ldp	x29, x30, [sp], #32
  402708:	ret
  40270c:	mov	w4, w3
  402710:	mov	x3, x19
  402714:	mov	x2, x1
  402718:	mov	w1, w0
  40271c:	mov	w0, #0x0                   	// #0
  402720:	bl	401b50 <__fxstatat@plt>
  402724:	cbz	w0, 4026f4 <__fxstatat@plt+0xba4>
  402728:	mov	x0, #0xfffffffffffffffe    	// #-2
  40272c:	str	x0, [x19, #48]
  402730:	bl	401b10 <__errno_location@plt>
  402734:	ldrsw	x0, [x0]
  402738:	str	x0, [x19, #8]
  40273c:	bl	401b10 <__errno_location@plt>
  402740:	ldr	x1, [x19, #8]
  402744:	str	w1, [x0]
  402748:	mov	w0, #0xffffffff            	// #-1
  40274c:	b	402700 <__fxstatat@plt+0xbb0>
  402750:	stp	x29, x30, [sp, #-176]!
  402754:	mov	x29, sp
  402758:	stp	x19, x20, [sp, #16]
  40275c:	stp	x21, x22, [sp, #32]
  402760:	mov	x20, x0
  402764:	mov	x19, x1
  402768:	mov	x21, x2
  40276c:	ands	w22, w3, #0xff
  402770:	cset	w2, ne  // ne = any
  402774:	lsl	w2, w2, #9
  402778:	ldr	x1, [x1, #48]
  40277c:	ldr	w0, [x0, #44]
  402780:	bl	4017e0 <unlinkat@plt>
  402784:	cbz	w0, 4027cc <__fxstatat@plt+0xc7c>
  402788:	bl	401b10 <__errno_location@plt>
  40278c:	mov	x22, x0
  402790:	ldr	w0, [x0]
  402794:	cmp	w0, #0x1e
  402798:	b.eq	402834 <__fxstatat@plt+0xce4>  // b.none
  40279c:	ldr	w1, [x22]
  4027a0:	ldrb	w0, [x21]
  4027a4:	cbz	w0, 402874 <__fxstatat@plt+0xd24>
  4027a8:	cmp	w1, #0x16
  4027ac:	b.eq	402904 <__fxstatat@plt+0xdb4>  // b.none
  4027b0:	b.gt	402868 <__fxstatat@plt+0xd18>
  4027b4:	mov	w0, #0x2                   	// #2
  4027b8:	cmp	w1, w0
  4027bc:	b.eq	4028c8 <__fxstatat@plt+0xd78>  // b.none
  4027c0:	cmp	w1, #0x14
  4027c4:	b.eq	4028c8 <__fxstatat@plt+0xd78>  // b.none
  4027c8:	b	402874 <__fxstatat@plt+0xd24>
  4027cc:	ldrb	w1, [x21, #26]
  4027d0:	mov	w0, #0x2                   	// #2
  4027d4:	cbz	w1, 4028c8 <__fxstatat@plt+0xd78>
  4027d8:	cbz	w22, 402818 <__fxstatat@plt+0xcc8>
  4027dc:	mov	w2, #0x5                   	// #5
  4027e0:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  4027e4:	add	x1, x1, #0xc00
  4027e8:	mov	x0, #0x0                   	// #0
  4027ec:	bl	401aa0 <dcgettext@plt>
  4027f0:	mov	x20, x0
  4027f4:	ldr	x1, [x19, #56]
  4027f8:	mov	w0, #0x4                   	// #4
  4027fc:	bl	4055bc <__fxstatat@plt+0x3a6c>
  402800:	mov	x2, x0
  402804:	mov	x1, x20
  402808:	mov	w0, #0x1                   	// #1
  40280c:	bl	4018a0 <__printf_chk@plt>
  402810:	mov	w0, #0x2                   	// #2
  402814:	b	4028c8 <__fxstatat@plt+0xd78>
  402818:	mov	w2, #0x5                   	// #5
  40281c:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  402820:	add	x1, x1, #0xc18
  402824:	mov	x0, #0x0                   	// #0
  402828:	bl	401aa0 <dcgettext@plt>
  40282c:	mov	x20, x0
  402830:	b	4027f4 <__fxstatat@plt+0xca4>
  402834:	mov	w4, #0x100                 	// #256
  402838:	add	x3, sp, #0x30
  40283c:	ldr	x2, [x19, #48]
  402840:	ldr	w1, [x20, #44]
  402844:	mov	w0, #0x0                   	// #0
  402848:	bl	401b50 <__fxstatat@plt>
  40284c:	cbz	w0, 40285c <__fxstatat@plt+0xd0c>
  402850:	ldr	w0, [x22]
  402854:	cmp	w0, #0x2
  402858:	b.eq	40279c <__fxstatat@plt+0xc4c>  // b.none
  40285c:	mov	w0, #0x1e                  	// #30
  402860:	str	w0, [x22]
  402864:	b	40279c <__fxstatat@plt+0xc4c>
  402868:	mov	w0, #0x2                   	// #2
  40286c:	cmp	w1, #0x54
  402870:	b.eq	4028c8 <__fxstatat@plt+0xd78>  // b.none
  402874:	ldrh	w0, [x19, #108]
  402878:	cmp	w0, #0x4
  40287c:	b.eq	4028d8 <__fxstatat@plt+0xd88>  // b.none
  402880:	ldr	w21, [x22]
  402884:	mov	w2, #0x5                   	// #5
  402888:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  40288c:	add	x1, x1, #0xc28
  402890:	mov	x0, #0x0                   	// #0
  402894:	bl	401aa0 <dcgettext@plt>
  402898:	mov	x20, x0
  40289c:	ldr	x1, [x19, #56]
  4028a0:	mov	w0, #0x4                   	// #4
  4028a4:	bl	4055bc <__fxstatat@plt+0x3a6c>
  4028a8:	mov	x3, x0
  4028ac:	mov	x2, x20
  4028b0:	mov	w1, w21
  4028b4:	mov	w0, #0x0                   	// #0
  4028b8:	bl	401790 <error@plt>
  4028bc:	mov	x0, x19
  4028c0:	bl	4026ac <__fxstatat@plt+0xb5c>
  4028c4:	mov	w0, #0x4                   	// #4
  4028c8:	ldp	x19, x20, [sp, #16]
  4028cc:	ldp	x21, x22, [sp, #32]
  4028d0:	ldp	x29, x30, [sp], #176
  4028d4:	ret
  4028d8:	sub	w0, w1, #0x14
  4028dc:	cmp	w1, #0x27
  4028e0:	ccmp	w1, #0x11, #0x4, ne  // ne = any
  4028e4:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  4028e8:	b.hi	402880 <__fxstatat@plt+0xd30>  // b.pmore
  4028ec:	ldr	w0, [x19, #64]
  4028f0:	cmp	w0, #0x1
  4028f4:	ccmp	w0, #0xd, #0x4, ne  // ne = any
  4028f8:	b.ne	402880 <__fxstatat@plt+0xd30>  // b.any
  4028fc:	str	w0, [x22]
  402900:	b	402880 <__fxstatat@plt+0xd30>
  402904:	mov	w0, #0x2                   	// #2
  402908:	b	4028c8 <__fxstatat@plt+0xd78>
  40290c:	stp	x29, x30, [sp, #-32]!
  402910:	mov	x29, sp
  402914:	str	x19, [sp, #16]
  402918:	mov	x19, x0
  40291c:	mov	w2, #0x4                   	// #4
  402920:	bl	4083bc <__fxstatat@plt+0x686c>
  402924:	mov	x0, x19
  402928:	bl	407d00 <__fxstatat@plt+0x61b0>
  40292c:	ldr	x19, [sp, #16]
  402930:	ldp	x29, x30, [sp], #32
  402934:	ret
  402938:	stp	x29, x30, [sp, #-224]!
  40293c:	mov	x29, sp
  402940:	stp	x19, x20, [sp, #16]
  402944:	stp	x21, x22, [sp, #32]
  402948:	stp	x23, x24, [sp, #48]
  40294c:	stp	x25, x26, [sp, #64]
  402950:	stp	x27, x28, [sp, #80]
  402954:	mov	x19, x1
  402958:	and	w24, w2, #0xff
  40295c:	mov	x21, x3
  402960:	mov	w22, w4
  402964:	ldr	w25, [x0, #44]
  402968:	ldr	x27, [x1, #56]
  40296c:	ldr	x26, [x1, #48]
  402970:	cbz	x5, 402d48 <__fxstatat@plt+0x11f8>
  402974:	mov	x20, x5
  402978:	mov	w0, #0x2                   	// #2
  40297c:	str	w0, [x5]
  402980:	mov	x0, #0xffffffffffffffff    	// #-1
  402984:	str	x0, [sp, #144]
  402988:	cmp	w24, #0x0
  40298c:	cset	w23, ne  // ne = any
  402990:	lsl	w23, w23, #2
  402994:	mov	w2, #0xc900                	// #51456
  402998:	mov	x1, x26
  40299c:	mov	w0, w25
  4029a0:	bl	401af0 <openat@plt>
  4029a4:	mov	w28, w0
  4029a8:	tbnz	w0, #31, 4029e4 <__fxstatat@plt+0xe94>
  4029ac:	bl	401940 <fdopendir@plt>
  4029b0:	mov	x24, x0
  4029b4:	cbz	x0, 4029f0 <__fxstatat@plt+0xea0>
  4029b8:	bl	401b10 <__errno_location@plt>
  4029bc:	mov	x28, x0
  4029c0:	str	wzr, [x0]
  4029c4:	mov	x0, x24
  4029c8:	bl	4018e0 <readdir@plt>
  4029cc:	cbz	x0, 402cb4 <__fxstatat@plt+0x1164>
  4029d0:	ldrb	w1, [x0, #19]
  4029d4:	cmp	w1, #0x2e
  4029d8:	b.eq	4029fc <__fxstatat@plt+0xeac>  // b.none
  4029dc:	mov	x0, x24
  4029e0:	bl	401900 <closedir@plt>
  4029e4:	mov	w24, #0x0                   	// #0
  4029e8:	mov	w0, #0x3                   	// #3
  4029ec:	b	402cd4 <__fxstatat@plt+0x1184>
  4029f0:	mov	w0, w28
  4029f4:	bl	401910 <close@plt>
  4029f8:	b	4029e4 <__fxstatat@plt+0xe94>
  4029fc:	ldrb	w1, [x0, #20]
  402a00:	cmp	w1, #0x2e
  402a04:	cinc	x0, x0, eq  // eq = none
  402a08:	ldrb	w0, [x0, #20]
  402a0c:	cmp	w0, #0x2f
  402a10:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  402a14:	b.eq	4029c4 <__fxstatat@plt+0xe74>  // b.none
  402a18:	b	4029dc <__fxstatat@plt+0xe8c>
  402a1c:	mov	w3, #0x100                 	// #256
  402a20:	add	x2, sp, #0x60
  402a24:	mov	x1, x26
  402a28:	mov	w0, w25
  402a2c:	bl	4026d8 <__fxstatat@plt+0xb88>
  402a30:	cbnz	w0, 402a6c <__fxstatat@plt+0xf1c>
  402a34:	ldr	w0, [sp, #112]
  402a38:	and	w0, w0, #0xf000
  402a3c:	cmp	w0, #0xa, lsl #12
  402a40:	b.eq	402d1c <__fxstatat@plt+0x11cc>  // b.none
  402a44:	mov	w3, #0x200                 	// #512
  402a48:	mov	w2, #0x2                   	// #2
  402a4c:	mov	x1, x26
  402a50:	mov	w0, w25
  402a54:	bl	401ae0 <faccessat@plt>
  402a58:	cbz	w0, 402d1c <__fxstatat@plt+0x11cc>
  402a5c:	bl	401b10 <__errno_location@plt>
  402a60:	ldr	w0, [x0]
  402a64:	cmp	w0, #0xd
  402a68:	b.eq	402c58 <__fxstatat@plt+0x1108>  // b.none
  402a6c:	bl	401b10 <__errno_location@plt>
  402a70:	ldr	w20, [x0]
  402a74:	b	402a80 <__fxstatat@plt+0xf30>
  402a78:	bl	401b10 <__errno_location@plt>
  402a7c:	ldr	w20, [x0]
  402a80:	mov	x1, x27
  402a84:	mov	w0, #0x4                   	// #4
  402a88:	bl	4055bc <__fxstatat@plt+0x3a6c>
  402a8c:	mov	x19, x0
  402a90:	mov	w2, #0x5                   	// #5
  402a94:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  402a98:	add	x1, x1, #0xc28
  402a9c:	mov	x0, #0x0                   	// #0
  402aa0:	bl	401aa0 <dcgettext@plt>
  402aa4:	mov	x3, x19
  402aa8:	mov	x2, x0
  402aac:	mov	w1, w20
  402ab0:	mov	w0, #0x0                   	// #0
  402ab4:	bl	401790 <error@plt>
  402ab8:	mov	w0, #0x4                   	// #4
  402abc:	b	402d2c <__fxstatat@plt+0x11dc>
  402ac0:	ldr	w1, [x21, #4]
  402ac4:	mov	w0, #0x2                   	// #2
  402ac8:	cmp	w1, #0x3
  402acc:	b.ne	402d2c <__fxstatat@plt+0x11dc>  // b.any
  402ad0:	mov	w20, w23
  402ad4:	mov	w21, #0xa                   	// #10
  402ad8:	mov	x1, x27
  402adc:	mov	w0, #0x4                   	// #4
  402ae0:	bl	4055bc <__fxstatat@plt+0x3a6c>
  402ae4:	mov	x19, x0
  402ae8:	cmp	w21, #0x4
  402aec:	ccmp	w22, #0x2, #0x0, eq  // eq = none
  402af0:	cset	w0, ne  // ne = any
  402af4:	orr	w24, w24, w0
  402af8:	cbnz	w24, 402bdc <__fxstatat@plt+0x108c>
  402afc:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  402b00:	ldr	x21, [x0, #672]
  402b04:	cbz	w20, 402b3c <__fxstatat@plt+0xfec>
  402b08:	mov	w2, #0x5                   	// #5
  402b0c:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  402b10:	add	x1, x1, #0xc40
  402b14:	mov	x0, #0x0                   	// #0
  402b18:	bl	401aa0 <dcgettext@plt>
  402b1c:	mov	x2, x0
  402b20:	mov	x4, x19
  402b24:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  402b28:	ldr	x3, [x0, #768]
  402b2c:	mov	w1, #0x1                   	// #1
  402b30:	mov	x0, x21
  402b34:	bl	4019b0 <__fprintf_chk@plt>
  402b38:	b	402c44 <__fxstatat@plt+0x10f4>
  402b3c:	mov	w2, #0x5                   	// #5
  402b40:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  402b44:	add	x1, x1, #0xc70
  402b48:	mov	x0, #0x0                   	// #0
  402b4c:	bl	401aa0 <dcgettext@plt>
  402b50:	mov	x2, x0
  402b54:	b	402b20 <__fxstatat@plt+0xfd0>
  402b58:	bl	401b10 <__errno_location@plt>
  402b5c:	ldr	w20, [x0]
  402b60:	mov	w2, #0x5                   	// #5
  402b64:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  402b68:	add	x1, x1, #0xc28
  402b6c:	mov	x0, #0x0                   	// #0
  402b70:	bl	401aa0 <dcgettext@plt>
  402b74:	mov	x3, x19
  402b78:	mov	x2, x0
  402b7c:	mov	w1, w20
  402b80:	mov	w0, #0x0                   	// #0
  402b84:	bl	401790 <error@plt>
  402b88:	mov	w0, #0x4                   	// #4
  402b8c:	b	402d2c <__fxstatat@plt+0x11dc>
  402b90:	mov	w2, #0x5                   	// #5
  402b94:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  402b98:	add	x1, x1, #0xcb8
  402b9c:	mov	x0, #0x0                   	// #0
  402ba0:	bl	401aa0 <dcgettext@plt>
  402ba4:	mov	x20, x0
  402ba8:	b	402c18 <__fxstatat@plt+0x10c8>
  402bac:	mov	w21, #0x4                   	// #4
  402bb0:	b	402ad8 <__fxstatat@plt+0xf88>
  402bb4:	mov	w21, #0x4                   	// #4
  402bb8:	b	402ad8 <__fxstatat@plt+0xf88>
  402bbc:	mov	w20, #0x0                   	// #0
  402bc0:	cbz	w23, 402c64 <__fxstatat@plt+0x1114>
  402bc4:	cmp	w23, #0x4
  402bc8:	b.eq	402c98 <__fxstatat@plt+0x1148>  // b.none
  402bcc:	mov	x1, x27
  402bd0:	mov	w0, #0x4                   	// #4
  402bd4:	bl	4055bc <__fxstatat@plt+0x3a6c>
  402bd8:	mov	x19, x0
  402bdc:	mov	w3, #0x100                 	// #256
  402be0:	add	x2, sp, #0x60
  402be4:	mov	x1, x26
  402be8:	mov	w0, w25
  402bec:	bl	4026d8 <__fxstatat@plt+0xb88>
  402bf0:	cbnz	w0, 402b58 <__fxstatat@plt+0x1008>
  402bf4:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  402bf8:	ldr	x21, [x0, #672]
  402bfc:	cbz	w20, 402b90 <__fxstatat@plt+0x1040>
  402c00:	mov	w2, #0x5                   	// #5
  402c04:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  402c08:	add	x1, x1, #0xc90
  402c0c:	mov	x0, #0x0                   	// #0
  402c10:	bl	401aa0 <dcgettext@plt>
  402c14:	mov	x20, x0
  402c18:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  402c1c:	ldr	x22, [x0, #768]
  402c20:	add	x0, sp, #0x60
  402c24:	bl	403b74 <__fxstatat@plt+0x2024>
  402c28:	mov	x5, x19
  402c2c:	mov	x4, x0
  402c30:	mov	x3, x22
  402c34:	mov	x2, x20
  402c38:	mov	w1, #0x1                   	// #1
  402c3c:	mov	x0, x21
  402c40:	bl	4019b0 <__fprintf_chk@plt>
  402c44:	bl	4061d8 <__fxstatat@plt+0x4688>
  402c48:	ands	w0, w0, #0xff
  402c4c:	cset	w0, eq  // eq = none
  402c50:	add	w0, w0, #0x2
  402c54:	b	402d2c <__fxstatat@plt+0x11dc>
  402c58:	mov	w20, #0x1                   	// #1
  402c5c:	cbnz	w23, 402bc4 <__fxstatat@plt+0x1074>
  402c60:	mov	w23, #0x1                   	// #1
  402c64:	mov	w3, #0x100                 	// #256
  402c68:	add	x2, sp, #0x60
  402c6c:	mov	x1, x26
  402c70:	mov	w0, w25
  402c74:	bl	4026d8 <__fxstatat@plt+0xb88>
  402c78:	cbnz	w0, 402a78 <__fxstatat@plt+0xf28>
  402c7c:	ldr	w0, [sp, #112]
  402c80:	and	w0, w0, #0xf000
  402c84:	cmp	w0, #0xa, lsl #12
  402c88:	b.eq	402ac0 <__fxstatat@plt+0xf70>  // b.none
  402c8c:	mov	w20, w23
  402c90:	cmp	w0, #0x4, lsl #12
  402c94:	b.ne	402bcc <__fxstatat@plt+0x107c>  // b.any
  402c98:	ldrb	w0, [x21, #9]
  402c9c:	cbnz	w0, 402bac <__fxstatat@plt+0x105c>
  402ca0:	ldrb	w0, [x21, #10]
  402ca4:	tst	w24, w0
  402ca8:	b.ne	402bb4 <__fxstatat@plt+0x1064>  // b.any
  402cac:	mov	w20, #0x15                  	// #21
  402cb0:	b	402a80 <__fxstatat@plt+0xf30>
  402cb4:	ldr	w28, [x28]
  402cb8:	mov	x0, x24
  402cbc:	bl	401900 <closedir@plt>
  402cc0:	cmp	w28, #0x0
  402cc4:	cset	w24, eq  // eq = none
  402cc8:	mov	w0, #0x4                   	// #4
  402ccc:	mov	w1, #0x3                   	// #3
  402cd0:	csel	w0, w0, w1, eq  // eq = none
  402cd4:	str	w0, [x20]
  402cd8:	ldr	x1, [x19, #32]
  402cdc:	mov	w0, #0x3                   	// #3
  402ce0:	cbnz	x1, 402d2c <__fxstatat@plt+0x11dc>
  402ce4:	ldr	w1, [x21, #4]
  402ce8:	mov	w0, #0x2                   	// #2
  402cec:	cmp	w1, #0x5
  402cf0:	b.eq	402d2c <__fxstatat@plt+0x11dc>  // b.none
  402cf4:	ldrb	w0, [x21]
  402cf8:	cbnz	w0, 402d1c <__fxstatat@plt+0x11cc>
  402cfc:	cmp	w1, #0x3
  402d00:	b.eq	402d10 <__fxstatat@plt+0x11c0>  // b.none
  402d04:	ldrb	w1, [x21, #25]
  402d08:	mov	w0, #0x2                   	// #2
  402d0c:	cbz	w1, 402d2c <__fxstatat@plt+0x11dc>
  402d10:	bl	405e30 <__fxstatat@plt+0x42e0>
  402d14:	and	w0, w0, #0xff
  402d18:	cbz	w0, 402a1c <__fxstatat@plt+0xecc>
  402d1c:	ldr	w0, [x21, #4]
  402d20:	cmp	w0, #0x3
  402d24:	b.eq	402bbc <__fxstatat@plt+0x106c>  // b.none
  402d28:	mov	w0, #0x2                   	// #2
  402d2c:	ldp	x19, x20, [sp, #16]
  402d30:	ldp	x21, x22, [sp, #32]
  402d34:	ldp	x23, x24, [sp, #48]
  402d38:	ldp	x25, x26, [sp, #64]
  402d3c:	ldp	x27, x28, [sp, #80]
  402d40:	ldp	x29, x30, [sp], #224
  402d44:	ret
  402d48:	mov	x0, #0xffffffffffffffff    	// #-1
  402d4c:	str	x0, [sp, #144]
  402d50:	mov	w23, #0x0                   	// #0
  402d54:	cbz	w24, 402cd8 <__fxstatat@plt+0x1188>
  402d58:	mov	w23, #0x4                   	// #4
  402d5c:	mov	w24, #0x0                   	// #0
  402d60:	b	402cd8 <__fxstatat@plt+0x1188>
  402d64:	stp	x29, x30, [sp, #-208]!
  402d68:	mov	x29, sp
  402d6c:	stp	x21, x22, [sp, #32]
  402d70:	mov	x22, x1
  402d74:	ldr	x1, [x0]
  402d78:	cbz	x1, 4033f8 <__fxstatat@plt+0x18a8>
  402d7c:	stp	x19, x20, [sp, #16]
  402d80:	stp	x23, x24, [sp, #48]
  402d84:	stp	x25, x26, [sp, #64]
  402d88:	ldrb	w1, [x22, #8]
  402d8c:	cmp	w1, #0x0
  402d90:	mov	x2, #0x0                   	// #0
  402d94:	mov	w3, #0x218                 	// #536
  402d98:	mov	w1, #0x258                 	// #600
  402d9c:	csel	w1, w3, w1, eq  // eq = none
  402da0:	bl	406150 <__fxstatat@plt+0x4600>
  402da4:	mov	x20, x0
  402da8:	mov	w21, #0x2                   	// #2
  402dac:	adrp	x23, 40a000 <__fxstatat@plt+0x84b0>
  402db0:	add	x23, x23, #0xd20
  402db4:	adrp	x24, 40a000 <__fxstatat@plt+0x84b0>
  402db8:	add	x24, x24, #0xdd0
  402dbc:	b	403204 <__fxstatat@plt+0x16b4>
  402dc0:	mov	w21, w25
  402dc4:	b	403204 <__fxstatat@plt+0x16b4>
  402dc8:	bl	401b10 <__errno_location@plt>
  402dcc:	mov	x19, x0
  402dd0:	ldr	w22, [x0]
  402dd4:	cbnz	w22, 402e00 <__fxstatat@plt+0x12b0>
  402dd8:	mov	x0, x20
  402ddc:	bl	407bc0 <__fxstatat@plt+0x6070>
  402de0:	cbnz	w0, 4033bc <__fxstatat@plt+0x186c>
  402de4:	ldp	x19, x20, [sp, #16]
  402de8:	ldp	x23, x24, [sp, #48]
  402dec:	ldp	x25, x26, [sp, #64]
  402df0:	mov	w0, w21
  402df4:	ldp	x21, x22, [sp, #32]
  402df8:	ldp	x29, x30, [sp], #208
  402dfc:	ret
  402e00:	mov	w2, #0x5                   	// #5
  402e04:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  402e08:	add	x1, x1, #0xcd0
  402e0c:	mov	x0, #0x0                   	// #0
  402e10:	bl	401aa0 <dcgettext@plt>
  402e14:	mov	x2, x0
  402e18:	mov	w1, w22
  402e1c:	mov	w0, #0x0                   	// #0
  402e20:	bl	401790 <error@plt>
  402e24:	mov	w21, #0x4                   	// #4
  402e28:	b	402dd8 <__fxstatat@plt+0x1288>
  402e2c:	ldrb	w0, [x22, #9]
  402e30:	cbnz	w0, 403488 <__fxstatat@plt+0x1938>
  402e34:	ldrb	w0, [x22, #10]
  402e38:	cbz	w0, 402ed0 <__fxstatat@plt+0x1380>
  402e3c:	mov	w2, #0xc900                	// #51456
  402e40:	ldr	x1, [x19, #48]
  402e44:	ldr	w0, [x20, #44]
  402e48:	bl	401af0 <openat@plt>
  402e4c:	mov	w25, w0
  402e50:	tbnz	w0, #31, 402e8c <__fxstatat@plt+0x133c>
  402e54:	bl	401940 <fdopendir@plt>
  402e58:	mov	x26, x0
  402e5c:	cbz	x0, 402ea4 <__fxstatat@plt+0x1354>
  402e60:	bl	401b10 <__errno_location@plt>
  402e64:	mov	x25, x0
  402e68:	str	wzr, [x0]
  402e6c:	mov	x0, x26
  402e70:	bl	4018e0 <readdir@plt>
  402e74:	cbz	x0, 403478 <__fxstatat@plt+0x1928>
  402e78:	ldrb	w1, [x0, #19]
  402e7c:	cmp	w1, #0x2e
  402e80:	b.eq	402eb0 <__fxstatat@plt+0x1360>  // b.none
  402e84:	mov	x0, x26
  402e88:	bl	401900 <closedir@plt>
  402e8c:	ldrb	w0, [x22, #10]
  402e90:	cmp	w0, #0x0
  402e94:	mov	w25, #0x27                  	// #39
  402e98:	mov	w0, #0x15                  	// #21
  402e9c:	csel	w25, w25, w0, ne  // ne = any
  402ea0:	b	402ed4 <__fxstatat@plt+0x1384>
  402ea4:	mov	w0, w25
  402ea8:	bl	401910 <close@plt>
  402eac:	b	402e8c <__fxstatat@plt+0x133c>
  402eb0:	ldrb	w1, [x0, #20]
  402eb4:	cmp	w1, #0x2e
  402eb8:	cinc	x0, x0, eq  // eq = none
  402ebc:	ldrb	w0, [x0, #20]
  402ec0:	cmp	w0, #0x2f
  402ec4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  402ec8:	b.eq	402e6c <__fxstatat@plt+0x131c>  // b.none
  402ecc:	b	402e84 <__fxstatat@plt+0x1334>
  402ed0:	mov	w25, #0x15                  	// #21
  402ed4:	mov	w2, #0x5                   	// #5
  402ed8:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  402edc:	add	x1, x1, #0xc28
  402ee0:	mov	x0, #0x0                   	// #0
  402ee4:	bl	401aa0 <dcgettext@plt>
  402ee8:	mov	x21, x0
  402eec:	ldr	x1, [x19, #56]
  402ef0:	mov	w0, #0x4                   	// #4
  402ef4:	bl	4055bc <__fxstatat@plt+0x3a6c>
  402ef8:	mov	x3, x0
  402efc:	mov	x2, x21
  402f00:	mov	w1, w25
  402f04:	mov	w0, #0x0                   	// #0
  402f08:	bl	401790 <error@plt>
  402f0c:	mov	x0, x19
  402f10:	bl	4026ac <__fxstatat@plt+0xb5c>
  402f14:	mov	x1, x19
  402f18:	mov	x0, x20
  402f1c:	bl	40290c <__fxstatat@plt+0xdbc>
  402f20:	b	403294 <__fxstatat@plt+0x1744>
  402f24:	ldrb	w1, [x0, #1]
  402f28:	cmp	w1, #0x2e
  402f2c:	cinc	x0, x0, eq  // eq = none
  402f30:	ldrb	w0, [x0, #1]
  402f34:	cmp	w0, #0x2f
  402f38:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  402f3c:	b.ne	4034a8 <__fxstatat@plt+0x1958>  // b.any
  402f40:	mov	w2, #0x5                   	// #5
  402f44:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  402f48:	add	x1, x1, #0xce0
  402f4c:	mov	x0, #0x0                   	// #0
  402f50:	bl	401aa0 <dcgettext@plt>
  402f54:	mov	x21, x0
  402f58:	adrp	x2, 40a000 <__fxstatat@plt+0x84b0>
  402f5c:	add	x2, x2, #0xd18
  402f60:	mov	w1, #0x4                   	// #4
  402f64:	mov	w0, #0x0                   	// #0
  402f68:	bl	405530 <__fxstatat@plt+0x39e0>
  402f6c:	mov	x25, x0
  402f70:	mov	x2, x23
  402f74:	mov	w1, #0x4                   	// #4
  402f78:	mov	w0, #0x1                   	// #1
  402f7c:	bl	405530 <__fxstatat@plt+0x39e0>
  402f80:	mov	x26, x0
  402f84:	ldr	x2, [x19, #56]
  402f88:	mov	w1, #0x4                   	// #4
  402f8c:	mov	w0, #0x2                   	// #2
  402f90:	bl	405530 <__fxstatat@plt+0x39e0>
  402f94:	mov	x5, x0
  402f98:	mov	x4, x26
  402f9c:	mov	x3, x25
  402fa0:	mov	x2, x21
  402fa4:	mov	w1, #0x0                   	// #0
  402fa8:	mov	w0, #0x0                   	// #0
  402fac:	bl	401790 <error@plt>
  402fb0:	mov	x1, x19
  402fb4:	mov	x0, x20
  402fb8:	bl	40290c <__fxstatat@plt+0xdbc>
  402fbc:	b	403294 <__fxstatat@plt+0x1744>
  402fc0:	ldr	x1, [x19, #120]
  402fc4:	ldr	x0, [x0, #8]
  402fc8:	cmp	x1, x0
  402fcc:	b.ne	4034c0 <__fxstatat@plt+0x1970>  // b.any
  402fd0:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  402fd4:	add	x1, x1, #0x830
  402fd8:	ldr	x0, [x19, #56]
  402fdc:	bl	4019c0 <strcmp@plt>
  402fe0:	cbnz	w0, 403050 <__fxstatat@plt+0x1500>
  402fe4:	mov	w2, #0x5                   	// #5
  402fe8:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  402fec:	add	x1, x1, #0xd28
  402ff0:	mov	x0, #0x0                   	// #0
  402ff4:	bl	401aa0 <dcgettext@plt>
  402ff8:	mov	x21, x0
  402ffc:	ldr	x1, [x19, #56]
  403000:	mov	w0, #0x4                   	// #4
  403004:	bl	4055bc <__fxstatat@plt+0x3a6c>
  403008:	mov	x3, x0
  40300c:	mov	x2, x21
  403010:	mov	w1, #0x0                   	// #0
  403014:	mov	w0, #0x0                   	// #0
  403018:	bl	401790 <error@plt>
  40301c:	mov	w2, #0x5                   	// #5
  403020:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  403024:	add	x1, x1, #0xd98
  403028:	mov	x0, #0x0                   	// #0
  40302c:	bl	401aa0 <dcgettext@plt>
  403030:	mov	x2, x0
  403034:	mov	w1, #0x0                   	// #0
  403038:	mov	w0, #0x0                   	// #0
  40303c:	bl	401790 <error@plt>
  403040:	mov	x1, x19
  403044:	mov	x0, x20
  403048:	bl	40290c <__fxstatat@plt+0xdbc>
  40304c:	b	403294 <__fxstatat@plt+0x1744>
  403050:	mov	w2, #0x5                   	// #5
  403054:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  403058:	add	x1, x1, #0xd58
  40305c:	mov	x0, #0x0                   	// #0
  403060:	bl	401aa0 <dcgettext@plt>
  403064:	mov	x21, x0
  403068:	ldr	x2, [x19, #56]
  40306c:	mov	w1, #0x4                   	// #4
  403070:	mov	w0, #0x0                   	// #0
  403074:	bl	405530 <__fxstatat@plt+0x39e0>
  403078:	mov	x25, x0
  40307c:	adrp	x2, 40a000 <__fxstatat@plt+0x84b0>
  403080:	add	x2, x2, #0x830
  403084:	mov	w1, #0x4                   	// #4
  403088:	mov	w0, #0x1                   	// #1
  40308c:	bl	405530 <__fxstatat@plt+0x39e0>
  403090:	mov	x4, x0
  403094:	mov	x3, x25
  403098:	mov	x2, x21
  40309c:	mov	w1, #0x0                   	// #0
  4030a0:	mov	w0, #0x0                   	// #0
  4030a4:	bl	401790 <error@plt>
  4030a8:	b	40301c <__fxstatat@plt+0x14cc>
  4030ac:	mov	x2, #0x0                   	// #0
  4030b0:	mov	x1, x23
  4030b4:	mov	x0, x25
  4030b8:	bl	403c9c <__fxstatat@plt+0x214c>
  4030bc:	mov	x25, x0
  4030c0:	cbz	x0, 4030d8 <__fxstatat@plt+0x1588>
  4030c4:	add	x2, sp, #0x50
  4030c8:	mov	x1, x0
  4030cc:	mov	w0, #0x0                   	// #0
  4030d0:	bl	401a70 <__lxstat@plt>
  4030d4:	cbz	w0, 403400 <__fxstatat@plt+0x18b0>
  4030d8:	mov	w2, #0x5                   	// #5
  4030dc:	mov	x1, x24
  4030e0:	mov	x0, #0x0                   	// #0
  4030e4:	bl	401aa0 <dcgettext@plt>
  4030e8:	mov	x21, x0
  4030ec:	mov	x2, x25
  4030f0:	mov	w1, #0x4                   	// #4
  4030f4:	mov	w0, #0x0                   	// #0
  4030f8:	bl	405530 <__fxstatat@plt+0x39e0>
  4030fc:	mov	x26, x0
  403100:	ldr	x2, [x19, #48]
  403104:	mov	w1, #0x4                   	// #4
  403108:	mov	w0, #0x1                   	// #1
  40310c:	bl	405530 <__fxstatat@plt+0x39e0>
  403110:	mov	x4, x0
  403114:	mov	x3, x26
  403118:	mov	x2, x21
  40311c:	mov	w1, #0x0                   	// #0
  403120:	mov	w0, #0x0                   	// #0
  403124:	bl	401790 <error@plt>
  403128:	mov	x0, x25
  40312c:	bl	4019f0 <free@plt>
  403130:	mov	x1, x19
  403134:	mov	x0, x20
  403138:	bl	40290c <__fxstatat@plt+0xdbc>
  40313c:	b	403294 <__fxstatat@plt+0x1744>
  403140:	ldr	w0, [sp, #80]
  403144:	cmp	w0, #0x4
  403148:	b.ne	4031e0 <__fxstatat@plt+0x1690>  // b.any
  40314c:	mov	w3, #0x1                   	// #1
  403150:	mov	x2, x22
  403154:	mov	x1, x19
  403158:	mov	x0, x20
  40315c:	bl	402750 <__fxstatat@plt+0xc00>
  403160:	mov	w25, w0
  403164:	mov	x1, x19
  403168:	mov	x0, x20
  40316c:	bl	40290c <__fxstatat@plt+0xdbc>
  403170:	cmp	w25, #0x2
  403174:	b.eq	4031e0 <__fxstatat@plt+0x1690>  // b.none
  403178:	b	4034f0 <__fxstatat@plt+0x19a0>
  40317c:	cmp	w3, #0x6
  403180:	b.ne	4031a8 <__fxstatat@plt+0x1658>  // b.any
  403184:	ldrb	w0, [x22, #8]
  403188:	cbz	w0, 4031a8 <__fxstatat@plt+0x1658>
  40318c:	ldr	x0, [x19, #88]
  403190:	cmp	x0, #0x0
  403194:	b.le	4031a8 <__fxstatat@plt+0x1658>
  403198:	ldr	x1, [x19, #120]
  40319c:	ldr	x0, [x20, #24]
  4031a0:	cmp	x1, x0
  4031a4:	b.ne	40329c <__fxstatat@plt+0x174c>  // b.any
  4031a8:	and	w3, w3, #0xfffffffd
  4031ac:	and	w3, w3, #0xffff
  4031b0:	cmp	w3, #0x4
  4031b4:	cset	w26, eq  // eq = none
  4031b8:	mov	x5, #0x0                   	// #0
  4031bc:	mov	w4, #0x3                   	// #3
  4031c0:	mov	x3, x22
  4031c4:	mov	w2, w26
  4031c8:	mov	x1, x19
  4031cc:	mov	x0, x20
  4031d0:	bl	402938 <__fxstatat@plt+0xde8>
  4031d4:	mov	w25, w0
  4031d8:	cmp	w0, #0x2
  4031dc:	b.eq	4032e0 <__fxstatat@plt+0x1790>  // b.none
  4031e0:	sub	w0, w25, #0x2
  4031e4:	cmp	w0, #0x2
  4031e8:	b.hi	40339c <__fxstatat@plt+0x184c>  // b.pmore
  4031ec:	cmp	w25, #0x4
  4031f0:	b.eq	402dc0 <__fxstatat@plt+0x1270>  // b.none
  4031f4:	cmp	w25, #0x3
  4031f8:	ccmp	w21, #0x2, #0x0, eq  // eq = none
  4031fc:	mov	w0, #0x3                   	// #3
  403200:	csel	w21, w21, w0, ne  // ne = any
  403204:	mov	x0, x20
  403208:	bl	407d00 <__fxstatat@plt+0x61b0>
  40320c:	mov	x19, x0
  403210:	cbz	x0, 402dc8 <__fxstatat@plt+0x1278>
  403214:	ldrh	w3, [x0, #108]
  403218:	cmp	w3, #0x1
  40321c:	b.eq	402e2c <__fxstatat@plt+0x12dc>  // b.none
  403220:	sub	w0, w3, #0x2
  403224:	and	w0, w0, #0xffff
  403228:	cmp	w0, #0xb
  40322c:	b.hi	40334c <__fxstatat@plt+0x17fc>  // b.pmore
  403230:	mov	x2, #0x1                   	// #1
  403234:	lsl	x2, x2, x3
  403238:	mov	x0, #0x3d58                	// #15704
  40323c:	tst	x2, x0
  403240:	b.ne	40317c <__fxstatat@plt+0x162c>  // b.any
  403244:	tbnz	w2, #7, 4032fc <__fxstatat@plt+0x17ac>
  403248:	tbz	w2, #2, 40334c <__fxstatat@plt+0x17fc>
  40324c:	mov	w2, #0x5                   	// #5
  403250:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  403254:	add	x1, x1, #0xe48
  403258:	mov	x0, #0x0                   	// #0
  40325c:	bl	401aa0 <dcgettext@plt>
  403260:	mov	x21, x0
  403264:	ldr	x2, [x19, #56]
  403268:	mov	w1, #0x3                   	// #3
  40326c:	mov	w0, #0x0                   	// #0
  403270:	bl	4056bc <__fxstatat@plt+0x3b6c>
  403274:	mov	x3, x0
  403278:	mov	x2, x21
  40327c:	mov	w1, #0x0                   	// #0
  403280:	mov	w0, #0x0                   	// #0
  403284:	bl	401790 <error@plt>
  403288:	mov	x1, x19
  40328c:	mov	x0, x20
  403290:	bl	40290c <__fxstatat@plt+0xdbc>
  403294:	mov	w21, #0x4                   	// #4
  403298:	b	403204 <__fxstatat@plt+0x16b4>
  40329c:	mov	x0, x19
  4032a0:	bl	4026ac <__fxstatat@plt+0xb5c>
  4032a4:	mov	w2, #0x5                   	// #5
  4032a8:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  4032ac:	add	x1, x1, #0xdf0
  4032b0:	mov	x0, #0x0                   	// #0
  4032b4:	bl	401aa0 <dcgettext@plt>
  4032b8:	mov	x21, x0
  4032bc:	ldr	x1, [x19, #56]
  4032c0:	mov	w0, #0x4                   	// #4
  4032c4:	bl	4055bc <__fxstatat@plt+0x3a6c>
  4032c8:	mov	x3, x0
  4032cc:	mov	x2, x21
  4032d0:	mov	w1, #0x0                   	// #0
  4032d4:	mov	w0, #0x0                   	// #0
  4032d8:	bl	401790 <error@plt>
  4032dc:	b	403294 <__fxstatat@plt+0x1744>
  4032e0:	mov	w3, w26
  4032e4:	mov	x2, x22
  4032e8:	mov	x1, x19
  4032ec:	mov	x0, x20
  4032f0:	bl	402750 <__fxstatat@plt+0xc00>
  4032f4:	mov	w25, w0
  4032f8:	b	4031e0 <__fxstatat@plt+0x1690>
  4032fc:	ldr	w25, [x19, #64]
  403300:	mov	w2, #0x5                   	// #5
  403304:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  403308:	add	x1, x1, #0xf08
  40330c:	mov	x0, #0x0                   	// #0
  403310:	bl	401aa0 <dcgettext@plt>
  403314:	mov	x21, x0
  403318:	ldr	x2, [x19, #56]
  40331c:	mov	w1, #0x3                   	// #3
  403320:	mov	w0, #0x0                   	// #0
  403324:	bl	4056bc <__fxstatat@plt+0x3b6c>
  403328:	mov	x3, x0
  40332c:	mov	x2, x21
  403330:	mov	w1, w25
  403334:	mov	w0, #0x0                   	// #0
  403338:	bl	401790 <error@plt>
  40333c:	mov	x1, x19
  403340:	mov	x0, x20
  403344:	bl	40290c <__fxstatat@plt+0xdbc>
  403348:	b	403294 <__fxstatat@plt+0x1744>
  40334c:	mov	w2, #0x5                   	// #5
  403350:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  403354:	add	x1, x1, #0xf20
  403358:	mov	x0, #0x0                   	// #0
  40335c:	bl	401aa0 <dcgettext@plt>
  403360:	mov	x20, x0
  403364:	ldrh	w21, [x19, #108]
  403368:	ldr	x2, [x19, #56]
  40336c:	mov	w1, #0x3                   	// #3
  403370:	mov	w0, #0x0                   	// #0
  403374:	bl	4056bc <__fxstatat@plt+0x3b6c>
  403378:	adrp	x5, 40a000 <__fxstatat@plt+0x84b0>
  40337c:	add	x5, x5, #0xf58
  403380:	mov	x4, x0
  403384:	mov	w3, w21
  403388:	mov	x2, x20
  40338c:	mov	w1, #0x0                   	// #0
  403390:	mov	w0, #0x0                   	// #0
  403394:	bl	401790 <error@plt>
  403398:	bl	401950 <abort@plt>
  40339c:	adrp	x3, 40a000 <__fxstatat@plt+0x84b0>
  4033a0:	add	x3, x3, #0xfb0
  4033a4:	mov	w2, #0x261                 	// #609
  4033a8:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  4033ac:	add	x1, x1, #0xf70
  4033b0:	adrp	x0, 40a000 <__fxstatat@plt+0x84b0>
  4033b4:	add	x0, x0, #0xf80
  4033b8:	bl	401b00 <__assert_fail@plt>
  4033bc:	ldr	w19, [x19]
  4033c0:	mov	w2, #0x5                   	// #5
  4033c4:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  4033c8:	add	x1, x1, #0xf98
  4033cc:	mov	x0, #0x0                   	// #0
  4033d0:	bl	401aa0 <dcgettext@plt>
  4033d4:	mov	x2, x0
  4033d8:	mov	w1, w19
  4033dc:	mov	w0, #0x0                   	// #0
  4033e0:	bl	401790 <error@plt>
  4033e4:	mov	w21, #0x4                   	// #4
  4033e8:	ldp	x19, x20, [sp, #16]
  4033ec:	ldp	x23, x24, [sp, #48]
  4033f0:	ldp	x25, x26, [sp, #64]
  4033f4:	b	402df0 <__fxstatat@plt+0x12a0>
  4033f8:	mov	w21, #0x2                   	// #2
  4033fc:	b	402df0 <__fxstatat@plt+0x12a0>
  403400:	mov	x0, x25
  403404:	bl	4019f0 <free@plt>
  403408:	ldr	x1, [x20, #24]
  40340c:	ldr	x0, [sp, #80]
  403410:	cmp	x1, x0
  403414:	b.eq	4034c8 <__fxstatat@plt+0x1978>  // b.none
  403418:	mov	w2, #0x5                   	// #5
  40341c:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  403420:	add	x1, x1, #0xdf0
  403424:	mov	x0, #0x0                   	// #0
  403428:	bl	401aa0 <dcgettext@plt>
  40342c:	mov	x21, x0
  403430:	ldr	x1, [x19, #56]
  403434:	mov	w0, #0x4                   	// #4
  403438:	bl	4055bc <__fxstatat@plt+0x3a6c>
  40343c:	mov	x3, x0
  403440:	mov	x2, x21
  403444:	mov	w1, #0x0                   	// #0
  403448:	mov	w0, #0x0                   	// #0
  40344c:	bl	401790 <error@plt>
  403450:	mov	w2, #0x5                   	// #5
  403454:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  403458:	add	x1, x1, #0xe20
  40345c:	mov	x0, #0x0                   	// #0
  403460:	bl	401aa0 <dcgettext@plt>
  403464:	mov	x2, x0
  403468:	mov	w1, #0x0                   	// #0
  40346c:	mov	w0, #0x0                   	// #0
  403470:	bl	401790 <error@plt>
  403474:	b	403130 <__fxstatat@plt+0x15e0>
  403478:	ldr	w25, [x25]
  40347c:	mov	x0, x26
  403480:	bl	401900 <closedir@plt>
  403484:	cbnz	w25, 402e8c <__fxstatat@plt+0x133c>
  403488:	ldr	x0, [x19, #88]
  40348c:	cbnz	x0, 4034c8 <__fxstatat@plt+0x1978>
  403490:	ldr	x25, [x19, #48]
  403494:	mov	x0, x25
  403498:	bl	403ad8 <__fxstatat@plt+0x1f88>
  40349c:	ldrb	w1, [x0]
  4034a0:	cmp	w1, #0x2e
  4034a4:	b.eq	402f24 <__fxstatat@plt+0x13d4>  // b.none
  4034a8:	ldr	x0, [x22, #16]
  4034ac:	cbz	x0, 4034c0 <__fxstatat@plt+0x1970>
  4034b0:	ldr	x2, [x19, #128]
  4034b4:	ldr	x1, [x0]
  4034b8:	cmp	x2, x1
  4034bc:	b.eq	402fc0 <__fxstatat@plt+0x1470>  // b.none
  4034c0:	ldrb	w0, [x22, #24]
  4034c4:	cbnz	w0, 4030ac <__fxstatat@plt+0x155c>
  4034c8:	add	x5, sp, #0x50
  4034cc:	mov	w4, #0x2                   	// #2
  4034d0:	mov	x3, x22
  4034d4:	mov	w2, #0x1                   	// #1
  4034d8:	mov	x1, x19
  4034dc:	mov	x0, x20
  4034e0:	bl	402938 <__fxstatat@plt+0xde8>
  4034e4:	mov	w25, w0
  4034e8:	cmp	w0, #0x2
  4034ec:	b.eq	403140 <__fxstatat@plt+0x15f0>  // b.none
  4034f0:	mov	x0, x19
  4034f4:	bl	4026ac <__fxstatat@plt+0xb5c>
  4034f8:	mov	x1, x19
  4034fc:	mov	x0, x20
  403500:	bl	40290c <__fxstatat@plt+0xdbc>
  403504:	b	4031e0 <__fxstatat@plt+0x1690>
  403508:	stp	x29, x30, [sp, #-16]!
  40350c:	mov	x29, sp
  403510:	mov	w0, #0x1                   	// #1
  403514:	bl	401cb0 <__fxstatat@plt+0x160>
  403518:	ldp	x29, x30, [sp], #16
  40351c:	ret
  403520:	stp	x29, x30, [sp, #-96]!
  403524:	mov	x29, sp
  403528:	stp	x19, x20, [sp, #16]
  40352c:	stp	x23, x24, [sp, #48]
  403530:	stp	x25, x26, [sp, #64]
  403534:	stp	x27, x28, [sp, #80]
  403538:	mov	x25, x0
  40353c:	mov	x24, x1
  403540:	mov	x27, x2
  403544:	mov	x23, x3
  403548:	bl	401770 <strlen@plt>
  40354c:	ldr	x19, [x24]
  403550:	cbz	x19, 403610 <__fxstatat@plt+0x1ac0>
  403554:	stp	x21, x22, [sp, #32]
  403558:	mov	x22, x0
  40355c:	mov	x21, x27
  403560:	mov	w28, #0x0                   	// #0
  403564:	mov	x26, #0xffffffffffffffff    	// #-1
  403568:	mov	x20, #0x0                   	// #0
  40356c:	b	403590 <__fxstatat@plt+0x1a40>
  403570:	mov	x26, x20
  403574:	ldp	x21, x22, [sp, #32]
  403578:	b	4035f4 <__fxstatat@plt+0x1aa4>
  40357c:	mov	x26, x20
  403580:	add	x20, x20, #0x1
  403584:	ldr	x19, [x24, x20, lsl #3]
  403588:	add	x21, x21, x23
  40358c:	cbz	x19, 4035e4 <__fxstatat@plt+0x1a94>
  403590:	mov	x2, x22
  403594:	mov	x1, x25
  403598:	mov	x0, x19
  40359c:	bl	401870 <strncmp@plt>
  4035a0:	cbnz	w0, 403580 <__fxstatat@plt+0x1a30>
  4035a4:	mov	x0, x19
  4035a8:	bl	401770 <strlen@plt>
  4035ac:	cmp	x0, x22
  4035b0:	b.eq	403570 <__fxstatat@plt+0x1a20>  // b.none
  4035b4:	cmn	x26, #0x1
  4035b8:	b.eq	40357c <__fxstatat@plt+0x1a2c>  // b.none
  4035bc:	cbz	x27, 4035dc <__fxstatat@plt+0x1a8c>
  4035c0:	mov	x2, x23
  4035c4:	mov	x1, x21
  4035c8:	madd	x0, x26, x23, x27
  4035cc:	bl	401980 <memcmp@plt>
  4035d0:	cmp	w0, #0x0
  4035d4:	csinc	w28, w28, wzr, eq  // eq = none
  4035d8:	b	403580 <__fxstatat@plt+0x1a30>
  4035dc:	mov	w28, #0x1                   	// #1
  4035e0:	b	403580 <__fxstatat@plt+0x1a30>
  4035e4:	cmp	w28, #0x0
  4035e8:	mov	x0, #0xfffffffffffffffe    	// #-2
  4035ec:	csel	x26, x26, x0, eq  // eq = none
  4035f0:	ldp	x21, x22, [sp, #32]
  4035f4:	mov	x0, x26
  4035f8:	ldp	x19, x20, [sp, #16]
  4035fc:	ldp	x23, x24, [sp, #48]
  403600:	ldp	x25, x26, [sp, #64]
  403604:	ldp	x27, x28, [sp, #80]
  403608:	ldp	x29, x30, [sp], #96
  40360c:	ret
  403610:	mov	x26, #0xffffffffffffffff    	// #-1
  403614:	b	4035f4 <__fxstatat@plt+0x1aa4>
  403618:	stp	x29, x30, [sp, #-48]!
  40361c:	mov	x29, sp
  403620:	stp	x19, x20, [sp, #16]
  403624:	str	x21, [sp, #32]
  403628:	mov	x21, x0
  40362c:	mov	x20, x1
  403630:	cmn	x2, #0x1
  403634:	b.eq	403698 <__fxstatat@plt+0x1b48>  // b.none
  403638:	mov	w2, #0x5                   	// #5
  40363c:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  403640:	add	x1, x1, #0xfe0
  403644:	mov	x0, #0x0                   	// #0
  403648:	bl	401aa0 <dcgettext@plt>
  40364c:	mov	x19, x0
  403650:	mov	x2, x20
  403654:	mov	w1, #0x8                   	// #8
  403658:	mov	w0, #0x0                   	// #0
  40365c:	bl	405530 <__fxstatat@plt+0x39e0>
  403660:	mov	x20, x0
  403664:	mov	x1, x21
  403668:	mov	w0, #0x1                   	// #1
  40366c:	bl	405844 <__fxstatat@plt+0x3cf4>
  403670:	mov	x4, x0
  403674:	mov	x3, x20
  403678:	mov	x2, x19
  40367c:	mov	w1, #0x0                   	// #0
  403680:	mov	w0, #0x0                   	// #0
  403684:	bl	401790 <error@plt>
  403688:	ldp	x19, x20, [sp, #16]
  40368c:	ldr	x21, [sp, #32]
  403690:	ldp	x29, x30, [sp], #48
  403694:	ret
  403698:	mov	w2, #0x5                   	// #5
  40369c:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  4036a0:	add	x1, x1, #0xfc0
  4036a4:	mov	x0, #0x0                   	// #0
  4036a8:	bl	401aa0 <dcgettext@plt>
  4036ac:	mov	x19, x0
  4036b0:	b	403650 <__fxstatat@plt+0x1b00>
  4036b4:	stp	x29, x30, [sp, #-96]!
  4036b8:	mov	x29, sp
  4036bc:	stp	x19, x20, [sp, #16]
  4036c0:	stp	x21, x22, [sp, #32]
  4036c4:	stp	x23, x24, [sp, #48]
  4036c8:	mov	x24, x0
  4036cc:	mov	x20, x1
  4036d0:	mov	x22, x2
  4036d4:	mov	w2, #0x5                   	// #5
  4036d8:	adrp	x1, 40b000 <__fxstatat@plt+0x94b0>
  4036dc:	add	x1, x1, #0x0
  4036e0:	mov	x0, #0x0                   	// #0
  4036e4:	bl	401aa0 <dcgettext@plt>
  4036e8:	adrp	x1, 41e000 <__fxstatat@plt+0x1c4b0>
  4036ec:	ldr	x1, [x1, #672]
  4036f0:	bl	401ab0 <fputs_unlocked@plt>
  4036f4:	ldr	x21, [x24]
  4036f8:	cbz	x21, 40379c <__fxstatat@plt+0x1c4c>
  4036fc:	stp	x25, x26, [sp, #64]
  403700:	stp	x27, x28, [sp, #80]
  403704:	mov	x23, #0x0                   	// #0
  403708:	mov	x19, #0x0                   	// #0
  40370c:	adrp	x25, 41e000 <__fxstatat@plt+0x1c4b0>
  403710:	adrp	x26, 40b000 <__fxstatat@plt+0x94b0>
  403714:	add	x26, x26, #0x18
  403718:	adrp	x27, 40b000 <__fxstatat@plt+0x94b0>
  40371c:	add	x27, x27, #0x20
  403720:	b	403758 <__fxstatat@plt+0x1c08>
  403724:	ldr	x23, [x25, #672]
  403728:	mov	x0, x21
  40372c:	bl	40585c <__fxstatat@plt+0x3d0c>
  403730:	mov	x3, x0
  403734:	mov	x2, x26
  403738:	mov	w1, #0x1                   	// #1
  40373c:	mov	x0, x23
  403740:	bl	4019b0 <__fprintf_chk@plt>
  403744:	mov	x23, x20
  403748:	add	x19, x19, #0x1
  40374c:	ldr	x21, [x24, x19, lsl #3]
  403750:	add	x20, x20, x22
  403754:	cbz	x21, 403794 <__fxstatat@plt+0x1c44>
  403758:	cbz	x19, 403724 <__fxstatat@plt+0x1bd4>
  40375c:	mov	x2, x22
  403760:	mov	x1, x20
  403764:	mov	x0, x23
  403768:	bl	401980 <memcmp@plt>
  40376c:	cbnz	w0, 403724 <__fxstatat@plt+0x1bd4>
  403770:	ldr	x28, [x25, #672]
  403774:	mov	x0, x21
  403778:	bl	40585c <__fxstatat@plt+0x3d0c>
  40377c:	mov	x3, x0
  403780:	mov	x2, x27
  403784:	mov	w1, #0x1                   	// #1
  403788:	mov	x0, x28
  40378c:	bl	4019b0 <__fprintf_chk@plt>
  403790:	b	403748 <__fxstatat@plt+0x1bf8>
  403794:	ldp	x25, x26, [sp, #64]
  403798:	ldp	x27, x28, [sp, #80]
  40379c:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  4037a0:	ldr	x0, [x0, #672]
  4037a4:	ldr	x1, [x0, #40]
  4037a8:	ldr	x2, [x0, #48]
  4037ac:	cmp	x1, x2
  4037b0:	b.cs	4037d8 <__fxstatat@plt+0x1c88>  // b.hs, b.nlast
  4037b4:	add	x2, x1, #0x1
  4037b8:	str	x2, [x0, #40]
  4037bc:	mov	w0, #0xa                   	// #10
  4037c0:	strb	w0, [x1]
  4037c4:	ldp	x19, x20, [sp, #16]
  4037c8:	ldp	x21, x22, [sp, #32]
  4037cc:	ldp	x23, x24, [sp, #48]
  4037d0:	ldp	x29, x30, [sp], #96
  4037d4:	ret
  4037d8:	mov	w1, #0xa                   	// #10
  4037dc:	bl	401970 <__overflow@plt>
  4037e0:	b	4037c4 <__fxstatat@plt+0x1c74>
  4037e4:	stp	x29, x30, [sp, #-64]!
  4037e8:	mov	x29, sp
  4037ec:	stp	x19, x20, [sp, #16]
  4037f0:	stp	x21, x22, [sp, #32]
  4037f4:	stp	x23, x24, [sp, #48]
  4037f8:	mov	x23, x0
  4037fc:	mov	x22, x1
  403800:	mov	x19, x2
  403804:	mov	x20, x3
  403808:	mov	x21, x4
  40380c:	mov	x24, x5
  403810:	mov	x3, x4
  403814:	mov	x2, x20
  403818:	mov	x1, x19
  40381c:	mov	x0, x22
  403820:	bl	403520 <__fxstatat@plt+0x19d0>
  403824:	tbnz	x0, #63, 40383c <__fxstatat@plt+0x1cec>
  403828:	ldp	x19, x20, [sp, #16]
  40382c:	ldp	x21, x22, [sp, #32]
  403830:	ldp	x23, x24, [sp, #48]
  403834:	ldp	x29, x30, [sp], #64
  403838:	ret
  40383c:	mov	x2, x0
  403840:	mov	x1, x22
  403844:	mov	x0, x23
  403848:	bl	403618 <__fxstatat@plt+0x1ac8>
  40384c:	mov	x2, x21
  403850:	mov	x1, x20
  403854:	mov	x0, x19
  403858:	bl	4036b4 <__fxstatat@plt+0x1b64>
  40385c:	blr	x24
  403860:	mov	x0, #0xffffffffffffffff    	// #-1
  403864:	b	403828 <__fxstatat@plt+0x1cd8>
  403868:	stp	x29, x30, [sp, #-64]!
  40386c:	mov	x29, sp
  403870:	stp	x21, x22, [sp, #32]
  403874:	ldr	x22, [x1]
  403878:	cbz	x22, 4038c8 <__fxstatat@plt+0x1d78>
  40387c:	stp	x19, x20, [sp, #16]
  403880:	str	x23, [sp, #48]
  403884:	mov	x23, x0
  403888:	mov	x21, x3
  40388c:	mov	x19, x2
  403890:	add	x20, x1, #0x8
  403894:	mov	x2, x21
  403898:	mov	x1, x19
  40389c:	mov	x0, x23
  4038a0:	bl	401980 <memcmp@plt>
  4038a4:	cbz	w0, 4038c0 <__fxstatat@plt+0x1d70>
  4038a8:	ldr	x22, [x20], #8
  4038ac:	add	x19, x19, x21
  4038b0:	cbnz	x22, 403894 <__fxstatat@plt+0x1d44>
  4038b4:	ldp	x19, x20, [sp, #16]
  4038b8:	ldr	x23, [sp, #48]
  4038bc:	b	4038c8 <__fxstatat@plt+0x1d78>
  4038c0:	ldp	x19, x20, [sp, #16]
  4038c4:	ldr	x23, [sp, #48]
  4038c8:	mov	x0, x22
  4038cc:	ldp	x21, x22, [sp, #32]
  4038d0:	ldp	x29, x30, [sp], #64
  4038d4:	ret
  4038d8:	adrp	x1, 41e000 <__fxstatat@plt+0x1c4b0>
  4038dc:	str	x0, [x1, #744]
  4038e0:	ret
  4038e4:	stp	x29, x30, [sp, #-48]!
  4038e8:	mov	x29, sp
  4038ec:	stp	x19, x20, [sp, #16]
  4038f0:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  4038f4:	ldr	x19, [x0, #704]
  4038f8:	mov	x0, x19
  4038fc:	bl	4062ac <__fxstatat@plt+0x475c>
  403900:	cbnz	x0, 403978 <__fxstatat@plt+0x1e28>
  403904:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  403908:	ldr	x0, [x0, #704]
  40390c:	bl	408610 <__fxstatat@plt+0x6ac0>
  403910:	cbz	w0, 4039ac <__fxstatat@plt+0x1e5c>
  403914:	str	x21, [sp, #32]
  403918:	mov	w2, #0x5                   	// #5
  40391c:	adrp	x1, 40b000 <__fxstatat@plt+0x94b0>
  403920:	add	x1, x1, #0x28
  403924:	mov	x0, #0x0                   	// #0
  403928:	bl	401aa0 <dcgettext@plt>
  40392c:	mov	x19, x0
  403930:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  403934:	ldr	x20, [x0, #744]
  403938:	cbz	x20, 4039bc <__fxstatat@plt+0x1e6c>
  40393c:	bl	401b10 <__errno_location@plt>
  403940:	ldr	w21, [x0]
  403944:	mov	x0, x20
  403948:	bl	40568c <__fxstatat@plt+0x3b3c>
  40394c:	mov	x4, x19
  403950:	mov	x3, x0
  403954:	adrp	x2, 40b000 <__fxstatat@plt+0x94b0>
  403958:	add	x2, x2, #0x40
  40395c:	mov	w1, w21
  403960:	mov	w0, #0x0                   	// #0
  403964:	bl	401790 <error@plt>
  403968:	bl	4039f4 <__fxstatat@plt+0x1ea4>
  40396c:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  403970:	ldr	w0, [x0, #568]
  403974:	bl	401760 <_exit@plt>
  403978:	mov	w2, #0x1                   	// #1
  40397c:	mov	x1, #0x0                   	// #0
  403980:	mov	x0, x19
  403984:	bl	4062f0 <__fxstatat@plt+0x47a0>
  403988:	cbnz	w0, 403904 <__fxstatat@plt+0x1db4>
  40398c:	adrp	x20, 41e000 <__fxstatat@plt+0x1c4b0>
  403990:	ldr	x0, [x20, #704]
  403994:	bl	406254 <__fxstatat@plt+0x4704>
  403998:	mov	w19, w0
  40399c:	ldr	x0, [x20, #704]
  4039a0:	bl	408610 <__fxstatat@plt+0x6ac0>
  4039a4:	cbnz	w0, 403914 <__fxstatat@plt+0x1dc4>
  4039a8:	cbnz	w19, 403914 <__fxstatat@plt+0x1dc4>
  4039ac:	bl	4039f4 <__fxstatat@plt+0x1ea4>
  4039b0:	ldp	x19, x20, [sp, #16]
  4039b4:	ldp	x29, x30, [sp], #48
  4039b8:	ret
  4039bc:	bl	401b10 <__errno_location@plt>
  4039c0:	mov	x3, x19
  4039c4:	adrp	x2, 40a000 <__fxstatat@plt+0x84b0>
  4039c8:	add	x2, x2, #0xd10
  4039cc:	ldr	w1, [x0]
  4039d0:	mov	w0, #0x0                   	// #0
  4039d4:	bl	401790 <error@plt>
  4039d8:	b	403968 <__fxstatat@plt+0x1e18>
  4039dc:	adrp	x1, 41e000 <__fxstatat@plt+0x1c4b0>
  4039e0:	str	x0, [x1, #752]
  4039e4:	ret
  4039e8:	adrp	x1, 41e000 <__fxstatat@plt+0x1c4b0>
  4039ec:	strb	w0, [x1, #760]
  4039f0:	ret
  4039f4:	stp	x29, x30, [sp, #-48]!
  4039f8:	mov	x29, sp
  4039fc:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  403a00:	ldr	x0, [x0, #696]
  403a04:	bl	408610 <__fxstatat@plt+0x6ac0>
  403a08:	cbz	w0, 403a28 <__fxstatat@plt+0x1ed8>
  403a0c:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  403a10:	ldrb	w0, [x0, #760]
  403a14:	cbz	w0, 403a40 <__fxstatat@plt+0x1ef0>
  403a18:	bl	401b10 <__errno_location@plt>
  403a1c:	ldr	w0, [x0]
  403a20:	cmp	w0, #0x20
  403a24:	b.ne	403a40 <__fxstatat@plt+0x1ef0>  // b.any
  403a28:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  403a2c:	ldr	x0, [x0, #672]
  403a30:	bl	408610 <__fxstatat@plt+0x6ac0>
  403a34:	cbnz	w0, 403ac4 <__fxstatat@plt+0x1f74>
  403a38:	ldp	x29, x30, [sp], #48
  403a3c:	ret
  403a40:	stp	x19, x20, [sp, #16]
  403a44:	str	x21, [sp, #32]
  403a48:	mov	w2, #0x5                   	// #5
  403a4c:	adrp	x1, 40b000 <__fxstatat@plt+0x94b0>
  403a50:	add	x1, x1, #0x48
  403a54:	mov	x0, #0x0                   	// #0
  403a58:	bl	401aa0 <dcgettext@plt>
  403a5c:	mov	x19, x0
  403a60:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  403a64:	ldr	x20, [x0, #752]
  403a68:	cbz	x20, 403aa4 <__fxstatat@plt+0x1f54>
  403a6c:	bl	401b10 <__errno_location@plt>
  403a70:	ldr	w21, [x0]
  403a74:	mov	x0, x20
  403a78:	bl	40568c <__fxstatat@plt+0x3b3c>
  403a7c:	mov	x4, x19
  403a80:	mov	x3, x0
  403a84:	adrp	x2, 40b000 <__fxstatat@plt+0x94b0>
  403a88:	add	x2, x2, #0x40
  403a8c:	mov	w1, w21
  403a90:	mov	w0, #0x0                   	// #0
  403a94:	bl	401790 <error@plt>
  403a98:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  403a9c:	ldr	w0, [x0, #568]
  403aa0:	bl	401760 <_exit@plt>
  403aa4:	bl	401b10 <__errno_location@plt>
  403aa8:	mov	x3, x19
  403aac:	adrp	x2, 40a000 <__fxstatat@plt+0x84b0>
  403ab0:	add	x2, x2, #0xd10
  403ab4:	ldr	w1, [x0]
  403ab8:	mov	w0, #0x0                   	// #0
  403abc:	bl	401790 <error@plt>
  403ac0:	b	403a98 <__fxstatat@plt+0x1f48>
  403ac4:	stp	x19, x20, [sp, #16]
  403ac8:	str	x21, [sp, #32]
  403acc:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  403ad0:	ldr	w0, [x0, #568]
  403ad4:	bl	401760 <_exit@plt>
  403ad8:	ldrb	w1, [x0]
  403adc:	cmp	w1, #0x2f
  403ae0:	b.ne	403af0 <__fxstatat@plt+0x1fa0>  // b.any
  403ae4:	ldrb	w1, [x0, #1]!
  403ae8:	cmp	w1, #0x2f
  403aec:	b.eq	403ae4 <__fxstatat@plt+0x1f94>  // b.none
  403af0:	ldrb	w2, [x0]
  403af4:	cbz	w2, 403b30 <__fxstatat@plt+0x1fe0>
  403af8:	mov	x3, x0
  403afc:	mov	w1, #0x0                   	// #0
  403b00:	mov	w5, #0x1                   	// #1
  403b04:	mov	w4, #0x0                   	// #0
  403b08:	b	403b20 <__fxstatat@plt+0x1fd0>
  403b0c:	cmp	w1, #0x0
  403b10:	csel	x0, x0, x3, eq  // eq = none
  403b14:	csel	w1, w1, w4, eq  // eq = none
  403b18:	ldrb	w2, [x3, #1]!
  403b1c:	cbz	w2, 403b30 <__fxstatat@plt+0x1fe0>
  403b20:	cmp	w2, #0x2f
  403b24:	b.ne	403b0c <__fxstatat@plt+0x1fbc>  // b.any
  403b28:	mov	w1, w5
  403b2c:	b	403b18 <__fxstatat@plt+0x1fc8>
  403b30:	ret
  403b34:	stp	x29, x30, [sp, #-32]!
  403b38:	mov	x29, sp
  403b3c:	str	x19, [sp, #16]
  403b40:	mov	x19, x0
  403b44:	bl	401770 <strlen@plt>
  403b48:	cmp	x0, #0x1
  403b4c:	b.ls	403b60 <__fxstatat@plt+0x2010>  // b.plast
  403b50:	sub	x1, x0, #0x1
  403b54:	ldrb	w2, [x19, x1]
  403b58:	cmp	w2, #0x2f
  403b5c:	b.eq	403b6c <__fxstatat@plt+0x201c>  // b.none
  403b60:	ldr	x19, [sp, #16]
  403b64:	ldp	x29, x30, [sp], #32
  403b68:	ret
  403b6c:	mov	x0, x1
  403b70:	b	403b48 <__fxstatat@plt+0x1ff8>
  403b74:	stp	x29, x30, [sp, #-16]!
  403b78:	mov	x29, sp
  403b7c:	ldr	w1, [x0, #16]
  403b80:	and	w1, w1, #0xf000
  403b84:	cmp	w1, #0x8, lsl #12
  403b88:	b.eq	403bd8 <__fxstatat@plt+0x2088>  // b.none
  403b8c:	cmp	w1, #0x4, lsl #12
  403b90:	b.eq	403c0c <__fxstatat@plt+0x20bc>  // b.none
  403b94:	cmp	w1, #0xa, lsl #12
  403b98:	b.eq	403c24 <__fxstatat@plt+0x20d4>  // b.none
  403b9c:	cmp	w1, #0x6, lsl #12
  403ba0:	b.eq	403c3c <__fxstatat@plt+0x20ec>  // b.none
  403ba4:	cmp	w1, #0x2, lsl #12
  403ba8:	b.eq	403c54 <__fxstatat@plt+0x2104>  // b.none
  403bac:	cmp	w1, #0x1, lsl #12
  403bb0:	b.eq	403c6c <__fxstatat@plt+0x211c>  // b.none
  403bb4:	cmp	w1, #0xc, lsl #12
  403bb8:	b.eq	403c84 <__fxstatat@plt+0x2134>  // b.none
  403bbc:	mov	w2, #0x5                   	// #5
  403bc0:	adrp	x1, 40b000 <__fxstatat@plt+0x94b0>
  403bc4:	add	x1, x1, #0xe0
  403bc8:	mov	x0, #0x0                   	// #0
  403bcc:	bl	401aa0 <dcgettext@plt>
  403bd0:	ldp	x29, x30, [sp], #16
  403bd4:	ret
  403bd8:	ldr	x0, [x0, #48]
  403bdc:	cbnz	x0, 403bf4 <__fxstatat@plt+0x20a4>
  403be0:	mov	w2, #0x5                   	// #5
  403be4:	adrp	x1, 40b000 <__fxstatat@plt+0x94b0>
  403be8:	add	x1, x1, #0x58
  403bec:	bl	401aa0 <dcgettext@plt>
  403bf0:	b	403bd0 <__fxstatat@plt+0x2080>
  403bf4:	mov	w2, #0x5                   	// #5
  403bf8:	adrp	x1, 40b000 <__fxstatat@plt+0x94b0>
  403bfc:	add	x1, x1, #0x70
  403c00:	mov	x0, #0x0                   	// #0
  403c04:	bl	401aa0 <dcgettext@plt>
  403c08:	b	403bd0 <__fxstatat@plt+0x2080>
  403c0c:	mov	w2, #0x5                   	// #5
  403c10:	adrp	x1, 40b000 <__fxstatat@plt+0x94b0>
  403c14:	add	x1, x1, #0x80
  403c18:	mov	x0, #0x0                   	// #0
  403c1c:	bl	401aa0 <dcgettext@plt>
  403c20:	b	403bd0 <__fxstatat@plt+0x2080>
  403c24:	mov	w2, #0x5                   	// #5
  403c28:	adrp	x1, 40b000 <__fxstatat@plt+0x94b0>
  403c2c:	add	x1, x1, #0x90
  403c30:	mov	x0, #0x0                   	// #0
  403c34:	bl	401aa0 <dcgettext@plt>
  403c38:	b	403bd0 <__fxstatat@plt+0x2080>
  403c3c:	mov	w2, #0x5                   	// #5
  403c40:	adrp	x1, 40b000 <__fxstatat@plt+0x94b0>
  403c44:	add	x1, x1, #0xa0
  403c48:	mov	x0, #0x0                   	// #0
  403c4c:	bl	401aa0 <dcgettext@plt>
  403c50:	b	403bd0 <__fxstatat@plt+0x2080>
  403c54:	mov	w2, #0x5                   	// #5
  403c58:	adrp	x1, 40b000 <__fxstatat@plt+0x94b0>
  403c5c:	add	x1, x1, #0xb8
  403c60:	mov	x0, #0x0                   	// #0
  403c64:	bl	401aa0 <dcgettext@plt>
  403c68:	b	403bd0 <__fxstatat@plt+0x2080>
  403c6c:	mov	w2, #0x5                   	// #5
  403c70:	adrp	x1, 40b000 <__fxstatat@plt+0x94b0>
  403c74:	add	x1, x1, #0xd0
  403c78:	mov	x0, #0x0                   	// #0
  403c7c:	bl	401aa0 <dcgettext@plt>
  403c80:	b	403bd0 <__fxstatat@plt+0x2080>
  403c84:	mov	w2, #0x5                   	// #5
  403c88:	adrp	x1, 40b000 <__fxstatat@plt+0x94b0>
  403c8c:	add	x1, x1, #0xd8
  403c90:	mov	x0, #0x0                   	// #0
  403c94:	bl	401aa0 <dcgettext@plt>
  403c98:	b	403bd0 <__fxstatat@plt+0x2080>
  403c9c:	stp	x29, x30, [sp, #-16]!
  403ca0:	mov	x29, sp
  403ca4:	bl	403cb8 <__fxstatat@plt+0x2168>
  403ca8:	cbz	x0, 403cb4 <__fxstatat@plt+0x2164>
  403cac:	ldp	x29, x30, [sp], #16
  403cb0:	ret
  403cb4:	bl	40610c <__fxstatat@plt+0x45bc>
  403cb8:	stp	x29, x30, [sp, #-80]!
  403cbc:	mov	x29, sp
  403cc0:	stp	x19, x20, [sp, #16]
  403cc4:	stp	x21, x22, [sp, #32]
  403cc8:	stp	x23, x24, [sp, #48]
  403ccc:	stp	x25, x26, [sp, #64]
  403cd0:	mov	x23, x0
  403cd4:	mov	x21, x1
  403cd8:	mov	x22, x2
  403cdc:	bl	403ad8 <__fxstatat@plt+0x1f88>
  403ce0:	mov	x19, x0
  403ce4:	bl	403b34 <__fxstatat@plt+0x1fe4>
  403ce8:	mov	x20, x0
  403cec:	sub	x19, x19, x23
  403cf0:	add	x19, x19, x0
  403cf4:	mov	x0, x21
  403cf8:	bl	401770 <strlen@plt>
  403cfc:	mov	x24, x0
  403d00:	add	x0, x0, #0x1
  403d04:	cbz	x20, 403d30 <__fxstatat@plt+0x21e0>
  403d08:	add	x1, x23, x19
  403d0c:	ldurb	w1, [x1, #-1]
  403d10:	mov	w25, #0x0                   	// #0
  403d14:	cmp	w1, #0x2f
  403d18:	b.eq	403d40 <__fxstatat@plt+0x21f0>  // b.none
  403d1c:	ldrb	w1, [x21]
  403d20:	cmp	w1, #0x2f
  403d24:	mov	w25, #0x2f                  	// #47
  403d28:	csel	w25, w25, wzr, ne  // ne = any
  403d2c:	b	403d40 <__fxstatat@plt+0x21f0>
  403d30:	ldrb	w1, [x21]
  403d34:	cmp	w1, #0x2f
  403d38:	mov	w25, #0x2e                  	// #46
  403d3c:	csel	w25, w25, wzr, eq  // eq = none
  403d40:	cmp	w25, #0x0
  403d44:	cset	x26, ne  // ne = any
  403d48:	cinc	x1, x19, ne  // ne = any
  403d4c:	add	x0, x1, x0
  403d50:	bl	401850 <malloc@plt>
  403d54:	mov	x20, x0
  403d58:	cbz	x0, 403d88 <__fxstatat@plt+0x2238>
  403d5c:	mov	x2, x19
  403d60:	mov	x1, x23
  403d64:	bl	401a10 <mempcpy@plt>
  403d68:	strb	w25, [x0]
  403d6c:	add	x0, x0, x26
  403d70:	cbz	x22, 403d78 <__fxstatat@plt+0x2228>
  403d74:	str	x0, [x22]
  403d78:	mov	x2, x24
  403d7c:	mov	x1, x21
  403d80:	bl	401a10 <mempcpy@plt>
  403d84:	strb	wzr, [x0]
  403d88:	mov	x0, x20
  403d8c:	ldp	x19, x20, [sp, #16]
  403d90:	ldp	x21, x22, [sp, #32]
  403d94:	ldp	x23, x24, [sp, #48]
  403d98:	ldp	x25, x26, [sp, #64]
  403d9c:	ldp	x29, x30, [sp], #80
  403da0:	ret
  403da4:	stp	x29, x30, [sp, #-48]!
  403da8:	mov	x29, sp
  403dac:	cbz	x0, 403e24 <__fxstatat@plt+0x22d4>
  403db0:	stp	x19, x20, [sp, #16]
  403db4:	mov	x19, x0
  403db8:	mov	w1, #0x2f                  	// #47
  403dbc:	bl	401920 <strrchr@plt>
  403dc0:	mov	x20, x0
  403dc4:	cbz	x0, 403e58 <__fxstatat@plt+0x2308>
  403dc8:	str	x21, [sp, #32]
  403dcc:	add	x21, x0, #0x1
  403dd0:	sub	x0, x21, x19
  403dd4:	cmp	x0, #0x6
  403dd8:	b.le	403e4c <__fxstatat@plt+0x22fc>
  403ddc:	mov	x2, #0x7                   	// #7
  403de0:	adrp	x1, 40b000 <__fxstatat@plt+0x94b0>
  403de4:	add	x1, x1, #0x128
  403de8:	sub	x0, x20, #0x6
  403dec:	bl	401870 <strncmp@plt>
  403df0:	cbnz	w0, 403e54 <__fxstatat@plt+0x2304>
  403df4:	mov	x2, #0x3                   	// #3
  403df8:	adrp	x1, 40b000 <__fxstatat@plt+0x94b0>
  403dfc:	add	x1, x1, #0x130
  403e00:	mov	x0, x21
  403e04:	bl	401870 <strncmp@plt>
  403e08:	mov	x19, x21
  403e0c:	cbnz	w0, 403e74 <__fxstatat@plt+0x2324>
  403e10:	add	x19, x20, #0x4
  403e14:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  403e18:	str	x19, [x0, #712]
  403e1c:	ldr	x21, [sp, #32]
  403e20:	b	403e58 <__fxstatat@plt+0x2308>
  403e24:	stp	x19, x20, [sp, #16]
  403e28:	str	x21, [sp, #32]
  403e2c:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  403e30:	ldr	x3, [x0, #672]
  403e34:	mov	x2, #0x37                  	// #55
  403e38:	mov	x1, #0x1                   	// #1
  403e3c:	adrp	x0, 40b000 <__fxstatat@plt+0x94b0>
  403e40:	add	x0, x0, #0xf0
  403e44:	bl	401a20 <fwrite@plt>
  403e48:	bl	401950 <abort@plt>
  403e4c:	ldr	x21, [sp, #32]
  403e50:	b	403e58 <__fxstatat@plt+0x2308>
  403e54:	ldr	x21, [sp, #32]
  403e58:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  403e5c:	str	x19, [x0, #768]
  403e60:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  403e64:	str	x19, [x0, #664]
  403e68:	ldp	x19, x20, [sp, #16]
  403e6c:	ldp	x29, x30, [sp], #48
  403e70:	ret
  403e74:	ldr	x21, [sp, #32]
  403e78:	b	403e58 <__fxstatat@plt+0x2308>
  403e7c:	stp	xzr, xzr, [x8]
  403e80:	stp	xzr, xzr, [x8, #16]
  403e84:	stp	xzr, xzr, [x8, #32]
  403e88:	str	xzr, [x8, #48]
  403e8c:	cmp	w0, #0xa
  403e90:	b.eq	403e9c <__fxstatat@plt+0x234c>  // b.none
  403e94:	str	w0, [x8]
  403e98:	ret
  403e9c:	stp	x29, x30, [sp, #-16]!
  403ea0:	mov	x29, sp
  403ea4:	bl	401950 <abort@plt>
  403ea8:	stp	x29, x30, [sp, #-48]!
  403eac:	mov	x29, sp
  403eb0:	stp	x19, x20, [sp, #16]
  403eb4:	str	x21, [sp, #32]
  403eb8:	mov	x20, x0
  403ebc:	mov	w21, w1
  403ec0:	mov	w2, #0x5                   	// #5
  403ec4:	mov	x1, x0
  403ec8:	mov	x0, #0x0                   	// #0
  403ecc:	bl	401aa0 <dcgettext@plt>
  403ed0:	mov	x19, x0
  403ed4:	cmp	x20, x0
  403ed8:	b.eq	403ef0 <__fxstatat@plt+0x23a0>  // b.none
  403edc:	mov	x0, x19
  403ee0:	ldp	x19, x20, [sp, #16]
  403ee4:	ldr	x21, [sp, #32]
  403ee8:	ldp	x29, x30, [sp], #48
  403eec:	ret
  403ef0:	bl	4097e4 <__fxstatat@plt+0x7c94>
  403ef4:	ldrb	w1, [x0]
  403ef8:	and	w1, w1, #0xffffffdf
  403efc:	cmp	w1, #0x55
  403f00:	b.ne	403f80 <__fxstatat@plt+0x2430>  // b.any
  403f04:	ldrb	w1, [x0, #1]
  403f08:	and	w1, w1, #0xffffffdf
  403f0c:	cmp	w1, #0x54
  403f10:	b.ne	403f44 <__fxstatat@plt+0x23f4>  // b.any
  403f14:	ldrb	w1, [x0, #2]
  403f18:	and	w1, w1, #0xffffffdf
  403f1c:	cmp	w1, #0x46
  403f20:	b.ne	403f44 <__fxstatat@plt+0x23f4>  // b.any
  403f24:	ldrb	w1, [x0, #3]
  403f28:	cmp	w1, #0x2d
  403f2c:	b.ne	403f44 <__fxstatat@plt+0x23f4>  // b.any
  403f30:	ldrb	w1, [x0, #4]
  403f34:	cmp	w1, #0x38
  403f38:	b.ne	403f44 <__fxstatat@plt+0x23f4>  // b.any
  403f3c:	ldrb	w0, [x0, #5]
  403f40:	cbz	w0, 403f60 <__fxstatat@plt+0x2410>
  403f44:	adrp	x19, 40b000 <__fxstatat@plt+0x94b0>
  403f48:	add	x0, x19, #0x160
  403f4c:	adrp	x19, 40b000 <__fxstatat@plt+0x94b0>
  403f50:	add	x19, x19, #0x138
  403f54:	cmp	w21, #0x9
  403f58:	csel	x19, x19, x0, eq  // eq = none
  403f5c:	b	403edc <__fxstatat@plt+0x238c>
  403f60:	ldrb	w1, [x19]
  403f64:	adrp	x19, 40b000 <__fxstatat@plt+0x94b0>
  403f68:	add	x0, x19, #0x140
  403f6c:	adrp	x19, 40b000 <__fxstatat@plt+0x94b0>
  403f70:	add	x19, x19, #0x158
  403f74:	cmp	w1, #0x60
  403f78:	csel	x19, x19, x0, eq  // eq = none
  403f7c:	b	403edc <__fxstatat@plt+0x238c>
  403f80:	cmp	w1, #0x47
  403f84:	b.ne	403f44 <__fxstatat@plt+0x23f4>  // b.any
  403f88:	ldrb	w1, [x0, #1]
  403f8c:	and	w1, w1, #0xffffffdf
  403f90:	cmp	w1, #0x42
  403f94:	b.ne	403f44 <__fxstatat@plt+0x23f4>  // b.any
  403f98:	ldrb	w1, [x0, #2]
  403f9c:	cmp	w1, #0x31
  403fa0:	b.ne	403f44 <__fxstatat@plt+0x23f4>  // b.any
  403fa4:	ldrb	w1, [x0, #3]
  403fa8:	cmp	w1, #0x38
  403fac:	b.ne	403f44 <__fxstatat@plt+0x23f4>  // b.any
  403fb0:	ldrb	w1, [x0, #4]
  403fb4:	cmp	w1, #0x30
  403fb8:	b.ne	403f44 <__fxstatat@plt+0x23f4>  // b.any
  403fbc:	ldrb	w1, [x0, #5]
  403fc0:	cmp	w1, #0x33
  403fc4:	b.ne	403f44 <__fxstatat@plt+0x23f4>  // b.any
  403fc8:	ldrb	w1, [x0, #6]
  403fcc:	cmp	w1, #0x30
  403fd0:	b.ne	403f44 <__fxstatat@plt+0x23f4>  // b.any
  403fd4:	ldrb	w0, [x0, #7]
  403fd8:	cbnz	w0, 403f44 <__fxstatat@plt+0x23f4>
  403fdc:	ldrb	w1, [x19]
  403fe0:	adrp	x19, 40b000 <__fxstatat@plt+0x94b0>
  403fe4:	add	x0, x19, #0x148
  403fe8:	adrp	x19, 40b000 <__fxstatat@plt+0x94b0>
  403fec:	add	x19, x19, #0x150
  403ff0:	cmp	w1, #0x60
  403ff4:	csel	x19, x19, x0, eq  // eq = none
  403ff8:	b	403edc <__fxstatat@plt+0x238c>
  403ffc:	sub	sp, sp, #0xf0
  404000:	stp	x29, x30, [sp, #16]
  404004:	add	x29, sp, #0x10
  404008:	stp	x19, x20, [sp, #32]
  40400c:	stp	x21, x22, [sp, #48]
  404010:	stp	x23, x24, [sp, #64]
  404014:	stp	x25, x26, [sp, #80]
  404018:	stp	x27, x28, [sp, #96]
  40401c:	mov	x28, x0
  404020:	mov	x26, x1
  404024:	str	x2, [sp, #136]
  404028:	mov	x24, x3
  40402c:	mov	w25, w4
  404030:	mov	w19, w5
  404034:	str	w5, [sp, #184]
  404038:	str	x6, [sp, #152]
  40403c:	str	x7, [sp, #200]
  404040:	bl	401a00 <__ctype_get_mb_cur_max@plt>
  404044:	str	x0, [sp, #168]
  404048:	mov	x0, x19
  40404c:	ubfx	x0, x0, #1, #1
  404050:	str	x0, [sp, #112]
  404054:	mov	w0, #0x1                   	// #1
  404058:	str	w0, [sp, #128]
  40405c:	str	wzr, [sp, #180]
  404060:	str	wzr, [sp, #124]
  404064:	str	wzr, [sp, #132]
  404068:	str	xzr, [sp, #144]
  40406c:	str	xzr, [sp, #160]
  404070:	str	xzr, [sp, #192]
  404074:	mov	w23, w25
  404078:	mov	x25, x24
  40407c:	cmp	w23, #0x4
  404080:	b.eq	4041f0 <__fxstatat@plt+0x26a0>  // b.none
  404084:	b.ls	4040d4 <__fxstatat@plt+0x2584>  // b.plast
  404088:	cmp	w23, #0x7
  40408c:	b.eq	404260 <__fxstatat@plt+0x2710>  // b.none
  404090:	b.ls	404120 <__fxstatat@plt+0x25d0>  // b.plast
  404094:	sub	w0, w23, #0x8
  404098:	cmp	w0, #0x2
  40409c:	b.hi	404250 <__fxstatat@plt+0x2700>  // b.pmore
  4040a0:	cmp	w23, #0xa
  4040a4:	b.ne	404194 <__fxstatat@plt+0x2644>  // b.any
  4040a8:	mov	x27, #0x0                   	// #0
  4040ac:	ldr	w0, [sp, #112]
  4040b0:	cbz	w0, 4041c0 <__fxstatat@plt+0x2670>
  4040b4:	ldr	x0, [sp, #240]
  4040b8:	bl	401770 <strlen@plt>
  4040bc:	str	x0, [sp, #144]
  4040c0:	ldr	x0, [sp, #240]
  4040c4:	str	x0, [sp, #160]
  4040c8:	mov	w0, #0x1                   	// #1
  4040cc:	str	w0, [sp, #132]
  4040d0:	b	404158 <__fxstatat@plt+0x2608>
  4040d4:	cmp	w23, #0x2
  4040d8:	b.eq	40422c <__fxstatat@plt+0x26dc>  // b.none
  4040dc:	b.ls	4040ec <__fxstatat@plt+0x259c>  // b.plast
  4040e0:	mov	w0, #0x1                   	// #1
  4040e4:	str	w0, [sp, #132]
  4040e8:	b	4040f8 <__fxstatat@plt+0x25a8>
  4040ec:	cbz	w23, 404254 <__fxstatat@plt+0x2704>
  4040f0:	cmp	w23, #0x1
  4040f4:	b.ne	404250 <__fxstatat@plt+0x2700>  // b.any
  4040f8:	mov	w0, #0x1                   	// #1
  4040fc:	str	w0, [sp, #112]
  404100:	mov	x0, #0x1                   	// #1
  404104:	str	x0, [sp, #144]
  404108:	adrp	x0, 40b000 <__fxstatat@plt+0x94b0>
  40410c:	add	x0, x0, #0x160
  404110:	str	x0, [sp, #160]
  404114:	mov	x27, #0x0                   	// #0
  404118:	mov	w23, #0x2                   	// #2
  40411c:	b	404158 <__fxstatat@plt+0x2608>
  404120:	cmp	w23, #0x5
  404124:	b.eq	404160 <__fxstatat@plt+0x2610>  // b.none
  404128:	cmp	w23, #0x6
  40412c:	b.ne	404250 <__fxstatat@plt+0x2700>  // b.any
  404130:	mov	w0, #0x1                   	// #1
  404134:	str	w0, [sp, #112]
  404138:	str	w0, [sp, #132]
  40413c:	mov	x0, #0x1                   	// #1
  404140:	str	x0, [sp, #144]
  404144:	adrp	x0, 40b000 <__fxstatat@plt+0x94b0>
  404148:	add	x0, x0, #0x138
  40414c:	str	x0, [sp, #160]
  404150:	mov	x27, #0x0                   	// #0
  404154:	mov	w23, #0x5                   	// #5
  404158:	mov	x24, #0x0                   	// #0
  40415c:	b	404c4c <__fxstatat@plt+0x30fc>
  404160:	ldr	w0, [sp, #112]
  404164:	cbnz	w0, 404274 <__fxstatat@plt+0x2724>
  404168:	cbz	x26, 404298 <__fxstatat@plt+0x2748>
  40416c:	mov	w0, #0x22                  	// #34
  404170:	strb	w0, [x28]
  404174:	mov	w0, #0x1                   	// #1
  404178:	str	w0, [sp, #132]
  40417c:	mov	x27, #0x1                   	// #1
  404180:	str	x27, [sp, #144]
  404184:	adrp	x0, 40b000 <__fxstatat@plt+0x94b0>
  404188:	add	x0, x0, #0x138
  40418c:	str	x0, [sp, #160]
  404190:	b	404158 <__fxstatat@plt+0x2608>
  404194:	mov	w1, w23
  404198:	adrp	x0, 40b000 <__fxstatat@plt+0x94b0>
  40419c:	add	x0, x0, #0x168
  4041a0:	bl	403ea8 <__fxstatat@plt+0x2358>
  4041a4:	str	x0, [sp, #200]
  4041a8:	mov	w1, w23
  4041ac:	adrp	x0, 40b000 <__fxstatat@plt+0x94b0>
  4041b0:	add	x0, x0, #0x160
  4041b4:	bl	403ea8 <__fxstatat@plt+0x2358>
  4041b8:	str	x0, [sp, #240]
  4041bc:	b	4040a8 <__fxstatat@plt+0x2558>
  4041c0:	ldr	x1, [sp, #200]
  4041c4:	ldrb	w0, [x1]
  4041c8:	cbnz	w0, 4041e0 <__fxstatat@plt+0x2690>
  4041cc:	mov	x27, #0x0                   	// #0
  4041d0:	b	4040b4 <__fxstatat@plt+0x2564>
  4041d4:	add	x27, x27, #0x1
  4041d8:	ldrb	w0, [x1, x27]
  4041dc:	cbz	w0, 4040b4 <__fxstatat@plt+0x2564>
  4041e0:	cmp	x26, x27
  4041e4:	b.ls	4041d4 <__fxstatat@plt+0x2684>  // b.plast
  4041e8:	strb	w0, [x28, x27]
  4041ec:	b	4041d4 <__fxstatat@plt+0x2684>
  4041f0:	ldr	w0, [sp, #112]
  4041f4:	cbnz	w0, 4040f8 <__fxstatat@plt+0x25a8>
  4041f8:	mov	w0, #0x1                   	// #1
  4041fc:	str	w0, [sp, #132]
  404200:	cbz	x26, 4042b8 <__fxstatat@plt+0x2768>
  404204:	mov	w0, #0x27                  	// #39
  404208:	strb	w0, [x28]
  40420c:	str	wzr, [sp, #112]
  404210:	mov	x27, #0x1                   	// #1
  404214:	str	x27, [sp, #144]
  404218:	adrp	x0, 40b000 <__fxstatat@plt+0x94b0>
  40421c:	add	x0, x0, #0x160
  404220:	str	x0, [sp, #160]
  404224:	mov	w23, #0x2                   	// #2
  404228:	b	404158 <__fxstatat@plt+0x2608>
  40422c:	ldr	w0, [sp, #112]
  404230:	cbz	w0, 404200 <__fxstatat@plt+0x26b0>
  404234:	mov	x0, #0x1                   	// #1
  404238:	str	x0, [sp, #144]
  40423c:	adrp	x0, 40b000 <__fxstatat@plt+0x94b0>
  404240:	add	x0, x0, #0x160
  404244:	str	x0, [sp, #160]
  404248:	mov	x27, #0x0                   	// #0
  40424c:	b	404158 <__fxstatat@plt+0x2608>
  404250:	bl	401950 <abort@plt>
  404254:	str	wzr, [sp, #112]
  404258:	mov	x27, #0x0                   	// #0
  40425c:	b	404158 <__fxstatat@plt+0x2608>
  404260:	str	wzr, [sp, #112]
  404264:	mov	w0, #0x1                   	// #1
  404268:	str	w0, [sp, #132]
  40426c:	mov	x27, #0x0                   	// #0
  404270:	b	404158 <__fxstatat@plt+0x2608>
  404274:	ldr	w0, [sp, #112]
  404278:	str	w0, [sp, #132]
  40427c:	mov	x0, #0x1                   	// #1
  404280:	str	x0, [sp, #144]
  404284:	adrp	x0, 40b000 <__fxstatat@plt+0x94b0>
  404288:	add	x0, x0, #0x138
  40428c:	str	x0, [sp, #160]
  404290:	mov	x27, #0x0                   	// #0
  404294:	b	404158 <__fxstatat@plt+0x2608>
  404298:	mov	w0, #0x1                   	// #1
  40429c:	str	w0, [sp, #132]
  4042a0:	mov	x27, #0x1                   	// #1
  4042a4:	str	x27, [sp, #144]
  4042a8:	adrp	x0, 40b000 <__fxstatat@plt+0x94b0>
  4042ac:	add	x0, x0, #0x138
  4042b0:	str	x0, [sp, #160]
  4042b4:	b	404158 <__fxstatat@plt+0x2608>
  4042b8:	str	wzr, [sp, #112]
  4042bc:	mov	x27, #0x1                   	// #1
  4042c0:	str	x27, [sp, #144]
  4042c4:	adrp	x0, 40b000 <__fxstatat@plt+0x94b0>
  4042c8:	add	x0, x0, #0x160
  4042cc:	str	x0, [sp, #160]
  4042d0:	mov	w23, #0x2                   	// #2
  4042d4:	b	404158 <__fxstatat@plt+0x2608>
  4042d8:	ldr	x0, [sp, #144]
  4042dc:	add	x20, x24, x0
  4042e0:	cmp	x0, #0x1
  4042e4:	ccmn	x25, #0x1, #0x0, hi  // hi = pmore
  4042e8:	b.ne	4042f8 <__fxstatat@plt+0x27a8>  // b.any
  4042ec:	ldr	x0, [sp, #136]
  4042f0:	bl	401770 <strlen@plt>
  4042f4:	mov	x25, x0
  4042f8:	cmp	x20, x25
  4042fc:	b.hi	404f28 <__fxstatat@plt+0x33d8>  // b.pmore
  404300:	ldr	x0, [sp, #136]
  404304:	add	x20, x0, x24
  404308:	ldr	x2, [sp, #144]
  40430c:	ldr	x1, [sp, #160]
  404310:	mov	x0, x20
  404314:	bl	401980 <memcmp@plt>
  404318:	cbnz	w0, 404f28 <__fxstatat@plt+0x33d8>
  40431c:	ldr	w0, [sp, #112]
  404320:	cbnz	w0, 404348 <__fxstatat@plt+0x27f8>
  404324:	ldrb	w20, [x20]
  404328:	cmp	w20, #0x7e
  40432c:	b.hi	404814 <__fxstatat@plt+0x2cc4>  // b.pmore
  404330:	adrp	x0, 40b000 <__fxstatat@plt+0x94b0>
  404334:	add	x0, x0, #0x1d8
  404338:	ldrh	w0, [x0, w20, uxtw #1]
  40433c:	adr	x1, 404348 <__fxstatat@plt+0x27f8>
  404340:	add	x0, x1, w0, sxth #2
  404344:	br	x0
  404348:	mov	x24, x25
  40434c:	mov	w25, w23
  404350:	b	404eb0 <__fxstatat@plt+0x3360>
  404354:	ldr	w0, [sp, #132]
  404358:	cbnz	w0, 404374 <__fxstatat@plt+0x2824>
  40435c:	ldr	x0, [sp, #184]
  404360:	tbnz	w0, #0, 404c48 <__fxstatat@plt+0x30f8>
  404364:	ldr	w0, [sp, #132]
  404368:	mov	w22, w0
  40436c:	mov	w19, w0
  404370:	b	404b88 <__fxstatat@plt+0x3038>
  404374:	ldr	w0, [sp, #112]
  404378:	cbnz	w0, 404e64 <__fxstatat@plt+0x3314>
  40437c:	mov	w22, w0
  404380:	cmp	w23, #0x2
  404384:	cset	w1, eq  // eq = none
  404388:	ldr	w0, [sp, #124]
  40438c:	eor	w0, w0, #0x1
  404390:	ands	w0, w1, w0
  404394:	b.eq	4043f8 <__fxstatat@plt+0x28a8>  // b.none
  404398:	cmp	x26, x27
  40439c:	b.ls	4043a8 <__fxstatat@plt+0x2858>  // b.plast
  4043a0:	mov	w1, #0x27                  	// #39
  4043a4:	strb	w1, [x28, x27]
  4043a8:	add	x1, x27, #0x1
  4043ac:	cmp	x26, x1
  4043b0:	b.ls	4043bc <__fxstatat@plt+0x286c>  // b.plast
  4043b4:	mov	w2, #0x24                  	// #36
  4043b8:	strb	w2, [x28, x1]
  4043bc:	add	x1, x27, #0x2
  4043c0:	cmp	x26, x1
  4043c4:	b.ls	4043d0 <__fxstatat@plt+0x2880>  // b.plast
  4043c8:	mov	w2, #0x27                  	// #39
  4043cc:	strb	w2, [x28, x1]
  4043d0:	add	x1, x27, #0x3
  4043d4:	cmp	x26, x1
  4043d8:	b.ls	404f14 <__fxstatat@plt+0x33c4>  // b.plast
  4043dc:	mov	w2, #0x5c                  	// #92
  4043e0:	strb	w2, [x28, x1]
  4043e4:	add	x27, x27, #0x4
  4043e8:	str	w0, [sp, #124]
  4043ec:	mov	w19, #0x0                   	// #0
  4043f0:	mov	w20, #0x30                  	// #48
  4043f4:	b	404bb0 <__fxstatat@plt+0x3060>
  4043f8:	cmp	x26, x27
  4043fc:	b.hi	40441c <__fxstatat@plt+0x28cc>  // b.pmore
  404400:	add	x2, x27, #0x1
  404404:	cbnz	w21, 40442c <__fxstatat@plt+0x28dc>
  404408:	mov	w0, w19
  40440c:	mov	w19, w21
  404410:	mov	x27, x2
  404414:	mov	w20, #0x30                  	// #48
  404418:	b	404b88 <__fxstatat@plt+0x3038>
  40441c:	mov	w1, #0x5c                  	// #92
  404420:	strb	w1, [x28, x27]
  404424:	add	x2, x27, #0x1
  404428:	cbz	w21, 404468 <__fxstatat@plt+0x2918>
  40442c:	add	x1, x24, #0x1
  404430:	cmp	x1, x25
  404434:	b.cs	404450 <__fxstatat@plt+0x2900>  // b.hs, b.nlast
  404438:	ldr	x3, [sp, #136]
  40443c:	ldrb	w1, [x3, x1]
  404440:	sub	w1, w1, #0x30
  404444:	and	w1, w1, #0xff
  404448:	cmp	w1, #0x9
  40444c:	b.ls	40447c <__fxstatat@plt+0x292c>  // b.plast
  404450:	mov	w1, w0
  404454:	mov	w0, w19
  404458:	mov	w19, w1
  40445c:	mov	x27, x2
  404460:	mov	w20, #0x30                  	// #48
  404464:	b	404b98 <__fxstatat@plt+0x3048>
  404468:	mov	w0, w19
  40446c:	mov	w19, w21
  404470:	mov	x27, x2
  404474:	mov	w20, #0x30                  	// #48
  404478:	b	404bb0 <__fxstatat@plt+0x3060>
  40447c:	cmp	x26, x2
  404480:	b.ls	40448c <__fxstatat@plt+0x293c>  // b.plast
  404484:	mov	w1, #0x30                  	// #48
  404488:	strb	w1, [x28, x2]
  40448c:	add	x1, x27, #0x2
  404490:	cmp	x26, x1
  404494:	b.ls	4044a0 <__fxstatat@plt+0x2950>  // b.plast
  404498:	mov	w2, #0x30                  	// #48
  40449c:	strb	w2, [x28, x1]
  4044a0:	add	x2, x27, #0x3
  4044a4:	b	404450 <__fxstatat@plt+0x2900>
  4044a8:	mov	w22, #0x0                   	// #0
  4044ac:	cmp	w23, #0x2
  4044b0:	b.eq	4044cc <__fxstatat@plt+0x297c>  // b.none
  4044b4:	cmp	w23, #0x5
  4044b8:	b.eq	4044e0 <__fxstatat@plt+0x2990>  // b.none
  4044bc:	mov	w19, #0x0                   	// #0
  4044c0:	mov	w0, #0x0                   	// #0
  4044c4:	mov	w20, #0x3f                  	// #63
  4044c8:	b	404b88 <__fxstatat@plt+0x3038>
  4044cc:	ldr	w0, [sp, #112]
  4044d0:	cbnz	w0, 404e70 <__fxstatat@plt+0x3320>
  4044d4:	mov	w19, w0
  4044d8:	mov	w20, #0x3f                  	// #63
  4044dc:	b	4047fc <__fxstatat@plt+0x2cac>
  4044e0:	ldr	x0, [sp, #184]
  4044e4:	tbz	w0, #2, 404cb0 <__fxstatat@plt+0x3160>
  4044e8:	add	x4, x24, #0x2
  4044ec:	cmp	x4, x25
  4044f0:	b.cs	404cc0 <__fxstatat@plt+0x3170>  // b.hs, b.nlast
  4044f4:	ldr	x0, [sp, #136]
  4044f8:	add	x0, x0, x24
  4044fc:	ldrb	w20, [x0, #1]
  404500:	cmp	w20, #0x3f
  404504:	b.eq	404518 <__fxstatat@plt+0x29c8>  // b.none
  404508:	mov	w19, #0x0                   	// #0
  40450c:	mov	w0, #0x0                   	// #0
  404510:	mov	w20, #0x3f                  	// #63
  404514:	b	404b88 <__fxstatat@plt+0x3038>
  404518:	ldr	x0, [sp, #136]
  40451c:	ldrb	w3, [x0, x4]
  404520:	cmp	w3, #0x3e
  404524:	b.hi	404cd0 <__fxstatat@plt+0x3180>  // b.pmore
  404528:	mov	x1, #0x1                   	// #1
  40452c:	lsl	x1, x1, x3
  404530:	mov	w19, #0x0                   	// #0
  404534:	mov	w0, #0x0                   	// #0
  404538:	mov	x2, #0xa38200000000        	// #179778741075968
  40453c:	movk	x2, #0x7000, lsl #48
  404540:	tst	x1, x2
  404544:	b.eq	404b88 <__fxstatat@plt+0x3038>  // b.none
  404548:	ldr	w0, [sp, #112]
  40454c:	cbnz	w0, 404f08 <__fxstatat@plt+0x33b8>
  404550:	cmp	x26, x27
  404554:	b.ls	404560 <__fxstatat@plt+0x2a10>  // b.plast
  404558:	mov	w0, #0x3f                  	// #63
  40455c:	strb	w0, [x28, x27]
  404560:	add	x0, x27, #0x1
  404564:	cmp	x26, x0
  404568:	b.ls	404574 <__fxstatat@plt+0x2a24>  // b.plast
  40456c:	mov	w1, #0x22                  	// #34
  404570:	strb	w1, [x28, x0]
  404574:	add	x0, x27, #0x2
  404578:	cmp	x26, x0
  40457c:	b.ls	404588 <__fxstatat@plt+0x2a38>  // b.plast
  404580:	mov	w1, #0x22                  	// #34
  404584:	strb	w1, [x28, x0]
  404588:	add	x0, x27, #0x3
  40458c:	cmp	x26, x0
  404590:	b.ls	40459c <__fxstatat@plt+0x2a4c>  // b.plast
  404594:	mov	w1, #0x3f                  	// #63
  404598:	strb	w1, [x28, x0]
  40459c:	add	x27, x27, #0x4
  4045a0:	ldr	w0, [sp, #112]
  4045a4:	mov	w19, w0
  4045a8:	mov	w20, w3
  4045ac:	mov	x24, x4
  4045b0:	b	404b88 <__fxstatat@plt+0x3038>
  4045b4:	mov	w22, #0x0                   	// #0
  4045b8:	mov	w20, #0x8                   	// #8
  4045bc:	mov	w0, #0x62                  	// #98
  4045c0:	b	4045f0 <__fxstatat@plt+0x2aa0>
  4045c4:	mov	w22, #0x0                   	// #0
  4045c8:	mov	w20, #0xc                   	// #12
  4045cc:	mov	w0, #0x66                  	// #102
  4045d0:	b	4045f0 <__fxstatat@plt+0x2aa0>
  4045d4:	mov	w22, #0x0                   	// #0
  4045d8:	mov	w20, #0xd                   	// #13
  4045dc:	mov	w0, #0x72                  	// #114
  4045e0:	ldr	w1, [sp, #112]
  4045e4:	cmp	w1, #0x0
  4045e8:	ccmp	w23, #0x2, #0x0, ne  // ne = any
  4045ec:	b.eq	4046c8 <__fxstatat@plt+0x2b78>  // b.none
  4045f0:	ldr	w1, [sp, #132]
  4045f4:	cbnz	w1, 404d04 <__fxstatat@plt+0x31b4>
  4045f8:	mov	w19, w1
  4045fc:	mov	w0, w1
  404600:	b	404b88 <__fxstatat@plt+0x3038>
  404604:	mov	w22, #0x0                   	// #0
  404608:	mov	w20, #0x9                   	// #9
  40460c:	mov	w0, #0x74                  	// #116
  404610:	b	4045e0 <__fxstatat@plt+0x2a90>
  404614:	mov	w22, #0x0                   	// #0
  404618:	mov	w20, #0xb                   	// #11
  40461c:	mov	w0, #0x76                  	// #118
  404620:	b	4045f0 <__fxstatat@plt+0x2aa0>
  404624:	mov	w22, #0x0                   	// #0
  404628:	cmp	w23, #0x2
  40462c:	b.eq	404658 <__fxstatat@plt+0x2b08>  // b.none
  404630:	ldr	w0, [sp, #132]
  404634:	cmp	w0, #0x0
  404638:	ldr	w0, [sp, #112]
  40463c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404640:	ldr	w0, [sp, #176]
  404644:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404648:	b.ne	404d1c <__fxstatat@plt+0x31cc>  // b.any
  40464c:	mov	w20, #0x5c                  	// #92
  404650:	mov	w0, w20
  404654:	b	4045f0 <__fxstatat@plt+0x2aa0>
  404658:	ldr	w0, [sp, #112]
  40465c:	cbnz	w0, 404e7c <__fxstatat@plt+0x332c>
  404660:	mov	w19, w0
  404664:	mov	w20, #0x5c                  	// #92
  404668:	eor	w0, w0, #0x1
  40466c:	ldr	w1, [sp, #124]
  404670:	and	w0, w1, w0
  404674:	tst	w0, #0xff
  404678:	b.eq	404c28 <__fxstatat@plt+0x30d8>  // b.none
  40467c:	cmp	x26, x27
  404680:	b.ls	40468c <__fxstatat@plt+0x2b3c>  // b.plast
  404684:	mov	w0, #0x27                  	// #39
  404688:	strb	w0, [x28, x27]
  40468c:	add	x0, x27, #0x1
  404690:	cmp	x26, x0
  404694:	b.ls	4046a0 <__fxstatat@plt+0x2b50>  // b.plast
  404698:	mov	w1, #0x27                  	// #39
  40469c:	strb	w1, [x28, x0]
  4046a0:	add	x27, x27, #0x2
  4046a4:	str	wzr, [sp, #124]
  4046a8:	b	404c28 <__fxstatat@plt+0x30d8>
  4046ac:	mov	w0, #0x6e                  	// #110
  4046b0:	b	4045e0 <__fxstatat@plt+0x2a90>
  4046b4:	mov	w0, #0x6e                  	// #110
  4046b8:	b	4045e0 <__fxstatat@plt+0x2a90>
  4046bc:	mov	w22, #0x0                   	// #0
  4046c0:	mov	w0, #0x6e                  	// #110
  4046c4:	b	4045e0 <__fxstatat@plt+0x2a90>
  4046c8:	mov	x24, x25
  4046cc:	mov	w25, #0x2                   	// #2
  4046d0:	b	404e9c <__fxstatat@plt+0x334c>
  4046d4:	mov	w0, #0x61                  	// #97
  4046d8:	b	4045f0 <__fxstatat@plt+0x2aa0>
  4046dc:	mov	w0, #0x61                  	// #97
  4046e0:	b	4045f0 <__fxstatat@plt+0x2aa0>
  4046e4:	mov	w22, #0x0                   	// #0
  4046e8:	cmp	x25, #0x1
  4046ec:	cset	w0, ne  // ne = any
  4046f0:	cmn	x25, #0x1
  4046f4:	b.eq	40470c <__fxstatat@plt+0x2bbc>  // b.none
  4046f8:	cbnz	w0, 404cdc <__fxstatat@plt+0x318c>
  4046fc:	cbz	x24, 404734 <__fxstatat@plt+0x2be4>
  404700:	mov	w19, #0x0                   	// #0
  404704:	mov	w0, #0x0                   	// #0
  404708:	b	404b88 <__fxstatat@plt+0x3038>
  40470c:	ldr	x0, [sp, #136]
  404710:	ldrb	w0, [x0, #1]
  404714:	cmp	w0, #0x0
  404718:	cset	w0, ne  // ne = any
  40471c:	b	4046f8 <__fxstatat@plt+0x2ba8>
  404720:	mov	w22, #0x0                   	// #0
  404724:	b	4046fc <__fxstatat@plt+0x2bac>
  404728:	mov	w22, #0x0                   	// #0
  40472c:	b	404734 <__fxstatat@plt+0x2be4>
  404730:	mov	w19, w22
  404734:	cmp	w23, #0x2
  404738:	cset	w0, eq  // eq = none
  40473c:	ldr	w1, [sp, #112]
  404740:	ands	w0, w1, w0
  404744:	b.eq	404b88 <__fxstatat@plt+0x3038>  // b.none
  404748:	mov	x24, x25
  40474c:	mov	w25, #0x2                   	// #2
  404750:	b	404e9c <__fxstatat@plt+0x334c>
  404754:	ldr	w19, [sp, #112]
  404758:	b	404734 <__fxstatat@plt+0x2be4>
  40475c:	mov	w22, #0x0                   	// #0
  404760:	mov	w19, #0x0                   	// #0
  404764:	b	404734 <__fxstatat@plt+0x2be4>
  404768:	mov	w22, #0x0                   	// #0
  40476c:	cmp	w23, #0x2
  404770:	b.eq	404784 <__fxstatat@plt+0x2c34>  // b.none
  404774:	str	w19, [sp, #180]
  404778:	mov	w0, #0x0                   	// #0
  40477c:	mov	w20, #0x27                  	// #39
  404780:	b	404b88 <__fxstatat@plt+0x3038>
  404784:	ldr	w0, [sp, #112]
  404788:	cbnz	w0, 404e88 <__fxstatat@plt+0x3338>
  40478c:	cmp	x26, #0x0
  404790:	mov	x0, #0x0                   	// #0
  404794:	ldr	x1, [sp, #192]
  404798:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  40479c:	b.eq	4047cc <__fxstatat@plt+0x2c7c>  // b.none
  4047a0:	cmp	x26, x27
  4047a4:	b.ls	4047b0 <__fxstatat@plt+0x2c60>  // b.plast
  4047a8:	mov	w0, #0x27                  	// #39
  4047ac:	strb	w0, [x28, x27]
  4047b0:	add	x0, x27, #0x1
  4047b4:	cmp	x26, x0
  4047b8:	b.ls	404804 <__fxstatat@plt+0x2cb4>  // b.plast
  4047bc:	mov	w1, #0x5c                  	// #92
  4047c0:	strb	w1, [x28, x0]
  4047c4:	mov	x0, x26
  4047c8:	ldr	x26, [sp, #192]
  4047cc:	add	x1, x27, #0x2
  4047d0:	cmp	x1, x0
  4047d4:	b.cs	4047e0 <__fxstatat@plt+0x2c90>  // b.hs, b.nlast
  4047d8:	mov	w2, #0x27                  	// #39
  4047dc:	strb	w2, [x28, x1]
  4047e0:	add	x27, x27, #0x3
  4047e4:	str	w19, [sp, #180]
  4047e8:	ldr	w1, [sp, #112]
  4047ec:	str	w1, [sp, #124]
  4047f0:	str	x26, [sp, #192]
  4047f4:	mov	x26, x0
  4047f8:	mov	w20, #0x27                  	// #39
  4047fc:	mov	w0, #0x0                   	// #0
  404800:	b	404bb0 <__fxstatat@plt+0x3060>
  404804:	mov	x0, x26
  404808:	ldr	x26, [sp, #192]
  40480c:	b	4047cc <__fxstatat@plt+0x2c7c>
  404810:	mov	w22, #0x0                   	// #0
  404814:	ldr	x0, [sp, #168]
  404818:	cmp	x0, #0x1
  40481c:	b.ne	404858 <__fxstatat@plt+0x2d08>  // b.any
  404820:	bl	4019d0 <__ctype_b_loc@plt>
  404824:	and	x1, x20, #0xff
  404828:	ldr	x0, [x0]
  40482c:	ldrh	w19, [x0, x1, lsl #1]
  404830:	ubfx	x19, x19, #14, #1
  404834:	ldr	x0, [sp, #168]
  404838:	mov	x2, x0
  40483c:	eor	w0, w19, #0x1
  404840:	ldr	w1, [sp, #132]
  404844:	and	w0, w1, w0
  404848:	ands	w0, w0, #0xff
  40484c:	b.eq	404b88 <__fxstatat@plt+0x3038>  // b.none
  404850:	mov	w19, #0x0                   	// #0
  404854:	b	404a04 <__fxstatat@plt+0x2eb4>
  404858:	str	xzr, [sp, #232]
  40485c:	cmn	x25, #0x1
  404860:	b.eq	404884 <__fxstatat@plt+0x2d34>  // b.none
  404864:	mov	x0, #0x0                   	// #0
  404868:	str	w21, [sp, #176]
  40486c:	str	w20, [sp, #208]
  404870:	str	w22, [sp, #212]
  404874:	mov	x22, x0
  404878:	str	x27, [sp, #216]
  40487c:	ldr	w27, [sp, #112]
  404880:	b	404954 <__fxstatat@plt+0x2e04>
  404884:	ldr	x0, [sp, #136]
  404888:	bl	401770 <strlen@plt>
  40488c:	mov	x25, x0
  404890:	b	404864 <__fxstatat@plt+0x2d14>
  404894:	ldr	w20, [sp, #208]
  404898:	mov	x2, x22
  40489c:	mov	x0, x21
  4048a0:	ldr	w21, [sp, #176]
  4048a4:	ldr	w22, [sp, #212]
  4048a8:	ldr	x27, [sp, #216]
  4048ac:	mov	w19, #0x0                   	// #0
  4048b0:	cmp	x0, x25
  4048b4:	b.cs	4049fc <__fxstatat@plt+0x2eac>  // b.hs, b.nlast
  4048b8:	mov	x1, x2
  4048bc:	ldr	x2, [sp, #136]
  4048c0:	ldrb	w0, [x2, x0]
  4048c4:	cbz	w0, 4048e4 <__fxstatat@plt+0x2d94>
  4048c8:	add	x1, x1, #0x1
  4048cc:	add	x0, x24, x1
  4048d0:	cmp	x25, x0
  4048d4:	b.hi	4048c0 <__fxstatat@plt+0x2d70>  // b.pmore
  4048d8:	mov	x2, x1
  4048dc:	mov	w19, #0x0                   	// #0
  4048e0:	b	4049fc <__fxstatat@plt+0x2eac>
  4048e4:	mov	x2, x1
  4048e8:	mov	w19, #0x0                   	// #0
  4048ec:	b	4049fc <__fxstatat@plt+0x2eac>
  4048f0:	add	x1, x1, #0x1
  4048f4:	cmp	x1, x21
  4048f8:	b.eq	404934 <__fxstatat@plt+0x2de4>  // b.none
  4048fc:	ldrb	w0, [x1]
  404900:	sub	w0, w0, #0x5b
  404904:	and	w0, w0, #0xff
  404908:	cmp	w0, #0x21
  40490c:	b.hi	4048f0 <__fxstatat@plt+0x2da0>  // b.pmore
  404910:	mov	x2, #0x1                   	// #1
  404914:	lsl	x0, x2, x0
  404918:	mov	x2, #0x2b                  	// #43
  40491c:	movk	x2, #0x2, lsl #32
  404920:	tst	x0, x2
  404924:	b.eq	4048f0 <__fxstatat@plt+0x2da0>  // b.none
  404928:	mov	x24, x25
  40492c:	mov	w25, #0x2                   	// #2
  404930:	b	404e9c <__fxstatat@plt+0x334c>
  404934:	ldr	w0, [sp, #228]
  404938:	bl	401ad0 <iswprint@plt>
  40493c:	cmp	w0, #0x0
  404940:	csel	w19, w19, wzr, ne  // ne = any
  404944:	add	x22, x22, x20
  404948:	add	x0, sp, #0xe8
  40494c:	bl	401960 <mbsinit@plt>
  404950:	cbnz	w0, 4049b4 <__fxstatat@plt+0x2e64>
  404954:	add	x21, x24, x22
  404958:	add	x3, sp, #0xe8
  40495c:	sub	x2, x25, x21
  404960:	ldr	x0, [sp, #136]
  404964:	add	x1, x0, x21
  404968:	add	x0, sp, #0xe4
  40496c:	bl	40859c <__fxstatat@plt+0x6a4c>
  404970:	mov	x20, x0
  404974:	cbz	x0, 4049e8 <__fxstatat@plt+0x2e98>
  404978:	cmn	x0, #0x1
  40497c:	b.eq	4049cc <__fxstatat@plt+0x2e7c>  // b.none
  404980:	cmn	x0, #0x2
  404984:	b.eq	404894 <__fxstatat@plt+0x2d44>  // b.none
  404988:	cmp	w27, #0x0
  40498c:	ccmp	w23, #0x2, #0x0, ne  // ne = any
  404990:	b.ne	404934 <__fxstatat@plt+0x2de4>  // b.any
  404994:	cmp	x0, #0x1
  404998:	b.ls	404934 <__fxstatat@plt+0x2de4>  // b.plast
  40499c:	add	x1, x21, #0x1
  4049a0:	ldr	x0, [sp, #136]
  4049a4:	add	x1, x0, x1
  4049a8:	add	x0, x0, x20
  4049ac:	add	x21, x0, x21
  4049b0:	b	4048fc <__fxstatat@plt+0x2dac>
  4049b4:	ldr	w21, [sp, #176]
  4049b8:	ldr	w20, [sp, #208]
  4049bc:	mov	x2, x22
  4049c0:	ldr	w22, [sp, #212]
  4049c4:	ldr	x27, [sp, #216]
  4049c8:	b	4049fc <__fxstatat@plt+0x2eac>
  4049cc:	ldr	w21, [sp, #176]
  4049d0:	ldr	w20, [sp, #208]
  4049d4:	mov	x2, x22
  4049d8:	ldr	w22, [sp, #212]
  4049dc:	ldr	x27, [sp, #216]
  4049e0:	mov	w19, #0x0                   	// #0
  4049e4:	b	4049fc <__fxstatat@plt+0x2eac>
  4049e8:	ldr	w21, [sp, #176]
  4049ec:	ldr	w20, [sp, #208]
  4049f0:	mov	x2, x22
  4049f4:	ldr	w22, [sp, #212]
  4049f8:	ldr	x27, [sp, #216]
  4049fc:	cmp	x2, #0x1
  404a00:	b.ls	40483c <__fxstatat@plt+0x2cec>  // b.plast
  404a04:	add	x5, x24, x2
  404a08:	mov	w0, #0x0                   	// #0
  404a0c:	eor	w1, w19, #0x1
  404a10:	ldr	w2, [sp, #132]
  404a14:	and	w1, w2, w1
  404a18:	and	w1, w1, #0xff
  404a1c:	mov	w3, w1
  404a20:	mov	w6, #0x5c                  	// #92
  404a24:	mov	w7, #0x24                  	// #36
  404a28:	ldr	w9, [sp, #112]
  404a2c:	ldr	w4, [sp, #124]
  404a30:	ldr	x8, [sp, #136]
  404a34:	b	404ab0 <__fxstatat@plt+0x2f60>
  404a38:	cbz	w22, 404a4c <__fxstatat@plt+0x2efc>
  404a3c:	cmp	x26, x27
  404a40:	b.ls	404a48 <__fxstatat@plt+0x2ef8>  // b.plast
  404a44:	strb	w6, [x28, x27]
  404a48:	add	x27, x27, #0x1
  404a4c:	add	x2, x24, #0x1
  404a50:	cmp	x2, x5
  404a54:	b.cs	404b68 <__fxstatat@plt+0x3018>  // b.hs, b.nlast
  404a58:	eor	w22, w0, #0x1
  404a5c:	and	w22, w4, w22
  404a60:	ands	w22, w22, #0xff
  404a64:	b.eq	404b7c <__fxstatat@plt+0x302c>  // b.none
  404a68:	cmp	x26, x27
  404a6c:	b.ls	404a78 <__fxstatat@plt+0x2f28>  // b.plast
  404a70:	mov	w4, #0x27                  	// #39
  404a74:	strb	w4, [x28, x27]
  404a78:	add	x4, x27, #0x1
  404a7c:	cmp	x26, x4
  404a80:	b.ls	404a8c <__fxstatat@plt+0x2f3c>  // b.plast
  404a84:	mov	w10, #0x27                  	// #39
  404a88:	strb	w10, [x28, x4]
  404a8c:	add	x27, x27, #0x2
  404a90:	mov	w22, w3
  404a94:	mov	x24, x2
  404a98:	mov	w4, w3
  404a9c:	cmp	x26, x27
  404aa0:	b.ls	404aa8 <__fxstatat@plt+0x2f58>  // b.plast
  404aa4:	strb	w20, [x28, x27]
  404aa8:	add	x27, x27, #0x1
  404aac:	ldrb	w20, [x8, x24]
  404ab0:	cbz	w1, 404a38 <__fxstatat@plt+0x2ee8>
  404ab4:	cbnz	w9, 404e44 <__fxstatat@plt+0x32f4>
  404ab8:	cmp	w23, #0x2
  404abc:	cset	w0, eq  // eq = none
  404ac0:	eor	w2, w4, #0x1
  404ac4:	ands	w0, w0, w2
  404ac8:	b.eq	404b08 <__fxstatat@plt+0x2fb8>  // b.none
  404acc:	cmp	x26, x27
  404ad0:	b.ls	404adc <__fxstatat@plt+0x2f8c>  // b.plast
  404ad4:	mov	w2, #0x27                  	// #39
  404ad8:	strb	w2, [x28, x27]
  404adc:	add	x2, x27, #0x1
  404ae0:	cmp	x26, x2
  404ae4:	b.ls	404aec <__fxstatat@plt+0x2f9c>  // b.plast
  404ae8:	strb	w7, [x28, x2]
  404aec:	add	x2, x27, #0x2
  404af0:	cmp	x26, x2
  404af4:	b.ls	404b00 <__fxstatat@plt+0x2fb0>  // b.plast
  404af8:	mov	w4, #0x27                  	// #39
  404afc:	strb	w4, [x28, x2]
  404b00:	add	x27, x27, #0x3
  404b04:	mov	w4, w0
  404b08:	cmp	x26, x27
  404b0c:	b.ls	404b14 <__fxstatat@plt+0x2fc4>  // b.plast
  404b10:	strb	w6, [x28, x27]
  404b14:	add	x0, x27, #0x1
  404b18:	cmp	x26, x0
  404b1c:	b.ls	404b2c <__fxstatat@plt+0x2fdc>  // b.plast
  404b20:	lsr	w2, w20, #6
  404b24:	add	w2, w2, #0x30
  404b28:	strb	w2, [x28, x0]
  404b2c:	add	x0, x27, #0x2
  404b30:	cmp	x26, x0
  404b34:	b.ls	404b44 <__fxstatat@plt+0x2ff4>  // b.plast
  404b38:	ubfx	x2, x20, #3, #3
  404b3c:	add	w2, w2, #0x30
  404b40:	strb	w2, [x28, x0]
  404b44:	add	x27, x27, #0x3
  404b48:	and	w20, w20, #0x7
  404b4c:	add	w20, w20, #0x30
  404b50:	add	x2, x24, #0x1
  404b54:	cmp	x5, x2
  404b58:	b.ls	404b70 <__fxstatat@plt+0x3020>  // b.plast
  404b5c:	mov	w0, w3
  404b60:	mov	x24, x2
  404b64:	b	404a9c <__fxstatat@plt+0x2f4c>
  404b68:	str	w4, [sp, #124]
  404b6c:	b	404668 <__fxstatat@plt+0x2b18>
  404b70:	str	w4, [sp, #124]
  404b74:	mov	w0, w1
  404b78:	b	404668 <__fxstatat@plt+0x2b18>
  404b7c:	mov	x24, x2
  404b80:	b	404a9c <__fxstatat@plt+0x2f4c>
  404b84:	mov	w0, w22
  404b88:	cmp	w21, #0x0
  404b8c:	ldr	w1, [sp, #112]
  404b90:	ccmp	w1, #0x0, #0x0, eq  // eq = none
  404b94:	b.eq	404bb0 <__fxstatat@plt+0x3060>  // b.none
  404b98:	ldr	x2, [sp, #152]
  404b9c:	cbz	x2, 404bb0 <__fxstatat@plt+0x3060>
  404ba0:	ubfx	x1, x20, #5, #8
  404ba4:	ldr	w1, [x2, x1, lsl #2]
  404ba8:	lsr	w1, w1, w20
  404bac:	tbnz	w1, #0, 404bb4 <__fxstatat@plt+0x3064>
  404bb0:	cbz	w22, 404668 <__fxstatat@plt+0x2b18>
  404bb4:	ldr	w0, [sp, #112]
  404bb8:	cbnz	w0, 404e94 <__fxstatat@plt+0x3344>
  404bbc:	cmp	w23, #0x2
  404bc0:	cset	w0, eq  // eq = none
  404bc4:	ldr	w1, [sp, #124]
  404bc8:	eor	w1, w1, #0x1
  404bcc:	ands	w0, w0, w1
  404bd0:	b.eq	404c14 <__fxstatat@plt+0x30c4>  // b.none
  404bd4:	cmp	x26, x27
  404bd8:	b.ls	404be4 <__fxstatat@plt+0x3094>  // b.plast
  404bdc:	mov	w1, #0x27                  	// #39
  404be0:	strb	w1, [x28, x27]
  404be4:	add	x1, x27, #0x1
  404be8:	cmp	x26, x1
  404bec:	b.ls	404bf8 <__fxstatat@plt+0x30a8>  // b.plast
  404bf0:	mov	w2, #0x24                  	// #36
  404bf4:	strb	w2, [x28, x1]
  404bf8:	add	x1, x27, #0x2
  404bfc:	cmp	x26, x1
  404c00:	b.ls	404c0c <__fxstatat@plt+0x30bc>  // b.plast
  404c04:	mov	w2, #0x27                  	// #39
  404c08:	strb	w2, [x28, x1]
  404c0c:	add	x27, x27, #0x3
  404c10:	str	w0, [sp, #124]
  404c14:	cmp	x26, x27
  404c18:	b.ls	404c24 <__fxstatat@plt+0x30d4>  // b.plast
  404c1c:	mov	w0, #0x5c                  	// #92
  404c20:	strb	w0, [x28, x27]
  404c24:	add	x27, x27, #0x1
  404c28:	cmp	x27, x26
  404c2c:	b.cs	404c34 <__fxstatat@plt+0x30e4>  // b.hs, b.nlast
  404c30:	strb	w20, [x28, x27]
  404c34:	add	x27, x27, #0x1
  404c38:	cmp	w19, #0x0
  404c3c:	ldr	w0, [sp, #128]
  404c40:	csel	w0, w0, w19, ne  // ne = any
  404c44:	str	w0, [sp, #128]
  404c48:	add	x24, x24, #0x1
  404c4c:	cmp	x25, x24
  404c50:	cset	w19, ne  // ne = any
  404c54:	cmn	x25, #0x1
  404c58:	b.eq	404d2c <__fxstatat@plt+0x31dc>  // b.none
  404c5c:	cbz	w19, 404d40 <__fxstatat@plt+0x31f0>
  404c60:	cmp	w23, #0x2
  404c64:	cset	w21, ne  // ne = any
  404c68:	ldr	w0, [sp, #132]
  404c6c:	and	w21, w0, w21
  404c70:	ldr	x0, [sp, #144]
  404c74:	cmp	x0, #0x0
  404c78:	cset	w0, ne  // ne = any
  404c7c:	str	w0, [sp, #176]
  404c80:	csel	w22, w21, wzr, ne  // ne = any
  404c84:	cbnz	w22, 4042d8 <__fxstatat@plt+0x2788>
  404c88:	ldr	x0, [sp, #136]
  404c8c:	ldrb	w20, [x0, x24]
  404c90:	cmp	w20, #0x7e
  404c94:	b.hi	404814 <__fxstatat@plt+0x2cc4>  // b.pmore
  404c98:	adrp	x0, 40b000 <__fxstatat@plt+0x94b0>
  404c9c:	add	x0, x0, #0x2d8
  404ca0:	ldrh	w0, [x0, w20, uxtw #1]
  404ca4:	adr	x1, 404cb0 <__fxstatat@plt+0x3160>
  404ca8:	add	x0, x1, w0, sxth #2
  404cac:	br	x0
  404cb0:	mov	w19, #0x0                   	// #0
  404cb4:	mov	w0, #0x0                   	// #0
  404cb8:	mov	w20, #0x3f                  	// #63
  404cbc:	b	404b88 <__fxstatat@plt+0x3038>
  404cc0:	mov	w19, #0x0                   	// #0
  404cc4:	mov	w0, #0x0                   	// #0
  404cc8:	mov	w20, #0x3f                  	// #63
  404ccc:	b	404b88 <__fxstatat@plt+0x3038>
  404cd0:	mov	w19, #0x0                   	// #0
  404cd4:	mov	w0, #0x0                   	// #0
  404cd8:	b	404b88 <__fxstatat@plt+0x3038>
  404cdc:	mov	w19, #0x0                   	// #0
  404ce0:	mov	w0, #0x0                   	// #0
  404ce4:	b	404b88 <__fxstatat@plt+0x3038>
  404ce8:	mov	w19, w22
  404cec:	ldr	w0, [sp, #112]
  404cf0:	b	404b88 <__fxstatat@plt+0x3038>
  404cf4:	mov	w19, w22
  404cf8:	mov	w22, #0x0                   	// #0
  404cfc:	mov	w0, #0x0                   	// #0
  404d00:	b	404b88 <__fxstatat@plt+0x3038>
  404d04:	mov	w20, w0
  404d08:	mov	w19, #0x0                   	// #0
  404d0c:	b	404bb4 <__fxstatat@plt+0x3064>
  404d10:	mov	w19, #0x0                   	// #0
  404d14:	mov	w20, #0x61                  	// #97
  404d18:	b	404bb4 <__fxstatat@plt+0x3064>
  404d1c:	mov	w19, #0x0                   	// #0
  404d20:	mov	w0, #0x0                   	// #0
  404d24:	mov	w20, #0x5c                  	// #92
  404d28:	b	404668 <__fxstatat@plt+0x2b18>
  404d2c:	ldr	x0, [sp, #136]
  404d30:	ldrb	w0, [x0, x24]
  404d34:	cmp	w0, #0x0
  404d38:	cset	w19, ne  // ne = any
  404d3c:	b	404c5c <__fxstatat@plt+0x310c>
  404d40:	cmp	w23, #0x2
  404d44:	cset	w1, eq  // eq = none
  404d48:	cmp	w1, #0x0
  404d4c:	ldr	w0, [sp, #112]
  404d50:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404d54:	ccmp	x27, #0x0, #0x0, ne  // ne = any
  404d58:	b.eq	404e58 <__fxstatat@plt+0x3308>  // b.none
  404d5c:	eor	w0, w0, #0x1
  404d60:	and	w0, w0, #0xff
  404d64:	cmp	w1, #0x0
  404d68:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404d6c:	cset	w1, ne  // ne = any
  404d70:	ldr	w2, [sp, #180]
  404d74:	ands	w1, w2, w1
  404d78:	b.eq	404dec <__fxstatat@plt+0x329c>  // b.none
  404d7c:	ldr	w0, [sp, #128]
  404d80:	cbnz	w0, 404db4 <__fxstatat@plt+0x3264>
  404d84:	cmp	x26, #0x0
  404d88:	cset	w0, eq  // eq = none
  404d8c:	ldr	x2, [sp, #192]
  404d90:	cmp	x2, #0x0
  404d94:	csel	w0, w0, wzr, ne  // ne = any
  404d98:	str	w0, [sp, #180]
  404d9c:	mov	w23, #0x2                   	// #2
  404da0:	cbz	w0, 404de8 <__fxstatat@plt+0x3298>
  404da4:	ldr	w0, [sp, #128]
  404da8:	str	w0, [sp, #112]
  404dac:	ldr	x26, [sp, #192]
  404db0:	b	40407c <__fxstatat@plt+0x252c>
  404db4:	ldr	x0, [sp, #240]
  404db8:	str	x0, [sp]
  404dbc:	ldr	x7, [sp, #200]
  404dc0:	ldr	x6, [sp, #152]
  404dc4:	ldr	w5, [sp, #184]
  404dc8:	mov	w4, #0x5                   	// #5
  404dcc:	mov	x3, x25
  404dd0:	ldr	x2, [sp, #136]
  404dd4:	ldr	x1, [sp, #192]
  404dd8:	mov	x0, x28
  404ddc:	bl	403ffc <__fxstatat@plt+0x24ac>
  404de0:	mov	x27, x0
  404de4:	b	404ee4 <__fxstatat@plt+0x3394>
  404de8:	mov	w0, w1
  404dec:	ldr	x1, [sp, #160]
  404df0:	cmp	x1, #0x0
  404df4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404df8:	b.eq	404e34 <__fxstatat@plt+0x32e4>  // b.none
  404dfc:	mov	x0, x1
  404e00:	ldrb	w2, [x1]
  404e04:	cbz	w2, 404e34 <__fxstatat@plt+0x32e4>
  404e08:	mov	x1, x27
  404e0c:	sub	x0, x0, x27
  404e10:	b	404e20 <__fxstatat@plt+0x32d0>
  404e14:	add	x1, x1, #0x1
  404e18:	ldrb	w2, [x0, x1]
  404e1c:	cbz	w2, 404e30 <__fxstatat@plt+0x32e0>
  404e20:	cmp	x26, x1
  404e24:	b.ls	404e14 <__fxstatat@plt+0x32c4>  // b.plast
  404e28:	strb	w2, [x28, x1]
  404e2c:	b	404e14 <__fxstatat@plt+0x32c4>
  404e30:	mov	x27, x1
  404e34:	cmp	x26, x27
  404e38:	b.ls	404ee4 <__fxstatat@plt+0x3394>  // b.plast
  404e3c:	strb	wzr, [x28, x27]
  404e40:	b	404ee4 <__fxstatat@plt+0x3394>
  404e44:	mov	x24, x25
  404e48:	mov	w25, w23
  404e4c:	ldr	w0, [sp, #112]
  404e50:	str	w0, [sp, #132]
  404e54:	b	404e9c <__fxstatat@plt+0x334c>
  404e58:	mov	x24, x25
  404e5c:	mov	w25, #0x2                   	// #2
  404e60:	b	404e9c <__fxstatat@plt+0x334c>
  404e64:	mov	x24, x25
  404e68:	mov	w25, w23
  404e6c:	b	404e9c <__fxstatat@plt+0x334c>
  404e70:	mov	x24, x25
  404e74:	mov	w25, w23
  404e78:	b	404e9c <__fxstatat@plt+0x334c>
  404e7c:	mov	x24, x25
  404e80:	mov	w25, w23
  404e84:	b	404e9c <__fxstatat@plt+0x334c>
  404e88:	mov	x24, x25
  404e8c:	mov	w25, w23
  404e90:	b	404e9c <__fxstatat@plt+0x334c>
  404e94:	mov	x24, x25
  404e98:	mov	w25, w23
  404e9c:	ldr	w0, [sp, #132]
  404ea0:	cmp	w0, #0x0
  404ea4:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  404ea8:	mov	w0, #0x4                   	// #4
  404eac:	csel	w25, w25, w0, ne  // ne = any
  404eb0:	ldr	x0, [sp, #240]
  404eb4:	str	x0, [sp]
  404eb8:	ldr	x7, [sp, #200]
  404ebc:	mov	x6, #0x0                   	// #0
  404ec0:	ldr	w0, [sp, #184]
  404ec4:	and	w5, w0, #0xfffffffd
  404ec8:	mov	w4, w25
  404ecc:	mov	x3, x24
  404ed0:	ldr	x2, [sp, #136]
  404ed4:	mov	x1, x26
  404ed8:	mov	x0, x28
  404edc:	bl	403ffc <__fxstatat@plt+0x24ac>
  404ee0:	mov	x27, x0
  404ee4:	mov	x0, x27
  404ee8:	ldp	x19, x20, [sp, #32]
  404eec:	ldp	x21, x22, [sp, #48]
  404ef0:	ldp	x23, x24, [sp, #64]
  404ef4:	ldp	x25, x26, [sp, #80]
  404ef8:	ldp	x27, x28, [sp, #96]
  404efc:	ldp	x29, x30, [sp, #16]
  404f00:	add	sp, sp, #0xf0
  404f04:	ret
  404f08:	mov	x24, x25
  404f0c:	mov	w25, w23
  404f10:	b	404eb0 <__fxstatat@plt+0x3360>
  404f14:	add	x27, x27, #0x4
  404f18:	str	w0, [sp, #124]
  404f1c:	mov	w19, #0x0                   	// #0
  404f20:	mov	w20, #0x30                  	// #48
  404f24:	b	404b88 <__fxstatat@plt+0x3038>
  404f28:	ldr	x0, [sp, #136]
  404f2c:	ldrb	w20, [x0, x24]
  404f30:	cmp	w20, #0x7e
  404f34:	b.hi	404810 <__fxstatat@plt+0x2cc0>  // b.pmore
  404f38:	adrp	x0, 40b000 <__fxstatat@plt+0x94b0>
  404f3c:	add	x0, x0, #0x3d8
  404f40:	ldrh	w0, [x0, w20, uxtw #1]
  404f44:	adr	x1, 404f50 <__fxstatat@plt+0x3400>
  404f48:	add	x0, x1, w0, sxth #2
  404f4c:	br	x0
  404f50:	sub	sp, sp, #0x80
  404f54:	stp	x29, x30, [sp, #16]
  404f58:	add	x29, sp, #0x10
  404f5c:	stp	x19, x20, [sp, #32]
  404f60:	stp	x21, x22, [sp, #48]
  404f64:	stp	x23, x24, [sp, #64]
  404f68:	stp	x25, x26, [sp, #80]
  404f6c:	stp	x27, x28, [sp, #96]
  404f70:	mov	w19, w0
  404f74:	str	x1, [sp, #112]
  404f78:	str	x2, [sp, #120]
  404f7c:	mov	x20, x3
  404f80:	bl	401b10 <__errno_location@plt>
  404f84:	mov	x23, x0
  404f88:	ldr	w28, [x0]
  404f8c:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  404f90:	ldr	x21, [x0, #576]
  404f94:	tbnz	w19, #31, 4050d8 <__fxstatat@plt+0x3588>
  404f98:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  404f9c:	ldr	w0, [x0, #584]
  404fa0:	cmp	w0, w19
  404fa4:	b.gt	405008 <__fxstatat@plt+0x34b8>
  404fa8:	mov	w0, #0x7fffffff            	// #2147483647
  404fac:	cmp	w19, w0
  404fb0:	b.eq	4050dc <__fxstatat@plt+0x358c>  // b.none
  404fb4:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  404fb8:	add	x0, x0, #0x240
  404fbc:	add	x0, x0, #0x10
  404fc0:	cmp	x21, x0
  404fc4:	b.eq	4050e0 <__fxstatat@plt+0x3590>  // b.none
  404fc8:	add	w24, w19, #0x1
  404fcc:	sbfiz	x1, x24, #4, #32
  404fd0:	mov	x0, x21
  404fd4:	bl	405efc <__fxstatat@plt+0x43ac>
  404fd8:	mov	x21, x0
  404fdc:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  404fe0:	str	x21, [x0, #576]
  404fe4:	adrp	x22, 41e000 <__fxstatat@plt+0x1c4b0>
  404fe8:	add	x22, x22, #0x240
  404fec:	ldr	w0, [x22, #8]
  404ff0:	sub	w2, w24, w0
  404ff4:	sbfiz	x2, x2, #4, #32
  404ff8:	mov	w1, #0x0                   	// #0
  404ffc:	add	x0, x21, w0, sxtw #4
  405000:	bl	4018c0 <memset@plt>
  405004:	str	w24, [x22, #8]
  405008:	sbfiz	x19, x19, #4, #32
  40500c:	add	x27, x21, x19
  405010:	ldr	x25, [x21, x19]
  405014:	ldr	x22, [x27, #8]
  405018:	ldr	w24, [x20, #4]
  40501c:	orr	w24, w24, #0x1
  405020:	add	x26, x20, #0x8
  405024:	ldr	x0, [x20, #48]
  405028:	str	x0, [sp]
  40502c:	ldr	x7, [x20, #40]
  405030:	mov	x6, x26
  405034:	mov	w5, w24
  405038:	ldr	w4, [x20]
  40503c:	ldr	x3, [sp, #120]
  405040:	ldr	x2, [sp, #112]
  405044:	mov	x1, x25
  405048:	mov	x0, x22
  40504c:	bl	403ffc <__fxstatat@plt+0x24ac>
  405050:	cmp	x25, x0
  405054:	b.hi	4050b0 <__fxstatat@plt+0x3560>  // b.pmore
  405058:	add	x25, x0, #0x1
  40505c:	str	x25, [x21, x19]
  405060:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  405064:	add	x0, x0, #0x308
  405068:	cmp	x22, x0
  40506c:	b.eq	405078 <__fxstatat@plt+0x3528>  // b.none
  405070:	mov	x0, x22
  405074:	bl	4019f0 <free@plt>
  405078:	mov	x0, x25
  40507c:	bl	405e80 <__fxstatat@plt+0x4330>
  405080:	mov	x22, x0
  405084:	str	x0, [x27, #8]
  405088:	ldr	x1, [x20, #48]
  40508c:	str	x1, [sp]
  405090:	ldr	x7, [x20, #40]
  405094:	mov	x6, x26
  405098:	mov	w5, w24
  40509c:	ldr	w4, [x20]
  4050a0:	ldr	x3, [sp, #120]
  4050a4:	ldr	x2, [sp, #112]
  4050a8:	mov	x1, x25
  4050ac:	bl	403ffc <__fxstatat@plt+0x24ac>
  4050b0:	str	w28, [x23]
  4050b4:	mov	x0, x22
  4050b8:	ldp	x19, x20, [sp, #32]
  4050bc:	ldp	x21, x22, [sp, #48]
  4050c0:	ldp	x23, x24, [sp, #64]
  4050c4:	ldp	x25, x26, [sp, #80]
  4050c8:	ldp	x27, x28, [sp, #96]
  4050cc:	ldp	x29, x30, [sp, #16]
  4050d0:	add	sp, sp, #0x80
  4050d4:	ret
  4050d8:	bl	401950 <abort@plt>
  4050dc:	bl	40610c <__fxstatat@plt+0x45bc>
  4050e0:	add	w24, w19, #0x1
  4050e4:	sbfiz	x1, x24, #4, #32
  4050e8:	mov	x0, #0x0                   	// #0
  4050ec:	bl	405efc <__fxstatat@plt+0x43ac>
  4050f0:	mov	x21, x0
  4050f4:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  4050f8:	add	x1, x0, #0x240
  4050fc:	str	x21, [x0, #576]
  405100:	ldp	x0, x1, [x1, #16]
  405104:	stp	x0, x1, [x21]
  405108:	b	404fe4 <__fxstatat@plt+0x3494>
  40510c:	stp	x29, x30, [sp, #-48]!
  405110:	mov	x29, sp
  405114:	stp	x19, x20, [sp, #16]
  405118:	str	x21, [sp, #32]
  40511c:	mov	x20, x0
  405120:	bl	401b10 <__errno_location@plt>
  405124:	mov	x19, x0
  405128:	ldr	w21, [x0]
  40512c:	adrp	x2, 41e000 <__fxstatat@plt+0x1c4b0>
  405130:	add	x2, x2, #0x308
  405134:	add	x2, x2, #0x100
  405138:	cmp	x20, #0x0
  40513c:	mov	x1, #0x38                  	// #56
  405140:	csel	x0, x2, x20, eq  // eq = none
  405144:	bl	4060ac <__fxstatat@plt+0x455c>
  405148:	str	w21, [x19]
  40514c:	ldp	x19, x20, [sp, #16]
  405150:	ldr	x21, [sp, #32]
  405154:	ldp	x29, x30, [sp], #48
  405158:	ret
  40515c:	adrp	x1, 41e000 <__fxstatat@plt+0x1c4b0>
  405160:	add	x1, x1, #0x308
  405164:	add	x1, x1, #0x100
  405168:	cmp	x0, #0x0
  40516c:	csel	x0, x1, x0, eq  // eq = none
  405170:	ldr	w0, [x0]
  405174:	ret
  405178:	adrp	x2, 41e000 <__fxstatat@plt+0x1c4b0>
  40517c:	add	x2, x2, #0x308
  405180:	add	x2, x2, #0x100
  405184:	cmp	x0, #0x0
  405188:	csel	x0, x2, x0, eq  // eq = none
  40518c:	str	w1, [x0]
  405190:	ret
  405194:	adrp	x3, 41e000 <__fxstatat@plt+0x1c4b0>
  405198:	add	x3, x3, #0x308
  40519c:	add	x3, x3, #0x100
  4051a0:	cmp	x0, #0x0
  4051a4:	csel	x0, x3, x0, eq  // eq = none
  4051a8:	add	x0, x0, #0x8
  4051ac:	ubfx	x4, x1, #5, #3
  4051b0:	and	w1, w1, #0x1f
  4051b4:	ldr	w5, [x0, x4, lsl #2]
  4051b8:	lsr	w3, w5, w1
  4051bc:	eor	w2, w3, w2
  4051c0:	and	w2, w2, #0x1
  4051c4:	lsl	w2, w2, w1
  4051c8:	eor	w2, w2, w5
  4051cc:	str	w2, [x0, x4, lsl #2]
  4051d0:	and	w0, w3, #0x1
  4051d4:	ret
  4051d8:	mov	x2, x0
  4051dc:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  4051e0:	add	x0, x0, #0x308
  4051e4:	add	x0, x0, #0x100
  4051e8:	cmp	x2, #0x0
  4051ec:	csel	x2, x0, x2, eq  // eq = none
  4051f0:	ldr	w0, [x2, #4]
  4051f4:	str	w1, [x2, #4]
  4051f8:	ret
  4051fc:	adrp	x3, 41e000 <__fxstatat@plt+0x1c4b0>
  405200:	add	x3, x3, #0x308
  405204:	add	x3, x3, #0x100
  405208:	cmp	x0, #0x0
  40520c:	csel	x0, x3, x0, eq  // eq = none
  405210:	mov	w3, #0xa                   	// #10
  405214:	str	w3, [x0]
  405218:	cmp	x1, #0x0
  40521c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  405220:	b.eq	405230 <__fxstatat@plt+0x36e0>  // b.none
  405224:	str	x1, [x0, #40]
  405228:	str	x2, [x0, #48]
  40522c:	ret
  405230:	stp	x29, x30, [sp, #-16]!
  405234:	mov	x29, sp
  405238:	bl	401950 <abort@plt>
  40523c:	sub	sp, sp, #0x60
  405240:	stp	x29, x30, [sp, #16]
  405244:	add	x29, sp, #0x10
  405248:	stp	x19, x20, [sp, #32]
  40524c:	stp	x21, x22, [sp, #48]
  405250:	stp	x23, x24, [sp, #64]
  405254:	str	x25, [sp, #80]
  405258:	mov	x21, x0
  40525c:	mov	x22, x1
  405260:	mov	x23, x2
  405264:	mov	x24, x3
  405268:	mov	x19, x4
  40526c:	adrp	x4, 41e000 <__fxstatat@plt+0x1c4b0>
  405270:	add	x4, x4, #0x308
  405274:	add	x4, x4, #0x100
  405278:	cmp	x19, #0x0
  40527c:	csel	x19, x4, x19, eq  // eq = none
  405280:	bl	401b10 <__errno_location@plt>
  405284:	mov	x20, x0
  405288:	ldr	w25, [x0]
  40528c:	ldr	x7, [x19, #40]
  405290:	ldr	w5, [x19, #4]
  405294:	ldr	w4, [x19]
  405298:	ldr	x0, [x19, #48]
  40529c:	str	x0, [sp]
  4052a0:	add	x6, x19, #0x8
  4052a4:	mov	x3, x24
  4052a8:	mov	x2, x23
  4052ac:	mov	x1, x22
  4052b0:	mov	x0, x21
  4052b4:	bl	403ffc <__fxstatat@plt+0x24ac>
  4052b8:	str	w25, [x20]
  4052bc:	ldp	x19, x20, [sp, #32]
  4052c0:	ldp	x21, x22, [sp, #48]
  4052c4:	ldp	x23, x24, [sp, #64]
  4052c8:	ldr	x25, [sp, #80]
  4052cc:	ldp	x29, x30, [sp, #16]
  4052d0:	add	sp, sp, #0x60
  4052d4:	ret
  4052d8:	sub	sp, sp, #0x80
  4052dc:	stp	x29, x30, [sp, #16]
  4052e0:	add	x29, sp, #0x10
  4052e4:	stp	x19, x20, [sp, #32]
  4052e8:	stp	x21, x22, [sp, #48]
  4052ec:	stp	x23, x24, [sp, #64]
  4052f0:	stp	x25, x26, [sp, #80]
  4052f4:	stp	x27, x28, [sp, #96]
  4052f8:	mov	x22, x0
  4052fc:	mov	x23, x1
  405300:	mov	x20, x2
  405304:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  405308:	add	x0, x0, #0x308
  40530c:	add	x0, x0, #0x100
  405310:	cmp	x3, #0x0
  405314:	csel	x19, x0, x3, eq  // eq = none
  405318:	bl	401b10 <__errno_location@plt>
  40531c:	mov	x21, x0
  405320:	ldr	w28, [x0]
  405324:	cmp	x20, #0x0
  405328:	cset	w24, eq  // eq = none
  40532c:	ldr	w0, [x19, #4]
  405330:	orr	w24, w24, w0
  405334:	add	x27, x19, #0x8
  405338:	ldr	x7, [x19, #40]
  40533c:	ldr	w4, [x19]
  405340:	ldr	x0, [x19, #48]
  405344:	str	x0, [sp]
  405348:	mov	x6, x27
  40534c:	mov	w5, w24
  405350:	mov	x3, x23
  405354:	mov	x2, x22
  405358:	mov	x1, #0x0                   	// #0
  40535c:	mov	x0, #0x0                   	// #0
  405360:	bl	403ffc <__fxstatat@plt+0x24ac>
  405364:	mov	x25, x0
  405368:	add	x26, x0, #0x1
  40536c:	mov	x0, x26
  405370:	bl	405e80 <__fxstatat@plt+0x4330>
  405374:	str	x0, [sp, #120]
  405378:	ldr	x7, [x19, #40]
  40537c:	ldr	w4, [x19]
  405380:	ldr	x1, [x19, #48]
  405384:	str	x1, [sp]
  405388:	mov	x6, x27
  40538c:	mov	w5, w24
  405390:	mov	x3, x23
  405394:	mov	x2, x22
  405398:	mov	x1, x26
  40539c:	bl	403ffc <__fxstatat@plt+0x24ac>
  4053a0:	str	w28, [x21]
  4053a4:	cbz	x20, 4053ac <__fxstatat@plt+0x385c>
  4053a8:	str	x25, [x20]
  4053ac:	ldr	x0, [sp, #120]
  4053b0:	ldp	x19, x20, [sp, #32]
  4053b4:	ldp	x21, x22, [sp, #48]
  4053b8:	ldp	x23, x24, [sp, #64]
  4053bc:	ldp	x25, x26, [sp, #80]
  4053c0:	ldp	x27, x28, [sp, #96]
  4053c4:	ldp	x29, x30, [sp, #16]
  4053c8:	add	sp, sp, #0x80
  4053cc:	ret
  4053d0:	stp	x29, x30, [sp, #-16]!
  4053d4:	mov	x29, sp
  4053d8:	mov	x3, x2
  4053dc:	mov	x2, #0x0                   	// #0
  4053e0:	bl	4052d8 <__fxstatat@plt+0x3788>
  4053e4:	ldp	x29, x30, [sp], #16
  4053e8:	ret
  4053ec:	stp	x29, x30, [sp, #-48]!
  4053f0:	mov	x29, sp
  4053f4:	stp	x19, x20, [sp, #16]
  4053f8:	str	x21, [sp, #32]
  4053fc:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  405400:	add	x1, x0, #0x240
  405404:	ldr	x21, [x0, #576]
  405408:	ldr	w20, [x1, #8]
  40540c:	cmp	w20, #0x1
  405410:	b.le	405434 <__fxstatat@plt+0x38e4>
  405414:	add	x19, x21, #0x18
  405418:	sub	w20, w20, #0x2
  40541c:	add	x0, x21, #0x28
  405420:	add	x20, x0, x20, lsl #4
  405424:	ldr	x0, [x19], #16
  405428:	bl	4019f0 <free@plt>
  40542c:	cmp	x19, x20
  405430:	b.ne	405424 <__fxstatat@plt+0x38d4>  // b.any
  405434:	ldr	x0, [x21, #8]
  405438:	adrp	x1, 41e000 <__fxstatat@plt+0x1c4b0>
  40543c:	add	x1, x1, #0x308
  405440:	cmp	x0, x1
  405444:	b.eq	405468 <__fxstatat@plt+0x3918>  // b.none
  405448:	bl	4019f0 <free@plt>
  40544c:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  405450:	add	x0, x0, #0x240
  405454:	mov	x1, #0x100                 	// #256
  405458:	str	x1, [x0, #16]
  40545c:	adrp	x1, 41e000 <__fxstatat@plt+0x1c4b0>
  405460:	add	x1, x1, #0x308
  405464:	str	x1, [x0, #24]
  405468:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  40546c:	add	x0, x0, #0x240
  405470:	add	x0, x0, #0x10
  405474:	cmp	x21, x0
  405478:	b.eq	405494 <__fxstatat@plt+0x3944>  // b.none
  40547c:	mov	x0, x21
  405480:	bl	4019f0 <free@plt>
  405484:	adrp	x1, 41e000 <__fxstatat@plt+0x1c4b0>
  405488:	add	x0, x1, #0x240
  40548c:	add	x0, x0, #0x10
  405490:	str	x0, [x1, #576]
  405494:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  405498:	mov	w1, #0x1                   	// #1
  40549c:	str	w1, [x0, #584]
  4054a0:	ldp	x19, x20, [sp, #16]
  4054a4:	ldr	x21, [sp, #32]
  4054a8:	ldp	x29, x30, [sp], #48
  4054ac:	ret
  4054b0:	stp	x29, x30, [sp, #-16]!
  4054b4:	mov	x29, sp
  4054b8:	adrp	x3, 41e000 <__fxstatat@plt+0x1c4b0>
  4054bc:	add	x3, x3, #0x308
  4054c0:	add	x3, x3, #0x100
  4054c4:	mov	x2, #0xffffffffffffffff    	// #-1
  4054c8:	bl	404f50 <__fxstatat@plt+0x3400>
  4054cc:	ldp	x29, x30, [sp], #16
  4054d0:	ret
  4054d4:	stp	x29, x30, [sp, #-16]!
  4054d8:	mov	x29, sp
  4054dc:	adrp	x3, 41e000 <__fxstatat@plt+0x1c4b0>
  4054e0:	add	x3, x3, #0x308
  4054e4:	add	x3, x3, #0x100
  4054e8:	bl	404f50 <__fxstatat@plt+0x3400>
  4054ec:	ldp	x29, x30, [sp], #16
  4054f0:	ret
  4054f4:	stp	x29, x30, [sp, #-16]!
  4054f8:	mov	x29, sp
  4054fc:	mov	x1, x0
  405500:	mov	w0, #0x0                   	// #0
  405504:	bl	4054b0 <__fxstatat@plt+0x3960>
  405508:	ldp	x29, x30, [sp], #16
  40550c:	ret
  405510:	stp	x29, x30, [sp, #-16]!
  405514:	mov	x29, sp
  405518:	mov	x2, x1
  40551c:	mov	x1, x0
  405520:	mov	w0, #0x0                   	// #0
  405524:	bl	4054d4 <__fxstatat@plt+0x3984>
  405528:	ldp	x29, x30, [sp], #16
  40552c:	ret
  405530:	stp	x29, x30, [sp, #-96]!
  405534:	mov	x29, sp
  405538:	stp	x19, x20, [sp, #16]
  40553c:	mov	w19, w0
  405540:	mov	w0, w1
  405544:	mov	x20, x2
  405548:	add	x8, sp, #0x28
  40554c:	bl	403e7c <__fxstatat@plt+0x232c>
  405550:	add	x3, sp, #0x28
  405554:	mov	x2, #0xffffffffffffffff    	// #-1
  405558:	mov	x1, x20
  40555c:	mov	w0, w19
  405560:	bl	404f50 <__fxstatat@plt+0x3400>
  405564:	ldp	x19, x20, [sp, #16]
  405568:	ldp	x29, x30, [sp], #96
  40556c:	ret
  405570:	stp	x29, x30, [sp, #-112]!
  405574:	mov	x29, sp
  405578:	stp	x19, x20, [sp, #16]
  40557c:	str	x21, [sp, #32]
  405580:	mov	w19, w0
  405584:	mov	w0, w1
  405588:	mov	x20, x2
  40558c:	mov	x21, x3
  405590:	add	x8, sp, #0x38
  405594:	bl	403e7c <__fxstatat@plt+0x232c>
  405598:	add	x3, sp, #0x38
  40559c:	mov	x2, x21
  4055a0:	mov	x1, x20
  4055a4:	mov	w0, w19
  4055a8:	bl	404f50 <__fxstatat@plt+0x3400>
  4055ac:	ldp	x19, x20, [sp, #16]
  4055b0:	ldr	x21, [sp, #32]
  4055b4:	ldp	x29, x30, [sp], #112
  4055b8:	ret
  4055bc:	stp	x29, x30, [sp, #-16]!
  4055c0:	mov	x29, sp
  4055c4:	mov	x2, x1
  4055c8:	mov	w1, w0
  4055cc:	mov	w0, #0x0                   	// #0
  4055d0:	bl	405530 <__fxstatat@plt+0x39e0>
  4055d4:	ldp	x29, x30, [sp], #16
  4055d8:	ret
  4055dc:	stp	x29, x30, [sp, #-16]!
  4055e0:	mov	x29, sp
  4055e4:	mov	x3, x2
  4055e8:	mov	x2, x1
  4055ec:	mov	w1, w0
  4055f0:	mov	w0, #0x0                   	// #0
  4055f4:	bl	405570 <__fxstatat@plt+0x3a20>
  4055f8:	ldp	x29, x30, [sp], #16
  4055fc:	ret
  405600:	stp	x29, x30, [sp, #-96]!
  405604:	mov	x29, sp
  405608:	stp	x19, x20, [sp, #16]
  40560c:	mov	x19, x0
  405610:	mov	x20, x1
  405614:	and	w1, w2, #0xff
  405618:	adrp	x2, 41e000 <__fxstatat@plt+0x1c4b0>
  40561c:	add	x2, x2, #0x308
  405620:	add	x0, x2, #0x100
  405624:	ldp	x2, x3, [x2, #256]
  405628:	stp	x2, x3, [sp, #40]
  40562c:	ldp	x2, x3, [x0, #16]
  405630:	stp	x2, x3, [sp, #56]
  405634:	ldp	x2, x3, [x0, #32]
  405638:	stp	x2, x3, [sp, #72]
  40563c:	ldr	x0, [x0, #48]
  405640:	str	x0, [sp, #88]
  405644:	mov	w2, #0x1                   	// #1
  405648:	add	x0, sp, #0x28
  40564c:	bl	405194 <__fxstatat@plt+0x3644>
  405650:	add	x3, sp, #0x28
  405654:	mov	x2, x20
  405658:	mov	x1, x19
  40565c:	mov	w0, #0x0                   	// #0
  405660:	bl	404f50 <__fxstatat@plt+0x3400>
  405664:	ldp	x19, x20, [sp, #16]
  405668:	ldp	x29, x30, [sp], #96
  40566c:	ret
  405670:	stp	x29, x30, [sp, #-16]!
  405674:	mov	x29, sp
  405678:	mov	w2, w1
  40567c:	mov	x1, #0xffffffffffffffff    	// #-1
  405680:	bl	405600 <__fxstatat@plt+0x3ab0>
  405684:	ldp	x29, x30, [sp], #16
  405688:	ret
  40568c:	stp	x29, x30, [sp, #-16]!
  405690:	mov	x29, sp
  405694:	mov	w1, #0x3a                  	// #58
  405698:	bl	405670 <__fxstatat@plt+0x3b20>
  40569c:	ldp	x29, x30, [sp], #16
  4056a0:	ret
  4056a4:	stp	x29, x30, [sp, #-16]!
  4056a8:	mov	x29, sp
  4056ac:	mov	w2, #0x3a                  	// #58
  4056b0:	bl	405600 <__fxstatat@plt+0x3ab0>
  4056b4:	ldp	x29, x30, [sp], #16
  4056b8:	ret
  4056bc:	stp	x29, x30, [sp, #-160]!
  4056c0:	mov	x29, sp
  4056c4:	stp	x19, x20, [sp, #16]
  4056c8:	mov	w19, w0
  4056cc:	mov	w0, w1
  4056d0:	mov	x20, x2
  4056d4:	add	x8, sp, #0x20
  4056d8:	bl	403e7c <__fxstatat@plt+0x232c>
  4056dc:	ldp	x0, x1, [sp, #32]
  4056e0:	stp	x0, x1, [sp, #104]
  4056e4:	ldp	x0, x1, [sp, #48]
  4056e8:	stp	x0, x1, [sp, #120]
  4056ec:	ldp	x0, x1, [sp, #64]
  4056f0:	stp	x0, x1, [sp, #136]
  4056f4:	ldr	x0, [sp, #80]
  4056f8:	str	x0, [sp, #152]
  4056fc:	mov	w2, #0x1                   	// #1
  405700:	mov	w1, #0x3a                  	// #58
  405704:	add	x0, sp, #0x68
  405708:	bl	405194 <__fxstatat@plt+0x3644>
  40570c:	add	x3, sp, #0x68
  405710:	mov	x2, #0xffffffffffffffff    	// #-1
  405714:	mov	x1, x20
  405718:	mov	w0, w19
  40571c:	bl	404f50 <__fxstatat@plt+0x3400>
  405720:	ldp	x19, x20, [sp, #16]
  405724:	ldp	x29, x30, [sp], #160
  405728:	ret
  40572c:	stp	x29, x30, [sp, #-112]!
  405730:	mov	x29, sp
  405734:	stp	x19, x20, [sp, #16]
  405738:	str	x21, [sp, #32]
  40573c:	mov	w19, w0
  405740:	mov	x20, x3
  405744:	mov	x21, x4
  405748:	adrp	x5, 41e000 <__fxstatat@plt+0x1c4b0>
  40574c:	add	x5, x5, #0x308
  405750:	add	x0, x5, #0x100
  405754:	ldp	x4, x5, [x5, #256]
  405758:	stp	x4, x5, [sp, #56]
  40575c:	ldp	x4, x5, [x0, #16]
  405760:	stp	x4, x5, [sp, #72]
  405764:	ldp	x4, x5, [x0, #32]
  405768:	stp	x4, x5, [sp, #88]
  40576c:	ldr	x0, [x0, #48]
  405770:	str	x0, [sp, #104]
  405774:	add	x0, sp, #0x38
  405778:	bl	4051fc <__fxstatat@plt+0x36ac>
  40577c:	add	x3, sp, #0x38
  405780:	mov	x2, x21
  405784:	mov	x1, x20
  405788:	mov	w0, w19
  40578c:	bl	404f50 <__fxstatat@plt+0x3400>
  405790:	ldp	x19, x20, [sp, #16]
  405794:	ldr	x21, [sp, #32]
  405798:	ldp	x29, x30, [sp], #112
  40579c:	ret
  4057a0:	stp	x29, x30, [sp, #-16]!
  4057a4:	mov	x29, sp
  4057a8:	mov	x4, #0xffffffffffffffff    	// #-1
  4057ac:	bl	40572c <__fxstatat@plt+0x3bdc>
  4057b0:	ldp	x29, x30, [sp], #16
  4057b4:	ret
  4057b8:	stp	x29, x30, [sp, #-16]!
  4057bc:	mov	x29, sp
  4057c0:	mov	x3, x2
  4057c4:	mov	x2, x1
  4057c8:	mov	x1, x0
  4057cc:	mov	w0, #0x0                   	// #0
  4057d0:	bl	4057a0 <__fxstatat@plt+0x3c50>
  4057d4:	ldp	x29, x30, [sp], #16
  4057d8:	ret
  4057dc:	stp	x29, x30, [sp, #-16]!
  4057e0:	mov	x29, sp
  4057e4:	mov	x4, x3
  4057e8:	mov	x3, x2
  4057ec:	mov	x2, x1
  4057f0:	mov	x1, x0
  4057f4:	mov	w0, #0x0                   	// #0
  4057f8:	bl	40572c <__fxstatat@plt+0x3bdc>
  4057fc:	ldp	x29, x30, [sp], #16
  405800:	ret
  405804:	stp	x29, x30, [sp, #-16]!
  405808:	mov	x29, sp
  40580c:	adrp	x3, 41e000 <__fxstatat@plt+0x1c4b0>
  405810:	add	x3, x3, #0x240
  405814:	add	x3, x3, #0x20
  405818:	bl	404f50 <__fxstatat@plt+0x3400>
  40581c:	ldp	x29, x30, [sp], #16
  405820:	ret
  405824:	stp	x29, x30, [sp, #-16]!
  405828:	mov	x29, sp
  40582c:	mov	x2, x1
  405830:	mov	x1, x0
  405834:	mov	w0, #0x0                   	// #0
  405838:	bl	405804 <__fxstatat@plt+0x3cb4>
  40583c:	ldp	x29, x30, [sp], #16
  405840:	ret
  405844:	stp	x29, x30, [sp, #-16]!
  405848:	mov	x29, sp
  40584c:	mov	x2, #0xffffffffffffffff    	// #-1
  405850:	bl	405804 <__fxstatat@plt+0x3cb4>
  405854:	ldp	x29, x30, [sp], #16
  405858:	ret
  40585c:	stp	x29, x30, [sp, #-16]!
  405860:	mov	x29, sp
  405864:	mov	x1, x0
  405868:	mov	w0, #0x0                   	// #0
  40586c:	bl	405844 <__fxstatat@plt+0x3cf4>
  405870:	ldp	x29, x30, [sp], #16
  405874:	ret
  405878:	stp	x29, x30, [sp, #-160]!
  40587c:	mov	x29, sp
  405880:	str	x19, [sp, #16]
  405884:	mov	x19, x0
  405888:	add	x2, sp, #0x20
  40588c:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  405890:	add	x1, x1, #0x830
  405894:	mov	w0, #0x0                   	// #0
  405898:	bl	401a70 <__lxstat@plt>
  40589c:	cbnz	w0, 4058c0 <__fxstatat@plt+0x3d70>
  4058a0:	ldr	x0, [sp, #40]
  4058a4:	str	x0, [x19]
  4058a8:	ldr	x0, [sp, #32]
  4058ac:	str	x0, [x19, #8]
  4058b0:	mov	x0, x19
  4058b4:	ldr	x19, [sp, #16]
  4058b8:	ldp	x29, x30, [sp], #160
  4058bc:	ret
  4058c0:	mov	x0, #0x0                   	// #0
  4058c4:	b	4058b4 <__fxstatat@plt+0x3d64>
  4058c8:	sub	sp, sp, #0x50
  4058cc:	stp	x29, x30, [sp, #32]
  4058d0:	add	x29, sp, #0x20
  4058d4:	stp	x19, x20, [sp, #48]
  4058d8:	str	x21, [sp, #64]
  4058dc:	mov	x21, x0
  4058e0:	mov	x20, x4
  4058e4:	mov	x19, x5
  4058e8:	cbz	x1, 4059ac <__fxstatat@plt+0x3e5c>
  4058ec:	mov	x5, x3
  4058f0:	mov	x4, x2
  4058f4:	mov	x3, x1
  4058f8:	adrp	x2, 40b000 <__fxstatat@plt+0x94b0>
  4058fc:	add	x2, x2, #0x558
  405900:	mov	w1, #0x1                   	// #1
  405904:	bl	4019b0 <__fprintf_chk@plt>
  405908:	mov	w2, #0x5                   	// #5
  40590c:	adrp	x1, 40b000 <__fxstatat@plt+0x94b0>
  405910:	add	x1, x1, #0x570
  405914:	mov	x0, #0x0                   	// #0
  405918:	bl	401aa0 <dcgettext@plt>
  40591c:	mov	w4, #0x7e3                 	// #2019
  405920:	mov	x3, x0
  405924:	adrp	x2, 40b000 <__fxstatat@plt+0x94b0>
  405928:	add	x2, x2, #0x850
  40592c:	mov	w1, #0x1                   	// #1
  405930:	mov	x0, x21
  405934:	bl	4019b0 <__fprintf_chk@plt>
  405938:	mov	w2, #0x5                   	// #5
  40593c:	adrp	x1, 40b000 <__fxstatat@plt+0x94b0>
  405940:	add	x1, x1, #0x578
  405944:	mov	x0, #0x0                   	// #0
  405948:	bl	401aa0 <dcgettext@plt>
  40594c:	mov	x1, x21
  405950:	bl	401ab0 <fputs_unlocked@plt>
  405954:	cmp	x19, #0x5
  405958:	b.eq	405b40 <__fxstatat@plt+0x3ff0>  // b.none
  40595c:	b.hi	405a10 <__fxstatat@plt+0x3ec0>  // b.pmore
  405960:	cmp	x19, #0x2
  405964:	b.eq	405adc <__fxstatat@plt+0x3f8c>  // b.none
  405968:	b.ls	4059c8 <__fxstatat@plt+0x3e78>  // b.plast
  40596c:	cmp	x19, #0x3
  405970:	b.eq	405b0c <__fxstatat@plt+0x3fbc>  // b.none
  405974:	mov	w2, #0x5                   	// #5
  405978:	adrp	x1, 40b000 <__fxstatat@plt+0x94b0>
  40597c:	add	x1, x1, #0x690
  405980:	mov	x0, #0x0                   	// #0
  405984:	bl	401aa0 <dcgettext@plt>
  405988:	ldr	x6, [x20, #24]
  40598c:	ldr	x5, [x20, #16]
  405990:	ldr	x4, [x20, #8]
  405994:	ldr	x3, [x20]
  405998:	mov	x2, x0
  40599c:	mov	w1, #0x1                   	// #1
  4059a0:	mov	x0, x21
  4059a4:	bl	4019b0 <__fprintf_chk@plt>
  4059a8:	b	4059fc <__fxstatat@plt+0x3eac>
  4059ac:	mov	x4, x3
  4059b0:	mov	x3, x2
  4059b4:	adrp	x2, 40b000 <__fxstatat@plt+0x94b0>
  4059b8:	add	x2, x2, #0x568
  4059bc:	mov	w1, #0x1                   	// #1
  4059c0:	bl	4019b0 <__fprintf_chk@plt>
  4059c4:	b	405908 <__fxstatat@plt+0x3db8>
  4059c8:	cbz	x19, 4059fc <__fxstatat@plt+0x3eac>
  4059cc:	cmp	x19, #0x1
  4059d0:	b.ne	405c14 <__fxstatat@plt+0x40c4>  // b.any
  4059d4:	mov	w2, #0x5                   	// #5
  4059d8:	adrp	x1, 40b000 <__fxstatat@plt+0x94b0>
  4059dc:	add	x1, x1, #0x648
  4059e0:	mov	x0, #0x0                   	// #0
  4059e4:	bl	401aa0 <dcgettext@plt>
  4059e8:	ldr	x3, [x20]
  4059ec:	mov	x2, x0
  4059f0:	mov	w1, #0x1                   	// #1
  4059f4:	mov	x0, x21
  4059f8:	bl	4019b0 <__fprintf_chk@plt>
  4059fc:	ldp	x19, x20, [sp, #48]
  405a00:	ldr	x21, [sp, #64]
  405a04:	ldp	x29, x30, [sp, #32]
  405a08:	add	sp, sp, #0x50
  405a0c:	ret
  405a10:	cmp	x19, #0x8
  405a14:	b.eq	405bc0 <__fxstatat@plt+0x4070>  // b.none
  405a18:	b.ls	405a80 <__fxstatat@plt+0x3f30>  // b.plast
  405a1c:	cmp	x19, #0x9
  405a20:	b.ne	405c14 <__fxstatat@plt+0x40c4>  // b.any
  405a24:	mov	w2, #0x5                   	// #5
  405a28:	adrp	x1, 40b000 <__fxstatat@plt+0x94b0>
  405a2c:	add	x1, x1, #0x760
  405a30:	mov	x0, #0x0                   	// #0
  405a34:	bl	401aa0 <dcgettext@plt>
  405a38:	ldr	x1, [x20, #64]
  405a3c:	str	x1, [sp, #24]
  405a40:	ldr	x1, [x20, #56]
  405a44:	str	x1, [sp, #16]
  405a48:	ldr	x1, [x20, #48]
  405a4c:	str	x1, [sp, #8]
  405a50:	ldr	x1, [x20, #40]
  405a54:	str	x1, [sp]
  405a58:	ldr	x7, [x20, #32]
  405a5c:	ldr	x6, [x20, #24]
  405a60:	ldr	x5, [x20, #16]
  405a64:	ldr	x4, [x20, #8]
  405a68:	ldr	x3, [x20]
  405a6c:	mov	x2, x0
  405a70:	mov	w1, #0x1                   	// #1
  405a74:	mov	x0, x21
  405a78:	bl	4019b0 <__fprintf_chk@plt>
  405a7c:	b	4059fc <__fxstatat@plt+0x3eac>
  405a80:	cmp	x19, #0x6
  405a84:	b.eq	405b7c <__fxstatat@plt+0x402c>  // b.none
  405a88:	cmp	x19, #0x7
  405a8c:	b.ne	405c14 <__fxstatat@plt+0x40c4>  // b.any
  405a90:	mov	w2, #0x5                   	// #5
  405a94:	adrp	x1, 40b000 <__fxstatat@plt+0x94b0>
  405a98:	add	x1, x1, #0x700
  405a9c:	mov	x0, #0x0                   	// #0
  405aa0:	bl	401aa0 <dcgettext@plt>
  405aa4:	ldr	x1, [x20, #48]
  405aa8:	str	x1, [sp, #8]
  405aac:	ldr	x1, [x20, #40]
  405ab0:	str	x1, [sp]
  405ab4:	ldr	x7, [x20, #32]
  405ab8:	ldr	x6, [x20, #24]
  405abc:	ldr	x5, [x20, #16]
  405ac0:	ldr	x4, [x20, #8]
  405ac4:	ldr	x3, [x20]
  405ac8:	mov	x2, x0
  405acc:	mov	w1, #0x1                   	// #1
  405ad0:	mov	x0, x21
  405ad4:	bl	4019b0 <__fprintf_chk@plt>
  405ad8:	b	4059fc <__fxstatat@plt+0x3eac>
  405adc:	mov	w2, #0x5                   	// #5
  405ae0:	adrp	x1, 40b000 <__fxstatat@plt+0x94b0>
  405ae4:	add	x1, x1, #0x658
  405ae8:	mov	x0, #0x0                   	// #0
  405aec:	bl	401aa0 <dcgettext@plt>
  405af0:	ldr	x4, [x20, #8]
  405af4:	ldr	x3, [x20]
  405af8:	mov	x2, x0
  405afc:	mov	w1, #0x1                   	// #1
  405b00:	mov	x0, x21
  405b04:	bl	4019b0 <__fprintf_chk@plt>
  405b08:	b	4059fc <__fxstatat@plt+0x3eac>
  405b0c:	mov	w2, #0x5                   	// #5
  405b10:	adrp	x1, 40b000 <__fxstatat@plt+0x94b0>
  405b14:	add	x1, x1, #0x670
  405b18:	mov	x0, #0x0                   	// #0
  405b1c:	bl	401aa0 <dcgettext@plt>
  405b20:	ldr	x5, [x20, #16]
  405b24:	ldr	x4, [x20, #8]
  405b28:	ldr	x3, [x20]
  405b2c:	mov	x2, x0
  405b30:	mov	w1, #0x1                   	// #1
  405b34:	mov	x0, x21
  405b38:	bl	4019b0 <__fprintf_chk@plt>
  405b3c:	b	4059fc <__fxstatat@plt+0x3eac>
  405b40:	mov	w2, #0x5                   	// #5
  405b44:	adrp	x1, 40b000 <__fxstatat@plt+0x94b0>
  405b48:	add	x1, x1, #0x6b0
  405b4c:	mov	x0, #0x0                   	// #0
  405b50:	bl	401aa0 <dcgettext@plt>
  405b54:	ldr	x7, [x20, #32]
  405b58:	ldr	x6, [x20, #24]
  405b5c:	ldr	x5, [x20, #16]
  405b60:	ldr	x4, [x20, #8]
  405b64:	ldr	x3, [x20]
  405b68:	mov	x2, x0
  405b6c:	mov	w1, #0x1                   	// #1
  405b70:	mov	x0, x21
  405b74:	bl	4019b0 <__fprintf_chk@plt>
  405b78:	b	4059fc <__fxstatat@plt+0x3eac>
  405b7c:	mov	w2, #0x5                   	// #5
  405b80:	adrp	x1, 40b000 <__fxstatat@plt+0x94b0>
  405b84:	add	x1, x1, #0x6d8
  405b88:	mov	x0, #0x0                   	// #0
  405b8c:	bl	401aa0 <dcgettext@plt>
  405b90:	ldr	x1, [x20, #40]
  405b94:	str	x1, [sp]
  405b98:	ldr	x7, [x20, #32]
  405b9c:	ldr	x6, [x20, #24]
  405ba0:	ldr	x5, [x20, #16]
  405ba4:	ldr	x4, [x20, #8]
  405ba8:	ldr	x3, [x20]
  405bac:	mov	x2, x0
  405bb0:	mov	w1, #0x1                   	// #1
  405bb4:	mov	x0, x21
  405bb8:	bl	4019b0 <__fprintf_chk@plt>
  405bbc:	b	4059fc <__fxstatat@plt+0x3eac>
  405bc0:	mov	w2, #0x5                   	// #5
  405bc4:	adrp	x1, 40b000 <__fxstatat@plt+0x94b0>
  405bc8:	add	x1, x1, #0x730
  405bcc:	mov	x0, #0x0                   	// #0
  405bd0:	bl	401aa0 <dcgettext@plt>
  405bd4:	ldr	x1, [x20, #56]
  405bd8:	str	x1, [sp, #16]
  405bdc:	ldr	x1, [x20, #48]
  405be0:	str	x1, [sp, #8]
  405be4:	ldr	x1, [x20, #40]
  405be8:	str	x1, [sp]
  405bec:	ldr	x7, [x20, #32]
  405bf0:	ldr	x6, [x20, #24]
  405bf4:	ldr	x5, [x20, #16]
  405bf8:	ldr	x4, [x20, #8]
  405bfc:	ldr	x3, [x20]
  405c00:	mov	x2, x0
  405c04:	mov	w1, #0x1                   	// #1
  405c08:	mov	x0, x21
  405c0c:	bl	4019b0 <__fprintf_chk@plt>
  405c10:	b	4059fc <__fxstatat@plt+0x3eac>
  405c14:	mov	w2, #0x5                   	// #5
  405c18:	adrp	x1, 40b000 <__fxstatat@plt+0x94b0>
  405c1c:	add	x1, x1, #0x798
  405c20:	mov	x0, #0x0                   	// #0
  405c24:	bl	401aa0 <dcgettext@plt>
  405c28:	ldr	x1, [x20, #64]
  405c2c:	str	x1, [sp, #24]
  405c30:	ldr	x1, [x20, #56]
  405c34:	str	x1, [sp, #16]
  405c38:	ldr	x1, [x20, #48]
  405c3c:	str	x1, [sp, #8]
  405c40:	ldr	x1, [x20, #40]
  405c44:	str	x1, [sp]
  405c48:	ldr	x7, [x20, #32]
  405c4c:	ldr	x6, [x20, #24]
  405c50:	ldr	x5, [x20, #16]
  405c54:	ldr	x4, [x20, #8]
  405c58:	ldr	x3, [x20]
  405c5c:	mov	x2, x0
  405c60:	mov	w1, #0x1                   	// #1
  405c64:	mov	x0, x21
  405c68:	bl	4019b0 <__fprintf_chk@plt>
  405c6c:	b	4059fc <__fxstatat@plt+0x3eac>
  405c70:	stp	x29, x30, [sp, #-16]!
  405c74:	mov	x29, sp
  405c78:	ldr	x5, [x4]
  405c7c:	cbz	x5, 405c9c <__fxstatat@plt+0x414c>
  405c80:	mov	x5, #0x0                   	// #0
  405c84:	add	x5, x5, #0x1
  405c88:	ldr	x6, [x4, x5, lsl #3]
  405c8c:	cbnz	x6, 405c84 <__fxstatat@plt+0x4134>
  405c90:	bl	4058c8 <__fxstatat@plt+0x3d78>
  405c94:	ldp	x29, x30, [sp], #16
  405c98:	ret
  405c9c:	mov	x5, #0x0                   	// #0
  405ca0:	b	405c90 <__fxstatat@plt+0x4140>
  405ca4:	stp	x29, x30, [sp, #-96]!
  405ca8:	mov	x29, sp
  405cac:	ldr	x7, [x4]
  405cb0:	ldr	w8, [x4, #24]
  405cb4:	ldr	x11, [x4, #8]
  405cb8:	add	x4, sp, #0x10
  405cbc:	mov	x5, #0x0                   	// #0
  405cc0:	b	405cfc <__fxstatat@plt+0x41ac>
  405cc4:	add	w9, w8, #0x8
  405cc8:	cmp	w9, #0x0
  405ccc:	b.le	405d10 <__fxstatat@plt+0x41c0>
  405cd0:	add	x10, x7, #0xf
  405cd4:	mov	w8, w9
  405cd8:	mov	x6, x7
  405cdc:	and	x7, x10, #0xfffffffffffffff8
  405ce0:	ldr	x6, [x6]
  405ce4:	str	x6, [x4]
  405ce8:	cbz	x6, 405d1c <__fxstatat@plt+0x41cc>
  405cec:	add	x5, x5, #0x1
  405cf0:	add	x4, x4, #0x8
  405cf4:	cmp	x5, #0xa
  405cf8:	b.eq	405d1c <__fxstatat@plt+0x41cc>  // b.none
  405cfc:	tbnz	w8, #31, 405cc4 <__fxstatat@plt+0x4174>
  405d00:	add	x9, x7, #0xf
  405d04:	mov	x6, x7
  405d08:	and	x7, x9, #0xfffffffffffffff8
  405d0c:	b	405ce0 <__fxstatat@plt+0x4190>
  405d10:	add	x6, x11, w8, sxtw
  405d14:	mov	w8, w9
  405d18:	b	405ce0 <__fxstatat@plt+0x4190>
  405d1c:	add	x4, sp, #0x10
  405d20:	bl	4058c8 <__fxstatat@plt+0x3d78>
  405d24:	ldp	x29, x30, [sp], #96
  405d28:	ret
  405d2c:	stp	x29, x30, [sp, #-240]!
  405d30:	mov	x29, sp
  405d34:	str	x4, [sp, #208]
  405d38:	str	x5, [sp, #216]
  405d3c:	str	x6, [sp, #224]
  405d40:	str	x7, [sp, #232]
  405d44:	str	q0, [sp, #80]
  405d48:	str	q1, [sp, #96]
  405d4c:	str	q2, [sp, #112]
  405d50:	str	q3, [sp, #128]
  405d54:	str	q4, [sp, #144]
  405d58:	str	q5, [sp, #160]
  405d5c:	str	q6, [sp, #176]
  405d60:	str	q7, [sp, #192]
  405d64:	add	x4, sp, #0xf0
  405d68:	str	x4, [sp, #48]
  405d6c:	str	x4, [sp, #56]
  405d70:	add	x4, sp, #0xd0
  405d74:	str	x4, [sp, #64]
  405d78:	mov	w4, #0xffffffe0            	// #-32
  405d7c:	str	w4, [sp, #72]
  405d80:	mov	w4, #0xffffff80            	// #-128
  405d84:	str	w4, [sp, #76]
  405d88:	ldp	x4, x5, [sp, #48]
  405d8c:	stp	x4, x5, [sp, #16]
  405d90:	ldp	x4, x5, [sp, #64]
  405d94:	stp	x4, x5, [sp, #32]
  405d98:	add	x4, sp, #0x10
  405d9c:	bl	405ca4 <__fxstatat@plt+0x4154>
  405da0:	ldp	x29, x30, [sp], #240
  405da4:	ret
  405da8:	stp	x29, x30, [sp, #-16]!
  405dac:	mov	x29, sp
  405db0:	mov	w2, #0x5                   	// #5
  405db4:	adrp	x1, 40b000 <__fxstatat@plt+0x94b0>
  405db8:	add	x1, x1, #0x7d8
  405dbc:	mov	x0, #0x0                   	// #0
  405dc0:	bl	401aa0 <dcgettext@plt>
  405dc4:	adrp	x2, 40a000 <__fxstatat@plt+0x84b0>
  405dc8:	add	x2, x2, #0xf58
  405dcc:	mov	x1, x0
  405dd0:	mov	w0, #0x1                   	// #1
  405dd4:	bl	4018a0 <__printf_chk@plt>
  405dd8:	mov	w2, #0x5                   	// #5
  405ddc:	adrp	x1, 40b000 <__fxstatat@plt+0x94b0>
  405de0:	add	x1, x1, #0x7f0
  405de4:	mov	x0, #0x0                   	// #0
  405de8:	bl	401aa0 <dcgettext@plt>
  405dec:	adrp	x3, 40a000 <__fxstatat@plt+0x84b0>
  405df0:	add	x3, x3, #0x5f8
  405df4:	adrp	x2, 40a000 <__fxstatat@plt+0x84b0>
  405df8:	add	x2, x2, #0x620
  405dfc:	mov	x1, x0
  405e00:	mov	w0, #0x1                   	// #1
  405e04:	bl	4018a0 <__printf_chk@plt>
  405e08:	mov	w2, #0x5                   	// #5
  405e0c:	adrp	x1, 40b000 <__fxstatat@plt+0x94b0>
  405e10:	add	x1, x1, #0x808
  405e14:	mov	x0, #0x0                   	// #0
  405e18:	bl	401aa0 <dcgettext@plt>
  405e1c:	adrp	x1, 41e000 <__fxstatat@plt+0x1c4b0>
  405e20:	ldr	x1, [x1, #696]
  405e24:	bl	401ab0 <fputs_unlocked@plt>
  405e28:	ldp	x29, x30, [sp], #16
  405e2c:	ret
  405e30:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  405e34:	ldrb	w0, [x0, #1088]
  405e38:	cbz	w0, 405e48 <__fxstatat@plt+0x42f8>
  405e3c:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  405e40:	ldrb	w0, [x0, #1089]
  405e44:	ret
  405e48:	stp	x29, x30, [sp, #-16]!
  405e4c:	mov	x29, sp
  405e50:	bl	4017c0 <geteuid@plt>
  405e54:	adrp	x1, 41e000 <__fxstatat@plt+0x1c4b0>
  405e58:	add	x2, x1, #0x440
  405e5c:	cmp	w0, #0x0
  405e60:	cset	w0, eq  // eq = none
  405e64:	strb	w0, [x2, #1]
  405e68:	mov	w0, #0x1                   	// #1
  405e6c:	strb	w0, [x1, #1088]
  405e70:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  405e74:	ldrb	w0, [x0, #1089]
  405e78:	ldp	x29, x30, [sp], #16
  405e7c:	ret
  405e80:	stp	x29, x30, [sp, #-32]!
  405e84:	mov	x29, sp
  405e88:	str	x19, [sp, #16]
  405e8c:	mov	x19, x0
  405e90:	bl	401850 <malloc@plt>
  405e94:	cmp	x0, #0x0
  405e98:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  405e9c:	b.ne	405eac <__fxstatat@plt+0x435c>  // b.any
  405ea0:	ldr	x19, [sp, #16]
  405ea4:	ldp	x29, x30, [sp], #32
  405ea8:	ret
  405eac:	bl	40610c <__fxstatat@plt+0x45bc>
  405eb0:	stp	x29, x30, [sp, #-16]!
  405eb4:	mov	x29, sp
  405eb8:	mul	x3, x0, x1
  405ebc:	umulh	x2, x0, x1
  405ec0:	cmp	x2, #0x0
  405ec4:	cset	x2, ne  // ne = any
  405ec8:	cmp	x3, #0x0
  405ecc:	csinc	x2, x2, xzr, ge  // ge = tcont
  405ed0:	cbnz	w2, 405ee4 <__fxstatat@plt+0x4394>
  405ed4:	mul	x0, x0, x1
  405ed8:	bl	405e80 <__fxstatat@plt+0x4330>
  405edc:	ldp	x29, x30, [sp], #16
  405ee0:	ret
  405ee4:	bl	40610c <__fxstatat@plt+0x45bc>
  405ee8:	stp	x29, x30, [sp, #-16]!
  405eec:	mov	x29, sp
  405ef0:	bl	405e80 <__fxstatat@plt+0x4330>
  405ef4:	ldp	x29, x30, [sp], #16
  405ef8:	ret
  405efc:	stp	x29, x30, [sp, #-32]!
  405f00:	mov	x29, sp
  405f04:	cmp	x1, #0x0
  405f08:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  405f0c:	b.ne	405f34 <__fxstatat@plt+0x43e4>  // b.any
  405f10:	str	x19, [sp, #16]
  405f14:	mov	x19, x1
  405f18:	bl	4018f0 <realloc@plt>
  405f1c:	cmp	x0, #0x0
  405f20:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  405f24:	b.ne	405f40 <__fxstatat@plt+0x43f0>  // b.any
  405f28:	ldr	x19, [sp, #16]
  405f2c:	ldp	x29, x30, [sp], #32
  405f30:	ret
  405f34:	bl	4019f0 <free@plt>
  405f38:	mov	x0, #0x0                   	// #0
  405f3c:	b	405f2c <__fxstatat@plt+0x43dc>
  405f40:	bl	40610c <__fxstatat@plt+0x45bc>
  405f44:	stp	x29, x30, [sp, #-16]!
  405f48:	mov	x29, sp
  405f4c:	mul	x4, x1, x2
  405f50:	umulh	x3, x1, x2
  405f54:	cmp	x3, #0x0
  405f58:	cset	x3, ne  // ne = any
  405f5c:	cmp	x4, #0x0
  405f60:	csinc	x3, x3, xzr, ge  // ge = tcont
  405f64:	cbnz	w3, 405f78 <__fxstatat@plt+0x4428>
  405f68:	mul	x1, x1, x2
  405f6c:	bl	405efc <__fxstatat@plt+0x43ac>
  405f70:	ldp	x29, x30, [sp], #16
  405f74:	ret
  405f78:	bl	40610c <__fxstatat@plt+0x45bc>
  405f7c:	stp	x29, x30, [sp, #-16]!
  405f80:	mov	x29, sp
  405f84:	ldr	x3, [x1]
  405f88:	cbz	x0, 405fbc <__fxstatat@plt+0x446c>
  405f8c:	mov	x4, #0x5555555555555555    	// #6148914691236517205
  405f90:	movk	x4, #0x5554
  405f94:	udiv	x4, x4, x2
  405f98:	cmp	x4, x3
  405f9c:	b.ls	405ff0 <__fxstatat@plt+0x44a0>  // b.plast
  405fa0:	add	x4, x3, #0x1
  405fa4:	add	x3, x4, x3, lsr #1
  405fa8:	str	x3, [x1]
  405fac:	mul	x1, x3, x2
  405fb0:	bl	405efc <__fxstatat@plt+0x43ac>
  405fb4:	ldp	x29, x30, [sp], #16
  405fb8:	ret
  405fbc:	cbnz	x3, 405fd0 <__fxstatat@plt+0x4480>
  405fc0:	mov	x3, #0x80                  	// #128
  405fc4:	udiv	x3, x3, x2
  405fc8:	cmp	x2, #0x80
  405fcc:	cinc	x3, x3, hi  // hi = pmore
  405fd0:	mul	x5, x3, x2
  405fd4:	umulh	x4, x3, x2
  405fd8:	cmp	x4, #0x0
  405fdc:	cset	x4, ne  // ne = any
  405fe0:	cmp	x5, #0x0
  405fe4:	csinc	x4, x4, xzr, ge  // ge = tcont
  405fe8:	cbz	w4, 405fa8 <__fxstatat@plt+0x4458>
  405fec:	bl	40610c <__fxstatat@plt+0x45bc>
  405ff0:	bl	40610c <__fxstatat@plt+0x45bc>
  405ff4:	stp	x29, x30, [sp, #-16]!
  405ff8:	mov	x29, sp
  405ffc:	mov	x2, x1
  406000:	ldr	x1, [x1]
  406004:	cbz	x0, 406030 <__fxstatat@plt+0x44e0>
  406008:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  40600c:	movk	x3, #0x5553
  406010:	cmp	x1, x3
  406014:	b.hi	40603c <__fxstatat@plt+0x44ec>  // b.pmore
  406018:	add	x3, x1, #0x1
  40601c:	add	x1, x3, x1, lsr #1
  406020:	str	x1, [x2]
  406024:	bl	405efc <__fxstatat@plt+0x43ac>
  406028:	ldp	x29, x30, [sp], #16
  40602c:	ret
  406030:	cbz	x1, 406040 <__fxstatat@plt+0x44f0>
  406034:	tbz	x1, #63, 406020 <__fxstatat@plt+0x44d0>
  406038:	bl	40610c <__fxstatat@plt+0x45bc>
  40603c:	bl	40610c <__fxstatat@plt+0x45bc>
  406040:	mov	x1, #0x80                  	// #128
  406044:	b	406020 <__fxstatat@plt+0x44d0>
  406048:	stp	x29, x30, [sp, #-32]!
  40604c:	mov	x29, sp
  406050:	str	x19, [sp, #16]
  406054:	mov	x19, x0
  406058:	bl	405e80 <__fxstatat@plt+0x4330>
  40605c:	mov	x2, x19
  406060:	mov	w1, #0x0                   	// #0
  406064:	bl	4018c0 <memset@plt>
  406068:	ldr	x19, [sp, #16]
  40606c:	ldp	x29, x30, [sp], #32
  406070:	ret
  406074:	stp	x29, x30, [sp, #-16]!
  406078:	mov	x29, sp
  40607c:	mul	x3, x0, x1
  406080:	umulh	x2, x0, x1
  406084:	cmp	x2, #0x0
  406088:	cset	x2, ne  // ne = any
  40608c:	cmp	x3, #0x0
  406090:	csinc	x2, x2, xzr, ge  // ge = tcont
  406094:	cbnz	w2, 4060a8 <__fxstatat@plt+0x4558>
  406098:	bl	4018d0 <calloc@plt>
  40609c:	cbz	x0, 4060a8 <__fxstatat@plt+0x4558>
  4060a0:	ldp	x29, x30, [sp], #16
  4060a4:	ret
  4060a8:	bl	40610c <__fxstatat@plt+0x45bc>
  4060ac:	stp	x29, x30, [sp, #-32]!
  4060b0:	mov	x29, sp
  4060b4:	stp	x19, x20, [sp, #16]
  4060b8:	mov	x20, x0
  4060bc:	mov	x19, x1
  4060c0:	mov	x0, x1
  4060c4:	bl	405e80 <__fxstatat@plt+0x4330>
  4060c8:	mov	x2, x19
  4060cc:	mov	x1, x20
  4060d0:	bl	401740 <memcpy@plt>
  4060d4:	ldp	x19, x20, [sp, #16]
  4060d8:	ldp	x29, x30, [sp], #32
  4060dc:	ret
  4060e0:	stp	x29, x30, [sp, #-32]!
  4060e4:	mov	x29, sp
  4060e8:	str	x19, [sp, #16]
  4060ec:	mov	x19, x0
  4060f0:	bl	401770 <strlen@plt>
  4060f4:	add	x1, x0, #0x1
  4060f8:	mov	x0, x19
  4060fc:	bl	4060ac <__fxstatat@plt+0x455c>
  406100:	ldr	x19, [sp, #16]
  406104:	ldp	x29, x30, [sp], #32
  406108:	ret
  40610c:	stp	x29, x30, [sp, #-32]!
  406110:	mov	x29, sp
  406114:	str	x19, [sp, #16]
  406118:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  40611c:	ldr	w19, [x0, #568]
  406120:	mov	w2, #0x5                   	// #5
  406124:	adrp	x1, 40b000 <__fxstatat@plt+0x94b0>
  406128:	add	x1, x1, #0x880
  40612c:	mov	x0, #0x0                   	// #0
  406130:	bl	401aa0 <dcgettext@plt>
  406134:	mov	x3, x0
  406138:	adrp	x2, 40a000 <__fxstatat@plt+0x84b0>
  40613c:	add	x2, x2, #0xd10
  406140:	mov	w1, #0x0                   	// #0
  406144:	mov	w0, w19
  406148:	bl	401790 <error@plt>
  40614c:	bl	401950 <abort@plt>
  406150:	stp	x29, x30, [sp, #-16]!
  406154:	mov	x29, sp
  406158:	orr	w1, w1, #0x200
  40615c:	bl	407818 <__fxstatat@plt+0x5cc8>
  406160:	cbz	x0, 40616c <__fxstatat@plt+0x461c>
  406164:	ldp	x29, x30, [sp], #16
  406168:	ret
  40616c:	bl	401b10 <__errno_location@plt>
  406170:	ldr	w0, [x0]
  406174:	cmp	w0, #0x16
  406178:	b.eq	406180 <__fxstatat@plt+0x4630>  // b.none
  40617c:	bl	40610c <__fxstatat@plt+0x45bc>
  406180:	adrp	x3, 40b000 <__fxstatat@plt+0x94b0>
  406184:	add	x3, x3, #0x8b8
  406188:	mov	w2, #0x29                  	// #41
  40618c:	adrp	x1, 40b000 <__fxstatat@plt+0x94b0>
  406190:	add	x1, x1, #0x898
  406194:	adrp	x0, 40b000 <__fxstatat@plt+0x94b0>
  406198:	add	x0, x0, #0x8a8
  40619c:	bl	401b00 <__assert_fail@plt>
  4061a0:	ldr	w2, [x0, #72]
  4061a4:	mov	w0, #0x11                  	// #17
  4061a8:	and	w2, w2, w0
  4061ac:	mov	w0, #0x1                   	// #1
  4061b0:	cmp	w2, #0x10
  4061b4:	b.eq	4061c4 <__fxstatat@plt+0x4674>  // b.none
  4061b8:	mov	w0, #0x0                   	// #0
  4061bc:	cmp	w2, #0x11
  4061c0:	b.eq	4061c8 <__fxstatat@plt+0x4678>  // b.none
  4061c4:	ret
  4061c8:	ldr	x0, [x1, #88]
  4061cc:	cmp	x0, #0x0
  4061d0:	cset	w0, ne  // ne = any
  4061d4:	b	4061c4 <__fxstatat@plt+0x4674>
  4061d8:	stp	x29, x30, [sp, #-48]!
  4061dc:	mov	x29, sp
  4061e0:	str	x19, [sp, #16]
  4061e4:	str	xzr, [sp, #40]
  4061e8:	str	xzr, [sp, #32]
  4061ec:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  4061f0:	ldr	x3, [x0, #704]
  4061f4:	mov	w2, #0xa                   	// #10
  4061f8:	add	x1, sp, #0x20
  4061fc:	add	x0, sp, #0x28
  406200:	bl	401b30 <__getdelim@plt>
  406204:	mov	w19, #0x0                   	// #0
  406208:	cmp	x0, #0x0
  40620c:	b.le	406234 <__fxstatat@plt+0x46e4>
  406210:	sub	x0, x0, #0x1
  406214:	ldr	x1, [sp, #40]
  406218:	ldrb	w2, [x1, x0]
  40621c:	cmp	w2, #0xa
  406220:	b.eq	40624c <__fxstatat@plt+0x46fc>  // b.none
  406224:	ldr	x0, [sp, #40]
  406228:	bl	4017b0 <rpmatch@plt>
  40622c:	cmp	w0, #0x0
  406230:	cset	w19, gt
  406234:	ldr	x0, [sp, #40]
  406238:	bl	4019f0 <free@plt>
  40623c:	mov	w0, w19
  406240:	ldr	x19, [sp, #16]
  406244:	ldp	x29, x30, [sp], #48
  406248:	ret
  40624c:	strb	wzr, [x1, x0]
  406250:	b	406224 <__fxstatat@plt+0x46d4>
  406254:	stp	x29, x30, [sp, #-32]!
  406258:	mov	x29, sp
  40625c:	str	x19, [sp, #16]
  406260:	mov	x19, x0
  406264:	cbz	x0, 406270 <__fxstatat@plt+0x4720>
  406268:	bl	401ac0 <__freading@plt>
  40626c:	cbnz	w0, 406284 <__fxstatat@plt+0x4734>
  406270:	mov	x0, x19
  406274:	bl	401a50 <fflush@plt>
  406278:	ldr	x19, [sp, #16]
  40627c:	ldp	x29, x30, [sp], #32
  406280:	ret
  406284:	ldr	w0, [x19]
  406288:	tbnz	w0, #8, 406298 <__fxstatat@plt+0x4748>
  40628c:	mov	x0, x19
  406290:	bl	401a50 <fflush@plt>
  406294:	b	406278 <__fxstatat@plt+0x4728>
  406298:	mov	w2, #0x1                   	// #1
  40629c:	mov	x1, #0x0                   	// #0
  4062a0:	mov	x0, x19
  4062a4:	bl	4062f0 <__fxstatat@plt+0x47a0>
  4062a8:	b	40628c <__fxstatat@plt+0x473c>
  4062ac:	ldr	x2, [x0, #40]
  4062b0:	ldr	x1, [x0, #32]
  4062b4:	cmp	x2, x1
  4062b8:	b.hi	4062e8 <__fxstatat@plt+0x4798>  // b.pmore
  4062bc:	ldr	x1, [x0, #16]
  4062c0:	ldr	x2, [x0, #8]
  4062c4:	sub	x1, x1, x2
  4062c8:	ldr	w3, [x0]
  4062cc:	mov	x2, #0x0                   	// #0
  4062d0:	tbz	w3, #8, 4062e0 <__fxstatat@plt+0x4790>
  4062d4:	ldr	x2, [x0, #88]
  4062d8:	ldr	x0, [x0, #72]
  4062dc:	sub	x2, x2, x0
  4062e0:	add	x0, x1, x2
  4062e4:	ret
  4062e8:	mov	x0, #0x0                   	// #0
  4062ec:	b	4062e4 <__fxstatat@plt+0x4794>
  4062f0:	stp	x29, x30, [sp, #-48]!
  4062f4:	mov	x29, sp
  4062f8:	stp	x19, x20, [sp, #16]
  4062fc:	str	x21, [sp, #32]
  406300:	mov	x19, x0
  406304:	mov	x20, x1
  406308:	mov	w21, w2
  40630c:	ldr	x1, [x0, #16]
  406310:	ldr	x0, [x0, #8]
  406314:	cmp	x1, x0
  406318:	b.eq	40633c <__fxstatat@plt+0x47ec>  // b.none
  40631c:	mov	w2, w21
  406320:	mov	x1, x20
  406324:	mov	x0, x19
  406328:	bl	4019e0 <fseeko@plt>
  40632c:	ldp	x19, x20, [sp, #16]
  406330:	ldr	x21, [sp, #32]
  406334:	ldp	x29, x30, [sp], #48
  406338:	ret
  40633c:	ldr	x1, [x19, #40]
  406340:	ldr	x0, [x19, #32]
  406344:	cmp	x1, x0
  406348:	b.ne	40631c <__fxstatat@plt+0x47cc>  // b.any
  40634c:	ldr	x0, [x19, #72]
  406350:	cbnz	x0, 40631c <__fxstatat@plt+0x47cc>
  406354:	mov	x0, x19
  406358:	bl	401820 <fileno@plt>
  40635c:	mov	w2, w21
  406360:	mov	x1, x20
  406364:	bl	401800 <lseek@plt>
  406368:	cmn	x0, #0x1
  40636c:	b.eq	406388 <__fxstatat@plt+0x4838>  // b.none
  406370:	ldr	w1, [x19]
  406374:	and	w1, w1, #0xffffffef
  406378:	str	w1, [x19]
  40637c:	str	x0, [x19, #144]
  406380:	mov	w0, #0x0                   	// #0
  406384:	b	40632c <__fxstatat@plt+0x47dc>
  406388:	mov	w0, #0xffffffff            	// #-1
  40638c:	b	40632c <__fxstatat@plt+0x47dc>
  406390:	ldr	x3, [x0, #8]
  406394:	ldr	x2, [x1, #8]
  406398:	cmp	x3, x2
  40639c:	b.eq	4063a8 <__fxstatat@plt+0x4858>  // b.none
  4063a0:	mov	w0, #0x0                   	// #0
  4063a4:	ret
  4063a8:	ldr	x2, [x0]
  4063ac:	ldr	x0, [x1]
  4063b0:	cmp	x2, x0
  4063b4:	cset	w0, eq  // eq = none
  4063b8:	b	4063a4 <__fxstatat@plt+0x4854>
  4063bc:	ldr	x0, [x0, #8]
  4063c0:	udiv	x2, x0, x1
  4063c4:	msub	x0, x2, x1, x0
  4063c8:	ret
  4063cc:	ldr	x0, [x0]
  4063d0:	udiv	x2, x0, x1
  4063d4:	msub	x0, x2, x1, x0
  4063d8:	ret
  4063dc:	ldr	x2, [x0]
  4063e0:	ldr	x0, [x1]
  4063e4:	cmp	x2, x0
  4063e8:	cset	w0, eq  // eq = none
  4063ec:	ret
  4063f0:	ldr	x0, [x0]
  4063f4:	ldr	x2, [x0, #128]
  4063f8:	ldr	x0, [x1]
  4063fc:	ldr	x0, [x0, #128]
  406400:	cmp	x2, x0
  406404:	b.cc	406414 <__fxstatat@plt+0x48c4>  // b.lo, b.ul, b.last
  406408:	cmp	x2, x0
  40640c:	cset	w0, hi  // hi = pmore
  406410:	ret
  406414:	mov	w0, #0xffffffff            	// #-1
  406418:	b	406410 <__fxstatat@plt+0x48c0>
  40641c:	stp	x29, x30, [sp, #-32]!
  406420:	mov	x29, sp
  406424:	str	x19, [sp, #16]
  406428:	mov	x19, x0
  40642c:	ldr	x0, [x0, #48]
  406430:	add	x1, x1, #0x100
  406434:	adds	x1, x1, x0
  406438:	b.cs	406460 <__fxstatat@plt+0x4910>  // b.hs, b.nlast
  40643c:	str	x1, [x19, #48]
  406440:	ldr	x0, [x19, #32]
  406444:	bl	4018f0 <realloc@plt>
  406448:	cbz	x0, 406480 <__fxstatat@plt+0x4930>
  40644c:	str	x0, [x19, #32]
  406450:	mov	w0, #0x1                   	// #1
  406454:	ldr	x19, [sp, #16]
  406458:	ldp	x29, x30, [sp], #32
  40645c:	ret
  406460:	ldr	x0, [x19, #32]
  406464:	bl	4019f0 <free@plt>
  406468:	str	xzr, [x19, #32]
  40646c:	bl	401b10 <__errno_location@plt>
  406470:	mov	w1, #0x24                  	// #36
  406474:	str	w1, [x0]
  406478:	mov	w0, #0x0                   	// #0
  40647c:	b	406454 <__fxstatat@plt+0x4904>
  406480:	ldr	x0, [x19, #32]
  406484:	bl	4019f0 <free@plt>
  406488:	str	xzr, [x19, #32]
  40648c:	mov	w0, #0x0                   	// #0
  406490:	b	406454 <__fxstatat@plt+0x4904>
  406494:	stp	x29, x30, [sp, #-48]!
  406498:	mov	x29, sp
  40649c:	stp	x19, x20, [sp, #16]
  4064a0:	str	x21, [sp, #32]
  4064a4:	mov	x20, x0
  4064a8:	mov	x19, x1
  4064ac:	and	w2, w2, #0xff
  4064b0:	add	x21, x1, #0x78
  4064b4:	ldr	x0, [x1, #88]
  4064b8:	cbnz	x0, 4064c4 <__fxstatat@plt+0x4974>
  4064bc:	ldr	w0, [x20, #72]
  4064c0:	tbnz	w0, #0, 4064d4 <__fxstatat@plt+0x4984>
  4064c4:	ldr	w0, [x20, #72]
  4064c8:	tst	x0, #0x2
  4064cc:	ccmp	w2, #0x0, #0x0, eq  // eq = none
  4064d0:	b.eq	40654c <__fxstatat@plt+0x49fc>  // b.none
  4064d4:	mov	x2, x21
  4064d8:	ldr	x1, [x19, #48]
  4064dc:	mov	w0, #0x0                   	// #0
  4064e0:	bl	401b20 <__xstat@plt>
  4064e4:	cbz	w0, 406568 <__fxstatat@plt+0x4a18>
  4064e8:	bl	401b10 <__errno_location@plt>
  4064ec:	mov	x20, x0
  4064f0:	ldr	w0, [x0]
  4064f4:	cmp	w0, #0x2
  4064f8:	b.ne	40651c <__fxstatat@plt+0x49cc>  // b.any
  4064fc:	mov	x2, x21
  406500:	ldr	x1, [x19, #48]
  406504:	mov	w0, #0x0                   	// #0
  406508:	bl	401a70 <__lxstat@plt>
  40650c:	cbnz	w0, 40651c <__fxstatat@plt+0x49cc>
  406510:	str	wzr, [x20]
  406514:	mov	w0, #0xd                   	// #13
  406518:	b	406590 <__fxstatat@plt+0x4a40>
  40651c:	ldr	w0, [x20]
  406520:	str	w0, [x19, #64]
  406524:	stp	xzr, xzr, [x19, #120]
  406528:	stp	xzr, xzr, [x21, #16]
  40652c:	stp	xzr, xzr, [x21, #32]
  406530:	stp	xzr, xzr, [x21, #48]
  406534:	stp	xzr, xzr, [x21, #64]
  406538:	stp	xzr, xzr, [x21, #80]
  40653c:	stp	xzr, xzr, [x21, #96]
  406540:	stp	xzr, xzr, [x21, #112]
  406544:	mov	w0, #0xa                   	// #10
  406548:	b	406590 <__fxstatat@plt+0x4a40>
  40654c:	mov	w4, #0x100                 	// #256
  406550:	mov	x3, x21
  406554:	ldr	x2, [x19, #48]
  406558:	ldr	w1, [x20, #44]
  40655c:	mov	w0, #0x0                   	// #0
  406560:	bl	401b50 <__fxstatat@plt>
  406564:	cbnz	w0, 4065a0 <__fxstatat@plt+0x4a50>
  406568:	ldr	w0, [x19, #136]
  40656c:	and	w0, w0, #0xf000
  406570:	cmp	w0, #0x4, lsl #12
  406574:	b.eq	4065b0 <__fxstatat@plt+0x4a60>  // b.none
  406578:	cmp	w0, #0xa, lsl #12
  40657c:	b.eq	406624 <__fxstatat@plt+0x4ad4>  // b.none
  406580:	cmp	w0, #0x8, lsl #12
  406584:	mov	w0, #0x3                   	// #3
  406588:	mov	w1, #0x8                   	// #8
  40658c:	csel	w0, w0, w1, ne  // ne = any
  406590:	ldp	x19, x20, [sp, #16]
  406594:	ldr	x21, [sp, #32]
  406598:	ldp	x29, x30, [sp], #48
  40659c:	ret
  4065a0:	bl	401b10 <__errno_location@plt>
  4065a4:	ldr	w0, [x0]
  4065a8:	str	w0, [x19, #64]
  4065ac:	b	406524 <__fxstatat@plt+0x49d4>
  4065b0:	ldr	w1, [x19, #140]
  4065b4:	mov	w0, #0xffffffff            	// #-1
  4065b8:	cmp	w1, #0x1
  4065bc:	b.ls	4065dc <__fxstatat@plt+0x4a8c>  // b.plast
  4065c0:	ldr	x2, [x19, #88]
  4065c4:	cmp	x2, #0x0
  4065c8:	b.le	4065dc <__fxstatat@plt+0x4a8c>
  4065cc:	ldr	w0, [x20, #72]
  4065d0:	tst	x0, #0x20
  4065d4:	cset	w0, eq  // eq = none
  4065d8:	sub	w0, w1, w0, lsl #1
  4065dc:	str	w0, [x19, #104]
  4065e0:	ldrb	w1, [x19, #248]
  4065e4:	mov	w0, #0x1                   	// #1
  4065e8:	cmp	w1, #0x2e
  4065ec:	b.ne	406590 <__fxstatat@plt+0x4a40>  // b.any
  4065f0:	ldrb	w0, [x19, #249]
  4065f4:	cbz	w0, 406610 <__fxstatat@plt+0x4ac0>
  4065f8:	ldr	w1, [x19, #248]
  4065fc:	and	w1, w1, #0xffff00
  406600:	mov	w0, #0x1                   	// #1
  406604:	mov	w2, #0x2e00                	// #11776
  406608:	cmp	w1, w2
  40660c:	b.ne	406590 <__fxstatat@plt+0x4a40>  // b.any
  406610:	ldr	x0, [x19, #88]
  406614:	cmp	x0, #0x0
  406618:	mov	w0, #0x5                   	// #5
  40661c:	csinc	w0, w0, wzr, ne  // ne = any
  406620:	b	406590 <__fxstatat@plt+0x4a40>
  406624:	mov	w0, #0xc                   	// #12
  406628:	b	406590 <__fxstatat@plt+0x4a40>
  40662c:	stp	x29, x30, [sp, #-48]!
  406630:	mov	x29, sp
  406634:	stp	x19, x20, [sp, #16]
  406638:	stp	x21, x22, [sp, #32]
  40663c:	mov	x21, x0
  406640:	mov	x19, x1
  406644:	mov	x20, x2
  406648:	ldr	x22, [x0, #64]
  40664c:	ldr	x1, [x0, #56]
  406650:	cmp	x1, x2
  406654:	b.cs	406680 <__fxstatat@plt+0x4b30>  // b.hs, b.nlast
  406658:	add	x1, x2, #0x28
  40665c:	str	x1, [x0, #56]
  406660:	mov	x0, #0x1fffffffffffffff    	// #2305843009213693951
  406664:	cmp	x1, x0
  406668:	b.hi	4066f0 <__fxstatat@plt+0x4ba0>  // b.pmore
  40666c:	lsl	x1, x1, #3
  406670:	ldr	x0, [x21, #16]
  406674:	bl	4018f0 <realloc@plt>
  406678:	cbz	x0, 4066f0 <__fxstatat@plt+0x4ba0>
  40667c:	str	x0, [x21, #16]
  406680:	ldr	x1, [x21, #16]
  406684:	cbz	x19, 406694 <__fxstatat@plt+0x4b44>
  406688:	str	x19, [x1], #8
  40668c:	ldr	x19, [x19, #16]
  406690:	cbnz	x19, 406688 <__fxstatat@plt+0x4b38>
  406694:	mov	x3, x22
  406698:	mov	x2, #0x8                   	// #8
  40669c:	mov	x1, x20
  4066a0:	ldr	x0, [x21, #16]
  4066a4:	bl	4017f0 <qsort@plt>
  4066a8:	ldr	x6, [x21, #16]
  4066ac:	ldr	x0, [x6]
  4066b0:	subs	x5, x20, #0x1
  4066b4:	b.eq	4066d8 <__fxstatat@plt+0x4b88>  // b.none
  4066b8:	mov	x2, x5
  4066bc:	mov	x1, x6
  4066c0:	ldr	x3, [x1]
  4066c4:	ldr	x4, [x1, #8]!
  4066c8:	str	x4, [x3, #16]
  4066cc:	subs	x2, x2, #0x1
  4066d0:	b.ne	4066c0 <__fxstatat@plt+0x4b70>  // b.any
  4066d4:	add	x6, x6, x5, lsl #3
  4066d8:	ldr	x1, [x6]
  4066dc:	str	xzr, [x1, #16]
  4066e0:	ldp	x19, x20, [sp, #16]
  4066e4:	ldp	x21, x22, [sp, #32]
  4066e8:	ldp	x29, x30, [sp], #48
  4066ec:	ret
  4066f0:	ldr	x0, [x21, #16]
  4066f4:	bl	4019f0 <free@plt>
  4066f8:	str	xzr, [x21, #16]
  4066fc:	str	xzr, [x21, #56]
  406700:	mov	x0, x19
  406704:	b	4066e0 <__fxstatat@plt+0x4b90>
  406708:	stp	x29, x30, [sp, #-48]!
  40670c:	mov	x29, sp
  406710:	stp	x19, x20, [sp, #16]
  406714:	stp	x21, x22, [sp, #32]
  406718:	mov	x21, x0
  40671c:	mov	x22, x1
  406720:	mov	x20, x2
  406724:	add	x0, x2, #0x100
  406728:	and	x0, x0, #0xfffffffffffffff8
  40672c:	bl	401850 <malloc@plt>
  406730:	mov	x19, x0
  406734:	cbz	x0, 40677c <__fxstatat@plt+0x4c2c>
  406738:	mov	x2, x20
  40673c:	mov	x1, x22
  406740:	add	x0, x0, #0xf8
  406744:	bl	401740 <memcpy@plt>
  406748:	add	x0, x19, x20
  40674c:	strb	wzr, [x0, #248]
  406750:	str	x20, [x19, #96]
  406754:	str	x21, [x19, #80]
  406758:	ldr	x0, [x21, #32]
  40675c:	str	x0, [x19, #56]
  406760:	str	wzr, [x19, #64]
  406764:	str	xzr, [x19, #24]
  406768:	strh	wzr, [x19, #110]
  40676c:	mov	w0, #0x3                   	// #3
  406770:	strh	w0, [x19, #112]
  406774:	str	xzr, [x19, #32]
  406778:	str	xzr, [x19, #40]
  40677c:	mov	x0, x19
  406780:	ldp	x19, x20, [sp, #16]
  406784:	ldp	x21, x22, [sp, #32]
  406788:	ldp	x29, x30, [sp], #48
  40678c:	ret
  406790:	stp	x29, x30, [sp, #-32]!
  406794:	mov	x29, sp
  406798:	str	x19, [sp, #16]
  40679c:	mov	x19, x0
  4067a0:	ldr	w1, [x0, #72]
  4067a4:	mov	w0, #0x102                 	// #258
  4067a8:	tst	w1, w0
  4067ac:	b.eq	4067ec <__fxstatat@plt+0x4c9c>  // b.none
  4067b0:	adrp	x4, 401000 <mbrtowc@plt-0x730>
  4067b4:	add	x4, x4, #0x9f0
  4067b8:	adrp	x3, 406000 <__fxstatat@plt+0x44b0>
  4067bc:	add	x3, x3, #0x390
  4067c0:	adrp	x2, 406000 <__fxstatat@plt+0x44b0>
  4067c4:	add	x2, x2, #0x3bc
  4067c8:	mov	x1, #0x0                   	// #0
  4067cc:	mov	x0, #0x1f                  	// #31
  4067d0:	bl	409094 <__fxstatat@plt+0x7544>
  4067d4:	str	x0, [x19, #88]
  4067d8:	cmp	x0, #0x0
  4067dc:	cset	w0, ne  // ne = any
  4067e0:	ldr	x19, [sp, #16]
  4067e4:	ldp	x29, x30, [sp], #32
  4067e8:	ret
  4067ec:	mov	x0, #0x20                  	// #32
  4067f0:	bl	401850 <malloc@plt>
  4067f4:	str	x0, [x19, #88]
  4067f8:	cbz	x0, 406808 <__fxstatat@plt+0x4cb8>
  4067fc:	bl	40868c <__fxstatat@plt+0x6b3c>
  406800:	mov	w0, #0x1                   	// #1
  406804:	b	4067e0 <__fxstatat@plt+0x4c90>
  406808:	mov	w0, #0x0                   	// #0
  40680c:	b	4067e0 <__fxstatat@plt+0x4c90>
  406810:	stp	x29, x30, [sp, #-16]!
  406814:	mov	x29, sp
  406818:	mov	x3, x0
  40681c:	mov	x0, x1
  406820:	ldr	w4, [x3, #72]
  406824:	lsl	w2, w4, #11
  406828:	and	w2, w2, #0x8000
  40682c:	mov	w1, #0x4900                	// #18688
  406830:	movk	w1, #0x8, lsl #16
  406834:	orr	w2, w2, w1
  406838:	tbz	w4, #9, 406850 <__fxstatat@plt+0x4d00>
  40683c:	mov	x1, x0
  406840:	ldr	w0, [x3, #44]
  406844:	bl	409820 <__fxstatat@plt+0x7cd0>
  406848:	ldp	x29, x30, [sp], #16
  40684c:	ret
  406850:	mov	w1, w2
  406854:	bl	408754 <__fxstatat@plt+0x6c04>
  406858:	b	406848 <__fxstatat@plt+0x4cf8>
  40685c:	stp	x29, x30, [sp, #-32]!
  406860:	mov	x29, sp
  406864:	stp	x19, x20, [sp, #16]
  406868:	mov	x19, x0
  40686c:	cbnz	x0, 40688c <__fxstatat@plt+0x4d3c>
  406870:	ldp	x19, x20, [sp, #16]
  406874:	ldp	x29, x30, [sp], #32
  406878:	ret
  40687c:	bl	401900 <closedir@plt>
  406880:	mov	x0, x20
  406884:	bl	4019f0 <free@plt>
  406888:	cbz	x19, 406870 <__fxstatat@plt+0x4d20>
  40688c:	mov	x20, x19
  406890:	ldr	x19, [x19, #16]
  406894:	ldr	x0, [x20, #24]
  406898:	cbnz	x0, 40687c <__fxstatat@plt+0x4d2c>
  40689c:	b	406880 <__fxstatat@plt+0x4d30>
  4068a0:	stp	x29, x30, [sp, #-16]!
  4068a4:	mov	x29, sp
  4068a8:	ldr	w2, [x0, #72]
  4068ac:	mov	w1, #0x102                 	// #258
  4068b0:	tst	w2, w1
  4068b4:	b.eq	4068cc <__fxstatat@plt+0x4d7c>  // b.none
  4068b8:	ldr	x0, [x0, #88]
  4068bc:	cbz	x0, 4068c4 <__fxstatat@plt+0x4d74>
  4068c0:	bl	409220 <__fxstatat@plt+0x76d0>
  4068c4:	ldp	x29, x30, [sp], #16
  4068c8:	ret
  4068cc:	ldr	x0, [x0, #88]
  4068d0:	bl	4019f0 <free@plt>
  4068d4:	b	4068c4 <__fxstatat@plt+0x4d74>
  4068d8:	stp	x29, x30, [sp, #-32]!
  4068dc:	mov	x29, sp
  4068e0:	str	x19, [sp, #16]
  4068e4:	mov	x19, x0
  4068e8:	mov	x0, x19
  4068ec:	bl	40973c <__fxstatat@plt+0x7bec>
  4068f0:	and	w0, w0, #0xff
  4068f4:	cbnz	w0, 40690c <__fxstatat@plt+0x4dbc>
  4068f8:	mov	x0, x19
  4068fc:	bl	409790 <__fxstatat@plt+0x7c40>
  406900:	tbnz	w0, #31, 4068e8 <__fxstatat@plt+0x4d98>
  406904:	bl	401910 <close@plt>
  406908:	b	4068e8 <__fxstatat@plt+0x4d98>
  40690c:	ldr	x19, [sp, #16]
  406910:	ldp	x29, x30, [sp], #32
  406914:	ret
  406918:	stp	x29, x30, [sp, #-192]!
  40691c:	mov	x29, sp
  406920:	stp	x19, x20, [sp, #16]
  406924:	stp	x21, x22, [sp, #32]
  406928:	mov	x19, x0
  40692c:	ldr	x21, [x0, #80]
  406930:	ldr	w0, [x21, #72]
  406934:	tbz	w0, #9, 4069fc <__fxstatat@plt+0x4eac>
  406938:	mov	w22, w1
  40693c:	ldr	x20, [x21, #80]
  406940:	cbz	x20, 406964 <__fxstatat@plt+0x4e14>
  406944:	ldr	x0, [x19, #120]
  406948:	str	x0, [sp, #56]
  40694c:	add	x1, sp, #0x38
  406950:	mov	x0, x20
  406954:	bl	408e0c <__fxstatat@plt+0x72bc>
  406958:	cbz	x0, 406994 <__fxstatat@plt+0x4e44>
  40695c:	ldr	x0, [x0, #8]
  406960:	b	406a00 <__fxstatat@plt+0x4eb0>
  406964:	adrp	x4, 401000 <mbrtowc@plt-0x730>
  406968:	add	x4, x4, #0x9f0
  40696c:	adrp	x3, 406000 <__fxstatat@plt+0x44b0>
  406970:	add	x3, x3, #0x3dc
  406974:	adrp	x2, 406000 <__fxstatat@plt+0x44b0>
  406978:	add	x2, x2, #0x3cc
  40697c:	mov	x1, #0x0                   	// #0
  406980:	mov	x0, #0xd                   	// #13
  406984:	bl	409094 <__fxstatat@plt+0x7544>
  406988:	mov	x20, x0
  40698c:	str	x0, [x21, #80]
  406990:	cbnz	x0, 406944 <__fxstatat@plt+0x4df4>
  406994:	tbnz	w22, #31, 406a10 <__fxstatat@plt+0x4ec0>
  406998:	add	x1, sp, #0x48
  40699c:	mov	w0, w22
  4069a0:	bl	4018b0 <fstatfs@plt>
  4069a4:	cbnz	w0, 406a18 <__fxstatat@plt+0x4ec8>
  4069a8:	cbz	x20, 4069e4 <__fxstatat@plt+0x4e94>
  4069ac:	mov	x0, #0x10                  	// #16
  4069b0:	bl	401850 <malloc@plt>
  4069b4:	mov	x21, x0
  4069b8:	cbz	x0, 4069e4 <__fxstatat@plt+0x4e94>
  4069bc:	ldr	x0, [x19, #120]
  4069c0:	str	x0, [x21]
  4069c4:	ldr	x0, [sp, #72]
  4069c8:	str	x0, [x21, #8]
  4069cc:	mov	x1, x21
  4069d0:	mov	x0, x20
  4069d4:	bl	4095cc <__fxstatat@plt+0x7a7c>
  4069d8:	cbz	x0, 4069f0 <__fxstatat@plt+0x4ea0>
  4069dc:	cmp	x21, x0
  4069e0:	b.ne	4069ec <__fxstatat@plt+0x4e9c>  // b.any
  4069e4:	ldr	x0, [sp, #72]
  4069e8:	b	406a00 <__fxstatat@plt+0x4eb0>
  4069ec:	bl	401950 <abort@plt>
  4069f0:	mov	x0, x21
  4069f4:	bl	4019f0 <free@plt>
  4069f8:	b	4069e4 <__fxstatat@plt+0x4e94>
  4069fc:	mov	x0, #0x0                   	// #0
  406a00:	ldp	x19, x20, [sp, #16]
  406a04:	ldp	x21, x22, [sp, #32]
  406a08:	ldp	x29, x30, [sp], #192
  406a0c:	ret
  406a10:	mov	x0, #0x0                   	// #0
  406a14:	b	406a00 <__fxstatat@plt+0x4eb0>
  406a18:	mov	x0, #0x0                   	// #0
  406a1c:	b	406a00 <__fxstatat@plt+0x4eb0>
  406a20:	stp	x29, x30, [sp, #-16]!
  406a24:	mov	x29, sp
  406a28:	bl	406918 <__fxstatat@plt+0x4dc8>
  406a2c:	mov	x1, x0
  406a30:	mov	x0, #0x4973                	// #18803
  406a34:	movk	x0, #0x5265, lsl #16
  406a38:	cmp	x1, x0
  406a3c:	b.eq	406ab0 <__fxstatat@plt+0x4f60>  // b.none
  406a40:	cmp	x1, x0
  406a44:	b.le	406a84 <__fxstatat@plt+0x4f34>
  406a48:	mov	w0, #0x2                   	// #2
  406a4c:	mov	x2, #0x5342                	// #21314
  406a50:	movk	x2, #0x5846, lsl #16
  406a54:	cmp	x1, x2
  406a58:	b.eq	406aa8 <__fxstatat@plt+0x4f58>  // b.none
  406a5c:	mov	w0, #0x0                   	// #0
  406a60:	mov	x2, #0x4d42                	// #19778
  406a64:	movk	x2, #0xff53, lsl #16
  406a68:	cmp	x1, x2
  406a6c:	b.eq	406aa8 <__fxstatat@plt+0x4f58>  // b.none
  406a70:	mov	x0, #0x414f                	// #16719
  406a74:	movk	x0, #0x5346, lsl #16
  406a78:	cmp	x1, x0
  406a7c:	cset	w0, ne  // ne = any
  406a80:	b	406aa8 <__fxstatat@plt+0x4f58>
  406a84:	mov	x0, #0x6969                	// #26985
  406a88:	cmp	x1, x0
  406a8c:	b.eq	406ab8 <__fxstatat@plt+0x4f68>  // b.none
  406a90:	mov	w0, #0x0                   	// #0
  406a94:	mov	x2, #0x9fa0                	// #40864
  406a98:	cmp	x1, x2
  406a9c:	b.eq	406aa8 <__fxstatat@plt+0x4f58>  // b.none
  406aa0:	cmp	x1, #0x0
  406aa4:	cset	w0, ne  // ne = any
  406aa8:	ldp	x29, x30, [sp], #16
  406aac:	ret
  406ab0:	mov	w0, #0x2                   	// #2
  406ab4:	b	406aa8 <__fxstatat@plt+0x4f58>
  406ab8:	mov	w0, #0x0                   	// #0
  406abc:	b	406aa8 <__fxstatat@plt+0x4f58>
  406ac0:	stp	x29, x30, [sp, #-48]!
  406ac4:	mov	x29, sp
  406ac8:	stp	x19, x20, [sp, #16]
  406acc:	mov	x20, x0
  406ad0:	mov	x19, x1
  406ad4:	ldr	w1, [x0, #72]
  406ad8:	mov	w0, #0x102                 	// #258
  406adc:	tst	w1, w0
  406ae0:	b.eq	406b50 <__fxstatat@plt+0x5000>  // b.none
  406ae4:	str	x21, [sp, #32]
  406ae8:	mov	x0, #0x18                  	// #24
  406aec:	bl	401850 <malloc@plt>
  406af0:	mov	x21, x0
  406af4:	cbz	x0, 406b74 <__fxstatat@plt+0x5024>
  406af8:	ldr	x0, [x19, #120]
  406afc:	str	x0, [x21]
  406b00:	ldr	x0, [x19, #128]
  406b04:	str	x0, [x21, #8]
  406b08:	str	x19, [x21, #16]
  406b0c:	mov	x1, x21
  406b10:	ldr	x0, [x20, #88]
  406b14:	bl	4095cc <__fxstatat@plt+0x7a7c>
  406b18:	mov	x20, x0
  406b1c:	mov	w0, #0x1                   	// #1
  406b20:	cmp	x21, x20
  406b24:	b.eq	406b9c <__fxstatat@plt+0x504c>  // b.none
  406b28:	mov	x0, x21
  406b2c:	bl	4019f0 <free@plt>
  406b30:	cbz	x20, 406b80 <__fxstatat@plt+0x5030>
  406b34:	ldr	x0, [x20, #16]
  406b38:	str	x0, [x19]
  406b3c:	mov	w0, #0x2                   	// #2
  406b40:	strh	w0, [x19, #108]
  406b44:	mov	w0, #0x1                   	// #1
  406b48:	ldr	x21, [sp, #32]
  406b4c:	b	406b90 <__fxstatat@plt+0x5040>
  406b50:	add	x1, x19, #0x78
  406b54:	ldr	x0, [x20, #88]
  406b58:	bl	4086a0 <__fxstatat@plt+0x6b50>
  406b5c:	ands	w0, w0, #0xff
  406b60:	b.eq	406b8c <__fxstatat@plt+0x503c>  // b.none
  406b64:	str	x19, [x19]
  406b68:	mov	w1, #0x2                   	// #2
  406b6c:	strh	w1, [x19, #108]
  406b70:	b	406b90 <__fxstatat@plt+0x5040>
  406b74:	mov	w0, #0x0                   	// #0
  406b78:	ldr	x21, [sp, #32]
  406b7c:	b	406b90 <__fxstatat@plt+0x5040>
  406b80:	mov	w0, #0x0                   	// #0
  406b84:	ldr	x21, [sp, #32]
  406b88:	b	406b90 <__fxstatat@plt+0x5040>
  406b8c:	mov	w0, #0x1                   	// #1
  406b90:	ldp	x19, x20, [sp, #16]
  406b94:	ldp	x29, x30, [sp], #48
  406b98:	ret
  406b9c:	ldr	x21, [sp, #32]
  406ba0:	b	406b90 <__fxstatat@plt+0x5040>
  406ba4:	stp	x29, x30, [sp, #-32]!
  406ba8:	mov	x29, sp
  406bac:	stp	x19, x20, [sp, #16]
  406bb0:	mov	x19, x0
  406bb4:	mov	w20, w1
  406bb8:	ldr	w1, [x0, #44]
  406bbc:	cmp	w1, w20
  406bc0:	mov	w0, #0xffffff9c            	// #-100
  406bc4:	ccmp	w1, w0, #0x4, eq  // eq = none
  406bc8:	b.ne	406bf4 <__fxstatat@plt+0x50a4>  // b.any
  406bcc:	and	w2, w2, #0xff
  406bd0:	cbnz	w2, 406bf8 <__fxstatat@plt+0x50a8>
  406bd4:	ldr	w0, [x19, #72]
  406bd8:	tst	x0, #0x4
  406bdc:	ccmp	w1, #0x0, #0x1, eq  // eq = none
  406be0:	b.ge	406c0c <__fxstatat@plt+0x50bc>  // b.tcont
  406be4:	str	w20, [x19, #44]
  406be8:	ldp	x19, x20, [sp, #16]
  406bec:	ldp	x29, x30, [sp], #32
  406bf0:	ret
  406bf4:	bl	401950 <abort@plt>
  406bf8:	add	x0, x19, #0x60
  406bfc:	bl	409744 <__fxstatat@plt+0x7bf4>
  406c00:	tbnz	w0, #31, 406be4 <__fxstatat@plt+0x5094>
  406c04:	bl	401910 <close@plt>
  406c08:	b	406be4 <__fxstatat@plt+0x5094>
  406c0c:	mov	w0, w1
  406c10:	bl	401910 <close@plt>
  406c14:	b	406be4 <__fxstatat@plt+0x5094>
  406c18:	stp	x29, x30, [sp, #-32]!
  406c1c:	mov	x29, sp
  406c20:	stp	x19, x20, [sp, #16]
  406c24:	mov	x19, x0
  406c28:	ldr	w0, [x0, #72]
  406c2c:	mov	w20, #0x0                   	// #0
  406c30:	tbnz	w0, #2, 406c4c <__fxstatat@plt+0x50fc>
  406c34:	and	w20, w0, #0x4
  406c38:	tbz	w0, #9, 406c64 <__fxstatat@plt+0x5114>
  406c3c:	mov	w2, #0x1                   	// #1
  406c40:	mov	w1, #0xffffff9c            	// #-100
  406c44:	mov	x0, x19
  406c48:	bl	406ba4 <__fxstatat@plt+0x5054>
  406c4c:	add	x0, x19, #0x60
  406c50:	bl	4068d8 <__fxstatat@plt+0x4d88>
  406c54:	mov	w0, w20
  406c58:	ldp	x19, x20, [sp, #16]
  406c5c:	ldp	x29, x30, [sp], #32
  406c60:	ret
  406c64:	ldr	w0, [x19, #40]
  406c68:	bl	4017a0 <fchdir@plt>
  406c6c:	cmp	w0, #0x0
  406c70:	cset	w20, ne  // ne = any
  406c74:	b	406c4c <__fxstatat@plt+0x50fc>
  406c78:	stp	x29, x30, [sp, #-192]!
  406c7c:	mov	x29, sp
  406c80:	stp	x19, x20, [sp, #16]
  406c84:	stp	x21, x22, [sp, #32]
  406c88:	stp	x23, x24, [sp, #48]
  406c8c:	mov	x20, x0
  406c90:	mov	x23, x1
  406c94:	mov	w21, w2
  406c98:	mov	x19, x3
  406c9c:	cbz	x3, 406da0 <__fxstatat@plt+0x5250>
  406ca0:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  406ca4:	add	x1, x1, #0xd20
  406ca8:	mov	x0, x3
  406cac:	bl	4019c0 <strcmp@plt>
  406cb0:	cbnz	w0, 406da0 <__fxstatat@plt+0x5250>
  406cb4:	ldr	w3, [x20, #72]
  406cb8:	tbnz	w3, #2, 406cf8 <__fxstatat@plt+0x51a8>
  406cbc:	tbz	w21, #31, 406d54 <__fxstatat@plt+0x5204>
  406cc0:	tbz	w3, #9, 406cd8 <__fxstatat@plt+0x5188>
  406cc4:	add	x22, x20, #0x60
  406cc8:	mov	x0, x22
  406ccc:	bl	40973c <__fxstatat@plt+0x7bec>
  406cd0:	and	w0, w0, #0xff
  406cd4:	cbz	w0, 406d14 <__fxstatat@plt+0x51c4>
  406cd8:	mov	w24, #0x1                   	// #1
  406cdc:	mov	x1, x19
  406ce0:	mov	x0, x20
  406ce4:	bl	406810 <__fxstatat@plt+0x4cc0>
  406ce8:	mov	w22, w0
  406cec:	tbz	w0, #31, 406db4 <__fxstatat@plt+0x5264>
  406cf0:	mov	w19, #0xffffffff            	// #-1
  406cf4:	b	406e1c <__fxstatat@plt+0x52cc>
  406cf8:	tst	x3, #0x200
  406cfc:	mov	w19, #0x0                   	// #0
  406d00:	ccmp	w21, #0x0, #0x1, ne  // ne = any
  406d04:	b.lt	406e1c <__fxstatat@plt+0x52cc>  // b.tstop
  406d08:	mov	w0, w21
  406d0c:	bl	401910 <close@plt>
  406d10:	b	406e1c <__fxstatat@plt+0x52cc>
  406d14:	mov	x0, x22
  406d18:	bl	409790 <__fxstatat@plt+0x7c40>
  406d1c:	mov	w22, w0
  406d20:	tbnz	w0, #31, 406cd8 <__fxstatat@plt+0x5188>
  406d24:	ldr	w0, [x20, #72]
  406d28:	tbnz	w0, #1, 406d60 <__fxstatat@plt+0x5210>
  406d2c:	mov	w21, w22
  406d30:	mov	w24, #0x1                   	// #1
  406d34:	ldr	w0, [x20, #72]
  406d38:	tbnz	w0, #9, 406d6c <__fxstatat@plt+0x521c>
  406d3c:	mov	w0, w22
  406d40:	bl	4017a0 <fchdir@plt>
  406d44:	mov	w19, w0
  406d48:	b	406e18 <__fxstatat@plt+0x52c8>
  406d4c:	mov	w24, #0x0                   	// #0
  406d50:	b	406cdc <__fxstatat@plt+0x518c>
  406d54:	mov	w22, w21
  406d58:	mov	w24, #0x1                   	// #1
  406d5c:	b	406db4 <__fxstatat@plt+0x5264>
  406d60:	mov	w21, w22
  406d64:	mov	w24, #0x1                   	// #1
  406d68:	b	406dd4 <__fxstatat@plt+0x5284>
  406d6c:	eor	w2, w24, #0x1
  406d70:	mov	w1, w22
  406d74:	mov	x0, x20
  406d78:	bl	406ba4 <__fxstatat@plt+0x5054>
  406d7c:	mov	w19, #0x0                   	// #0
  406d80:	b	406e1c <__fxstatat@plt+0x52cc>
  406d84:	bl	401b10 <__errno_location@plt>
  406d88:	mov	x20, x0
  406d8c:	ldr	w21, [x0]
  406d90:	mov	w0, w22
  406d94:	bl	401910 <close@plt>
  406d98:	str	w21, [x20]
  406d9c:	b	406e1c <__fxstatat@plt+0x52cc>
  406da0:	ldr	w3, [x20, #72]
  406da4:	tbnz	w3, #2, 406cf8 <__fxstatat@plt+0x51a8>
  406da8:	tbnz	w21, #31, 406d4c <__fxstatat@plt+0x51fc>
  406dac:	mov	w22, w21
  406db0:	mov	w24, #0x0                   	// #0
  406db4:	ldr	w0, [x20, #72]
  406db8:	tbnz	w0, #1, 406dd4 <__fxstatat@plt+0x5284>
  406dbc:	cbz	x19, 406d34 <__fxstatat@plt+0x51e4>
  406dc0:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  406dc4:	add	x1, x1, #0xd20
  406dc8:	mov	x0, x19
  406dcc:	bl	4019c0 <strcmp@plt>
  406dd0:	cbnz	w0, 406d34 <__fxstatat@plt+0x51e4>
  406dd4:	add	x2, sp, #0x40
  406dd8:	mov	w1, w22
  406ddc:	mov	w0, #0x0                   	// #0
  406de0:	bl	401a90 <__fxstat@plt>
  406de4:	cbnz	w0, 406e14 <__fxstatat@plt+0x52c4>
  406de8:	ldr	x1, [x23, #120]
  406dec:	ldr	x0, [sp, #64]
  406df0:	cmp	x1, x0
  406df4:	b.ne	406e08 <__fxstatat@plt+0x52b8>  // b.any
  406df8:	ldr	x1, [x23, #128]
  406dfc:	ldr	x0, [sp, #72]
  406e00:	cmp	x1, x0
  406e04:	b.eq	406d34 <__fxstatat@plt+0x51e4>  // b.none
  406e08:	bl	401b10 <__errno_location@plt>
  406e0c:	mov	w1, #0x2                   	// #2
  406e10:	str	w1, [x0]
  406e14:	mov	w19, #0xffffffff            	// #-1
  406e18:	tbnz	w21, #31, 406d84 <__fxstatat@plt+0x5234>
  406e1c:	mov	w0, w19
  406e20:	ldp	x19, x20, [sp, #16]
  406e24:	ldp	x21, x22, [sp, #32]
  406e28:	ldp	x23, x24, [sp, #48]
  406e2c:	ldp	x29, x30, [sp], #192
  406e30:	ret
  406e34:	stp	x29, x30, [sp, #-48]!
  406e38:	mov	x29, sp
  406e3c:	ldr	w3, [x0, #72]
  406e40:	mov	w2, #0x102                 	// #258
  406e44:	tst	w3, w2
  406e48:	b.ne	406ea0 <__fxstatat@plt+0x5350>  // b.any
  406e4c:	ldr	x2, [x1, #8]
  406e50:	cbz	x2, 406ec4 <__fxstatat@plt+0x5374>
  406e54:	ldr	x3, [x2, #88]
  406e58:	tbnz	x3, #63, 406ec4 <__fxstatat@plt+0x5374>
  406e5c:	ldr	x3, [x0, #88]
  406e60:	ldr	x4, [x3, #16]
  406e64:	cbz	x4, 406ed0 <__fxstatat@plt+0x5380>
  406e68:	ldr	x5, [x3]
  406e6c:	ldr	x4, [x1, #128]
  406e70:	cmp	x5, x4
  406e74:	b.ne	406ec4 <__fxstatat@plt+0x5374>  // b.any
  406e78:	ldr	x4, [x3, #8]
  406e7c:	ldr	x1, [x1, #120]
  406e80:	cmp	x4, x1
  406e84:	b.ne	406ec4 <__fxstatat@plt+0x5374>  // b.any
  406e88:	ldr	x1, [x2, #120]
  406e8c:	str	x1, [x3, #8]
  406e90:	ldr	x0, [x0, #88]
  406e94:	ldr	x1, [x2, #128]
  406e98:	str	x1, [x0]
  406e9c:	b	406ec4 <__fxstatat@plt+0x5374>
  406ea0:	ldr	x2, [x1, #120]
  406ea4:	str	x2, [sp, #24]
  406ea8:	ldr	x1, [x1, #128]
  406eac:	str	x1, [sp, #32]
  406eb0:	add	x1, sp, #0x18
  406eb4:	ldr	x0, [x0, #88]
  406eb8:	bl	40960c <__fxstatat@plt+0x7abc>
  406ebc:	cbz	x0, 406ecc <__fxstatat@plt+0x537c>
  406ec0:	bl	4019f0 <free@plt>
  406ec4:	ldp	x29, x30, [sp], #48
  406ec8:	ret
  406ecc:	bl	401950 <abort@plt>
  406ed0:	bl	401950 <abort@plt>
  406ed4:	stp	x29, x30, [sp, #-176]!
  406ed8:	mov	x29, sp
  406edc:	stp	x19, x20, [sp, #16]
  406ee0:	stp	x21, x22, [sp, #32]
  406ee4:	stp	x23, x24, [sp, #48]
  406ee8:	stp	x27, x28, [sp, #80]
  406eec:	mov	x20, x0
  406ef0:	str	w1, [sp, #140]
  406ef4:	ldr	x24, [x0]
  406ef8:	ldr	x0, [x24, #24]
  406efc:	str	x0, [sp, #144]
  406f00:	cbz	x0, 406ff4 <__fxstatat@plt+0x54a4>
  406f04:	bl	401a60 <dirfd@plt>
  406f08:	str	w0, [sp, #172]
  406f0c:	tbnz	w0, #31, 406fc0 <__fxstatat@plt+0x5470>
  406f10:	stp	x25, x26, [sp, #64]
  406f14:	ldr	x0, [x20, #64]
  406f18:	cmp	x0, #0x0
  406f1c:	mov	x0, #0x86a0                	// #34464
  406f20:	movk	x0, #0x1, lsl #16
  406f24:	csinv	x0, x0, xzr, eq  // eq = none
  406f28:	str	x0, [sp, #120]
  406f2c:	mov	w0, #0x1                   	// #1
  406f30:	str	w0, [sp, #156]
  406f34:	ldr	x0, [x24, #72]
  406f38:	sub	x1, x0, #0x1
  406f3c:	mov	x2, x1
  406f40:	ldr	x1, [x24, #56]
  406f44:	ldrb	w2, [x1, x2]
  406f48:	sub	x1, x0, #0x1
  406f4c:	cmp	w2, #0x2f
  406f50:	csel	x2, x1, x0, eq  // eq = none
  406f54:	str	x2, [sp, #128]
  406f58:	ldr	w0, [x20, #72]
  406f5c:	str	xzr, [sp, #112]
  406f60:	tbz	w0, #2, 406f7c <__fxstatat@plt+0x542c>
  406f64:	ldr	x0, [x20, #32]
  406f68:	add	x1, x0, x2
  406f6c:	add	x1, x1, #0x1
  406f70:	str	x1, [sp, #112]
  406f74:	mov	w1, #0x2f                  	// #47
  406f78:	strb	w1, [x0, x2]
  406f7c:	ldr	x0, [sp, #128]
  406f80:	add	x23, x0, #0x1
  406f84:	ldr	x26, [x20, #48]
  406f88:	sub	x26, x26, x23
  406f8c:	ldr	x0, [x24, #88]
  406f90:	add	x0, x0, #0x1
  406f94:	str	x0, [sp, #104]
  406f98:	ldr	x27, [x24, #24]
  406f9c:	cbz	x27, 4076b0 <__fxstatat@plt+0x5b60>
  406fa0:	bl	401b10 <__errno_location@plt>
  406fa4:	mov	x28, x0
  406fa8:	str	wzr, [sp, #152]
  406fac:	str	wzr, [sp, #136]
  406fb0:	str	xzr, [sp, #96]
  406fb4:	mov	x25, #0x0                   	// #0
  406fb8:	mov	x27, #0x0                   	// #0
  406fbc:	b	4074b4 <__fxstatat@plt+0x5964>
  406fc0:	ldr	x0, [x24, #24]
  406fc4:	bl	401900 <closedir@plt>
  406fc8:	str	xzr, [x24, #24]
  406fcc:	mov	x27, #0x0                   	// #0
  406fd0:	ldr	w0, [sp, #140]
  406fd4:	cmp	w0, #0x3
  406fd8:	b.ne	407384 <__fxstatat@plt+0x5834>  // b.any
  406fdc:	mov	w0, #0x4                   	// #4
  406fe0:	strh	w0, [x24, #108]
  406fe4:	bl	401b10 <__errno_location@plt>
  406fe8:	ldr	w0, [x0]
  406fec:	str	w0, [x24, #64]
  406ff0:	b	407384 <__fxstatat@plt+0x5834>
  406ff4:	ldr	w3, [x20, #72]
  406ff8:	mov	w1, #0x204                 	// #516
  406ffc:	and	w1, w3, w1
  407000:	mov	w0, #0xffffff9c            	// #-100
  407004:	cmp	w1, #0x200
  407008:	b.eq	407100 <__fxstatat@plt+0x55b0>  // b.none
  40700c:	ldr	x1, [x24, #48]
  407010:	and	w2, w3, #0x10
  407014:	tbz	w3, #4, 407030 <__fxstatat@plt+0x54e0>
  407018:	mov	w2, #0x8000                	// #32768
  40701c:	tbz	w3, #0, 407030 <__fxstatat@plt+0x54e0>
  407020:	ldr	x2, [x24, #88]
  407024:	cmp	x2, #0x0
  407028:	cset	w2, ne  // ne = any
  40702c:	lsl	w2, w2, #15
  407030:	add	x3, sp, #0xac
  407034:	bl	409870 <__fxstatat@plt+0x7d20>
  407038:	mov	x27, x0
  40703c:	str	x0, [x24, #24]
  407040:	cbz	x0, 407108 <__fxstatat@plt+0x55b8>
  407044:	ldrh	w0, [x24, #108]
  407048:	cmp	w0, #0xb
  40704c:	b.eq	40712c <__fxstatat@plt+0x55dc>  // b.none
  407050:	ldr	w0, [x20, #72]
  407054:	tbnz	w0, #8, 407148 <__fxstatat@plt+0x55f8>
  407058:	stp	x25, x26, [sp, #64]
  40705c:	ldr	x0, [x20, #64]
  407060:	cmp	x0, #0x0
  407064:	mov	x0, #0x86a0                	// #34464
  407068:	movk	x0, #0x1, lsl #16
  40706c:	csinv	x0, x0, xzr, eq  // eq = none
  407070:	str	x0, [sp, #120]
  407074:	str	wzr, [sp, #156]
  407078:	ldr	w0, [sp, #140]
  40707c:	cmp	w0, #0x2
  407080:	b.eq	406f34 <__fxstatat@plt+0x53e4>  // b.none
  407084:	ldr	w0, [x20, #72]
  407088:	and	w0, w0, #0x38
  40708c:	cmp	w0, #0x18
  407090:	b.eq	407194 <__fxstatat@plt+0x5644>  // b.none
  407094:	ldr	w0, [sp, #140]
  407098:	cmp	w0, #0x3
  40709c:	cset	w21, eq  // eq = none
  4070a0:	mov	w19, #0x1                   	// #1
  4070a4:	ldr	w0, [x20, #72]
  4070a8:	tbnz	w0, #9, 4071d0 <__fxstatat@plt+0x5680>
  4070ac:	ldr	w2, [sp, #172]
  4070b0:	tbz	w2, #31, 4071e8 <__fxstatat@plt+0x5698>
  4070b4:	cmp	w21, #0x0
  4070b8:	ccmp	w19, #0x0, #0x4, ne  // ne = any
  4070bc:	b.eq	4070cc <__fxstatat@plt+0x557c>  // b.none
  4070c0:	bl	401b10 <__errno_location@plt>
  4070c4:	ldr	w0, [x0]
  4070c8:	str	w0, [x24, #64]
  4070cc:	ldrh	w0, [x24, #110]
  4070d0:	orr	w0, w0, #0x1
  4070d4:	strh	w0, [x24, #110]
  4070d8:	ldr	x0, [x24, #24]
  4070dc:	bl	401900 <closedir@plt>
  4070e0:	str	xzr, [x24, #24]
  4070e4:	ldr	w0, [x20, #72]
  4070e8:	tbz	w0, #9, 4070f4 <__fxstatat@plt+0x55a4>
  4070ec:	ldr	w0, [sp, #172]
  4070f0:	tbz	w0, #31, 407208 <__fxstatat@plt+0x56b8>
  4070f4:	str	xzr, [x24, #24]
  4070f8:	str	wzr, [sp, #156]
  4070fc:	b	406f34 <__fxstatat@plt+0x53e4>
  407100:	ldr	w0, [x20, #44]
  407104:	b	40700c <__fxstatat@plt+0x54bc>
  407108:	ldr	w0, [sp, #140]
  40710c:	cmp	w0, #0x3
  407110:	b.ne	407384 <__fxstatat@plt+0x5834>  // b.any
  407114:	mov	w0, #0x4                   	// #4
  407118:	strh	w0, [x24, #108]
  40711c:	bl	401b10 <__errno_location@plt>
  407120:	ldr	w0, [x0]
  407124:	str	w0, [x24, #64]
  407128:	b	407384 <__fxstatat@plt+0x5834>
  40712c:	stp	x25, x26, [sp, #64]
  407130:	mov	w2, #0x0                   	// #0
  407134:	mov	x1, x24
  407138:	mov	x0, x20
  40713c:	bl	406494 <__fxstatat@plt+0x4944>
  407140:	strh	w0, [x24, #108]
  407144:	b	40705c <__fxstatat@plt+0x550c>
  407148:	mov	x1, x24
  40714c:	mov	x0, x20
  407150:	bl	406e34 <__fxstatat@plt+0x52e4>
  407154:	mov	w2, #0x0                   	// #0
  407158:	mov	x1, x24
  40715c:	mov	x0, x20
  407160:	bl	406494 <__fxstatat@plt+0x4944>
  407164:	mov	x1, x24
  407168:	mov	x0, x20
  40716c:	bl	406ac0 <__fxstatat@plt+0x4f70>
  407170:	and	w0, w0, #0xff
  407174:	cbz	w0, 407180 <__fxstatat@plt+0x5630>
  407178:	stp	x25, x26, [sp, #64]
  40717c:	b	40705c <__fxstatat@plt+0x550c>
  407180:	bl	401b10 <__errno_location@plt>
  407184:	mov	w1, #0xc                   	// #12
  407188:	str	w1, [x0]
  40718c:	ldr	x27, [sp, #144]
  407190:	b	407384 <__fxstatat@plt+0x5834>
  407194:	ldr	w0, [x24, #140]
  407198:	cmp	w0, #0x2
  40719c:	b.ne	407094 <__fxstatat@plt+0x5544>  // b.any
  4071a0:	ldr	w1, [sp, #172]
  4071a4:	mov	x0, x24
  4071a8:	bl	406a20 <__fxstatat@plt+0x4ed0>
  4071ac:	cmp	w0, #0x0
  4071b0:	cset	w19, eq  // eq = none
  4071b4:	ldr	w0, [sp, #140]
  4071b8:	cmp	w0, #0x3
  4071bc:	cset	w21, eq  // eq = none
  4071c0:	orr	w0, w21, w19
  4071c4:	str	w0, [sp, #156]
  4071c8:	cbz	w0, 406f34 <__fxstatat@plt+0x53e4>
  4071cc:	b	4070a4 <__fxstatat@plt+0x5554>
  4071d0:	mov	w2, #0x3                   	// #3
  4071d4:	mov	w1, #0x406                 	// #1030
  4071d8:	ldr	w0, [sp, #172]
  4071dc:	bl	4099d8 <__fxstatat@plt+0x7e88>
  4071e0:	str	w0, [sp, #172]
  4071e4:	b	4070ac <__fxstatat@plt+0x555c>
  4071e8:	mov	x3, #0x0                   	// #0
  4071ec:	mov	x1, x24
  4071f0:	mov	x0, x20
  4071f4:	bl	406c78 <__fxstatat@plt+0x5128>
  4071f8:	mov	w1, #0x1                   	// #1
  4071fc:	str	w1, [sp, #156]
  407200:	cbz	w0, 406f34 <__fxstatat@plt+0x53e4>
  407204:	b	4070b4 <__fxstatat@plt+0x5564>
  407208:	bl	401910 <close@plt>
  40720c:	b	4070f4 <__fxstatat@plt+0x55a4>
  407210:	ldr	w0, [x28]
  407214:	cbz	w0, 407238 <__fxstatat@plt+0x56e8>
  407218:	str	w0, [x24, #64]
  40721c:	ldr	x0, [sp, #144]
  407220:	orr	x0, x0, x25
  407224:	cmp	x0, #0x0
  407228:	mov	w0, #0x7                   	// #7
  40722c:	mov	w1, #0x4                   	// #4
  407230:	csel	w0, w0, w1, ne  // ne = any
  407234:	strh	w0, [x24, #108]
  407238:	ldr	x0, [x24, #24]
  40723c:	cbz	x0, 407248 <__fxstatat@plt+0x56f8>
  407240:	bl	401900 <closedir@plt>
  407244:	str	xzr, [x24, #24]
  407248:	ldr	w0, [sp, #136]
  40724c:	cbnz	w0, 407620 <__fxstatat@plt+0x5ad0>
  407250:	ldr	w0, [x20, #72]
  407254:	tbz	w0, #2, 407274 <__fxstatat@plt+0x5724>
  407258:	ldr	x0, [x20, #48]
  40725c:	cmp	x25, #0x0
  407260:	ccmp	x0, x23, #0x4, ne  // ne = any
  407264:	cset	x0, eq  // eq = none
  407268:	ldr	x1, [sp, #112]
  40726c:	sub	x0, x1, x0
  407270:	strb	wzr, [x0]
  407274:	ldr	x0, [sp, #144]
  407278:	cmp	x0, #0x0
  40727c:	ldr	w0, [sp, #156]
  407280:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  407284:	b.eq	4072b4 <__fxstatat@plt+0x5764>  // b.none
  407288:	cmp	x25, #0x0
  40728c:	ldr	w0, [sp, #140]
  407290:	ccmp	w0, #0x1, #0x4, ne  // ne = any
  407294:	b.ne	4072b8 <__fxstatat@plt+0x5768>  // b.any
  407298:	ldr	x0, [x24, #88]
  40729c:	cbnz	x0, 4076bc <__fxstatat@plt+0x5b6c>
  4072a0:	mov	x0, x20
  4072a4:	bl	406c18 <__fxstatat@plt+0x50c8>
  4072a8:	cmp	w0, #0x0
  4072ac:	cset	w0, ne  // ne = any
  4072b0:	cbnz	w0, 4076e0 <__fxstatat@plt+0x5b90>
  4072b4:	cbz	x25, 407708 <__fxstatat@plt+0x5bb8>
  4072b8:	ldr	w0, [sp, #152]
  4072bc:	cbnz	w0, 407744 <__fxstatat@plt+0x5bf4>
  4072c0:	ldr	x0, [x20, #64]
  4072c4:	cmp	x0, #0x0
  4072c8:	ccmp	x25, #0x1, #0x0, ne  // ne = any
  4072cc:	b.hi	407770 <__fxstatat@plt+0x5c20>  // b.pmore
  4072d0:	ldp	x25, x26, [sp, #64]
  4072d4:	b	407384 <__fxstatat@plt+0x5834>
  4072d8:	ldrb	w0, [x22, #20]
  4072dc:	cbz	w0, 4074ac <__fxstatat@plt+0x595c>
  4072e0:	ldrh	w0, [x22, #20]
  4072e4:	cmp	w0, #0x2e
  4072e8:	b.ne	4074dc <__fxstatat@plt+0x598c>  // b.any
  4072ec:	b	4074ac <__fxstatat@plt+0x595c>
  4072f0:	ldr	x26, [x20, #32]
  4072f4:	ldr	x0, [sp, #128]
  4072f8:	add	x1, x0, #0x2
  4072fc:	add	x1, x1, x21
  407300:	mov	x0, x20
  407304:	bl	40641c <__fxstatat@plt+0x48cc>
  407308:	ands	w0, w0, #0xff
  40730c:	b.eq	407344 <__fxstatat@plt+0x57f4>  // b.none
  407310:	ldr	x1, [x20, #32]
  407314:	cmp	x1, x26
  407318:	b.eq	4073a0 <__fxstatat@plt+0x5850>  // b.none
  40731c:	ldr	w2, [x20, #72]
  407320:	add	x1, x1, x23
  407324:	tst	x2, #0x4
  407328:	ldr	x2, [sp, #112]
  40732c:	csel	x1, x1, x2, ne  // ne = any
  407330:	str	x1, [sp, #112]
  407334:	ldr	x26, [x20, #48]
  407338:	sub	x26, x26, x23
  40733c:	str	w0, [sp, #136]
  407340:	b	40750c <__fxstatat@plt+0x59bc>
  407344:	ldr	w21, [x28]
  407348:	mov	x0, x19
  40734c:	bl	4019f0 <free@plt>
  407350:	mov	x0, x27
  407354:	bl	40685c <__fxstatat@plt+0x4d0c>
  407358:	ldr	x0, [x24, #24]
  40735c:	bl	401900 <closedir@plt>
  407360:	str	xzr, [x24, #24]
  407364:	mov	w0, #0x7                   	// #7
  407368:	strh	w0, [x24, #108]
  40736c:	ldr	w0, [x20, #72]
  407370:	orr	w0, w0, #0x2000
  407374:	str	w0, [x20, #72]
  407378:	str	w21, [x28]
  40737c:	mov	x27, #0x0                   	// #0
  407380:	ldp	x25, x26, [sp, #64]
  407384:	mov	x0, x27
  407388:	ldp	x19, x20, [sp, #16]
  40738c:	ldp	x21, x22, [sp, #32]
  407390:	ldp	x23, x24, [sp, #48]
  407394:	ldp	x27, x28, [sp, #80]
  407398:	ldp	x29, x30, [sp], #176
  40739c:	ret
  4073a0:	ldr	w0, [sp, #136]
  4073a4:	b	407334 <__fxstatat@plt+0x57e4>
  4073a8:	mov	x0, x19
  4073ac:	bl	4019f0 <free@plt>
  4073b0:	mov	x0, x27
  4073b4:	bl	40685c <__fxstatat@plt+0x4d0c>
  4073b8:	ldr	x0, [x24, #24]
  4073bc:	bl	401900 <closedir@plt>
  4073c0:	str	xzr, [x24, #24]
  4073c4:	mov	w0, #0x7                   	// #7
  4073c8:	strh	w0, [x24, #108]
  4073cc:	ldr	w0, [x20, #72]
  4073d0:	orr	w0, w0, #0x2000
  4073d4:	str	w0, [x20, #72]
  4073d8:	mov	w0, #0x24                  	// #36
  4073dc:	str	w0, [x28]
  4073e0:	mov	x27, #0x0                   	// #0
  4073e4:	ldp	x25, x26, [sp, #64]
  4073e8:	b	407384 <__fxstatat@plt+0x5834>
  4073ec:	ldr	x0, [x19, #56]
  4073f0:	str	x0, [x19, #48]
  4073f4:	ldr	x2, [x19, #96]
  4073f8:	add	x2, x2, #0x1
  4073fc:	add	x1, x19, #0xf8
  407400:	ldr	x0, [sp, #112]
  407404:	bl	401750 <memmove@plt>
  407408:	b	407540 <__fxstatat@plt+0x59f0>
  40740c:	ldrb	w0, [x22, #18]
  407410:	and	w0, w0, #0xfffffffb
  407414:	tst	w0, #0xff
  407418:	b.eq	407560 <__fxstatat@plt+0x5a10>  // b.none
  40741c:	mov	w0, #0xb                   	// #11
  407420:	strh	w0, [x19, #108]
  407424:	ldrb	w1, [x22, #18]
  407428:	cmp	w1, #0x6
  40742c:	b.eq	40778c <__fxstatat@plt+0x5c3c>  // b.none
  407430:	b.hi	40779c <__fxstatat@plt+0x5c4c>  // b.pmore
  407434:	cmp	w1, #0x2
  407438:	b.eq	407458 <__fxstatat@plt+0x5908>  // b.none
  40743c:	mov	w0, #0x1                   	// #1
  407440:	cmp	w1, #0x4
  407444:	b.eq	40758c <__fxstatat@plt+0x5a3c>  // b.none
  407448:	cmp	w1, w0
  40744c:	b.eq	4077d4 <__fxstatat@plt+0x5c84>  // b.none
  407450:	mov	w1, #0x0                   	// #0
  407454:	b	407468 <__fxstatat@plt+0x5918>
  407458:	mov	w0, #0x1                   	// #1
  40745c:	b	407464 <__fxstatat@plt+0x5914>
  407460:	mov	w0, #0x0                   	// #0
  407464:	mov	w1, #0x2000                	// #8192
  407468:	str	w1, [x19, #136]
  40746c:	eor	w0, w0, #0x1
  407470:	mov	w0, w0
  407474:	add	x0, x0, #0x1
  407478:	str	x0, [x19, #168]
  40747c:	str	xzr, [x19, #16]
  407480:	cbz	x27, 4075c0 <__fxstatat@plt+0x5a70>
  407484:	ldr	x0, [sp, #96]
  407488:	str	x19, [x0, #16]
  40748c:	mov	x0, #0x2710                	// #10000
  407490:	cmp	x25, x0
  407494:	b.eq	4075c8 <__fxstatat@plt+0x5a78>  // b.none
  407498:	add	x25, x25, #0x1
  40749c:	ldr	x0, [sp, #120]
  4074a0:	cmp	x25, x0
  4074a4:	b.cs	407248 <__fxstatat@plt+0x56f8>  // b.hs, b.nlast
  4074a8:	str	x19, [sp, #96]
  4074ac:	ldr	x0, [x24, #24]
  4074b0:	cbz	x0, 407248 <__fxstatat@plt+0x56f8>
  4074b4:	str	wzr, [x28]
  4074b8:	ldr	x0, [x24, #24]
  4074bc:	bl	4018e0 <readdir@plt>
  4074c0:	mov	x22, x0
  4074c4:	cbz	x0, 407210 <__fxstatat@plt+0x56c0>
  4074c8:	ldr	w0, [x20, #72]
  4074cc:	tbnz	w0, #5, 4074dc <__fxstatat@plt+0x598c>
  4074d0:	ldrb	w0, [x22, #19]
  4074d4:	cmp	w0, #0x2e
  4074d8:	b.eq	4072d8 <__fxstatat@plt+0x5788>  // b.none
  4074dc:	add	x19, x22, #0x13
  4074e0:	mov	x0, x19
  4074e4:	bl	401770 <strlen@plt>
  4074e8:	mov	x21, x0
  4074ec:	mov	x2, x0
  4074f0:	mov	x1, x19
  4074f4:	mov	x0, x20
  4074f8:	bl	406708 <__fxstatat@plt+0x4bb8>
  4074fc:	mov	x19, x0
  407500:	cbz	x0, 407344 <__fxstatat@plt+0x57f4>
  407504:	cmp	x21, x26
  407508:	b.cs	4072f0 <__fxstatat@plt+0x57a0>  // b.hs, b.nlast
  40750c:	adds	x21, x23, x21
  407510:	b.cs	4073a8 <__fxstatat@plt+0x5858>  // b.hs, b.nlast
  407514:	ldr	x0, [sp, #104]
  407518:	str	x0, [x19, #88]
  40751c:	ldr	x0, [x20]
  407520:	str	x0, [x19, #8]
  407524:	str	x21, [x19, #72]
  407528:	ldr	x0, [x22]
  40752c:	str	x0, [x19, #128]
  407530:	ldr	w0, [x20, #72]
  407534:	tbnz	w0, #2, 4073ec <__fxstatat@plt+0x589c>
  407538:	add	x0, x19, #0xf8
  40753c:	str	x0, [x19, #48]
  407540:	ldr	x0, [x20, #64]
  407544:	cbz	x0, 407550 <__fxstatat@plt+0x5a00>
  407548:	ldr	w0, [x20, #72]
  40754c:	tbz	w0, #10, 4075a8 <__fxstatat@plt+0x5a58>
  407550:	ldr	w0, [x20, #72]
  407554:	and	w0, w0, #0x18
  407558:	cmp	w0, #0x18
  40755c:	b.eq	40740c <__fxstatat@plt+0x58bc>  // b.none
  407560:	mov	w0, #0xb                   	// #11
  407564:	strh	w0, [x19, #108]
  407568:	ldrb	w1, [x22, #18]
  40756c:	cmp	w1, #0x6
  407570:	b.eq	4077bc <__fxstatat@plt+0x5c6c>  // b.none
  407574:	b.hi	4077dc <__fxstatat@plt+0x5c8c>  // b.pmore
  407578:	cmp	w1, #0x2
  40757c:	b.eq	407460 <__fxstatat@plt+0x5910>  // b.none
  407580:	mov	w0, #0x0                   	// #0
  407584:	cmp	w1, #0x4
  407588:	b.ne	4077cc <__fxstatat@plt+0x5c7c>  // b.any
  40758c:	mov	w1, #0x4000                	// #16384
  407590:	b	407468 <__fxstatat@plt+0x5918>
  407594:	mov	w0, #0x1                   	// #1
  407598:	b	4075a0 <__fxstatat@plt+0x5a50>
  40759c:	mov	w0, #0x0                   	// #0
  4075a0:	mov	w1, #0xa000                	// #40960
  4075a4:	b	407468 <__fxstatat@plt+0x5918>
  4075a8:	mov	w2, #0x0                   	// #0
  4075ac:	mov	x1, x19
  4075b0:	mov	x0, x20
  4075b4:	bl	406494 <__fxstatat@plt+0x4944>
  4075b8:	strh	w0, [x19, #108]
  4075bc:	b	40747c <__fxstatat@plt+0x592c>
  4075c0:	mov	x27, x19
  4075c4:	b	40748c <__fxstatat@plt+0x593c>
  4075c8:	ldr	x0, [x20, #64]
  4075cc:	cbz	x0, 4075dc <__fxstatat@plt+0x5a8c>
  4075d0:	str	x19, [sp, #96]
  4075d4:	mov	x25, #0x2711                	// #10001
  4075d8:	b	4074ac <__fxstatat@plt+0x595c>
  4075dc:	ldr	w1, [sp, #172]
  4075e0:	mov	x0, x24
  4075e4:	bl	406918 <__fxstatat@plt+0x4dc8>
  4075e8:	mov	x1, #0x1994                	// #6548
  4075ec:	movk	x1, #0x102, lsl #16
  4075f0:	cmp	x0, x1
  4075f4:	b.eq	407808 <__fxstatat@plt+0x5cb8>  // b.none
  4075f8:	mov	x1, #0x4d42                	// #19778
  4075fc:	movk	x1, #0xff53, lsl #16
  407600:	cmp	x0, x1
  407604:	b.eq	407808 <__fxstatat@plt+0x5cb8>  // b.none
  407608:	mov	x1, #0x6969                	// #26985
  40760c:	cmp	x0, x1
  407610:	b.eq	407808 <__fxstatat@plt+0x5cb8>  // b.none
  407614:	mov	w0, #0x1                   	// #1
  407618:	str	w0, [sp, #152]
  40761c:	b	4075d0 <__fxstatat@plt+0x5a80>
  407620:	ldr	x2, [x20, #32]
  407624:	ldr	x0, [x20, #8]
  407628:	cbnz	x0, 407648 <__fxstatat@plt+0x5af8>
  40762c:	ldr	x0, [x27, #88]
  407630:	tbnz	x0, #63, 407250 <__fxstatat@plt+0x5700>
  407634:	mov	x0, x27
  407638:	b	407684 <__fxstatat@plt+0x5b34>
  40763c:	str	x2, [x0, #56]
  407640:	ldr	x0, [x0, #16]
  407644:	cbz	x0, 40762c <__fxstatat@plt+0x5adc>
  407648:	ldr	x1, [x0, #48]
  40764c:	add	x3, x0, #0xf8
  407650:	cmp	x1, x3
  407654:	b.eq	40763c <__fxstatat@plt+0x5aec>  // b.none
  407658:	ldr	x3, [x0, #56]
  40765c:	sub	x1, x1, x3
  407660:	add	x1, x2, x1
  407664:	str	x1, [x0, #48]
  407668:	b	40763c <__fxstatat@plt+0x5aec>
  40766c:	str	x2, [x0, #56]
  407670:	ldr	x1, [x0, #16]
  407674:	cbz	x1, 4076a8 <__fxstatat@plt+0x5b58>
  407678:	mov	x0, x1
  40767c:	ldr	x1, [x0, #88]
  407680:	tbnz	x1, #63, 407250 <__fxstatat@plt+0x5700>
  407684:	ldr	x1, [x0, #48]
  407688:	add	x3, x0, #0xf8
  40768c:	cmp	x1, x3
  407690:	b.eq	40766c <__fxstatat@plt+0x5b1c>  // b.none
  407694:	ldr	x3, [x0, #56]
  407698:	sub	x1, x1, x3
  40769c:	add	x1, x2, x1
  4076a0:	str	x1, [x0, #48]
  4076a4:	b	40766c <__fxstatat@plt+0x5b1c>
  4076a8:	ldr	x0, [x0, #8]
  4076ac:	b	40767c <__fxstatat@plt+0x5b2c>
  4076b0:	str	wzr, [sp, #152]
  4076b4:	mov	x25, #0x0                   	// #0
  4076b8:	b	407250 <__fxstatat@plt+0x5700>
  4076bc:	adrp	x3, 40a000 <__fxstatat@plt+0x84b0>
  4076c0:	add	x3, x3, #0xd20
  4076c4:	mov	w2, #0xffffffff            	// #-1
  4076c8:	ldr	x1, [x24, #8]
  4076cc:	mov	x0, x20
  4076d0:	bl	406c78 <__fxstatat@plt+0x5128>
  4076d4:	cmp	w0, #0x0
  4076d8:	cset	w0, ne  // ne = any
  4076dc:	b	4072b0 <__fxstatat@plt+0x5760>
  4076e0:	mov	w0, #0x7                   	// #7
  4076e4:	strh	w0, [x24, #108]
  4076e8:	ldr	w0, [x20, #72]
  4076ec:	orr	w0, w0, #0x2000
  4076f0:	str	w0, [x20, #72]
  4076f4:	mov	x0, x27
  4076f8:	bl	40685c <__fxstatat@plt+0x4d0c>
  4076fc:	mov	x27, #0x0                   	// #0
  407700:	ldp	x25, x26, [sp, #64]
  407704:	b	407384 <__fxstatat@plt+0x5834>
  407708:	ldr	w0, [sp, #140]
  40770c:	cmp	w0, #0x3
  407710:	b.eq	407728 <__fxstatat@plt+0x5bd8>  // b.none
  407714:	mov	x0, x27
  407718:	bl	40685c <__fxstatat@plt+0x4d0c>
  40771c:	mov	x27, #0x0                   	// #0
  407720:	ldp	x25, x26, [sp, #64]
  407724:	b	407384 <__fxstatat@plt+0x5834>
  407728:	ldrh	w0, [x24, #108]
  40772c:	cmp	w0, #0x7
  407730:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  407734:	b.eq	407714 <__fxstatat@plt+0x5bc4>  // b.none
  407738:	mov	w0, #0x6                   	// #6
  40773c:	strh	w0, [x24, #108]
  407740:	b	407714 <__fxstatat@plt+0x5bc4>
  407744:	adrp	x0, 406000 <__fxstatat@plt+0x44b0>
  407748:	add	x0, x0, #0x3f0
  40774c:	str	x0, [x20, #64]
  407750:	mov	x2, x25
  407754:	mov	x1, x27
  407758:	mov	x0, x20
  40775c:	bl	40662c <__fxstatat@plt+0x4adc>
  407760:	mov	x27, x0
  407764:	str	xzr, [x20, #64]
  407768:	ldp	x25, x26, [sp, #64]
  40776c:	b	407384 <__fxstatat@plt+0x5834>
  407770:	mov	x2, x25
  407774:	mov	x1, x27
  407778:	mov	x0, x20
  40777c:	bl	40662c <__fxstatat@plt+0x4adc>
  407780:	mov	x27, x0
  407784:	ldp	x25, x26, [sp, #64]
  407788:	b	407384 <__fxstatat@plt+0x5834>
  40778c:	mov	w0, #0x6000                	// #24576
  407790:	str	w0, [x19, #136]
  407794:	mov	x0, #0x1                   	// #1
  407798:	b	407478 <__fxstatat@plt+0x5928>
  40779c:	cmp	w1, #0xa
  4077a0:	b.eq	407594 <__fxstatat@plt+0x5a44>  // b.none
  4077a4:	mov	w0, #0x1                   	// #1
  4077a8:	cmp	w1, #0xc
  4077ac:	b.eq	4077f0 <__fxstatat@plt+0x5ca0>  // b.none
  4077b0:	cmp	w1, #0x8
  4077b4:	b.eq	407800 <__fxstatat@plt+0x5cb0>  // b.none
  4077b8:	b	407450 <__fxstatat@plt+0x5900>
  4077bc:	mov	w0, #0x6000                	// #24576
  4077c0:	str	w0, [x19, #136]
  4077c4:	mov	x0, #0x2                   	// #2
  4077c8:	b	407478 <__fxstatat@plt+0x5928>
  4077cc:	cmp	w1, #0x1
  4077d0:	b.ne	407450 <__fxstatat@plt+0x5900>  // b.any
  4077d4:	mov	w1, #0x1000                	// #4096
  4077d8:	b	407468 <__fxstatat@plt+0x5918>
  4077dc:	cmp	w1, #0xa
  4077e0:	b.eq	40759c <__fxstatat@plt+0x5a4c>  // b.none
  4077e4:	mov	w0, #0x0                   	// #0
  4077e8:	cmp	w1, #0xc
  4077ec:	b.ne	4077f8 <__fxstatat@plt+0x5ca8>  // b.any
  4077f0:	mov	w1, #0xc000                	// #49152
  4077f4:	b	407468 <__fxstatat@plt+0x5918>
  4077f8:	cmp	w1, #0x8
  4077fc:	b.ne	407450 <__fxstatat@plt+0x5900>  // b.any
  407800:	mov	w1, #0x8000                	// #32768
  407804:	b	407468 <__fxstatat@plt+0x5918>
  407808:	add	x25, x25, #0x1
  40780c:	str	x19, [sp, #96]
  407810:	str	wzr, [sp, #152]
  407814:	b	4074ac <__fxstatat@plt+0x595c>
  407818:	stp	x29, x30, [sp, #-112]!
  40781c:	mov	x29, sp
  407820:	stp	x19, x20, [sp, #16]
  407824:	tst	w1, #0xfffff000
  407828:	b.ne	407934 <__fxstatat@plt+0x5de4>  // b.any
  40782c:	stp	x21, x22, [sp, #32]
  407830:	stp	x23, x24, [sp, #48]
  407834:	stp	x25, x26, [sp, #64]
  407838:	mov	x24, x0
  40783c:	mov	w21, w1
  407840:	mov	x25, x2
  407844:	mov	w0, #0x204                 	// #516
  407848:	and	w0, w1, w0
  40784c:	cmp	w0, #0x204
  407850:	b.eq	407948 <__fxstatat@plt+0x5df8>  // b.none
  407854:	mov	w0, #0x12                  	// #18
  407858:	tst	w1, w0
  40785c:	b.eq	407968 <__fxstatat@plt+0x5e18>  // b.none
  407860:	mov	x0, #0x80                  	// #128
  407864:	bl	401850 <malloc@plt>
  407868:	mov	x20, x0
  40786c:	cbz	x0, 407bb0 <__fxstatat@plt+0x6060>
  407870:	stp	xzr, xzr, [x0]
  407874:	stp	xzr, xzr, [x0, #16]
  407878:	stp	xzr, xzr, [x0, #32]
  40787c:	stp	xzr, xzr, [x0, #48]
  407880:	stp	xzr, xzr, [x0, #64]
  407884:	stp	xzr, xzr, [x0, #80]
  407888:	stp	xzr, xzr, [x0, #96]
  40788c:	stp	xzr, xzr, [x0, #112]
  407890:	str	x25, [x0, #64]
  407894:	and	w0, w21, #0xfffffdff
  407898:	orr	w0, w0, #0x4
  40789c:	tst	x21, #0x2
  4078a0:	csel	w0, w21, w0, eq  // eq = none
  4078a4:	str	w0, [x20, #72]
  4078a8:	mov	w0, #0xffffff9c            	// #-100
  4078ac:	str	w0, [x20, #44]
  4078b0:	ldr	x0, [x24]
  4078b4:	cbz	x0, 407988 <__fxstatat@plt+0x5e38>
  4078b8:	mov	x22, x24
  4078bc:	mov	x19, #0x0                   	// #0
  4078c0:	bl	401770 <strlen@plt>
  4078c4:	cmp	x19, x0
  4078c8:	csel	x19, x19, x0, cs  // cs = hs, nlast
  4078cc:	ldr	x0, [x22, #8]!
  4078d0:	cbnz	x0, 4078c0 <__fxstatat@plt+0x5d70>
  4078d4:	add	x19, x19, #0x1
  4078d8:	cmp	x19, #0x1, lsl #12
  4078dc:	mov	x1, #0x1000                	// #4096
  4078e0:	csel	x1, x19, x1, cs  // cs = hs, nlast
  4078e4:	mov	x0, x20
  4078e8:	bl	40641c <__fxstatat@plt+0x48cc>
  4078ec:	and	w0, w0, #0xff
  4078f0:	cbz	w0, 407b5c <__fxstatat@plt+0x600c>
  4078f4:	stp	x27, x28, [sp, #80]
  4078f8:	ldr	x26, [x24]
  4078fc:	cbz	x26, 407b84 <__fxstatat@plt+0x6034>
  407900:	mov	x2, #0x0                   	// #0
  407904:	adrp	x1, 40b000 <__fxstatat@plt+0x94b0>
  407908:	add	x1, x1, #0x968
  40790c:	mov	x0, x20
  407910:	bl	406708 <__fxstatat@plt+0x4bb8>
  407914:	mov	x26, x0
  407918:	cbz	x0, 407b50 <__fxstatat@plt+0x6000>
  40791c:	mov	x0, #0xffffffffffffffff    	// #-1
  407920:	str	x0, [x26, #88]
  407924:	str	w0, [x26, #104]
  407928:	mov	w27, #0x1                   	// #1
  40792c:	cbnz	x25, 407b88 <__fxstatat@plt+0x6038>
  407930:	b	407b90 <__fxstatat@plt+0x6040>
  407934:	bl	401b10 <__errno_location@plt>
  407938:	mov	w1, #0x16                  	// #22
  40793c:	str	w1, [x0]
  407940:	mov	x20, #0x0                   	// #0
  407944:	b	407b74 <__fxstatat@plt+0x6024>
  407948:	bl	401b10 <__errno_location@plt>
  40794c:	mov	w1, #0x16                  	// #22
  407950:	str	w1, [x0]
  407954:	mov	x20, #0x0                   	// #0
  407958:	ldp	x21, x22, [sp, #32]
  40795c:	ldp	x23, x24, [sp, #48]
  407960:	ldp	x25, x26, [sp, #64]
  407964:	b	407b74 <__fxstatat@plt+0x6024>
  407968:	bl	401b10 <__errno_location@plt>
  40796c:	mov	w1, #0x16                  	// #22
  407970:	str	w1, [x0]
  407974:	mov	x20, #0x0                   	// #0
  407978:	ldp	x21, x22, [sp, #32]
  40797c:	ldp	x23, x24, [sp, #48]
  407980:	ldp	x25, x26, [sp, #64]
  407984:	b	407b74 <__fxstatat@plt+0x6024>
  407988:	mov	x19, #0x0                   	// #0
  40798c:	b	4078d4 <__fxstatat@plt+0x5d84>
  407990:	add	x0, x19, x0
  407994:	ldurb	w0, [x0, #-1]
  407998:	sub	x1, x19, #0x2
  40799c:	cmp	w0, #0x2f
  4079a0:	b.ne	407a04 <__fxstatat@plt+0x5eb4>  // b.any
  4079a4:	ldrb	w0, [x1, x2]
  4079a8:	cmp	w0, #0x2f
  4079ac:	b.ne	407a04 <__fxstatat@plt+0x5eb4>  // b.any
  4079b0:	sub	x2, x2, #0x1
  4079b4:	cmp	x2, #0x1
  4079b8:	b.hi	4079a4 <__fxstatat@plt+0x5e54>  // b.pmore
  4079bc:	b	407a04 <__fxstatat@plt+0x5eb4>
  4079c0:	mov	w2, #0x0                   	// #0
  4079c4:	mov	x1, x19
  4079c8:	mov	x0, x20
  4079cc:	bl	406494 <__fxstatat@plt+0x4944>
  4079d0:	strh	w0, [x19, #108]
  4079d4:	cbz	x25, 407a58 <__fxstatat@plt+0x5f08>
  4079d8:	str	x23, [x19, #16]
  4079dc:	mov	x23, x19
  4079e0:	add	x22, x22, #0x1
  4079e4:	ldr	x19, [x24, x22, lsl #3]
  4079e8:	cbz	x19, 407a6c <__fxstatat@plt+0x5f1c>
  4079ec:	mov	x0, x19
  4079f0:	bl	401770 <strlen@plt>
  4079f4:	mov	x2, x0
  4079f8:	cmp	w21, #0x0
  4079fc:	ccmp	x0, #0x2, #0x0, eq  // eq = none
  407a00:	b.hi	407990 <__fxstatat@plt+0x5e40>  // b.pmore
  407a04:	mov	x1, x19
  407a08:	mov	x0, x20
  407a0c:	bl	406708 <__fxstatat@plt+0x4bb8>
  407a10:	mov	x19, x0
  407a14:	cbz	x0, 407b40 <__fxstatat@plt+0x5ff0>
  407a18:	str	xzr, [x0, #88]
  407a1c:	str	x26, [x0, #8]
  407a20:	add	x0, x0, #0xf8
  407a24:	str	x0, [x19, #48]
  407a28:	cmp	x23, #0x0
  407a2c:	ccmp	w27, #0x0, #0x4, ne  // ne = any
  407a30:	b.eq	4079c0 <__fxstatat@plt+0x5e70>  // b.none
  407a34:	strh	w28, [x19, #108]
  407a38:	mov	x0, #0x2                   	// #2
  407a3c:	str	x0, [x19, #168]
  407a40:	cbnz	x25, 4079d8 <__fxstatat@plt+0x5e88>
  407a44:	str	xzr, [x19, #16]
  407a48:	ldr	x0, [sp, #104]
  407a4c:	str	x19, [x0, #16]
  407a50:	str	x19, [sp, #104]
  407a54:	b	4079e0 <__fxstatat@plt+0x5e90>
  407a58:	str	xzr, [x19, #16]
  407a5c:	cbnz	x23, 407a48 <__fxstatat@plt+0x5ef8>
  407a60:	str	x19, [sp, #104]
  407a64:	mov	x23, x19
  407a68:	b	4079e0 <__fxstatat@plt+0x5e90>
  407a6c:	cmp	x25, #0x0
  407a70:	ccmp	x22, #0x1, #0x0, ne  // ne = any
  407a74:	b.hi	407af0 <__fxstatat@plt+0x5fa0>  // b.pmore
  407a78:	mov	x2, #0x0                   	// #0
  407a7c:	adrp	x1, 40b000 <__fxstatat@plt+0x94b0>
  407a80:	add	x1, x1, #0x968
  407a84:	mov	x0, x20
  407a88:	bl	406708 <__fxstatat@plt+0x4bb8>
  407a8c:	str	x0, [x20]
  407a90:	cbz	x0, 407b40 <__fxstatat@plt+0x5ff0>
  407a94:	str	x23, [x0, #16]
  407a98:	ldr	x0, [x20]
  407a9c:	mov	w1, #0x9                   	// #9
  407aa0:	strh	w1, [x0, #108]
  407aa4:	ldr	x0, [x20]
  407aa8:	mov	x1, #0x1                   	// #1
  407aac:	str	x1, [x0, #88]
  407ab0:	mov	x0, x20
  407ab4:	bl	406790 <__fxstatat@plt+0x4c40>
  407ab8:	and	w0, w0, #0xff
  407abc:	cbz	w0, 407b40 <__fxstatat@plt+0x5ff0>
  407ac0:	ldr	w1, [x20, #72]
  407ac4:	mov	w0, #0x204                 	// #516
  407ac8:	tst	w1, w0
  407acc:	b.eq	407b18 <__fxstatat@plt+0x5fc8>  // b.none
  407ad0:	mov	w1, #0xffffffff            	// #-1
  407ad4:	add	x0, x20, #0x60
  407ad8:	bl	409714 <__fxstatat@plt+0x7bc4>
  407adc:	ldp	x21, x22, [sp, #32]
  407ae0:	ldp	x23, x24, [sp, #48]
  407ae4:	ldp	x25, x26, [sp, #64]
  407ae8:	ldp	x27, x28, [sp, #80]
  407aec:	b	407b74 <__fxstatat@plt+0x6024>
  407af0:	mov	x2, x22
  407af4:	mov	x1, x23
  407af8:	mov	x0, x20
  407afc:	bl	40662c <__fxstatat@plt+0x4adc>
  407b00:	mov	x23, x0
  407b04:	b	407a78 <__fxstatat@plt+0x5f28>
  407b08:	mov	x23, x19
  407b0c:	b	407a78 <__fxstatat@plt+0x5f28>
  407b10:	mov	x23, x26
  407b14:	b	407a78 <__fxstatat@plt+0x5f28>
  407b18:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  407b1c:	add	x1, x1, #0xd18
  407b20:	mov	x0, x20
  407b24:	bl	406810 <__fxstatat@plt+0x4cc0>
  407b28:	str	w0, [x20, #40]
  407b2c:	tbz	w0, #31, 407ad0 <__fxstatat@plt+0x5f80>
  407b30:	ldr	w0, [x20, #72]
  407b34:	orr	w0, w0, #0x4
  407b38:	str	w0, [x20, #72]
  407b3c:	b	407ad0 <__fxstatat@plt+0x5f80>
  407b40:	mov	x0, x23
  407b44:	bl	40685c <__fxstatat@plt+0x4d0c>
  407b48:	mov	x0, x26
  407b4c:	bl	4019f0 <free@plt>
  407b50:	ldr	x0, [x20, #32]
  407b54:	bl	4019f0 <free@plt>
  407b58:	ldp	x27, x28, [sp, #80]
  407b5c:	mov	x0, x20
  407b60:	bl	4019f0 <free@plt>
  407b64:	mov	x20, #0x0                   	// #0
  407b68:	ldp	x21, x22, [sp, #32]
  407b6c:	ldp	x23, x24, [sp, #48]
  407b70:	ldp	x25, x26, [sp, #64]
  407b74:	mov	x0, x20
  407b78:	ldp	x19, x20, [sp, #16]
  407b7c:	ldp	x29, x30, [sp], #112
  407b80:	ret
  407b84:	cbz	x25, 407b10 <__fxstatat@plt+0x5fc0>
  407b88:	ldr	w27, [x20, #72]
  407b8c:	ubfx	x27, x27, #10, #1
  407b90:	ldr	x19, [x24]
  407b94:	cbz	x19, 407b08 <__fxstatat@plt+0x5fb8>
  407b98:	str	xzr, [sp, #104]
  407b9c:	mov	x22, #0x0                   	// #0
  407ba0:	mov	x23, #0x0                   	// #0
  407ba4:	and	w21, w21, #0x800
  407ba8:	mov	w28, #0xb                   	// #11
  407bac:	b	4079ec <__fxstatat@plt+0x5e9c>
  407bb0:	ldp	x21, x22, [sp, #32]
  407bb4:	ldp	x23, x24, [sp, #48]
  407bb8:	ldp	x25, x26, [sp, #64]
  407bbc:	b	407b74 <__fxstatat@plt+0x6024>
  407bc0:	stp	x29, x30, [sp, #-32]!
  407bc4:	mov	x29, sp
  407bc8:	stp	x19, x20, [sp, #16]
  407bcc:	mov	x20, x0
  407bd0:	ldr	x0, [x0]
  407bd4:	cbz	x0, 407bec <__fxstatat@plt+0x609c>
  407bd8:	ldr	x1, [x0, #88]
  407bdc:	tbz	x1, #63, 407c40 <__fxstatat@plt+0x60f0>
  407be0:	mov	x19, x0
  407be4:	mov	x0, x19
  407be8:	bl	4019f0 <free@plt>
  407bec:	ldr	x0, [x20, #8]
  407bf0:	cbz	x0, 407bf8 <__fxstatat@plt+0x60a8>
  407bf4:	bl	40685c <__fxstatat@plt+0x4d0c>
  407bf8:	ldr	x0, [x20, #16]
  407bfc:	bl	4019f0 <free@plt>
  407c00:	ldr	x0, [x20, #32]
  407c04:	bl	4019f0 <free@plt>
  407c08:	ldr	w0, [x20, #72]
  407c0c:	tbz	w0, #9, 407c4c <__fxstatat@plt+0x60fc>
  407c10:	ldr	w0, [x20, #44]
  407c14:	tbnz	w0, #31, 407c50 <__fxstatat@plt+0x6100>
  407c18:	bl	401910 <close@plt>
  407c1c:	cbz	w0, 407c50 <__fxstatat@plt+0x6100>
  407c20:	bl	401b10 <__errno_location@plt>
  407c24:	ldr	w19, [x0]
  407c28:	b	407cb8 <__fxstatat@plt+0x6168>
  407c2c:	ldr	x19, [x0, #8]
  407c30:	bl	4019f0 <free@plt>
  407c34:	ldr	x0, [x19, #88]
  407c38:	tbnz	x0, #63, 407be4 <__fxstatat@plt+0x6094>
  407c3c:	mov	x0, x19
  407c40:	ldr	x19, [x0, #16]
  407c44:	cbnz	x19, 407c30 <__fxstatat@plt+0x60e0>
  407c48:	b	407c2c <__fxstatat@plt+0x60dc>
  407c4c:	tbz	w0, #2, 407c8c <__fxstatat@plt+0x613c>
  407c50:	add	x0, x20, #0x60
  407c54:	bl	4068d8 <__fxstatat@plt+0x4d88>
  407c58:	ldr	x0, [x20, #80]
  407c5c:	mov	w19, #0x0                   	// #0
  407c60:	cbz	x0, 407ce8 <__fxstatat@plt+0x6198>
  407c64:	bl	409220 <__fxstatat@plt+0x76d0>
  407c68:	mov	x0, x20
  407c6c:	bl	4068a0 <__fxstatat@plt+0x4d50>
  407c70:	mov	x0, x20
  407c74:	bl	4019f0 <free@plt>
  407c78:	cbnz	w19, 407cd8 <__fxstatat@plt+0x6188>
  407c7c:	mov	w0, w19
  407c80:	ldp	x19, x20, [sp, #16]
  407c84:	ldp	x29, x30, [sp], #32
  407c88:	ret
  407c8c:	ldr	w0, [x20, #40]
  407c90:	bl	4017a0 <fchdir@plt>
  407c94:	mov	w19, w0
  407c98:	cbz	w0, 407ca4 <__fxstatat@plt+0x6154>
  407c9c:	bl	401b10 <__errno_location@plt>
  407ca0:	ldr	w19, [x0]
  407ca4:	ldr	w0, [x20, #40]
  407ca8:	bl	401910 <close@plt>
  407cac:	cmp	w19, #0x0
  407cb0:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  407cb4:	b.ne	407ccc <__fxstatat@plt+0x617c>  // b.any
  407cb8:	add	x0, x20, #0x60
  407cbc:	bl	4068d8 <__fxstatat@plt+0x4d88>
  407cc0:	ldr	x0, [x20, #80]
  407cc4:	cbnz	x0, 407c64 <__fxstatat@plt+0x6114>
  407cc8:	b	407c68 <__fxstatat@plt+0x6118>
  407ccc:	bl	401b10 <__errno_location@plt>
  407cd0:	ldr	w19, [x0]
  407cd4:	b	407cb8 <__fxstatat@plt+0x6168>
  407cd8:	bl	401b10 <__errno_location@plt>
  407cdc:	str	w19, [x0]
  407ce0:	mov	w19, #0xffffffff            	// #-1
  407ce4:	b	407c7c <__fxstatat@plt+0x612c>
  407ce8:	mov	x0, x20
  407cec:	bl	4068a0 <__fxstatat@plt+0x4d50>
  407cf0:	mov	x0, x20
  407cf4:	bl	4019f0 <free@plt>
  407cf8:	mov	w19, #0x0                   	// #0
  407cfc:	b	407c7c <__fxstatat@plt+0x612c>
  407d00:	stp	x29, x30, [sp, #-64]!
  407d04:	mov	x29, sp
  407d08:	stp	x19, x20, [sp, #16]
  407d0c:	ldr	x19, [x0]
  407d10:	cbz	x19, 408368 <__fxstatat@plt+0x6818>
  407d14:	mov	x20, x0
  407d18:	ldr	w0, [x0, #72]
  407d1c:	tbnz	w0, #13, 408364 <__fxstatat@plt+0x6814>
  407d20:	ldrh	w0, [x19, #112]
  407d24:	mov	w1, #0x3                   	// #3
  407d28:	strh	w1, [x19, #112]
  407d2c:	cmp	w0, #0x1
  407d30:	b.eq	407d50 <__fxstatat@plt+0x6200>  // b.none
  407d34:	cmp	w0, #0x2
  407d38:	b.eq	407d68 <__fxstatat@plt+0x6218>  // b.none
  407d3c:	ldrh	w1, [x19, #108]
  407d40:	cmp	w1, #0x1
  407d44:	b.eq	407df4 <__fxstatat@plt+0x62a4>  // b.none
  407d48:	stp	x21, x22, [sp, #32]
  407d4c:	b	40800c <__fxstatat@plt+0x64bc>
  407d50:	mov	w2, #0x0                   	// #0
  407d54:	mov	x1, x19
  407d58:	mov	x0, x20
  407d5c:	bl	406494 <__fxstatat@plt+0x4944>
  407d60:	strh	w0, [x19, #108]
  407d64:	b	408368 <__fxstatat@plt+0x6818>
  407d68:	ldrh	w1, [x19, #108]
  407d6c:	sub	w0, w1, #0xc
  407d70:	and	w0, w0, #0xffff
  407d74:	cmp	w0, #0x1
  407d78:	b.ls	407d8c <__fxstatat@plt+0x623c>  // b.plast
  407d7c:	cmp	w1, #0x1
  407d80:	b.eq	407dfc <__fxstatat@plt+0x62ac>  // b.none
  407d84:	stp	x21, x22, [sp, #32]
  407d88:	b	40800c <__fxstatat@plt+0x64bc>
  407d8c:	mov	w2, #0x1                   	// #1
  407d90:	mov	x1, x19
  407d94:	mov	x0, x20
  407d98:	bl	406494 <__fxstatat@plt+0x4944>
  407d9c:	and	w1, w0, #0xffff
  407da0:	strh	w0, [x19, #108]
  407da4:	cmp	w1, #0x1
  407da8:	b.ne	407ebc <__fxstatat@plt+0x636c>  // b.any
  407dac:	ldr	w0, [x20, #72]
  407db0:	tbnz	w0, #2, 407ebc <__fxstatat@plt+0x636c>
  407db4:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  407db8:	add	x1, x1, #0xd18
  407dbc:	mov	x0, x20
  407dc0:	bl	406810 <__fxstatat@plt+0x4cc0>
  407dc4:	str	w0, [x19, #68]
  407dc8:	tbnz	w0, #31, 407ddc <__fxstatat@plt+0x628c>
  407dcc:	ldrh	w0, [x19, #110]
  407dd0:	orr	w0, w0, #0x2
  407dd4:	strh	w0, [x19, #110]
  407dd8:	b	407ebc <__fxstatat@plt+0x636c>
  407ddc:	bl	401b10 <__errno_location@plt>
  407de0:	ldr	w0, [x0]
  407de4:	str	w0, [x19, #64]
  407de8:	mov	w0, #0x7                   	// #7
  407dec:	strh	w0, [x19, #108]
  407df0:	b	407ebc <__fxstatat@plt+0x636c>
  407df4:	cmp	w0, #0x4
  407df8:	b.eq	407e14 <__fxstatat@plt+0x62c4>  // b.none
  407dfc:	ldr	w1, [x20, #72]
  407e00:	tbz	w1, #6, 407e50 <__fxstatat@plt+0x6300>
  407e04:	ldr	x2, [x19, #120]
  407e08:	ldr	x0, [x20, #24]
  407e0c:	cmp	x2, x0
  407e10:	b.eq	407e50 <__fxstatat@plt+0x6300>  // b.none
  407e14:	ldrh	w0, [x19, #110]
  407e18:	tbnz	w0, #1, 407e44 <__fxstatat@plt+0x62f4>
  407e1c:	ldr	x0, [x20, #8]
  407e20:	cbz	x0, 407e2c <__fxstatat@plt+0x62dc>
  407e24:	bl	40685c <__fxstatat@plt+0x4d0c>
  407e28:	str	xzr, [x20, #8]
  407e2c:	mov	w0, #0x6                   	// #6
  407e30:	strh	w0, [x19, #108]
  407e34:	mov	x1, x19
  407e38:	mov	x0, x20
  407e3c:	bl	406e34 <__fxstatat@plt+0x52e4>
  407e40:	b	408368 <__fxstatat@plt+0x6818>
  407e44:	ldr	w0, [x19, #68]
  407e48:	bl	401910 <close@plt>
  407e4c:	b	407e1c <__fxstatat@plt+0x62cc>
  407e50:	ldr	x0, [x20, #8]
  407e54:	cbz	x0, 407f20 <__fxstatat@plt+0x63d0>
  407e58:	tbnz	w1, #12, 407f10 <__fxstatat@plt+0x63c0>
  407e5c:	ldr	x3, [x19, #48]
  407e60:	mov	w2, #0xffffffff            	// #-1
  407e64:	mov	x1, x19
  407e68:	mov	x0, x20
  407e6c:	bl	406c78 <__fxstatat@plt+0x5128>
  407e70:	cbnz	w0, 407f68 <__fxstatat@plt+0x6418>
  407e74:	ldr	x19, [x20, #8]
  407e78:	str	xzr, [x20, #8]
  407e7c:	ldr	x2, [x20, #32]
  407e80:	ldr	x3, [x19, #8]
  407e84:	ldr	x0, [x3, #72]
  407e88:	sub	x1, x0, #0x1
  407e8c:	ldr	x3, [x3, #56]
  407e90:	ldrb	w3, [x3, x1]
  407e94:	cmp	w3, #0x2f
  407e98:	csel	x1, x1, x0, eq  // eq = none
  407e9c:	add	x0, x2, x1
  407ea0:	mov	w3, #0x2f                  	// #47
  407ea4:	strb	w3, [x2, x1]
  407ea8:	ldr	x2, [x19, #96]
  407eac:	add	x2, x2, #0x1
  407eb0:	add	x1, x19, #0xf8
  407eb4:	add	x0, x0, #0x1
  407eb8:	bl	401750 <memmove@plt>
  407ebc:	str	x19, [x20]
  407ec0:	ldrh	w0, [x19, #108]
  407ec4:	cmp	w0, #0xb
  407ec8:	b.eq	4081f4 <__fxstatat@plt+0x66a4>  // b.none
  407ecc:	ldrh	w0, [x19, #108]
  407ed0:	cmp	w0, #0x1
  407ed4:	b.ne	408368 <__fxstatat@plt+0x6818>  // b.any
  407ed8:	ldr	x0, [x19, #88]
  407edc:	cbnz	x0, 407ee8 <__fxstatat@plt+0x6398>
  407ee0:	ldr	x0, [x19, #120]
  407ee4:	str	x0, [x20, #24]
  407ee8:	mov	x1, x19
  407eec:	mov	x0, x20
  407ef0:	bl	406ac0 <__fxstatat@plt+0x4f70>
  407ef4:	and	w0, w0, #0xff
  407ef8:	cbnz	w0, 408368 <__fxstatat@plt+0x6818>
  407efc:	bl	401b10 <__errno_location@plt>
  407f00:	mov	w1, #0xc                   	// #12
  407f04:	str	w1, [x0]
  407f08:	mov	x19, #0x0                   	// #0
  407f0c:	b	408368 <__fxstatat@plt+0x6818>
  407f10:	and	w1, w1, #0xffffefff
  407f14:	str	w1, [x20, #72]
  407f18:	bl	40685c <__fxstatat@plt+0x4d0c>
  407f1c:	str	xzr, [x20, #8]
  407f20:	mov	w1, #0x3                   	// #3
  407f24:	mov	x0, x20
  407f28:	bl	406ed4 <__fxstatat@plt+0x5384>
  407f2c:	str	x0, [x20, #8]
  407f30:	cbnz	x0, 407e74 <__fxstatat@plt+0x6324>
  407f34:	ldr	w1, [x20, #72]
  407f38:	tbnz	w1, #13, 408378 <__fxstatat@plt+0x6828>
  407f3c:	ldr	w0, [x19, #64]
  407f40:	cbz	w0, 407f58 <__fxstatat@plt+0x6408>
  407f44:	ldrh	w0, [x19, #108]
  407f48:	cmp	w0, #0x4
  407f4c:	b.eq	407f58 <__fxstatat@plt+0x6408>  // b.none
  407f50:	mov	w0, #0x7                   	// #7
  407f54:	strh	w0, [x19, #108]
  407f58:	mov	x1, x19
  407f5c:	mov	x0, x20
  407f60:	bl	406e34 <__fxstatat@plt+0x52e4>
  407f64:	b	408368 <__fxstatat@plt+0x6818>
  407f68:	bl	401b10 <__errno_location@plt>
  407f6c:	ldr	w0, [x0]
  407f70:	str	w0, [x19, #64]
  407f74:	ldrh	w0, [x19, #110]
  407f78:	orr	w0, w0, #0x1
  407f7c:	strh	w0, [x19, #110]
  407f80:	ldr	x0, [x20, #8]
  407f84:	cbz	x0, 407e74 <__fxstatat@plt+0x6324>
  407f88:	ldr	x1, [x0, #8]
  407f8c:	ldr	x1, [x1, #48]
  407f90:	str	x1, [x0, #48]
  407f94:	ldr	x0, [x0, #16]
  407f98:	cbnz	x0, 407f88 <__fxstatat@plt+0x6438>
  407f9c:	b	407e74 <__fxstatat@plt+0x6324>
  407fa0:	str	x0, [x20]
  407fa4:	ldr	x1, [x20, #32]
  407fa8:	ldr	x0, [x0, #72]
  407fac:	strb	wzr, [x1, x0]
  407fb0:	mov	w1, #0x3                   	// #3
  407fb4:	mov	x0, x20
  407fb8:	bl	406ed4 <__fxstatat@plt+0x5384>
  407fbc:	mov	x22, x0
  407fc0:	cbnz	x0, 407fd8 <__fxstatat@plt+0x6488>
  407fc4:	ldr	w0, [x20, #72]
  407fc8:	tbz	w0, #13, 408024 <__fxstatat@plt+0x64d4>
  407fcc:	mov	x19, x22
  407fd0:	ldp	x21, x22, [sp, #32]
  407fd4:	b	408368 <__fxstatat@plt+0x6818>
  407fd8:	mov	x0, x21
  407fdc:	bl	4019f0 <free@plt>
  407fe0:	mov	x19, x22
  407fe4:	ldp	x21, x22, [sp, #32]
  407fe8:	b	407e7c <__fxstatat@plt+0x632c>
  407fec:	str	x19, [x20]
  407ff0:	mov	x0, x21
  407ff4:	bl	4019f0 <free@plt>
  407ff8:	ldr	x0, [x19, #88]
  407ffc:	cbz	x0, 4080b8 <__fxstatat@plt+0x6568>
  408000:	ldrh	w0, [x19, #112]
  408004:	cmp	w0, #0x4
  408008:	b.ne	40816c <__fxstatat@plt+0x661c>  // b.any
  40800c:	mov	x21, x19
  408010:	ldr	x19, [x19, #16]
  408014:	cbnz	x19, 407fec <__fxstatat@plt+0x649c>
  408018:	ldr	x0, [x21, #8]
  40801c:	ldr	x1, [x0, #24]
  408020:	cbnz	x1, 407fa0 <__fxstatat@plt+0x6450>
  408024:	ldr	x22, [x21, #8]
  408028:	str	x22, [x20]
  40802c:	mov	x0, x21
  408030:	bl	4019f0 <free@plt>
  408034:	ldr	x0, [x22, #88]
  408038:	cmn	x0, #0x1
  40803c:	b.eq	4082b4 <__fxstatat@plt+0x6764>  // b.none
  408040:	ldrh	w0, [x22, #108]
  408044:	cmp	w0, #0xb
  408048:	b.eq	4082d0 <__fxstatat@plt+0x6780>  // b.none
  40804c:	ldr	x1, [x20, #32]
  408050:	ldr	x0, [x22, #72]
  408054:	strb	wzr, [x1, x0]
  408058:	ldr	x0, [x22, #88]
  40805c:	cbz	x0, 4082d8 <__fxstatat@plt+0x6788>
  408060:	ldrh	w0, [x22, #110]
  408064:	tbz	w0, #1, 408328 <__fxstatat@plt+0x67d8>
  408068:	ldr	w0, [x20, #72]
  40806c:	tbnz	w0, #2, 408084 <__fxstatat@plt+0x6534>
  408070:	tbz	w0, #9, 408300 <__fxstatat@plt+0x67b0>
  408074:	mov	w2, #0x1                   	// #1
  408078:	ldr	w1, [x22, #68]
  40807c:	mov	x0, x20
  408080:	bl	406ba4 <__fxstatat@plt+0x5054>
  408084:	ldr	w0, [x22, #68]
  408088:	bl	401910 <close@plt>
  40808c:	ldrh	w0, [x22, #108]
  408090:	cmp	w0, #0x2
  408094:	b.eq	4083a8 <__fxstatat@plt+0x6858>  // b.none
  408098:	ldr	w0, [x22, #64]
  40809c:	cbnz	w0, 4083a0 <__fxstatat@plt+0x6850>
  4080a0:	mov	w0, #0x6                   	// #6
  4080a4:	strh	w0, [x22, #108]
  4080a8:	mov	x1, x22
  4080ac:	mov	x0, x20
  4080b0:	bl	406e34 <__fxstatat@plt+0x52e4>
  4080b4:	b	4083a8 <__fxstatat@plt+0x6858>
  4080b8:	mov	x0, x20
  4080bc:	bl	406c18 <__fxstatat@plt+0x50c8>
  4080c0:	cbnz	w0, 408148 <__fxstatat@plt+0x65f8>
  4080c4:	mov	x0, x20
  4080c8:	bl	4068a0 <__fxstatat@plt+0x4d50>
  4080cc:	ldr	x2, [x19, #96]
  4080d0:	str	x2, [x19, #72]
  4080d4:	add	x22, x19, #0xf8
  4080d8:	add	x2, x2, #0x1
  4080dc:	mov	x1, x22
  4080e0:	ldr	x0, [x20, #32]
  4080e4:	bl	401750 <memmove@plt>
  4080e8:	mov	w1, #0x2f                  	// #47
  4080ec:	mov	x0, x22
  4080f0:	bl	401920 <strrchr@plt>
  4080f4:	cbz	x0, 40812c <__fxstatat@plt+0x65dc>
  4080f8:	cmp	x22, x0
  4080fc:	b.eq	408160 <__fxstatat@plt+0x6610>  // b.none
  408100:	str	x23, [sp, #48]
  408104:	add	x21, x0, #0x1
  408108:	mov	x0, x21
  40810c:	bl	401770 <strlen@plt>
  408110:	mov	x23, x0
  408114:	add	x2, x0, #0x1
  408118:	mov	x1, x21
  40811c:	mov	x0, x22
  408120:	bl	401750 <memmove@plt>
  408124:	str	x23, [x19, #96]
  408128:	ldr	x23, [sp, #48]
  40812c:	ldr	x0, [x20, #32]
  408130:	str	x0, [x19, #56]
  408134:	str	x0, [x19, #48]
  408138:	mov	x0, x20
  40813c:	bl	406790 <__fxstatat@plt+0x4c40>
  408140:	ldp	x21, x22, [sp, #32]
  408144:	b	407ebc <__fxstatat@plt+0x636c>
  408148:	ldr	w0, [x20, #72]
  40814c:	orr	w0, w0, #0x2000
  408150:	str	w0, [x20, #72]
  408154:	mov	x19, #0x0                   	// #0
  408158:	ldp	x21, x22, [sp, #32]
  40815c:	b	408368 <__fxstatat@plt+0x6818>
  408160:	ldrb	w1, [x0, #1]
  408164:	cbz	w1, 40812c <__fxstatat@plt+0x65dc>
  408168:	b	408100 <__fxstatat@plt+0x65b0>
  40816c:	cmp	w0, #0x2
  408170:	b.eq	40817c <__fxstatat@plt+0x662c>  // b.none
  408174:	ldp	x21, x22, [sp, #32]
  408178:	b	407e7c <__fxstatat@plt+0x632c>
  40817c:	mov	w2, #0x1                   	// #1
  408180:	mov	x1, x19
  408184:	mov	x0, x20
  408188:	bl	406494 <__fxstatat@plt+0x4944>
  40818c:	and	w1, w0, #0xffff
  408190:	strh	w0, [x19, #108]
  408194:	cmp	w1, #0x1
  408198:	b.eq	4081ac <__fxstatat@plt+0x665c>  // b.none
  40819c:	mov	w0, #0x3                   	// #3
  4081a0:	strh	w0, [x19, #112]
  4081a4:	ldp	x21, x22, [sp, #32]
  4081a8:	b	407e7c <__fxstatat@plt+0x632c>
  4081ac:	ldr	w0, [x20, #72]
  4081b0:	tbnz	w0, #2, 40819c <__fxstatat@plt+0x664c>
  4081b4:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  4081b8:	add	x1, x1, #0xd18
  4081bc:	mov	x0, x20
  4081c0:	bl	406810 <__fxstatat@plt+0x4cc0>
  4081c4:	str	w0, [x19, #68]
  4081c8:	tbnz	w0, #31, 4081dc <__fxstatat@plt+0x668c>
  4081cc:	ldrh	w0, [x19, #110]
  4081d0:	orr	w0, w0, #0x2
  4081d4:	strh	w0, [x19, #110]
  4081d8:	b	40819c <__fxstatat@plt+0x664c>
  4081dc:	bl	401b10 <__errno_location@plt>
  4081e0:	ldr	w0, [x0]
  4081e4:	str	w0, [x19, #64]
  4081e8:	mov	w0, #0x7                   	// #7
  4081ec:	strh	w0, [x19, #108]
  4081f0:	b	40819c <__fxstatat@plt+0x664c>
  4081f4:	ldr	x0, [x19, #168]
  4081f8:	cmp	x0, #0x2
  4081fc:	b.eq	408214 <__fxstatat@plt+0x66c4>  // b.none
  408200:	cmp	x0, #0x1
  408204:	b.eq	408368 <__fxstatat@plt+0x6818>  // b.none
  408208:	stp	x21, x22, [sp, #32]
  40820c:	str	x23, [sp, #48]
  408210:	bl	401950 <abort@plt>
  408214:	stp	x21, x22, [sp, #32]
  408218:	ldr	x21, [x19, #8]
  40821c:	ldr	w0, [x21, #104]
  408220:	cbnz	w0, 408234 <__fxstatat@plt+0x66e4>
  408224:	ldr	w0, [x20, #72]
  408228:	and	w0, w0, #0x18
  40822c:	cmp	w0, #0x18
  408230:	b.eq	408264 <__fxstatat@plt+0x6714>  // b.none
  408234:	mov	w2, #0x0                   	// #0
  408238:	mov	x1, x19
  40823c:	mov	x0, x20
  408240:	bl	406494 <__fxstatat@plt+0x4944>
  408244:	and	w1, w0, #0xffff
  408248:	strh	w0, [x19, #108]
  40824c:	ldr	w0, [x19, #136]
  408250:	and	w0, w0, #0xf000
  408254:	cmp	w0, #0x4, lsl #12
  408258:	b.eq	408280 <__fxstatat@plt+0x6730>  // b.none
  40825c:	ldp	x21, x22, [sp, #32]
  408260:	b	407ecc <__fxstatat@plt+0x637c>
  408264:	ldr	w1, [x20, #44]
  408268:	mov	x0, x21
  40826c:	bl	406a20 <__fxstatat@plt+0x4ed0>
  408270:	cmp	w0, #0x2
  408274:	b.ne	408234 <__fxstatat@plt+0x66e4>  // b.any
  408278:	ldp	x21, x22, [sp, #32]
  40827c:	b	407ecc <__fxstatat@plt+0x637c>
  408280:	ldr	x0, [x19, #88]
  408284:	cbz	x0, 408380 <__fxstatat@plt+0x6830>
  408288:	ldr	w0, [x21, #104]
  40828c:	sub	w0, w0, #0x1
  408290:	cmn	w0, #0x3
  408294:	b.ls	4082a8 <__fxstatat@plt+0x6758>  // b.plast
  408298:	cmp	w1, #0x1
  40829c:	b.ne	408398 <__fxstatat@plt+0x6848>  // b.any
  4082a0:	ldp	x21, x22, [sp, #32]
  4082a4:	b	407ee8 <__fxstatat@plt+0x6398>
  4082a8:	str	w0, [x21, #104]
  4082ac:	ldp	x21, x22, [sp, #32]
  4082b0:	b	407ecc <__fxstatat@plt+0x637c>
  4082b4:	mov	x0, x22
  4082b8:	bl	4019f0 <free@plt>
  4082bc:	bl	401b10 <__errno_location@plt>
  4082c0:	str	wzr, [x0]
  4082c4:	str	xzr, [x20]
  4082c8:	ldp	x21, x22, [sp, #32]
  4082cc:	b	408368 <__fxstatat@plt+0x6818>
  4082d0:	str	x23, [sp, #48]
  4082d4:	bl	401950 <abort@plt>
  4082d8:	mov	x0, x20
  4082dc:	bl	406c18 <__fxstatat@plt+0x50c8>
  4082e0:	cbz	w0, 40808c <__fxstatat@plt+0x653c>
  4082e4:	bl	401b10 <__errno_location@plt>
  4082e8:	ldr	w0, [x0]
  4082ec:	str	w0, [x22, #64]
  4082f0:	ldr	w0, [x20, #72]
  4082f4:	orr	w0, w0, #0x2000
  4082f8:	str	w0, [x20, #72]
  4082fc:	b	40808c <__fxstatat@plt+0x653c>
  408300:	ldr	w0, [x22, #68]
  408304:	bl	4017a0 <fchdir@plt>
  408308:	cbz	w0, 408084 <__fxstatat@plt+0x6534>
  40830c:	bl	401b10 <__errno_location@plt>
  408310:	ldr	w0, [x0]
  408314:	str	w0, [x22, #64]
  408318:	ldr	w0, [x20, #72]
  40831c:	orr	w0, w0, #0x2000
  408320:	str	w0, [x20, #72]
  408324:	b	408084 <__fxstatat@plt+0x6534>
  408328:	tbnz	w0, #0, 40808c <__fxstatat@plt+0x653c>
  40832c:	adrp	x3, 40a000 <__fxstatat@plt+0x84b0>
  408330:	add	x3, x3, #0xd20
  408334:	mov	w2, #0xffffffff            	// #-1
  408338:	ldr	x1, [x22, #8]
  40833c:	mov	x0, x20
  408340:	bl	406c78 <__fxstatat@plt+0x5128>
  408344:	cbz	w0, 40808c <__fxstatat@plt+0x653c>
  408348:	bl	401b10 <__errno_location@plt>
  40834c:	ldr	w0, [x0]
  408350:	str	w0, [x22, #64]
  408354:	ldr	w0, [x20, #72]
  408358:	orr	w0, w0, #0x2000
  40835c:	str	w0, [x20, #72]
  408360:	b	40808c <__fxstatat@plt+0x653c>
  408364:	mov	x19, #0x0                   	// #0
  408368:	mov	x0, x19
  40836c:	ldp	x19, x20, [sp, #16]
  408370:	ldp	x29, x30, [sp], #64
  408374:	ret
  408378:	mov	x19, x0
  40837c:	b	408368 <__fxstatat@plt+0x6818>
  408380:	cmp	w1, #0x1
  408384:	b.ne	408390 <__fxstatat@plt+0x6840>  // b.any
  408388:	ldp	x21, x22, [sp, #32]
  40838c:	b	407ee0 <__fxstatat@plt+0x6390>
  408390:	ldp	x21, x22, [sp, #32]
  408394:	b	408368 <__fxstatat@plt+0x6818>
  408398:	ldp	x21, x22, [sp, #32]
  40839c:	b	408368 <__fxstatat@plt+0x6818>
  4083a0:	mov	w0, #0x7                   	// #7
  4083a4:	strh	w0, [x22, #108]
  4083a8:	ldr	w0, [x20, #72]
  4083ac:	tst	x0, #0x2000
  4083b0:	csel	x19, x19, x22, ne  // ne = any
  4083b4:	ldp	x21, x22, [sp, #32]
  4083b8:	b	408368 <__fxstatat@plt+0x6818>
  4083bc:	cmp	w2, #0x4
  4083c0:	b.hi	4083d0 <__fxstatat@plt+0x6880>  // b.pmore
  4083c4:	strh	w2, [x1, #112]
  4083c8:	mov	w0, #0x0                   	// #0
  4083cc:	ret
  4083d0:	stp	x29, x30, [sp, #-16]!
  4083d4:	mov	x29, sp
  4083d8:	bl	401b10 <__errno_location@plt>
  4083dc:	mov	w1, #0x16                  	// #22
  4083e0:	str	w1, [x0]
  4083e4:	mov	w0, #0x1                   	// #1
  4083e8:	ldp	x29, x30, [sp], #16
  4083ec:	ret
  4083f0:	stp	x29, x30, [sp, #-64]!
  4083f4:	mov	x29, sp
  4083f8:	tst	w1, #0xffffefff
  4083fc:	b.ne	4084a0 <__fxstatat@plt+0x6950>  // b.any
  408400:	stp	x19, x20, [sp, #16]
  408404:	stp	x21, x22, [sp, #32]
  408408:	mov	x19, x0
  40840c:	mov	w20, w1
  408410:	ldr	x22, [x0]
  408414:	bl	401b10 <__errno_location@plt>
  408418:	mov	x21, x0
  40841c:	str	wzr, [x0]
  408420:	ldr	w0, [x19, #72]
  408424:	tbnz	w0, #13, 408580 <__fxstatat@plt+0x6a30>
  408428:	ldrh	w1, [x22, #108]
  40842c:	cmp	w1, #0x9
  408430:	b.eq	4084b4 <__fxstatat@plt+0x6964>  // b.none
  408434:	mov	x0, #0x0                   	// #0
  408438:	cmp	w1, #0x1
  40843c:	b.ne	408590 <__fxstatat@plt+0x6a40>  // b.any
  408440:	str	x23, [sp, #48]
  408444:	ldr	x0, [x19, #8]
  408448:	cbz	x0, 408450 <__fxstatat@plt+0x6900>
  40844c:	bl	40685c <__fxstatat@plt+0x4d0c>
  408450:	mov	w23, #0x1                   	// #1
  408454:	cmp	w20, #0x1, lsl #12
  408458:	b.eq	4084c4 <__fxstatat@plt+0x6974>  // b.none
  40845c:	ldr	x0, [x22, #88]
  408460:	cbnz	x0, 40847c <__fxstatat@plt+0x692c>
  408464:	ldr	x0, [x22, #48]
  408468:	ldrb	w0, [x0]
  40846c:	cmp	w0, #0x2f
  408470:	b.eq	40847c <__fxstatat@plt+0x692c>  // b.none
  408474:	ldr	w0, [x19, #72]
  408478:	tbz	w0, #2, 4084d8 <__fxstatat@plt+0x6988>
  40847c:	mov	w1, w23
  408480:	mov	x0, x19
  408484:	bl	406ed4 <__fxstatat@plt+0x5384>
  408488:	str	x0, [x19, #8]
  40848c:	ldp	x19, x20, [sp, #16]
  408490:	ldp	x21, x22, [sp, #32]
  408494:	ldr	x23, [sp, #48]
  408498:	ldp	x29, x30, [sp], #64
  40849c:	ret
  4084a0:	bl	401b10 <__errno_location@plt>
  4084a4:	mov	w1, #0x16                  	// #22
  4084a8:	str	w1, [x0]
  4084ac:	mov	x0, #0x0                   	// #0
  4084b0:	b	408498 <__fxstatat@plt+0x6948>
  4084b4:	ldr	x0, [x22, #16]
  4084b8:	ldp	x19, x20, [sp, #16]
  4084bc:	ldp	x21, x22, [sp, #32]
  4084c0:	b	408498 <__fxstatat@plt+0x6948>
  4084c4:	ldr	w0, [x19, #72]
  4084c8:	orr	w0, w0, #0x1000
  4084cc:	str	w0, [x19, #72]
  4084d0:	mov	w23, #0x2                   	// #2
  4084d4:	b	40845c <__fxstatat@plt+0x690c>
  4084d8:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  4084dc:	add	x1, x1, #0xd18
  4084e0:	mov	x0, x19
  4084e4:	bl	406810 <__fxstatat@plt+0x4cc0>
  4084e8:	mov	w20, w0
  4084ec:	tbnz	w0, #31, 40852c <__fxstatat@plt+0x69dc>
  4084f0:	mov	w1, w23
  4084f4:	mov	x0, x19
  4084f8:	bl	406ed4 <__fxstatat@plt+0x5384>
  4084fc:	str	x0, [x19, #8]
  408500:	ldr	w0, [x19, #72]
  408504:	tbz	w0, #9, 408544 <__fxstatat@plt+0x69f4>
  408508:	mov	w2, #0x1                   	// #1
  40850c:	mov	w1, w20
  408510:	mov	x0, x19
  408514:	bl	406ba4 <__fxstatat@plt+0x5054>
  408518:	ldr	x0, [x19, #8]
  40851c:	ldp	x19, x20, [sp, #16]
  408520:	ldp	x21, x22, [sp, #32]
  408524:	ldr	x23, [sp, #48]
  408528:	b	408498 <__fxstatat@plt+0x6948>
  40852c:	str	xzr, [x19, #8]
  408530:	mov	x0, #0x0                   	// #0
  408534:	ldp	x19, x20, [sp, #16]
  408538:	ldp	x21, x22, [sp, #32]
  40853c:	ldr	x23, [sp, #48]
  408540:	b	408498 <__fxstatat@plt+0x6948>
  408544:	mov	w0, w20
  408548:	bl	4017a0 <fchdir@plt>
  40854c:	cbnz	w0, 40855c <__fxstatat@plt+0x6a0c>
  408550:	mov	w0, w20
  408554:	bl	401910 <close@plt>
  408558:	b	408518 <__fxstatat@plt+0x69c8>
  40855c:	ldr	w19, [x21]
  408560:	mov	w0, w20
  408564:	bl	401910 <close@plt>
  408568:	str	w19, [x21]
  40856c:	mov	x0, #0x0                   	// #0
  408570:	ldp	x19, x20, [sp, #16]
  408574:	ldp	x21, x22, [sp, #32]
  408578:	ldr	x23, [sp, #48]
  40857c:	b	408498 <__fxstatat@plt+0x6948>
  408580:	mov	x0, #0x0                   	// #0
  408584:	ldp	x19, x20, [sp, #16]
  408588:	ldp	x21, x22, [sp, #32]
  40858c:	b	408498 <__fxstatat@plt+0x6948>
  408590:	ldp	x19, x20, [sp, #16]
  408594:	ldp	x21, x22, [sp, #32]
  408598:	b	408498 <__fxstatat@plt+0x6948>
  40859c:	stp	x29, x30, [sp, #-64]!
  4085a0:	mov	x29, sp
  4085a4:	stp	x19, x20, [sp, #16]
  4085a8:	stp	x21, x22, [sp, #32]
  4085ac:	mov	x19, x0
  4085b0:	mov	x22, x1
  4085b4:	mov	x21, x2
  4085b8:	cmp	x0, #0x0
  4085bc:	add	x0, sp, #0x3c
  4085c0:	csel	x19, x0, x19, eq  // eq = none
  4085c4:	mov	x0, x19
  4085c8:	bl	401730 <mbrtowc@plt>
  4085cc:	mov	x20, x0
  4085d0:	cmp	x21, #0x0
  4085d4:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  4085d8:	b.hi	4085f0 <__fxstatat@plt+0x6aa0>  // b.pmore
  4085dc:	mov	x0, x20
  4085e0:	ldp	x19, x20, [sp, #16]
  4085e4:	ldp	x21, x22, [sp, #32]
  4085e8:	ldp	x29, x30, [sp], #64
  4085ec:	ret
  4085f0:	mov	w0, #0x0                   	// #0
  4085f4:	bl	4087a4 <__fxstatat@plt+0x6c54>
  4085f8:	and	w0, w0, #0xff
  4085fc:	cbnz	w0, 4085dc <__fxstatat@plt+0x6a8c>
  408600:	ldrb	w0, [x22]
  408604:	str	w0, [x19]
  408608:	mov	x20, #0x1                   	// #1
  40860c:	b	4085dc <__fxstatat@plt+0x6a8c>
  408610:	stp	x29, x30, [sp, #-48]!
  408614:	mov	x29, sp
  408618:	stp	x19, x20, [sp, #16]
  40861c:	str	x21, [sp, #32]
  408620:	mov	x19, x0
  408624:	bl	401810 <__fpending@plt>
  408628:	mov	x21, x0
  40862c:	ldr	w20, [x19]
  408630:	and	w20, w20, #0x20
  408634:	mov	x0, x19
  408638:	bl	409938 <__fxstatat@plt+0x7de8>
  40863c:	cbnz	w20, 408668 <__fxstatat@plt+0x6b18>
  408640:	cbz	w0, 408658 <__fxstatat@plt+0x6b08>
  408644:	cbnz	x21, 40867c <__fxstatat@plt+0x6b2c>
  408648:	bl	401b10 <__errno_location@plt>
  40864c:	ldr	w0, [x0]
  408650:	cmp	w0, #0x9
  408654:	csetm	w0, ne  // ne = any
  408658:	ldp	x19, x20, [sp, #16]
  40865c:	ldr	x21, [sp, #32]
  408660:	ldp	x29, x30, [sp], #48
  408664:	ret
  408668:	cbnz	w0, 408684 <__fxstatat@plt+0x6b34>
  40866c:	bl	401b10 <__errno_location@plt>
  408670:	str	wzr, [x0]
  408674:	mov	w0, #0xffffffff            	// #-1
  408678:	b	408658 <__fxstatat@plt+0x6b08>
  40867c:	mov	w0, #0xffffffff            	// #-1
  408680:	b	408658 <__fxstatat@plt+0x6b08>
  408684:	mov	w0, #0xffffffff            	// #-1
  408688:	b	408658 <__fxstatat@plt+0x6b08>
  40868c:	str	xzr, [x0, #16]
  408690:	mov	w1, #0xf616                	// #62998
  408694:	movk	w1, #0x95, lsl #16
  408698:	str	w1, [x0, #24]
  40869c:	ret
  4086a0:	mov	x2, x0
  4086a4:	ldr	w3, [x0, #24]
  4086a8:	mov	w0, #0xf616                	// #62998
  4086ac:	movk	w0, #0x95, lsl #16
  4086b0:	cmp	w3, w0
  4086b4:	b.ne	4086e8 <__fxstatat@plt+0x6b98>  // b.any
  4086b8:	ldr	x3, [x2, #16]
  4086bc:	cbz	x3, 408734 <__fxstatat@plt+0x6be4>
  4086c0:	ldr	x4, [x1, #8]
  4086c4:	ldr	x0, [x2]
  4086c8:	cmp	x4, x0
  4086cc:	b.eq	408710 <__fxstatat@plt+0x6bc0>  // b.none
  4086d0:	add	x4, x3, #0x1
  4086d4:	str	x4, [x2, #16]
  4086d8:	mov	w0, #0x0                   	// #0
  4086dc:	tst	x3, x4
  4086e0:	b.eq	408728 <__fxstatat@plt+0x6bd8>  // b.none
  4086e4:	ret
  4086e8:	stp	x29, x30, [sp, #-16]!
  4086ec:	mov	x29, sp
  4086f0:	adrp	x3, 40b000 <__fxstatat@plt+0x94b0>
  4086f4:	add	x3, x3, #0x8f8
  4086f8:	mov	w2, #0x3c                  	// #60
  4086fc:	adrp	x1, 40b000 <__fxstatat@plt+0x94b0>
  408700:	add	x1, x1, #0x8c8
  408704:	adrp	x0, 40b000 <__fxstatat@plt+0x94b0>
  408708:	add	x0, x0, #0x8e0
  40870c:	bl	401b00 <__assert_fail@plt>
  408710:	ldr	x5, [x1]
  408714:	ldr	x4, [x2, #8]
  408718:	mov	w0, #0x1                   	// #1
  40871c:	cmp	x5, x4
  408720:	b.ne	4086d0 <__fxstatat@plt+0x6b80>  // b.any
  408724:	b	4086e4 <__fxstatat@plt+0x6b94>
  408728:	mov	w0, #0x1                   	// #1
  40872c:	cbz	x4, 4086e4 <__fxstatat@plt+0x6b94>
  408730:	b	40873c <__fxstatat@plt+0x6bec>
  408734:	mov	x0, #0x1                   	// #1
  408738:	str	x0, [x2, #16]
  40873c:	ldr	x0, [x1]
  408740:	str	x0, [x2, #8]
  408744:	ldr	x0, [x1, #8]
  408748:	str	x0, [x2]
  40874c:	mov	w0, #0x0                   	// #0
  408750:	ret
  408754:	stp	x29, x30, [sp, #-64]!
  408758:	mov	x29, sp
  40875c:	str	x2, [sp, #56]
  408760:	mov	w2, #0x0                   	// #0
  408764:	tbnz	w1, #6, 408778 <__fxstatat@plt+0x6c28>
  408768:	bl	401860 <open@plt>
  40876c:	bl	4098e0 <__fxstatat@plt+0x7d90>
  408770:	ldp	x29, x30, [sp], #64
  408774:	ret
  408778:	add	x2, sp, #0x40
  40877c:	str	x2, [sp, #16]
  408780:	str	x2, [sp, #24]
  408784:	add	x2, sp, #0x30
  408788:	str	x2, [sp, #32]
  40878c:	str	wzr, [sp, #44]
  408790:	str	wzr, [sp, #40]
  408794:	ldr	x2, [sp, #24]
  408798:	sub	x2, x2, #0x8
  40879c:	ldr	w2, [x2]
  4087a0:	b	408768 <__fxstatat@plt+0x6c18>
  4087a4:	stp	x29, x30, [sp, #-32]!
  4087a8:	mov	x29, sp
  4087ac:	mov	x1, #0x0                   	// #0
  4087b0:	bl	401b40 <setlocale@plt>
  4087b4:	mov	w1, #0x1                   	// #1
  4087b8:	cbz	x0, 4087f4 <__fxstatat@plt+0x6ca4>
  4087bc:	str	x19, [sp, #16]
  4087c0:	mov	x19, x0
  4087c4:	adrp	x1, 40b000 <__fxstatat@plt+0x94b0>
  4087c8:	add	x1, x1, #0x908
  4087cc:	bl	4019c0 <strcmp@plt>
  4087d0:	mov	w1, #0x0                   	// #0
  4087d4:	cbz	w0, 408800 <__fxstatat@plt+0x6cb0>
  4087d8:	adrp	x1, 40b000 <__fxstatat@plt+0x94b0>
  4087dc:	add	x1, x1, #0x910
  4087e0:	mov	x0, x19
  4087e4:	bl	4019c0 <strcmp@plt>
  4087e8:	cmp	w0, #0x0
  4087ec:	cset	w1, ne  // ne = any
  4087f0:	ldr	x19, [sp, #16]
  4087f4:	mov	w0, w1
  4087f8:	ldp	x29, x30, [sp], #32
  4087fc:	ret
  408800:	ldr	x19, [sp, #16]
  408804:	b	4087f4 <__fxstatat@plt+0x6ca4>
  408808:	ror	x2, x0, #3
  40880c:	udiv	x0, x2, x1
  408810:	msub	x0, x0, x1, x2
  408814:	ret
  408818:	cmp	x1, x0
  40881c:	cset	w0, eq  // eq = none
  408820:	ret
  408824:	mov	x1, x0
  408828:	ldr	x2, [x0, #40]
  40882c:	adrp	x0, 40b000 <__fxstatat@plt+0x94b0>
  408830:	add	x0, x0, #0x988
  408834:	cmp	x2, x0
  408838:	b.eq	4088d8 <__fxstatat@plt+0x6d88>  // b.none
  40883c:	ldr	s0, [x2, #8]
  408840:	mov	w0, #0xcccd                	// #52429
  408844:	movk	w0, #0x3dcc, lsl #16
  408848:	fmov	s1, w0
  40884c:	fcmpe	s0, s1
  408850:	b.le	4088b4 <__fxstatat@plt+0x6d64>
  408854:	mov	w0, #0x6666                	// #26214
  408858:	movk	w0, #0x3f66, lsl #16
  40885c:	fmov	s1, w0
  408860:	fcmpe	s0, s1
  408864:	b.pl	4088b4 <__fxstatat@plt+0x6d64>  // b.nfrst
  408868:	mov	w0, #0xcccd                	// #52429
  40886c:	movk	w0, #0x3f8c, lsl #16
  408870:	fmov	s1, w0
  408874:	ldr	s2, [x2, #12]
  408878:	fcmpe	s2, s1
  40887c:	b.le	4088b4 <__fxstatat@plt+0x6d64>
  408880:	ldr	s1, [x2]
  408884:	fcmpe	s1, #0.0
  408888:	b.lt	4088b4 <__fxstatat@plt+0x6d64>  // b.tstop
  40888c:	mov	w0, #0xcccd                	// #52429
  408890:	movk	w0, #0x3dcc, lsl #16
  408894:	fmov	s2, w0
  408898:	fadd	s1, s1, s2
  40889c:	ldr	s2, [x2, #4]
  4088a0:	fcmpe	s1, s2
  4088a4:	b.pl	4088b4 <__fxstatat@plt+0x6d64>  // b.nfrst
  4088a8:	fmov	s3, #1.000000000000000000e+00
  4088ac:	fcmpe	s2, s3
  4088b0:	b.ls	4088c8 <__fxstatat@plt+0x6d78>  // b.plast
  4088b4:	adrp	x0, 40b000 <__fxstatat@plt+0x94b0>
  4088b8:	add	x0, x0, #0x988
  4088bc:	str	x0, [x1, #40]
  4088c0:	mov	w0, #0x0                   	// #0
  4088c4:	ret
  4088c8:	mov	w0, #0x1                   	// #1
  4088cc:	fcmpe	s0, s1
  4088d0:	b.le	4088b4 <__fxstatat@plt+0x6d64>
  4088d4:	b	4088c4 <__fxstatat@plt+0x6d74>
  4088d8:	mov	w0, #0x1                   	// #1
  4088dc:	b	4088c4 <__fxstatat@plt+0x6d74>
  4088e0:	ldrb	w2, [x1, #16]
  4088e4:	cbnz	w2, 40890c <__fxstatat@plt+0x6dbc>
  4088e8:	ucvtf	s0, x0
  4088ec:	ldr	s1, [x1, #8]
  4088f0:	fdiv	s0, s0, s1
  4088f4:	mov	w0, #0x5f800000            	// #1602224128
  4088f8:	fmov	s1, w0
  4088fc:	mov	x0, #0x0                   	// #0
  408900:	fcmpe	s0, s1
  408904:	b.ge	4089b4 <__fxstatat@plt+0x6e64>  // b.tcont
  408908:	fcvtzu	x0, s0
  40890c:	cmp	x0, #0xa
  408910:	mov	x1, #0xa                   	// #10
  408914:	csel	x0, x0, x1, cs  // cs = hs, nlast
  408918:	orr	x0, x0, #0x1
  40891c:	mov	x5, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  408920:	movk	x5, #0xaaab
  408924:	cmn	x0, #0x1
  408928:	b.ne	408950 <__fxstatat@plt+0x6e00>  // b.any
  40892c:	mov	x0, #0x0                   	// #0
  408930:	b	4089b4 <__fxstatat@plt+0x6e64>
  408934:	mov	x1, #0x3                   	// #3
  408938:	udiv	x2, x0, x1
  40893c:	msub	x1, x2, x1, x0
  408940:	cbnz	x1, 40899c <__fxstatat@plt+0x6e4c>
  408944:	add	x0, x0, #0x2
  408948:	cmn	x0, #0x1
  40894c:	b.eq	4089b8 <__fxstatat@plt+0x6e68>  // b.none
  408950:	cmp	x0, #0x9
  408954:	b.ls	408934 <__fxstatat@plt+0x6de4>  // b.plast
  408958:	umulh	x1, x0, x5
  40895c:	and	x2, x1, #0xfffffffffffffffe
  408960:	add	x1, x2, x1, lsr #1
  408964:	cmp	x0, x1
  408968:	b.eq	408944 <__fxstatat@plt+0x6df4>  // b.none
  40896c:	mov	x3, #0x10                  	// #16
  408970:	mov	x2, #0x9                   	// #9
  408974:	mov	x1, #0x3                   	// #3
  408978:	add	x2, x2, x3
  40897c:	add	x1, x1, #0x2
  408980:	cmp	x2, x0
  408984:	b.cs	408938 <__fxstatat@plt+0x6de8>  // b.hs, b.nlast
  408988:	add	x3, x3, #0x8
  40898c:	udiv	x4, x0, x1
  408990:	msub	x4, x4, x1, x0
  408994:	cbnz	x4, 408978 <__fxstatat@plt+0x6e28>
  408998:	b	408944 <__fxstatat@plt+0x6df4>
  40899c:	cmp	xzr, x0, lsr #61
  4089a0:	cset	x1, ne  // ne = any
  4089a4:	tst	x0, #0x1000000000000000
  4089a8:	csinc	w1, w1, wzr, eq  // eq = none
  4089ac:	cmp	w1, #0x0
  4089b0:	csel	x0, x0, xzr, eq  // eq = none
  4089b4:	ret
  4089b8:	mov	x0, #0x0                   	// #0
  4089bc:	b	4089b4 <__fxstatat@plt+0x6e64>
  4089c0:	stp	x29, x30, [sp, #-32]!
  4089c4:	mov	x29, sp
  4089c8:	str	x19, [sp, #16]
  4089cc:	mov	x19, x0
  4089d0:	mov	x0, x1
  4089d4:	ldr	x2, [x19, #48]
  4089d8:	ldr	x1, [x19, #16]
  4089dc:	blr	x2
  4089e0:	ldr	x1, [x19, #16]
  4089e4:	cmp	x1, x0
  4089e8:	b.ls	408a00 <__fxstatat@plt+0x6eb0>  // b.plast
  4089ec:	ldr	x1, [x19]
  4089f0:	add	x0, x1, x0, lsl #4
  4089f4:	ldr	x19, [sp, #16]
  4089f8:	ldp	x29, x30, [sp], #32
  4089fc:	ret
  408a00:	bl	401950 <abort@plt>
  408a04:	stp	x29, x30, [sp, #-80]!
  408a08:	mov	x29, sp
  408a0c:	stp	x21, x22, [sp, #32]
  408a10:	stp	x23, x24, [sp, #48]
  408a14:	mov	x21, x0
  408a18:	ldr	x22, [x1]
  408a1c:	ldr	x0, [x1, #8]
  408a20:	cmp	x22, x0
  408a24:	b.cs	408b58 <__fxstatat@plt+0x7008>  // b.hs, b.nlast
  408a28:	stp	x19, x20, [sp, #16]
  408a2c:	str	x25, [sp, #64]
  408a30:	mov	x23, x1
  408a34:	and	w24, w2, #0xff
  408a38:	mov	x25, #0x10                  	// #16
  408a3c:	b	408af8 <__fxstatat@plt+0x6fa8>
  408a40:	str	x20, [x0]
  408a44:	ldr	x0, [x21, #24]
  408a48:	add	x0, x0, #0x1
  408a4c:	str	x0, [x21, #24]
  408a50:	str	xzr, [x2]
  408a54:	ldr	x0, [x21, #72]
  408a58:	str	x0, [x2, #8]
  408a5c:	str	x2, [x21, #72]
  408a60:	cbz	x19, 408a94 <__fxstatat@plt+0x6f44>
  408a64:	ldr	x20, [x19]
  408a68:	mov	x1, x20
  408a6c:	mov	x0, x21
  408a70:	bl	4089c0 <__fxstatat@plt+0x6e70>
  408a74:	mov	x2, x19
  408a78:	ldr	x19, [x19, #8]
  408a7c:	ldr	x1, [x0]
  408a80:	cbz	x1, 408a40 <__fxstatat@plt+0x6ef0>
  408a84:	ldr	x1, [x0, #8]
  408a88:	str	x1, [x2, #8]
  408a8c:	str	x2, [x0, #8]
  408a90:	b	408a60 <__fxstatat@plt+0x6f10>
  408a94:	ldr	x20, [x22]
  408a98:	str	xzr, [x22, #8]
  408a9c:	cbnz	w24, 408ae8 <__fxstatat@plt+0x6f98>
  408aa0:	mov	x1, x20
  408aa4:	mov	x0, x21
  408aa8:	bl	4089c0 <__fxstatat@plt+0x6e70>
  408aac:	mov	x19, x0
  408ab0:	ldr	x0, [x0]
  408ab4:	cbz	x0, 408b24 <__fxstatat@plt+0x6fd4>
  408ab8:	ldr	x0, [x21, #72]
  408abc:	cbz	x0, 408b0c <__fxstatat@plt+0x6fbc>
  408ac0:	ldr	x1, [x0, #8]
  408ac4:	str	x1, [x21, #72]
  408ac8:	str	x20, [x0]
  408acc:	ldr	x1, [x19, #8]
  408ad0:	str	x1, [x0, #8]
  408ad4:	str	x0, [x19, #8]
  408ad8:	str	xzr, [x22]
  408adc:	ldr	x0, [x23, #24]
  408ae0:	sub	x0, x0, #0x1
  408ae4:	str	x0, [x23, #24]
  408ae8:	add	x22, x22, #0x10
  408aec:	ldr	x0, [x23, #8]
  408af0:	cmp	x0, x22
  408af4:	b.ls	408b38 <__fxstatat@plt+0x6fe8>  // b.plast
  408af8:	ldr	x0, [x22]
  408afc:	cbz	x0, 408ae8 <__fxstatat@plt+0x6f98>
  408b00:	ldr	x19, [x22, #8]
  408b04:	cbnz	x19, 408a64 <__fxstatat@plt+0x6f14>
  408b08:	b	408a94 <__fxstatat@plt+0x6f44>
  408b0c:	mov	x0, x25
  408b10:	bl	401850 <malloc@plt>
  408b14:	cbnz	x0, 408ac8 <__fxstatat@plt+0x6f78>
  408b18:	ldp	x19, x20, [sp, #16]
  408b1c:	ldr	x25, [sp, #64]
  408b20:	b	408b44 <__fxstatat@plt+0x6ff4>
  408b24:	str	x20, [x19]
  408b28:	ldr	x0, [x21, #24]
  408b2c:	add	x0, x0, #0x1
  408b30:	str	x0, [x21, #24]
  408b34:	b	408ad8 <__fxstatat@plt+0x6f88>
  408b38:	mov	w24, #0x1                   	// #1
  408b3c:	ldp	x19, x20, [sp, #16]
  408b40:	ldr	x25, [sp, #64]
  408b44:	mov	w0, w24
  408b48:	ldp	x21, x22, [sp, #32]
  408b4c:	ldp	x23, x24, [sp, #48]
  408b50:	ldp	x29, x30, [sp], #80
  408b54:	ret
  408b58:	mov	w24, #0x1                   	// #1
  408b5c:	b	408b44 <__fxstatat@plt+0x6ff4>
  408b60:	stp	x29, x30, [sp, #-64]!
  408b64:	mov	x29, sp
  408b68:	stp	x19, x20, [sp, #16]
  408b6c:	stp	x21, x22, [sp, #32]
  408b70:	str	x23, [sp, #48]
  408b74:	mov	x21, x0
  408b78:	mov	x20, x1
  408b7c:	mov	x22, x2
  408b80:	and	w23, w3, #0xff
  408b84:	bl	4089c0 <__fxstatat@plt+0x6e70>
  408b88:	mov	x19, x0
  408b8c:	str	x0, [x22]
  408b90:	ldr	x0, [x0]
  408b94:	cbz	x0, 408c30 <__fxstatat@plt+0x70e0>
  408b98:	cmp	x0, x20
  408b9c:	b.eq	408bf0 <__fxstatat@plt+0x70a0>  // b.none
  408ba0:	ldr	x2, [x21, #56]
  408ba4:	mov	x1, x0
  408ba8:	mov	x0, x20
  408bac:	blr	x2
  408bb0:	and	w0, w0, #0xff
  408bb4:	cbnz	w0, 408bf0 <__fxstatat@plt+0x70a0>
  408bb8:	ldr	x0, [x19, #8]
  408bbc:	cbz	x0, 408c30 <__fxstatat@plt+0x70e0>
  408bc0:	ldr	x1, [x0]
  408bc4:	cmp	x1, x20
  408bc8:	b.eq	408c24 <__fxstatat@plt+0x70d4>  // b.none
  408bcc:	ldr	x2, [x21, #56]
  408bd0:	mov	x0, x20
  408bd4:	blr	x2
  408bd8:	and	w0, w0, #0xff
  408bdc:	cbnz	w0, 408c24 <__fxstatat@plt+0x70d4>
  408be0:	ldr	x19, [x19, #8]
  408be4:	ldr	x0, [x19, #8]
  408be8:	cbnz	x0, 408bc0 <__fxstatat@plt+0x7070>
  408bec:	b	408c30 <__fxstatat@plt+0x70e0>
  408bf0:	ldr	x0, [x19]
  408bf4:	cbz	w23, 408c30 <__fxstatat@plt+0x70e0>
  408bf8:	ldr	x1, [x19, #8]
  408bfc:	cbz	x1, 408c1c <__fxstatat@plt+0x70cc>
  408c00:	ldp	x2, x3, [x1]
  408c04:	stp	x2, x3, [x19]
  408c08:	str	xzr, [x1]
  408c0c:	ldr	x2, [x21, #72]
  408c10:	str	x2, [x1, #8]
  408c14:	str	x1, [x21, #72]
  408c18:	b	408c30 <__fxstatat@plt+0x70e0>
  408c1c:	str	xzr, [x19]
  408c20:	b	408c30 <__fxstatat@plt+0x70e0>
  408c24:	ldr	x1, [x19, #8]
  408c28:	ldr	x0, [x1]
  408c2c:	cbnz	w23, 408c44 <__fxstatat@plt+0x70f4>
  408c30:	ldp	x19, x20, [sp, #16]
  408c34:	ldp	x21, x22, [sp, #32]
  408c38:	ldr	x23, [sp, #48]
  408c3c:	ldp	x29, x30, [sp], #64
  408c40:	ret
  408c44:	ldr	x2, [x1, #8]
  408c48:	str	x2, [x19, #8]
  408c4c:	str	xzr, [x1]
  408c50:	ldr	x2, [x21, #72]
  408c54:	str	x2, [x1, #8]
  408c58:	str	x1, [x21, #72]
  408c5c:	b	408c30 <__fxstatat@plt+0x70e0>
  408c60:	ldr	x0, [x0, #16]
  408c64:	ret
  408c68:	ldr	x0, [x0, #24]
  408c6c:	ret
  408c70:	ldr	x0, [x0, #32]
  408c74:	ret
  408c78:	ldr	x3, [x0]
  408c7c:	ldr	x4, [x0, #8]
  408c80:	cmp	x3, x4
  408c84:	b.cs	408ccc <__fxstatat@plt+0x717c>  // b.hs, b.nlast
  408c88:	mov	x0, #0x0                   	// #0
  408c8c:	b	408ca8 <__fxstatat@plt+0x7158>
  408c90:	mov	x2, #0x1                   	// #1
  408c94:	cmp	x0, x2
  408c98:	csel	x0, x0, x2, cs  // cs = hs, nlast
  408c9c:	add	x3, x3, #0x10
  408ca0:	cmp	x3, x4
  408ca4:	b.cs	408cd0 <__fxstatat@plt+0x7180>  // b.hs, b.nlast
  408ca8:	ldr	x1, [x3]
  408cac:	cbz	x1, 408c9c <__fxstatat@plt+0x714c>
  408cb0:	ldr	x1, [x3, #8]
  408cb4:	cbz	x1, 408c90 <__fxstatat@plt+0x7140>
  408cb8:	mov	x2, #0x1                   	// #1
  408cbc:	add	x2, x2, #0x1
  408cc0:	ldr	x1, [x1, #8]
  408cc4:	cbnz	x1, 408cbc <__fxstatat@plt+0x716c>
  408cc8:	b	408c94 <__fxstatat@plt+0x7144>
  408ccc:	mov	x0, #0x0                   	// #0
  408cd0:	ret
  408cd4:	mov	x6, x0
  408cd8:	ldr	x3, [x0]
  408cdc:	ldr	x4, [x0, #8]
  408ce0:	cmp	x3, x4
  408ce4:	b.cs	408d28 <__fxstatat@plt+0x71d8>  // b.hs, b.nlast
  408ce8:	mov	x2, #0x0                   	// #0
  408cec:	mov	x5, #0x0                   	// #0
  408cf0:	b	408d00 <__fxstatat@plt+0x71b0>
  408cf4:	add	x3, x3, #0x10
  408cf8:	cmp	x3, x4
  408cfc:	b.cs	408d30 <__fxstatat@plt+0x71e0>  // b.hs, b.nlast
  408d00:	ldr	x1, [x3]
  408d04:	cbz	x1, 408cf4 <__fxstatat@plt+0x71a4>
  408d08:	add	x5, x5, #0x1
  408d0c:	add	x2, x2, #0x1
  408d10:	ldr	x1, [x3, #8]
  408d14:	cbz	x1, 408cf4 <__fxstatat@plt+0x71a4>
  408d18:	add	x2, x2, #0x1
  408d1c:	ldr	x1, [x1, #8]
  408d20:	cbnz	x1, 408d18 <__fxstatat@plt+0x71c8>
  408d24:	b	408cf4 <__fxstatat@plt+0x71a4>
  408d28:	mov	x2, #0x0                   	// #0
  408d2c:	mov	x5, #0x0                   	// #0
  408d30:	ldr	x1, [x6, #24]
  408d34:	mov	w0, #0x0                   	// #0
  408d38:	cmp	x1, x5
  408d3c:	b.eq	408d44 <__fxstatat@plt+0x71f4>  // b.none
  408d40:	ret
  408d44:	ldr	x0, [x6, #32]
  408d48:	cmp	x0, x2
  408d4c:	cset	w0, eq  // eq = none
  408d50:	b	408d40 <__fxstatat@plt+0x71f0>
  408d54:	stp	x29, x30, [sp, #-64]!
  408d58:	mov	x29, sp
  408d5c:	stp	x19, x20, [sp, #16]
  408d60:	stp	x21, x22, [sp, #32]
  408d64:	str	x23, [sp, #48]
  408d68:	mov	x20, x0
  408d6c:	mov	x19, x1
  408d70:	ldr	x21, [x0, #16]
  408d74:	ldr	x23, [x0, #24]
  408d78:	bl	408c78 <__fxstatat@plt+0x7128>
  408d7c:	mov	x22, x0
  408d80:	ldr	x3, [x20, #32]
  408d84:	adrp	x2, 40b000 <__fxstatat@plt+0x94b0>
  408d88:	add	x2, x2, #0x918
  408d8c:	mov	w1, #0x1                   	// #1
  408d90:	mov	x0, x19
  408d94:	bl	4019b0 <__fprintf_chk@plt>
  408d98:	mov	x3, x21
  408d9c:	adrp	x2, 40b000 <__fxstatat@plt+0x94b0>
  408da0:	add	x2, x2, #0x930
  408da4:	mov	w1, #0x1                   	// #1
  408da8:	mov	x0, x19
  408dac:	bl	4019b0 <__fprintf_chk@plt>
  408db0:	ucvtf	d1, x23
  408db4:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  408db8:	fmov	d0, x0
  408dbc:	fmul	d1, d1, d0
  408dc0:	ucvtf	d0, x21
  408dc4:	fdiv	d0, d1, d0
  408dc8:	mov	x3, x23
  408dcc:	adrp	x2, 40b000 <__fxstatat@plt+0x94b0>
  408dd0:	add	x2, x2, #0x948
  408dd4:	mov	w1, #0x1                   	// #1
  408dd8:	mov	x0, x19
  408ddc:	bl	4019b0 <__fprintf_chk@plt>
  408de0:	mov	x3, x22
  408de4:	adrp	x2, 40b000 <__fxstatat@plt+0x94b0>
  408de8:	add	x2, x2, #0x970
  408dec:	mov	w1, #0x1                   	// #1
  408df0:	mov	x0, x19
  408df4:	bl	4019b0 <__fprintf_chk@plt>
  408df8:	ldp	x19, x20, [sp, #16]
  408dfc:	ldp	x21, x22, [sp, #32]
  408e00:	ldr	x23, [sp, #48]
  408e04:	ldp	x29, x30, [sp], #64
  408e08:	ret
  408e0c:	stp	x29, x30, [sp, #-48]!
  408e10:	mov	x29, sp
  408e14:	stp	x19, x20, [sp, #16]
  408e18:	str	x21, [sp, #32]
  408e1c:	mov	x21, x0
  408e20:	mov	x20, x1
  408e24:	bl	4089c0 <__fxstatat@plt+0x6e70>
  408e28:	mov	x19, x0
  408e2c:	ldr	x0, [x0]
  408e30:	cbz	x0, 408e78 <__fxstatat@plt+0x7328>
  408e34:	ldr	x1, [x19]
  408e38:	cmp	x1, x20
  408e3c:	b.eq	408e60 <__fxstatat@plt+0x7310>  // b.none
  408e40:	ldr	x2, [x21, #56]
  408e44:	mov	x0, x20
  408e48:	blr	x2
  408e4c:	and	w0, w0, #0xff
  408e50:	cbnz	w0, 408e60 <__fxstatat@plt+0x7310>
  408e54:	ldr	x19, [x19, #8]
  408e58:	cbnz	x19, 408e34 <__fxstatat@plt+0x72e4>
  408e5c:	b	408e64 <__fxstatat@plt+0x7314>
  408e60:	ldr	x19, [x19]
  408e64:	mov	x0, x19
  408e68:	ldp	x19, x20, [sp, #16]
  408e6c:	ldr	x21, [sp, #32]
  408e70:	ldp	x29, x30, [sp], #48
  408e74:	ret
  408e78:	mov	x19, x0
  408e7c:	b	408e64 <__fxstatat@plt+0x7314>
  408e80:	ldr	x1, [x0, #32]
  408e84:	cbz	x1, 408eb8 <__fxstatat@plt+0x7368>
  408e88:	ldr	x1, [x0]
  408e8c:	ldr	x2, [x0, #8]
  408e90:	cmp	x1, x2
  408e94:	b.cs	408eac <__fxstatat@plt+0x735c>  // b.hs, b.nlast
  408e98:	ldr	x0, [x1]
  408e9c:	cbnz	x0, 408ebc <__fxstatat@plt+0x736c>
  408ea0:	add	x1, x1, #0x10
  408ea4:	cmp	x1, x2
  408ea8:	b.cc	408e98 <__fxstatat@plt+0x7348>  // b.lo, b.ul, b.last
  408eac:	stp	x29, x30, [sp, #-16]!
  408eb0:	mov	x29, sp
  408eb4:	bl	401950 <abort@plt>
  408eb8:	mov	x0, #0x0                   	// #0
  408ebc:	ret
  408ec0:	stp	x29, x30, [sp, #-32]!
  408ec4:	mov	x29, sp
  408ec8:	stp	x19, x20, [sp, #16]
  408ecc:	mov	x20, x0
  408ed0:	mov	x19, x1
  408ed4:	bl	4089c0 <__fxstatat@plt+0x6e70>
  408ed8:	mov	x3, x0
  408edc:	mov	x2, x0
  408ee0:	b	408ef4 <__fxstatat@plt+0x73a4>
  408ee4:	ldr	x0, [x1]
  408ee8:	b	408f28 <__fxstatat@plt+0x73d8>
  408eec:	ldr	x2, [x2, #8]
  408ef0:	cbz	x2, 408f08 <__fxstatat@plt+0x73b8>
  408ef4:	ldr	x4, [x2]
  408ef8:	cmp	x4, x19
  408efc:	b.ne	408eec <__fxstatat@plt+0x739c>  // b.any
  408f00:	ldr	x1, [x2, #8]
  408f04:	cbnz	x1, 408ee4 <__fxstatat@plt+0x7394>
  408f08:	ldr	x1, [x20, #8]
  408f0c:	add	x3, x3, #0x10
  408f10:	cmp	x1, x3
  408f14:	b.ls	408f24 <__fxstatat@plt+0x73d4>  // b.plast
  408f18:	ldr	x0, [x3]
  408f1c:	cbz	x0, 408f0c <__fxstatat@plt+0x73bc>
  408f20:	b	408f28 <__fxstatat@plt+0x73d8>
  408f24:	mov	x0, #0x0                   	// #0
  408f28:	ldp	x19, x20, [sp, #16]
  408f2c:	ldp	x29, x30, [sp], #32
  408f30:	ret
  408f34:	mov	x6, x0
  408f38:	ldr	x5, [x0]
  408f3c:	ldr	x0, [x0, #8]
  408f40:	cmp	x5, x0
  408f44:	b.cs	408f98 <__fxstatat@plt+0x7448>  // b.hs, b.nlast
  408f48:	mov	x0, #0x0                   	// #0
  408f4c:	sub	x4, x1, #0x8
  408f50:	b	408f64 <__fxstatat@plt+0x7414>
  408f54:	add	x5, x5, #0x10
  408f58:	ldr	x1, [x6, #8]
  408f5c:	cmp	x1, x5
  408f60:	b.ls	408f94 <__fxstatat@plt+0x7444>  // b.plast
  408f64:	ldr	x1, [x5]
  408f68:	cbz	x1, 408f54 <__fxstatat@plt+0x7404>
  408f6c:	cmp	x2, x0
  408f70:	b.ls	408f94 <__fxstatat@plt+0x7444>  // b.plast
  408f74:	mov	x1, x5
  408f78:	add	x0, x0, #0x1
  408f7c:	ldr	x3, [x1]
  408f80:	str	x3, [x4, x0, lsl #3]
  408f84:	ldr	x1, [x1, #8]
  408f88:	cbz	x1, 408f54 <__fxstatat@plt+0x7404>
  408f8c:	cmp	x2, x0
  408f90:	b.ne	408f78 <__fxstatat@plt+0x7428>  // b.any
  408f94:	ret
  408f98:	mov	x0, #0x0                   	// #0
  408f9c:	b	408f94 <__fxstatat@plt+0x7444>
  408fa0:	stp	x29, x30, [sp, #-64]!
  408fa4:	mov	x29, sp
  408fa8:	stp	x19, x20, [sp, #16]
  408fac:	stp	x23, x24, [sp, #48]
  408fb0:	mov	x24, x0
  408fb4:	ldr	x23, [x0]
  408fb8:	ldr	x0, [x0, #8]
  408fbc:	cmp	x23, x0
  408fc0:	b.cs	409020 <__fxstatat@plt+0x74d0>  // b.hs, b.nlast
  408fc4:	stp	x21, x22, [sp, #32]
  408fc8:	mov	x21, x1
  408fcc:	mov	x22, x2
  408fd0:	mov	x20, #0x0                   	// #0
  408fd4:	b	408fe8 <__fxstatat@plt+0x7498>
  408fd8:	add	x23, x23, #0x10
  408fdc:	ldr	x0, [x24, #8]
  408fe0:	cmp	x0, x23
  408fe4:	b.ls	409018 <__fxstatat@plt+0x74c8>  // b.plast
  408fe8:	ldr	x0, [x23]
  408fec:	cbz	x0, 408fd8 <__fxstatat@plt+0x7488>
  408ff0:	mov	x19, x23
  408ff4:	mov	x1, x22
  408ff8:	ldr	x0, [x19]
  408ffc:	blr	x21
  409000:	and	w0, w0, #0xff
  409004:	cbz	w0, 409028 <__fxstatat@plt+0x74d8>
  409008:	add	x20, x20, #0x1
  40900c:	ldr	x19, [x19, #8]
  409010:	cbnz	x19, 408ff4 <__fxstatat@plt+0x74a4>
  409014:	b	408fd8 <__fxstatat@plt+0x7488>
  409018:	ldp	x21, x22, [sp, #32]
  40901c:	b	40902c <__fxstatat@plt+0x74dc>
  409020:	mov	x20, #0x0                   	// #0
  409024:	b	40902c <__fxstatat@plt+0x74dc>
  409028:	ldp	x21, x22, [sp, #32]
  40902c:	mov	x0, x20
  409030:	ldp	x19, x20, [sp, #16]
  409034:	ldp	x23, x24, [sp, #48]
  409038:	ldp	x29, x30, [sp], #64
  40903c:	ret
  409040:	mov	x4, x0
  409044:	ldrb	w2, [x0]
  409048:	cbz	w2, 409070 <__fxstatat@plt+0x7520>
  40904c:	mov	x0, #0x0                   	// #0
  409050:	lsl	x3, x0, #5
  409054:	sub	x0, x3, x0
  409058:	add	x2, x0, w2, uxtb
  40905c:	udiv	x0, x2, x1
  409060:	msub	x0, x0, x1, x2
  409064:	ldrb	w2, [x4, #1]!
  409068:	cbnz	w2, 409050 <__fxstatat@plt+0x7500>
  40906c:	ret
  409070:	mov	x0, #0x0                   	// #0
  409074:	b	40906c <__fxstatat@plt+0x751c>
  409078:	adrp	x1, 40b000 <__fxstatat@plt+0x94b0>
  40907c:	add	x1, x1, #0x988
  409080:	ldp	x2, x3, [x1]
  409084:	stp	x2, x3, [x0]
  409088:	ldr	w1, [x1, #16]
  40908c:	str	w1, [x0, #16]
  409090:	ret
  409094:	stp	x29, x30, [sp, #-64]!
  409098:	mov	x29, sp
  40909c:	stp	x19, x20, [sp, #16]
  4090a0:	stp	x21, x22, [sp, #32]
  4090a4:	stp	x23, x24, [sp, #48]
  4090a8:	mov	x24, x0
  4090ac:	mov	x20, x1
  4090b0:	mov	x23, x4
  4090b4:	adrp	x1, 408000 <__fxstatat@plt+0x64b0>
  4090b8:	add	x1, x1, #0x808
  4090bc:	cmp	x2, #0x0
  4090c0:	csel	x22, x1, x2, eq  // eq = none
  4090c4:	adrp	x1, 408000 <__fxstatat@plt+0x64b0>
  4090c8:	add	x1, x1, #0x818
  4090cc:	cmp	x3, #0x0
  4090d0:	csel	x21, x1, x3, eq  // eq = none
  4090d4:	mov	x0, #0x50                  	// #80
  4090d8:	bl	401850 <malloc@plt>
  4090dc:	mov	x19, x0
  4090e0:	cbz	x0, 409150 <__fxstatat@plt+0x7600>
  4090e4:	adrp	x0, 40b000 <__fxstatat@plt+0x94b0>
  4090e8:	add	x0, x0, #0x988
  4090ec:	cmp	x20, #0x0
  4090f0:	csel	x20, x0, x20, eq  // eq = none
  4090f4:	str	x20, [x19, #40]
  4090f8:	mov	x0, x19
  4090fc:	bl	408824 <__fxstatat@plt+0x6cd4>
  409100:	and	w0, w0, #0xff
  409104:	cbz	w0, 409168 <__fxstatat@plt+0x7618>
  409108:	mov	x1, x20
  40910c:	mov	x0, x24
  409110:	bl	4088e0 <__fxstatat@plt+0x6d90>
  409114:	mov	x20, x0
  409118:	str	x0, [x19, #16]
  40911c:	cbz	x0, 409168 <__fxstatat@plt+0x7618>
  409120:	mov	x1, #0x10                  	// #16
  409124:	bl	4018d0 <calloc@plt>
  409128:	str	x0, [x19]
  40912c:	cbz	x0, 409168 <__fxstatat@plt+0x7618>
  409130:	add	x20, x0, x20, lsl #4
  409134:	str	x20, [x19, #8]
  409138:	str	xzr, [x19, #24]
  40913c:	str	xzr, [x19, #32]
  409140:	str	x22, [x19, #48]
  409144:	str	x21, [x19, #56]
  409148:	str	x23, [x19, #64]
  40914c:	str	xzr, [x19, #72]
  409150:	mov	x0, x19
  409154:	ldp	x19, x20, [sp, #16]
  409158:	ldp	x21, x22, [sp, #32]
  40915c:	ldp	x23, x24, [sp, #48]
  409160:	ldp	x29, x30, [sp], #64
  409164:	ret
  409168:	mov	x0, x19
  40916c:	bl	4019f0 <free@plt>
  409170:	mov	x19, #0x0                   	// #0
  409174:	b	409150 <__fxstatat@plt+0x7600>
  409178:	stp	x29, x30, [sp, #-48]!
  40917c:	mov	x29, sp
  409180:	stp	x19, x20, [sp, #16]
  409184:	str	x21, [sp, #32]
  409188:	mov	x20, x0
  40918c:	ldr	x21, [x0]
  409190:	ldr	x0, [x0, #8]
  409194:	cmp	x21, x0
  409198:	b.cc	40920c <__fxstatat@plt+0x76bc>  // b.lo, b.ul, b.last
  40919c:	str	xzr, [x20, #24]
  4091a0:	str	xzr, [x20, #32]
  4091a4:	ldp	x19, x20, [sp, #16]
  4091a8:	ldr	x21, [sp, #32]
  4091ac:	ldp	x29, x30, [sp], #48
  4091b0:	ret
  4091b4:	str	xzr, [x19]
  4091b8:	ldr	x0, [x19, #8]
  4091bc:	ldr	x1, [x20, #72]
  4091c0:	str	x1, [x19, #8]
  4091c4:	str	x19, [x20, #72]
  4091c8:	cbz	x0, 4091e4 <__fxstatat@plt+0x7694>
  4091cc:	mov	x19, x0
  4091d0:	ldr	x1, [x20, #64]
  4091d4:	cbz	x1, 4091b4 <__fxstatat@plt+0x7664>
  4091d8:	ldr	x0, [x19]
  4091dc:	blr	x1
  4091e0:	b	4091b4 <__fxstatat@plt+0x7664>
  4091e4:	ldr	x1, [x20, #64]
  4091e8:	cbz	x1, 4091f4 <__fxstatat@plt+0x76a4>
  4091ec:	ldr	x0, [x21]
  4091f0:	blr	x1
  4091f4:	str	xzr, [x21]
  4091f8:	str	xzr, [x21, #8]
  4091fc:	add	x21, x21, #0x10
  409200:	ldr	x0, [x20, #8]
  409204:	cmp	x0, x21
  409208:	b.ls	40919c <__fxstatat@plt+0x764c>  // b.plast
  40920c:	ldr	x0, [x21]
  409210:	cbz	x0, 4091fc <__fxstatat@plt+0x76ac>
  409214:	ldr	x19, [x21, #8]
  409218:	cbnz	x19, 4091d0 <__fxstatat@plt+0x7680>
  40921c:	b	4091e4 <__fxstatat@plt+0x7694>
  409220:	stp	x29, x30, [sp, #-48]!
  409224:	mov	x29, sp
  409228:	stp	x19, x20, [sp, #16]
  40922c:	str	x21, [sp, #32]
  409230:	mov	x21, x0
  409234:	ldr	x0, [x0, #64]
  409238:	cbz	x0, 40928c <__fxstatat@plt+0x773c>
  40923c:	ldr	x0, [x21, #32]
  409240:	cbz	x0, 40928c <__fxstatat@plt+0x773c>
  409244:	ldr	x20, [x21]
  409248:	ldr	x0, [x21, #8]
  40924c:	cmp	x20, x0
  409250:	b.cc	409268 <__fxstatat@plt+0x7718>  // b.lo, b.ul, b.last
  409254:	b	40929c <__fxstatat@plt+0x774c>
  409258:	add	x20, x20, #0x10
  40925c:	ldr	x0, [x21, #8]
  409260:	cmp	x0, x20
  409264:	b.ls	40928c <__fxstatat@plt+0x773c>  // b.plast
  409268:	ldr	x0, [x20]
  40926c:	cbz	x0, 409258 <__fxstatat@plt+0x7708>
  409270:	mov	x19, x20
  409274:	ldr	x1, [x21, #64]
  409278:	ldr	x0, [x19]
  40927c:	blr	x1
  409280:	ldr	x19, [x19, #8]
  409284:	cbnz	x19, 409274 <__fxstatat@plt+0x7724>
  409288:	b	409258 <__fxstatat@plt+0x7708>
  40928c:	ldr	x20, [x21]
  409290:	ldr	x0, [x21, #8]
  409294:	cmp	x20, x0
  409298:	b.cc	4092e4 <__fxstatat@plt+0x7794>  // b.lo, b.ul, b.last
  40929c:	ldr	x19, [x21, #72]
  4092a0:	cbz	x19, 4092b4 <__fxstatat@plt+0x7764>
  4092a4:	mov	x0, x19
  4092a8:	ldr	x19, [x19, #8]
  4092ac:	bl	4019f0 <free@plt>
  4092b0:	cbnz	x19, 4092a4 <__fxstatat@plt+0x7754>
  4092b4:	ldr	x0, [x21]
  4092b8:	bl	4019f0 <free@plt>
  4092bc:	mov	x0, x21
  4092c0:	bl	4019f0 <free@plt>
  4092c4:	ldp	x19, x20, [sp, #16]
  4092c8:	ldr	x21, [sp, #32]
  4092cc:	ldp	x29, x30, [sp], #48
  4092d0:	ret
  4092d4:	add	x20, x20, #0x10
  4092d8:	ldr	x0, [x21, #8]
  4092dc:	cmp	x0, x20
  4092e0:	b.ls	40929c <__fxstatat@plt+0x774c>  // b.plast
  4092e4:	ldr	x19, [x20, #8]
  4092e8:	cbz	x19, 4092d4 <__fxstatat@plt+0x7784>
  4092ec:	mov	x0, x19
  4092f0:	ldr	x19, [x19, #8]
  4092f4:	bl	4019f0 <free@plt>
  4092f8:	cbnz	x19, 4092ec <__fxstatat@plt+0x779c>
  4092fc:	b	4092d4 <__fxstatat@plt+0x7784>
  409300:	stp	x29, x30, [sp, #-128]!
  409304:	mov	x29, sp
  409308:	stp	x19, x20, [sp, #16]
  40930c:	str	x21, [sp, #32]
  409310:	mov	x19, x0
  409314:	mov	x0, x1
  409318:	ldr	x21, [x19, #40]
  40931c:	mov	x1, x21
  409320:	bl	4088e0 <__fxstatat@plt+0x6d90>
  409324:	cbz	x0, 409418 <__fxstatat@plt+0x78c8>
  409328:	mov	x20, x0
  40932c:	ldr	x0, [x19, #16]
  409330:	cmp	x0, x20
  409334:	b.eq	409430 <__fxstatat@plt+0x78e0>  // b.none
  409338:	mov	x1, #0x10                  	// #16
  40933c:	mov	x0, x20
  409340:	bl	4018d0 <calloc@plt>
  409344:	str	x0, [sp, #48]
  409348:	cbz	x0, 409438 <__fxstatat@plt+0x78e8>
  40934c:	str	x20, [sp, #64]
  409350:	add	x20, x0, x20, lsl #4
  409354:	str	x20, [sp, #56]
  409358:	str	xzr, [sp, #72]
  40935c:	str	xzr, [sp, #80]
  409360:	str	x21, [sp, #88]
  409364:	ldr	x0, [x19, #48]
  409368:	str	x0, [sp, #96]
  40936c:	ldr	x0, [x19, #56]
  409370:	str	x0, [sp, #104]
  409374:	ldr	x0, [x19, #64]
  409378:	str	x0, [sp, #112]
  40937c:	ldr	x0, [x19, #72]
  409380:	str	x0, [sp, #120]
  409384:	mov	w2, #0x0                   	// #0
  409388:	mov	x1, x19
  40938c:	add	x0, sp, #0x30
  409390:	bl	408a04 <__fxstatat@plt+0x6eb4>
  409394:	ands	w20, w0, #0xff
  409398:	b.ne	4093e0 <__fxstatat@plt+0x7890>  // b.any
  40939c:	ldr	x0, [sp, #120]
  4093a0:	str	x0, [x19, #72]
  4093a4:	mov	w2, #0x1                   	// #1
  4093a8:	add	x1, sp, #0x30
  4093ac:	mov	x0, x19
  4093b0:	bl	408a04 <__fxstatat@plt+0x6eb4>
  4093b4:	and	w0, w0, #0xff
  4093b8:	cbz	w0, 409414 <__fxstatat@plt+0x78c4>
  4093bc:	mov	w2, #0x0                   	// #0
  4093c0:	add	x1, sp, #0x30
  4093c4:	mov	x0, x19
  4093c8:	bl	408a04 <__fxstatat@plt+0x6eb4>
  4093cc:	and	w0, w0, #0xff
  4093d0:	cbz	w0, 409414 <__fxstatat@plt+0x78c4>
  4093d4:	ldr	x0, [sp, #48]
  4093d8:	bl	4019f0 <free@plt>
  4093dc:	b	40941c <__fxstatat@plt+0x78cc>
  4093e0:	ldr	x0, [x19]
  4093e4:	bl	4019f0 <free@plt>
  4093e8:	ldr	x0, [sp, #48]
  4093ec:	str	x0, [x19]
  4093f0:	ldr	x0, [sp, #56]
  4093f4:	str	x0, [x19, #8]
  4093f8:	ldr	x0, [sp, #64]
  4093fc:	str	x0, [x19, #16]
  409400:	ldr	x0, [sp, #72]
  409404:	str	x0, [x19, #24]
  409408:	ldr	x0, [sp, #120]
  40940c:	str	x0, [x19, #72]
  409410:	b	40941c <__fxstatat@plt+0x78cc>
  409414:	bl	401950 <abort@plt>
  409418:	mov	w20, #0x0                   	// #0
  40941c:	mov	w0, w20
  409420:	ldp	x19, x20, [sp, #16]
  409424:	ldr	x21, [sp, #32]
  409428:	ldp	x29, x30, [sp], #128
  40942c:	ret
  409430:	mov	w20, #0x1                   	// #1
  409434:	b	40941c <__fxstatat@plt+0x78cc>
  409438:	mov	w20, #0x0                   	// #0
  40943c:	b	40941c <__fxstatat@plt+0x78cc>
  409440:	stp	x29, x30, [sp, #-64]!
  409444:	mov	x29, sp
  409448:	stp	x19, x20, [sp, #16]
  40944c:	str	x21, [sp, #32]
  409450:	cbz	x1, 409490 <__fxstatat@plt+0x7940>
  409454:	mov	x19, x0
  409458:	mov	x20, x1
  40945c:	mov	x21, x2
  409460:	mov	w3, #0x0                   	// #0
  409464:	add	x2, sp, #0x38
  409468:	bl	408b60 <__fxstatat@plt+0x7010>
  40946c:	mov	x1, x0
  409470:	cbz	x0, 409494 <__fxstatat@plt+0x7944>
  409474:	mov	w0, #0x0                   	// #0
  409478:	cbz	x21, 409480 <__fxstatat@plt+0x7930>
  40947c:	str	x1, [x21]
  409480:	ldp	x19, x20, [sp, #16]
  409484:	ldr	x21, [sp, #32]
  409488:	ldp	x29, x30, [sp], #64
  40948c:	ret
  409490:	bl	401950 <abort@plt>
  409494:	ldr	x0, [x19, #24]
  409498:	ucvtf	s1, x0
  40949c:	ldr	x1, [x19, #40]
  4094a0:	ldr	x0, [x19, #16]
  4094a4:	ucvtf	s0, x0
  4094a8:	ldr	s2, [x1, #8]
  4094ac:	fmul	s0, s0, s2
  4094b0:	fcmpe	s1, s0
  4094b4:	b.gt	4094fc <__fxstatat@plt+0x79ac>
  4094b8:	ldr	x0, [sp, #56]
  4094bc:	ldr	x1, [x0]
  4094c0:	cbz	x1, 4095a8 <__fxstatat@plt+0x7a58>
  4094c4:	ldr	x1, [x19, #72]
  4094c8:	cbz	x1, 409590 <__fxstatat@plt+0x7a40>
  4094cc:	ldr	x0, [x1, #8]
  4094d0:	str	x0, [x19, #72]
  4094d4:	str	x20, [x1]
  4094d8:	ldr	x0, [sp, #56]
  4094dc:	ldr	x2, [x0, #8]
  4094e0:	str	x2, [x1, #8]
  4094e4:	str	x1, [x0, #8]
  4094e8:	ldr	x0, [x19, #32]
  4094ec:	add	x0, x0, #0x1
  4094f0:	str	x0, [x19, #32]
  4094f4:	mov	w0, #0x1                   	// #1
  4094f8:	b	409480 <__fxstatat@plt+0x7930>
  4094fc:	mov	x0, x19
  409500:	bl	408824 <__fxstatat@plt+0x6cd4>
  409504:	ldr	x1, [x19, #40]
  409508:	ldr	s2, [x1, #8]
  40950c:	ldr	x0, [x19, #16]
  409510:	ucvtf	s0, x0
  409514:	ldr	x0, [x19, #24]
  409518:	ucvtf	s1, x0
  40951c:	fmul	s3, s2, s0
  409520:	fcmpe	s1, s3
  409524:	b.le	4094b8 <__fxstatat@plt+0x7968>
  409528:	ldrb	w0, [x1, #16]
  40952c:	cbz	w0, 409580 <__fxstatat@plt+0x7a30>
  409530:	ldr	s1, [x1, #12]
  409534:	fmul	s0, s0, s1
  409538:	mov	w0, #0x5f800000            	// #1602224128
  40953c:	fmov	s1, w0
  409540:	mov	w0, #0xffffffff            	// #-1
  409544:	fcmpe	s0, s1
  409548:	b.ge	409480 <__fxstatat@plt+0x7930>  // b.tcont
  40954c:	fcvtzu	x1, s0
  409550:	mov	x0, x19
  409554:	bl	409300 <__fxstatat@plt+0x77b0>
  409558:	and	w1, w0, #0xff
  40955c:	mov	w0, #0xffffffff            	// #-1
  409560:	cbz	w1, 409480 <__fxstatat@plt+0x7930>
  409564:	mov	w3, #0x0                   	// #0
  409568:	add	x2, sp, #0x38
  40956c:	mov	x1, x20
  409570:	mov	x0, x19
  409574:	bl	408b60 <__fxstatat@plt+0x7010>
  409578:	cbz	x0, 4094b8 <__fxstatat@plt+0x7968>
  40957c:	bl	401950 <abort@plt>
  409580:	ldr	s1, [x1, #12]
  409584:	fmul	s0, s0, s1
  409588:	fmul	s0, s0, s2
  40958c:	b	409538 <__fxstatat@plt+0x79e8>
  409590:	mov	x0, #0x10                  	// #16
  409594:	bl	401850 <malloc@plt>
  409598:	mov	x1, x0
  40959c:	mov	w0, #0xffffffff            	// #-1
  4095a0:	cbz	x1, 409480 <__fxstatat@plt+0x7930>
  4095a4:	b	4094d4 <__fxstatat@plt+0x7984>
  4095a8:	str	x20, [x0]
  4095ac:	ldr	x0, [x19, #32]
  4095b0:	add	x0, x0, #0x1
  4095b4:	str	x0, [x19, #32]
  4095b8:	ldr	x0, [x19, #24]
  4095bc:	add	x0, x0, #0x1
  4095c0:	str	x0, [x19, #24]
  4095c4:	mov	w0, #0x1                   	// #1
  4095c8:	b	409480 <__fxstatat@plt+0x7930>
  4095cc:	stp	x29, x30, [sp, #-48]!
  4095d0:	mov	x29, sp
  4095d4:	str	x19, [sp, #16]
  4095d8:	mov	x19, x1
  4095dc:	add	x2, sp, #0x28
  4095e0:	bl	409440 <__fxstatat@plt+0x78f0>
  4095e4:	cmn	w0, #0x1
  4095e8:	b.eq	409604 <__fxstatat@plt+0x7ab4>  // b.none
  4095ec:	cmp	w0, #0x0
  4095f0:	ldr	x0, [sp, #40]
  4095f4:	csel	x0, x0, x19, eq  // eq = none
  4095f8:	ldr	x19, [sp, #16]
  4095fc:	ldp	x29, x30, [sp], #48
  409600:	ret
  409604:	mov	x0, #0x0                   	// #0
  409608:	b	4095f8 <__fxstatat@plt+0x7aa8>
  40960c:	stp	x29, x30, [sp, #-64]!
  409610:	mov	x29, sp
  409614:	stp	x19, x20, [sp, #16]
  409618:	mov	x19, x0
  40961c:	mov	w3, #0x1                   	// #1
  409620:	add	x2, sp, #0x38
  409624:	bl	408b60 <__fxstatat@plt+0x7010>
  409628:	mov	x20, x0
  40962c:	cbz	x0, 409648 <__fxstatat@plt+0x7af8>
  409630:	ldr	x0, [x19, #32]
  409634:	sub	x0, x0, #0x1
  409638:	str	x0, [x19, #32]
  40963c:	ldr	x0, [sp, #56]
  409640:	ldr	x0, [x0]
  409644:	cbz	x0, 409658 <__fxstatat@plt+0x7b08>
  409648:	mov	x0, x20
  40964c:	ldp	x19, x20, [sp, #16]
  409650:	ldp	x29, x30, [sp], #64
  409654:	ret
  409658:	ldr	x0, [x19, #24]
  40965c:	sub	x0, x0, #0x1
  409660:	str	x0, [x19, #24]
  409664:	ucvtf	s0, x0
  409668:	ldr	x1, [x19, #40]
  40966c:	ldr	x0, [x19, #16]
  409670:	ucvtf	s1, x0
  409674:	ldr	s2, [x1]
  409678:	fmul	s1, s1, s2
  40967c:	fcmpe	s0, s1
  409680:	b.pl	409648 <__fxstatat@plt+0x7af8>  // b.nfrst
  409684:	mov	x0, x19
  409688:	bl	408824 <__fxstatat@plt+0x6cd4>
  40968c:	ldr	x1, [x19, #40]
  409690:	ldr	x0, [x19, #16]
  409694:	ucvtf	s0, x0
  409698:	ldr	x0, [x19, #24]
  40969c:	ucvtf	s2, x0
  4096a0:	ldr	s1, [x1]
  4096a4:	fmul	s1, s0, s1
  4096a8:	fcmpe	s2, s1
  4096ac:	b.pl	409648 <__fxstatat@plt+0x7af8>  // b.nfrst
  4096b0:	ldrb	w0, [x1, #16]
  4096b4:	cbz	w0, 4096fc <__fxstatat@plt+0x7bac>
  4096b8:	ldr	s1, [x1, #4]
  4096bc:	fmul	s0, s0, s1
  4096c0:	fcvtzu	x1, s0
  4096c4:	mov	x0, x19
  4096c8:	bl	409300 <__fxstatat@plt+0x77b0>
  4096cc:	and	w0, w0, #0xff
  4096d0:	cbnz	w0, 409648 <__fxstatat@plt+0x7af8>
  4096d4:	str	x21, [sp, #32]
  4096d8:	ldr	x21, [x19, #72]
  4096dc:	cbz	x21, 4096f0 <__fxstatat@plt+0x7ba0>
  4096e0:	mov	x0, x21
  4096e4:	ldr	x21, [x21, #8]
  4096e8:	bl	4019f0 <free@plt>
  4096ec:	cbnz	x21, 4096e0 <__fxstatat@plt+0x7b90>
  4096f0:	str	xzr, [x19, #72]
  4096f4:	ldr	x21, [sp, #32]
  4096f8:	b	409648 <__fxstatat@plt+0x7af8>
  4096fc:	ldr	s1, [x1, #4]
  409700:	fmul	s0, s0, s1
  409704:	ldr	s1, [x1, #8]
  409708:	fmul	s0, s0, s1
  40970c:	fcvtzu	x1, s0
  409710:	b	4096c4 <__fxstatat@plt+0x7b74>
  409714:	mov	w2, #0x1                   	// #1
  409718:	strb	w2, [x0, #28]
  40971c:	str	wzr, [x0, #20]
  409720:	str	wzr, [x0, #24]
  409724:	str	w1, [x0]
  409728:	str	w1, [x0, #4]
  40972c:	str	w1, [x0, #8]
  409730:	str	w1, [x0, #12]
  409734:	str	w1, [x0, #16]
  409738:	ret
  40973c:	ldrb	w0, [x0, #28]
  409740:	ret
  409744:	mov	x2, x0
  409748:	ldrb	w4, [x0, #28]
  40974c:	eor	w4, w4, #0x1
  409750:	ldr	w3, [x0, #20]
  409754:	add	w3, w4, w3
  409758:	and	w5, w3, #0x3
  40975c:	and	x3, x3, #0x3
  409760:	ldr	w0, [x0, x3, lsl #2]
  409764:	str	w1, [x2, x3, lsl #2]
  409768:	str	w5, [x2, #20]
  40976c:	ldr	w1, [x2, #24]
  409770:	cmp	w1, w5
  409774:	b.eq	409780 <__fxstatat@plt+0x7c30>  // b.none
  409778:	strb	wzr, [x2, #28]
  40977c:	ret
  409780:	add	w4, w4, w1
  409784:	and	w4, w4, #0x3
  409788:	str	w4, [x2, #24]
  40978c:	b	409778 <__fxstatat@plt+0x7c28>
  409790:	mov	x1, x0
  409794:	ldrb	w0, [x0, #28]
  409798:	cbnz	w0, 4097cc <__fxstatat@plt+0x7c7c>
  40979c:	ldr	w2, [x1, #20]
  4097a0:	mov	w3, w2
  4097a4:	ldr	w0, [x1, x3, lsl #2]
  4097a8:	ldr	w4, [x1, #16]
  4097ac:	str	w4, [x1, x3, lsl #2]
  4097b0:	ldr	w3, [x1, #24]
  4097b4:	cmp	w2, w3
  4097b8:	b.eq	4097d8 <__fxstatat@plt+0x7c88>  // b.none
  4097bc:	add	w2, w2, #0x3
  4097c0:	and	w2, w2, #0x3
  4097c4:	str	w2, [x1, #20]
  4097c8:	ret
  4097cc:	stp	x29, x30, [sp, #-16]!
  4097d0:	mov	x29, sp
  4097d4:	bl	401950 <abort@plt>
  4097d8:	mov	w2, #0x1                   	// #1
  4097dc:	strb	w2, [x1, #28]
  4097e0:	ret
  4097e4:	stp	x29, x30, [sp, #-16]!
  4097e8:	mov	x29, sp
  4097ec:	mov	w0, #0xe                   	// #14
  4097f0:	bl	401840 <nl_langinfo@plt>
  4097f4:	cbz	x0, 409814 <__fxstatat@plt+0x7cc4>
  4097f8:	ldrb	w2, [x0]
  4097fc:	adrp	x1, 40b000 <__fxstatat@plt+0x94b0>
  409800:	add	x1, x1, #0x9a0
  409804:	cmp	w2, #0x0
  409808:	csel	x0, x1, x0, eq  // eq = none
  40980c:	ldp	x29, x30, [sp], #16
  409810:	ret
  409814:	adrp	x0, 40b000 <__fxstatat@plt+0x94b0>
  409818:	add	x0, x0, #0x9a0
  40981c:	b	40980c <__fxstatat@plt+0x7cbc>
  409820:	stp	x29, x30, [sp, #-64]!
  409824:	mov	x29, sp
  409828:	str	x3, [sp, #56]
  40982c:	mov	w3, #0x0                   	// #0
  409830:	tbnz	w2, #6, 409844 <__fxstatat@plt+0x7cf4>
  409834:	bl	401af0 <openat@plt>
  409838:	bl	4098e0 <__fxstatat@plt+0x7d90>
  40983c:	ldp	x29, x30, [sp], #64
  409840:	ret
  409844:	add	x3, sp, #0x40
  409848:	str	x3, [sp, #16]
  40984c:	str	x3, [sp, #24]
  409850:	add	x3, sp, #0x30
  409854:	str	x3, [sp, #32]
  409858:	str	wzr, [sp, #44]
  40985c:	str	wzr, [sp, #40]
  409860:	ldr	x3, [sp, #24]
  409864:	sub	x3, x3, #0x8
  409868:	ldr	w3, [x3]
  40986c:	b	409834 <__fxstatat@plt+0x7ce4>
  409870:	stp	x29, x30, [sp, #-48]!
  409874:	mov	x29, sp
  409878:	stp	x19, x20, [sp, #16]
  40987c:	stp	x21, x22, [sp, #32]
  409880:	mov	x21, x3
  409884:	mov	w3, #0x4900                	// #18688
  409888:	movk	w3, #0x8, lsl #16
  40988c:	orr	w2, w2, w3
  409890:	bl	409820 <__fxstatat@plt+0x7cd0>
  409894:	mov	x20, #0x0                   	// #0
  409898:	tbnz	w0, #31, 4098b0 <__fxstatat@plt+0x7d60>
  40989c:	mov	w19, w0
  4098a0:	bl	401940 <fdopendir@plt>
  4098a4:	mov	x20, x0
  4098a8:	cbz	x0, 4098c4 <__fxstatat@plt+0x7d74>
  4098ac:	str	w19, [x21]
  4098b0:	mov	x0, x20
  4098b4:	ldp	x19, x20, [sp, #16]
  4098b8:	ldp	x21, x22, [sp, #32]
  4098bc:	ldp	x29, x30, [sp], #48
  4098c0:	ret
  4098c4:	bl	401b10 <__errno_location@plt>
  4098c8:	mov	x21, x0
  4098cc:	ldr	w22, [x0]
  4098d0:	mov	w0, w19
  4098d4:	bl	401910 <close@plt>
  4098d8:	str	w22, [x21]
  4098dc:	b	4098b0 <__fxstatat@plt+0x7d60>
  4098e0:	stp	x29, x30, [sp, #-48]!
  4098e4:	mov	x29, sp
  4098e8:	stp	x19, x20, [sp, #16]
  4098ec:	mov	w19, w0
  4098f0:	cmp	w0, #0x2
  4098f4:	b.ls	409908 <__fxstatat@plt+0x7db8>  // b.plast
  4098f8:	mov	w0, w19
  4098fc:	ldp	x19, x20, [sp, #16]
  409900:	ldp	x29, x30, [sp], #48
  409904:	ret
  409908:	stp	x21, x22, [sp, #32]
  40990c:	bl	409cf4 <__fxstatat@plt+0x81a4>
  409910:	mov	w21, w0
  409914:	bl	401b10 <__errno_location@plt>
  409918:	mov	x20, x0
  40991c:	ldr	w22, [x0]
  409920:	mov	w0, w19
  409924:	bl	401910 <close@plt>
  409928:	str	w22, [x20]
  40992c:	mov	w19, w21
  409930:	ldp	x21, x22, [sp, #32]
  409934:	b	4098f8 <__fxstatat@plt+0x7da8>
  409938:	stp	x29, x30, [sp, #-48]!
  40993c:	mov	x29, sp
  409940:	stp	x19, x20, [sp, #16]
  409944:	mov	x19, x0
  409948:	bl	401820 <fileno@plt>
  40994c:	tbnz	w0, #31, 4099a8 <__fxstatat@plt+0x7e58>
  409950:	mov	x0, x19
  409954:	bl	401ac0 <__freading@plt>
  409958:	cbz	w0, 409978 <__fxstatat@plt+0x7e28>
  40995c:	mov	x0, x19
  409960:	bl	401820 <fileno@plt>
  409964:	mov	w2, #0x1                   	// #1
  409968:	mov	x1, #0x0                   	// #0
  40996c:	bl	401800 <lseek@plt>
  409970:	cmn	x0, #0x1
  409974:	b.eq	4099c4 <__fxstatat@plt+0x7e74>  // b.none
  409978:	mov	x0, x19
  40997c:	bl	406254 <__fxstatat@plt+0x4704>
  409980:	cbz	w0, 4099c4 <__fxstatat@plt+0x7e74>
  409984:	str	x21, [sp, #32]
  409988:	bl	401b10 <__errno_location@plt>
  40998c:	mov	x20, x0
  409990:	ldr	w21, [x0]
  409994:	mov	x0, x19
  409998:	bl	401830 <fclose@plt>
  40999c:	cbnz	w21, 4099b4 <__fxstatat@plt+0x7e64>
  4099a0:	ldr	x21, [sp, #32]
  4099a4:	b	4099cc <__fxstatat@plt+0x7e7c>
  4099a8:	mov	x0, x19
  4099ac:	bl	401830 <fclose@plt>
  4099b0:	b	4099cc <__fxstatat@plt+0x7e7c>
  4099b4:	str	w21, [x20]
  4099b8:	mov	w0, #0xffffffff            	// #-1
  4099bc:	ldr	x21, [sp, #32]
  4099c0:	b	4099cc <__fxstatat@plt+0x7e7c>
  4099c4:	mov	x0, x19
  4099c8:	bl	401830 <fclose@plt>
  4099cc:	ldp	x19, x20, [sp, #16]
  4099d0:	ldp	x29, x30, [sp], #48
  4099d4:	ret
  4099d8:	stp	x29, x30, [sp, #-112]!
  4099dc:	mov	x29, sp
  4099e0:	stp	x19, x20, [sp, #16]
  4099e4:	mov	w19, w0
  4099e8:	str	x2, [sp, #80]
  4099ec:	str	x3, [sp, #88]
  4099f0:	str	x4, [sp, #96]
  4099f4:	str	x5, [sp, #104]
  4099f8:	add	x0, sp, #0x70
  4099fc:	str	x0, [sp, #48]
  409a00:	str	x0, [sp, #56]
  409a04:	add	x0, sp, #0x50
  409a08:	str	x0, [sp, #64]
  409a0c:	mov	w0, #0xffffffe0            	// #-32
  409a10:	str	w0, [sp, #72]
  409a14:	str	wzr, [sp, #76]
  409a18:	cbz	w1, 409a5c <__fxstatat@plt+0x7f0c>
  409a1c:	cmp	w1, #0x406
  409a20:	b.eq	409ac4 <__fxstatat@plt+0x7f74>  // b.none
  409a24:	cmp	w1, #0xb
  409a28:	b.gt	409c24 <__fxstatat@plt+0x80d4>
  409a2c:	tbz	w1, #31, 409c00 <__fxstatat@plt+0x80b0>
  409a30:	ldr	w2, [sp, #72]
  409a34:	ldr	x0, [sp, #48]
  409a38:	tbnz	w2, #31, 409cb8 <__fxstatat@plt+0x8168>
  409a3c:	add	x2, x0, #0xf
  409a40:	and	x2, x2, #0xfffffffffffffff8
  409a44:	str	x2, [sp, #48]
  409a48:	ldr	x2, [x0]
  409a4c:	mov	w0, w19
  409a50:	bl	401a30 <fcntl@plt>
  409a54:	mov	w20, w0
  409a58:	b	409a88 <__fxstatat@plt+0x7f38>
  409a5c:	ldr	w1, [sp, #72]
  409a60:	ldr	x0, [sp, #48]
  409a64:	tbnz	w1, #31, 409a98 <__fxstatat@plt+0x7f48>
  409a68:	add	x1, x0, #0xb
  409a6c:	and	x1, x1, #0xfffffffffffffff8
  409a70:	str	x1, [sp, #48]
  409a74:	ldr	w2, [x0]
  409a78:	mov	w1, #0x0                   	// #0
  409a7c:	mov	w0, w19
  409a80:	bl	401a30 <fcntl@plt>
  409a84:	mov	w20, w0
  409a88:	mov	w0, w20
  409a8c:	ldp	x19, x20, [sp, #16]
  409a90:	ldp	x29, x30, [sp], #112
  409a94:	ret
  409a98:	add	w2, w1, #0x8
  409a9c:	str	w2, [sp, #72]
  409aa0:	cmp	w2, #0x0
  409aa4:	b.le	409ab8 <__fxstatat@plt+0x7f68>
  409aa8:	add	x1, x0, #0xb
  409aac:	and	x1, x1, #0xfffffffffffffff8
  409ab0:	str	x1, [sp, #48]
  409ab4:	b	409a74 <__fxstatat@plt+0x7f24>
  409ab8:	ldr	x0, [sp, #56]
  409abc:	add	x0, x0, w1, sxtw
  409ac0:	b	409a74 <__fxstatat@plt+0x7f24>
  409ac4:	str	x21, [sp, #32]
  409ac8:	ldr	w1, [sp, #72]
  409acc:	ldr	x0, [sp, #48]
  409ad0:	tbnz	w1, #31, 409b1c <__fxstatat@plt+0x7fcc>
  409ad4:	add	x1, x0, #0xb
  409ad8:	and	x1, x1, #0xfffffffffffffff8
  409adc:	str	x1, [sp, #48]
  409ae0:	ldr	w21, [x0]
  409ae4:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  409ae8:	ldr	w0, [x0, #1092]
  409aec:	tbnz	w0, #31, 409bac <__fxstatat@plt+0x805c>
  409af0:	mov	w2, w21
  409af4:	mov	w1, #0x406                 	// #1030
  409af8:	mov	w0, w19
  409afc:	bl	401a30 <fcntl@plt>
  409b00:	mov	w20, w0
  409b04:	tbnz	w0, #31, 409b48 <__fxstatat@plt+0x7ff8>
  409b08:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  409b0c:	mov	w1, #0x1                   	// #1
  409b10:	str	w1, [x0, #1092]
  409b14:	ldr	x21, [sp, #32]
  409b18:	b	409a88 <__fxstatat@plt+0x7f38>
  409b1c:	add	w2, w1, #0x8
  409b20:	str	w2, [sp, #72]
  409b24:	cmp	w2, #0x0
  409b28:	b.le	409b3c <__fxstatat@plt+0x7fec>
  409b2c:	add	x1, x0, #0xb
  409b30:	and	x1, x1, #0xfffffffffffffff8
  409b34:	str	x1, [sp, #48]
  409b38:	b	409ae0 <__fxstatat@plt+0x7f90>
  409b3c:	ldr	x0, [sp, #56]
  409b40:	add	x0, x0, w1, sxtw
  409b44:	b	409ae0 <__fxstatat@plt+0x7f90>
  409b48:	bl	401b10 <__errno_location@plt>
  409b4c:	ldr	w0, [x0]
  409b50:	cmp	w0, #0x16
  409b54:	b.ne	409b08 <__fxstatat@plt+0x7fb8>  // b.any
  409b58:	mov	w2, w21
  409b5c:	mov	w1, #0x0                   	// #0
  409b60:	mov	w0, w19
  409b64:	bl	401a30 <fcntl@plt>
  409b68:	mov	w20, w0
  409b6c:	tbnz	w0, #31, 409ce4 <__fxstatat@plt+0x8194>
  409b70:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  409b74:	mov	w1, #0xffffffff            	// #-1
  409b78:	str	w1, [x0, #1092]
  409b7c:	mov	w1, #0x1                   	// #1
  409b80:	mov	w0, w20
  409b84:	bl	401a30 <fcntl@plt>
  409b88:	tbnz	w0, #31, 409bdc <__fxstatat@plt+0x808c>
  409b8c:	orr	w2, w0, #0x1
  409b90:	mov	w1, #0x2                   	// #2
  409b94:	mov	w0, w20
  409b98:	bl	401a30 <fcntl@plt>
  409b9c:	cmn	w0, #0x1
  409ba0:	b.eq	409bdc <__fxstatat@plt+0x808c>  // b.none
  409ba4:	ldr	x21, [sp, #32]
  409ba8:	b	409a88 <__fxstatat@plt+0x7f38>
  409bac:	mov	w2, w21
  409bb0:	mov	w1, #0x0                   	// #0
  409bb4:	mov	w0, w19
  409bb8:	bl	401a30 <fcntl@plt>
  409bbc:	mov	w20, w0
  409bc0:	tbnz	w0, #31, 409cec <__fxstatat@plt+0x819c>
  409bc4:	adrp	x0, 41e000 <__fxstatat@plt+0x1c4b0>
  409bc8:	ldr	w0, [x0, #1092]
  409bcc:	cmn	w0, #0x1
  409bd0:	b.eq	409b7c <__fxstatat@plt+0x802c>  // b.none
  409bd4:	ldr	x21, [sp, #32]
  409bd8:	b	409a88 <__fxstatat@plt+0x7f38>
  409bdc:	bl	401b10 <__errno_location@plt>
  409be0:	mov	x19, x0
  409be4:	ldr	w21, [x0]
  409be8:	mov	w0, w20
  409bec:	bl	401910 <close@plt>
  409bf0:	str	w21, [x19]
  409bf4:	mov	w20, #0xffffffff            	// #-1
  409bf8:	ldr	x21, [sp, #32]
  409bfc:	b	409a88 <__fxstatat@plt+0x7f38>
  409c00:	mov	x2, #0x1                   	// #1
  409c04:	lsl	x2, x2, x1
  409c08:	mov	x0, #0x515                 	// #1301
  409c0c:	tst	x2, x0
  409c10:	b.ne	409c60 <__fxstatat@plt+0x8110>  // b.any
  409c14:	mov	x0, #0xa0a                 	// #2570
  409c18:	tst	x2, x0
  409c1c:	b.ne	409c50 <__fxstatat@plt+0x8100>  // b.any
  409c20:	b	409a30 <__fxstatat@plt+0x7ee0>
  409c24:	sub	w0, w1, #0x400
  409c28:	cmp	w0, #0xa
  409c2c:	b.hi	409a30 <__fxstatat@plt+0x7ee0>  // b.pmore
  409c30:	mov	x2, #0x1                   	// #1
  409c34:	lsl	x2, x2, x0
  409c38:	mov	x0, #0x2c5                 	// #709
  409c3c:	tst	x2, x0
  409c40:	b.ne	409c60 <__fxstatat@plt+0x8110>  // b.any
  409c44:	mov	x0, #0x502                 	// #1282
  409c48:	tst	x2, x0
  409c4c:	b.eq	409a30 <__fxstatat@plt+0x7ee0>  // b.none
  409c50:	mov	w0, w19
  409c54:	bl	401a30 <fcntl@plt>
  409c58:	mov	w20, w0
  409c5c:	b	409a88 <__fxstatat@plt+0x7f38>
  409c60:	ldr	w2, [sp, #72]
  409c64:	ldr	x0, [sp, #48]
  409c68:	tbnz	w2, #31, 409c8c <__fxstatat@plt+0x813c>
  409c6c:	add	x2, x0, #0xb
  409c70:	and	x2, x2, #0xfffffffffffffff8
  409c74:	str	x2, [sp, #48]
  409c78:	ldr	w2, [x0]
  409c7c:	mov	w0, w19
  409c80:	bl	401a30 <fcntl@plt>
  409c84:	mov	w20, w0
  409c88:	b	409a88 <__fxstatat@plt+0x7f38>
  409c8c:	add	w3, w2, #0x8
  409c90:	str	w3, [sp, #72]
  409c94:	cmp	w3, #0x0
  409c98:	b.le	409cac <__fxstatat@plt+0x815c>
  409c9c:	add	x2, x0, #0xb
  409ca0:	and	x2, x2, #0xfffffffffffffff8
  409ca4:	str	x2, [sp, #48]
  409ca8:	b	409c78 <__fxstatat@plt+0x8128>
  409cac:	ldr	x0, [sp, #56]
  409cb0:	add	x0, x0, w2, sxtw
  409cb4:	b	409c78 <__fxstatat@plt+0x8128>
  409cb8:	add	w3, w2, #0x8
  409cbc:	str	w3, [sp, #72]
  409cc0:	cmp	w3, #0x0
  409cc4:	b.le	409cd8 <__fxstatat@plt+0x8188>
  409cc8:	add	x2, x0, #0xf
  409ccc:	and	x2, x2, #0xfffffffffffffff8
  409cd0:	str	x2, [sp, #48]
  409cd4:	b	409a48 <__fxstatat@plt+0x7ef8>
  409cd8:	ldr	x0, [sp, #56]
  409cdc:	add	x0, x0, w2, sxtw
  409ce0:	b	409a48 <__fxstatat@plt+0x7ef8>
  409ce4:	ldr	x21, [sp, #32]
  409ce8:	b	409a88 <__fxstatat@plt+0x7f38>
  409cec:	ldr	x21, [sp, #32]
  409cf0:	b	409a88 <__fxstatat@plt+0x7f38>
  409cf4:	stp	x29, x30, [sp, #-16]!
  409cf8:	mov	x29, sp
  409cfc:	mov	w2, #0x3                   	// #3
  409d00:	mov	w1, #0x0                   	// #0
  409d04:	bl	4099d8 <__fxstatat@plt+0x7e88>
  409d08:	ldp	x29, x30, [sp], #16
  409d0c:	ret
  409d10:	stp	x29, x30, [sp, #-64]!
  409d14:	mov	x29, sp
  409d18:	stp	x19, x20, [sp, #16]
  409d1c:	adrp	x20, 41d000 <__fxstatat@plt+0x1b4b0>
  409d20:	add	x20, x20, #0xdf0
  409d24:	stp	x21, x22, [sp, #32]
  409d28:	adrp	x21, 41d000 <__fxstatat@plt+0x1b4b0>
  409d2c:	add	x21, x21, #0xde8
  409d30:	sub	x20, x20, x21
  409d34:	mov	w22, w0
  409d38:	stp	x23, x24, [sp, #48]
  409d3c:	mov	x23, x1
  409d40:	mov	x24, x2
  409d44:	bl	4016f0 <mbrtowc@plt-0x40>
  409d48:	cmp	xzr, x20, asr #3
  409d4c:	b.eq	409d78 <__fxstatat@plt+0x8228>  // b.none
  409d50:	asr	x20, x20, #3
  409d54:	mov	x19, #0x0                   	// #0
  409d58:	ldr	x3, [x21, x19, lsl #3]
  409d5c:	mov	x2, x24
  409d60:	add	x19, x19, #0x1
  409d64:	mov	x1, x23
  409d68:	mov	w0, w22
  409d6c:	blr	x3
  409d70:	cmp	x20, x19
  409d74:	b.ne	409d58 <__fxstatat@plt+0x8208>  // b.any
  409d78:	ldp	x19, x20, [sp, #16]
  409d7c:	ldp	x21, x22, [sp, #32]
  409d80:	ldp	x23, x24, [sp, #48]
  409d84:	ldp	x29, x30, [sp], #64
  409d88:	ret
  409d8c:	nop
  409d90:	ret
  409d94:	nop
  409d98:	adrp	x2, 41e000 <__fxstatat@plt+0x1c4b0>
  409d9c:	mov	x1, #0x0                   	// #0
  409da0:	ldr	x2, [x2, #544]
  409da4:	b	4017d0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000409da8 <.fini>:
  409da8:	stp	x29, x30, [sp, #-16]!
  409dac:	mov	x29, sp
  409db0:	ldp	x29, x30, [sp], #16
  409db4:	ret
